// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "01/29/2022 01:22:45"

// 
// Device: Altera 10CL025YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module terminal (
	clk12,
	resetbtn,
	uart_tx,
	uart_rx,
	TMDS,
	buzzer,
	ps2_clk,
	ps2_data);
input 	clk12;
input 	resetbtn;
output 	uart_tx;
input 	uart_rx;
output 	[7:0] TMDS;
output 	buzzer;
input 	ps2_clk;
input 	ps2_data;

// Design Ports Information
// uart_tx	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[0]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[1]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[2]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[3]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[6]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TMDS[7]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// buzzer	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk12	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetbtn	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_data	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ps2_clk	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uart_rx	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("terminal_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk12~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \terminal|uart|baud_div[0]~16_combout ;
wire \pll|altpll_component|auto_generated|wire_pll1_locked ;
wire \resetbtn~input_o ;
wire \resetcnt[1]~6_combout ;
wire \resetcnt[1]~7 ;
wire \resetcnt[2]~8_combout ;
wire \resetcnt[2]~9 ;
wire \resetcnt[3]~10_combout ;
wire \resetcnt[3]~11 ;
wire \resetcnt[4]~12_combout ;
wire \resetcnt[4]~13 ;
wire \resetcnt[5]~14_combout ;
wire \resetcnt[0]~5_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \reset~combout ;
wire \terminal|sysreset|reset[1]~feeder_combout ;
wire \terminal|sysreset|dclo_cnt[2]~2_combout ;
wire \terminal|sysreset|dclo_cnt[0]~1_combout ;
wire \terminal|sysreset|dclo_cnt[1]~0_combout ;
wire \terminal|sysreset|dclo_out~0_combout ;
wire \terminal|sysreset|dclo_out~q ;
wire \terminal|sysreset|aclo_cnt[0]~1_combout ;
wire \terminal|sysreset|aclo_cnt[1]~0_combout ;
wire \terminal|sysreset|aclo_out~0_combout ;
wire \terminal|sysreset|aclo_out~q ;
wire \terminal|cpu|qtim[0]~9_combout ;
wire \terminal|cpu|iocmd_st~2_combout ;
wire \ps2_data~input_o ;
wire \ps2_clk~input_o ;
wire \terminal|ps20|cfilter~0_combout ;
wire \terminal|ps20|cfilter~1_combout ;
wire \terminal|ps20|cfilter~2_combout ;
wire \terminal|ps20|cfilter~3_combout ;
wire \terminal|ps20|Equal2~0_combout ;
wire \terminal|ps20|cfilter~4_combout ;
wire \terminal|ps20|cfilter~5_combout ;
wire \terminal|ps20|cfilter~6_combout ;
wire \terminal|ps20|cfilter~7_combout ;
wire \terminal|ps20|Equal2~1_combout ;
wire \terminal|ps20|Equal2~2_combout ;
wire \terminal|ps20|Equal3~0_combout ;
wire \terminal|ps20|Equal3~1_combout ;
wire \terminal|ps20|Equal3~2_combout ;
wire \terminal|ps20|ps2clock~0_combout ;
wire \terminal|ps20|ps2clock~q ;
wire \terminal|ps20|ps2clk_edge~0_combout ;
wire \terminal|ps20|ps2clk_edge~q ;
wire \terminal|ps20|Selector11~0_combout ;
wire \terminal|ps20|Equal4~1_combout ;
wire \terminal|ps20|Selector11~1_combout ;
wire \terminal|ps20|bitcount[1]~0_combout ;
wire \terminal|ps20|Equal4~0_combout ;
wire \terminal|ps20|Selector13~0_combout ;
wire \terminal|ps20|Selector12~2_combout ;
wire \terminal|ps20|Selector12~3_combout ;
wire \terminal|ps20|ps2_state~16_combout ;
wire \terminal|ps20|ps2_state~14_combout ;
wire \terminal|ps20|ps2_state.ps2_state_parity~q ;
wire \terminal|ps20|ps2_state~15_combout ;
wire \terminal|ps20|ps2_state.ps2_state_stop~q ;
wire \terminal|ps20|ps2_state~13_combout ;
wire \terminal|ps20|ps2_state.ps2_state_idle~q ;
wire \terminal|ps20|ps2_state~12_combout ;
wire \terminal|ps20|ps2_state.ps2_state_data~q ;
wire \terminal|ps20|Decoder0~2_combout ;
wire \terminal|ps20|scancode~3_combout ;
wire \terminal|ps20|Decoder0~4_combout ;
wire \terminal|ps20|scancode~5_combout ;
wire \terminal|ps20|Decoder0~0_combout ;
wire \terminal|ps20|scancode~2_combout ;
wire \terminal|ps20|Decoder0~3_combout ;
wire \terminal|ps20|scancode~4_combout ;
wire \terminal|ps20|Decoder0~1_combout ;
wire \terminal|ps20|scancode~1_combout ;
wire \terminal|ps20|always1~1_combout ;
wire \terminal|ps20|scancode~7_combout ;
wire \terminal|ps20|scancode~0_combout ;
wire \terminal|ps20|parity~0_combout ;
wire \terminal|ps20|parity~q ;
wire \terminal|ps20|scancode~6_combout ;
wire \terminal|ps20|always1~0_combout ;
wire \terminal|ps20|always1~2_combout ;
wire \terminal|svic|iack~2_combout ;
wire \terminal|ps20|Selector4~0_combout ;
wire \terminal|ps20|wb_dat_o[6]~2_combout ;
wire \terminal|cpu|qreg[3]~3_combout ;
wire \terminal|cpu|br[6]~feeder_combout ;
wire \terminal|video|vram_even~0_combout ;
wire \terminal|video|bus_read_req~combout ;
wire \terminal|cpu|Mux23~3_combout ;
wire \terminal|cpu|dble_cnt0~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor39~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor12~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor30~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor30~combout ;
wire \terminal|cpu|plm_matrix|pl[3]~295_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~300_combout ;
wire \terminal|cpu|plm_matrix|WideNor0~0_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~51_combout ;
wire \terminal|cpu|iocmd_st~1_combout ;
wire \terminal|cpu|tovf~combout ;
wire \terminal|cpu|plm_matrix|pl[31]~47_combout ;
wire \terminal|cpu|plm_matrix|WideNor56~combout ;
wire \terminal|cpu|plm_matrix|WideNor53~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor53~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor53~combout ;
wire \terminal|cpu|plm_matrix|WideNor47~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor190~combout ;
wire \terminal|cpu|plm_matrix|WideNor116~0_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~296_combout ;
wire \terminal|uart|Add6~0_combout ;
wire \terminal|uart|rx_bcnt~1_combout ;
wire \terminal|uart|rx_bcnt[0]~2_combout ;
wire \terminal|uart|rx_load~combout ;
wire \terminal|uart|Add6~1 ;
wire \terminal|uart|Add6~2_combout ;
wire \terminal|uart|rx_bcnt~4_combout ;
wire \terminal|uart|Add6~3 ;
wire \terminal|uart|Add6~4_combout ;
wire \terminal|uart|rx_bcnt~7_combout ;
wire \terminal|uart|Add6~5 ;
wire \terminal|uart|Add6~6_combout ;
wire \terminal|uart|rx_bcnt[3]~6_combout ;
wire \terminal|uart|rx_start~0_combout ;
wire \terminal|uart|rx_start~1_combout ;
wire \terminal|uart|rx_start~q ;
wire \terminal|uart|rx_frame~0_combout ;
wire \terminal|uart|rx_frame~1_combout ;
wire \terminal|uart|rx_frame~q ;
wire \terminal|uart|rx_shr[0]~0_combout ;
wire \terminal|uart|rx_shr[0]~1_combout ;
wire \terminal|uart|rx_shr[6]~feeder_combout ;
wire \terminal|uart|rx_shr[4]~feeder_combout ;
wire \terminal|uart|rx_shr[2]~feeder_combout ;
wire \terminal|uart|rx_shr[1]~feeder_combout ;
wire \terminal|uart|rx_rbr[1]~feeder_combout ;
wire \terminal|uart|Mux8~0_combout ;
wire \terminal|uart|wb_ack_o~q ;
wire \terminal|uart|always2~6_combout ;
wire \terminal|cpu|wb_dat~48_combout ;
wire \terminal|cpu|qreg[1]~1_combout ;
wire \terminal|cpu|Mux23~2_combout ;
wire \terminal|cpu|plm_rn~7_combout ;
wire \terminal|cpu|plm_rn~8_combout ;
wire \terminal|cpu|rn_wa[2]~9_combout ;
wire \terminal|cpu|rs_wa~combout ;
wire \terminal|cpu|Mux30~6_combout ;
wire \terminal|cpu|rn_wa[6]~8_combout ;
wire \terminal|cpu|rn_wa[3]~10_combout ;
wire \terminal|cpu|r[1][1]~q ;
wire \terminal|cpu|r[3][1]~q ;
wire \terminal|cpu|cpsw_wa~0_combout ;
wire \terminal|cpu|r[0][1]~q ;
wire \terminal|cpu|r[2][1]~q ;
wire \terminal|cpu|Mux30~2_combout ;
wire \terminal|cpu|Mux30~3_combout ;
wire \terminal|cpu|plm_matrix|WideNor140~0_combout ;
wire \terminal|cpu|pld_matrix|pl[5]~16_combout ;
wire \terminal|cpu|pld_matrix|pl[5]~17_combout ;
wire \terminal|cpu|pld_matrix|pl[5]~18_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~3_combout ;
wire \terminal|cpu|pld_matrix|pl[0]~4_combout ;
wire \terminal|cpu|pld_matrix|WideNor35~combout ;
wire \terminal|cpu|pld_matrix|pl[3]~5_combout ;
wire \terminal|cpu|pld_matrix|pl[5]~19_combout ;
wire \terminal|cpu|ix[2]~feeder_combout ;
wire \terminal|cpu|plm_matrix|WideNor145~0_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~52_combout ;
wire \terminal|cpu|plm_matrix|WideNor92~2_combout ;
wire \terminal|cpu|plm_matrix|WideNor92~combout ;
wire \terminal|cpu|plm_matrix|pl[26]~267_combout ;
wire \terminal|cpu|plm_matrix|WideNor193~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor139~combout ;
wire \terminal|cpu|plm_matrix|WideNor15~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor8~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor54~combout ;
wire \terminal|cpu|plm_matrix|pl[26]~266_combout ;
wire \terminal|cpu|plm_matrix|WideNor25~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor14~0_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~49_combout ;
wire \terminal|cpu|plm_matrix|WideNor126~combout ;
wire \terminal|cpu|plm_matrix|WideNor196~6_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~260_combout ;
wire \terminal|cpu|plm_matrix|WideNor152~combout ;
wire \terminal|cpu|plm_matrix|pl[26]~268_combout ;
wire \terminal|cpu|plm_matrix|pl[26]~269_combout ;
wire \terminal|cpu|plm_matrix|WideNor37~0_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~131_combout ;
wire \terminal|cpu|plm_matrix|WideNor23~combout ;
wire \terminal|cpu|plm_matrix|pl[26]~265_combout ;
wire \terminal|cpu|plm_matrix|WideNor112~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor128~combout ;
wire \terminal|cpu|ireg[6]~feeder_combout ;
wire \terminal|cpu|plm_matrix|WideNor161~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor161~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor177~combout ;
wire \terminal|cpu|plm_matrix|WideNor38~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor38~1_combout ;
wire \terminal|cpu|plm_matrix|pl[26]~174_combout ;
wire \terminal|cpu|plm_matrix|WideNor5~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor81~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor17~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor119~combout ;
wire \terminal|cpu|plm_matrix|pl[26]~297_combout ;
wire \terminal|cpu|plm_matrix|pl[17]~308_combout ;
wire \terminal|cpu|plm_matrix|WideNor184~combout ;
wire \terminal|cpu|plm_matrix|WideNor63~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor63~combout ;
wire \terminal|cpu|plm_matrix|WideNor87~combout ;
wire \terminal|cpu|plm_matrix|pl[14]~173_combout ;
wire \terminal|cpu|plm_matrix|pl[26]~175_combout ;
wire \terminal|cpu|plm_matrix|WideNor93~combout ;
wire \terminal|cpu|plm_matrix|WideNor14~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor161~combout ;
wire \terminal|cpu|plm_matrix|WideNor57~combout ;
wire \terminal|cpu|plm_matrix|pl[25]~172_combout ;
wire \terminal|cpu|plm_matrix|WideNor41~combout ;
wire \terminal|cpu|plm_matrix|pl[25]~176_combout ;
wire \terminal|cpu|plm_matrix|WideNor112~1_combout ;
wire \terminal|cpu|abort~combout ;
wire \terminal|cpu|plm_matrix|pl[31]~255_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~256_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~257_combout ;
wire \terminal|cpu|plm_matrix|WideNor147~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor114~combout ;
wire \terminal|cpu|plm_matrix|pl[10]~153_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~91_combout ;
wire \terminal|cpu|ea_mul~0_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~92_combout ;
wire \terminal|cpu|plm_matrix|WideNor12~2_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~72_combout ;
wire \terminal|cpu|plm_matrix|WideNor95~combout ;
wire \terminal|cpu|plm_matrix|pl[10]~159_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~261_combout ;
wire \terminal|cpu|plm_matrix|WideNor106~combout ;
wire \terminal|cpu|na~9_combout ;
wire \terminal|cpu|na~10_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~303_combout ;
wire \terminal|cpu|plm_matrix|WideNor67~0_combout ;
wire \terminal|cpu|plm_matrix|pl[28]~164_combout ;
wire \terminal|cpu|plm_matrix|WideNor5~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor115~combout ;
wire \terminal|cpu|plm_matrix|pl[10]~163_combout ;
wire \terminal|cpu|plm_matrix|WideNor112~combout ;
wire \terminal|cpu|plm_matrix|WideNor45~4_combout ;
wire \terminal|cpu|plm_matrix|WideNor45~combout ;
wire \terminal|cpu|plm_matrix|WideNor28~2_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~162_combout ;
wire \terminal|cpu|plm_matrix|pl[28]~165_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~262_combout ;
wire \terminal|cpu|plm_matrix|WideNor100~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor125~combout ;
wire \terminal|cpu|plm_matrix|pl[31]~170_combout ;
wire \terminal|cpu|plm_matrix|WideNor182~combout ;
wire \terminal|cpu|pc2_res~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor22~combout ;
wire \terminal|cpu|plm_matrix|pl[15]~253_combout ;
wire \terminal|cpu|plm_matrix|WideNor45~5_combout ;
wire \terminal|cpu|plm_matrix|pl[15]~254_combout ;
wire \terminal|cpu|plm_matrix|WideNor196~7_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~78_combout ;
wire \terminal|cpu|plm_matrix|WideNor185~combout ;
wire \terminal|cpu|plm_matrix|WideNor99~combout ;
wire \terminal|cpu|plm_matrix|pl[15]~187_combout ;
wire \terminal|cpu|aclo_fall~2_combout ;
wire \terminal|cpu|aclo_fall~q ;
wire \terminal|cpu|aclo_fall~3_combout ;
wire \terminal|cpu|aclo_rq~0_combout ;
wire \terminal|cpu|aclo_rq~q ;
wire \terminal|cpu|plm_matrix|WideNor131~combout ;
wire \terminal|cpu|plm_matrix|WideNor159~combout ;
wire \terminal|cpu|plm_matrix|WideNor33~combout ;
wire \terminal|cpu|plm_matrix|pl[14]~75_combout ;
wire \terminal|cpu|plm_matrix|WideNor78~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor137~combout ;
wire \terminal|cpu|plm_matrix|WideNor183~combout ;
wire \terminal|cpu|plm_matrix|pl[35]~203_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~204_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~86_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~87_combout ;
wire \terminal|cpu|plm_matrix|WideNor171~combout ;
wire \terminal|cpu|plm_matrix|WideNor167~combout ;
wire \terminal|cpu|plm_matrix|WideNor26~0_combout ;
wire \terminal|cpu|pld_matrix|pl[4]~7_combout ;
wire \terminal|cpu|pld_matrix|pl[4]~8_combout ;
wire \terminal|cpu|pld_matrix|pl[4]~9_combout ;
wire \terminal|cpu|pld_matrix|pl[4]~10_combout ;
wire \terminal|cpu|pld_matrix|pl[4]~11_combout ;
wire \terminal|cpu|dc_iord~q ;
wire \terminal|cpu|dc_fl~0_combout ;
wire \terminal|cpu|pld_matrix|pl[10]~12_combout ;
wire \terminal|cpu|dc_fb~q ;
wire \terminal|cpu|dc_fl~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor26~combout ;
wire \terminal|cpu|plm_matrix|pl[14]~88_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~89_combout ;
wire \terminal|cpu|plm_matrix|WideNor76~combout ;
wire \terminal|cpu|plm_matrix|WideNor8~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor60~combout ;
wire \terminal|cpu|plm_matrix|pl[17]~196_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~197_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~198_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~199_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~200_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~201_combout ;
wire \terminal|cpu|plm_matrix|WideNor43~5_combout ;
wire \terminal|cpu|plm_matrix|WideNor64~combout ;
wire \terminal|cpu|plm_matrix|WideNor135~combout ;
wire \terminal|cpu|plm_matrix|pl[14]~202_combout ;
wire \terminal|cpu|plm_matrix|pl[14]~205_combout ;
wire \terminal|cpu|wcpu~0_combout ;
wire \terminal|cpu|wcpu~1_combout ;
wire \terminal|cpu|wcpu~q ;
wire \terminal|cpu|tbit~0_combout ;
wire \terminal|cpu|tbit~q ;
wire \terminal|cpu|pli_matrix|pl~4_combout ;
wire \terminal|cpu|pli_matrix|pl~5_combout ;
wire \terminal|cpu|pli_matrix|pl[8]~10_combout ;
wire \terminal|cpu|pli_arq~q ;
wire \terminal|cpu|pli_ack~0_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~129_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~130_combout ;
wire \terminal|cpu|plm_matrix|WideNor174~combout ;
wire \terminal|cpu|plm_matrix|WideNor144~combout ;
wire \terminal|cpu|plm_matrix|WideNor113~combout ;
wire \terminal|cpu|plm_matrix|WideNor28~combout ;
wire \terminal|cpu|plm_matrix|pl[36]~181_combout ;
wire \terminal|cpu|plm_matrix|pl[28]~149_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~182_combout ;
wire \terminal|cpu|plm_matrix|WideNor117~combout ;
wire \terminal|cpu|plm_matrix|WideNor12~3_combout ;
wire \terminal|cpu|na_rc[1]~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor124~combout ;
wire \terminal|cpu|plm_matrix|pl~169_combout ;
wire \terminal|cpu|na_rc[1]~0_combout ;
wire \terminal|cpu|na_rc[1]~2_combout ;
wire \terminal|cpu|plm_matrix|pl[6]~45_combout ;
wire \terminal|cpu|plm_matrix|WideNor140~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor120~combout ;
wire \terminal|cpu|plm_matrix|WideNor69~6_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~143_combout ;
wire \terminal|cpu|plm_matrix|WideNor191~combout ;
wire \terminal|cpu|plm_matrix|pl[4]~142_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~144_combout ;
wire \terminal|cpu|plm_matrix|WideNor103~combout ;
wire \terminal|cpu|na~4_combout ;
wire \terminal|cpu|plm_matrix|WideNor151~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor147~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor186~combout ;
wire \terminal|cpu|plm_matrix|pl[2]~61_combout ;
wire \terminal|cpu|na~2_combout ;
wire \terminal|cpu|plm_matrix|WideNor15~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor143~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor148~combout ;
wire \terminal|cpu|plm_matrix|pl[34]~60_combout ;
wire \terminal|cpu|plm_matrix|WideNor142~combout ;
wire \terminal|cpu|plm_matrix|WideNor179~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor179~1_combout ;
wire \terminal|cpu|na~3_combout ;
wire \terminal|cpu|plm_matrix|WideNor180~combout ;
wire \terminal|cpu|na~6_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~177_combout ;
wire \terminal|cpu|plm_matrix|WideNor77~combout ;
wire \terminal|cpu|plm_matrix|WideNor138~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor138~combout ;
wire \terminal|cpu|plm_matrix|WideNor47~combout ;
wire \terminal|cpu|plm_matrix|WideNor127~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor127~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor160~combout ;
wire \terminal|cpu|plm_matrix|pl[1]~178_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~179_combout ;
wire \terminal|cpu|plm_matrix|WideNor189~combout ;
wire \terminal|cpu|plm_matrix|pl[9]~180_combout ;
wire \terminal|cpu|na~5_combout ;
wire \terminal|cpu|na~7_combout ;
wire \terminal|cpu|plm_matrix|WideNor27~combout ;
wire \terminal|cpu|plm_matrix|WideNor102~combout ;
wire \terminal|cpu|plm_matrix|WideNor111~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor96~combout ;
wire \terminal|cpu|plm_matrix|pl[0]~48_combout ;
wire \terminal|cpu|plm_matrix|WideNor176~combout ;
wire \terminal|cpu|plm_matrix|pl[1]~160_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~161_combout ;
wire \terminal|cpu|plm_matrix|WideNor37~combout ;
wire \terminal|cpu|plm_matrix|WideNor127~combout ;
wire \terminal|cpu|plm_matrix|WideNor84~combout ;
wire \terminal|cpu|plm_matrix|pl[5]~125_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~171_combout ;
wire \terminal|cpu|na~8_combout ;
wire \terminal|cpu|plm_matrix|WideNor188~combout ;
wire \terminal|cpu|plm_matrix|pl[34]~166_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~167_combout ;
wire \terminal|cpu|plm_matrix|WideNor134~combout ;
wire \terminal|cpu|plm_matrix|WideNor72~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor72~combout ;
wire \terminal|cpu|plm_matrix|pl[36]~168_combout ;
wire \terminal|cpu|plm_matrix|WideNor43~combout ;
wire \terminal|cpu|sd_word~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor40~combout ;
wire \terminal|cpu|sd_word~1_combout ;
wire \terminal|cpu|sd_word~2_combout ;
wire \terminal|cpu|sd_word~3_combout ;
wire \terminal|cpu|sd_word~4_combout ;
wire \terminal|cpu|plm_matrix|WideNor129~combout ;
wire \terminal|cpu|plm_matrix|pl[28]~68_combout ;
wire \terminal|cpu|plm_matrix|WideNor157~combout ;
wire \terminal|cpu|plm_matrix|WideNor170~combout ;
wire \terminal|cpu|plm_matrix|pl[35]~67_combout ;
wire \terminal|cpu|plm_matrix|pl[28]~69_combout ;
wire \terminal|cpu|sd_word~5_combout ;
wire \terminal|cpu|pli_ack~1_combout ;
wire \terminal|cpu|pli_ack~q ;
wire \terminal|cpu|pli8r~q ;
wire \terminal|cpu|evnt_ack~combout ;
wire \terminal|sysreset|intcount[0]~19_combout ;
wire \~GND~combout ;
wire \terminal|sysreset|intcount[11]~53_combout ;
wire \terminal|sysreset|intcount[0]~20 ;
wire \terminal|sysreset|intcount[1]~21_combout ;
wire \terminal|sysreset|intcount[1]~22 ;
wire \terminal|sysreset|intcount[2]~23_combout ;
wire \terminal|sysreset|intcount[2]~24 ;
wire \terminal|sysreset|intcount[3]~25_combout ;
wire \terminal|sysreset|intcount[3]~26 ;
wire \terminal|sysreset|intcount[4]~27_combout ;
wire \terminal|sysreset|intcount[4]~28 ;
wire \terminal|sysreset|intcount[5]~29_combout ;
wire \terminal|sysreset|reset[1]~_wirecell_combout ;
wire \terminal|sysreset|intcount[5]~30 ;
wire \terminal|sysreset|intcount[6]~31_combout ;
wire \terminal|sysreset|intcount[6]~32 ;
wire \terminal|sysreset|intcount[7]~33_combout ;
wire \terminal|sysreset|WideOr0~1_combout ;
wire \terminal|sysreset|intcount[7]~34 ;
wire \terminal|sysreset|intcount[8]~35_combout ;
wire \terminal|sysreset|intcount[8]~36 ;
wire \terminal|sysreset|intcount[9]~37_combout ;
wire \terminal|sysreset|intcount[9]~38 ;
wire \terminal|sysreset|intcount[10]~39_combout ;
wire \terminal|sysreset|intcount[10]~40 ;
wire \terminal|sysreset|intcount[11]~41_combout ;
wire \terminal|sysreset|WideOr0~2_combout ;
wire \terminal|sysreset|intcount[11]~42 ;
wire \terminal|sysreset|intcount[12]~43_combout ;
wire \terminal|sysreset|intcount[12]~44 ;
wire \terminal|sysreset|intcount[13]~45_combout ;
wire \terminal|sysreset|intcount[13]~46 ;
wire \terminal|sysreset|intcount[14]~47_combout ;
wire \terminal|sysreset|intcount[14]~48 ;
wire \terminal|sysreset|intcount[15]~49_combout ;
wire \terminal|sysreset|WideOr0~3_combout ;
wire \terminal|sysreset|WideOr0~0_combout ;
wire \terminal|sysreset|WideOr0~4_combout ;
wire \terminal|sysreset|intcount[15]~50 ;
wire \terminal|sysreset|intcount[16]~51_combout ;
wire \terminal|sysreset|intcount[16]~52 ;
wire \terminal|sysreset|intcount[17]~54_combout ;
wire \terminal|sysreset|intcount[17]~55 ;
wire \terminal|sysreset|intcount[18]~56_combout ;
wire \terminal|sysreset|WideOr0~combout ;
wire \terminal|sysreset|irq50~0_combout ;
wire \terminal|sysreset|irq50~q ;
wire \terminal|cpu|evnt~0_combout ;
wire \terminal|cpu|evnt~q ;
wire \terminal|cpu|evnt_fall~0_combout ;
wire \terminal|cpu|evnt_fall~q ;
wire \terminal|cpu|evnt_rq~2_combout ;
wire \terminal|cpu|evnt_rq~3_combout ;
wire \terminal|cpu|evnt_rq~q ;
wire \terminal|cpu|virq~q ;
wire \terminal|cpu|ri~4_combout ;
wire \terminal|cpu|pli_matrix|pl[4]~6_combout ;
wire \terminal|cpu|plm1m~combout ;
wire \terminal|cpu|sf_byte~q ;
wire \terminal|cpu|psw8_wa~combout ;
wire \terminal|cpu|plm_matrix|WideNor5~2_combout ;
wire \terminal|cpu|plm_matrix|WideNor18~0_combout ;
wire \terminal|cpu|plm_matrix|pl[18]~193_combout ;
wire \terminal|cpu|plm_matrix|pl[19]~192_combout ;
wire \terminal|cpu|ea_1tc~q ;
wire \terminal|cpu|plm18m~combout ;
wire \terminal|cpu|sf_xchg~1_combout ;
wire \terminal|cpu|sf_xchg~q ;
wire \terminal|cpu|qswp~0_combout ;
wire \terminal|cpu|alu_xb~combout ;
wire \terminal|cpu|ea_div~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor24~combout ;
wire \terminal|cpu|plm_matrix|pl[9]~221_combout ;
wire \terminal|cpu|plm_matrix|pl[9]~241_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~244_combout ;
wire \terminal|cpu|plm_matrix|pl[9]~242_combout ;
wire \terminal|cpu|plm_matrix|pl[9]~243_combout ;
wire \terminal|cpu|plm_matrix|WideNor82~combout ;
wire \terminal|cpu|plm_matrix|pl[1]~150_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~145_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~233_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~234_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~245_combout ;
wire \terminal|cpu|plm_matrix|WideNor158~combout ;
wire \terminal|cpu|plm_matrix|WideNor111~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor111~combout ;
wire \terminal|cpu|plm_matrix|pl[22]~59_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~62_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~189_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~226_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~225_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~227_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~228_combout ;
wire \terminal|cpu|plm_matrix|WideNor153~combout ;
wire \terminal|cpu|plm_matrix|pl[12]~70_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~229_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~230_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~231_combout ;
wire \terminal|cpu|plm_matrix|WideNor173~combout ;
wire \terminal|cpu|plm_matrix|pl[12]~224_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~232_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~211_combout ;
wire \terminal|cpu|plm_matrix|WideNor122~combout ;
wire \terminal|cpu|plm_matrix|pl[4]~108_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~235_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~236_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~238_combout ;
wire \terminal|cpu|vsel[2]~5_combout ;
wire \terminal|cpu|vec_stb~0_combout ;
wire \terminal|cpu|vec_stb~q ;
wire \terminal|cpu|dble_cnt0~1_combout ;
wire \terminal|cpu|dble_cnt0~q ;
wire \terminal|cpu|dble_cnt1~0_combout ;
wire \terminal|cpu|dble_cnt1~q ;
wire \terminal|cpu|dble_rq~0_combout ;
wire \terminal|cpu|dble_rq~q ;
wire \terminal|cpu|vsel[0]~0_combout ;
wire \terminal|cpu|vsel[0]~1_combout ;
wire \terminal|cpu|vsel[0]~2_combout ;
wire \terminal|cpu|vsel[1]~3_combout ;
wire \terminal|cpu|pli_matrix|p[12]~4_combout ;
wire \terminal|cpu|pli_matrix|p[12]~6_combout ;
wire \terminal|cpu|vsel[1]~4_combout ;
wire \terminal|cpu|vsel[3]~6_combout ;
wire \terminal|cpu|vsel[3]~7_combout ;
wire \terminal|cpu|WideOr4~0_combout ;
wire \terminal|cpu|always39~0_combout ;
wire \terminal|cpu|Mux13~0_combout ;
wire \terminal|cpu|Add1~3 ;
wire \terminal|cpu|Add1~4_combout ;
wire \terminal|cpu|ea_cta[2]~8_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~249_combout ;
wire \terminal|cpu|plm_matrix|WideNor65~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor181~combout ;
wire \terminal|cpu|plm_matrix|pl[8]~71_combout ;
wire \terminal|cpu|plm_matrix|WideNor50~combout ;
wire \terminal|cpu|plm_matrix|pl[8]~73_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~74_combout ;
wire \terminal|cpu|plm_matrix|WideNor65~combout ;
wire \terminal|cpu|plm_matrix|pl[35]~301_combout ;
wire \terminal|cpu|plm_matrix|WideNor146~combout ;
wire \terminal|cpu|plm_matrix|pl[27]~107_combout ;
wire \terminal|cpu|plm_matrix|WideNor109~combout ;
wire \terminal|cpu|plm_matrix|pl[8]~151_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~310_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~246_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~213_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~214_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~215_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~247_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~124_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~248_combout ;
wire \terminal|cpu|plm_matrix|pl[8]~250_combout ;
wire \terminal|cpu|plm_matrix|WideNor36~combout ;
wire \terminal|cpu|plm_matrix|WideNor169~0_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~112_combout ;
wire \terminal|cpu|plm_matrix|WideNor25~1_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~251_combout ;
wire \terminal|cpu|plm_matrix|pl[10]~252_combout ;
wire \terminal|cpu|pc2_res~2_combout ;
wire \terminal|cpu|pc2_res~3_combout ;
wire \terminal|cpu|pc2_res~4_combout ;
wire \terminal|cpu|pc2_res~q ;
wire \terminal|cpu|wr7~2_combout ;
wire \terminal|cpu|pc2_wa~0_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~105_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~106_combout ;
wire \terminal|cpu|plm_matrix|pl[24]~118_combout ;
wire \terminal|cpu|plm_matrix|WideNor75~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor75~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor110~combout ;
wire \terminal|cpu|plr[21]~2_combout ;
wire \terminal|cpu|io_cmd~0_combout ;
wire \terminal|cpu|pc2_wa~1_combout ;
wire \terminal|cpu|cpc~20_combout ;
wire \terminal|cpu|cpc[3]~9_combout ;
wire \terminal|cpu|cpc[3]~feeder_combout ;
wire \terminal|cpu|pc_wax~combout ;
wire \terminal|cpu|cpsw_stb~1_combout ;
wire \terminal|cpu|wb_cyc~5_combout ;
wire \terminal|cpu|plm_matrix|WideNor136~combout ;
wire \terminal|cpu|wra~2_combout ;
wire \terminal|cpu|wra~7_combout ;
wire \terminal|cpu|io_rcd1_xt~combout ;
wire \terminal|cpu|io_rcd1~q ;
wire \terminal|cpu|wra~3_combout ;
wire \terminal|cpu|acmp_en~0_combout ;
wire \terminal|cpu|io_pswr~0_combout ;
wire \terminal|cpu|io_pswr~q ;
wire \terminal|cpu|wb_wdone~0_combout ;
wire \terminal|cpu|psw~6_combout ;
wire \terminal|cpu|cpsw_stb~0_combout ;
wire \terminal|cpu|cpsw_stb~2_combout ;
wire \terminal|cpu|io_rcdr~q ;
wire \terminal|cpu|cpc[5]~33_combout ;
wire \terminal|cpu|cpc[5]~34_combout ;
wire \terminal|cpu|cpc[5]~35_combout ;
wire \terminal|cpu|Mux44~11_combout ;
wire \terminal|cpu|WideOr3~0_combout ;
wire \terminal|cpu|alu_sh~11_combout ;
wire \terminal|cpu|Equal38~0_combout ;
wire \terminal|cpu|y[15]~79_combout ;
wire \terminal|cpu|qswp~1_combout ;
wire \terminal|cpu|tlz~0_combout ;
wire \terminal|cpu|tlz~q ;
wire \terminal|cpu|acc[15]~0_combout ;
wire \terminal|cpu|alu_a~0_combout ;
wire \terminal|cpu|alu_b~combout ;
wire \terminal|cpu|r[2][4]~q ;
wire \terminal|cpu|r[3][4]~q ;
wire \terminal|cpu|r[0][4]~q ;
wire \terminal|cpu|r[1][4]~q ;
wire \terminal|cpu|Mux27~4_combout ;
wire \terminal|cpu|Mux27~5_combout ;
wire \terminal|cpu|Mux27~6_combout ;
wire \terminal|cpu|qreg[4]~4_combout ;
wire \terminal|cpu|wb_dat[14]~51_combout ;
wire \terminal|cpu|rdat~q ;
wire \terminal|cpu|brd_wq~0_combout ;
wire \terminal|cpu|qreg[1]~19_combout ;
wire \terminal|cpu|ear2[4]~feeder_combout ;
wire \terminal|cpu|ear2[3]~feeder_combout ;
wire \terminal|cpu|eas_dir~0_combout ;
wire \terminal|cpu|eas_left~combout ;
wire \terminal|cpu|ea_mux[3]~3_combout ;
wire \terminal|cpu|ea1_wa~0_combout ;
wire \terminal|cpu|ea1_wa~combout ;
wire \terminal|cpu|ea_mux[4]~6_combout ;
wire \terminal|cpu|ear2[5]~feeder_combout ;
wire \terminal|cpu|qreg[7]~7_combout ;
wire \terminal|cpu|r[2][7]~q ;
wire \terminal|cpu|r[3][7]~q ;
wire \terminal|cpu|r[0][7]~q ;
wire \terminal|cpu|r[1][7]~q ;
wire \terminal|cpu|Mux24~4_combout ;
wire \terminal|cpu|Mux24~5_combout ;
wire \terminal|cpu|ear2[7]~feeder_combout ;
wire \terminal|cpu|ear2[8]~feeder_combout ;
wire \terminal|cpu|alu_d~0_combout ;
wire \terminal|cpu|cpc~22_combout ;
wire \terminal|cpu|cpc[7]~5_combout ;
wire \terminal|cpu|Mux40~7_combout ;
wire \terminal|cpu|Mux40~8_combout ;
wire \terminal|cpu|rn_wa[4]~11_combout ;
wire \terminal|cpu|r[4][7]~q ;
wire \terminal|cpu|Mux40~4_combout ;
wire \terminal|cpu|Mux40~5_combout ;
wire \terminal|cpu|r[6][7]~q ;
wire \terminal|cpu|Mux40~2_combout ;
wire \terminal|cpu|ra_fr1~0_combout ;
wire \terminal|cpu|ra_fw~q ;
wire \terminal|cpu|ra_wa~combout ;
wire \terminal|cpu|Mux40~3_combout ;
wire \terminal|cpu|Mux40~6_combout ;
wire \terminal|cpu|r[5][7]~q ;
wire \terminal|cpu|Mux40~0_combout ;
wire \terminal|cpu|Mux40~1_combout ;
wire \terminal|cpu|Mux40~9_combout ;
wire \terminal|cpu|plm_rn~2_combout ;
wire \terminal|cpu|cpsw_wa~combout ;
wire \terminal|cpu|cpsw~4_combout ;
wire \terminal|cpu|cpsw[7]~2_combout ;
wire \terminal|cpu|y[7]~5_combout ;
wire \terminal|cpu|cpc[7]~feeder_combout ;
wire \terminal|cpu|y[7]~6_combout ;
wire \terminal|cpu|vmux~0_combout ;
wire \terminal|cpu|y[7]~7_combout ;
wire \terminal|cpu|y[7]~8_combout ;
wire \terminal|cpu|y[7]~9_combout ;
wire \terminal|cpu|y[7]~10_combout ;
wire \terminal|cpu|alu_or[7]~3_combout ;
wire \terminal|cpu|alu_or[7]~9_combout ;
wire \terminal|cpu|y[11]~33_combout ;
wire \terminal|cpu|r[3][6]~q ;
wire \terminal|cpu|r[1][6]~q ;
wire \terminal|cpu|r[0][6]~q ;
wire \terminal|cpu|r[2][6]~q ;
wire \terminal|cpu|y[6]~31_combout ;
wire \terminal|cpu|y[6]~32_combout ;
wire \terminal|cpu|cpc~25_combout ;
wire \terminal|cpu|cpc[6]~6_combout ;
wire \terminal|cpu|r[5][6]~q ;
wire \terminal|cpu|r[6][6]~q ;
wire \terminal|cpu|r[4][6]~q ;
wire \terminal|cpu|y[6]~29_combout ;
wire \terminal|cpu|y[6]~30_combout ;
wire \terminal|cpu|y[6]~34_combout ;
wire \terminal|cpu|y[5]~11_combout ;
wire \terminal|cpu|y[5]~12_combout ;
wire \terminal|cpu|y[5]~13_combout ;
wire \terminal|cpu|y[5]~155_combout ;
wire \terminal|cpu|y[5]~14_combout ;
wire \terminal|cpu|cpsw~5_combout ;
wire \terminal|cpu|y[5]~16_combout ;
wire \terminal|cpu|cpc[6]~feeder_combout ;
wire \terminal|cpu|y[5]~15_combout ;
wire \terminal|cpu|y[6]~17_combout ;
wire \terminal|cpu|y[6]~18_combout ;
wire \terminal|cpu|y[6]~20_combout ;
wire \terminal|cpu|Mux25~4_combout ;
wire \terminal|cpu|Mux25~5_combout ;
wire \terminal|cpu|Mux25~6_combout ;
wire \terminal|cpu|Mux25~2_combout ;
wire \terminal|cpu|Mux25~3_combout ;
wire \terminal|cpu|Mux25~7_combout ;
wire \terminal|cpu|Mux25~11_combout ;
wire \terminal|cpu|Mux22~13_combout ;
wire \terminal|cpu|Mux22~14_combout ;
wire \terminal|cpu|Mux22~0_combout ;
wire \terminal|cpu|Mux25~8_combout ;
wire \terminal|cpu|Mux25~9_combout ;
wire \terminal|cpu|Mux25~10_combout ;
wire \terminal|cpu|areg[6]~8_combout ;
wire \terminal|cpu|y[6]~21_combout ;
wire \terminal|cpu|y[5]~22_combout ;
wire \terminal|cpu|y[5]~23_combout ;
wire \terminal|cpu|y[6]~24_combout ;
wire \terminal|cpu|y[2]~19_combout ;
wire \terminal|cpu|y[6]~25_combout ;
wire \terminal|cpu|y[6]~26_combout ;
wire \terminal|cpu|WideOr0~0_combout ;
wire \terminal|cpu|y[6]~27_combout ;
wire \terminal|cpu|y[6]~28_combout ;
wire \terminal|cpu|alu_or[6]~4_combout ;
wire \terminal|cpu|alu_inx[6]~5_combout ;
wire \terminal|cpu|alu_cf[6]~3_combout ;
wire \terminal|cpu|alu_cf[6]~4_combout ;
wire \terminal|cpu|y[6]~156_combout ;
wire \terminal|cpu|cpc~24_combout ;
wire \terminal|cpu|cpc[5]~7_combout ;
wire \terminal|cpu|cpc[5]~feeder_combout ;
wire \terminal|cpu|y[5]~40_combout ;
wire \terminal|cpu|psw[5]~feeder_combout ;
wire \terminal|cpu|cpsw~6_combout ;
wire \terminal|cpu|y[5]~41_combout ;
wire \terminal|cpu|qreg[5]~5_combout ;
wire \terminal|cpu|y[5]~42_combout ;
wire \terminal|cpu|r[6][5]~q ;
wire \terminal|cpu|r[4][5]~q ;
wire \terminal|cpu|Mux26~8_combout ;
wire \terminal|cpu|Mux26~9_combout ;
wire \terminal|cpu|r[5][5]~feeder_combout ;
wire \terminal|cpu|r[5][5]~q ;
wire \terminal|cpu|Mux26~10_combout ;
wire \terminal|cpu|r[2][5]~q ;
wire \terminal|cpu|r[3][5]~q ;
wire \terminal|cpu|r[0][5]~q ;
wire \terminal|cpu|r[1][5]~q ;
wire \terminal|cpu|Mux26~4_combout ;
wire \terminal|cpu|Mux26~5_combout ;
wire \terminal|cpu|Mux26~2_combout ;
wire \terminal|cpu|Mux26~3_combout ;
wire \terminal|cpu|Mux26~6_combout ;
wire \terminal|cpu|Mux26~7_combout ;
wire \terminal|cpu|Mux26~11_combout ;
wire \terminal|cpu|areg[5]~7_combout ;
wire \terminal|cpu|y[5]~43_combout ;
wire \terminal|cpu|y[5]~44_combout ;
wire \terminal|cpu|y[5]~45_combout ;
wire \terminal|cpu|y[5]~46_combout ;
wire \terminal|cpu|WideOr1~0_combout ;
wire \terminal|cpu|y[5]~47_combout ;
wire \terminal|cpu|y[5]~35_combout ;
wire \terminal|cpu|y[5]~36_combout ;
wire \terminal|cpu|y[5]~37_combout ;
wire \terminal|cpu|y[5]~38_combout ;
wire \terminal|cpu|y[5]~39_combout ;
wire \terminal|cpu|y[5]~48_combout ;
wire \terminal|cpu|alu_an[5]~2_combout ;
wire \terminal|cpu|alu_inx[5]~6_combout ;
wire \terminal|cpu|alu_cf[5]~5_combout ;
wire \terminal|cpu|alu_cf[6]~18_combout ;
wire \terminal|cpu|alu_cf[7]~19_combout ;
wire \terminal|cpu|alu_inx[10]~16_combout ;
wire \terminal|cpu|r[4][15]~2_combout ;
wire \terminal|cpu|r[4][10]~q ;
wire \terminal|cpu|r[5][15]~0_combout ;
wire \terminal|cpu|r[5][10]~q ;
wire \terminal|cpu|y[10]~140_combout ;
wire \terminal|cpu|r[6][15]~1_combout ;
wire \terminal|cpu|r[6][10]~q ;
wire \terminal|cpu|cpc~16_combout ;
wire \terminal|cpu|cpc~27_combout ;
wire \terminal|cpu|cpc[10]~2_combout ;
wire \terminal|cpu|y[10]~141_combout ;
wire \terminal|cpu|y[11]~76_combout ;
wire \terminal|cpu|y[8]~60_combout ;
wire \terminal|cpu|y[8]~61_combout ;
wire \terminal|cpu|y[11]~75_combout ;
wire \terminal|cpu|ear1[15]~0_combout ;
wire \terminal|cpu|y[10]~131_combout ;
wire \terminal|cpu|y[11]~66_combout ;
wire \terminal|cpu|y[11]~71_combout ;
wire \terminal|cpu|sreg[15]~0_combout ;
wire \terminal|cpu|ear2[10]~feeder_combout ;
wire \terminal|cpu|ea_mux[10]~10_combout ;
wire \terminal|cpu|Mux20~6_combout ;
wire \terminal|cpu|qreg~17_combout ;
wire \terminal|cpu|qreg~11_combout ;
wire \terminal|cpu|Mux20~7_combout ;
wire \terminal|cpu|cpc~28_combout ;
wire \terminal|cpu|cpc[11]~1_combout ;
wire \terminal|cpu|r[6][11]~q ;
wire \terminal|cpu|r[4][11]~q ;
wire \terminal|cpu|Mux20~0_combout ;
wire \terminal|cpu|Mux20~1_combout ;
wire \terminal|cpu|Mux22~2_combout ;
wire \terminal|cpu|r[2][15]~4_combout ;
wire \terminal|cpu|r[2][11]~q ;
wire \terminal|cpu|r[0][15]~5_combout ;
wire \terminal|cpu|r[0][11]~q ;
wire \terminal|cpu|Mux20~2_combout ;
wire \terminal|cpu|r[1][15]~3_combout ;
wire \terminal|cpu|r[1][11]~q ;
wire \terminal|cpu|r[3][15]~6_combout ;
wire \terminal|cpu|r[3][11]~q ;
wire \terminal|cpu|Mux20~3_combout ;
wire \terminal|cpu|Mux22~3_combout ;
wire \terminal|cpu|Mux20~4_combout ;
wire \terminal|cpu|r[5][11]~q ;
wire \terminal|cpu|Mux20~5_combout ;
wire \terminal|cpu|areg[11]~13_combout ;
wire \terminal|cpu|alu_inx[11]~17_combout ;
wire \terminal|cpu|y[11]~63_combout ;
wire \terminal|cpu|y[11]~152_combout ;
wire \terminal|cpu|y[11]~153_combout ;
wire \terminal|cpu|y[11]~144_combout ;
wire \terminal|cpu|y[11]~145_combout ;
wire \terminal|cpu|y[11]~72_combout ;
wire \terminal|cpu|y[11]~146_combout ;
wire \terminal|cpu|y[11]~147_combout ;
wire \terminal|cpu|y[11]~148_combout ;
wire \terminal|cpu|y[11]~143_combout ;
wire \terminal|cpu|y[11]~149_combout ;
wire \terminal|cpu|y[11]~150_combout ;
wire \terminal|cpu|cpc[11]~feeder_combout ;
wire \terminal|cpu|y[11]~64_combout ;
wire \terminal|cpu|y[11]~151_combout ;
wire \terminal|cpu|y[11]~154_combout ;
wire \terminal|cpu|alu_or[11]~17_combout ;
wire \terminal|cpu|alu_af[11]~14_combout ;
wire \terminal|cpu|r[1][8]~q ;
wire \terminal|cpu|r[0][8]~q ;
wire \terminal|cpu|Mux23~6_combout ;
wire \terminal|cpu|r[3][8]~q ;
wire \terminal|cpu|r[2][8]~q ;
wire \terminal|cpu|Mux23~7_combout ;
wire \terminal|cpu|Mux23~8_combout ;
wire \terminal|cpu|Mux23~4_combout ;
wire \terminal|cpu|Mux23~5_combout ;
wire \terminal|cpu|Mux23~9_combout ;
wire \terminal|cpu|Mux23~13_combout ;
wire \terminal|cpu|cpc~26_combout ;
wire \terminal|cpu|cpc[8]~4_combout ;
wire \terminal|cpu|r[4][8]~q ;
wire \terminal|cpu|Mux23~10_combout ;
wire \terminal|cpu|r[6][8]~q ;
wire \terminal|cpu|Mux23~11_combout ;
wire \terminal|cpu|r[5][8]~q ;
wire \terminal|cpu|Mux23~12_combout ;
wire \terminal|cpu|areg[8]~10_combout ;
wire \terminal|cpu|alu_inx[8]~10_combout ;
wire \terminal|cpu|alu_cf[8]~20_combout ;
wire \terminal|cpu|alu_cf[10]~28_combout ;
wire \terminal|cpu|Mux22~11_combout ;
wire \terminal|cpu|qreg~18_combout ;
wire \terminal|cpu|Mux22~12_combout ;
wire \terminal|cpu|r[0][9]~q ;
wire \terminal|cpu|r[1][9]~q ;
wire \terminal|cpu|Mux22~7_combout ;
wire \terminal|cpu|r[2][9]~q ;
wire \terminal|cpu|r[3][9]~q ;
wire \terminal|cpu|Mux22~8_combout ;
wire \terminal|cpu|Mux22~9_combout ;
wire \terminal|cpu|cpc~30_combout ;
wire \terminal|cpu|cpc[9]~3_combout ;
wire \terminal|cpu|r[6][9]~q ;
wire \terminal|cpu|r[4][9]~q ;
wire \terminal|cpu|Mux22~5_combout ;
wire \terminal|cpu|Mux22~6_combout ;
wire \terminal|cpu|r[5][9]~q ;
wire \terminal|cpu|Mux22~10_combout ;
wire \terminal|cpu|areg[9]~11_combout ;
wire \terminal|cpu|alu_inx[9]~11_combout ;
wire \terminal|cpu|cpc[9]~feeder_combout ;
wire \terminal|cpu|y[9]~67_combout ;
wire \terminal|cpu|y[9]~68_combout ;
wire \terminal|cpu|y[9]~69_combout ;
wire \terminal|cpu|y[9]~70_combout ;
wire \terminal|cpu|y[9]~73_combout ;
wire \terminal|cpu|y[9]~65_combout ;
wire \terminal|cpu|y[9]~74_combout ;
wire \terminal|cpu|y[9]~77_combout ;
wire \terminal|cpu|y[9]~78_combout ;
wire \terminal|cpu|y[9]~80_combout ;
wire \terminal|cpu|y[9]~81_combout ;
wire \terminal|cpu|y[9]~82_combout ;
wire \terminal|cpu|alu_or[9]~11_combout ;
wire \terminal|cpu|alu_cf[9]~26_combout ;
wire \terminal|cpu|alu_cf[9]~27_combout ;
wire \terminal|cpu|alu_cf[10]~29_combout ;
wire \terminal|cpu|alu_cf[10]~30_combout ;
wire \terminal|cpu|alu_cf[10]~31_combout ;
wire \terminal|cpu|alu_sh[11]~22_combout ;
wire \terminal|cpu|alu_inx[12]~15_combout ;
wire \terminal|cpu|alu_cf[12]~25_combout ;
wire \terminal|cpu|alu_cf[11]~32_combout ;
wire \terminal|cpu|alu_cf[11]~34_combout ;
wire \terminal|cpu|alu_cf[11]~43_combout ;
wire \terminal|cpu|ear2[13]~feeder_combout ;
wire \terminal|cpu|ear2[14]~feeder_combout ;
wire \terminal|cpu|ear2[15]~feeder_combout ;
wire \terminal|cpu|ea_mux[15]~0_combout ;
wire \terminal|cpu|plm14m~2_combout ;
wire \terminal|cpu|plm14m~3_combout ;
wire \terminal|cpu|ea_fn12~0_combout ;
wire \terminal|cpu|ea_fn12~q ;
wire \terminal|cpu|plm14m~0_combout ;
wire \terminal|cpu|Equal33~0_combout ;
wire \terminal|cpu|ea_f218~0_combout ;
wire \terminal|cpu|Equal35~0_combout ;
wire \terminal|cpu|ea_f218~1_combout ;
wire \terminal|cpu|ea_f218~q ;
wire \terminal|cpu|ear2[0]~feeder_combout ;
wire \terminal|cpu|ea_mux[0]~13_combout ;
wire \terminal|cpu|alu_inx[15]~12_combout ;
wire \terminal|cpu|cpc~17_combout ;
wire \terminal|cpu|cpc[15]~15_combout ;
wire \terminal|cpu|r[6][15]~q ;
wire \terminal|cpu|r[4][15]~q ;
wire \terminal|cpu|r[5][15]~q ;
wire \terminal|cpu|y[15]~92_combout ;
wire \terminal|cpu|y[15]~93_combout ;
wire \terminal|cpu|cpc[15]~feeder_combout ;
wire \terminal|cpu|y[15]~84_combout ;
wire \terminal|cpu|y[15]~85_combout ;
wire \terminal|cpu|r[1][15]~q ;
wire \terminal|cpu|r[3][15]~q ;
wire \terminal|cpu|r[0][15]~q ;
wire \terminal|cpu|r[2][15]~q ;
wire \terminal|cpu|y[15]~86_combout ;
wire \terminal|cpu|y[15]~87_combout ;
wire \terminal|cpu|y[15]~88_combout ;
wire \terminal|cpu|y[15]~83_combout ;
wire \terminal|cpu|y[15]~89_combout ;
wire \terminal|cpu|y[15]~90_combout ;
wire \terminal|cpu|y[15]~91_combout ;
wire \terminal|cpu|y[15]~94_combout ;
wire \terminal|cpu|alu_or[15]~12_combout ;
wire \terminal|cpu|alu_af[15]~5_combout ;
wire \terminal|cpu|ea_mxin~0_combout ;
wire \terminal|cpu|plm14m~5_combout ;
wire \terminal|cpu|plm14m~6_combout ;
wire \terminal|cpu|alu_inx[0]~2_combout ;
wire \terminal|cpu|Mux47~11_combout ;
wire \terminal|cpu|r[4][0]~q ;
wire \terminal|cpu|Mux47~9_combout ;
wire \terminal|cpu|r[6][0]~q ;
wire \terminal|cpu|cpc~32_combout ;
wire \terminal|cpu|cpc[0]~12_combout ;
wire \terminal|cpu|Mux47~8_combout ;
wire \terminal|cpu|Mux47~10_combout ;
wire \terminal|cpu|Mux47~7_combout ;
wire \terminal|cpu|Mux47~12_combout ;
wire \terminal|cpu|r[0][0]~q ;
wire \terminal|cpu|r[1][0]~q ;
wire \terminal|cpu|Mux47~14_combout ;
wire \terminal|cpu|r[3][0]~q ;
wire \terminal|cpu|r[2][0]~q ;
wire \terminal|cpu|Mux47~13_combout ;
wire \terminal|cpu|Mux47~15_combout ;
wire \terminal|cpu|Mux47~28_combout ;
wire \terminal|cpu|Mux47~29_combout ;
wire \terminal|cpu|Mux47~16_combout ;
wire \terminal|cpu|cpsw[0]~feeder_combout ;
wire \terminal|cpu|Mux47~17_combout ;
wire \terminal|cpu|cpc[0]~feeder_combout ;
wire \terminal|cpu|Mux47~18_combout ;
wire \terminal|cpu|plm_matrix|WideNor74~combout ;
wire \terminal|cpu|plm_matrix|pl[30]~100_combout ;
wire \terminal|cpu|plm_matrix|pl[30]~239_combout ;
wire \terminal|cpu|plm_matrix|pl[30]~98_combout ;
wire \terminal|cpu|plm_matrix|pl[30]~240_combout ;
wire \terminal|cpu|Mux47~0_combout ;
wire \terminal|cpu|Mux47~1_combout ;
wire \terminal|cpu|Mux47~2_combout ;
wire \terminal|cpu|Mux47~3_combout ;
wire \terminal|cpu|Mux47~4_combout ;
wire \terminal|cpu|Mux47~5_combout ;
wire \terminal|cpu|Mux47~6_combout ;
wire \terminal|cpu|Mux47~19_combout ;
wire \terminal|cpu|alu_or[0]~0_combout ;
wire \terminal|cpu|alu_af[0]~0_combout ;
wire \terminal|cpu|ear2[15]~18_combout ;
wire \terminal|cpu|ea_mux[14]~1_combout ;
wire \terminal|cpu|ear2[12]~feeder_combout ;
wire \terminal|cpu|ea_mux[12]~4_combout ;
wire \terminal|cpu|ea_mux[13]~2_combout ;
wire \terminal|cpu|Mux18~6_combout ;
wire \terminal|cpu|Mux18~7_combout ;
wire \terminal|cpu|r[5][13]~q ;
wire \terminal|cpu|r[4][13]~q ;
wire \terminal|cpu|cpc~19_combout ;
wire \terminal|cpu|cpc[13]~14_combout ;
wire \terminal|cpu|Mux18~0_combout ;
wire \terminal|cpu|Mux18~1_combout ;
wire \terminal|cpu|r[0][13]~q ;
wire \terminal|cpu|r[1][13]~q ;
wire \terminal|cpu|Mux18~2_combout ;
wire \terminal|cpu|r[2][13]~q ;
wire \terminal|cpu|r[3][13]~q ;
wire \terminal|cpu|Mux18~3_combout ;
wire \terminal|cpu|Mux18~4_combout ;
wire \terminal|cpu|Mux18~5_combout ;
wire \terminal|cpu|areg[13]~0_combout ;
wire \terminal|cpu|alu_inx[13]~14_combout ;
wire \terminal|cpu|alu_af[13]~8_combout ;
wire \terminal|cpu|alu_cf[12]~33_combout ;
wire \terminal|cpu|alu_sh[12]~24_combout ;
wire \terminal|cpu|ax~5_combout ;
wire \terminal|cpu|ear2[12]~12_combout ;
wire \terminal|cpu|r[5][12]~q ;
wire \terminal|cpu|r[4][12]~q ;
wire \terminal|cpu|y[12]~128_combout ;
wire \terminal|cpu|cpc~21_combout ;
wire \terminal|cpu|cpc[12]~0_combout ;
wire \terminal|cpu|r[6][12]~q ;
wire \terminal|cpu|y[12]~129_combout ;
wire \terminal|cpu|sreg[12]~feeder_combout ;
wire \terminal|cpu|y[12]~120_combout ;
wire \terminal|cpu|qreg~14_combout ;
wire \terminal|cpu|y[12]~121_combout ;
wire \terminal|cpu|r[2][12]~q ;
wire \terminal|cpu|r[3][12]~q ;
wire \terminal|cpu|r[0][12]~q ;
wire \terminal|cpu|r[1][12]~q ;
wire \terminal|cpu|y[12]~122_combout ;
wire \terminal|cpu|y[12]~123_combout ;
wire \terminal|cpu|y[12]~124_combout ;
wire \terminal|cpu|y[12]~119_combout ;
wire \terminal|cpu|y[12]~125_combout ;
wire \terminal|cpu|y[12]~126_combout ;
wire \terminal|cpu|cpc[12]~feeder_combout ;
wire \terminal|cpu|y[12]~127_combout ;
wire \terminal|cpu|y[12]~130_combout ;
wire \terminal|cpu|alu_or[12]~15_combout ;
wire \terminal|cpu|alu_af[12]~10_combout ;
wire \terminal|cpu|ax~8_combout ;
wire \terminal|cpu|ear2[11]~11_combout ;
wire \terminal|cpu|ear2[11]~feeder_combout ;
wire \terminal|cpu|ea_mux[11]~11_combout ;
wire \terminal|cpu|y[10]~132_combout ;
wire \terminal|cpu|y[10]~133_combout ;
wire \terminal|cpu|r[1][10]~q ;
wire \terminal|cpu|r[3][10]~q ;
wire \terminal|cpu|r[0][10]~q ;
wire \terminal|cpu|r[2][10]~q ;
wire \terminal|cpu|y[10]~134_combout ;
wire \terminal|cpu|y[10]~135_combout ;
wire \terminal|cpu|y[10]~136_combout ;
wire \terminal|cpu|y[10]~137_combout ;
wire \terminal|cpu|y[10]~138_combout ;
wire \terminal|cpu|cpc[10]~feeder_combout ;
wire \terminal|cpu|y[10]~139_combout ;
wire \terminal|cpu|y[10]~142_combout ;
wire \terminal|cpu|alu_or[10]~16_combout ;
wire \terminal|cpu|alu_af[10]~13_combout ;
wire \terminal|cpu|alu_cf[9]~44_combout ;
wire \terminal|cpu|alu_sh[9]~28_combout ;
wire \terminal|cpu|ax~9_combout ;
wire \terminal|cpu|ear2[9]~9_combout ;
wire \terminal|cpu|ear2[9]~feeder_combout ;
wire \terminal|cpu|ea_mux[9]~15_combout ;
wire \terminal|cpu|ea_mux[8]~9_combout ;
wire \terminal|cpu|ea_mux[7]~5_combout ;
wire \terminal|cpu|Mux24~2_combout ;
wire \terminal|cpu|Mux24~3_combout ;
wire \terminal|cpu|Mux24~6_combout ;
wire \terminal|cpu|Mux24~7_combout ;
wire \terminal|cpu|Mux24~11_combout ;
wire \terminal|cpu|Mux24~8_combout ;
wire \terminal|cpu|Mux24~9_combout ;
wire \terminal|cpu|Mux24~10_combout ;
wire \terminal|cpu|areg[7]~9_combout ;
wire \terminal|cpu|alu_inx[7]~4_combout ;
wire \terminal|cpu|alu_an[7]~1_combout ;
wire \terminal|cpu|alu_sh[6]~17_combout ;
wire \terminal|cpu|alu_cf[13]~24_combout ;
wire \terminal|cpu|alu_inx[14]~13_combout ;
wire \terminal|cpu|cpc~18_combout ;
wire \terminal|cpu|cpc[14]~13_combout ;
wire \terminal|cpu|r[4][14]~q ;
wire \terminal|cpu|r[5][14]~q ;
wire \terminal|cpu|y[14]~104_combout ;
wire \terminal|cpu|r[6][14]~q ;
wire \terminal|cpu|y[14]~105_combout ;
wire \terminal|cpu|cpc[14]~feeder_combout ;
wire \terminal|cpu|y[14]~95_combout ;
wire \terminal|cpu|r[2][14]~q ;
wire \terminal|cpu|r[3][14]~q ;
wire \terminal|cpu|r[0][14]~q ;
wire \terminal|cpu|r[1][14]~q ;
wire \terminal|cpu|y[14]~98_combout ;
wire \terminal|cpu|y[14]~99_combout ;
wire \terminal|cpu|y[14]~96_combout ;
wire \terminal|cpu|y[14]~97_combout ;
wire \terminal|cpu|y[14]~100_combout ;
wire \terminal|cpu|y[14]~101_combout ;
wire \terminal|cpu|y[14]~102_combout ;
wire \terminal|cpu|y[14]~103_combout ;
wire \terminal|cpu|y[14]~106_combout ;
wire \terminal|cpu|alu_or[14]~13_combout ;
wire \terminal|cpu|alu_af[14]~4_combout ;
wire \terminal|cpu|alu_cf[12]~35_combout ;
wire \terminal|cpu|alu_cf[12]~36_combout ;
wire \terminal|cpu|alu_sh[14]~18_combout ;
wire \terminal|cpu|ear2[6]~6_combout ;
wire \terminal|cpu|ear2[6]~feeder_combout ;
wire \terminal|cpu|ea_mux[6]~8_combout ;
wire \terminal|cpu|ea_mux[5]~7_combout ;
wire \terminal|cpu|Mux27~2_combout ;
wire \terminal|cpu|Mux27~3_combout ;
wire \terminal|cpu|Mux27~7_combout ;
wire \terminal|cpu|Mux27~11_combout ;
wire \terminal|cpu|cpc~23_combout ;
wire \terminal|cpu|r[6][4]~q ;
wire \terminal|cpu|cpc[4]~8_combout ;
wire \terminal|cpu|r[4][4]~q ;
wire \terminal|cpu|Mux27~8_combout ;
wire \terminal|cpu|Mux27~9_combout ;
wire \terminal|cpu|r[5][4]~q ;
wire \terminal|cpu|Mux27~10_combout ;
wire \terminal|cpu|areg[4]~6_combout ;
wire \terminal|cpu|alu_inx[4]~7_combout ;
wire \terminal|cpu|Mux43~0_combout ;
wire \terminal|cpu|Mux43~1_combout ;
wire \terminal|cpu|Mux43~4_combout ;
wire \terminal|cpu|Mux43~5_combout ;
wire \terminal|cpu|Mux43~2_combout ;
wire \terminal|cpu|Mux43~3_combout ;
wire \terminal|cpu|Mux43~6_combout ;
wire \terminal|cpu|Mux43~7_combout ;
wire \terminal|cpu|Mux43~8_combout ;
wire \terminal|cpu|Mux43~9_combout ;
wire \terminal|cpu|Mux11~0_combout ;
wire \terminal|cpu|y[4]~49_combout ;
wire \terminal|cpu|cpsw[4]~0_combout ;
wire \terminal|cpu|y[4]~50_combout ;
wire \terminal|cpu|cpc[4]~feeder_combout ;
wire \terminal|cpu|Mux47~21_combout ;
wire \terminal|cpu|Mux11~1_combout ;
wire \terminal|cpu|WideOr2~0_combout ;
wire \terminal|cpu|Mux47~20_combout ;
wire \terminal|cpu|Mux11~2_combout ;
wire \terminal|cpu|y[4]~51_combout ;
wire \terminal|cpu|y[4]~52_combout ;
wire \terminal|cpu|alu_or[4]~6_combout ;
wire \terminal|cpu|alu_cf[4]~7_combout ;
wire \terminal|cpu|alu_cf[4]~16_combout ;
wire \terminal|cpu|alu_or[5]~5_combout ;
wire \terminal|cpu|alu_af[5]~6_combout ;
wire \terminal|cpu|alu_af[5]~7_combout ;
wire \terminal|cpu|alu_inx[3]~8_combout ;
wire \terminal|cpu|alu_cf[3]~14_combout ;
wire \terminal|cpu|alu_af[4]~9_combout ;
wire \terminal|cpu|alu_cf[3]~8_combout ;
wire \terminal|cpu|alu_sh[4]~23_combout ;
wire \terminal|cpu|ear2[4]~4_combout ;
wire \terminal|cpu|Add1~7 ;
wire \terminal|cpu|Add1~8_combout ;
wire \terminal|cpu|ea_cta[4]~4_combout ;
wire \terminal|cpu|ea_cta[4]~5_combout ;
wire \terminal|cpu|Equal35~1_combout ;
wire \terminal|cpu|plm14m~1_combout ;
wire \terminal|cpu|plm14m~8_combout ;
wire \terminal|cpu|sxt_y~0_combout ;
wire \terminal|cpu|sxt_y~q ;
wire \terminal|cpu|alu_sh[13]~20_combout ;
wire \terminal|cpu|ax[13]~3_combout ;
wire \terminal|cpu|ax[13]~4_combout ;
wire \terminal|cpu|ear2[13]~0_combout ;
wire \terminal|cpu|r[6][13]~q ;
wire \terminal|cpu|y[13]~116_combout ;
wire \terminal|cpu|y[13]~117_combout ;
wire \terminal|cpu|y[13]~107_combout ;
wire \terminal|cpu|y[13]~108_combout ;
wire \terminal|cpu|y[13]~109_combout ;
wire \terminal|cpu|y[13]~110_combout ;
wire \terminal|cpu|y[13]~111_combout ;
wire \terminal|cpu|y[13]~112_combout ;
wire \terminal|cpu|y[13]~113_combout ;
wire \terminal|cpu|y[13]~114_combout ;
wire \terminal|cpu|cpc[13]~feeder_combout ;
wire \terminal|cpu|y[13]~115_combout ;
wire \terminal|cpu|y[13]~118_combout ;
wire \terminal|cpu|alu_or[13]~14_combout ;
wire \terminal|cpu|alu_cf[13]~37_combout ;
wire \terminal|cpu|alu_cf[13]~38_combout ;
wire \terminal|cpu|alu_cf[14]~23_combout ;
wire \terminal|cpu|alu_cf[14]~39_combout ;
wire \terminal|cpu|alu_cf[14]~40_combout ;
wire \terminal|cpu|alu_cf[15]~22_combout ;
wire \terminal|cpu|alu_cf[15]~41_combout ;
wire \terminal|cpu|alu_cf[15]~42_combout ;
wire \terminal|cpu|ea_mul~combout ;
wire \terminal|cpu|ea_f0r~q ;
wire \terminal|cpu|xbo~0_combout ;
wire \terminal|cpu|xbo[15]~1_combout ;
wire \terminal|cpu|xbo[15]~2_combout ;
wire \terminal|cpu|ear2[15]~1_combout ;
wire \terminal|cpu|plm14m~4_combout ;
wire \terminal|cpu|plm14m~7_combout ;
wire \terminal|cpu|alu_c~0_combout ;
wire \terminal|cpu|cpc[8]~feeder_combout ;
wire \terminal|cpu|cpsw~10_combout ;
wire \terminal|cpu|cpsw[8]~9_combout ;
wire \terminal|cpu|cpsw[8]~11_combout ;
wire \terminal|cpu|y[8]~58_combout ;
wire \terminal|cpu|y[8]~59_combout ;
wire \terminal|cpu|y[8]~62_combout ;
wire \terminal|cpu|Mux39~4_combout ;
wire \terminal|cpu|Mux39~5_combout ;
wire \terminal|cpu|Mux39~2_combout ;
wire \terminal|cpu|Mux39~3_combout ;
wire \terminal|cpu|Mux39~6_combout ;
wire \terminal|cpu|Mux39~7_combout ;
wire \terminal|cpu|Mux39~8_combout ;
wire \terminal|cpu|Mux39~0_combout ;
wire \terminal|cpu|Mux39~1_combout ;
wire \terminal|cpu|Mux39~9_combout ;
wire \terminal|cpu|y[8]~57_combout ;
wire \terminal|cpu|alu_or[8]~10_combout ;
wire \terminal|cpu|alu_af[8]~1_combout ;
wire \terminal|cpu|alu_sh[7]~12_combout ;
wire \terminal|cpu|sh_ci2~0_combout ;
wire \terminal|cpu|alu_sh[7]~13_combout ;
wire \terminal|cpu|alu_sh[7]~14_combout ;
wire \terminal|cpu|psw[3]~2_combout ;
wire \terminal|cpu|psw[3]~feeder_combout ;
wire \terminal|cpu|psw[1]~3_combout ;
wire \terminal|cpu|Mux44~10_combout ;
wire \terminal|cpu|Mux44~12_combout ;
wire \terminal|cpu|psw_rc~7_combout ;
wire \terminal|cpu|psw_rc[3]~4_combout ;
wire \terminal|cpu|psw_rc[3]~5_combout ;
wire \terminal|cpu|cpsw~7_combout ;
wire \terminal|cpu|Mux44~2_combout ;
wire \terminal|cpu|Mux44~3_combout ;
wire \terminal|cpu|Mux44~14_combout ;
wire \terminal|cpu|Mux47~23_combout ;
wire \terminal|cpu|Mux44~4_combout ;
wire \terminal|cpu|Mux44~5_combout ;
wire \terminal|cpu|Mux47~22_combout ;
wire \terminal|cpu|Mux44~6_combout ;
wire \terminal|cpu|r[4][3]~q ;
wire \terminal|cpu|r[5][3]~feeder_combout ;
wire \terminal|cpu|r[5][3]~q ;
wire \terminal|cpu|Mux47~24_combout ;
wire \terminal|cpu|r[1][3]~feeder_combout ;
wire \terminal|cpu|r[1][3]~q ;
wire \terminal|cpu|r[0][3]~q ;
wire \terminal|cpu|Mux47~26_combout ;
wire \terminal|cpu|r[2][3]~q ;
wire \terminal|cpu|r[3][3]~q ;
wire \terminal|cpu|Mux47~25_combout ;
wire \terminal|cpu|Mux44~7_combout ;
wire \terminal|cpu|r[6][3]~q ;
wire \terminal|cpu|Mux47~27_combout ;
wire \terminal|cpu|Mux44~8_combout ;
wire \terminal|cpu|Mux44~9_combout ;
wire \terminal|cpu|Mux44~13_combout ;
wire \terminal|cpu|alu_or[3]~7_combout ;
wire \terminal|cpu|alu_af[3]~11_combout ;
wire \terminal|cpu|cpc~31_combout ;
wire \terminal|cpu|cpc[1]~11_combout ;
wire \terminal|cpu|cpc[1]~feeder_combout ;
wire \terminal|cpu|Mux14~4_combout ;
wire \terminal|cpu|Mux14~2_combout ;
wire \terminal|cpu|Mux14~1_combout ;
wire \terminal|cpu|psw[1]~feeder_combout ;
wire \terminal|cpu|sf_dir~q ;
wire \terminal|cpu|cond_c0~2_combout ;
wire \terminal|cpu|cond_c0~3_combout ;
wire \terminal|cpu|sf_lr~q ;
wire \terminal|cpu|cond_c0~1_combout ;
wire \terminal|cpu|ea_shr2~0_combout ;
wire \terminal|cpu|sf_rr~q ;
wire \terminal|cpu|cond_c0~0_combout ;
wire \terminal|cpu|cond_c0~4_combout ;
wire \terminal|cpu|cond_v~4_combout ;
wire \terminal|cpu|ea_1tm~q ;
wire \terminal|cpu|Equal14~0_combout ;
wire \terminal|cpu|Equal14~1_combout ;
wire \terminal|cpu|Equal14~2_combout ;
wire \terminal|cpu|alu_sh[10]~26_combout ;
wire \terminal|cpu|Equal15~0_combout ;
wire \terminal|cpu|Equal15~1_combout ;
wire \terminal|cpu|Equal15~2_combout ;
wire \terminal|cpu|cond_z~3_combout ;
wire \terminal|cpu|cond_z~1_combout ;
wire \terminal|cpu|cond_z~0_combout ;
wire \terminal|cpu|cond_z~2_combout ;
wire \terminal|cpu|cond_z~4_combout ;
wire \terminal|cpu|cond_z~5_combout ;
wire \terminal|cpu|cond_z~6_combout ;
wire \terminal|cpu|cond_z~7_combout ;
wire \terminal|cpu|zero_div~0_combout ;
wire \terminal|cpu|zero_div~q ;
wire \terminal|cpu|cond_v~2_combout ;
wire \terminal|cpu|ea_mxinr~0_combout ;
wire \terminal|cpu|ea_mxinr~q ;
wire \terminal|cpu|plm14m~9_combout ;
wire \terminal|cpu|cond_v~1_combout ;
wire \terminal|cpu|cond_v~3_combout ;
wire \terminal|cpu|sh_cin~0_combout ;
wire \terminal|cpu|cond_v~6_combout ;
wire \terminal|cpu|alu_cr[6]~feeder_combout ;
wire \terminal|cpu|cond_v~5_combout ;
wire \terminal|cpu|cond_v~7_combout ;
wire \terminal|cpu|Equal22~0_combout ;
wire \terminal|cpu|div_vfr~0_combout ;
wire \terminal|cpu|div_vfr~1_combout ;
wire \terminal|cpu|div_vfr~q ;
wire \terminal|cpu|cond_v~0_combout ;
wire \terminal|cpu|cond_v~8_combout ;
wire \terminal|cpu|psw_rc[1]~3_combout ;
wire \terminal|cpu|psw_rc~2_combout ;
wire \terminal|cpu|cpsw~3_combout ;
wire \terminal|cpu|Mux14~0_combout ;
wire \terminal|cpu|Mux14~3_combout ;
wire \terminal|cpu|Mux14~5_combout ;
wire \terminal|cpu|r[4][1]~q ;
wire \terminal|cpu|Mux46~4_combout ;
wire \terminal|cpu|Mux46~5_combout ;
wire \terminal|cpu|r[5][1]~q ;
wire \terminal|cpu|Mux46~2_combout ;
wire \terminal|cpu|Mux46~3_combout ;
wire \terminal|cpu|Mux46~6_combout ;
wire \terminal|cpu|Mux46~7_combout ;
wire \terminal|cpu|Mux46~8_combout ;
wire \terminal|cpu|r[6][1]~q ;
wire \terminal|cpu|Mux46~0_combout ;
wire \terminal|cpu|Mux46~1_combout ;
wire \terminal|cpu|Mux46~9_combout ;
wire \terminal|cpu|y[1]~4_combout ;
wire \terminal|cpu|alu_or[1]~1_combout ;
wire \terminal|cpu|alu_an[1]~0_combout ;
wire \terminal|cpu|alu_cf[0]~1_combout ;
wire \terminal|cpu|alu_cf[0]~2_combout ;
wire \terminal|cpu|alu_cf[0]~0_combout ;
wire \terminal|cpu|alu_or[1]~2_combout ;
wire \terminal|cpu|alu_sh[2]~25_combout ;
wire \terminal|cpu|psw[2]~1_combout ;
wire \terminal|cpu|ea_cta[2]~9_combout ;
wire \terminal|cpu|Add1~5 ;
wire \terminal|cpu|Add1~6_combout ;
wire \terminal|cpu|ea_cta[3]~6_combout ;
wire \terminal|cpu|ea_cta[3]~7_combout ;
wire \terminal|cpu|Equal32~0_combout ;
wire \terminal|cpu|Equal37~0_combout ;
wire \terminal|cpu|ea_trdy1_clr~combout ;
wire \terminal|cpu|ea_trdy1~0_combout ;
wire \terminal|cpu|ea_trdy1~q ;
wire \terminal|cpu|ea_rdy~0_combout ;
wire \terminal|cpu|alu_wr~combout ;
wire \terminal|cpu|io_cmdr~q ;
wire \terminal|cpu|iopc_st~4_combout ;
wire \terminal|cpu|iopc_st~5_combout ;
wire \terminal|cpu|iopc_st~6_combout ;
wire \terminal|cpu|iopc_st~1_combout ;
wire \terminal|cpu|iopc_st~2_combout ;
wire \terminal|cpu|iopc_st~0_combout ;
wire \terminal|cpu|iopc_st~3_combout ;
wire \terminal|cpu|pc1_wr~0_combout ;
wire \terminal|cpu|pc1_wr~combout ;
wire \terminal|cpu|cpc~29_combout ;
wire \terminal|cpu|cpc[2]~10_combout ;
wire \terminal|cpu|cpc[2]~feeder_combout ;
wire \terminal|cpu|psw[2]~feeder_combout ;
wire \terminal|cpu|psw_rc[2]~6_combout ;
wire \terminal|cpu|cpsw~8_combout ;
wire \terminal|cpu|Mux13~1_combout ;
wire \terminal|cpu|Mux13~2_combout ;
wire \terminal|cpu|y[2]~53_combout ;
wire \terminal|cpu|y[2]~54_combout ;
wire \terminal|cpu|y[2]~55_combout ;
wire \terminal|cpu|qreg[2]~2_combout ;
wire \terminal|cpu|r[3][2]~q ;
wire \terminal|cpu|Mux45~7_combout ;
wire \terminal|cpu|Mux45~8_combout ;
wire \terminal|cpu|r[0][2]~q ;
wire \terminal|cpu|r[4][2]~q ;
wire \terminal|cpu|Mux45~4_combout ;
wire \terminal|cpu|Mux45~5_combout ;
wire \terminal|cpu|r[6][2]~q ;
wire \terminal|cpu|r[2][2]~q ;
wire \terminal|cpu|Mux45~2_combout ;
wire \terminal|cpu|Mux29~5_combout ;
wire \terminal|cpu|Mux29~3_combout ;
wire \terminal|cpu|Mux29~4_combout ;
wire \terminal|cpu|Mux29~6_combout ;
wire \terminal|cpu|acc[2]~feeder_combout ;
wire \terminal|cpu|Mux29~2_combout ;
wire \terminal|cpu|r[1][2]~q ;
wire \terminal|cpu|Mux29~7_combout ;
wire \terminal|cpu|Mux29~12_combout ;
wire \terminal|cpu|Mux29~8_combout ;
wire \terminal|cpu|r[5][2]~q ;
wire \terminal|cpu|Mux29~9_combout ;
wire \terminal|cpu|Mux29~10_combout ;
wire \terminal|cpu|Mux29~11_combout ;
wire \terminal|cpu|areg[2]~4_combout ;
wire \terminal|cpu|Mux45~3_combout ;
wire \terminal|cpu|Mux45~6_combout ;
wire \terminal|cpu|Mux45~0_combout ;
wire \terminal|cpu|Mux45~1_combout ;
wire \terminal|cpu|Mux45~9_combout ;
wire \terminal|cpu|y[2]~56_combout ;
wire \terminal|cpu|alu_or[2]~8_combout ;
wire \terminal|cpu|alu_inx[2]~9_combout ;
wire \terminal|cpu|alu_cf[2]~10_combout ;
wire \terminal|cpu|alu_cf[1]~12_combout ;
wire \terminal|cpu|alu_cf[2]~9_combout ;
wire \terminal|cpu|alu_cf[2]~13_combout ;
wire \terminal|cpu|alu_cf[3]~15_combout ;
wire \terminal|cpu|alu_cf[5]~6_combout ;
wire \terminal|cpu|alu_cf[5]~17_combout ;
wire \terminal|cpu|alu_af[6]~3_combout ;
wire \terminal|cpu|alu_sh[5]~19_combout ;
wire \terminal|cpu|ear2[5]~5_combout ;
wire \terminal|cpu|acc[5]~feeder_combout ;
wire \terminal|cpu|ea_cta[0]~0_combout ;
wire \terminal|cpu|ea_cta[0]~1_combout ;
wire \terminal|cpu|Add1~0_combout ;
wire \terminal|cpu|ea_cta[0]~2_combout ;
wire \terminal|cpu|ea_cta[0]~3_combout ;
wire \terminal|cpu|Add1~1 ;
wire \terminal|cpu|Add1~2_combout ;
wire \terminal|cpu|ea_cta[1]~10_combout ;
wire \terminal|cpu|ea_cta[1]~11_combout ;
wire \terminal|cpu|Equal32~1_combout ;
wire \terminal|cpu|Equal34~0_combout ;
wire \terminal|cpu|ea_fn23r~0_combout ;
wire \terminal|cpu|ea_fn23r~q ;
wire \terminal|cpu|wait_div~0_combout ;
wire \terminal|cpu|wait_div~q ;
wire \terminal|cpu|ea_mop0~0_combout ;
wire \terminal|cpu|plm13m~1_combout ;
wire \terminal|cpu|plm13m~2_combout ;
wire \terminal|cpu|plm13m~0_combout ;
wire \terminal|cpu|plm13m~3_combout ;
wire \terminal|cpu|sf_inv~0_combout ;
wire \terminal|cpu|sf_inv~q ;
wire \terminal|cpu|sf_sub~q ;
wire \terminal|cpu|cond_c~0_combout ;
wire \terminal|cpu|ea_20r~q ;
wire \terminal|cpu|cond_c~1_combout ;
wire \terminal|cpu|cond_c1~3_combout ;
wire \terminal|cpu|cond_c1~1_combout ;
wire \terminal|cpu|cond_c1~0_combout ;
wire \terminal|cpu|cond_c1~2_combout ;
wire \terminal|cpu|cond_c1~4_combout ;
wire \terminal|cpu|cond_c1~5_combout ;
wire \terminal|cpu|cond_c~2_combout ;
wire \terminal|cpu|psw~7_combout ;
wire \terminal|cpu|cpsw[0]~1_combout ;
wire \terminal|cpu|sh_cin~1_combout ;
wire \terminal|cpu|alu_sh[0]~8_combout ;
wire \terminal|cpu|alu_sh[0]~9_combout ;
wire \terminal|cpu|ax~6_combout ;
wire \terminal|cpu|ear2[8]~8_combout ;
wire \terminal|cpu|psw[8]~5_combout ;
wire \terminal|cpu|ri~5_combout ;
wire \terminal|cpu|pld_matrix|Equal1~2_combout ;
wire \terminal|cpu|pld_matrix|pl[8]~15_combout ;
wire \terminal|cpu|pld_matrix|Equal1~0_combout ;
wire \terminal|cpu|pld_matrix|Equal1~1_combout ;
wire \terminal|cpu|pld_matrix|Equal1~3_combout ;
wire \terminal|cpu|dc_rtt~q ;
wire \terminal|cpu|ri~6_combout ;
wire \terminal|cpu|ri~7_combout ;
wire \terminal|cpu|ri~8_combout ;
wire \terminal|cpu|plm_matrix|WideNor100~combout ;
wire \terminal|cpu|plm_matrix|pl[31]~258_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~259_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~263_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~264_combout ;
wire \terminal|cpu|na~11_combout ;
wire \terminal|cpu|na~18_combout ;
wire \terminal|cpu|get_state~0_combout ;
wire \terminal|cpu|get_state~q ;
wire \terminal|cpu|bra_stb~0_combout ;
wire \terminal|cpu|bra_stb~q ;
wire \terminal|cpu|wio_wr_xt~q ;
wire \terminal|cpu|wb_cyc~2_combout ;
wire \terminal|cpu|wb_cyc~3_combout ;
wire \terminal|cpu|wio_rd_xt~q ;
wire \terminal|cpu|plr[23]~0_combout ;
wire \terminal|cpu|wio_rd_rc~0_combout ;
wire \terminal|cpu|wio_rd_rc~1_combout ;
wire \terminal|cpu|wio_rd~0_combout ;
wire \terminal|cpu|wb_cyc~4_combout ;
wire \terminal|cpu|wb_cyc~q ;
wire \terminal|cpu|ra_wx~0_combout ;
wire \terminal|cpu|wra~6_combout ;
wire \terminal|cpu|rta_fall~3_combout ;
wire \terminal|cpu|to_block~0_combout ;
wire \terminal|cpu|adr_req~0_combout ;
wire \terminal|cpu|adr_req~q ;
wire \terminal|cpu|iocmd_st[4]~6_combout ;
wire \terminal|cpu|iocmd_st~7_combout ;
wire \terminal|cpu|br_cmdrq~0_combout ;
wire \terminal|cpu|br_cmdrq~1_combout ;
wire \terminal|cpu|br_cmdrq~2_combout ;
wire \terminal|cpu|br_cmdrq~q ;
wire \terminal|cpu|plm_matrix|pl[35]~133_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~306_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~132_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~134_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~135_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~278_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~280_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~279_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~281_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~282_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~283_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~216_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~217_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~218_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~277_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~284_combout ;
wire \terminal|cpu|plm_matrix|pl[35]~276_combout ;
wire \terminal|cpu|na~12_combout ;
wire \terminal|cpu|always43~3_combout ;
wire \terminal|cpu|sta_nrdy~0_combout ;
wire \terminal|cpu|sta_nrdy~1_combout ;
wire \terminal|cpu|sta_nrdy~q ;
wire \terminal|cpu|br~4_combout ;
wire \terminal|cpu|br~1_combout ;
wire \terminal|cpu|br~2_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~1_combout ;
wire \terminal|cpu|br~0_combout ;
wire \terminal|cpu|br~3_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~2_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~0_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~3_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~115_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~285_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~302_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~305_combout ;
wire \terminal|cpu|plm_matrix|pl[5]~304_combout ;
wire \terminal|cpu|plm_matrix|pl[5]~126_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~128_combout ;
wire \terminal|cpu|plm_matrix|WideNor108~combout ;
wire \terminal|cpu|plm_matrix|pl[36]~147_combout ;
wire \terminal|cpu|plm_matrix|WideNor0~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor156~0_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~288_combout ;
wire \terminal|cpu|plm_matrix|WideNor2~0_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~311_combout ;
wire \terminal|cpu|plm_matrix|WideNor1~combout ;
wire \terminal|cpu|plm_matrix|pl[36]~289_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~290_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~109_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~286_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~287_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~291_combout ;
wire \terminal|cpu|plm_matrix|pl[36]~292_combout ;
wire \terminal|cpu|na~13_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~5_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~6_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~7_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~4_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~9_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~8_combout ;
wire \terminal|cpu|plb_matrix|WideNor20~10_combout ;
wire \terminal|cpu|always43~2_combout ;
wire \terminal|cpu|Equal6~0_combout ;
wire \terminal|cpu|dc_b7~q ;
wire \terminal|cpu|always43~0_combout ;
wire \terminal|cpu|always43~1_combout ;
wire \terminal|cpu|always43~4_combout ;
wire \terminal|cpu|bra~0_combout ;
wire \terminal|cpu|bra~q ;
wire \terminal|cpu|ix~0_combout ;
wire \terminal|cpu|dc_j7~1_combout ;
wire \terminal|cpu|ix~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor121~2_combout ;
wire \terminal|cpu|plm_matrix|WideNor121~combout ;
wire \terminal|cpu|plm_matrix|WideNor149~combout ;
wire \terminal|cpu|plm_matrix|pl[19]~194_combout ;
wire \terminal|cpu|plm_matrix|pl[19]~195_combout ;
wire \terminal|cpu|lshift~1_combout ;
wire \terminal|cpu|ea_mux[2]~12_combout ;
wire \terminal|cpu|ear2~19_combout ;
wire \terminal|cpu|ea_mux[1]~14_combout ;
wire \terminal|cpu|ear2~20_combout ;
wire \terminal|cpu|Mux30~4_combout ;
wire \terminal|cpu|Mux30~5_combout ;
wire \terminal|cpu|Mux30~7_combout ;
wire \terminal|cpu|Mux30~11_combout ;
wire \terminal|cpu|Mux30~8_combout ;
wire \terminal|cpu|Mux30~9_combout ;
wire \terminal|cpu|Mux30~10_combout ;
wire \terminal|cpu|alu_inx[1]~18_combout ;
wire \terminal|cpu|alu_inx[1]~3_combout ;
wire \terminal|cpu|alu_cf[1]~11_combout ;
wire \terminal|cpu|alu_af[2]~12_combout ;
wire \terminal|cpu|alu_sh[1]~27_combout ;
wire \terminal|cpu|psw[1]~0_combout ;
wire \terminal|cpu|wbm_adr_o[4]~6_combout ;
wire \terminal|cpu|wbm_adr_o[5]~7_combout ;
wire \terminal|cpu|wbm_adr_o[6]~8_combout ;
wire \terminal|cpu|wbm_adr_o[7]~5_combout ;
wire \terminal|cpu|wbm_adr_o[8]~9_combout ;
wire \terminal|cpu|wbm_adr_o[9]~13_combout ;
wire \terminal|cpu|wbm_adr_o[11]~11_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \terminal|ram|comb~0_combout ;
wire \terminal|ram|comb~1_combout ;
wire \terminal|ram|ena[0]~0_combout ;
wire \terminal|cpu|wb_dat~49_combout ;
wire \terminal|ps20|Selector6~0_combout ;
wire \terminal|videoreg|vtcsr[0]~0_combout ;
wire \terminal|videoreg|wb_dat_o[0]~0_combout ;
wire \terminal|cpu|wb_dat~47_combout ;
wire \terminal|cpu|wb_dat~50_combout ;
wire \terminal|cpu|plm_matrix|WideNor98~combout ;
wire \terminal|cpu|plm_matrix|pl[2]~58_combout ;
wire \terminal|cpu|plm_matrix|WideNor15~2_combout ;
wire \terminal|cpu|plm_matrix|pl[2]~104_combout ;
wire \terminal|cpu|plm_rn~9_combout ;
wire \terminal|cpu|plm_rn~10_combout ;
wire \terminal|cpu|Equal22~1_combout ;
wire \terminal|cpu|psw_wa~combout ;
wire \terminal|cpu|pswt_wa~0_combout ;
wire \terminal|cpu|psw[4]~4_combout ;
wire \terminal|cpu|qri~0_combout ;
wire \terminal|cpu|pli_matrix|pl[6]~9_combout ;
wire \terminal|cpu|pli_matrix|pl[6]~11_combout ;
wire \terminal|cpu|pli6r~q ;
wire \terminal|cpu|tovf_ack~0_combout ;
wire \terminal|cpu|tout_rq~0_combout ;
wire \terminal|cpu|tout_rq~q ;
wire \terminal|cpu|pli_matrix|p~5_combout ;
wire \terminal|cpu|ri~1_combout ;
wire \terminal|cpu|ri~2_combout ;
wire \terminal|cpu|ri~0_combout ;
wire \terminal|cpu|ri~3_combout ;
wire \terminal|cpu|plm_matrix|WideNor151~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor142~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor165~combout ;
wire \terminal|cpu|plm_matrix|pl[23]~80_combout ;
wire \terminal|cpu|plm_matrix|pl[23]~81_combout ;
wire \terminal|cpu|plm_matrix|pl[13]~56_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~94_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~299_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~93_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~90_combout ;
wire \terminal|cpu|plm_matrix|pl[3]~95_combout ;
wire \terminal|cpu|wr7~3_combout ;
wire \terminal|cpu|wr7~q ;
wire \terminal|cpu|iocmd_st~0_combout ;
wire \terminal|cpu|buf_res~5_combout ;
wire \terminal|cpu|buf_res~7_combout ;
wire \terminal|cpu|buf_res~6_combout ;
wire \terminal|cpu|buf_res~8_combout ;
wire \terminal|cpu|buf_res~9_combout ;
wire \terminal|cpu|acmp_en~q ;
wire \terminal|cpu|buf_res~1_combout ;
wire \terminal|cpu|buf_res~0_combout ;
wire \terminal|cpu|buf_res~2_combout ;
wire \terminal|cpu|buf_res~3_combout ;
wire \terminal|cpu|buf_res~4_combout ;
wire \terminal|cpu|buf_res~10_combout ;
wire \terminal|cpu|buf_res~11_combout ;
wire \terminal|cpu|buf_res~q ;
wire \terminal|cpu|br_iocmd~0_combout ;
wire \terminal|cpu|br_iocmd~q ;
wire \terminal|cpu|br_ready~0_combout ;
wire \terminal|cpu|br_ready~1_combout ;
wire \terminal|cpu|br_ready~q ;
wire \terminal|cpu|bra_req~0_combout ;
wire \terminal|cpu|set_cend_rc~combout ;
wire \terminal|cpu|set_cend~q ;
wire \terminal|cpu|cmd_nrdy~0_combout ;
wire \terminal|cpu|cmd_nrdy~q ;
wire \terminal|cpu|bra_req~1_combout ;
wire \terminal|cpu|ir_stb~0_combout ;
wire \terminal|cpu|ir_stb~q ;
wire \terminal|cpu|plm_matrix|WideNor43~4_combout ;
wire \terminal|cpu|plm_matrix|WideNor43~6_combout ;
wire \terminal|cpu|plm_matrix|WideNor86~combout ;
wire \terminal|cpu|plm_matrix|pl[29]~96_combout ;
wire \terminal|cpu|plm_matrix|pl[29]~97_combout ;
wire \terminal|cpu|plm_matrix|pl[29]~82_combout ;
wire \terminal|cpu|plm_matrix|pl[9]~83_combout ;
wire \terminal|cpu|plm_matrix|pl[29]~84_combout ;
wire \terminal|cpu|plm_rn~3_combout ;
wire \terminal|cpu|plm_rn~4_combout ;
wire \terminal|cpu|acc_wa~combout ;
wire \terminal|cpu|Mux28~3_combout ;
wire \terminal|cpu|Mux28~4_combout ;
wire \terminal|cpu|Mux28~5_combout ;
wire \terminal|cpu|Mux28~0_combout ;
wire \terminal|cpu|Mux28~1_combout ;
wire \terminal|cpu|Mux28~2_combout ;
wire \terminal|cpu|Mux28~6_combout ;
wire \terminal|cpu|Mux28~7_combout ;
wire \terminal|cpu|Mux28~8_combout ;
wire \terminal|cpu|Mux28~9_combout ;
wire \terminal|cpu|areg[3]~5_combout ;
wire \terminal|cpu|wbm_adr_o[3]~3_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a4 ;
wire \terminal|cpu|wb_dat~9_combout ;
wire \terminal|videoreg|vtcsr[4]~feeder_combout ;
wire \terminal|ps20|Selector3~0_combout ;
wire \terminal|cpu|wb_dat~8_combout ;
wire \terminal|uart|Mux5~0_combout ;
wire \terminal|cpu|wb_dat~10_combout ;
wire \terminal|svic|wb_dat_o~0_combout ;
wire \terminal|svic|always0~0_combout ;
wire \terminal|cpu|wb_dat~11_combout ;
wire \terminal|cpu|plm_matrix|WideNor105~combout ;
wire \terminal|cpu|plm_matrix|pl[24]~99_combout ;
wire \terminal|cpu|plm_matrix|pl[24]~103_combout ;
wire \terminal|cpu|plr[22]~1_combout ;
wire \terminal|cpu|io_in~0_combout ;
wire \terminal|cpu|iop_in~0_combout ;
wire \terminal|cpu|iop_in~q ;
wire \terminal|cpu|bir_stb~0_combout ;
wire \terminal|cpu|pld_matrix|pl[7]~39_combout ;
wire \terminal|cpu|pld_matrix|pl[7]~40_combout ;
wire \terminal|cpu|ia[3]~feeder_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~152_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~293_combout ;
wire \terminal|cpu|plm_matrix|pl[34]~294_combout ;
wire \terminal|cpu|na~17_combout ;
wire \terminal|cpu|plm_matrix|WideNor187~combout ;
wire \terminal|cpu|plm_matrix|pl[7]~117_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~141_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~146_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~119_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~137_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~138_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~139_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~140_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~148_combout ;
wire \terminal|cpu|plm_rn~5_combout ;
wire \terminal|cpu|plm_rn~6_combout ;
wire \terminal|cpu|ea_ctld~combout ;
wire \terminal|cpu|ea_trdy2_clr~q ;
wire \terminal|cpu|ea_nrdy~0_combout ;
wire \terminal|cpu|ea_nrdy~q ;
wire \terminal|cpu|plm18m~0_combout ;
wire \terminal|cpu|lshift~0_combout ;
wire \terminal|cpu|alu_sh[3]~21_combout ;
wire \terminal|cpu|ear2[3]~3_combout ;
wire \terminal|cpu|wb_dat~21_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a3 ;
wire \terminal|cpu|wb_dat~22_combout ;
wire \terminal|uart|rx_rbr[3]~feeder_combout ;
wire \terminal|uart|Mux6~0_combout ;
wire \terminal|cpu|wb_dat~23_combout ;
wire \terminal|svic|wb_dat_o~1_combout ;
wire \terminal|cpu|wb_dat~24_combout ;
wire \terminal|cpu|plm_matrix|WideNor89~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor89~combout ;
wire \terminal|cpu|plm_matrix|pl[22]~101_combout ;
wire \terminal|cpu|plm_matrix|pl[22]~102_combout ;
wire \terminal|cpu|plr[24]~3_combout ;
wire \terminal|cpu|Equal44~0_combout ;
wire \terminal|cpu|iop_rcd~0_combout ;
wire \terminal|cpu|iop_rcd~q ;
wire \terminal|cpu|to_rply~0_combout ;
wire \terminal|cpu|to_rply~q ;
wire \terminal|cpu|wb_stb~1_combout ;
wire \terminal|cpu|drdy~0_combout ;
wire \terminal|cpu|drdy~q ;
wire \terminal|cpu|wb_stb~2_combout ;
wire \terminal|cpu|wb_stb~0_combout ;
wire \terminal|cpu|wb_stb~3_combout ;
wire \terminal|cpu|wb_stb~q ;
wire \terminal|cpu|wb_sel[0]~0_combout ;
wire \terminal|cpu|wb_idone~0_combout ;
wire \terminal|cpu|wb_done~combout ;
wire \terminal|cpu|io_st~4_combout ;
wire \terminal|cpu|io_st~2_combout ;
wire \terminal|cpu|io_st~3_combout ;
wire \terminal|cpu|iop_stb~0_combout ;
wire \terminal|cpu|wb_sel~3_combout ;
wire \terminal|cpu|wb_sel[0]~1_combout ;
wire \terminal|cpu|plr[30]~4_combout ;
wire \terminal|cpu|wio_wo~0_combout ;
wire \terminal|cpu|wio_wo_xt~q ;
wire \terminal|cpu|wbm_adr_o[0]~15_combout ;
wire \terminal|cpu|wb_sel~2_combout ;
wire \terminal|cpu|wb_sel~4_combout ;
wire \terminal|cpu|wb_sel[0]~5_combout ;
wire \terminal|cpu|wb_sel[0]~6_combout ;
wire \terminal|cpu|wb_sel[0]~7_combout ;
wire \terminal|ps20|rxie~0_combout ;
wire \terminal|ps20|rxie~1_combout ;
wire \terminal|ps20|rxie~q ;
wire \terminal|ps20|Selector1~0_combout ;
wire \terminal|cpu|wb_dat~35_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a6 ;
wire \terminal|cpu|wb_dat~36_combout ;
wire \terminal|uart|tx_csr_wstb~0_combout ;
wire \terminal|uart|rx_csr_wstb~0_combout ;
wire \terminal|uart|rx_csr_ie~0_combout ;
wire \terminal|uart|rx_csr_ie~q ;
wire \terminal|uart|Mux3~0_combout ;
wire \terminal|uart|Mux3~1_combout ;
wire \terminal|cpu|wb_dat~37_combout ;
wire \terminal|cpu|wb_dat~38_combout ;
wire \terminal|cpu|dc_j7~0_combout ;
wire \terminal|cpu|pc2_res~0_combout ;
wire \terminal|cpu|pld_matrix|pl[3]~0_combout ;
wire \terminal|cpu|pld_matrix|pl[3]~1_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~2_combout ;
wire \terminal|cpu|pld_matrix|pl[3]~6_combout ;
wire \terminal|cpu|dc_iowr~q ;
wire \terminal|cpu|wio_wr_rc~2_combout ;
wire \terminal|cpu|wio_wr~0_combout ;
wire \terminal|cpu|wb_we~1_combout ;
wire \terminal|cpu|wb_we~0_combout ;
wire \terminal|cpu|wb_we~2_combout ;
wire \terminal|cpu|wb_we~q ;
wire \terminal|cpu|wb_sel~8_combout ;
wire \terminal|cpu|wb_sel~9_combout ;
wire \terminal|video|vram_odd~0_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a7 ;
wire \terminal|ram|ena[1]~1_combout ;
wire \terminal|cpu|wb_dat~15_combout ;
wire \terminal|videoreg|vtcsr[10]~1_combout ;
wire \terminal|videoreg|wb_dat_o[15]~feeder_combout ;
wire \terminal|cpu|wb_dat~16_combout ;
wire \terminal|cpu|qreg~10_combout ;
wire \terminal|cpu|Mux16~6_combout ;
wire \terminal|cpu|Mux16~7_combout ;
wire \terminal|cpu|Mux16~0_combout ;
wire \terminal|cpu|Mux16~1_combout ;
wire \terminal|cpu|Mux16~2_combout ;
wire \terminal|cpu|Mux16~3_combout ;
wire \terminal|cpu|Mux16~4_combout ;
wire \terminal|cpu|Mux16~5_combout ;
wire \terminal|cpu|areg[15]~1_combout ;
wire \terminal|cpu|wbm_adr_o[15]~0_combout ;
wire \terminal|cpu|wbm_adr_o[13]~2_combout ;
wire \terminal|uart|always2~1_combout ;
wire \terminal|video|bus_strobe~0_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \terminal|cpu|wb_dat~45_combout ;
wire \terminal|videoreg|vtcsr[9]~4_combout ;
wire \terminal|videoreg|wb_dat_o[9]~4_combout ;
wire \terminal|cpu|wb_dat~46_combout ;
wire \terminal|cpu|Equal3~0_combout ;
wire \terminal|cpu|pld_matrix|pl[6]~25_combout ;
wire \terminal|cpu|pld_matrix|pl[6]~24_combout ;
wire \terminal|cpu|pld_matrix|pl[6]~26_combout ;
wire \terminal|cpu|plm_matrix|WideNor48~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor194~combout ;
wire \terminal|cpu|plm_matrix|pl[11]~219_combout ;
wire \terminal|cpu|plm_matrix|WideNor196~8_combout ;
wire \terminal|cpu|na~14_combout ;
wire \terminal|cpu|plm_matrix|pl[31]~63_combout ;
wire \terminal|cpu|na~15_combout ;
wire \terminal|cpu|na~16_combout ;
wire \terminal|cpu|plm_matrix|WideNor65~0_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~64_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~65_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~66_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~209_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~208_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~210_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~212_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~220_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~222_combout ;
wire \terminal|cpu|plm_matrix|pl[11]~223_combout ;
wire \terminal|cpu|plm_rn~11_combout ;
wire \terminal|cpu|ax[12]~1_combout ;
wire \terminal|cpu|ax~7_combout ;
wire \terminal|cpu|ear2[10]~10_combout ;
wire \terminal|cpu|qreg~16_combout ;
wire \terminal|cpu|Mux21~6_combout ;
wire \terminal|cpu|Mux21~7_combout ;
wire \terminal|cpu|Mux21~0_combout ;
wire \terminal|cpu|Mux21~1_combout ;
wire \terminal|cpu|Mux21~2_combout ;
wire \terminal|cpu|Mux21~3_combout ;
wire \terminal|cpu|Mux21~4_combout ;
wire \terminal|cpu|Mux21~5_combout ;
wire \terminal|cpu|areg[10]~12_combout ;
wire \terminal|cpu|wbm_adr_o[10]~10_combout ;
wire \terminal|uart|always2~4_combout ;
wire \terminal|uart|always2~3_combout ;
wire \terminal|uart|always2~5_combout ;
wire \terminal|uart|rx_csr_brk~0_combout ;
wire \terminal|uart|rx_csr_brk~q ;
wire \terminal|uart|Mux9~0_combout ;
wire \terminal|uart|rx_shr[0]~feeder_combout ;
wire \terminal|uart|Mux9~1_combout ;
wire \terminal|cpu|wb_dat~3_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \terminal|cpu|wb_dat~4_combout ;
wire \terminal|videoreg|vtcsr[0]~2_combout ;
wire \terminal|videoreg|wb_dat_o[0]~1_combout ;
wire \terminal|ps20|Selector7~0_combout ;
wire \terminal|cpu|wb_dat~2_combout ;
wire \terminal|cpu|wb_dat~5_combout ;
wire \terminal|cpu|qreg[0]~0_combout ;
wire \terminal|uart|tx_csr_wstb~1_combout ;
wire \terminal|uart|tx_csr_brk~q ;
wire \terminal|uart|tx_csr_tst~feeder_combout ;
wire \terminal|uart|tx_csr_tst~q ;
wire \uart_rx~input_o ;
wire \terminal|vrx~0_combout ;
wire \terminal|uart|rx_dat_reg[1]~feeder_combout ;
wire \terminal|uart|rx_dat~0_combout ;
wire \terminal|uart|rx_bcnt~0_combout ;
wire \terminal|uart|rx_bcnt[6]~5_combout ;
wire \terminal|uart|Add6~7 ;
wire \terminal|uart|Add6~8_combout ;
wire \terminal|uart|rx_bcnt~10_combout ;
wire \terminal|uart|Add6~9 ;
wire \terminal|uart|Add6~10_combout ;
wire \terminal|uart|rx_bcnt[5]~9_combout ;
wire \terminal|uart|Add6~11 ;
wire \terminal|uart|Add6~12_combout ;
wire \terminal|uart|rx_bcnt[6]~8_combout ;
wire \terminal|uart|Add6~13 ;
wire \terminal|uart|Add6~14_combout ;
wire \terminal|uart|rx_bcnt~3_combout ;
wire \terminal|uart|Equal12~0_combout ;
wire \terminal|uart|Equal12~1_combout ;
wire \terminal|uart|rx_csr_flg~0_combout ;
wire \terminal|uart|rx_csr_flg~q ;
wire \terminal|uart|rx_csr_ovf~0_combout ;
wire \terminal|uart|rx_csr_ovf~q ;
wire \terminal|uart|Mux1~0_combout ;
wire \terminal|videoreg|vtcsr[12]~feeder_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a4 ;
wire \terminal|cpu|wb_dat~12_combout ;
wire \terminal|cpu|wb_dat~13_combout ;
wire \terminal|cpu|wb_dat~14_combout ;
wire \terminal|cpu|plm_matrix|WideNor132~combout ;
wire \terminal|cpu|plm_matrix|pl[0]~44_combout ;
wire \terminal|cpu|plm_matrix|WideNor49~combout ;
wire \terminal|cpu|plm_matrix|pl[0]~46_combout ;
wire \terminal|cpu|plm_matrix|WideNor166~combout ;
wire \terminal|cpu|plm20m~0_combout ;
wire \terminal|cpu|sf_xchg~0_combout ;
wire \terminal|cpu|alu_sh[15]~15_combout ;
wire \terminal|cpu|alu_sh[15]~16_combout ;
wire \terminal|cpu|ear2[7]~7_combout ;
wire \terminal|cpu|ax~0_combout ;
wire \terminal|cpu|ax~2_combout ;
wire \terminal|cpu|ear2[14]~2_combout ;
wire \terminal|cpu|qreg~12_combout ;
wire \terminal|videoreg|wb_dat_o[14]~feeder_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a6 ;
wire \terminal|cpu|wb_dat~17_combout ;
wire \terminal|cpu|wb_dat~18_combout ;
wire \terminal|cpu|qreg[6]~6_combout ;
wire \terminal|uart|tx_csr_ie~q ;
wire \terminal|uart|tx_bcnt[0]~10_combout ;
wire \terminal|uart|always7~0_combout ;
wire \terminal|uart|tx_bcnt[3]~14_combout ;
wire \terminal|uart|Equal7~0_combout ;
wire \terminal|uart|tx_bcnt[4]~8_combout ;
wire \terminal|uart|tx_bcnt[3]~15_combout ;
wire \terminal|uart|tx_bcnt[0]~11 ;
wire \terminal|uart|tx_bcnt[1]~12_combout ;
wire \terminal|uart|tx_bcnt[1]~13 ;
wire \terminal|uart|tx_bcnt[2]~16_combout ;
wire \terminal|uart|tx_bcnt[2]~17 ;
wire \terminal|uart|tx_bcnt[3]~18_combout ;
wire \terminal|uart|tx_bcnt[3]~19 ;
wire \terminal|uart|tx_bcnt[4]~20_combout ;
wire \terminal|uart|tx_bcnt[4]~21 ;
wire \terminal|uart|tx_bcnt[5]~22_combout ;
wire \terminal|uart|tx_bcnt[5]~23 ;
wire \terminal|uart|tx_bcnt[6]~24_combout ;
wire \terminal|uart|tx_bcnt[6]~25 ;
wire \terminal|uart|tx_bcnt[7]~26_combout ;
wire \terminal|uart|tx_bcnt[4]~9_combout ;
wire \terminal|uart|Equal7~1_combout ;
wire \terminal|uart|tx_busy~2_combout ;
wire \terminal|uart|tx_busy~q ;
wire \terminal|uart|tx_csr_wstb~2_combout ;
wire \terminal|uart|tx_thr_wstb~combout ;
wire \terminal|uart|tx_csr_flg~2_combout ;
wire \terminal|uart|tx_csr_flg~q ;
wire \terminal|uart|always5~0_combout ;
wire \terminal|svic|iack~4_combout ;
wire \terminal|svic|iack~5_combout ;
wire \terminal|uart|tx_irq_edge~0_combout ;
wire \terminal|uart|tx_irq_o~0_combout ;
wire \terminal|uart|tx_irq_o~q ;
wire \terminal|svic|iack~0_combout ;
wire \terminal|svic|iack~1_combout ;
wire \terminal|uart|rx_irq_edge~0_combout ;
wire \terminal|uart|rx_irq_edge~1_combout ;
wire \terminal|uart|always5~1_combout ;
wire \terminal|uart|rx_irq_edge~2_combout ;
wire \terminal|uart|rx_irq_o~0_combout ;
wire \terminal|uart|rx_irq_o~q ;
wire \terminal|svic|nvec~2_combout ;
wire \terminal|svic|nvec~1_combout ;
wire \terminal|svic|iack~3_combout ;
wire \terminal|ps20|irq~0_combout ;
wire \terminal|ps20|irq~q ;
wire \terminal|svic|nvec~0_combout ;
wire \terminal|svic|wb_irq_o~0_combout ;
wire \terminal|svic|wb_irq_o~q ;
wire \terminal|svic|wb_ack_o~0_combout ;
wire \terminal|svic|wb_ack_o~q ;
wire \terminal|cpu|wb_una~1_combout ;
wire \terminal|cpu|wio_ua_rc~0_combout ;
wire \terminal|cpu|wio_ia~0_combout ;
wire \terminal|cpu|wb_una~0_combout ;
wire \terminal|cpu|wb_una~2_combout ;
wire \terminal|cpu|wb_una~q ;
wire \terminal|svic|wb_dat_o~3_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a2 ;
wire \terminal|cpu|wb_dat~42_combout ;
wire \terminal|ps20|Selector5~0_combout ;
wire \terminal|videoreg|vtcsr[2]~feeder_combout ;
wire \terminal|cpu|wb_dat~41_combout ;
wire \terminal|uart|rx_rbr[2]~feeder_combout ;
wire \terminal|uart|Mux7~0_combout ;
wire \terminal|cpu|wb_dat~43_combout ;
wire \terminal|cpu|wb_dat~44_combout ;
wire \terminal|cpu|plm_matrix|pl[7]~127_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~154_combout ;
wire \terminal|cpu|plm_matrix|WideNor90~0_combout ;
wire \terminal|cpu|plm_matrix|pl[5]~183_combout ;
wire \terminal|cpu|plm_matrix|pl[5]~184_combout ;
wire \terminal|cpu|plm_matrix|pl[5]~185_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~309_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~186_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~188_combout ;
wire \terminal|cpu|Mux22~1_combout ;
wire \terminal|cpu|areg[1]~3_combout ;
wire \terminal|cpu|wbm_adr_o[1]~14_combout ;
wire \terminal|ps20|Equal1~0_combout ;
wire \terminal|ps20|rxdone~0_combout ;
wire \terminal|ps20|rxdone~1_combout ;
wire \terminal|ps20|rxdone~q ;
wire \terminal|ps20|Selector0~0_combout ;
wire \terminal|cpu|wb_dat~27_combout ;
wire \terminal|uart|Mux2~0_combout ;
wire \terminal|uart|Mux2~1_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a7 ;
wire \terminal|cpu|wb_dat~28_combout ;
wire \terminal|cpu|wb_dat~29_combout ;
wire \terminal|cpu|wb_dat~30_combout ;
wire \terminal|cpu|pld_matrix|WideNor14~combout ;
wire \terminal|cpu|pld_matrix|pl[0]~21_combout ;
wire \terminal|cpu|pld_matrix|pl[0]~22_combout ;
wire \terminal|cpu|pld_matrix|pl[0]~23_combout ;
wire \terminal|cpu|pld_matrix|pl[0]~27_combout ;
wire \terminal|cpu|ia[5]~feeder_combout ;
wire \terminal|cpu|plm_matrix|WideNor12~1_combout ;
wire \terminal|cpu|plm_matrix|WideNor79~combout ;
wire \terminal|cpu|plm_matrix|WideNor143~1_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~121_combout ;
wire \terminal|cpu|plm_matrix|pl[6]~122_combout ;
wire \terminal|cpu|plm_matrix|pl[6]~123_combout ;
wire \terminal|cpu|plm_matrix|WideNor164~combout ;
wire \terminal|cpu|plm_matrix|WideNor154~0_combout ;
wire \terminal|cpu|plm_matrix|pl[6]~120_combout ;
wire \terminal|cpu|plm_matrix|pl[6]~136_combout ;
wire \terminal|cpu|Mux19~6_combout ;
wire \terminal|cpu|Mux19~7_combout ;
wire \terminal|cpu|Mux19~2_combout ;
wire \terminal|cpu|Mux19~3_combout ;
wire \terminal|cpu|Mux19~4_combout ;
wire \terminal|cpu|Mux19~0_combout ;
wire \terminal|cpu|Mux19~1_combout ;
wire \terminal|cpu|Mux19~5_combout ;
wire \terminal|cpu|areg[12]~14_combout ;
wire \terminal|cpu|wbm_adr_o[12]~4_combout ;
wire \terminal|uart|always2~0_combout ;
wire \terminal|uart|always2~2_combout ;
wire \terminal|ps20|bus_strobe~0_combout ;
wire \terminal|videoreg|vtcsr[5]~feeder_combout ;
wire \terminal|ps20|Selector2~0_combout ;
wire \terminal|cpu|wb_dat~31_combout ;
wire \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a5 ;
wire \terminal|cpu|wb_dat~32_combout ;
wire \terminal|uart|rx_rbr[5]~feeder_combout ;
wire \terminal|uart|Mux4~0_combout ;
wire \terminal|cpu|wb_dat~33_combout ;
wire \terminal|svic|wb_dat_o~2_combout ;
wire \terminal|cpu|wb_dat~34_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~28_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~35_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~36_combout ;
wire \terminal|cpu|pld_matrix|pl[11]~37_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~29_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~30_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~31_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~32_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~33_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~34_combout ;
wire \terminal|cpu|pld_matrix|pl[9]~38_combout ;
wire \terminal|cpu|plm_matrix|WideNor178~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor178~combout ;
wire \terminal|cpu|plm_matrix|pl[22]~298_combout ;
wire \terminal|cpu|plm_matrix|pl[22]~85_combout ;
wire \terminal|cpu|plm_matrix|pl[17]~206_combout ;
wire \terminal|cpu|plm_matrix|pl[17]~207_combout ;
wire \terminal|cpu|plm_matrix|WideNor17~0_combout ;
wire \terminal|cpu|plm_matrix|pl[17]~76_combout ;
wire \terminal|cpu|plm_matrix|pl[17]~77_combout ;
wire \terminal|cpu|alu_g~0_combout ;
wire \terminal|cpu|alu_cf[8]~21_combout ;
wire \terminal|cpu|alu_af[9]~2_combout ;
wire \terminal|cpu|alu_sh[8]~10_combout ;
wire \terminal|cpu|ear2[0]~13_combout ;
wire \terminal|cpu|r[5][0]~q ;
wire \terminal|cpu|Mux31~7_combout ;
wire \terminal|cpu|Mux31~8_combout ;
wire \terminal|cpu|Mux31~9_combout ;
wire \terminal|cpu|Mux31~0_combout ;
wire \terminal|cpu|Mux31~1_combout ;
wire \terminal|cpu|Mux31~4_combout ;
wire \terminal|cpu|Mux31~3_combout ;
wire \terminal|cpu|Mux31~5_combout ;
wire \terminal|cpu|Mux31~2_combout ;
wire \terminal|cpu|Mux31~6_combout ;
wire \terminal|cpu|areg[0]~15_combout ;
wire \terminal|cpu|qa0~0_combout ;
wire \terminal|cpu|qa0~q ;
wire \terminal|cpu|qreg~13_combout ;
wire \terminal|videoreg|vtcsr[13]~feeder_combout ;
wire \terminal|videoreg|wb_dat_o[13]~feeder_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a5 ;
wire \terminal|cpu|wb_dat~19_combout ;
wire \terminal|cpu|wb_dat~20_combout ;
wire \terminal|cpu|Equal7~0_combout ;
wire \terminal|cpu|pld_matrix|pl[11]~41_combout ;
wire \terminal|cpu|pld_matrix|pl[11]~42_combout ;
wire \terminal|cpu|plm_matrix|WideNor107~0_combout ;
wire \terminal|cpu|plm_matrix|WideNor34~0_combout ;
wire \terminal|cpu|plm_matrix|pl[12]~237_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~155_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~307_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~156_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~273_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~274_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~270_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~271_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~272_combout ;
wire \terminal|cpu|plm_matrix|pl[1]~275_combout ;
wire \terminal|cpu|ri~9_combout ;
wire \terminal|cpu|ri~10_combout ;
wire \terminal|cpu|pli_matrix|pl[4]~7_combout ;
wire \terminal|cpu|pli_matrix|pl[4]~8_combout ;
wire \terminal|cpu|ri~11_combout ;
wire \terminal|cpu|ri~12_combout ;
wire \terminal|cpu|ri~13_combout ;
wire \terminal|cpu|plm_matrix|WideNor107~combout ;
wire \terminal|cpu|plm_matrix|pl[24]~116_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~157_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~158_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~190_combout ;
wire \terminal|cpu|plm_matrix|pl[4]~191_combout ;
wire \terminal|cpu|Mux22~4_combout ;
wire \terminal|cpu|Mux17~2_combout ;
wire \terminal|cpu|Mux17~3_combout ;
wire \terminal|cpu|Mux17~4_combout ;
wire \terminal|cpu|Mux17~0_combout ;
wire \terminal|cpu|Mux17~1_combout ;
wire \terminal|cpu|Mux17~5_combout ;
wire \terminal|cpu|Mux17~6_combout ;
wire \terminal|cpu|Mux17~7_combout ;
wire \terminal|cpu|areg[14]~2_combout ;
wire \terminal|cpu|wbm_adr_o[14]~1_combout ;
wire \terminal|ram|wb_ack_o~0_combout ;
wire \terminal|ram|ack~0_combout ;
wire \terminal|videoreg|reply~combout ;
wire \terminal|videoreg|wb_ack_o~q ;
wire \terminal|video|reply~combout ;
wire \terminal|video|wb_ack_o~q ;
wire \terminal|ps20|reply~combout ;
wire \terminal|ps20|wb_ack_o~q ;
wire \terminal|wb_ack~0_combout ;
wire \terminal|wb_ack~1_combout ;
wire \terminal|cpu|wb_rdone~0_combout ;
wire \terminal|videoreg|vtcsr[10]~3_combout ;
wire \terminal|videoreg|wb_dat_o[10]~3_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a2 ;
wire \terminal|cpu|wb_dat~39_combout ;
wire \terminal|cpu|wb_dat~40_combout ;
wire \terminal|cpu|Equal33~1_combout ;
wire \terminal|cpu|ea_trdy0_set~0_combout ;
wire \terminal|cpu|ea_trdy0_set~1_combout ;
wire \terminal|cpu|ea_trdy0~0_combout ;
wire \terminal|cpu|ea_f4r~0_combout ;
wire \terminal|cpu|ea_f4r~q ;
wire \terminal|cpu|ea_trdy0~1_combout ;
wire \terminal|cpu|ea_trdy0~2_combout ;
wire \terminal|cpu|ea_trdy0~3_combout ;
wire \terminal|cpu|ea_trdy0~q ;
wire \terminal|cpu|ea_rdy~1_combout ;
wire \terminal|cpu|plm_matrix|pl[0]~50_combout ;
wire \terminal|cpu|plm_matrix|pl[0]~53_combout ;
wire \terminal|cpu|plm~0_combout ;
wire \terminal|cpu|mc_drdy1~0_combout ;
wire \terminal|cpu|always73~0_combout ;
wire \terminal|cpu|mc_drdy0~q ;
wire \terminal|cpu|mc_drdy1~1_combout ;
wire \terminal|cpu|mc_drdy1~2_combout ;
wire \terminal|cpu|mc_drdy1~q ;
wire \terminal|cpu|alu_st~3_combout ;
wire \terminal|cpu|alu_nrdy~0_combout ;
wire \terminal|cpu|alu_nrdy~1_combout ;
wire \terminal|cpu|alu_nrdy~q ;
wire \terminal|cpu|alu_st~4_combout ;
wire \terminal|cpu|en_alu_rc~1_combout ;
wire \terminal|cpu|rta_fall~2_combout ;
wire \terminal|cpu|rta_fall~q ;
wire \terminal|cpu|en_alu_rc~0_combout ;
wire \terminal|cpu|en_alu_rc~2_combout ;
wire \terminal|cpu|alu_st~5_combout ;
wire \terminal|cpu|alu_st~2_combout ;
wire \terminal|cpu|alu_st~6_combout ;
wire \terminal|cpu|wra~4_combout ;
wire \terminal|cpu|wra~5_combout ;
wire \terminal|cpu|iop_una~0_combout ;
wire \terminal|cpu|iop_una~q ;
wire \terminal|cpu|io_start~combout ;
wire \terminal|cpu|io_st~0_combout ;
wire \terminal|cpu|io_st~1_combout ;
wire \terminal|cpu|iop_stb~1_combout ;
wire \terminal|cpu|iop_stb~2_combout ;
wire \terminal|cpu|iop_sta~feeder_combout ;
wire \terminal|cpu|iop_sta~q ;
wire \terminal|cpu|wbm_adr_o[2]~12_combout ;
wire \terminal|videoreg|bus_strobe~0_combout ;
wire \terminal|videoreg|bus_strobe~1_combout ;
wire \terminal|videoreg|bus_strobe~2_combout ;
wire \terminal|videoreg|wb_dat_o[11]~feeder_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a3 ;
wire \terminal|cpu|wb_dat~25_combout ;
wire \terminal|cpu|wb_dat~26_combout ;
wire \terminal|cpu|pld_matrix|pl[8]~13_combout ;
wire \terminal|cpu|pld_matrix|pl[8]~14_combout ;
wire \terminal|cpu|pld_matrix|pl[8]~20_combout ;
wire \terminal|cpu|plm_matrix|WideNor157~0_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~110_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~113_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~111_combout ;
wire \terminal|cpu|plm_matrix|pl[27]~114_combout ;
wire \terminal|cpu|word27~0_combout ;
wire \terminal|cpu|word27~1_combout ;
wire \terminal|cpu|word27~q ;
wire \terminal|cpu|iocmd_st~3_combout ;
wire \terminal|cpu|iocmd_st~4_combout ;
wire \terminal|cpu|iocmd_st~5_combout ;
wire \terminal|cpu|mc_res~combout ;
wire \terminal|cpu|wb_iak~0_combout ;
wire \terminal|cpu|wb_iak~1_combout ;
wire \terminal|cpu|wb_iak~q ;
wire \terminal|cpu|tim_nrdy0~0_combout ;
wire \terminal|cpu|tim_nrdy0~q ;
wire \terminal|cpu|all_rdy~2_combout ;
wire \terminal|cpu|tena~0_combout ;
wire \terminal|cpu|qtim[0]~10 ;
wire \terminal|cpu|qtim[1]~11_combout ;
wire \terminal|cpu|qtim[1]~12 ;
wire \terminal|cpu|qtim[2]~13_combout ;
wire \terminal|cpu|qtim[2]~14 ;
wire \terminal|cpu|qtim[3]~15_combout ;
wire \terminal|cpu|qtim[3]~16 ;
wire \terminal|cpu|qtim[4]~17_combout ;
wire \terminal|cpu|qtim[4]~18 ;
wire \terminal|cpu|qtim[5]~19_combout ;
wire \terminal|cpu|qtim[5]~20 ;
wire \terminal|cpu|qtim[6]~21_combout ;
wire \terminal|cpu|tend~2_combout ;
wire \terminal|cpu|tend~0_combout ;
wire \terminal|cpu|tend~1_combout ;
wire \terminal|cpu|qtim[6]~22 ;
wire \terminal|cpu|qtim[7]~23_combout ;
wire \terminal|cpu|qtim[7]~24 ;
wire \terminal|cpu|qtim[8]~25_combout ;
wire \terminal|cpu|tend~3_combout ;
wire \terminal|cpu|tend~q ;
wire \terminal|cpu|tim_nrdy1~0_combout ;
wire \terminal|cpu|tim_nrdy1~q ;
wire \terminal|cpu|tabort~0_combout ;
wire \terminal|cpu|tabort~q ;
wire \terminal|cpu|tevent~0_combout ;
wire \terminal|cpu|tevent~q ;
wire \terminal|cpu|all_rdy~5_combout ;
wire \terminal|cpu|all_rdy~3_combout ;
wire \terminal|cpu|all_rdy~4_combout ;
wire \terminal|cpu|mc_stb~q ;
wire \terminal|cpu|pi_stb_rc~combout ;
wire \terminal|cpu|pi_stb~q ;
wire \terminal|cpu|aclo_ack~0_combout ;
wire \terminal|cpu|aclo_rise~0_combout ;
wire \terminal|cpu|aclo_rise~q ;
wire \terminal|cpu|acok_rq~0_combout ;
wire \terminal|cpu|acok_rq~q ;
wire \terminal|cpu|ac0~0_combout ;
wire \terminal|cpu|ac0~q ;
wire \terminal|cpu|reset~combout ;
wire \terminal|cpu|alu_st~7_combout ;
wire \terminal|cpu|brd_wa~0_combout ;
wire \terminal|cpu|qreg~15_combout ;
wire \terminal|videoreg|vtcsr[8]~5_combout ;
wire \terminal|videoreg|wb_dat_o[8]~2_combout ;
wire \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \terminal|cpu|wb_dat~6_combout ;
wire \terminal|cpu|wb_dat~7_combout ;
wire \terminal|cpu|br[0]~feeder_combout ;
wire \terminal|cpu|plm_matrix|WideNor81~combout ;
wire \terminal|cpu|plm_matrix|pl[8]~79_combout ;
wire \terminal|cpu|plm_matrix|pl[13]~54_combout ;
wire \terminal|cpu|plm_matrix|WideNor14~2_combout ;
wire \terminal|cpu|plm_matrix|pl[13]~55_combout ;
wire \terminal|cpu|plm_matrix|pl[13]~57_combout ;
wire \terminal|cpu|init_out~0_combout ;
wire \terminal|cpu|tout~0_combout ;
wire \terminal|cpu|init_out~1_combout ;
wire \terminal|cpu|init_out~q ;
wire \terminal|cpu|vm_init~combout ;
wire \terminal|cpu|vm_init~clkctrl_outclk ;
wire \terminal|uart|Equal0~1_combout ;
wire \terminal|uart|Equal0~3_combout ;
wire \terminal|uart|Equal0~4_combout ;
wire \terminal|uart|Equal0~2_combout ;
wire \terminal|uart|Equal0~5_combout ;
wire \terminal|uart|Equal0~6_combout ;
wire \terminal|uart|Equal0~0_combout ;
wire \terminal|uart|Equal0~7_combout ;
wire \terminal|uart|Equal0~8_combout ;
wire \terminal|uart|add_reg[0]~50_combout ;
wire \terminal|uart|add_reg[1]~17_cout ;
wire \terminal|uart|add_reg[1]~18_combout ;
wire \terminal|uart|add_reg[1]~19 ;
wire \terminal|uart|add_reg[2]~20_combout ;
wire \terminal|uart|add_reg[2]~21 ;
wire \terminal|uart|add_reg[3]~22_combout ;
wire \terminal|uart|add_reg[3]~23 ;
wire \terminal|uart|add_reg[4]~24_combout ;
wire \terminal|uart|add_reg[4]~25 ;
wire \terminal|uart|add_reg[5]~26_combout ;
wire \terminal|uart|add_reg[5]~27 ;
wire \terminal|uart|add_reg[6]~28_combout ;
wire \terminal|uart|add_reg[6]~29 ;
wire \terminal|uart|add_reg[7]~30_combout ;
wire \terminal|uart|add_reg[7]~31 ;
wire \terminal|uart|add_reg[8]~32_combout ;
wire \terminal|uart|add_reg[8]~33 ;
wire \terminal|uart|add_reg[9]~34_combout ;
wire \terminal|uart|add_reg[9]~35 ;
wire \terminal|uart|add_reg[10]~36_combout ;
wire \terminal|uart|add_reg[10]~37 ;
wire \terminal|uart|add_reg[11]~38_combout ;
wire \terminal|uart|add_reg[11]~39 ;
wire \terminal|uart|add_reg[12]~40_combout ;
wire \terminal|uart|add_reg[12]~41 ;
wire \terminal|uart|add_reg[13]~42_combout ;
wire \terminal|uart|add_reg[13]~43 ;
wire \terminal|uart|add_reg[14]~44_combout ;
wire \terminal|uart|add_reg[14]~45 ;
wire \terminal|uart|add_reg[15]~46_combout ;
wire \terminal|uart|add_reg[15]~47 ;
wire \terminal|uart|add_reg[16]~48_combout ;
wire \terminal|uart|baud_div[0]~17 ;
wire \terminal|uart|baud_div[1]~18_combout ;
wire \terminal|uart|baud_div[1]~19 ;
wire \terminal|uart|baud_div[2]~20_combout ;
wire \terminal|uart|baud_div[2]~21 ;
wire \terminal|uart|baud_div[3]~22_combout ;
wire \terminal|uart|baud_div[3]~23 ;
wire \terminal|uart|baud_div[4]~24_combout ;
wire \terminal|uart|baud_div[4]~25 ;
wire \terminal|uart|baud_div[5]~26_combout ;
wire \terminal|uart|baud_div[5]~27 ;
wire \terminal|uart|baud_div[6]~28_combout ;
wire \terminal|uart|baud_div[6]~29 ;
wire \terminal|uart|baud_div[7]~30_combout ;
wire \terminal|uart|baud_div[7]~31 ;
wire \terminal|uart|baud_div[8]~32_combout ;
wire \terminal|uart|baud_div[8]~33 ;
wire \terminal|uart|baud_div[9]~34_combout ;
wire \terminal|uart|baud_div[9]~35 ;
wire \terminal|uart|baud_div[10]~36_combout ;
wire \terminal|uart|baud_div[10]~37 ;
wire \terminal|uart|baud_div[11]~38_combout ;
wire \terminal|uart|baud_div[11]~39 ;
wire \terminal|uart|baud_div[12]~40_combout ;
wire \terminal|uart|baud_div[12]~41 ;
wire \terminal|uart|baud_div[13]~42_combout ;
wire \terminal|uart|baud_x16~1_combout ;
wire \terminal|uart|baud_div[13]~43 ;
wire \terminal|uart|baud_div[14]~44_combout ;
wire \terminal|uart|baud_div[14]~45 ;
wire \terminal|uart|baud_div[15]~46_combout ;
wire \terminal|uart|baud_x16~2_combout ;
wire \terminal|uart|baud_x16~3_combout ;
wire \terminal|uart|baud_x16~4_combout ;
wire \terminal|uart|baud_x16~0_combout ;
wire \terminal|uart|baud_x16~5_combout ;
wire \terminal|uart|baud_x16~q ;
wire \terminal|uart|tx_thr[6]~feeder_combout ;
wire \terminal|uart|tx_shr~10_combout ;
wire \terminal|uart|tx_shr[9]~1_combout ;
wire \terminal|uart|tx_shr~9_combout ;
wire \terminal|uart|tx_shr~8_combout ;
wire \terminal|uart|tx_thr[4]~feeder_combout ;
wire \terminal|uart|tx_shr~7_combout ;
wire \terminal|uart|tx_thr[3]~feeder_combout ;
wire \terminal|uart|tx_shr~6_combout ;
wire \terminal|uart|tx_thr[2]~feeder_combout ;
wire \terminal|uart|tx_shr~5_combout ;
wire \terminal|uart|tx_shr~4_combout ;
wire \terminal|uart|tx_shr~3_combout ;
wire \terminal|uart|tx_shr[0]~0_combout ;
wire \terminal|uart|tx_shr[0]~2_combout ;
wire \terminal|tx~0_combout ;
wire \VGA_CLK~0_combout ;
wire \VGA_CLK~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VGA_CLK~clkctrl_outclk ;
wire \terminal|video|vgaclk~0_combout ;
wire \terminal|video|vgaclk~q ;
wire \terminal|video|vgaclk~clkctrl_outclk ;
wire \terminal|video|col[0]~13_combout ;
wire \terminal|video|LessThan3~1_combout ;
wire \terminal|video|LessThan3~0_combout ;
wire \terminal|video|LessThan3~2_combout ;
wire \terminal|video|col[7]~28 ;
wire \terminal|video|col[8]~29_combout ;
wire \terminal|video|col[8]~30 ;
wire \terminal|video|col[9]~31_combout ;
wire \terminal|video|col[9]~32 ;
wire \terminal|video|col[10]~33_combout ;
wire \terminal|video|LessThan3~3_combout ;
wire \terminal|video|col[4]~35_combout ;
wire \terminal|video|col[0]~14 ;
wire \terminal|video|col[1]~15_combout ;
wire \terminal|video|col[1]~16 ;
wire \terminal|video|col[2]~17_combout ;
wire \terminal|video|col[2]~18 ;
wire \terminal|video|col[3]~19_combout ;
wire \terminal|video|col[3]~20 ;
wire \terminal|video|col[4]~21_combout ;
wire \terminal|video|col[4]~22 ;
wire \terminal|video|col[5]~23_combout ;
wire \terminal|video|col[5]~24 ;
wire \terminal|video|col[6]~25_combout ;
wire \terminal|video|col[6]~26 ;
wire \terminal|video|col[7]~27_combout ;
wire \terminal|video|comb~0_combout ;
wire \terminal|video|comb~1_combout ;
wire \terminal|video|row[0]~10_combout ;
wire \terminal|video|LessThan5~0_combout ;
wire \terminal|video|row[6]~26 ;
wire \terminal|video|row[7]~27_combout ;
wire \terminal|video|row[7]~28 ;
wire \terminal|video|row[8]~29_combout ;
wire \terminal|video|row[8]~30 ;
wire \terminal|video|row[9]~31_combout ;
wire \terminal|video|row[8]~22_combout ;
wire \terminal|video|row[8]~23_combout ;
wire \terminal|video|row[8]~24_combout ;
wire \terminal|video|row[0]~11 ;
wire \terminal|video|row[1]~12_combout ;
wire \terminal|video|row[1]~13 ;
wire \terminal|video|row[2]~14_combout ;
wire \terminal|video|row[2]~15 ;
wire \terminal|video|row[3]~16_combout ;
wire \terminal|video|row[3]~17 ;
wire \terminal|video|row[4]~18_combout ;
wire \terminal|video|row[4]~19 ;
wire \terminal|video|row[5]~20_combout ;
wire \terminal|video|row[5]~21 ;
wire \terminal|video|row[6]~25_combout ;
wire \terminal|video|Equal6~0_combout ;
wire \terminal|video|vga_out~0_combout ;
wire \terminal|video|char_adr[0]~13_combout ;
wire \terminal|video|LessThan8~0_combout ;
wire \terminal|video|LessThan8~1_combout ;
wire \terminal|video|LessThan8~2_combout ;
wire \terminal|video|LessThan7~0_combout ;
wire \terminal|video|fontcol~2_combout ;
wire \terminal|video|comb~3_combout ;
wire \terminal|video|LessThan13~0_combout ;
wire \terminal|video|fontcol[0]~5_combout ;
wire \terminal|video|fontcol~3_combout ;
wire \terminal|video|fontcol~4_combout ;
wire \terminal|video|char_adr[1]~31_combout ;
wire \terminal|video|char_adr[1]~32_combout ;
wire \terminal|video|char_adr[0]~14 ;
wire \terminal|video|char_adr[1]~15_combout ;
wire \terminal|video|char_adr[1]~16 ;
wire \terminal|video|char_adr[2]~17_combout ;
wire \terminal|video|char_adr[2]~18 ;
wire \terminal|video|char_adr[3]~19_combout ;
wire \terminal|video|char_adr[3]~20 ;
wire \terminal|video|char_adr[4]~21_combout ;
wire \terminal|video|row_start_adr[4]~11_combout ;
wire \terminal|video|row_start_adr~19_combout ;
wire \terminal|video|row_start_adr~20_combout ;
wire \terminal|video|row_start_adr~35_combout ;
wire \terminal|video|fontrow[0]~5_combout ;
wire \terminal|video|fontrow[3]~9_combout ;
wire \terminal|video|fontrow[0]~6 ;
wire \terminal|video|fontrow[1]~7_combout ;
wire \terminal|video|fontrow[1]~8 ;
wire \terminal|video|fontrow[2]~10_combout ;
wire \terminal|video|fontrow[2]~11 ;
wire \terminal|video|fontrow[3]~12_combout ;
wire \terminal|video|fontrow[3]~13 ;
wire \terminal|video|fontrow[4]~14_combout ;
wire \terminal|video|row_start_adr[11]~22_combout ;
wire \terminal|video|row_start_adr[11]~23_combout ;
wire \terminal|video|row_start_adr~21_combout ;
wire \terminal|video|row_start_adr[11]~24_combout ;
wire \terminal|video|char_adr[4]~22 ;
wire \terminal|video|char_adr[5]~23_combout ;
wire \terminal|video|row_start_adr[4]~12 ;
wire \terminal|video|row_start_adr[5]~13_combout ;
wire \terminal|video|char_adr[5]~24 ;
wire \terminal|video|char_adr[6]~25_combout ;
wire \terminal|video|row_start_adr[5]~14 ;
wire \terminal|video|row_start_adr[6]~15_combout ;
wire \terminal|video|char_adr[6]~26 ;
wire \terminal|video|char_adr[7]~27_combout ;
wire \terminal|video|row_start_adr[6]~16 ;
wire \terminal|video|row_start_adr[7]~17_combout ;
wire \terminal|video|vgab~2_combout ;
wire \terminal|video|vgab~3_combout ;
wire \terminal|video|vgab~4_combout ;
wire \terminal|video|LessThan9~0_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2_combout ;
wire \terminal|video|vram_a0_selector~feeder_combout ;
wire \terminal|video|vram_a0_selector~q ;
wire \terminal|video|char_adr[7]~28 ;
wire \terminal|video|char_adr[8]~29_combout ;
wire \terminal|video|row_start_adr[7]~18 ;
wire \terminal|video|row_start_adr[8]~25_combout ;
wire \terminal|video|char_adr[8]~30 ;
wire \terminal|video|char_adr[9]~33_combout ;
wire \terminal|video|row_start_adr[8]~26 ;
wire \terminal|video|row_start_adr[9]~27_combout ;
wire \terminal|video|char_adr[9]~34 ;
wire \terminal|video|char_adr[10]~35_combout ;
wire \terminal|video|row_start_adr[9]~28 ;
wire \terminal|video|row_start_adr[10]~29_combout ;
wire \terminal|video|char_adr[10]~36 ;
wire \terminal|video|char_adr[11]~37_combout ;
wire \terminal|video|row_start_adr[10]~30 ;
wire \terminal|video|row_start_adr[11]~31_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \terminal|video|font_adr~0_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a1 ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a1 ;
wire \terminal|video|font_adr~1_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a2 ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a2 ;
wire \terminal|video|font_adr~2_combout ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a3 ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a3 ;
wire \terminal|video|font_adr~3_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \terminal|video|font_adr~4_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5 ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5 ;
wire \terminal|video|font_adr~5_combout ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6 ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6 ;
wire \terminal|video|font_adr~6_combout ;
wire \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7 ;
wire \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7 ;
wire \terminal|video|font_adr~7_combout ;
wire \terminal|video|font_adr[8]~feeder_combout ;
wire \terminal|video|font_adr[9]~feeder_combout ;
wire \terminal|video|font_adr[10]~feeder_combout ;
wire \terminal|video|font_adr[11]~feeder_combout ;
wire \terminal|video|font_adr[12]~feeder_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0_combout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \terminal|video|cursor_pixel~0_combout ;
wire \terminal|videoreg|cursor[7]~0_combout ;
wire \terminal|videoreg|cursor[3]~feeder_combout ;
wire \terminal|video|always3~4_combout ;
wire \terminal|videoreg|cursor[4]~feeder_combout ;
wire \terminal|video|always3~5_combout ;
wire \terminal|video|always3~6_combout ;
wire \terminal|video|always3~3_combout ;
wire \terminal|video|always3~7_combout ;
wire \terminal|video|char_adr[11]~38 ;
wire \terminal|video|char_adr[12]~39_combout ;
wire \terminal|video|row_start_adr[11]~32 ;
wire \terminal|video|row_start_adr[12]~33_combout ;
wire \terminal|videoreg|cursor[12]~1_combout ;
wire \terminal|video|always3~10_combout ;
wire \terminal|videoreg|cursor[8]~feeder_combout ;
wire \terminal|video|always3~8_combout ;
wire \terminal|video|always3~9_combout ;
wire \terminal|video|always3~11_combout ;
wire \terminal|video|cursor_match[1]~feeder_combout ;
wire \terminal|video|always3~1_combout ;
wire \terminal|video|always3~0_combout ;
wire \terminal|video|always3~2_combout ;
wire \terminal|video|flashflag~0_combout ;
wire \terminal|video|vga_out~1_combout ;
wire \terminal|video|vga_out~2_combout ;
wire \terminal|video|vga_out~3_combout ;
wire \terminal|video|vga_out~4_combout ;
wire \terminal|video|vga_out~5_combout ;
wire \terminal|video|vga_out~6_combout ;
wire \terminal|video|vga_out~q ;
wire \terminal|video|vgab~0_combout ;
wire \terminal|video|vgab~1_combout ;
wire \hdmi_inst|enc0|process_1~2_combout ;
wire \terminal|video|vgab~5_combout ;
wire \hdmi_inst|enc0|Add18~0_combout ;
wire \hdmi_inst|enc0|Add16~1_cout ;
wire \hdmi_inst|enc0|Add16~2_combout ;
wire \hdmi_inst|enc0|Add16~13_combout ;
wire \hdmi_inst|enc0|Add14~3_combout ;
wire \hdmi_inst|enc0|Add14~4_combout ;
wire \hdmi_inst|enc0|dc_bias[0]~5_cout ;
wire \hdmi_inst|enc0|dc_bias[0]~6_combout ;
wire \terminal|video|comb~2_combout ;
wire \hdmi_inst|enc0|Add16~3 ;
wire \hdmi_inst|enc0|Add16~4_combout ;
wire \hdmi_inst|enc0|Add18~1 ;
wire \hdmi_inst|enc0|Add18~2_combout ;
wire \hdmi_inst|enc0|Add16~12_combout ;
wire \hdmi_inst|enc0|dc_bias[0]~7 ;
wire \hdmi_inst|enc0|dc_bias[1]~8_combout ;
wire \hdmi_inst|enc0|Equal1~0_combout ;
wire \hdmi_inst|enc0|Add18~3 ;
wire \hdmi_inst|enc0|Add18~4_combout ;
wire \hdmi_inst|enc0|Add16~5 ;
wire \hdmi_inst|enc0|Add16~6_combout ;
wire \hdmi_inst|enc0|Add16~11_combout ;
wire \hdmi_inst|enc0|dc_bias[1]~9 ;
wire \hdmi_inst|enc0|dc_bias[2]~10_combout ;
wire \hdmi_inst|enc0|Add16~7 ;
wire \hdmi_inst|enc0|Add16~8_combout ;
wire \hdmi_inst|enc0|Add18~5 ;
wire \hdmi_inst|enc0|Add18~6_combout ;
wire \hdmi_inst|enc0|Add16~10_combout ;
wire \hdmi_inst|enc0|Add14~2_combout ;
wire \hdmi_inst|enc0|dc_bias[2]~11 ;
wire \hdmi_inst|enc0|dc_bias[3]~12_combout ;
wire \terminal|video|vga_hsync~0_combout ;
wire \terminal|video|vga_hsync~q ;
wire \hdmi_inst|enc0|ENCODED_O~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \terminal|video|Equal6~2_combout ;
wire \terminal|video|Equal6~1_combout ;
wire \terminal|video|Equal6~3_combout ;
wire \terminal|video|vga_vsync~feeder_combout ;
wire \terminal|video|vga_vsync~q ;
wire \hdmi_inst|enc0|ENCODED_O~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ;
wire \hdmi_inst|enc0|ENCODED_O~5_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ;
wire \hdmi_inst|enc0|ENCODED_O~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ;
wire \terminal|video|Equal0~0_combout ;
wire \terminal|video|LessThan2~0_combout ;
wire \terminal|video|vgag~0_combout ;
wire \hdmi_inst|enc1|Add14~2_combout ;
wire \hdmi_inst|enc1|Add16~1_cout ;
wire \hdmi_inst|enc1|Add16~2_combout ;
wire \hdmi_inst|enc1|Add14~0_combout ;
wire \hdmi_inst|enc1|Add16~5 ;
wire \hdmi_inst|enc1|Add16~7 ;
wire \hdmi_inst|enc1|Add16~8_combout ;
wire \hdmi_inst|enc1|Add18~5 ;
wire \hdmi_inst|enc1|Add18~6_combout ;
wire \hdmi_inst|enc1|Add16~10_combout ;
wire \hdmi_inst|enc1|dc_bias[0]~5_cout ;
wire \hdmi_inst|enc1|dc_bias[0]~7 ;
wire \hdmi_inst|enc1|dc_bias[1]~9 ;
wire \hdmi_inst|enc1|dc_bias[2]~11 ;
wire \hdmi_inst|enc1|dc_bias[3]~12_combout ;
wire \hdmi_inst|enc1|process_1~0_combout ;
wire \hdmi_inst|enc1|Add18~0_combout ;
wire \hdmi_inst|enc1|Add16~13_combout ;
wire \hdmi_inst|enc1|dc_bias[0]~6_combout ;
wire \hdmi_inst|enc1|Add16~3 ;
wire \hdmi_inst|enc1|Add16~4_combout ;
wire \hdmi_inst|enc1|Add18~1 ;
wire \hdmi_inst|enc1|Add18~2_combout ;
wire \hdmi_inst|enc1|Add16~12_combout ;
wire \hdmi_inst|enc1|dc_bias[1]~8_combout ;
wire \hdmi_inst|enc1|Add18~3 ;
wire \hdmi_inst|enc1|Add18~4_combout ;
wire \hdmi_inst|enc1|Add16~6_combout ;
wire \hdmi_inst|enc1|Add16~11_combout ;
wire \hdmi_inst|enc1|dc_bias[2]~10_combout ;
wire \hdmi_inst|enc1|Equal1~0_combout ;
wire \hdmi_inst|enc1|Add14~1_combout ;
wire \hdmi_inst|enc1|ENCODED_O~7_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ;
wire \hdmi_inst|enc1|ENCODED_O~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ;
wire \hdmi_inst|enc1|ENCODED_O~5_combout ;
wire \terminal|video|LessThan2~1_combout ;
wire \hdmi_inst|enc1|ENCODED_O~6_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ;
wire \terminal|video|vgar~0_combout ;
wire \terminal|video|Equal0~1_combout ;
wire \terminal|video|vgar~1_combout ;
wire \hdmi_inst|enc2|Add14~2_combout ;
wire \terminal|video|vgar~2_combout ;
wire \hdmi_inst|enc2|Add16~1_cout ;
wire \hdmi_inst|enc2|Add16~2_combout ;
wire \hdmi_inst|enc2|Add18~0_combout ;
wire \hdmi_inst|enc2|Add14~0_combout ;
wire \hdmi_inst|enc2|Add18~1 ;
wire \hdmi_inst|enc2|Add18~3 ;
wire \hdmi_inst|enc2|Add18~4_combout ;
wire \hdmi_inst|enc2|Add16~5 ;
wire \hdmi_inst|enc2|Add16~6_combout ;
wire \hdmi_inst|enc2|Add16~11_combout ;
wire \hdmi_inst|enc2|dc_bias[0]~5_cout ;
wire \hdmi_inst|enc2|dc_bias[0]~7 ;
wire \hdmi_inst|enc2|dc_bias[1]~9 ;
wire \hdmi_inst|enc2|dc_bias[2]~10_combout ;
wire \hdmi_inst|enc2|Add16~7 ;
wire \hdmi_inst|enc2|Add16~8_combout ;
wire \hdmi_inst|enc2|Add18~5 ;
wire \hdmi_inst|enc2|Add18~6_combout ;
wire \hdmi_inst|enc2|Add16~10_combout ;
wire \hdmi_inst|enc2|dc_bias[2]~11 ;
wire \hdmi_inst|enc2|dc_bias[3]~12_combout ;
wire \hdmi_inst|enc2|process_1~0_combout ;
wire \hdmi_inst|enc2|Add16~13_combout ;
wire \hdmi_inst|enc2|dc_bias[0]~6_combout ;
wire \hdmi_inst|enc2|Add16~3 ;
wire \hdmi_inst|enc2|Add16~4_combout ;
wire \hdmi_inst|enc2|Add18~2_combout ;
wire \hdmi_inst|enc2|Add16~12_combout ;
wire \hdmi_inst|enc2|dc_bias[1]~8_combout ;
wire \hdmi_inst|enc2|Equal1~0_combout ;
wire \hdmi_inst|enc2|Add14~1_combout ;
wire \hdmi_inst|enc2|ENCODED_O~6_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4_combout ;
wire \hdmi_inst|enc2|ENCODED_O~4_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0_combout ;
wire \hdmi_inst|enc2|ENCODED_O~7_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4_combout ;
wire \hdmi_inst|enc2|ENCODED_O~5_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1_combout ;
wire \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0_combout ;
wire [1:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a ;
wire [14:0] \terminal|video|font_adr ;
wire [7:0] \terminal|ps20|cfilter ;
wire [1:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \terminal|video|fontcol ;
wire [7:0] \terminal|uart|rx_bcnt ;
wire [2:0] \terminal|ps20|bitcount ;
wire [1:0] \terminal|svic|nvec ;
wire [3:0] \terminal|video|cursor_match ;
wire [15:0] \terminal|cpu|xb ;
wire [15:0] \terminal|cpu|wb_dat ;
wire [8:0] \terminal|cpu|psw ;
wire [2:0] \terminal|cpu|ri ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg ;
wire [7:0] \terminal|ps20|scancode ;
wire [16:0] \terminal|cpu|wb_adr ;
wire [2:0] \terminal|svic|iack ;
wire [15:0] \terminal|ram|ram|altsyncram_component|auto_generated|q_a ;
wire [7:0] \terminal|uart|tx_thr ;
wire [20:0] \terminal|cpu|ea_f ;
wire [1:0] \terminal|video|flashflag ;
wire [18:0] \terminal|sysreset|intcount ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [2:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg ;
wire [9:0] \terminal|uart|tx_shr ;
wire [15:0] \terminal|cpu|alu_sh ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout ;
wire [3:0] \hdmi_inst|enc2|dc_bias ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout ;
wire [4:0] \terminal|video|fontrow ;
wire [12:0] \terminal|video|row_start_adr ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [5:0] resetcnt;
wire [15:0] \terminal|cpu|ear1 ;
wire [15:0] \terminal|cpu|pc1 ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \terminal|cpu|acc ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout ;
wire [8:0] \terminal|cpu|qtim ;
wire [15:0] \terminal|uart|baud_div ;
wire [15:0] \terminal|cpu|areg ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [12:0] \terminal|video|char_adr ;
wire [0:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout ;
wire [15:0] \terminal|cpu|qreg ;
wire [8:0] \terminal|uart|rx_shr ;
wire [8:0] \terminal|cpu|cpsw ;
wire [5:0] \terminal|cpu|ia ;
wire [1:0] \terminal|sysreset|reset ;
wire [9:0] \hdmi_inst|enc0|ENCODED_O ;
wire [1:0] \terminal|cpu|wb_sel ;
wire [3:0] \hdmi_inst|enc0|dc_bias ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg ;
wire [5:1] \terminal|cpu|io_st ;
wire [15:0] \terminal|cpu|ear2 ;
wire [10:0] \terminal|video|col ;
wire [9:0] \terminal|video|row ;
wire [3:0] \hdmi_inst|enc1|dc_bias ;
wire [1:0] \terminal|ram|ack ;
wire [15:0] \terminal|videoreg|vtcsr ;
wire [4:0] \terminal|cpu|plm_rn ;
wire [1:0] \terminal|cpu|alu_st ;
wire [16:0] \terminal|uart|add_reg ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [12:0] \terminal|videoreg|cursor ;
wire [30:0] \terminal|cpu|plm ;
wire [2:0] \terminal|sysreset|dclo_cnt ;
wire [9:0] \hdmi_inst|enc2|ENCODED_O ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [5:0] \terminal|cpu|iocmd_st ;
wire [15:0] \terminal|cpu|ireg ;
wire [15:0] \terminal|cpu|pc2 ;
wire [15:0] \terminal|cpu|sreg ;
wire [15:0] \terminal|cpu|alu_cr ;
wire [15:0] \terminal|cpu|cpc ;
wire [7:0] \terminal|uart|rx_rbr ;
wire [9:0] \hdmi_inst|enc1|ENCODED_O ;
wire [15:0] \terminal|ps20|wb_dat_o ;
wire [30:21] \terminal|cpu|plm_wt ;
wire [15:0] \terminal|videoreg|wb_dat_o ;
wire [15:0] \terminal|uart|wb_dat_o ;
wire [15:0] \terminal|cpu|ea_mux ;
wire [1:0] \terminal|uart|rx_irq_edge ;
wire [15:0] \terminal|cpu|breg ;
wire [15:0] \terminal|cpu|alu_af ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg ;
wire [36:0] \terminal|cpu|plm_matrix|pl ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [7:0] \terminal|cpu|vmux ;
wire [1:0] \terminal|uart|rx_dat_reg ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg ;
wire [11:0] \terminal|cpu|br ;
wire [2:0] \terminal|cpu|ix ;
wire [1:0] \terminal|sysreset|aclo_cnt ;
wire [5:0] \terminal|cpu|na ;
wire [1:0] \terminal|uart|tx_irq_edge ;
wire [4:0] \terminal|cpu|ea_ct ;
wire [1:0] \terminal|cpu|iopc_st ;
wire [6:0] \terminal|cpu|rn_wa ;
wire [4:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg ;
wire [5:0] \terminal|cpu|na_rc ;
wire [7:0] \terminal|uart|tx_bcnt ;
wire [15:0] \terminal|cpu|ea22 ;
wire [15:0] \terminal|cpu|alu_fr ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [2:0] \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [15:0] \terminal|svic|wb_dat_o ;
wire [23:0] \terminal|cpu|pli_matrix|p ;
wire [8:0] \terminal|cpu|psw_rc ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [3:0] \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [3:0] \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [3:0] \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0~portbdataout  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a3  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a4  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a7  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [0] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [4] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0~portbdataout  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a4  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a6  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a7  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [8] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [12] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [14] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [15] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [3] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [7] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [11] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [13] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [5] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [6] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1~portbdataout  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a2  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a3  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a5  = \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [9] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [10] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1~portbdataout  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a2  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a5  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a6  = \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [1] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \terminal|ram|ram|altsyncram_component|auto_generated|q_a [2] = \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0~portbdataout  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a1  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a2  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a3  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0~portbdataout  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a1  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a2  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a3  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4~portbdataout  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7  = \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4~portbdataout  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7  = \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X53_Y26_N23
cyclone10lp_io_obuf \uart_tx~output (
	.i(\terminal|tx~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cyclone10lp_io_obuf \TMDS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[0]),
	.obar());
// synopsys translate_off
defparam \TMDS[0]~output .bus_hold = "false";
defparam \TMDS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cyclone10lp_io_obuf \TMDS[1]~output (
	.i(\VGA_CLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[1]),
	.obar());
// synopsys translate_off
defparam \TMDS[1]~output .bus_hold = "false";
defparam \TMDS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cyclone10lp_io_obuf \TMDS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[2]),
	.obar());
// synopsys translate_off
defparam \TMDS[2]~output .bus_hold = "false";
defparam \TMDS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cyclone10lp_io_obuf \TMDS[3]~output (
	.i(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[3]),
	.obar());
// synopsys translate_off
defparam \TMDS[3]~output .bus_hold = "false";
defparam \TMDS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cyclone10lp_io_obuf \TMDS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[4]),
	.obar());
// synopsys translate_off
defparam \TMDS[4]~output .bus_hold = "false";
defparam \TMDS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cyclone10lp_io_obuf \TMDS[5]~output (
	.i(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[5]),
	.obar());
// synopsys translate_off
defparam \TMDS[5]~output .bus_hold = "false";
defparam \TMDS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cyclone10lp_io_obuf \TMDS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[6]),
	.obar());
// synopsys translate_off
defparam \TMDS[6]~output .bus_hold = "false";
defparam \TMDS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cyclone10lp_io_obuf \TMDS[7]~output (
	.i(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[7]),
	.obar());
// synopsys translate_off
defparam \TMDS[7]~output .bus_hold = "false";
defparam \TMDS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cyclone10lp_io_obuf \buzzer~output (
	.i(!\terminal|videoreg|vtcsr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(buzzer),
	.obar());
// synopsys translate_off
defparam \buzzer~output .bus_hold = "false";
defparam \buzzer~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cyclone10lp_io_ibuf \clk12~input (
	.i(clk12),
	.ibar(gnd),
	.o(\clk12~input_o ));
// synopsys translate_off
defparam \clk12~input .bus_hold = "false";
defparam \clk12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk12~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\pll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 6;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 12;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 125;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll|altpll_component|auto_generated|pll1 .m = 125;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 2;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 166;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cyclone10lp_lcell_comb \terminal|uart|baud_div[0]~16 (
// Equation(s):
// \terminal|uart|baud_div[0]~16_combout  = \terminal|uart|baud_div [0] $ (VCC)
// \terminal|uart|baud_div[0]~17  = CARRY(\terminal|uart|baud_div [0])

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|uart|baud_div[0]~16_combout ),
	.cout(\terminal|uart|baud_div[0]~17 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[0]~16 .lut_mask = 16'h33CC;
defparam \terminal|uart|baud_div[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cyclone10lp_io_ibuf \resetbtn~input (
	.i(resetbtn),
	.ibar(gnd),
	.o(\resetbtn~input_o ));
// synopsys translate_off
defparam \resetbtn~input .bus_hold = "false";
defparam \resetbtn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cyclone10lp_lcell_comb \resetcnt[1]~6 (
// Equation(s):
// \resetcnt[1]~6_combout  = (resetcnt[0] & (resetcnt[1] $ (VCC))) # (!resetcnt[0] & (resetcnt[1] & VCC))
// \resetcnt[1]~7  = CARRY((resetcnt[0] & resetcnt[1]))

	.dataa(resetcnt[0]),
	.datab(resetcnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\resetcnt[1]~6_combout ),
	.cout(\resetcnt[1]~7 ));
// synopsys translate_off
defparam \resetcnt[1]~6 .lut_mask = 16'h6688;
defparam \resetcnt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \resetcnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[1] .is_wysiwyg = "true";
defparam \resetcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cyclone10lp_lcell_comb \resetcnt[2]~8 (
// Equation(s):
// \resetcnt[2]~8_combout  = (resetcnt[2] & (!\resetcnt[1]~7 )) # (!resetcnt[2] & ((\resetcnt[1]~7 ) # (GND)))
// \resetcnt[2]~9  = CARRY((!\resetcnt[1]~7 ) # (!resetcnt[2]))

	.dataa(gnd),
	.datab(resetcnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\resetcnt[1]~7 ),
	.combout(\resetcnt[2]~8_combout ),
	.cout(\resetcnt[2]~9 ));
// synopsys translate_off
defparam \resetcnt[2]~8 .lut_mask = 16'h3C3F;
defparam \resetcnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \resetcnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[2] .is_wysiwyg = "true";
defparam \resetcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cyclone10lp_lcell_comb \resetcnt[3]~10 (
// Equation(s):
// \resetcnt[3]~10_combout  = (resetcnt[3] & (\resetcnt[2]~9  $ (GND))) # (!resetcnt[3] & (!\resetcnt[2]~9  & VCC))
// \resetcnt[3]~11  = CARRY((resetcnt[3] & !\resetcnt[2]~9 ))

	.dataa(gnd),
	.datab(resetcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\resetcnt[2]~9 ),
	.combout(\resetcnt[3]~10_combout ),
	.cout(\resetcnt[3]~11 ));
// synopsys translate_off
defparam \resetcnt[3]~10 .lut_mask = 16'hC30C;
defparam \resetcnt[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \resetcnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[3] .is_wysiwyg = "true";
defparam \resetcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cyclone10lp_lcell_comb \resetcnt[4]~12 (
// Equation(s):
// \resetcnt[4]~12_combout  = (resetcnt[4] & (!\resetcnt[3]~11 )) # (!resetcnt[4] & ((\resetcnt[3]~11 ) # (GND)))
// \resetcnt[4]~13  = CARRY((!\resetcnt[3]~11 ) # (!resetcnt[4]))

	.dataa(resetcnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\resetcnt[3]~11 ),
	.combout(\resetcnt[4]~12_combout ),
	.cout(\resetcnt[4]~13 ));
// synopsys translate_off
defparam \resetcnt[4]~12 .lut_mask = 16'h5A5F;
defparam \resetcnt[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \resetcnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[4] .is_wysiwyg = "true";
defparam \resetcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cyclone10lp_lcell_comb \resetcnt[5]~14 (
// Equation(s):
// \resetcnt[5]~14_combout  = resetcnt[5] $ (!\resetcnt[4]~13 )

	.dataa(gnd),
	.datab(resetcnt[5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\resetcnt[4]~13 ),
	.combout(\resetcnt[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \resetcnt[5]~14 .lut_mask = 16'hC3C3;
defparam \resetcnt[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \resetcnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[5] .is_wysiwyg = "true";
defparam \resetcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cyclone10lp_lcell_comb \resetcnt[0]~5 (
// Equation(s):
// \resetcnt[0]~5_combout  = ((resetcnt[4] & (resetcnt[5] & \Equal0~0_combout ))) # (!resetcnt[0])

	.dataa(resetcnt[4]),
	.datab(resetcnt[5]),
	.datac(resetcnt[0]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\resetcnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \resetcnt[0]~5 .lut_mask = 16'h8F0F;
defparam \resetcnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \resetcnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\resetcnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(resetcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \resetcnt[0] .is_wysiwyg = "true";
defparam \resetcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (resetcnt[0] & (resetcnt[2] & (resetcnt[3] & resetcnt[1])))

	.dataa(resetcnt[0]),
	.datab(resetcnt[2]),
	.datac(resetcnt[3]),
	.datad(resetcnt[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ((!resetcnt[4]) # (!resetcnt[5])) # (!\Equal0~0_combout )

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(resetcnt[5]),
	.datad(resetcnt[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h3FFF;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cyclone10lp_lcell_comb reset(
// Equation(s):
// \reset~combout  = ((\Equal0~1_combout ) # (!\resetbtn~input_o )) # (!\pll|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\resetbtn~input_o ),
	.datac(\Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset~combout ),
	.cout());
// synopsys translate_off
defparam reset.lut_mask = 16'hF7F7;
defparam reset.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \terminal|sysreset|reset[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|reset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|reset[0] .is_wysiwyg = "true";
defparam \terminal|sysreset|reset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cyclone10lp_lcell_comb \terminal|sysreset|reset[1]~feeder (
// Equation(s):
// \terminal|sysreset|reset[1]~feeder_combout  = \terminal|sysreset|reset [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|sysreset|reset [0]),
	.cin(gnd),
	.combout(\terminal|sysreset|reset[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|reset[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|sysreset|reset[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \terminal|sysreset|reset[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|reset[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|reset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|reset[1] .is_wysiwyg = "true";
defparam \terminal|sysreset|reset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cyclone10lp_lcell_comb \terminal|sysreset|dclo_cnt[2]~2 (
// Equation(s):
// \terminal|sysreset|dclo_cnt[2]~2_combout  = (!\terminal|sysreset|reset [1] & (\terminal|sysreset|dclo_cnt [2] $ (((\terminal|sysreset|dclo_cnt [1] & \terminal|sysreset|dclo_cnt [0])))))

	.dataa(\terminal|sysreset|dclo_cnt [1]),
	.datab(\terminal|sysreset|dclo_cnt [0]),
	.datac(\terminal|sysreset|dclo_cnt [2]),
	.datad(\terminal|sysreset|reset [1]),
	.cin(gnd),
	.combout(\terminal|sysreset|dclo_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[2]~2 .lut_mask = 16'h0078;
defparam \terminal|sysreset|dclo_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \terminal|sysreset|dclo_cnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|dclo_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|dclo_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[2] .is_wysiwyg = "true";
defparam \terminal|sysreset|dclo_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cyclone10lp_lcell_comb \terminal|sysreset|dclo_cnt[0]~1 (
// Equation(s):
// \terminal|sysreset|dclo_cnt[0]~1_combout  = (!\terminal|sysreset|reset [1] & (((!\terminal|sysreset|dclo_cnt [1] & \terminal|sysreset|dclo_cnt [2])) # (!\terminal|sysreset|dclo_cnt [0])))

	.dataa(\terminal|sysreset|dclo_cnt [1]),
	.datab(\terminal|sysreset|dclo_cnt [2]),
	.datac(\terminal|sysreset|dclo_cnt [0]),
	.datad(\terminal|sysreset|reset [1]),
	.cin(gnd),
	.combout(\terminal|sysreset|dclo_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[0]~1 .lut_mask = 16'h004F;
defparam \terminal|sysreset|dclo_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \terminal|sysreset|dclo_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|dclo_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|dclo_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[0] .is_wysiwyg = "true";
defparam \terminal|sysreset|dclo_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cyclone10lp_lcell_comb \terminal|sysreset|dclo_cnt[1]~0 (
// Equation(s):
// \terminal|sysreset|dclo_cnt[1]~0_combout  = (!\terminal|sysreset|reset [1] & ((\terminal|sysreset|dclo_cnt [0] & (!\terminal|sysreset|dclo_cnt [1] & !\terminal|sysreset|dclo_cnt [2])) # (!\terminal|sysreset|dclo_cnt [0] & (\terminal|sysreset|dclo_cnt 
// [1]))))

	.dataa(\terminal|sysreset|reset [1]),
	.datab(\terminal|sysreset|dclo_cnt [0]),
	.datac(\terminal|sysreset|dclo_cnt [1]),
	.datad(\terminal|sysreset|dclo_cnt [2]),
	.cin(gnd),
	.combout(\terminal|sysreset|dclo_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[1]~0 .lut_mask = 16'h1014;
defparam \terminal|sysreset|dclo_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \terminal|sysreset|dclo_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|dclo_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|dclo_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|dclo_cnt[1] .is_wysiwyg = "true";
defparam \terminal|sysreset|dclo_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cyclone10lp_lcell_comb \terminal|sysreset|dclo_out~0 (
// Equation(s):
// \terminal|sysreset|dclo_out~0_combout  = (\terminal|sysreset|dclo_out~q  & ((\terminal|sysreset|dclo_cnt [1]) # ((!\terminal|sysreset|dclo_cnt [2]) # (!\terminal|sysreset|dclo_cnt [0]))))

	.dataa(\terminal|sysreset|dclo_cnt [1]),
	.datab(\terminal|sysreset|dclo_cnt [0]),
	.datac(\terminal|sysreset|dclo_out~q ),
	.datad(\terminal|sysreset|dclo_cnt [2]),
	.cin(gnd),
	.combout(\terminal|sysreset|dclo_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|dclo_out~0 .lut_mask = 16'hB0F0;
defparam \terminal|sysreset|dclo_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \terminal|sysreset|dclo_out (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|dclo_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|reset [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|dclo_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|dclo_out .is_wysiwyg = "true";
defparam \terminal|sysreset|dclo_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cyclone10lp_lcell_comb \terminal|sysreset|aclo_cnt[0]~1 (
// Equation(s):
// \terminal|sysreset|aclo_cnt[0]~1_combout  = (!\terminal|sysreset|reset [1] & ((\terminal|sysreset|aclo_cnt [0] & ((\terminal|sysreset|aclo_cnt [1]) # (\terminal|sysreset|dclo_out~q ))) # (!\terminal|sysreset|aclo_cnt [0] & ((!\terminal|sysreset|dclo_out~q 
// )))))

	.dataa(\terminal|sysreset|aclo_cnt [1]),
	.datab(\terminal|sysreset|reset [1]),
	.datac(\terminal|sysreset|aclo_cnt [0]),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|sysreset|aclo_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|aclo_cnt[0]~1 .lut_mask = 16'h3023;
defparam \terminal|sysreset|aclo_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \terminal|sysreset|aclo_cnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|aclo_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|aclo_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|aclo_cnt[0] .is_wysiwyg = "true";
defparam \terminal|sysreset|aclo_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cyclone10lp_lcell_comb \terminal|sysreset|aclo_cnt[1]~0 (
// Equation(s):
// \terminal|sysreset|aclo_cnt[1]~0_combout  = (!\terminal|sysreset|reset [1] & ((\terminal|sysreset|aclo_cnt [1]) # ((!\terminal|sysreset|dclo_out~q  & \terminal|sysreset|aclo_cnt [0]))))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|sysreset|aclo_cnt [0]),
	.datac(\terminal|sysreset|aclo_cnt [1]),
	.datad(\terminal|sysreset|reset [1]),
	.cin(gnd),
	.combout(\terminal|sysreset|aclo_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|aclo_cnt[1]~0 .lut_mask = 16'h00F4;
defparam \terminal|sysreset|aclo_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \terminal|sysreset|aclo_cnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|aclo_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|aclo_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|aclo_cnt[1] .is_wysiwyg = "true";
defparam \terminal|sysreset|aclo_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cyclone10lp_lcell_comb \terminal|sysreset|aclo_out~0 (
// Equation(s):
// \terminal|sysreset|aclo_out~0_combout  = (\terminal|sysreset|aclo_out~q  & (((\terminal|sysreset|dclo_out~q ) # (!\terminal|sysreset|aclo_cnt [0])) # (!\terminal|sysreset|aclo_cnt [1])))

	.dataa(\terminal|sysreset|aclo_cnt [1]),
	.datab(\terminal|sysreset|aclo_cnt [0]),
	.datac(\terminal|sysreset|aclo_out~q ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|sysreset|aclo_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|aclo_out~0 .lut_mask = 16'hF070;
defparam \terminal|sysreset|aclo_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \terminal|sysreset|aclo_out (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|aclo_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|reset [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|aclo_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|aclo_out .is_wysiwyg = "true";
defparam \terminal|sysreset|aclo_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|qtim[0]~9 (
// Equation(s):
// \terminal|cpu|qtim[0]~9_combout  = \terminal|cpu|qtim [0] $ (VCC)
// \terminal|cpu|qtim[0]~10  = CARRY(\terminal|cpu|qtim [0])

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|cpu|qtim[0]~9_combout ),
	.cout(\terminal|cpu|qtim[0]~10 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[0]~9 .lut_mask = 16'h33CC;
defparam \terminal|cpu|qtim[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~2 (
// Equation(s):
// \terminal|cpu|iocmd_st~2_combout  = (\terminal|cpu|iocmd_st [0]) # (\terminal|cpu|alu_st [1])

	.dataa(gnd),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(gnd),
	.datad(\terminal|cpu|alu_st [1]),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~2 .lut_mask = 16'hFFCC;
defparam \terminal|cpu|iocmd_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \terminal|cpu|wb_adr[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[14] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \terminal|cpu|wb_adr[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[12] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cyclone10lp_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cyclone10lp_io_ibuf \ps2_clk~input (
	.i(ps2_clk),
	.ibar(gnd),
	.o(\ps2_clk~input_o ));
// synopsys translate_off
defparam \ps2_clk~input .bus_hold = "false";
defparam \ps2_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cyclone10lp_lcell_comb \terminal|ps20|cfilter~0 (
// Equation(s):
// \terminal|ps20|cfilter~0_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\ps2_clk~input_o ))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\ps2_clk~input_o ),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~0 .lut_mask = 16'hFFFC;
defparam \terminal|ps20|cfilter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \terminal|ps20|cfilter[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[0] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cyclone10lp_lcell_comb \terminal|ps20|cfilter~1 (
// Equation(s):
// \terminal|ps20|cfilter~1_combout  = (\terminal|ps20|cfilter [0]) # ((\terminal|sysreset|dclo_out~q ) # (\terminal|cpu|init_out~q ))

	.dataa(\terminal|ps20|cfilter [0]),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~1 .lut_mask = 16'hFEFE;
defparam \terminal|ps20|cfilter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \terminal|ps20|cfilter[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[1] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cyclone10lp_lcell_comb \terminal|ps20|cfilter~2 (
// Equation(s):
// \terminal|ps20|cfilter~2_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [1]))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|ps20|cfilter [1]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~2 .lut_mask = 16'hFFFC;
defparam \terminal|ps20|cfilter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \terminal|ps20|cfilter[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[2] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cyclone10lp_lcell_comb \terminal|ps20|cfilter~3 (
// Equation(s):
// \terminal|ps20|cfilter~3_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [2]))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|ps20|cfilter [2]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~3 .lut_mask = 16'hFFFC;
defparam \terminal|ps20|cfilter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \terminal|ps20|cfilter[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[3] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cyclone10lp_lcell_comb \terminal|ps20|Equal2~0 (
// Equation(s):
// \terminal|ps20|Equal2~0_combout  = (\terminal|ps20|cfilter [1] & (\terminal|ps20|cfilter [2] & (\terminal|ps20|cfilter [0] & \terminal|ps20|cfilter [3])))

	.dataa(\terminal|ps20|cfilter [1]),
	.datab(\terminal|ps20|cfilter [2]),
	.datac(\terminal|ps20|cfilter [0]),
	.datad(\terminal|ps20|cfilter [3]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal2~0 .lut_mask = 16'h8000;
defparam \terminal|ps20|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cyclone10lp_lcell_comb \terminal|ps20|cfilter~4 (
// Equation(s):
// \terminal|ps20|cfilter~4_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [3]))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|ps20|cfilter [3]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~4 .lut_mask = 16'hFFFC;
defparam \terminal|ps20|cfilter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \terminal|ps20|cfilter[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[4] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cyclone10lp_lcell_comb \terminal|ps20|cfilter~5 (
// Equation(s):
// \terminal|ps20|cfilter~5_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [4]))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|cfilter [4]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~5 .lut_mask = 16'hFFEE;
defparam \terminal|ps20|cfilter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \terminal|ps20|cfilter[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[5] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cyclone10lp_lcell_comb \terminal|ps20|cfilter~6 (
// Equation(s):
// \terminal|ps20|cfilter~6_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [5]))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|cfilter [5]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~6 .lut_mask = 16'hFFEE;
defparam \terminal|ps20|cfilter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \terminal|ps20|cfilter[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[6] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cyclone10lp_lcell_comb \terminal|ps20|cfilter~7 (
// Equation(s):
// \terminal|ps20|cfilter~7_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|cfilter [6]))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|cfilter [6]),
	.cin(gnd),
	.combout(\terminal|ps20|cfilter~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|cfilter~7 .lut_mask = 16'hFFEE;
defparam \terminal|ps20|cfilter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \terminal|ps20|cfilter[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|cfilter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|cfilter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|cfilter[7] .is_wysiwyg = "true";
defparam \terminal|ps20|cfilter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cyclone10lp_lcell_comb \terminal|ps20|Equal2~1 (
// Equation(s):
// \terminal|ps20|Equal2~1_combout  = (\terminal|ps20|cfilter [7] & (\terminal|ps20|cfilter [5] & (\terminal|ps20|cfilter [6] & \terminal|ps20|cfilter [4])))

	.dataa(\terminal|ps20|cfilter [7]),
	.datab(\terminal|ps20|cfilter [5]),
	.datac(\terminal|ps20|cfilter [6]),
	.datad(\terminal|ps20|cfilter [4]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal2~1 .lut_mask = 16'h8000;
defparam \terminal|ps20|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cyclone10lp_lcell_comb \terminal|ps20|Equal2~2 (
// Equation(s):
// \terminal|ps20|Equal2~2_combout  = (\terminal|ps20|Equal2~0_combout  & \terminal|ps20|Equal2~1_combout )

	.dataa(gnd),
	.datab(\terminal|ps20|Equal2~0_combout ),
	.datac(\terminal|ps20|Equal2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal2~2 .lut_mask = 16'hC0C0;
defparam \terminal|ps20|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cyclone10lp_lcell_comb \terminal|ps20|Equal3~0 (
// Equation(s):
// \terminal|ps20|Equal3~0_combout  = (!\terminal|ps20|cfilter [1] & (!\terminal|ps20|cfilter [2] & (!\terminal|ps20|cfilter [0] & !\terminal|ps20|cfilter [3])))

	.dataa(\terminal|ps20|cfilter [1]),
	.datab(\terminal|ps20|cfilter [2]),
	.datac(\terminal|ps20|cfilter [0]),
	.datad(\terminal|ps20|cfilter [3]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal3~0 .lut_mask = 16'h0001;
defparam \terminal|ps20|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cyclone10lp_lcell_comb \terminal|ps20|Equal3~1 (
// Equation(s):
// \terminal|ps20|Equal3~1_combout  = (!\terminal|ps20|cfilter [7] & (!\terminal|ps20|cfilter [5] & (!\terminal|ps20|cfilter [6] & !\terminal|ps20|cfilter [4])))

	.dataa(\terminal|ps20|cfilter [7]),
	.datab(\terminal|ps20|cfilter [5]),
	.datac(\terminal|ps20|cfilter [6]),
	.datad(\terminal|ps20|cfilter [4]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal3~1 .lut_mask = 16'h0001;
defparam \terminal|ps20|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cyclone10lp_lcell_comb \terminal|ps20|Equal3~2 (
// Equation(s):
// \terminal|ps20|Equal3~2_combout  = (\terminal|ps20|Equal3~0_combout  & \terminal|ps20|Equal3~1_combout )

	.dataa(\terminal|ps20|Equal3~0_combout ),
	.datab(gnd),
	.datac(\terminal|ps20|Equal3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal3~2 .lut_mask = 16'hA0A0;
defparam \terminal|ps20|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cyclone10lp_lcell_comb \terminal|ps20|ps2clock~0 (
// Equation(s):
// \terminal|ps20|ps2clock~0_combout  = (!\terminal|cpu|vm_init~combout  & ((\terminal|ps20|Equal2~2_combout ) # ((\terminal|ps20|ps2clock~q  & !\terminal|ps20|Equal3~2_combout ))))

	.dataa(\terminal|cpu|vm_init~combout ),
	.datab(\terminal|ps20|Equal2~2_combout ),
	.datac(\terminal|ps20|ps2clock~q ),
	.datad(\terminal|ps20|Equal3~2_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2clock~0 .lut_mask = 16'h4454;
defparam \terminal|ps20|ps2clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \terminal|ps20|ps2clock (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2clock~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2clock .is_wysiwyg = "true";
defparam \terminal|ps20|ps2clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cyclone10lp_lcell_comb \terminal|ps20|ps2clk_edge~0 (
// Equation(s):
// \terminal|ps20|ps2clk_edge~0_combout  = (!\terminal|ps20|Equal2~2_combout  & ((\terminal|ps20|Equal3~2_combout  & (\terminal|ps20|ps2clock~q )) # (!\terminal|ps20|Equal3~2_combout  & ((\terminal|ps20|ps2clk_edge~q )))))

	.dataa(\terminal|ps20|ps2clock~q ),
	.datab(\terminal|ps20|Equal2~2_combout ),
	.datac(\terminal|ps20|ps2clk_edge~q ),
	.datad(\terminal|ps20|Equal3~2_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2clk_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2clk_edge~0 .lut_mask = 16'h2230;
defparam \terminal|ps20|ps2clk_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \terminal|ps20|ps2clk_edge (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2clk_edge~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2clk_edge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2clk_edge .is_wysiwyg = "true";
defparam \terminal|ps20|ps2clk_edge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cyclone10lp_lcell_comb \terminal|ps20|Selector11~0 (
// Equation(s):
// \terminal|ps20|Selector11~0_combout  = (!\terminal|ps20|ps2_state.ps2_state_stop~q  & !\terminal|ps20|ps2_state.ps2_state_parity~q )

	.dataa(gnd),
	.datab(\terminal|ps20|ps2_state.ps2_state_stop~q ),
	.datac(gnd),
	.datad(\terminal|ps20|ps2_state.ps2_state_parity~q ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector11~0 .lut_mask = 16'h0033;
defparam \terminal|ps20|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cyclone10lp_lcell_comb \terminal|ps20|Equal4~1 (
// Equation(s):
// \terminal|ps20|Equal4~1_combout  = (\terminal|ps20|bitcount [1] & \terminal|ps20|bitcount [0])

	.dataa(gnd),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(gnd),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal4~1 .lut_mask = 16'hCC00;
defparam \terminal|ps20|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cyclone10lp_lcell_comb \terminal|ps20|Selector11~1 (
// Equation(s):
// \terminal|ps20|Selector11~1_combout  = (\terminal|ps20|ps2_state.ps2_state_data~q  & (((\terminal|ps20|bitcount [2]) # (\terminal|ps20|Equal4~1_combout )))) # (!\terminal|ps20|ps2_state.ps2_state_data~q  & (!\terminal|ps20|Selector11~0_combout  & 
// (\terminal|ps20|bitcount [2])))

	.dataa(\terminal|ps20|Selector11~0_combout ),
	.datab(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datac(\terminal|ps20|bitcount [2]),
	.datad(\terminal|ps20|Equal4~1_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector11~1 .lut_mask = 16'hDCD0;
defparam \terminal|ps20|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cyclone10lp_lcell_comb \terminal|ps20|bitcount[1]~0 (
// Equation(s):
// \terminal|ps20|bitcount[1]~0_combout  = (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|init_out~q  & \terminal|ps20|ps2clk_edge~q ))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|ps20|ps2clk_edge~q ),
	.cin(gnd),
	.combout(\terminal|ps20|bitcount[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|bitcount[1]~0 .lut_mask = 16'h0300;
defparam \terminal|ps20|bitcount[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \terminal|ps20|bitcount[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|bitcount[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|bitcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|bitcount[2] .is_wysiwyg = "true";
defparam \terminal|ps20|bitcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cyclone10lp_lcell_comb \terminal|ps20|Equal4~0 (
// Equation(s):
// \terminal|ps20|Equal4~0_combout  = (\terminal|ps20|bitcount [0] & (\terminal|ps20|bitcount [1] & \terminal|ps20|bitcount [2]))

	.dataa(\terminal|ps20|bitcount [0]),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(\terminal|ps20|bitcount [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal4~0 .lut_mask = 16'h8080;
defparam \terminal|ps20|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cyclone10lp_lcell_comb \terminal|ps20|Selector13~0 (
// Equation(s):
// \terminal|ps20|Selector13~0_combout  = (\terminal|ps20|bitcount [0] & (((\terminal|ps20|Equal4~0_combout  & \terminal|ps20|ps2_state.ps2_state_data~q )) # (!\terminal|ps20|Selector11~0_combout ))) # (!\terminal|ps20|bitcount [0] & 
// (((\terminal|ps20|ps2_state.ps2_state_data~q ))))

	.dataa(\terminal|ps20|Equal4~0_combout ),
	.datab(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datac(\terminal|ps20|bitcount [0]),
	.datad(\terminal|ps20|Selector11~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector13~0 .lut_mask = 16'h8CFC;
defparam \terminal|ps20|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \terminal|ps20|bitcount[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|bitcount[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|bitcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|bitcount[0] .is_wysiwyg = "true";
defparam \terminal|ps20|bitcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cyclone10lp_lcell_comb \terminal|ps20|Selector12~2 (
// Equation(s):
// \terminal|ps20|Selector12~2_combout  = ((\terminal|ps20|ps2_state.ps2_state_data~q  & ((\terminal|ps20|bitcount [2]) # (!\terminal|ps20|bitcount [0])))) # (!\terminal|ps20|Selector11~0_combout )

	.dataa(\terminal|ps20|bitcount [0]),
	.datab(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datac(\terminal|ps20|bitcount [2]),
	.datad(\terminal|ps20|Selector11~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector12~2 .lut_mask = 16'hC4FF;
defparam \terminal|ps20|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cyclone10lp_lcell_comb \terminal|ps20|Selector12~3 (
// Equation(s):
// \terminal|ps20|Selector12~3_combout  = (\terminal|ps20|bitcount [1] & (\terminal|ps20|Selector12~2_combout )) # (!\terminal|ps20|bitcount [1] & (((\terminal|ps20|ps2_state.ps2_state_data~q  & \terminal|ps20|bitcount [0]))))

	.dataa(\terminal|ps20|Selector12~2_combout ),
	.datab(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datac(\terminal|ps20|bitcount [1]),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector12~3 .lut_mask = 16'hACA0;
defparam \terminal|ps20|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \terminal|ps20|bitcount[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|bitcount[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|bitcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|bitcount[1] .is_wysiwyg = "true";
defparam \terminal|ps20|bitcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cyclone10lp_lcell_comb \terminal|ps20|ps2_state~16 (
// Equation(s):
// \terminal|ps20|ps2_state~16_combout  = (\terminal|ps20|ps2_state.ps2_state_data~q  & (\terminal|ps20|bitcount [1] & (\terminal|ps20|bitcount [2] & \terminal|ps20|bitcount [0])))

	.dataa(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(\terminal|ps20|bitcount [2]),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|ps2_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2_state~16 .lut_mask = 16'h8000;
defparam \terminal|ps20|ps2_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cyclone10lp_lcell_comb \terminal|ps20|ps2_state~14 (
// Equation(s):
// \terminal|ps20|ps2_state~14_combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|cpu|init_out~q ) # (\terminal|ps20|ps2clk_edge~q ))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|ps2clk_edge~q ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2_state~14 .lut_mask = 16'hFFEE;
defparam \terminal|ps20|ps2_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \terminal|ps20|ps2_state.ps2_state_parity (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(\terminal|ps20|ps2_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2_state.ps2_state_parity~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2_state.ps2_state_parity .is_wysiwyg = "true";
defparam \terminal|ps20|ps2_state.ps2_state_parity .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cyclone10lp_lcell_comb \terminal|ps20|ps2_state~15 (
// Equation(s):
// \terminal|ps20|ps2_state~15_combout  = (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|init_out~q  & \terminal|ps20|ps2_state.ps2_state_parity~q ))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|ps2_state.ps2_state_parity~q ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2_state~15 .lut_mask = 16'h1100;
defparam \terminal|ps20|ps2_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \terminal|ps20|ps2_state.ps2_state_stop (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|ps2_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2_state.ps2_state_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2_state.ps2_state_stop .is_wysiwyg = "true";
defparam \terminal|ps20|ps2_state.ps2_state_stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cyclone10lp_lcell_comb \terminal|ps20|ps2_state~13 (
// Equation(s):
// \terminal|ps20|ps2_state~13_combout  = (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|init_out~q  & !\terminal|ps20|ps2_state.ps2_state_stop~q ))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(gnd),
	.datad(\terminal|ps20|ps2_state.ps2_state_stop~q ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2_state~13 .lut_mask = 16'h0011;
defparam \terminal|ps20|ps2_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \terminal|ps20|ps2_state.ps2_state_idle (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|ps2_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2_state.ps2_state_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2_state.ps2_state_idle .is_wysiwyg = "true";
defparam \terminal|ps20|ps2_state.ps2_state_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cyclone10lp_lcell_comb \terminal|ps20|ps2_state~12 (
// Equation(s):
// \terminal|ps20|ps2_state~12_combout  = (\terminal|ps20|ps2clk_edge~q  & (((\terminal|ps20|ps2_state.ps2_state_data~q  & !\terminal|ps20|Equal4~0_combout )) # (!\terminal|ps20|ps2_state.ps2_state_idle~q ))) # (!\terminal|ps20|ps2clk_edge~q  & 
// (((\terminal|ps20|ps2_state.ps2_state_data~q ))))

	.dataa(\terminal|ps20|ps2clk_edge~q ),
	.datab(\terminal|ps20|ps2_state.ps2_state_idle~q ),
	.datac(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datad(\terminal|ps20|Equal4~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|ps2_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|ps2_state~12 .lut_mask = 16'h72F2;
defparam \terminal|ps20|ps2_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \terminal|ps20|ps2_state.ps2_state_data (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|ps2_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|ps2_state.ps2_state_data .is_wysiwyg = "true";
defparam \terminal|ps20|ps2_state.ps2_state_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cyclone10lp_lcell_comb \terminal|ps20|Decoder0~2 (
// Equation(s):
// \terminal|ps20|Decoder0~2_combout  = (\terminal|ps20|ps2_state.ps2_state_data~q  & (\terminal|ps20|ps2clk_edge~q  & \terminal|ps20|bitcount [2]))

	.dataa(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datab(gnd),
	.datac(\terminal|ps20|ps2clk_edge~q ),
	.datad(\terminal|ps20|bitcount [2]),
	.cin(gnd),
	.combout(\terminal|ps20|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Decoder0~2 .lut_mask = 16'hA000;
defparam \terminal|ps20|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cyclone10lp_lcell_comb \terminal|ps20|scancode~3 (
// Equation(s):
// \terminal|ps20|scancode~3_combout  = (\terminal|ps20|Decoder0~2_combout  & ((\terminal|ps20|Equal4~1_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Equal4~1_combout  & ((\terminal|ps20|scancode [7]))))) # (!\terminal|ps20|Decoder0~2_combout  & 
// (((\terminal|ps20|scancode [7]))))

	.dataa(\ps2_data~input_o ),
	.datab(\terminal|ps20|Decoder0~2_combout ),
	.datac(\terminal|ps20|scancode [7]),
	.datad(\terminal|ps20|Equal4~1_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~3 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|scancode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \terminal|ps20|scancode[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[7] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cyclone10lp_lcell_comb \terminal|ps20|Decoder0~4 (
// Equation(s):
// \terminal|ps20|Decoder0~4_combout  = (\terminal|ps20|bitcount [1] & !\terminal|ps20|bitcount [0])

	.dataa(gnd),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(gnd),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Decoder0~4 .lut_mask = 16'h00CC;
defparam \terminal|ps20|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cyclone10lp_lcell_comb \terminal|ps20|scancode~5 (
// Equation(s):
// \terminal|ps20|scancode~5_combout  = (\terminal|ps20|Decoder0~4_combout  & ((\terminal|ps20|Decoder0~2_combout  & ((\ps2_data~input_o ))) # (!\terminal|ps20|Decoder0~2_combout  & (\terminal|ps20|scancode [6])))) # (!\terminal|ps20|Decoder0~4_combout  & 
// (((\terminal|ps20|scancode [6]))))

	.dataa(\terminal|ps20|Decoder0~4_combout ),
	.datab(\terminal|ps20|Decoder0~2_combout ),
	.datac(\terminal|ps20|scancode [6]),
	.datad(\ps2_data~input_o ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~5 .lut_mask = 16'hF870;
defparam \terminal|ps20|scancode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \terminal|ps20|scancode[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[6] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cyclone10lp_lcell_comb \terminal|ps20|Decoder0~0 (
// Equation(s):
// \terminal|ps20|Decoder0~0_combout  = (\terminal|ps20|ps2_state.ps2_state_data~q  & (\terminal|ps20|ps2clk_edge~q  & !\terminal|ps20|bitcount [2]))

	.dataa(\terminal|ps20|ps2_state.ps2_state_data~q ),
	.datab(gnd),
	.datac(\terminal|ps20|ps2clk_edge~q ),
	.datad(\terminal|ps20|bitcount [2]),
	.cin(gnd),
	.combout(\terminal|ps20|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Decoder0~0 .lut_mask = 16'h00A0;
defparam \terminal|ps20|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cyclone10lp_lcell_comb \terminal|ps20|scancode~2 (
// Equation(s):
// \terminal|ps20|scancode~2_combout  = (\terminal|ps20|Equal4~1_combout  & ((\terminal|ps20|Decoder0~0_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~0_combout  & ((\terminal|ps20|scancode [3]))))) # (!\terminal|ps20|Equal4~1_combout  & 
// (((\terminal|ps20|scancode [3]))))

	.dataa(\ps2_data~input_o ),
	.datab(\terminal|ps20|Equal4~1_combout ),
	.datac(\terminal|ps20|scancode [3]),
	.datad(\terminal|ps20|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~2 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|scancode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \terminal|ps20|scancode[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[3] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cyclone10lp_lcell_comb \terminal|ps20|Decoder0~3 (
// Equation(s):
// \terminal|ps20|Decoder0~3_combout  = (!\terminal|ps20|bitcount [1] & \terminal|ps20|bitcount [0])

	.dataa(gnd),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(gnd),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Decoder0~3 .lut_mask = 16'h3300;
defparam \terminal|ps20|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cyclone10lp_lcell_comb \terminal|ps20|scancode~4 (
// Equation(s):
// \terminal|ps20|scancode~4_combout  = (\terminal|ps20|Decoder0~2_combout  & ((\terminal|ps20|Decoder0~3_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~3_combout  & ((\terminal|ps20|scancode [5]))))) # (!\terminal|ps20|Decoder0~2_combout  & 
// (((\terminal|ps20|scancode [5]))))

	.dataa(\ps2_data~input_o ),
	.datab(\terminal|ps20|Decoder0~2_combout ),
	.datac(\terminal|ps20|scancode [5]),
	.datad(\terminal|ps20|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~4 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|scancode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \terminal|ps20|scancode[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[5] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cyclone10lp_lcell_comb \terminal|ps20|Decoder0~1 (
// Equation(s):
// \terminal|ps20|Decoder0~1_combout  = (!\terminal|ps20|bitcount [1] & !\terminal|ps20|bitcount [0])

	.dataa(gnd),
	.datab(\terminal|ps20|bitcount [1]),
	.datac(gnd),
	.datad(\terminal|ps20|bitcount [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Decoder0~1 .lut_mask = 16'h0033;
defparam \terminal|ps20|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cyclone10lp_lcell_comb \terminal|ps20|scancode~1 (
// Equation(s):
// \terminal|ps20|scancode~1_combout  = (\terminal|ps20|Decoder0~2_combout  & ((\terminal|ps20|Decoder0~1_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~1_combout  & ((\terminal|ps20|scancode [4]))))) # (!\terminal|ps20|Decoder0~2_combout  & 
// (((\terminal|ps20|scancode [4]))))

	.dataa(\ps2_data~input_o ),
	.datab(\terminal|ps20|Decoder0~2_combout ),
	.datac(\terminal|ps20|scancode [4]),
	.datad(\terminal|ps20|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~1 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|scancode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \terminal|ps20|scancode[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[4] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cyclone10lp_lcell_comb \terminal|ps20|always1~1 (
// Equation(s):
// \terminal|ps20|always1~1_combout  = \terminal|ps20|scancode [6] $ (\terminal|ps20|scancode [3] $ (\terminal|ps20|scancode [5] $ (\terminal|ps20|scancode [4])))

	.dataa(\terminal|ps20|scancode [6]),
	.datab(\terminal|ps20|scancode [3]),
	.datac(\terminal|ps20|scancode [5]),
	.datad(\terminal|ps20|scancode [4]),
	.cin(gnd),
	.combout(\terminal|ps20|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|always1~1 .lut_mask = 16'h6996;
defparam \terminal|ps20|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cyclone10lp_lcell_comb \terminal|ps20|scancode~7 (
// Equation(s):
// \terminal|ps20|scancode~7_combout  = (\terminal|ps20|Decoder0~3_combout  & ((\terminal|ps20|Decoder0~0_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~0_combout  & ((\terminal|ps20|scancode [1]))))) # (!\terminal|ps20|Decoder0~3_combout  & 
// (((\terminal|ps20|scancode [1]))))

	.dataa(\ps2_data~input_o ),
	.datab(\terminal|ps20|Decoder0~3_combout ),
	.datac(\terminal|ps20|scancode [1]),
	.datad(\terminal|ps20|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~7 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|scancode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \terminal|ps20|scancode[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[1] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cyclone10lp_lcell_comb \terminal|ps20|scancode~0 (
// Equation(s):
// \terminal|ps20|scancode~0_combout  = (\terminal|ps20|Decoder0~0_combout  & ((\terminal|ps20|Decoder0~1_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~1_combout  & ((\terminal|ps20|scancode [0]))))) # (!\terminal|ps20|Decoder0~0_combout  & 
// (((\terminal|ps20|scancode [0]))))

	.dataa(\terminal|ps20|Decoder0~0_combout ),
	.datab(\ps2_data~input_o ),
	.datac(\terminal|ps20|scancode [0]),
	.datad(\terminal|ps20|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~0 .lut_mask = 16'hD8F0;
defparam \terminal|ps20|scancode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \terminal|ps20|scancode[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[0] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cyclone10lp_lcell_comb \terminal|ps20|parity~0 (
// Equation(s):
// \terminal|ps20|parity~0_combout  = (\terminal|ps20|ps2_state.ps2_state_parity~q  & ((\terminal|ps20|bitcount[1]~0_combout  & ((\ps2_data~input_o ))) # (!\terminal|ps20|bitcount[1]~0_combout  & (\terminal|ps20|parity~q )))) # 
// (!\terminal|ps20|ps2_state.ps2_state_parity~q  & (((\terminal|ps20|parity~q ))))

	.dataa(\terminal|ps20|ps2_state.ps2_state_parity~q ),
	.datab(\terminal|ps20|bitcount[1]~0_combout ),
	.datac(\terminal|ps20|parity~q ),
	.datad(\ps2_data~input_o ),
	.cin(gnd),
	.combout(\terminal|ps20|parity~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|parity~0 .lut_mask = 16'hF870;
defparam \terminal|ps20|parity~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \terminal|ps20|parity (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|parity~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|parity~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|parity .is_wysiwyg = "true";
defparam \terminal|ps20|parity .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cyclone10lp_lcell_comb \terminal|ps20|scancode~6 (
// Equation(s):
// \terminal|ps20|scancode~6_combout  = (\terminal|ps20|Decoder0~4_combout  & ((\terminal|ps20|Decoder0~0_combout  & (\ps2_data~input_o )) # (!\terminal|ps20|Decoder0~0_combout  & ((\terminal|ps20|scancode [2]))))) # (!\terminal|ps20|Decoder0~4_combout  & 
// (((\terminal|ps20|scancode [2]))))

	.dataa(\terminal|ps20|Decoder0~4_combout ),
	.datab(\ps2_data~input_o ),
	.datac(\terminal|ps20|scancode [2]),
	.datad(\terminal|ps20|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|scancode~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|scancode~6 .lut_mask = 16'hD8F0;
defparam \terminal|ps20|scancode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \terminal|ps20|scancode[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|scancode~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|scancode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|scancode[2] .is_wysiwyg = "true";
defparam \terminal|ps20|scancode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cyclone10lp_lcell_comb \terminal|ps20|always1~0 (
// Equation(s):
// \terminal|ps20|always1~0_combout  = \terminal|ps20|scancode [1] $ (\terminal|ps20|scancode [0] $ (\terminal|ps20|parity~q  $ (\terminal|ps20|scancode [2])))

	.dataa(\terminal|ps20|scancode [1]),
	.datab(\terminal|ps20|scancode [0]),
	.datac(\terminal|ps20|parity~q ),
	.datad(\terminal|ps20|scancode [2]),
	.cin(gnd),
	.combout(\terminal|ps20|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|always1~0 .lut_mask = 16'h6996;
defparam \terminal|ps20|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cyclone10lp_lcell_comb \terminal|ps20|always1~2 (
// Equation(s):
// \terminal|ps20|always1~2_combout  = \terminal|ps20|always1~1_combout  $ (\terminal|ps20|scancode [7] $ (\terminal|ps20|always1~0_combout ))

	.dataa(\terminal|ps20|always1~1_combout ),
	.datab(\terminal|ps20|scancode [7]),
	.datac(gnd),
	.datad(\terminal|ps20|always1~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|always1~2 .lut_mask = 16'h9966;
defparam \terminal|ps20|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cyclone10lp_lcell_comb \terminal|svic|iack~2 (
// Equation(s):
// \terminal|svic|iack~2_combout  = (\terminal|svic|wb_irq_o~q  & (!\terminal|cpu|wb_una~q  & (!\terminal|svic|iack [0] & \terminal|cpu|wb_iak~q )))

	.dataa(\terminal|svic|wb_irq_o~q ),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|svic|iack [0]),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|svic|iack~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~2 .lut_mask = 16'h0200;
defparam \terminal|svic|iack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \terminal|cpu|wb_adr[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[15] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cyclone10lp_lcell_comb \terminal|ps20|Selector4~0 (
// Equation(s):
// \terminal|ps20|Selector4~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|ps20|scancode [3]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|ps20|scancode [3]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector4~0 .lut_mask = 16'h0A00;
defparam \terminal|ps20|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cyclone10lp_lcell_comb \terminal|ps20|wb_dat_o[6]~2 (
// Equation(s):
// \terminal|ps20|wb_dat_o[6]~2_combout  = (!\terminal|cpu|init_out~q  & (!\terminal|cpu|wb_we~q  & (\terminal|ps20|bus_strobe~0_combout  & !\terminal|sysreset|dclo_out~q )))

	.dataa(\terminal|cpu|init_out~q ),
	.datab(\terminal|cpu|wb_we~q ),
	.datac(\terminal|ps20|bus_strobe~0_combout ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[6]~2 .lut_mask = 16'h0010;
defparam \terminal|ps20|wb_dat_o[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \terminal|ps20|wb_dat_o[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[3] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|qreg[3]~3 (
// Equation(s):
// \terminal|cpu|qreg[3]~3_combout  = (\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [11])) # (!\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [3])))

	.dataa(\terminal|cpu|wb_dat [11]),
	.datab(\terminal|cpu|wb_dat [3]),
	.datac(gnd),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[3]~3 .lut_mask = 16'hAACC;
defparam \terminal|cpu|qreg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|br[6]~feeder (
// Equation(s):
// \terminal|cpu|br[6]~feeder_combout  = \terminal|cpu|wb_dat [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [15]),
	.cin(gnd),
	.combout(\terminal|cpu|br[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|br[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cyclone10lp_lcell_comb \terminal|video|vram_even~0 (
// Equation(s):
// \terminal|video|vram_even~0_combout  = (\terminal|video|bus_strobe~0_combout  & (\terminal|cpu|wb_we~q  & \terminal|cpu|wb_sel [0]))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|cpu|wb_sel [0]),
	.cin(gnd),
	.combout(\terminal|video|vram_even~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vram_even~0 .lut_mask = 16'hA000;
defparam \terminal|video|vram_even~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cyclone10lp_lcell_comb \terminal|video|bus_read_req (
// Equation(s):
// \terminal|video|bus_read_req~combout  = (!\terminal|cpu|wb_we~q  & \terminal|video|bus_strobe~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|video|bus_strobe~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|bus_read_req~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|bus_read_req .lut_mask = 16'h0F00;
defparam \terminal|video|bus_read_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux23~3 (
// Equation(s):
// \terminal|cpu|Mux23~3_combout  = (\terminal|cpu|plm [4] & \terminal|cpu|plm [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [4]),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~3 .lut_mask = 16'hF000;
defparam \terminal|cpu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|dble_cnt0~0 (
// Equation(s):
// \terminal|cpu|dble_cnt0~0_combout  = (!\terminal|cpu|ir_stb~q  & (!\terminal|sysreset|dclo_out~q  & ((\terminal|cpu|ac0~q ) # (!\terminal|sysreset|aclo_out~q ))))

	.dataa(\terminal|cpu|ir_stb~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|cpu|dble_cnt0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dble_cnt0~0 .lut_mask = 16'h0051;
defparam \terminal|cpu|dble_cnt0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor39~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor39~0_combout  = (!\terminal|cpu|ia [4] & (!\terminal|cpu|ia [3] & (\terminal|cpu|ia [2] & \terminal|cpu|ia [0])))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor39~0 .lut_mask = 16'h1000;
defparam \terminal|cpu|plm_matrix|WideNor39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor12~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor12~0_combout  = (\terminal|cpu|ia [1] & !\terminal|cpu|ia [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor12~0 .lut_mask = 16'h00F0;
defparam \terminal|cpu|plm_matrix|WideNor12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor30~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor30~0_combout  = (!\terminal|cpu|ireg [12] & !\terminal|cpu|ireg [8])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [12]),
	.datac(gnd),
	.datad(\terminal|cpu|ireg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor30~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor30~0 .lut_mask = 16'h0033;
defparam \terminal|cpu|plm_matrix|WideNor30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor30 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor30~combout  = (((!\terminal|cpu|plm_matrix|WideNor30~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|ireg [2])) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor30~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor30~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor30 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~295 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~295_combout  = (\terminal|cpu|plm_matrix|WideNor30~combout  & (((!\terminal|cpu|plm_matrix|WideNor39~0_combout ) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ireg [10])))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor30~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~295_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~295 .lut_mask = 16'h7F00;
defparam \terminal|cpu|plm_matrix|pl[3]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~300 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~300_combout  = ((!\terminal|cpu|ireg [3] & (!\terminal|cpu|ireg [4] & \terminal|cpu|plm_matrix|WideNor65~0_combout ))) # (!\terminal|cpu|plm_matrix|pl[3]~295_combout )

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[3]~295_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~300_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~300 .lut_mask = 16'h10FF;
defparam \terminal|cpu|plm_matrix|pl[3]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor0~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor0~0_combout  = (\terminal|cpu|ia [5] & \terminal|cpu|ia [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ia [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor0~0 .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~51 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~51_combout  = (\terminal|cpu|ia [3] & (!\terminal|cpu|ia [4] & (\terminal|cpu|ia [2] & \terminal|cpu|ia [0])))

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~51 .lut_mask = 16'h2000;
defparam \terminal|cpu|plm_matrix|pl[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~1 (
// Equation(s):
// \terminal|cpu|iocmd_st~1_combout  = (\terminal|cpu|iocmd_st~0_combout  & ((\terminal|cpu|iocmd_st [5]) # (\terminal|cpu|to_rply~q )))

	.dataa(\terminal|cpu|iocmd_st~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|iocmd_st [5]),
	.datad(\terminal|cpu|to_rply~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~1 .lut_mask = 16'hAAA0;
defparam \terminal|cpu|iocmd_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \terminal|cpu|iocmd_st[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iocmd_st~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iocmd_st [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[5] .is_wysiwyg = "true";
defparam \terminal|cpu|iocmd_st[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|tovf (
// Equation(s):
// \terminal|cpu|tovf~combout  = (\terminal|cpu|tevent~q ) # ((!\terminal|cpu|iocmd_st [2] & \terminal|cpu|iocmd_st [5]))

	.dataa(\terminal|cpu|iocmd_st [2]),
	.datab(\terminal|cpu|iocmd_st [5]),
	.datac(\terminal|cpu|tevent~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|tovf~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tovf .lut_mask = 16'hF4F4;
defparam \terminal|cpu|tovf .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \terminal|cpu|breg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[0] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \terminal|cpu|ireg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~47 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~47_combout  = (!\terminal|cpu|ireg [3] & !\terminal|cpu|ireg [4])

	.dataa(\terminal|cpu|ireg [3]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~47 .lut_mask = 16'h0505;
defparam \terminal|cpu|plm_matrix|pl[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor56 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor56~combout  = (((!\terminal|cpu|plm_matrix|WideNor43~4_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~47_combout )) # (!\terminal|cpu|ireg [2])) # (!\terminal|cpu|ireg [0])

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor56~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor56 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor53~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor53~1_combout  = (!\terminal|cpu|ia [1] & !\terminal|cpu|ia [5])

	.dataa(\terminal|cpu|ia [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor53~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor53~1 .lut_mask = 16'h0055;
defparam \terminal|cpu|plm_matrix|WideNor53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor53~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor53~0_combout  = (\terminal|cpu|ia [0] & !\terminal|cpu|ia [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [0]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor53~0 .lut_mask = 16'h00F0;
defparam \terminal|cpu|plm_matrix|WideNor53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor53 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor53~combout  = (((\terminal|cpu|ia [3]) # (!\terminal|cpu|plm_matrix|WideNor53~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor53~1_combout )) # (!\terminal|cpu|ia [4])

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|plm_matrix|WideNor53~1_combout ),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor53 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor47~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor47~0_combout  = (!\terminal|cpu|ia [4] & !\terminal|cpu|ia [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|ia [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor47~0 .lut_mask = 16'h000F;
defparam \terminal|cpu|plm_matrix|WideNor47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor190 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor190~combout  = (\terminal|cpu|ia [1]) # ((\terminal|cpu|ia [2]) # ((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout )))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor190~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor190 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \terminal|cpu|ireg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[11] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor116~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor116~0_combout  = (!\terminal|cpu|ireg [10] & \terminal|cpu|ireg [11])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor116~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor116~0 .lut_mask = 16'h3030;
defparam \terminal|cpu|plm_matrix|WideNor116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~296 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~296_combout  = (\terminal|cpu|plm_matrix|WideNor190~combout  & (((!\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor116~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor190~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor116~0_combout ),
	.datad(\terminal|cpu|ia [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~296_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~296 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|plm_matrix|pl[34]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cyclone10lp_lcell_comb \terminal|uart|Add6~0 (
// Equation(s):
// \terminal|uart|Add6~0_combout  = \terminal|uart|rx_bcnt [0] $ (VCC)
// \terminal|uart|Add6~1  = CARRY(\terminal|uart|rx_bcnt [0])

	.dataa(gnd),
	.datab(\terminal|uart|rx_bcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|uart|Add6~0_combout ),
	.cout(\terminal|uart|Add6~1 ));
// synopsys translate_off
defparam \terminal|uart|Add6~0 .lut_mask = 16'h33CC;
defparam \terminal|uart|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~1 (
// Equation(s):
// \terminal|uart|rx_bcnt~1_combout  = (\terminal|uart|rx_frame~q  & (\terminal|uart|Add6~0_combout  & (\terminal|uart|rx_bcnt~0_combout ))) # (!\terminal|uart|rx_frame~q  & (((\terminal|uart|Add6~0_combout  & \terminal|uart|rx_bcnt~0_combout )) # 
// (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|Add6~0_combout ),
	.datac(\terminal|uart|rx_bcnt~0_combout ),
	.datad(\terminal|uart|rx_dat~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~1 .lut_mask = 16'hC0D5;
defparam \terminal|uart|rx_bcnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt[0]~2 (
// Equation(s):
// \terminal|uart|rx_bcnt[0]~2_combout  = (\terminal|uart|baud_x16~q  & (((\terminal|uart|rx_bcnt [0]) # (!\terminal|uart|Equal12~1_combout )) # (!\terminal|uart|rx_bcnt~0_combout )))

	.dataa(\terminal|uart|rx_bcnt~0_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|Equal12~1_combout ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[0]~2 .lut_mask = 16'hCC4C;
defparam \terminal|uart|rx_bcnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \terminal|uart|rx_bcnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_bcnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[0] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cyclone10lp_lcell_comb \terminal|uart|rx_load (
// Equation(s):
// \terminal|uart|rx_load~combout  = (\terminal|uart|baud_x16~q  & (\terminal|uart|Equal12~1_combout  & \terminal|uart|rx_bcnt [0]))

	.dataa(\terminal|uart|baud_x16~q ),
	.datab(gnd),
	.datac(\terminal|uart|Equal12~1_combout ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_load~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_load .lut_mask = 16'hA000;
defparam \terminal|uart|rx_load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cyclone10lp_lcell_comb \terminal|uart|Add6~2 (
// Equation(s):
// \terminal|uart|Add6~2_combout  = (\terminal|uart|rx_bcnt [1] & (\terminal|uart|Add6~1  & VCC)) # (!\terminal|uart|rx_bcnt [1] & (!\terminal|uart|Add6~1 ))
// \terminal|uart|Add6~3  = CARRY((!\terminal|uart|rx_bcnt [1] & !\terminal|uart|Add6~1 ))

	.dataa(\terminal|uart|rx_bcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~1 ),
	.combout(\terminal|uart|Add6~2_combout ),
	.cout(\terminal|uart|Add6~3 ));
// synopsys translate_off
defparam \terminal|uart|Add6~2 .lut_mask = 16'hA505;
defparam \terminal|uart|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~4 (
// Equation(s):
// \terminal|uart|rx_bcnt~4_combout  = (\terminal|uart|rx_frame~q  & (\terminal|uart|Add6~2_combout  & (\terminal|uart|rx_bcnt~0_combout ))) # (!\terminal|uart|rx_frame~q  & (((\terminal|uart|Add6~2_combout  & \terminal|uart|rx_bcnt~0_combout )) # 
// (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|Add6~2_combout ),
	.datac(\terminal|uart|rx_bcnt~0_combout ),
	.datad(\terminal|uart|rx_dat~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~4 .lut_mask = 16'hC0D5;
defparam \terminal|uart|rx_bcnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \terminal|uart|rx_bcnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt~4_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_bcnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[1] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cyclone10lp_lcell_comb \terminal|uart|Add6~4 (
// Equation(s):
// \terminal|uart|Add6~4_combout  = (\terminal|uart|rx_bcnt [2] & ((GND) # (!\terminal|uart|Add6~3 ))) # (!\terminal|uart|rx_bcnt [2] & (\terminal|uart|Add6~3  $ (GND)))
// \terminal|uart|Add6~5  = CARRY((\terminal|uart|rx_bcnt [2]) # (!\terminal|uart|Add6~3 ))

	.dataa(gnd),
	.datab(\terminal|uart|rx_bcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~3 ),
	.combout(\terminal|uart|Add6~4_combout ),
	.cout(\terminal|uart|Add6~5 ));
// synopsys translate_off
defparam \terminal|uart|Add6~4 .lut_mask = 16'h3CCF;
defparam \terminal|uart|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~7 (
// Equation(s):
// \terminal|uart|rx_bcnt~7_combout  = (\terminal|uart|rx_frame~q  & (\terminal|uart|rx_bcnt~0_combout  & (\terminal|uart|Add6~4_combout ))) # (!\terminal|uart|rx_frame~q  & (((\terminal|uart|rx_bcnt~0_combout  & \terminal|uart|Add6~4_combout )) # 
// (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|rx_bcnt~0_combout ),
	.datac(\terminal|uart|Add6~4_combout ),
	.datad(\terminal|uart|rx_dat~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~7 .lut_mask = 16'hC0D5;
defparam \terminal|uart|rx_bcnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \terminal|uart|rx_bcnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt~7_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_bcnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[2] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cyclone10lp_lcell_comb \terminal|uart|Add6~6 (
// Equation(s):
// \terminal|uart|Add6~6_combout  = (\terminal|uart|rx_bcnt [3] & (\terminal|uart|Add6~5  & VCC)) # (!\terminal|uart|rx_bcnt [3] & (!\terminal|uart|Add6~5 ))
// \terminal|uart|Add6~7  = CARRY((!\terminal|uart|rx_bcnt [3] & !\terminal|uart|Add6~5 ))

	.dataa(gnd),
	.datab(\terminal|uart|rx_bcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~5 ),
	.combout(\terminal|uart|Add6~6_combout ),
	.cout(\terminal|uart|Add6~7 ));
// synopsys translate_off
defparam \terminal|uart|Add6~6 .lut_mask = 16'hC303;
defparam \terminal|uart|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt[3]~6 (
// Equation(s):
// \terminal|uart|rx_bcnt[3]~6_combout  = (\terminal|uart|rx_bcnt[6]~5_combout  & ((\terminal|uart|Add6~6_combout ) # ((!\terminal|uart|baud_x16~q  & \terminal|uart|rx_bcnt [3])))) # (!\terminal|uart|rx_bcnt[6]~5_combout  & (!\terminal|uart|baud_x16~q  & 
// (\terminal|uart|rx_bcnt [3])))

	.dataa(\terminal|uart|rx_bcnt[6]~5_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|rx_bcnt [3]),
	.datad(\terminal|uart|Add6~6_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[3]~6 .lut_mask = 16'hBA30;
defparam \terminal|uart|rx_bcnt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \terminal|uart|rx_bcnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[3] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cyclone10lp_lcell_comb \terminal|uart|rx_start~0 (
// Equation(s):
// \terminal|uart|rx_start~0_combout  = ((\terminal|uart|rx_bcnt [3]) # ((\terminal|uart|rx_bcnt [2]) # (\terminal|uart|rx_bcnt [0]))) # (!\terminal|uart|rx_bcnt [1])

	.dataa(\terminal|uart|rx_bcnt [1]),
	.datab(\terminal|uart|rx_bcnt [3]),
	.datac(\terminal|uart|rx_bcnt [2]),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_start~0 .lut_mask = 16'hFFFD;
defparam \terminal|uart|rx_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cyclone10lp_lcell_comb \terminal|uart|rx_start~1 (
// Equation(s):
// \terminal|uart|rx_start~1_combout  = (!\terminal|uart|rx_dat~0_combout  & (((\terminal|uart|rx_start~q  & \terminal|uart|rx_start~0_combout )) # (!\terminal|uart|rx_frame~q )))

	.dataa(\terminal|uart|rx_dat~0_combout ),
	.datab(\terminal|uart|rx_frame~q ),
	.datac(\terminal|uart|rx_start~q ),
	.datad(\terminal|uart|rx_start~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_start~1 .lut_mask = 16'h5111;
defparam \terminal|uart|rx_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \terminal|uart|rx_start (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_start~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|baud_x16~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_start .is_wysiwyg = "true";
defparam \terminal|uart|rx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cyclone10lp_lcell_comb \terminal|uart|rx_frame~0 (
// Equation(s):
// \terminal|uart|rx_frame~0_combout  = (\terminal|uart|rx_frame~q  & ((\terminal|uart|rx_bcnt [0]) # (!\terminal|uart|Equal12~1_combout )))

	.dataa(gnd),
	.datab(\terminal|uart|rx_frame~q ),
	.datac(\terminal|uart|Equal12~1_combout ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_frame~0 .lut_mask = 16'hCC0C;
defparam \terminal|uart|rx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cyclone10lp_lcell_comb \terminal|uart|rx_frame~1 (
// Equation(s):
// \terminal|uart|rx_frame~1_combout  = ((!\terminal|uart|rx_load~combout  & (!\terminal|uart|rx_start~q  & \terminal|uart|rx_frame~0_combout ))) # (!\terminal|uart|rx_dat~0_combout )

	.dataa(\terminal|uart|rx_dat~0_combout ),
	.datab(\terminal|uart|rx_load~combout ),
	.datac(\terminal|uart|rx_start~q ),
	.datad(\terminal|uart|rx_frame~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_frame~1 .lut_mask = 16'h5755;
defparam \terminal|uart|rx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \terminal|uart|rx_frame (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_frame~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|baud_x16~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_frame .is_wysiwyg = "true";
defparam \terminal|uart|rx_frame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cyclone10lp_lcell_comb \terminal|uart|rx_shr[0]~0 (
// Equation(s):
// \terminal|uart|rx_shr[0]~0_combout  = (\terminal|uart|rx_frame~q  & (!\terminal|uart|rx_bcnt [3] & (!\terminal|uart|rx_bcnt [2] & !\terminal|uart|rx_bcnt [1])))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|rx_bcnt [3]),
	.datac(\terminal|uart|rx_bcnt [2]),
	.datad(\terminal|uart|rx_bcnt [1]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[0]~0 .lut_mask = 16'h0002;
defparam \terminal|uart|rx_shr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cyclone10lp_lcell_comb \terminal|uart|rx_shr[0]~1 (
// Equation(s):
// \terminal|uart|rx_shr[0]~1_combout  = (\terminal|uart|rx_shr[0]~0_combout  & (\terminal|uart|baud_x16~q  & (!\terminal|uart|rx_start~q  & \terminal|uart|rx_bcnt [0])))

	.dataa(\terminal|uart|rx_shr[0]~0_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|rx_start~q ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[0]~1 .lut_mask = 16'h0800;
defparam \terminal|uart|rx_shr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \terminal|uart|rx_shr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_dat~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[7] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cyclone10lp_lcell_comb \terminal|uart|rx_shr[6]~feeder (
// Equation(s):
// \terminal|uart|rx_shr[6]~feeder_combout  = \terminal|uart|rx_shr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [7]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_shr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \terminal|uart|rx_shr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_shr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[6] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \terminal|uart|rx_shr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [6]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[5] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cyclone10lp_lcell_comb \terminal|uart|rx_shr[4]~feeder (
// Equation(s):
// \terminal|uart|rx_shr[4]~feeder_combout  = \terminal|uart|rx_shr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [5]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[4]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_shr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \terminal|uart|rx_shr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_shr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[4] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \terminal|uart|rx_shr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [4]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[3] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cyclone10lp_lcell_comb \terminal|uart|rx_shr[2]~feeder (
// Equation(s):
// \terminal|uart|rx_shr[2]~feeder_combout  = \terminal|uart|rx_shr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [3]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_shr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \terminal|uart|rx_shr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_shr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[2] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cyclone10lp_lcell_comb \terminal|uart|rx_shr[1]~feeder (
// Equation(s):
// \terminal|uart|rx_shr[1]~feeder_combout  = \terminal|uart|rx_shr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [2]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_shr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \terminal|uart|rx_shr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_shr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[1] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cyclone10lp_lcell_comb \terminal|uart|rx_rbr[1]~feeder (
// Equation(s):
// \terminal|uart|rx_rbr[1]~feeder_combout  = \terminal|uart|rx_shr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [1]),
	.cin(gnd),
	.combout(\terminal|uart|rx_rbr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_rbr[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_rbr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \terminal|uart|rx_rbr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_rbr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[1] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cyclone10lp_lcell_comb \terminal|uart|Mux8~0 (
// Equation(s):
// \terminal|uart|Mux8~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|uart|rx_rbr [1]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|uart|rx_rbr [1]),
	.cin(gnd),
	.combout(\terminal|uart|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux8~0 .lut_mask = 16'h0A00;
defparam \terminal|uart|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \terminal|uart|wb_ack_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|always2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_ack_o .is_wysiwyg = "true";
defparam \terminal|uart|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cyclone10lp_lcell_comb \terminal|uart|always2~6 (
// Equation(s):
// \terminal|uart|always2~6_combout  = (\terminal|uart|always2~5_combout  & !\terminal|uart|wb_ack_o~q )

	.dataa(gnd),
	.datab(\terminal|uart|always2~5_combout ),
	.datac(\terminal|uart|wb_ack_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~6 .lut_mask = 16'h0C0C;
defparam \terminal|uart|always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \terminal|uart|wb_dat_o[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[1] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~48 (
// Equation(s):
// \terminal|cpu|wb_dat~48_combout  = (\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [1])

	.dataa(gnd),
	.datab(\terminal|uart|always2~5_combout ),
	.datac(gnd),
	.datad(\terminal|uart|wb_dat_o [1]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~48_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~48 .lut_mask = 16'hCC00;
defparam \terminal|cpu|wb_dat~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|qreg[1]~1 (
// Equation(s):
// \terminal|cpu|qreg[1]~1_combout  = (\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [9])) # (!\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [1])))

	.dataa(\terminal|cpu|wb_dat [9]),
	.datab(\terminal|cpu|wb_dat [1]),
	.datac(gnd),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[1]~1 .lut_mask = 16'hAACC;
defparam \terminal|cpu|qreg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux23~2 (
// Equation(s):
// \terminal|cpu|Mux23~2_combout  = (\terminal|cpu|plm [4] & ((\terminal|cpu|plm [5]) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [4]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~2 .lut_mask = 16'hA0AA;
defparam \terminal|cpu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~7 (
// Equation(s):
// \terminal|cpu|plm_rn~7_combout  = (!\terminal|cpu|plm [3] & (!\terminal|cpu|plm [29] & !\terminal|cpu|plm [2]))

	.dataa(\terminal|cpu|plm [3]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [29]),
	.datad(\terminal|cpu|plm [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~7 .lut_mask = 16'h0005;
defparam \terminal|cpu|plm_rn~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~8 (
// Equation(s):
// \terminal|cpu|plm_rn~8_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm_rn~7_combout ) # ((\terminal|cpu|plm [29] & \terminal|cpu|plm [6])))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|plm [29] & (\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|plm_rn~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~8 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|plm_rn~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \terminal|cpu|plm_rn[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_rn~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_rn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_rn[1] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_rn[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[2]~9 (
// Equation(s):
// \terminal|cpu|rn_wa[2]~9_combout  = (\terminal|cpu|alu_st [1] & (!\terminal|cpu|plm_rn [2] & (\terminal|cpu|plm_rn [1] & !\terminal|cpu|plm_rn [4])))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|plm_rn [2]),
	.datac(\terminal|cpu|plm_rn [1]),
	.datad(\terminal|cpu|plm_rn [4]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[2]~9 .lut_mask = 16'h0020;
defparam \terminal|cpu|rn_wa[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|rs_wa (
// Equation(s):
// \terminal|cpu|rs_wa~combout  = (\terminal|cpu|plm_rn [0] & (\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[2]~9_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rs_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rs_wa .lut_mask = 16'hC000;
defparam \terminal|cpu|rs_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \terminal|cpu|sreg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[1] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux30~6 (
// Equation(s):
// \terminal|cpu|Mux30~6_combout  = (\terminal|cpu|Mux23~2_combout  & (((\terminal|cpu|qreg [1])) # (!\terminal|cpu|Mux23~3_combout ))) # (!\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|Mux23~3_combout  & (\terminal|cpu|sreg [1])))

	.dataa(\terminal|cpu|Mux23~2_combout ),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|sreg [1]),
	.datad(\terminal|cpu|qreg [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~6 .lut_mask = 16'hEA62;
defparam \terminal|cpu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[6]~8 (
// Equation(s):
// \terminal|cpu|rn_wa[6]~8_combout  = (\terminal|cpu|alu_st [1] & !\terminal|cpu|plm_rn [4])

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|plm_rn [4]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[6]~8 .lut_mask = 16'h00AA;
defparam \terminal|cpu|rn_wa[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[3]~10 (
// Equation(s):
// \terminal|cpu|rn_wa[3]~10_combout  = (!\terminal|cpu|plm_rn [3] & \terminal|cpu|plm_rn [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|plm_rn [0]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[3]~10 .lut_mask = 16'h0F00;
defparam \terminal|cpu|rn_wa[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[1] (
// Equation(s):
// \terminal|cpu|rn_wa [1] = (!\terminal|cpu|plm_rn [2] & (\terminal|cpu|rn_wa[6]~8_combout  & (!\terminal|cpu|plm_rn [1] & \terminal|cpu|rn_wa[3]~10_combout )))

	.dataa(\terminal|cpu|plm_rn [2]),
	.datab(\terminal|cpu|rn_wa[6]~8_combout ),
	.datac(\terminal|cpu|plm_rn [1]),
	.datad(\terminal|cpu|rn_wa[3]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[1] .lut_mask = 16'h0400;
defparam \terminal|cpu|rn_wa[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \terminal|cpu|r[1][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[3] (
// Equation(s):
// \terminal|cpu|rn_wa [3] = (\terminal|cpu|plm_rn [0] & (!\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[2]~9_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [3]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[3] .lut_mask = 16'h0C00;
defparam \terminal|cpu|rn_wa[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \terminal|cpu|r[3][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|cpsw_wa~0 (
// Equation(s):
// \terminal|cpu|cpsw_wa~0_combout  = (!\terminal|cpu|plm_rn [3] & !\terminal|cpu|plm_rn [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|plm_rn [0]),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw_wa~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw_wa~0 .lut_mask = 16'h000F;
defparam \terminal|cpu|cpsw_wa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[0] (
// Equation(s):
// \terminal|cpu|rn_wa [0] = (\terminal|cpu|rn_wa[6]~8_combout  & (!\terminal|cpu|plm_rn [1] & (\terminal|cpu|cpsw_wa~0_combout  & !\terminal|cpu|plm_rn [2])))

	.dataa(\terminal|cpu|rn_wa[6]~8_combout ),
	.datab(\terminal|cpu|plm_rn [1]),
	.datac(\terminal|cpu|cpsw_wa~0_combout ),
	.datad(\terminal|cpu|plm_rn [2]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [0]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[0] .lut_mask = 16'h0020;
defparam \terminal|cpu|rn_wa[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \terminal|cpu|r[0][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[2] (
// Equation(s):
// \terminal|cpu|rn_wa [2] = (!\terminal|cpu|plm_rn [0] & (!\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[2]~9_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[2] .lut_mask = 16'h0300;
defparam \terminal|cpu|rn_wa[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \terminal|cpu|r[2][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux30~2 (
// Equation(s):
// \terminal|cpu|Mux30~2_combout  = (\terminal|cpu|plm [6] & (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[2][1]~q )))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7]) # ((\terminal|cpu|r[0][1]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[0][1]~q ),
	.datad(\terminal|cpu|r[2][1]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~2 .lut_mask = 16'h7654;
defparam \terminal|cpu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux30~3 (
// Equation(s):
// \terminal|cpu|Mux30~3_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|Mux30~2_combout  & (\terminal|cpu|r[1][1]~q )) # (!\terminal|cpu|Mux30~2_combout  & ((\terminal|cpu|r[3][1]~q ))))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|Mux30~2_combout ))))

	.dataa(\terminal|cpu|r[1][1]~q ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[3][1]~q ),
	.datad(\terminal|cpu|Mux30~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~3 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor140~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor140~0_combout  = (\terminal|cpu|ireg [10] & \terminal|cpu|ireg [11])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [10]),
	.datac(gnd),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor140~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor140~0 .lut_mask = 16'hCC00;
defparam \terminal|cpu|plm_matrix|WideNor140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[5]~16 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[5]~16_combout  = (\terminal|cpu|breg [11] & ((\terminal|cpu|breg [7]))) # (!\terminal|cpu|breg [11] & (\terminal|cpu|br [6]))

	.dataa(\terminal|cpu|br [6]),
	.datab(gnd),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|breg [7]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[5]~16 .lut_mask = 16'hFA0A;
defparam \terminal|cpu|pld_matrix|pl[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[5]~17 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[5]~17_combout  = (\terminal|cpu|breg [6] & (!\terminal|cpu|pld_matrix|pl[5]~16_combout  & (\terminal|cpu|br [0] $ (!\terminal|cpu|br [2])))) # (!\terminal|cpu|breg [6] & (\terminal|cpu|br [0] & (\terminal|cpu|br [2])))

	.dataa(\terminal|cpu|breg [6]),
	.datab(\terminal|cpu|br [0]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|pld_matrix|pl[5]~16_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[5]~17 .lut_mask = 16'h40C2;
defparam \terminal|cpu|pld_matrix|pl[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[5]~18 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[5]~18_combout  = (\terminal|cpu|pld_matrix|pl[5]~17_combout  & (!\terminal|cpu|br [2] & (\terminal|cpu|br [1] $ (!\terminal|cpu|breg [11])))) # (!\terminal|cpu|pld_matrix|pl[5]~17_combout  & (\terminal|cpu|breg [11] & 
// (\terminal|cpu|br [2] $ (\terminal|cpu|br [1]))))

	.dataa(\terminal|cpu|br [2]),
	.datab(\terminal|cpu|br [1]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[5]~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[5]~18 .lut_mask = 16'h4160;
defparam \terminal|cpu|pld_matrix|pl[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~3 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~3_combout  = (\terminal|cpu|br [2] & (!\terminal|cpu|br [1] & (\terminal|cpu|breg [11] & \terminal|cpu|br [0])))

	.dataa(\terminal|cpu|br [2]),
	.datab(\terminal|cpu|br [1]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~3 .lut_mask = 16'h2000;
defparam \terminal|cpu|pld_matrix|pl[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[0]~4 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[0]~4_combout  = (\terminal|cpu|br [6] & (!\terminal|cpu|breg [6] & !\terminal|cpu|breg [7]))

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|breg [6]),
	.datac(\terminal|cpu|breg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[0]~4 .lut_mask = 16'h0202;
defparam \terminal|cpu|pld_matrix|pl[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|WideNor35 (
// Equation(s):
// \terminal|cpu|pld_matrix|WideNor35~combout  = (((\terminal|cpu|br [6]) # (!\terminal|cpu|breg [11])) # (!\terminal|cpu|Equal3~0_combout )) # (!\terminal|cpu|Equal7~0_combout )

	.dataa(\terminal|cpu|Equal7~0_combout ),
	.datab(\terminal|cpu|Equal3~0_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|br [6]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|WideNor35~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|WideNor35 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|pld_matrix|WideNor35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[3]~5 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[3]~5_combout  = (\terminal|cpu|pld_matrix|WideNor35~combout  & (((!\terminal|cpu|pld_matrix|pl[0]~4_combout ) # (!\terminal|cpu|pld_matrix|pl[9]~3_combout )) # (!\terminal|cpu|Equal7~0_combout )))

	.dataa(\terminal|cpu|Equal7~0_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[9]~3_combout ),
	.datac(\terminal|cpu|pld_matrix|pl[0]~4_combout ),
	.datad(\terminal|cpu|pld_matrix|WideNor35~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[3]~5 .lut_mask = 16'h7F00;
defparam \terminal|cpu|pld_matrix|pl[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[5]~19 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[5]~19_combout  = (\terminal|cpu|pld_matrix|WideNor14~combout  & (\terminal|cpu|pld_matrix|pl[3]~5_combout  & ((!\terminal|cpu|pld_matrix|pl[5]~18_combout ) # (!\terminal|cpu|Equal7~0_combout ))))

	.dataa(\terminal|cpu|Equal7~0_combout ),
	.datab(\terminal|cpu|pld_matrix|WideNor14~combout ),
	.datac(\terminal|cpu|pld_matrix|pl[5]~18_combout ),
	.datad(\terminal|cpu|pld_matrix|pl[3]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[5]~19 .lut_mask = 16'h4C00;
defparam \terminal|cpu|pld_matrix|pl[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|ix[2]~feeder (
// Equation(s):
// \terminal|cpu|ix[2]~feeder_combout  = \terminal|cpu|pld_matrix|pl[5]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[5]~19_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ix[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ix[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ix[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \terminal|cpu|ix[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ix[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ix[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ix[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor145~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor145~0_combout  = (\terminal|cpu|plm_matrix|WideNor140~0_combout  & (!\terminal|cpu|ireg [8] & (\terminal|cpu|plm_matrix|WideNor12~1_combout  & !\terminal|cpu|ix [2])))

	.dataa(\terminal|cpu|plm_matrix|WideNor140~0_combout ),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ix [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor145~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor145~0 .lut_mask = 16'h0020;
defparam \terminal|cpu|plm_matrix|WideNor145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~52 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~52_combout  = (\terminal|cpu|ia [4] & (!\terminal|cpu|ia [3] & !\terminal|cpu|ia [0]))

	.dataa(\terminal|cpu|ia [4]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~52 .lut_mask = 16'h000A;
defparam \terminal|cpu|plm_matrix|pl[31]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor92~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor92~2_combout  = (\terminal|cpu|ia [2]) # ((\terminal|cpu|ireg [2]) # ((\terminal|cpu|ireg [8]) # (\terminal|cpu|ireg [12])))

	.dataa(\terminal|cpu|ia [2]),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|ireg [8]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor92~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor92~2 .lut_mask = 16'hFFFE;
defparam \terminal|cpu|plm_matrix|WideNor92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor92 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor92~combout  = (((\terminal|cpu|plm_matrix|WideNor92~2_combout ) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ix [1])) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor92~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor92 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|WideNor92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~267 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~267_combout  = ((\terminal|cpu|ia [5] & (\terminal|cpu|plm_matrix|pl[31]~52_combout  & \terminal|cpu|plm_matrix|WideNor12~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor92~combout )

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~267_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~267 .lut_mask = 16'h80FF;
defparam \terminal|cpu|plm_matrix|pl[26]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \terminal|cpu|ireg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[9] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor193~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor193~0_combout  = (\terminal|cpu|ia [5] & !\terminal|cpu|ia [1])

	.dataa(gnd),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor193~0 .lut_mask = 16'h0C0C;
defparam \terminal|cpu|plm_matrix|WideNor193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor139 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor139~combout  = (((!\terminal|cpu|plm_matrix|WideNor47~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor193~0_combout )) # (!\terminal|cpu|ireg [9])) # (!\terminal|cpu|plm_matrix|WideNor53~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor139 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor15~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor15~0_combout  = (!\terminal|cpu|ia [0] & (!\terminal|cpu|ia [5] & \terminal|cpu|ia [3]))

	.dataa(\terminal|cpu|ia [0]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ia [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor15~0 .lut_mask = 16'h0500;
defparam \terminal|cpu|plm_matrix|WideNor15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor8~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor8~0_combout  = (\terminal|cpu|plm_matrix|WideNor15~0_combout  & (\terminal|cpu|ia [4] & (!\terminal|cpu|ia [1] & !\terminal|cpu|ia [2])))

	.dataa(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor8~0 .lut_mask = 16'h0008;
defparam \terminal|cpu|plm_matrix|WideNor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor54 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor54~combout  = ((\terminal|cpu|ireg [9]) # ((!\terminal|cpu|plm_matrix|WideNor47~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor193~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor53~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor54 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~266 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~266_combout  = (((\terminal|cpu|plm_matrix|WideNor8~0_combout  & \terminal|cpu|plm_matrix|WideNor116~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor54~combout )) # (!\terminal|cpu|plm_matrix|WideNor139~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor116~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~266_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~266 .lut_mask = 16'hDF5F;
defparam \terminal|cpu|plm_matrix|pl[26]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor25~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor25~0_combout  = (!\terminal|cpu|ia [1] & \terminal|cpu|ia [2])

	.dataa(\terminal|cpu|ia [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor25~0 .lut_mask = 16'h5500;
defparam \terminal|cpu|plm_matrix|WideNor25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor14~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor14~0_combout  = (!\terminal|cpu|ia [0] & (!\terminal|cpu|ia [4] & \terminal|cpu|ia [2]))

	.dataa(\terminal|cpu|ia [0]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor14~0 .lut_mask = 16'h0500;
defparam \terminal|cpu|plm_matrix|WideNor14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~49 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~49_combout  = (\terminal|cpu|ia [1] & !\terminal|cpu|ia [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~49 .lut_mask = 16'h00F0;
defparam \terminal|cpu|plm_matrix|pl[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor126 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor126~combout  = (((!\terminal|cpu|ireg [12]) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|plm_matrix|pl[7]~49_combout )) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor126 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor196~6 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor196~6_combout  = (\terminal|cpu|ia [4] & (!\terminal|cpu|ia [3] & \terminal|cpu|ia [0]))

	.dataa(gnd),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor196~6 .lut_mask = 16'h0C00;
defparam \terminal|cpu|plm_matrix|WideNor196~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~260 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~260_combout  = (\terminal|cpu|plm_matrix|WideNor126~combout  & (((\terminal|cpu|ireg [9]) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout )) # (!\terminal|cpu|plm_matrix|WideNor25~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~260_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~260 .lut_mask = 16'hD0F0;
defparam \terminal|cpu|plm_matrix|pl[34]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor152 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor152~combout  = (((\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ireg [10])

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor152~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor152 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~268 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~268_combout  = (\terminal|cpu|plm_matrix|pl[34]~260_combout  & \terminal|cpu|plm_matrix|WideNor152~combout )

	.dataa(\terminal|cpu|plm_matrix|pl[34]~260_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor152~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~268_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~268 .lut_mask = 16'hA0A0;
defparam \terminal|cpu|plm_matrix|pl[26]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~269 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~269_combout  = ((\terminal|cpu|plm_matrix|pl[26]~267_combout ) # ((\terminal|cpu|plm_matrix|pl[26]~266_combout ) # (!\terminal|cpu|plm_matrix|pl[26]~268_combout ))) # (!\terminal|cpu|plm_matrix|WideNor165~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor165~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[26]~267_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[26]~266_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[26]~268_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~269_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~269 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|pl[26]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor37~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor37~0_combout  = (!\terminal|cpu|ireg [12] & (!\terminal|cpu|ireg [5] & (\terminal|cpu|plm_matrix|WideNor8~0_combout  & \terminal|cpu|ireg [3])))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor37~0 .lut_mask = 16'h1000;
defparam \terminal|cpu|plm_matrix|WideNor37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~131 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~131_combout  = (!\terminal|cpu|ireg [4] & (!\terminal|cpu|ireg [5] & !\terminal|cpu|ireg [3]))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ireg [5]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~131_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~131 .lut_mask = 16'h0003;
defparam \terminal|cpu|plm_matrix|pl[31]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor23 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor23~combout  = ((\terminal|cpu|ireg [12]) # (!\terminal|cpu|plm_matrix|pl[31]~131_combout )) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~131_combout ),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor23~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor23 .lut_mask = 16'hFF3F;
defparam \terminal|cpu|plm_matrix|WideNor23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~265 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~265_combout  = ((!\terminal|cpu|ireg [0] & (\terminal|cpu|ireg [4] & \terminal|cpu|plm_matrix|WideNor37~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor23~combout )

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor23~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~265_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~265 .lut_mask = 16'h40FF;
defparam \terminal|cpu|plm_matrix|pl[26]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \terminal|cpu|br[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[5] .is_wysiwyg = "true";
defparam \terminal|cpu|br[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \terminal|cpu|ireg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[14] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \terminal|cpu|ireg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[13] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor112~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor112~0_combout  = (!\terminal|cpu|ia [1] & (\terminal|cpu|ireg [13] & \terminal|cpu|plm_matrix|WideNor14~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|ireg [13]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor112~0 .lut_mask = 16'h3000;
defparam \terminal|cpu|plm_matrix|WideNor112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor128 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor128~combout  = ((\terminal|cpu|ireg [12]) # ((!\terminal|cpu|plm_matrix|WideNor112~0_combout ) # (!\terminal|cpu|ix [2]))) # (!\terminal|cpu|ireg [14])

	.dataa(\terminal|cpu|ireg [14]),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|ix [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor128~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor128 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \terminal|cpu|ireg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[7] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ireg[6]~feeder (
// Equation(s):
// \terminal|cpu|ireg[6]~feeder_combout  = \terminal|cpu|breg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|breg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|ireg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ireg[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ireg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \terminal|cpu|ireg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ireg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[6] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor161~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor161~0_combout  = (!\terminal|cpu|ireg [13] & (\terminal|cpu|ireg [9] & (!\terminal|cpu|ireg [14] & !\terminal|cpu|ireg [12])))

	.dataa(\terminal|cpu|ireg [13]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [14]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor161~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor161~0 .lut_mask = 16'h0004;
defparam \terminal|cpu|plm_matrix|WideNor161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor161~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor161~1_combout  = (\terminal|cpu|plm_matrix|WideNor161~0_combout  & (!\terminal|cpu|ix [2] & \terminal|cpu|plm_matrix|WideNor12~1_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor161~0_combout ),
	.datac(\terminal|cpu|ix [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor161~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor161~1 .lut_mask = 16'h0C00;
defparam \terminal|cpu|plm_matrix|WideNor161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor177 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor177~combout  = (((\terminal|cpu|ireg [6]) # (!\terminal|cpu|plm_matrix|WideNor161~1_combout )) # (!\terminal|cpu|ireg [8])) # (!\terminal|cpu|ireg [7])

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ireg [6]),
	.datad(\terminal|cpu|plm_matrix|WideNor161~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor177~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor177 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor38~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor38~0_combout  = (\terminal|cpu|ireg [2]) # ((\terminal|cpu|ix [1]) # ((\terminal|cpu|ireg [8]) # (!\terminal|cpu|ireg [3])))

	.dataa(\terminal|cpu|ireg [2]),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ireg [8]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor38~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor38~0 .lut_mask = 16'hFEFF;
defparam \terminal|cpu|plm_matrix|WideNor38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor38~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor38~1_combout  = ((\terminal|cpu|plm_matrix|WideNor38~0_combout ) # ((\terminal|cpu|ireg [14]) # (!\terminal|cpu|ia [1]))) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor38~0_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ireg [14]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor38~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor38~1 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~174 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~174_combout  = (\terminal|cpu|plm_matrix|WideNor128~combout  & (\terminal|cpu|plm_matrix|WideNor177~combout  & \terminal|cpu|plm_matrix|WideNor38~1_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor128~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor177~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor38~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~174_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~174 .lut_mask = 16'h8080;
defparam \terminal|cpu|plm_matrix|pl[26]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor5~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor5~0_combout  = (\terminal|cpu|plm_matrix|WideNor12~1_combout  & !\terminal|cpu|ix [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ix [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor5~0 .lut_mask = 16'h00F0;
defparam \terminal|cpu|plm_matrix|WideNor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor81~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor81~0_combout  = (!\terminal|cpu|ireg [7] & (\terminal|cpu|ireg [9] & (\terminal|cpu|plm_matrix|WideNor5~0_combout  & !\terminal|cpu|ireg [6])))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor5~0_combout ),
	.datad(\terminal|cpu|ireg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor81~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor81~0 .lut_mask = 16'h0040;
defparam \terminal|cpu|plm_matrix|WideNor81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor17~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor17~1_combout  = (!\terminal|cpu|ix [2] & (\terminal|cpu|plm_matrix|WideNor12~1_combout  & (\terminal|cpu|ireg [6] & \terminal|cpu|ireg [8])))

	.dataa(\terminal|cpu|ix [2]),
	.datab(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datac(\terminal|cpu|ireg [6]),
	.datad(\terminal|cpu|ireg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor17~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor17~1 .lut_mask = 16'h4000;
defparam \terminal|cpu|plm_matrix|WideNor17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor119 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor119~combout  = (\terminal|cpu|ia [1]) # (((!\terminal|cpu|plm_matrix|WideNor17~1_combout ) # (!\terminal|cpu|ireg [7])) # (!\terminal|cpu|ireg [9]))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(\terminal|cpu|plm_matrix|WideNor17~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor119~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor119 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~297 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~297_combout  = (\terminal|cpu|plm_matrix|WideNor119~combout  & ((\terminal|cpu|ireg [12]) # ((\terminal|cpu|ireg [8]) # (!\terminal|cpu|plm_matrix|WideNor81~0_combout ))))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|plm_matrix|WideNor81~0_combout ),
	.datac(\terminal|cpu|ireg [8]),
	.datad(\terminal|cpu|plm_matrix|WideNor119~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~297_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~297 .lut_mask = 16'hFB00;
defparam \terminal|cpu|plm_matrix|pl[26]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~308 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~308_combout  = (((\terminal|cpu|ireg [8]) # (!\terminal|cpu|plm_matrix|WideNor5~0_combout )) # (!\terminal|cpu|ireg [10])) # (!\terminal|cpu|ireg [11])

	.dataa(\terminal|cpu|ireg [11]),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|plm_matrix|WideNor5~0_combout ),
	.datad(\terminal|cpu|ireg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~308 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|pl[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor184 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor184~combout  = (\terminal|cpu|ireg [7]) # ((!\terminal|cpu|plm_matrix|WideNor161~1_combout ) # (!\terminal|cpu|ireg [6]))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [6]),
	.datad(\terminal|cpu|plm_matrix|WideNor161~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor184~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor184 .lut_mask = 16'hAFFF;
defparam \terminal|cpu|plm_matrix|WideNor184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor63~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor63~0_combout  = (\terminal|cpu|ireg [14]) # ((\terminal|cpu|ireg [11]) # (!\terminal|cpu|ireg [7]))

	.dataa(\terminal|cpu|ireg [14]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor63~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor63~0 .lut_mask = 16'hEFEF;
defparam \terminal|cpu|plm_matrix|WideNor63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor63 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor63~combout  = (((\terminal|cpu|ix [2]) # (\terminal|cpu|plm_matrix|WideNor63~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ireg [6])

	.dataa(\terminal|cpu|ireg [6]),
	.datab(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datac(\terminal|cpu|ix [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor63~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor63~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor63 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|plm_matrix|WideNor63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor87 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor87~combout  = (\terminal|cpu|ireg [12]) # ((\terminal|cpu|ireg [14]) # (!\terminal|cpu|plm_matrix|WideNor112~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|ireg [14]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor87~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor87 .lut_mask = 16'hFCFF;
defparam \terminal|cpu|plm_matrix|WideNor87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~173 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~173_combout  = (\terminal|cpu|plm_matrix|WideNor184~combout  & (\terminal|cpu|plm_matrix|WideNor81~combout  & (\terminal|cpu|plm_matrix|WideNor63~combout  & \terminal|cpu|plm_matrix|WideNor87~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor184~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor81~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor63~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor87~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~173_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~173 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[14]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26]~175 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[26]~175_combout  = (\terminal|cpu|plm_matrix|pl[26]~174_combout  & (\terminal|cpu|plm_matrix|pl[26]~297_combout  & (\terminal|cpu|plm_matrix|pl[17]~308_combout  & \terminal|cpu|plm_matrix|pl[14]~173_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[26]~174_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[26]~297_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[17]~308_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[14]~173_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[26]~175_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26]~175 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[26]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[26] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [26] = (!\terminal|cpu|plm_matrix|pl[26]~269_combout  & (!\terminal|cpu|plm_matrix|pl[26]~265_combout  & \terminal|cpu|plm_matrix|pl[26]~175_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[26]~269_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[26]~265_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[26]~175_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [26]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[26] .lut_mask = 16'h0300;
defparam \terminal|cpu|plm_matrix|pl[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \terminal|cpu|plm[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [26]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[26] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \terminal|cpu|ireg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[15] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor93 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor93~combout  = ((\terminal|cpu|ireg [14]) # ((\terminal|cpu|ireg [15]) # (!\terminal|cpu|plm_matrix|WideNor17~1_combout ))) # (!\terminal|cpu|ireg [10])

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ireg [14]),
	.datac(\terminal|cpu|ireg [15]),
	.datad(\terminal|cpu|plm_matrix|WideNor17~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor93~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor93 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|WideNor93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor14~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor14~1_combout  = (!\terminal|cpu|ireg [13] & (\terminal|cpu|plm_matrix|WideNor14~0_combout  & !\terminal|cpu|ia [1]))

	.dataa(\terminal|cpu|ireg [13]),
	.datab(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ia [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor14~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor14~1 .lut_mask = 16'h0044;
defparam \terminal|cpu|plm_matrix|WideNor14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor161 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor161~combout  = ((\terminal|cpu|ia [1]) # ((\terminal|cpu|ireg [8]) # (!\terminal|cpu|plm_matrix|WideNor161~1_combout ))) # (!\terminal|cpu|ireg [7])

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|ireg [8]),
	.datad(\terminal|cpu|plm_matrix|WideNor161~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor161~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor161 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|WideNor161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor57 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor57~combout  = ((\terminal|cpu|ireg [14]) # (!\terminal|cpu|plm_matrix|WideNor112~0_combout )) # (!\terminal|cpu|ireg [12])

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [14]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor57~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor57 .lut_mask = 16'hDDFF;
defparam \terminal|cpu|plm_matrix|WideNor57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[25]~172 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[25]~172_combout  = (\terminal|cpu|plm_matrix|WideNor161~combout  & (\terminal|cpu|plm_matrix|WideNor57~combout  & ((!\terminal|cpu|ix [2]) # (!\terminal|cpu|plm_matrix|WideNor14~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor14~1_combout ),
	.datab(\terminal|cpu|ix [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor161~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor57~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[25]~172_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[25]~172 .lut_mask = 16'h7000;
defparam \terminal|cpu|plm_matrix|pl[25]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor41 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor41~combout  = (((!\terminal|cpu|plm_matrix|WideNor17~1_combout ) # (!\terminal|cpu|ireg [7])) # (!\terminal|cpu|ireg [15])) # (!\terminal|cpu|ireg [10])

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ireg [15]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(\terminal|cpu|plm_matrix|WideNor17~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor41~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor41 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[25]~176 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[25]~176_combout  = (\terminal|cpu|plm_matrix|WideNor93~combout  & (\terminal|cpu|plm_matrix|pl[26]~175_combout  & (\terminal|cpu|plm_matrix|pl[25]~172_combout  & \terminal|cpu|plm_matrix|WideNor41~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor93~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[26]~175_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[25]~172_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor41~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[25]~176 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor112~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor112~1_combout  = (\terminal|cpu|ireg [12] & (\terminal|cpu|ireg [14] & \terminal|cpu|plm_matrix|WideNor112~0_combout ))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [14]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor112~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor112~1 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|WideNor112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[25] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [25] = (\terminal|cpu|plm_matrix|pl[25]~176_combout  & (\terminal|cpu|plm_matrix|pl[26]~268_combout  & ((!\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor112~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|pl[25]~176_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor112~1_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|pl[26]~268_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [25]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[25] .lut_mask = 16'h2A00;
defparam \terminal|cpu|plm_matrix|pl[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \terminal|cpu|plm[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm_matrix|pl [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [25]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[25] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|abort (
// Equation(s):
// \terminal|cpu|abort~combout  = (\terminal|cpu|iocmd_st [0]) # (\terminal|cpu|tevent~q )

	.dataa(gnd),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(\terminal|cpu|tevent~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|abort~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|abort .lut_mask = 16'hFCFC;
defparam \terminal|cpu|abort .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~255 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~255_combout  = (\terminal|cpu|plm_matrix|pl[31]~131_combout  & ((\terminal|cpu|ia [5] & (\terminal|cpu|plm_matrix|pl[31]~52_combout )) # (!\terminal|cpu|ia [5] & ((\terminal|cpu|plm_matrix|pl[31]~51_combout )))))

	.dataa(\terminal|cpu|plm_matrix|pl[31]~131_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~255_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~255 .lut_mask = 16'h8A80;
defparam \terminal|cpu|plm_matrix|pl[31]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~256 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~256_combout  = (\terminal|cpu|plm_matrix|pl[31]~255_combout ) # ((\terminal|cpu|ia [4] & (\terminal|cpu|ia [2] & \terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|plm_matrix|pl[31]~255_combout ),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~256_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~256 .lut_mask = 16'hEAAA;
defparam \terminal|cpu|plm_matrix|pl[31]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~257 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~257_combout  = ((\terminal|cpu|ri [2] & (\terminal|cpu|plm_matrix|pl[31]~256_combout  & !\terminal|cpu|ia [1]))) # (!\terminal|cpu|plm_matrix|WideNor165~combout )

	.dataa(\terminal|cpu|ri [2]),
	.datab(\terminal|cpu|plm_matrix|pl[31]~256_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor165~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~257_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~257 .lut_mask = 16'h08FF;
defparam \terminal|cpu|plm_matrix|pl[31]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor147~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor147~0_combout  = (\terminal|cpu|ia [2] & \terminal|cpu|ia [1])

	.dataa(gnd),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor147~0 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|plm_matrix|WideNor147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor114 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor114~combout  = (((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout )) # (!\terminal|cpu|ia [0])

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor114~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor114 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~153 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~153_combout  = (\terminal|cpu|plm_matrix|WideNor114~combout  & (((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|WideNor147~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor114~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~153 .lut_mask = 16'hDF00;
defparam \terminal|cpu|plm_matrix|pl[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~91 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~91_combout  = (!\terminal|cpu|ireg [11] & ((\terminal|cpu|ireg [7]) # (\terminal|cpu|ia [1])))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~91 .lut_mask = 16'h00FA;
defparam \terminal|cpu|plm_matrix|pl[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_mul~0 (
// Equation(s):
// \terminal|cpu|ea_mul~0_combout  = (!\terminal|cpu|ireg [10] & !\terminal|cpu|ireg [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|ireg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mul~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mul~0 .lut_mask = 16'h000F;
defparam \terminal|cpu|ea_mul~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~92 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~92_combout  = ((\terminal|cpu|plm_matrix|pl[3]~91_combout ) # ((!\terminal|cpu|plm_matrix|WideNor5~0_combout ) # (!\terminal|cpu|ea_mul~0_combout ))) # (!\terminal|cpu|ia [2])

	.dataa(\terminal|cpu|ia [2]),
	.datab(\terminal|cpu|plm_matrix|pl[3]~91_combout ),
	.datac(\terminal|cpu|ea_mul~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor5~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~92 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor12~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor12~2_combout  = (!\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|ireg [11]),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor12~2 .lut_mask = 16'h5050;
defparam \terminal|cpu|plm_matrix|WideNor12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~72 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~72_combout  = (!\terminal|cpu|ireg [6] & \terminal|cpu|ireg [7])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [6]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~72 .lut_mask = 16'h3030;
defparam \terminal|cpu|plm_matrix|pl[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor95 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor95~combout  = (\terminal|cpu|ireg [13]) # (((\terminal|cpu|ia [2]) # (!\terminal|cpu|plm_matrix|pl[14]~72_combout )) # (!\terminal|cpu|plm_matrix|WideNor12~2_combout ))

	.dataa(\terminal|cpu|ireg [13]),
	.datab(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|plm_matrix|pl[14]~72_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor95~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor95 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|WideNor95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~159 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~159_combout  = (\terminal|cpu|plm_matrix|pl[3]~92_combout  & \terminal|cpu|plm_matrix|WideNor95~combout )

	.dataa(\terminal|cpu|plm_matrix|pl[3]~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor95~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~159_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~159 .lut_mask = 16'hAA00;
defparam \terminal|cpu|plm_matrix|pl[10]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~261 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~261_combout  = (\terminal|cpu|plm_matrix|pl[10]~153_combout  & (\terminal|cpu|plm_matrix|pl[10]~159_combout  & (\terminal|cpu|plm_matrix|pl[34]~260_combout  & \terminal|cpu|plm_matrix|pl[34]~296_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[10]~153_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[10]~159_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[34]~260_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[34]~296_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~261_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~261 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[34]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor106 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor106~combout  = (((!\terminal|cpu|ea_mul~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ireg [12])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ea_mul~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor106 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|na~9 (
// Equation(s):
// \terminal|cpu|na~9_combout  = ((\terminal|cpu|ireg [10] & ((!\terminal|cpu|ireg [9]))) # (!\terminal|cpu|ireg [10] & (\terminal|cpu|ia [1]))) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(\terminal|cpu|ireg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|na~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~9 .lut_mask = 16'h4FEF;
defparam \terminal|cpu|na~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|na~10 (
// Equation(s):
// \terminal|cpu|na~10_combout  = (\terminal|cpu|plm_matrix|WideNor106~combout  & \terminal|cpu|na~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.datad(\terminal|cpu|na~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~10 .lut_mask = 16'hF000;
defparam \terminal|cpu|na~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~303 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~303_combout  = (((!\terminal|cpu|plm_matrix|WideNor14~0_combout ) # (!\terminal|cpu|ia [3])) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~303_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~303 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[27]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor67~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor67~0_combout  = (\terminal|cpu|ia [1] & \terminal|cpu|plm_matrix|WideNor39~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor67~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor67~0 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|plm_matrix|WideNor67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[28]~164 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[28]~164_combout  = (\terminal|cpu|plm_matrix|WideNor196~6_combout  & (!\terminal|cpu|plm_matrix|WideNor193~0_combout  & ((!\terminal|cpu|ireg [10]) # (!\terminal|cpu|plm_matrix|WideNor67~0_combout )))) # 
// (!\terminal|cpu|plm_matrix|WideNor196~6_combout  & (((!\terminal|cpu|ireg [10])) # (!\terminal|cpu|plm_matrix|WideNor67~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor67~0_combout ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[28]~164_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[28]~164 .lut_mask = 16'h153F;
defparam \terminal|cpu|plm_matrix|pl[28]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor5~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor5~1_combout  = (!\terminal|cpu|ia [1] & (\terminal|cpu|ireg [10] & (\terminal|cpu|plm_matrix|WideNor12~1_combout  & !\terminal|cpu|ix [2])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ix [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor5~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor5~1 .lut_mask = 16'h0040;
defparam \terminal|cpu|plm_matrix|WideNor5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor115 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor115~combout  = ((\terminal|cpu|ireg [6]) # (!\terminal|cpu|ireg [8])) # (!\terminal|cpu|plm_matrix|WideNor5~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor5~1_combout ),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ireg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor115~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor115 .lut_mask = 16'hF7F7;
defparam \terminal|cpu|plm_matrix|WideNor115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~163 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~163_combout  = (\terminal|cpu|plm_matrix|WideNor115~combout  & ((\terminal|cpu|ia [5]) # ((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|WideNor115~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~163_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~163 .lut_mask = 16'h8CCC;
defparam \terminal|cpu|plm_matrix|pl[10]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor112 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor112~combout  = ((\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor112~1_combout )) # (!\terminal|cpu|ix [2])

	.dataa(gnd),
	.datab(\terminal|cpu|ix [2]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor112~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor112 .lut_mask = 16'hF3FF;
defparam \terminal|cpu|plm_matrix|WideNor112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor45~4 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor45~4_combout  = (\terminal|cpu|ireg [9]) # ((\terminal|cpu|ireg [1]) # (\terminal|cpu|ireg [8]))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|ireg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor45~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor45~4 .lut_mask = 16'hFFFC;
defparam \terminal|cpu|plm_matrix|WideNor45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor45 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor45~combout  = (\terminal|cpu|plm_matrix|WideNor45~4_combout ) # (((!\terminal|cpu|plm_matrix|pl[7]~49_combout ) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout )) # (!\terminal|cpu|ia [5]))

	.dataa(\terminal|cpu|plm_matrix|WideNor45~4_combout ),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor45 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor28~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor28~2_combout  = (\terminal|cpu|ia [1] & (\terminal|cpu|plm_matrix|pl[31]~52_combout  & (!\terminal|cpu|ia [2] & !\terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor28~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor28~2 .lut_mask = 16'h0008;
defparam \terminal|cpu|plm_matrix|WideNor28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~162 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~162_combout  = (\terminal|cpu|plm_matrix|WideNor112~combout  & (\terminal|cpu|plm_matrix|WideNor45~combout  & (!\terminal|cpu|plm_matrix|WideNor28~2_combout  & \terminal|cpu|plm_matrix|WideNor152~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor112~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor28~2_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor152~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~162_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~162 .lut_mask = 16'h0800;
defparam \terminal|cpu|plm_matrix|pl[1]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[28]~165 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[28]~165_combout  = (\terminal|cpu|plm_matrix|pl[28]~164_combout  & (\terminal|cpu|plm_matrix|pl[10]~163_combout  & \terminal|cpu|plm_matrix|pl[1]~162_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[28]~164_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[10]~163_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~162_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[28]~165_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[28]~165 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[28]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~262 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~262_combout  = (\terminal|cpu|plm_matrix|pl[34]~261_combout  & (\terminal|cpu|na~10_combout  & (\terminal|cpu|plm_matrix|pl[27]~303_combout  & \terminal|cpu|plm_matrix|pl[28]~165_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[34]~261_combout ),
	.datab(\terminal|cpu|na~10_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[27]~303_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[28]~165_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~262_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~262 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[34]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor100~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor100~0_combout  = (!\terminal|cpu|ia [4] & (\terminal|cpu|ia [3] & !\terminal|cpu|ia [5]))

	.dataa(\terminal|cpu|ia [4]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor100~0 .lut_mask = 16'h0050;
defparam \terminal|cpu|plm_matrix|WideNor100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor125 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor125~combout  = (((\terminal|cpu|ia [1]) # (\terminal|cpu|ia [2])) # (!\terminal|cpu|plm_matrix|WideNor100~0_combout )) # (!\terminal|cpu|ia [0])

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor125~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor125 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|plm_matrix|WideNor125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~170 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~170_combout  = (\terminal|cpu|plm_matrix|WideNor125~combout  & (\terminal|cpu|plm_matrix|WideNor178~combout  & ((!\terminal|cpu|plm_matrix|WideNor193~0_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~51_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor125~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor178~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~170_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~170 .lut_mask = 16'h20A0;
defparam \terminal|cpu|plm_matrix|pl[31]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor182 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor182~combout  = (\terminal|cpu|ia [0]) # ((\terminal|cpu|ia [5]) # ((\terminal|cpu|ia [2]) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout )))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor182 .lut_mask = 16'hFEFF;
defparam \terminal|cpu|plm_matrix|WideNor182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|pc2_res~1 (
// Equation(s):
// \terminal|cpu|pc2_res~1_combout  = (\terminal|cpu|ir_stb~q  & (((!\terminal|cpu|breg [1]) # (!\terminal|cpu|breg [2])) # (!\terminal|cpu|breg [0])))

	.dataa(\terminal|cpu|breg [0]),
	.datab(\terminal|cpu|breg [2]),
	.datac(\terminal|cpu|breg [1]),
	.datad(\terminal|cpu|ir_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_res~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_res~1 .lut_mask = 16'h7F00;
defparam \terminal|cpu|pc2_res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor22 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor22~combout  = (\terminal|cpu|ireg [12]) # ((!\terminal|cpu|plm_matrix|WideNor14~1_combout ) # (!\terminal|cpu|ireg [14]))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [14]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor22~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor22 .lut_mask = 16'hAFFF;
defparam \terminal|cpu|plm_matrix|WideNor22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[15]~253 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[15]~253_combout  = (\terminal|cpu|plm_matrix|WideNor139~combout  & ((\terminal|cpu|ireg [14]) # ((!\terminal|cpu|plm_matrix|WideNor112~0_combout ) # (!\terminal|cpu|ireg [12]))))

	.dataa(\terminal|cpu|ireg [14]),
	.datab(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datac(\terminal|cpu|ireg [12]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[15]~253_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[15]~253 .lut_mask = 16'h8CCC;
defparam \terminal|cpu|plm_matrix|pl[15]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor45~5 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor45~5_combout  = (!\terminal|cpu|ia [4] & (\terminal|cpu|ia [2] & (!\terminal|cpu|ia [0] & \terminal|cpu|plm_matrix|pl[7]~49_combout )))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [0]),
	.datad(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor45~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor45~5 .lut_mask = 16'h0400;
defparam \terminal|cpu|plm_matrix|WideNor45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[15]~254 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[15]~254_combout  = (((!\terminal|cpu|ia [5] & \terminal|cpu|plm_matrix|WideNor45~5_combout )) # (!\terminal|cpu|plm_matrix|pl[15]~253_combout )) # (!\terminal|cpu|plm_matrix|WideNor22~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor22~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[15]~253_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|WideNor45~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[15]~254_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[15]~254 .lut_mask = 16'h7F77;
defparam \terminal|cpu|plm_matrix|pl[15]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor196~7 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor196~7_combout  = (\terminal|cpu|ia [1] & (!\terminal|cpu|ia [2] & \terminal|cpu|plm_matrix|WideNor196~6_combout ))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor196~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor196~7 .lut_mask = 16'h2200;
defparam \terminal|cpu|plm_matrix|WideNor196~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~78 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~78_combout  = (!\terminal|cpu|ia [5] & \terminal|cpu|ia [0])

	.dataa(gnd),
	.datab(\terminal|cpu|ia [5]),
	.datac(gnd),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~78_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~78 .lut_mask = 16'h3300;
defparam \terminal|cpu|plm_matrix|pl[35]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor185 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor185~combout  = ((\terminal|cpu|ia [2]) # ((!\terminal|cpu|plm_matrix|pl[35]~78_combout ) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout ))) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~78_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor185 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor99 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor99~combout  = (((\terminal|cpu|ireg [4]) # (\terminal|cpu|ireg [12])) # (!\terminal|cpu|ireg [5])) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor99~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor99 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|plm_matrix|WideNor99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[15]~187 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[15]~187_combout  = (\terminal|cpu|plm_matrix|WideNor185~combout  & (\terminal|cpu|plm_matrix|WideNor99~combout  & ((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|WideNor196~7_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor196~7_combout ),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor99~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[15]~187 .lut_mask = 16'hD000;
defparam \terminal|cpu|plm_matrix|pl[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[15] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [15] = (\terminal|cpu|plm_matrix|pl[15]~254_combout ) # (((\terminal|cpu|plm_matrix|WideNor30~0_combout  & \terminal|cpu|plm_matrix|WideNor81~0_combout )) # (!\terminal|cpu|plm_matrix|pl[15]~187_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor30~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor81~0_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[15]~254_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[15]~187_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [15]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[15] .lut_mask = 16'hF8FF;
defparam \terminal|cpu|plm_matrix|pl[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \terminal|cpu|plm[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[15] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|aclo_fall~2 (
// Equation(s):
// \terminal|cpu|aclo_fall~2_combout  = ((!\terminal|cpu|reset~combout  & (\terminal|cpu|aclo_fall~q  & !\terminal|cpu|aclo_ack~0_combout ))) # (!\terminal|sysreset|aclo_out~q )

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|aclo_fall~q ),
	.datad(\terminal|cpu|aclo_ack~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|aclo_fall~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|aclo_fall~2 .lut_mask = 16'h3373;
defparam \terminal|cpu|aclo_fall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \terminal|cpu|aclo_fall (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|aclo_fall~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|aclo_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|aclo_fall .is_wysiwyg = "true";
defparam \terminal|cpu|aclo_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|aclo_fall~3 (
// Equation(s):
// \terminal|cpu|aclo_fall~3_combout  = (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|aclo_ack~0_combout  & ((\terminal|cpu|ac0~q ) # (!\terminal|sysreset|aclo_out~q ))))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|cpu|aclo_ack~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|aclo_fall~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|aclo_fall~3 .lut_mask = 16'h0051;
defparam \terminal|cpu|aclo_fall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|aclo_rq~0 (
// Equation(s):
// \terminal|cpu|aclo_rq~0_combout  = (\terminal|cpu|aclo_fall~3_combout  & ((\terminal|cpu|aclo_rq~q ) # ((\terminal|cpu|aclo_fall~q  & \terminal|sysreset|aclo_out~q ))))

	.dataa(\terminal|cpu|aclo_fall~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|aclo_rq~q ),
	.datad(\terminal|cpu|aclo_fall~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|aclo_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|aclo_rq~0 .lut_mask = 16'hF800;
defparam \terminal|cpu|aclo_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \terminal|cpu|aclo_rq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|aclo_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|aclo_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|aclo_rq .is_wysiwyg = "true";
defparam \terminal|cpu|aclo_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor131 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor131~combout  = (\terminal|cpu|ireg [9]) # (((\terminal|cpu|ia [1]) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor131~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor131 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|WideNor131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor159 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor159~combout  = (((!\terminal|cpu|ia [2]) # (!\terminal|cpu|ireg [9])) # (!\terminal|cpu|plm_matrix|WideNor100~0_combout )) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor159 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor33 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor33~combout  = (\terminal|cpu|ireg [10]) # ((\terminal|cpu|ia [1]) # ((\terminal|cpu|ireg [9]) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(\terminal|cpu|ireg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor33~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor33 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~75 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~75_combout  = (\terminal|cpu|plm_matrix|WideNor131~combout  & (\terminal|cpu|plm_matrix|WideNor159~combout  & \terminal|cpu|plm_matrix|WideNor33~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor131~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor33~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~75 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor78~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor78~0_combout  = (\terminal|cpu|ia [3] & (\terminal|cpu|ia [0] & (!\terminal|cpu|ia [2] & \terminal|cpu|ia [4])))

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ia [0]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor78~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor78~0 .lut_mask = 16'h0800;
defparam \terminal|cpu|plm_matrix|WideNor78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor137 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor137~combout  = ((!\terminal|cpu|plm_matrix|WideNor78~0_combout ) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|ix [1])

	.dataa(\terminal|cpu|ix [1]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor78~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor137~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor137 .lut_mask = 16'h7F7F;
defparam \terminal|cpu|plm_matrix|WideNor137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor183 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor183~combout  = (((!\terminal|cpu|ia [2]) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout )) # (!\terminal|cpu|ireg [9])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor183 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~203 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~203_combout  = (\terminal|cpu|plm_matrix|WideNor183~combout  & (\terminal|cpu|plm_matrix|WideNor126~combout  & ((!\terminal|cpu|plm_matrix|pl[31]~51_combout ) # (!\terminal|cpu|plm_matrix|WideNor0~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~203_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~203 .lut_mask = 16'h40C0;
defparam \terminal|cpu|plm_matrix|pl[35]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~204 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~204_combout  = ((!\terminal|cpu|plm_matrix|pl[35]~203_combout ) # (!\terminal|cpu|plm_matrix|WideNor137~combout )) # (!\terminal|cpu|plm_matrix|pl[14]~75_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[14]~75_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor137~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~203_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~204_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~204 .lut_mask = 16'h7F7F;
defparam \terminal|cpu|plm_matrix|pl[14]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~86 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~86_combout  = (\terminal|cpu|ireg [10] & (((!\terminal|cpu|plm_matrix|WideNor34~0_combout )))) # (!\terminal|cpu|ireg [10] & (((!\terminal|cpu|ireg [11])) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~86 .lut_mask = 16'h07F7;
defparam \terminal|cpu|plm_matrix|pl[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~87 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~87_combout  = (\terminal|cpu|plm_matrix|pl[35]~86_combout  & ((\terminal|cpu|ireg [0]) # ((!\terminal|cpu|plm_matrix|WideNor37~0_combout ) # (!\terminal|cpu|ireg [4]))))

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|pl[35]~86_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~87 .lut_mask = 16'hB0F0;
defparam \terminal|cpu|plm_matrix|pl[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor171 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor171~combout  = (((!\terminal|cpu|plm_matrix|WideNor25~0_combout ) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|ia [3])) # (!\terminal|cpu|plm_matrix|pl[35]~78_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[35]~78_combout ),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor171 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor167 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor167~combout  = (\terminal|cpu|ireg [3]) # (((!\terminal|cpu|ireg [5]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout )) # (!\terminal|cpu|ireg [4]))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ireg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor167~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor167 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor26~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor26~0_combout  = (\terminal|cpu|ireg [10] & (!\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor157~0_combout ))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor26~0 .lut_mask = 16'h0A00;
defparam \terminal|cpu|plm_matrix|WideNor26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[4]~7 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[4]~7_combout  = (!\terminal|cpu|br [6] & ((\terminal|cpu|br [3]) # ((!\terminal|cpu|br [1] & \terminal|cpu|br [0]))))

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|br [1]),
	.datac(\terminal|cpu|br [3]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[4]~7 .lut_mask = 16'h5150;
defparam \terminal|cpu|pld_matrix|pl[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[4]~8 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[4]~8_combout  = (!\terminal|cpu|br [3] & !\terminal|cpu|breg [11])

	.dataa(gnd),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|breg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[4]~8 .lut_mask = 16'h0303;
defparam \terminal|cpu|pld_matrix|pl[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[4]~9 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[4]~9_combout  = (\terminal|cpu|pld_matrix|pl[4]~8_combout ) # ((!\terminal|cpu|br [2] & (!\terminal|cpu|br [6] & !\terminal|cpu|breg [6])))

	.dataa(\terminal|cpu|br [2]),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|breg [6]),
	.datad(\terminal|cpu|pld_matrix|pl[4]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[4]~9 .lut_mask = 16'hFF01;
defparam \terminal|cpu|pld_matrix|pl[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[4]~10 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[4]~10_combout  = (\terminal|cpu|pld_matrix|pl[4]~7_combout ) # ((\terminal|cpu|pld_matrix|pl[4]~9_combout  & (!\terminal|cpu|breg [7] & !\terminal|cpu|br [0])))

	.dataa(\terminal|cpu|pld_matrix|pl[4]~7_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[4]~9_combout ),
	.datac(\terminal|cpu|breg [7]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[4]~10 .lut_mask = 16'hAAAE;
defparam \terminal|cpu|pld_matrix|pl[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[4]~11 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[4]~11_combout  = (\terminal|cpu|pld_matrix|WideNor35~combout  & ((\terminal|cpu|br [4]) # ((\terminal|cpu|br [5]) # (!\terminal|cpu|pld_matrix|pl[4]~10_combout ))))

	.dataa(\terminal|cpu|br [4]),
	.datab(\terminal|cpu|pld_matrix|WideNor35~combout ),
	.datac(\terminal|cpu|pld_matrix|pl[4]~10_combout ),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[4]~11 .lut_mask = 16'hCC8C;
defparam \terminal|cpu|pld_matrix|pl[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \terminal|cpu|dc_iord (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dc_iord~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dc_iord .is_wysiwyg = "true";
defparam \terminal|cpu|dc_iord .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|dc_fl~0 (
// Equation(s):
// \terminal|cpu|dc_fl~0_combout  = (\terminal|cpu|ir_stb~q  & ((\terminal|cpu|pld_matrix|pl[5]~19_combout ) # ((\terminal|cpu|dc_iord~q  & !\terminal|cpu|dc_iowr~q )))) # (!\terminal|cpu|ir_stb~q  & (\terminal|cpu|dc_iord~q  & (!\terminal|cpu|dc_iowr~q )))

	.dataa(\terminal|cpu|ir_stb~q ),
	.datab(\terminal|cpu|dc_iord~q ),
	.datac(\terminal|cpu|dc_iowr~q ),
	.datad(\terminal|cpu|pld_matrix|pl[5]~19_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|dc_fl~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dc_fl~0 .lut_mask = 16'hAE0C;
defparam \terminal|cpu|dc_fl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[10]~12 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[10]~12_combout  = (\terminal|cpu|br [6] & ((!\terminal|cpu|br [5]) # (!\terminal|cpu|br [4])))

	.dataa(\terminal|cpu|br [4]),
	.datab(gnd),
	.datac(\terminal|cpu|br [6]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[10]~12 .lut_mask = 16'h50F0;
defparam \terminal|cpu|pld_matrix|pl[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \terminal|cpu|dc_fb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[10]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dc_fb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dc_fb .is_wysiwyg = "true";
defparam \terminal|cpu|dc_fb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|dc_fl~1 (
// Equation(s):
// \terminal|cpu|dc_fl~1_combout  = (\terminal|cpu|dc_fl~0_combout  & ((\terminal|cpu|ir_stb~q  & (!\terminal|cpu|pld_matrix|pl[10]~12_combout )) # (!\terminal|cpu|ir_stb~q  & ((!\terminal|cpu|dc_fb~q )))))

	.dataa(\terminal|cpu|dc_fl~0_combout ),
	.datab(\terminal|cpu|ir_stb~q ),
	.datac(\terminal|cpu|pld_matrix|pl[10]~12_combout ),
	.datad(\terminal|cpu|dc_fb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|dc_fl~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dc_fl~1 .lut_mask = 16'h082A;
defparam \terminal|cpu|dc_fl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \terminal|cpu|ix[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|dc_fl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ix[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ix[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor26 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor26~combout  = ((\terminal|cpu|ireg [9]) # ((!\terminal|cpu|ix [0]) # (!\terminal|cpu|plm_matrix|WideNor26~0_combout ))) # (!\terminal|cpu|ix [1])

	.dataa(\terminal|cpu|ix [1]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.datad(\terminal|cpu|ix [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor26~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor26 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~88 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~88_combout  = (\terminal|cpu|plm_matrix|WideNor167~combout  & (\terminal|cpu|plm_matrix|WideNor26~combout  & \terminal|cpu|plm_matrix|WideNor38~1_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor167~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor26~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor38~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~88 .lut_mask = 16'h8080;
defparam \terminal|cpu|plm_matrix|pl[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~89 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~89_combout  = (\terminal|cpu|plm_matrix|pl[14]~87_combout  & (\terminal|cpu|plm_matrix|WideNor112~combout  & (\terminal|cpu|plm_matrix|WideNor171~combout  & \terminal|cpu|plm_matrix|pl[14]~88_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[14]~87_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor112~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[14]~88_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~89 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor76 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor76~combout  = (\terminal|cpu|ireg [4]) # ((\terminal|cpu|ireg [5]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ireg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor76~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor76 .lut_mask = 16'hFFCF;
defparam \terminal|cpu|plm_matrix|WideNor76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor8~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor8~1_combout  = (!\terminal|cpu|ireg [10] & \terminal|cpu|ireg [9])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor8~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor8~1 .lut_mask = 16'h3030;
defparam \terminal|cpu|plm_matrix|WideNor8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor60 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor60~combout  = ((\terminal|cpu|ireg [11]) # ((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout ))) # (!\terminal|cpu|plm_matrix|WideNor8~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor8~1_combout ),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor60~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor60 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~196 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~196_combout  = (\terminal|cpu|plm_matrix|WideNor76~combout  & (\terminal|cpu|plm_matrix|WideNor60~combout  & (\terminal|cpu|plm_matrix|pl[17]~308_combout  & \terminal|cpu|plm_matrix|pl[29]~97_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor76~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor60~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[17]~308_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[29]~97_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~196_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~196 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[17]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~197 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~197_combout  = (((!\terminal|cpu|plm_matrix|pl[17]~196_combout ) # (!\terminal|cpu|plm_matrix|pl[22]~102_combout )) # (!\terminal|cpu|plm_matrix|pl[14]~173_combout )) # (!\terminal|cpu|plm_matrix|pl[14]~89_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[14]~89_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[14]~173_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[22]~102_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[17]~196_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~197_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~197 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[14]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~198 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~198_combout  = (!\terminal|cpu|ireg [8] & (\terminal|cpu|ireg [11] & (\terminal|cpu|ireg [9] & !\terminal|cpu|ix [2])))

	.dataa(\terminal|cpu|ireg [8]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ix [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~198_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~198 .lut_mask = 16'h0040;
defparam \terminal|cpu|plm_matrix|pl[14]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~199 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~199_combout  = (!\terminal|cpu|ia [5] & (\terminal|cpu|plm_matrix|pl[14]~198_combout  & (\terminal|cpu|ia [3] & \terminal|cpu|plm_matrix|pl[14]~72_combout )))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|pl[14]~198_combout ),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|pl[14]~72_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~199_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~199 .lut_mask = 16'h4000;
defparam \terminal|cpu|plm_matrix|pl[14]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~200 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~200_combout  = (\terminal|cpu|ireg [13] & (!\terminal|cpu|ireg [12] & (!\terminal|cpu|ireg [15] & \terminal|cpu|plm_matrix|WideNor25~0_combout )))

	.dataa(\terminal|cpu|ireg [13]),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|ireg [15]),
	.datad(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~200_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~200 .lut_mask = 16'h0200;
defparam \terminal|cpu|plm_matrix|pl[14]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~201 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~201_combout  = (!\terminal|cpu|ia [4] & (!\terminal|cpu|ia [0] & ((\terminal|cpu|plm_matrix|pl[14]~199_combout ) # (\terminal|cpu|plm_matrix|pl[14]~200_combout ))))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|plm_matrix|pl[14]~199_combout ),
	.datac(\terminal|cpu|ia [0]),
	.datad(\terminal|cpu|plm_matrix|pl[14]~200_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~201_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~201 .lut_mask = 16'h0504;
defparam \terminal|cpu|plm_matrix|pl[14]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor43~5 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor43~5_combout  = (!\terminal|cpu|ireg [2] & !\terminal|cpu|ireg [1])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor43~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor43~5 .lut_mask = 16'h0303;
defparam \terminal|cpu|plm_matrix|WideNor43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor64 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor64~combout  = (((!\terminal|cpu|plm_matrix|WideNor43~5_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~47_combout )) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout )) # (!\terminal|cpu|ireg [0])

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor43~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor64~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor64 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor135 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor135~combout  = (\terminal|cpu|ireg [3]) # ((\terminal|cpu|ireg [5]) # ((\terminal|cpu|ri [0]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout )))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ri [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor135~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor135 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~202 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~202_combout  = (\terminal|cpu|plm_matrix|pl[14]~201_combout ) # (((!\terminal|cpu|plm_matrix|WideNor135~combout ) # (!\terminal|cpu|plm_matrix|WideNor64~combout )) # (!\terminal|cpu|plm_matrix|WideNor92~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[14]~201_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor64~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor135~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~202_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~202 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[14]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[14]~205 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[14]~205_combout  = ((\terminal|cpu|plm_matrix|pl[14]~204_combout ) # ((\terminal|cpu|plm_matrix|pl[14]~197_combout ) # (\terminal|cpu|plm_matrix|pl[14]~202_combout ))) # (!\terminal|cpu|plm_matrix|pl[7]~117_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[7]~117_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[14]~204_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[14]~197_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[14]~202_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[14]~205_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[14]~205 .lut_mask = 16'hFFFD;
defparam \terminal|cpu|plm_matrix|pl[14]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \terminal|cpu|plm[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[14]~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[14] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|wcpu~0 (
// Equation(s):
// \terminal|cpu|wcpu~0_combout  = (!\terminal|cpu|reset~combout  & ((!\terminal|cpu|pi_stb~q ) # (!\terminal|cpu|plm [15])))

	.dataa(gnd),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|pi_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wcpu~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wcpu~0 .lut_mask = 16'h0333;
defparam \terminal|cpu|wcpu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|wcpu~1 (
// Equation(s):
// \terminal|cpu|wcpu~1_combout  = (\terminal|cpu|plm [14] & ((\terminal|cpu|pi_stb~q ) # ((\terminal|cpu|wcpu~0_combout  & \terminal|cpu|wcpu~q )))) # (!\terminal|cpu|plm [14] & (\terminal|cpu|wcpu~0_combout  & (\terminal|cpu|wcpu~q )))

	.dataa(\terminal|cpu|plm [14]),
	.datab(\terminal|cpu|wcpu~0_combout ),
	.datac(\terminal|cpu|wcpu~q ),
	.datad(\terminal|cpu|pi_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wcpu~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wcpu~1 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wcpu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \terminal|cpu|wcpu (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wcpu~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wcpu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wcpu .is_wysiwyg = "true";
defparam \terminal|cpu|wcpu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|tbit~0 (
// Equation(s):
// \terminal|cpu|tbit~0_combout  = (\terminal|cpu|wcpu~0_combout  & ((\terminal|cpu|ir_stb~q  & ((\terminal|cpu|psw [4]))) # (!\terminal|cpu|ir_stb~q  & (\terminal|cpu|tbit~q ))))

	.dataa(\terminal|cpu|wcpu~0_combout ),
	.datab(\terminal|cpu|ir_stb~q ),
	.datac(\terminal|cpu|tbit~q ),
	.datad(\terminal|cpu|psw [4]),
	.cin(gnd),
	.combout(\terminal|cpu|tbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tbit~0 .lut_mask = 16'hA820;
defparam \terminal|cpu|tbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \terminal|cpu|tbit (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tbit .is_wysiwyg = "true";
defparam \terminal|cpu|tbit .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \terminal|cpu|psw[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|psw_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[7] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl~4 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl~4_combout  = (!\terminal|cpu|psw [7] & ((\terminal|cpu|wcpu~q ) # ((!\terminal|cpu|tbit~q  & !\terminal|cpu|psw [4]))))

	.dataa(\terminal|cpu|wcpu~q ),
	.datab(\terminal|cpu|tbit~q ),
	.datac(\terminal|cpu|psw [7]),
	.datad(\terminal|cpu|psw [4]),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl~4 .lut_mask = 16'h0A0B;
defparam \terminal|cpu|pli_matrix|pl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl~5 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl~5_combout  = (\terminal|cpu|ac0~q  & (!\terminal|cpu|aclo_rq~q  & (!\terminal|cpu|tout_rq~q  & \terminal|cpu|pli_matrix|pl~4_combout )))

	.dataa(\terminal|cpu|ac0~q ),
	.datab(\terminal|cpu|aclo_rq~q ),
	.datac(\terminal|cpu|tout_rq~q ),
	.datad(\terminal|cpu|pli_matrix|pl~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl~5 .lut_mask = 16'h0200;
defparam \terminal|cpu|pli_matrix|pl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[8]~10 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[8]~10_combout  = (\terminal|cpu|tout_rq~q  & (!\terminal|cpu|ac0~q  & ((!\terminal|cpu|pli_matrix|pl~5_combout ) # (!\terminal|cpu|evnt_rq~q )))) # (!\terminal|cpu|tout_rq~q  & (((!\terminal|cpu|pli_matrix|pl~5_combout ) # 
// (!\terminal|cpu|evnt_rq~q ))))

	.dataa(\terminal|cpu|tout_rq~q ),
	.datab(\terminal|cpu|ac0~q ),
	.datac(\terminal|cpu|evnt_rq~q ),
	.datad(\terminal|cpu|pli_matrix|pl~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[8]~10 .lut_mask = 16'h0777;
defparam \terminal|cpu|pli_matrix|pl[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \terminal|cpu|pli_arq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|abort~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pli_arq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pli_arq .is_wysiwyg = "true";
defparam \terminal|cpu|pli_arq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|pli_ack~0 (
// Equation(s):
// \terminal|cpu|pli_ack~0_combout  = (!\terminal|cpu|tevent~q  & (!\terminal|cpu|iocmd_st [0] & \terminal|cpu|pli_arq~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|tevent~q ),
	.datac(\terminal|cpu|iocmd_st [0]),
	.datad(\terminal|cpu|pli_arq~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_ack~0 .lut_mask = 16'h0300;
defparam \terminal|cpu|pli_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~129 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~129_combout  = ((\terminal|cpu|ireg [9] & (\terminal|cpu|ireg [11])) # (!\terminal|cpu|ireg [9] & ((!\terminal|cpu|ireg [10])))) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~129_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~129 .lut_mask = 16'h8DFF;
defparam \terminal|cpu|plm_matrix|pl[1]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~130 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~130_combout  = (\terminal|cpu|plm_matrix|pl[1]~129_combout  & ((\terminal|cpu|ireg [0]) # ((!\terminal|cpu|plm_matrix|WideNor37~0_combout ) # (!\terminal|cpu|ireg [4]))))

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~129_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~130_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~130 .lut_mask = 16'hBF00;
defparam \terminal|cpu|plm_matrix|pl[35]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor174 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor174~combout  = (((!\terminal|cpu|plm_matrix|WideNor14~0_combout ) # (!\terminal|cpu|ia [3])) # (!\terminal|cpu|ri [1])) # (!\terminal|cpu|plm_matrix|WideNor0~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.datab(\terminal|cpu|ri [1]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor174 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor144 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor144~combout  = (\terminal|cpu|ireg [9]) # ((\terminal|cpu|ireg [10]) # ((!\terminal|cpu|ireg [12]) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )))

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor144~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor144 .lut_mask = 16'hEFFF;
defparam \terminal|cpu|plm_matrix|WideNor144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor113 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor113~combout  = (((\terminal|cpu|ia [1]) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|plm_matrix|WideNor15~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor113~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor113 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor28 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor28~combout  = (\terminal|cpu|ia [5]) # (((!\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout ))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor28~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor28 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~181 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~181_combout  = (\terminal|cpu|plm_matrix|WideNor144~combout  & (\terminal|cpu|plm_matrix|WideNor139~combout  & (\terminal|cpu|plm_matrix|WideNor113~combout  & \terminal|cpu|plm_matrix|WideNor28~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor144~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor113~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor28~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~181_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~181 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[28]~149 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[28]~149_combout  = (\terminal|cpu|plm_matrix|WideNor54~combout  & (\terminal|cpu|plm_matrix|WideNor56~combout  & ((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|WideNor45~5_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor56~combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|WideNor45~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[28]~149_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[28]~149 .lut_mask = 16'h8088;
defparam \terminal|cpu|plm_matrix|pl[28]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~182 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~182_combout  = (\terminal|cpu|plm_matrix|pl[35]~130_combout  & (\terminal|cpu|plm_matrix|WideNor174~combout  & (\terminal|cpu|plm_matrix|pl[36]~181_combout  & \terminal|cpu|plm_matrix|pl[28]~149_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~130_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[36]~181_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[28]~149_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~182_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~182 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor117 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor117~combout  = ((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|pl[31]~51_combout )) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor117~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor117 .lut_mask = 16'hF5FF;
defparam \terminal|cpu|plm_matrix|WideNor117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor12~3 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor12~3_combout  = (\terminal|cpu|plm_matrix|WideNor12~2_combout  & (\terminal|cpu|ireg [10] & (!\terminal|cpu|ireg [9] & \terminal|cpu|plm_matrix|WideNor12~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor12~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor12~3 .lut_mask = 16'h0800;
defparam \terminal|cpu|plm_matrix|WideNor12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|na_rc[1]~1 (
// Equation(s):
// \terminal|cpu|na_rc[1]~1_combout  = (((\terminal|cpu|plm_matrix|WideNor12~3_combout ) # (!\terminal|cpu|plm_matrix|WideNor185~combout )) # (!\terminal|cpu|plm_matrix|WideNor190~combout )) # (!\terminal|cpu|plm_matrix|WideNor117~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor117~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor190~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor12~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na_rc[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na_rc[1]~1 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|na_rc[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor124 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor124~combout  = (((!\terminal|cpu|ia [4]) # (!\terminal|cpu|plm_matrix|WideNor147~0_combout )) # (!\terminal|cpu|ia [3])) # (!\terminal|cpu|plm_matrix|pl[35]~78_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[35]~78_combout ),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor124 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl~169 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl~169_combout  = (\terminal|cpu|plm_matrix|WideNor196~6_combout  & ((\terminal|cpu|plm_matrix|WideNor193~0_combout ) # ((!\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor12~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl~169_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl~169 .lut_mask = 16'h8C88;
defparam \terminal|cpu|plm_matrix|pl~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|na_rc[1]~0 (
// Equation(s):
// \terminal|cpu|na_rc[1]~0_combout  = ((\terminal|cpu|plm_matrix|pl~169_combout ) # ((\terminal|cpu|plm_matrix|WideNor37~0_combout  & \terminal|cpu|ireg [2]))) # (!\terminal|cpu|plm_matrix|WideNor124~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.datad(\terminal|cpu|plm_matrix|pl~169_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na_rc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na_rc[1]~0 .lut_mask = 16'hFF8F;
defparam \terminal|cpu|na_rc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|na_rc[1]~2 (
// Equation(s):
// \terminal|cpu|na_rc[1]~2_combout  = ((\terminal|cpu|na_rc[1]~1_combout ) # ((\terminal|cpu|na_rc[1]~0_combout ) # (!\terminal|cpu|plm_matrix|pl[35]~86_combout ))) # (!\terminal|cpu|plm_matrix|pl[31]~170_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[31]~170_combout ),
	.datab(\terminal|cpu|na_rc[1]~1_combout ),
	.datac(\terminal|cpu|na_rc[1]~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~86_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na_rc[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na_rc[1]~2 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|na_rc[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[6]~45 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[6]~45_combout  = (!\terminal|cpu|ia [2] & \terminal|cpu|ia [4])

	.dataa(\terminal|cpu|ia [2]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[6]~45 .lut_mask = 16'h5050;
defparam \terminal|cpu|plm_matrix|pl[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor140~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor140~1_combout  = (\terminal|cpu|plm_matrix|WideNor140~0_combout  & (\terminal|cpu|plm_matrix|pl[6]~45_combout  & (!\terminal|cpu|ia [1] & \terminal|cpu|plm_matrix|WideNor15~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor140~0_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor140~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor140~1 .lut_mask = 16'h0800;
defparam \terminal|cpu|plm_matrix|WideNor140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor120 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor120~combout  = (\terminal|cpu|ia [2]) # (((!\terminal|cpu|plm_matrix|WideNor15~0_combout ) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|ia [1]))

	.dataa(\terminal|cpu|ia [2]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor120~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor120 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor69~6 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor69~6_combout  = (!\terminal|cpu|ia [0] & (\terminal|cpu|ia [3] & (\terminal|cpu|plm_matrix|WideNor147~0_combout  & \terminal|cpu|plm_matrix|WideNor151~0_combout )))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor151~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor69~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor69~6 .lut_mask = 16'h4000;
defparam \terminal|cpu|plm_matrix|WideNor69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~143 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~143_combout  = (\terminal|cpu|plm_matrix|WideNor120~combout  & ((\terminal|cpu|ri [0]) # ((!\terminal|cpu|plm_matrix|WideNor69~6_combout ) # (!\terminal|cpu|ia [4]))))

	.dataa(\terminal|cpu|ri [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor120~combout ),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|plm_matrix|WideNor69~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~143 .lut_mask = 16'h8CCC;
defparam \terminal|cpu|plm_matrix|pl[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor191 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor191~combout  = (((!\terminal|cpu|ia [0]) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|plm_matrix|WideNor147~0_combout )) # (!\terminal|cpu|ia [5])

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datac(\terminal|cpu|ia [4]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor191~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor191 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~142 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~142_combout  = (\terminal|cpu|plm_matrix|WideNor191~combout  & (((\terminal|cpu|ix [1]) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|plm_matrix|WideNor78~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor191~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor78~0_combout ),
	.datac(\terminal|cpu|ix [1]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~142 .lut_mask = 16'hA2AA;
defparam \terminal|cpu|plm_matrix|pl[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~144 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~144_combout  = (\terminal|cpu|plm_matrix|pl[4]~143_combout  & (\terminal|cpu|plm_matrix|pl[4]~142_combout  & ((\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor140~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor140~1_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[4]~143_combout ),
	.datac(\terminal|cpu|ix [1]),
	.datad(\terminal|cpu|plm_matrix|pl[4]~142_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~144_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~144 .lut_mask = 16'hC400;
defparam \terminal|cpu|plm_matrix|pl[4]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor103 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor103~combout  = (((!\terminal|cpu|plm_matrix|pl[7]~49_combout ) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|ireg [10])) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor103~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor103 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|na~4 (
// Equation(s):
// \terminal|cpu|na~4_combout  = (\terminal|cpu|plm_matrix|pl[4]~144_combout  & (\terminal|cpu|plm_matrix|WideNor103~combout  & (\terminal|cpu|plm_matrix|WideNor64~combout  & \terminal|cpu|plm_matrix|pl[3]~295_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[4]~144_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor103~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor64~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[3]~295_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~4 .lut_mask = 16'h8000;
defparam \terminal|cpu|na~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor151~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor151~1_combout  = ((\terminal|cpu|ri [2]) # ((\terminal|cpu|ri [1]) # (!\terminal|cpu|plm_matrix|WideNor147~0_combout ))) # (!\terminal|cpu|ia [4])

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ri [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datad(\terminal|cpu|ri [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor151~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor151~1 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor147~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor147~1_combout  = (\terminal|cpu|ia [2] & (\terminal|cpu|ia [1] & \terminal|cpu|plm_matrix|pl[31]~52_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor147~1 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|WideNor147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor186 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor186~combout  = (((\terminal|cpu|ireg [9]) # (\terminal|cpu|ireg [11])) # (!\terminal|cpu|ireg [3])) # (!\terminal|cpu|plm_matrix|WideNor147~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datab(\terminal|cpu|ireg [3]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor186~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor186 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|plm_matrix|WideNor186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[2]~61 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[2]~61_combout  = (\terminal|cpu|plm_matrix|WideNor186~combout  & ((\terminal|cpu|plm_matrix|WideNor151~1_combout ) # ((!\terminal|cpu|ri [0]) # (!\terminal|cpu|plm_matrix|WideNor15~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor151~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor186~combout ),
	.datad(\terminal|cpu|ri [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[2]~61 .lut_mask = 16'hB0F0;
defparam \terminal|cpu|plm_matrix|pl[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|na~2 (
// Equation(s):
// \terminal|cpu|na~2_combout  = (\terminal|cpu|plm_matrix|pl[2]~61_combout  & (((\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor142~0_combout )) # (!\terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|WideNor142~0_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[2]~61_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|na~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~2 .lut_mask = 16'hF070;
defparam \terminal|cpu|na~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor15~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor15~1_combout  = (\terminal|cpu|ix [1] & \terminal|cpu|ia [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ix [1]),
	.datad(\terminal|cpu|ia [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor15~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor15~1 .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|WideNor15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor143~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor143~0_combout  = ((\terminal|cpu|ia [3]) # ((!\terminal|cpu|ireg [1]) # (!\terminal|cpu|ia [5]))) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ireg [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor143~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor143~0 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor148 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor148~combout  = (((!\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor148~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor148 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~60 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~60_combout  = (\terminal|cpu|plm_matrix|WideNor148~combout  & (((\terminal|cpu|plm_matrix|WideNor143~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor15~1_combout )) # (!\terminal|cpu|ea_mul~0_combout )))

	.dataa(\terminal|cpu|ea_mul~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor15~1_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor143~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor148~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~60_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~60 .lut_mask = 16'hF700;
defparam \terminal|cpu|plm_matrix|pl[34]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor142 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor142~combout  = ((!\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor142~0_combout )) # (!\terminal|cpu|ia [5])

	.dataa(\terminal|cpu|ia [5]),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor142~0_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor142~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor142 .lut_mask = 16'h5FFF;
defparam \terminal|cpu|plm_matrix|WideNor142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor179~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor179~0_combout  = (\terminal|cpu|ireg [3]) # ((\terminal|cpu|ix [1]) # ((\terminal|cpu|ireg [12]) # (!\terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor179~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor179~0 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor179~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor179~1_combout  = (\terminal|cpu|plm_matrix|WideNor179~0_combout ) # (((\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout )) # (!\terminal|cpu|plm_matrix|pl[7]~49_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor179~0_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor179~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor179~1 .lut_mask = 16'hFFBF;
defparam \terminal|cpu|plm_matrix|WideNor179~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|na~3 (
// Equation(s):
// \terminal|cpu|na~3_combout  = (\terminal|cpu|na~2_combout  & (\terminal|cpu|plm_matrix|pl[34]~60_combout  & (\terminal|cpu|plm_matrix|WideNor142~combout  & \terminal|cpu|plm_matrix|WideNor179~1_combout )))

	.dataa(\terminal|cpu|na~2_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~60_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor142~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor179~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~3 .lut_mask = 16'h8000;
defparam \terminal|cpu|na~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor180 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor180~combout  = (((\terminal|cpu|ia [5]) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor180~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor180 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|WideNor180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|na~6 (
// Equation(s):
// \terminal|cpu|na~6_combout  = (\terminal|cpu|plm_matrix|WideNor92~combout  & (\terminal|cpu|plm_matrix|WideNor180~combout  & (!\terminal|cpu|mc_res~combout  & \terminal|cpu|plm_matrix|WideNor107~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor180~combout ),
	.datac(\terminal|cpu|mc_res~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor107~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~6 .lut_mask = 16'h0800;
defparam \terminal|cpu|na~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~177 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~177_combout  = (\terminal|cpu|plm_matrix|WideNor159~combout  & (\terminal|cpu|plm_matrix|WideNor99~combout  & ((!\terminal|cpu|plm_matrix|WideNor116~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor147~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor116~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor99~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~177_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~177 .lut_mask = 16'h4C00;
defparam \terminal|cpu|plm_matrix|pl[1]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor77 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor77~combout  = (((\terminal|cpu|ireg [12]) # (!\terminal|cpu|ireg [4])) # (!\terminal|cpu|ireg [5])) # (!\terminal|cpu|plm_matrix|WideNor8~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor77~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor77 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|WideNor77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor138~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor138~0_combout  = (\terminal|cpu|ia [1]) # ((\terminal|cpu|ireg [5]) # ((\terminal|cpu|ia [5]) # (\terminal|cpu|ia [0])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor138~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor138~0 .lut_mask = 16'hFFFE;
defparam \terminal|cpu|plm_matrix|WideNor138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor138 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor138~combout  = (\terminal|cpu|ireg [12]) # ((\terminal|cpu|ireg [3]) # ((\terminal|cpu|plm_matrix|WideNor138~0_combout ) # (!\terminal|cpu|plm_matrix|pl[6]~45_combout )))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [3]),
	.datac(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor138~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor138~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor138 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor47 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor47~combout  = (\terminal|cpu|ia [1]) # ((\terminal|cpu|ia [2]) # ((\terminal|cpu|ia [0]) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout )))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor47~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor47 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor127~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor127~0_combout  = (\terminal|cpu|ia [4] & (!\terminal|cpu|ia [2] & (\terminal|cpu|ireg [4] & \terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor127~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor127~0 .lut_mask = 16'h2000;
defparam \terminal|cpu|plm_matrix|WideNor127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor127~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor127~1_combout  = (\terminal|cpu|plm_matrix|WideNor127~0_combout  & (\terminal|cpu|plm_matrix|WideNor107~0_combout  & (!\terminal|cpu|ireg [11] & !\terminal|cpu|ireg [7])))

	.dataa(\terminal|cpu|plm_matrix|WideNor127~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|ireg [7]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor127~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor127~1 .lut_mask = 16'h0008;
defparam \terminal|cpu|plm_matrix|WideNor127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor160 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor160~combout  = ((\terminal|cpu|ireg [2]) # (!\terminal|cpu|plm_matrix|WideNor127~1_combout )) # (!\terminal|cpu|ireg [1])

	.dataa(\terminal|cpu|ireg [1]),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor127~1_combout ),
	.datad(\terminal|cpu|ireg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor160~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor160 .lut_mask = 16'hFF5F;
defparam \terminal|cpu|plm_matrix|WideNor160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~178 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~178_combout  = (\terminal|cpu|plm_matrix|WideNor138~combout  & (\terminal|cpu|plm_matrix|WideNor47~combout  & (\terminal|cpu|plm_matrix|WideNor79~combout  & \terminal|cpu|plm_matrix|WideNor160~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor138~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor47~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor79~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor160~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~178_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~178 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~179 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~179_combout  = (\terminal|cpu|plm_matrix|pl[1]~177_combout  & (\terminal|cpu|plm_matrix|WideNor77~combout  & (\terminal|cpu|plm_matrix|pl[1]~178_combout  & \terminal|cpu|plm_matrix|WideNor183~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~177_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor77~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~178_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~179_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~179 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor189 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor189~combout  = (\terminal|cpu|ia [0]) # (((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|plm_matrix|WideNor47~0_combout ))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor47~0_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor189 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~180 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~180_combout  = (\terminal|cpu|plm_matrix|WideNor189~combout  & (\terminal|cpu|plm_matrix|WideNor115~combout  & ((\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor78~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor115~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor78~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~180_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~180 .lut_mask = 16'h80A0;
defparam \terminal|cpu|plm_matrix|pl[9]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|na~5 (
// Equation(s):
// \terminal|cpu|na~5_combout  = (\terminal|cpu|plm_matrix|WideNor60~combout  & (\terminal|cpu|plm_matrix|pl[9]~180_combout  & ((!\terminal|cpu|plm_matrix|WideNor112~1_combout ) # (!\terminal|cpu|ea_mul~0_combout ))))

	.dataa(\terminal|cpu|ea_mul~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor112~1_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor60~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[9]~180_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~5 .lut_mask = 16'h7000;
defparam \terminal|cpu|na~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|na~7 (
// Equation(s):
// \terminal|cpu|na~7_combout  = (\terminal|cpu|na~3_combout  & (\terminal|cpu|na~6_combout  & (\terminal|cpu|plm_matrix|pl[1]~179_combout  & \terminal|cpu|na~5_combout )))

	.dataa(\terminal|cpu|na~3_combout ),
	.datab(\terminal|cpu|na~6_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~179_combout ),
	.datad(\terminal|cpu|na~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~7 .lut_mask = 16'h8000;
defparam \terminal|cpu|na~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor27 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor27~combout  = (((!\terminal|cpu|ireg [0]) # (!\terminal|cpu|ireg [1])) # (!\terminal|cpu|plm_matrix|pl[31]~47_combout )) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|ireg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor27~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor27 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor102 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor102~combout  = (\terminal|cpu|ireg [0]) # (((!\terminal|cpu|plm_matrix|WideNor43~5_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~47_combout )) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout ))

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor43~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor102~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor102 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor111~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor111~0_combout  = (!\terminal|cpu|ireg [0] & (!\terminal|cpu|ireg [4] & !\terminal|cpu|ireg [3]))

	.dataa(\terminal|cpu|ireg [0]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor111~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor111~0 .lut_mask = 16'h0005;
defparam \terminal|cpu|plm_matrix|WideNor111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor96 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor96~combout  = (((\terminal|cpu|ireg [1]) # (!\terminal|cpu|plm_matrix|WideNor111~0_combout )) # (!\terminal|cpu|ireg [2])) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor111~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor96~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor96 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0]~48 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[0]~48_combout  = (\terminal|cpu|plm_matrix|pl[0]~46_combout  & (\terminal|cpu|plm_matrix|WideNor27~combout  & (\terminal|cpu|plm_matrix|WideNor102~combout  & \terminal|cpu|plm_matrix|WideNor96~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[0]~46_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor27~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor102~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor96~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0]~48 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor176 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor176~combout  = (\terminal|cpu|ireg [12]) # (((\terminal|cpu|ia [2]) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor176~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor176 .lut_mask = 16'hFFBF;
defparam \terminal|cpu|plm_matrix|WideNor176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~160 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~160_combout  = (\terminal|cpu|plm_matrix|WideNor121~combout  & (\terminal|cpu|plm_matrix|WideNor176~combout  & ((!\terminal|cpu|ireg [10]) # (!\terminal|cpu|plm_matrix|WideNor147~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor176~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datad(\terminal|cpu|ireg [10]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~160_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~160 .lut_mask = 16'h0888;
defparam \terminal|cpu|plm_matrix|pl[1]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~161 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~161_combout  = (\terminal|cpu|plm_matrix|pl[10]~159_combout  & (\terminal|cpu|plm_matrix|WideNor100~combout  & (\terminal|cpu|plm_matrix|pl[0]~48_combout  & \terminal|cpu|plm_matrix|pl[1]~160_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[10]~159_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[0]~48_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~160_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~161_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~161 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor37 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor37~combout  = ((!\terminal|cpu|ireg [4]) # (!\terminal|cpu|plm_matrix|WideNor37~0_combout )) # (!\terminal|cpu|ireg [0])

	.dataa(\terminal|cpu|ireg [0]),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datad(\terminal|cpu|ireg [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor37~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor37 .lut_mask = 16'h5FFF;
defparam \terminal|cpu|plm_matrix|WideNor37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor127 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor127~combout  = (!\terminal|cpu|ireg [2]) # (!\terminal|cpu|plm_matrix|WideNor127~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor127~1_combout ),
	.datad(\terminal|cpu|ireg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor127~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor127 .lut_mask = 16'h0FFF;
defparam \terminal|cpu|plm_matrix|WideNor127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor84 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor84~combout  = (\terminal|cpu|ireg [12]) # (((\terminal|cpu|ireg [11]) # (!\terminal|cpu|ireg [6])) # (!\terminal|cpu|plm_matrix|WideNor67~0_combout ))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|plm_matrix|WideNor67~0_combout ),
	.datac(\terminal|cpu|ireg [6]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor84~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor84 .lut_mask = 16'hFFBF;
defparam \terminal|cpu|plm_matrix|WideNor84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~125 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~125_combout  = (\terminal|cpu|plm_matrix|WideNor84~combout  & (\terminal|cpu|plm_matrix|WideNor137~combout  & ((!\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor140~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor140~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor84~combout ),
	.datac(\terminal|cpu|ix [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor137~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~125 .lut_mask = 16'h4C00;
defparam \terminal|cpu|plm_matrix|pl[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~171 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~171_combout  = (\terminal|cpu|plm_matrix|pl[1]~161_combout  & (\terminal|cpu|plm_matrix|WideNor37~combout  & (\terminal|cpu|plm_matrix|WideNor127~combout  & \terminal|cpu|plm_matrix|pl[5]~125_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~161_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor37~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor127~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[5]~125_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~171_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~171 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|na~8 (
// Equation(s):
// \terminal|cpu|na~8_combout  = (\terminal|cpu|plm_matrix|pl[25]~176_combout  & (\terminal|cpu|na~4_combout  & (\terminal|cpu|na~7_combout  & \terminal|cpu|plm_matrix|pl[1]~171_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[25]~176_combout ),
	.datab(\terminal|cpu|na~4_combout ),
	.datac(\terminal|cpu|na~7_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~171_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~8 .lut_mask = 16'h8000;
defparam \terminal|cpu|na~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|na_rc[1] (
// Equation(s):
// \terminal|cpu|na_rc [1] = ((\terminal|cpu|na_rc[1]~2_combout ) # (!\terminal|cpu|na~8_combout )) # (!\terminal|cpu|plm_matrix|pl[36]~182_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[36]~182_combout ),
	.datac(\terminal|cpu|na_rc[1]~2_combout ),
	.datad(\terminal|cpu|na~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na_rc [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na_rc[1] .lut_mask = 16'hF3FF;
defparam \terminal|cpu|na_rc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor188 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor188~combout  = (\terminal|cpu|ia [1]) # (((!\terminal|cpu|ia [4]) # (!\terminal|cpu|plm_matrix|WideNor53~0_combout )) # (!\terminal|cpu|ia [3]))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor188~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor188 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~166 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~166_combout  = (\terminal|cpu|plm_matrix|WideNor124~combout  & (\terminal|cpu|plm_matrix|WideNor185~combout  & \terminal|cpu|plm_matrix|WideNor30~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor30~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~166_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~166 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|pl[34]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~167 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~167_combout  = (\terminal|cpu|plm_matrix|WideNor188~combout  & (\terminal|cpu|plm_matrix|pl[34]~166_combout  & (\terminal|cpu|plm_matrix|WideNor79~combout  & \terminal|cpu|plm_matrix|WideNor23~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor188~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~166_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor79~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor23~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~167_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~167 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[34]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor134 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor134~combout  = (((\terminal|cpu|ireg [4]) # (!\terminal|cpu|ireg [3])) # (!\terminal|cpu|ri [1])) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|ri [1]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor134~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor134 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor72~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor72~0_combout  = ((\terminal|cpu|ireg [9]) # (!\terminal|cpu|ireg [1])) # (!\terminal|cpu|ia [2])

	.dataa(\terminal|cpu|ia [2]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor72~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor72~0 .lut_mask = 16'hDFDF;
defparam \terminal|cpu|plm_matrix|WideNor72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor72 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor72~combout  = ((\terminal|cpu|plm_matrix|WideNor72~0_combout ) # ((\terminal|cpu|ireg [11]) # (!\terminal|cpu|ia [1]))) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor72~0_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor72~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor72 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~168 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~168_combout  = (\terminal|cpu|plm_matrix|WideNor76~combout  & (((\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout )) # (!\terminal|cpu|ireg [5])))

	.dataa(\terminal|cpu|ireg [5]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|plm_matrix|WideNor76~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~168_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~168 .lut_mask = 16'hD0F0;
defparam \terminal|cpu|plm_matrix|pl[36]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor43 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor43~combout  = (\terminal|cpu|ireg [1]) # ((\terminal|cpu|ireg [2]) # ((\terminal|cpu|ireg [0]) # (!\terminal|cpu|plm_matrix|WideNor43~6_combout )))

	.dataa(\terminal|cpu|ireg [1]),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor43~6_combout ),
	.datad(\terminal|cpu|ireg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor43~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor43 .lut_mask = 16'hFFEF;
defparam \terminal|cpu|plm_matrix|WideNor43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|sd_word~0 (
// Equation(s):
// \terminal|cpu|sd_word~0_combout  = (\terminal|cpu|plm_matrix|WideNor72~combout  & (\terminal|cpu|plm_matrix|pl[36]~168_combout  & (!\terminal|cpu|plm_matrix|pl[31]~51_combout  & \terminal|cpu|plm_matrix|WideNor43~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor72~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[36]~168_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor43~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~0 .lut_mask = 16'h0800;
defparam \terminal|cpu|sd_word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor40 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor40~combout  = ((\terminal|cpu|ireg [10]) # ((\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout ))) # (!\terminal|cpu|plm_matrix|WideNor193~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor40~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor40 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|WideNor40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|sd_word~1 (
// Equation(s):
// \terminal|cpu|sd_word~1_combout  = (\terminal|cpu|plm_matrix|WideNor64~combout  & (\terminal|cpu|mc_stb~q  & \terminal|cpu|plm_matrix|WideNor40~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor64~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|plm_matrix|WideNor40~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~1 .lut_mask = 16'hA000;
defparam \terminal|cpu|sd_word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|sd_word~2 (
// Equation(s):
// \terminal|cpu|sd_word~2_combout  = (\terminal|cpu|plm_matrix|WideNor178~combout  & (\terminal|cpu|plm_matrix|WideNor134~combout  & (\terminal|cpu|sd_word~0_combout  & \terminal|cpu|sd_word~1_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor178~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor134~combout ),
	.datac(\terminal|cpu|sd_word~0_combout ),
	.datad(\terminal|cpu|sd_word~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~2 .lut_mask = 16'h8000;
defparam \terminal|cpu|sd_word~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|sd_word~3 (
// Equation(s):
// \terminal|cpu|sd_word~3_combout  = (\terminal|cpu|plm_matrix|pl[28]~165_combout  & (\terminal|cpu|plm_matrix|pl[1]~161_combout  & (\terminal|cpu|plm_matrix|pl[34]~167_combout  & \terminal|cpu|sd_word~2_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[28]~165_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~161_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[34]~167_combout ),
	.datad(\terminal|cpu|sd_word~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~3 .lut_mask = 16'h8000;
defparam \terminal|cpu|sd_word~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|sd_word~4 (
// Equation(s):
// \terminal|cpu|sd_word~4_combout  = (\terminal|cpu|sd_word~3_combout  & (\terminal|cpu|plm_matrix|pl[4]~158_combout  & (\terminal|cpu|plm_matrix|pl[14]~87_combout  & \terminal|cpu|plm_matrix|pl[28]~149_combout )))

	.dataa(\terminal|cpu|sd_word~3_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[4]~158_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[14]~87_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[28]~149_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~4 .lut_mask = 16'h8000;
defparam \terminal|cpu|sd_word~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor129 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor129~combout  = ((\terminal|cpu|ireg [10]) # ((\terminal|cpu|ireg [9]) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout ))) # (!\terminal|cpu|plm_matrix|WideNor193~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor129~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor129 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|WideNor129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[28]~68 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[28]~68_combout  = (\terminal|cpu|plm_matrix|WideNor129~combout  & ((\terminal|cpu|ireg [9]) # ((\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor26~0_combout ))))

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor129~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[28]~68 .lut_mask = 16'hE0F0;
defparam \terminal|cpu|plm_matrix|pl[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor157 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor157~combout  = (((\terminal|cpu|ireg [10]) # (!\terminal|cpu|plm_matrix|WideNor157~0_combout )) # (!\terminal|cpu|ireg [11])) # (!\terminal|cpu|ireg [9])

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor157~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor157 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor170 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor170~combout  = (\terminal|cpu|ia [0]) # ((\terminal|cpu|ix [1]) # ((!\terminal|cpu|plm_matrix|WideNor26~0_combout ) # (!\terminal|cpu|ireg [9])))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor170~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor170 .lut_mask = 16'hEFFF;
defparam \terminal|cpu|plm_matrix|WideNor170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~67 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~67_combout  = (\terminal|cpu|plm_matrix|WideNor157~combout  & \terminal|cpu|plm_matrix|WideNor170~combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor157~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor170~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~67_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~67 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|plm_matrix|pl[35]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[28]~69 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[28]~69_combout  = (\terminal|cpu|plm_matrix|WideNor92~combout  & (\terminal|cpu|plm_matrix|pl[28]~68_combout  & (\terminal|cpu|plm_matrix|pl[1]~66_combout  & \terminal|cpu|plm_matrix|pl[35]~67_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[28]~68_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~66_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~67_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[28]~69 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|sd_word~5 (
// Equation(s):
// \terminal|cpu|sd_word~5_combout  = (\terminal|cpu|sd_word~4_combout  & \terminal|cpu|plm_matrix|pl[28]~69_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|sd_word~4_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[28]~69_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sd_word~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sd_word~5 .lut_mask = 16'hCC00;
defparam \terminal|cpu|sd_word~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|pli_ack~1 (
// Equation(s):
// \terminal|cpu|pli_ack~1_combout  = (!\terminal|cpu|reset~combout  & ((\terminal|cpu|pli_ack~0_combout ) # ((\terminal|cpu|na_rc [1] & \terminal|cpu|sd_word~5_combout ))))

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|cpu|pli_ack~0_combout ),
	.datac(\terminal|cpu|na_rc [1]),
	.datad(\terminal|cpu|sd_word~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_ack~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_ack~1 .lut_mask = 16'h5444;
defparam \terminal|cpu|pli_ack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \terminal|cpu|pli_ack (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pli_ack~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pli_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pli_ack .is_wysiwyg = "true";
defparam \terminal|cpu|pli_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \terminal|cpu|pli8r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pli_matrix|pl[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|pli_ack~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pli8r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pli8r .is_wysiwyg = "true";
defparam \terminal|cpu|pli8r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|evnt_ack (
// Equation(s):
// \terminal|cpu|evnt_ack~combout  = (\terminal|cpu|pi_stb~q  & (\terminal|cpu|pli6r~q  & (\terminal|cpu|plm [15] & !\terminal|cpu|pli8r~q )))

	.dataa(\terminal|cpu|pi_stb~q ),
	.datab(\terminal|cpu|pli6r~q ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|pli8r~q ),
	.cin(gnd),
	.combout(\terminal|cpu|evnt_ack~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|evnt_ack .lut_mask = 16'h0080;
defparam \terminal|cpu|evnt_ack .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cyclone10lp_lcell_comb \terminal|sysreset|intcount[0]~19 (
// Equation(s):
// \terminal|sysreset|intcount[0]~19_combout  = \terminal|sysreset|intcount [0] $ (VCC)
// \terminal|sysreset|intcount[0]~20  = CARRY(\terminal|sysreset|intcount [0])

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|sysreset|intcount[0]~19_combout ),
	.cout(\terminal|sysreset|intcount[0]~20 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[0]~19 .lut_mask = 16'h33CC;
defparam \terminal|sysreset|intcount[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cyclone10lp_lcell_comb \terminal|sysreset|intcount[11]~53 (
// Equation(s):
// \terminal|sysreset|intcount[11]~53_combout  = (\terminal|sysreset|reset [1]) # (!\terminal|sysreset|WideOr0~combout )

	.dataa(\terminal|sysreset|WideOr0~combout ),
	.datab(gnd),
	.datac(\terminal|sysreset|reset [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|sysreset|intcount[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|intcount[11]~53 .lut_mask = 16'hF5F5;
defparam \terminal|sysreset|intcount[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \terminal|sysreset|intcount[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[0]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[0] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cyclone10lp_lcell_comb \terminal|sysreset|intcount[1]~21 (
// Equation(s):
// \terminal|sysreset|intcount[1]~21_combout  = (\terminal|sysreset|intcount [1] & (\terminal|sysreset|intcount[0]~20  & VCC)) # (!\terminal|sysreset|intcount [1] & (!\terminal|sysreset|intcount[0]~20 ))
// \terminal|sysreset|intcount[1]~22  = CARRY((!\terminal|sysreset|intcount [1] & !\terminal|sysreset|intcount[0]~20 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[0]~20 ),
	.combout(\terminal|sysreset|intcount[1]~21_combout ),
	.cout(\terminal|sysreset|intcount[1]~22 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[1]~21 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \terminal|sysreset|intcount[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[1]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[1] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cyclone10lp_lcell_comb \terminal|sysreset|intcount[2]~23 (
// Equation(s):
// \terminal|sysreset|intcount[2]~23_combout  = (\terminal|sysreset|intcount [2] & ((GND) # (!\terminal|sysreset|intcount[1]~22 ))) # (!\terminal|sysreset|intcount [2] & (\terminal|sysreset|intcount[1]~22  $ (GND)))
// \terminal|sysreset|intcount[2]~24  = CARRY((\terminal|sysreset|intcount [2]) # (!\terminal|sysreset|intcount[1]~22 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[1]~22 ),
	.combout(\terminal|sysreset|intcount[2]~23_combout ),
	.cout(\terminal|sysreset|intcount[2]~24 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[2]~23 .lut_mask = 16'h3CCF;
defparam \terminal|sysreset|intcount[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \terminal|sysreset|intcount[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[2]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[2] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cyclone10lp_lcell_comb \terminal|sysreset|intcount[3]~25 (
// Equation(s):
// \terminal|sysreset|intcount[3]~25_combout  = (\terminal|sysreset|intcount [3] & (\terminal|sysreset|intcount[2]~24  & VCC)) # (!\terminal|sysreset|intcount [3] & (!\terminal|sysreset|intcount[2]~24 ))
// \terminal|sysreset|intcount[3]~26  = CARRY((!\terminal|sysreset|intcount [3] & !\terminal|sysreset|intcount[2]~24 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[2]~24 ),
	.combout(\terminal|sysreset|intcount[3]~25_combout ),
	.cout(\terminal|sysreset|intcount[3]~26 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[3]~25 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \terminal|sysreset|intcount[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[3]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[3] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cyclone10lp_lcell_comb \terminal|sysreset|intcount[4]~27 (
// Equation(s):
// \terminal|sysreset|intcount[4]~27_combout  = (\terminal|sysreset|intcount [4] & ((GND) # (!\terminal|sysreset|intcount[3]~26 ))) # (!\terminal|sysreset|intcount [4] & (\terminal|sysreset|intcount[3]~26  $ (GND)))
// \terminal|sysreset|intcount[4]~28  = CARRY((\terminal|sysreset|intcount [4]) # (!\terminal|sysreset|intcount[3]~26 ))

	.dataa(\terminal|sysreset|intcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[3]~26 ),
	.combout(\terminal|sysreset|intcount[4]~27_combout ),
	.cout(\terminal|sysreset|intcount[4]~28 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[4]~27 .lut_mask = 16'h5AAF;
defparam \terminal|sysreset|intcount[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \terminal|sysreset|intcount[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[4]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[4] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cyclone10lp_lcell_comb \terminal|sysreset|intcount[5]~29 (
// Equation(s):
// \terminal|sysreset|intcount[5]~29_combout  = (\terminal|sysreset|intcount [5] & (\terminal|sysreset|intcount[4]~28  & VCC)) # (!\terminal|sysreset|intcount [5] & (!\terminal|sysreset|intcount[4]~28 ))
// \terminal|sysreset|intcount[5]~30  = CARRY((!\terminal|sysreset|intcount [5] & !\terminal|sysreset|intcount[4]~28 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[4]~28 ),
	.combout(\terminal|sysreset|intcount[5]~29_combout ),
	.cout(\terminal|sysreset|intcount[5]~30 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[5]~29 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cyclone10lp_lcell_comb \terminal|sysreset|reset[1]~_wirecell (
// Equation(s):
// \terminal|sysreset|reset[1]~_wirecell_combout  = !\terminal|sysreset|reset [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|sysreset|reset [1]),
	.cin(gnd),
	.combout(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|reset[1]~_wirecell .lut_mask = 16'h00FF;
defparam \terminal|sysreset|reset[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \terminal|sysreset|intcount[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[5]~29_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[5] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cyclone10lp_lcell_comb \terminal|sysreset|intcount[6]~31 (
// Equation(s):
// \terminal|sysreset|intcount[6]~31_combout  = (\terminal|sysreset|intcount [6] & ((GND) # (!\terminal|sysreset|intcount[5]~30 ))) # (!\terminal|sysreset|intcount [6] & (\terminal|sysreset|intcount[5]~30  $ (GND)))
// \terminal|sysreset|intcount[6]~32  = CARRY((\terminal|sysreset|intcount [6]) # (!\terminal|sysreset|intcount[5]~30 ))

	.dataa(\terminal|sysreset|intcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[5]~30 ),
	.combout(\terminal|sysreset|intcount[6]~31_combout ),
	.cout(\terminal|sysreset|intcount[6]~32 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[6]~31 .lut_mask = 16'h5AAF;
defparam \terminal|sysreset|intcount[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \terminal|sysreset|intcount[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[6]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[6] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cyclone10lp_lcell_comb \terminal|sysreset|intcount[7]~33 (
// Equation(s):
// \terminal|sysreset|intcount[7]~33_combout  = (\terminal|sysreset|intcount [7] & (\terminal|sysreset|intcount[6]~32  & VCC)) # (!\terminal|sysreset|intcount [7] & (!\terminal|sysreset|intcount[6]~32 ))
// \terminal|sysreset|intcount[7]~34  = CARRY((!\terminal|sysreset|intcount [7] & !\terminal|sysreset|intcount[6]~32 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[6]~32 ),
	.combout(\terminal|sysreset|intcount[7]~33_combout ),
	.cout(\terminal|sysreset|intcount[7]~34 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[7]~33 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \terminal|sysreset|intcount[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[7]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[7] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0~1 (
// Equation(s):
// \terminal|sysreset|WideOr0~1_combout  = (\terminal|sysreset|intcount [4]) # ((\terminal|sysreset|intcount [5]) # ((\terminal|sysreset|intcount [6]) # (\terminal|sysreset|intcount [7])))

	.dataa(\terminal|sysreset|intcount [4]),
	.datab(\terminal|sysreset|intcount [5]),
	.datac(\terminal|sysreset|intcount [6]),
	.datad(\terminal|sysreset|intcount [7]),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cyclone10lp_lcell_comb \terminal|sysreset|intcount[8]~35 (
// Equation(s):
// \terminal|sysreset|intcount[8]~35_combout  = (\terminal|sysreset|intcount [8] & ((GND) # (!\terminal|sysreset|intcount[7]~34 ))) # (!\terminal|sysreset|intcount [8] & (\terminal|sysreset|intcount[7]~34  $ (GND)))
// \terminal|sysreset|intcount[8]~36  = CARRY((\terminal|sysreset|intcount [8]) # (!\terminal|sysreset|intcount[7]~34 ))

	.dataa(\terminal|sysreset|intcount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[7]~34 ),
	.combout(\terminal|sysreset|intcount[8]~35_combout ),
	.cout(\terminal|sysreset|intcount[8]~36 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[8]~35 .lut_mask = 16'h5AAF;
defparam \terminal|sysreset|intcount[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \terminal|sysreset|intcount[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[8]~35_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[8] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cyclone10lp_lcell_comb \terminal|sysreset|intcount[9]~37 (
// Equation(s):
// \terminal|sysreset|intcount[9]~37_combout  = (\terminal|sysreset|intcount [9] & (\terminal|sysreset|intcount[8]~36  & VCC)) # (!\terminal|sysreset|intcount [9] & (!\terminal|sysreset|intcount[8]~36 ))
// \terminal|sysreset|intcount[9]~38  = CARRY((!\terminal|sysreset|intcount [9] & !\terminal|sysreset|intcount[8]~36 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[8]~36 ),
	.combout(\terminal|sysreset|intcount[9]~37_combout ),
	.cout(\terminal|sysreset|intcount[9]~38 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[9]~37 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \terminal|sysreset|intcount[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[9]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[9] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cyclone10lp_lcell_comb \terminal|sysreset|intcount[10]~39 (
// Equation(s):
// \terminal|sysreset|intcount[10]~39_combout  = (\terminal|sysreset|intcount [10] & ((GND) # (!\terminal|sysreset|intcount[9]~38 ))) # (!\terminal|sysreset|intcount [10] & (\terminal|sysreset|intcount[9]~38  $ (GND)))
// \terminal|sysreset|intcount[10]~40  = CARRY((\terminal|sysreset|intcount [10]) # (!\terminal|sysreset|intcount[9]~38 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[9]~38 ),
	.combout(\terminal|sysreset|intcount[10]~39_combout ),
	.cout(\terminal|sysreset|intcount[10]~40 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[10]~39 .lut_mask = 16'h3CCF;
defparam \terminal|sysreset|intcount[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \terminal|sysreset|intcount[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[10]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[10] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cyclone10lp_lcell_comb \terminal|sysreset|intcount[11]~41 (
// Equation(s):
// \terminal|sysreset|intcount[11]~41_combout  = (\terminal|sysreset|intcount [11] & (\terminal|sysreset|intcount[10]~40  & VCC)) # (!\terminal|sysreset|intcount [11] & (!\terminal|sysreset|intcount[10]~40 ))
// \terminal|sysreset|intcount[11]~42  = CARRY((!\terminal|sysreset|intcount [11] & !\terminal|sysreset|intcount[10]~40 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[10]~40 ),
	.combout(\terminal|sysreset|intcount[11]~41_combout ),
	.cout(\terminal|sysreset|intcount[11]~42 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[11]~41 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \terminal|sysreset|intcount[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[11]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[11] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0~2 (
// Equation(s):
// \terminal|sysreset|WideOr0~2_combout  = (\terminal|sysreset|intcount [8]) # ((\terminal|sysreset|intcount [9]) # ((\terminal|sysreset|intcount [11]) # (\terminal|sysreset|intcount [10])))

	.dataa(\terminal|sysreset|intcount [8]),
	.datab(\terminal|sysreset|intcount [9]),
	.datac(\terminal|sysreset|intcount [11]),
	.datad(\terminal|sysreset|intcount [10]),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cyclone10lp_lcell_comb \terminal|sysreset|intcount[12]~43 (
// Equation(s):
// \terminal|sysreset|intcount[12]~43_combout  = (\terminal|sysreset|intcount [12] & ((GND) # (!\terminal|sysreset|intcount[11]~42 ))) # (!\terminal|sysreset|intcount [12] & (\terminal|sysreset|intcount[11]~42  $ (GND)))
// \terminal|sysreset|intcount[12]~44  = CARRY((\terminal|sysreset|intcount [12]) # (!\terminal|sysreset|intcount[11]~42 ))

	.dataa(\terminal|sysreset|intcount [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[11]~42 ),
	.combout(\terminal|sysreset|intcount[12]~43_combout ),
	.cout(\terminal|sysreset|intcount[12]~44 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[12]~43 .lut_mask = 16'h5AAF;
defparam \terminal|sysreset|intcount[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \terminal|sysreset|intcount[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[12]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[12] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cyclone10lp_lcell_comb \terminal|sysreset|intcount[13]~45 (
// Equation(s):
// \terminal|sysreset|intcount[13]~45_combout  = (\terminal|sysreset|intcount [13] & (\terminal|sysreset|intcount[12]~44  & VCC)) # (!\terminal|sysreset|intcount [13] & (!\terminal|sysreset|intcount[12]~44 ))
// \terminal|sysreset|intcount[13]~46  = CARRY((!\terminal|sysreset|intcount [13] & !\terminal|sysreset|intcount[12]~44 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[12]~44 ),
	.combout(\terminal|sysreset|intcount[13]~45_combout ),
	.cout(\terminal|sysreset|intcount[13]~46 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[13]~45 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \terminal|sysreset|intcount[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[13]~45_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[13] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cyclone10lp_lcell_comb \terminal|sysreset|intcount[14]~47 (
// Equation(s):
// \terminal|sysreset|intcount[14]~47_combout  = (\terminal|sysreset|intcount [14] & ((GND) # (!\terminal|sysreset|intcount[13]~46 ))) # (!\terminal|sysreset|intcount [14] & (\terminal|sysreset|intcount[13]~46  $ (GND)))
// \terminal|sysreset|intcount[14]~48  = CARRY((\terminal|sysreset|intcount [14]) # (!\terminal|sysreset|intcount[13]~46 ))

	.dataa(\terminal|sysreset|intcount [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[13]~46 ),
	.combout(\terminal|sysreset|intcount[14]~47_combout ),
	.cout(\terminal|sysreset|intcount[14]~48 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[14]~47 .lut_mask = 16'h5AAF;
defparam \terminal|sysreset|intcount[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \terminal|sysreset|intcount[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[14]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[14] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cyclone10lp_lcell_comb \terminal|sysreset|intcount[15]~49 (
// Equation(s):
// \terminal|sysreset|intcount[15]~49_combout  = (\terminal|sysreset|intcount [15] & (\terminal|sysreset|intcount[14]~48  & VCC)) # (!\terminal|sysreset|intcount [15] & (!\terminal|sysreset|intcount[14]~48 ))
// \terminal|sysreset|intcount[15]~50  = CARRY((!\terminal|sysreset|intcount [15] & !\terminal|sysreset|intcount[14]~48 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[14]~48 ),
	.combout(\terminal|sysreset|intcount[15]~49_combout ),
	.cout(\terminal|sysreset|intcount[15]~50 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[15]~49 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \terminal|sysreset|intcount[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[15]~49_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[15] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0~3 (
// Equation(s):
// \terminal|sysreset|WideOr0~3_combout  = (\terminal|sysreset|intcount [12]) # ((\terminal|sysreset|intcount [14]) # ((\terminal|sysreset|intcount [13]) # (\terminal|sysreset|intcount [15])))

	.dataa(\terminal|sysreset|intcount [12]),
	.datab(\terminal|sysreset|intcount [14]),
	.datac(\terminal|sysreset|intcount [13]),
	.datad(\terminal|sysreset|intcount [15]),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0~0 (
// Equation(s):
// \terminal|sysreset|WideOr0~0_combout  = (\terminal|sysreset|intcount [1]) # ((\terminal|sysreset|intcount [2]) # ((\terminal|sysreset|intcount [0]) # (\terminal|sysreset|intcount [3])))

	.dataa(\terminal|sysreset|intcount [1]),
	.datab(\terminal|sysreset|intcount [2]),
	.datac(\terminal|sysreset|intcount [0]),
	.datad(\terminal|sysreset|intcount [3]),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0~4 (
// Equation(s):
// \terminal|sysreset|WideOr0~4_combout  = (\terminal|sysreset|WideOr0~1_combout ) # ((\terminal|sysreset|WideOr0~2_combout ) # ((\terminal|sysreset|WideOr0~3_combout ) # (\terminal|sysreset|WideOr0~0_combout )))

	.dataa(\terminal|sysreset|WideOr0~1_combout ),
	.datab(\terminal|sysreset|WideOr0~2_combout ),
	.datac(\terminal|sysreset|WideOr0~3_combout ),
	.datad(\terminal|sysreset|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cyclone10lp_lcell_comb \terminal|sysreset|intcount[16]~51 (
// Equation(s):
// \terminal|sysreset|intcount[16]~51_combout  = (\terminal|sysreset|intcount [16] & ((GND) # (!\terminal|sysreset|intcount[15]~50 ))) # (!\terminal|sysreset|intcount [16] & (\terminal|sysreset|intcount[15]~50  $ (GND)))
// \terminal|sysreset|intcount[16]~52  = CARRY((\terminal|sysreset|intcount [16]) # (!\terminal|sysreset|intcount[15]~50 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[15]~50 ),
	.combout(\terminal|sysreset|intcount[16]~51_combout ),
	.cout(\terminal|sysreset|intcount[16]~52 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[16]~51 .lut_mask = 16'h3CCF;
defparam \terminal|sysreset|intcount[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \terminal|sysreset|intcount[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[16]~51_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[16] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cyclone10lp_lcell_comb \terminal|sysreset|intcount[17]~54 (
// Equation(s):
// \terminal|sysreset|intcount[17]~54_combout  = (\terminal|sysreset|intcount [17] & (\terminal|sysreset|intcount[16]~52  & VCC)) # (!\terminal|sysreset|intcount [17] & (!\terminal|sysreset|intcount[16]~52 ))
// \terminal|sysreset|intcount[17]~55  = CARRY((!\terminal|sysreset|intcount [17] & !\terminal|sysreset|intcount[16]~52 ))

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|sysreset|intcount[16]~52 ),
	.combout(\terminal|sysreset|intcount[17]~54_combout ),
	.cout(\terminal|sysreset|intcount[17]~55 ));
// synopsys translate_off
defparam \terminal|sysreset|intcount[17]~54 .lut_mask = 16'hC303;
defparam \terminal|sysreset|intcount[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \terminal|sysreset|intcount[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[17]~54_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[17] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cyclone10lp_lcell_comb \terminal|sysreset|intcount[18]~56 (
// Equation(s):
// \terminal|sysreset|intcount[18]~56_combout  = \terminal|sysreset|intcount [18] $ (\terminal|sysreset|intcount[17]~55 )

	.dataa(gnd),
	.datab(\terminal|sysreset|intcount [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|sysreset|intcount[17]~55 ),
	.combout(\terminal|sysreset|intcount[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|intcount[18]~56 .lut_mask = 16'h3C3C;
defparam \terminal|sysreset|intcount[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \terminal|sysreset|intcount[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|intcount[18]~56_combout ),
	.asdata(\terminal|sysreset|reset[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|sysreset|intcount[11]~53_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|intcount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|intcount[18] .is_wysiwyg = "true";
defparam \terminal|sysreset|intcount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cyclone10lp_lcell_comb \terminal|sysreset|WideOr0 (
// Equation(s):
// \terminal|sysreset|WideOr0~combout  = (\terminal|sysreset|WideOr0~4_combout ) # ((\terminal|sysreset|intcount [17]) # ((\terminal|sysreset|intcount [16]) # (\terminal|sysreset|intcount [18])))

	.dataa(\terminal|sysreset|WideOr0~4_combout ),
	.datab(\terminal|sysreset|intcount [17]),
	.datac(\terminal|sysreset|intcount [16]),
	.datad(\terminal|sysreset|intcount [18]),
	.cin(gnd),
	.combout(\terminal|sysreset|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|WideOr0 .lut_mask = 16'hFFFE;
defparam \terminal|sysreset|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cyclone10lp_lcell_comb \terminal|sysreset|irq50~0 (
// Equation(s):
// \terminal|sysreset|irq50~0_combout  = \terminal|sysreset|irq50~q  $ (!\terminal|sysreset|WideOr0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|sysreset|irq50~q ),
	.datad(\terminal|sysreset|WideOr0~combout ),
	.cin(gnd),
	.combout(\terminal|sysreset|irq50~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|sysreset|irq50~0 .lut_mask = 16'hF00F;
defparam \terminal|sysreset|irq50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \terminal|sysreset|irq50 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|sysreset|irq50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|sysreset|reset [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|sysreset|irq50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|sysreset|irq50 .is_wysiwyg = "true";
defparam \terminal|sysreset|irq50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cyclone10lp_lcell_comb \terminal|cpu|evnt~0 (
// Equation(s):
// \terminal|cpu|evnt~0_combout  = (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|init_out~q  & \terminal|sysreset|irq50~q ))

	.dataa(gnd),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|sysreset|irq50~q ),
	.cin(gnd),
	.combout(\terminal|cpu|evnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|evnt~0 .lut_mask = 16'h0300;
defparam \terminal|cpu|evnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \terminal|cpu|evnt (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|evnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|evnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|evnt .is_wysiwyg = "true";
defparam \terminal|cpu|evnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cyclone10lp_lcell_comb \terminal|cpu|evnt_fall~0 (
// Equation(s):
// \terminal|cpu|evnt_fall~0_combout  = ((!\terminal|cpu|evnt_ack~combout  & (!\terminal|cpu|vm_init~combout  & \terminal|cpu|evnt_fall~q ))) # (!\terminal|cpu|evnt~q )

	.dataa(\terminal|cpu|evnt_ack~combout ),
	.datab(\terminal|cpu|vm_init~combout ),
	.datac(\terminal|cpu|evnt_fall~q ),
	.datad(\terminal|cpu|evnt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|evnt_fall~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|evnt_fall~0 .lut_mask = 16'h10FF;
defparam \terminal|cpu|evnt_fall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \terminal|cpu|evnt_fall (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|evnt_fall~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|evnt_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|evnt_fall .is_wysiwyg = "true";
defparam \terminal|cpu|evnt_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cyclone10lp_lcell_comb \terminal|cpu|evnt_rq~2 (
// Equation(s):
// \terminal|cpu|evnt_rq~2_combout  = (\terminal|cpu|evnt_rq~q ) # ((\terminal|cpu|evnt_fall~q  & \terminal|cpu|evnt~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|evnt_fall~q ),
	.datac(\terminal|cpu|evnt_rq~q ),
	.datad(\terminal|cpu|evnt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|evnt_rq~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|evnt_rq~2 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|evnt_rq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cyclone10lp_lcell_comb \terminal|cpu|evnt_rq~3 (
// Equation(s):
// \terminal|cpu|evnt_rq~3_combout  = (!\terminal|cpu|evnt_ack~combout  & (!\terminal|sysreset|dclo_out~q  & (!\terminal|cpu|init_out~q  & \terminal|cpu|evnt_rq~2_combout )))

	.dataa(\terminal|cpu|evnt_ack~combout ),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|cpu|evnt_rq~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|evnt_rq~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|evnt_rq~3 .lut_mask = 16'h0100;
defparam \terminal|cpu|evnt_rq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \terminal|cpu|evnt_rq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|evnt_rq~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|evnt_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|evnt_rq .is_wysiwyg = "true";
defparam \terminal|cpu|evnt_rq .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \terminal|cpu|virq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|svic|wb_irq_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|virq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|virq .is_wysiwyg = "true";
defparam \terminal|cpu|virq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|p[1] (
// Equation(s):
// \terminal|cpu|pli_matrix|p [1] = (\terminal|cpu|acok_rq~q  & !\terminal|cpu|ac0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|acok_rq~q ),
	.datad(\terminal|cpu|ac0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|p [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|p[1] .lut_mask = 16'h00F0;
defparam \terminal|cpu|pli_matrix|p[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|ri~4 (
// Equation(s):
// \terminal|cpu|ri~4_combout  = (\terminal|cpu|pli_matrix|p [1]) # ((!\terminal|cpu|evnt_rq~q  & (\terminal|cpu|virq~q  & \terminal|cpu|pli_matrix|pl~5_combout )))

	.dataa(\terminal|cpu|evnt_rq~q ),
	.datab(\terminal|cpu|virq~q ),
	.datac(\terminal|cpu|pli_matrix|p [1]),
	.datad(\terminal|cpu|pli_matrix|pl~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~4 .lut_mask = 16'hF4F0;
defparam \terminal|cpu|ri~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[4]~6 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[4]~6_combout  = (!\terminal|cpu|evnt_rq~q  & !\terminal|cpu|virq~q )

	.dataa(\terminal|cpu|evnt_rq~q ),
	.datab(gnd),
	.datac(\terminal|cpu|virq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[4]~6 .lut_mask = 16'h0505;
defparam \terminal|cpu|pli_matrix|pl[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|plm1m (
// Equation(s):
// \terminal|cpu|plm1m~combout  = (!\terminal|cpu|plm [1] & ((\terminal|cpu|plm [25]) # (\terminal|cpu|dc_fb~q )))

	.dataa(\terminal|cpu|plm [25]),
	.datab(\terminal|cpu|plm [1]),
	.datac(\terminal|cpu|dc_fb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm1m~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm1m .lut_mask = 16'h3232;
defparam \terminal|cpu|plm1m .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N25
dffeas \terminal|cpu|sf_byte (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm1m~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_byte .is_wysiwyg = "true";
defparam \terminal|cpu|sf_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|psw8_wa (
// Equation(s):
// \terminal|cpu|psw8_wa~combout  = (\terminal|cpu|alu_st [1] & (!\terminal|cpu|sf_byte~q  & \terminal|cpu|Equal22~1_combout ))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(\terminal|cpu|sf_byte~q ),
	.datad(\terminal|cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw8_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw8_wa .lut_mask = 16'h0A00;
defparam \terminal|cpu|psw8_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor5~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor5~2_combout  = (!\terminal|cpu|ireg [8] & !\terminal|cpu|ireg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [8]),
	.datad(\terminal|cpu|ireg [7]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor5~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor5~2 .lut_mask = 16'h000F;
defparam \terminal|cpu|plm_matrix|WideNor5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor18~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor18~0_combout  = (\terminal|cpu|ireg [10]) # (!\terminal|cpu|ireg [8])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor18~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor18~0 .lut_mask = 16'hF3F3;
defparam \terminal|cpu|plm_matrix|WideNor18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[18]~193 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[18]~193_combout  = (\terminal|cpu|plm_matrix|WideNor63~combout  & (\terminal|cpu|plm_matrix|WideNor183~combout  & ((\terminal|cpu|plm_matrix|WideNor18~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor18~0_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor63~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[18]~193_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[18]~193 .lut_mask = 16'hD000;
defparam \terminal|cpu|plm_matrix|pl[18]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[19]~192 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[19]~192_combout  = (\terminal|cpu|plm_matrix|WideNor54~combout  & (\terminal|cpu|plm_matrix|WideNor117~combout  & \terminal|cpu|plm_matrix|WideNor45~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor117~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[19]~192_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[19]~192 .lut_mask = 16'hA000;
defparam \terminal|cpu|plm_matrix|pl[19]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[18] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [18] = (((\terminal|cpu|plm_matrix|WideNor5~2_combout  & \terminal|cpu|plm_matrix|WideNor5~1_combout )) # (!\terminal|cpu|plm_matrix|pl[19]~192_combout )) # (!\terminal|cpu|plm_matrix|pl[18]~193_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor5~2_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[18]~193_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor5~1_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[19]~192_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [18]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[18] .lut_mask = 16'hB3FF;
defparam \terminal|cpu|plm_matrix|pl[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \terminal|cpu|plm[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [18]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[18] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \terminal|cpu|ea_1tc (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ea_ctld~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_1tc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_1tc .is_wysiwyg = "true";
defparam \terminal|cpu|ea_1tc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm18m (
// Equation(s):
// \terminal|cpu|plm18m~combout  = (\terminal|cpu|plm [18]) # ((\terminal|cpu|ireg [9] & (!\terminal|cpu|ea_1tc~q  & \terminal|cpu|plm18m~0_combout )))

	.dataa(\terminal|cpu|plm [18]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ea_1tc~q ),
	.datad(\terminal|cpu|plm18m~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm18m~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm18m .lut_mask = 16'hAEAA;
defparam \terminal|cpu|plm18m .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|sf_xchg~1 (
// Equation(s):
// \terminal|cpu|sf_xchg~1_combout  = (\terminal|cpu|sf_xchg~0_combout  & \terminal|cpu|plm18m~combout )

	.dataa(\terminal|cpu|sf_xchg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|plm18m~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sf_xchg~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sf_xchg~1 .lut_mask = 16'hAA00;
defparam \terminal|cpu|sf_xchg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \terminal|cpu|sf_xchg (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sf_xchg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_xchg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_xchg .is_wysiwyg = "true";
defparam \terminal|cpu|sf_xchg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|qswp~0 (
// Equation(s):
// \terminal|cpu|qswp~0_combout  = (\terminal|cpu|plm_rn [2] & (\terminal|cpu|plm_rn [0] & (\terminal|cpu|plm_rn [3] & \terminal|cpu|plm_rn [1])))

	.dataa(\terminal|cpu|plm_rn [2]),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|plm_rn [1]),
	.cin(gnd),
	.combout(\terminal|cpu|qswp~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qswp~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|qswp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_xb (
// Equation(s):
// \terminal|cpu|alu_xb~combout  = (\terminal|cpu|sf_xchg~q ) # ((!\terminal|cpu|plm_rn [4] & (\terminal|cpu|qa0~q  & \terminal|cpu|qswp~0_combout )))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(\terminal|cpu|sf_xchg~q ),
	.datad(\terminal|cpu|qswp~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_xb~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_xb .lut_mask = 16'hF4F0;
defparam \terminal|cpu|alu_xb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|ea_div~0 (
// Equation(s):
// \terminal|cpu|ea_div~0_combout  = (\terminal|cpu|ireg [9] & (!\terminal|cpu|ireg [10] & \terminal|cpu|ea_nrdy~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_div~0 .lut_mask = 16'h0C00;
defparam \terminal|cpu|ea_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \terminal|cpu|ea_ct[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_cta[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_ct [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_ct[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_ct[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor24 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor24~combout  = (((\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|ix [2])

	.dataa(\terminal|cpu|ix [2]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor24~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor24 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~221 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~221_combout  = (\terminal|cpu|plm_matrix|WideNor84~combout  & (\terminal|cpu|plm_matrix|WideNor177~combout  & (\terminal|cpu|plm_matrix|WideNor72~combout  & \terminal|cpu|plm_matrix|WideNor24~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor84~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor177~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor72~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor24~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~221_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~221 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[9]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~241 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~241_combout  = (((!\terminal|cpu|plm_matrix|WideNor152~combout ) # (!\terminal|cpu|plm_matrix|pl[9]~221_combout )) # (!\terminal|cpu|plm_matrix|pl[3]~92_combout )) # (!\terminal|cpu|plm_matrix|WideNor100~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[3]~92_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[9]~221_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor152~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~241 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~244 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~244_combout  = (\terminal|cpu|plm_matrix|WideNor174~combout  & (\terminal|cpu|plm_matrix|WideNor106~combout  & \terminal|cpu|plm_matrix|WideNor93~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor93~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~244_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~244 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[8]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~242 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~242_combout  = ((\terminal|cpu|ia [3] & (\terminal|cpu|plm_matrix|WideNor193~0_combout  & \terminal|cpu|ia [2]))) # (!\terminal|cpu|plm_matrix|WideNor137~combout )

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor137~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~242 .lut_mask = 16'h80FF;
defparam \terminal|cpu|plm_matrix|pl[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~243 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~243_combout  = (((\terminal|cpu|plm_matrix|pl[9]~242_combout ) # (!\terminal|cpu|plm_matrix|pl[9]~180_combout )) # (!\terminal|cpu|plm_matrix|WideNor184~combout )) # (!\terminal|cpu|plm_matrix|WideNor41~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor41~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor184~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[9]~180_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[9]~242_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~243 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|pl[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor82 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor82~combout  = (\terminal|cpu|ireg [3]) # (((\terminal|cpu|ireg [9]) # (\terminal|cpu|ireg [11])) # (!\terminal|cpu|plm_matrix|WideNor147~1_combout ))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor82~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor82 .lut_mask = 16'hFFFB;
defparam \terminal|cpu|plm_matrix|WideNor82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~150 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~150_combout  = (\terminal|cpu|plm_matrix|WideNor125~combout  & (\terminal|cpu|plm_matrix|pl[1]~129_combout  & (\terminal|cpu|plm_matrix|WideNor144~combout  & \terminal|cpu|plm_matrix|WideNor82~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor125~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~129_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor144~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor82~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~150_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~150 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~145 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~145_combout  = (\terminal|cpu|plm_matrix|pl[4]~144_combout  & (\terminal|cpu|plm_matrix|WideNor113~combout  & (\terminal|cpu|plm_matrix|WideNor103~combout  & \terminal|cpu|plm_matrix|pl[24]~116_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[4]~144_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor113~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor103~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[24]~116_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~145 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~233 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~233_combout  = (\terminal|cpu|plm_matrix|WideNor134~combout  & \terminal|cpu|plm_matrix|WideNor124~combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor134~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~233_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~233 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|plm_matrix|pl[1]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~234 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~234_combout  = (\terminal|cpu|plm_matrix|pl[1]~179_combout  & (\terminal|cpu|plm_matrix|pl[1]~150_combout  & (\terminal|cpu|plm_matrix|pl[7]~145_combout  & \terminal|cpu|plm_matrix|pl[1]~233_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~179_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~150_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[7]~145_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~233_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~234_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~234 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~245 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~245_combout  = (\terminal|cpu|plm_matrix|pl[1]~234_combout  & !\terminal|cpu|plm_matrix|pl~169_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[1]~234_combout ),
	.datac(\terminal|cpu|plm_matrix|pl~169_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~245_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~245 .lut_mask = 16'h0C0C;
defparam \terminal|cpu|plm_matrix|pl[1]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [9] = (\terminal|cpu|plm_matrix|pl[9]~241_combout ) # (((\terminal|cpu|plm_matrix|pl[9]~243_combout ) # (!\terminal|cpu|plm_matrix|pl[1]~245_combout )) # (!\terminal|cpu|plm_matrix|pl[8]~244_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[9]~241_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~244_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[9]~243_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~245_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [9]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9] .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|pl[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \terminal|cpu|plm[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[9] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor158 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor158~combout  = (\terminal|cpu|ireg [6]) # (((\terminal|cpu|ireg [12]) # (\terminal|cpu|ireg [11])) # (!\terminal|cpu|plm_matrix|WideNor67~0_combout ))

	.dataa(\terminal|cpu|ireg [6]),
	.datab(\terminal|cpu|plm_matrix|WideNor67~0_combout ),
	.datac(\terminal|cpu|ireg [12]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor158~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor158 .lut_mask = 16'hFFFB;
defparam \terminal|cpu|plm_matrix|WideNor158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor111~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor111~1_combout  = ((\terminal|cpu|ireg [4]) # ((\terminal|cpu|ireg [3]) # (\terminal|cpu|ireg [0]))) # (!\terminal|cpu|ireg [1])

	.dataa(\terminal|cpu|ireg [1]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ireg [3]),
	.datad(\terminal|cpu|ireg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor111~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor111~1 .lut_mask = 16'hFFFD;
defparam \terminal|cpu|plm_matrix|WideNor111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor111 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor111~combout  = (\terminal|cpu|ireg [7]) # (((\terminal|cpu|ireg [11]) # (\terminal|cpu|plm_matrix|WideNor111~1_combout )) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout ))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor111~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor111~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor111 .lut_mask = 16'hFFFB;
defparam \terminal|cpu|plm_matrix|WideNor111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22]~59 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[22]~59_combout  = (\terminal|cpu|plm_matrix|WideNor158~combout  & (\terminal|cpu|plm_matrix|WideNor182~combout  & \terminal|cpu|plm_matrix|WideNor111~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor158~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor111~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22]~59 .lut_mask = 16'hA000;
defparam \terminal|cpu|plm_matrix|pl[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~62 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~62_combout  = (\terminal|cpu|plm_matrix|WideNor187~combout  & (\terminal|cpu|plm_matrix|pl[22]~59_combout  & (\terminal|cpu|plm_matrix|pl[2]~58_combout  & \terminal|cpu|na~3_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor187~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[22]~59_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[2]~58_combout ),
	.datad(\terminal|cpu|na~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~62 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~189 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~189_combout  = (\terminal|cpu|plm_matrix|WideNor174~combout  & \terminal|cpu|plm_matrix|pl[12]~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[12]~62_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~189_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~189 .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|pl[12]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~226 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~226_combout  = (\terminal|cpu|plm_matrix|pl[35]~67_combout  & (((!\terminal|cpu|ireg [9]) # (!\terminal|cpu|plm_matrix|WideNor140~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor157~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor140~0_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|pl[35]~67_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~226_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~226 .lut_mask = 16'h7F00;
defparam \terminal|cpu|plm_matrix|pl[35]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~225 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~225_combout  = (\terminal|cpu|ireg [10] & (\terminal|cpu|ireg [9])) # (!\terminal|cpu|ireg [10] & (((\terminal|cpu|ireg [12] & \terminal|cpu|ia [5]))))

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~225_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~225 .lut_mask = 16'hACA0;
defparam \terminal|cpu|plm_matrix|pl[12]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~227 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~227_combout  = ((\terminal|cpu|plm_matrix|pl[12]~225_combout  & \terminal|cpu|plm_matrix|WideNor196~7_combout )) # (!\terminal|cpu|plm_matrix|pl[35]~226_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[35]~226_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~225_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor196~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~227_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~227 .lut_mask = 16'hD5D5;
defparam \terminal|cpu|plm_matrix|pl[12]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~228 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~228_combout  = ((!\terminal|cpu|plm_matrix|WideNor105~combout ) # (!\terminal|cpu|plm_matrix|WideNor45~combout )) # (!\terminal|cpu|plm_matrix|WideNor89~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor89~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor105~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~228_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~228 .lut_mask = 16'h5FFF;
defparam \terminal|cpu|plm_matrix|pl[12]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor153 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor153~combout  = ((\terminal|cpu|ireg [9]) # ((\terminal|cpu|ix [0]) # (!\terminal|cpu|plm_matrix|WideNor26~0_combout ))) # (!\terminal|cpu|ix [1])

	.dataa(\terminal|cpu|ix [1]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.datad(\terminal|cpu|ix [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor153~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor153 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~70 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~70_combout  = (\terminal|cpu|plm_matrix|WideNor153~combout  & ((!\terminal|cpu|plm_matrix|WideNor140~1_combout ) # (!\terminal|cpu|ix [1])))

	.dataa(gnd),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor153~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor140~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~70 .lut_mask = 16'h30F0;
defparam \terminal|cpu|plm_matrix|pl[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~229 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~229_combout  = (\terminal|cpu|ia [3] & (\terminal|cpu|ia [5])) # (!\terminal|cpu|ia [3] & ((\terminal|cpu|ireg [6])))

	.dataa(gnd),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ireg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~229_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~229 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|plm_matrix|pl[12]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~230 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~230_combout  = (\terminal|cpu|plm_matrix|WideNor25~0_combout  & ((\terminal|cpu|plm_matrix|pl[12]~229_combout ) # ((\terminal|cpu|plm_matrix|WideNor196~6_combout  & \terminal|cpu|ireg [9]))))

	.dataa(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|pl[12]~229_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~230_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~230 .lut_mask = 16'hAA80;
defparam \terminal|cpu|plm_matrix|pl[12]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~231 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~231_combout  = ((\terminal|cpu|plm_matrix|pl[12]~230_combout ) # ((!\terminal|cpu|plm_matrix|WideNor93~combout ) # (!\terminal|cpu|plm_matrix|WideNor139~combout ))) # (!\terminal|cpu|plm_matrix|pl[12]~70_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[12]~70_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~230_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor93~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~231_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~231 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[12]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor173 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor173~combout  = (\terminal|cpu|ireg [9]) # (((!\terminal|cpu|plm_matrix|WideNor157~0_combout ) # (!\terminal|cpu|ireg [10])) # (!\terminal|cpu|ireg [11]))

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor173~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor173 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~224 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~224_combout  = (((!\terminal|cpu|plm_matrix|WideNor95~combout ) # (!\terminal|cpu|plm_matrix|WideNor173~combout )) # (!\terminal|cpu|plm_matrix|WideNor24~combout )) # (!\terminal|cpu|plm_matrix|WideNor121~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor24~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor173~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor95~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~224_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~224 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[12]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~232 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~232_combout  = (\terminal|cpu|plm_matrix|pl[12]~227_combout ) # ((\terminal|cpu|plm_matrix|pl[12]~228_combout ) # ((\terminal|cpu|plm_matrix|pl[12]~231_combout ) # (\terminal|cpu|plm_matrix|pl[12]~224_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[12]~227_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~228_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[12]~231_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[12]~224_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~232_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~232 .lut_mask = 16'hFFFE;
defparam \terminal|cpu|plm_matrix|pl[12]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~211 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~211_combout  = (\terminal|cpu|ireg [12]) # (((!\terminal|cpu|plm_matrix|WideNor193~0_combout  & !\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~211 .lut_mask = 16'hBBBF;
defparam \terminal|cpu|plm_matrix|pl[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor122 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor122~combout  = (\terminal|cpu|ia [0]) # (((!\terminal|cpu|plm_matrix|WideNor26~0_combout ) # (!\terminal|cpu|ireg [9])) # (!\terminal|cpu|ix [1]))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor122 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~108 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~108_combout  = (\terminal|cpu|ia [1] & (((\terminal|cpu|plm_matrix|WideNor72~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor12~2_combout ))) # (!\terminal|cpu|ia [1] & (((!\terminal|cpu|plm_matrix|WideNor78~0_combout ))))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor72~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor78~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~108 .lut_mask = 16'hA2F7;
defparam \terminal|cpu|plm_matrix|pl[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~235 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~235_combout  = (\terminal|cpu|plm_matrix|pl[10]~211_combout  & (\terminal|cpu|plm_matrix|WideNor122~combout  & \terminal|cpu|plm_matrix|pl[4]~108_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[10]~211_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[4]~108_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~235_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~235 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[10]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~236 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~236_combout  = (\terminal|cpu|plm_matrix|pl[10]~235_combout  & (\terminal|cpu|plm_matrix|pl[1]~234_combout  & ((!\terminal|cpu|plm_matrix|WideNor147~1_combout ) # (!\terminal|cpu|ireg [10]))))

	.dataa(\terminal|cpu|plm_matrix|pl[10]~235_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~234_combout ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~236_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~236 .lut_mask = 16'h0888;
defparam \terminal|cpu|plm_matrix|pl[10]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~238 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~238_combout  = (((\terminal|cpu|plm_matrix|pl[12]~232_combout ) # (!\terminal|cpu|plm_matrix|pl[10]~236_combout )) # (!\terminal|cpu|plm_matrix|pl[12]~189_combout )) # (!\terminal|cpu|plm_matrix|pl[12]~237_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[12]~237_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~189_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[12]~232_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~236_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~238_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~238 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|pl[12]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \terminal|cpu|plm[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[12]~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[12] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|vsel[2]~5 (
// Equation(s):
// \terminal|cpu|vsel[2]~5_combout  = (\terminal|cpu|pli_ack~q  & ((\terminal|cpu|pli_matrix|p [1]) # ((\terminal|cpu|pli_matrix|p~5_combout )))) # (!\terminal|cpu|pli_ack~q  & (((\terminal|cpu|plm [18]))))

	.dataa(\terminal|cpu|pli_matrix|p [1]),
	.datab(\terminal|cpu|plm [18]),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|pli_matrix|p~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[2]~5 .lut_mask = 16'hFCAC;
defparam \terminal|cpu|vsel[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cyclone10lp_lcell_comb \terminal|cpu|vec_stb~0 (
// Equation(s):
// \terminal|cpu|vec_stb~0_combout  = (!\terminal|cpu|wb_una~q  & \terminal|cpu|wb_iak~q )

	.dataa(gnd),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|cpu|vec_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vec_stb~0 .lut_mask = 16'h3300;
defparam \terminal|cpu|vec_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \terminal|cpu|vec_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|vec_stb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vec_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vec_stb .is_wysiwyg = "true";
defparam \terminal|cpu|vec_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|dble_cnt0~1 (
// Equation(s):
// \terminal|cpu|dble_cnt0~1_combout  = (\terminal|cpu|tovf~combout ) # ((\terminal|cpu|dble_cnt0~q  & \terminal|cpu|dble_cnt0~0_combout ))

	.dataa(\terminal|cpu|tovf~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|dble_cnt0~q ),
	.datad(\terminal|cpu|dble_cnt0~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|dble_cnt0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dble_cnt0~1 .lut_mask = 16'hFAAA;
defparam \terminal|cpu|dble_cnt0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \terminal|cpu|dble_cnt0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|dble_cnt0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dble_cnt0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dble_cnt0 .is_wysiwyg = "true";
defparam \terminal|cpu|dble_cnt0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|dble_cnt1~0 (
// Equation(s):
// \terminal|cpu|dble_cnt1~0_combout  = (\terminal|cpu|tovf~combout  & (!\terminal|cpu|reset~combout  & (\terminal|cpu|dble_cnt1~q ))) # (!\terminal|cpu|tovf~combout  & (((\terminal|cpu|dble_cnt0~q ))))

	.dataa(\terminal|cpu|tovf~combout ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|dble_cnt1~q ),
	.datad(\terminal|cpu|dble_cnt0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|dble_cnt1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dble_cnt1~0 .lut_mask = 16'h7520;
defparam \terminal|cpu|dble_cnt1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \terminal|cpu|dble_cnt1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|dble_cnt1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dble_cnt1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dble_cnt1 .is_wysiwyg = "true";
defparam \terminal|cpu|dble_cnt1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|dble_rq~0 (
// Equation(s):
// \terminal|cpu|dble_rq~0_combout  = (\terminal|cpu|dble_cnt0~0_combout  & ((\terminal|cpu|dble_rq~q ) # ((\terminal|cpu|tovf~combout  & \terminal|cpu|dble_cnt1~q ))))

	.dataa(\terminal|cpu|tovf~combout ),
	.datab(\terminal|cpu|dble_cnt1~q ),
	.datac(\terminal|cpu|dble_rq~q ),
	.datad(\terminal|cpu|dble_cnt0~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|dble_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dble_rq~0 .lut_mask = 16'hF800;
defparam \terminal|cpu|dble_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \terminal|cpu|dble_rq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|dble_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dble_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dble_rq .is_wysiwyg = "true";
defparam \terminal|cpu|dble_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|vsel[0]~0 (
// Equation(s):
// \terminal|cpu|vsel[0]~0_combout  = (((\terminal|cpu|vec_stb~q ) # (\terminal|cpu|dble_rq~q )) # (!\terminal|cpu|ac0~q )) # (!\terminal|cpu|tout_rq~q )

	.dataa(\terminal|cpu|tout_rq~q ),
	.datab(\terminal|cpu|ac0~q ),
	.datac(\terminal|cpu|vec_stb~q ),
	.datad(\terminal|cpu|dble_rq~q ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[0]~0 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|vsel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|vsel[0]~1 (
// Equation(s):
// \terminal|cpu|vsel[0]~1_combout  = (\terminal|cpu|vsel[0]~0_combout  & ((!\terminal|cpu|pli_matrix|pl~5_combout ) # (!\terminal|cpu|evnt_rq~q )))

	.dataa(\terminal|cpu|vsel[0]~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|evnt_rq~q ),
	.datad(\terminal|cpu|pli_matrix|pl~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[0]~1 .lut_mask = 16'h0AAA;
defparam \terminal|cpu|vsel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|vsel[0]~2 (
// Equation(s):
// \terminal|cpu|vsel[0]~2_combout  = (\terminal|cpu|pli_ack~q  & (((!\terminal|cpu|pli_matrix|p [1] & \terminal|cpu|vsel[0]~1_combout )))) # (!\terminal|cpu|pli_ack~q  & (\terminal|cpu|plm [20]))

	.dataa(\terminal|cpu|plm [20]),
	.datab(\terminal|cpu|pli_ack~q ),
	.datac(\terminal|cpu|pli_matrix|p [1]),
	.datad(\terminal|cpu|vsel[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[0]~2 .lut_mask = 16'h2E22;
defparam \terminal|cpu|vsel[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|vsel[1]~3 (
// Equation(s):
// \terminal|cpu|vsel[1]~3_combout  = (\terminal|cpu|evnt_rq~q  & ((\terminal|cpu|pli_matrix|pl~5_combout ) # ((!\terminal|cpu|ac0~q  & \terminal|cpu|acok_rq~q )))) # (!\terminal|cpu|evnt_rq~q  & (!\terminal|cpu|ac0~q  & (\terminal|cpu|acok_rq~q )))

	.dataa(\terminal|cpu|evnt_rq~q ),
	.datab(\terminal|cpu|ac0~q ),
	.datac(\terminal|cpu|acok_rq~q ),
	.datad(\terminal|cpu|pli_matrix|pl~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[1]~3 .lut_mask = 16'hBA30;
defparam \terminal|cpu|vsel[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|p[12]~4 (
// Equation(s):
// \terminal|cpu|pli_matrix|p[12]~4_combout  = (!\terminal|cpu|wcpu~q  & (!\terminal|cpu|tout_rq~q  & \terminal|cpu|ac0~q ))

	.dataa(\terminal|cpu|wcpu~q ),
	.datab(\terminal|cpu|tout_rq~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|p[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|p[12]~4 .lut_mask = 16'h1010;
defparam \terminal|cpu|pli_matrix|p[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|p[12]~6 (
// Equation(s):
// \terminal|cpu|pli_matrix|p[12]~6_combout  = (\terminal|cpu|pli_matrix|p[12]~4_combout  & ((\terminal|cpu|psw [4]) # (\terminal|cpu|tbit~q )))

	.dataa(\terminal|cpu|psw [4]),
	.datab(gnd),
	.datac(\terminal|cpu|pli_matrix|p[12]~4_combout ),
	.datad(\terminal|cpu|tbit~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|p[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|p[12]~6 .lut_mask = 16'hF0A0;
defparam \terminal|cpu|pli_matrix|p[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|vsel[1]~4 (
// Equation(s):
// \terminal|cpu|vsel[1]~4_combout  = (\terminal|cpu|pli_ack~q  & (((\terminal|cpu|vsel[1]~3_combout ) # (\terminal|cpu|pli_matrix|p[12]~6_combout )))) # (!\terminal|cpu|pli_ack~q  & (\terminal|cpu|plm [19]))

	.dataa(\terminal|cpu|plm [19]),
	.datab(\terminal|cpu|vsel[1]~3_combout ),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|pli_matrix|p[12]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[1]~4 .lut_mask = 16'hFACA;
defparam \terminal|cpu|vsel[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|vsel[3]~6 (
// Equation(s):
// \terminal|cpu|vsel[3]~6_combout  = (!\terminal|cpu|pli_matrix|p [1] & (\terminal|cpu|pli_ack~q  & ((\terminal|cpu|vec_stb~q ) # (!\terminal|cpu|pli_matrix|p~5_combout ))))

	.dataa(\terminal|cpu|pli_matrix|p [1]),
	.datab(\terminal|cpu|vec_stb~q ),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|pli_matrix|p~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[3]~6 .lut_mask = 16'h4050;
defparam \terminal|cpu|vsel[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|vsel[3]~7 (
// Equation(s):
// \terminal|cpu|vsel[3]~7_combout  = (\terminal|cpu|vsel[3]~6_combout  & (((\terminal|cpu|plm [17] & !\terminal|cpu|pli_ack~q )) # (!\terminal|cpu|pli_matrix|p[12]~6_combout ))) # (!\terminal|cpu|vsel[3]~6_combout  & (\terminal|cpu|plm [17] & 
// (!\terminal|cpu|pli_ack~q )))

	.dataa(\terminal|cpu|vsel[3]~6_combout ),
	.datab(\terminal|cpu|plm [17]),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|pli_matrix|p[12]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vsel[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vsel[3]~7 .lut_mask = 16'h0CAE;
defparam \terminal|cpu|vsel[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|WideOr4~0 (
// Equation(s):
// \terminal|cpu|WideOr4~0_combout  = (\terminal|cpu|vsel[2]~5_combout  & (((!\terminal|cpu|vsel[1]~4_combout )))) # (!\terminal|cpu|vsel[2]~5_combout  & (\terminal|cpu|vsel[0]~2_combout  & (\terminal|cpu|vsel[1]~4_combout  $ (\terminal|cpu|vsel[3]~7_combout 
// ))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|WideOr4~0 .lut_mask = 16'h0E4A;
defparam \terminal|cpu|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|always39~0 (
// Equation(s):
// \terminal|cpu|always39~0_combout  = (\terminal|cpu|pli_ack~q ) # (\terminal|cpu|pi_stb~q )

	.dataa(\terminal|cpu|pli_ack~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pi_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|always39~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always39~0 .lut_mask = 16'hFFAA;
defparam \terminal|cpu|always39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \terminal|cpu|vmux[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[2] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux13~0 (
// Equation(s):
// \terminal|cpu|Mux13~0_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|plm [11]) # ((\terminal|cpu|plm [12]) # (\terminal|cpu|vmux [2])))) # (!\terminal|cpu|plm [9] & (\terminal|cpu|plm [11] $ ((\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|vmux [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux13~0 .lut_mask = 16'hBEBC;
defparam \terminal|cpu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \terminal|cpu|ea_ct[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_cta[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_ct [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_ct[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_ct[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|Add1~2 (
// Equation(s):
// \terminal|cpu|Add1~2_combout  = (\terminal|cpu|ea_ct [1] & (\terminal|cpu|Add1~1  & VCC)) # (!\terminal|cpu|ea_ct [1] & (!\terminal|cpu|Add1~1 ))
// \terminal|cpu|Add1~3  = CARRY((!\terminal|cpu|ea_ct [1] & !\terminal|cpu|Add1~1 ))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_ct [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|Add1~1 ),
	.combout(\terminal|cpu|Add1~2_combout ),
	.cout(\terminal|cpu|Add1~3 ));
// synopsys translate_off
defparam \terminal|cpu|Add1~2 .lut_mask = 16'hC303;
defparam \terminal|cpu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|Add1~4 (
// Equation(s):
// \terminal|cpu|Add1~4_combout  = (\terminal|cpu|ea_ct [2] & ((GND) # (!\terminal|cpu|Add1~3 ))) # (!\terminal|cpu|ea_ct [2] & (\terminal|cpu|Add1~3  $ (GND)))
// \terminal|cpu|Add1~5  = CARRY((\terminal|cpu|ea_ct [2]) # (!\terminal|cpu|Add1~3 ))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_ct [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|Add1~3 ),
	.combout(\terminal|cpu|Add1~4_combout ),
	.cout(\terminal|cpu|Add1~5 ));
// synopsys translate_off
defparam \terminal|cpu|Add1~4 .lut_mask = 16'h3CCF;
defparam \terminal|cpu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[2]~8 (
// Equation(s):
// \terminal|cpu|ea_cta[2]~8_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|ea_cta[0]~1_combout  & ((\terminal|cpu|Add1~4_combout ))) # (!\terminal|cpu|ea_cta[0]~1_combout  & (\terminal|cpu|ea_ct [2]))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|ea_ct [2]),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|Add1~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[2]~8 .lut_mask = 16'h0E04;
defparam \terminal|cpu|ea_cta[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[16] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [16] = ((\terminal|cpu|ireg [12] & (\terminal|cpu|plm_matrix|WideNor14~1_combout  & \terminal|cpu|ireg [14]))) # (!\terminal|cpu|plm_matrix|WideNor77~combout )

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|plm_matrix|WideNor77~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor14~1_combout ),
	.datad(\terminal|cpu|ireg [14]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [16]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[16] .lut_mask = 16'hB333;
defparam \terminal|cpu|plm_matrix|pl[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \terminal|cpu|plm[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[16] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~249 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~249_combout  = (\terminal|cpu|plm_matrix|WideNor8~1_combout  & ((\terminal|cpu|plm_matrix|WideNor8~0_combout ) # ((\terminal|cpu|ireg [5] & \terminal|cpu|plm_matrix|WideNor34~0_combout )))) # 
// (!\terminal|cpu|plm_matrix|WideNor8~1_combout  & (\terminal|cpu|ireg [5] & ((\terminal|cpu|plm_matrix|WideNor34~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor8~1_combout ),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~249_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~249 .lut_mask = 16'hECA0;
defparam \terminal|cpu|plm_matrix|pl[8]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor65~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor65~1_combout  = (!\terminal|cpu|ireg [5] & (\terminal|cpu|plm_matrix|WideNor65~0_combout  & \terminal|cpu|ri [0]))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ri [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor65~1 .lut_mask = 16'h3000;
defparam \terminal|cpu|plm_matrix|WideNor65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor181 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor181~combout  = (\terminal|cpu|ireg [3]) # (((\terminal|cpu|ix [0]) # (!\terminal|cpu|ireg [4])) # (!\terminal|cpu|plm_matrix|WideNor65~1_combout ))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ix [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor181~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor181 .lut_mask = 16'hFFBF;
defparam \terminal|cpu|plm_matrix|WideNor181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~71 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~71_combout  = (\terminal|cpu|plm_matrix|WideNor181~combout  & (((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor181~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~71 .lut_mask = 16'hAA2A;
defparam \terminal|cpu|plm_matrix|pl[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor50 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor50~combout  = ((!\terminal|cpu|plm_matrix|pl[31]~51_combout ) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor50~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor50 .lut_mask = 16'h5FFF;
defparam \terminal|cpu|plm_matrix|WideNor50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~73 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~73_combout  = (\terminal|cpu|plm_matrix|pl[8]~71_combout  & (\terminal|cpu|plm_matrix|WideNor177~combout  & (\terminal|cpu|plm_matrix|WideNor50~combout  & \terminal|cpu|plm_matrix|WideNor137~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[8]~71_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor177~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor50~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor137~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~73 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~74 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~74_combout  = (\terminal|cpu|plm_matrix|pl[28]~69_combout  & (\terminal|cpu|plm_matrix|WideNor161~combout  & (\terminal|cpu|plm_matrix|pl[8]~73_combout  & \terminal|cpu|plm_matrix|pl[12]~70_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[28]~69_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor161~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[8]~73_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[12]~70_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~74 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor65 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor65~combout  = ((\terminal|cpu|ireg [3]) # (!\terminal|cpu|ix [0])) # (!\terminal|cpu|plm_matrix|WideNor65~1_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.datac(\terminal|cpu|ireg [3]),
	.datad(\terminal|cpu|ix [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor65~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor65 .lut_mask = 16'hF3FF;
defparam \terminal|cpu|plm_matrix|WideNor65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~301 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~301_combout  = (\terminal|cpu|plm_matrix|WideNor167~combout  & (((!\terminal|cpu|ireg [4]) # (!\terminal|cpu|plm_matrix|WideNor65~1_combout )) # (!\terminal|cpu|ireg [3])))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|plm_matrix|WideNor167~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~301_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~301 .lut_mask = 16'h7F00;
defparam \terminal|cpu|plm_matrix|pl[35]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor146 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor146~combout  = (((!\terminal|cpu|ireg [5]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout )) # (!\terminal|cpu|ireg [4])) # (!\terminal|cpu|ireg [3])

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ireg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor146 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~107 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~107_combout  = (\terminal|cpu|plm_matrix|WideNor65~combout  & (\terminal|cpu|plm_matrix|pl[35]~301_combout  & \terminal|cpu|plm_matrix|WideNor146~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor65~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~301_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~107 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor109 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor109~combout  = ((\terminal|cpu|ri [1]) # ((!\terminal|cpu|plm_matrix|WideNor14~0_combout ) # (!\terminal|cpu|ia [3]))) # (!\terminal|cpu|plm_matrix|WideNor0~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.datab(\terminal|cpu|ri [1]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor109~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor109 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~151 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~151_combout  = (\terminal|cpu|plm_matrix|WideNor109~combout  & (((\terminal|cpu|ireg [4] & !\terminal|cpu|ireg [2])) # (!\terminal|cpu|plm_matrix|WideNor37~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ireg [2]),
	.datad(\terminal|cpu|plm_matrix|WideNor109~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~151_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~151 .lut_mask = 16'h5D00;
defparam \terminal|cpu|plm_matrix|pl[8]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~310 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~310_combout  = (\terminal|cpu|plm_matrix|WideNor100~combout  & (((!\terminal|cpu|ireg [12]) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~310_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~310 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|plm_matrix|pl[8]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~246 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~246_combout  = (\terminal|cpu|plm_matrix|pl[27]~107_combout  & (\terminal|cpu|plm_matrix|WideNor43~combout  & (\terminal|cpu|plm_matrix|pl[8]~151_combout  & \terminal|cpu|plm_matrix|pl[8]~310_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[27]~107_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor43~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[8]~151_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[8]~310_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~246_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~246 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[8]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~213 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~213_combout  = (\terminal|cpu|plm_matrix|WideNor180~combout  & (\terminal|cpu|plm_matrix|WideNor114~combout  & ((!\terminal|cpu|plm_matrix|WideNor127~1_combout ) # (!\terminal|cpu|ireg [2]))))

	.dataa(\terminal|cpu|plm_matrix|WideNor180~combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor127~1_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor114~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~213 .lut_mask = 16'h2A00;
defparam \terminal|cpu|plm_matrix|pl[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~214 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~214_combout  = (\terminal|cpu|plm_matrix|WideNor139~combout  & ((\terminal|cpu|ireg [2]) # ((!\terminal|cpu|ireg [1]) # (!\terminal|cpu|plm_matrix|WideNor127~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor127~1_combout ),
	.datad(\terminal|cpu|ireg [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~214_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~214 .lut_mask = 16'h8AAA;
defparam \terminal|cpu|plm_matrix|pl[11]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~215 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~215_combout  = (\terminal|cpu|plm_matrix|pl[10]~213_combout  & (\terminal|cpu|plm_matrix|WideNor134~combout  & (\terminal|cpu|plm_matrix|WideNor184~combout  & \terminal|cpu|plm_matrix|pl[11]~214_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[10]~213_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor134~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor184~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[11]~214_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~215_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~215 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[11]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~247 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~247_combout  = (((!\terminal|cpu|plm_matrix|pl[8]~244_combout ) # (!\terminal|cpu|plm_matrix|pl[11]~215_combout )) # (!\terminal|cpu|plm_matrix|pl[8]~246_combout )) # (!\terminal|cpu|plm_matrix|pl[8]~79_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[8]~79_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~246_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[11]~215_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[8]~244_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~247_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~247 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[8]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~124 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~124_combout  = (\terminal|cpu|plm_matrix|WideNor125~combout  & ((!\terminal|cpu|plm_matrix|WideNor34~0_combout ) # (!\terminal|cpu|ireg [10])))

	.dataa(\terminal|cpu|plm_matrix|WideNor125~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~124_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~124 .lut_mask = 16'h0AAA;
defparam \terminal|cpu|plm_matrix|pl[8]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~248 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~248_combout  = (!\terminal|cpu|plm_matrix|pl[8]~247_combout  & (\terminal|cpu|plm_matrix|pl[8]~124_combout  & \terminal|cpu|plm_matrix|WideNor122~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[8]~247_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~124_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~248_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~248 .lut_mask = 16'h4040;
defparam \terminal|cpu|plm_matrix|pl[8]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~250 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~250_combout  = (((\terminal|cpu|plm_matrix|pl[8]~249_combout  & !\terminal|cpu|ireg [11])) # (!\terminal|cpu|plm_matrix|pl[8]~248_combout )) # (!\terminal|cpu|plm_matrix|pl[8]~74_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[8]~249_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~74_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|pl[8]~248_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~250_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~250 .lut_mask = 16'h3BFF;
defparam \terminal|cpu|plm_matrix|pl[8]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \terminal|cpu|plm[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[8]~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[8] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor36 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor36~combout  = (\terminal|cpu|ri [2]) # (((!\terminal|cpu|plm_matrix|WideNor14~0_combout ) # (!\terminal|cpu|ia [3])) # (!\terminal|cpu|ia [5]))

	.dataa(\terminal|cpu|ri [2]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor36~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor36 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor169~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor169~0_combout  = (\terminal|cpu|ia [1]) # (((!\terminal|cpu|ia [5]) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|ia [4]))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor169~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor169~0 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~112 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~112_combout  = (\terminal|cpu|plm_matrix|WideNor36~combout  & (\terminal|cpu|plm_matrix|WideNor169~0_combout  & ((!\terminal|cpu|plm_matrix|WideNor193~0_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~51_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor36~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor169~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~112 .lut_mask = 16'h20A0;
defparam \terminal|cpu|plm_matrix|pl[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor25~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor25~1_combout  = (!\terminal|cpu|ia [1] & (\terminal|cpu|ireg [8] & (\terminal|cpu|ia [2] & !\terminal|cpu|ia [3])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor25~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor25~1 .lut_mask = 16'h0040;
defparam \terminal|cpu|plm_matrix|WideNor25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~251 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~251_combout  = (((!\terminal|cpu|plm_matrix|pl[10]~163_combout ) # (!\terminal|cpu|plm_matrix|WideNor84~combout )) # (!\terminal|cpu|plm_matrix|pl[10]~213_combout )) # (!\terminal|cpu|plm_matrix|pl[10]~159_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[10]~159_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[10]~213_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor84~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~163_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~251_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~251 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[10]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10]~252 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[10]~252_combout  = ((\terminal|cpu|plm_matrix|WideNor25~1_combout ) # ((\terminal|cpu|plm_matrix|pl[10]~251_combout ) # (!\terminal|cpu|plm_matrix|WideNor41~combout ))) # (!\terminal|cpu|plm_matrix|pl[27]~112_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[27]~112_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor25~1_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor41~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~251_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10]~252 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|pl[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[10] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [10] = (\terminal|cpu|plm_matrix|pl[10]~252_combout ) # (((!\terminal|cpu|plm_matrix|pl[10]~236_combout ) # (!\terminal|cpu|plm_matrix|pl[8]~79_combout )) # (!\terminal|cpu|plm_matrix|pl[8]~246_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[10]~252_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~246_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[8]~79_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~236_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [10]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[10] .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \terminal|cpu|plm[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[10] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \terminal|cpu|pc1[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[3] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \terminal|cpu|pc2[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[3] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|pc2_res~2 (
// Equation(s):
// \terminal|cpu|pc2_res~2_combout  = (!\terminal|cpu|breg [5]) # (!\terminal|cpu|breg [4])

	.dataa(\terminal|cpu|breg [4]),
	.datab(gnd),
	.datac(\terminal|cpu|breg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_res~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_res~2 .lut_mask = 16'h5F5F;
defparam \terminal|cpu|pc2_res~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|pc2_res~3 (
// Equation(s):
// \terminal|cpu|pc2_res~3_combout  = (\terminal|cpu|pc2_res~0_combout  & (\terminal|cpu|pld_matrix|pl[8]~13_combout  & (\terminal|cpu|pc2_res~2_combout  & \terminal|cpu|pc2_res~1_combout )))

	.dataa(\terminal|cpu|pc2_res~0_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[8]~13_combout ),
	.datac(\terminal|cpu|pc2_res~2_combout ),
	.datad(\terminal|cpu|pc2_res~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_res~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_res~3 .lut_mask = 16'h8000;
defparam \terminal|cpu|pc2_res~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|pc2_res~4 (
// Equation(s):
// \terminal|cpu|pc2_res~4_combout  = (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|pc2_res~3_combout ) # ((\terminal|cpu|pc2_res~q  & !\terminal|cpu|ir_stb~q ))))

	.dataa(\terminal|cpu|pc2_res~3_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|pc2_res~q ),
	.datad(\terminal|cpu|ir_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_res~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_res~4 .lut_mask = 16'h2232;
defparam \terminal|cpu|pc2_res~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \terminal|cpu|pc2_res (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pc2_res~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2_res~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2_res .is_wysiwyg = "true";
defparam \terminal|cpu|pc2_res .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|wr7~2 (
// Equation(s):
// \terminal|cpu|wr7~2_combout  = (\terminal|cpu|plm_rn [2] & (\terminal|cpu|plm_rn [0] & (!\terminal|cpu|plm_rn [3] & \terminal|cpu|plm_rn [1])))

	.dataa(\terminal|cpu|plm_rn [2]),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|plm_rn [1]),
	.cin(gnd),
	.combout(\terminal|cpu|wr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wr7~2 .lut_mask = 16'h0800;
defparam \terminal|cpu|wr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|pc2_wa~0 (
// Equation(s):
// \terminal|cpu|pc2_wa~0_combout  = (\terminal|cpu|alu_st [1] & \terminal|cpu|wr7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|wr7~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_wa~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_wa~0 .lut_mask = 16'hF000;
defparam \terminal|cpu|pc2_wa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~105 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~105_combout  = (\terminal|cpu|plm_matrix|WideNor135~combout  & (\terminal|cpu|plm_matrix|WideNor76~combout  & ((!\terminal|cpu|plm_matrix|pl[31]~47_combout ) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor135~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor76~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~105_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~105 .lut_mask = 16'h0888;
defparam \terminal|cpu|plm_matrix|pl[35]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~106 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~106_combout  = (\terminal|cpu|plm_matrix|pl[35]~105_combout  & (\terminal|cpu|plm_matrix|WideNor171~combout  & (\terminal|cpu|plm_matrix|WideNor181~combout  & \terminal|cpu|plm_matrix|pl[35]~301_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~105_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor181~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~301_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~106_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~106 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[24]~118 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[24]~118_combout  = (\terminal|cpu|plm_matrix|pl[35]~106_combout  & (\terminal|cpu|plm_matrix|pl[24]~116_combout  & \terminal|cpu|plm_matrix|WideNor65~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[35]~106_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[24]~116_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor65~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[24]~118_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[24]~118 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[24]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor75~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor75~0_combout  = (\terminal|cpu|ri [1] & (!\terminal|cpu|ireg [3] & (\terminal|cpu|ireg [4] & \terminal|cpu|plm_matrix|WideNor43~5_combout )))

	.dataa(\terminal|cpu|ri [1]),
	.datab(\terminal|cpu|ireg [3]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|plm_matrix|WideNor43~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor75~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor75~0 .lut_mask = 16'h2000;
defparam \terminal|cpu|plm_matrix|WideNor75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor75~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor75~1_combout  = (!\terminal|cpu|ireg [7] & (\terminal|cpu|plm_matrix|WideNor75~0_combout  & (!\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor34~0_combout )))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|plm_matrix|WideNor75~0_combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor75~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor75~1 .lut_mask = 16'h0400;
defparam \terminal|cpu|plm_matrix|WideNor75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor110 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor110~combout  = (!\terminal|cpu|plm_matrix|WideNor75~1_combout ) # (!\terminal|cpu|ireg [0])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [0]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor75~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor110~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor110 .lut_mask = 16'h33FF;
defparam \terminal|cpu|plm_matrix|WideNor110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[21] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [21] = (\terminal|cpu|plm_matrix|pl[23]~80_combout  & (\terminal|cpu|plm_matrix|pl[24]~118_combout  & (\terminal|cpu|plm_matrix|WideNor98~combout  & \terminal|cpu|plm_matrix|WideNor110~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[23]~80_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[24]~118_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor98~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor110~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [21]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[21] .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \terminal|cpu|plm[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [21]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[21] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \terminal|cpu|plm_wt[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_wt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_wt[21] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_wt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plr[21]~2 (
// Equation(s):
// \terminal|cpu|plr[21]~2_combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|plm [21])) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm_wt [21])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [21]),
	.datac(\terminal|cpu|plm_wt [21]),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plr[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plr[21]~2 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|plr[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|io_cmd~0 (
// Equation(s):
// \terminal|cpu|io_cmd~0_combout  = (\terminal|cpu|plr[24]~3_combout  & (\terminal|cpu|plr[21]~2_combout  & !\terminal|cpu|plr[22]~1_combout ))

	.dataa(\terminal|cpu|plr[24]~3_combout ),
	.datab(\terminal|cpu|plr[21]~2_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plr[22]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_cmd~0 .lut_mask = 16'h0088;
defparam \terminal|cpu|io_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|pc2_wa~1 (
// Equation(s):
// \terminal|cpu|pc2_wa~1_combout  = (\terminal|cpu|pc2_wa~0_combout  & (((\terminal|cpu|Equal44~0_combout ) # (\terminal|cpu|io_cmd~0_combout )) # (!\terminal|cpu|pc2_res~q )))

	.dataa(\terminal|cpu|pc2_res~q ),
	.datab(\terminal|cpu|Equal44~0_combout ),
	.datac(\terminal|cpu|pc2_wa~0_combout ),
	.datad(\terminal|cpu|io_cmd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_wa~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_wa~1 .lut_mask = 16'hF0D0;
defparam \terminal|cpu|pc2_wa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|cpc~20 (
// Equation(s):
// \terminal|cpu|cpc~20_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[3]~3_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [3])))

	.dataa(\terminal|cpu|ear2[3]~3_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc2 [3]),
	.datad(\terminal|cpu|pc2_wa~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~20 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|cpc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|cpc[3]~9 (
// Equation(s):
// \terminal|cpu|cpc[3]~9_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~20_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [3]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [3]),
	.datad(\terminal|cpu|cpc~20_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[3]~9 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|cpc[3]~feeder (
// Equation(s):
// \terminal|cpu|cpc[3]~feeder_combout  = \terminal|cpu|cpc[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[3]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|pc_wax (
// Equation(s):
// \terminal|cpu|pc_wax~combout  = (\terminal|cpu|plm_rn [3] & (\terminal|cpu|alu_st [1] & \terminal|cpu|plm_rn [4]))

	.dataa(\terminal|cpu|plm_rn [3]),
	.datab(\terminal|cpu|alu_st [1]),
	.datac(\terminal|cpu|plm_rn [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pc_wax~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc_wax .lut_mask = 16'h8080;
defparam \terminal|cpu|pc_wax .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|cpsw_stb~1 (
// Equation(s):
// \terminal|cpu|cpsw_stb~1_combout  = (!\terminal|cpu|psw [8]) # (!\terminal|cpu|psw [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|psw [7]),
	.datad(\terminal|cpu|psw [8]),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw_stb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw_stb~1 .lut_mask = 16'h0FFF;
defparam \terminal|cpu|cpsw_stb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \terminal|cpu|plm_wt[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_wt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_wt[22] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_wt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|wb_cyc~5 (
// Equation(s):
// \terminal|cpu|wb_cyc~5_combout  = (\terminal|cpu|wio_wr_rc~2_combout  & ((\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm [22]))) # (!\terminal|cpu|alu_st [0] & (\terminal|cpu|plm_wt [22]))))

	.dataa(\terminal|cpu|plm_wt [22]),
	.datab(\terminal|cpu|plm [22]),
	.datac(\terminal|cpu|wio_wr_rc~2_combout ),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_cyc~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_cyc~5 .lut_mask = 16'hC0A0;
defparam \terminal|cpu|wb_cyc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor136 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor136~combout  = (((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|ri [0])) # (!\terminal|cpu|plm_matrix|WideNor100~0_combout )) # (!\terminal|cpu|ia [0])

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.datac(\terminal|cpu|ri [0]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor136~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor136 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[23] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [23] = (\terminal|cpu|plm_matrix|WideNor136~combout  & \terminal|cpu|plm_matrix|pl[23]~81_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor136~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[23]~81_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [23]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[23] .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|pl[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \terminal|cpu|plm[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [23]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[23] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \terminal|cpu|plm_wt[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_wt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_wt[23] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_wt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|wra~2 (
// Equation(s):
// \terminal|cpu|wra~2_combout  = ((!\terminal|cpu|plr[21]~2_combout  & ((\terminal|cpu|dc_iowr~q ) # (\terminal|cpu|dc_iord~q )))) # (!\terminal|cpu|plr[22]~1_combout )

	.dataa(\terminal|cpu|plr[22]~1_combout ),
	.datab(\terminal|cpu|dc_iowr~q ),
	.datac(\terminal|cpu|plr[21]~2_combout ),
	.datad(\terminal|cpu|dc_iord~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~2 .lut_mask = 16'h5F5D;
defparam \terminal|cpu|wra~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|wra~7 (
// Equation(s):
// \terminal|cpu|wra~7_combout  = (\terminal|cpu|wra~2_combout ) # ((\terminal|cpu|alu_st [0] & (!\terminal|cpu|plm [23])) # (!\terminal|cpu|alu_st [0] & ((!\terminal|cpu|plm_wt [23]))))

	.dataa(\terminal|cpu|alu_st [0]),
	.datab(\terminal|cpu|plm [23]),
	.datac(\terminal|cpu|plm_wt [23]),
	.datad(\terminal|cpu|wra~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~7 .lut_mask = 16'hFF27;
defparam \terminal|cpu|wra~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \terminal|cpu|na[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na_rc [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|all_rdy~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[1] .is_wysiwyg = "true";
defparam \terminal|cpu|na[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|io_rcd1_xt (
// Equation(s):
// \terminal|cpu|io_rcd1_xt~combout  = (!\terminal|cpu|plm [2] & (\terminal|cpu|plm [29] & (\terminal|cpu|na [1] & \terminal|cpu|plm [3])))

	.dataa(\terminal|cpu|plm [2]),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|na [1]),
	.datad(\terminal|cpu|plm [3]),
	.cin(gnd),
	.combout(\terminal|cpu|io_rcd1_xt~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_rcd1_xt .lut_mask = 16'h4000;
defparam \terminal|cpu|io_rcd1_xt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \terminal|cpu|io_rcd1 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_rcd1_xt~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_rcd1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_rcd1 .is_wysiwyg = "true";
defparam \terminal|cpu|io_rcd1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|wra~3 (
// Equation(s):
// \terminal|cpu|wra~3_combout  = (\terminal|cpu|wra~7_combout  & (((\terminal|cpu|iocmd_st [2] & !\terminal|cpu|io_rcd1~q )) # (!\terminal|cpu|iocmd_st [5])))

	.dataa(\terminal|cpu|iocmd_st [5]),
	.datab(\terminal|cpu|iocmd_st [2]),
	.datac(\terminal|cpu|wra~7_combout ),
	.datad(\terminal|cpu|io_rcd1~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~3 .lut_mask = 16'h50D0;
defparam \terminal|cpu|wra~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|acmp_en~0 (
// Equation(s):
// \terminal|cpu|acmp_en~0_combout  = (\terminal|cpu|wra~5_combout  & (\terminal|cpu|wb_cyc~5_combout  & \terminal|cpu|wra~3_combout ))

	.dataa(\terminal|cpu|wra~5_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_cyc~5_combout ),
	.datad(\terminal|cpu|wra~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|acmp_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acmp_en~0 .lut_mask = 16'hA000;
defparam \terminal|cpu|acmp_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|io_pswr~0 (
// Equation(s):
// \terminal|cpu|io_pswr~0_combout  = (\terminal|cpu|wb_sel[0]~0_combout  & ((\terminal|cpu|io_pswr~q ) # ((!\terminal|cpu|na [0] & \terminal|cpu|acmp_en~0_combout ))))

	.dataa(\terminal|cpu|wb_sel[0]~0_combout ),
	.datab(\terminal|cpu|na [0]),
	.datac(\terminal|cpu|io_pswr~q ),
	.datad(\terminal|cpu|acmp_en~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_pswr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_pswr~0 .lut_mask = 16'hA2A0;
defparam \terminal|cpu|io_pswr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \terminal|cpu|io_pswr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_pswr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_pswr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_pswr .is_wysiwyg = "true";
defparam \terminal|cpu|io_pswr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|wb_wdone~0 (
// Equation(s):
// \terminal|cpu|wb_wdone~0_combout  = (\terminal|cpu|wb_we~q  & (!\terminal|wb_ack~1_combout  & \terminal|cpu|wb_stb~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_we~q ),
	.datac(\terminal|wb_ack~1_combout ),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_wdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_wdone~0 .lut_mask = 16'h0C00;
defparam \terminal|cpu|wb_wdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|psw~6 (
// Equation(s):
// \terminal|cpu|psw~6_combout  = (!\terminal|cpu|plm [25] & \terminal|cpu|alu_st [1])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [25]),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|psw~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw~6 .lut_mask = 16'h3030;
defparam \terminal|cpu|psw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|cpsw_stb~0 (
// Equation(s):
// \terminal|cpu|cpsw_stb~0_combout  = (!\terminal|cpu|psw~6_combout  & (!\terminal|cpu|io_pswr~q  & ((\terminal|cpu|plm [8]) # (!\terminal|cpu|psw_wa~combout ))))

	.dataa(\terminal|cpu|psw_wa~combout ),
	.datab(\terminal|cpu|psw~6_combout ),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|io_pswr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw_stb~0 .lut_mask = 16'h0031;
defparam \terminal|cpu|cpsw_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|cpsw_stb~2 (
// Equation(s):
// \terminal|cpu|cpsw_stb~2_combout  = ((\terminal|cpu|cpsw_stb~0_combout ) # ((\terminal|cpu|io_pswr~q  & !\terminal|cpu|wb_wdone~0_combout ))) # (!\terminal|cpu|cpsw_stb~1_combout )

	.dataa(\terminal|cpu|cpsw_stb~1_combout ),
	.datab(\terminal|cpu|io_pswr~q ),
	.datac(\terminal|cpu|wb_wdone~0_combout ),
	.datad(\terminal|cpu|cpsw_stb~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw_stb~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw_stb~2 .lut_mask = 16'hFF5D;
defparam \terminal|cpu|cpsw_stb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \terminal|cpu|io_rcdr (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_wr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_rcdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_rcdr .is_wysiwyg = "true";
defparam \terminal|cpu|io_rcdr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|cpc[5]~33 (
// Equation(s):
// \terminal|cpu|cpc[5]~33_combout  = (!\terminal|cpu|io_rcdr~q  & (\terminal|cpu|alu_st [1] & \terminal|cpu|wr7~2_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|io_rcdr~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|wr7~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[5]~33 .lut_mask = 16'h3000;
defparam \terminal|cpu|cpc[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc[5]~34 (
// Equation(s):
// \terminal|cpu|cpc[5]~34_combout  = (\terminal|cpu|cpc[5]~33_combout  & (((\terminal|cpu|wb_cyc~5_combout ) # (!\terminal|cpu|io_pswr~q )))) # (!\terminal|cpu|cpc[5]~33_combout  & (\terminal|cpu|pc1_wr~0_combout  & ((\terminal|cpu|wb_cyc~5_combout ) # 
// (!\terminal|cpu|io_pswr~q ))))

	.dataa(\terminal|cpu|cpc[5]~33_combout ),
	.datab(\terminal|cpu|pc1_wr~0_combout ),
	.datac(\terminal|cpu|wb_cyc~5_combout ),
	.datad(\terminal|cpu|io_pswr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[5]~34 .lut_mask = 16'hE0EE;
defparam \terminal|cpu|cpc[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|cpc[5]~35 (
// Equation(s):
// \terminal|cpu|cpc[5]~35_combout  = (\terminal|cpu|pc_wax~combout ) # (((\terminal|cpu|cpc[5]~34_combout  & \terminal|cpu|cpsw_stb~1_combout )) # (!\terminal|cpu|cpsw_stb~2_combout ))

	.dataa(\terminal|cpu|pc_wax~combout ),
	.datab(\terminal|cpu|cpsw_stb~2_combout ),
	.datac(\terminal|cpu|cpc[5]~34_combout ),
	.datad(\terminal|cpu|cpsw_stb~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[5]~35 .lut_mask = 16'hFBBB;
defparam \terminal|cpu|cpc[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \terminal|cpu|cpc[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[3]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[3] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux44~11 (
// Equation(s):
// \terminal|cpu|Mux44~11_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|cpc [3]) # (!\terminal|cpu|plm [11])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(gnd),
	.datad(\terminal|cpu|cpc [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~11 .lut_mask = 16'hCC44;
defparam \terminal|cpu|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|WideOr3~0 (
// Equation(s):
// \terminal|cpu|WideOr3~0_combout  = (\terminal|cpu|vsel[0]~2_combout  & (\terminal|cpu|vsel[2]~5_combout  $ ((\terminal|cpu|vsel[1]~4_combout )))) # (!\terminal|cpu|vsel[0]~2_combout  & ((\terminal|cpu|vsel[3]~7_combout  & 
// ((!\terminal|cpu|vsel[1]~4_combout ))) # (!\terminal|cpu|vsel[3]~7_combout  & (!\terminal|cpu|vsel[2]~5_combout ))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|WideOr3~0 .lut_mask = 16'h4B59;
defparam \terminal|cpu|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \terminal|cpu|vmux[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[3] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_sh~11 (
// Equation(s):
// \terminal|cpu|alu_sh~11_combout  = (!\terminal|cpu|sf_xchg~0_combout  & (\terminal|cpu|sh_cin~1_combout  & ((\terminal|cpu|plm18m~combout ) # (!\terminal|cpu|lshift~1_combout ))))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|plm18m~combout ),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|sh_cin~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh~11 .lut_mask = 16'h0D00;
defparam \terminal|cpu|alu_sh~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|Equal38~0 (
// Equation(s):
// \terminal|cpu|Equal38~0_combout  = (!\terminal|cpu|ea_cta[1]~11_combout  & (\terminal|cpu|Equal32~0_combout  & \terminal|cpu|ea_cta[0]~3_combout ))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|Equal32~0_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal38~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal38~0 .lut_mask = 16'h5000;
defparam \terminal|cpu|Equal38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \terminal|cpu|ea_f[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|y[15]~79 (
// Equation(s):
// \terminal|cpu|y[15]~79_combout  = (\terminal|cpu|plm [8] & (((\terminal|cpu|plm [10])) # (!\terminal|cpu|plm [11]))) # (!\terminal|cpu|plm [8] & (((\terminal|cpu|plm [9]) # (!\terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|plm [8]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~79 .lut_mask = 16'hFA77;
defparam \terminal|cpu|y[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|qswp~1 (
// Equation(s):
// \terminal|cpu|qswp~1_combout  = (!\terminal|cpu|plm_rn [4] & (\terminal|cpu|qa0~q  & \terminal|cpu|qswp~0_combout ))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|qswp~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qswp~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qswp~1 .lut_mask = 16'h4400;
defparam \terminal|cpu|qswp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|tlz~0 (
// Equation(s):
// \terminal|cpu|tlz~0_combout  = (\terminal|cpu|alu_st [0] & ((\terminal|cpu|ea_1tc~q  & (\terminal|cpu|ear1 [15])) # (!\terminal|cpu|ea_1tc~q  & ((\terminal|cpu|tlz~q ))))) # (!\terminal|cpu|alu_st [0] & (((\terminal|cpu|tlz~q ))))

	.dataa(\terminal|cpu|alu_st [0]),
	.datab(\terminal|cpu|ear1 [15]),
	.datac(\terminal|cpu|tlz~q ),
	.datad(\terminal|cpu|ea_1tc~q ),
	.cin(gnd),
	.combout(\terminal|cpu|tlz~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tlz~0 .lut_mask = 16'hD8F0;
defparam \terminal|cpu|tlz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \terminal|cpu|tlz (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tlz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tlz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tlz .is_wysiwyg = "true";
defparam \terminal|cpu|tlz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|acc[15]~0 (
// Equation(s):
// \terminal|cpu|acc[15]~0_combout  = (\terminal|cpu|acc_wa~combout  & ((!\terminal|cpu|ax[12]~1_combout ) # (!\terminal|cpu|sxt_y~q )))

	.dataa(\terminal|cpu|sxt_y~q ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|acc_wa~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|acc[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acc[15]~0 .lut_mask = 16'h7070;
defparam \terminal|cpu|acc[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \terminal|cpu|acc[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[15] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_a~0 (
// Equation(s):
// \terminal|cpu|alu_a~0_combout  = (\terminal|cpu|plm14m~7_combout  & ((\terminal|cpu|plm14m~8_combout  & ((\terminal|cpu|plm [17]))) # (!\terminal|cpu|plm14m~8_combout  & (!\terminal|cpu|plm13m~3_combout )))) # (!\terminal|cpu|plm14m~7_combout  & 
// (!\terminal|cpu|plm13m~3_combout ))

	.dataa(\terminal|cpu|plm13m~3_combout ),
	.datab(\terminal|cpu|plm14m~7_combout ),
	.datac(\terminal|cpu|plm14m~8_combout ),
	.datad(\terminal|cpu|plm [17]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_a~0 .lut_mask = 16'hD515;
defparam \terminal|cpu|alu_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_b (
// Equation(s):
// \terminal|cpu|alu_b~combout  = (!\terminal|cpu|plm [17] & (\terminal|cpu|plm14m~8_combout  & \terminal|cpu|plm14m~7_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [17]),
	.datac(\terminal|cpu|plm14m~8_combout ),
	.datad(\terminal|cpu|plm14m~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_b~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_b .lut_mask = 16'h3000;
defparam \terminal|cpu|alu_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \terminal|cpu|sreg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[4] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \terminal|cpu|r[2][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \terminal|cpu|r[3][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \terminal|cpu|r[0][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \terminal|cpu|r[1][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux27~4 (
// Equation(s):
// \terminal|cpu|Mux27~4_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|plm [7])) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[1][4]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|r[0][4]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[0][4]~q ),
	.datad(\terminal|cpu|r[1][4]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~4 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux27~5 (
// Equation(s):
// \terminal|cpu|Mux27~5_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux27~4_combout  & ((\terminal|cpu|r[3][4]~q ))) # (!\terminal|cpu|Mux27~4_combout  & (\terminal|cpu|r[2][4]~q )))) # (!\terminal|cpu|plm [6] & (((\terminal|cpu|Mux27~4_combout ))))

	.dataa(\terminal|cpu|r[2][4]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[3][4]~q ),
	.datad(\terminal|cpu|Mux27~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~5 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux27~6 (
// Equation(s):
// \terminal|cpu|Mux27~6_combout  = (\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|Mux23~3_combout )) # (!\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|Mux23~3_combout  & (\terminal|cpu|sreg [4])) # (!\terminal|cpu|Mux23~3_combout  & 
// ((\terminal|cpu|Mux27~5_combout )))))

	.dataa(\terminal|cpu|Mux23~2_combout ),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|sreg [4]),
	.datad(\terminal|cpu|Mux27~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~6 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|qreg[4]~4 (
// Equation(s):
// \terminal|cpu|qreg[4]~4_combout  = (\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [12]))) # (!\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [4]))

	.dataa(\terminal|cpu|wb_dat [4]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [12]),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[4]~4 .lut_mask = 16'hEE22;
defparam \terminal|cpu|qreg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cyclone10lp_lcell_comb \terminal|cpu|wb_dat[14]~51 (
// Equation(s):
// \terminal|cpu|wb_dat[14]~51_combout  = (\terminal|cpu|wb_rdone~0_combout ) # ((\terminal|cpu|wb_iak~q  & \terminal|svic|wb_ack_o~q ))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat[14]~51 .lut_mask = 16'hECEC;
defparam \terminal|cpu|wb_dat[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \terminal|cpu|rdat (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|rdat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|rdat .is_wysiwyg = "true";
defparam \terminal|cpu|rdat .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|brd_wq~0 (
// Equation(s):
// \terminal|cpu|brd_wq~0_combout  = (\terminal|cpu|rdat~q  & ((\terminal|cpu|iop_in~q ) # (\terminal|cpu|iop_rcd~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_in~q ),
	.datac(\terminal|cpu|rdat~q ),
	.datad(\terminal|cpu|iop_rcd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|brd_wq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|brd_wq~0 .lut_mask = 16'hF0C0;
defparam \terminal|cpu|brd_wq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|qreg[1]~19 (
// Equation(s):
// \terminal|cpu|qreg[1]~19_combout  = (\terminal|cpu|brd_wq~0_combout ) # ((!\terminal|cpu|plm_rn [4] & (\terminal|cpu|alu_st [1] & \terminal|cpu|qswp~0_combout )))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|brd_wq~0_combout ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|qswp~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[1]~19 .lut_mask = 16'hDCCC;
defparam \terminal|cpu|qreg[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \terminal|cpu|qreg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[4]~4_combout ),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[4] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \terminal|cpu|acc[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[4] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|ear2[4]~feeder (
// Equation(s):
// \terminal|cpu|ear2[4]~feeder_combout  = \terminal|cpu|ear2[4]~4_combout 

	.dataa(\terminal|cpu|ear2[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[4]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|ear2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|ear2[3]~feeder (
// Equation(s):
// \terminal|cpu|ear2[3]~feeder_combout  = \terminal|cpu|ear2[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[3]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|eas_dir~0 (
// Equation(s):
// \terminal|cpu|eas_dir~0_combout  = (\terminal|cpu|sf_xchg~0_combout  & ((!\terminal|cpu|ea_f [3]) # (!\terminal|cpu|ea_div~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_div~0_combout ),
	.datac(\terminal|cpu|ea_f [3]),
	.datad(\terminal|cpu|sf_xchg~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|eas_dir~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|eas_dir~0 .lut_mask = 16'h3F00;
defparam \terminal|cpu|eas_dir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|eas_left (
// Equation(s):
// \terminal|cpu|eas_left~combout  = (\terminal|cpu|lshift~0_combout ) # ((\terminal|cpu|ea_div~0_combout  & \terminal|cpu|ea_f [3]))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_div~0_combout ),
	.datac(\terminal|cpu|ea_f [3]),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|eas_left~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|eas_left .lut_mask = 16'hFFC0;
defparam \terminal|cpu|eas_left .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[3]~3 (
// Equation(s):
// \terminal|cpu|ea_mux[3]~3_combout  = (\terminal|cpu|ear2 [3] & ((\terminal|cpu|eas_dir~0_combout ) # ((\terminal|cpu|eas_left~combout  & \terminal|cpu|ear2 [2])))) # (!\terminal|cpu|ear2 [3] & (((\terminal|cpu|eas_left~combout  & \terminal|cpu|ear2 
// [2]))))

	.dataa(\terminal|cpu|ear2 [3]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|ear2 [2]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[3]~3 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[3] (
// Equation(s):
// \terminal|cpu|ea_mux [3] = (\terminal|cpu|ea_mux[3]~3_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [4]))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|ea_mux[3]~3_combout ),
	.datac(\terminal|cpu|ear2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [3]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[3] .lut_mask = 16'hECEC;
defparam \terminal|cpu|ea_mux[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \terminal|cpu|ea22[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|ea1_wa~0 (
// Equation(s):
// \terminal|cpu|ea1_wa~0_combout  = (\terminal|cpu|plm_rn [3] & (\terminal|cpu|rn_wa[6]~8_combout  & (!\terminal|cpu|plm_rn [2] & !\terminal|cpu|plm_rn [1])))

	.dataa(\terminal|cpu|plm_rn [3]),
	.datab(\terminal|cpu|rn_wa[6]~8_combout ),
	.datac(\terminal|cpu|plm_rn [2]),
	.datad(\terminal|cpu|plm_rn [1]),
	.cin(gnd),
	.combout(\terminal|cpu|ea1_wa~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea1_wa~0 .lut_mask = 16'h0008;
defparam \terminal|cpu|ea1_wa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|ea1_wa (
// Equation(s):
// \terminal|cpu|ea1_wa~combout  = (!\terminal|cpu|plm_rn [0] & \terminal|cpu|ea1_wa~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|ea1_wa~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea1_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea1_wa .lut_mask = 16'h3030;
defparam \terminal|cpu|ea1_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \terminal|cpu|ear2[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[3]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[4]~6 (
// Equation(s):
// \terminal|cpu|ea_mux[4]~6_combout  = (\terminal|cpu|ear2 [3] & ((\terminal|cpu|eas_left~combout ) # ((\terminal|cpu|ear2 [4] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|ear2 [3] & (\terminal|cpu|ear2 [4] & ((\terminal|cpu|eas_dir~0_combout 
// ))))

	.dataa(\terminal|cpu|ear2 [3]),
	.datab(\terminal|cpu|ear2 [4]),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[4]~6 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ear2[5]~feeder (
// Equation(s):
// \terminal|cpu|ear2[5]~feeder_combout  = \terminal|cpu|ear2[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[5]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|qreg[7]~7 (
// Equation(s):
// \terminal|cpu|qreg[7]~7_combout  = (\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [15]))) # (!\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [7]))

	.dataa(\terminal|cpu|wb_dat [7]),
	.datab(\terminal|cpu|wb_dat [15]),
	.datac(gnd),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[7]~7 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|qreg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \terminal|cpu|qreg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[7]~7_combout ),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[7] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \terminal|cpu|sreg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[7] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \terminal|cpu|r[2][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \terminal|cpu|r[3][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \terminal|cpu|r[0][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \terminal|cpu|r[1][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux24~4 (
// Equation(s):
// \terminal|cpu|Mux24~4_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|plm [7])) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[1][7]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|r[0][7]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[0][7]~q ),
	.datad(\terminal|cpu|r[1][7]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~4 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux24~5 (
// Equation(s):
// \terminal|cpu|Mux24~5_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux24~4_combout  & ((\terminal|cpu|r[3][7]~q ))) # (!\terminal|cpu|Mux24~4_combout  & (\terminal|cpu|r[2][7]~q )))) # (!\terminal|cpu|plm [6] & (((\terminal|cpu|Mux24~4_combout ))))

	.dataa(\terminal|cpu|r[2][7]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[3][7]~q ),
	.datad(\terminal|cpu|Mux24~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~5 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|ear2[7]~feeder (
// Equation(s):
// \terminal|cpu|ear2[7]~feeder_combout  = \terminal|cpu|ear2[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[7]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[7]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|ear2[8]~feeder (
// Equation(s):
// \terminal|cpu|ear2[8]~feeder_combout  = \terminal|cpu|ear2[8]~8_combout 

	.dataa(\terminal|cpu|ear2[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[8]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|ear2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_d~0 (
// Equation(s):
// \terminal|cpu|alu_d~0_combout  = (\terminal|cpu|plm [17] & ((!\terminal|cpu|plm14m~7_combout ) # (!\terminal|cpu|plm14m~8_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [17]),
	.datac(\terminal|cpu|plm14m~8_combout ),
	.datad(\terminal|cpu|plm14m~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_d~0 .lut_mask = 16'h0CCC;
defparam \terminal|cpu|alu_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \terminal|cpu|pc2[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[7] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc~22 (
// Equation(s):
// \terminal|cpu|cpc~22_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[7]~7_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [7])))

	.dataa(\terminal|cpu|ear2[7]~7_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc2 [7]),
	.datad(\terminal|cpu|pc2_wa~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~22 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|cpc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|cpc[7]~5 (
// Equation(s):
// \terminal|cpu|cpc[7]~5_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~22_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [7]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [7]),
	.datad(\terminal|cpu|cpc~22_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[7]~5 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \terminal|cpu|pc1[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[7] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux40~7 (
// Equation(s):
// \terminal|cpu|Mux40~7_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|pc1 [7]))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[3][7]~q ))))

	.dataa(\terminal|cpu|r[3][7]~q ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|pc1 [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~7 .lut_mask = 16'hF2C2;
defparam \terminal|cpu|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux40~8 (
// Equation(s):
// \terminal|cpu|Mux40~8_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux40~7_combout  & (\terminal|cpu|qreg [7])) # (!\terminal|cpu|Mux40~7_combout  & ((\terminal|cpu|sreg [7]))))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux40~7_combout ))))

	.dataa(\terminal|cpu|qreg [7]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|sreg [7]),
	.datad(\terminal|cpu|Mux40~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~8 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[4]~11 (
// Equation(s):
// \terminal|cpu|rn_wa[4]~11_combout  = (!\terminal|cpu|plm_rn [4] & (\terminal|cpu|alu_st [1] & (\terminal|cpu|plm_rn [2] & !\terminal|cpu|plm_rn [1])))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|alu_st [1]),
	.datac(\terminal|cpu|plm_rn [2]),
	.datad(\terminal|cpu|plm_rn [1]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[4]~11 .lut_mask = 16'h0040;
defparam \terminal|cpu|rn_wa[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[4] (
// Equation(s):
// \terminal|cpu|rn_wa [4] = (!\terminal|cpu|plm_rn [0] & (!\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[4]~11_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[4]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [4]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[4] .lut_mask = 16'h0300;
defparam \terminal|cpu|rn_wa[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \terminal|cpu|r[4][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux40~4 (
// Equation(s):
// \terminal|cpu|Mux40~4_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & (\terminal|cpu|r[4][7]~q )) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|r[0][7]~q )))))

	.dataa(\terminal|cpu|r[4][7]~q ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|r[0][7]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~4 .lut_mask = 16'hE3E0;
defparam \terminal|cpu|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \terminal|cpu|ear1[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[7] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux40~5 (
// Equation(s):
// \terminal|cpu|Mux40~5_combout  = (\terminal|cpu|Mux40~4_combout  & (((\terminal|cpu|psw [7])) # (!\terminal|cpu|plm [9]))) # (!\terminal|cpu|Mux40~4_combout  & (\terminal|cpu|plm [9] & ((\terminal|cpu|ear1 [7]))))

	.dataa(\terminal|cpu|Mux40~4_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|psw [7]),
	.datad(\terminal|cpu|ear1 [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~5 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[6] (
// Equation(s):
// \terminal|cpu|rn_wa [6] = (\terminal|cpu|rn_wa[6]~8_combout  & (\terminal|cpu|plm_rn [1] & (\terminal|cpu|cpsw_wa~0_combout  & \terminal|cpu|plm_rn [2])))

	.dataa(\terminal|cpu|rn_wa[6]~8_combout ),
	.datab(\terminal|cpu|plm_rn [1]),
	.datac(\terminal|cpu|cpsw_wa~0_combout ),
	.datad(\terminal|cpu|plm_rn [2]),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [6]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[6] .lut_mask = 16'h8000;
defparam \terminal|cpu|rn_wa[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \terminal|cpu|r[6][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux40~2 (
// Equation(s):
// \terminal|cpu|Mux40~2_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[6][7]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[2][7]~q ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[2][7]~q ),
	.datad(\terminal|cpu|r[6][7]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~2 .lut_mask = 16'h3210;
defparam \terminal|cpu|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|ra_fr1~0 (
// Equation(s):
// \terminal|cpu|ra_fr1~0_combout  = (\terminal|cpu|plm [2] & \terminal|cpu|plm [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [2]),
	.datad(\terminal|cpu|plm [3]),
	.cin(gnd),
	.combout(\terminal|cpu|ra_fr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ra_fr1~0 .lut_mask = 16'hF000;
defparam \terminal|cpu|ra_fr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \terminal|cpu|ra_fw (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ra_fr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ra_fw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ra_fw .is_wysiwyg = "true";
defparam \terminal|cpu|ra_fw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|ra_wa (
// Equation(s):
// \terminal|cpu|ra_wa~combout  = (\terminal|cpu|ra_fw~q  & \terminal|cpu|alu_st [1])

	.dataa(gnd),
	.datab(\terminal|cpu|ra_fw~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ra_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ra_wa .lut_mask = 16'hC0C0;
defparam \terminal|cpu|ra_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \terminal|cpu|areg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[7]~9_combout ),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[7] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux40~3 (
// Equation(s):
// \terminal|cpu|Mux40~3_combout  = (\terminal|cpu|Mux40~2_combout ) # ((\terminal|cpu|plm [10] & (\terminal|cpu|areg [7] & \terminal|cpu|plm [9])))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|Mux40~2_combout ),
	.datac(\terminal|cpu|areg [7]),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~3 .lut_mask = 16'hECCC;
defparam \terminal|cpu|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux40~6 (
// Equation(s):
// \terminal|cpu|Mux40~6_combout  = (\terminal|cpu|plm [12] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|Mux40~3_combout ))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|Mux40~5_combout ))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|Mux40~5_combout ),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|Mux40~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~6 .lut_mask = 16'hF4A4;
defparam \terminal|cpu|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \terminal|cpu|acc[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[7] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|rn_wa[5] (
// Equation(s):
// \terminal|cpu|rn_wa [5] = (\terminal|cpu|plm_rn [0] & (!\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[4]~11_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[4]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|rn_wa [5]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rn_wa[5] .lut_mask = 16'h0C00;
defparam \terminal|cpu|rn_wa[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \terminal|cpu|r[5][7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][7] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux40~0 (
// Equation(s):
// \terminal|cpu|Mux40~0_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|plm [9]) # ((\terminal|cpu|r[5][7]~q )))) # (!\terminal|cpu|plm [10] & (!\terminal|cpu|plm [9] & (\terminal|cpu|r[1][7]~q )))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[1][7]~q ),
	.datad(\terminal|cpu|r[5][7]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~0 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux40~1 (
// Equation(s):
// \terminal|cpu|Mux40~1_combout  = (\terminal|cpu|Mux40~0_combout  & ((\terminal|cpu|acc [7]) # ((!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux40~0_combout  & (((\terminal|cpu|plm [9] & \terminal|cpu|ear2 [7]))))

	.dataa(\terminal|cpu|acc [7]),
	.datab(\terminal|cpu|Mux40~0_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|ear2 [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~1 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux40~9 (
// Equation(s):
// \terminal|cpu|Mux40~9_combout  = (\terminal|cpu|Mux40~6_combout  & ((\terminal|cpu|Mux40~8_combout ) # ((!\terminal|cpu|plm [12])))) # (!\terminal|cpu|Mux40~6_combout  & (((\terminal|cpu|plm [12] & \terminal|cpu|Mux40~1_combout ))))

	.dataa(\terminal|cpu|Mux40~8_combout ),
	.datab(\terminal|cpu|Mux40~6_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux40~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux40~9 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~2 (
// Equation(s):
// \terminal|cpu|plm_rn~2_combout  = (\terminal|cpu|plm [10] & \terminal|cpu|plm [11])

	.dataa(\terminal|cpu|plm [10]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~2 .lut_mask = 16'hA0A0;
defparam \terminal|cpu|plm_rn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|cpsw_wa (
// Equation(s):
// \terminal|cpu|cpsw_wa~combout  = (\terminal|cpu|plm_rn [4] & (!\terminal|cpu|plm_rn [0] & (\terminal|cpu|alu_st [1] & !\terminal|cpu|plm_rn [3])))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|plm_rn [3]),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw_wa .lut_mask = 16'h0020;
defparam \terminal|cpu|cpsw_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|cpsw~4 (
// Equation(s):
// \terminal|cpu|cpsw~4_combout  = (\terminal|cpu|psw_wa~combout  & (\terminal|cpu|ear2[7]~7_combout )) # (!\terminal|cpu|psw_wa~combout  & ((\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|ear2[7]~7_combout )) # (!\terminal|cpu|cpsw_wa~combout  & 
// ((\terminal|cpu|psw [7])))))

	.dataa(\terminal|cpu|ear2[7]~7_combout ),
	.datab(\terminal|cpu|psw [7]),
	.datac(\terminal|cpu|psw_wa~combout ),
	.datad(\terminal|cpu|cpsw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~4 .lut_mask = 16'hAAAC;
defparam \terminal|cpu|cpsw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|cpsw[7]~2 (
// Equation(s):
// \terminal|cpu|cpsw[7]~2_combout  = (\terminal|cpu|cpsw_wa~combout ) # (!\terminal|cpu|cpsw_stb~2_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|cpsw_stb~2_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|cpsw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[7]~2 .lut_mask = 16'hFF33;
defparam \terminal|cpu|cpsw[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \terminal|cpu|cpsw[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[7] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|y[7]~5 (
// Equation(s):
// \terminal|cpu|y[7]~5_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [12] & (\terminal|cpu|breg [7])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|cpsw [7])))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|breg [7]),
	.datad(\terminal|cpu|cpsw [7]),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~5 .lut_mask = 16'h5140;
defparam \terminal|cpu|y[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|cpc[7]~feeder (
// Equation(s):
// \terminal|cpu|cpc[7]~feeder_combout  = \terminal|cpu|cpc[7]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[7]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[7]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \terminal|cpu|cpc[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[7]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[7] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|y[7]~6 (
// Equation(s):
// \terminal|cpu|y[7]~6_combout  = (\terminal|cpu|plm_rn~2_combout  & ((\terminal|cpu|y[7]~5_combout ) # ((\terminal|cpu|cpc [7] & \terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|plm_rn~2_combout ),
	.datab(\terminal|cpu|y[7]~5_combout ),
	.datac(\terminal|cpu|cpc [7]),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~6 .lut_mask = 16'hA888;
defparam \terminal|cpu|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|vmux~0 (
// Equation(s):
// \terminal|cpu|vmux~0_combout  = (!\terminal|cpu|vsel[1]~4_combout  & (\terminal|cpu|vsel[3]~7_combout  & (\terminal|cpu|vsel[2]~5_combout  $ (!\terminal|cpu|vsel[0]~2_combout ))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|vmux~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vmux~0 .lut_mask = 16'h0900;
defparam \terminal|cpu|vmux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \terminal|cpu|vmux[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|vmux~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[7] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|y[7]~7 (
// Equation(s):
// \terminal|cpu|y[7]~7_combout  = (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|psw [3]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|ireg [6]))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|ireg [6]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~7 .lut_mask = 16'h0E04;
defparam \terminal|cpu|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|y[7]~8 (
// Equation(s):
// \terminal|cpu|y[7]~8_combout  = (\terminal|cpu|y[7]~7_combout ) # ((!\terminal|cpu|plm [12] & (\terminal|cpu|vmux [7] & \terminal|cpu|plm [10])))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|vmux [7]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|y[7]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~8 .lut_mask = 16'hFF40;
defparam \terminal|cpu|y[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|y[7]~9 (
// Equation(s):
// \terminal|cpu|y[7]~9_combout  = (\terminal|cpu|y[7]~6_combout ) # ((\terminal|cpu|plm [9] & (!\terminal|cpu|plm [11] & \terminal|cpu|y[7]~8_combout )))

	.dataa(\terminal|cpu|y[7]~6_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|y[7]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~9 .lut_mask = 16'hAEAA;
defparam \terminal|cpu|y[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|y[7]~10 (
// Equation(s):
// \terminal|cpu|y[7]~10_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|y[7]~9_combout ))) # (!\terminal|cpu|plm [8] & (\terminal|cpu|Mux40~9_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|Mux40~9_combout ),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|y[7]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[7]~10 .lut_mask = 16'hFC0C;
defparam \terminal|cpu|y[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_or[7]~3 (
// Equation(s):
// \terminal|cpu|alu_or[7]~3_combout  = (\terminal|cpu|y[7]~10_combout  & ((\terminal|cpu|alu_c~0_combout ))) # (!\terminal|cpu|y[7]~10_combout  & (!\terminal|cpu|alu_d~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(\terminal|cpu|alu_c~0_combout ),
	.datad(\terminal|cpu|y[7]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[7]~3 .lut_mask = 16'hF033;
defparam \terminal|cpu|alu_or[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_or[7]~9 (
// Equation(s):
// \terminal|cpu|alu_or[7]~9_combout  = (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[7]~4_combout ) # (!\terminal|cpu|alu_or[7]~3_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|alu_inx[7]~4_combout ),
	.datad(\terminal|cpu|alu_or[7]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[7]~9 .lut_mask = 16'h3033;
defparam \terminal|cpu|alu_or[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|y[11]~33 (
// Equation(s):
// \terminal|cpu|y[11]~33_combout  = (\terminal|cpu|plm [8]) # (\terminal|cpu|plm [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~33 .lut_mask = 16'hFFF0;
defparam \terminal|cpu|y[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \terminal|cpu|r[3][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \terminal|cpu|r[1][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N3
dffeas \terminal|cpu|r[0][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \terminal|cpu|r[2][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|y[6]~31 (
// Equation(s):
// \terminal|cpu|y[6]~31_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|r[2][6]~q ) # (\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|r[0][6]~q  & ((!\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|r[0][6]~q ),
	.datac(\terminal|cpu|r[2][6]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~31 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|y[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|y[6]~32 (
// Equation(s):
// \terminal|cpu|y[6]~32_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[6]~31_combout  & (\terminal|cpu|r[3][6]~q )) # (!\terminal|cpu|y[6]~31_combout  & ((\terminal|cpu|r[1][6]~q ))))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|y[6]~31_combout 
// ))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[3][6]~q ),
	.datac(\terminal|cpu|r[1][6]~q ),
	.datad(\terminal|cpu|y[6]~31_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~32 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \terminal|cpu|pc2[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[6] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|cpc~25 (
// Equation(s):
// \terminal|cpu|cpc~25_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[6]~6_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [6])))

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(\terminal|cpu|ear2[6]~6_combout ),
	.datac(\terminal|cpu|pc2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~25 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|cpc[6]~6 (
// Equation(s):
// \terminal|cpu|cpc[6]~6_combout  = (\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|cpc~25_combout )) # (!\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|pc1 [6])))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(\terminal|cpu|cpc~25_combout ),
	.datac(\terminal|cpu|pc1 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[6]~6 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \terminal|cpu|pc1[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[6] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \terminal|cpu|r[5][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \terminal|cpu|r[6][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \terminal|cpu|r[4][6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][6] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|y[6]~29 (
// Equation(s):
// \terminal|cpu|y[6]~29_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|plm [11])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|plm [11] & (\terminal|cpu|r[6][6]~q )) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|r[4][6]~q )))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[6][6]~q ),
	.datad(\terminal|cpu|r[4][6]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~29 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|y[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|y[6]~30 (
// Equation(s):
// \terminal|cpu|y[6]~30_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[6]~29_combout  & (\terminal|cpu|pc1 [6])) # (!\terminal|cpu|y[6]~29_combout  & ((\terminal|cpu|r[5][6]~q ))))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|y[6]~29_combout ))))

	.dataa(\terminal|cpu|pc1 [6]),
	.datab(\terminal|cpu|r[5][6]~q ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|y[6]~29_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~30 .lut_mask = 16'hAFC0;
defparam \terminal|cpu|y[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|y[6]~34 (
// Equation(s):
// \terminal|cpu|y[6]~34_combout  = (!\terminal|cpu|y[11]~33_combout  & ((\terminal|cpu|plm [10] & ((\terminal|cpu|y[6]~30_combout ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|y[6]~32_combout ))))

	.dataa(\terminal|cpu|y[11]~33_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|y[6]~32_combout ),
	.datad(\terminal|cpu|y[6]~30_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~34 .lut_mask = 16'h5410;
defparam \terminal|cpu|y[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|y[5]~11 (
// Equation(s):
// \terminal|cpu|y[5]~11_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|plm [10]) # (\terminal|cpu|plm [9] $ (!\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [8]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~11 .lut_mask = 16'hCC84;
defparam \terminal|cpu|y[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|y[5]~12 (
// Equation(s):
// \terminal|cpu|y[5]~12_combout  = (!\terminal|cpu|plm [11] & \terminal|cpu|y[5]~11_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm [11]),
	.datac(gnd),
	.datad(\terminal|cpu|y[5]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~12 .lut_mask = 16'h3300;
defparam \terminal|cpu|y[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|y[5]~13 (
// Equation(s):
// \terminal|cpu|y[5]~13_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [8])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|y[5]~11_combout  & (\terminal|cpu|plm [10])) # (!\terminal|cpu|y[5]~11_combout  & ((\terminal|cpu|plm [8])))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|y[5]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~13 .lut_mask = 16'hE2F0;
defparam \terminal|cpu|y[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|y[5]~155 (
// Equation(s):
// \terminal|cpu|y[5]~155_combout  = (\terminal|cpu|y[5]~11_combout  & (!\terminal|cpu|plm [11] & ((!\terminal|cpu|y[5]~13_combout ) # (!\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|y[5]~11_combout ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|y[5]~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~155 .lut_mask = 16'h0222;
defparam \terminal|cpu|y[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|y[5]~14 (
// Equation(s):
// \terminal|cpu|y[5]~14_combout  = (\terminal|cpu|plm [9]) # ((!\terminal|cpu|plm [11]) # (!\terminal|cpu|plm [10]))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~14 .lut_mask = 16'hBBFF;
defparam \terminal|cpu|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \terminal|cpu|psw[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|psw_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[6] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|cpsw~5 (
// Equation(s):
// \terminal|cpu|cpsw~5_combout  = (\terminal|cpu|psw_wa~combout  & (((\terminal|cpu|ear2[6]~6_combout )))) # (!\terminal|cpu|psw_wa~combout  & ((\terminal|cpu|cpsw_wa~combout  & ((\terminal|cpu|ear2[6]~6_combout ))) # (!\terminal|cpu|cpsw_wa~combout  & 
// (\terminal|cpu|psw [6]))))

	.dataa(\terminal|cpu|psw [6]),
	.datab(\terminal|cpu|ear2[6]~6_combout ),
	.datac(\terminal|cpu|psw_wa~combout ),
	.datad(\terminal|cpu|cpsw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~5 .lut_mask = 16'hCCCA;
defparam \terminal|cpu|cpsw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \terminal|cpu|cpsw[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[6] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|y[5]~16 (
// Equation(s):
// \terminal|cpu|y[5]~16_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [9]) # ((\terminal|cpu|plm [12]) # (!\terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~16 .lut_mask = 16'hC8CC;
defparam \terminal|cpu|y[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|cpc[6]~feeder (
// Equation(s):
// \terminal|cpu|cpc[6]~feeder_combout  = \terminal|cpu|cpc[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[6]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \terminal|cpu|cpc[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[6]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[6] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|y[5]~15 (
// Equation(s):
// \terminal|cpu|y[5]~15_combout  = ((\terminal|cpu|plm [9] & \terminal|cpu|plm [10])) # (!\terminal|cpu|plm [11])

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~15 .lut_mask = 16'h88FF;
defparam \terminal|cpu|y[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|y[6]~17 (
// Equation(s):
// \terminal|cpu|y[6]~17_combout  = (\terminal|cpu|y[5]~16_combout  & (\terminal|cpu|cpc [6] & ((\terminal|cpu|y[5]~15_combout )))) # (!\terminal|cpu|y[5]~16_combout  & (((\terminal|cpu|ireg [5]) # (!\terminal|cpu|y[5]~15_combout ))))

	.dataa(\terminal|cpu|y[5]~16_combout ),
	.datab(\terminal|cpu|cpc [6]),
	.datac(\terminal|cpu|ireg [5]),
	.datad(\terminal|cpu|y[5]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~17 .lut_mask = 16'hD855;
defparam \terminal|cpu|y[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|y[6]~18 (
// Equation(s):
// \terminal|cpu|y[6]~18_combout  = (\terminal|cpu|y[5]~14_combout  & (((\terminal|cpu|y[6]~17_combout )))) # (!\terminal|cpu|y[5]~14_combout  & ((\terminal|cpu|y[6]~17_combout  & (\terminal|cpu|cpsw [6])) # (!\terminal|cpu|y[6]~17_combout  & 
// ((\terminal|cpu|breg [6])))))

	.dataa(\terminal|cpu|y[5]~14_combout ),
	.datab(\terminal|cpu|cpsw [6]),
	.datac(\terminal|cpu|breg [6]),
	.datad(\terminal|cpu|y[6]~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~18 .lut_mask = 16'hEE50;
defparam \terminal|cpu|y[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \terminal|cpu|acc[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[6] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|y[6]~20 (
// Equation(s):
// \terminal|cpu|y[6]~20_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|acc [6]) # ((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|psw [6] & !\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|acc [6]),
	.datac(\terminal|cpu|psw [6]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~20 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|y[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \terminal|cpu|sreg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[6] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux25~4 (
// Equation(s):
// \terminal|cpu|Mux25~4_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6]) # ((\terminal|cpu|r[1][6]~q )))) # (!\terminal|cpu|plm [7] & (!\terminal|cpu|plm [6] & (\terminal|cpu|r[0][6]~q )))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[0][6]~q ),
	.datad(\terminal|cpu|r[1][6]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~4 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux25~5 (
// Equation(s):
// \terminal|cpu|Mux25~5_combout  = (\terminal|cpu|Mux25~4_combout  & (((\terminal|cpu|r[3][6]~q )) # (!\terminal|cpu|plm [6]))) # (!\terminal|cpu|Mux25~4_combout  & (\terminal|cpu|plm [6] & ((\terminal|cpu|r[2][6]~q ))))

	.dataa(\terminal|cpu|Mux25~4_combout ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[3][6]~q ),
	.datad(\terminal|cpu|r[2][6]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~5 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux25~6 (
// Equation(s):
// \terminal|cpu|Mux25~6_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|sreg [6]) # ((\terminal|cpu|Mux23~2_combout )))) # (!\terminal|cpu|Mux23~3_combout  & (((!\terminal|cpu|Mux23~2_combout  & \terminal|cpu|Mux25~5_combout ))))

	.dataa(\terminal|cpu|Mux23~3_combout ),
	.datab(\terminal|cpu|sreg [6]),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|Mux25~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~6 .lut_mask = 16'hADA8;
defparam \terminal|cpu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \terminal|cpu|ear1[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[6] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux25~2 (
// Equation(s):
// \terminal|cpu|Mux25~2_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|ear2 [6]) # ((\terminal|cpu|plm [5])))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|ear1 [6] & !\terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|ear2 [6]),
	.datac(\terminal|cpu|ear1 [6]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~2 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux25~3 (
// Equation(s):
// \terminal|cpu|Mux25~3_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux25~2_combout  & ((\terminal|cpu|acc [6]))) # (!\terminal|cpu|Mux25~2_combout  & (\terminal|cpu|psw [6])))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux25~2_combout ))))

	.dataa(\terminal|cpu|psw [6]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|acc [6]),
	.datad(\terminal|cpu|Mux25~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~3 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux25~7 (
// Equation(s):
// \terminal|cpu|Mux25~7_combout  = (\terminal|cpu|Mux25~6_combout  & ((\terminal|cpu|qreg [6]) # ((!\terminal|cpu|Mux23~2_combout )))) # (!\terminal|cpu|Mux25~6_combout  & (((\terminal|cpu|Mux23~2_combout  & \terminal|cpu|Mux25~3_combout ))))

	.dataa(\terminal|cpu|qreg [6]),
	.datab(\terminal|cpu|Mux25~6_combout ),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|Mux25~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~7 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux25~11 (
// Equation(s):
// \terminal|cpu|Mux25~11_combout  = (\terminal|cpu|Mux25~7_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [4])) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|Mux25~7_combout ),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~11 .lut_mask = 16'hD0F0;
defparam \terminal|cpu|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux22~13 (
// Equation(s):
// \terminal|cpu|Mux22~13_combout  = ((!\terminal|cpu|plm [2] & (\terminal|cpu|plm [3] & \terminal|cpu|plm [29]))) # (!\terminal|cpu|plm [7])

	.dataa(\terminal|cpu|plm [2]),
	.datab(\terminal|cpu|plm [3]),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|plm [29]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~13 .lut_mask = 16'h4F0F;
defparam \terminal|cpu|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux22~14 (
// Equation(s):
// \terminal|cpu|Mux22~14_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux22~13_combout ) # ((\terminal|cpu|alu_st [0] & \terminal|cpu|word27~q ))))

	.dataa(\terminal|cpu|Mux22~13_combout ),
	.datab(\terminal|cpu|alu_st [0]),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~14 .lut_mask = 16'hEA00;
defparam \terminal|cpu|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux22~0 (
// Equation(s):
// \terminal|cpu|Mux22~0_combout  = (\terminal|cpu|plm [7] & \terminal|cpu|plm [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~0 .lut_mask = 16'hF000;
defparam \terminal|cpu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux25~8 (
// Equation(s):
// \terminal|cpu|Mux25~8_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|pc1 [6]) # ((\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux22~0_combout  & (((\terminal|cpu|r[4][6]~q  & !\terminal|cpu|Mux22~14_combout ))))

	.dataa(\terminal|cpu|pc1 [6]),
	.datab(\terminal|cpu|Mux22~0_combout ),
	.datac(\terminal|cpu|r[4][6]~q ),
	.datad(\terminal|cpu|Mux22~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~8 .lut_mask = 16'hCCB8;
defparam \terminal|cpu|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux25~9 (
// Equation(s):
// \terminal|cpu|Mux25~9_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux25~8_combout  & (\terminal|cpu|pc2 [6])) # (!\terminal|cpu|Mux25~8_combout  & ((\terminal|cpu|r[6][6]~q ))))) # (!\terminal|cpu|Mux22~14_combout  & 
// (((\terminal|cpu|Mux25~8_combout ))))

	.dataa(\terminal|cpu|pc2 [6]),
	.datab(\terminal|cpu|r[6][6]~q ),
	.datac(\terminal|cpu|Mux22~14_combout ),
	.datad(\terminal|cpu|Mux25~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~9 .lut_mask = 16'hAFC0;
defparam \terminal|cpu|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux25~10 (
// Equation(s):
// \terminal|cpu|Mux25~10_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|Mux25~9_combout )))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & (\terminal|cpu|r[5][6]~q )) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|Mux25~9_combout )))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|r[5][6]~q ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|Mux25~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux25~10 .lut_mask = 16'hEF40;
defparam \terminal|cpu|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|areg[6]~8 (
// Equation(s):
// \terminal|cpu|areg[6]~8_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux25~10_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux25~11_combout ))

	.dataa(\terminal|cpu|Mux25~11_combout ),
	.datab(\terminal|cpu|Mux25~10_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[6]~8 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \terminal|cpu|areg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[6]~8_combout ),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[6] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|y[6]~21 (
// Equation(s):
// \terminal|cpu|y[6]~21_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[6]~20_combout  & (\terminal|cpu|qreg [6])) # (!\terminal|cpu|y[6]~20_combout  & ((\terminal|cpu|areg [6]))))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|y[6]~20_combout ))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|y[6]~20_combout ),
	.datac(\terminal|cpu|qreg [6]),
	.datad(\terminal|cpu|areg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~21 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|y[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|y[5]~22 (
// Equation(s):
// \terminal|cpu|y[5]~22_combout  = (\terminal|cpu|plm [10]) # ((\terminal|cpu|plm [11] & \terminal|cpu|plm [12]))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~22 .lut_mask = 16'hEECC;
defparam \terminal|cpu|y[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|y[5]~23 (
// Equation(s):
// \terminal|cpu|y[5]~23_combout  = (\terminal|cpu|plm [10]) # ((!\terminal|cpu|plm [11] & \terminal|cpu|plm [12]))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~23 .lut_mask = 16'hDDCC;
defparam \terminal|cpu|y[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|y[6]~24 (
// Equation(s):
// \terminal|cpu|y[6]~24_combout  = (\terminal|cpu|y[5]~22_combout  & ((\terminal|cpu|y[5]~23_combout  & (\terminal|cpu|y[6]~21_combout )) # (!\terminal|cpu|y[5]~23_combout  & ((\terminal|cpu|sreg [6]))))) # (!\terminal|cpu|y[5]~22_combout  & 
// (((\terminal|cpu|y[5]~23_combout ))))

	.dataa(\terminal|cpu|y[6]~21_combout ),
	.datab(\terminal|cpu|y[5]~22_combout ),
	.datac(\terminal|cpu|sreg [6]),
	.datad(\terminal|cpu|y[5]~23_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~24 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|y[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|y[2]~19 (
// Equation(s):
// \terminal|cpu|y[2]~19_combout  = (!\terminal|cpu|plm [11] & !\terminal|cpu|plm [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[2]~19 .lut_mask = 16'h000F;
defparam \terminal|cpu|y[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|y[6]~25 (
// Equation(s):
// \terminal|cpu|y[6]~25_combout  = (\terminal|cpu|y[6]~24_combout  & ((\terminal|cpu|ear2 [6]) # ((!\terminal|cpu|y[2]~19_combout )))) # (!\terminal|cpu|y[6]~24_combout  & (((\terminal|cpu|y[2]~19_combout  & \terminal|cpu|ear1 [6]))))

	.dataa(\terminal|cpu|y[6]~24_combout ),
	.datab(\terminal|cpu|ear2 [6]),
	.datac(\terminal|cpu|y[2]~19_combout ),
	.datad(\terminal|cpu|ear1 [6]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~25 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|y[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|y[6]~26 (
// Equation(s):
// \terminal|cpu|y[6]~26_combout  = (\terminal|cpu|y[5]~12_combout  & (!\terminal|cpu|y[5]~13_combout )) # (!\terminal|cpu|y[5]~12_combout  & ((\terminal|cpu|y[5]~13_combout  & (\terminal|cpu|y[6]~18_combout )) # (!\terminal|cpu|y[5]~13_combout  & 
// ((\terminal|cpu|y[6]~25_combout )))))

	.dataa(\terminal|cpu|y[5]~12_combout ),
	.datab(\terminal|cpu|y[5]~13_combout ),
	.datac(\terminal|cpu|y[6]~18_combout ),
	.datad(\terminal|cpu|y[6]~25_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~26 .lut_mask = 16'h7362;
defparam \terminal|cpu|y[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|WideOr0~0 (
// Equation(s):
// \terminal|cpu|WideOr0~0_combout  = (\terminal|cpu|vsel[2]~5_combout  & (\terminal|cpu|vsel[0]~2_combout  & (!\terminal|cpu|vsel[1]~4_combout  & !\terminal|cpu|vsel[3]~7_combout ))) # (!\terminal|cpu|vsel[2]~5_combout  & (((\terminal|cpu|vsel[1]~4_combout  
// & \terminal|cpu|vsel[3]~7_combout ))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|WideOr0~0 .lut_mask = 16'h5008;
defparam \terminal|cpu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \terminal|cpu|vmux[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[6] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|y[6]~27 (
// Equation(s):
// \terminal|cpu|y[6]~27_combout  = (\terminal|cpu|y[5]~155_combout  & ((\terminal|cpu|y[6]~26_combout  & (\terminal|cpu|psw [3])) # (!\terminal|cpu|y[6]~26_combout  & ((\terminal|cpu|vmux [6]))))) # (!\terminal|cpu|y[5]~155_combout  & 
// (((\terminal|cpu|y[6]~26_combout ))))

	.dataa(\terminal|cpu|psw [3]),
	.datab(\terminal|cpu|y[5]~155_combout ),
	.datac(\terminal|cpu|y[6]~26_combout ),
	.datad(\terminal|cpu|vmux [6]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~27 .lut_mask = 16'hBCB0;
defparam \terminal|cpu|y[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|y[6]~28 (
// Equation(s):
// \terminal|cpu|y[6]~28_combout  = (\terminal|cpu|y[6]~27_combout  & ((\terminal|cpu|plm [9]) # ((!\terminal|cpu|y[5]~12_combout  & \terminal|cpu|plm [8]))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|y[5]~12_combout ),
	.datac(\terminal|cpu|y[6]~27_combout ),
	.datad(\terminal|cpu|plm [8]),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~28 .lut_mask = 16'hB0A0;
defparam \terminal|cpu|y[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_or[6]~4 (
// Equation(s):
// \terminal|cpu|alu_or[6]~4_combout  = (\terminal|cpu|y[6]~34_combout  & (((\terminal|cpu|alu_c~0_combout )))) # (!\terminal|cpu|y[6]~34_combout  & ((\terminal|cpu|y[6]~28_combout  & ((\terminal|cpu|alu_c~0_combout ))) # (!\terminal|cpu|y[6]~28_combout  & 
// (!\terminal|cpu|alu_d~0_combout ))))

	.dataa(\terminal|cpu|y[6]~34_combout ),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(\terminal|cpu|y[6]~28_combout ),
	.datad(\terminal|cpu|alu_c~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[6]~4 .lut_mask = 16'hFB01;
defparam \terminal|cpu|alu_or[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[6]~5 (
// Equation(s):
// \terminal|cpu|alu_inx[6]~5_combout  = (\terminal|cpu|areg[6]~8_combout  & (\terminal|cpu|alu_a~0_combout )) # (!\terminal|cpu|areg[6]~8_combout  & ((\terminal|cpu|alu_b~combout )))

	.dataa(\terminal|cpu|areg[6]~8_combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_b~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[6]~5 .lut_mask = 16'hDD88;
defparam \terminal|cpu|alu_inx[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[6]~3 (
// Equation(s):
// \terminal|cpu|alu_cf[6]~3_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|alu_or[6]~4_combout  & (!\terminal|cpu|plm [16] & \terminal|cpu|alu_inx[6]~5_combout )))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[6]~4_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_inx[6]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[6]~3 .lut_mask = 16'h0200;
defparam \terminal|cpu|alu_cf[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[6]~4 (
// Equation(s):
// \terminal|cpu|alu_cf[6]~4_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[6]~5_combout ) # (!\terminal|cpu|alu_or[6]~4_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[6]~4_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_inx[6]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[6]~4 .lut_mask = 16'h0A02;
defparam \terminal|cpu|alu_cf[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|y[6]~156 (
// Equation(s):
// \terminal|cpu|y[6]~156_combout  = (\terminal|cpu|plm [9]) # ((\terminal|cpu|plm [8] & ((\terminal|cpu|plm [11]) # (!\terminal|cpu|y[5]~11_combout ))))

	.dataa(\terminal|cpu|plm [8]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|y[5]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[6]~156_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[6]~156 .lut_mask = 16'hF8FA;
defparam \terminal|cpu|y[6]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \terminal|cpu|pc1[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[5] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \terminal|cpu|pc2[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[5] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|cpc~24 (
// Equation(s):
// \terminal|cpu|cpc~24_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[5]~5_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [5])))

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(\terminal|cpu|ear2[5]~5_combout ),
	.datac(\terminal|cpu|pc2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~24 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|cpc[5]~7 (
// Equation(s):
// \terminal|cpu|cpc[5]~7_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~24_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [5]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [5]),
	.datad(\terminal|cpu|cpc~24_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[5]~7 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|cpc[5]~feeder (
// Equation(s):
// \terminal|cpu|cpc[5]~feeder_combout  = \terminal|cpu|cpc[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[5]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \terminal|cpu|cpc[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[5]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[5] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|y[5]~40 (
// Equation(s):
// \terminal|cpu|y[5]~40_combout  = (\terminal|cpu|y[5]~16_combout  & (\terminal|cpu|cpc [5] & ((\terminal|cpu|y[5]~15_combout )))) # (!\terminal|cpu|y[5]~16_combout  & (((\terminal|cpu|ireg [4]) # (!\terminal|cpu|y[5]~15_combout ))))

	.dataa(\terminal|cpu|y[5]~16_combout ),
	.datab(\terminal|cpu|cpc [5]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|y[5]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~40 .lut_mask = 16'hD855;
defparam \terminal|cpu|y[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|psw[5]~feeder (
// Equation(s):
// \terminal|cpu|psw[5]~feeder_combout  = \terminal|cpu|ear2[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[5]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|psw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \terminal|cpu|psw[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|psw_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[5] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|cpsw~6 (
// Equation(s):
// \terminal|cpu|cpsw~6_combout  = (\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|ear2[5]~5_combout )) # (!\terminal|cpu|cpsw_wa~combout  & ((\terminal|cpu|psw_wa~combout  & (\terminal|cpu|ear2[5]~5_combout )) # (!\terminal|cpu|psw_wa~combout  & 
// ((\terminal|cpu|psw [5])))))

	.dataa(\terminal|cpu|ear2[5]~5_combout ),
	.datab(\terminal|cpu|cpsw_wa~combout ),
	.datac(\terminal|cpu|psw_wa~combout ),
	.datad(\terminal|cpu|psw [5]),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~6 .lut_mask = 16'hABA8;
defparam \terminal|cpu|cpsw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \terminal|cpu|cpsw[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[5] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|y[5]~41 (
// Equation(s):
// \terminal|cpu|y[5]~41_combout  = (\terminal|cpu|y[5]~40_combout  & ((\terminal|cpu|cpsw [5]) # ((\terminal|cpu|y[5]~14_combout )))) # (!\terminal|cpu|y[5]~40_combout  & (((\terminal|cpu|breg [5] & !\terminal|cpu|y[5]~14_combout ))))

	.dataa(\terminal|cpu|y[5]~40_combout ),
	.datab(\terminal|cpu|cpsw [5]),
	.datac(\terminal|cpu|breg [5]),
	.datad(\terminal|cpu|y[5]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~41 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|y[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \terminal|cpu|ear1[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[5] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|qreg[5]~5 (
// Equation(s):
// \terminal|cpu|qreg[5]~5_combout  = (\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [13]))) # (!\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [5]))

	.dataa(\terminal|cpu|wb_dat [5]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [13]),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[5]~5 .lut_mask = 16'hEE22;
defparam \terminal|cpu|qreg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \terminal|cpu|qreg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[5]~5_combout ),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[5] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|y[5]~42 (
// Equation(s):
// \terminal|cpu|y[5]~42_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & (\terminal|cpu|acc [5])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|psw [5])))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|acc [5]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|psw [5]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~42 .lut_mask = 16'hE5E0;
defparam \terminal|cpu|y[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \terminal|cpu|r[6][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \terminal|cpu|r[4][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux26~8 (
// Equation(s):
// \terminal|cpu|Mux26~8_combout  = (\terminal|cpu|Mux22~0_combout  & (((\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[6][5]~q )) # (!\terminal|cpu|Mux22~14_combout  & 
// ((\terminal|cpu|r[4][5]~q )))))

	.dataa(\terminal|cpu|r[6][5]~q ),
	.datab(\terminal|cpu|Mux22~0_combout ),
	.datac(\terminal|cpu|r[4][5]~q ),
	.datad(\terminal|cpu|Mux22~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~8 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux26~9 (
// Equation(s):
// \terminal|cpu|Mux26~9_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux26~8_combout  & (\terminal|cpu|pc2 [5])) # (!\terminal|cpu|Mux26~8_combout  & ((\terminal|cpu|pc1 [5]))))) # (!\terminal|cpu|Mux22~0_combout  & 
// (((\terminal|cpu|Mux26~8_combout ))))

	.dataa(\terminal|cpu|pc2 [5]),
	.datab(\terminal|cpu|pc1 [5]),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|Mux26~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~9 .lut_mask = 16'hAFC0;
defparam \terminal|cpu|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|r[5][5]~feeder (
// Equation(s):
// \terminal|cpu|r[5][5]~feeder_combout  = \terminal|cpu|ear2[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear2[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|r[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \terminal|cpu|r[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \terminal|cpu|r[5][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|r[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux26~10 (
// Equation(s):
// \terminal|cpu|Mux26~10_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|Mux26~9_combout )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[5][5]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|Mux26~9_combout ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux26~9_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|r[5][5]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~10 .lut_mask = 16'hDC8C;
defparam \terminal|cpu|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \terminal|cpu|r[2][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N27
dffeas \terminal|cpu|r[3][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \terminal|cpu|r[0][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \terminal|cpu|r[1][5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][5] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux26~4 (
// Equation(s):
// \terminal|cpu|Mux26~4_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|plm [7])) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[1][5]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|r[0][5]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[0][5]~q ),
	.datad(\terminal|cpu|r[1][5]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~4 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux26~5 (
// Equation(s):
// \terminal|cpu|Mux26~5_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux26~4_combout  & ((\terminal|cpu|r[3][5]~q ))) # (!\terminal|cpu|Mux26~4_combout  & (\terminal|cpu|r[2][5]~q )))) # (!\terminal|cpu|plm [6] & (((\terminal|cpu|Mux26~4_combout ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|r[2][5]~q ),
	.datac(\terminal|cpu|r[3][5]~q ),
	.datad(\terminal|cpu|Mux26~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~5 .lut_mask = 16'hF588;
defparam \terminal|cpu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux26~2 (
// Equation(s):
// \terminal|cpu|Mux26~2_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|ear2 [5]) # ((\terminal|cpu|plm [5])))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|ear1 [5] & !\terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|ear2 [5]),
	.datac(\terminal|cpu|ear1 [5]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~2 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux26~3 (
// Equation(s):
// \terminal|cpu|Mux26~3_combout  = (\terminal|cpu|Mux26~2_combout  & ((\terminal|cpu|acc [5]) # ((!\terminal|cpu|plm [5])))) # (!\terminal|cpu|Mux26~2_combout  & (((\terminal|cpu|plm [5] & \terminal|cpu|psw [5]))))

	.dataa(\terminal|cpu|Mux26~2_combout ),
	.datab(\terminal|cpu|acc [5]),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|psw [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~3 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux26~6 (
// Equation(s):
// \terminal|cpu|Mux26~6_combout  = (\terminal|cpu|Mux23~3_combout  & (((\terminal|cpu|Mux23~2_combout )))) # (!\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|Mux26~3_combout ))) # (!\terminal|cpu|Mux23~2_combout  & 
// (\terminal|cpu|Mux26~5_combout ))))

	.dataa(\terminal|cpu|Mux26~5_combout ),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|Mux26~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~6 .lut_mask = 16'hF2C2;
defparam \terminal|cpu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \terminal|cpu|sreg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[5] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux26~7 (
// Equation(s):
// \terminal|cpu|Mux26~7_combout  = (\terminal|cpu|Mux26~6_combout  & ((\terminal|cpu|qreg [5]) # ((!\terminal|cpu|Mux23~3_combout )))) # (!\terminal|cpu|Mux26~6_combout  & (((\terminal|cpu|sreg [5] & \terminal|cpu|Mux23~3_combout ))))

	.dataa(\terminal|cpu|qreg [5]),
	.datab(\terminal|cpu|Mux26~6_combout ),
	.datac(\terminal|cpu|sreg [5]),
	.datad(\terminal|cpu|Mux23~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~7 .lut_mask = 16'hB8CC;
defparam \terminal|cpu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux26~11 (
// Equation(s):
// \terminal|cpu|Mux26~11_combout  = (\terminal|cpu|Mux26~7_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [6])) # (!\terminal|cpu|plm [4])))

	.dataa(\terminal|cpu|Mux26~7_combout ),
	.datab(\terminal|cpu|plm [4]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux26~11 .lut_mask = 16'hAA2A;
defparam \terminal|cpu|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|areg[5]~7 (
// Equation(s):
// \terminal|cpu|areg[5]~7_combout  = (\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux26~10_combout )) # (!\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux26~11_combout )))

	.dataa(\terminal|cpu|Mux26~10_combout ),
	.datab(\terminal|cpu|Mux26~11_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[5]~7 .lut_mask = 16'hAACC;
defparam \terminal|cpu|areg[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \terminal|cpu|areg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[5]~7_combout ),
	.asdata(\terminal|cpu|ear2[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[5] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|y[5]~43 (
// Equation(s):
// \terminal|cpu|y[5]~43_combout  = (\terminal|cpu|y[5]~42_combout  & ((\terminal|cpu|qreg [5]) # ((!\terminal|cpu|plm [11])))) # (!\terminal|cpu|y[5]~42_combout  & (((\terminal|cpu|areg [5] & \terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|qreg [5]),
	.datab(\terminal|cpu|y[5]~42_combout ),
	.datac(\terminal|cpu|areg [5]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~43 .lut_mask = 16'hB8CC;
defparam \terminal|cpu|y[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|y[5]~44 (
// Equation(s):
// \terminal|cpu|y[5]~44_combout  = (\terminal|cpu|y[5]~22_combout  & ((\terminal|cpu|y[5]~23_combout  & (\terminal|cpu|y[5]~43_combout )) # (!\terminal|cpu|y[5]~23_combout  & ((\terminal|cpu|sreg [5]))))) # (!\terminal|cpu|y[5]~22_combout  & 
// (((\terminal|cpu|y[5]~23_combout ))))

	.dataa(\terminal|cpu|y[5]~22_combout ),
	.datab(\terminal|cpu|y[5]~43_combout ),
	.datac(\terminal|cpu|sreg [5]),
	.datad(\terminal|cpu|y[5]~23_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~44 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|y[5]~45 (
// Equation(s):
// \terminal|cpu|y[5]~45_combout  = (\terminal|cpu|y[2]~19_combout  & ((\terminal|cpu|y[5]~44_combout  & ((\terminal|cpu|ear2 [5]))) # (!\terminal|cpu|y[5]~44_combout  & (\terminal|cpu|ear1 [5])))) # (!\terminal|cpu|y[2]~19_combout  & 
// (((\terminal|cpu|y[5]~44_combout ))))

	.dataa(\terminal|cpu|ear1 [5]),
	.datab(\terminal|cpu|ear2 [5]),
	.datac(\terminal|cpu|y[2]~19_combout ),
	.datad(\terminal|cpu|y[5]~44_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~45 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|y[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|y[5]~46 (
// Equation(s):
// \terminal|cpu|y[5]~46_combout  = (\terminal|cpu|y[5]~12_combout  & (!\terminal|cpu|y[5]~13_combout )) # (!\terminal|cpu|y[5]~12_combout  & ((\terminal|cpu|y[5]~13_combout  & (\terminal|cpu|y[5]~41_combout )) # (!\terminal|cpu|y[5]~13_combout  & 
// ((\terminal|cpu|y[5]~45_combout )))))

	.dataa(\terminal|cpu|y[5]~12_combout ),
	.datab(\terminal|cpu|y[5]~13_combout ),
	.datac(\terminal|cpu|y[5]~41_combout ),
	.datad(\terminal|cpu|y[5]~45_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~46 .lut_mask = 16'h7362;
defparam \terminal|cpu|y[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|WideOr1~0 (
// Equation(s):
// \terminal|cpu|WideOr1~0_combout  = (\terminal|cpu|vsel[2]~5_combout  & (\terminal|cpu|vsel[0]~2_combout  & (!\terminal|cpu|vsel[1]~4_combout ))) # (!\terminal|cpu|vsel[2]~5_combout  & (\terminal|cpu|vsel[3]~7_combout  & (\terminal|cpu|vsel[0]~2_combout  $ 
// (!\terminal|cpu|vsel[1]~4_combout ))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|WideOr1~0 .lut_mask = 16'h4908;
defparam \terminal|cpu|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \terminal|cpu|vmux[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[5] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|y[5]~47 (
// Equation(s):
// \terminal|cpu|y[5]~47_combout  = (\terminal|cpu|y[5]~46_combout  & ((\terminal|cpu|psw [3]) # ((!\terminal|cpu|y[5]~155_combout )))) # (!\terminal|cpu|y[5]~46_combout  & (((\terminal|cpu|vmux [5] & \terminal|cpu|y[5]~155_combout ))))

	.dataa(\terminal|cpu|psw [3]),
	.datab(\terminal|cpu|y[5]~46_combout ),
	.datac(\terminal|cpu|vmux [5]),
	.datad(\terminal|cpu|y[5]~155_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~47 .lut_mask = 16'hB8CC;
defparam \terminal|cpu|y[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|y[5]~35 (
// Equation(s):
// \terminal|cpu|y[5]~35_combout  = (\terminal|cpu|plm [12] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|r[6][5]~q ))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|r[4][5]~q ))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[4][5]~q ),
	.datac(\terminal|cpu|r[6][5]~q ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~35 .lut_mask = 16'hFA44;
defparam \terminal|cpu|y[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|y[5]~36 (
// Equation(s):
// \terminal|cpu|y[5]~36_combout  = (\terminal|cpu|y[5]~35_combout  & ((\terminal|cpu|pc1 [5]) # ((!\terminal|cpu|plm [12])))) # (!\terminal|cpu|y[5]~35_combout  & (((\terminal|cpu|plm [12] & \terminal|cpu|r[5][5]~q ))))

	.dataa(\terminal|cpu|y[5]~35_combout ),
	.datab(\terminal|cpu|pc1 [5]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|r[5][5]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~36 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|y[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|y[5]~37 (
// Equation(s):
// \terminal|cpu|y[5]~37_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|r[2][5]~q ) # (\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|r[0][5]~q  & ((!\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|r[0][5]~q ),
	.datac(\terminal|cpu|r[2][5]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~37 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|y[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|y[5]~38 (
// Equation(s):
// \terminal|cpu|y[5]~38_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[5]~37_combout  & (\terminal|cpu|r[3][5]~q )) # (!\terminal|cpu|y[5]~37_combout  & ((\terminal|cpu|r[1][5]~q ))))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|y[5]~37_combout 
// ))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[3][5]~q ),
	.datac(\terminal|cpu|r[1][5]~q ),
	.datad(\terminal|cpu|y[5]~37_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~38 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|y[5]~39 (
// Equation(s):
// \terminal|cpu|y[5]~39_combout  = (!\terminal|cpu|y[11]~33_combout  & ((\terminal|cpu|plm [10] & (\terminal|cpu|y[5]~36_combout )) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|y[5]~38_combout )))))

	.dataa(\terminal|cpu|y[11]~33_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|y[5]~36_combout ),
	.datad(\terminal|cpu|y[5]~38_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~39 .lut_mask = 16'h5140;
defparam \terminal|cpu|y[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|y[5]~48 (
// Equation(s):
// \terminal|cpu|y[5]~48_combout  = (\terminal|cpu|y[5]~39_combout ) # ((\terminal|cpu|y[6]~156_combout  & \terminal|cpu|y[5]~47_combout ))

	.dataa(\terminal|cpu|y[6]~156_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|y[5]~47_combout ),
	.datad(\terminal|cpu|y[5]~39_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[5]~48 .lut_mask = 16'hFFA0;
defparam \terminal|cpu|y[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_an[5]~2 (
// Equation(s):
// \terminal|cpu|alu_an[5]~2_combout  = (!\terminal|cpu|plm [16] & ((\terminal|cpu|y[5]~48_combout  & (!\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[5]~48_combout  & ((\terminal|cpu|alu_d~0_combout )))))

	.dataa(\terminal|cpu|alu_c~0_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|y[5]~48_combout ),
	.datad(\terminal|cpu|alu_d~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_an[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_an[5]~2 .lut_mask = 16'h1310;
defparam \terminal|cpu|alu_an[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[5]~6 (
// Equation(s):
// \terminal|cpu|alu_inx[5]~6_combout  = (\terminal|cpu|areg[5]~7_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[5]~7_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|alu_b~combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|areg[5]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[5]~6 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|alu_inx[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[5]~5 (
// Equation(s):
// \terminal|cpu|alu_cf[5]~5_combout  = (\terminal|cpu|alu_an[5]~2_combout  & (\terminal|cpu|alu_g~0_combout  & \terminal|cpu|alu_inx[5]~6_combout ))

	.dataa(\terminal|cpu|alu_an[5]~2_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_inx[5]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[5]~5 .lut_mask = 16'hA000;
defparam \terminal|cpu|alu_cf[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[6]~18 (
// Equation(s):
// \terminal|cpu|alu_cf[6]~18_combout  = (\terminal|cpu|alu_cf[6]~3_combout ) # ((\terminal|cpu|alu_cf[6]~4_combout  & ((\terminal|cpu|alu_cf[5]~17_combout ) # (\terminal|cpu|alu_cf[5]~5_combout ))))

	.dataa(\terminal|cpu|alu_cf[5]~17_combout ),
	.datab(\terminal|cpu|alu_cf[6]~3_combout ),
	.datac(\terminal|cpu|alu_cf[6]~4_combout ),
	.datad(\terminal|cpu|alu_cf[5]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[6]~18 .lut_mask = 16'hFCEC;
defparam \terminal|cpu|alu_cf[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[7]~19 (
// Equation(s):
// \terminal|cpu|alu_cf[7]~19_combout  = (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_an[7]~1_combout ) # ((\terminal|cpu|alu_or[7]~9_combout  & \terminal|cpu|alu_cf[6]~18_combout ))))

	.dataa(\terminal|cpu|alu_an[7]~1_combout ),
	.datab(\terminal|cpu|alu_or[7]~9_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_cf[6]~18_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[7]~19 .lut_mask = 16'hE0A0;
defparam \terminal|cpu|alu_cf[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[10]~16 (
// Equation(s):
// \terminal|cpu|alu_inx[10]~16_combout  = (\terminal|cpu|areg[10]~12_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[10]~12_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|alu_b~combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|areg[10]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[10]~16 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|alu_inx[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|r[4][15]~2 (
// Equation(s):
// \terminal|cpu|r[4][15]~2_combout  = (\terminal|cpu|cpsw_wa~0_combout  & (\terminal|cpu|rn_wa[4]~11_combout  & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout ))))

	.dataa(\terminal|cpu|cpsw_wa~0_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(\terminal|cpu|rn_wa[4]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[4][15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[4][15]~2 .lut_mask = 16'h2A00;
defparam \terminal|cpu|r[4][15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \terminal|cpu|r[4][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|r[5][15]~0 (
// Equation(s):
// \terminal|cpu|r[5][15]~0_combout  = (\terminal|cpu|rn_wa[4]~11_combout  & (\terminal|cpu|rn_wa[3]~10_combout  & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout ))))

	.dataa(\terminal|cpu|rn_wa[4]~11_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(\terminal|cpu|rn_wa[3]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[5][15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[5][15]~0 .lut_mask = 16'h2A00;
defparam \terminal|cpu|r[5][15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N27
dffeas \terminal|cpu|r[5][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|y[10]~140 (
// Equation(s):
// \terminal|cpu|y[10]~140_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][10]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][10]~q ))))

	.dataa(\terminal|cpu|r[4][10]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[5][10]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~140_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~140 .lut_mask = 16'hFC22;
defparam \terminal|cpu|y[10]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|r[6][15]~1 (
// Equation(s):
// \terminal|cpu|r[6][15]~1_combout  = (\terminal|cpu|rn_wa [6] & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout )))

	.dataa(\terminal|cpu|ax[12]~1_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|rn_wa [6]),
	.datad(\terminal|cpu|sxt_y~q ),
	.cin(gnd),
	.combout(\terminal|cpu|r[6][15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[6][15]~1 .lut_mask = 16'h50F0;
defparam \terminal|cpu|r[6][15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \terminal|cpu|r[6][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|cpc~16 (
// Equation(s):
// \terminal|cpu|cpc~16_combout  = ((\terminal|cpu|ax[12]~1_combout  & \terminal|cpu|sxt_y~q )) # (!\terminal|cpu|pc2_wa~1_combout )

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~16 .lut_mask = 16'hD5D5;
defparam \terminal|cpu|cpc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N21
dffeas \terminal|cpu|pc2[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[10] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|cpc~27 (
// Equation(s):
// \terminal|cpu|cpc~27_combout  = (\terminal|cpu|cpc~16_combout  & (\terminal|cpu|pc2 [10])) # (!\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|ear2[10]~10_combout )))

	.dataa(\terminal|cpu|cpc~16_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc2 [10]),
	.datad(\terminal|cpu|ear2[10]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~27 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|cpc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|cpc[10]~2 (
// Equation(s):
// \terminal|cpu|cpc[10]~2_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~27_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [10]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [10]),
	.datad(\terminal|cpu|cpc~27_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[10]~2 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N3
dffeas \terminal|cpu|pc1[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[10] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|y[10]~141 (
// Equation(s):
// \terminal|cpu|y[10]~141_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[10]~140_combout  & ((\terminal|cpu|pc1 [10]))) # (!\terminal|cpu|y[10]~140_combout  & (\terminal|cpu|r[6][10]~q )))) # (!\terminal|cpu|plm [11] & 
// (\terminal|cpu|y[10]~140_combout ))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|y[10]~140_combout ),
	.datac(\terminal|cpu|r[6][10]~q ),
	.datad(\terminal|cpu|pc1 [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~141_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~141 .lut_mask = 16'hEC64;
defparam \terminal|cpu|y[10]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|y[11]~76 (
// Equation(s):
// \terminal|cpu|y[11]~76_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|plm [9]) # (!\terminal|cpu|plm [11])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [8]),
	.datac(\terminal|cpu|plm [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~76 .lut_mask = 16'hC4C4;
defparam \terminal|cpu|y[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|y[8]~60 (
// Equation(s):
// \terminal|cpu|y[8]~60_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|psw [3]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|ireg [7]))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~60 .lut_mask = 16'hC840;
defparam \terminal|cpu|y[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|y[8]~61 (
// Equation(s):
// \terminal|cpu|y[8]~61_combout  = (\terminal|cpu|y[8]~60_combout  & !\terminal|cpu|plm [10])

	.dataa(\terminal|cpu|y[8]~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~61 .lut_mask = 16'h00AA;
defparam \terminal|cpu|y[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|y[11]~75 (
// Equation(s):
// \terminal|cpu|y[11]~75_combout  = (\terminal|cpu|plm [8] & \terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [8]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~75 .lut_mask = 16'hCC00;
defparam \terminal|cpu|y[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|ear1[15]~0 (
// Equation(s):
// \terminal|cpu|ear1[15]~0_combout  = (!\terminal|cpu|plm_rn [0] & (\terminal|cpu|ea1_wa~0_combout  & ((!\terminal|cpu|ax[12]~1_combout ) # (!\terminal|cpu|sxt_y~q ))))

	.dataa(\terminal|cpu|sxt_y~q ),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|ea1_wa~0_combout ),
	.datad(\terminal|cpu|ax[12]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear1[15]~0 .lut_mask = 16'h1030;
defparam \terminal|cpu|ear1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \terminal|cpu|ear1[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[10] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|y[10]~131 (
// Equation(s):
// \terminal|cpu|y[10]~131_combout  = (\terminal|cpu|ear1 [10] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [10]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~131 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|y[11]~66 (
// Equation(s):
// \terminal|cpu|y[11]~66_combout  = (\terminal|cpu|plm [9] & (!\terminal|cpu|plm [12] & ((\terminal|cpu|plm [11]) # (!\terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~66 .lut_mask = 16'h00B0;
defparam \terminal|cpu|y[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|y[11]~71 (
// Equation(s):
// \terminal|cpu|y[11]~71_combout  = (\terminal|cpu|plm [12]) # (!\terminal|cpu|plm [9])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~71 .lut_mask = 16'hF3F3;
defparam \terminal|cpu|y[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \terminal|cpu|acc[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[10] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|sreg[15]~0 (
// Equation(s):
// \terminal|cpu|sreg[15]~0_combout  = (\terminal|cpu|rs_wa~combout  & ((!\terminal|cpu|ax[12]~1_combout ) # (!\terminal|cpu|sxt_y~q )))

	.dataa(\terminal|cpu|sxt_y~q ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|rs_wa~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|sreg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sreg[15]~0 .lut_mask = 16'h7070;
defparam \terminal|cpu|sreg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \terminal|cpu|sreg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[10] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ear2[10]~feeder (
// Equation(s):
// \terminal|cpu|ear2[10]~feeder_combout  = \terminal|cpu|ear2[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[10]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[10]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[10]~10 (
// Equation(s):
// \terminal|cpu|ea_mux[10]~10_combout  = (\terminal|cpu|ear2 [9] & ((\terminal|cpu|eas_left~combout ) # ((\terminal|cpu|eas_dir~0_combout  & \terminal|cpu|ear2 [10])))) # (!\terminal|cpu|ear2 [9] & (\terminal|cpu|eas_dir~0_combout  & ((\terminal|cpu|ear2 
// [10]))))

	.dataa(\terminal|cpu|ear2 [9]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|ear2 [10]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[10]~10 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \terminal|cpu|acc[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[11] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \terminal|cpu|sreg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[11] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux20~6 (
// Equation(s):
// \terminal|cpu|Mux20~6_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|sreg [11]) # ((\terminal|cpu|plm [5])))) # (!\terminal|cpu|plm [6] & (((\terminal|cpu|ear2 [11] & !\terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|sreg [11]),
	.datac(\terminal|cpu|ear2 [11]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~6 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cyclone10lp_lcell_comb \terminal|cpu|qreg~17 (
// Equation(s):
// \terminal|cpu|qreg~17_combout  = (\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|ear2[11]~11_combout )) # (!\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|wb_dat [11] & !\terminal|cpu|qa0~q ))))

	.dataa(\terminal|cpu|brd_wa~0_combout ),
	.datab(\terminal|cpu|ear2[11]~11_combout ),
	.datac(\terminal|cpu|wb_dat [11]),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~17 .lut_mask = 16'h88D8;
defparam \terminal|cpu|qreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cyclone10lp_lcell_comb \terminal|cpu|qreg~11 (
// Equation(s):
// \terminal|cpu|qreg~11_combout  = (\terminal|cpu|brd_wa~0_combout  & (((!\terminal|cpu|sxt_y~q )) # (!\terminal|cpu|ax[12]~1_combout ))) # (!\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|brd_wq~0_combout ))))

	.dataa(\terminal|cpu|brd_wa~0_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|brd_wq~0_combout ),
	.datad(\terminal|cpu|sxt_y~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~11 .lut_mask = 16'h72FA;
defparam \terminal|cpu|qreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \terminal|cpu|qreg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[11] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux20~7 (
// Equation(s):
// \terminal|cpu|Mux20~7_combout  = (\terminal|cpu|Mux20~6_combout  & (((\terminal|cpu|qreg [11]) # (!\terminal|cpu|plm [5])))) # (!\terminal|cpu|Mux20~6_combout  & (\terminal|cpu|acc [11] & (\terminal|cpu|plm [5])))

	.dataa(\terminal|cpu|acc [11]),
	.datab(\terminal|cpu|Mux20~6_combout ),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|qreg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~7 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N17
dffeas \terminal|cpu|pc2[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[11] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|cpc~28 (
// Equation(s):
// \terminal|cpu|cpc~28_combout  = (\terminal|cpu|cpc~16_combout  & (\terminal|cpu|pc2 [11])) # (!\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|ear2[11]~11_combout )))

	.dataa(\terminal|cpu|cpc~16_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc2 [11]),
	.datad(\terminal|cpu|ear2[11]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~28 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|cpc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|cpc[11]~1 (
// Equation(s):
// \terminal|cpu|cpc[11]~1_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~28_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [11]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [11]),
	.datad(\terminal|cpu|cpc~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[11]~1 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \terminal|cpu|pc1[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[11] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \terminal|cpu|r[6][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \terminal|cpu|r[4][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux20~0 (
// Equation(s):
// \terminal|cpu|Mux20~0_combout  = (\terminal|cpu|Mux22~0_combout  & (((\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[6][11]~q )) # (!\terminal|cpu|Mux22~14_combout  & 
// ((\terminal|cpu|r[4][11]~q )))))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|r[6][11]~q ),
	.datac(\terminal|cpu|r[4][11]~q ),
	.datad(\terminal|cpu|Mux22~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~0 .lut_mask = 16'hEE50;
defparam \terminal|cpu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux20~1 (
// Equation(s):
// \terminal|cpu|Mux20~1_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux20~0_combout  & ((\terminal|cpu|pc2 [11]))) # (!\terminal|cpu|Mux20~0_combout  & (\terminal|cpu|pc1 [11])))) # (!\terminal|cpu|Mux22~0_combout  & 
// (((\terminal|cpu|Mux20~0_combout ))))

	.dataa(\terminal|cpu|pc1 [11]),
	.datab(\terminal|cpu|pc2 [11]),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~1 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \terminal|cpu|ear1[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[11] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux22~2 (
// Equation(s):
// \terminal|cpu|Mux22~2_combout  = (!\terminal|cpu|plm [5] & ((!\terminal|cpu|plm [6]) # (!\terminal|cpu|plm [4])))

	.dataa(\terminal|cpu|plm [4]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~2 .lut_mask = 16'h005F;
defparam \terminal|cpu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|r[2][15]~4 (
// Equation(s):
// \terminal|cpu|r[2][15]~4_combout  = (\terminal|cpu|cpsw_wa~0_combout  & (\terminal|cpu|rn_wa[2]~9_combout  & ((!\terminal|cpu|ax[12]~1_combout ) # (!\terminal|cpu|sxt_y~q ))))

	.dataa(\terminal|cpu|sxt_y~q ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|cpsw_wa~0_combout ),
	.datad(\terminal|cpu|rn_wa[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[2][15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[2][15]~4 .lut_mask = 16'h7000;
defparam \terminal|cpu|r[2][15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N3
dffeas \terminal|cpu|r[2][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|r[0][15]~5 (
// Equation(s):
// \terminal|cpu|r[0][15]~5_combout  = (\terminal|cpu|rn_wa [0] & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(\terminal|cpu|rn_wa [0]),
	.cin(gnd),
	.combout(\terminal|cpu|r[0][15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[0][15]~5 .lut_mask = 16'h3F00;
defparam \terminal|cpu|r[0][15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \terminal|cpu|r[0][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux20~2 (
// Equation(s):
// \terminal|cpu|Mux20~2_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7]) # ((\terminal|cpu|r[2][11]~q )))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[0][11]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[2][11]~q ),
	.datad(\terminal|cpu|r[0][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~2 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|r[1][15]~3 (
// Equation(s):
// \terminal|cpu|r[1][15]~3_combout  = (\terminal|cpu|rn_wa [1] & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout )))

	.dataa(\terminal|cpu|ax[12]~1_combout ),
	.datab(\terminal|cpu|sxt_y~q ),
	.datac(gnd),
	.datad(\terminal|cpu|rn_wa [1]),
	.cin(gnd),
	.combout(\terminal|cpu|r[1][15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[1][15]~3 .lut_mask = 16'h7700;
defparam \terminal|cpu|r[1][15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \terminal|cpu|r[1][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|r[3][15]~6 (
// Equation(s):
// \terminal|cpu|r[3][15]~6_combout  = (\terminal|cpu|rn_wa[2]~9_combout  & (\terminal|cpu|rn_wa[3]~10_combout  & ((!\terminal|cpu|sxt_y~q ) # (!\terminal|cpu|ax[12]~1_combout ))))

	.dataa(\terminal|cpu|rn_wa[2]~9_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(\terminal|cpu|rn_wa[3]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[3][15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[3][15]~6 .lut_mask = 16'h2A00;
defparam \terminal|cpu|r[3][15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \terminal|cpu|r[3][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux20~3 (
// Equation(s):
// \terminal|cpu|Mux20~3_combout  = (\terminal|cpu|Mux20~2_combout  & (((\terminal|cpu|r[3][11]~q )) # (!\terminal|cpu|plm [7]))) # (!\terminal|cpu|Mux20~2_combout  & (\terminal|cpu|plm [7] & (\terminal|cpu|r[1][11]~q )))

	.dataa(\terminal|cpu|Mux20~2_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[1][11]~q ),
	.datad(\terminal|cpu|r[3][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~3 .lut_mask = 16'hEA62;
defparam \terminal|cpu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux22~3 (
// Equation(s):
// \terminal|cpu|Mux22~3_combout  = (\terminal|cpu|plm [4]) # ((\terminal|cpu|plm [7] & (!\terminal|cpu|plm [6] & \terminal|cpu|plm [5])))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|plm [4]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~3 .lut_mask = 16'hCECC;
defparam \terminal|cpu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux20~4 (
// Equation(s):
// \terminal|cpu|Mux20~4_combout  = (\terminal|cpu|Mux22~2_combout  & ((\terminal|cpu|Mux22~3_combout  & (\terminal|cpu|ear1 [11])) # (!\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|Mux20~3_combout ))))) # (!\terminal|cpu|Mux22~2_combout  & 
// (((!\terminal|cpu|Mux22~3_combout ))))

	.dataa(\terminal|cpu|ear1 [11]),
	.datab(\terminal|cpu|Mux22~2_combout ),
	.datac(\terminal|cpu|Mux20~3_combout ),
	.datad(\terminal|cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~4 .lut_mask = 16'h88F3;
defparam \terminal|cpu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N15
dffeas \terminal|cpu|r[5][11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][11] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux20~5 (
// Equation(s):
// \terminal|cpu|Mux20~5_combout  = (\terminal|cpu|Mux20~4_combout  & ((\terminal|cpu|Mux20~1_combout ) # ((!\terminal|cpu|Mux22~1_combout )))) # (!\terminal|cpu|Mux20~4_combout  & (((\terminal|cpu|Mux22~1_combout  & \terminal|cpu|r[5][11]~q ))))

	.dataa(\terminal|cpu|Mux20~1_combout ),
	.datab(\terminal|cpu|Mux20~4_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|r[5][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux20~5 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|areg[11]~13 (
// Equation(s):
// \terminal|cpu|areg[11]~13_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux20~7_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux20~5_combout )))

	.dataa(\terminal|cpu|Mux20~7_combout ),
	.datab(\terminal|cpu|Mux20~5_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[11]~13 .lut_mask = 16'hAACC;
defparam \terminal|cpu|areg[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[11]~17 (
// Equation(s):
// \terminal|cpu|alu_inx[11]~17_combout  = (\terminal|cpu|areg[11]~13_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[11]~13_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|areg[11]~13_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_b~combout ),
	.datad(\terminal|cpu|alu_a~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[11]~17 .lut_mask = 16'hFA50;
defparam \terminal|cpu|alu_inx[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|y[11]~63 (
// Equation(s):
// \terminal|cpu|y[11]~63_combout  = (!\terminal|cpu|plm [8] & (!\terminal|cpu|plm [9] & \terminal|cpu|plm [10]))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [8]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~63 .lut_mask = 16'h0300;
defparam \terminal|cpu|y[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|y[11]~152 (
// Equation(s):
// \terminal|cpu|y[11]~152_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|r[6][11]~q )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & ((\terminal|cpu|r[4][11]~q ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[6][11]~q ),
	.datad(\terminal|cpu|r[4][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~152_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~152 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|y[11]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|y[11]~153 (
// Equation(s):
// \terminal|cpu|y[11]~153_combout  = (\terminal|cpu|y[11]~152_combout  & ((\terminal|cpu|pc1 [11]) # ((!\terminal|cpu|plm [12])))) # (!\terminal|cpu|y[11]~152_combout  & (((\terminal|cpu|r[5][11]~q  & \terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|y[11]~152_combout ),
	.datab(\terminal|cpu|pc1 [11]),
	.datac(\terminal|cpu|r[5][11]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~153_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~153 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[11]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \terminal|cpu|areg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[11]~13_combout ),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[11] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|y[11]~144 (
// Equation(s):
// \terminal|cpu|y[11]~144_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|sreg [11]))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|ear2 [11]))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|ear2 [11]),
	.datac(\terminal|cpu|sreg [11]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~144_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~144 .lut_mask = 16'hFA44;
defparam \terminal|cpu|y[11]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|y[11]~145 (
// Equation(s):
// \terminal|cpu|y[11]~145_combout  = (\terminal|cpu|y[11]~144_combout  & ((\terminal|cpu|qreg [11]) # ((!\terminal|cpu|plm [10])))) # (!\terminal|cpu|y[11]~144_combout  & (((\terminal|cpu|acc [11] & \terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|y[11]~144_combout ),
	.datab(\terminal|cpu|qreg [11]),
	.datac(\terminal|cpu|acc [11]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~145_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~145 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[11]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|y[11]~72 (
// Equation(s):
// \terminal|cpu|y[11]~72_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|plm [12]) # (\terminal|cpu|plm [10])))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~72 .lut_mask = 16'hFA00;
defparam \terminal|cpu|y[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|y[11]~146 (
// Equation(s):
// \terminal|cpu|y[11]~146_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|r[2][11]~q )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][11]~q )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][11]~q ),
	.datad(\terminal|cpu|r[2][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~146_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~146 .lut_mask = 16'hBA98;
defparam \terminal|cpu|y[11]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|y[11]~147 (
// Equation(s):
// \terminal|cpu|y[11]~147_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[11]~146_combout  & (\terminal|cpu|r[3][11]~q )) # (!\terminal|cpu|y[11]~146_combout  & ((\terminal|cpu|r[1][11]~q ))))) # (!\terminal|cpu|plm [12] & 
// (\terminal|cpu|y[11]~146_combout ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|y[11]~146_combout ),
	.datac(\terminal|cpu|r[3][11]~q ),
	.datad(\terminal|cpu|r[1][11]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~147_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~147 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|y[11]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|y[11]~148 (
// Equation(s):
// \terminal|cpu|y[11]~148_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[11]~145_combout )) # (!\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[11]~147_combout ))))) # (!\terminal|cpu|y[11]~71_combout  
// & (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[11]~71_combout ),
	.datab(\terminal|cpu|y[11]~145_combout ),
	.datac(\terminal|cpu|y[11]~72_combout ),
	.datad(\terminal|cpu|y[11]~147_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~148_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~148 .lut_mask = 16'h8F85;
defparam \terminal|cpu|y[11]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|y[11]~143 (
// Equation(s):
// \terminal|cpu|y[11]~143_combout  = (\terminal|cpu|ear1 [11] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [11]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~143_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~143 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[11]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|y[11]~149 (
// Equation(s):
// \terminal|cpu|y[11]~149_combout  = (\terminal|cpu|y[11]~148_combout  & (((\terminal|cpu|y[11]~143_combout ) # (!\terminal|cpu|y[11]~66_combout )))) # (!\terminal|cpu|y[11]~148_combout  & (\terminal|cpu|areg [11] & (\terminal|cpu|y[11]~66_combout )))

	.dataa(\terminal|cpu|areg [11]),
	.datab(\terminal|cpu|y[11]~148_combout ),
	.datac(\terminal|cpu|y[11]~66_combout ),
	.datad(\terminal|cpu|y[11]~143_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~149_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~149 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|y[11]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|y[11]~150 (
// Equation(s):
// \terminal|cpu|y[11]~150_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[11]~149_combout 
// ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[11]~149_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~150_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~150 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[11]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|cpc[11]~feeder (
// Equation(s):
// \terminal|cpu|cpc[11]~feeder_combout  = \terminal|cpu|cpc[11]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[11]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[11]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \terminal|cpu|cpc[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[11]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[11] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|y[11]~64 (
// Equation(s):
// \terminal|cpu|y[11]~64_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [8] & ((\terminal|cpu|plm [9]) # (\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~64 .lut_mask = 16'hC080;
defparam \terminal|cpu|y[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|y[11]~151 (
// Equation(s):
// \terminal|cpu|y[11]~151_combout  = (\terminal|cpu|y[11]~150_combout  & ((\terminal|cpu|cpc [11]) # ((!\terminal|cpu|y[11]~64_combout )))) # (!\terminal|cpu|y[11]~150_combout  & (((\terminal|cpu|breg [11] & \terminal|cpu|y[11]~64_combout ))))

	.dataa(\terminal|cpu|y[11]~150_combout ),
	.datab(\terminal|cpu|cpc [11]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|y[11]~64_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~151_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~151 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[11]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|y[11]~154 (
// Equation(s):
// \terminal|cpu|y[11]~154_combout  = (\terminal|cpu|y[11]~63_combout  & ((\terminal|cpu|y[11]~153_combout ) # ((\terminal|cpu|y[11]~151_combout  & \terminal|cpu|y[15]~79_combout )))) # (!\terminal|cpu|y[11]~63_combout  & (((\terminal|cpu|y[11]~151_combout  
// & \terminal|cpu|y[15]~79_combout ))))

	.dataa(\terminal|cpu|y[11]~63_combout ),
	.datab(\terminal|cpu|y[11]~153_combout ),
	.datac(\terminal|cpu|y[11]~151_combout ),
	.datad(\terminal|cpu|y[15]~79_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[11]~154_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[11]~154 .lut_mask = 16'hF888;
defparam \terminal|cpu|y[11]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_or[11]~17 (
// Equation(s):
// \terminal|cpu|alu_or[11]~17_combout  = (\terminal|cpu|y[11]~154_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[11]~154_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_c~0_combout ),
	.datac(\terminal|cpu|alu_d~0_combout ),
	.datad(\terminal|cpu|y[11]~154_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[11]~17 .lut_mask = 16'hCC0F;
defparam \terminal|cpu|alu_or[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_af[11]~14 (
// Equation(s):
// \terminal|cpu|alu_af[11]~14_combout  = (\terminal|cpu|alu_inx[11]~17_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[11]~17_combout ))))) # (!\terminal|cpu|alu_inx[11]~17_combout  & (!\terminal|cpu|plm [15] & 
// ((!\terminal|cpu|alu_or[11]~17_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_inx[11]~17_combout ),
	.datad(\terminal|cpu|alu_or[11]~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[11]~14 .lut_mask = 16'h5065;
defparam \terminal|cpu|alu_af[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \terminal|cpu|sreg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[8] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \terminal|cpu|r[1][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \terminal|cpu|r[0][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux23~6 (
// Equation(s):
// \terminal|cpu|Mux23~6_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & (\terminal|cpu|r[1][8]~q )) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[0][8]~q )))))

	.dataa(\terminal|cpu|r[1][8]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[0][8]~q ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~6 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \terminal|cpu|r[3][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N3
dffeas \terminal|cpu|r[2][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux23~7 (
// Equation(s):
// \terminal|cpu|Mux23~7_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux23~6_combout  & (\terminal|cpu|r[3][8]~q )) # (!\terminal|cpu|Mux23~6_combout  & ((\terminal|cpu|r[2][8]~q ))))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|Mux23~6_combout ))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux23~6_combout ),
	.datac(\terminal|cpu|r[3][8]~q ),
	.datad(\terminal|cpu|r[2][8]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~7 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux23~8 (
// Equation(s):
// \terminal|cpu|Mux23~8_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux23~2_combout ) # ((\terminal|cpu|sreg [8])))) # (!\terminal|cpu|Mux23~3_combout  & (!\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|Mux23~7_combout ))))

	.dataa(\terminal|cpu|Mux23~3_combout ),
	.datab(\terminal|cpu|Mux23~2_combout ),
	.datac(\terminal|cpu|sreg [8]),
	.datad(\terminal|cpu|Mux23~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~8 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \terminal|cpu|acc[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[8] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \terminal|cpu|ear1[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[8] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux23~4 (
// Equation(s):
// \terminal|cpu|Mux23~4_combout  = (\terminal|cpu|plm [5] & (\terminal|cpu|plm [7])) # (!\terminal|cpu|plm [5] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|ear2 [8]))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|ear1 [8]))))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|ear1 [8]),
	.datad(\terminal|cpu|ear2 [8]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~4 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux23~5 (
// Equation(s):
// \terminal|cpu|Mux23~5_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux23~4_combout  & (\terminal|cpu|acc [8])) # (!\terminal|cpu|Mux23~4_combout  & ((\terminal|cpu|psw [8]))))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux23~4_combout ))))

	.dataa(\terminal|cpu|acc [8]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|psw [8]),
	.datad(\terminal|cpu|Mux23~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~5 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux23~9 (
// Equation(s):
// \terminal|cpu|Mux23~9_combout  = (\terminal|cpu|Mux23~8_combout  & ((\terminal|cpu|qreg [8]) # ((!\terminal|cpu|Mux23~2_combout )))) # (!\terminal|cpu|Mux23~8_combout  & (((\terminal|cpu|Mux23~2_combout  & \terminal|cpu|Mux23~5_combout ))))

	.dataa(\terminal|cpu|qreg [8]),
	.datab(\terminal|cpu|Mux23~8_combout ),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|Mux23~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~9 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux23~13 (
// Equation(s):
// \terminal|cpu|Mux23~13_combout  = (\terminal|cpu|Mux23~9_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [4])) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux23~9_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~13 .lut_mask = 16'hC4CC;
defparam \terminal|cpu|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N21
dffeas \terminal|cpu|pc2[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[8] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|cpc~26 (
// Equation(s):
// \terminal|cpu|cpc~26_combout  = (\terminal|cpu|cpc~16_combout  & (\terminal|cpu|pc2 [8])) # (!\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|ear2[8]~8_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|cpc~16_combout ),
	.datac(\terminal|cpu|pc2 [8]),
	.datad(\terminal|cpu|ear2[8]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~26 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|cpc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|cpc[8]~4 (
// Equation(s):
// \terminal|cpu|cpc[8]~4_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~26_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [8]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [8]),
	.datad(\terminal|cpu|cpc~26_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[8]~4 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N31
dffeas \terminal|cpu|pc1[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[8] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \terminal|cpu|r[4][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux23~10 (
// Equation(s):
// \terminal|cpu|Mux23~10_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux22~0_combout  & (\terminal|cpu|pc1 [8])) # (!\terminal|cpu|Mux22~0_combout  & 
// ((\terminal|cpu|r[4][8]~q )))))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|pc1 [8]),
	.datac(\terminal|cpu|r[4][8]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~10 .lut_mask = 16'hEE50;
defparam \terminal|cpu|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N19
dffeas \terminal|cpu|r[6][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux23~11 (
// Equation(s):
// \terminal|cpu|Mux23~11_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux23~10_combout  & ((\terminal|cpu|pc2 [8]))) # (!\terminal|cpu|Mux23~10_combout  & (\terminal|cpu|r[6][8]~q )))) # (!\terminal|cpu|Mux22~14_combout  & 
// (\terminal|cpu|Mux23~10_combout ))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|Mux23~10_combout ),
	.datac(\terminal|cpu|r[6][8]~q ),
	.datad(\terminal|cpu|pc2 [8]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~11 .lut_mask = 16'hEC64;
defparam \terminal|cpu|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N1
dffeas \terminal|cpu|r[5][8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][8] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux23~12 (
// Equation(s):
// \terminal|cpu|Mux23~12_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & (\terminal|cpu|Mux23~11_combout )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[5][8]~q ))))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|Mux23~11_combout ))

	.dataa(\terminal|cpu|Mux23~11_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|r[5][8]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux23~12 .lut_mask = 16'hAEA2;
defparam \terminal|cpu|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|areg[8]~10 (
// Equation(s):
// \terminal|cpu|areg[8]~10_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux23~12_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux23~13_combout ))

	.dataa(\terminal|cpu|Mux23~13_combout ),
	.datab(\terminal|cpu|Mux23~12_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[8]~10 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[8]~10 (
// Equation(s):
// \terminal|cpu|alu_inx[8]~10_combout  = (\terminal|cpu|areg[8]~10_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[8]~10_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|alu_b~combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|areg[8]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[8]~10 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|alu_inx[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[8]~20 (
// Equation(s):
// \terminal|cpu|alu_cf[8]~20_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[8]~10_combout ) # (!\terminal|cpu|alu_or[8]~10_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[8]~10_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_inx[8]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[8]~20 .lut_mask = 16'h0A02;
defparam \terminal|cpu|alu_cf[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[10]~28 (
// Equation(s):
// \terminal|cpu|alu_cf[10]~28_combout  = (\terminal|cpu|alu_cf[8]~21_combout ) # ((\terminal|cpu|alu_cf[8]~20_combout  & \terminal|cpu|alu_cf[7]~19_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[8]~20_combout ),
	.datac(\terminal|cpu|alu_cf[7]~19_combout ),
	.datad(\terminal|cpu|alu_cf[8]~21_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[10]~28 .lut_mask = 16'hFFC0;
defparam \terminal|cpu|alu_cf[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \terminal|cpu|sreg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[9] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux22~11 (
// Equation(s):
// \terminal|cpu|Mux22~11_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|plm [5]) # (\terminal|cpu|sreg [9])))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|ear2 [9] & (!\terminal|cpu|plm [5])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|ear2 [9]),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|sreg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~11 .lut_mask = 16'hAEA4;
defparam \terminal|cpu|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|qreg~18 (
// Equation(s):
// \terminal|cpu|qreg~18_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[9]~9_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [9] & (!\terminal|cpu|qa0~q )))

	.dataa(\terminal|cpu|wb_dat [9]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(\terminal|cpu|ear2[9]~9_combout ),
	.datad(\terminal|cpu|brd_wa~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~18 .lut_mask = 16'hF022;
defparam \terminal|cpu|qreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \terminal|cpu|qreg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[9] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \terminal|cpu|acc[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[9] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux22~12 (
// Equation(s):
// \terminal|cpu|Mux22~12_combout  = (\terminal|cpu|Mux22~11_combout  & (((\terminal|cpu|qreg [9])) # (!\terminal|cpu|plm [5]))) # (!\terminal|cpu|Mux22~11_combout  & (\terminal|cpu|plm [5] & ((\terminal|cpu|acc [9]))))

	.dataa(\terminal|cpu|Mux22~11_combout ),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|qreg [9]),
	.datad(\terminal|cpu|acc [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~12 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \terminal|cpu|r[0][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \terminal|cpu|r[1][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux22~7 (
// Equation(s):
// \terminal|cpu|Mux22~7_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[1][9]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|r[0][9]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|r[0][9]~q ),
	.datac(\terminal|cpu|r[1][9]~q ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~7 .lut_mask = 16'hFA44;
defparam \terminal|cpu|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \terminal|cpu|r[2][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \terminal|cpu|r[3][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux22~8 (
// Equation(s):
// \terminal|cpu|Mux22~8_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux22~7_combout  & ((\terminal|cpu|r[3][9]~q ))) # (!\terminal|cpu|Mux22~7_combout  & (\terminal|cpu|r[2][9]~q )))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|Mux22~7_combout ))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux22~7_combout ),
	.datac(\terminal|cpu|r[2][9]~q ),
	.datad(\terminal|cpu|r[3][9]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~8 .lut_mask = 16'hEC64;
defparam \terminal|cpu|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \terminal|cpu|ear1[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[9] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux22~9 (
// Equation(s):
// \terminal|cpu|Mux22~9_combout  = (\terminal|cpu|Mux22~3_combout  & (((\terminal|cpu|Mux22~2_combout  & \terminal|cpu|ear1 [9])))) # (!\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|Mux22~8_combout ) # ((!\terminal|cpu|Mux22~2_combout ))))

	.dataa(\terminal|cpu|Mux22~8_combout ),
	.datab(\terminal|cpu|Mux22~3_combout ),
	.datac(\terminal|cpu|Mux22~2_combout ),
	.datad(\terminal|cpu|ear1 [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~9 .lut_mask = 16'hE323;
defparam \terminal|cpu|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N29
dffeas \terminal|cpu|pc2[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[9] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|cpc~30 (
// Equation(s):
// \terminal|cpu|cpc~30_combout  = (\terminal|cpu|cpc~16_combout  & (\terminal|cpu|pc2 [9])) # (!\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|ear2[9]~9_combout )))

	.dataa(\terminal|cpu|cpc~16_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc2 [9]),
	.datad(\terminal|cpu|ear2[9]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~30_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~30 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|cpc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|cpc[9]~3 (
// Equation(s):
// \terminal|cpu|cpc[9]~3_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~30_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [9]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [9]),
	.datad(\terminal|cpu|cpc~30_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[9]~3 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N7
dffeas \terminal|cpu|pc1[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[9]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[9] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \terminal|cpu|r[6][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \terminal|cpu|r[4][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux22~5 (
// Equation(s):
// \terminal|cpu|Mux22~5_combout  = (\terminal|cpu|Mux22~0_combout  & (((\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[6][9]~q )) # (!\terminal|cpu|Mux22~14_combout  & 
// ((\terminal|cpu|r[4][9]~q )))))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|r[6][9]~q ),
	.datac(\terminal|cpu|r[4][9]~q ),
	.datad(\terminal|cpu|Mux22~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~5 .lut_mask = 16'hEE50;
defparam \terminal|cpu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux22~6 (
// Equation(s):
// \terminal|cpu|Mux22~6_combout  = (\terminal|cpu|Mux22~5_combout  & (((\terminal|cpu|pc2 [9]) # (!\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~5_combout  & (\terminal|cpu|pc1 [9] & (\terminal|cpu|Mux22~0_combout )))

	.dataa(\terminal|cpu|pc1 [9]),
	.datab(\terminal|cpu|Mux22~5_combout ),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|pc2 [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~6 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N19
dffeas \terminal|cpu|r[5][9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][9] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux22~10 (
// Equation(s):
// \terminal|cpu|Mux22~10_combout  = (\terminal|cpu|Mux22~9_combout  & ((\terminal|cpu|Mux22~6_combout ) # ((!\terminal|cpu|Mux22~1_combout )))) # (!\terminal|cpu|Mux22~9_combout  & (((\terminal|cpu|Mux22~1_combout  & \terminal|cpu|r[5][9]~q ))))

	.dataa(\terminal|cpu|Mux22~9_combout ),
	.datab(\terminal|cpu|Mux22~6_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|r[5][9]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~10 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|areg[9]~11 (
// Equation(s):
// \terminal|cpu|areg[9]~11_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux22~12_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux22~10_combout )))

	.dataa(\terminal|cpu|Mux22~12_combout ),
	.datab(\terminal|cpu|Mux22~10_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[9]~11 .lut_mask = 16'hAACC;
defparam \terminal|cpu|areg[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[9]~11 (
// Equation(s):
// \terminal|cpu|alu_inx[9]~11_combout  = (\terminal|cpu|areg[9]~11_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[9]~11_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|alu_b~combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|areg[9]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[9]~11 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|alu_inx[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|cpc[9]~feeder (
// Equation(s):
// \terminal|cpu|cpc[9]~feeder_combout  = \terminal|cpu|cpc[9]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[9]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[9]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \terminal|cpu|cpc[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[9]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[9] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N21
dffeas \terminal|cpu|areg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[9]~11_combout ),
	.asdata(\terminal|cpu|ear2[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[9] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|y[9]~67 (
// Equation(s):
// \terminal|cpu|y[9]~67_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [10]) # (\terminal|cpu|sreg [9])))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|ear2 [9] & (!\terminal|cpu|plm [10])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|ear2 [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|sreg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~67 .lut_mask = 16'hAEA4;
defparam \terminal|cpu|y[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|y[9]~68 (
// Equation(s):
// \terminal|cpu|y[9]~68_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|y[9]~67_combout  & (\terminal|cpu|qreg [9])) # (!\terminal|cpu|y[9]~67_combout  & ((\terminal|cpu|acc [9]))))) # (!\terminal|cpu|plm [10] & (((\terminal|cpu|y[9]~67_combout ))))

	.dataa(\terminal|cpu|qreg [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|acc [9]),
	.datad(\terminal|cpu|y[9]~67_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~68 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|y[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|y[9]~69 (
// Equation(s):
// \terminal|cpu|y[9]~69_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|r[2][9]~q ) # ((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & (((\terminal|cpu|r[0][9]~q  & !\terminal|cpu|plm [12]))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|r[2][9]~q ),
	.datac(\terminal|cpu|r[0][9]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~69 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|y[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|y[9]~70 (
// Equation(s):
// \terminal|cpu|y[9]~70_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[9]~69_combout  & (\terminal|cpu|r[3][9]~q )) # (!\terminal|cpu|y[9]~69_combout  & ((\terminal|cpu|r[1][9]~q ))))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|y[9]~69_combout ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|y[9]~69_combout ),
	.datac(\terminal|cpu|r[3][9]~q ),
	.datad(\terminal|cpu|r[1][9]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~70 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|y[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|y[9]~73 (
// Equation(s):
// \terminal|cpu|y[9]~73_combout  = (\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[9]~68_combout  & ((\terminal|cpu|y[11]~71_combout )))) # (!\terminal|cpu|y[11]~72_combout  & (((\terminal|cpu|y[9]~70_combout ) # (!\terminal|cpu|y[11]~71_combout ))))

	.dataa(\terminal|cpu|y[11]~72_combout ),
	.datab(\terminal|cpu|y[9]~68_combout ),
	.datac(\terminal|cpu|y[9]~70_combout ),
	.datad(\terminal|cpu|y[11]~71_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~73 .lut_mask = 16'hD855;
defparam \terminal|cpu|y[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|y[9]~65 (
// Equation(s):
// \terminal|cpu|y[9]~65_combout  = (\terminal|cpu|ear1 [9] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [9]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~65 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|y[9]~74 (
// Equation(s):
// \terminal|cpu|y[9]~74_combout  = (\terminal|cpu|y[11]~66_combout  & ((\terminal|cpu|y[9]~73_combout  & ((\terminal|cpu|y[9]~65_combout ))) # (!\terminal|cpu|y[9]~73_combout  & (\terminal|cpu|areg [9])))) # (!\terminal|cpu|y[11]~66_combout  & 
// (((\terminal|cpu|y[9]~73_combout ))))

	.dataa(\terminal|cpu|y[11]~66_combout ),
	.datab(\terminal|cpu|areg [9]),
	.datac(\terminal|cpu|y[9]~73_combout ),
	.datad(\terminal|cpu|y[9]~65_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~74 .lut_mask = 16'hF858;
defparam \terminal|cpu|y[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|y[9]~77 (
// Equation(s):
// \terminal|cpu|y[9]~77_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[9]~74_combout ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[9]~74_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~77 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|y[9]~78 (
// Equation(s):
// \terminal|cpu|y[9]~78_combout  = (\terminal|cpu|y[9]~77_combout  & ((\terminal|cpu|cpc [9]) # ((!\terminal|cpu|y[11]~64_combout )))) # (!\terminal|cpu|y[9]~77_combout  & (((\terminal|cpu|br [1] & \terminal|cpu|y[11]~64_combout ))))

	.dataa(\terminal|cpu|cpc [9]),
	.datab(\terminal|cpu|br [1]),
	.datac(\terminal|cpu|y[9]~77_combout ),
	.datad(\terminal|cpu|y[11]~64_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~78 .lut_mask = 16'hACF0;
defparam \terminal|cpu|y[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|y[9]~80 (
// Equation(s):
// \terminal|cpu|y[9]~80_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|r[6][9]~q )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & ((\terminal|cpu|r[4][9]~q ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[6][9]~q ),
	.datad(\terminal|cpu|r[4][9]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~80 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|y[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|y[9]~81 (
// Equation(s):
// \terminal|cpu|y[9]~81_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[9]~80_combout  & (\terminal|cpu|pc1 [9])) # (!\terminal|cpu|y[9]~80_combout  & ((\terminal|cpu|r[5][9]~q ))))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|y[9]~80_combout ))))

	.dataa(\terminal|cpu|pc1 [9]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[5][9]~q ),
	.datad(\terminal|cpu|y[9]~80_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~81 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|y[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|y[9]~82 (
// Equation(s):
// \terminal|cpu|y[9]~82_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[9]~78_combout ) # ((\terminal|cpu|y[9]~81_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (((\terminal|cpu|y[9]~81_combout  & 
// \terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[9]~78_combout ),
	.datac(\terminal|cpu|y[9]~81_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[9]~82_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[9]~82 .lut_mask = 16'hF888;
defparam \terminal|cpu|y[9]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_or[9]~11 (
// Equation(s):
// \terminal|cpu|alu_or[9]~11_combout  = (\terminal|cpu|y[9]~82_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[9]~82_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(\terminal|cpu|alu_c~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_d~0_combout ),
	.datad(\terminal|cpu|y[9]~82_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[9]~11 .lut_mask = 16'hAA0F;
defparam \terminal|cpu|alu_or[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[9]~26 (
// Equation(s):
// \terminal|cpu|alu_cf[9]~26_combout  = (\terminal|cpu|alu_g~0_combout  & (\terminal|cpu|alu_inx[9]~11_combout  & (!\terminal|cpu|plm [16] & !\terminal|cpu|alu_or[9]~11_combout )))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_inx[9]~11_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_or[9]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[9]~26 .lut_mask = 16'h0008;
defparam \terminal|cpu|alu_cf[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[9]~27 (
// Equation(s):
// \terminal|cpu|alu_cf[9]~27_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[9]~11_combout ) # (!\terminal|cpu|alu_or[9]~11_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_inx[9]~11_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_or[9]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[9]~27 .lut_mask = 16'h080A;
defparam \terminal|cpu|alu_cf[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[10]~29 (
// Equation(s):
// \terminal|cpu|alu_cf[10]~29_combout  = (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_cf[9]~26_combout ) # ((\terminal|cpu|alu_cf[10]~28_combout  & \terminal|cpu|alu_cf[9]~27_combout ))))

	.dataa(\terminal|cpu|alu_cf[10]~28_combout ),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|alu_cf[9]~26_combout ),
	.datad(\terminal|cpu|alu_cf[9]~27_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[10]~29 .lut_mask = 16'h3230;
defparam \terminal|cpu|alu_cf[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[10]~30 (
// Equation(s):
// \terminal|cpu|alu_cf[10]~30_combout  = (\terminal|cpu|alu_or[10]~16_combout ) # ((\terminal|cpu|plm [16] & \terminal|cpu|alu_inx[10]~16_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_or[10]~16_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_inx[10]~16_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[10]~30 .lut_mask = 16'hFCCC;
defparam \terminal|cpu|alu_cf[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[10]~31 (
// Equation(s):
// \terminal|cpu|alu_cf[10]~31_combout  = (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_cf[10]~29_combout  & ((\terminal|cpu|alu_inx[10]~16_combout ) # (!\terminal|cpu|alu_cf[10]~30_combout ))) # (!\terminal|cpu|alu_cf[10]~29_combout  & 
// (!\terminal|cpu|alu_cf[10]~30_combout  & \terminal|cpu|alu_inx[10]~16_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_cf[10]~29_combout ),
	.datac(\terminal|cpu|alu_cf[10]~30_combout ),
	.datad(\terminal|cpu|alu_inx[10]~16_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[10]~31 .lut_mask = 16'h8A08;
defparam \terminal|cpu|alu_cf[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_af[11] (
// Equation(s):
// \terminal|cpu|alu_af [11] = \terminal|cpu|alu_af[11]~14_combout  $ (\terminal|cpu|alu_cf[10]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|alu_af[11]~14_combout ),
	.datad(\terminal|cpu|alu_cf[10]~31_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [11]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[11] .lut_mask = 16'h0FF0;
defparam \terminal|cpu|alu_af[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[11]~22 (
// Equation(s):
// \terminal|cpu|alu_sh[11]~22_combout  = (\terminal|cpu|lshift~0_combout  & ((\terminal|cpu|alu_af [10]) # ((\terminal|cpu|alu_af [11] & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|lshift~0_combout  & (((\terminal|cpu|alu_af [11] & 
// \terminal|cpu|sf_xchg~0_combout ))))

	.dataa(\terminal|cpu|lshift~0_combout ),
	.datab(\terminal|cpu|alu_af [10]),
	.datac(\terminal|cpu|alu_af [11]),
	.datad(\terminal|cpu|sf_xchg~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[11]~22 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[12]~15 (
// Equation(s):
// \terminal|cpu|alu_inx[12]~15_combout  = (\terminal|cpu|areg[12]~14_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[12]~14_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|alu_b~combout ),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|areg[12]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[12]~15 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|alu_inx[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[12]~25 (
// Equation(s):
// \terminal|cpu|alu_cf[12]~25_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[12]~15_combout ) # (!\terminal|cpu|alu_or[12]~15_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[12]~15_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_inx[12]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[12]~25 .lut_mask = 16'h0A02;
defparam \terminal|cpu|alu_cf[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[11]~32 (
// Equation(s):
// \terminal|cpu|alu_cf[11]~32_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[11]~17_combout ) # (!\terminal|cpu|alu_or[11]~17_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_inx[11]~17_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_or[11]~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[11]~32 .lut_mask = 16'h080A;
defparam \terminal|cpu|alu_cf[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[11]~34 (
// Equation(s):
// \terminal|cpu|alu_cf[11]~34_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_inx[11]~17_combout  & !\terminal|cpu|alu_or[11]~17_combout )))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_inx[11]~17_combout ),
	.datad(\terminal|cpu|alu_or[11]~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[11]~34 .lut_mask = 16'h0020;
defparam \terminal|cpu|alu_cf[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[11]~43 (
// Equation(s):
// \terminal|cpu|alu_cf[11]~43_combout  = (\terminal|cpu|alu_cf[11]~34_combout ) # ((\terminal|cpu|alu_cf[11]~32_combout  & \terminal|cpu|alu_cf[10]~31_combout ))

	.dataa(\terminal|cpu|alu_cf[11]~32_combout ),
	.datab(\terminal|cpu|alu_cf[10]~31_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_cf[11]~34_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[11]~43 .lut_mask = 16'hFF88;
defparam \terminal|cpu|alu_cf[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \terminal|cpu|acc[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[13] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ear2[13]~feeder (
// Equation(s):
// \terminal|cpu|ear2[13]~feeder_combout  = \terminal|cpu|ear2[13]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[13]~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[13]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|ear2[14]~feeder (
// Equation(s):
// \terminal|cpu|ear2[14]~feeder_combout  = \terminal|cpu|ear2[14]~2_combout 

	.dataa(gnd),
	.datab(\terminal|cpu|ear2[14]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[14]~feeder .lut_mask = 16'hCCCC;
defparam \terminal|cpu|ear2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|ear2[15]~feeder (
// Equation(s):
// \terminal|cpu|ear2[15]~feeder_combout  = \terminal|cpu|ear2[15]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[15]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[15]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[15]~0 (
// Equation(s):
// \terminal|cpu|ea_mux[15]~0_combout  = (\terminal|cpu|ear2 [15] & ((\terminal|cpu|eas_dir~0_combout ) # ((\terminal|cpu|eas_left~combout  & \terminal|cpu|ear2 [14])))) # (!\terminal|cpu|ear2 [15] & (((\terminal|cpu|eas_left~combout  & \terminal|cpu|ear2 
// [14]))))

	.dataa(\terminal|cpu|ear2 [15]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|ear2 [14]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[15]~0 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm14m~2 (
// Equation(s):
// \terminal|cpu|plm14m~2_combout  = (\terminal|cpu|ireg [10]) # ((\terminal|cpu|ireg [9]) # ((!\terminal|cpu|ea_nrdy~q ) # (!\terminal|cpu|ea_f [0])))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ea_f [0]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~2 .lut_mask = 16'hEFFF;
defparam \terminal|cpu|plm14m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm14m~3 (
// Equation(s):
// \terminal|cpu|plm14m~3_combout  = (\terminal|cpu|plm [14] & ((\terminal|cpu|plm14m~2_combout ) # (!\terminal|cpu|acc [15])))

	.dataa(\terminal|cpu|plm14m~2_combout ),
	.datab(\terminal|cpu|acc [15]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [14]),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~3 .lut_mask = 16'hBB00;
defparam \terminal|cpu|plm14m~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|ea_fn12~0 (
// Equation(s):
// \terminal|cpu|ea_fn12~0_combout  = (\terminal|cpu|Equal32~0_combout  & (\terminal|cpu|ea_cta[1]~11_combout  $ (\terminal|cpu|ea_cta[0]~3_combout )))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|Equal32~0_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_fn12~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_fn12~0 .lut_mask = 16'h50A0;
defparam \terminal|cpu|ea_fn12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \terminal|cpu|ea_fn12 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_fn12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_fn12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_fn12 .is_wysiwyg = "true";
defparam \terminal|cpu|ea_fn12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm14m~0 (
// Equation(s):
// \terminal|cpu|plm14m~0_combout  = (\terminal|cpu|ea_div~0_combout  & (!\terminal|cpu|ea_mop0~0_combout  & ((\terminal|cpu|wait_div~q ) # (!\terminal|cpu|ea_fn12~q ))))

	.dataa(\terminal|cpu|ea_fn12~q ),
	.datab(\terminal|cpu|wait_div~q ),
	.datac(\terminal|cpu|ea_div~0_combout ),
	.datad(\terminal|cpu|ea_mop0~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~0 .lut_mask = 16'h00D0;
defparam \terminal|cpu|plm14m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|Equal33~0 (
// Equation(s):
// \terminal|cpu|Equal33~0_combout  = (!\terminal|cpu|ea_cta[1]~11_combout  & (\terminal|cpu|ea_cta[2]~9_combout  & (!\terminal|cpu|ea_cta[3]~7_combout  & !\terminal|cpu|ea_cta[0]~3_combout )))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(\terminal|cpu|ea_cta[2]~9_combout ),
	.datac(\terminal|cpu|ea_cta[3]~7_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal33~0 .lut_mask = 16'h0004;
defparam \terminal|cpu|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_f218~0 (
// Equation(s):
// \terminal|cpu|ea_f218~0_combout  = (\terminal|cpu|Equal37~0_combout ) # ((\terminal|cpu|Equal33~0_combout  & \terminal|cpu|ea_cta[4]~5_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|Equal33~0_combout ),
	.datac(\terminal|cpu|Equal37~0_combout ),
	.datad(\terminal|cpu|ea_cta[4]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_f218~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_f218~0 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|ea_f218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|Equal35~0 (
// Equation(s):
// \terminal|cpu|Equal35~0_combout  = (\terminal|cpu|ea_cta[1]~11_combout  & (!\terminal|cpu|ea_cta[2]~9_combout  & (!\terminal|cpu|ea_cta[3]~7_combout  & \terminal|cpu|ea_cta[0]~3_combout )))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(\terminal|cpu|ea_cta[2]~9_combout ),
	.datac(\terminal|cpu|ea_cta[3]~7_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal35~0 .lut_mask = 16'h0200;
defparam \terminal|cpu|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_f218~1 (
// Equation(s):
// \terminal|cpu|ea_f218~1_combout  = (!\terminal|cpu|ea_f218~0_combout  & (!\terminal|cpu|Equal38~0_combout  & ((!\terminal|cpu|ea_cta[4]~5_combout ) # (!\terminal|cpu|Equal35~0_combout ))))

	.dataa(\terminal|cpu|ea_f218~0_combout ),
	.datab(\terminal|cpu|Equal35~0_combout ),
	.datac(\terminal|cpu|Equal38~0_combout ),
	.datad(\terminal|cpu|ea_cta[4]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_f218~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_f218~1 .lut_mask = 16'h0105;
defparam \terminal|cpu|ea_f218~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \terminal|cpu|ea_f218 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_f218~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f218~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f218 .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|ear2[0]~feeder (
// Equation(s):
// \terminal|cpu|ear2[0]~feeder_combout  = \terminal|cpu|ear2[0]~13_combout 

	.dataa(\terminal|cpu|ear2[0]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[0]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|ear2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[0]~13 (
// Equation(s):
// \terminal|cpu|ea_mux[0]~13_combout  = (\terminal|cpu|ear2 [1] & ((\terminal|cpu|lshift~1_combout ) # ((\terminal|cpu|ear2 [0] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|ear2 [1] & (\terminal|cpu|ear2 [0] & ((\terminal|cpu|eas_dir~0_combout 
// ))))

	.dataa(\terminal|cpu|ear2 [1]),
	.datab(\terminal|cpu|ear2 [0]),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[0]~13 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[15]~12 (
// Equation(s):
// \terminal|cpu|alu_inx[15]~12_combout  = (\terminal|cpu|areg[15]~1_combout  & (\terminal|cpu|alu_a~0_combout )) # (!\terminal|cpu|areg[15]~1_combout  & ((\terminal|cpu|alu_b~combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(\terminal|cpu|alu_b~combout ),
	.datad(\terminal|cpu|areg[15]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[15]~12 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|alu_inx[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N3
dffeas \terminal|cpu|pc2[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[15] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|cpc~17 (
// Equation(s):
// \terminal|cpu|cpc~17_combout  = (\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|pc2 [15]))) # (!\terminal|cpu|cpc~16_combout  & (\terminal|cpu|ear2[15]~1_combout ))

	.dataa(\terminal|cpu|ear2[15]~1_combout ),
	.datab(\terminal|cpu|cpc~16_combout ),
	.datac(\terminal|cpu|pc2 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~17 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|cpc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc[15]~15 (
// Equation(s):
// \terminal|cpu|cpc[15]~15_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~17_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [15]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [15]),
	.datad(\terminal|cpu|cpc~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[15]~15 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \terminal|cpu|pc1[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[15] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N9
dffeas \terminal|cpu|r[6][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \terminal|cpu|r[4][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N25
dffeas \terminal|cpu|r[5][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|y[15]~92 (
// Equation(s):
// \terminal|cpu|y[15]~92_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][15]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][15]~q ))))

	.dataa(\terminal|cpu|r[4][15]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[5][15]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~92 .lut_mask = 16'hFC22;
defparam \terminal|cpu|y[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|y[15]~93 (
// Equation(s):
// \terminal|cpu|y[15]~93_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[15]~92_combout  & (\terminal|cpu|pc1 [15])) # (!\terminal|cpu|y[15]~92_combout  & ((\terminal|cpu|r[6][15]~q ))))) # (!\terminal|cpu|plm [11] & (((\terminal|cpu|y[15]~92_combout 
// ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|pc1 [15]),
	.datac(\terminal|cpu|r[6][15]~q ),
	.datad(\terminal|cpu|y[15]~92_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~93 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|cpc[15]~feeder (
// Equation(s):
// \terminal|cpu|cpc[15]~feeder_combout  = \terminal|cpu|cpc[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[15]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[15]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \terminal|cpu|cpc[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[15]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[15] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N31
dffeas \terminal|cpu|sreg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[15] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|y[15]~84 (
// Equation(s):
// \terminal|cpu|y[15]~84_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|sreg [15]))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|ear2 [15]))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|ear2 [15]),
	.datac(\terminal|cpu|sreg [15]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~84 .lut_mask = 16'hFA44;
defparam \terminal|cpu|y[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|y[15]~85 (
// Equation(s):
// \terminal|cpu|y[15]~85_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|y[15]~84_combout  & (\terminal|cpu|qreg [15])) # (!\terminal|cpu|y[15]~84_combout  & ((\terminal|cpu|acc [15]))))) # (!\terminal|cpu|plm [10] & (((\terminal|cpu|y[15]~84_combout 
// ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|qreg [15]),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|y[15]~84_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~85 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \terminal|cpu|r[1][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \terminal|cpu|r[3][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \terminal|cpu|r[0][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \terminal|cpu|r[2][15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][15] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|y[15]~86 (
// Equation(s):
// \terminal|cpu|y[15]~86_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|r[2][15]~q )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][15]~q )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][15]~q ),
	.datad(\terminal|cpu|r[2][15]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~86 .lut_mask = 16'hBA98;
defparam \terminal|cpu|y[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|y[15]~87 (
// Equation(s):
// \terminal|cpu|y[15]~87_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[15]~86_combout  & ((\terminal|cpu|r[3][15]~q ))) # (!\terminal|cpu|y[15]~86_combout  & (\terminal|cpu|r[1][15]~q )))) # (!\terminal|cpu|plm [12] & 
// (((\terminal|cpu|y[15]~86_combout ))))

	.dataa(\terminal|cpu|r[1][15]~q ),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[3][15]~q ),
	.datad(\terminal|cpu|y[15]~86_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~87 .lut_mask = 16'hF388;
defparam \terminal|cpu|y[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|y[15]~88 (
// Equation(s):
// \terminal|cpu|y[15]~88_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[15]~85_combout )) # (!\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[15]~87_combout ))))) # (!\terminal|cpu|y[11]~71_combout  & 
// (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[15]~85_combout ),
	.datab(\terminal|cpu|y[15]~87_combout ),
	.datac(\terminal|cpu|y[11]~71_combout ),
	.datad(\terminal|cpu|y[11]~72_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~88 .lut_mask = 16'hA0CF;
defparam \terminal|cpu|y[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|y[15]~83 (
// Equation(s):
// \terminal|cpu|y[15]~83_combout  = (!\terminal|cpu|plm [11] & \terminal|cpu|ear1 [15])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [11]),
	.datac(gnd),
	.datad(\terminal|cpu|ear1 [15]),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~83 .lut_mask = 16'h3300;
defparam \terminal|cpu|y[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|y[15]~89 (
// Equation(s):
// \terminal|cpu|y[15]~89_combout  = (\terminal|cpu|y[15]~88_combout  & (((\terminal|cpu|y[15]~83_combout ) # (!\terminal|cpu|y[11]~66_combout )))) # (!\terminal|cpu|y[15]~88_combout  & (\terminal|cpu|areg [15] & ((\terminal|cpu|y[11]~66_combout ))))

	.dataa(\terminal|cpu|y[15]~88_combout ),
	.datab(\terminal|cpu|areg [15]),
	.datac(\terminal|cpu|y[15]~83_combout ),
	.datad(\terminal|cpu|y[11]~66_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~89 .lut_mask = 16'hE4AA;
defparam \terminal|cpu|y[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|y[15]~90 (
// Equation(s):
// \terminal|cpu|y[15]~90_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[15]~89_combout ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[15]~89_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~90 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|y[15]~91 (
// Equation(s):
// \terminal|cpu|y[15]~91_combout  = (\terminal|cpu|y[11]~64_combout  & ((\terminal|cpu|y[15]~90_combout  & ((\terminal|cpu|cpc [15]))) # (!\terminal|cpu|y[15]~90_combout  & (\terminal|cpu|br [6])))) # (!\terminal|cpu|y[11]~64_combout  & 
// (((\terminal|cpu|y[15]~90_combout ))))

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|y[11]~64_combout ),
	.datac(\terminal|cpu|cpc [15]),
	.datad(\terminal|cpu|y[15]~90_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~91 .lut_mask = 16'hF388;
defparam \terminal|cpu|y[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|y[15]~94 (
// Equation(s):
// \terminal|cpu|y[15]~94_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[15]~91_combout ) # ((\terminal|cpu|y[15]~93_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (\terminal|cpu|y[15]~93_combout  & 
// ((\terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[15]~93_combout ),
	.datac(\terminal|cpu|y[15]~91_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[15]~94 .lut_mask = 16'hECA0;
defparam \terminal|cpu|y[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_or[15]~12 (
// Equation(s):
// \terminal|cpu|alu_or[15]~12_combout  = (\terminal|cpu|y[15]~94_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[15]~94_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_c~0_combout ),
	.datac(\terminal|cpu|alu_d~0_combout ),
	.datad(\terminal|cpu|y[15]~94_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[15]~12 .lut_mask = 16'hCC0F;
defparam \terminal|cpu|alu_or[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_af[15]~5 (
// Equation(s):
// \terminal|cpu|alu_af[15]~5_combout  = (\terminal|cpu|alu_inx[15]~12_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[15]~12_combout ))))) # (!\terminal|cpu|alu_inx[15]~12_combout  & (((!\terminal|cpu|plm [15] & 
// !\terminal|cpu|alu_or[15]~12_combout ))))

	.dataa(\terminal|cpu|alu_inx[15]~12_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_or[15]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[15]~5 .lut_mask = 16'h0A2D;
defparam \terminal|cpu|alu_af[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_mxin~0 (
// Equation(s):
// \terminal|cpu|ea_mxin~0_combout  = (!\terminal|cpu|plm18m~0_combout  & (\terminal|cpu|acc [15] $ (\terminal|cpu|alu_cf[14]~40_combout  $ (!\terminal|cpu|alu_af[15]~5_combout ))))

	.dataa(\terminal|cpu|acc [15]),
	.datab(\terminal|cpu|alu_cf[14]~40_combout ),
	.datac(\terminal|cpu|alu_af[15]~5_combout ),
	.datad(\terminal|cpu|plm18m~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mxin~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mxin~0 .lut_mask = 16'h0069;
defparam \terminal|cpu|ea_mxin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[0] (
// Equation(s):
// \terminal|cpu|ea_mux [0] = (\terminal|cpu|ea_mux[0]~13_combout ) # ((\terminal|cpu|ea_mxin~0_combout  & \terminal|cpu|eas_left~combout ))

	.dataa(\terminal|cpu|ea_mux[0]~13_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|ea_mxin~0_combout ),
	.datad(\terminal|cpu|eas_left~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [0]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[0] .lut_mask = 16'hFAAA;
defparam \terminal|cpu|ea_mux[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \terminal|cpu|ea22[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \terminal|cpu|ear2[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[0]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm14m~5 (
// Equation(s):
// \terminal|cpu|plm14m~5_combout  = (\terminal|cpu|plm14m~4_combout  & ((!\terminal|cpu|ear2 [0]) # (!\terminal|cpu|ea_f218~q )))

	.dataa(\terminal|cpu|plm14m~4_combout ),
	.datab(\terminal|cpu|ea_f218~q ),
	.datac(\terminal|cpu|ear2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~5 .lut_mask = 16'h2A2A;
defparam \terminal|cpu|plm14m~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm14m~6 (
// Equation(s):
// \terminal|cpu|plm14m~6_combout  = (\terminal|cpu|plm14m~1_combout  & (\terminal|cpu|plm14m~3_combout  & ((\terminal|cpu|plm14m~5_combout ) # (!\terminal|cpu|plm14m~0_combout ))))

	.dataa(\terminal|cpu|plm14m~1_combout ),
	.datab(\terminal|cpu|plm14m~3_combout ),
	.datac(\terminal|cpu|plm14m~0_combout ),
	.datad(\terminal|cpu|plm14m~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~6 .lut_mask = 16'h8808;
defparam \terminal|cpu|plm14m~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[0]~2 (
// Equation(s):
// \terminal|cpu|alu_inx[0]~2_combout  = (\terminal|cpu|plm14m~6_combout  & ((\terminal|cpu|plm [17] $ (!\terminal|cpu|areg[0]~15_combout )))) # (!\terminal|cpu|plm14m~6_combout  & (!\terminal|cpu|plm13m~3_combout  & ((\terminal|cpu|areg[0]~15_combout ))))

	.dataa(\terminal|cpu|plm13m~3_combout ),
	.datab(\terminal|cpu|plm14m~6_combout ),
	.datac(\terminal|cpu|plm [17]),
	.datad(\terminal|cpu|areg[0]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[0]~2 .lut_mask = 16'hD10C;
defparam \terminal|cpu|alu_inx[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux47~11 (
// Equation(s):
// \terminal|cpu|Mux47~11_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|qreg [0])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|areg [0])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|qreg [0]),
	.datad(\terminal|cpu|areg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~11 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \terminal|cpu|r[4][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux47~9 (
// Equation(s):
// \terminal|cpu|Mux47~9_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][0]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][0]~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[4][0]~q ),
	.datad(\terminal|cpu|r[5][0]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~9 .lut_mask = 16'hFC30;
defparam \terminal|cpu|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \terminal|cpu|r[6][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \terminal|cpu|pc2[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[0] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc~32 (
// Equation(s):
// \terminal|cpu|cpc~32_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[0]~13_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [0])))

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(\terminal|cpu|ear2[0]~13_combout ),
	.datac(\terminal|cpu|pc2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~32 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|cpc[0]~12 (
// Equation(s):
// \terminal|cpu|cpc[0]~12_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~32_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [0]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [0]),
	.datad(\terminal|cpu|cpc~32_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[0]~12 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \terminal|cpu|pc1[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[0] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux47~8 (
// Equation(s):
// \terminal|cpu|Mux47~8_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|pc1 [0]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[6][0]~q ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|r[6][0]~q ),
	.datad(\terminal|cpu|pc1 [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~8 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux47~10 (
// Equation(s):
// \terminal|cpu|Mux47~10_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|Mux47~8_combout ))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|Mux47~9_combout ))))

	.dataa(\terminal|cpu|Mux47~9_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|Mux47~8_combout ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~10 .lut_mask = 16'hFC22;
defparam \terminal|cpu|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \terminal|cpu|acc[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[0] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux47~7 (
// Equation(s):
// \terminal|cpu|Mux47~7_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|acc [0])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|psw [0])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|acc [0]),
	.datad(\terminal|cpu|psw [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~7 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux47~12 (
// Equation(s):
// \terminal|cpu|Mux47~12_combout  = (\terminal|cpu|Mux47~10_combout  & ((\terminal|cpu|Mux47~11_combout ) # ((!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux47~10_combout  & (((\terminal|cpu|plm [9] & \terminal|cpu|Mux47~7_combout ))))

	.dataa(\terminal|cpu|Mux47~11_combout ),
	.datab(\terminal|cpu|Mux47~10_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|Mux47~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~12 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \terminal|cpu|r[0][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \terminal|cpu|r[1][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux47~14 (
// Equation(s):
// \terminal|cpu|Mux47~14_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|r[1][0]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][0]~q ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|r[0][0]~q ),
	.datad(\terminal|cpu|r[1][0]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~14 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \terminal|cpu|r[3][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \terminal|cpu|r[2][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux47~13 (
// Equation(s):
// \terminal|cpu|Mux47~13_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|r[3][0]~q )) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|r[2][0]~q )))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[3][0]~q ),
	.datac(\terminal|cpu|r[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~13 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux47~15 (
// Equation(s):
// \terminal|cpu|Mux47~15_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|Mux47~13_combout ) # (\terminal|cpu|plm [9])))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|Mux47~14_combout  & ((!\terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux47~14_combout ),
	.datac(\terminal|cpu|Mux47~13_combout ),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~15 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \terminal|cpu|sreg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[0] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \terminal|cpu|ear1[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux47~28 (
// Equation(s):
// \terminal|cpu|Mux47~28_combout  = (\terminal|cpu|plm [12] & (((\terminal|cpu|ear2 [0]) # (\terminal|cpu|Mux47~15_combout )))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|ear1 [0] & ((!\terminal|cpu|Mux47~15_combout ))))

	.dataa(\terminal|cpu|ear1 [0]),
	.datab(\terminal|cpu|ear2 [0]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux47~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~28 .lut_mask = 16'hF0CA;
defparam \terminal|cpu|Mux47~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux47~29 (
// Equation(s):
// \terminal|cpu|Mux47~29_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|Mux47~28_combout  & ((\terminal|cpu|sreg [0]) # (!\terminal|cpu|Mux47~15_combout )))) # (!\terminal|cpu|plm [9] & (\terminal|cpu|Mux47~15_combout ))

	.dataa(\terminal|cpu|Mux47~15_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|sreg [0]),
	.datad(\terminal|cpu|Mux47~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~29 .lut_mask = 16'hE622;
defparam \terminal|cpu|Mux47~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux47~16 (
// Equation(s):
// \terminal|cpu|Mux47~16_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|Mux47~12_combout ) # ((\terminal|cpu|plm [8])))) # (!\terminal|cpu|plm [10] & (((!\terminal|cpu|plm [8] & \terminal|cpu|Mux47~29_combout ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|Mux47~12_combout ),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|Mux47~29_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~16 .lut_mask = 16'hADA8;
defparam \terminal|cpu|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|cpsw[0]~feeder (
// Equation(s):
// \terminal|cpu|cpsw[0]~feeder_combout  = \terminal|cpu|cpsw[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpsw[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[0]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpsw[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \terminal|cpu|cpsw[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw[0]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|cpsw_wa~combout ),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[0] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux47~17 (
// Equation(s):
// \terminal|cpu|Mux47~17_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [12] & (\terminal|cpu|breg [0])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|cpsw [0])))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|breg [0]),
	.datac(\terminal|cpu|cpsw [0]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~17 .lut_mask = 16'h4450;
defparam \terminal|cpu|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc[0]~feeder (
// Equation(s):
// \terminal|cpu|cpc[0]~feeder_combout  = \terminal|cpu|cpc[0]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[0]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[0]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \terminal|cpu|cpc[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[0]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[0] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux47~18 (
// Equation(s):
// \terminal|cpu|Mux47~18_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|Mux47~17_combout ) # ((\terminal|cpu|plm [9] & \terminal|cpu|cpc [0]))))

	.dataa(\terminal|cpu|Mux47~17_combout ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|cpc [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~18 .lut_mask = 16'hC888;
defparam \terminal|cpu|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor74 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor74~combout  = (\terminal|cpu|ia [1]) # ((\terminal|cpu|ia [5]) # (!\terminal|cpu|plm_matrix|pl[31]~51_combout ))

	.dataa(\terminal|cpu|ia [1]),
	.datab(gnd),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor74~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor74 .lut_mask = 16'hFAFF;
defparam \terminal|cpu|plm_matrix|WideNor74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[30]~100 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[30]~100_combout  = (\terminal|cpu|plm_matrix|WideNor40~combout  & ((\terminal|cpu|ireg [9]) # ((\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor26~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor40~combout ),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|plm_matrix|WideNor26~0_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[30]~100 .lut_mask = 16'hAA8A;
defparam \terminal|cpu|plm_matrix|pl[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[30]~239 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[30]~239_combout  = (\terminal|cpu|plm_matrix|WideNor74~combout  & (\terminal|cpu|plm_matrix|WideNor26~combout  & (\terminal|cpu|plm_matrix|WideNor173~combout  & \terminal|cpu|plm_matrix|pl[30]~100_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor74~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor26~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor173~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[30]~100_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[30]~239_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[30]~239 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[30]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[30]~98 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[30]~98_combout  = (\terminal|cpu|plm_matrix|WideNor122~combout  & (\terminal|cpu|plm_matrix|WideNor129~combout  & \terminal|cpu|plm_matrix|WideNor153~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor129~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor153~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[30]~98 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|pl[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[30]~240 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[30]~240_combout  = (((!\terminal|cpu|plm_matrix|pl[30]~98_combout ) # (!\terminal|cpu|plm_matrix|pl[30]~239_combout )) # (!\terminal|cpu|plm_matrix|WideNor65~combout )) # (!\terminal|cpu|plm_matrix|pl[35]~106_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[35]~106_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor65~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[30]~239_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[30]~98_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[30]~240_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[30]~240 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[30]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \terminal|cpu|plm[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[30]~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [30]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[30] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux47~0 (
// Equation(s):
// \terminal|cpu|Mux47~0_combout  = (\terminal|cpu|plm [12]) # ((\terminal|cpu|plm [5] & (\terminal|cpu|plm [30] & \terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|plm [30]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~0 .lut_mask = 16'hFF80;
defparam \terminal|cpu|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux47~1 (
// Equation(s):
// \terminal|cpu|Mux47~1_combout  = (\terminal|cpu|dc_fb~q ) # (!\terminal|cpu|plm [30])

	.dataa(\terminal|cpu|plm [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|dc_fb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~1 .lut_mask = 16'hFF55;
defparam \terminal|cpu|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux47~2 (
// Equation(s):
// \terminal|cpu|Mux47~2_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|psw [0] & (!\terminal|cpu|plm [12]))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux47~1_combout ))))

	.dataa(\terminal|cpu|psw [0]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux47~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~2 .lut_mask = 16'h3B08;
defparam \terminal|cpu|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux47~3 (
// Equation(s):
// \terminal|cpu|Mux47~3_combout  = (\terminal|cpu|plm [12] & \terminal|cpu|psw [3])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [12]),
	.datac(gnd),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~3 .lut_mask = 16'hCC00;
defparam \terminal|cpu|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux47~4 (
// Equation(s):
// \terminal|cpu|Mux47~4_combout  = (\terminal|cpu|ireg [0] & !\terminal|cpu|plm [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [0]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~4 .lut_mask = 16'h00F0;
defparam \terminal|cpu|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux47~5 (
// Equation(s):
// \terminal|cpu|Mux47~5_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux47~3_combout ) # ((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux47~4_combout  & !\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|Mux47~3_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|Mux47~4_combout ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~5 .lut_mask = 16'hCCB8;
defparam \terminal|cpu|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux47~6 (
// Equation(s):
// \terminal|cpu|Mux47~6_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|Mux47~2_combout  & ((\terminal|cpu|Mux47~5_combout ) # (!\terminal|cpu|Mux47~0_combout )))) # (!\terminal|cpu|plm [11] & (((\terminal|cpu|Mux47~5_combout ))))

	.dataa(\terminal|cpu|Mux47~0_combout ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|Mux47~2_combout ),
	.datad(\terminal|cpu|Mux47~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~6 .lut_mask = 16'hF340;
defparam \terminal|cpu|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux47~19 (
// Equation(s):
// \terminal|cpu|Mux47~19_combout  = (\terminal|cpu|Mux47~16_combout  & ((\terminal|cpu|Mux47~18_combout ) # ((!\terminal|cpu|plm [8])))) # (!\terminal|cpu|Mux47~16_combout  & (((\terminal|cpu|plm [8] & \terminal|cpu|Mux47~6_combout ))))

	.dataa(\terminal|cpu|Mux47~16_combout ),
	.datab(\terminal|cpu|Mux47~18_combout ),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|Mux47~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~19 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_or[0]~0 (
// Equation(s):
// \terminal|cpu|alu_or[0]~0_combout  = (\terminal|cpu|plm14m~6_combout  & (((\terminal|cpu|plm13m~3_combout )) # (!\terminal|cpu|Mux47~19_combout ))) # (!\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|Mux47~19_combout  $ (((!\terminal|cpu|plm [17])))))

	.dataa(\terminal|cpu|Mux47~19_combout ),
	.datab(\terminal|cpu|plm13m~3_combout ),
	.datac(\terminal|cpu|plm [17]),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[0]~0 .lut_mask = 16'hDDA5;
defparam \terminal|cpu|alu_or[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_af[0]~0 (
// Equation(s):
// \terminal|cpu|alu_af[0]~0_combout  = (\terminal|cpu|alu_inx[0]~2_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[0]~0_combout ))))) # (!\terminal|cpu|alu_inx[0]~2_combout  & (((!\terminal|cpu|plm [15] & 
// !\terminal|cpu|alu_or[0]~0_combout ))))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|alu_inx[0]~2_combout ),
	.datad(\terminal|cpu|alu_or[0]~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[0]~0 .lut_mask = 16'h3063;
defparam \terminal|cpu|alu_af[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_af[0] (
// Equation(s):
// \terminal|cpu|alu_af [0] = \terminal|cpu|alu_af[0]~0_combout  $ (((\terminal|cpu|alu_g~0_combout  & ((!\terminal|cpu|plm14m~6_combout ) # (!\terminal|cpu|plm [17])))))

	.dataa(\terminal|cpu|alu_af[0]~0_combout ),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|plm [17]),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [0]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[0] .lut_mask = 16'hA666;
defparam \terminal|cpu|alu_af[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[15] (
// Equation(s):
// \terminal|cpu|ea_mux [15] = (\terminal|cpu|ea_mux[15]~0_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|alu_af [0]))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|ea_mux[15]~0_combout ),
	.datac(\terminal|cpu|alu_af [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [15]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[15] .lut_mask = 16'hECEC;
defparam \terminal|cpu|ea_mux[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \terminal|cpu|ea22[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[15] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ear2[15]~18 (
// Equation(s):
// \terminal|cpu|ear2[15]~18_combout  = (\terminal|cpu|ea1_wa~0_combout  & (((!\terminal|cpu|sf_byte~q ) # (!\terminal|cpu|sxt_y~q )) # (!\terminal|cpu|plm_rn [0])))

	.dataa(\terminal|cpu|ea1_wa~0_combout ),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|sxt_y~q ),
	.datad(\terminal|cpu|sf_byte~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[15]~18 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|ear2[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \terminal|cpu|ear2[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[15]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[15] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[14]~1 (
// Equation(s):
// \terminal|cpu|ea_mux[14]~1_combout  = (\terminal|cpu|ear2 [13] & ((\terminal|cpu|eas_left~combout ) # ((\terminal|cpu|eas_dir~0_combout  & \terminal|cpu|ear2 [14])))) # (!\terminal|cpu|ear2 [13] & (\terminal|cpu|eas_dir~0_combout  & (\terminal|cpu|ear2 
// [14])))

	.dataa(\terminal|cpu|ear2 [13]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|ear2 [14]),
	.datad(\terminal|cpu|eas_left~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[14]~1 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|ea_mux[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[14] (
// Equation(s):
// \terminal|cpu|ea_mux [14] = (\terminal|cpu|ea_mux[14]~1_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [15]))

	.dataa(gnd),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|ear2 [15]),
	.datad(\terminal|cpu|ea_mux[14]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [14]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[14] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|ea_mux[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \terminal|cpu|ea22[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[14] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N9
dffeas \terminal|cpu|ear2[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[14]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[14] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|ear2[12]~feeder (
// Equation(s):
// \terminal|cpu|ear2[12]~feeder_combout  = \terminal|cpu|ear2[12]~12_combout 

	.dataa(\terminal|cpu|ear2[12]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[12]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|ear2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[12]~4 (
// Equation(s):
// \terminal|cpu|ea_mux[12]~4_combout  = (\terminal|cpu|ear2 [12] & ((\terminal|cpu|eas_dir~0_combout ) # ((\terminal|cpu|ear2 [11] & \terminal|cpu|eas_left~combout )))) # (!\terminal|cpu|ear2 [12] & (((\terminal|cpu|ear2 [11] & 
// \terminal|cpu|eas_left~combout ))))

	.dataa(\terminal|cpu|ear2 [12]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|ear2 [11]),
	.datad(\terminal|cpu|eas_left~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[12]~4 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[12] (
// Equation(s):
// \terminal|cpu|ea_mux [12] = (\terminal|cpu|ea_mux[12]~4_combout ) # ((\terminal|cpu|ear2 [13] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|ear2 [13]),
	.datab(gnd),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|ea_mux[12]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [12]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[12] .lut_mask = 16'hFFA0;
defparam \terminal|cpu|ea_mux[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \terminal|cpu|ea22[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[12] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \terminal|cpu|ear2[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[12]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[12] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[13]~2 (
// Equation(s):
// \terminal|cpu|ea_mux[13]~2_combout  = (\terminal|cpu|ear2 [13] & ((\terminal|cpu|eas_dir~0_combout ) # ((\terminal|cpu|ear2 [12] & \terminal|cpu|eas_left~combout )))) # (!\terminal|cpu|ear2 [13] & (((\terminal|cpu|ear2 [12] & 
// \terminal|cpu|eas_left~combout ))))

	.dataa(\terminal|cpu|ear2 [13]),
	.datab(\terminal|cpu|eas_dir~0_combout ),
	.datac(\terminal|cpu|ear2 [12]),
	.datad(\terminal|cpu|eas_left~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[13]~2 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[13] (
// Equation(s):
// \terminal|cpu|ea_mux [13] = (\terminal|cpu|ea_mux[13]~2_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [14]))

	.dataa(gnd),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|ear2 [14]),
	.datad(\terminal|cpu|ea_mux[13]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [13]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[13] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|ea_mux[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N21
dffeas \terminal|cpu|ea22[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[13] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \terminal|cpu|ear2[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[13]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[13] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \terminal|cpu|sreg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[13] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux18~6 (
// Equation(s):
// \terminal|cpu|Mux18~6_combout  = (\terminal|cpu|plm [5] & (((\terminal|cpu|plm [6])))) # (!\terminal|cpu|plm [5] & ((\terminal|cpu|plm [6] & ((\terminal|cpu|sreg [13]))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|ear2 [13]))))

	.dataa(\terminal|cpu|ear2 [13]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|sreg [13]),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~6 .lut_mask = 16'hFC22;
defparam \terminal|cpu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux18~7 (
// Equation(s):
// \terminal|cpu|Mux18~7_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux18~6_combout  & ((\terminal|cpu|qreg [13]))) # (!\terminal|cpu|Mux18~6_combout  & (\terminal|cpu|acc [13])))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux18~6_combout ))))

	.dataa(\terminal|cpu|acc [13]),
	.datab(\terminal|cpu|qreg [13]),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|Mux18~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~7 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \terminal|cpu|r[5][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \terminal|cpu|r[4][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N13
dffeas \terminal|cpu|pc2[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[13] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|cpc~19 (
// Equation(s):
// \terminal|cpu|cpc~19_combout  = (\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|pc2 [13]))) # (!\terminal|cpu|cpc~16_combout  & (\terminal|cpu|ear2[13]~0_combout ))

	.dataa(\terminal|cpu|ear2[13]~0_combout ),
	.datab(\terminal|cpu|cpc~16_combout ),
	.datac(\terminal|cpu|pc2 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~19 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|cpc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|cpc[13]~14 (
// Equation(s):
// \terminal|cpu|cpc[13]~14_combout  = (\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|cpc~19_combout )) # (!\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|pc1 [13])))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(\terminal|cpu|cpc~19_combout ),
	.datac(\terminal|cpu|pc1 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[13]~14 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N5
dffeas \terminal|cpu|pc1[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[13]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[13] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux18~0 (
// Equation(s):
// \terminal|cpu|Mux18~0_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout ) # ((\terminal|cpu|pc1 [13])))) # (!\terminal|cpu|Mux22~0_combout  & (!\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[4][13]~q )))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[4][13]~q ),
	.datad(\terminal|cpu|pc1 [13]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~0 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux18~1 (
// Equation(s):
// \terminal|cpu|Mux18~1_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux18~0_combout  & ((\terminal|cpu|pc2 [13]))) # (!\terminal|cpu|Mux18~0_combout  & (\terminal|cpu|r[6][13]~q )))) # (!\terminal|cpu|Mux22~14_combout  & 
// (\terminal|cpu|Mux18~0_combout ))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|Mux18~0_combout ),
	.datac(\terminal|cpu|r[6][13]~q ),
	.datad(\terminal|cpu|pc2 [13]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~1 .lut_mask = 16'hEC64;
defparam \terminal|cpu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \terminal|cpu|ear1[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[13] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \terminal|cpu|r[0][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \terminal|cpu|r[1][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux18~2 (
// Equation(s):
// \terminal|cpu|Mux18~2_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[1][13]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|r[0][13]~q ))))

	.dataa(\terminal|cpu|r[0][13]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[1][13]~q ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~2 .lut_mask = 16'hFC22;
defparam \terminal|cpu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \terminal|cpu|r[2][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \terminal|cpu|r[3][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux18~3 (
// Equation(s):
// \terminal|cpu|Mux18~3_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|Mux18~2_combout  & ((\terminal|cpu|r[3][13]~q ))) # (!\terminal|cpu|Mux18~2_combout  & (\terminal|cpu|r[2][13]~q )))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|Mux18~2_combout ))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux18~2_combout ),
	.datac(\terminal|cpu|r[2][13]~q ),
	.datad(\terminal|cpu|r[3][13]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~3 .lut_mask = 16'hEC64;
defparam \terminal|cpu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux18~4 (
// Equation(s):
// \terminal|cpu|Mux18~4_combout  = (\terminal|cpu|Mux22~3_combout  & (\terminal|cpu|ear1 [13] & (\terminal|cpu|Mux22~2_combout ))) # (!\terminal|cpu|Mux22~3_combout  & (((\terminal|cpu|Mux18~3_combout ) # (!\terminal|cpu|Mux22~2_combout ))))

	.dataa(\terminal|cpu|ear1 [13]),
	.datab(\terminal|cpu|Mux22~3_combout ),
	.datac(\terminal|cpu|Mux22~2_combout ),
	.datad(\terminal|cpu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~4 .lut_mask = 16'hB383;
defparam \terminal|cpu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux18~5 (
// Equation(s):
// \terminal|cpu|Mux18~5_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux18~4_combout  & ((\terminal|cpu|Mux18~1_combout ))) # (!\terminal|cpu|Mux18~4_combout  & (\terminal|cpu|r[5][13]~q )))) # (!\terminal|cpu|Mux22~1_combout  & 
// (((\terminal|cpu|Mux18~4_combout ))))

	.dataa(\terminal|cpu|r[5][13]~q ),
	.datab(\terminal|cpu|Mux18~1_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|Mux18~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux18~5 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|areg[13]~0 (
// Equation(s):
// \terminal|cpu|areg[13]~0_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux18~7_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux18~5_combout )))

	.dataa(\terminal|cpu|Mux22~4_combout ),
	.datab(\terminal|cpu|Mux18~7_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux18~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[13]~0 .lut_mask = 16'hDD88;
defparam \terminal|cpu|areg[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[13]~14 (
// Equation(s):
// \terminal|cpu|alu_inx[13]~14_combout  = (\terminal|cpu|areg[13]~0_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[13]~0_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(\terminal|cpu|areg[13]~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_b~combout ),
	.datad(\terminal|cpu|alu_a~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[13]~14 .lut_mask = 16'hFA50;
defparam \terminal|cpu|alu_inx[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_af[13]~8 (
// Equation(s):
// \terminal|cpu|alu_af[13]~8_combout  = (\terminal|cpu|alu_or[13]~14_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[13]~14_combout )))) # (!\terminal|cpu|alu_or[13]~14_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # 
// (!\terminal|cpu|alu_inx[13]~14_combout )))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_or[13]~14_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_inx[13]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[13]~8 .lut_mask = 16'h5611;
defparam \terminal|cpu|alu_af[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[12]~33 (
// Equation(s):
// \terminal|cpu|alu_cf[12]~33_combout  = (\terminal|cpu|alu_inx[12]~15_combout  & (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_g~0_combout  & !\terminal|cpu|alu_or[12]~15_combout )))

	.dataa(\terminal|cpu|alu_inx[12]~15_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_or[12]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[12]~33 .lut_mask = 16'h0020;
defparam \terminal|cpu|alu_cf[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_af[13] (
// Equation(s):
// \terminal|cpu|alu_af [13] = \terminal|cpu|alu_af[13]~8_combout  $ (((\terminal|cpu|alu_cf[12]~33_combout ) # ((\terminal|cpu|alu_cf[12]~25_combout  & \terminal|cpu|alu_cf[11]~43_combout ))))

	.dataa(\terminal|cpu|alu_cf[12]~25_combout ),
	.datab(\terminal|cpu|alu_cf[11]~43_combout ),
	.datac(\terminal|cpu|alu_af[13]~8_combout ),
	.datad(\terminal|cpu|alu_cf[12]~33_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [13]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[13] .lut_mask = 16'h0F78;
defparam \terminal|cpu|alu_af[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[12]~24 (
// Equation(s):
// \terminal|cpu|alu_sh[12]~24_combout  = (\terminal|cpu|alu_af [13] & ((\terminal|cpu|lshift~1_combout ) # ((\terminal|cpu|sf_xchg~0_combout  & \terminal|cpu|alu_af [12])))) # (!\terminal|cpu|alu_af [13] & (\terminal|cpu|sf_xchg~0_combout  & 
// ((\terminal|cpu|alu_af [12]))))

	.dataa(\terminal|cpu|alu_af [13]),
	.datab(\terminal|cpu|sf_xchg~0_combout ),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_af [12]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[12]~24 .lut_mask = 16'hECA0;
defparam \terminal|cpu|alu_sh[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[12] (
// Equation(s):
// \terminal|cpu|alu_sh [12] = (\terminal|cpu|alu_sh[12]~24_combout ) # ((\terminal|cpu|lshift~0_combout  & (\terminal|cpu|alu_af[11]~14_combout  $ (\terminal|cpu|alu_cf[10]~31_combout ))))

	.dataa(\terminal|cpu|alu_sh[12]~24_combout ),
	.datab(\terminal|cpu|alu_af[11]~14_combout ),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_cf[10]~31_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [12]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[12] .lut_mask = 16'hBAEA;
defparam \terminal|cpu|alu_sh[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \terminal|cpu|xb[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[12] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|ax~5 (
// Equation(s):
// \terminal|cpu|ax~5_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [4])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [12])))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(\terminal|cpu|xb [4]),
	.datac(gnd),
	.datad(\terminal|cpu|xb [12]),
	.cin(gnd),
	.combout(\terminal|cpu|ax~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~5 .lut_mask = 16'hDD88;
defparam \terminal|cpu|ax~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|ear2[12]~12 (
// Equation(s):
// \terminal|cpu|ear2[12]~12_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~5_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|ax~0_combout ),
	.datad(\terminal|cpu|ax~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[12]~12 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|ear2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N31
dffeas \terminal|cpu|r[5][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas \terminal|cpu|r[4][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|y[12]~128 (
// Equation(s):
// \terminal|cpu|y[12]~128_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [12])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & (\terminal|cpu|r[5][12]~q )) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|r[4][12]~q )))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[5][12]~q ),
	.datad(\terminal|cpu|r[4][12]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~128 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|y[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \terminal|cpu|pc2[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[12] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|cpc~21 (
// Equation(s):
// \terminal|cpu|cpc~21_combout  = (\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|pc2 [12]))) # (!\terminal|cpu|cpc~16_combout  & (\terminal|cpu|ear2[12]~12_combout ))

	.dataa(\terminal|cpu|ear2[12]~12_combout ),
	.datab(\terminal|cpu|cpc~16_combout ),
	.datac(\terminal|cpu|pc2 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~21 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|cpc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|cpc[12]~0 (
// Equation(s):
// \terminal|cpu|cpc[12]~0_combout  = (\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|cpc~21_combout )) # (!\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|pc1 [12])))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(\terminal|cpu|cpc~21_combout ),
	.datac(\terminal|cpu|pc1 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[12]~0 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \terminal|cpu|pc1[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[12] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N15
dffeas \terminal|cpu|r[6][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|y[12]~129 (
// Equation(s):
// \terminal|cpu|y[12]~129_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[12]~128_combout  & (\terminal|cpu|pc1 [12])) # (!\terminal|cpu|y[12]~128_combout  & ((\terminal|cpu|r[6][12]~q ))))) # (!\terminal|cpu|plm [11] & 
// (\terminal|cpu|y[12]~128_combout ))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|y[12]~128_combout ),
	.datac(\terminal|cpu|pc1 [12]),
	.datad(\terminal|cpu|r[6][12]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~129_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~129 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|y[12]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|sreg[12]~feeder (
// Equation(s):
// \terminal|cpu|sreg[12]~feeder_combout  = \terminal|cpu|ear2[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[12]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sreg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sreg[12]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|sreg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \terminal|cpu|sreg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[12] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|y[12]~120 (
// Equation(s):
// \terminal|cpu|y[12]~120_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [10]) # ((\terminal|cpu|sreg [12])))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [10] & (\terminal|cpu|ear2 [12])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|ear2 [12]),
	.datad(\terminal|cpu|sreg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~120 .lut_mask = 16'hBA98;
defparam \terminal|cpu|y[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \terminal|cpu|acc[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[12] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|qreg~14 (
// Equation(s):
// \terminal|cpu|qreg~14_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[12]~12_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [12] & (!\terminal|cpu|qa0~q )))

	.dataa(\terminal|cpu|wb_dat [12]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(\terminal|cpu|ear2[12]~12_combout ),
	.datad(\terminal|cpu|brd_wa~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~14 .lut_mask = 16'hF022;
defparam \terminal|cpu|qreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \terminal|cpu|qreg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[12] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|y[12]~121 (
// Equation(s):
// \terminal|cpu|y[12]~121_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|y[12]~120_combout  & ((\terminal|cpu|qreg [12]))) # (!\terminal|cpu|y[12]~120_combout  & (\terminal|cpu|acc [12])))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|y[12]~120_combout 
// ))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|y[12]~120_combout ),
	.datac(\terminal|cpu|acc [12]),
	.datad(\terminal|cpu|qreg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~121 .lut_mask = 16'hEC64;
defparam \terminal|cpu|y[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \terminal|cpu|r[2][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \terminal|cpu|r[3][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \terminal|cpu|r[0][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \terminal|cpu|r[1][12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][12] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|y[12]~122 (
// Equation(s):
// \terminal|cpu|y[12]~122_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [12])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[1][12]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][12]~q ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][12]~q ),
	.datad(\terminal|cpu|r[1][12]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~122 .lut_mask = 16'hDC98;
defparam \terminal|cpu|y[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|y[12]~123 (
// Equation(s):
// \terminal|cpu|y[12]~123_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[12]~122_combout  & ((\terminal|cpu|r[3][12]~q ))) # (!\terminal|cpu|y[12]~122_combout  & (\terminal|cpu|r[2][12]~q )))) # (!\terminal|cpu|plm [11] & 
// (((\terminal|cpu|y[12]~122_combout ))))

	.dataa(\terminal|cpu|r[2][12]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[3][12]~q ),
	.datad(\terminal|cpu|y[12]~122_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~123 .lut_mask = 16'hF388;
defparam \terminal|cpu|y[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|y[12]~124 (
// Equation(s):
// \terminal|cpu|y[12]~124_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[12]~121_combout )) # (!\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[12]~123_combout ))))) # (!\terminal|cpu|y[11]~71_combout  
// & (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[11]~71_combout ),
	.datab(\terminal|cpu|y[12]~121_combout ),
	.datac(\terminal|cpu|y[12]~123_combout ),
	.datad(\terminal|cpu|y[11]~72_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~124 .lut_mask = 16'h88F5;
defparam \terminal|cpu|y[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \terminal|cpu|ear1[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[12] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|y[12]~119 (
// Equation(s):
// \terminal|cpu|y[12]~119_combout  = (\terminal|cpu|ear1 [12] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [12]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~119_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~119 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[12]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|y[12]~125 (
// Equation(s):
// \terminal|cpu|y[12]~125_combout  = (\terminal|cpu|y[11]~66_combout  & ((\terminal|cpu|y[12]~124_combout  & ((\terminal|cpu|y[12]~119_combout ))) # (!\terminal|cpu|y[12]~124_combout  & (\terminal|cpu|areg [12])))) # (!\terminal|cpu|y[11]~66_combout  & 
// (((\terminal|cpu|y[12]~124_combout ))))

	.dataa(\terminal|cpu|y[11]~66_combout ),
	.datab(\terminal|cpu|areg [12]),
	.datac(\terminal|cpu|y[12]~124_combout ),
	.datad(\terminal|cpu|y[12]~119_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~125 .lut_mask = 16'hF858;
defparam \terminal|cpu|y[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|y[12]~126 (
// Equation(s):
// \terminal|cpu|y[12]~126_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[12]~125_combout 
// ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[12]~125_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~126 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|cpc[12]~feeder (
// Equation(s):
// \terminal|cpu|cpc[12]~feeder_combout  = \terminal|cpu|cpc[12]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[12]~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[12]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \terminal|cpu|cpc[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[12]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[12] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|y[12]~127 (
// Equation(s):
// \terminal|cpu|y[12]~127_combout  = (\terminal|cpu|y[12]~126_combout  & ((\terminal|cpu|cpc [12]) # ((!\terminal|cpu|y[11]~64_combout )))) # (!\terminal|cpu|y[12]~126_combout  & (((\terminal|cpu|br [3] & \terminal|cpu|y[11]~64_combout ))))

	.dataa(\terminal|cpu|y[12]~126_combout ),
	.datab(\terminal|cpu|cpc [12]),
	.datac(\terminal|cpu|br [3]),
	.datad(\terminal|cpu|y[11]~64_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~127 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|y[12]~130 (
// Equation(s):
// \terminal|cpu|y[12]~130_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[12]~127_combout ) # ((\terminal|cpu|y[12]~129_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (\terminal|cpu|y[12]~129_combout  & 
// ((\terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[12]~129_combout ),
	.datac(\terminal|cpu|y[12]~127_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[12]~130_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[12]~130 .lut_mask = 16'hECA0;
defparam \terminal|cpu|y[12]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_or[12]~15 (
// Equation(s):
// \terminal|cpu|alu_or[12]~15_combout  = (\terminal|cpu|y[12]~130_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[12]~130_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_c~0_combout ),
	.datac(\terminal|cpu|alu_d~0_combout ),
	.datad(\terminal|cpu|y[12]~130_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[12]~15 .lut_mask = 16'hCC0F;
defparam \terminal|cpu|alu_or[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_af[12]~10 (
// Equation(s):
// \terminal|cpu|alu_af[12]~10_combout  = (\terminal|cpu|alu_inx[12]~15_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[12]~15_combout ))))) # (!\terminal|cpu|alu_inx[12]~15_combout  & (((!\terminal|cpu|plm [15] & 
// !\terminal|cpu|alu_or[12]~15_combout ))))

	.dataa(\terminal|cpu|alu_inx[12]~15_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_or[12]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[12]~10 .lut_mask = 16'h0A2D;
defparam \terminal|cpu|alu_af[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_af[12] (
// Equation(s):
// \terminal|cpu|alu_af [12] = \terminal|cpu|alu_af[12]~10_combout  $ (((\terminal|cpu|alu_cf[11]~34_combout ) # ((\terminal|cpu|alu_cf[10]~31_combout  & \terminal|cpu|alu_cf[11]~32_combout ))))

	.dataa(\terminal|cpu|alu_af[12]~10_combout ),
	.datab(\terminal|cpu|alu_cf[11]~34_combout ),
	.datac(\terminal|cpu|alu_cf[10]~31_combout ),
	.datad(\terminal|cpu|alu_cf[11]~32_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [12]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[12] .lut_mask = 16'h5666;
defparam \terminal|cpu|alu_af[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[11] (
// Equation(s):
// \terminal|cpu|alu_sh [11] = (\terminal|cpu|alu_sh[11]~22_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|alu_af [12]))

	.dataa(\terminal|cpu|alu_sh[11]~22_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_af [12]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [11]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[11] .lut_mask = 16'hFAAA;
defparam \terminal|cpu|alu_sh[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \terminal|cpu|xb[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[11] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|ax~8 (
// Equation(s):
// \terminal|cpu|ax~8_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [3])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [11])))

	.dataa(gnd),
	.datab(\terminal|cpu|xb [3]),
	.datac(\terminal|cpu|alu_xb~combout ),
	.datad(\terminal|cpu|xb [11]),
	.cin(gnd),
	.combout(\terminal|cpu|ax~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~8 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|ax~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|ear2[11]~11 (
// Equation(s):
// \terminal|cpu|ear2[11]~11_combout  = (\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~0_combout ))) # (!\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~8_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|ax~8_combout ),
	.datad(\terminal|cpu|ax~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[11]~11 .lut_mask = 16'hFC30;
defparam \terminal|cpu|ear2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|ear2[11]~feeder (
// Equation(s):
// \terminal|cpu|ear2[11]~feeder_combout  = \terminal|cpu|ear2[11]~11_combout 

	.dataa(\terminal|cpu|ear2[11]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[11]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|ear2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[11]~11 (
// Equation(s):
// \terminal|cpu|ea_mux[11]~11_combout  = (\terminal|cpu|ear2 [10] & ((\terminal|cpu|eas_left~combout ) # ((\terminal|cpu|ear2 [11] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|ear2 [10] & (\terminal|cpu|ear2 [11] & 
// ((\terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|ear2 [10]),
	.datab(\terminal|cpu|ear2 [11]),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[11]~11 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[11] (
// Equation(s):
// \terminal|cpu|ea_mux [11] = (\terminal|cpu|ea_mux[11]~11_combout ) # ((\terminal|cpu|ear2 [12] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|ear2 [12]),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ea_mux[11]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [11]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[11] .lut_mask = 16'hFF88;
defparam \terminal|cpu|ea_mux[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \terminal|cpu|ea22[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[11] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \terminal|cpu|ear2[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[11]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[11] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[10] (
// Equation(s):
// \terminal|cpu|ea_mux [10] = (\terminal|cpu|ea_mux[10]~10_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [11]))

	.dataa(\terminal|cpu|ea_mux[10]~10_combout ),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|ear2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [10]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[10] .lut_mask = 16'hEAEA;
defparam \terminal|cpu|ea_mux[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \terminal|cpu|ea22[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[10] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \terminal|cpu|ear2[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[10]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[10] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|y[10]~132 (
// Equation(s):
// \terminal|cpu|y[10]~132_combout  = (\terminal|cpu|plm [10] & (\terminal|cpu|plm [11])) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [11] & (\terminal|cpu|sreg [10])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|ear2 [10])))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|sreg [10]),
	.datad(\terminal|cpu|ear2 [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~132_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~132 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|y[10]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|y[10]~133 (
// Equation(s):
// \terminal|cpu|y[10]~133_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|y[10]~132_combout  & (\terminal|cpu|qreg [10])) # (!\terminal|cpu|y[10]~132_combout  & ((\terminal|cpu|acc [10]))))) # (!\terminal|cpu|plm [10] & 
// (((\terminal|cpu|y[10]~132_combout ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|qreg [10]),
	.datac(\terminal|cpu|acc [10]),
	.datad(\terminal|cpu|y[10]~132_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~133_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~133 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[10]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \terminal|cpu|r[1][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \terminal|cpu|r[3][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \terminal|cpu|r[0][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \terminal|cpu|r[2][10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][10] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|y[10]~134 (
// Equation(s):
// \terminal|cpu|y[10]~134_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|r[2][10]~q )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][10]~q )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][10]~q ),
	.datad(\terminal|cpu|r[2][10]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~134_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~134 .lut_mask = 16'hBA98;
defparam \terminal|cpu|y[10]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|y[10]~135 (
// Equation(s):
// \terminal|cpu|y[10]~135_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|y[10]~134_combout  & ((\terminal|cpu|r[3][10]~q ))) # (!\terminal|cpu|y[10]~134_combout  & (\terminal|cpu|r[1][10]~q )))) # (!\terminal|cpu|plm [12] & 
// (((\terminal|cpu|y[10]~134_combout ))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[1][10]~q ),
	.datac(\terminal|cpu|r[3][10]~q ),
	.datad(\terminal|cpu|y[10]~134_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~135_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~135 .lut_mask = 16'hF588;
defparam \terminal|cpu|y[10]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|y[10]~136 (
// Equation(s):
// \terminal|cpu|y[10]~136_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[10]~133_combout )) # (!\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[10]~135_combout ))))) # (!\terminal|cpu|y[11]~71_combout  
// & (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[11]~71_combout ),
	.datab(\terminal|cpu|y[10]~133_combout ),
	.datac(\terminal|cpu|y[11]~72_combout ),
	.datad(\terminal|cpu|y[10]~135_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~136_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~136 .lut_mask = 16'h8F85;
defparam \terminal|cpu|y[10]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|y[10]~137 (
// Equation(s):
// \terminal|cpu|y[10]~137_combout  = (\terminal|cpu|y[11]~66_combout  & ((\terminal|cpu|y[10]~136_combout  & (\terminal|cpu|y[10]~131_combout )) # (!\terminal|cpu|y[10]~136_combout  & ((\terminal|cpu|areg [10]))))) # (!\terminal|cpu|y[11]~66_combout  & 
// (((\terminal|cpu|y[10]~136_combout ))))

	.dataa(\terminal|cpu|y[10]~131_combout ),
	.datab(\terminal|cpu|y[11]~66_combout ),
	.datac(\terminal|cpu|y[10]~136_combout ),
	.datad(\terminal|cpu|areg [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~137_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~137 .lut_mask = 16'hBCB0;
defparam \terminal|cpu|y[10]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|y[10]~138 (
// Equation(s):
// \terminal|cpu|y[10]~138_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[10]~137_combout 
// ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[10]~137_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~138_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~138 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[10]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|cpc[10]~feeder (
// Equation(s):
// \terminal|cpu|cpc[10]~feeder_combout  = \terminal|cpu|cpc[10]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[10]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[10]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \terminal|cpu|cpc[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[10]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[10] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|y[10]~139 (
// Equation(s):
// \terminal|cpu|y[10]~139_combout  = (\terminal|cpu|y[10]~138_combout  & ((\terminal|cpu|cpc [10]) # ((!\terminal|cpu|y[11]~64_combout )))) # (!\terminal|cpu|y[10]~138_combout  & (((\terminal|cpu|br [2] & \terminal|cpu|y[11]~64_combout ))))

	.dataa(\terminal|cpu|y[10]~138_combout ),
	.datab(\terminal|cpu|cpc [10]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|y[11]~64_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~139_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~139 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[10]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|y[10]~142 (
// Equation(s):
// \terminal|cpu|y[10]~142_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[10]~139_combout ) # ((\terminal|cpu|y[10]~141_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (\terminal|cpu|y[10]~141_combout  & 
// ((\terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[10]~141_combout ),
	.datac(\terminal|cpu|y[10]~139_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[10]~142_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[10]~142 .lut_mask = 16'hECA0;
defparam \terminal|cpu|y[10]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_or[10]~16 (
// Equation(s):
// \terminal|cpu|alu_or[10]~16_combout  = (\terminal|cpu|y[10]~142_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[10]~142_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(\terminal|cpu|alu_c~0_combout ),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(\terminal|cpu|y[10]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[10]~16 .lut_mask = 16'hA3A3;
defparam \terminal|cpu|alu_or[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_af[10]~13 (
// Equation(s):
// \terminal|cpu|alu_af[10]~13_combout  = (\terminal|cpu|alu_inx[10]~16_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[10]~16_combout ))))) # (!\terminal|cpu|alu_inx[10]~16_combout  & 
// (((!\terminal|cpu|alu_or[10]~16_combout  & !\terminal|cpu|plm [15]))))

	.dataa(\terminal|cpu|alu_inx[10]~16_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_or[10]~16_combout ),
	.datad(\terminal|cpu|plm [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[10]~13 .lut_mask = 16'h02AD;
defparam \terminal|cpu|alu_af[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[9]~44 (
// Equation(s):
// \terminal|cpu|alu_cf[9]~44_combout  = (\terminal|cpu|alu_cf[9]~27_combout  & ((\terminal|cpu|alu_cf[8]~21_combout ) # ((\terminal|cpu|alu_cf[7]~19_combout  & \terminal|cpu|alu_cf[8]~20_combout ))))

	.dataa(\terminal|cpu|alu_cf[8]~21_combout ),
	.datab(\terminal|cpu|alu_cf[9]~27_combout ),
	.datac(\terminal|cpu|alu_cf[7]~19_combout ),
	.datad(\terminal|cpu|alu_cf[8]~20_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[9]~44 .lut_mask = 16'hC888;
defparam \terminal|cpu|alu_cf[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_af[10] (
// Equation(s):
// \terminal|cpu|alu_af [10] = \terminal|cpu|alu_af[10]~13_combout  $ (((\terminal|cpu|alu_cf[9]~44_combout ) # (\terminal|cpu|alu_cf[9]~26_combout )))

	.dataa(\terminal|cpu|alu_af[10]~13_combout ),
	.datab(\terminal|cpu|alu_cf[9]~44_combout ),
	.datac(\terminal|cpu|alu_cf[9]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [10]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[10] .lut_mask = 16'h5656;
defparam \terminal|cpu|alu_af[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[9]~28 (
// Equation(s):
// \terminal|cpu|alu_sh[9]~28_combout  = (\terminal|cpu|lshift~1_combout  & ((\terminal|cpu|alu_af [10]) # ((\terminal|cpu|sf_xchg~0_combout  & \terminal|cpu|alu_af [9])))) # (!\terminal|cpu|lshift~1_combout  & (((\terminal|cpu|sf_xchg~0_combout  & 
// \terminal|cpu|alu_af [9]))))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_af [10]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|alu_af [9]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[9]~28 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[9] (
// Equation(s):
// \terminal|cpu|alu_sh [9] = (\terminal|cpu|alu_sh[9]~28_combout ) # ((\terminal|cpu|lshift~0_combout  & (\terminal|cpu|alu_af[8]~1_combout  $ (\terminal|cpu|alu_cf[7]~19_combout ))))

	.dataa(\terminal|cpu|alu_af[8]~1_combout ),
	.datab(\terminal|cpu|lshift~0_combout ),
	.datac(\terminal|cpu|alu_cf[7]~19_combout ),
	.datad(\terminal|cpu|alu_sh[9]~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [9]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[9] .lut_mask = 16'hFF48;
defparam \terminal|cpu|alu_sh[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \terminal|cpu|xb[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[9] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|ax~9 (
// Equation(s):
// \terminal|cpu|ax~9_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [1])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [9])))

	.dataa(\terminal|cpu|xb [1]),
	.datab(\terminal|cpu|alu_xb~combout ),
	.datac(\terminal|cpu|xb [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ax~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~9 .lut_mask = 16'hB8B8;
defparam \terminal|cpu|ax~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|ear2[9]~9 (
// Equation(s):
// \terminal|cpu|ear2[9]~9_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~9_combout )))

	.dataa(\terminal|cpu|ax~0_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|ax~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[9]~9 .lut_mask = 16'hB8B8;
defparam \terminal|cpu|ear2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|ear2[9]~feeder (
// Equation(s):
// \terminal|cpu|ear2[9]~feeder_combout  = \terminal|cpu|ear2[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[9]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[9]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[9]~15 (
// Equation(s):
// \terminal|cpu|ea_mux[9]~15_combout  = (\terminal|cpu|eas_left~combout  & ((\terminal|cpu|ear2 [8]) # ((\terminal|cpu|ear2 [9] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|eas_left~combout  & (((\terminal|cpu|ear2 [9] & 
// \terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|eas_left~combout ),
	.datab(\terminal|cpu|ear2 [8]),
	.datac(\terminal|cpu|ear2 [9]),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[9]~15 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[9] (
// Equation(s):
// \terminal|cpu|ea_mux [9] = (\terminal|cpu|ea_mux[9]~15_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [10]))

	.dataa(gnd),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|ear2 [10]),
	.datad(\terminal|cpu|ea_mux[9]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [9]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[9] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|ea_mux[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \terminal|cpu|ea22[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[9] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N15
dffeas \terminal|cpu|ear2[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[9]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[9] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[8]~9 (
// Equation(s):
// \terminal|cpu|ea_mux[8]~9_combout  = (\terminal|cpu|eas_left~combout  & ((\terminal|cpu|ear2 [7]) # ((\terminal|cpu|ear2 [8] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|eas_left~combout  & (\terminal|cpu|ear2 [8] & 
// ((\terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|eas_left~combout ),
	.datab(\terminal|cpu|ear2 [8]),
	.datac(\terminal|cpu|ear2 [7]),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[8]~9 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[8] (
// Equation(s):
// \terminal|cpu|ea_mux [8] = (\terminal|cpu|ea_mux[8]~9_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [9]))

	.dataa(gnd),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|ear2 [9]),
	.datad(\terminal|cpu|ea_mux[8]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [8]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[8] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|ea_mux[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \terminal|cpu|ea22[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[8] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \terminal|cpu|ear2[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[8]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ear2[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[8] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[7]~5 (
// Equation(s):
// \terminal|cpu|ea_mux[7]~5_combout  = (\terminal|cpu|ear2 [7] & ((\terminal|cpu|eas_dir~0_combout ) # ((\terminal|cpu|ear2 [6] & \terminal|cpu|eas_left~combout )))) # (!\terminal|cpu|ear2 [7] & (\terminal|cpu|ear2 [6] & (\terminal|cpu|eas_left~combout )))

	.dataa(\terminal|cpu|ear2 [7]),
	.datab(\terminal|cpu|ear2 [6]),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[7]~5 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|ea_mux[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[7] (
// Equation(s):
// \terminal|cpu|ea_mux [7] = (\terminal|cpu|ea_mux[7]~5_combout ) # ((\terminal|cpu|ear2 [8] & \terminal|cpu|lshift~1_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ear2 [8]),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|ea_mux[7]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [7]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[7] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|ea_mux[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \terminal|cpu|ea22[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[7] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \terminal|cpu|ear2[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[7]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[7] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux24~2 (
// Equation(s):
// \terminal|cpu|Mux24~2_combout  = (\terminal|cpu|plm [5] & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [5] & ((\terminal|cpu|plm [7] & (\terminal|cpu|ear2 [7])) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|ear1 [7])))))

	.dataa(\terminal|cpu|ear2 [7]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|ear1 [7]),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~2 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux24~3 (
// Equation(s):
// \terminal|cpu|Mux24~3_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux24~2_combout  & (\terminal|cpu|acc [7])) # (!\terminal|cpu|Mux24~2_combout  & ((\terminal|cpu|psw [7]))))) # (!\terminal|cpu|plm [5] & (\terminal|cpu|Mux24~2_combout ))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|Mux24~2_combout ),
	.datac(\terminal|cpu|acc [7]),
	.datad(\terminal|cpu|psw [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~3 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux24~6 (
// Equation(s):
// \terminal|cpu|Mux24~6_combout  = (\terminal|cpu|Mux23~2_combout  & (((\terminal|cpu|Mux23~3_combout ) # (\terminal|cpu|Mux24~3_combout )))) # (!\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|Mux24~5_combout  & (!\terminal|cpu|Mux23~3_combout )))

	.dataa(\terminal|cpu|Mux24~5_combout ),
	.datab(\terminal|cpu|Mux23~2_combout ),
	.datac(\terminal|cpu|Mux23~3_combout ),
	.datad(\terminal|cpu|Mux24~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~6 .lut_mask = 16'hCEC2;
defparam \terminal|cpu|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux24~7 (
// Equation(s):
// \terminal|cpu|Mux24~7_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux24~6_combout  & (\terminal|cpu|qreg [7])) # (!\terminal|cpu|Mux24~6_combout  & ((\terminal|cpu|sreg [7]))))) # (!\terminal|cpu|Mux23~3_combout  & 
// (((\terminal|cpu|Mux24~6_combout ))))

	.dataa(\terminal|cpu|Mux23~3_combout ),
	.datab(\terminal|cpu|qreg [7]),
	.datac(\terminal|cpu|sreg [7]),
	.datad(\terminal|cpu|Mux24~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~7 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux24~11 (
// Equation(s):
// \terminal|cpu|Mux24~11_combout  = (\terminal|cpu|Mux24~7_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [4])) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|Mux24~7_combout ),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~11 .lut_mask = 16'hD0F0;
defparam \terminal|cpu|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux24~8 (
// Equation(s):
// \terminal|cpu|Mux24~8_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|r[6][7]~q ) # (\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[4][7]~q  & ((!\terminal|cpu|Mux22~0_combout ))))

	.dataa(\terminal|cpu|r[4][7]~q ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[6][7]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~8 .lut_mask = 16'hCCE2;
defparam \terminal|cpu|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux24~9 (
// Equation(s):
// \terminal|cpu|Mux24~9_combout  = (\terminal|cpu|Mux24~8_combout  & (((\terminal|cpu|pc2 [7]) # (!\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux24~8_combout  & (\terminal|cpu|pc1 [7] & ((\terminal|cpu|Mux22~0_combout ))))

	.dataa(\terminal|cpu|pc1 [7]),
	.datab(\terminal|cpu|pc2 [7]),
	.datac(\terminal|cpu|Mux24~8_combout ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~9 .lut_mask = 16'hCAF0;
defparam \terminal|cpu|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux24~10 (
// Equation(s):
// \terminal|cpu|Mux24~10_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & ((\terminal|cpu|Mux24~9_combout ))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|r[5][7]~q )))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|Mux24~9_combout ))))

	.dataa(\terminal|cpu|r[5][7]~q ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|Mux24~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux24~10 .lut_mask = 16'hFB08;
defparam \terminal|cpu|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|areg[7]~9 (
// Equation(s):
// \terminal|cpu|areg[7]~9_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux24~10_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux24~11_combout ))

	.dataa(\terminal|cpu|Mux24~11_combout ),
	.datab(\terminal|cpu|Mux24~10_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[7]~9 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[7]~4 (
// Equation(s):
// \terminal|cpu|alu_inx[7]~4_combout  = (\terminal|cpu|areg[7]~9_combout  & ((\terminal|cpu|alu_a~0_combout ))) # (!\terminal|cpu|areg[7]~9_combout  & (\terminal|cpu|alu_b~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_b~combout ),
	.datac(\terminal|cpu|areg[7]~9_combout ),
	.datad(\terminal|cpu|alu_a~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[7]~4 .lut_mask = 16'hFC0C;
defparam \terminal|cpu|alu_inx[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_an[7]~1 (
// Equation(s):
// \terminal|cpu|alu_an[7]~1_combout  = (\terminal|cpu|alu_inx[7]~4_combout  & (!\terminal|cpu|plm [16] & !\terminal|cpu|alu_or[7]~3_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_inx[7]~4_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_or[7]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_an[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_an[7]~1 .lut_mask = 16'h000C;
defparam \terminal|cpu|alu_an[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_af[7] (
// Equation(s):
// \terminal|cpu|alu_af [7] = \terminal|cpu|alu_an[7]~1_combout  $ (\terminal|cpu|alu_or[7]~9_combout  $ (\terminal|cpu|alu_cf[6]~18_combout ))

	.dataa(\terminal|cpu|alu_an[7]~1_combout ),
	.datab(\terminal|cpu|alu_or[7]~9_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_cf[6]~18_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [7]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[7] .lut_mask = 16'h9966;
defparam \terminal|cpu|alu_af[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[6]~17 (
// Equation(s):
// \terminal|cpu|alu_sh[6]~17_combout  = (\terminal|cpu|lshift~1_combout  & ((\terminal|cpu|alu_af [7]) # ((\terminal|cpu|sf_xchg~0_combout  & \terminal|cpu|alu_af [6])))) # (!\terminal|cpu|lshift~1_combout  & (((\terminal|cpu|sf_xchg~0_combout  & 
// \terminal|cpu|alu_af [6]))))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_af [7]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|alu_af [6]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[6]~17 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[6] (
// Equation(s):
// \terminal|cpu|alu_sh [6] = (\terminal|cpu|alu_sh[6]~17_combout ) # ((\terminal|cpu|alu_af[5]~7_combout  & \terminal|cpu|lshift~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_af[5]~7_combout ),
	.datac(\terminal|cpu|alu_sh[6]~17_combout ),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [6]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[6] .lut_mask = 16'hFCF0;
defparam \terminal|cpu|alu_sh[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \terminal|cpu|xb[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[6] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[13]~24 (
// Equation(s):
// \terminal|cpu|alu_cf[13]~24_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|alu_or[13]~14_combout  & (!\terminal|cpu|plm [16] & \terminal|cpu|alu_inx[13]~14_combout )))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[13]~14_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_inx[13]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[13]~24 .lut_mask = 16'h0200;
defparam \terminal|cpu|alu_cf[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[14]~13 (
// Equation(s):
// \terminal|cpu|alu_inx[14]~13_combout  = (\terminal|cpu|areg[14]~2_combout  & (\terminal|cpu|alu_a~0_combout )) # (!\terminal|cpu|areg[14]~2_combout  & ((\terminal|cpu|alu_b~combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(\terminal|cpu|areg[14]~2_combout ),
	.datad(\terminal|cpu|alu_b~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[14]~13 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|alu_inx[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N25
dffeas \terminal|cpu|pc2[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[14] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|cpc~18 (
// Equation(s):
// \terminal|cpu|cpc~18_combout  = (\terminal|cpu|cpc~16_combout  & (\terminal|cpu|pc2 [14])) # (!\terminal|cpu|cpc~16_combout  & ((\terminal|cpu|ear2[14]~2_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|cpc~16_combout ),
	.datac(\terminal|cpu|pc2 [14]),
	.datad(\terminal|cpu|ear2[14]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~18 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|cpc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|cpc[14]~13 (
// Equation(s):
// \terminal|cpu|cpc[14]~13_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~18_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [14]))

	.dataa(\terminal|cpu|pc1_wr~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|pc1 [14]),
	.datad(\terminal|cpu|cpc~18_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[14]~13 .lut_mask = 16'hFA50;
defparam \terminal|cpu|cpc[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N27
dffeas \terminal|cpu|pc1[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[14] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N3
dffeas \terminal|cpu|r[4][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[4][15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N11
dffeas \terminal|cpu|r[5][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[5][15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|y[14]~104 (
// Equation(s):
// \terminal|cpu|y[14]~104_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][14]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][14]~q ))))

	.dataa(\terminal|cpu|r[4][14]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[5][14]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~104 .lut_mask = 16'hFC22;
defparam \terminal|cpu|y[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N7
dffeas \terminal|cpu|r[6][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|y[14]~105 (
// Equation(s):
// \terminal|cpu|y[14]~105_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[14]~104_combout  & (\terminal|cpu|pc1 [14])) # (!\terminal|cpu|y[14]~104_combout  & ((\terminal|cpu|r[6][14]~q ))))) # (!\terminal|cpu|plm [11] & 
// (((\terminal|cpu|y[14]~104_combout ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|pc1 [14]),
	.datac(\terminal|cpu|y[14]~104_combout ),
	.datad(\terminal|cpu|r[6][14]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~105 .lut_mask = 16'hDAD0;
defparam \terminal|cpu|y[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|cpc[14]~feeder (
// Equation(s):
// \terminal|cpu|cpc[14]~feeder_combout  = \terminal|cpu|cpc[14]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[14]~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[14]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \terminal|cpu|cpc[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[14]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[14] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \terminal|cpu|ear1[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[14] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|y[14]~95 (
// Equation(s):
// \terminal|cpu|y[14]~95_combout  = (\terminal|cpu|ear1 [14] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [14]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~95 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \terminal|cpu|r[2][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[2][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \terminal|cpu|r[3][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[3][15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \terminal|cpu|r[0][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[0][15]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \terminal|cpu|r[1][14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[1][15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][14] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|y[14]~98 (
// Equation(s):
// \terminal|cpu|y[14]~98_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [12])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[1][14]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][14]~q ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][14]~q ),
	.datad(\terminal|cpu|r[1][14]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~98 .lut_mask = 16'hDC98;
defparam \terminal|cpu|y[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|y[14]~99 (
// Equation(s):
// \terminal|cpu|y[14]~99_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[14]~98_combout  & ((\terminal|cpu|r[3][14]~q ))) # (!\terminal|cpu|y[14]~98_combout  & (\terminal|cpu|r[2][14]~q )))) # (!\terminal|cpu|plm [11] & 
// (((\terminal|cpu|y[14]~98_combout ))))

	.dataa(\terminal|cpu|r[2][14]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[3][14]~q ),
	.datad(\terminal|cpu|y[14]~98_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~99 .lut_mask = 16'hF388;
defparam \terminal|cpu|y[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \terminal|cpu|sreg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|sreg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[14] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|y[14]~96 (
// Equation(s):
// \terminal|cpu|y[14]~96_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|sreg [14]) # ((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [11] & (((\terminal|cpu|ear2 [14] & !\terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|sreg [14]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|ear2 [14]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~96_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~96 .lut_mask = 16'hCCB8;
defparam \terminal|cpu|y[14]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \terminal|cpu|acc[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[14] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|y[14]~97 (
// Equation(s):
// \terminal|cpu|y[14]~97_combout  = (\terminal|cpu|y[14]~96_combout  & ((\terminal|cpu|qreg [14]) # ((!\terminal|cpu|plm [10])))) # (!\terminal|cpu|y[14]~96_combout  & (((\terminal|cpu|acc [14] & \terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|y[14]~96_combout ),
	.datab(\terminal|cpu|qreg [14]),
	.datac(\terminal|cpu|acc [14]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~97_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~97 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|y[14]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|y[14]~100 (
// Equation(s):
// \terminal|cpu|y[14]~100_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[14]~97_combout ))) # (!\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[14]~99_combout )))) # (!\terminal|cpu|y[11]~71_combout  & 
// (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[11]~71_combout ),
	.datab(\terminal|cpu|y[14]~99_combout ),
	.datac(\terminal|cpu|y[11]~72_combout ),
	.datad(\terminal|cpu|y[14]~97_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~100_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~100 .lut_mask = 16'hAD0D;
defparam \terminal|cpu|y[14]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|y[14]~101 (
// Equation(s):
// \terminal|cpu|y[14]~101_combout  = (\terminal|cpu|y[11]~66_combout  & ((\terminal|cpu|y[14]~100_combout  & (\terminal|cpu|y[14]~95_combout )) # (!\terminal|cpu|y[14]~100_combout  & ((\terminal|cpu|areg [14]))))) # (!\terminal|cpu|y[11]~66_combout  & 
// (((\terminal|cpu|y[14]~100_combout ))))

	.dataa(\terminal|cpu|y[11]~66_combout ),
	.datab(\terminal|cpu|y[14]~95_combout ),
	.datac(\terminal|cpu|areg [14]),
	.datad(\terminal|cpu|y[14]~100_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~101_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~101 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|y[14]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|y[14]~102 (
// Equation(s):
// \terminal|cpu|y[14]~102_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[11]~75_combout ) # ((\terminal|cpu|y[8]~61_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (!\terminal|cpu|y[11]~75_combout  & (\terminal|cpu|y[14]~101_combout )))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[11]~75_combout ),
	.datac(\terminal|cpu|y[14]~101_combout ),
	.datad(\terminal|cpu|y[8]~61_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~102 .lut_mask = 16'hBA98;
defparam \terminal|cpu|y[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|y[14]~103 (
// Equation(s):
// \terminal|cpu|y[14]~103_combout  = (\terminal|cpu|y[11]~64_combout  & ((\terminal|cpu|y[14]~102_combout  & (\terminal|cpu|cpc [14])) # (!\terminal|cpu|y[14]~102_combout  & ((\terminal|cpu|br [5]))))) # (!\terminal|cpu|y[11]~64_combout  & 
// (((\terminal|cpu|y[14]~102_combout ))))

	.dataa(\terminal|cpu|cpc [14]),
	.datab(\terminal|cpu|y[11]~64_combout ),
	.datac(\terminal|cpu|br [5]),
	.datad(\terminal|cpu|y[14]~102_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~103 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|y[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|y[14]~106 (
// Equation(s):
// \terminal|cpu|y[14]~106_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[14]~103_combout ) # ((\terminal|cpu|y[14]~105_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (\terminal|cpu|y[14]~105_combout  & 
// ((\terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[14]~105_combout ),
	.datac(\terminal|cpu|y[14]~103_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[14]~106 .lut_mask = 16'hECA0;
defparam \terminal|cpu|y[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_or[14]~13 (
// Equation(s):
// \terminal|cpu|alu_or[14]~13_combout  = (\terminal|cpu|y[14]~106_combout  & ((\terminal|cpu|alu_c~0_combout ))) # (!\terminal|cpu|y[14]~106_combout  & (!\terminal|cpu|alu_d~0_combout ))

	.dataa(\terminal|cpu|y[14]~106_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_d~0_combout ),
	.datad(\terminal|cpu|alu_c~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[14]~13 .lut_mask = 16'hAF05;
defparam \terminal|cpu|alu_or[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_af[14]~4 (
// Equation(s):
// \terminal|cpu|alu_af[14]~4_combout  = (\terminal|cpu|alu_inx[14]~13_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[14]~13_combout ))))) # (!\terminal|cpu|alu_inx[14]~13_combout  & (((!\terminal|cpu|plm [15] & 
// !\terminal|cpu|alu_or[14]~13_combout ))))

	.dataa(\terminal|cpu|alu_inx[14]~13_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_or[14]~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[14]~4 .lut_mask = 16'h0A2D;
defparam \terminal|cpu|alu_af[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[12]~35 (
// Equation(s):
// \terminal|cpu|alu_cf[12]~35_combout  = (\terminal|cpu|alu_cf[12]~33_combout ) # ((\terminal|cpu|alu_cf[12]~25_combout  & \terminal|cpu|alu_cf[11]~34_combout ))

	.dataa(\terminal|cpu|alu_cf[12]~25_combout ),
	.datab(\terminal|cpu|alu_cf[11]~34_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_cf[12]~33_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[12]~35 .lut_mask = 16'hFF88;
defparam \terminal|cpu|alu_cf[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[12]~36 (
// Equation(s):
// \terminal|cpu|alu_cf[12]~36_combout  = (\terminal|cpu|alu_cf[12]~35_combout ) # ((\terminal|cpu|alu_cf[11]~32_combout  & (\terminal|cpu|alu_cf[10]~31_combout  & \terminal|cpu|alu_cf[12]~25_combout )))

	.dataa(\terminal|cpu|alu_cf[11]~32_combout ),
	.datab(\terminal|cpu|alu_cf[10]~31_combout ),
	.datac(\terminal|cpu|alu_cf[12]~35_combout ),
	.datad(\terminal|cpu|alu_cf[12]~25_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[12]~36 .lut_mask = 16'hF8F0;
defparam \terminal|cpu|alu_cf[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_af[14] (
// Equation(s):
// \terminal|cpu|alu_af [14] = \terminal|cpu|alu_af[14]~4_combout  $ (((\terminal|cpu|alu_cf[13]~24_combout ) # ((\terminal|cpu|alu_cf[13]~37_combout  & \terminal|cpu|alu_cf[12]~36_combout ))))

	.dataa(\terminal|cpu|alu_cf[13]~24_combout ),
	.datab(\terminal|cpu|alu_cf[13]~37_combout ),
	.datac(\terminal|cpu|alu_af[14]~4_combout ),
	.datad(\terminal|cpu|alu_cf[12]~36_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [14]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[14] .lut_mask = 16'h1E5A;
defparam \terminal|cpu|alu_af[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[14]~18 (
// Equation(s):
// \terminal|cpu|alu_sh[14]~18_combout  = (\terminal|cpu|alu_af [13] & ((\terminal|cpu|lshift~0_combout ) # ((\terminal|cpu|sf_xchg~0_combout  & \terminal|cpu|alu_af [14])))) # (!\terminal|cpu|alu_af [13] & (\terminal|cpu|sf_xchg~0_combout  & 
// ((\terminal|cpu|alu_af [14]))))

	.dataa(\terminal|cpu|alu_af [13]),
	.datab(\terminal|cpu|sf_xchg~0_combout ),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_af [14]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[14]~18 .lut_mask = 16'hECA0;
defparam \terminal|cpu|alu_sh[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[14] (
// Equation(s):
// \terminal|cpu|alu_sh [14] = (\terminal|cpu|alu_sh[14]~18_combout ) # ((\terminal|cpu|lshift~1_combout  & (\terminal|cpu|alu_cf[14]~40_combout  $ (\terminal|cpu|alu_af[15]~5_combout ))))

	.dataa(\terminal|cpu|alu_cf[14]~40_combout ),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|alu_sh[14]~18_combout ),
	.datad(\terminal|cpu|alu_af[15]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [14]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[14] .lut_mask = 16'hF4F8;
defparam \terminal|cpu|alu_sh[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \terminal|cpu|xb[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[14] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|ear2[6]~6 (
// Equation(s):
// \terminal|cpu|ear2[6]~6_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [14]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [6]))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|xb [6]),
	.datad(\terminal|cpu|xb [14]),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[6]~6 .lut_mask = 16'hFA50;
defparam \terminal|cpu|ear2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|ear2[6]~feeder (
// Equation(s):
// \terminal|cpu|ear2[6]~feeder_combout  = \terminal|cpu|ear2[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[6]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ear2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[6]~8 (
// Equation(s):
// \terminal|cpu|ea_mux[6]~8_combout  = (\terminal|cpu|eas_left~combout  & ((\terminal|cpu|ear2 [5]) # ((\terminal|cpu|ear2 [6] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|eas_left~combout  & (((\terminal|cpu|ear2 [6] & 
// \terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|eas_left~combout ),
	.datab(\terminal|cpu|ear2 [5]),
	.datac(\terminal|cpu|ear2 [6]),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[6]~8 .lut_mask = 16'hF888;
defparam \terminal|cpu|ea_mux[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[6] (
// Equation(s):
// \terminal|cpu|ea_mux [6] = (\terminal|cpu|ea_mux[6]~8_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [7]))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|ear2 [7]),
	.datac(gnd),
	.datad(\terminal|cpu|ea_mux[6]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [6]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[6] .lut_mask = 16'hFF88;
defparam \terminal|cpu|ea_mux[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \terminal|cpu|ea22[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[6] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \terminal|cpu|ear2[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[6]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[6] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[5]~7 (
// Equation(s):
// \terminal|cpu|ea_mux[5]~7_combout  = (\terminal|cpu|eas_left~combout  & ((\terminal|cpu|ear2 [4]) # ((\terminal|cpu|ear2 [5] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|eas_left~combout  & (\terminal|cpu|ear2 [5] & 
// ((\terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|eas_left~combout ),
	.datab(\terminal|cpu|ear2 [5]),
	.datac(\terminal|cpu|ear2 [4]),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[5]~7 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[5] (
// Equation(s):
// \terminal|cpu|ea_mux [5] = (\terminal|cpu|ea_mux[5]~7_combout ) # ((\terminal|cpu|ear2 [6] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|ear2 [6]),
	.datab(gnd),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|ea_mux[5]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [5]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[5] .lut_mask = 16'hFFA0;
defparam \terminal|cpu|ea_mux[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \terminal|cpu|ea22[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[5] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \terminal|cpu|ear2[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[5]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[5] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[4] (
// Equation(s):
// \terminal|cpu|ea_mux [4] = (\terminal|cpu|ea_mux[4]~6_combout ) # ((\terminal|cpu|ear2 [5] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|ea_mux[4]~6_combout ),
	.datab(\terminal|cpu|ear2 [5]),
	.datac(gnd),
	.datad(\terminal|cpu|lshift~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [4]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[4] .lut_mask = 16'hEEAA;
defparam \terminal|cpu|ea_mux[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \terminal|cpu|ea22[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \terminal|cpu|ear2[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[4]~feeder_combout ),
	.asdata(\terminal|cpu|ea22 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ea1_wa~combout ),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \terminal|cpu|ear1[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux27~2 (
// Equation(s):
// \terminal|cpu|Mux27~2_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|ear2 [4]) # ((\terminal|cpu|plm [5])))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|ear1 [4] & !\terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|ear2 [4]),
	.datac(\terminal|cpu|ear1 [4]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~2 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux27~3 (
// Equation(s):
// \terminal|cpu|Mux27~3_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux27~2_combout  & ((\terminal|cpu|acc [4]))) # (!\terminal|cpu|Mux27~2_combout  & (\terminal|cpu|psw [4])))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux27~2_combout ))))

	.dataa(\terminal|cpu|psw [4]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|acc [4]),
	.datad(\terminal|cpu|Mux27~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~3 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux27~7 (
// Equation(s):
// \terminal|cpu|Mux27~7_combout  = (\terminal|cpu|Mux27~6_combout  & ((\terminal|cpu|qreg [4]) # ((!\terminal|cpu|Mux23~2_combout )))) # (!\terminal|cpu|Mux27~6_combout  & (((\terminal|cpu|Mux23~2_combout  & \terminal|cpu|Mux27~3_combout ))))

	.dataa(\terminal|cpu|Mux27~6_combout ),
	.datab(\terminal|cpu|qreg [4]),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|Mux27~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~7 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux27~11 (
// Equation(s):
// \terminal|cpu|Mux27~11_combout  = (\terminal|cpu|Mux27~7_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [4])) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux27~7_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~11 .lut_mask = 16'hC4CC;
defparam \terminal|cpu|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|cpc~23 (
// Equation(s):
// \terminal|cpu|cpc~23_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|ear2[4]~4_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [4])))

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(\terminal|cpu|ear2[4]~4_combout ),
	.datac(\terminal|cpu|pc2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~23 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|cpc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \terminal|cpu|pc2[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[4] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \terminal|cpu|r[6][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|cpc[4]~8 (
// Equation(s):
// \terminal|cpu|cpc[4]~8_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~23_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [4]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [4]),
	.datad(\terminal|cpu|cpc~23_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[4]~8 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \terminal|cpu|pc1[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[4] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \terminal|cpu|r[4][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux27~8 (
// Equation(s):
// \terminal|cpu|Mux27~8_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux22~0_combout  & (\terminal|cpu|pc1 [4])) # (!\terminal|cpu|Mux22~0_combout  & 
// ((\terminal|cpu|r[4][4]~q )))))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|pc1 [4]),
	.datac(\terminal|cpu|r[4][4]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~8 .lut_mask = 16'hEE50;
defparam \terminal|cpu|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux27~9 (
// Equation(s):
// \terminal|cpu|Mux27~9_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux27~8_combout  & (\terminal|cpu|pc2 [4])) # (!\terminal|cpu|Mux27~8_combout  & ((\terminal|cpu|r[6][4]~q ))))) # (!\terminal|cpu|Mux22~14_combout  & 
// (((\terminal|cpu|Mux27~8_combout ))))

	.dataa(\terminal|cpu|pc2 [4]),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[6][4]~q ),
	.datad(\terminal|cpu|Mux27~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~9 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \terminal|cpu|r[5][4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][4] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux27~10 (
// Equation(s):
// \terminal|cpu|Mux27~10_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & (\terminal|cpu|Mux27~9_combout )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[5][4]~q ))))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|Mux27~9_combout ))

	.dataa(\terminal|cpu|Mux27~9_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[5][4]~q ),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux27~10 .lut_mask = 16'hAAE2;
defparam \terminal|cpu|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|areg[4]~6 (
// Equation(s):
// \terminal|cpu|areg[4]~6_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux27~10_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux27~11_combout ))

	.dataa(\terminal|cpu|Mux27~11_combout ),
	.datab(\terminal|cpu|Mux27~10_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[4]~6 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[4]~7 (
// Equation(s):
// \terminal|cpu|alu_inx[4]~7_combout  = (\terminal|cpu|areg[4]~6_combout  & (\terminal|cpu|alu_a~0_combout )) # (!\terminal|cpu|areg[4]~6_combout  & ((\terminal|cpu|alu_b~combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_a~0_combout ),
	.datac(\terminal|cpu|alu_b~combout ),
	.datad(\terminal|cpu|areg[4]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[4]~7 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|alu_inx[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux43~0 (
// Equation(s):
// \terminal|cpu|Mux43~0_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|plm [10])) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[5][4]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[1][4]~q ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[1][4]~q ),
	.datad(\terminal|cpu|r[5][4]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~0 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux43~1 (
// Equation(s):
// \terminal|cpu|Mux43~1_combout  = (\terminal|cpu|Mux43~0_combout  & (((\terminal|cpu|acc [4]) # (!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux43~0_combout  & (\terminal|cpu|ear2 [4] & (\terminal|cpu|plm [9])))

	.dataa(\terminal|cpu|Mux43~0_combout ),
	.datab(\terminal|cpu|ear2 [4]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|acc [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~1 .lut_mask = 16'hEA4A;
defparam \terminal|cpu|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux43~4 (
// Equation(s):
// \terminal|cpu|Mux43~4_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|r[4][4]~q ) # (\terminal|cpu|plm [9])))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[0][4]~q  & ((!\terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|r[0][4]~q ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[4][4]~q ),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~4 .lut_mask = 16'hCCE2;
defparam \terminal|cpu|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux43~5 (
// Equation(s):
// \terminal|cpu|Mux43~5_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux43~4_combout  & ((\terminal|cpu|psw [4]))) # (!\terminal|cpu|Mux43~4_combout  & (\terminal|cpu|ear1 [4])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux43~4_combout ))))

	.dataa(\terminal|cpu|ear1 [4]),
	.datab(\terminal|cpu|psw [4]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|Mux43~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~5 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux43~2 (
// Equation(s):
// \terminal|cpu|Mux43~2_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[6][4]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[2][4]~q ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[2][4]~q ),
	.datad(\terminal|cpu|r[6][4]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~2 .lut_mask = 16'h3210;
defparam \terminal|cpu|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \terminal|cpu|areg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[4]~6_combout ),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[4] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux43~3 (
// Equation(s):
// \terminal|cpu|Mux43~3_combout  = (\terminal|cpu|Mux43~2_combout ) # ((\terminal|cpu|plm [9] & (\terminal|cpu|plm [10] & \terminal|cpu|areg [4])))

	.dataa(\terminal|cpu|Mux43~2_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|areg [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~3 .lut_mask = 16'hEAAA;
defparam \terminal|cpu|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux43~6 (
// Equation(s):
// \terminal|cpu|Mux43~6_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12]) # (\terminal|cpu|Mux43~3_combout )))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|Mux43~5_combout  & (!\terminal|cpu|plm [12])))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux43~5_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux43~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~6 .lut_mask = 16'hAEA4;
defparam \terminal|cpu|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux43~7 (
// Equation(s):
// \terminal|cpu|Mux43~7_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|pc1 [4]))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[3][4]~q ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|r[3][4]~q ),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|pc1 [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~7 .lut_mask = 16'hF4A4;
defparam \terminal|cpu|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux43~8 (
// Equation(s):
// \terminal|cpu|Mux43~8_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux43~7_combout  & ((\terminal|cpu|qreg [4]))) # (!\terminal|cpu|Mux43~7_combout  & (\terminal|cpu|sreg [4])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux43~7_combout ))))

	.dataa(\terminal|cpu|sreg [4]),
	.datab(\terminal|cpu|qreg [4]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|Mux43~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~8 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux43~9 (
// Equation(s):
// \terminal|cpu|Mux43~9_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|Mux43~6_combout  & ((\terminal|cpu|Mux43~8_combout ))) # (!\terminal|cpu|Mux43~6_combout  & (\terminal|cpu|Mux43~1_combout )))) # (!\terminal|cpu|plm [12] & 
// (((\terminal|cpu|Mux43~6_combout ))))

	.dataa(\terminal|cpu|Mux43~1_combout ),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|Mux43~6_combout ),
	.datad(\terminal|cpu|Mux43~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux43~9 .lut_mask = 16'hF838;
defparam \terminal|cpu|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux11~0 (
// Equation(s):
// \terminal|cpu|Mux11~0_combout  = \terminal|cpu|plm [11] $ (\terminal|cpu|plm [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux11~0 .lut_mask = 16'h0FF0;
defparam \terminal|cpu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|y[4]~49 (
// Equation(s):
// \terminal|cpu|y[4]~49_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|breg [4]))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|ireg [3]))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|ireg [3]),
	.datac(\terminal|cpu|breg [4]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[4]~49 .lut_mask = 16'hE400;
defparam \terminal|cpu|y[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|cpsw[4]~0 (
// Equation(s):
// \terminal|cpu|cpsw[4]~0_combout  = (\terminal|cpu|cpsw_stb~2_combout  & (\terminal|cpu|cpsw [4])) # (!\terminal|cpu|cpsw_stb~2_combout  & ((\terminal|cpu|psw[4]~4_combout )))

	.dataa(\terminal|cpu|cpsw_stb~2_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|cpsw [4]),
	.datad(\terminal|cpu|psw[4]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[4]~0 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|cpsw[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \terminal|cpu|cpsw[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw[4]~0_combout ),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|cpsw_wa~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[4] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|y[4]~50 (
// Equation(s):
// \terminal|cpu|y[4]~50_combout  = (\terminal|cpu|y[4]~49_combout ) # ((\terminal|cpu|plm [10] & (!\terminal|cpu|plm [12] & \terminal|cpu|cpsw [4])))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|y[4]~49_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|cpsw [4]),
	.cin(gnd),
	.combout(\terminal|cpu|y[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[4]~50 .lut_mask = 16'hCECC;
defparam \terminal|cpu|y[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|cpc[4]~feeder (
// Equation(s):
// \terminal|cpu|cpc[4]~feeder_combout  = \terminal|cpu|cpc[4]~8_combout 

	.dataa(gnd),
	.datab(\terminal|cpu|cpc[4]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[4]~feeder .lut_mask = 16'hCCCC;
defparam \terminal|cpu|cpc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \terminal|cpu|cpc[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[4]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[4] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux47~21 (
// Equation(s):
// \terminal|cpu|Mux47~21_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|psw [3])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|ireg [3])))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|psw [3]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~21 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|Mux47~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux11~1 (
// Equation(s):
// \terminal|cpu|Mux11~1_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [11] & (\terminal|cpu|plm [12])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|Mux47~21_combout )))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|Mux47~21_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux11~1 .lut_mask = 16'hE3E0;
defparam \terminal|cpu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|WideOr2~0 (
// Equation(s):
// \terminal|cpu|WideOr2~0_combout  = (\terminal|cpu|vsel[2]~5_combout  & (!\terminal|cpu|vsel[1]~4_combout  & ((\terminal|cpu|vsel[0]~2_combout ) # (\terminal|cpu|vsel[3]~7_combout )))) # (!\terminal|cpu|vsel[2]~5_combout  & 
// ((\terminal|cpu|vsel[3]~7_combout  & (\terminal|cpu|vsel[0]~2_combout )) # (!\terminal|cpu|vsel[3]~7_combout  & ((!\terminal|cpu|vsel[1]~4_combout )))))

	.dataa(\terminal|cpu|vsel[2]~5_combout ),
	.datab(\terminal|cpu|vsel[0]~2_combout ),
	.datac(\terminal|cpu|vsel[1]~4_combout ),
	.datad(\terminal|cpu|vsel[3]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|WideOr2~0 .lut_mask = 16'h4E0D;
defparam \terminal|cpu|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \terminal|cpu|vmux[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|always39~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|vmux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|vmux[4] .is_wysiwyg = "true";
defparam \terminal|cpu|vmux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux47~20 (
// Equation(s):
// \terminal|cpu|Mux47~20_combout  = (\terminal|cpu|plm [12]) # (\terminal|cpu|vmux [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|vmux [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~20 .lut_mask = 16'hFFF0;
defparam \terminal|cpu|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux11~2 (
// Equation(s):
// \terminal|cpu|Mux11~2_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|Mux11~1_combout  & (\terminal|cpu|cpc [4])) # (!\terminal|cpu|Mux11~1_combout  & ((\terminal|cpu|Mux47~20_combout ))))) # (!\terminal|cpu|plm [10] & 
// (((\terminal|cpu|Mux11~1_combout ))))

	.dataa(\terminal|cpu|cpc [4]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux11~1_combout ),
	.datad(\terminal|cpu|Mux47~20_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux11~2 .lut_mask = 16'hBCB0;
defparam \terminal|cpu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|y[4]~51 (
// Equation(s):
// \terminal|cpu|y[4]~51_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|Mux11~2_combout )))) # (!\terminal|cpu|plm [9] & (!\terminal|cpu|Mux11~0_combout  & (\terminal|cpu|y[4]~50_combout )))

	.dataa(\terminal|cpu|Mux11~0_combout ),
	.datab(\terminal|cpu|y[4]~50_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[4]~51 .lut_mask = 16'hF404;
defparam \terminal|cpu|y[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|y[4]~52 (
// Equation(s):
// \terminal|cpu|y[4]~52_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|y[4]~51_combout ))) # (!\terminal|cpu|plm [8] & (\terminal|cpu|Mux43~9_combout ))

	.dataa(\terminal|cpu|plm [8]),
	.datab(gnd),
	.datac(\terminal|cpu|Mux43~9_combout ),
	.datad(\terminal|cpu|y[4]~51_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[4]~52 .lut_mask = 16'hFA50;
defparam \terminal|cpu|y[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_or[4]~6 (
// Equation(s):
// \terminal|cpu|alu_or[4]~6_combout  = (\terminal|cpu|y[4]~52_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[4]~52_combout  & ((!\terminal|cpu|alu_d~0_combout )))

	.dataa(\terminal|cpu|alu_c~0_combout ),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|y[4]~52_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[4]~6 .lut_mask = 16'hAA33;
defparam \terminal|cpu|alu_or[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[4]~7 (
// Equation(s):
// \terminal|cpu|alu_cf[4]~7_combout  = (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_inx[4]~7_combout  & (\terminal|cpu|alu_g~0_combout  & !\terminal|cpu|alu_or[4]~6_combout )))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|alu_inx[4]~7_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_or[4]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[4]~7 .lut_mask = 16'h0040;
defparam \terminal|cpu|alu_cf[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[4]~16 (
// Equation(s):
// \terminal|cpu|alu_cf[4]~16_combout  = (!\terminal|cpu|plm [15] & (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_inx[4]~7_combout ) # (!\terminal|cpu|alu_or[4]~6_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_inx[4]~7_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_or[4]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[4]~16 .lut_mask = 16'h4050;
defparam \terminal|cpu|alu_cf[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_or[5]~5 (
// Equation(s):
// \terminal|cpu|alu_or[5]~5_combout  = (!\terminal|cpu|plm [15] & ((\terminal|cpu|y[5]~48_combout  & ((!\terminal|cpu|alu_c~0_combout ))) # (!\terminal|cpu|y[5]~48_combout  & (\terminal|cpu|alu_d~0_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(\terminal|cpu|y[5]~48_combout ),
	.datad(\terminal|cpu|alu_c~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[5]~5 .lut_mask = 16'h0454;
defparam \terminal|cpu|alu_or[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_af[5]~6 (
// Equation(s):
// \terminal|cpu|alu_af[5]~6_combout  = (\terminal|cpu|alu_inx[5]~6_combout  & (\terminal|cpu|alu_an[5]~2_combout  $ (((\terminal|cpu|alu_or[5]~5_combout ) # (!\terminal|cpu|plm [15]))))) # (!\terminal|cpu|alu_inx[5]~6_combout  & 
// (((\terminal|cpu|alu_or[5]~5_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_or[5]~5_combout ),
	.datac(\terminal|cpu|alu_an[5]~2_combout ),
	.datad(\terminal|cpu|alu_inx[5]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[5]~6 .lut_mask = 16'h2DCC;
defparam \terminal|cpu|alu_af[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_af[5]~7 (
// Equation(s):
// \terminal|cpu|alu_af[5]~7_combout  = \terminal|cpu|alu_af[5]~6_combout  $ (((\terminal|cpu|alu_cf[4]~7_combout ) # ((\terminal|cpu|alu_cf[3]~15_combout  & \terminal|cpu|alu_cf[4]~16_combout ))))

	.dataa(\terminal|cpu|alu_cf[3]~15_combout ),
	.datab(\terminal|cpu|alu_cf[4]~7_combout ),
	.datac(\terminal|cpu|alu_cf[4]~16_combout ),
	.datad(\terminal|cpu|alu_af[5]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[5]~7 .lut_mask = 16'h13EC;
defparam \terminal|cpu|alu_af[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[3]~8 (
// Equation(s):
// \terminal|cpu|alu_inx[3]~8_combout  = (\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|plm [17] $ (((!\terminal|cpu|areg[3]~5_combout ))))) # (!\terminal|cpu|plm14m~6_combout  & (((!\terminal|cpu|plm13m~3_combout  & \terminal|cpu|areg[3]~5_combout ))))

	.dataa(\terminal|cpu|plm14m~6_combout ),
	.datab(\terminal|cpu|plm [17]),
	.datac(\terminal|cpu|plm13m~3_combout ),
	.datad(\terminal|cpu|areg[3]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[3]~8 .lut_mask = 16'h8D22;
defparam \terminal|cpu|alu_inx[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[3]~14 (
// Equation(s):
// \terminal|cpu|alu_cf[3]~14_combout  = (!\terminal|cpu|plm [15] & (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_inx[3]~8_combout ) # (!\terminal|cpu|alu_or[3]~7_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_or[3]~7_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_inx[3]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[3]~14 .lut_mask = 16'h5010;
defparam \terminal|cpu|alu_cf[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_af[4]~9 (
// Equation(s):
// \terminal|cpu|alu_af[4]~9_combout  = (\terminal|cpu|alu_or[4]~6_combout  & (((\terminal|cpu|alu_inx[4]~7_combout  & !\terminal|cpu|plm [15])))) # (!\terminal|cpu|alu_or[4]~6_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # 
// (!\terminal|cpu|alu_inx[4]~7_combout )))))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|alu_or[4]~6_combout ),
	.datac(\terminal|cpu|alu_inx[4]~7_combout ),
	.datad(\terminal|cpu|plm [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[4]~9 .lut_mask = 16'h10E3;
defparam \terminal|cpu|alu_af[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[3]~8 (
// Equation(s):
// \terminal|cpu|alu_cf[3]~8_combout  = (!\terminal|cpu|plm [16] & (!\terminal|cpu|alu_or[3]~7_combout  & (\terminal|cpu|alu_g~0_combout  & \terminal|cpu|alu_inx[3]~8_combout )))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|alu_or[3]~7_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_inx[3]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[3]~8 .lut_mask = 16'h1000;
defparam \terminal|cpu|alu_cf[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_af[4] (
// Equation(s):
// \terminal|cpu|alu_af [4] = \terminal|cpu|alu_af[4]~9_combout  $ (((\terminal|cpu|alu_cf[3]~8_combout ) # ((\terminal|cpu|alu_cf[3]~14_combout  & \terminal|cpu|alu_cf[2]~13_combout ))))

	.dataa(\terminal|cpu|alu_cf[3]~14_combout ),
	.datab(\terminal|cpu|alu_cf[2]~13_combout ),
	.datac(\terminal|cpu|alu_af[4]~9_combout ),
	.datad(\terminal|cpu|alu_cf[3]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [4]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[4] .lut_mask = 16'h0F78;
defparam \terminal|cpu|alu_af[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_af[3] (
// Equation(s):
// \terminal|cpu|alu_af [3] = \terminal|cpu|alu_cf[2]~13_combout  $ (\terminal|cpu|alu_af[3]~11_combout )

	.dataa(\terminal|cpu|alu_cf[2]~13_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_af[3]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [3]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[3] .lut_mask = 16'h5A5A;
defparam \terminal|cpu|alu_af[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[4]~23 (
// Equation(s):
// \terminal|cpu|alu_sh[4]~23_combout  = (\terminal|cpu|alu_af [4] & ((\terminal|cpu|sf_xchg~0_combout ) # ((\terminal|cpu|alu_af [3] & \terminal|cpu|lshift~0_combout )))) # (!\terminal|cpu|alu_af [4] & (\terminal|cpu|alu_af [3] & 
// ((\terminal|cpu|lshift~0_combout ))))

	.dataa(\terminal|cpu|alu_af [4]),
	.datab(\terminal|cpu|alu_af [3]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[4]~23 .lut_mask = 16'hECA0;
defparam \terminal|cpu|alu_sh[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[4] (
// Equation(s):
// \terminal|cpu|alu_sh [4] = (\terminal|cpu|alu_sh[4]~23_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|alu_af[5]~7_combout ))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_af[5]~7_combout ),
	.datac(\terminal|cpu|alu_sh[4]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [4]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[4] .lut_mask = 16'hF8F8;
defparam \terminal|cpu|alu_sh[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \terminal|cpu|xb[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[4] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|ear2[4]~4 (
// Equation(s):
// \terminal|cpu|ear2[4]~4_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [12]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [4]))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(\terminal|cpu|xb [4]),
	.datac(gnd),
	.datad(\terminal|cpu|xb [12]),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[4]~4 .lut_mask = 16'hEE44;
defparam \terminal|cpu|ear2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \terminal|cpu|ea_ct[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_cta[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_ct [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_ct[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_ct[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|Add1~6 (
// Equation(s):
// \terminal|cpu|Add1~6_combout  = (\terminal|cpu|ea_ct [3] & (\terminal|cpu|Add1~5  & VCC)) # (!\terminal|cpu|ea_ct [3] & (!\terminal|cpu|Add1~5 ))
// \terminal|cpu|Add1~7  = CARRY((!\terminal|cpu|ea_ct [3] & !\terminal|cpu|Add1~5 ))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_ct [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|Add1~5 ),
	.combout(\terminal|cpu|Add1~6_combout ),
	.cout(\terminal|cpu|Add1~7 ));
// synopsys translate_off
defparam \terminal|cpu|Add1~6 .lut_mask = 16'hC303;
defparam \terminal|cpu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|Add1~8 (
// Equation(s):
// \terminal|cpu|Add1~8_combout  = \terminal|cpu|Add1~7  $ (\terminal|cpu|ea_ct [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ea_ct [4]),
	.cin(\terminal|cpu|Add1~7 ),
	.combout(\terminal|cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Add1~8 .lut_mask = 16'h0FF0;
defparam \terminal|cpu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[4]~4 (
// Equation(s):
// \terminal|cpu|ea_cta[4]~4_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|ea_cta[0]~1_combout  & (\terminal|cpu|Add1~8_combout )) # (!\terminal|cpu|ea_cta[0]~1_combout  & ((\terminal|cpu|ea_ct [4])))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|Add1~8_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_ct [4]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[4]~4 .lut_mask = 16'h0D08;
defparam \terminal|cpu|ea_cta[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[4]~5 (
// Equation(s):
// \terminal|cpu|ea_cta[4]~5_combout  = (\terminal|cpu|ea_cta[4]~4_combout ) # ((\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|ea_cta[0]~1_combout  $ (!\terminal|cpu|ear2[4]~4_combout ))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|ear2[4]~4_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_cta[4]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[4]~5 .lut_mask = 16'hFF90;
defparam \terminal|cpu|ea_cta[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|Equal35~1 (
// Equation(s):
// \terminal|cpu|Equal35~1_combout  = (\terminal|cpu|ea_cta[4]~5_combout  & \terminal|cpu|Equal35~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|ea_cta[4]~5_combout ),
	.datac(\terminal|cpu|Equal35~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|Equal35~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal35~1 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|Equal35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \terminal|cpu|ea_f[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [19]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[19] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|plm14m~1 (
// Equation(s):
// \terminal|cpu|plm14m~1_combout  = ((\terminal|cpu|tlz~q  $ (\terminal|cpu|acc [15])) # (!\terminal|cpu|ea_f [19])) # (!\terminal|cpu|ea_div~0_combout )

	.dataa(\terminal|cpu|ea_div~0_combout ),
	.datab(\terminal|cpu|tlz~q ),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|ea_f [19]),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~1 .lut_mask = 16'h7DFF;
defparam \terminal|cpu|plm14m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm14m~8 (
// Equation(s):
// \terminal|cpu|plm14m~8_combout  = (\terminal|cpu|plm14m~1_combout  & (\terminal|cpu|plm [14] & ((\terminal|cpu|plm14m~2_combout ) # (!\terminal|cpu|acc [15]))))

	.dataa(\terminal|cpu|plm14m~1_combout ),
	.datab(\terminal|cpu|plm [14]),
	.datac(\terminal|cpu|plm14m~2_combout ),
	.datad(\terminal|cpu|acc [15]),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~8 .lut_mask = 16'h8088;
defparam \terminal|cpu|plm14m~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|sxt_y~0 (
// Equation(s):
// \terminal|cpu|sxt_y~0_combout  = ((\terminal|cpu|plm [17]) # ((\terminal|cpu|plm14m~8_combout  & \terminal|cpu|plm14m~7_combout ))) # (!\terminal|cpu|plm13m~3_combout )

	.dataa(\terminal|cpu|plm13m~3_combout ),
	.datab(\terminal|cpu|plm14m~8_combout ),
	.datac(\terminal|cpu|plm14m~7_combout ),
	.datad(\terminal|cpu|plm [17]),
	.cin(gnd),
	.combout(\terminal|cpu|sxt_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sxt_y~0 .lut_mask = 16'hFFD5;
defparam \terminal|cpu|sxt_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \terminal|cpu|sxt_y (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sxt_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sxt_y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sxt_y .is_wysiwyg = "true";
defparam \terminal|cpu|sxt_y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[13]~20 (
// Equation(s):
// \terminal|cpu|alu_sh[13]~20_combout  = (\terminal|cpu|alu_af [13] & ((\terminal|cpu|sf_xchg~0_combout ) # ((\terminal|cpu|lshift~0_combout  & \terminal|cpu|alu_af [12])))) # (!\terminal|cpu|alu_af [13] & (((\terminal|cpu|lshift~0_combout  & 
// \terminal|cpu|alu_af [12]))))

	.dataa(\terminal|cpu|alu_af [13]),
	.datab(\terminal|cpu|sf_xchg~0_combout ),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_af [12]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[13]~20 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[13] (
// Equation(s):
// \terminal|cpu|alu_sh [13] = (\terminal|cpu|alu_sh[13]~20_combout ) # ((\terminal|cpu|alu_af [14] & \terminal|cpu|lshift~1_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_af [14]),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_sh[13]~20_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [13]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[13] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|alu_sh[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \terminal|cpu|xb[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[13] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|ax[13]~3 (
// Equation(s):
// \terminal|cpu|ax[13]~3_combout  = (!\terminal|cpu|sf_byte~q  & ((\terminal|cpu|sf_xchg~q  & (\terminal|cpu|xb [5])) # (!\terminal|cpu|sf_xchg~q  & ((\terminal|cpu|xb [13])))))

	.dataa(\terminal|cpu|xb [5]),
	.datab(\terminal|cpu|sf_xchg~q ),
	.datac(\terminal|cpu|sf_byte~q ),
	.datad(\terminal|cpu|xb [13]),
	.cin(gnd),
	.combout(\terminal|cpu|ax[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax[13]~3 .lut_mask = 16'h0B08;
defparam \terminal|cpu|ax[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|ax[13]~4 (
// Equation(s):
// \terminal|cpu|ax[13]~4_combout  = (\terminal|cpu|ax[13]~3_combout ) # ((\terminal|cpu|sf_byte~q  & (!\terminal|cpu|sxt_y~q  & \terminal|cpu|ear2[7]~7_combout )))

	.dataa(\terminal|cpu|sf_byte~q ),
	.datab(\terminal|cpu|sxt_y~q ),
	.datac(\terminal|cpu|ax[13]~3_combout ),
	.datad(\terminal|cpu|ear2[7]~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ax[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax[13]~4 .lut_mask = 16'hF2F0;
defparam \terminal|cpu|ax[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|ear2[13]~0 (
// Equation(s):
// \terminal|cpu|ear2[13]~0_combout  = (\terminal|cpu|qswp~1_combout  & (\terminal|cpu|xb [5])) # (!\terminal|cpu|qswp~1_combout  & ((\terminal|cpu|ax[13]~4_combout )))

	.dataa(\terminal|cpu|xb [5]),
	.datab(\terminal|cpu|qswp~1_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ax[13]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[13]~0 .lut_mask = 16'hBB88;
defparam \terminal|cpu|ear2[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N11
dffeas \terminal|cpu|r[6][13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|r[6][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][13] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|y[13]~116 (
// Equation(s):
// \terminal|cpu|y[13]~116_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][13]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][13]~q ))))

	.dataa(\terminal|cpu|r[4][13]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|r[5][13]~q ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~116_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~116 .lut_mask = 16'hFC22;
defparam \terminal|cpu|y[13]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|y[13]~117 (
// Equation(s):
// \terminal|cpu|y[13]~117_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[13]~116_combout  & ((\terminal|cpu|pc1 [13]))) # (!\terminal|cpu|y[13]~116_combout  & (\terminal|cpu|r[6][13]~q )))) # (!\terminal|cpu|plm [11] & 
// (((\terminal|cpu|y[13]~116_combout ))))

	.dataa(\terminal|cpu|r[6][13]~q ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|pc1 [13]),
	.datad(\terminal|cpu|y[13]~116_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~117_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~117 .lut_mask = 16'hF388;
defparam \terminal|cpu|y[13]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|y[13]~107 (
// Equation(s):
// \terminal|cpu|y[13]~107_combout  = (\terminal|cpu|ear1 [13] & !\terminal|cpu|plm [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [13]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~107_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~107 .lut_mask = 16'h00F0;
defparam \terminal|cpu|y[13]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \terminal|cpu|areg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[13]~0_combout ),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[13] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|y[13]~108 (
// Equation(s):
// \terminal|cpu|y[13]~108_combout  = (\terminal|cpu|plm [10] & (\terminal|cpu|plm [11])) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [11] & ((\terminal|cpu|sreg [13]))) # (!\terminal|cpu|plm [11] & (\terminal|cpu|ear2 [13]))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|ear2 [13]),
	.datad(\terminal|cpu|sreg [13]),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~108_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~108 .lut_mask = 16'hDC98;
defparam \terminal|cpu|y[13]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|y[13]~109 (
// Equation(s):
// \terminal|cpu|y[13]~109_combout  = (\terminal|cpu|y[13]~108_combout  & ((\terminal|cpu|qreg [13]) # ((!\terminal|cpu|plm [10])))) # (!\terminal|cpu|y[13]~108_combout  & (((\terminal|cpu|acc [13] & \terminal|cpu|plm [10]))))

	.dataa(\terminal|cpu|qreg [13]),
	.datab(\terminal|cpu|y[13]~108_combout ),
	.datac(\terminal|cpu|acc [13]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~109_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~109 .lut_mask = 16'hB8CC;
defparam \terminal|cpu|y[13]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|y[13]~110 (
// Equation(s):
// \terminal|cpu|y[13]~110_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [12])) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|r[1][13]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[0][13]~q ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[0][13]~q ),
	.datad(\terminal|cpu|r[1][13]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~110_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~110 .lut_mask = 16'hDC98;
defparam \terminal|cpu|y[13]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|y[13]~111 (
// Equation(s):
// \terminal|cpu|y[13]~111_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|y[13]~110_combout  & (\terminal|cpu|r[3][13]~q )) # (!\terminal|cpu|y[13]~110_combout  & ((\terminal|cpu|r[2][13]~q ))))) # (!\terminal|cpu|plm [11] & 
// (\terminal|cpu|y[13]~110_combout ))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|y[13]~110_combout ),
	.datac(\terminal|cpu|r[3][13]~q ),
	.datad(\terminal|cpu|r[2][13]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~111_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~111 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|y[13]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|y[13]~112 (
// Equation(s):
// \terminal|cpu|y[13]~112_combout  = (\terminal|cpu|y[11]~71_combout  & ((\terminal|cpu|y[11]~72_combout  & (\terminal|cpu|y[13]~109_combout )) # (!\terminal|cpu|y[11]~72_combout  & ((\terminal|cpu|y[13]~111_combout ))))) # (!\terminal|cpu|y[11]~71_combout  
// & (((!\terminal|cpu|y[11]~72_combout ))))

	.dataa(\terminal|cpu|y[11]~71_combout ),
	.datab(\terminal|cpu|y[13]~109_combout ),
	.datac(\terminal|cpu|y[11]~72_combout ),
	.datad(\terminal|cpu|y[13]~111_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~112_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~112 .lut_mask = 16'h8F85;
defparam \terminal|cpu|y[13]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|y[13]~113 (
// Equation(s):
// \terminal|cpu|y[13]~113_combout  = (\terminal|cpu|y[11]~66_combout  & ((\terminal|cpu|y[13]~112_combout  & (\terminal|cpu|y[13]~107_combout )) # (!\terminal|cpu|y[13]~112_combout  & ((\terminal|cpu|areg [13]))))) # (!\terminal|cpu|y[11]~66_combout  & 
// (((\terminal|cpu|y[13]~112_combout ))))

	.dataa(\terminal|cpu|y[13]~107_combout ),
	.datab(\terminal|cpu|areg [13]),
	.datac(\terminal|cpu|y[11]~66_combout ),
	.datad(\terminal|cpu|y[13]~112_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~113_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~113 .lut_mask = 16'hAFC0;
defparam \terminal|cpu|y[13]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|y[13]~114 (
// Equation(s):
// \terminal|cpu|y[13]~114_combout  = (\terminal|cpu|y[11]~76_combout  & ((\terminal|cpu|y[8]~61_combout ) # ((\terminal|cpu|y[11]~75_combout )))) # (!\terminal|cpu|y[11]~76_combout  & (((!\terminal|cpu|y[11]~75_combout  & \terminal|cpu|y[13]~113_combout 
// ))))

	.dataa(\terminal|cpu|y[11]~76_combout ),
	.datab(\terminal|cpu|y[8]~61_combout ),
	.datac(\terminal|cpu|y[11]~75_combout ),
	.datad(\terminal|cpu|y[13]~113_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~114_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~114 .lut_mask = 16'hADA8;
defparam \terminal|cpu|y[13]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|cpc[13]~feeder (
// Equation(s):
// \terminal|cpu|cpc[13]~feeder_combout  = \terminal|cpu|cpc[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[13]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[13]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \terminal|cpu|cpc[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[13]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[13] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|y[13]~115 (
// Equation(s):
// \terminal|cpu|y[13]~115_combout  = (\terminal|cpu|y[13]~114_combout  & (((\terminal|cpu|cpc [13])) # (!\terminal|cpu|y[11]~64_combout ))) # (!\terminal|cpu|y[13]~114_combout  & (\terminal|cpu|y[11]~64_combout  & (\terminal|cpu|br [4])))

	.dataa(\terminal|cpu|y[13]~114_combout ),
	.datab(\terminal|cpu|y[11]~64_combout ),
	.datac(\terminal|cpu|br [4]),
	.datad(\terminal|cpu|cpc [13]),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~115_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~115 .lut_mask = 16'hEA62;
defparam \terminal|cpu|y[13]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|y[13]~118 (
// Equation(s):
// \terminal|cpu|y[13]~118_combout  = (\terminal|cpu|y[15]~79_combout  & ((\terminal|cpu|y[13]~115_combout ) # ((\terminal|cpu|y[13]~117_combout  & \terminal|cpu|y[11]~63_combout )))) # (!\terminal|cpu|y[15]~79_combout  & (\terminal|cpu|y[13]~117_combout  & 
// ((\terminal|cpu|y[11]~63_combout ))))

	.dataa(\terminal|cpu|y[15]~79_combout ),
	.datab(\terminal|cpu|y[13]~117_combout ),
	.datac(\terminal|cpu|y[13]~115_combout ),
	.datad(\terminal|cpu|y[11]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[13]~118_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[13]~118 .lut_mask = 16'hECA0;
defparam \terminal|cpu|y[13]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_or[13]~14 (
// Equation(s):
// \terminal|cpu|alu_or[13]~14_combout  = (\terminal|cpu|y[13]~118_combout  & ((\terminal|cpu|alu_c~0_combout ))) # (!\terminal|cpu|y[13]~118_combout  & (!\terminal|cpu|alu_d~0_combout ))

	.dataa(\terminal|cpu|y[13]~118_combout ),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_c~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[13]~14 .lut_mask = 16'hBB11;
defparam \terminal|cpu|alu_or[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[13]~37 (
// Equation(s):
// \terminal|cpu|alu_cf[13]~37_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[13]~14_combout ) # (!\terminal|cpu|alu_or[13]~14_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[13]~14_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_inx[13]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[13]~37 .lut_mask = 16'h0A02;
defparam \terminal|cpu|alu_cf[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[13]~38 (
// Equation(s):
// \terminal|cpu|alu_cf[13]~38_combout  = (\terminal|cpu|alu_cf[13]~24_combout ) # ((\terminal|cpu|alu_cf[13]~37_combout  & \terminal|cpu|alu_cf[12]~36_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[13]~37_combout ),
	.datac(\terminal|cpu|alu_cf[13]~24_combout ),
	.datad(\terminal|cpu|alu_cf[12]~36_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[13]~38 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|alu_cf[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[14]~23 (
// Equation(s):
// \terminal|cpu|alu_cf[14]~23_combout  = (\terminal|cpu|alu_inx[14]~13_combout  & (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_g~0_combout  & !\terminal|cpu|alu_or[14]~13_combout )))

	.dataa(\terminal|cpu|alu_inx[14]~13_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_or[14]~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[14]~23 .lut_mask = 16'h0020;
defparam \terminal|cpu|alu_cf[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[14]~39 (
// Equation(s):
// \terminal|cpu|alu_cf[14]~39_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[14]~13_combout ) # (!\terminal|cpu|alu_or[14]~13_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|alu_inx[14]~13_combout ),
	.datad(\terminal|cpu|alu_or[14]~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[14]~39 .lut_mask = 16'h2022;
defparam \terminal|cpu|alu_cf[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[14]~40 (
// Equation(s):
// \terminal|cpu|alu_cf[14]~40_combout  = (\terminal|cpu|alu_cf[14]~23_combout ) # ((\terminal|cpu|alu_cf[13]~38_combout  & \terminal|cpu|alu_cf[14]~39_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[13]~38_combout ),
	.datac(\terminal|cpu|alu_cf[14]~23_combout ),
	.datad(\terminal|cpu|alu_cf[14]~39_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[14]~40 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|alu_cf[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[15]~22 (
// Equation(s):
// \terminal|cpu|alu_cf[15]~22_combout  = (\terminal|cpu|alu_inx[15]~12_combout  & (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_g~0_combout  & !\terminal|cpu|alu_or[15]~12_combout )))

	.dataa(\terminal|cpu|alu_inx[15]~12_combout ),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_or[15]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[15]~22 .lut_mask = 16'h0020;
defparam \terminal|cpu|alu_cf[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[15]~41 (
// Equation(s):
// \terminal|cpu|alu_cf[15]~41_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[15]~12_combout ) # (!\terminal|cpu|alu_or[15]~12_combout ))))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[15]~12_combout ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|alu_inx[15]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[15]~41 .lut_mask = 16'h0A02;
defparam \terminal|cpu|alu_cf[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[15]~42 (
// Equation(s):
// \terminal|cpu|alu_cf[15]~42_combout  = (\terminal|cpu|alu_cf[15]~22_combout ) # ((\terminal|cpu|alu_cf[14]~40_combout  & \terminal|cpu|alu_cf[15]~41_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[14]~40_combout ),
	.datac(\terminal|cpu|alu_cf[15]~22_combout ),
	.datad(\terminal|cpu|alu_cf[15]~41_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[15]~42 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|alu_cf[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \terminal|cpu|alu_cr[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_cf[15]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_cr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_cr[15] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_cr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|ea_mul (
// Equation(s):
// \terminal|cpu|ea_mul~combout  = (!\terminal|cpu|ireg [9] & (!\terminal|cpu|ireg [10] & \terminal|cpu|ea_nrdy~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mul~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mul .lut_mask = 16'h0300;
defparam \terminal|cpu|ea_mul .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \terminal|cpu|ea_f0r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ea_f [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f0r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f0r .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f0r .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \terminal|cpu|alu_cr[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|alu_cf[14]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_cr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_cr[14] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_cr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|xbo~0 (
// Equation(s):
// \terminal|cpu|xbo~0_combout  = (\terminal|cpu|ea_mul~combout  & (!\terminal|cpu|ea_f0r~q  & (\terminal|cpu|alu_cr [15] $ (\terminal|cpu|alu_cr [14]))))

	.dataa(\terminal|cpu|alu_cr [15]),
	.datab(\terminal|cpu|ea_mul~combout ),
	.datac(\terminal|cpu|ea_f0r~q ),
	.datad(\terminal|cpu|alu_cr [14]),
	.cin(gnd),
	.combout(\terminal|cpu|xbo~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|xbo~0 .lut_mask = 16'h0408;
defparam \terminal|cpu|xbo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|xbo[15]~1 (
// Equation(s):
// \terminal|cpu|xbo[15]~1_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [7]) # ((\terminal|cpu|alu_cr [15] & \terminal|cpu|xbo~0_combout )))) # (!\terminal|cpu|alu_xb~combout  & (((\terminal|cpu|alu_cr [15] & \terminal|cpu|xbo~0_combout 
// ))))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(\terminal|cpu|xb [7]),
	.datac(\terminal|cpu|alu_cr [15]),
	.datad(\terminal|cpu|xbo~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|xbo[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|xbo[15]~1 .lut_mask = 16'hF888;
defparam \terminal|cpu|xbo[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|xbo[15]~2 (
// Equation(s):
// \terminal|cpu|xbo[15]~2_combout  = (\terminal|cpu|xbo[15]~1_combout ) # ((!\terminal|cpu|alu_xb~combout  & (!\terminal|cpu|xbo~0_combout  & \terminal|cpu|xb [15])))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(\terminal|cpu|xbo~0_combout ),
	.datac(\terminal|cpu|xbo[15]~1_combout ),
	.datad(\terminal|cpu|xb [15]),
	.cin(gnd),
	.combout(\terminal|cpu|xbo[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|xbo[15]~2 .lut_mask = 16'hF1F0;
defparam \terminal|cpu|xbo[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|ear2[15]~1 (
// Equation(s):
// \terminal|cpu|ear2[15]~1_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|xbo[15]~2_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|ax~0_combout ),
	.datad(\terminal|cpu|xbo[15]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[15]~1 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|ear2[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \terminal|cpu|ear1[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ear1[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[15] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm14m~4 (
// Equation(s):
// \terminal|cpu|plm14m~4_combout  = ((\terminal|cpu|ear1 [15] & ((\terminal|cpu|tlz~q ) # (!\terminal|cpu|acc [15]))) # (!\terminal|cpu|ear1 [15] & ((\terminal|cpu|acc [15]) # (!\terminal|cpu|tlz~q )))) # (!\terminal|cpu|ea_f [1])

	.dataa(\terminal|cpu|ea_f [1]),
	.datab(\terminal|cpu|ear1 [15]),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|tlz~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~4 .lut_mask = 16'hFD7F;
defparam \terminal|cpu|plm14m~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm14m~7 (
// Equation(s):
// \terminal|cpu|plm14m~7_combout  = ((\terminal|cpu|plm14m~4_combout  & ((!\terminal|cpu|ea_f218~q ) # (!\terminal|cpu|ear2 [0])))) # (!\terminal|cpu|plm14m~0_combout )

	.dataa(\terminal|cpu|plm14m~4_combout ),
	.datab(\terminal|cpu|plm14m~0_combout ),
	.datac(\terminal|cpu|ear2 [0]),
	.datad(\terminal|cpu|ea_f218~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~7 .lut_mask = 16'h3BBB;
defparam \terminal|cpu|plm14m~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_c~0 (
// Equation(s):
// \terminal|cpu|alu_c~0_combout  = (\terminal|cpu|plm14m~7_combout  & ((\terminal|cpu|plm14m~8_combout  & (\terminal|cpu|plm13m~3_combout )) # (!\terminal|cpu|plm14m~8_combout  & ((\terminal|cpu|plm [17]))))) # (!\terminal|cpu|plm14m~7_combout  & 
// (((\terminal|cpu|plm [17]))))

	.dataa(\terminal|cpu|plm13m~3_combout ),
	.datab(\terminal|cpu|plm14m~7_combout ),
	.datac(\terminal|cpu|plm14m~8_combout ),
	.datad(\terminal|cpu|plm [17]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_c~0 .lut_mask = 16'hBF80;
defparam \terminal|cpu|alu_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|cpc[8]~feeder (
// Equation(s):
// \terminal|cpu|cpc[8]~feeder_combout  = \terminal|cpu|cpc[8]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[8]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[8]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \terminal|cpu|cpc[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[8]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[8] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|cpsw~10 (
// Equation(s):
// \terminal|cpu|cpsw~10_combout  = (\terminal|cpu|cpsw_wa~combout  & (((!\terminal|cpu|ax[12]~1_combout )) # (!\terminal|cpu|sxt_y~q ))) # (!\terminal|cpu|cpsw_wa~combout  & (((!\terminal|cpu|cpsw_stb~2_combout ))))

	.dataa(\terminal|cpu|sxt_y~q ),
	.datab(\terminal|cpu|cpsw_stb~2_combout ),
	.datac(\terminal|cpu|ax[12]~1_combout ),
	.datad(\terminal|cpu|cpsw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~10 .lut_mask = 16'h5F33;
defparam \terminal|cpu|cpsw~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|cpsw[8]~9 (
// Equation(s):
// \terminal|cpu|cpsw[8]~9_combout  = (\terminal|cpu|psw8_wa~combout  & (((\terminal|cpu|ear2[8]~8_combout )))) # (!\terminal|cpu|psw8_wa~combout  & ((\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|ear2[8]~8_combout )) # (!\terminal|cpu|cpsw_wa~combout  & 
// ((\terminal|cpu|psw [8])))))

	.dataa(\terminal|cpu|psw8_wa~combout ),
	.datab(\terminal|cpu|cpsw_wa~combout ),
	.datac(\terminal|cpu|ear2[8]~8_combout ),
	.datad(\terminal|cpu|psw [8]),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[8]~9 .lut_mask = 16'hF1E0;
defparam \terminal|cpu|cpsw[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|cpsw[8]~11 (
// Equation(s):
// \terminal|cpu|cpsw[8]~11_combout  = (\terminal|cpu|cpsw~10_combout  & ((\terminal|cpu|cpsw[8]~9_combout ))) # (!\terminal|cpu|cpsw~10_combout  & (\terminal|cpu|cpsw [8]))

	.dataa(gnd),
	.datab(\terminal|cpu|cpsw~10_combout ),
	.datac(\terminal|cpu|cpsw [8]),
	.datad(\terminal|cpu|cpsw[8]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[8]~11 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpsw[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \terminal|cpu|cpsw[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[8] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|y[8]~58 (
// Equation(s):
// \terminal|cpu|y[8]~58_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|br [0]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|cpsw [8]))))

	.dataa(\terminal|cpu|cpsw [8]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~58 .lut_mask = 16'h0E02;
defparam \terminal|cpu|y[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|y[8]~59 (
// Equation(s):
// \terminal|cpu|y[8]~59_combout  = (\terminal|cpu|plm_rn~2_combout  & ((\terminal|cpu|y[8]~58_combout ) # ((\terminal|cpu|cpc [8] & \terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|cpc [8]),
	.datab(\terminal|cpu|plm_rn~2_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|y[8]~58_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~59 .lut_mask = 16'hCC80;
defparam \terminal|cpu|y[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|y[8]~62 (
// Equation(s):
// \terminal|cpu|y[8]~62_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|y[8]~59_combout ) # ((\terminal|cpu|y[8]~61_combout  & !\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|y[8]~59_combout ),
	.datab(\terminal|cpu|plm [8]),
	.datac(\terminal|cpu|y[8]~61_combout ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~62 .lut_mask = 16'h88C8;
defparam \terminal|cpu|y[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux39~4 (
// Equation(s):
// \terminal|cpu|Mux39~4_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|plm [9]) # ((\terminal|cpu|r[4][8]~q )))) # (!\terminal|cpu|plm [10] & (!\terminal|cpu|plm [9] & ((\terminal|cpu|r[0][8]~q ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[4][8]~q ),
	.datad(\terminal|cpu|r[0][8]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~4 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux39~5 (
// Equation(s):
// \terminal|cpu|Mux39~5_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux39~4_combout  & ((\terminal|cpu|psw [8]))) # (!\terminal|cpu|Mux39~4_combout  & (\terminal|cpu|ear1 [8])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux39~4_combout ))))

	.dataa(\terminal|cpu|ear1 [8]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|psw [8]),
	.datad(\terminal|cpu|Mux39~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~5 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux39~2 (
// Equation(s):
// \terminal|cpu|Mux39~2_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|plm [10])) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[5][8]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[1][8]~q ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[1][8]~q ),
	.datad(\terminal|cpu|r[5][8]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~2 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux39~3 (
// Equation(s):
// \terminal|cpu|Mux39~3_combout  = (\terminal|cpu|Mux39~2_combout  & (((\terminal|cpu|acc [8])) # (!\terminal|cpu|plm [9]))) # (!\terminal|cpu|Mux39~2_combout  & (\terminal|cpu|plm [9] & ((\terminal|cpu|ear2 [8]))))

	.dataa(\terminal|cpu|Mux39~2_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|acc [8]),
	.datad(\terminal|cpu|ear2 [8]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~3 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux39~6 (
// Equation(s):
// \terminal|cpu|Mux39~6_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|Mux39~3_combout ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|Mux39~5_combout ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux39~5_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux39~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~6 .lut_mask = 16'hF4A4;
defparam \terminal|cpu|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux39~7 (
// Equation(s):
// \terminal|cpu|Mux39~7_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|pc1 [8]))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[3][8]~q ))))

	.dataa(\terminal|cpu|r[3][8]~q ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|pc1 [8]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~7 .lut_mask = 16'hFC22;
defparam \terminal|cpu|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux39~8 (
// Equation(s):
// \terminal|cpu|Mux39~8_combout  = (\terminal|cpu|Mux39~7_combout  & (((\terminal|cpu|qreg [8])) # (!\terminal|cpu|plm [9]))) # (!\terminal|cpu|Mux39~7_combout  & (\terminal|cpu|plm [9] & ((\terminal|cpu|sreg [8]))))

	.dataa(\terminal|cpu|Mux39~7_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|qreg [8]),
	.datad(\terminal|cpu|sreg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~8 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \terminal|cpu|areg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[8]~10_combout ),
	.asdata(\terminal|cpu|ear2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[8] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux39~0 (
// Equation(s):
// \terminal|cpu|Mux39~0_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & (\terminal|cpu|r[6][8]~q )) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|r[2][8]~q )))))

	.dataa(\terminal|cpu|r[6][8]~q ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[2][8]~q ),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~0 .lut_mask = 16'h00B8;
defparam \terminal|cpu|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux39~1 (
// Equation(s):
// \terminal|cpu|Mux39~1_combout  = (\terminal|cpu|Mux39~0_combout ) # ((\terminal|cpu|plm [10] & (\terminal|cpu|plm [9] & \terminal|cpu|areg [8])))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|areg [8]),
	.datad(\terminal|cpu|Mux39~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~1 .lut_mask = 16'hFF80;
defparam \terminal|cpu|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux39~9 (
// Equation(s):
// \terminal|cpu|Mux39~9_combout  = (\terminal|cpu|Mux39~6_combout  & ((\terminal|cpu|Mux39~8_combout ) # ((!\terminal|cpu|plm [11])))) # (!\terminal|cpu|Mux39~6_combout  & (((\terminal|cpu|plm [11] & \terminal|cpu|Mux39~1_combout ))))

	.dataa(\terminal|cpu|Mux39~6_combout ),
	.datab(\terminal|cpu|Mux39~8_combout ),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|Mux39~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux39~9 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|y[8]~57 (
// Equation(s):
// \terminal|cpu|y[8]~57_combout  = (\terminal|cpu|Mux39~9_combout  & !\terminal|cpu|plm [8])

	.dataa(\terminal|cpu|Mux39~9_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|y[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[8]~57 .lut_mask = 16'h0A0A;
defparam \terminal|cpu|y[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_or[8]~10 (
// Equation(s):
// \terminal|cpu|alu_or[8]~10_combout  = (\terminal|cpu|y[8]~62_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[8]~62_combout  & ((\terminal|cpu|y[8]~57_combout  & (\terminal|cpu|alu_c~0_combout )) # (!\terminal|cpu|y[8]~57_combout  & 
// ((!\terminal|cpu|alu_d~0_combout )))))

	.dataa(\terminal|cpu|alu_c~0_combout ),
	.datab(\terminal|cpu|alu_d~0_combout ),
	.datac(\terminal|cpu|y[8]~62_combout ),
	.datad(\terminal|cpu|y[8]~57_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[8]~10 .lut_mask = 16'hAAA3;
defparam \terminal|cpu|alu_or[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_af[8]~1 (
// Equation(s):
// \terminal|cpu|alu_af[8]~1_combout  = (\terminal|cpu|alu_or[8]~10_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[8]~10_combout )))) # (!\terminal|cpu|alu_or[8]~10_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # 
// (!\terminal|cpu|alu_inx[8]~10_combout )))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_or[8]~10_combout ),
	.datad(\terminal|cpu|alu_inx[8]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[8]~1 .lut_mask = 16'h5605;
defparam \terminal|cpu|alu_af[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_af[8] (
// Equation(s):
// \terminal|cpu|alu_af [8] = \terminal|cpu|alu_af[8]~1_combout  $ (\terminal|cpu|alu_cf[7]~19_combout )

	.dataa(\terminal|cpu|alu_af[8]~1_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|alu_cf[7]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [8]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[8] .lut_mask = 16'h5A5A;
defparam \terminal|cpu|alu_af[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[7]~12 (
// Equation(s):
// \terminal|cpu|alu_sh[7]~12_combout  = (\terminal|cpu|lshift~1_combout  & ((\terminal|cpu|plm1m~combout  & (\terminal|cpu|alu_sh~11_combout )) # (!\terminal|cpu|plm1m~combout  & ((\terminal|cpu|alu_af [8])))))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_sh~11_combout ),
	.datac(\terminal|cpu|plm1m~combout ),
	.datad(\terminal|cpu|alu_af [8]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[7]~12 .lut_mask = 16'h8A80;
defparam \terminal|cpu|alu_sh[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cyclone10lp_lcell_comb \terminal|cpu|sh_ci2~0 (
// Equation(s):
// \terminal|cpu|sh_ci2~0_combout  = (\terminal|cpu|lshift~1_combout  & !\terminal|cpu|plm18m~combout )

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm18m~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|sh_ci2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sh_ci2~0 .lut_mask = 16'h0A0A;
defparam \terminal|cpu|sh_ci2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[7]~13 (
// Equation(s):
// \terminal|cpu|alu_sh[7]~13_combout  = (\terminal|cpu|alu_af [7] & ((\terminal|cpu|sf_xchg~0_combout ) # ((\terminal|cpu|sh_ci2~0_combout  & \terminal|cpu|plm1m~combout ))))

	.dataa(\terminal|cpu|sf_xchg~0_combout ),
	.datab(\terminal|cpu|sh_ci2~0_combout ),
	.datac(\terminal|cpu|plm1m~combout ),
	.datad(\terminal|cpu|alu_af [7]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[7]~13 .lut_mask = 16'hEA00;
defparam \terminal|cpu|alu_sh[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[7]~14 (
// Equation(s):
// \terminal|cpu|alu_sh[7]~14_combout  = (\terminal|cpu|alu_sh[7]~12_combout ) # ((\terminal|cpu|alu_sh[7]~13_combout ) # ((\terminal|cpu|lshift~0_combout  & \terminal|cpu|alu_af [6])))

	.dataa(\terminal|cpu|alu_sh[7]~12_combout ),
	.datab(\terminal|cpu|alu_sh[7]~13_combout ),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_af [6]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[7]~14 .lut_mask = 16'hFEEE;
defparam \terminal|cpu|alu_sh[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N29
dffeas \terminal|cpu|xb[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[7] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|psw[3]~2 (
// Equation(s):
// \terminal|cpu|psw[3]~2_combout  = (\terminal|cpu|sf_byte~q  & ((\terminal|cpu|xb [7]))) # (!\terminal|cpu|sf_byte~q  & (\terminal|cpu|xb [15]))

	.dataa(\terminal|cpu|xb [15]),
	.datab(\terminal|cpu|sf_byte~q ),
	.datac(gnd),
	.datad(\terminal|cpu|xb [7]),
	.cin(gnd),
	.combout(\terminal|cpu|psw[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[3]~2 .lut_mask = 16'hEE22;
defparam \terminal|cpu|psw[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|psw[3]~feeder (
// Equation(s):
// \terminal|cpu|psw[3]~feeder_combout  = \terminal|cpu|psw[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|psw[3]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|psw[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|psw[1]~3 (
// Equation(s):
// \terminal|cpu|psw[1]~3_combout  = (\terminal|cpu|alu_st [1] & ((\terminal|cpu|Equal22~1_combout ) # (!\terminal|cpu|plm [25])))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [25]),
	.datad(\terminal|cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[1]~3 .lut_mask = 16'hAA0A;
defparam \terminal|cpu|psw[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \terminal|cpu|psw[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[3]~feeder_combout ),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|psw_wa~combout ),
	.ena(\terminal|cpu|psw[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[3] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux44~10 (
// Equation(s):
// \terminal|cpu|Mux44~10_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|psw [3]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|ireg [2]))))

	.dataa(\terminal|cpu|ireg [2]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~10 .lut_mask = 16'hF2C2;
defparam \terminal|cpu|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux44~12 (
// Equation(s):
// \terminal|cpu|Mux44~12_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|Mux44~11_combout )) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|Mux44~11_combout  & (\terminal|cpu|vmux [3] & !\terminal|cpu|Mux44~10_combout )) # (!\terminal|cpu|Mux44~11_combout 
//  & ((\terminal|cpu|Mux44~10_combout )))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux44~11_combout ),
	.datac(\terminal|cpu|vmux [3]),
	.datad(\terminal|cpu|Mux44~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~12 .lut_mask = 16'h99C8;
defparam \terminal|cpu|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|psw_rc~7 (
// Equation(s):
// \terminal|cpu|psw_rc~7_combout  = (\terminal|cpu|alu_st [1] & (!\terminal|cpu|plm [25] & !\terminal|cpu|Equal22~1_combout ))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [25]),
	.datad(\terminal|cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc~7 .lut_mask = 16'h000A;
defparam \terminal|cpu|psw_rc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|psw_rc[3]~4 (
// Equation(s):
// \terminal|cpu|psw_rc[3]~4_combout  = (\terminal|cpu|psw_rc~7_combout  & ((\terminal|cpu|psw[3]~2_combout ) # ((\terminal|cpu|ear2[3]~3_combout  & \terminal|cpu|psw_wa~combout )))) # (!\terminal|cpu|psw_rc~7_combout  & (\terminal|cpu|ear2[3]~3_combout  & 
// (\terminal|cpu|psw_wa~combout )))

	.dataa(\terminal|cpu|psw_rc~7_combout ),
	.datab(\terminal|cpu|ear2[3]~3_combout ),
	.datac(\terminal|cpu|psw_wa~combout ),
	.datad(\terminal|cpu|psw[3]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc[3]~4 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|psw_rc[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|psw_rc[3]~5 (
// Equation(s):
// \terminal|cpu|psw_rc[3]~5_combout  = (\terminal|cpu|psw_rc[3]~4_combout ) # ((!\terminal|cpu|psw[1]~3_combout  & \terminal|cpu|psw [3]))

	.dataa(gnd),
	.datab(\terminal|cpu|psw[1]~3_combout ),
	.datac(\terminal|cpu|psw [3]),
	.datad(\terminal|cpu|psw_rc[3]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc[3]~5 .lut_mask = 16'hFF30;
defparam \terminal|cpu|psw_rc[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|cpsw~7 (
// Equation(s):
// \terminal|cpu|cpsw~7_combout  = (\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|ear2[3]~3_combout )) # (!\terminal|cpu|cpsw_wa~combout  & ((\terminal|cpu|psw_rc[3]~5_combout )))

	.dataa(\terminal|cpu|ear2[3]~3_combout ),
	.datab(\terminal|cpu|cpsw_wa~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|psw_rc[3]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~7 .lut_mask = 16'hBB88;
defparam \terminal|cpu|cpsw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \terminal|cpu|cpsw[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[3] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux44~2 (
// Equation(s):
// \terminal|cpu|Mux44~2_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|plm [12] & (\terminal|cpu|ireg [2])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|ireg [3])))))

	.dataa(\terminal|cpu|ireg [2]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|ireg [3]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~2 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux44~3 (
// Equation(s):
// \terminal|cpu|Mux44~3_combout  = (\terminal|cpu|Mux44~2_combout  & (((\terminal|cpu|breg [3]) # (!\terminal|cpu|plm [10])))) # (!\terminal|cpu|Mux44~2_combout  & (\terminal|cpu|cpsw [3] & (\terminal|cpu|plm [10])))

	.dataa(\terminal|cpu|cpsw [3]),
	.datab(\terminal|cpu|Mux44~2_combout ),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|breg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~3 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux44~14 (
// Equation(s):
// \terminal|cpu|Mux44~14_combout  = (\terminal|cpu|Mux44~3_combout  & (\terminal|cpu|plm [10] $ (!\terminal|cpu|plm [11])))

	.dataa(\terminal|cpu|plm [10]),
	.datab(gnd),
	.datac(\terminal|cpu|Mux44~3_combout ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~14 .lut_mask = 16'hA050;
defparam \terminal|cpu|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux47~23 (
// Equation(s):
// \terminal|cpu|Mux47~23_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|qreg [3]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|areg [3]))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|areg [3]),
	.datad(\terminal|cpu|qreg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~23 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux47~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \terminal|cpu|ear1[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux44~4 (
// Equation(s):
// \terminal|cpu|Mux44~4_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|ear2 [3]) # ((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [12] & (((\terminal|cpu|ear1 [3] & !\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|ear2 [3]),
	.datac(\terminal|cpu|ear1 [3]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~4 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \terminal|cpu|sreg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[3] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux44~5 (
// Equation(s):
// \terminal|cpu|Mux44~5_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|plm [11])))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|Mux44~4_combout  & ((\terminal|cpu|sreg [3]) # (!\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|Mux44~4_combout ),
	.datab(\terminal|cpu|plm [11]),
	.datac(\terminal|cpu|sreg [3]),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~5 .lut_mask = 16'hCCA2;
defparam \terminal|cpu|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux47~22 (
// Equation(s):
// \terminal|cpu|Mux47~22_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|acc [3])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|psw [3])))

	.dataa(gnd),
	.datab(\terminal|cpu|acc [3]),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~22 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|Mux47~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux44~6 (
// Equation(s):
// \terminal|cpu|Mux44~6_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|Mux44~5_combout  & (\terminal|cpu|Mux47~23_combout )) # (!\terminal|cpu|Mux44~5_combout  & ((\terminal|cpu|Mux47~22_combout ))))) # (!\terminal|cpu|plm [10] & 
// (((\terminal|cpu|Mux44~5_combout ))))

	.dataa(\terminal|cpu|Mux47~23_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux44~5_combout ),
	.datad(\terminal|cpu|Mux47~22_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~6 .lut_mask = 16'hBCB0;
defparam \terminal|cpu|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \terminal|cpu|r[4][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|r[5][3]~feeder (
// Equation(s):
// \terminal|cpu|r[5][3]~feeder_combout  = \terminal|cpu|ear2[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[3]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[5][3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|r[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \terminal|cpu|r[5][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|r[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux47~24 (
// Equation(s):
// \terminal|cpu|Mux47~24_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|r[5][3]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[4][3]~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|r[4][3]~q ),
	.datad(\terminal|cpu|r[5][3]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~24 .lut_mask = 16'hFC30;
defparam \terminal|cpu|Mux47~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|r[1][3]~feeder (
// Equation(s):
// \terminal|cpu|r[1][3]~feeder_combout  = \terminal|cpu|ear2[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[3]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|r[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|r[1][3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|r[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \terminal|cpu|r[1][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|r[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \terminal|cpu|r[0][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux47~26 (
// Equation(s):
// \terminal|cpu|Mux47~26_combout  = (\terminal|cpu|plm [12] & (\terminal|cpu|r[1][3]~q )) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|r[0][3]~q )))

	.dataa(\terminal|cpu|plm [12]),
	.datab(\terminal|cpu|r[1][3]~q ),
	.datac(\terminal|cpu|r[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~26 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|Mux47~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \terminal|cpu|r[2][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \terminal|cpu|r[3][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux47~25 (
// Equation(s):
// \terminal|cpu|Mux47~25_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|r[3][3]~q ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[2][3]~q ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|r[2][3]~q ),
	.datad(\terminal|cpu|r[3][3]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~25 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux47~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux44~7 (
// Equation(s):
// \terminal|cpu|Mux44~7_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [10]) # ((\terminal|cpu|Mux47~25_combout )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [10] & (\terminal|cpu|Mux47~26_combout )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux47~26_combout ),
	.datad(\terminal|cpu|Mux47~25_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~7 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \terminal|cpu|r[6][3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][3] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux47~27 (
// Equation(s):
// \terminal|cpu|Mux47~27_combout  = (\terminal|cpu|plm [12] & ((\terminal|cpu|pc1 [3]))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|r[6][3]~q ))

	.dataa(\terminal|cpu|plm [12]),
	.datab(gnd),
	.datac(\terminal|cpu|r[6][3]~q ),
	.datad(\terminal|cpu|pc1 [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux47~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux47~27 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux47~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux44~8 (
// Equation(s):
// \terminal|cpu|Mux44~8_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|Mux44~7_combout  & ((\terminal|cpu|Mux47~27_combout ))) # (!\terminal|cpu|Mux44~7_combout  & (\terminal|cpu|Mux47~24_combout )))) # (!\terminal|cpu|plm [10] & 
// (((\terminal|cpu|Mux44~7_combout ))))

	.dataa(\terminal|cpu|Mux47~24_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux44~7_combout ),
	.datad(\terminal|cpu|Mux47~27_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~8 .lut_mask = 16'hF838;
defparam \terminal|cpu|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux44~9 (
// Equation(s):
// \terminal|cpu|Mux44~9_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux44~6_combout ) # ((\terminal|cpu|plm [8])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux44~8_combout  & !\terminal|cpu|plm [8]))))

	.dataa(\terminal|cpu|Mux44~6_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|Mux44~8_combout ),
	.datad(\terminal|cpu|plm [8]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~9 .lut_mask = 16'hCCB8;
defparam \terminal|cpu|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux44~13 (
// Equation(s):
// \terminal|cpu|Mux44~13_combout  = (\terminal|cpu|plm [8] & ((\terminal|cpu|Mux44~9_combout  & (\terminal|cpu|Mux44~12_combout )) # (!\terminal|cpu|Mux44~9_combout  & ((\terminal|cpu|Mux44~14_combout ))))) # (!\terminal|cpu|plm [8] & 
// (((\terminal|cpu|Mux44~9_combout ))))

	.dataa(\terminal|cpu|plm [8]),
	.datab(\terminal|cpu|Mux44~12_combout ),
	.datac(\terminal|cpu|Mux44~14_combout ),
	.datad(\terminal|cpu|Mux44~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux44~13 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_or[3]~7 (
// Equation(s):
// \terminal|cpu|alu_or[3]~7_combout  = (\terminal|cpu|plm14m~6_combout  & (((\terminal|cpu|plm13m~3_combout )) # (!\terminal|cpu|Mux44~13_combout ))) # (!\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|Mux44~13_combout  $ ((!\terminal|cpu|plm [17]))))

	.dataa(\terminal|cpu|Mux44~13_combout ),
	.datab(\terminal|cpu|plm [17]),
	.datac(\terminal|cpu|plm13m~3_combout ),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[3]~7 .lut_mask = 16'hF599;
defparam \terminal|cpu|alu_or[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_af[3]~11 (
// Equation(s):
// \terminal|cpu|alu_af[3]~11_combout  = (\terminal|cpu|alu_or[3]~7_combout  & (((\terminal|cpu|alu_inx[3]~8_combout  & !\terminal|cpu|plm [15])))) # (!\terminal|cpu|alu_or[3]~7_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # 
// (!\terminal|cpu|alu_inx[3]~8_combout )))))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|alu_or[3]~7_combout ),
	.datac(\terminal|cpu|alu_inx[3]~8_combout ),
	.datad(\terminal|cpu|plm [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[3]~11 .lut_mask = 16'h10E3;
defparam \terminal|cpu|alu_af[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \terminal|cpu|pc1[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[1] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \terminal|cpu|pc2[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|cpc~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[1] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|cpc~31 (
// Equation(s):
// \terminal|cpu|cpc~31_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|psw[1]~0_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [1])))

	.dataa(\terminal|cpu|pc2_wa~1_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|psw[1]~0_combout ),
	.datad(\terminal|cpu|pc2 [1]),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~31 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|cpc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|cpc[1]~11 (
// Equation(s):
// \terminal|cpu|cpc[1]~11_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~31_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [1]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [1]),
	.datad(\terminal|cpu|cpc~31_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[1]~11 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|cpc[1]~feeder (
// Equation(s):
// \terminal|cpu|cpc[1]~feeder_combout  = \terminal|cpu|cpc[1]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[1]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \terminal|cpu|cpc[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[1]~feeder_combout ),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[1] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux14~4 (
// Equation(s):
// \terminal|cpu|Mux14~4_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|cpc [1])))) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|Mux47~4_combout ) # ((\terminal|cpu|Mux47~3_combout ))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|Mux47~4_combout ),
	.datac(\terminal|cpu|cpc [1]),
	.datad(\terminal|cpu|Mux47~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~4 .lut_mask = 16'hF5E4;
defparam \terminal|cpu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux14~2 (
// Equation(s):
// \terminal|cpu|Mux14~2_combout  = (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & (\terminal|cpu|ireg [0])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|ireg [1])))))

	.dataa(\terminal|cpu|ireg [0]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~2 .lut_mask = 16'h00B8;
defparam \terminal|cpu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux14~1 (
// Equation(s):
// \terminal|cpu|Mux14~1_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|Mux47~0_combout ) # ((\terminal|cpu|plm [30] & !\terminal|cpu|dc_fb~q ))))

	.dataa(\terminal|cpu|Mux47~0_combout ),
	.datab(\terminal|cpu|plm [30]),
	.datac(\terminal|cpu|dc_fb~q ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~1 .lut_mask = 16'hAE00;
defparam \terminal|cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|psw[1]~feeder (
// Equation(s):
// \terminal|cpu|psw[1]~feeder_combout  = \terminal|cpu|psw[1]~0_combout 

	.dataa(gnd),
	.datab(\terminal|cpu|psw[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|psw[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[1]~feeder .lut_mask = 16'hCCCC;
defparam \terminal|cpu|psw[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \terminal|cpu|sf_dir (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sf_xchg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_dir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_dir .is_wysiwyg = "true";
defparam \terminal|cpu|sf_dir .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N31
dffeas \terminal|cpu|alu_cr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_cf[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_cr[7] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_cr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|cond_c0~2 (
// Equation(s):
// \terminal|cpu|cond_c0~2_combout  = (\terminal|cpu|alu_cr [15]) # ((\terminal|cpu|ea_nrdy~q  & !\terminal|cpu|ireg [10]))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_nrdy~q ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|alu_cr [15]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c0~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c0~2 .lut_mask = 16'hFF0C;
defparam \terminal|cpu|cond_c0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|cond_c0~3 (
// Equation(s):
// \terminal|cpu|cond_c0~3_combout  = (\terminal|cpu|sf_byte~q  & (\terminal|cpu|alu_cr [7])) # (!\terminal|cpu|sf_byte~q  & ((\terminal|cpu|cond_c0~2_combout )))

	.dataa(\terminal|cpu|sf_byte~q ),
	.datab(\terminal|cpu|alu_cr [7]),
	.datac(gnd),
	.datad(\terminal|cpu|cond_c0~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c0~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c0~3 .lut_mask = 16'hDD88;
defparam \terminal|cpu|cond_c0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \terminal|cpu|sf_lr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|lshift~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_lr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_lr .is_wysiwyg = "true";
defparam \terminal|cpu|sf_lr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_af[15] (
// Equation(s):
// \terminal|cpu|alu_af [15] = \terminal|cpu|alu_af[15]~5_combout  $ (((\terminal|cpu|alu_cf[14]~23_combout ) # ((\terminal|cpu|alu_cf[13]~38_combout  & \terminal|cpu|alu_cf[14]~39_combout ))))

	.dataa(\terminal|cpu|alu_af[15]~5_combout ),
	.datab(\terminal|cpu|alu_cf[13]~38_combout ),
	.datac(\terminal|cpu|alu_cf[14]~23_combout ),
	.datad(\terminal|cpu|alu_cf[14]~39_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [15]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[15] .lut_mask = 16'h565A;
defparam \terminal|cpu|alu_af[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \terminal|cpu|alu_fr[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_af [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_fr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_fr[15] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_fr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N21
dffeas \terminal|cpu|alu_fr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_af [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_fr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_fr[7] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_fr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|cond_c0~1 (
// Equation(s):
// \terminal|cpu|cond_c0~1_combout  = (\terminal|cpu|sf_lr~q  & ((\terminal|cpu|sf_byte~q  & ((!\terminal|cpu|alu_fr [7]))) # (!\terminal|cpu|sf_byte~q  & (!\terminal|cpu|alu_fr [15]))))

	.dataa(\terminal|cpu|sf_lr~q ),
	.datab(\terminal|cpu|sf_byte~q ),
	.datac(\terminal|cpu|alu_fr [15]),
	.datad(\terminal|cpu|alu_fr [7]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c0~1 .lut_mask = 16'h028A;
defparam \terminal|cpu|cond_c0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \terminal|cpu|alu_fr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_af [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_fr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_fr[0] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_fr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|ea_shr2~0 (
// Equation(s):
// \terminal|cpu|ea_shr2~0_combout  = (\terminal|cpu|ireg [10] & (\terminal|cpu|acc [5] & (\terminal|cpu|ireg [9] & \terminal|cpu|ea_nrdy~q )))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|acc [5]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_shr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_shr2~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|ea_shr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \terminal|cpu|sf_rr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|lshift~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_rr .is_wysiwyg = "true";
defparam \terminal|cpu|sf_rr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|cond_c0~0 (
// Equation(s):
// \terminal|cpu|cond_c0~0_combout  = (\terminal|cpu|alu_fr [0]) # ((\terminal|cpu|ea_shr2~0_combout ) # (!\terminal|cpu|sf_rr~q ))

	.dataa(\terminal|cpu|alu_fr [0]),
	.datab(\terminal|cpu|ea_shr2~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|sf_rr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c0~0 .lut_mask = 16'hEEFF;
defparam \terminal|cpu|cond_c0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|cond_c0~4 (
// Equation(s):
// \terminal|cpu|cond_c0~4_combout  = (!\terminal|cpu|cond_c0~1_combout  & (\terminal|cpu|cond_c0~0_combout  & ((\terminal|cpu|cond_c0~3_combout ) # (!\terminal|cpu|sf_dir~q ))))

	.dataa(\terminal|cpu|sf_dir~q ),
	.datab(\terminal|cpu|cond_c0~3_combout ),
	.datac(\terminal|cpu|cond_c0~1_combout ),
	.datad(\terminal|cpu|cond_c0~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c0~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c0~4 .lut_mask = 16'h0D00;
defparam \terminal|cpu|cond_c0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|cond_v~4 (
// Equation(s):
// \terminal|cpu|cond_v~4_combout  = (!\terminal|cpu|sf_dir~q  & (\terminal|cpu|psw[3]~2_combout  $ (\terminal|cpu|cond_c0~4_combout )))

	.dataa(\terminal|cpu|sf_dir~q ),
	.datab(gnd),
	.datac(\terminal|cpu|psw[3]~2_combout ),
	.datad(\terminal|cpu|cond_c0~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~4 .lut_mask = 16'h0550;
defparam \terminal|cpu|cond_v~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \terminal|cpu|ea_1tm (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ea_1tc~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_1tm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_1tm .is_wysiwyg = "true";
defparam \terminal|cpu|ea_1tm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|Equal14~0 (
// Equation(s):
// \terminal|cpu|Equal14~0_combout  = (!\terminal|cpu|xb [1] & (!\terminal|cpu|xb [2] & (!\terminal|cpu|xb [0] & !\terminal|cpu|xb [3])))

	.dataa(\terminal|cpu|xb [1]),
	.datab(\terminal|cpu|xb [2]),
	.datac(\terminal|cpu|xb [0]),
	.datad(\terminal|cpu|xb [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal14~0 .lut_mask = 16'h0001;
defparam \terminal|cpu|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|Equal14~1 (
// Equation(s):
// \terminal|cpu|Equal14~1_combout  = (!\terminal|cpu|xb [5] & (!\terminal|cpu|xb [6] & (!\terminal|cpu|xb [7] & !\terminal|cpu|xb [4])))

	.dataa(\terminal|cpu|xb [5]),
	.datab(\terminal|cpu|xb [6]),
	.datac(\terminal|cpu|xb [7]),
	.datad(\terminal|cpu|xb [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal14~1 .lut_mask = 16'h0001;
defparam \terminal|cpu|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|Equal14~2 (
// Equation(s):
// \terminal|cpu|Equal14~2_combout  = (\terminal|cpu|Equal14~0_combout  & \terminal|cpu|Equal14~1_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|Equal14~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Equal14~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal14~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal14~2 .lut_mask = 16'hCC00;
defparam \terminal|cpu|Equal14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[10]~26 (
// Equation(s):
// \terminal|cpu|alu_sh[10]~26_combout  = (\terminal|cpu|lshift~0_combout  & ((\terminal|cpu|alu_af [9]) # ((\terminal|cpu|alu_af [10] & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|lshift~0_combout  & (\terminal|cpu|alu_af [10] & 
// ((\terminal|cpu|sf_xchg~0_combout ))))

	.dataa(\terminal|cpu|lshift~0_combout ),
	.datab(\terminal|cpu|alu_af [10]),
	.datac(\terminal|cpu|alu_af [9]),
	.datad(\terminal|cpu|sf_xchg~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[10]~26 .lut_mask = 16'hECA0;
defparam \terminal|cpu|alu_sh[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[10] (
// Equation(s):
// \terminal|cpu|alu_sh [10] = (\terminal|cpu|alu_sh[10]~26_combout ) # ((\terminal|cpu|lshift~1_combout  & (\terminal|cpu|alu_cf[10]~31_combout  $ (\terminal|cpu|alu_af[11]~14_combout ))))

	.dataa(\terminal|cpu|alu_sh[10]~26_combout ),
	.datab(\terminal|cpu|alu_cf[10]~31_combout ),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_af[11]~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [10]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[10] .lut_mask = 16'hBAEA;
defparam \terminal|cpu|alu_sh[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N1
dffeas \terminal|cpu|xb[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[10] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|Equal15~0 (
// Equation(s):
// \terminal|cpu|Equal15~0_combout  = (!\terminal|cpu|xb [8] & (!\terminal|cpu|xb [10] & (!\terminal|cpu|xb [9] & !\terminal|cpu|xb [11])))

	.dataa(\terminal|cpu|xb [8]),
	.datab(\terminal|cpu|xb [10]),
	.datac(\terminal|cpu|xb [9]),
	.datad(\terminal|cpu|xb [11]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal15~0 .lut_mask = 16'h0001;
defparam \terminal|cpu|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|Equal15~1 (
// Equation(s):
// \terminal|cpu|Equal15~1_combout  = (!\terminal|cpu|xb [15] & (!\terminal|cpu|xb [13] & (!\terminal|cpu|xb [14] & !\terminal|cpu|xb [12])))

	.dataa(\terminal|cpu|xb [15]),
	.datab(\terminal|cpu|xb [13]),
	.datac(\terminal|cpu|xb [14]),
	.datad(\terminal|cpu|xb [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal15~1 .lut_mask = 16'h0001;
defparam \terminal|cpu|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|Equal15~2 (
// Equation(s):
// \terminal|cpu|Equal15~2_combout  = (\terminal|cpu|Equal15~0_combout  & \terminal|cpu|Equal15~1_combout )

	.dataa(\terminal|cpu|Equal15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|Equal15~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal15~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal15~2 .lut_mask = 16'hAA00;
defparam \terminal|cpu|Equal15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|cond_z~3 (
// Equation(s):
// \terminal|cpu|cond_z~3_combout  = (!\terminal|cpu|ea22 [15] & (!\terminal|cpu|ea22 [12] & (!\terminal|cpu|ea22 [13] & !\terminal|cpu|ea22 [14])))

	.dataa(\terminal|cpu|ea22 [15]),
	.datab(\terminal|cpu|ea22 [12]),
	.datac(\terminal|cpu|ea22 [13]),
	.datad(\terminal|cpu|ea22 [14]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~3 .lut_mask = 16'h0001;
defparam \terminal|cpu|cond_z~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|cond_z~1 (
// Equation(s):
// \terminal|cpu|cond_z~1_combout  = (!\terminal|cpu|ea22 [4] & (!\terminal|cpu|ea22 [5] & (!\terminal|cpu|ea22 [7] & !\terminal|cpu|ea22 [6])))

	.dataa(\terminal|cpu|ea22 [4]),
	.datab(\terminal|cpu|ea22 [5]),
	.datac(\terminal|cpu|ea22 [7]),
	.datad(\terminal|cpu|ea22 [6]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~1 .lut_mask = 16'h0001;
defparam \terminal|cpu|cond_z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|cond_z~0 (
// Equation(s):
// \terminal|cpu|cond_z~0_combout  = (!\terminal|cpu|ea22 [3] & (!\terminal|cpu|ea22 [0] & (!\terminal|cpu|ea22 [2] & !\terminal|cpu|ea22 [1])))

	.dataa(\terminal|cpu|ea22 [3]),
	.datab(\terminal|cpu|ea22 [0]),
	.datac(\terminal|cpu|ea22 [2]),
	.datad(\terminal|cpu|ea22 [1]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~0 .lut_mask = 16'h0001;
defparam \terminal|cpu|cond_z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|cond_z~2 (
// Equation(s):
// \terminal|cpu|cond_z~2_combout  = (!\terminal|cpu|ea22 [10] & (!\terminal|cpu|ea22 [11] & (!\terminal|cpu|ea22 [8] & !\terminal|cpu|ea22 [9])))

	.dataa(\terminal|cpu|ea22 [10]),
	.datab(\terminal|cpu|ea22 [11]),
	.datac(\terminal|cpu|ea22 [8]),
	.datad(\terminal|cpu|ea22 [9]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~2 .lut_mask = 16'h0001;
defparam \terminal|cpu|cond_z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|cond_z~4 (
// Equation(s):
// \terminal|cpu|cond_z~4_combout  = (\terminal|cpu|cond_z~3_combout  & (\terminal|cpu|cond_z~1_combout  & (\terminal|cpu|cond_z~0_combout  & \terminal|cpu|cond_z~2_combout )))

	.dataa(\terminal|cpu|cond_z~3_combout ),
	.datab(\terminal|cpu|cond_z~1_combout ),
	.datac(\terminal|cpu|cond_z~0_combout ),
	.datad(\terminal|cpu|cond_z~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~4 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_z~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|cond_z~5 (
// Equation(s):
// \terminal|cpu|cond_z~5_combout  = (\terminal|cpu|ireg [9] $ (\terminal|cpu|ireg [10])) # (!\terminal|cpu|ea_nrdy~q )

	.dataa(\terminal|cpu|ireg [9]),
	.datab(\terminal|cpu|ea_nrdy~q ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~5 .lut_mask = 16'h7B7B;
defparam \terminal|cpu|cond_z~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|cond_z~6 (
// Equation(s):
// \terminal|cpu|cond_z~6_combout  = (\terminal|cpu|sf_xchg~q ) # ((\terminal|cpu|Equal14~2_combout  & ((\terminal|cpu|cond_z~4_combout ) # (\terminal|cpu|cond_z~5_combout ))))

	.dataa(\terminal|cpu|cond_z~4_combout ),
	.datab(\terminal|cpu|Equal14~2_combout ),
	.datac(\terminal|cpu|cond_z~5_combout ),
	.datad(\terminal|cpu|sf_xchg~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~6 .lut_mask = 16'hFFC8;
defparam \terminal|cpu|cond_z~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|cond_z~7 (
// Equation(s):
// \terminal|cpu|cond_z~7_combout  = (\terminal|cpu|sf_byte~q  & ((\terminal|cpu|Equal14~2_combout ) # ((\terminal|cpu|Equal15~2_combout  & \terminal|cpu|cond_z~6_combout )))) # (!\terminal|cpu|sf_byte~q  & (((\terminal|cpu|Equal15~2_combout  & 
// \terminal|cpu|cond_z~6_combout ))))

	.dataa(\terminal|cpu|sf_byte~q ),
	.datab(\terminal|cpu|Equal14~2_combout ),
	.datac(\terminal|cpu|Equal15~2_combout ),
	.datad(\terminal|cpu|cond_z~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_z~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_z~7 .lut_mask = 16'hF888;
defparam \terminal|cpu|cond_z~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|zero_div~0 (
// Equation(s):
// \terminal|cpu|zero_div~0_combout  = (\terminal|cpu|alu_st [1] & ((\terminal|cpu|ea_1tm~q  & ((\terminal|cpu|cond_z~7_combout ))) # (!\terminal|cpu|ea_1tm~q  & (\terminal|cpu|zero_div~q )))) # (!\terminal|cpu|alu_st [1] & (((\terminal|cpu|zero_div~q ))))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|ea_1tm~q ),
	.datac(\terminal|cpu|zero_div~q ),
	.datad(\terminal|cpu|cond_z~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|zero_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|zero_div~0 .lut_mask = 16'hF870;
defparam \terminal|cpu|zero_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \terminal|cpu|zero_div (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|zero_div~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|zero_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|zero_div .is_wysiwyg = "true";
defparam \terminal|cpu|zero_div .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|cond_v~2 (
// Equation(s):
// \terminal|cpu|cond_v~2_combout  = (\terminal|cpu|ea_nrdy~q  & ((\terminal|cpu|ireg [10] & (\terminal|cpu|acc [5])) # (!\terminal|cpu|ireg [10] & ((!\terminal|cpu|ireg [9])))))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|acc [5]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~2 .lut_mask = 16'h8D00;
defparam \terminal|cpu|cond_v~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_mxinr~0 (
// Equation(s):
// \terminal|cpu|ea_mxinr~0_combout  = (\terminal|cpu|ea_f [19] & ((\terminal|cpu|alu_st [0] & (\terminal|cpu|ea_mxin~0_combout )) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|ea_mxinr~q ))))) # (!\terminal|cpu|ea_f [19] & (((\terminal|cpu|ea_mxinr~q ))))

	.dataa(\terminal|cpu|ea_f [19]),
	.datab(\terminal|cpu|ea_mxin~0_combout ),
	.datac(\terminal|cpu|ea_mxinr~q ),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mxinr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mxinr~0 .lut_mask = 16'hD8F0;
defparam \terminal|cpu|ea_mxinr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \terminal|cpu|ea_mxinr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mxinr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_mxinr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_mxinr .is_wysiwyg = "true";
defparam \terminal|cpu|ea_mxinr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm14m~9 (
// Equation(s):
// \terminal|cpu|plm14m~9_combout  = \terminal|cpu|acc [15] $ (\terminal|cpu|tlz~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|tlz~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm14m~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm14m~9 .lut_mask = 16'h0FF0;
defparam \terminal|cpu|plm14m~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|cond_v~1 (
// Equation(s):
// \terminal|cpu|cond_v~1_combout  = (\terminal|cpu|ea_mxinr~q  & ((\terminal|cpu|alu_cr [15] $ (!\terminal|cpu|alu_fr [15])) # (!\terminal|cpu|plm14m~9_combout ))) # (!\terminal|cpu|ea_mxinr~q  & ((\terminal|cpu|plm14m~9_combout ) # (\terminal|cpu|alu_cr 
// [15] $ (\terminal|cpu|alu_fr [15]))))

	.dataa(\terminal|cpu|ea_mxinr~q ),
	.datab(\terminal|cpu|plm14m~9_combout ),
	.datac(\terminal|cpu|alu_cr [15]),
	.datad(\terminal|cpu|alu_fr [15]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~1 .lut_mask = 16'hE77E;
defparam \terminal|cpu|cond_v~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|cond_v~3 (
// Equation(s):
// \terminal|cpu|cond_v~3_combout  = (!\terminal|cpu|cond_v~2_combout  & ((\terminal|cpu|zero_div~q ) # ((\terminal|cpu|cond_v~1_combout ) # (!\terminal|cpu|ea_div~0_combout ))))

	.dataa(\terminal|cpu|zero_div~q ),
	.datab(\terminal|cpu|ea_div~0_combout ),
	.datac(\terminal|cpu|cond_v~2_combout ),
	.datad(\terminal|cpu|cond_v~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~3 .lut_mask = 16'h0F0B;
defparam \terminal|cpu|cond_v~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|sh_cin~0 (
// Equation(s):
// \terminal|cpu|sh_cin~0_combout  = (\terminal|cpu|ea_nrdy~q  & ((\terminal|cpu|ireg [10] & (!\terminal|cpu|acc [5])) # (!\terminal|cpu|ireg [10] & ((\terminal|cpu|ireg [9])))))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|acc [5]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|sh_cin~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sh_cin~0 .lut_mask = 16'h7200;
defparam \terminal|cpu|sh_cin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|cond_v~6 (
// Equation(s):
// \terminal|cpu|cond_v~6_combout  = (!\terminal|cpu|sf_byte~q  & (\terminal|cpu|alu_cr [15] $ (\terminal|cpu|alu_cr [14])))

	.dataa(\terminal|cpu|alu_cr [15]),
	.datab(\terminal|cpu|sf_byte~q ),
	.datac(\terminal|cpu|alu_cr [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~6 .lut_mask = 16'h1212;
defparam \terminal|cpu|cond_v~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_cr[6]~feeder (
// Equation(s):
// \terminal|cpu|alu_cr[6]~feeder_combout  = \terminal|cpu|alu_cf[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|alu_cf[6]~18_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cr[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|alu_cr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N7
dffeas \terminal|cpu|alu_cr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_cr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_cr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_cr[6] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_cr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|cond_v~5 (
// Equation(s):
// \terminal|cpu|cond_v~5_combout  = (\terminal|cpu|sf_byte~q  & (\terminal|cpu|alu_cr [6] $ (\terminal|cpu|alu_cr [7])))

	.dataa(\terminal|cpu|alu_cr [6]),
	.datab(\terminal|cpu|sf_byte~q ),
	.datac(gnd),
	.datad(\terminal|cpu|alu_cr [7]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~5 .lut_mask = 16'h4488;
defparam \terminal|cpu|cond_v~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|cond_v~7 (
// Equation(s):
// \terminal|cpu|cond_v~7_combout  = (\terminal|cpu|sh_cin~0_combout ) # ((\terminal|cpu|sf_dir~q  & ((\terminal|cpu|cond_v~6_combout ) # (\terminal|cpu|cond_v~5_combout ))))

	.dataa(\terminal|cpu|sh_cin~0_combout ),
	.datab(\terminal|cpu|cond_v~6_combout ),
	.datac(\terminal|cpu|cond_v~5_combout ),
	.datad(\terminal|cpu|sf_dir~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~7 .lut_mask = 16'hFEAA;
defparam \terminal|cpu|cond_v~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|Equal22~0 (
// Equation(s):
// \terminal|cpu|Equal22~0_combout  = (!\terminal|cpu|plm_rn [0] & \terminal|cpu|plm_rn [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_rn [0]),
	.datad(\terminal|cpu|plm_rn [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal22~0 .lut_mask = 16'h0F00;
defparam \terminal|cpu|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|div_vfr~0 (
// Equation(s):
// \terminal|cpu|div_vfr~0_combout  = (\terminal|cpu|alu_st [0] & (!\terminal|cpu|ea_1tc~q  & (\terminal|cpu|xb [15] $ (\terminal|cpu|tlz~q )))) # (!\terminal|cpu|alu_st [0] & (\terminal|cpu|xb [15] $ ((\terminal|cpu|tlz~q ))))

	.dataa(\terminal|cpu|xb [15]),
	.datab(\terminal|cpu|tlz~q ),
	.datac(\terminal|cpu|alu_st [0]),
	.datad(\terminal|cpu|ea_1tc~q ),
	.cin(gnd),
	.combout(\terminal|cpu|div_vfr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|div_vfr~0 .lut_mask = 16'h0666;
defparam \terminal|cpu|div_vfr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|div_vfr~1 (
// Equation(s):
// \terminal|cpu|div_vfr~1_combout  = (\terminal|cpu|rn_wa[2]~9_combout  & (!\terminal|cpu|Equal22~0_combout  & ((\terminal|cpu|div_vfr~q ) # (\terminal|cpu|div_vfr~0_combout )))) # (!\terminal|cpu|rn_wa[2]~9_combout  & (((\terminal|cpu|div_vfr~q ) # 
// (\terminal|cpu|div_vfr~0_combout ))))

	.dataa(\terminal|cpu|rn_wa[2]~9_combout ),
	.datab(\terminal|cpu|Equal22~0_combout ),
	.datac(\terminal|cpu|div_vfr~q ),
	.datad(\terminal|cpu|div_vfr~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|div_vfr~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|div_vfr~1 .lut_mask = 16'h7770;
defparam \terminal|cpu|div_vfr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \terminal|cpu|div_vfr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|div_vfr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|div_vfr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|div_vfr .is_wysiwyg = "true";
defparam \terminal|cpu|div_vfr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|cond_v~0 (
// Equation(s):
// \terminal|cpu|cond_v~0_combout  = ((\terminal|cpu|div_vfr~q ) # (\terminal|cpu|xb [15] $ (\terminal|cpu|tlz~q ))) # (!\terminal|cpu|plm18m~0_combout )

	.dataa(\terminal|cpu|xb [15]),
	.datab(\terminal|cpu|plm18m~0_combout ),
	.datac(\terminal|cpu|div_vfr~q ),
	.datad(\terminal|cpu|tlz~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~0 .lut_mask = 16'hF7FB;
defparam \terminal|cpu|cond_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|cond_v~8 (
// Equation(s):
// \terminal|cpu|cond_v~8_combout  = (\terminal|cpu|cond_v~3_combout  & (\terminal|cpu|cond_v~0_combout  & ((\terminal|cpu|cond_v~4_combout ) # (\terminal|cpu|cond_v~7_combout ))))

	.dataa(\terminal|cpu|cond_v~4_combout ),
	.datab(\terminal|cpu|cond_v~3_combout ),
	.datac(\terminal|cpu|cond_v~7_combout ),
	.datad(\terminal|cpu|cond_v~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_v~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_v~8 .lut_mask = 16'hC800;
defparam \terminal|cpu|cond_v~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \terminal|cpu|psw[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[1]~feeder_combout ),
	.asdata(\terminal|cpu|cond_v~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|psw_wa~combout ),
	.ena(\terminal|cpu|psw[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[1] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|psw_rc[1]~3 (
// Equation(s):
// \terminal|cpu|psw_rc[1]~3_combout  = (\terminal|cpu|psw[1]~3_combout  & (\terminal|cpu|psw_wa~combout  & (\terminal|cpu|psw[1]~0_combout ))) # (!\terminal|cpu|psw[1]~3_combout  & ((\terminal|cpu|psw [1]) # ((\terminal|cpu|psw_wa~combout  & 
// \terminal|cpu|psw[1]~0_combout ))))

	.dataa(\terminal|cpu|psw[1]~3_combout ),
	.datab(\terminal|cpu|psw_wa~combout ),
	.datac(\terminal|cpu|psw[1]~0_combout ),
	.datad(\terminal|cpu|psw [1]),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc[1]~3 .lut_mask = 16'hD5C0;
defparam \terminal|cpu|psw_rc[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|psw_rc~2 (
// Equation(s):
// \terminal|cpu|psw_rc~2_combout  = (\terminal|cpu|alu_st [1] & (\terminal|cpu|cond_v~8_combout  & (!\terminal|cpu|plm [25] & !\terminal|cpu|Equal22~1_combout )))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|cond_v~8_combout ),
	.datac(\terminal|cpu|plm [25]),
	.datad(\terminal|cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc~2 .lut_mask = 16'h0008;
defparam \terminal|cpu|psw_rc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|cpsw~3 (
// Equation(s):
// \terminal|cpu|cpsw~3_combout  = (\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|psw[1]~0_combout )) # (!\terminal|cpu|cpsw_wa~combout  & (((\terminal|cpu|psw_rc[1]~3_combout ) # (\terminal|cpu|psw_rc~2_combout ))))

	.dataa(\terminal|cpu|psw[1]~0_combout ),
	.datab(\terminal|cpu|cpsw_wa~combout ),
	.datac(\terminal|cpu|psw_rc[1]~3_combout ),
	.datad(\terminal|cpu|psw_rc~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~3 .lut_mask = 16'hBBB8;
defparam \terminal|cpu|cpsw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \terminal|cpu|cpsw[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[1] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux14~0 (
// Equation(s):
// \terminal|cpu|Mux14~0_combout  = (\terminal|cpu|plm_rn~2_combout  & ((\terminal|cpu|plm [12] & (\terminal|cpu|breg [1])) # (!\terminal|cpu|plm [12] & ((\terminal|cpu|cpsw [1])))))

	.dataa(\terminal|cpu|breg [1]),
	.datab(\terminal|cpu|cpsw [1]),
	.datac(\terminal|cpu|plm_rn~2_combout ),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~0 .lut_mask = 16'hA0C0;
defparam \terminal|cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux14~3 (
// Equation(s):
// \terminal|cpu|Mux14~3_combout  = (\terminal|cpu|Mux14~0_combout ) # ((!\terminal|cpu|plm [10] & ((\terminal|cpu|Mux14~2_combout ) # (\terminal|cpu|Mux14~1_combout ))))

	.dataa(\terminal|cpu|Mux14~2_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux14~1_combout ),
	.datad(\terminal|cpu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~3 .lut_mask = 16'hFF32;
defparam \terminal|cpu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux14~5 (
// Equation(s):
// \terminal|cpu|Mux14~5_combout  = (\terminal|cpu|plm [9] & (!\terminal|cpu|Mux11~0_combout  & (\terminal|cpu|Mux14~4_combout ))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux14~3_combout ))))

	.dataa(\terminal|cpu|Mux11~0_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|Mux14~4_combout ),
	.datad(\terminal|cpu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux14~5 .lut_mask = 16'h7340;
defparam \terminal|cpu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \terminal|cpu|r[4][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux46~4 (
// Equation(s):
// \terminal|cpu|Mux46~4_combout  = (\terminal|cpu|plm [10] & (((\terminal|cpu|r[4][1]~q ) # (\terminal|cpu|plm [9])))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[0][1]~q  & ((!\terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|r[0][1]~q ),
	.datac(\terminal|cpu|r[4][1]~q ),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~4 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \terminal|cpu|ear1[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux46~5 (
// Equation(s):
// \terminal|cpu|Mux46~5_combout  = (\terminal|cpu|Mux46~4_combout  & (((\terminal|cpu|psw [1])) # (!\terminal|cpu|plm [9]))) # (!\terminal|cpu|Mux46~4_combout  & (\terminal|cpu|plm [9] & (\terminal|cpu|ear1 [1])))

	.dataa(\terminal|cpu|Mux46~4_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|ear1 [1]),
	.datad(\terminal|cpu|psw [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~5 .lut_mask = 16'hEA62;
defparam \terminal|cpu|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \terminal|cpu|r[5][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux46~2 (
// Equation(s):
// \terminal|cpu|Mux46~2_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|plm [9]) # ((\terminal|cpu|r[5][1]~q )))) # (!\terminal|cpu|plm [10] & (!\terminal|cpu|plm [9] & (\terminal|cpu|r[1][1]~q )))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[1][1]~q ),
	.datad(\terminal|cpu|r[5][1]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~2 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \terminal|cpu|acc[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[1] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux46~3 (
// Equation(s):
// \terminal|cpu|Mux46~3_combout  = (\terminal|cpu|Mux46~2_combout  & (((\terminal|cpu|acc [1])) # (!\terminal|cpu|plm [9]))) # (!\terminal|cpu|Mux46~2_combout  & (\terminal|cpu|plm [9] & ((\terminal|cpu|ear2 [1]))))

	.dataa(\terminal|cpu|Mux46~2_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|acc [1]),
	.datad(\terminal|cpu|ear2 [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~3 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux46~6 (
// Equation(s):
// \terminal|cpu|Mux46~6_combout  = (\terminal|cpu|plm [11] & (((\terminal|cpu|plm [12])))) # (!\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12] & ((\terminal|cpu|Mux46~3_combout ))) # (!\terminal|cpu|plm [12] & (\terminal|cpu|Mux46~5_combout ))))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux46~5_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux46~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~6 .lut_mask = 16'hF4A4;
defparam \terminal|cpu|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux46~7 (
// Equation(s):
// \terminal|cpu|Mux46~7_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & (\terminal|cpu|pc1 [1])) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|r[3][1]~q )))))

	.dataa(\terminal|cpu|pc1 [1]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|r[3][1]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~7 .lut_mask = 16'hE3E0;
defparam \terminal|cpu|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux46~8 (
// Equation(s):
// \terminal|cpu|Mux46~8_combout  = (\terminal|cpu|Mux46~7_combout  & ((\terminal|cpu|qreg [1]) # ((!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux46~7_combout  & (((\terminal|cpu|sreg [1] & \terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|qreg [1]),
	.datab(\terminal|cpu|Mux46~7_combout ),
	.datac(\terminal|cpu|sreg [1]),
	.datad(\terminal|cpu|plm [9]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~8 .lut_mask = 16'hB8CC;
defparam \terminal|cpu|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \terminal|cpu|r[6][1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][1] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux46~0 (
// Equation(s):
// \terminal|cpu|Mux46~0_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[6][1]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[2][1]~q ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[2][1]~q ),
	.datad(\terminal|cpu|r[6][1]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~0 .lut_mask = 16'h5410;
defparam \terminal|cpu|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux46~1 (
// Equation(s):
// \terminal|cpu|Mux46~1_combout  = (\terminal|cpu|Mux46~0_combout ) # ((\terminal|cpu|plm [9] & (\terminal|cpu|plm [10] & \terminal|cpu|areg [1])))

	.dataa(\terminal|cpu|Mux46~0_combout ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|areg [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~1 .lut_mask = 16'hEAAA;
defparam \terminal|cpu|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux46~9 (
// Equation(s):
// \terminal|cpu|Mux46~9_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|Mux46~6_combout  & (\terminal|cpu|Mux46~8_combout )) # (!\terminal|cpu|Mux46~6_combout  & ((\terminal|cpu|Mux46~1_combout ))))) # (!\terminal|cpu|plm [11] & 
// (\terminal|cpu|Mux46~6_combout ))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|Mux46~6_combout ),
	.datac(\terminal|cpu|Mux46~8_combout ),
	.datad(\terminal|cpu|Mux46~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux46~9 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|y[1]~4 (
// Equation(s):
// \terminal|cpu|y[1]~4_combout  = (\terminal|cpu|plm [8] & (\terminal|cpu|Mux14~5_combout )) # (!\terminal|cpu|plm [8] & ((\terminal|cpu|Mux46~9_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|Mux14~5_combout ),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|Mux46~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[1]~4 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|y[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_or[1]~1 (
// Equation(s):
// \terminal|cpu|alu_or[1]~1_combout  = (\terminal|cpu|plm14m~6_combout  & (((\terminal|cpu|plm13m~3_combout )) # (!\terminal|cpu|y[1]~4_combout ))) # (!\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|y[1]~4_combout  $ (((!\terminal|cpu|plm [17])))))

	.dataa(\terminal|cpu|y[1]~4_combout ),
	.datab(\terminal|cpu|plm13m~3_combout ),
	.datac(\terminal|cpu|plm [17]),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[1]~1 .lut_mask = 16'hDDA5;
defparam \terminal|cpu|alu_or[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_an[1]~0 (
// Equation(s):
// \terminal|cpu|alu_an[1]~0_combout  = (!\terminal|cpu|plm [16] & (!\terminal|cpu|alu_or[1]~1_combout  & \terminal|cpu|alu_inx[1]~3_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_or[1]~1_combout ),
	.datad(\terminal|cpu|alu_inx[1]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_an[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_an[1]~0 .lut_mask = 16'h0300;
defparam \terminal|cpu|alu_an[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[0]~1 (
// Equation(s):
// \terminal|cpu|alu_cf[0]~1_combout  = (\terminal|cpu|plm [15]) # ((\terminal|cpu|plm13m~3_combout ) # (\terminal|cpu|plm [17] $ (!\terminal|cpu|plm14m~6_combout )))

	.dataa(\terminal|cpu|plm [17]),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|plm13m~3_combout ),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[0]~1 .lut_mask = 16'hFEFD;
defparam \terminal|cpu|alu_cf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[0]~2 (
// Equation(s):
// \terminal|cpu|alu_cf[0]~2_combout  = (!\terminal|cpu|alu_cf[0]~1_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[0]~2_combout ) # (!\terminal|cpu|alu_or[0]~0_combout ))))

	.dataa(\terminal|cpu|alu_cf[0]~1_combout ),
	.datab(\terminal|cpu|alu_or[0]~0_combout ),
	.datac(\terminal|cpu|alu_inx[0]~2_combout ),
	.datad(\terminal|cpu|plm [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[0]~2 .lut_mask = 16'h0051;
defparam \terminal|cpu|alu_cf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[0]~0 (
// Equation(s):
// \terminal|cpu|alu_cf[0]~0_combout  = (!\terminal|cpu|plm [16] & (\terminal|cpu|alu_g~0_combout  & (\terminal|cpu|alu_inx[0]~2_combout  & !\terminal|cpu|alu_or[0]~0_combout )))

	.dataa(\terminal|cpu|plm [16]),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|alu_inx[0]~2_combout ),
	.datad(\terminal|cpu|alu_or[0]~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[0]~0 .lut_mask = 16'h0040;
defparam \terminal|cpu|alu_cf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_or[1]~2 (
// Equation(s):
// \terminal|cpu|alu_or[1]~2_combout  = (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[1]~3_combout ) # (!\terminal|cpu|alu_or[1]~1_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|alu_or[1]~1_combout ),
	.datad(\terminal|cpu|alu_inx[1]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[1]~2 .lut_mask = 16'h3303;
defparam \terminal|cpu|alu_or[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_af[1] (
// Equation(s):
// \terminal|cpu|alu_af [1] = \terminal|cpu|alu_an[1]~0_combout  $ (\terminal|cpu|alu_or[1]~2_combout  $ (((\terminal|cpu|alu_cf[0]~2_combout ) # (\terminal|cpu|alu_cf[0]~0_combout ))))

	.dataa(\terminal|cpu|alu_an[1]~0_combout ),
	.datab(\terminal|cpu|alu_cf[0]~2_combout ),
	.datac(\terminal|cpu|alu_cf[0]~0_combout ),
	.datad(\terminal|cpu|alu_or[1]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[1] .lut_mask = 16'hA956;
defparam \terminal|cpu|alu_af[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[2]~25 (
// Equation(s):
// \terminal|cpu|alu_sh[2]~25_combout  = (\terminal|cpu|alu_af [1] & ((\terminal|cpu|lshift~0_combout ) # ((\terminal|cpu|alu_af [2] & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|alu_af [1] & (\terminal|cpu|alu_af [2] & 
// (\terminal|cpu|sf_xchg~0_combout )))

	.dataa(\terminal|cpu|alu_af [1]),
	.datab(\terminal|cpu|alu_af [2]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[2]~25 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|alu_sh[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[2] (
// Equation(s):
// \terminal|cpu|alu_sh [2] = (\terminal|cpu|alu_sh[2]~25_combout ) # ((\terminal|cpu|lshift~1_combout  & (\terminal|cpu|alu_cf[2]~13_combout  $ (\terminal|cpu|alu_af[3]~11_combout ))))

	.dataa(\terminal|cpu|alu_cf[2]~13_combout ),
	.datab(\terminal|cpu|alu_af[3]~11_combout ),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_sh[2]~25_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[2] .lut_mask = 16'hFF60;
defparam \terminal|cpu|alu_sh[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \terminal|cpu|xb[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[2] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|psw[2]~1 (
// Equation(s):
// \terminal|cpu|psw[2]~1_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [10]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [2]))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(\terminal|cpu|xb [2]),
	.datac(gnd),
	.datad(\terminal|cpu|xb [10]),
	.cin(gnd),
	.combout(\terminal|cpu|psw[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[2]~1 .lut_mask = 16'hEE44;
defparam \terminal|cpu|psw[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[2]~9 (
// Equation(s):
// \terminal|cpu|ea_cta[2]~9_combout  = (\terminal|cpu|ea_cta[2]~8_combout ) # ((\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|psw[2]~1_combout  $ (!\terminal|cpu|ea_cta[0]~1_combout ))))

	.dataa(\terminal|cpu|ea_ctld~combout ),
	.datab(\terminal|cpu|ea_cta[2]~8_combout ),
	.datac(\terminal|cpu|psw[2]~1_combout ),
	.datad(\terminal|cpu|ea_cta[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[2]~9 .lut_mask = 16'hECCE;
defparam \terminal|cpu|ea_cta[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \terminal|cpu|ea_ct[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_cta[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_ct [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_ct[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_ct[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[3]~6 (
// Equation(s):
// \terminal|cpu|ea_cta[3]~6_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|ea_cta[0]~1_combout  & (\terminal|cpu|Add1~6_combout )) # (!\terminal|cpu|ea_cta[0]~1_combout  & ((\terminal|cpu|ea_ct [3])))))

	.dataa(\terminal|cpu|Add1~6_combout ),
	.datab(\terminal|cpu|ea_ct [3]),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_cta[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[3]~6 .lut_mask = 16'h0A0C;
defparam \terminal|cpu|ea_cta[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[3]~7 (
// Equation(s):
// \terminal|cpu|ea_cta[3]~7_combout  = (\terminal|cpu|ea_cta[3]~6_combout ) # ((\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|ea_cta[0]~1_combout  $ (!\terminal|cpu|ear2[3]~3_combout ))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|ea_cta[3]~6_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ear2[3]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[3]~7 .lut_mask = 16'hECDC;
defparam \terminal|cpu|ea_cta[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|Equal32~0 (
// Equation(s):
// \terminal|cpu|Equal32~0_combout  = (!\terminal|cpu|ea_cta[3]~7_combout  & (!\terminal|cpu|ea_cta[4]~5_combout  & !\terminal|cpu|ea_cta[2]~9_combout ))

	.dataa(\terminal|cpu|ea_cta[3]~7_combout ),
	.datab(\terminal|cpu|ea_cta[4]~5_combout ),
	.datac(\terminal|cpu|ea_cta[2]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal32~0 .lut_mask = 16'h0101;
defparam \terminal|cpu|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|Equal37~0 (
// Equation(s):
// \terminal|cpu|Equal37~0_combout  = (!\terminal|cpu|ea_cta[1]~11_combout  & (\terminal|cpu|Equal32~0_combout  & !\terminal|cpu|ea_cta[0]~3_combout ))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|Equal32~0_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal37~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal37~0 .lut_mask = 16'h0050;
defparam \terminal|cpu|Equal37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \terminal|cpu|ea_f[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy1_clr (
// Equation(s):
// \terminal|cpu|ea_trdy1_clr~combout  = (!\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|ea_trdy1~q  & (\terminal|cpu|alu_st [1] & \terminal|cpu|ea_f0r~q )))

	.dataa(\terminal|cpu|ea_ctld~combout ),
	.datab(\terminal|cpu|ea_trdy1~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|ea_f0r~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy1_clr~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy1_clr .lut_mask = 16'h4000;
defparam \terminal|cpu|ea_trdy1_clr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy1~0 (
// Equation(s):
// \terminal|cpu|ea_trdy1~0_combout  = (!\terminal|cpu|ea_trdy1_clr~combout  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|ea_ctld~combout ) # (\terminal|cpu|ea_trdy1~q ))))

	.dataa(\terminal|cpu|ea_ctld~combout ),
	.datab(\terminal|cpu|ea_trdy1_clr~combout ),
	.datac(\terminal|cpu|ea_trdy1~q ),
	.datad(\terminal|cpu|mc_res~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy1~0 .lut_mask = 16'h0032;
defparam \terminal|cpu|ea_trdy1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \terminal|cpu|ea_trdy1 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_trdy1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_trdy1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_trdy1 .is_wysiwyg = "true";
defparam \terminal|cpu|ea_trdy1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|ea_rdy~0 (
// Equation(s):
// \terminal|cpu|ea_rdy~0_combout  = ((\terminal|cpu|ea_f [0]) # (!\terminal|cpu|ea_trdy1~q )) # (!\terminal|cpu|ireg [10])

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ea_f [0]),
	.datac(gnd),
	.datad(\terminal|cpu|ea_trdy1~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_rdy~0 .lut_mask = 16'hDDFF;
defparam \terminal|cpu|ea_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|alu_wr (
// Equation(s):
// \terminal|cpu|alu_wr~combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|ea_rdy~0_combout  & ((\terminal|cpu|ea_trdy0~q ) # (\terminal|cpu|ea_trdy0_set~1_combout ))))

	.dataa(\terminal|cpu|alu_st [0]),
	.datab(\terminal|cpu|ea_trdy0~q ),
	.datac(\terminal|cpu|ea_trdy0_set~1_combout ),
	.datad(\terminal|cpu|ea_rdy~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_wr~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_wr .lut_mask = 16'hA800;
defparam \terminal|cpu|alu_wr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \terminal|cpu|io_cmdr (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_cmd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_wr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_cmdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_cmdr .is_wysiwyg = "true";
defparam \terminal|cpu|io_cmdr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~4 (
// Equation(s):
// \terminal|cpu|iopc_st~4_combout  = (\terminal|cpu|io_cmdr~q ) # ((\terminal|cpu|iopc_st [0] & !\terminal|cpu|io_rcdr~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|io_cmdr~q ),
	.datac(\terminal|cpu|iopc_st [0]),
	.datad(\terminal|cpu|io_rcdr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~4 .lut_mask = 16'hCCFC;
defparam \terminal|cpu|iopc_st~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~5 (
// Equation(s):
// \terminal|cpu|iopc_st~5_combout  = (\terminal|cpu|io_cmd~0_combout ) # ((!\terminal|cpu|Equal44~0_combout  & \terminal|cpu|iopc_st [0]))

	.dataa(gnd),
	.datab(\terminal|cpu|Equal44~0_combout ),
	.datac(\terminal|cpu|iopc_st [0]),
	.datad(\terminal|cpu|io_cmd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~5 .lut_mask = 16'hFF30;
defparam \terminal|cpu|iopc_st~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~6 (
// Equation(s):
// \terminal|cpu|iopc_st~6_combout  = (\terminal|cpu|word27~q ) # ((\terminal|cpu|alu_wr~combout  & ((\terminal|cpu|iopc_st~5_combout ))) # (!\terminal|cpu|alu_wr~combout  & (\terminal|cpu|iopc_st~4_combout )))

	.dataa(\terminal|cpu|alu_wr~combout ),
	.datab(\terminal|cpu|iopc_st~4_combout ),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|iopc_st~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~6 .lut_mask = 16'hFEF4;
defparam \terminal|cpu|iopc_st~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \terminal|cpu|iopc_st[0] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iopc_st~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iopc_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iopc_st[0] .is_wysiwyg = "true";
defparam \terminal|cpu|iopc_st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~1 (
// Equation(s):
// \terminal|cpu|iopc_st~1_combout  = (\terminal|cpu|io_rcdr~q  & (\terminal|cpu|iopc_st [1])) # (!\terminal|cpu|io_rcdr~q  & (((\terminal|cpu|iopc_st [0]) # (\terminal|cpu|word27~q ))))

	.dataa(\terminal|cpu|iopc_st [1]),
	.datab(\terminal|cpu|iopc_st [0]),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|io_rcdr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~1 .lut_mask = 16'hAAFC;
defparam \terminal|cpu|iopc_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~2 (
// Equation(s):
// \terminal|cpu|iopc_st~2_combout  = (\terminal|cpu|iopc_st~1_combout ) # (\terminal|cpu|io_cmdr~q )

	.dataa(\terminal|cpu|iopc_st~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|io_cmdr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~2 .lut_mask = 16'hFFAA;
defparam \terminal|cpu|iopc_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~0 (
// Equation(s):
// \terminal|cpu|iopc_st~0_combout  = (\terminal|cpu|Equal44~0_combout  & (((\terminal|cpu|iopc_st [1])))) # (!\terminal|cpu|Equal44~0_combout  & ((\terminal|cpu|word27~q ) # ((\terminal|cpu|iopc_st [0]))))

	.dataa(\terminal|cpu|word27~q ),
	.datab(\terminal|cpu|Equal44~0_combout ),
	.datac(\terminal|cpu|iopc_st [0]),
	.datad(\terminal|cpu|iopc_st [1]),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~0 .lut_mask = 16'hFE32;
defparam \terminal|cpu|iopc_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|iopc_st~3 (
// Equation(s):
// \terminal|cpu|iopc_st~3_combout  = (\terminal|cpu|alu_wr~combout  & (((\terminal|cpu|io_cmd~0_combout ) # (\terminal|cpu|iopc_st~0_combout )))) # (!\terminal|cpu|alu_wr~combout  & (\terminal|cpu|iopc_st~2_combout ))

	.dataa(\terminal|cpu|iopc_st~2_combout ),
	.datab(\terminal|cpu|io_cmd~0_combout ),
	.datac(\terminal|cpu|alu_wr~combout ),
	.datad(\terminal|cpu|iopc_st~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iopc_st~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iopc_st~3 .lut_mask = 16'hFACA;
defparam \terminal|cpu|iopc_st~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \terminal|cpu|iopc_st[1] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iopc_st~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iopc_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iopc_st[1] .is_wysiwyg = "true";
defparam \terminal|cpu|iopc_st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|pc1_wr~0 (
// Equation(s):
// \terminal|cpu|pc1_wr~0_combout  = (\terminal|cpu|word27~q ) # ((!\terminal|cpu|iopc_st [1] & (\terminal|cpu|alu_st [0] & \terminal|cpu|io_rcdr~q )))

	.dataa(\terminal|cpu|iopc_st [1]),
	.datab(\terminal|cpu|alu_st [0]),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|io_rcdr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pc1_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc1_wr~0 .lut_mask = 16'hF4F0;
defparam \terminal|cpu|pc1_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|pc1_wr (
// Equation(s):
// \terminal|cpu|pc1_wr~combout  = (\terminal|cpu|pc1_wr~0_combout ) # ((!\terminal|cpu|io_rcdr~q  & (\terminal|cpu|alu_st [1] & \terminal|cpu|wr7~2_combout )))

	.dataa(\terminal|cpu|pc1_wr~0_combout ),
	.datab(\terminal|cpu|io_rcdr~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|wr7~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pc1_wr~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc1_wr .lut_mask = 16'hBAAA;
defparam \terminal|cpu|pc1_wr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \terminal|cpu|pc1[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc1[2] .is_wysiwyg = "true";
defparam \terminal|cpu|pc1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \terminal|cpu|pc2[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pc2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pc2[2] .is_wysiwyg = "true";
defparam \terminal|cpu|pc2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|cpc~29 (
// Equation(s):
// \terminal|cpu|cpc~29_combout  = (\terminal|cpu|pc2_wa~1_combout  & (\terminal|cpu|psw[2]~1_combout )) # (!\terminal|cpu|pc2_wa~1_combout  & ((\terminal|cpu|pc2 [2])))

	.dataa(gnd),
	.datab(\terminal|cpu|psw[2]~1_combout ),
	.datac(\terminal|cpu|pc2 [2]),
	.datad(\terminal|cpu|pc2_wa~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc~29 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|cpc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|cpc[2]~10 (
// Equation(s):
// \terminal|cpu|cpc[2]~10_combout  = (\terminal|cpu|pc1_wr~combout  & ((\terminal|cpu|cpc~29_combout ))) # (!\terminal|cpu|pc1_wr~combout  & (\terminal|cpu|pc1 [2]))

	.dataa(gnd),
	.datab(\terminal|cpu|pc1_wr~combout ),
	.datac(\terminal|cpu|pc1 [2]),
	.datad(\terminal|cpu|cpc~29_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[2]~10 .lut_mask = 16'hFC30;
defparam \terminal|cpu|cpc[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|cpc[2]~feeder (
// Equation(s):
// \terminal|cpu|cpc[2]~feeder_combout  = \terminal|cpu|cpc[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|cpc[2]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpc[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|cpc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \terminal|cpu|cpc[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpc[2]~feeder_combout ),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|pc_wax~combout ),
	.ena(\terminal|cpu|cpc[5]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpc[2] .is_wysiwyg = "true";
defparam \terminal|cpu|cpc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|psw[2]~feeder (
// Equation(s):
// \terminal|cpu|psw[2]~feeder_combout  = \terminal|cpu|psw[2]~1_combout 

	.dataa(\terminal|cpu|psw[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|psw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[2]~feeder .lut_mask = 16'hAAAA;
defparam \terminal|cpu|psw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \terminal|cpu|psw[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[2]~feeder_combout ),
	.asdata(\terminal|cpu|cond_z~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|psw_wa~combout ),
	.ena(\terminal|cpu|psw[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[2] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|psw_rc[2]~6 (
// Equation(s):
// \terminal|cpu|psw_rc[2]~6_combout  = (\terminal|cpu|psw[2]~1_combout  & ((\terminal|cpu|psw_wa~combout ) # ((!\terminal|cpu|psw[1]~3_combout  & \terminal|cpu|psw [2])))) # (!\terminal|cpu|psw[2]~1_combout  & (((!\terminal|cpu|psw[1]~3_combout  & 
// \terminal|cpu|psw [2]))))

	.dataa(\terminal|cpu|psw[2]~1_combout ),
	.datab(\terminal|cpu|psw_wa~combout ),
	.datac(\terminal|cpu|psw[1]~3_combout ),
	.datad(\terminal|cpu|psw [2]),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc[2]~6 .lut_mask = 16'h8F88;
defparam \terminal|cpu|psw_rc[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|psw_rc[2] (
// Equation(s):
// \terminal|cpu|psw_rc [2] = (\terminal|cpu|psw_rc[2]~6_combout ) # ((\terminal|cpu|psw_rc~7_combout  & \terminal|cpu|cond_z~7_combout ))

	.dataa(\terminal|cpu|psw_rc~7_combout ),
	.datab(\terminal|cpu|psw_rc[2]~6_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|cond_z~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_rc [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_rc[2] .lut_mask = 16'hEECC;
defparam \terminal|cpu|psw_rc[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|cpsw~8 (
// Equation(s):
// \terminal|cpu|cpsw~8_combout  = (\terminal|cpu|cpsw_wa~combout  & (\terminal|cpu|psw[2]~1_combout )) # (!\terminal|cpu|cpsw_wa~combout  & ((\terminal|cpu|psw_rc [2])))

	.dataa(gnd),
	.datab(\terminal|cpu|psw[2]~1_combout ),
	.datac(\terminal|cpu|psw_rc [2]),
	.datad(\terminal|cpu|cpsw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw~8 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|cpsw~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \terminal|cpu|cpsw[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|cpsw[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cpsw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cpsw[2] .is_wysiwyg = "true";
defparam \terminal|cpu|cpsw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux13~1 (
// Equation(s):
// \terminal|cpu|Mux13~1_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|cpc [2])) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|cpsw [2])))

	.dataa(\terminal|cpu|plm [9]),
	.datab(gnd),
	.datac(\terminal|cpu|cpc [2]),
	.datad(\terminal|cpu|cpsw [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux13~1 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux13~2 (
// Equation(s):
// \terminal|cpu|Mux13~2_combout  = (\terminal|cpu|Mux13~0_combout  & ((\terminal|cpu|Mux13~1_combout ) # ((!\terminal|cpu|plm [11])))) # (!\terminal|cpu|Mux13~0_combout  & (((\terminal|cpu|plm [11] & \terminal|cpu|breg [2]))))

	.dataa(\terminal|cpu|Mux13~0_combout ),
	.datab(\terminal|cpu|Mux13~1_combout ),
	.datac(\terminal|cpu|plm [11]),
	.datad(\terminal|cpu|breg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux13~2 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|y[2]~53 (
// Equation(s):
// \terminal|cpu|y[2]~53_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|plm [12] & ((\terminal|cpu|psw [3])))) # (!\terminal|cpu|plm [9] & (!\terminal|cpu|plm [12] & (\terminal|cpu|ireg [2])))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|ireg [2]),
	.datad(\terminal|cpu|psw [3]),
	.cin(gnd),
	.combout(\terminal|cpu|y[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[2]~53 .lut_mask = 16'h9810;
defparam \terminal|cpu|y[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|y[2]~54 (
// Equation(s):
// \terminal|cpu|y[2]~54_combout  = (\terminal|cpu|y[2]~53_combout ) # ((\terminal|cpu|ireg [1] & (\terminal|cpu|plm [12] $ (\terminal|cpu|plm [9]))))

	.dataa(\terminal|cpu|ireg [1]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|y[2]~53_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[2]~54 .lut_mask = 16'hFF28;
defparam \terminal|cpu|y[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|y[2]~55 (
// Equation(s):
// \terminal|cpu|y[2]~55_combout  = (\terminal|cpu|plm [10] & (\terminal|cpu|Mux13~2_combout )) # (!\terminal|cpu|plm [10] & (((\terminal|cpu|y[2]~54_combout  & !\terminal|cpu|plm [11]))))

	.dataa(\terminal|cpu|Mux13~2_combout ),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|y[2]~54_combout ),
	.datad(\terminal|cpu|plm [11]),
	.cin(gnd),
	.combout(\terminal|cpu|y[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[2]~55 .lut_mask = 16'h88B8;
defparam \terminal|cpu|y[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|qreg[2]~2 (
// Equation(s):
// \terminal|cpu|qreg[2]~2_combout  = (\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [10]))) # (!\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [2]))

	.dataa(\terminal|cpu|wb_dat [2]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [10]),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[2]~2 .lut_mask = 16'hEE22;
defparam \terminal|cpu|qreg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \terminal|cpu|qreg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[2]~2_combout ),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[2] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \terminal|cpu|r[3][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[3][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux45~7 (
// Equation(s):
// \terminal|cpu|Mux45~7_combout  = (\terminal|cpu|plm [9] & (\terminal|cpu|plm [10])) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|pc1 [2]))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[3][2]~q ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|r[3][2]~q ),
	.datad(\terminal|cpu|pc1 [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~7 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \terminal|cpu|sreg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rs_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sreg[2] .is_wysiwyg = "true";
defparam \terminal|cpu|sreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux45~8 (
// Equation(s):
// \terminal|cpu|Mux45~8_combout  = (\terminal|cpu|Mux45~7_combout  & ((\terminal|cpu|qreg [2]) # ((!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux45~7_combout  & (((\terminal|cpu|plm [9] & \terminal|cpu|sreg [2]))))

	.dataa(\terminal|cpu|qreg [2]),
	.datab(\terminal|cpu|Mux45~7_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|sreg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~8 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \terminal|cpu|ear1[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ea1_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear1[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ear1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \terminal|cpu|r[0][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[0][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \terminal|cpu|r[4][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[4][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux45~4 (
// Equation(s):
// \terminal|cpu|Mux45~4_combout  = (\terminal|cpu|plm [10] & ((\terminal|cpu|plm [9]) # ((\terminal|cpu|r[4][2]~q )))) # (!\terminal|cpu|plm [10] & (!\terminal|cpu|plm [9] & (\terminal|cpu|r[0][2]~q )))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[0][2]~q ),
	.datad(\terminal|cpu|r[4][2]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~4 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux45~5 (
// Equation(s):
// \terminal|cpu|Mux45~5_combout  = (\terminal|cpu|plm [9] & ((\terminal|cpu|Mux45~4_combout  & ((\terminal|cpu|psw [2]))) # (!\terminal|cpu|Mux45~4_combout  & (\terminal|cpu|ear1 [2])))) # (!\terminal|cpu|plm [9] & (((\terminal|cpu|Mux45~4_combout ))))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|ear1 [2]),
	.datac(\terminal|cpu|Mux45~4_combout ),
	.datad(\terminal|cpu|psw [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~5 .lut_mask = 16'hF858;
defparam \terminal|cpu|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \terminal|cpu|r[6][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[6][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \terminal|cpu|r[2][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[2][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux45~2 (
// Equation(s):
// \terminal|cpu|Mux45~2_combout  = (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & (\terminal|cpu|r[6][2]~q )) # (!\terminal|cpu|plm [10] & ((\terminal|cpu|r[2][2]~q )))))

	.dataa(\terminal|cpu|plm [10]),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[6][2]~q ),
	.datad(\terminal|cpu|r[2][2]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~2 .lut_mask = 16'h3120;
defparam \terminal|cpu|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux29~5 (
// Equation(s):
// \terminal|cpu|Mux29~5_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|qreg [2])) # (!\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|sreg [2]))))) # (!\terminal|cpu|Mux23~3_combout  & 
// (((\terminal|cpu|Mux23~2_combout ))))

	.dataa(\terminal|cpu|qreg [2]),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|sreg [2]),
	.datad(\terminal|cpu|Mux23~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~5 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux29~3 (
// Equation(s):
// \terminal|cpu|Mux29~3_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|psw [2]))) # (!\terminal|cpu|plm [5] & (\terminal|cpu|ear1 [2]))

	.dataa(\terminal|cpu|plm [5]),
	.datab(gnd),
	.datac(\terminal|cpu|ear1 [2]),
	.datad(\terminal|cpu|psw [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~3 .lut_mask = 16'hFA50;
defparam \terminal|cpu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux29~4 (
// Equation(s):
// \terminal|cpu|Mux29~4_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|r[2][2]~q )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[0][2]~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[2][2]~q ),
	.datad(\terminal|cpu|r[0][2]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~4 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux29~6 (
// Equation(s):
// \terminal|cpu|Mux29~6_combout  = (\terminal|cpu|plm [7] & (\terminal|cpu|Mux29~5_combout )) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|Mux29~5_combout  & (\terminal|cpu|Mux29~3_combout )) # (!\terminal|cpu|Mux29~5_combout  & 
// ((\terminal|cpu|Mux29~4_combout )))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|Mux29~5_combout ),
	.datac(\terminal|cpu|Mux29~3_combout ),
	.datad(\terminal|cpu|Mux29~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~6 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|acc[2]~feeder (
// Equation(s):
// \terminal|cpu|acc[2]~feeder_combout  = \terminal|cpu|psw[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|psw[2]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|acc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acc[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|acc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \terminal|cpu|acc[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|acc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[2] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux29~2 (
// Equation(s):
// \terminal|cpu|Mux29~2_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|acc [2]))) # (!\terminal|cpu|plm [5] & (\terminal|cpu|ear2 [2]))

	.dataa(\terminal|cpu|ear2 [2]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [5]),
	.datad(\terminal|cpu|acc [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~2 .lut_mask = 16'hFA0A;
defparam \terminal|cpu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \terminal|cpu|r[1][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[1][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux29~7 (
// Equation(s):
// \terminal|cpu|Mux29~7_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|r[3][2]~q )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[1][2]~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|r[3][2]~q ),
	.datac(\terminal|cpu|r[1][2]~q ),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~7 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux29~12 (
// Equation(s):
// \terminal|cpu|Mux29~12_combout  = (\terminal|cpu|Mux29~6_combout  & (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [4])))) # (!\terminal|cpu|Mux29~6_combout  & (\terminal|cpu|Mux29~7_combout  & ((!\terminal|cpu|plm [4]) # (!\terminal|cpu|plm [6]))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux29~7_combout ),
	.datac(\terminal|cpu|plm [4]),
	.datad(\terminal|cpu|Mux29~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~12 .lut_mask = 16'hA04C;
defparam \terminal|cpu|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux29~8 (
// Equation(s):
// \terminal|cpu|Mux29~8_combout  = (\terminal|cpu|Mux29~12_combout  & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|Mux29~12_combout  & (\terminal|cpu|Mux29~6_combout  & ((\terminal|cpu|Mux29~2_combout ) # (!\terminal|cpu|plm [7]))))

	.dataa(\terminal|cpu|Mux29~6_combout ),
	.datab(\terminal|cpu|Mux29~2_combout ),
	.datac(\terminal|cpu|Mux29~12_combout ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~8 .lut_mask = 16'hF80A;
defparam \terminal|cpu|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \terminal|cpu|r[5][2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][2] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux29~9 (
// Equation(s):
// \terminal|cpu|Mux29~9_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|pc1 [2]) # ((\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux22~0_combout  & (((\terminal|cpu|r[4][2]~q  & !\terminal|cpu|Mux22~14_combout ))))

	.dataa(\terminal|cpu|pc1 [2]),
	.datab(\terminal|cpu|Mux22~0_combout ),
	.datac(\terminal|cpu|r[4][2]~q ),
	.datad(\terminal|cpu|Mux22~14_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~9 .lut_mask = 16'hCCB8;
defparam \terminal|cpu|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux29~10 (
// Equation(s):
// \terminal|cpu|Mux29~10_combout  = (\terminal|cpu|Mux29~9_combout  & (((\terminal|cpu|pc2 [2]) # (!\terminal|cpu|Mux22~14_combout )))) # (!\terminal|cpu|Mux29~9_combout  & (\terminal|cpu|r[6][2]~q  & (\terminal|cpu|Mux22~14_combout )))

	.dataa(\terminal|cpu|r[6][2]~q ),
	.datab(\terminal|cpu|Mux29~9_combout ),
	.datac(\terminal|cpu|Mux22~14_combout ),
	.datad(\terminal|cpu|pc2 [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~10 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux29~11 (
// Equation(s):
// \terminal|cpu|Mux29~11_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & ((\terminal|cpu|Mux29~10_combout ))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|r[5][2]~q )))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|Mux29~10_combout ))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|r[5][2]~q ),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|Mux29~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux29~11 .lut_mask = 16'hFD08;
defparam \terminal|cpu|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|areg[2]~4 (
// Equation(s):
// \terminal|cpu|areg[2]~4_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux29~11_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux29~8_combout ))

	.dataa(\terminal|cpu|Mux29~8_combout ),
	.datab(\terminal|cpu|Mux29~11_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[2]~4 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \terminal|cpu|areg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[2]~4_combout ),
	.asdata(\terminal|cpu|psw[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[2] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux45~3 (
// Equation(s):
// \terminal|cpu|Mux45~3_combout  = (\terminal|cpu|Mux45~2_combout ) # ((\terminal|cpu|plm [9] & (\terminal|cpu|plm [10] & \terminal|cpu|areg [2])))

	.dataa(\terminal|cpu|plm [9]),
	.datab(\terminal|cpu|plm [10]),
	.datac(\terminal|cpu|Mux45~2_combout ),
	.datad(\terminal|cpu|areg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~3 .lut_mask = 16'hF8F0;
defparam \terminal|cpu|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux45~6 (
// Equation(s):
// \terminal|cpu|Mux45~6_combout  = (\terminal|cpu|plm [11] & ((\terminal|cpu|plm [12]) # ((\terminal|cpu|Mux45~3_combout )))) # (!\terminal|cpu|plm [11] & (!\terminal|cpu|plm [12] & (\terminal|cpu|Mux45~5_combout )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [12]),
	.datac(\terminal|cpu|Mux45~5_combout ),
	.datad(\terminal|cpu|Mux45~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~6 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux45~0 (
// Equation(s):
// \terminal|cpu|Mux45~0_combout  = (\terminal|cpu|plm [9] & (((\terminal|cpu|plm [10])))) # (!\terminal|cpu|plm [9] & ((\terminal|cpu|plm [10] & ((\terminal|cpu|r[5][2]~q ))) # (!\terminal|cpu|plm [10] & (\terminal|cpu|r[1][2]~q ))))

	.dataa(\terminal|cpu|r[1][2]~q ),
	.datab(\terminal|cpu|plm [9]),
	.datac(\terminal|cpu|r[5][2]~q ),
	.datad(\terminal|cpu|plm [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~0 .lut_mask = 16'hFC22;
defparam \terminal|cpu|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux45~1 (
// Equation(s):
// \terminal|cpu|Mux45~1_combout  = (\terminal|cpu|Mux45~0_combout  & (((\terminal|cpu|acc [2]) # (!\terminal|cpu|plm [9])))) # (!\terminal|cpu|Mux45~0_combout  & (\terminal|cpu|ear2 [2] & (\terminal|cpu|plm [9])))

	.dataa(\terminal|cpu|ear2 [2]),
	.datab(\terminal|cpu|Mux45~0_combout ),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|acc [2]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~1 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux45~9 (
// Equation(s):
// \terminal|cpu|Mux45~9_combout  = (\terminal|cpu|Mux45~6_combout  & ((\terminal|cpu|Mux45~8_combout ) # ((!\terminal|cpu|plm [12])))) # (!\terminal|cpu|Mux45~6_combout  & (((\terminal|cpu|plm [12] & \terminal|cpu|Mux45~1_combout ))))

	.dataa(\terminal|cpu|Mux45~8_combout ),
	.datab(\terminal|cpu|Mux45~6_combout ),
	.datac(\terminal|cpu|plm [12]),
	.datad(\terminal|cpu|Mux45~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux45~9 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|y[2]~56 (
// Equation(s):
// \terminal|cpu|y[2]~56_combout  = (\terminal|cpu|plm [8] & (\terminal|cpu|y[2]~55_combout )) # (!\terminal|cpu|plm [8] & ((\terminal|cpu|Mux45~9_combout )))

	.dataa(\terminal|cpu|y[2]~55_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm [8]),
	.datad(\terminal|cpu|Mux45~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|y[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|y[2]~56 .lut_mask = 16'hAFA0;
defparam \terminal|cpu|y[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_or[2]~8 (
// Equation(s):
// \terminal|cpu|alu_or[2]~8_combout  = (\terminal|cpu|plm14m~6_combout  & (((\terminal|cpu|plm13m~3_combout ) # (!\terminal|cpu|y[2]~56_combout )))) # (!\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|plm [17] $ ((!\terminal|cpu|y[2]~56_combout ))))

	.dataa(\terminal|cpu|plm [17]),
	.datab(\terminal|cpu|y[2]~56_combout ),
	.datac(\terminal|cpu|plm14m~6_combout ),
	.datad(\terminal|cpu|plm13m~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_or[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_or[2]~8 .lut_mask = 16'hF939;
defparam \terminal|cpu|alu_or[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[2]~9 (
// Equation(s):
// \terminal|cpu|alu_inx[2]~9_combout  = (\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|plm [17] $ ((!\terminal|cpu|areg[2]~4_combout )))) # (!\terminal|cpu|plm14m~6_combout  & (((\terminal|cpu|areg[2]~4_combout  & !\terminal|cpu|plm13m~3_combout ))))

	.dataa(\terminal|cpu|plm [17]),
	.datab(\terminal|cpu|areg[2]~4_combout ),
	.datac(\terminal|cpu|plm14m~6_combout ),
	.datad(\terminal|cpu|plm13m~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[2]~9 .lut_mask = 16'h909C;
defparam \terminal|cpu|alu_inx[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[2]~10 (
// Equation(s):
// \terminal|cpu|alu_cf[2]~10_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|plm [15] & ((\terminal|cpu|alu_inx[2]~9_combout ) # (!\terminal|cpu|alu_or[2]~8_combout ))))

	.dataa(\terminal|cpu|alu_or[2]~8_combout ),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|alu_inx[2]~9_combout ),
	.datad(\terminal|cpu|plm [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[2]~10 .lut_mask = 16'h00C4;
defparam \terminal|cpu|alu_cf[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[1]~12 (
// Equation(s):
// \terminal|cpu|alu_cf[1]~12_combout  = (\terminal|cpu|alu_or[1]~2_combout  & (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_cf[0]~0_combout ) # (\terminal|cpu|alu_cf[0]~2_combout ))))

	.dataa(\terminal|cpu|alu_or[1]~2_combout ),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|alu_cf[0]~0_combout ),
	.datad(\terminal|cpu|alu_cf[0]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[1]~12 .lut_mask = 16'h8880;
defparam \terminal|cpu|alu_cf[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[2]~9 (
// Equation(s):
// \terminal|cpu|alu_cf[2]~9_combout  = (!\terminal|cpu|alu_or[2]~8_combout  & (\terminal|cpu|alu_g~0_combout  & (\terminal|cpu|alu_inx[2]~9_combout  & !\terminal|cpu|plm [16])))

	.dataa(\terminal|cpu|alu_or[2]~8_combout ),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|alu_inx[2]~9_combout ),
	.datad(\terminal|cpu|plm [16]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[2]~9 .lut_mask = 16'h0040;
defparam \terminal|cpu|alu_cf[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[2]~13 (
// Equation(s):
// \terminal|cpu|alu_cf[2]~13_combout  = (\terminal|cpu|alu_cf[2]~9_combout ) # ((\terminal|cpu|alu_cf[2]~10_combout  & ((\terminal|cpu|alu_cf[1]~11_combout ) # (\terminal|cpu|alu_cf[1]~12_combout ))))

	.dataa(\terminal|cpu|alu_cf[2]~10_combout ),
	.datab(\terminal|cpu|alu_cf[1]~11_combout ),
	.datac(\terminal|cpu|alu_cf[1]~12_combout ),
	.datad(\terminal|cpu|alu_cf[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[2]~13 .lut_mask = 16'hFFA8;
defparam \terminal|cpu|alu_cf[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[3]~15 (
// Equation(s):
// \terminal|cpu|alu_cf[3]~15_combout  = (\terminal|cpu|alu_cf[3]~8_combout ) # ((\terminal|cpu|alu_cf[2]~13_combout  & \terminal|cpu|alu_cf[3]~14_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[2]~13_combout ),
	.datac(\terminal|cpu|alu_cf[3]~14_combout ),
	.datad(\terminal|cpu|alu_cf[3]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[3]~15 .lut_mask = 16'hFFC0;
defparam \terminal|cpu|alu_cf[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[5]~6 (
// Equation(s):
// \terminal|cpu|alu_cf[5]~6_combout  = (\terminal|cpu|alu_g~0_combout  & ((\terminal|cpu|alu_or[5]~5_combout ) # ((!\terminal|cpu|plm [15] & \terminal|cpu|alu_inx[5]~6_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_or[5]~5_combout ),
	.datac(\terminal|cpu|alu_g~0_combout ),
	.datad(\terminal|cpu|alu_inx[5]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[5]~6 .lut_mask = 16'hD0C0;
defparam \terminal|cpu|alu_cf[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[5]~17 (
// Equation(s):
// \terminal|cpu|alu_cf[5]~17_combout  = (\terminal|cpu|alu_cf[5]~6_combout  & ((\terminal|cpu|alu_cf[4]~7_combout ) # ((\terminal|cpu|alu_cf[3]~15_combout  & \terminal|cpu|alu_cf[4]~16_combout ))))

	.dataa(\terminal|cpu|alu_cf[3]~15_combout ),
	.datab(\terminal|cpu|alu_cf[4]~7_combout ),
	.datac(\terminal|cpu|alu_cf[4]~16_combout ),
	.datad(\terminal|cpu|alu_cf[5]~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[5]~17 .lut_mask = 16'hEC00;
defparam \terminal|cpu|alu_cf[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_af[6]~3 (
// Equation(s):
// \terminal|cpu|alu_af[6]~3_combout  = (\terminal|cpu|alu_inx[6]~5_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[6]~4_combout ))))) # (!\terminal|cpu|alu_inx[6]~5_combout  & (!\terminal|cpu|plm [15] & 
// ((!\terminal|cpu|alu_or[6]~4_combout ))))

	.dataa(\terminal|cpu|alu_inx[6]~5_combout ),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_or[6]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[6]~3 .lut_mask = 16'h2239;
defparam \terminal|cpu|alu_af[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_af[6] (
// Equation(s):
// \terminal|cpu|alu_af [6] = \terminal|cpu|alu_af[6]~3_combout  $ (((\terminal|cpu|alu_cf[5]~17_combout ) # (\terminal|cpu|alu_cf[5]~5_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[5]~17_combout ),
	.datac(\terminal|cpu|alu_af[6]~3_combout ),
	.datad(\terminal|cpu|alu_cf[5]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [6]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[6] .lut_mask = 16'h0F3C;
defparam \terminal|cpu|alu_af[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[5]~19 (
// Equation(s):
// \terminal|cpu|alu_sh[5]~19_combout  = (\terminal|cpu|alu_af [4] & ((\terminal|cpu|lshift~0_combout ) # ((\terminal|cpu|alu_af[5]~7_combout  & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|alu_af [4] & (\terminal|cpu|alu_af[5]~7_combout  & 
// (\terminal|cpu|sf_xchg~0_combout )))

	.dataa(\terminal|cpu|alu_af [4]),
	.datab(\terminal|cpu|alu_af[5]~7_combout ),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[5]~19 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|alu_sh[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[5] (
// Equation(s):
// \terminal|cpu|alu_sh [5] = (\terminal|cpu|alu_sh[5]~19_combout ) # ((\terminal|cpu|alu_af [6] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|alu_af [6]),
	.datab(gnd),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_sh[5]~19_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [5]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[5] .lut_mask = 16'hFFA0;
defparam \terminal|cpu|alu_sh[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \terminal|cpu|xb[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[5] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|ear2[5]~5 (
// Equation(s):
// \terminal|cpu|ear2[5]~5_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [13]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [5]))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|xb [5]),
	.datad(\terminal|cpu|xb [13]),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[5]~5 .lut_mask = 16'hFA50;
defparam \terminal|cpu|ear2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|acc[5]~feeder (
// Equation(s):
// \terminal|cpu|acc[5]~feeder_combout  = \terminal|cpu|ear2[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ear2[5]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|acc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acc[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|acc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \terminal|cpu|acc[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|acc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[5] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[0]~0 (
// Equation(s):
// \terminal|cpu|ea_cta[0]~0_combout  = (\terminal|cpu|ireg [10] & \terminal|cpu|acc [5])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [10]),
	.datac(gnd),
	.datad(\terminal|cpu|acc [5]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[0]~0 .lut_mask = 16'hCC00;
defparam \terminal|cpu|ea_cta[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[0]~1 (
// Equation(s):
// \terminal|cpu|ea_cta[0]~1_combout  = (\terminal|cpu|ea_ctld~combout  & (((!\terminal|cpu|ea_cta[0]~0_combout )))) # (!\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|alu_st [1] & ((\terminal|cpu|ea_nrdy~q ))))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|ea_cta[0]~0_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[0]~1 .lut_mask = 16'h3A30;
defparam \terminal|cpu|ea_cta[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|Add1~0 (
// Equation(s):
// \terminal|cpu|Add1~0_combout  = \terminal|cpu|ea_ct [0] $ (VCC)
// \terminal|cpu|Add1~1  = CARRY(\terminal|cpu|ea_ct [0])

	.dataa(\terminal|cpu|ea_ct [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|cpu|Add1~0_combout ),
	.cout(\terminal|cpu|Add1~1 ));
// synopsys translate_off
defparam \terminal|cpu|Add1~0 .lut_mask = 16'h55AA;
defparam \terminal|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[0]~2 (
// Equation(s):
// \terminal|cpu|ea_cta[0]~2_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|ea_cta[0]~1_combout  & (\terminal|cpu|Add1~0_combout )) # (!\terminal|cpu|ea_cta[0]~1_combout  & ((\terminal|cpu|ea_ct [0])))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|Add1~0_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_ct [0]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[0]~2 .lut_mask = 16'h0D08;
defparam \terminal|cpu|ea_cta[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[0]~3 (
// Equation(s):
// \terminal|cpu|ea_cta[0]~3_combout  = (\terminal|cpu|ea_cta[0]~2_combout ) # ((\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|ea_cta[0]~1_combout  $ (!\terminal|cpu|ear2[0]~13_combout ))))

	.dataa(\terminal|cpu|ea_cta[0]~1_combout ),
	.datab(\terminal|cpu|ear2[0]~13_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_cta[0]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[0]~3 .lut_mask = 16'hFF90;
defparam \terminal|cpu|ea_cta[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \terminal|cpu|ea_ct[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_cta[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_ct [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_ct[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_ct[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[1]~10 (
// Equation(s):
// \terminal|cpu|ea_cta[1]~10_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|ea_cta[0]~1_combout  & (\terminal|cpu|Add1~2_combout )) # (!\terminal|cpu|ea_cta[0]~1_combout  & ((\terminal|cpu|ea_ct [1])))))

	.dataa(\terminal|cpu|Add1~2_combout ),
	.datab(\terminal|cpu|ea_ct [1]),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_cta[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[1]~10 .lut_mask = 16'h0A0C;
defparam \terminal|cpu|ea_cta[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_cta[1]~11 (
// Equation(s):
// \terminal|cpu|ea_cta[1]~11_combout  = (\terminal|cpu|ea_cta[1]~10_combout ) # ((\terminal|cpu|ea_ctld~combout  & (\terminal|cpu|psw[1]~0_combout  $ (!\terminal|cpu|ea_cta[0]~1_combout ))))

	.dataa(\terminal|cpu|psw[1]~0_combout ),
	.datab(\terminal|cpu|ea_cta[1]~10_combout ),
	.datac(\terminal|cpu|ea_ctld~combout ),
	.datad(\terminal|cpu|ea_cta[0]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_cta[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_cta[1]~11 .lut_mask = 16'hECDC;
defparam \terminal|cpu|ea_cta[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|Equal32~1 (
// Equation(s):
// \terminal|cpu|Equal32~1_combout  = (\terminal|cpu|ea_cta[1]~11_combout  & (\terminal|cpu|Equal32~0_combout  & \terminal|cpu|ea_cta[0]~3_combout ))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|Equal32~0_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal32~1 .lut_mask = 16'hA000;
defparam \terminal|cpu|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \terminal|cpu|ea_f[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|Equal34~0 (
// Equation(s):
// \terminal|cpu|Equal34~0_combout  = (\terminal|cpu|ea_cta[1]~11_combout  & (\terminal|cpu|Equal32~0_combout  & !\terminal|cpu|ea_cta[0]~3_combout ))

	.dataa(\terminal|cpu|ea_cta[1]~11_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|Equal32~0_combout ),
	.datad(\terminal|cpu|ea_cta[0]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal34~0 .lut_mask = 16'h00A0;
defparam \terminal|cpu|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \terminal|cpu|ea_f[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \terminal|cpu|ea_fn23r~0 (
// Equation(s):
// \terminal|cpu|ea_fn23r~0_combout  = (\terminal|cpu|ea_f [3]) # (\terminal|cpu|ea_f [2])

	.dataa(\terminal|cpu|ea_f [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|ea_f [2]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_fn23r~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_fn23r~0 .lut_mask = 16'hFFAA;
defparam \terminal|cpu|ea_fn23r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \terminal|cpu|ea_fn23r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_fn23r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_fn23r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_fn23r .is_wysiwyg = "true";
defparam \terminal|cpu|ea_fn23r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|wait_div~0 (
// Equation(s):
// \terminal|cpu|wait_div~0_combout  = (\terminal|cpu|ea_fn23r~q  & ((\terminal|cpu|alu_st [1] & ((!\terminal|cpu|cond_z~7_combout ))) # (!\terminal|cpu|alu_st [1] & (\terminal|cpu|wait_div~q )))) # (!\terminal|cpu|ea_fn23r~q  & (((\terminal|cpu|wait_div~q 
// ))))

	.dataa(\terminal|cpu|ea_fn23r~q ),
	.datab(\terminal|cpu|alu_st [1]),
	.datac(\terminal|cpu|wait_div~q ),
	.datad(\terminal|cpu|cond_z~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wait_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wait_div~0 .lut_mask = 16'h70F8;
defparam \terminal|cpu|wait_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \terminal|cpu|wait_div (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wait_div~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wait_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wait_div .is_wysiwyg = "true";
defparam \terminal|cpu|wait_div .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|ea_mop0~0 (
// Equation(s):
// \terminal|cpu|ea_mop0~0_combout  = (\terminal|cpu|ea_f [0] & (\terminal|cpu|acc [15] $ (((!\terminal|cpu|tlz~q ) # (!\terminal|cpu|wait_div~q )))))

	.dataa(\terminal|cpu|wait_div~q ),
	.datab(\terminal|cpu|tlz~q ),
	.datac(\terminal|cpu|ea_f [0]),
	.datad(\terminal|cpu|acc [15]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mop0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mop0~0 .lut_mask = 16'h8070;
defparam \terminal|cpu|ea_mop0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm13m~1 (
// Equation(s):
// \terminal|cpu|plm13m~1_combout  = (\terminal|cpu|ea_f [1] & (\terminal|cpu|ear1 [15] $ (!\terminal|cpu|tlz~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_f [1]),
	.datac(\terminal|cpu|ear1 [15]),
	.datad(\terminal|cpu|tlz~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm13m~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm13m~1 .lut_mask = 16'hC00C;
defparam \terminal|cpu|plm13m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm13m~2 (
// Equation(s):
// \terminal|cpu|plm13m~2_combout  = (\terminal|cpu|ea_mop0~0_combout ) # ((\terminal|cpu|plm13m~1_combout ) # ((!\terminal|cpu|wait_div~q  & \terminal|cpu|ea_fn12~q )))

	.dataa(\terminal|cpu|ea_mop0~0_combout ),
	.datab(\terminal|cpu|wait_div~q ),
	.datac(\terminal|cpu|plm13m~1_combout ),
	.datad(\terminal|cpu|ea_fn12~q ),
	.cin(gnd),
	.combout(\terminal|cpu|plm13m~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm13m~2 .lut_mask = 16'hFBFA;
defparam \terminal|cpu|plm13m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm13m~0 (
// Equation(s):
// \terminal|cpu|plm13m~0_combout  = (\terminal|cpu|ea_mul~combout  & ((\terminal|cpu|ea_f [0] & ((!\terminal|cpu|acc [15]))) # (!\terminal|cpu|ea_f [0] & (!\terminal|cpu|ear2 [0]))))

	.dataa(\terminal|cpu|ear2 [0]),
	.datab(\terminal|cpu|ea_mul~combout ),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|ea_f [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm13m~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm13m~0 .lut_mask = 16'h0C44;
defparam \terminal|cpu|plm13m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm13m~3 (
// Equation(s):
// \terminal|cpu|plm13m~3_combout  = ((\terminal|cpu|plm13m~0_combout ) # ((\terminal|cpu|ea_div~0_combout  & \terminal|cpu|plm13m~2_combout ))) # (!\terminal|cpu|plm [13])

	.dataa(\terminal|cpu|ea_div~0_combout ),
	.datab(\terminal|cpu|plm13m~2_combout ),
	.datac(\terminal|cpu|plm [13]),
	.datad(\terminal|cpu|plm13m~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm13m~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm13m~3 .lut_mask = 16'hFF8F;
defparam \terminal|cpu|plm13m~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|sf_inv~0 (
// Equation(s):
// \terminal|cpu|sf_inv~0_combout  = (\terminal|cpu|plm13m~3_combout  & (\terminal|cpu|plm14m~8_combout  & (\terminal|cpu|plm14m~7_combout  & !\terminal|cpu|plm [17])))

	.dataa(\terminal|cpu|plm13m~3_combout ),
	.datab(\terminal|cpu|plm14m~8_combout ),
	.datac(\terminal|cpu|plm14m~7_combout ),
	.datad(\terminal|cpu|plm [17]),
	.cin(gnd),
	.combout(\terminal|cpu|sf_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sf_inv~0 .lut_mask = 16'h0080;
defparam \terminal|cpu|sf_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \terminal|cpu|sf_inv (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sf_inv~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_inv .is_wysiwyg = "true";
defparam \terminal|cpu|sf_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \terminal|cpu|sf_sub (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_cf[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sf_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sf_sub .is_wysiwyg = "true";
defparam \terminal|cpu|sf_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|cond_c~0 (
// Equation(s):
// \terminal|cpu|cond_c~0_combout  = (\terminal|cpu|sf_inv~q ) # ((\terminal|cpu|ea_mul~combout ) # (\terminal|cpu|cond_c0~4_combout  $ (!\terminal|cpu|sf_sub~q )))

	.dataa(\terminal|cpu|sf_inv~q ),
	.datab(\terminal|cpu|ea_mul~combout ),
	.datac(\terminal|cpu|cond_c0~4_combout ),
	.datad(\terminal|cpu|sf_sub~q ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c~0 .lut_mask = 16'hFEEF;
defparam \terminal|cpu|cond_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \terminal|cpu|ea_20r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_20r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_20r .is_wysiwyg = "true";
defparam \terminal|cpu|ea_20r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|cond_c~1 (
// Equation(s):
// \terminal|cpu|cond_c~1_combout  = (\terminal|cpu|zero_div~q  & (((\terminal|cpu|ea_20r~q )) # (!\terminal|cpu|ea_shr2~0_combout ))) # (!\terminal|cpu|zero_div~q  & (!\terminal|cpu|ea_div~0_combout  & ((\terminal|cpu|ea_20r~q ) # 
// (!\terminal|cpu|ea_shr2~0_combout ))))

	.dataa(\terminal|cpu|zero_div~q ),
	.datab(\terminal|cpu|ea_shr2~0_combout ),
	.datac(\terminal|cpu|ea_20r~q ),
	.datad(\terminal|cpu|ea_div~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c~1 .lut_mask = 16'hA2F3;
defparam \terminal|cpu|cond_c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~3 (
// Equation(s):
// \terminal|cpu|cond_c1~3_combout  = (\terminal|cpu|xb [15] & (\terminal|cpu|xb [13] & (\terminal|cpu|xb [14] & \terminal|cpu|xb [12])))

	.dataa(\terminal|cpu|xb [15]),
	.datab(\terminal|cpu|xb [13]),
	.datac(\terminal|cpu|xb [14]),
	.datad(\terminal|cpu|xb [12]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~3 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_c1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~1 (
// Equation(s):
// \terminal|cpu|cond_c1~1_combout  = (\terminal|cpu|xb [5] & (\terminal|cpu|xb [6] & (\terminal|cpu|xb [7] & \terminal|cpu|xb [4])))

	.dataa(\terminal|cpu|xb [5]),
	.datab(\terminal|cpu|xb [6]),
	.datac(\terminal|cpu|xb [7]),
	.datad(\terminal|cpu|xb [4]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~1 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_c1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~0 (
// Equation(s):
// \terminal|cpu|cond_c1~0_combout  = (\terminal|cpu|xb [1] & (\terminal|cpu|xb [2] & (\terminal|cpu|xb [0] & \terminal|cpu|xb [3])))

	.dataa(\terminal|cpu|xb [1]),
	.datab(\terminal|cpu|xb [2]),
	.datac(\terminal|cpu|xb [0]),
	.datad(\terminal|cpu|xb [3]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_c1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~2 (
// Equation(s):
// \terminal|cpu|cond_c1~2_combout  = (\terminal|cpu|xb [8] & (\terminal|cpu|xb [10] & (\terminal|cpu|xb [9] & \terminal|cpu|xb [11])))

	.dataa(\terminal|cpu|xb [8]),
	.datab(\terminal|cpu|xb [10]),
	.datac(\terminal|cpu|xb [9]),
	.datad(\terminal|cpu|xb [11]),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~2 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_c1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~4 (
// Equation(s):
// \terminal|cpu|cond_c1~4_combout  = (\terminal|cpu|cond_c1~3_combout  & (\terminal|cpu|cond_c1~1_combout  & (\terminal|cpu|cond_c1~0_combout  & \terminal|cpu|cond_c1~2_combout )))

	.dataa(\terminal|cpu|cond_c1~3_combout ),
	.datab(\terminal|cpu|cond_c1~1_combout ),
	.datac(\terminal|cpu|cond_c1~0_combout ),
	.datad(\terminal|cpu|cond_c1~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~4 .lut_mask = 16'h8000;
defparam \terminal|cpu|cond_c1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|cond_c1~5 (
// Equation(s):
// \terminal|cpu|cond_c1~5_combout  = (\terminal|cpu|ea22 [15] & (((\terminal|cpu|cond_c1~4_combout )))) # (!\terminal|cpu|ea22 [15] & (\terminal|cpu|Equal15~2_combout  & (\terminal|cpu|Equal14~2_combout )))

	.dataa(\terminal|cpu|Equal15~2_combout ),
	.datab(\terminal|cpu|Equal14~2_combout ),
	.datac(\terminal|cpu|ea22 [15]),
	.datad(\terminal|cpu|cond_c1~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c1~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c1~5 .lut_mask = 16'hF808;
defparam \terminal|cpu|cond_c1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|cond_c~2 (
// Equation(s):
// \terminal|cpu|cond_c~2_combout  = (\terminal|cpu|cond_c~0_combout  & (\terminal|cpu|cond_c~1_combout  & ((!\terminal|cpu|cond_c1~5_combout ) # (!\terminal|cpu|ea_mul~combout ))))

	.dataa(\terminal|cpu|cond_c~0_combout ),
	.datab(\terminal|cpu|ea_mul~combout ),
	.datac(\terminal|cpu|cond_c~1_combout ),
	.datad(\terminal|cpu|cond_c1~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cond_c~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cond_c~2 .lut_mask = 16'h20A0;
defparam \terminal|cpu|cond_c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|psw~7 (
// Equation(s):
// \terminal|cpu|psw~7_combout  = (\terminal|cpu|psw~6_combout  & ((\terminal|cpu|plm [26] & ((\terminal|cpu|psw [0]))) # (!\terminal|cpu|plm [26] & (\terminal|cpu|cond_c~2_combout )))) # (!\terminal|cpu|psw~6_combout  & (((\terminal|cpu|psw [0]))))

	.dataa(\terminal|cpu|cond_c~2_combout ),
	.datab(\terminal|cpu|psw [0]),
	.datac(\terminal|cpu|psw~6_combout ),
	.datad(\terminal|cpu|plm [26]),
	.cin(gnd),
	.combout(\terminal|cpu|psw~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw~7 .lut_mask = 16'hCCAC;
defparam \terminal|cpu|psw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|cpsw[0]~1 (
// Equation(s):
// \terminal|cpu|cpsw[0]~1_combout  = (\terminal|cpu|psw_wa~combout  & (\terminal|cpu|ear2[0]~13_combout )) # (!\terminal|cpu|psw_wa~combout  & ((\terminal|cpu|psw~7_combout )))

	.dataa(\terminal|cpu|ear2[0]~13_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|psw~7_combout ),
	.datad(\terminal|cpu|psw_wa~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cpsw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cpsw[0]~1 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|cpsw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \terminal|cpu|psw[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cpsw[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[0] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|sh_cin~1 (
// Equation(s):
// \terminal|cpu|sh_cin~1_combout  = (\terminal|cpu|sh_cin~0_combout  & ((\terminal|cpu|ear2 [15]))) # (!\terminal|cpu|sh_cin~0_combout  & (\terminal|cpu|psw [0]))

	.dataa(gnd),
	.datab(\terminal|cpu|psw [0]),
	.datac(\terminal|cpu|ear2 [15]),
	.datad(\terminal|cpu|sh_cin~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sh_cin~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sh_cin~1 .lut_mask = 16'hF0CC;
defparam \terminal|cpu|sh_cin~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[0]~8 (
// Equation(s):
// \terminal|cpu|alu_sh[0]~8_combout  = (\terminal|cpu|lshift~1_combout  & ((\terminal|cpu|alu_af [1]) # ((\terminal|cpu|alu_af [0] & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|lshift~1_combout  & (\terminal|cpu|alu_af [0] & 
// (\terminal|cpu|sf_xchg~0_combout )))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_af [0]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|alu_af [1]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[0]~8 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|alu_sh[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[0]~9 (
// Equation(s):
// \terminal|cpu|alu_sh[0]~9_combout  = (\terminal|cpu|alu_sh[0]~8_combout ) # ((\terminal|cpu|lshift~0_combout  & (\terminal|cpu|sh_cin~1_combout  & \terminal|cpu|plm18m~combout )))

	.dataa(\terminal|cpu|lshift~0_combout ),
	.datab(\terminal|cpu|sh_cin~1_combout ),
	.datac(\terminal|cpu|plm18m~combout ),
	.datad(\terminal|cpu|alu_sh[0]~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[0]~9 .lut_mask = 16'hFF80;
defparam \terminal|cpu|alu_sh[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \terminal|cpu|xb[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[0] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|ax~6 (
// Equation(s):
// \terminal|cpu|ax~6_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [0]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [8]))

	.dataa(\terminal|cpu|xb [8]),
	.datab(\terminal|cpu|alu_xb~combout ),
	.datac(\terminal|cpu|xb [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ax~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~6 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|ax~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|ear2[8]~8 (
// Equation(s):
// \terminal|cpu|ear2[8]~8_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~6_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(\terminal|cpu|ax~0_combout ),
	.datad(\terminal|cpu|ax~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[8]~8 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|ear2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|psw[8]~5 (
// Equation(s):
// \terminal|cpu|psw[8]~5_combout  = (\terminal|cpu|psw8_wa~combout  & (\terminal|cpu|ear2[8]~8_combout )) # (!\terminal|cpu|psw8_wa~combout  & ((\terminal|cpu|psw [8])))

	.dataa(\terminal|cpu|psw8_wa~combout ),
	.datab(\terminal|cpu|ear2[8]~8_combout ),
	.datac(\terminal|cpu|psw [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|psw[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[8]~5 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|psw[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \terminal|cpu|psw[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[8] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|ri~5 (
// Equation(s):
// \terminal|cpu|ri~5_combout  = (\terminal|cpu|aclo_rq~q  & (((\terminal|cpu|psw [7] & \terminal|cpu|psw [8])))) # (!\terminal|cpu|aclo_rq~q  & ((\terminal|cpu|pli_matrix|pl[4]~6_combout ) # ((\terminal|cpu|psw [7]))))

	.dataa(\terminal|cpu|pli_matrix|pl[4]~6_combout ),
	.datab(\terminal|cpu|aclo_rq~q ),
	.datac(\terminal|cpu|psw [7]),
	.datad(\terminal|cpu|psw [8]),
	.cin(gnd),
	.combout(\terminal|cpu|ri~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~5 .lut_mask = 16'hF232;
defparam \terminal|cpu|ri~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|Equal1~2 (
// Equation(s):
// \terminal|cpu|pld_matrix|Equal1~2_combout  = (!\terminal|cpu|breg [0] & (\terminal|cpu|breg [2] & (\terminal|cpu|breg [1] & !\terminal|cpu|breg [6])))

	.dataa(\terminal|cpu|breg [0]),
	.datab(\terminal|cpu|breg [2]),
	.datac(\terminal|cpu|breg [1]),
	.datad(\terminal|cpu|breg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|Equal1~2 .lut_mask = 16'h0040;
defparam \terminal|cpu|pld_matrix|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[8]~15 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[8]~15_combout  = (!\terminal|cpu|breg [4] & (!\terminal|cpu|breg [5] & !\terminal|cpu|breg [3]))

	.dataa(\terminal|cpu|breg [4]),
	.datab(\terminal|cpu|breg [5]),
	.datac(gnd),
	.datad(\terminal|cpu|breg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[8]~15 .lut_mask = 16'h0011;
defparam \terminal|cpu|pld_matrix|pl[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|Equal1~0 (
// Equation(s):
// \terminal|cpu|pld_matrix|Equal1~0_combout  = (\terminal|cpu|pld_matrix|pl[8]~15_combout  & (\terminal|cpu|Equal7~0_combout  & (!\terminal|cpu|br [6] & \terminal|cpu|Equal3~0_combout )))

	.dataa(\terminal|cpu|pld_matrix|pl[8]~15_combout ),
	.datab(\terminal|cpu|Equal7~0_combout ),
	.datac(\terminal|cpu|br [6]),
	.datad(\terminal|cpu|Equal3~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|Equal1~0 .lut_mask = 16'h0800;
defparam \terminal|cpu|pld_matrix|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|Equal1~1 (
// Equation(s):
// \terminal|cpu|pld_matrix|Equal1~1_combout  = (!\terminal|cpu|br [0] & (!\terminal|cpu|breg [7] & (!\terminal|cpu|breg [11] & \terminal|cpu|pld_matrix|Equal1~0_combout )))

	.dataa(\terminal|cpu|br [0]),
	.datab(\terminal|cpu|breg [7]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|Equal1~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|Equal1~1 .lut_mask = 16'h0100;
defparam \terminal|cpu|pld_matrix|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|Equal1~3 (
// Equation(s):
// \terminal|cpu|pld_matrix|Equal1~3_combout  = (\terminal|cpu|pld_matrix|Equal1~2_combout  & \terminal|cpu|pld_matrix|Equal1~1_combout )

	.dataa(\terminal|cpu|pld_matrix|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|Equal1~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|Equal1~3 .lut_mask = 16'hAA00;
defparam \terminal|cpu|pld_matrix|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \terminal|cpu|dc_rtt (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|Equal1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dc_rtt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dc_rtt .is_wysiwyg = "true";
defparam \terminal|cpu|dc_rtt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|ri~6 (
// Equation(s):
// \terminal|cpu|ri~6_combout  = ((\terminal|cpu|qri~0_combout  & ((!\terminal|cpu|dc_rtt~q ))) # (!\terminal|cpu|qri~0_combout  & (!\terminal|cpu|ri~5_combout ))) # (!\terminal|cpu|pli_matrix|p[12]~4_combout )

	.dataa(\terminal|cpu|qri~0_combout ),
	.datab(\terminal|cpu|ri~5_combout ),
	.datac(\terminal|cpu|pli_matrix|p[12]~4_combout ),
	.datad(\terminal|cpu|dc_rtt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~6 .lut_mask = 16'h1FBF;
defparam \terminal|cpu|ri~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|ri~7 (
// Equation(s):
// \terminal|cpu|ri~7_combout  = (\terminal|cpu|pli_ack~q  & ((\terminal|cpu|ri~4_combout ) # ((!\terminal|cpu|ri~6_combout )))) # (!\terminal|cpu|pli_ack~q  & (((\terminal|cpu|ri [0]))))

	.dataa(\terminal|cpu|ri~4_combout ),
	.datab(\terminal|cpu|ri [0]),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|ri~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~7 .lut_mask = 16'hACFC;
defparam \terminal|cpu|ri~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|ri~8 (
// Equation(s):
// \terminal|cpu|ri~8_combout  = (!\terminal|cpu|pc2_res~1_combout  & ((\terminal|cpu|pi_stb~q  & (\terminal|cpu|plm [3])) # (!\terminal|cpu|pi_stb~q  & ((\terminal|cpu|ri~7_combout )))))

	.dataa(\terminal|cpu|pc2_res~1_combout ),
	.datab(\terminal|cpu|pi_stb~q ),
	.datac(\terminal|cpu|plm [3]),
	.datad(\terminal|cpu|ri~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~8 .lut_mask = 16'h5140;
defparam \terminal|cpu|ri~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \terminal|cpu|ri[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ri~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ri [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ri[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ri[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor100 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor100~combout  = (((\terminal|cpu|ri [0]) # (!\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|plm_matrix|WideNor100~0_combout )) # (!\terminal|cpu|ia [0])

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.datac(\terminal|cpu|ri [0]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor100 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~258 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~258_combout  = ((!\terminal|cpu|plm_matrix|pl[35]~226_combout ) # (!\terminal|cpu|plm_matrix|WideNor53~combout )) # (!\terminal|cpu|plm_matrix|WideNor189~combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~226_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~258_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~258 .lut_mask = 16'h3FFF;
defparam \terminal|cpu|plm_matrix|pl[31]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~259 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~259_combout  = (((\terminal|cpu|plm_matrix|pl[31]~258_combout ) # (!\terminal|cpu|plm_matrix|WideNor100~combout )) # (!\terminal|cpu|plm_matrix|WideNor182~combout )) # (!\terminal|cpu|plm_matrix|pl[31]~170_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[31]~170_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~258_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~259_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~259 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|pl[31]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~263 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~263_combout  = (\terminal|cpu|plm_matrix|WideNor89~combout  & (\terminal|cpu|plm_matrix|WideNor146~combout  & \terminal|cpu|plm_matrix|WideNor105~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor89~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor105~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~263_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~263 .lut_mask = 16'hA000;
defparam \terminal|cpu|plm_matrix|pl[31]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~264 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~264_combout  = (\terminal|cpu|plm_matrix|pl[31]~257_combout ) # (((\terminal|cpu|plm_matrix|pl[31]~259_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~263_combout )) # (!\terminal|cpu|plm_matrix|pl[34]~262_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[31]~257_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~262_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~259_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~263_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~264_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~264 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|pl[31]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|na~11 (
// Equation(s):
// \terminal|cpu|na~11_combout  = (!\terminal|cpu|abort~combout  & ((\terminal|cpu|mc_stb~q  & ((\terminal|cpu|plm_matrix|pl[31]~264_combout ))) # (!\terminal|cpu|mc_stb~q  & (\terminal|cpu|na [0]))))

	.dataa(\terminal|cpu|na [0]),
	.datab(\terminal|cpu|mc_stb~q ),
	.datac(\terminal|cpu|abort~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~264_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~11 .lut_mask = 16'h0E02;
defparam \terminal|cpu|na~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|na~18 (
// Equation(s):
// \terminal|cpu|na~18_combout  = (\terminal|cpu|na~11_combout ) # ((\terminal|sysreset|dclo_out~q ) # ((\terminal|sysreset|aclo_out~q  & !\terminal|cpu|ac0~q )))

	.dataa(\terminal|cpu|na~11_combout ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|cpu|na~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~18 .lut_mask = 16'hFFAE;
defparam \terminal|cpu|na~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \terminal|cpu|na[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[0] .is_wysiwyg = "true";
defparam \terminal|cpu|na[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|get_state~0 (
// Equation(s):
// \terminal|cpu|get_state~0_combout  = (!\terminal|cpu|plm [26] & (\terminal|cpu|plm [25] & !\terminal|cpu|na [0]))

	.dataa(\terminal|cpu|plm [26]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [25]),
	.datad(\terminal|cpu|na [0]),
	.cin(gnd),
	.combout(\terminal|cpu|get_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|get_state~0 .lut_mask = 16'h0050;
defparam \terminal|cpu|get_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \terminal|cpu|get_state (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|get_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|get_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|get_state .is_wysiwyg = "true";
defparam \terminal|cpu|get_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|bra_stb~0 (
// Equation(s):
// \terminal|cpu|bra_stb~0_combout  = (\terminal|cpu|bra_req~1_combout ) # ((\terminal|cpu|get_state~q  & \terminal|cpu|alu_st [1]))

	.dataa(\terminal|cpu|bra_req~1_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|get_state~q ),
	.datad(\terminal|cpu|alu_st [1]),
	.cin(gnd),
	.combout(\terminal|cpu|bra_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|bra_stb~0 .lut_mask = 16'hFAAA;
defparam \terminal|cpu|bra_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \terminal|cpu|bra_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|bra_stb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|bra_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|bra_stb .is_wysiwyg = "true";
defparam \terminal|cpu|bra_stb .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \terminal|cpu|wio_wr_xt (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wio_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wio_wr_xt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wio_wr_xt .is_wysiwyg = "true";
defparam \terminal|cpu|wio_wr_xt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|wb_cyc~2 (
// Equation(s):
// \terminal|cpu|wb_cyc~2_combout  = (!\terminal|cpu|wb_wdone~0_combout  & ((\terminal|cpu|wio_wr_xt~q ) # (!\terminal|cpu|wb_rdone~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_wdone~0_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wio_wr_xt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_cyc~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_cyc~2 .lut_mask = 16'h3303;
defparam \terminal|cpu|wb_cyc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|wb_cyc~3 (
// Equation(s):
// \terminal|cpu|wb_cyc~3_combout  = (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|iop_stb~2_combout ) # ((\terminal|cpu|wb_cyc~q  & \terminal|cpu|wb_cyc~2_combout ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|wb_cyc~q ),
	.datad(\terminal|cpu|wb_cyc~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_cyc~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_cyc~3 .lut_mask = 16'h3222;
defparam \terminal|cpu|wb_cyc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \terminal|cpu|wio_rd_xt (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wio_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wio_rd_xt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wio_rd_xt .is_wysiwyg = "true";
defparam \terminal|cpu|wio_rd_xt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|plr[23]~0 (
// Equation(s):
// \terminal|cpu|plr[23]~0_combout  = (\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm [23]))) # (!\terminal|cpu|alu_st [0] & (\terminal|cpu|plm_wt [23]))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_wt [23]),
	.datac(\terminal|cpu|plm [23]),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plr[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plr[23]~0 .lut_mask = 16'hF0CC;
defparam \terminal|cpu|plr[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|wio_rd_rc~0 (
// Equation(s):
// \terminal|cpu|wio_rd_rc~0_combout  = (\terminal|cpu|plr[23]~0_combout  & (!\terminal|cpu|plr[21]~2_combout  & \terminal|cpu|dc_iord~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|plr[23]~0_combout ),
	.datac(\terminal|cpu|plr[21]~2_combout ),
	.datad(\terminal|cpu|dc_iord~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_rd_rc~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_rd_rc~0 .lut_mask = 16'h0C00;
defparam \terminal|cpu|wio_rd_rc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|wio_rd_rc~1 (
// Equation(s):
// \terminal|cpu|wio_rd_rc~1_combout  = (\terminal|cpu|plr[22]~1_combout  & (((\terminal|cpu|wio_rd_rc~0_combout )))) # (!\terminal|cpu|plr[22]~1_combout  & ((\terminal|cpu|plr[21]~2_combout ) # ((\terminal|cpu|plr[24]~3_combout ))))

	.dataa(\terminal|cpu|plr[22]~1_combout ),
	.datab(\terminal|cpu|plr[21]~2_combout ),
	.datac(\terminal|cpu|plr[24]~3_combout ),
	.datad(\terminal|cpu|wio_rd_rc~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_rd_rc~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_rd_rc~1 .lut_mask = 16'hFE54;
defparam \terminal|cpu|wio_rd_rc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|wio_rd~0 (
// Equation(s):
// \terminal|cpu|wio_rd~0_combout  = (\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wio_rd_rc~1_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|wio_rd_xt~q ))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wio_rd_xt~q ),
	.datad(\terminal|cpu|wio_rd_rc~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_rd~0 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wio_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|wb_cyc~4 (
// Equation(s):
// \terminal|cpu|wb_cyc~4_combout  = (\terminal|cpu|wb_cyc~3_combout  & ((\terminal|cpu|wb_cyc~5_combout ) # ((\terminal|cpu|wb_cyc~q ) # (\terminal|cpu|wio_rd~0_combout ))))

	.dataa(\terminal|cpu|wb_cyc~3_combout ),
	.datab(\terminal|cpu|wb_cyc~5_combout ),
	.datac(\terminal|cpu|wb_cyc~q ),
	.datad(\terminal|cpu|wio_rd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_cyc~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_cyc~4 .lut_mask = 16'hAAA8;
defparam \terminal|cpu|wb_cyc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \terminal|cpu|wb_cyc (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_cyc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_cyc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_cyc .is_wysiwyg = "true";
defparam \terminal|cpu|wb_cyc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|ra_wx~0 (
// Equation(s):
// \terminal|cpu|ra_wx~0_combout  = (\terminal|cpu|plm [3] & ((\terminal|cpu|plm [2]) # (!\terminal|cpu|plm [29]))) # (!\terminal|cpu|plm [3] & ((!\terminal|cpu|plm [2])))

	.dataa(\terminal|cpu|plm [3]),
	.datab(gnd),
	.datac(\terminal|cpu|plm [29]),
	.datad(\terminal|cpu|plm [2]),
	.cin(gnd),
	.combout(\terminal|cpu|ra_wx~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ra_wx~0 .lut_mask = 16'hAA5F;
defparam \terminal|cpu|ra_wx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|wra~6 (
// Equation(s):
// \terminal|cpu|wra~6_combout  = (\terminal|cpu|wra~3_combout  & ((\terminal|cpu|ra_wa~combout ) # ((!\terminal|cpu|ra_wx~0_combout  & \terminal|cpu|alu_wr~combout ))))

	.dataa(\terminal|cpu|ra_wx~0_combout ),
	.datab(\terminal|cpu|alu_wr~combout ),
	.datac(\terminal|cpu|ra_wa~combout ),
	.datad(\terminal|cpu|wra~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~6 .lut_mask = 16'hF400;
defparam \terminal|cpu|wra~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|rta_fall~3 (
// Equation(s):
// \terminal|cpu|rta_fall~3_combout  = (!\terminal|cpu|tevent~q  & (!\terminal|cpu|iocmd_st [0] & (!\terminal|cpu|reset~combout  & !\terminal|cpu|iop_sta~q )))

	.dataa(\terminal|cpu|tevent~q ),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(\terminal|cpu|reset~combout ),
	.datad(\terminal|cpu|iop_sta~q ),
	.cin(gnd),
	.combout(\terminal|cpu|rta_fall~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rta_fall~3 .lut_mask = 16'h0001;
defparam \terminal|cpu|rta_fall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|to_block~0 (
// Equation(s):
// \terminal|cpu|to_block~0_combout  = (\terminal|cpu|iocmd_st [5] & ((\terminal|cpu|io_rcd1~q ) # (!\terminal|cpu|iocmd_st [2])))

	.dataa(gnd),
	.datab(\terminal|cpu|iocmd_st [5]),
	.datac(\terminal|cpu|io_rcd1~q ),
	.datad(\terminal|cpu|iocmd_st [2]),
	.cin(gnd),
	.combout(\terminal|cpu|to_block~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|to_block~0 .lut_mask = 16'hC0CC;
defparam \terminal|cpu|to_block~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|adr_req~0 (
// Equation(s):
// \terminal|cpu|adr_req~0_combout  = (\terminal|cpu|rta_fall~3_combout  & (!\terminal|cpu|to_block~0_combout  & ((\terminal|cpu|wra~6_combout ) # (\terminal|cpu|adr_req~q ))))

	.dataa(\terminal|cpu|wra~6_combout ),
	.datab(\terminal|cpu|rta_fall~3_combout ),
	.datac(\terminal|cpu|adr_req~q ),
	.datad(\terminal|cpu|to_block~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|adr_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|adr_req~0 .lut_mask = 16'h00C8;
defparam \terminal|cpu|adr_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \terminal|cpu|adr_req (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|adr_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|adr_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|adr_req .is_wysiwyg = "true";
defparam \terminal|cpu|adr_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st[4]~6 (
// Equation(s):
// \terminal|cpu|iocmd_st[4]~6_combout  = (\terminal|cpu|iocmd_st [4]) # ((!\terminal|cpu|wb_cyc~q  & !\terminal|cpu|adr_req~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_cyc~q ),
	.datac(\terminal|cpu|iocmd_st [4]),
	.datad(\terminal|cpu|adr_req~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[4]~6 .lut_mask = 16'hF0F3;
defparam \terminal|cpu|iocmd_st[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~7 (
// Equation(s):
// \terminal|cpu|iocmd_st~7_combout  = (\terminal|cpu|io_rcd1_xt~combout  & ((\terminal|cpu|alu_st [1]) # ((!\terminal|cpu|iocmd_st [0] & \terminal|cpu|iocmd_st [3]))))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(\terminal|cpu|iocmd_st [3]),
	.datad(\terminal|cpu|io_rcd1_xt~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~7 .lut_mask = 16'hBA00;
defparam \terminal|cpu|iocmd_st~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \terminal|cpu|iocmd_st[3] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iocmd_st~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iocmd_st [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[3] .is_wysiwyg = "true";
defparam \terminal|cpu|iocmd_st[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \terminal|cpu|iocmd_st[4] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iocmd_st[4]~6_combout ),
	.asdata(vcc),
	.clrn(\terminal|cpu|iocmd_st [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iocmd_st [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[4] .is_wysiwyg = "true";
defparam \terminal|cpu|iocmd_st[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|br_cmdrq~0 (
// Equation(s):
// \terminal|cpu|br_cmdrq~0_combout  = (\terminal|cpu|iocmd_st [5] & (((\terminal|cpu|buf_res~q  & \terminal|cpu|iocmd_st [4])) # (!\terminal|cpu|iocmd_st [2]))) # (!\terminal|cpu|iocmd_st [5] & (\terminal|cpu|buf_res~q  & ((\terminal|cpu|iocmd_st [4]))))

	.dataa(\terminal|cpu|iocmd_st [5]),
	.datab(\terminal|cpu|buf_res~q ),
	.datac(\terminal|cpu|iocmd_st [2]),
	.datad(\terminal|cpu|iocmd_st [4]),
	.cin(gnd),
	.combout(\terminal|cpu|br_cmdrq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_cmdrq~0 .lut_mask = 16'hCE0A;
defparam \terminal|cpu|br_cmdrq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|br_cmdrq~1 (
// Equation(s):
// \terminal|cpu|br_cmdrq~1_combout  = (!\terminal|cpu|io_cmdr~q  & ((\terminal|cpu|br_cmdrq~q ) # (\terminal|cpu|br_cmdrq~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|io_cmdr~q ),
	.datac(\terminal|cpu|br_cmdrq~q ),
	.datad(\terminal|cpu|br_cmdrq~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|br_cmdrq~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_cmdrq~1 .lut_mask = 16'h3330;
defparam \terminal|cpu|br_cmdrq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|br_cmdrq~2 (
// Equation(s):
// \terminal|cpu|br_cmdrq~2_combout  = (\terminal|cpu|br_cmdrq~1_combout  & ((!\terminal|cpu|io_cmd~0_combout ) # (!\terminal|cpu|alu_wr~combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|br_cmdrq~1_combout ),
	.datac(\terminal|cpu|alu_wr~combout ),
	.datad(\terminal|cpu|io_cmd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|br_cmdrq~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_cmdrq~2 .lut_mask = 16'h0CCC;
defparam \terminal|cpu|br_cmdrq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \terminal|cpu|br_cmdrq (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br_cmdrq~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br_cmdrq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br_cmdrq .is_wysiwyg = "true";
defparam \terminal|cpu|br_cmdrq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~133 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~133_combout  = (\terminal|cpu|plm_matrix|WideNor106~combout  & (\terminal|cpu|plm_matrix|WideNor148~combout  & (\terminal|cpu|plm_matrix|WideNor53~combout  & \terminal|cpu|plm_matrix|WideNor179~1_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor148~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor179~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~133_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~133 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~306 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~306_combout  = (\terminal|cpu|plm_matrix|WideNor169~0_combout  & ((\terminal|cpu|ia [1]) # ((!\terminal|cpu|plm_matrix|pl[31]~52_combout ) # (!\terminal|cpu|ia [2]))))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor169~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~306_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~306 .lut_mask = 16'hB0F0;
defparam \terminal|cpu|plm_matrix|pl[1]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~132 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~132_combout  = (\terminal|cpu|plm_matrix|WideNor185~combout  & (\terminal|cpu|plm_matrix|pl[1]~306_combout  & \terminal|cpu|plm_matrix|WideNor23~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~306_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor23~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~132_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~132 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[35]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~134 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~134_combout  = (\terminal|cpu|plm_matrix|pl[35]~130_combout  & (\terminal|cpu|plm_matrix|pl[35]~133_combout  & (\terminal|cpu|plm_matrix|WideNor158~combout  & \terminal|cpu|plm_matrix|pl[35]~132_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~130_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~133_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor158~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~132_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~134_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~134 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~135 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~135_combout  = (\terminal|cpu|plm_matrix|WideNor187~combout  & (\terminal|cpu|plm_matrix|pl[35]~134_combout  & \terminal|cpu|plm_matrix|WideNor190~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor187~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~134_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor190~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~135_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~135 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|pl[35]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~278 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~278_combout  = (\terminal|cpu|plm_matrix|WideNor159~combout  & (\terminal|cpu|plm_matrix|pl[35]~203_combout  & ((!\terminal|cpu|plm_matrix|WideNor193~0_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~51_combout ))))

	.dataa(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~203_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~278_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~278 .lut_mask = 16'h4C00;
defparam \terminal|cpu|plm_matrix|pl[35]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~280 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~280_combout  = (\terminal|cpu|ia [1]) # ((!\terminal|cpu|ia [5] & ((\terminal|cpu|ia [4]) # (!\terminal|cpu|ia [2]))))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~280_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~280 .lut_mask = 16'hAAEF;
defparam \terminal|cpu|plm_matrix|pl[35]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~279 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~279_combout  = (\terminal|cpu|ia [0] & (((\terminal|cpu|ia [5]) # (!\terminal|cpu|ia [3])))) # (!\terminal|cpu|ia [0] & (((\terminal|cpu|ia [3])) # (!\terminal|cpu|ia [4])))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [4]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~279_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~279 .lut_mask = 16'hFB5B;
defparam \terminal|cpu|plm_matrix|pl[35]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~281 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~281_combout  = (\terminal|cpu|plm_matrix|pl[35]~280_combout ) # ((\terminal|cpu|plm_matrix|pl[35]~279_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~131_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[35]~280_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~279_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~131_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~281_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~281 .lut_mask = 16'hFCFF;
defparam \terminal|cpu|plm_matrix|pl[35]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~282 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~282_combout  = (\terminal|cpu|plm_matrix|WideNor109~combout  & (\terminal|cpu|plm_matrix|WideNor144~combout  & (\terminal|cpu|plm_matrix|pl[35]~281_combout  & \terminal|cpu|plm_matrix|WideNor107~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor109~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor144~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~281_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor107~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~282_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~282 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~283 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~283_combout  = (\terminal|cpu|plm_matrix|pl[35]~278_combout  & (\terminal|cpu|plm_matrix|pl[35]~282_combout  & (\terminal|cpu|plm_matrix|WideNor115~combout  & \terminal|cpu|plm_matrix|pl[35]~226_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~278_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~282_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor115~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~226_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~283_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~283 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~216 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~216_combout  = (\terminal|cpu|plm_matrix|WideNor92~combout  & (\terminal|cpu|plm_matrix|WideNor124~combout  & ((!\terminal|cpu|plm_matrix|WideNor37~0_combout ) # (!\terminal|cpu|ireg [2]))))

	.dataa(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~216_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~216 .lut_mask = 16'h2A00;
defparam \terminal|cpu|plm_matrix|pl[35]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~217 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~217_combout  = (\terminal|cpu|plm_matrix|WideNor54~combout  & (\terminal|cpu|plm_matrix|WideNor45~combout  & (\terminal|cpu|plm_matrix|WideNor188~combout  & \terminal|cpu|plm_matrix|WideNor125~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor188~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor125~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~217_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~217 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~218 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~218_combout  = (\terminal|cpu|plm_matrix|WideNor174~combout  & (\terminal|cpu|plm_matrix|pl[35]~216_combout  & (\terminal|cpu|plm_matrix|pl[10]~159_combout  & \terminal|cpu|plm_matrix|pl[35]~217_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~216_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[10]~159_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~217_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~218_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~218 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~277 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~277_combout  = (\terminal|cpu|plm_matrix|WideNor121~combout  & ((!\terminal|cpu|plm_matrix|WideNor147~1_combout ) # (!\terminal|cpu|ireg [10])))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~277_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~277 .lut_mask = 16'h3F00;
defparam \terminal|cpu|plm_matrix|pl[1]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~284 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~284_combout  = (\terminal|cpu|plm_matrix|pl[35]~283_combout  & (\terminal|cpu|plm_matrix|pl[35]~218_combout  & (\terminal|cpu|plm_matrix|pl[35]~86_combout  & \terminal|cpu|plm_matrix|pl[1]~277_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~283_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~218_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~86_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~277_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~284_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~284 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[35]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[35]~276 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[35]~276_combout  = (\terminal|cpu|plm_matrix|WideNor112~combout  & (\terminal|cpu|plm_matrix|pl[35]~106_combout  & \terminal|cpu|plm_matrix|WideNor65~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor112~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~106_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor65~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[35]~276_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[35]~276 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[35]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|na~12 (
// Equation(s):
// \terminal|cpu|na~12_combout  = (\terminal|cpu|mc_res~combout ) # ((\terminal|cpu|plm_matrix|pl[35]~135_combout  & (\terminal|cpu|plm_matrix|pl[35]~284_combout  & \terminal|cpu|plm_matrix|pl[35]~276_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[35]~135_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~284_combout ),
	.datac(\terminal|cpu|mc_res~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[35]~276_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~12 .lut_mask = 16'hF8F0;
defparam \terminal|cpu|na~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \terminal|cpu|na[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|all_rdy~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[4] .is_wysiwyg = "true";
defparam \terminal|cpu|na[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|always43~3 (
// Equation(s):
// \terminal|cpu|always43~3_combout  = (!\terminal|cpu|br [4] & (!\terminal|cpu|br [3] & (\terminal|cpu|na [4] & !\terminal|cpu|br [5])))

	.dataa(\terminal|cpu|br [4]),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|na [4]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|always43~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always43~3 .lut_mask = 16'h0010;
defparam \terminal|cpu|always43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|na_rc[0] (
// Equation(s):
// \terminal|cpu|na_rc [0] = (\terminal|cpu|reset~combout ) # ((!\terminal|cpu|iocmd_st [0] & (!\terminal|cpu|tevent~q  & \terminal|cpu|plm_matrix|pl[31]~264_combout )))

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(\terminal|cpu|tevent~q ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~264_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na_rc [0]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na_rc[0] .lut_mask = 16'hABAA;
defparam \terminal|cpu|na_rc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|sta_nrdy~0 (
// Equation(s):
// \terminal|cpu|sta_nrdy~0_combout  = (\terminal|cpu|mc_stb~q  & (!\terminal|cpu|plm_matrix|pl [26] & (!\terminal|cpu|na_rc [0] & \terminal|cpu|plm_matrix|pl [25])))

	.dataa(\terminal|cpu|mc_stb~q ),
	.datab(\terminal|cpu|plm_matrix|pl [26]),
	.datac(\terminal|cpu|na_rc [0]),
	.datad(\terminal|cpu|plm_matrix|pl [25]),
	.cin(gnd),
	.combout(\terminal|cpu|sta_nrdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sta_nrdy~0 .lut_mask = 16'h0200;
defparam \terminal|cpu|sta_nrdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|sta_nrdy~1 (
// Equation(s):
// \terminal|cpu|sta_nrdy~1_combout  = (!\terminal|cpu|bra_stb~q  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|sta_nrdy~q ) # (\terminal|cpu|sta_nrdy~0_combout ))))

	.dataa(\terminal|cpu|bra_stb~q ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|sta_nrdy~q ),
	.datad(\terminal|cpu|sta_nrdy~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|sta_nrdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sta_nrdy~1 .lut_mask = 16'h1110;
defparam \terminal|cpu|sta_nrdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \terminal|cpu|sta_nrdy (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|sta_nrdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|sta_nrdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|sta_nrdy .is_wysiwyg = "true";
defparam \terminal|cpu|sta_nrdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|br~4 (
// Equation(s):
// \terminal|cpu|br~4_combout  = (\terminal|cpu|sta_nrdy~q  & ((\terminal|cpu|cond_c~2_combout ))) # (!\terminal|cpu|sta_nrdy~q  & (\terminal|cpu|cpsw[0]~1_combout ))

	.dataa(\terminal|cpu|cpsw[0]~1_combout ),
	.datab(\terminal|cpu|cond_c~2_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|sta_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|br~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br~4 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|br~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|br~1 (
// Equation(s):
// \terminal|cpu|br~1_combout  = (\terminal|cpu|alu_st [1]) # (!\terminal|cpu|sta_nrdy~q )

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|sta_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|br~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br~1 .lut_mask = 16'hAAFF;
defparam \terminal|cpu|br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \terminal|cpu|br[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|br~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[8] .is_wysiwyg = "true";
defparam \terminal|cpu|br[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|br~2 (
// Equation(s):
// \terminal|cpu|br~2_combout  = (\terminal|cpu|sta_nrdy~q  & (((\terminal|cpu|cond_z~7_combout )))) # (!\terminal|cpu|sta_nrdy~q  & ((\terminal|cpu|psw_rc[2]~6_combout ) # ((\terminal|cpu|psw_rc~7_combout  & \terminal|cpu|cond_z~7_combout ))))

	.dataa(\terminal|cpu|psw_rc~7_combout ),
	.datab(\terminal|cpu|psw_rc[2]~6_combout ),
	.datac(\terminal|cpu|cond_z~7_combout ),
	.datad(\terminal|cpu|sta_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|br~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br~2 .lut_mask = 16'hF0EC;
defparam \terminal|cpu|br~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \terminal|cpu|br[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|br~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[10] .is_wysiwyg = "true";
defparam \terminal|cpu|br[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~1 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~1_combout  = (\terminal|cpu|br [6] & ((\terminal|cpu|br [8]) # ((\terminal|cpu|br [10] & !\terminal|cpu|br [2])))) # (!\terminal|cpu|br [6] & (((\terminal|cpu|br [10]))))

	.dataa(\terminal|cpu|br [8]),
	.datab(\terminal|cpu|br [10]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [6]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~1 .lut_mask = 16'hAECC;
defparam \terminal|cpu|plb_matrix|WideNor20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|br~0 (
// Equation(s):
// \terminal|cpu|br~0_combout  = (\terminal|cpu|sta_nrdy~q  & ((\terminal|cpu|psw[3]~2_combout ))) # (!\terminal|cpu|sta_nrdy~q  & (\terminal|cpu|psw_rc[3]~5_combout ))

	.dataa(\terminal|cpu|sta_nrdy~q ),
	.datab(\terminal|cpu|psw_rc[3]~5_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|psw[3]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|br~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br~0 .lut_mask = 16'hEE44;
defparam \terminal|cpu|br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \terminal|cpu|br[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|br~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[11] .is_wysiwyg = "true";
defparam \terminal|cpu|br[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|br~3 (
// Equation(s):
// \terminal|cpu|br~3_combout  = (\terminal|cpu|sta_nrdy~q  & (((\terminal|cpu|cond_v~8_combout )))) # (!\terminal|cpu|sta_nrdy~q  & ((\terminal|cpu|psw_rc[1]~3_combout ) # ((\terminal|cpu|psw_rc~7_combout  & \terminal|cpu|cond_v~8_combout ))))

	.dataa(\terminal|cpu|psw_rc~7_combout ),
	.datab(\terminal|cpu|cond_v~8_combout ),
	.datac(\terminal|cpu|psw_rc[1]~3_combout ),
	.datad(\terminal|cpu|sta_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|br~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br~3 .lut_mask = 16'hCCF8;
defparam \terminal|cpu|br~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \terminal|cpu|br[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|br~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[9] .is_wysiwyg = "true";
defparam \terminal|cpu|br[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~2 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~2_combout  = (\terminal|cpu|br [6] & ((\terminal|cpu|br [2] & ((\terminal|cpu|br [9]))) # (!\terminal|cpu|br [2] & (\terminal|cpu|br [11])))) # (!\terminal|cpu|br [6] & (((!\terminal|cpu|br [2]))))

	.dataa(\terminal|cpu|br [11]),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [9]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~2 .lut_mask = 16'hCB0B;
defparam \terminal|cpu|plb_matrix|WideNor20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~0 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~0_combout  = (!\terminal|cpu|br [6] & (\terminal|cpu|br [2] & (\terminal|cpu|br [11] $ (\terminal|cpu|br [9]))))

	.dataa(\terminal|cpu|br [11]),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [9]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~0 .lut_mask = 16'h1020;
defparam \terminal|cpu|plb_matrix|WideNor20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~3 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~3_combout  = (\terminal|cpu|plb_matrix|WideNor20~0_combout ) # ((\terminal|cpu|br [1] & (\terminal|cpu|plb_matrix|WideNor20~1_combout )) # (!\terminal|cpu|br [1] & ((\terminal|cpu|plb_matrix|WideNor20~2_combout ))))

	.dataa(\terminal|cpu|br [1]),
	.datab(\terminal|cpu|plb_matrix|WideNor20~1_combout ),
	.datac(\terminal|cpu|plb_matrix|WideNor20~2_combout ),
	.datad(\terminal|cpu|plb_matrix|WideNor20~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~3 .lut_mask = 16'hFFD8;
defparam \terminal|cpu|plb_matrix|WideNor20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~115 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~115_combout  = (\terminal|cpu|plm_matrix|WideNor75~1_combout  & (\terminal|cpu|ireg [0] & ((!\terminal|cpu|plm_matrix|WideNor34~0_combout ) # (!\terminal|cpu|ireg [9])))) # (!\terminal|cpu|plm_matrix|WideNor75~1_combout  & 
// (((!\terminal|cpu|plm_matrix|WideNor34~0_combout ) # (!\terminal|cpu|ireg [9]))))

	.dataa(\terminal|cpu|plm_matrix|WideNor75~1_combout ),
	.datab(\terminal|cpu|ireg [0]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~115_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~115 .lut_mask = 16'h0DDD;
defparam \terminal|cpu|plm_matrix|pl[36]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~285 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~285_combout  = (\terminal|cpu|plm_matrix|WideNor136~combout  & \terminal|cpu|plm_matrix|pl[36]~115_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor136~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[36]~115_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~285_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~285 .lut_mask = 16'hCC00;
defparam \terminal|cpu|plm_matrix|pl[36]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~302 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~302_combout  = (\terminal|cpu|plm_matrix|WideNor116~0_combout  & (!\terminal|cpu|plm_matrix|WideNor8~0_combout  & ((\terminal|cpu|plm_matrix|WideNor178~0_combout ) # (\terminal|cpu|ia [3])))) # 
// (!\terminal|cpu|plm_matrix|WideNor116~0_combout  & ((\terminal|cpu|plm_matrix|WideNor178~0_combout ) # ((\terminal|cpu|ia [3]))))

	.dataa(\terminal|cpu|plm_matrix|WideNor116~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor178~0_combout ),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor8~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~302_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~302 .lut_mask = 16'h54FC;
defparam \terminal|cpu|plm_matrix|pl[7]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~305 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~305_combout  = (\terminal|cpu|plm_matrix|pl[7]~302_combout  & (\terminal|cpu|plm_matrix|WideNor171~combout  & (\terminal|cpu|plm_matrix|WideNor189~combout  & \terminal|cpu|plm_matrix|WideNor142~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[7]~302_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor142~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~305_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~305 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[7]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~304 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~304_combout  = (\terminal|cpu|plm_matrix|pl[5]~125_combout  & (((!\terminal|cpu|ireg [11] & !\terminal|cpu|ireg [10])) # (!\terminal|cpu|plm_matrix|WideNor147~1_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor147~1_combout ),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|plm_matrix|pl[5]~125_combout ),
	.datad(\terminal|cpu|ireg [10]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~304_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~304 .lut_mask = 16'h5070;
defparam \terminal|cpu|plm_matrix|pl[5]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~126 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~126_combout  = (\terminal|cpu|plm_matrix|pl[5]~304_combout  & (\terminal|cpu|plm_matrix|WideNor124~combout  & (\terminal|cpu|plm_matrix|WideNor134~combout  & \terminal|cpu|plm_matrix|pl[8]~124_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[5]~304_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor134~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[8]~124_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~126 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~128 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~128_combout  = (\terminal|cpu|plm_matrix|pl[7]~305_combout  & (\terminal|cpu|plm_matrix|WideNor114~combout  & \terminal|cpu|plm_matrix|pl[5]~126_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[7]~305_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor114~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[5]~126_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~128 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|pl[7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor108 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor108~combout  = (\terminal|cpu|ia [1]) # (((!\terminal|cpu|ia [2]) # (!\terminal|cpu|ireg [9])) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor108~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor108 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~147 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~147_combout  = (\terminal|cpu|plm_matrix|WideNor182~combout  & (\terminal|cpu|plm_matrix|pl[7]~128_combout  & (\terminal|cpu|plm_matrix|WideNor98~combout  & \terminal|cpu|plm_matrix|WideNor108~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~128_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor98~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor108~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~147_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~147 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor0~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor0~1_combout  = (\terminal|cpu|ireg [1] & (\terminal|cpu|ireg [2] & \terminal|cpu|ireg [0]))

	.dataa(\terminal|cpu|ireg [1]),
	.datab(\terminal|cpu|ireg [2]),
	.datac(gnd),
	.datad(\terminal|cpu|ireg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor0~1 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor156~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor156~0_combout  = (!\terminal|cpu|ia [0] & (!\terminal|cpu|ia [4] & !\terminal|cpu|ia [1]))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [4]),
	.datac(gnd),
	.datad(\terminal|cpu|ia [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor156~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor156~0 .lut_mask = 16'h0011;
defparam \terminal|cpu|plm_matrix|WideNor156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~288 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~288_combout  = ((!\terminal|cpu|plm_matrix|WideNor156~0_combout  & ((!\terminal|cpu|plm_matrix|WideNor196~6_combout ) # (!\terminal|cpu|plm_matrix|WideNor0~0_combout )))) # (!\terminal|cpu|plm_matrix|WideNor0~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor0~1_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor156~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~288_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~288 .lut_mask = 16'h373F;
defparam \terminal|cpu|plm_matrix|pl[36]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor2~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor2~0_combout  = (((\terminal|cpu|ia [3]) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|ireg [4])) # (!\terminal|cpu|ireg [5])

	.dataa(\terminal|cpu|ireg [5]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor2~0 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~311 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~311_combout  = (\terminal|cpu|plm_matrix|WideNor92~combout  & (((\terminal|cpu|plm_matrix|WideNor2~0_combout ) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|WideNor92~combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~311_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~311 .lut_mask = 16'hCC4C;
defparam \terminal|cpu|plm_matrix|pl[36]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor1~combout  = (((!\terminal|cpu|plm_matrix|WideNor15~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor25~0_combout )) # (!\terminal|cpu|ireg [4])) # (!\terminal|cpu|ireg [5])

	.dataa(\terminal|cpu|ireg [5]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor1 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~289 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~289_combout  = (\terminal|cpu|plm_matrix|pl[8]~71_combout  & (\terminal|cpu|plm_matrix|WideNor120~combout  & ((\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|pl[8]~71_combout ),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor120~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~289_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~289 .lut_mask = 16'h80A0;
defparam \terminal|cpu|plm_matrix|pl[36]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~290 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~290_combout  = (\terminal|cpu|plm_matrix|pl[36]~311_combout  & (\terminal|cpu|plm_matrix|WideNor1~combout  & (\terminal|cpu|plm_matrix|pl[36]~289_combout  & \terminal|cpu|plm_matrix|WideNor183~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[36]~311_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor1~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[36]~289_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~290_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~290 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~109 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~109_combout  = (\terminal|cpu|plm_matrix|WideNor82~combout  & (\terminal|cpu|plm_matrix|pl[4]~108_combout  & (\terminal|cpu|plm_matrix|WideNor103~combout  & \terminal|cpu|plm_matrix|WideNor47~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor82~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[4]~108_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor103~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor47~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~109_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~109 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~286 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~286_combout  = (\terminal|cpu|plm_matrix|pl[36]~168_combout  & (\terminal|cpu|plm_matrix|WideNor53~combout  & \terminal|cpu|plm_matrix|WideNor179~1_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[36]~168_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor179~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~286_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~286 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[36]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~287 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~287_combout  = (\terminal|cpu|plm_matrix|pl[36]~109_combout  & (\terminal|cpu|plm_matrix|WideNor110~combout  & (\terminal|cpu|plm_matrix|pl[36]~286_combout  & \terminal|cpu|plm_matrix|WideNor111~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[36]~109_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor110~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[36]~286_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor111~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~287_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~287 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~291 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~291_combout  = (\terminal|cpu|plm_matrix|pl[36]~288_combout  & (\terminal|cpu|plm_matrix|pl[36]~290_combout  & (\terminal|cpu|plm_matrix|pl[35]~226_combout  & \terminal|cpu|plm_matrix|pl[36]~287_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[36]~288_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[36]~290_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[35]~226_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[36]~287_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~291_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~291 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[36]~292 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[36]~292_combout  = (\terminal|cpu|plm_matrix|pl[1]~65_combout  & (\terminal|cpu|plm_matrix|pl[36]~285_combout  & (\terminal|cpu|plm_matrix|pl[36]~147_combout  & \terminal|cpu|plm_matrix|pl[36]~291_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~65_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[36]~285_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[36]~147_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[36]~291_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[36]~292_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[36]~292 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[36]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|na~13 (
// Equation(s):
// \terminal|cpu|na~13_combout  = (\terminal|cpu|mc_res~combout ) # ((\terminal|cpu|plm_matrix|pl[8]~246_combout  & (\terminal|cpu|plm_matrix|pl[36]~292_combout  & \terminal|cpu|plm_matrix|pl[36]~182_combout )))

	.dataa(\terminal|cpu|mc_res~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[8]~246_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[36]~292_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[36]~182_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~13 .lut_mask = 16'hEAAA;
defparam \terminal|cpu|na~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \terminal|cpu|na[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|all_rdy~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[5] .is_wysiwyg = "true";
defparam \terminal|cpu|na[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~5 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~5_combout  = \terminal|cpu|br [11] $ (((\terminal|cpu|br [9] & \terminal|cpu|br [1])))

	.dataa(gnd),
	.datab(\terminal|cpu|br [9]),
	.datac(\terminal|cpu|br [11]),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~5 .lut_mask = 16'h3CF0;
defparam \terminal|cpu|plb_matrix|WideNor20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~6 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~6_combout  = (\terminal|cpu|br [6] & ((\terminal|cpu|br [2]) # ((\terminal|cpu|plb_matrix|WideNor20~5_combout  & !\terminal|cpu|br [1])))) # (!\terminal|cpu|br [6] & (((\terminal|cpu|br [2] & !\terminal|cpu|br [1]))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~5_combout ),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~6 .lut_mask = 16'hC0F8;
defparam \terminal|cpu|plb_matrix|WideNor20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~7 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~7_combout  = (\terminal|cpu|plb_matrix|WideNor20~5_combout  & (\terminal|cpu|br [2] $ (((\terminal|cpu|br [6]) # (\terminal|cpu|br [1]))))) # (!\terminal|cpu|plb_matrix|WideNor20~5_combout  & (\terminal|cpu|br [1] & 
// ((!\terminal|cpu|br [2]) # (!\terminal|cpu|br [6]))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~5_combout ),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~7 .lut_mask = 16'h1F28;
defparam \terminal|cpu|plb_matrix|WideNor20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~4 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~4_combout  = (\terminal|cpu|br [1] & ((\terminal|cpu|br [8]))) # (!\terminal|cpu|br [1] & (\terminal|cpu|br [9]))

	.dataa(gnd),
	.datab(\terminal|cpu|br [9]),
	.datac(\terminal|cpu|br [8]),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~4 .lut_mask = 16'hF0CC;
defparam \terminal|cpu|plb_matrix|WideNor20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~9 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~9_combout  = (\terminal|cpu|plb_matrix|WideNor20~6_combout  & (!\terminal|cpu|plb_matrix|WideNor20~7_combout  & (!\terminal|cpu|plb_matrix|WideNor20~4_combout  & !\terminal|cpu|br [6]))) # 
// (!\terminal|cpu|plb_matrix|WideNor20~6_combout  & (\terminal|cpu|plb_matrix|WideNor20~7_combout  & ((!\terminal|cpu|br [6]) # (!\terminal|cpu|plb_matrix|WideNor20~4_combout ))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~6_combout ),
	.datab(\terminal|cpu|plb_matrix|WideNor20~7_combout ),
	.datac(\terminal|cpu|plb_matrix|WideNor20~4_combout ),
	.datad(\terminal|cpu|br [6]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~9 .lut_mask = 16'h0446;
defparam \terminal|cpu|plb_matrix|WideNor20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~8 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~8_combout  = (\terminal|cpu|plb_matrix|WideNor20~7_combout  & ((\terminal|cpu|plb_matrix|WideNor20~4_combout  & ((!\terminal|cpu|br [6]))) # (!\terminal|cpu|plb_matrix|WideNor20~4_combout  & 
// (!\terminal|cpu|plb_matrix|WideNor20~6_combout )))) # (!\terminal|cpu|plb_matrix|WideNor20~7_combout  & (\terminal|cpu|br [6] & ((!\terminal|cpu|plb_matrix|WideNor20~4_combout ) # (!\terminal|cpu|plb_matrix|WideNor20~6_combout ))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~6_combout ),
	.datab(\terminal|cpu|plb_matrix|WideNor20~7_combout ),
	.datac(\terminal|cpu|plb_matrix|WideNor20~4_combout ),
	.datad(\terminal|cpu|br [6]),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~8 .lut_mask = 16'h17C4;
defparam \terminal|cpu|plb_matrix|WideNor20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|plb_matrix|WideNor20~10 (
// Equation(s):
// \terminal|cpu|plb_matrix|WideNor20~10_combout  = (\terminal|cpu|plb_matrix|WideNor20~9_combout  & (((\terminal|cpu|na [5] & !\terminal|cpu|plb_matrix|WideNor20~8_combout )) # (!\terminal|cpu|br [10]))) # (!\terminal|cpu|plb_matrix|WideNor20~9_combout  & 
// (\terminal|cpu|na [5] & ((\terminal|cpu|plb_matrix|WideNor20~8_combout ))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~9_combout ),
	.datab(\terminal|cpu|na [5]),
	.datac(\terminal|cpu|br [10]),
	.datad(\terminal|cpu|plb_matrix|WideNor20~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plb_matrix|WideNor20~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plb_matrix|WideNor20~10 .lut_mask = 16'h4E8A;
defparam \terminal|cpu|plb_matrix|WideNor20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|always43~2 (
// Equation(s):
// \terminal|cpu|always43~2_combout  = (\terminal|cpu|br [0] & (\terminal|cpu|plb_matrix|WideNor20~3_combout  & (\terminal|cpu|na [5]))) # (!\terminal|cpu|br [0] & (((\terminal|cpu|plb_matrix|WideNor20~10_combout ))))

	.dataa(\terminal|cpu|plb_matrix|WideNor20~3_combout ),
	.datab(\terminal|cpu|br [0]),
	.datac(\terminal|cpu|na [5]),
	.datad(\terminal|cpu|plb_matrix|WideNor20~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|always43~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always43~2 .lut_mask = 16'hB380;
defparam \terminal|cpu|always43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|Equal6~0 (
// Equation(s):
// \terminal|cpu|Equal6~0_combout  = (\terminal|cpu|ear2[15]~1_combout  & (\terminal|cpu|ear2[14]~2_combout  & \terminal|cpu|ear2[13]~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ear2[15]~1_combout ),
	.datac(\terminal|cpu|ear2[14]~2_combout ),
	.datad(\terminal|cpu|ear2[13]~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal6~0 .lut_mask = 16'hC000;
defparam \terminal|cpu|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \terminal|cpu|dc_b7 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dc_b7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dc_b7 .is_wysiwyg = "true";
defparam \terminal|cpu|dc_b7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|always43~0 (
// Equation(s):
// \terminal|cpu|always43~0_combout  = (!\terminal|cpu|na [5] & ((\terminal|cpu|na [4] & ((!\terminal|cpu|br [10]))) # (!\terminal|cpu|na [4] & (!\terminal|cpu|br [11]))))

	.dataa(\terminal|cpu|br [11]),
	.datab(\terminal|cpu|na [5]),
	.datac(\terminal|cpu|br [10]),
	.datad(\terminal|cpu|na [4]),
	.cin(gnd),
	.combout(\terminal|cpu|always43~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always43~0 .lut_mask = 16'h0311;
defparam \terminal|cpu|always43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|always43~1 (
// Equation(s):
// \terminal|cpu|always43~1_combout  = (\terminal|cpu|always43~0_combout ) # ((!\terminal|cpu|na [4] & (\terminal|cpu|na [5] & \terminal|cpu|dc_b7~q )))

	.dataa(\terminal|cpu|na [4]),
	.datab(\terminal|cpu|na [5]),
	.datac(\terminal|cpu|dc_b7~q ),
	.datad(\terminal|cpu|always43~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|always43~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always43~1 .lut_mask = 16'hFF40;
defparam \terminal|cpu|always43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|always43~4 (
// Equation(s):
// \terminal|cpu|always43~4_combout  = (\terminal|cpu|bra_stb~q  & ((\terminal|cpu|always43~1_combout ) # ((\terminal|cpu|always43~3_combout  & \terminal|cpu|always43~2_combout ))))

	.dataa(\terminal|cpu|always43~3_combout ),
	.datab(\terminal|cpu|always43~2_combout ),
	.datac(\terminal|cpu|bra_stb~q ),
	.datad(\terminal|cpu|always43~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|always43~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always43~4 .lut_mask = 16'hF080;
defparam \terminal|cpu|always43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|bra~0 (
// Equation(s):
// \terminal|cpu|bra~0_combout  = (!\terminal|cpu|all_rdy~5_combout  & ((\terminal|cpu|always43~4_combout ) # (\terminal|cpu|bra~q )))

	.dataa(\terminal|cpu|always43~4_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|bra~q ),
	.datad(\terminal|cpu|all_rdy~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|bra~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|bra~0 .lut_mask = 16'h00FA;
defparam \terminal|cpu|bra~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \terminal|cpu|bra (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|bra~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|bra~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|bra .is_wysiwyg = "true";
defparam \terminal|cpu|bra .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|ix~0 (
// Equation(s):
// \terminal|cpu|ix~0_combout  = (\terminal|cpu|br_cmdrq~q ) # ((!\terminal|cpu|bra_stb~q  & \terminal|cpu|bra~q ))

	.dataa(\terminal|cpu|bra_stb~q ),
	.datab(gnd),
	.datac(\terminal|cpu|br_cmdrq~q ),
	.datad(\terminal|cpu|bra~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ix~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ix~0 .lut_mask = 16'hF5F0;
defparam \terminal|cpu|ix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|dc_j7~1 (
// Equation(s):
// \terminal|cpu|dc_j7~1_combout  = (\terminal|cpu|br [0] & (\terminal|cpu|breg [6] & (\terminal|cpu|breg [7] & \terminal|cpu|ir_stb~q )))

	.dataa(\terminal|cpu|br [0]),
	.datab(\terminal|cpu|breg [6]),
	.datac(\terminal|cpu|breg [7]),
	.datad(\terminal|cpu|ir_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|dc_j7~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dc_j7~1 .lut_mask = 16'h8000;
defparam \terminal|cpu|dc_j7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|ix~1 (
// Equation(s):
// \terminal|cpu|ix~1_combout  = (\terminal|cpu|ix~0_combout ) # ((\terminal|cpu|always43~4_combout ) # ((!\terminal|cpu|Equal7~0_combout  & \terminal|cpu|dc_j7~1_combout )))

	.dataa(\terminal|cpu|Equal7~0_combout ),
	.datab(\terminal|cpu|ix~0_combout ),
	.datac(\terminal|cpu|dc_j7~1_combout ),
	.datad(\terminal|cpu|always43~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ix~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ix~1 .lut_mask = 16'hFFDC;
defparam \terminal|cpu|ix~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \terminal|cpu|ix[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ix~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ix[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ix[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor121~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor121~2_combout  = ((\terminal|cpu|ireg [9]) # ((\terminal|cpu|ireg [1]) # (\terminal|cpu|ireg [11]))) # (!\terminal|cpu|ia [2])

	.dataa(\terminal|cpu|ia [2]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor121~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor121~2 .lut_mask = 16'hFFFD;
defparam \terminal|cpu|plm_matrix|WideNor121~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor121 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor121~combout  = (((\terminal|cpu|plm_matrix|WideNor121~2_combout ) # (!\terminal|cpu|ia [1])) # (!\terminal|cpu|ix [1])) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|ix [1]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor121~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor121 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|WideNor121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor149 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor149~combout  = (!\terminal|cpu|ireg [15]) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datac(\terminal|cpu|ireg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor149~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor149 .lut_mask = 16'h3F3F;
defparam \terminal|cpu|plm_matrix|WideNor149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[19]~194 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[19]~194_combout  = (((!\terminal|cpu|plm_matrix|WideNor183~combout ) # (!\terminal|cpu|plm_matrix|WideNor96~combout )) # (!\terminal|cpu|plm_matrix|WideNor149~combout )) # (!\terminal|cpu|plm_matrix|WideNor121~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor149~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor96~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[19]~194_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[19]~194 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|pl[19]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[19]~195 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[19]~195_combout  = (!\terminal|cpu|plm_matrix|pl[19]~194_combout  & (\terminal|cpu|plm_matrix|pl[19]~192_combout  & ((!\terminal|cpu|ireg [6]) # (!\terminal|cpu|plm_matrix|WideNor145~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor145~0_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[19]~194_combout ),
	.datac(\terminal|cpu|ireg [6]),
	.datad(\terminal|cpu|plm_matrix|pl[19]~192_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[19]~195_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[19]~195 .lut_mask = 16'h1300;
defparam \terminal|cpu|plm_matrix|pl[19]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \terminal|cpu|plm[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[19]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [19]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[19] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|lshift~1 (
// Equation(s):
// \terminal|cpu|lshift~1_combout  = (!\terminal|cpu|plm20m~0_combout  & (\terminal|cpu|plm [19] & ((\terminal|cpu|ea_1tc~q ) # (!\terminal|cpu|plm18m~0_combout ))))

	.dataa(\terminal|cpu|plm20m~0_combout ),
	.datab(\terminal|cpu|plm18m~0_combout ),
	.datac(\terminal|cpu|plm [19]),
	.datad(\terminal|cpu|ea_1tc~q ),
	.cin(gnd),
	.combout(\terminal|cpu|lshift~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|lshift~1 .lut_mask = 16'h5010;
defparam \terminal|cpu|lshift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[2]~12 (
// Equation(s):
// \terminal|cpu|ea_mux[2]~12_combout  = (\terminal|cpu|eas_left~combout  & ((\terminal|cpu|ear2 [1]) # ((\terminal|cpu|ear2 [2] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|eas_left~combout  & (\terminal|cpu|ear2 [2] & 
// ((\terminal|cpu|eas_dir~0_combout ))))

	.dataa(\terminal|cpu|eas_left~combout ),
	.datab(\terminal|cpu|ear2 [2]),
	.datac(\terminal|cpu|ear2 [1]),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[2]~12 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[2] (
// Equation(s):
// \terminal|cpu|ea_mux [2] = (\terminal|cpu|ea_mux[2]~12_combout ) # ((\terminal|cpu|lshift~1_combout  & \terminal|cpu|ear2 [3]))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|ear2 [3]),
	.datac(gnd),
	.datad(\terminal|cpu|ea_mux[2]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[2] .lut_mask = 16'hFF88;
defparam \terminal|cpu|ea_mux[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \terminal|cpu|ea22[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|ear2~19 (
// Equation(s):
// \terminal|cpu|ear2~19_combout  = (\terminal|cpu|plm_rn [0] & (((\terminal|cpu|psw[2]~1_combout )))) # (!\terminal|cpu|plm_rn [0] & ((\terminal|cpu|ea1_wa~0_combout  & (\terminal|cpu|ea22 [2])) # (!\terminal|cpu|ea1_wa~0_combout  & 
// ((\terminal|cpu|psw[2]~1_combout )))))

	.dataa(\terminal|cpu|ea22 [2]),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|ea1_wa~0_combout ),
	.datad(\terminal|cpu|psw[2]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2~19 .lut_mask = 16'hEF20;
defparam \terminal|cpu|ear2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \terminal|cpu|ear2[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[1]~14 (
// Equation(s):
// \terminal|cpu|ea_mux[1]~14_combout  = (\terminal|cpu|ear2 [0] & ((\terminal|cpu|eas_left~combout ) # ((\terminal|cpu|ear2 [1] & \terminal|cpu|eas_dir~0_combout )))) # (!\terminal|cpu|ear2 [0] & (\terminal|cpu|ear2 [1] & ((\terminal|cpu|eas_dir~0_combout 
// ))))

	.dataa(\terminal|cpu|ear2 [0]),
	.datab(\terminal|cpu|ear2 [1]),
	.datac(\terminal|cpu|eas_left~combout ),
	.datad(\terminal|cpu|eas_dir~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[1]~14 .lut_mask = 16'hECA0;
defparam \terminal|cpu|ea_mux[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|ea_mux[1] (
// Equation(s):
// \terminal|cpu|ea_mux [1] = (\terminal|cpu|ea_mux[1]~14_combout ) # ((\terminal|cpu|ear2 [2] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|ear2 [2]),
	.datab(\terminal|cpu|ea_mux[1]~14_combout ),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea_mux [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_mux[1] .lut_mask = 16'hECEC;
defparam \terminal|cpu|ea_mux[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \terminal|cpu|ea22[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_mux [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea22[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ea22[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|ear2~20 (
// Equation(s):
// \terminal|cpu|ear2~20_combout  = (\terminal|cpu|ea1_wa~0_combout  & ((\terminal|cpu|plm_rn [0] & ((\terminal|cpu|psw[1]~0_combout ))) # (!\terminal|cpu|plm_rn [0] & (\terminal|cpu|ea22 [1])))) # (!\terminal|cpu|ea1_wa~0_combout  & 
// (((\terminal|cpu|psw[1]~0_combout ))))

	.dataa(\terminal|cpu|ea22 [1]),
	.datab(\terminal|cpu|ea1_wa~0_combout ),
	.datac(\terminal|cpu|psw[1]~0_combout ),
	.datad(\terminal|cpu|plm_rn [0]),
	.cin(gnd),
	.combout(\terminal|cpu|ear2~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2~20 .lut_mask = 16'hF0B8;
defparam \terminal|cpu|ear2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \terminal|cpu|ear2[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ear2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ea1_wa~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ear2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ear2[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ear2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux30~4 (
// Equation(s):
// \terminal|cpu|Mux30~4_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|psw [1]) # ((\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|ear1 [1] & !\terminal|cpu|plm [7]))))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|psw [1]),
	.datac(\terminal|cpu|ear1 [1]),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~4 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux30~5 (
// Equation(s):
// \terminal|cpu|Mux30~5_combout  = (\terminal|cpu|Mux30~4_combout  & (((\terminal|cpu|acc [1]) # (!\terminal|cpu|plm [7])))) # (!\terminal|cpu|Mux30~4_combout  & (\terminal|cpu|ear2 [1] & (\terminal|cpu|plm [7])))

	.dataa(\terminal|cpu|ear2 [1]),
	.datab(\terminal|cpu|Mux30~4_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|acc [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~5 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux30~7 (
// Equation(s):
// \terminal|cpu|Mux30~7_combout  = (\terminal|cpu|Mux23~3_combout  & (\terminal|cpu|Mux30~6_combout )) # (!\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux30~6_combout  & ((\terminal|cpu|Mux30~5_combout ))) # (!\terminal|cpu|Mux30~6_combout  & 
// (\terminal|cpu|Mux30~3_combout ))))

	.dataa(\terminal|cpu|Mux23~3_combout ),
	.datab(\terminal|cpu|Mux30~6_combout ),
	.datac(\terminal|cpu|Mux30~3_combout ),
	.datad(\terminal|cpu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~7 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux30~11 (
// Equation(s):
// \terminal|cpu|Mux30~11_combout  = (\terminal|cpu|Mux30~7_combout  & (((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [4])) # (!\terminal|cpu|plm [6])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|Mux30~7_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~11 .lut_mask = 16'hC4CC;
defparam \terminal|cpu|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux30~8 (
// Equation(s):
// \terminal|cpu|Mux30~8_combout  = (\terminal|cpu|Mux22~0_combout  & (\terminal|cpu|Mux22~14_combout )) # (!\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[6][1]~q )) # (!\terminal|cpu|Mux22~14_combout  & 
// ((\terminal|cpu|r[4][1]~q )))))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[6][1]~q ),
	.datad(\terminal|cpu|r[4][1]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~8 .lut_mask = 16'hD9C8;
defparam \terminal|cpu|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux30~9 (
// Equation(s):
// \terminal|cpu|Mux30~9_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux30~8_combout  & (\terminal|cpu|pc2 [1])) # (!\terminal|cpu|Mux30~8_combout  & ((\terminal|cpu|pc1 [1]))))) # (!\terminal|cpu|Mux22~0_combout  & 
// (\terminal|cpu|Mux30~8_combout ))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|Mux30~8_combout ),
	.datac(\terminal|cpu|pc2 [1]),
	.datad(\terminal|cpu|pc1 [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~9 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux30~10 (
// Equation(s):
// \terminal|cpu|Mux30~10_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & (\terminal|cpu|Mux30~9_combout )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[5][1]~q ))))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|Mux30~9_combout ))

	.dataa(\terminal|cpu|Mux30~9_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[5][1]~q ),
	.datad(\terminal|cpu|plm [6]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux30~10 .lut_mask = 16'hAAE2;
defparam \terminal|cpu|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[1]~18 (
// Equation(s):
// \terminal|cpu|alu_inx[1]~18_combout  = (\terminal|cpu|plm [4] & (((\terminal|cpu|Mux30~11_combout )))) # (!\terminal|cpu|plm [4] & ((\terminal|cpu|plm [5] & ((\terminal|cpu|Mux30~10_combout ))) # (!\terminal|cpu|plm [5] & (\terminal|cpu|Mux30~11_combout 
// ))))

	.dataa(\terminal|cpu|plm [4]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|Mux30~11_combout ),
	.datad(\terminal|cpu|Mux30~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[1]~18 .lut_mask = 16'hF4B0;
defparam \terminal|cpu|alu_inx[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_inx[1]~3 (
// Equation(s):
// \terminal|cpu|alu_inx[1]~3_combout  = (\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|alu_inx[1]~18_combout  $ (((!\terminal|cpu|plm [17]))))) # (!\terminal|cpu|plm14m~6_combout  & (\terminal|cpu|alu_inx[1]~18_combout  & (!\terminal|cpu|plm13m~3_combout 
// )))

	.dataa(\terminal|cpu|alu_inx[1]~18_combout ),
	.datab(\terminal|cpu|plm13m~3_combout ),
	.datac(\terminal|cpu|plm [17]),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_inx[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_inx[1]~3 .lut_mask = 16'hA522;
defparam \terminal|cpu|alu_inx[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[1]~11 (
// Equation(s):
// \terminal|cpu|alu_cf[1]~11_combout  = (\terminal|cpu|alu_inx[1]~3_combout  & (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|alu_or[1]~1_combout  & !\terminal|cpu|plm [16])))

	.dataa(\terminal|cpu|alu_inx[1]~3_combout ),
	.datab(\terminal|cpu|alu_g~0_combout ),
	.datac(\terminal|cpu|alu_or[1]~1_combout ),
	.datad(\terminal|cpu|plm [16]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[1]~11 .lut_mask = 16'h0008;
defparam \terminal|cpu|alu_cf[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_af[2]~12 (
// Equation(s):
// \terminal|cpu|alu_af[2]~12_combout  = (\terminal|cpu|alu_inx[2]~9_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|alu_or[2]~8_combout ) # (\terminal|cpu|plm [16]))))) # (!\terminal|cpu|alu_inx[2]~9_combout  & (!\terminal|cpu|plm [15] & 
// (!\terminal|cpu|alu_or[2]~8_combout )))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|alu_inx[2]~9_combout ),
	.datac(\terminal|cpu|alu_or[2]~8_combout ),
	.datad(\terminal|cpu|plm [16]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[2]~12 .lut_mask = 16'h4549;
defparam \terminal|cpu|alu_af[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|alu_af[2] (
// Equation(s):
// \terminal|cpu|alu_af [2] = \terminal|cpu|alu_af[2]~12_combout  $ (((\terminal|cpu|alu_cf[1]~11_combout ) # (\terminal|cpu|alu_cf[1]~12_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_cf[1]~11_combout ),
	.datac(\terminal|cpu|alu_cf[1]~12_combout ),
	.datad(\terminal|cpu|alu_af[2]~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[2] .lut_mask = 16'h03FC;
defparam \terminal|cpu|alu_af[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[1]~27 (
// Equation(s):
// \terminal|cpu|alu_sh[1]~27_combout  = (\terminal|cpu|alu_af [1] & ((\terminal|cpu|sf_xchg~0_combout ) # ((\terminal|cpu|alu_af [0] & \terminal|cpu|lshift~0_combout )))) # (!\terminal|cpu|alu_af [1] & (\terminal|cpu|alu_af [0] & 
// ((\terminal|cpu|lshift~0_combout ))))

	.dataa(\terminal|cpu|alu_af [1]),
	.datab(\terminal|cpu|alu_af [0]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|lshift~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[1]~27 .lut_mask = 16'hECA0;
defparam \terminal|cpu|alu_sh[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[1] (
// Equation(s):
// \terminal|cpu|alu_sh [1] = (\terminal|cpu|alu_sh[1]~27_combout ) # ((\terminal|cpu|alu_af [2] & \terminal|cpu|lshift~1_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_af [2]),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_sh[1]~27_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [1]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[1] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|alu_sh[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \terminal|cpu|xb[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[1] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|psw[1]~0 (
// Equation(s):
// \terminal|cpu|psw[1]~0_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [9]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [1]))

	.dataa(\terminal|cpu|xb [1]),
	.datab(\terminal|cpu|alu_xb~combout ),
	.datac(\terminal|cpu|xb [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|psw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[1]~0 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|psw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \terminal|cpu|qreg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[1]~1_combout ),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[1] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \terminal|cpu|wb_adr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[4] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[4]~6 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[4]~6_combout  = (\terminal|cpu|iop_sta~q  & (\terminal|cpu|areg [4])) # (!\terminal|cpu|iop_sta~q  & ((\terminal|cpu|wb_adr [4])))

	.dataa(\terminal|cpu|areg [4]),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [4]),
	.datad(\terminal|cpu|iop_sta~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[4]~6 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|wbm_adr_o[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \terminal|cpu|wb_adr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[5] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[5]~7 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[5]~7_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [5]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [5]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [5]),
	.datad(\terminal|cpu|areg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[5]~7 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \terminal|cpu|wb_adr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[6] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[6]~8 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[6]~8_combout  = (\terminal|cpu|iop_sta~q  & (\terminal|cpu|areg [6])) # (!\terminal|cpu|iop_sta~q  & ((\terminal|cpu|wb_adr [6])))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(\terminal|cpu|areg [6]),
	.datac(\terminal|cpu|wb_adr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[6]~8 .lut_mask = 16'hD8D8;
defparam \terminal|cpu|wbm_adr_o[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \terminal|cpu|wb_adr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[7] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[7]~5 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[7]~5_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [7]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [7]))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|wb_adr [7]),
	.datad(\terminal|cpu|areg [7]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[7]~5 .lut_mask = 16'hFC30;
defparam \terminal|cpu|wbm_adr_o[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \terminal|cpu|wb_adr[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[8] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[8]~9 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[8]~9_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [8]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [8]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [8]),
	.datad(\terminal|cpu|areg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[8]~9 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \terminal|cpu|wb_adr[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[9] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[9]~13 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[9]~13_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [9]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [9]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [9]),
	.datad(\terminal|cpu|areg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[9]~13 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \terminal|cpu|wb_adr[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[11] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[11]~11 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[11]~11_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [11]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [11]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [11]),
	.datad(\terminal|cpu|areg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[11]~11 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cyclone10lp_ram_block \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\terminal|video|vram_even~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\terminal|video|vram_even~0_combout ),
	.ena1(\terminal|video|bus_read_req~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [6],\terminal|cpu|qreg [5],\terminal|cpu|qreg [2],\terminal|cpu|qreg [1]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_even_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cyclone10lp_lcell_comb \terminal|ram|comb~0 (
// Equation(s):
// \terminal|ram|comb~0_combout  = (\terminal|cpu|wb_we~q  & \terminal|ram|wb_ack_o~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|ram|wb_ack_o~0_combout ),
	.cin(gnd),
	.combout(\terminal|ram|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|comb~0 .lut_mask = 16'hF000;
defparam \terminal|ram|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cyclone10lp_lcell_comb \terminal|ram|comb~1 (
// Equation(s):
// \terminal|ram|comb~1_combout  = (!\terminal|cpu|wb_we~q  & \terminal|ram|wb_ack_o~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|ram|wb_ack_o~0_combout ),
	.cin(gnd),
	.combout(\terminal|ram|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|comb~1 .lut_mask = 16'h0F00;
defparam \terminal|ram|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cyclone10lp_lcell_comb \terminal|ram|ena[0]~0 (
// Equation(s):
// \terminal|ram|ena[0]~0_combout  = (\terminal|cpu|wb_sel [0]) # (!\terminal|cpu|wb_we~q )

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_sel [0]),
	.cin(gnd),
	.combout(\terminal|ram|ena[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|ena[0]~0 .lut_mask = 16'hFF55;
defparam \terminal|ram|ena[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [2],\terminal|cpu|qreg [1]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[0]~0_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D5C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0FFC0C0C0C0C0C0C0C0BEC0A6EAC0C0C0C0DA41C0EBC0C0C0FA14FDAA;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFBC3C0C0C0C0EB1469D6C0C0D4FFBE7D82C0C0C0FF3CC31441EBC0C0EA55AAC3EBC0C0C0D5EAAABE3C55C0C011D73C4141C0C0C0C014C0C0C0D5C0C0E8C0C0C0C0C0C0C0C0C0C0C0C0C0C0AA550097068003C2CCBE1E4740C080E054100402A08017C448198EA2C830000020400000000000D1381417410701B1C39CBF6D37FB1E3E378304E16D14F37FB6B3B6B3767F757F4304DF4FE350C004BC0233E3DD1C34DC0C7FA3CB4041853473070BD01073F3230CF307FCB8C48E3178F0CF8CB57C4FCD9CF57B53271C80279CD6763FF38EF53D36FB48F36F32D33D36F4CBCB4E6EC07DC27DC237D79C304B0835DBC710E3338D3530F0E303F02CE35E3F4D74D4FE;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFF8EFF8E3F8E7F8EBD34F35D36F3007001100F300C0CD1033BFB577377F3316001300FDF134C08DD1D3FC639DC60237B1FD02377D38BD3118C143A1A6843D23FDB83DD1BDD20004E0D07F38E485FB4C77191505F085707FB8BCB4C0CCF038471DDF11043B04614FF3106B34C518C85338061CDF1107BB04610FC11C63E0C33F4F36E3E3DF4EFC3BEAE34DB7D73D3CD79BBD2EB4D7C78FB4E36D35C34F75F6C7304736DCC1EC2DBDDBBD77D323BFB7E34CCDB6DB2D7DD79DB4D73D3CCE7FDBADB4D72D3DD3E33D4D7477C8EF13BF75E76D763CB3577D77F73C13D301FC3438B037B04F33D8D8ECFB28477FABCC30D7FDB3011E3ED3F7BF3302230022222222222;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~49 (
// Equation(s):
// \terminal|cpu|wb_dat~49_combout  = (\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1~portbdataout  & ((\terminal|video|bus_strobe~0_combout ) # ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [1] & \terminal|ram|wb_ack_o~0_combout 
// )))) # (!\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1~portbdataout  & (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [1] & ((\terminal|ram|wb_ack_o~0_combout ))))

	.dataa(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [1]),
	.datac(\terminal|video|bus_strobe~0_combout ),
	.datad(\terminal|ram|wb_ack_o~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~49_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~49 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cyclone10lp_lcell_comb \terminal|ps20|Selector6~0 (
// Equation(s):
// \terminal|ps20|Selector6~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|ps20|scancode [1]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|ps20|scancode [1]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector6~0 .lut_mask = 16'h0A00;
defparam \terminal|ps20|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \terminal|ps20|wb_dat_o[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[1] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[0]~0 (
// Equation(s):
// \terminal|videoreg|vtcsr[0]~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|cpu|wb_we~q  & \terminal|cpu|wb_sel [0])))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|cpu|wb_sel [0]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[0]~0 .lut_mask = 16'h8000;
defparam \terminal|videoreg|vtcsr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \terminal|videoreg|vtcsr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [1]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[1] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[0]~0 (
// Equation(s):
// \terminal|videoreg|wb_dat_o[0]~0_combout  = (!\terminal|cpu|wb_we~q  & (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|cpu|wbm_adr_o[1]~14_combout  & !\terminal|cpu|vm_init~combout )))

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datad(\terminal|cpu|vm_init~combout ),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[0]~0 .lut_mask = 16'h0040;
defparam \terminal|videoreg|wb_dat_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \terminal|videoreg|wb_dat_o[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[1] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~47 (
// Equation(s):
// \terminal|cpu|wb_dat~47_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [1]) # ((\terminal|videoreg|wb_dat_o [1] & \terminal|videoreg|bus_strobe~2_combout )))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|videoreg|wb_dat_o [1] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|ps20|wb_dat_o [1]),
	.datac(\terminal|videoreg|wb_dat_o [1]),
	.datad(\terminal|videoreg|bus_strobe~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~47_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~47 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~50 (
// Equation(s):
// \terminal|cpu|wb_dat~50_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~48_combout ) # ((\terminal|cpu|wb_dat~49_combout ) # (\terminal|cpu|wb_dat~47_combout ))))

	.dataa(\terminal|cpu|wb_dat~48_combout ),
	.datab(\terminal|cpu|wb_dat~49_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wb_dat~47_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~50_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~50 .lut_mask = 16'hF0E0;
defparam \terminal|cpu|wb_dat~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \terminal|cpu|wb_dat[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[1] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \terminal|cpu|breg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[1] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \terminal|cpu|ireg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor98 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor98~combout  = (\terminal|cpu|ireg [1]) # ((\terminal|cpu|ireg [2]) # ((!\terminal|cpu|ireg [0]) # (!\terminal|cpu|plm_matrix|WideNor43~6_combout )))

	.dataa(\terminal|cpu|ireg [1]),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor43~6_combout ),
	.datad(\terminal|cpu|ireg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor98~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor98 .lut_mask = 16'hEFFF;
defparam \terminal|cpu|plm_matrix|WideNor98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[2]~58 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[2]~58_combout  = (\terminal|cpu|plm_matrix|WideNor53~combout  & (\terminal|cpu|plm_matrix|pl[34]~296_combout  & (\terminal|cpu|plm_matrix|WideNor98~combout  & \terminal|cpu|plm_matrix|WideNor110~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~296_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor98~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor110~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[2]~58 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor15~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor15~2_combout  = (\terminal|cpu|plm_matrix|WideNor12~1_combout  & (\terminal|cpu|ireg [12] & (\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor15~1_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor15~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor15~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor15~2 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|WideNor15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[2]~104 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[2]~104_combout  = (((\terminal|cpu|plm_matrix|WideNor15~2_combout ) # (!\terminal|cpu|plm_matrix|pl[24]~103_combout )) # (!\terminal|cpu|plm_matrix|pl[2]~58_combout )) # (!\terminal|cpu|plm_matrix|WideNor56~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor56~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[2]~58_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor15~2_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[24]~103_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[2]~104 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|pl[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[2] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [2] = (\terminal|cpu|plm_matrix|pl[2]~104_combout ) # (((!\terminal|cpu|plm_matrix|WideNor102~combout ) # (!\terminal|cpu|plm_matrix|pl[2]~61_combout )) # (!\terminal|cpu|plm_matrix|pl[35]~106_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[2]~104_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~106_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[2]~61_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor102~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [2]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[2] .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \terminal|cpu|plm[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[2] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~9 (
// Equation(s):
// \terminal|cpu|plm_rn~9_combout  = (\terminal|cpu|plm [29]) # ((\terminal|cpu|plm [3]) # ((!\terminal|cpu|plm [2] & \terminal|cpu|plm [10])))

	.dataa(\terminal|cpu|plm [2]),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|plm [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~9 .lut_mask = 16'hFFDC;
defparam \terminal|cpu|plm_rn~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~10 (
// Equation(s):
// \terminal|cpu|plm_rn~10_combout  = (\terminal|cpu|plm_rn~9_combout  & ((\terminal|cpu|plm [5]) # (!\terminal|cpu|plm [29])))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|plm [29]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_rn~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~10 .lut_mask = 16'hBB00;
defparam \terminal|cpu|plm_rn~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \terminal|cpu|plm_rn[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_rn~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_rn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_rn[2] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_rn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|Equal22~1 (
// Equation(s):
// \terminal|cpu|Equal22~1_combout  = (!\terminal|cpu|plm_rn [4] & (\terminal|cpu|plm_rn [2] & (!\terminal|cpu|plm_rn [1] & \terminal|cpu|Equal22~0_combout )))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|plm_rn [2]),
	.datac(\terminal|cpu|plm_rn [1]),
	.datad(\terminal|cpu|Equal22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal22~1 .lut_mask = 16'h0400;
defparam \terminal|cpu|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|psw_wa (
// Equation(s):
// \terminal|cpu|psw_wa~combout  = (\terminal|cpu|alu_st [1] & \terminal|cpu|Equal22~1_combout )

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|Equal22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw_wa .lut_mask = 16'hAA00;
defparam \terminal|cpu|psw_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|pswt_wa~0 (
// Equation(s):
// \terminal|cpu|pswt_wa~0_combout  = (!\terminal|cpu|sf_byte~q ) # (!\terminal|cpu|na [0])

	.dataa(gnd),
	.datab(\terminal|cpu|na [0]),
	.datac(\terminal|cpu|sf_byte~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|pswt_wa~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pswt_wa~0 .lut_mask = 16'h3F3F;
defparam \terminal|cpu|pswt_wa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cyclone10lp_lcell_comb \terminal|cpu|psw[4]~4 (
// Equation(s):
// \terminal|cpu|psw[4]~4_combout  = (\terminal|cpu|psw_wa~combout  & ((\terminal|cpu|pswt_wa~0_combout  & (\terminal|cpu|ear2[4]~4_combout )) # (!\terminal|cpu|pswt_wa~0_combout  & ((\terminal|cpu|psw [4]))))) # (!\terminal|cpu|psw_wa~combout  & 
// (((\terminal|cpu|psw [4]))))

	.dataa(\terminal|cpu|psw_wa~combout ),
	.datab(\terminal|cpu|ear2[4]~4_combout ),
	.datac(\terminal|cpu|psw [4]),
	.datad(\terminal|cpu|pswt_wa~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|psw[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|psw[4]~4 .lut_mask = 16'hD8F0;
defparam \terminal|cpu|psw[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \terminal|cpu|psw[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|psw[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|psw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|psw[4] .is_wysiwyg = "true";
defparam \terminal|cpu|psw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|qri~0 (
// Equation(s):
// \terminal|cpu|qri~0_combout  = (\terminal|cpu|psw [4]) # (\terminal|cpu|tbit~q )

	.dataa(\terminal|cpu|psw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|tbit~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qri~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qri~0 .lut_mask = 16'hFFAA;
defparam \terminal|cpu|qri~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[6]~9 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[6]~9_combout  = (\terminal|cpu|aclo_rq~q  & (\terminal|cpu|cpsw_stb~1_combout  & ((\terminal|cpu|wcpu~q ) # (!\terminal|cpu|qri~0_combout ))))

	.dataa(\terminal|cpu|qri~0_combout ),
	.datab(\terminal|cpu|aclo_rq~q ),
	.datac(\terminal|cpu|wcpu~q ),
	.datad(\terminal|cpu|cpsw_stb~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[6]~9 .lut_mask = 16'hC400;
defparam \terminal|cpu|pli_matrix|pl[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[6]~11 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[6]~11_combout  = (\terminal|cpu|ac0~q  & (!\terminal|cpu|tout_rq~q  & ((!\terminal|cpu|pli_matrix|pl[6]~9_combout )))) # (!\terminal|cpu|ac0~q  & (((!\terminal|cpu|acok_rq~q ))))

	.dataa(\terminal|cpu|tout_rq~q ),
	.datab(\terminal|cpu|acok_rq~q ),
	.datac(\terminal|cpu|pli_matrix|pl[6]~9_combout ),
	.datad(\terminal|cpu|ac0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[6]~11 .lut_mask = 16'h0533;
defparam \terminal|cpu|pli_matrix|pl[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \terminal|cpu|pli6r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pli_matrix|pl[6]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|pli_ack~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pli6r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pli6r .is_wysiwyg = "true";
defparam \terminal|cpu|pli6r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|tovf_ack~0 (
// Equation(s):
// \terminal|cpu|tovf_ack~0_combout  = (\terminal|cpu|pi_stb~q  & (!\terminal|cpu|pli6r~q  & (\terminal|cpu|plm [15] & !\terminal|cpu|pli8r~q )))

	.dataa(\terminal|cpu|pi_stb~q ),
	.datab(\terminal|cpu|pli6r~q ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|pli8r~q ),
	.cin(gnd),
	.combout(\terminal|cpu|tovf_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tovf_ack~0 .lut_mask = 16'h0020;
defparam \terminal|cpu|tovf_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|tout_rq~0 (
// Equation(s):
// \terminal|cpu|tout_rq~0_combout  = (!\terminal|cpu|reset~combout  & (!\terminal|cpu|tovf_ack~0_combout  & ((\terminal|cpu|tovf~combout ) # (\terminal|cpu|tout_rq~q ))))

	.dataa(\terminal|cpu|tovf~combout ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|tout_rq~q ),
	.datad(\terminal|cpu|tovf_ack~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|tout_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tout_rq~0 .lut_mask = 16'h0032;
defparam \terminal|cpu|tout_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \terminal|cpu|tout_rq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tout_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tout_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tout_rq .is_wysiwyg = "true";
defparam \terminal|cpu|tout_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|p~5 (
// Equation(s):
// \terminal|cpu|pli_matrix|p~5_combout  = (\terminal|cpu|ac0~q  & \terminal|cpu|tout_rq~q )

	.dataa(gnd),
	.datab(\terminal|cpu|ac0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|tout_rq~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|p~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|p~5 .lut_mask = 16'hCC00;
defparam \terminal|cpu|pli_matrix|p~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cyclone10lp_lcell_comb \terminal|cpu|ri~1 (
// Equation(s):
// \terminal|cpu|ri~1_combout  = (\terminal|cpu|pli_matrix|p~5_combout  & ((\terminal|cpu|vec_stb~q ) # ((\terminal|cpu|psw [8]) # (\terminal|cpu|dble_rq~q ))))

	.dataa(\terminal|cpu|pli_matrix|p~5_combout ),
	.datab(\terminal|cpu|vec_stb~q ),
	.datac(\terminal|cpu|psw [8]),
	.datad(\terminal|cpu|dble_rq~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~1 .lut_mask = 16'hAAA8;
defparam \terminal|cpu|ri~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cyclone10lp_lcell_comb \terminal|cpu|ri~2 (
// Equation(s):
// \terminal|cpu|ri~2_combout  = (\terminal|cpu|pli_ack~q  & ((\terminal|cpu|ri~1_combout ) # ((\terminal|cpu|pli_matrix|p [1])))) # (!\terminal|cpu|pli_ack~q  & (((\terminal|cpu|ri [1]))))

	.dataa(\terminal|cpu|ri~1_combout ),
	.datab(\terminal|cpu|pli_ack~q ),
	.datac(\terminal|cpu|pli_matrix|p [1]),
	.datad(\terminal|cpu|ri [1]),
	.cin(gnd),
	.combout(\terminal|cpu|ri~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~2 .lut_mask = 16'hFBC8;
defparam \terminal|cpu|ri~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|ri~0 (
// Equation(s):
// \terminal|cpu|ri~0_combout  = (\terminal|cpu|psw [8] & ((\terminal|cpu|ir_stb~q ) # ((\terminal|cpu|plm [2] & \terminal|cpu|pi_stb~q )))) # (!\terminal|cpu|psw [8] & (\terminal|cpu|plm [2] & (\terminal|cpu|pi_stb~q )))

	.dataa(\terminal|cpu|psw [8]),
	.datab(\terminal|cpu|plm [2]),
	.datac(\terminal|cpu|pi_stb~q ),
	.datad(\terminal|cpu|ir_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~0 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|ri~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|ri~3 (
// Equation(s):
// \terminal|cpu|ri~3_combout  = (\terminal|cpu|ri~0_combout ) # ((!\terminal|cpu|pi_stb~q  & \terminal|cpu|ri~2_combout ))

	.dataa(\terminal|cpu|pi_stb~q ),
	.datab(\terminal|cpu|ri~2_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ri~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~3 .lut_mask = 16'hFF44;
defparam \terminal|cpu|ri~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \terminal|cpu|ri[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ri~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ri [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ri[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ri[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor151~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor151~0_combout  = (!\terminal|cpu|ri [2] & !\terminal|cpu|ri [1])

	.dataa(gnd),
	.datab(\terminal|cpu|ri [2]),
	.datac(\terminal|cpu|ri [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor151~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor151~0 .lut_mask = 16'h0303;
defparam \terminal|cpu|plm_matrix|WideNor151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor142~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor142~0_combout  = (\terminal|cpu|plm_matrix|WideNor151~0_combout  & (\terminal|cpu|plm_matrix|WideNor147~0_combout  & (\terminal|cpu|ri [0] & \terminal|cpu|plm_matrix|WideNor107~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor151~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datac(\terminal|cpu|ri [0]),
	.datad(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor142~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor142~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|WideNor142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor165 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor165~combout  = ((\terminal|cpu|ix [1]) # (!\terminal|cpu|plm_matrix|WideNor142~0_combout )) # (!\terminal|cpu|ia [5])

	.dataa(\terminal|cpu|ia [5]),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor142~0_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor165~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor165 .lut_mask = 16'hFF5F;
defparam \terminal|cpu|plm_matrix|WideNor165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[23]~80 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[23]~80_combout  = (\terminal|cpu|plm_matrix|WideNor187~combout  & (\terminal|cpu|plm_matrix|WideNor165~combout  & ((!\terminal|cpu|plm_matrix|pl[31]~51_combout ) # (!\terminal|cpu|plm_matrix|WideNor0~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor187~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor0~0_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor165~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[23]~80_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[23]~80 .lut_mask = 16'h2A00;
defparam \terminal|cpu|plm_matrix|pl[23]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[23]~81 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[23]~81_combout  = (\terminal|cpu|plm_matrix|pl[23]~80_combout  & (\terminal|cpu|plm_matrix|pl[34]~296_combout  & (\terminal|cpu|plm_matrix|WideNor53~combout  & \terminal|cpu|plm_matrix|WideNor98~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[23]~80_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~296_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor53~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor98~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[23]~81 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[13]~56 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[13]~56_combout  = (\terminal|cpu|plm_matrix|WideNor139~combout  & ((\terminal|cpu|ireg [14]) # (!\terminal|cpu|plm_matrix|WideNor112~0_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datac(\terminal|cpu|ireg [14]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[13]~56 .lut_mask = 16'hC0CC;
defparam \terminal|cpu|plm_matrix|pl[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~94 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~94_combout  = (\terminal|cpu|plm_matrix|pl[13]~56_combout  & ((\terminal|cpu|ireg [11]) # ((!\terminal|cpu|ireg [5]) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|pl[13]~56_combout ),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datad(\terminal|cpu|ireg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~94 .lut_mask = 16'h8AAA;
defparam \terminal|cpu|plm_matrix|pl[3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~299 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~299_combout  = (\terminal|cpu|plm_matrix|pl[3]~92_combout  & (((!\terminal|cpu|plm_matrix|WideNor65~1_combout ) # (!\terminal|cpu|ireg [3])) # (!\terminal|cpu|ireg [4])))

	.dataa(\terminal|cpu|plm_matrix|pl[3]~92_combout ),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ireg [3]),
	.datad(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~299_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~299 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|plm_matrix|pl[3]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~93 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~93_combout  = (\terminal|cpu|plm_matrix|pl[3]~299_combout  & (\terminal|cpu|plm_matrix|WideNor181~combout  & \terminal|cpu|plm_matrix|WideNor119~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[3]~299_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor181~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor119~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~93 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~90 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~90_combout  = (\terminal|cpu|plm_matrix|pl[14]~89_combout  & \terminal|cpu|plm_matrix|pl[22]~85_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[14]~89_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[22]~85_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~90 .lut_mask = 16'hCC00;
defparam \terminal|cpu|plm_matrix|pl[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3]~95 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[3]~95_combout  = (\terminal|cpu|plm_matrix|WideNor182~combout  & (\terminal|cpu|plm_matrix|pl[3]~94_combout  & (\terminal|cpu|plm_matrix|pl[3]~93_combout  & \terminal|cpu|plm_matrix|pl[3]~90_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[3]~94_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[3]~93_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[3]~90_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3]~95 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[3] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [3] = (\terminal|cpu|plm_matrix|pl[3]~300_combout ) # (((!\terminal|cpu|plm_matrix|pl[3]~95_combout ) # (!\terminal|cpu|plm_matrix|pl[24]~99_combout )) # (!\terminal|cpu|plm_matrix|pl[23]~81_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[3]~300_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[23]~81_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[24]~99_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[3]~95_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [3]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[3] .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \terminal|cpu|plm[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[3] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|wr7~3 (
// Equation(s):
// \terminal|cpu|wr7~3_combout  = (\terminal|cpu|wr7~2_combout  & (((\terminal|cpu|plm [2]) # (!\terminal|cpu|plm [29])) # (!\terminal|cpu|plm [3])))

	.dataa(\terminal|cpu|plm [3]),
	.datab(\terminal|cpu|plm [2]),
	.datac(\terminal|cpu|plm [29]),
	.datad(\terminal|cpu|wr7~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wr7~3 .lut_mask = 16'hDF00;
defparam \terminal|cpu|wr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \terminal|cpu|wr7 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wr7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wr7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wr7 .is_wysiwyg = "true";
defparam \terminal|cpu|wr7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~0 (
// Equation(s):
// \terminal|cpu|iocmd_st~0_combout  = (!\terminal|cpu|wr7~q  & (!\terminal|sysreset|dclo_out~q  & ((\terminal|cpu|ac0~q ) # (!\terminal|sysreset|aclo_out~q ))))

	.dataa(\terminal|cpu|wr7~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~0 .lut_mask = 16'h0051;
defparam \terminal|cpu|iocmd_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|buf_res~5 (
// Equation(s):
// \terminal|cpu|buf_res~5_combout  = (\terminal|cpu|pc1 [9] & (\terminal|cpu|areg [9] & (\terminal|cpu|pc1 [8] $ (!\terminal|cpu|areg [8])))) # (!\terminal|cpu|pc1 [9] & (!\terminal|cpu|areg [9] & (\terminal|cpu|pc1 [8] $ (!\terminal|cpu|areg [8]))))

	.dataa(\terminal|cpu|pc1 [9]),
	.datab(\terminal|cpu|pc1 [8]),
	.datac(\terminal|cpu|areg [8]),
	.datad(\terminal|cpu|areg [9]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~5 .lut_mask = 16'h8241;
defparam \terminal|cpu|buf_res~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|buf_res~7 (
// Equation(s):
// \terminal|cpu|buf_res~7_combout  = (\terminal|cpu|areg [12] & (\terminal|cpu|pc1 [12] & (\terminal|cpu|pc1 [13] $ (!\terminal|cpu|areg [13])))) # (!\terminal|cpu|areg [12] & (!\terminal|cpu|pc1 [12] & (\terminal|cpu|pc1 [13] $ (!\terminal|cpu|areg 
// [13]))))

	.dataa(\terminal|cpu|areg [12]),
	.datab(\terminal|cpu|pc1 [13]),
	.datac(\terminal|cpu|pc1 [12]),
	.datad(\terminal|cpu|areg [13]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~7 .lut_mask = 16'h8421;
defparam \terminal|cpu|buf_res~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|buf_res~6 (
// Equation(s):
// \terminal|cpu|buf_res~6_combout  = (\terminal|cpu|pc1 [10] & (\terminal|cpu|areg [10] & (\terminal|cpu|areg [11] $ (!\terminal|cpu|pc1 [11])))) # (!\terminal|cpu|pc1 [10] & (!\terminal|cpu|areg [10] & (\terminal|cpu|areg [11] $ (!\terminal|cpu|pc1 
// [11]))))

	.dataa(\terminal|cpu|pc1 [10]),
	.datab(\terminal|cpu|areg [10]),
	.datac(\terminal|cpu|areg [11]),
	.datad(\terminal|cpu|pc1 [11]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~6 .lut_mask = 16'h9009;
defparam \terminal|cpu|buf_res~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|buf_res~8 (
// Equation(s):
// \terminal|cpu|buf_res~8_combout  = (\terminal|cpu|areg [15] & (\terminal|cpu|pc1 [15] & (\terminal|cpu|pc1 [14] $ (!\terminal|cpu|areg [14])))) # (!\terminal|cpu|areg [15] & (!\terminal|cpu|pc1 [15] & (\terminal|cpu|pc1 [14] $ (!\terminal|cpu|areg 
// [14]))))

	.dataa(\terminal|cpu|areg [15]),
	.datab(\terminal|cpu|pc1 [14]),
	.datac(\terminal|cpu|areg [14]),
	.datad(\terminal|cpu|pc1 [15]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~8 .lut_mask = 16'h8241;
defparam \terminal|cpu|buf_res~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|buf_res~9 (
// Equation(s):
// \terminal|cpu|buf_res~9_combout  = (\terminal|cpu|buf_res~5_combout  & (\terminal|cpu|buf_res~7_combout  & (\terminal|cpu|buf_res~6_combout  & \terminal|cpu|buf_res~8_combout )))

	.dataa(\terminal|cpu|buf_res~5_combout ),
	.datab(\terminal|cpu|buf_res~7_combout ),
	.datac(\terminal|cpu|buf_res~6_combout ),
	.datad(\terminal|cpu|buf_res~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~9 .lut_mask = 16'h8000;
defparam \terminal|cpu|buf_res~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \terminal|cpu|acmp_en (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|acmp_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acmp_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acmp_en .is_wysiwyg = "true";
defparam \terminal|cpu|acmp_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|buf_res~1 (
// Equation(s):
// \terminal|cpu|buf_res~1_combout  = (\terminal|cpu|pc1 [3] & (\terminal|cpu|areg [3] & (\terminal|cpu|areg [2] $ (!\terminal|cpu|pc1 [2])))) # (!\terminal|cpu|pc1 [3] & (!\terminal|cpu|areg [3] & (\terminal|cpu|areg [2] $ (!\terminal|cpu|pc1 [2]))))

	.dataa(\terminal|cpu|pc1 [3]),
	.datab(\terminal|cpu|areg [2]),
	.datac(\terminal|cpu|areg [3]),
	.datad(\terminal|cpu|pc1 [2]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~1 .lut_mask = 16'h8421;
defparam \terminal|cpu|buf_res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|buf_res~0 (
// Equation(s):
// \terminal|cpu|buf_res~0_combout  = (\terminal|cpu|areg [0] & (\terminal|cpu|pc1 [0] & (\terminal|cpu|areg [1] $ (!\terminal|cpu|pc1 [1])))) # (!\terminal|cpu|areg [0] & (!\terminal|cpu|pc1 [0] & (\terminal|cpu|areg [1] $ (!\terminal|cpu|pc1 [1]))))

	.dataa(\terminal|cpu|areg [0]),
	.datab(\terminal|cpu|areg [1]),
	.datac(\terminal|cpu|pc1 [0]),
	.datad(\terminal|cpu|pc1 [1]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~0 .lut_mask = 16'h8421;
defparam \terminal|cpu|buf_res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|buf_res~2 (
// Equation(s):
// \terminal|cpu|buf_res~2_combout  = (\terminal|cpu|areg [5] & (\terminal|cpu|pc1 [5] & (\terminal|cpu|pc1 [4] $ (!\terminal|cpu|areg [4])))) # (!\terminal|cpu|areg [5] & (!\terminal|cpu|pc1 [5] & (\terminal|cpu|pc1 [4] $ (!\terminal|cpu|areg [4]))))

	.dataa(\terminal|cpu|areg [5]),
	.datab(\terminal|cpu|pc1 [4]),
	.datac(\terminal|cpu|pc1 [5]),
	.datad(\terminal|cpu|areg [4]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~2 .lut_mask = 16'h8421;
defparam \terminal|cpu|buf_res~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|buf_res~3 (
// Equation(s):
// \terminal|cpu|buf_res~3_combout  = (\terminal|cpu|pc1 [7] & (\terminal|cpu|areg [7] & (\terminal|cpu|pc1 [6] $ (!\terminal|cpu|areg [6])))) # (!\terminal|cpu|pc1 [7] & (!\terminal|cpu|areg [7] & (\terminal|cpu|pc1 [6] $ (!\terminal|cpu|areg [6]))))

	.dataa(\terminal|cpu|pc1 [7]),
	.datab(\terminal|cpu|areg [7]),
	.datac(\terminal|cpu|pc1 [6]),
	.datad(\terminal|cpu|areg [6]),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~3 .lut_mask = 16'h9009;
defparam \terminal|cpu|buf_res~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|buf_res~4 (
// Equation(s):
// \terminal|cpu|buf_res~4_combout  = (\terminal|cpu|buf_res~1_combout  & (\terminal|cpu|buf_res~0_combout  & (\terminal|cpu|buf_res~2_combout  & \terminal|cpu|buf_res~3_combout )))

	.dataa(\terminal|cpu|buf_res~1_combout ),
	.datab(\terminal|cpu|buf_res~0_combout ),
	.datac(\terminal|cpu|buf_res~2_combout ),
	.datad(\terminal|cpu|buf_res~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~4 .lut_mask = 16'h8000;
defparam \terminal|cpu|buf_res~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|buf_res~10 (
// Equation(s):
// \terminal|cpu|buf_res~10_combout  = (\terminal|cpu|buf_res~9_combout  & (\terminal|cpu|acmp_en~q  & \terminal|cpu|buf_res~4_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|buf_res~9_combout ),
	.datac(\terminal|cpu|acmp_en~q ),
	.datad(\terminal|cpu|buf_res~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~10 .lut_mask = 16'hC000;
defparam \terminal|cpu|buf_res~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|buf_res~11 (
// Equation(s):
// \terminal|cpu|buf_res~11_combout  = (\terminal|cpu|iocmd_st~0_combout  & ((\terminal|cpu|buf_res~10_combout ) # ((\terminal|cpu|buf_res~q ) # (\terminal|cpu|to_rply~q ))))

	.dataa(\terminal|cpu|iocmd_st~0_combout ),
	.datab(\terminal|cpu|buf_res~10_combout ),
	.datac(\terminal|cpu|buf_res~q ),
	.datad(\terminal|cpu|to_rply~q ),
	.cin(gnd),
	.combout(\terminal|cpu|buf_res~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|buf_res~11 .lut_mask = 16'hAAA8;
defparam \terminal|cpu|buf_res~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \terminal|cpu|buf_res (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|buf_res~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|buf_res~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|buf_res .is_wysiwyg = "true";
defparam \terminal|cpu|buf_res .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|br_iocmd~0 (
// Equation(s):
// \terminal|cpu|br_iocmd~0_combout  = (\terminal|cpu|wra~6_combout  & (!\terminal|cpu|io_cmd~0_combout  & ((\terminal|cpu|iop_sta~q ) # (\terminal|cpu|br_iocmd~q )))) # (!\terminal|cpu|wra~6_combout  & ((\terminal|cpu|iop_sta~q ) # 
// ((\terminal|cpu|br_iocmd~q ))))

	.dataa(\terminal|cpu|wra~6_combout ),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|br_iocmd~q ),
	.datad(\terminal|cpu|io_cmd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|br_iocmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_iocmd~0 .lut_mask = 16'h54FC;
defparam \terminal|cpu|br_iocmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \terminal|cpu|br_iocmd (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br_iocmd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br_iocmd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br_iocmd .is_wysiwyg = "true";
defparam \terminal|cpu|br_iocmd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|br_ready~0 (
// Equation(s):
// \terminal|cpu|br_ready~0_combout  = (!\terminal|cpu|buf_res~q  & (!\terminal|cpu|word27~q  & \terminal|cpu|br_iocmd~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|buf_res~q ),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|br_iocmd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|br_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_ready~0 .lut_mask = 16'h0300;
defparam \terminal|cpu|br_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|br_ready~1 (
// Equation(s):
// \terminal|cpu|br_ready~1_combout  = (\terminal|cpu|dble_cnt0~0_combout  & (\terminal|cpu|br_ready~0_combout  & ((\terminal|cpu|bir_stb~0_combout ) # (\terminal|cpu|br_ready~q ))))

	.dataa(\terminal|cpu|dble_cnt0~0_combout ),
	.datab(\terminal|cpu|bir_stb~0_combout ),
	.datac(\terminal|cpu|br_ready~q ),
	.datad(\terminal|cpu|br_ready~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|br_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br_ready~1 .lut_mask = 16'hA800;
defparam \terminal|cpu|br_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \terminal|cpu|br_ready (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br_ready .is_wysiwyg = "true";
defparam \terminal|cpu|br_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|bra_req~0 (
// Equation(s):
// \terminal|cpu|bra_req~0_combout  = (!\terminal|cpu|ir_stb~q  & (!\terminal|cpu|reset~combout  & (!\terminal|cpu|iocmd_st [0] & !\terminal|cpu|tevent~q )))

	.dataa(\terminal|cpu|ir_stb~q ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|iocmd_st [0]),
	.datad(\terminal|cpu|tevent~q ),
	.cin(gnd),
	.combout(\terminal|cpu|bra_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|bra_req~0 .lut_mask = 16'h0001;
defparam \terminal|cpu|bra_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|set_cend_rc (
// Equation(s):
// \terminal|cpu|set_cend_rc~combout  = (\terminal|cpu|mc_stb~q  & (!\terminal|cpu|plm_matrix|pl [26] & (\terminal|cpu|na_rc [0] & \terminal|cpu|plm_matrix|pl [25])))

	.dataa(\terminal|cpu|mc_stb~q ),
	.datab(\terminal|cpu|plm_matrix|pl [26]),
	.datac(\terminal|cpu|na_rc [0]),
	.datad(\terminal|cpu|plm_matrix|pl [25]),
	.cin(gnd),
	.combout(\terminal|cpu|set_cend_rc~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|set_cend_rc .lut_mask = 16'h2000;
defparam \terminal|cpu|set_cend_rc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \terminal|cpu|set_cend (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|set_cend_rc~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|set_cend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|set_cend .is_wysiwyg = "true";
defparam \terminal|cpu|set_cend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|cmd_nrdy~0 (
// Equation(s):
// \terminal|cpu|cmd_nrdy~0_combout  = (!\terminal|cpu|ir_stb~q  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|set_cend~q ) # (\terminal|cpu|cmd_nrdy~q ))))

	.dataa(\terminal|cpu|ir_stb~q ),
	.datab(\terminal|cpu|set_cend~q ),
	.datac(\terminal|cpu|cmd_nrdy~q ),
	.datad(\terminal|cpu|mc_res~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|cmd_nrdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|cmd_nrdy~0 .lut_mask = 16'h0054;
defparam \terminal|cpu|cmd_nrdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \terminal|cpu|cmd_nrdy (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|cmd_nrdy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|cmd_nrdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|cmd_nrdy .is_wysiwyg = "true";
defparam \terminal|cpu|cmd_nrdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|bra_req~1 (
// Equation(s):
// \terminal|cpu|bra_req~1_combout  = (\terminal|cpu|br_ready~q  & ((\terminal|cpu|cmd_nrdy~q ) # ((\terminal|cpu|bra_req~0_combout  & \terminal|cpu|set_cend_rc~combout ))))

	.dataa(\terminal|cpu|br_ready~q ),
	.datab(\terminal|cpu|bra_req~0_combout ),
	.datac(\terminal|cpu|set_cend_rc~combout ),
	.datad(\terminal|cpu|cmd_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|bra_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|bra_req~1 .lut_mask = 16'hAA80;
defparam \terminal|cpu|bra_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|ir_stb~0 (
// Equation(s):
// \terminal|cpu|ir_stb~0_combout  = (!\terminal|cpu|reset~combout  & ((\terminal|cpu|ir_stb~q  & ((!\terminal|cpu|mc_stb~q ))) # (!\terminal|cpu|ir_stb~q  & (\terminal|cpu|bra_req~1_combout ))))

	.dataa(\terminal|cpu|bra_req~1_combout ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|ir_stb~q ),
	.datad(\terminal|cpu|mc_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ir_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ir_stb~0 .lut_mask = 16'h0232;
defparam \terminal|cpu|ir_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \terminal|cpu|ir_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ir_stb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ir_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ir_stb .is_wysiwyg = "true";
defparam \terminal|cpu|ir_stb .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \terminal|cpu|ireg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[5] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor43~4 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor43~4_combout  = (!\terminal|cpu|ireg [5] & (!\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor34~0_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor43~4 .lut_mask = 16'h0300;
defparam \terminal|cpu|plm_matrix|WideNor43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor43~6 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor43~6_combout  = (\terminal|cpu|plm_matrix|WideNor43~4_combout  & (\terminal|cpu|ri [1] & (\terminal|cpu|ireg [4] & \terminal|cpu|ireg [3])))

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|ri [1]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor43~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor43~6 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|WideNor43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor86 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor86~combout  = ((\terminal|cpu|ia [1]) # ((\terminal|cpu|ireg [12]) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout ))) # (!\terminal|cpu|ia [5])

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor86~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor86 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[29]~96 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[29]~96_combout  = (\terminal|cpu|plm_matrix|WideNor180~combout  & (\terminal|cpu|plm_matrix|WideNor115~combout  & (\terminal|cpu|plm_matrix|WideNor95~combout  & \terminal|cpu|plm_matrix|WideNor86~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor180~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor115~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor95~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor86~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[29]~96_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[29]~96 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[29]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[29]~97 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[29]~97_combout  = (\terminal|cpu|plm_matrix|pl[29]~96_combout  & (((!\terminal|cpu|ireg [2] & !\terminal|cpu|ireg [1])) # (!\terminal|cpu|plm_matrix|WideNor43~6_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor43~6_combout ),
	.datab(\terminal|cpu|ireg [2]),
	.datac(\terminal|cpu|ireg [1]),
	.datad(\terminal|cpu|plm_matrix|pl[29]~96_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[29]~97_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[29]~97 .lut_mask = 16'h5700;
defparam \terminal|cpu|plm_matrix|pl[29]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[29]~82 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[29]~82_combout  = ((!\terminal|cpu|plm_matrix|WideNor122~combout ) # (!\terminal|cpu|plm_matrix|WideNor153~combout )) # (!\terminal|cpu|plm_matrix|WideNor121~combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor153~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[29]~82 .lut_mask = 16'h3FFF;
defparam \terminal|cpu|plm_matrix|pl[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[9]~83 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[9]~83_combout  = (\terminal|cpu|plm_matrix|WideNor100~combout  & (((!\terminal|cpu|plm_matrix|WideNor12~2_combout ) # (!\terminal|cpu|ireg [10])) # (!\terminal|cpu|ia [1])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[9]~83 .lut_mask = 16'h4CCC;
defparam \terminal|cpu|plm_matrix|pl[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[29]~84 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[29]~84_combout  = (\terminal|cpu|plm_matrix|pl[29]~82_combout ) # (((!\terminal|cpu|plm_matrix|pl[9]~83_combout ) # (!\terminal|cpu|plm_matrix|WideNor45~combout )) # (!\terminal|cpu|plm_matrix|WideNor54~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[29]~82_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor54~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor45~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[9]~83_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[29]~84 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[29] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [29] = (\terminal|cpu|plm_matrix|pl[29]~97_combout  & (!\terminal|cpu|plm_matrix|pl[29]~84_combout  & \terminal|cpu|plm_matrix|pl[3]~95_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[29]~97_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|pl[29]~84_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[3]~95_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [29]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[29] .lut_mask = 16'h0A00;
defparam \terminal|cpu|plm_matrix|pl[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \terminal|cpu|plm[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [29]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[29] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~3 (
// Equation(s):
// \terminal|cpu|plm_rn~3_combout  = (\terminal|cpu|plm [29]) # ((\terminal|cpu|plm [3]) # ((!\terminal|cpu|plm [2] & \terminal|cpu|plm [9])))

	.dataa(\terminal|cpu|plm [2]),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|plm [9]),
	.datad(\terminal|cpu|plm [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~3 .lut_mask = 16'hFFDC;
defparam \terminal|cpu|plm_rn~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~4 (
// Equation(s):
// \terminal|cpu|plm_rn~4_combout  = (\terminal|cpu|plm_rn~3_combout  & ((\terminal|cpu|plm [4]) # (!\terminal|cpu|plm [29])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|plm_rn~3_combout ),
	.datad(\terminal|cpu|plm [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~4 .lut_mask = 16'hF030;
defparam \terminal|cpu|plm_rn~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \terminal|cpu|plm_rn[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_rn~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_rn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_rn[3] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_rn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|acc_wa (
// Equation(s):
// \terminal|cpu|acc_wa~combout  = (\terminal|cpu|plm_rn [0] & (\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[4]~11_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[4]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|acc_wa~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acc_wa .lut_mask = 16'hC000;
defparam \terminal|cpu|acc_wa .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \terminal|cpu|acc[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|acc_wa~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acc[3] .is_wysiwyg = "true";
defparam \terminal|cpu|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux28~3 (
// Equation(s):
// \terminal|cpu|Mux28~3_combout  = (\terminal|cpu|plm [5] & (\terminal|cpu|acc [3])) # (!\terminal|cpu|plm [5] & ((\terminal|cpu|ear2 [3])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|acc [3]),
	.datad(\terminal|cpu|ear2 [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~3 .lut_mask = 16'hF3C0;
defparam \terminal|cpu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux28~4 (
// Equation(s):
// \terminal|cpu|Mux28~4_combout  = (\terminal|cpu|plm [5] & (\terminal|cpu|psw [3])) # (!\terminal|cpu|plm [5] & ((\terminal|cpu|ear1 [3])))

	.dataa(\terminal|cpu|plm [5]),
	.datab(gnd),
	.datac(\terminal|cpu|psw [3]),
	.datad(\terminal|cpu|ear1 [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~4 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux28~5 (
// Equation(s):
// \terminal|cpu|Mux28~5_combout  = (\terminal|cpu|Mux23~3_combout  & (((\terminal|cpu|plm [7])))) # (!\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|plm [7] & (\terminal|cpu|Mux28~3_combout )) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|Mux28~4_combout 
// )))))

	.dataa(\terminal|cpu|Mux23~3_combout ),
	.datab(\terminal|cpu|Mux28~3_combout ),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|Mux28~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~5 .lut_mask = 16'hE5E0;
defparam \terminal|cpu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux28~0 (
// Equation(s):
// \terminal|cpu|Mux28~0_combout  = (\terminal|cpu|plm [7] & (((\terminal|cpu|plm [6])))) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|plm [6] & (\terminal|cpu|r[2][3]~q )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|r[0][3]~q )))))

	.dataa(\terminal|cpu|r[2][3]~q ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|plm [6]),
	.datad(\terminal|cpu|r[0][3]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~0 .lut_mask = 16'hE3E0;
defparam \terminal|cpu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux28~1 (
// Equation(s):
// \terminal|cpu|Mux28~1_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|Mux28~0_combout  & ((\terminal|cpu|r[3][3]~q ))) # (!\terminal|cpu|Mux28~0_combout  & (\terminal|cpu|r[1][3]~q )))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|Mux28~0_combout ))))

	.dataa(\terminal|cpu|r[1][3]~q ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[3][3]~q ),
	.datad(\terminal|cpu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~1 .lut_mask = 16'hF388;
defparam \terminal|cpu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux28~2 (
// Equation(s):
// \terminal|cpu|Mux28~2_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|qreg [3])) # (!\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|sreg [3]))))) # (!\terminal|cpu|Mux23~3_combout  & 
// (((\terminal|cpu|Mux23~2_combout ))))

	.dataa(\terminal|cpu|qreg [3]),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|Mux23~2_combout ),
	.datad(\terminal|cpu|sreg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~2 .lut_mask = 16'hBCB0;
defparam \terminal|cpu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux28~6 (
// Equation(s):
// \terminal|cpu|Mux28~6_combout  = (\terminal|cpu|Mux28~2_combout  & (\terminal|cpu|Mux28~5_combout )) # (!\terminal|cpu|Mux28~2_combout  & (((!\terminal|cpu|Mux23~3_combout  & \terminal|cpu|Mux28~1_combout ))))

	.dataa(\terminal|cpu|Mux28~5_combout ),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|Mux28~1_combout ),
	.datad(\terminal|cpu|Mux28~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~6 .lut_mask = 16'hAA30;
defparam \terminal|cpu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux28~7 (
// Equation(s):
// \terminal|cpu|Mux28~7_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|Mux22~0_combout ) # (\terminal|cpu|r[6][3]~q )))) # (!\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[4][3]~q  & (!\terminal|cpu|Mux22~0_combout )))

	.dataa(\terminal|cpu|r[4][3]~q ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|r[6][3]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~7 .lut_mask = 16'hCEC2;
defparam \terminal|cpu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux28~8 (
// Equation(s):
// \terminal|cpu|Mux28~8_combout  = (\terminal|cpu|Mux28~7_combout  & (((\terminal|cpu|pc2 [3])) # (!\terminal|cpu|Mux22~0_combout ))) # (!\terminal|cpu|Mux28~7_combout  & (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|pc1 [3]))))

	.dataa(\terminal|cpu|Mux28~7_combout ),
	.datab(\terminal|cpu|Mux22~0_combout ),
	.datac(\terminal|cpu|pc2 [3]),
	.datad(\terminal|cpu|pc1 [3]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~8 .lut_mask = 16'hE6A2;
defparam \terminal|cpu|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux28~9 (
// Equation(s):
// \terminal|cpu|Mux28~9_combout  = (\terminal|cpu|plm [6] & (\terminal|cpu|Mux28~8_combout )) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & ((\terminal|cpu|r[5][3]~q ))) # (!\terminal|cpu|plm [7] & (\terminal|cpu|Mux28~8_combout ))))

	.dataa(\terminal|cpu|Mux28~8_combout ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|r[5][3]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux28~9 .lut_mask = 16'hBA8A;
defparam \terminal|cpu|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|areg[3]~5 (
// Equation(s):
// \terminal|cpu|areg[3]~5_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux28~9_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux28~6_combout ))

	.dataa(\terminal|cpu|Mux28~6_combout ),
	.datab(\terminal|cpu|Mux28~9_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[3]~5 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|areg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \terminal|cpu|areg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[3]~5_combout ),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[3] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \terminal|cpu|wb_adr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[3] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[3]~3 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[3]~3_combout  = (\terminal|cpu|iop_sta~q  & (\terminal|cpu|areg [3])) # (!\terminal|cpu|iop_sta~q  & ((\terminal|cpu|wb_adr [3])))

	.dataa(gnd),
	.datab(\terminal|cpu|areg [3]),
	.datac(\terminal|cpu|wb_adr [3]),
	.datad(\terminal|cpu|iop_sta~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[3]~3 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|wbm_adr_o[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cyclone10lp_ram_block \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\terminal|video|vram_even~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\terminal|video|vram_even~0_combout ),
	.ena1(\terminal|video|bus_read_req~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [7],\terminal|cpu|qreg [4],\terminal|cpu|qreg [3],\terminal|cpu|qreg [0]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_even_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [4],\terminal|cpu|qreg [0]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[0]~0_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0FFC0C0C0C0C0C0C0C096C0FFD5C0C0C0C0DF83C0E9C0C0C0F5AAEB00;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hC1C0C0C0C3D67D7D41C0C0C0C2C3D71469C0C0C0BAC369281428C0C0D796961496C0C0C0D7C27D3CAA7DC0C002D741FFBEC0C0C0D7C3C0C0C0C0C0C0C0D5C0C0C0C0C0C0C0C0C0C0C0C0C0111144BA3B850F33EC3B3ECBB1E0A8D05425000264013B48C09100B3AFB28B2CA28B000000000040B50041A68304B0C00DBB2CB4C34C42B32310F68C6AD500F07732BBFA773ABB0312CB001308C4093502602B4C2CBC4C001BA373012000300341714C0823631B016B17BD30F19CB830F9EC1D3635037445B02315E16C54311CE0B43B472E3474B6DB03CB6DD6C47478C1C3439E0EC434C576C5B2D7CC100B9139EB4018CF630C3638D0FBEBB10CE30E7B8C31D9CE;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h730DBB8DF30DBB8DB437C36E36D350B010440D742C04D46131D3655654D3B158633206CD1B6C196C15B4E4B94E42025B96D202534B237B208D80582CA024F234D34B6C934C20582C2C46CB964A6C1CCE51D8224D0C4026DB0B43C6A8939394018EC50463B1421ACC6084331C210D463B94111CE50443394210EC5006373672FAE32DBEB7F0C7A30D8CB0C78DBAD78D7232D0CFAD3433FB4D34D35FB5F34D8E33043B8ECC10C2DF2DB8DB8DF233DB6DB2ECCFADB0DF2DB0D3AD7AD349CF2D72D38D78D7AD3033D2C3835F0C3231DB4DB5FB474BB154C46F6340303D1F03D303023BC0C33D8C0F0CBD80B0C66CC38C32C3B946C38E333333020002000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~9 (
// Equation(s):
// \terminal|cpu|wb_dat~9_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a4 ) # ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [4] & \terminal|ram|wb_ack_o~0_combout )))) # 
// (!\terminal|video|bus_strobe~0_combout  & (((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [4] & \terminal|ram|wb_ack_o~0_combout ))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\terminal|ram|wb_ack_o~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~9 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[4]~feeder (
// Equation(s):
// \terminal|videoreg|vtcsr[4]~feeder_combout  = \terminal|cpu|qreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [4]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[4]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|vtcsr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \terminal|videoreg|vtcsr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[4] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \terminal|videoreg|wb_dat_o[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[4] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cyclone10lp_lcell_comb \terminal|ps20|Selector3~0 (
// Equation(s):
// \terminal|ps20|Selector3~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|ps20|scancode [4]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|ps20|scancode [4]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector3~0 .lut_mask = 16'h0A00;
defparam \terminal|ps20|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \terminal|ps20|wb_dat_o[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[4] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~8 (
// Equation(s):
// \terminal|cpu|wb_dat~8_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [4]) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [4])))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|videoreg|wb_dat_o [4])))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|videoreg|wb_dat_o [4]),
	.datad(\terminal|ps20|wb_dat_o [4]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~8 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wb_dat~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \terminal|uart|rx_rbr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [4]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[4] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cyclone10lp_lcell_comb \terminal|uart|Mux5~0 (
// Equation(s):
// \terminal|uart|Mux5~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|uart|rx_rbr [4]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|uart|rx_rbr [4]),
	.cin(gnd),
	.combout(\terminal|uart|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux5~0 .lut_mask = 16'h0A00;
defparam \terminal|uart|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \terminal|uart|wb_dat_o[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[4] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~10 (
// Equation(s):
// \terminal|cpu|wb_dat~10_combout  = (\terminal|cpu|wb_dat~9_combout ) # ((\terminal|cpu|wb_dat~8_combout ) # ((\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [4])))

	.dataa(\terminal|uart|always2~5_combout ),
	.datab(\terminal|cpu|wb_dat~9_combout ),
	.datac(\terminal|cpu|wb_dat~8_combout ),
	.datad(\terminal|uart|wb_dat_o [4]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~10 .lut_mask = 16'hFEFC;
defparam \terminal|cpu|wb_dat~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cyclone10lp_lcell_comb \terminal|svic|wb_dat_o~0 (
// Equation(s):
// \terminal|svic|wb_dat_o~0_combout  = (!\terminal|cpu|wb_una~q  & (\terminal|svic|nvec [1] $ (\terminal|svic|nvec [0])))

	.dataa(gnd),
	.datab(\terminal|svic|nvec [1]),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|wb_dat_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_dat_o~0 .lut_mask = 16'h030C;
defparam \terminal|svic|wb_dat_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cyclone10lp_lcell_comb \terminal|svic|always0~0 (
// Equation(s):
// \terminal|svic|always0~0_combout  = (!\terminal|svic|wb_ack_o~q  & \terminal|cpu|wb_iak~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|svic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|always0~0 .lut_mask = 16'h0F00;
defparam \terminal|svic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \terminal|svic|wb_dat_o[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_dat_o~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_dat_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_dat_o[4] .is_wysiwyg = "true";
defparam \terminal|svic|wb_dat_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~11 (
// Equation(s):
// \terminal|cpu|wb_dat~11_combout  = (\terminal|cpu|wb_rdone~0_combout  & (\terminal|cpu|wb_dat~10_combout )) # (!\terminal|cpu|wb_rdone~0_combout  & ((\terminal|svic|wb_dat_o [4])))

	.dataa(\terminal|cpu|wb_dat~10_combout ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(gnd),
	.datad(\terminal|svic|wb_dat_o [4]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~11 .lut_mask = 16'hBB88;
defparam \terminal|cpu|wb_dat~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \terminal|cpu|wb_dat[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[4] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \terminal|cpu|breg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[4] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \terminal|cpu|ireg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor105 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor105~combout  = ((\terminal|cpu|ireg [4]) # ((!\terminal|cpu|ireg [5]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout ))) # (!\terminal|cpu|ireg [3])

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ireg [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor105~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor105 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[24]~99 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[24]~99_combout  = (\terminal|cpu|plm_matrix|WideNor105~combout  & (\terminal|cpu|plm_matrix|WideNor157~combout  & (\terminal|cpu|plm_matrix|WideNor100~combout  & \terminal|cpu|plm_matrix|pl[30]~98_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor105~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor157~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor100~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[30]~98_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[24]~99_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[24]~99 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[24]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[24]~103 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[24]~103_combout  = (\terminal|cpu|plm_matrix|pl[24]~99_combout  & \terminal|cpu|plm_matrix|pl[22]~102_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[24]~99_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[22]~102_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[24]~103_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[24]~103 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|plm_matrix|pl[24]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [22] = (\terminal|cpu|plm_matrix|pl[7]~117_combout  & (\terminal|cpu|plm_matrix|pl[24]~103_combout  & (\terminal|cpu|plm_matrix|pl[24]~116_combout  & \terminal|cpu|plm_matrix|WideNor50~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[7]~117_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[24]~103_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[24]~116_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor50~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [22]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22] .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \terminal|cpu|plm[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [22]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[22] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|plr[22]~1 (
// Equation(s):
// \terminal|cpu|plr[22]~1_combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|plm [22])) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm_wt [22])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [22]),
	.datac(\terminal|cpu|plm_wt [22]),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plr[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plr[22]~1 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|plr[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|io_in~0 (
// Equation(s):
// \terminal|cpu|io_in~0_combout  = (\terminal|cpu|Equal44~0_combout ) # ((!\terminal|cpu|io_cmd~0_combout  & ((\terminal|cpu|wio_rd_rc~0_combout ) # (!\terminal|cpu|plr[22]~1_combout ))))

	.dataa(\terminal|cpu|plr[22]~1_combout ),
	.datab(\terminal|cpu|Equal44~0_combout ),
	.datac(\terminal|cpu|wio_rd_rc~0_combout ),
	.datad(\terminal|cpu|io_cmd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_in~0 .lut_mask = 16'hCCFD;
defparam \terminal|cpu|io_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|iop_in~0 (
// Equation(s):
// \terminal|cpu|iop_in~0_combout  = (\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|io_in~0_combout )) # (!\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|iop_in~q )))

	.dataa(\terminal|cpu|io_in~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|iop_in~q ),
	.datad(\terminal|cpu|iop_stb~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_in~0 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|iop_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \terminal|cpu|iop_in (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iop_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iop_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iop_in .is_wysiwyg = "true";
defparam \terminal|cpu|iop_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|bir_stb~0 (
// Equation(s):
// \terminal|cpu|bir_stb~0_combout  = (\terminal|cpu|rdat~q  & ((\terminal|cpu|iop_rcd~q ) # (!\terminal|cpu|iop_in~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_in~q ),
	.datac(\terminal|cpu|rdat~q ),
	.datad(\terminal|cpu|iop_rcd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|bir_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|bir_stb~0 .lut_mask = 16'hF030;
defparam \terminal|cpu|bir_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \terminal|cpu|br[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[6] .is_wysiwyg = "true";
defparam \terminal|cpu|br[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[7]~39 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[7]~39_combout  = (!\terminal|cpu|br [6] & ((\terminal|cpu|br [2] $ (!\terminal|cpu|br [1])) # (!\terminal|cpu|breg [11])))

	.dataa(\terminal|cpu|breg [11]),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|br [2]),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[7]~39 .lut_mask = 16'h3113;
defparam \terminal|cpu|pld_matrix|pl[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[7]~40 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[7]~40_combout  = (\terminal|cpu|br [3] & (!\terminal|cpu|pld_matrix|pl[7]~39_combout  & (\terminal|cpu|br [4] & \terminal|cpu|br [5]))) # (!\terminal|cpu|br [3] & (((!\terminal|cpu|br [4] & !\terminal|cpu|br [5]))))

	.dataa(\terminal|cpu|pld_matrix|pl[7]~39_combout ),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|br [4]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[7]~40 .lut_mask = 16'h4003;
defparam \terminal|cpu|pld_matrix|pl[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|ia[3]~feeder (
// Equation(s):
// \terminal|cpu|ia[3]~feeder_combout  = \terminal|cpu|pld_matrix|pl[7]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[7]~40_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ia[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ia[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ia[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~152 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~152_combout  = (\terminal|cpu|plm_matrix|WideNor139~combout  & (((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor12~2_combout )) # (!\terminal|cpu|plm_matrix|WideNor8~1_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor8~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor139~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor12~2_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~152_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~152 .lut_mask = 16'h4CCC;
defparam \terminal|cpu|plm_matrix|pl[34]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~293 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~293_combout  = (\terminal|cpu|plm_matrix|WideNor121~combout  & (\terminal|cpu|plm_matrix|WideNor176~combout  & (\terminal|cpu|plm_matrix|WideNor136~combout  & \terminal|cpu|plm_matrix|WideNor158~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor121~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor176~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor136~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor158~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~293_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~293 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[34]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[34]~294 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[34]~294_combout  = (\terminal|cpu|plm_matrix|pl[34]~167_combout  & (\terminal|cpu|plm_matrix|pl[34]~60_combout  & (\terminal|cpu|plm_matrix|pl[34]~152_combout  & \terminal|cpu|plm_matrix|pl[34]~293_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[34]~167_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~60_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[34]~152_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[34]~293_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[34]~294_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[34]~294 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[34]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|na~17 (
// Equation(s):
// \terminal|cpu|na~17_combout  = (\terminal|cpu|mc_res~combout ) # ((\terminal|cpu|plm_matrix|pl[34]~262_combout  & (\terminal|cpu|plm_matrix|pl[34]~294_combout  & \terminal|cpu|plm_matrix|WideNor159~combout )))

	.dataa(\terminal|cpu|mc_res~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[34]~262_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[34]~294_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~17 .lut_mask = 16'hEAAA;
defparam \terminal|cpu|na~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \terminal|cpu|na[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|all_rdy~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[3] .is_wysiwyg = "true";
defparam \terminal|cpu|na[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \terminal|cpu|ia[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ia[3]~feeder_combout ),
	.asdata(\terminal|cpu|na [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor187 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor187~combout  = (((\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor53~0_combout )) # (!\terminal|cpu|ia [5])) # (!\terminal|cpu|ia [3])

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor53~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor187~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor187 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~117 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~117_combout  = (\terminal|cpu|plm_matrix|WideNor187~combout  & (\terminal|cpu|plm_matrix|WideNor110~combout  & (\terminal|cpu|plm_matrix|pl[2]~61_combout  & \terminal|cpu|plm_matrix|WideNor165~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor187~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor110~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[2]~61_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor165~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~117_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~117 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[7]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~141 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~141_combout  = ((\terminal|cpu|plm_matrix|WideNor156~0_combout  & \terminal|cpu|ireg [0])) # (!\terminal|cpu|plm_matrix|WideNor144~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor156~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor144~combout ),
	.datac(\terminal|cpu|ireg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~141 .lut_mask = 16'hB3B3;
defparam \terminal|cpu|plm_matrix|pl[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~146 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~146_combout  = ((\terminal|cpu|plm_matrix|pl[7]~141_combout ) # ((!\terminal|cpu|plm_matrix|pl[7]~145_combout ) # (!\terminal|cpu|plm_matrix|WideNor126~combout ))) # (!\terminal|cpu|plm_matrix|pl[35]~132_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[35]~132_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~141_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~145_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~146 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~119 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~119_combout  = (\terminal|cpu|plm_matrix|WideNor37~combout  & (!\terminal|cpu|plm_matrix|pl[31]~51_combout  & ((!\terminal|cpu|plm_matrix|WideNor100~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor25~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor37~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~119 .lut_mask = 16'h040C;
defparam \terminal|cpu|plm_matrix|pl[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~137 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~137_combout  = (\terminal|cpu|plm_matrix|pl[7]~49_combout  & ((\terminal|cpu|ireg [10] & ((\terminal|cpu|ireg [9]))) # (!\terminal|cpu|ireg [10] & (\terminal|cpu|ireg [12] & !\terminal|cpu|ireg [9]))))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~137 .lut_mask = 16'hC200;
defparam \terminal|cpu|plm_matrix|pl[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~138 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~138_combout  = (\terminal|cpu|ia [0] & ((\terminal|cpu|plm_matrix|pl[7]~137_combout ) # ((\terminal|cpu|plm_matrix|WideNor8~1_combout  & \terminal|cpu|plm_matrix|WideNor193~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor8~1_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datac(\terminal|cpu|ia [0]),
	.datad(\terminal|cpu|plm_matrix|pl[7]~137_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~138 .lut_mask = 16'hF080;
defparam \terminal|cpu|plm_matrix|pl[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~139 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~139_combout  = (\terminal|cpu|plm_matrix|pl[7]~138_combout ) # ((!\terminal|cpu|ia [3] & (\terminal|cpu|ireg [6] & \terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ireg [6]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|pl[7]~138_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~139 .lut_mask = 16'hFF40;
defparam \terminal|cpu|plm_matrix|pl[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~140 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~140_combout  = (((\terminal|cpu|plm_matrix|pl[6]~45_combout  & \terminal|cpu|plm_matrix|pl[7]~139_combout )) # (!\terminal|cpu|plm_matrix|pl[7]~119_combout )) # (!\terminal|cpu|plm_matrix|WideNor60~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor60~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~119_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~139_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~140 .lut_mask = 16'hF777;
defparam \terminal|cpu|plm_matrix|pl[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~148 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~148_combout  = ((\terminal|cpu|plm_matrix|pl[7]~146_combout ) # ((\terminal|cpu|plm_matrix|pl[7]~140_combout ) # (!\terminal|cpu|plm_matrix|pl[36]~147_combout ))) # (!\terminal|cpu|plm_matrix|pl[7]~117_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[7]~117_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~146_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[7]~140_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[36]~147_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~148 .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|pl[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \terminal|cpu|plm[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[7]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[7] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~5 (
// Equation(s):
// \terminal|cpu|plm_rn~5_combout  = (\terminal|cpu|plm [3]) # ((\terminal|cpu|plm [29]) # ((!\terminal|cpu|plm [2] & \terminal|cpu|plm [12])))

	.dataa(\terminal|cpu|plm [3]),
	.datab(\terminal|cpu|plm [29]),
	.datac(\terminal|cpu|plm [2]),
	.datad(\terminal|cpu|plm [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~5 .lut_mask = 16'hEFEE;
defparam \terminal|cpu|plm_rn~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~6 (
// Equation(s):
// \terminal|cpu|plm_rn~6_combout  = (\terminal|cpu|plm_rn~5_combout  & ((\terminal|cpu|plm [7]) # (!\terminal|cpu|plm [29])))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|plm [29]),
	.datac(gnd),
	.datad(\terminal|cpu|plm_rn~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~6 .lut_mask = 16'hBB00;
defparam \terminal|cpu|plm_rn~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \terminal|cpu|plm_rn[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_rn~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_rn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_rn[0] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_rn[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|ea_ctld (
// Equation(s):
// \terminal|cpu|ea_ctld~combout  = (!\terminal|cpu|plm_rn [0] & (\terminal|cpu|plm_rn [3] & \terminal|cpu|rn_wa[2]~9_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm_rn [0]),
	.datac(\terminal|cpu|plm_rn [3]),
	.datad(\terminal|cpu|rn_wa[2]~9_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_ctld~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_ctld .lut_mask = 16'h3000;
defparam \terminal|cpu|ea_ctld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \terminal|cpu|ea_trdy2_clr (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_trdy1_clr~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_trdy2_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_trdy2_clr .is_wysiwyg = "true";
defparam \terminal|cpu|ea_trdy2_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|ea_nrdy~0 (
// Equation(s):
// \terminal|cpu|ea_nrdy~0_combout  = (!\terminal|cpu|mc_res~combout  & (!\terminal|cpu|ea_trdy2_clr~q  & ((\terminal|cpu|ea_ctld~combout ) # (\terminal|cpu|ea_nrdy~q ))))

	.dataa(\terminal|cpu|ea_ctld~combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|ea_nrdy~q ),
	.datad(\terminal|cpu|ea_trdy2_clr~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_nrdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_nrdy~0 .lut_mask = 16'h0032;
defparam \terminal|cpu|ea_nrdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \terminal|cpu|ea_nrdy (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_nrdy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_nrdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_nrdy .is_wysiwyg = "true";
defparam \terminal|cpu|ea_nrdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm18m~0 (
// Equation(s):
// \terminal|cpu|plm18m~0_combout  = (\terminal|cpu|ea_nrdy~q  & (\terminal|cpu|ireg [10] & !\terminal|cpu|acc [5]))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_nrdy~q ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|acc [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm18m~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm18m~0 .lut_mask = 16'h00C0;
defparam \terminal|cpu|plm18m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|lshift~0 (
// Equation(s):
// \terminal|cpu|lshift~0_combout  = (\terminal|cpu|plm20m~0_combout  & (((\terminal|cpu|plm18m~0_combout  & !\terminal|cpu|ea_1tc~q )) # (!\terminal|cpu|plm [19])))

	.dataa(\terminal|cpu|plm20m~0_combout ),
	.datab(\terminal|cpu|plm18m~0_combout ),
	.datac(\terminal|cpu|plm [19]),
	.datad(\terminal|cpu|ea_1tc~q ),
	.cin(gnd),
	.combout(\terminal|cpu|lshift~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|lshift~0 .lut_mask = 16'h0A8A;
defparam \terminal|cpu|lshift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[3]~21 (
// Equation(s):
// \terminal|cpu|alu_sh[3]~21_combout  = (\terminal|cpu|lshift~1_combout  & ((\terminal|cpu|alu_af [4]) # ((\terminal|cpu|alu_af [3] & \terminal|cpu|sf_xchg~0_combout )))) # (!\terminal|cpu|lshift~1_combout  & (\terminal|cpu|alu_af [3] & 
// (\terminal|cpu|sf_xchg~0_combout )))

	.dataa(\terminal|cpu|lshift~1_combout ),
	.datab(\terminal|cpu|alu_af [3]),
	.datac(\terminal|cpu|sf_xchg~0_combout ),
	.datad(\terminal|cpu|alu_af [4]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[3]~21 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|alu_sh[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[3] (
// Equation(s):
// \terminal|cpu|alu_sh [3] = (\terminal|cpu|alu_sh[3]~21_combout ) # ((\terminal|cpu|lshift~0_combout  & \terminal|cpu|alu_af [2]))

	.dataa(gnd),
	.datab(\terminal|cpu|lshift~0_combout ),
	.datac(\terminal|cpu|alu_af [2]),
	.datad(\terminal|cpu|alu_sh[3]~21_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [3]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[3] .lut_mask = 16'hFFC0;
defparam \terminal|cpu|alu_sh[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \terminal|cpu|xb[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[3] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|ear2[3]~3 (
// Equation(s):
// \terminal|cpu|ear2[3]~3_combout  = (\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [11]))) # (!\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [3]))

	.dataa(gnd),
	.datab(\terminal|cpu|xb [3]),
	.datac(\terminal|cpu|alu_xb~combout ),
	.datad(\terminal|cpu|xb [11]),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[3]~3 .lut_mask = 16'hFC0C;
defparam \terminal|cpu|ear2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \terminal|cpu|qreg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[3]~3_combout ),
	.asdata(\terminal|cpu|ear2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[3] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \terminal|videoreg|vtcsr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [3]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[3] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \terminal|videoreg|wb_dat_o[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[3] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~21 (
// Equation(s):
// \terminal|cpu|wb_dat~21_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [3]) # ((\terminal|videoreg|wb_dat_o [3] & \terminal|videoreg|bus_strobe~2_combout )))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|videoreg|wb_dat_o [3] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|ps20|wb_dat_o [3]),
	.datac(\terminal|videoreg|wb_dat_o [3]),
	.datad(\terminal|videoreg|bus_strobe~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~21 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [7],\terminal|cpu|qreg [3]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[0]~0_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D5C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D5C0C0C0C0C0C0C0C055C055D5C0C0C0C0D555C0D4C0C0C05514C141;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hD5C1C0C0D5D4555555C1C0C0D5C0005555C0C0C0545500411441C0C0C014000014C0C0C0C0C000005500C0C00000001441C0C0C0C014C0C0C0D5C0C0D4D5C0C0C0C0C0C0C0C0C0C0C0C0C000000000554005D170580605816040704000040040500040040445C000004104000000000000009222A88A0824286848592218328E8483AA72A8A99A99B8A0C0AEC5AEC122402203AA82281300E92200A88803B8AAE6AAA2E1CBA2222822A232202009826232138206E0406389488122049808202A26AF2AE2329AAA8A069AC98822AAB220A0292022600202A908003090C212110D09405887284F84460A2CEAE006618890322924A48084420A511A0C24083490A9;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00884088408800980A2132036020028A9009A20092A8018A20A608A19BA32A398B822AAAA200AAB8A62B88AEA888AAAE288888AE8226BA2AEA20AE2C0AAA88228E72A8EAA03A820280A884EB088BAE8BA3EA088A3EA989AA6E6A6806A06226084999823226638898A8A3262A2889E22A6E284B898A02A26382B8B8A1ABC821249251CA2109806600CA2E9028468448432114841849211E10A01A00600602092827248BA098BE84F84884C84BA02603E28990E80A80B80E84884E8484840805841844847842A510F62241C843210A11610612836899A5A40229012084064062A02E2CB288C988CB28EA20BA88030C61838E898209A00004288888988888888888;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~22 (
// Equation(s):
// \terminal|cpu|wb_dat~22_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a3 ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|wb_ack_o~0_combout  & (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [3]),
	.datad(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~22 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wb_dat~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cyclone10lp_lcell_comb \terminal|uart|rx_rbr[3]~feeder (
// Equation(s):
// \terminal|uart|rx_rbr[3]~feeder_combout  = \terminal|uart|rx_shr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [3]),
	.cin(gnd),
	.combout(\terminal|uart|rx_rbr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_rbr[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_rbr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \terminal|uart|rx_rbr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_rbr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[3] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cyclone10lp_lcell_comb \terminal|uart|Mux6~0 (
// Equation(s):
// \terminal|uart|Mux6~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|uart|rx_rbr [3]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|uart|rx_rbr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux6~0 .lut_mask = 16'h2020;
defparam \terminal|uart|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \terminal|uart|wb_dat_o[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[3] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~23 (
// Equation(s):
// \terminal|cpu|wb_dat~23_combout  = (\terminal|cpu|wb_dat~22_combout ) # ((\terminal|uart|wb_dat_o [3] & \terminal|uart|always2~5_combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_dat~22_combout ),
	.datac(\terminal|uart|wb_dat_o [3]),
	.datad(\terminal|uart|always2~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~23 .lut_mask = 16'hFCCC;
defparam \terminal|cpu|wb_dat~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cyclone10lp_lcell_comb \terminal|svic|wb_dat_o~1 (
// Equation(s):
// \terminal|svic|wb_dat_o~1_combout  = (\terminal|svic|nvec [1] & (!\terminal|cpu|wb_una~q  & \terminal|svic|nvec [0]))

	.dataa(gnd),
	.datab(\terminal|svic|nvec [1]),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|wb_dat_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_dat_o~1 .lut_mask = 16'h0C00;
defparam \terminal|svic|wb_dat_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \terminal|svic|wb_dat_o[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_dat_o~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_dat_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_dat_o[3] .is_wysiwyg = "true";
defparam \terminal|svic|wb_dat_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~24 (
// Equation(s):
// \terminal|cpu|wb_dat~24_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~21_combout ) # ((\terminal|cpu|wb_dat~23_combout )))) # (!\terminal|cpu|wb_rdone~0_combout  & (((\terminal|svic|wb_dat_o [3]))))

	.dataa(\terminal|cpu|wb_dat~21_combout ),
	.datab(\terminal|cpu|wb_dat~23_combout ),
	.datac(\terminal|svic|wb_dat_o [3]),
	.datad(\terminal|cpu|wb_rdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~24 .lut_mask = 16'hEEF0;
defparam \terminal|cpu|wb_dat~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \terminal|cpu|wb_dat[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[3] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \terminal|cpu|breg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[3] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \terminal|cpu|ireg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[3] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor89~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor89~0_combout  = (\terminal|cpu|ireg [3] & \terminal|cpu|ireg [4])

	.dataa(\terminal|cpu|ireg [3]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor89~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor89~0 .lut_mask = 16'hA0A0;
defparam \terminal|cpu|plm_matrix|WideNor89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor89 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor89~combout  = ((\terminal|cpu|ireg [5]) # ((\terminal|cpu|ri [0]) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor89~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor89~0_combout ),
	.datab(\terminal|cpu|ireg [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datad(\terminal|cpu|ri [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor89~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor89 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22]~101 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[22]~101_combout  = (\terminal|cpu|plm_matrix|WideNor89~combout  & (\terminal|cpu|plm_matrix|pl[30]~100_combout  & (\terminal|cpu|plm_matrix|pl[22]~85_combout  & \terminal|cpu|plm_matrix|pl[22]~59_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor89~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[30]~100_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[22]~85_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[22]~59_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[22]~101_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22]~101 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[22]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22]~102 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[22]~102_combout  = (\terminal|cpu|plm_matrix|pl[22]~101_combout  & (\terminal|cpu|plm_matrix|WideNor179~1_combout  & (\terminal|cpu|plm_matrix|WideNor170~combout  & \terminal|cpu|plm_matrix|pl[34]~60_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[22]~101_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor179~1_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor170~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[34]~60_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22]~102 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[24] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [24] = (\terminal|cpu|plm_matrix|pl[22]~102_combout  & (\terminal|cpu|plm_matrix|pl[24]~99_combout  & \terminal|cpu|plm_matrix|pl[24]~118_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[22]~102_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[24]~99_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[24]~118_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [24]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[24] .lut_mask = 16'h8080;
defparam \terminal|cpu|plm_matrix|pl[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \terminal|cpu|plm[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [24]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[24] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \terminal|cpu|plm_wt[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|plm [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_wt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_wt[24] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_wt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|plr[24]~3 (
// Equation(s):
// \terminal|cpu|plr[24]~3_combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|plm [24])) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm_wt [24])))

	.dataa(\terminal|cpu|plm [24]),
	.datab(\terminal|cpu|alu_st [0]),
	.datac(\terminal|cpu|plm_wt [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plr[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plr[24]~3 .lut_mask = 16'hB8B8;
defparam \terminal|cpu|plr[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|Equal44~0 (
// Equation(s):
// \terminal|cpu|Equal44~0_combout  = (\terminal|cpu|plr[24]~3_combout  & (!\terminal|cpu|plr[21]~2_combout  & (!\terminal|cpu|plr[23]~0_combout  & !\terminal|cpu|plr[22]~1_combout )))

	.dataa(\terminal|cpu|plr[24]~3_combout ),
	.datab(\terminal|cpu|plr[21]~2_combout ),
	.datac(\terminal|cpu|plr[23]~0_combout ),
	.datad(\terminal|cpu|plr[22]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal44~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal44~0 .lut_mask = 16'h0002;
defparam \terminal|cpu|Equal44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|iop_rcd~0 (
// Equation(s):
// \terminal|cpu|iop_rcd~0_combout  = (!\terminal|cpu|to_rply~q  & ((\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|Equal44~0_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|iop_rcd~q ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|to_rply~q ),
	.datac(\terminal|cpu|iop_rcd~q ),
	.datad(\terminal|cpu|Equal44~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_rcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_rcd~0 .lut_mask = 16'h3210;
defparam \terminal|cpu|iop_rcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \terminal|cpu|iop_rcd (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iop_rcd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iop_rcd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iop_rcd .is_wysiwyg = "true";
defparam \terminal|cpu|iop_rcd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|to_rply~0 (
// Equation(s):
// \terminal|cpu|to_rply~0_combout  = (\terminal|cpu|tabort~q  & (!\terminal|cpu|word27~q  & (!\terminal|cpu|to_rply~q  & \terminal|cpu|iop_rcd~q )))

	.dataa(\terminal|cpu|tabort~q ),
	.datab(\terminal|cpu|word27~q ),
	.datac(\terminal|cpu|to_rply~q ),
	.datad(\terminal|cpu|iop_rcd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|to_rply~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|to_rply~0 .lut_mask = 16'h0200;
defparam \terminal|cpu|to_rply~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \terminal|cpu|to_rply (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|to_rply~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|to_rply~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|to_rply .is_wysiwyg = "true";
defparam \terminal|cpu|to_rply .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_stb~1 (
// Equation(s):
// \terminal|cpu|wb_stb~1_combout  = (\terminal|wb_ack~1_combout  & (\terminal|cpu|wb_stb~q  & !\terminal|cpu|to_rply~q ))

	.dataa(\terminal|wb_ack~1_combout ),
	.datab(\terminal|cpu|wb_stb~q ),
	.datac(gnd),
	.datad(\terminal|cpu|to_rply~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_stb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_stb~1 .lut_mask = 16'h0088;
defparam \terminal|cpu|wb_stb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|drdy~0 (
// Equation(s):
// \terminal|cpu|drdy~0_combout  = (!\terminal|cpu|wb_done~combout  & ((\terminal|cpu|drdy~q ) # (\terminal|cpu|brd_wa~0_combout )))

	.dataa(\terminal|cpu|wb_done~combout ),
	.datab(\terminal|cpu|drdy~q ),
	.datac(\terminal|cpu|brd_wa~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|drdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|drdy~0 .lut_mask = 16'h5454;
defparam \terminal|cpu|drdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \terminal|cpu|drdy (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|drdy~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|drdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|drdy .is_wysiwyg = "true";
defparam \terminal|cpu|drdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|wb_stb~2 (
// Equation(s):
// \terminal|cpu|wb_stb~2_combout  = (\terminal|cpu|wb_stb~q  & (\terminal|wb_ack~1_combout )) # (!\terminal|cpu|wb_stb~q  & (((\terminal|cpu|drdy~q ) # (\terminal|cpu|brd_wa~0_combout ))))

	.dataa(\terminal|wb_ack~1_combout ),
	.datab(\terminal|cpu|drdy~q ),
	.datac(\terminal|cpu|brd_wa~0_combout ),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_stb~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_stb~2 .lut_mask = 16'hAAFC;
defparam \terminal|cpu|wb_stb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cyclone10lp_lcell_comb \terminal|cpu|wb_stb~0 (
// Equation(s):
// \terminal|cpu|wb_stb~0_combout  = (\terminal|cpu|wb_we~q  & ((\terminal|cpu|wb_stb~2_combout ))) # (!\terminal|cpu|wb_we~q  & (\terminal|cpu|wb_stb~1_combout ))

	.dataa(\terminal|cpu|wb_stb~1_combout ),
	.datab(\terminal|cpu|wb_stb~2_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_we~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_stb~0 .lut_mask = 16'hCCAA;
defparam \terminal|cpu|wb_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cyclone10lp_lcell_comb \terminal|cpu|wb_stb~3 (
// Equation(s):
// \terminal|cpu|wb_stb~3_combout  = (\terminal|cpu|wb_stb~q ) # ((\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wio_rd_rc~1_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|wio_rd_xt~q )))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|wb_stb~q ),
	.datac(\terminal|cpu|wio_rd_xt~q ),
	.datad(\terminal|cpu|wio_rd_rc~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_stb~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_stb~3 .lut_mask = 16'hFEDC;
defparam \terminal|cpu|wb_stb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \terminal|cpu|wb_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_stb~0_combout ),
	.asdata(\terminal|cpu|wb_stb~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|mc_res~combout ),
	.sload(\terminal|cpu|iop_stb~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_stb .is_wysiwyg = "true";
defparam \terminal|cpu|wb_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cyclone10lp_lcell_comb \terminal|cpu|wb_sel[0]~0 (
// Equation(s):
// \terminal|cpu|wb_sel[0]~0_combout  = (!\terminal|cpu|mc_res~combout  & (((\terminal|wb_ack~1_combout ) # (!\terminal|cpu|wb_stb~q )) # (!\terminal|cpu|wb_we~q )))

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|wb_ack~1_combout ),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0]~0 .lut_mask = 16'h3133;
defparam \terminal|cpu|wb_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cyclone10lp_lcell_comb \terminal|cpu|wb_idone~0 (
// Equation(s):
// \terminal|cpu|wb_idone~0_combout  = (\terminal|svic|wb_ack_o~q  & \terminal|cpu|wb_iak~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_idone~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_idone~0 .lut_mask = 16'hF000;
defparam \terminal|cpu|wb_idone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_done (
// Equation(s):
// \terminal|cpu|wb_done~combout  = ((\terminal|cpu|wb_idone~0_combout ) # ((\terminal|cpu|wb_rdone~0_combout  & !\terminal|cpu|wio_wr_xt~q ))) # (!\terminal|cpu|wb_sel[0]~0_combout )

	.dataa(\terminal|cpu|wb_sel[0]~0_combout ),
	.datab(\terminal|cpu|wb_idone~0_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wio_wr_xt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_done~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_done .lut_mask = 16'hDDFD;
defparam \terminal|cpu|wb_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|io_st~4 (
// Equation(s):
// \terminal|cpu|io_st~4_combout  = (!\terminal|cpu|wb_done~combout  & ((\terminal|cpu|io_st [3]) # (!\terminal|cpu|io_st [4])))

	.dataa(gnd),
	.datab(\terminal|cpu|io_st [4]),
	.datac(\terminal|cpu|io_st [3]),
	.datad(\terminal|cpu|wb_done~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_st~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_st~4 .lut_mask = 16'h00F3;
defparam \terminal|cpu|io_st~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \terminal|cpu|io_st[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_st~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_st [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_st[3] .is_wysiwyg = "true";
defparam \terminal|cpu|io_st[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \terminal|cpu|io_st[4] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|io_st [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_st [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_st[4] .is_wysiwyg = "true";
defparam \terminal|cpu|io_st[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \terminal|cpu|io_st[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|io_st [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_st [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_st[5] .is_wysiwyg = "true";
defparam \terminal|cpu|io_st[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|io_st~2 (
// Equation(s):
// \terminal|cpu|io_st~2_combout  = (\terminal|cpu|io_st [2] & ((\terminal|cpu|io_st [4]) # ((\terminal|cpu|io_st [5])))) # (!\terminal|cpu|io_st [2] & (\terminal|cpu|io_st [1] & ((\terminal|cpu|io_st [4]) # (\terminal|cpu|io_st [5]))))

	.dataa(\terminal|cpu|io_st [2]),
	.datab(\terminal|cpu|io_st [4]),
	.datac(\terminal|cpu|io_st [5]),
	.datad(\terminal|cpu|io_st [1]),
	.cin(gnd),
	.combout(\terminal|cpu|io_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_st~2 .lut_mask = 16'hFCA8;
defparam \terminal|cpu|io_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|io_st~3 (
// Equation(s):
// \terminal|cpu|io_st~3_combout  = (\terminal|cpu|io_st~2_combout  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|io_st [2]) # (\terminal|cpu|io_start~combout ))))

	.dataa(\terminal|cpu|io_st~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|io_st [2]),
	.datad(\terminal|cpu|io_start~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_st~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_st~3 .lut_mask = 16'h2220;
defparam \terminal|cpu|io_st~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \terminal|cpu|io_st[2] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_st~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_st [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_st[2] .is_wysiwyg = "true";
defparam \terminal|cpu|io_st[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|iop_stb~0 (
// Equation(s):
// \terminal|cpu|iop_stb~0_combout  = (\terminal|cpu|io_st [2] & (!\terminal|cpu|io_st [3] & \terminal|cpu|io_st [5]))

	.dataa(\terminal|cpu|io_st [2]),
	.datab(gnd),
	.datac(\terminal|cpu|io_st [3]),
	.datad(\terminal|cpu|io_st [5]),
	.cin(gnd),
	.combout(\terminal|cpu|iop_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_stb~0 .lut_mask = 16'h0A00;
defparam \terminal|cpu|iop_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_sel~3 (
// Equation(s):
// \terminal|cpu|wb_sel~3_combout  = (\terminal|cpu|iop_stb~0_combout ) # ((\terminal|cpu|io_start~combout  & !\terminal|cpu|io_st [1]))

	.dataa(\terminal|cpu|io_start~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|iop_stb~0_combout ),
	.datad(\terminal|cpu|io_st [1]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel~3 .lut_mask = 16'hF0FA;
defparam \terminal|cpu|wb_sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_sel[0]~1 (
// Equation(s):
// \terminal|cpu|wb_sel[0]~1_combout  = (\terminal|cpu|wb_we~q  & ((\terminal|cpu|drdy~q ) # ((\terminal|cpu|qswp~0_combout  & \terminal|cpu|rn_wa[6]~8_combout ))))

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(\terminal|cpu|qswp~0_combout ),
	.datac(\terminal|cpu|rn_wa[6]~8_combout ),
	.datad(\terminal|cpu|drdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0]~1 .lut_mask = 16'hAA80;
defparam \terminal|cpu|wb_sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \terminal|cpu|plm_wt[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plr[30]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_wt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_wt[30] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_wt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|plr[30]~4 (
// Equation(s):
// \terminal|cpu|plr[30]~4_combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|plm [30])) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|plm_wt [30])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [30]),
	.datac(\terminal|cpu|plm_wt [30]),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plr[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plr[30]~4 .lut_mask = 16'hCCF0;
defparam \terminal|cpu|plr[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|wio_wo~0 (
// Equation(s):
// \terminal|cpu|wio_wo~0_combout  = (\terminal|cpu|iop_stb~2_combout  & (((!\terminal|cpu|plr[30]~4_combout )) # (!\terminal|cpu|dc_fb~q ))) # (!\terminal|cpu|iop_stb~2_combout  & (((\terminal|cpu|wio_wo_xt~q ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|dc_fb~q ),
	.datac(\terminal|cpu|wio_wo_xt~q ),
	.datad(\terminal|cpu|plr[30]~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_wo~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_wo~0 .lut_mask = 16'h72FA;
defparam \terminal|cpu|wio_wo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \terminal|cpu|wio_wo_xt (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wio_wo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wio_wo_xt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wio_wo_xt .is_wysiwyg = "true";
defparam \terminal|cpu|wio_wo_xt .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \terminal|cpu|wb_adr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[0] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[0]~15 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[0]~15_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [0]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [0]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [0]),
	.datad(\terminal|cpu|areg [0]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[0]~15 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cyclone10lp_lcell_comb \terminal|cpu|wb_sel~2 (
// Equation(s):
// \terminal|cpu|wb_sel~2_combout  = (\terminal|cpu|wb_sel[0]~1_combout  & (\terminal|cpu|wb_sel[0]~0_combout  & ((\terminal|cpu|wio_wo_xt~q ) # (!\terminal|cpu|wbm_adr_o[0]~15_combout ))))

	.dataa(\terminal|cpu|wb_sel[0]~1_combout ),
	.datab(\terminal|cpu|wio_wo_xt~q ),
	.datac(\terminal|cpu|wb_sel[0]~0_combout ),
	.datad(\terminal|cpu|wbm_adr_o[0]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel~2 .lut_mask = 16'h80A0;
defparam \terminal|cpu|wb_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cyclone10lp_lcell_comb \terminal|cpu|wb_sel~4 (
// Equation(s):
// \terminal|cpu|wb_sel~4_combout  = (\terminal|cpu|iop_stb~2_combout  & (!\terminal|cpu|mc_res~combout  & (\terminal|cpu|wb_sel~3_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wb_sel~2_combout ) # ((!\terminal|cpu|mc_res~combout  & 
// \terminal|cpu|wb_sel~3_combout ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|wb_sel~3_combout ),
	.datad(\terminal|cpu|wb_sel~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel~4 .lut_mask = 16'h7530;
defparam \terminal|cpu|wb_sel~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cyclone10lp_lcell_comb \terminal|cpu|wb_sel[0]~5 (
// Equation(s):
// \terminal|cpu|wb_sel[0]~5_combout  = (!\terminal|cpu|drdy~q  & (!\terminal|cpu|brd_wa~0_combout  & ((\terminal|wb_ack~1_combout ) # (!\terminal|cpu|wb_stb~q ))))

	.dataa(\terminal|wb_ack~1_combout ),
	.datab(\terminal|cpu|drdy~q ),
	.datac(\terminal|cpu|brd_wa~0_combout ),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0]~5 .lut_mask = 16'h0203;
defparam \terminal|cpu|wb_sel[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|wb_sel[0]~6 (
// Equation(s):
// \terminal|cpu|wb_sel[0]~6_combout  = (!\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_sel[0]~5_combout ) # (!\terminal|cpu|wb_we~q )))

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wb_sel[0]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0]~6 .lut_mask = 16'h0F05;
defparam \terminal|cpu|wb_sel[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|wb_sel[0]~7 (
// Equation(s):
// \terminal|cpu|wb_sel[0]~7_combout  = (\terminal|cpu|mc_res~combout ) # ((\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wio_rd_rc~1_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & (!\terminal|cpu|wb_sel[0]~6_combout )))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|wb_sel[0]~6_combout ),
	.datad(\terminal|cpu|wio_rd_rc~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0]~7 .lut_mask = 16'hEFCD;
defparam \terminal|cpu|wb_sel[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \terminal|cpu|wb_sel[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_sel~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_sel[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_sel[0] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cyclone10lp_lcell_comb \terminal|ps20|rxie~0 (
// Equation(s):
// \terminal|ps20|rxie~0_combout  = (!\terminal|cpu|wbm_adr_o[1]~14_combout  & (\terminal|cpu|wb_sel [0] & \terminal|cpu|wb_we~q ))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|cpu|wb_sel [0]),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|rxie~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|rxie~0 .lut_mask = 16'h4040;
defparam \terminal|ps20|rxie~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cyclone10lp_lcell_comb \terminal|ps20|rxie~1 (
// Equation(s):
// \terminal|ps20|rxie~1_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|rxie~0_combout  & (\terminal|cpu|qreg [6])) # (!\terminal|ps20|rxie~0_combout  & ((\terminal|ps20|rxie~q ))))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|ps20|rxie~q ))))

	.dataa(\terminal|cpu|qreg [6]),
	.datab(\terminal|ps20|bus_strobe~0_combout ),
	.datac(\terminal|ps20|rxie~q ),
	.datad(\terminal|ps20|rxie~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|rxie~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|rxie~1 .lut_mask = 16'hB8F0;
defparam \terminal|ps20|rxie~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \terminal|ps20|rxie (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|rxie~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|rxie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|rxie .is_wysiwyg = "true";
defparam \terminal|ps20|rxie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cyclone10lp_lcell_comb \terminal|ps20|Selector1~0 (
// Equation(s):
// \terminal|ps20|Selector1~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & ((\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|ps20|rxie~q )) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|ps20|scancode [6]))))) # 
// (!\terminal|cpu|wbm_adr_o[1]~14_combout  & (((\terminal|ps20|rxie~q ))))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|ps20|rxie~q ),
	.datad(\terminal|ps20|scancode [6]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector1~0 .lut_mask = 16'hF2D0;
defparam \terminal|ps20|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \terminal|ps20|wb_dat_o[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[6] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \terminal|videoreg|vtcsr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [6]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[6] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \terminal|videoreg|wb_dat_o[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[6] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~35 (
// Equation(s):
// \terminal|cpu|wb_dat~35_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [6]) # ((\terminal|videoreg|wb_dat_o [6] & \terminal|videoreg|bus_strobe~2_combout )))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|videoreg|wb_dat_o [6] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|ps20|wb_dat_o [6]),
	.datac(\terminal|videoreg|wb_dat_o [6]),
	.datad(\terminal|videoreg|bus_strobe~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~35 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [6],\terminal|cpu|qreg [5]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[0]~0_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0FFC0C0C0C0C0C0C0C016C026C0C0C0C0C0D52EC0EDC0C0C0252FED2F;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hD5EDC0C0D5D52F2F2FEDC0C0D5D52F3F2FC0C0C0192F2F2F2F2FC0C0D52F2F2F2FD5C0C0D5D52F2F2F2FC0C0192F2F2F2FC0C0C0D52FC0C0C0C0C0C0D7C0C0C0C0C0C0C0C0C0C0C0C0C0C000000000000A0D735CD735CD7350E840E83A0852A8A6298448AA9AD195555555555540000000000E10A198986008B019CCFF3C20C308B0F50B03D9BE9BEA9D93EDD1EDD12115210A03C727420E82EE9022AB4E2C2CB23C808CF213280822322F20300C82333317A203627AF8DA4CEA33A8FCCFF3312F1E21F20300704C02388DC833373338F030308F20930845C82028C0B333080BE8248824C8AC42428A27EAB0A7208CC2F30C3C30C4CED77208D30A339C2CCCFC;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h2B0CEB2CAF5C2F4C22B2A70A30800EDA000880038480019898C92882A9C2F689AB8620FC6A206614AA32E8EA3E8ABB8FA3CA888B1B363C66D1AA8C6EA9BACB70C3030C2F1C898A22A898C2A31A9F8C9B86C00ABC6C69ABC3A36722A622A36208CCD88207762384ECA8A23F6E38CCE3332E380DC88E13B22288ECA8A23383333DF3200C3204C813214E78C84C85C84C8B3120C48C81322723723323F23F20CF3160330DD584D5C06C05C04C0A302B02F3EBC0BC0FC0CC0DC0EC0EC008C00C02C03C01C03C053710A363018C0A302B02B02B0302102BE1B41308C2318833046F29BB21C34C3E4C5FBC6A32EABC0AE830C2FE8BC70C3555552FEEECEEEEEEEEEEEE;
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~36 (
// Equation(s):
// \terminal|cpu|wb_dat~36_combout  = (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [6] & ((\terminal|ram|wb_ack_o~0_combout ) # ((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a6  & \terminal|video|bus_strobe~0_combout )))) # 
// (!\terminal|ram|ram|altsyncram_component|auto_generated|q_a [6] & (\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a6  & ((\terminal|video|bus_strobe~0_combout ))))

	.dataa(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\terminal|ram|wb_ack_o~0_combout ),
	.datad(\terminal|video|bus_strobe~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~36_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~36 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cyclone10lp_lcell_comb \terminal|uart|tx_csr_wstb~0 (
// Equation(s):
// \terminal|uart|tx_csr_wstb~0_combout  = (\terminal|cpu|wb_we~q  & ((\terminal|cpu|iop_sta~q  & ((!\terminal|cpu|areg [1]))) # (!\terminal|cpu|iop_sta~q  & (!\terminal|cpu|wb_adr [1]))))

	.dataa(\terminal|cpu|wb_adr [1]),
	.datab(\terminal|cpu|wb_we~q ),
	.datac(\terminal|cpu|iop_sta~q ),
	.datad(\terminal|cpu|areg [1]),
	.cin(gnd),
	.combout(\terminal|uart|tx_csr_wstb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_csr_wstb~0 .lut_mask = 16'h04C4;
defparam \terminal|uart|tx_csr_wstb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cyclone10lp_lcell_comb \terminal|uart|rx_csr_wstb~0 (
// Equation(s):
// \terminal|uart|rx_csr_wstb~0_combout  = (\terminal|uart|tx_csr_wstb~0_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|always2~5_combout  & \terminal|uart|wb_ack_o~q )))

	.dataa(\terminal|uart|tx_csr_wstb~0_combout ),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|uart|always2~5_combout ),
	.datad(\terminal|uart|wb_ack_o~q ),
	.cin(gnd),
	.combout(\terminal|uart|rx_csr_wstb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_csr_wstb~0 .lut_mask = 16'h2000;
defparam \terminal|uart|rx_csr_wstb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cyclone10lp_lcell_comb \terminal|uart|rx_csr_ie~0 (
// Equation(s):
// \terminal|uart|rx_csr_ie~0_combout  = (\terminal|uart|rx_csr_wstb~0_combout  & (\terminal|cpu|qreg [6])) # (!\terminal|uart|rx_csr_wstb~0_combout  & ((\terminal|uart|rx_csr_ie~q )))

	.dataa(\terminal|cpu|qreg [6]),
	.datab(\terminal|uart|rx_csr_wstb~0_combout ),
	.datac(\terminal|uart|rx_csr_ie~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|rx_csr_ie~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_csr_ie~0 .lut_mask = 16'hB8B8;
defparam \terminal|uart|rx_csr_ie~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \terminal|uart|rx_csr_ie (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_csr_ie~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_csr_ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_csr_ie .is_wysiwyg = "true";
defparam \terminal|uart|rx_csr_ie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cyclone10lp_lcell_comb \terminal|uart|Mux3~0 (
// Equation(s):
// \terminal|uart|Mux3~0_combout  = (!\terminal|cpu|wbm_adr_o[1]~14_combout  & ((\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|uart|tx_csr_ie~q ))) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|rx_csr_ie~q ))))

	.dataa(\terminal|uart|rx_csr_ie~q ),
	.datab(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datac(\terminal|uart|tx_csr_ie~q ),
	.datad(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.cin(gnd),
	.combout(\terminal|uart|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux3~0 .lut_mask = 16'h3022;
defparam \terminal|uart|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \terminal|uart|rx_rbr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [6]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[6] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cyclone10lp_lcell_comb \terminal|uart|Mux3~1 (
// Equation(s):
// \terminal|uart|Mux3~1_combout  = (\terminal|uart|Mux3~0_combout ) # ((\terminal|ps20|Equal1~0_combout  & \terminal|uart|rx_rbr [6]))

	.dataa(\terminal|ps20|Equal1~0_combout ),
	.datab(gnd),
	.datac(\terminal|uart|Mux3~0_combout ),
	.datad(\terminal|uart|rx_rbr [6]),
	.cin(gnd),
	.combout(\terminal|uart|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux3~1 .lut_mask = 16'hFAF0;
defparam \terminal|uart|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N3
dffeas \terminal|uart|wb_dat_o[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[6] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~37 (
// Equation(s):
// \terminal|cpu|wb_dat~37_combout  = (\terminal|cpu|wb_dat~36_combout ) # ((\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [6]))

	.dataa(gnd),
	.datab(\terminal|uart|always2~5_combout ),
	.datac(\terminal|cpu|wb_dat~36_combout ),
	.datad(\terminal|uart|wb_dat_o [6]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~37_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~37 .lut_mask = 16'hFCF0;
defparam \terminal|cpu|wb_dat~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~38 (
// Equation(s):
// \terminal|cpu|wb_dat~38_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~35_combout ) # (\terminal|cpu|wb_dat~37_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_dat~35_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wb_dat~37_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~38_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~38 .lut_mask = 16'hF0C0;
defparam \terminal|cpu|wb_dat~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \terminal|cpu|wb_dat[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[6] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \terminal|cpu|breg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[6] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|dc_j7~0 (
// Equation(s):
// \terminal|cpu|dc_j7~0_combout  = (\terminal|cpu|breg [6] & (\terminal|cpu|breg [7] & \terminal|cpu|br [0]))

	.dataa(gnd),
	.datab(\terminal|cpu|breg [6]),
	.datac(\terminal|cpu|breg [7]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|dc_j7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|dc_j7~0 .lut_mask = 16'hC000;
defparam \terminal|cpu|dc_j7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|pc2_res~0 (
// Equation(s):
// \terminal|cpu|pc2_res~0_combout  = (\terminal|cpu|br [1] & (!\terminal|cpu|br [2] & \terminal|cpu|dc_j7~0_combout ))

	.dataa(\terminal|cpu|br [1]),
	.datab(\terminal|cpu|br [2]),
	.datac(gnd),
	.datad(\terminal|cpu|dc_j7~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pc2_res~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pc2_res~0 .lut_mask = 16'h2200;
defparam \terminal|cpu|pc2_res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[3]~0 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[3]~0_combout  = (\terminal|cpu|breg [11] & (((\terminal|cpu|pc2_res~0_combout )))) # (!\terminal|cpu|breg [11] & (!\terminal|cpu|breg [7] & ((!\terminal|cpu|br [0]))))

	.dataa(\terminal|cpu|breg [11]),
	.datab(\terminal|cpu|breg [7]),
	.datac(\terminal|cpu|pc2_res~0_combout ),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[3]~0 .lut_mask = 16'hA0B1;
defparam \terminal|cpu|pld_matrix|pl[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[3]~1 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[3]~1_combout  = (!\terminal|cpu|br [5] & ((\terminal|cpu|br [4]) # ((!\terminal|cpu|br [3] & \terminal|cpu|pld_matrix|pl[3]~0_combout ))))

	.dataa(\terminal|cpu|br [4]),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|pld_matrix|pl[3]~0_combout ),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[3]~1 .lut_mask = 16'h00BA;
defparam \terminal|cpu|pld_matrix|pl[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~2 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~2_combout  = (\terminal|cpu|br [4] & (\terminal|cpu|br [3] & (!\terminal|cpu|br [6] & \terminal|cpu|br [5])))

	.dataa(\terminal|cpu|br [4]),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|br [6]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~2 .lut_mask = 16'h0800;
defparam \terminal|cpu|pld_matrix|pl[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[3]~6 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[3]~6_combout  = (!\terminal|cpu|pld_matrix|pl[3]~1_combout  & (\terminal|cpu|pld_matrix|pl[3]~5_combout  & ((\terminal|cpu|breg [11]) # (!\terminal|cpu|pld_matrix|pl[9]~2_combout ))))

	.dataa(\terminal|cpu|pld_matrix|pl[3]~1_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[9]~2_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[3]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[3]~6 .lut_mask = 16'h5100;
defparam \terminal|cpu|pld_matrix|pl[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \terminal|cpu|dc_iowr (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|dc_iowr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|dc_iowr .is_wysiwyg = "true";
defparam \terminal|cpu|dc_iowr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|wio_wr_rc~2 (
// Equation(s):
// \terminal|cpu|wio_wr_rc~2_combout  = (\terminal|cpu|plr[23]~0_combout  & (\terminal|cpu|dc_iowr~q  & (!\terminal|cpu|plr[21]~2_combout ))) # (!\terminal|cpu|plr[23]~0_combout  & (((\terminal|cpu|plr[24]~3_combout ))))

	.dataa(\terminal|cpu|dc_iowr~q ),
	.datab(\terminal|cpu|plr[23]~0_combout ),
	.datac(\terminal|cpu|plr[21]~2_combout ),
	.datad(\terminal|cpu|plr[24]~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_wr_rc~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_wr_rc~2 .lut_mask = 16'h3B08;
defparam \terminal|cpu|wio_wr_rc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|wio_wr~0 (
// Equation(s):
// \terminal|cpu|wio_wr~0_combout  = (\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|wio_wr_rc~2_combout  & ((\terminal|cpu|plr[22]~1_combout )))) # (!\terminal|cpu|iop_stb~2_combout  & (((\terminal|cpu|wio_wr_xt~q ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|wio_wr_rc~2_combout ),
	.datac(\terminal|cpu|wio_wr_xt~q ),
	.datad(\terminal|cpu|plr[22]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_wr~0 .lut_mask = 16'hD850;
defparam \terminal|cpu|wio_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cyclone10lp_lcell_comb \terminal|cpu|wb_we~1 (
// Equation(s):
// \terminal|cpu|wb_we~1_combout  = (\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wb_we~q ) # ((\terminal|cpu|wio_wr~0_combout )))) # (!\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wio_wr~0_combout ))) # 
// (!\terminal|cpu|wb_rdone~0_combout  & (\terminal|cpu|wb_we~q ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|wb_we~q ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wio_wr~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_we~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_we~1 .lut_mask = 16'hFE8C;
defparam \terminal|cpu|wb_we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_we~0 (
// Equation(s):
// \terminal|cpu|wb_we~0_combout  = (\terminal|cpu|mc_res~combout ) # ((!\terminal|cpu|iop_stb~2_combout  & \terminal|cpu|wb_wdone~0_combout ))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_wdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_we~0 .lut_mask = 16'hDDCC;
defparam \terminal|cpu|wb_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_we~2 (
// Equation(s):
// \terminal|cpu|wb_we~2_combout  = (\terminal|cpu|wb_we~1_combout  & (!\terminal|cpu|wb_we~0_combout  & ((!\terminal|cpu|wio_rd~0_combout ) # (!\terminal|cpu|iop_stb~2_combout ))))

	.dataa(\terminal|cpu|wb_we~1_combout ),
	.datab(\terminal|cpu|iop_stb~2_combout ),
	.datac(\terminal|cpu|wb_we~0_combout ),
	.datad(\terminal|cpu|wio_rd~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_we~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_we~2 .lut_mask = 16'h020A;
defparam \terminal|cpu|wb_we~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \terminal|cpu|wb_we (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_we~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_we .is_wysiwyg = "true";
defparam \terminal|cpu|wb_we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_sel~8 (
// Equation(s):
// \terminal|cpu|wb_sel~8_combout  = (\terminal|cpu|wb_sel[0]~1_combout  & (\terminal|cpu|wb_sel[0]~0_combout  & ((\terminal|cpu|wio_wo_xt~q ) # (\terminal|cpu|wbm_adr_o[0]~15_combout ))))

	.dataa(\terminal|cpu|wb_sel[0]~1_combout ),
	.datab(\terminal|cpu|wio_wo_xt~q ),
	.datac(\terminal|cpu|wb_sel[0]~0_combout ),
	.datad(\terminal|cpu|wbm_adr_o[0]~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel~8 .lut_mask = 16'hA080;
defparam \terminal|cpu|wb_sel~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_sel~9 (
// Equation(s):
// \terminal|cpu|wb_sel~9_combout  = (\terminal|cpu|iop_stb~2_combout  & (!\terminal|cpu|mc_res~combout  & (\terminal|cpu|wb_sel~3_combout ))) # (!\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wb_sel~8_combout ) # ((!\terminal|cpu|mc_res~combout  & 
// \terminal|cpu|wb_sel~3_combout ))))

	.dataa(\terminal|cpu|iop_stb~2_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|wb_sel~3_combout ),
	.datad(\terminal|cpu|wb_sel~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_sel~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_sel~9 .lut_mask = 16'h7530;
defparam \terminal|cpu|wb_sel~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \terminal|cpu|wb_sel[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_sel~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_sel[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_sel[1] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cyclone10lp_lcell_comb \terminal|video|vram_odd~0 (
// Equation(s):
// \terminal|video|vram_odd~0_combout  = (\terminal|video|bus_strobe~0_combout  & (\terminal|cpu|wb_we~q  & \terminal|cpu|wb_sel [1]))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|cpu|wb_sel [1]),
	.cin(gnd),
	.combout(\terminal|video|vram_odd~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vram_odd~0 .lut_mask = 16'hA000;
defparam \terminal|video|vram_odd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cyclone10lp_ram_block \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\terminal|video|vram_odd~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\terminal|video|vram_odd~0_combout ),
	.ena1(\terminal|video|bus_read_req~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [15],\terminal|cpu|qreg [14],\terminal|cpu|qreg [12],\terminal|cpu|qreg [8]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_odd_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cyclone10lp_lcell_comb \terminal|ram|ena[1]~1 (
// Equation(s):
// \terminal|ram|ena[1]~1_combout  = (\terminal|cpu|wb_sel [1]) # (!\terminal|cpu|wb_we~q )

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_sel [1]),
	.cin(gnd),
	.combout(\terminal|ram|ena[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|ena[1]~1 .lut_mask = 16'hFF55;
defparam \terminal|ram|ena[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [15],\terminal|cpu|qreg [14]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[1]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015000000000000000001000500000000000015001000000005151015;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0010000000001515151000000000151515000000011515151515000000151515150000000000151515150000011515151500000000150000000000000100000000000000000000000000000000001555505512449124491245414541505401455144511551453040000000000000000000002100D000861134034000000310003400D000000880880B002022202220222022300000E02E0C021E00D0002E30B2C230E08E3000298410010010200841000000A1001102CB00042010807000C0000C0210010008000222800400000C0108C0001080008108004023104C410008C44023402040200230C4C0D000800000020104101040020110080CC41033104030;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h2004200420042004201081081082810D0000082843408000004000C0070C0C6030C0C030D104F00001000CC00040C0001300C00C03300C0C30300000033000100000000000035000043C00000840030802080040208004000000000C110CC00003300000CC00003300000CC00000000CC00003300000CC000033000000A01000410800108042010804104200200200201080420020108008008008008008041030000400C00002002002002010800800040200200200200200200200420020020020020020008C400008042010800800800030000408000004000040000000DA000041000000000010080400B0C000310D300C00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~15 (
// Equation(s):
// \terminal|cpu|wb_dat~15_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a7 ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|wb_ack_o~0_combout  & ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~15 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[10]~1 (
// Equation(s):
// \terminal|videoreg|vtcsr[10]~1_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|cpu|wb_we~q  & \terminal|cpu|wb_sel [1])))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|cpu|wb_sel [1]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[10]~1 .lut_mask = 16'h8000;
defparam \terminal|videoreg|vtcsr[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \terminal|videoreg|vtcsr[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [15]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[15] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[15]~feeder (
// Equation(s):
// \terminal|videoreg|wb_dat_o[15]~feeder_combout  = \terminal|videoreg|vtcsr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [15]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[15]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|wb_dat_o[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \terminal|videoreg|wb_dat_o[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[15] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~16 (
// Equation(s):
// \terminal|cpu|wb_dat~16_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~15_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [15]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|cpu|wb_dat~15_combout ),
	.datad(\terminal|videoreg|wb_dat_o [15]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~16 .lut_mask = 16'hC8C0;
defparam \terminal|cpu|wb_dat~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \terminal|cpu|wb_dat[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[15] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cyclone10lp_lcell_comb \terminal|cpu|qreg~10 (
// Equation(s):
// \terminal|cpu|qreg~10_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[15]~1_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [15] & (!\terminal|cpu|qa0~q )))

	.dataa(\terminal|cpu|wb_dat [15]),
	.datab(\terminal|cpu|brd_wa~0_combout ),
	.datac(\terminal|cpu|qa0~q ),
	.datad(\terminal|cpu|ear2[15]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~10 .lut_mask = 16'hCE02;
defparam \terminal|cpu|qreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \terminal|cpu|qreg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[15] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux16~6 (
// Equation(s):
// \terminal|cpu|Mux16~6_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|sreg [15]) # (\terminal|cpu|plm [5])))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|ear2 [15] & ((!\terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|ear2 [15]),
	.datac(\terminal|cpu|sreg [15]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~6 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux16~7 (
// Equation(s):
// \terminal|cpu|Mux16~7_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux16~6_combout  & (\terminal|cpu|qreg [15])) # (!\terminal|cpu|Mux16~6_combout  & ((\terminal|cpu|acc [15]))))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux16~6_combout ))))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|qreg [15]),
	.datac(\terminal|cpu|acc [15]),
	.datad(\terminal|cpu|Mux16~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~7 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|Mux16~0 (
// Equation(s):
// \terminal|cpu|Mux16~0_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|r[6][15]~q ) # ((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|r[4][15]~q  & !\terminal|cpu|Mux22~0_combout ))))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|r[6][15]~q ),
	.datac(\terminal|cpu|r[4][15]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~0 .lut_mask = 16'hAAD8;
defparam \terminal|cpu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux16~1 (
// Equation(s):
// \terminal|cpu|Mux16~1_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux16~0_combout  & ((\terminal|cpu|pc2 [15]))) # (!\terminal|cpu|Mux16~0_combout  & (\terminal|cpu|pc1 [15])))) # (!\terminal|cpu|Mux22~0_combout  & 
// (((\terminal|cpu|Mux16~0_combout ))))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|pc1 [15]),
	.datac(\terminal|cpu|pc2 [15]),
	.datad(\terminal|cpu|Mux16~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~1 .lut_mask = 16'hF588;
defparam \terminal|cpu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux16~2 (
// Equation(s):
// \terminal|cpu|Mux16~2_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7]) # ((\terminal|cpu|r[2][15]~q )))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[0][15]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[2][15]~q ),
	.datad(\terminal|cpu|r[0][15]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~2 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux16~3 (
// Equation(s):
// \terminal|cpu|Mux16~3_combout  = (\terminal|cpu|Mux16~2_combout  & (((\terminal|cpu|r[3][15]~q )) # (!\terminal|cpu|plm [7]))) # (!\terminal|cpu|Mux16~2_combout  & (\terminal|cpu|plm [7] & (\terminal|cpu|r[1][15]~q )))

	.dataa(\terminal|cpu|Mux16~2_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[1][15]~q ),
	.datad(\terminal|cpu|r[3][15]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~3 .lut_mask = 16'hEA62;
defparam \terminal|cpu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux16~4 (
// Equation(s):
// \terminal|cpu|Mux16~4_combout  = (\terminal|cpu|Mux22~3_combout  & (((\terminal|cpu|Mux22~2_combout  & \terminal|cpu|ear1 [15])))) # (!\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|Mux16~3_combout ) # ((!\terminal|cpu|Mux22~2_combout ))))

	.dataa(\terminal|cpu|Mux16~3_combout ),
	.datab(\terminal|cpu|Mux22~3_combout ),
	.datac(\terminal|cpu|Mux22~2_combout ),
	.datad(\terminal|cpu|ear1 [15]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~4 .lut_mask = 16'hE323;
defparam \terminal|cpu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cyclone10lp_lcell_comb \terminal|cpu|Mux16~5 (
// Equation(s):
// \terminal|cpu|Mux16~5_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux16~4_combout  & ((\terminal|cpu|Mux16~1_combout ))) # (!\terminal|cpu|Mux16~4_combout  & (\terminal|cpu|r[5][15]~q )))) # (!\terminal|cpu|Mux22~1_combout  & 
// (((\terminal|cpu|Mux16~4_combout ))))

	.dataa(\terminal|cpu|r[5][15]~q ),
	.datab(\terminal|cpu|Mux16~1_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|Mux16~4_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux16~5 .lut_mask = 16'hCFA0;
defparam \terminal|cpu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|areg[15]~1 (
// Equation(s):
// \terminal|cpu|areg[15]~1_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux16~7_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux16~5_combout )))

	.dataa(\terminal|cpu|Mux22~4_combout ),
	.datab(\terminal|cpu|Mux16~7_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[15]~1 .lut_mask = 16'hDD88;
defparam \terminal|cpu|areg[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \terminal|cpu|areg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[15]~1_combout ),
	.asdata(\terminal|cpu|ear2[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[15] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[15]~0 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[15]~0_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [15]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [15]))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|wb_adr [15]),
	.datad(\terminal|cpu|areg [15]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[15]~0 .lut_mask = 16'hFC30;
defparam \terminal|cpu|wbm_adr_o[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \terminal|cpu|wb_adr[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[13] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[13]~2 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[13]~2_combout  = (\terminal|cpu|iop_sta~q  & (\terminal|cpu|areg [13])) # (!\terminal|cpu|iop_sta~q  & ((\terminal|cpu|wb_adr [13])))

	.dataa(\terminal|cpu|areg [13]),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|wb_adr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[13]~2 .lut_mask = 16'hB8B8;
defparam \terminal|cpu|wbm_adr_o[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cyclone10lp_lcell_comb \terminal|uart|always2~1 (
// Equation(s):
// \terminal|uart|always2~1_combout  = (\terminal|cpu|wb_cyc~q  & \terminal|cpu|wb_stb~q )

	.dataa(\terminal|cpu|wb_cyc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|uart|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~1 .lut_mask = 16'hAA00;
defparam \terminal|uart|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cyclone10lp_lcell_comb \terminal|video|bus_strobe~0 (
// Equation(s):
// \terminal|video|bus_strobe~0_combout  = (\terminal|cpu|wbm_adr_o[14]~1_combout  & (\terminal|cpu|wbm_adr_o[15]~0_combout  & (!\terminal|cpu|wbm_adr_o[13]~2_combout  & \terminal|uart|always2~1_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[14]~1_combout ),
	.datab(\terminal|cpu|wbm_adr_o[15]~0_combout ),
	.datac(\terminal|cpu|wbm_adr_o[13]~2_combout ),
	.datad(\terminal|uart|always2~1_combout ),
	.cin(gnd),
	.combout(\terminal|video|bus_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|bus_strobe~0 .lut_mask = 16'h0800;
defparam \terminal|video|bus_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cyclone10lp_ram_block \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\terminal|video|vram_odd~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\terminal|video|vram_odd~0_combout ),
	.ena1(\terminal|video|bus_read_req~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [13],\terminal|cpu|qreg [11],\terminal|cpu|qreg [10],\terminal|cpu|qreg [9]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_odd_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [10],\terminal|cpu|qreg [9]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[1]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000150000000000000000000000000000003F00000000000000003E005A2A00000000254500650000002F50756A;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h2F4F000000006F50655A0000013F7A754A0000003F704F50456F00002A556A4F6F000000152A6A7A70550000145F70454500000000500000001500003F0000000000000000000000000000AA5500026960570C0BF2E8751C0143868250800283B2881A2840C8018438910C008100000000000604E488082178180809114424518084E142A80880880880142114211421142112A81170050CA82F04E4880D31B2C230948C72005469242242242108824A46449252A2838F2849012404A148C520580520025254040145A84828052C1240C521240024124001090024809252400909000901090150000834E654042096901A8A622999902282402A0A20882898B1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0089008900890089022422422402568E452A8824A39092A89889A8868B0082E88982223020052A25A2020A0A20A0AA882320BB8C328E102240238424B88A0B235D7235E032388283800820E10883860B8249388024138808282822A2A0EC2A29CB0A8A72C2A29CB0A8A72C2A29E8A76C2A290B0A8A42C2A290B0A8A42160202082400824009002400820900101101100240090110024044044044044044008202420090090811011011021002404400802101101101102101102101490110210210210110524009252406901A4084084005206450A01A05A0A0560A0522050E3C024924949494844660C199092CA28824E0F228A299999210011100000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~45 (
// Equation(s):
// \terminal|cpu|wb_dat~45_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a 
// [9])))) # (!\terminal|video|bus_strobe~0_combout  & (((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\terminal|ram|wb_ack_o~0_combout ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~45_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~45 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[9]~4 (
// Equation(s):
// \terminal|videoreg|vtcsr[9]~4_combout  = !\terminal|cpu|qreg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|qreg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[9]~4 .lut_mask = 16'h0F0F;
defparam \terminal|videoreg|vtcsr[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \terminal|videoreg|vtcsr[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[9]~4_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[9] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[9]~4 (
// Equation(s):
// \terminal|videoreg|wb_dat_o[9]~4_combout  = !\terminal|videoreg|vtcsr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [9]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[9]~4 .lut_mask = 16'h00FF;
defparam \terminal|videoreg|wb_dat_o[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \terminal|videoreg|wb_dat_o[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[9] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~46 (
// Equation(s):
// \terminal|cpu|wb_dat~46_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~45_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [9]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|cpu|wb_dat~45_combout ),
	.datad(\terminal|videoreg|wb_dat_o [9]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~46_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~46 .lut_mask = 16'hC8C0;
defparam \terminal|cpu|wb_dat~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \terminal|cpu|wb_dat[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[9] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \terminal|cpu|br[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[1] .is_wysiwyg = "true";
defparam \terminal|cpu|br[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|Equal3~0 (
// Equation(s):
// \terminal|cpu|Equal3~0_combout  = (!\terminal|cpu|br [2] & !\terminal|cpu|br [1])

	.dataa(\terminal|cpu|br [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|br [1]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal3~0 .lut_mask = 16'h0055;
defparam \terminal|cpu|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[6]~25 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[6]~25_combout  = (\terminal|cpu|Equal3~0_combout  & (!\terminal|cpu|pld_matrix|pl[8]~13_combout  & ((!\terminal|cpu|pld_matrix|pl[9]~2_combout )))) # (!\terminal|cpu|Equal3~0_combout  & (((\terminal|cpu|breg [11]) # 
// (!\terminal|cpu|pld_matrix|pl[9]~2_combout ))))

	.dataa(\terminal|cpu|pld_matrix|pl[8]~13_combout ),
	.datab(\terminal|cpu|Equal3~0_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[6]~25 .lut_mask = 16'h3077;
defparam \terminal|cpu|pld_matrix|pl[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[6]~24 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[6]~24_combout  = (\terminal|cpu|breg [11] & (!\terminal|cpu|pld_matrix|Equal1~0_combout  & ((!\terminal|cpu|breg [6]) # (!\terminal|cpu|pld_matrix|Equal1~1_combout )))) # (!\terminal|cpu|breg [11] & (((!\terminal|cpu|breg [6])) 
// # (!\terminal|cpu|pld_matrix|Equal1~1_combout )))

	.dataa(\terminal|cpu|breg [11]),
	.datab(\terminal|cpu|pld_matrix|Equal1~1_combout ),
	.datac(\terminal|cpu|breg [6]),
	.datad(\terminal|cpu|pld_matrix|Equal1~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[6]~24 .lut_mask = 16'h153F;
defparam \terminal|cpu|pld_matrix|pl[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[6]~26 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[6]~26_combout  = (!\terminal|cpu|pld_matrix|pl[6]~24_combout ) # (!\terminal|cpu|pld_matrix|pl[6]~25_combout )

	.dataa(\terminal|cpu|pld_matrix|pl[6]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[6]~24_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[6]~26 .lut_mask = 16'h55FF;
defparam \terminal|cpu|pld_matrix|pl[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor48~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor48~0_combout  = (\terminal|cpu|ireg [2]) # (\terminal|cpu|ireg [4])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [2]),
	.datac(gnd),
	.datad(\terminal|cpu|ireg [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor48~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor48~0 .lut_mask = 16'hFFCC;
defparam \terminal|cpu|plm_matrix|WideNor48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor194 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor194~combout  = ((\terminal|cpu|ia [1]) # (\terminal|cpu|ia [2])) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor194~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor194 .lut_mask = 16'hFFF3;
defparam \terminal|cpu|plm_matrix|WideNor194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~219 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~219_combout  = (\terminal|cpu|plm_matrix|WideNor82~combout  & (\terminal|cpu|plm_matrix|WideNor194~combout  & ((\terminal|cpu|plm_matrix|WideNor48~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor37~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor82~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor48~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor194~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~219_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~219 .lut_mask = 16'hA200;
defparam \terminal|cpu|plm_matrix|pl[11]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor196~8 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor196~8_combout  = (\terminal|cpu|plm_matrix|WideNor196~6_combout  & (!\terminal|cpu|ia [2] & (\terminal|cpu|ia [1] & !\terminal|cpu|ireg [11])))

	.dataa(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor196~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor196~8 .lut_mask = 16'h0020;
defparam \terminal|cpu|plm_matrix|WideNor196~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|na~14 (
// Equation(s):
// \terminal|cpu|na~14_combout  = (((\terminal|cpu|plm_matrix|pl[31]~51_combout ) # (\terminal|cpu|plm_matrix|WideNor196~8_combout )) # (!\terminal|cpu|na~10_combout )) # (!\terminal|cpu|plm_matrix|WideNor72~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor72~combout ),
	.datab(\terminal|cpu|na~10_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor196~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~14 .lut_mask = 16'hFFF7;
defparam \terminal|cpu|na~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[31]~63 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[31]~63_combout  = (\terminal|cpu|plm_matrix|WideNor89~combout  & \terminal|cpu|plm_matrix|WideNor105~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor89~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|WideNor105~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[31]~63 .lut_mask = 16'hAA00;
defparam \terminal|cpu|plm_matrix|pl[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|na~15 (
// Equation(s):
// \terminal|cpu|na~15_combout  = ((\terminal|cpu|na~14_combout ) # ((!\terminal|cpu|plm_matrix|pl[31]~63_combout ) # (!\terminal|cpu|plm_matrix|WideNor146~combout ))) # (!\terminal|cpu|plm_matrix|pl[11]~219_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[11]~219_combout ),
	.datab(\terminal|cpu|na~14_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~15 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|na~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|na~16 (
// Equation(s):
// \terminal|cpu|na~16_combout  = ((\terminal|cpu|na~15_combout ) # (!\terminal|cpu|na~8_combout )) # (!\terminal|cpu|plm_matrix|pl[35]~276_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|pl[35]~276_combout ),
	.datac(\terminal|cpu|na~8_combout ),
	.datad(\terminal|cpu|na~15_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|na~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|na~16 .lut_mask = 16'hFF3F;
defparam \terminal|cpu|na~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \terminal|cpu|na[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|na~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|all_rdy~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|na [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|na[2] .is_wysiwyg = "true";
defparam \terminal|cpu|na[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \terminal|cpu|ia[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[6]~26_combout ),
	.asdata(\terminal|cpu|na [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor65~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor65~0_combout  = (!\terminal|cpu|ia [4] & (!\terminal|cpu|ia [2] & (\terminal|cpu|plm_matrix|WideNor193~0_combout  & \terminal|cpu|plm_matrix|WideNor107~0_combout )))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor65~0 .lut_mask = 16'h1000;
defparam \terminal|cpu|plm_matrix|WideNor65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~64 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~64_combout  = (\terminal|cpu|plm_matrix|pl[31]~63_combout  & (((!\terminal|cpu|plm_matrix|WideNor12~0_combout ) # (!\terminal|cpu|plm_matrix|pl[31]~52_combout )) # (!\terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [5]),
	.datab(\terminal|cpu|plm_matrix|pl[31]~52_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~63_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~64 .lut_mask = 16'h7F00;
defparam \terminal|cpu|plm_matrix|pl[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~65 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~65_combout  = (\terminal|cpu|plm_matrix|pl[1]~64_combout  & (\terminal|cpu|plm_matrix|WideNor135~combout  & ((!\terminal|cpu|plm_matrix|pl[31]~47_combout ) # (!\terminal|cpu|plm_matrix|WideNor65~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor65~0_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~64_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor135~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[31]~47_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~65 .lut_mask = 16'h40C0;
defparam \terminal|cpu|plm_matrix|pl[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~66 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~66_combout  = (\terminal|cpu|plm_matrix|pl[1]~65_combout  & (\terminal|cpu|plm_matrix|pl[12]~62_combout  & \terminal|cpu|plm_matrix|WideNor126~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~65_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~62_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~66 .lut_mask = 16'h8080;
defparam \terminal|cpu|plm_matrix|pl[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~209 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~209_combout  = (!\terminal|cpu|ia [3] & (\terminal|cpu|ireg [7] & ((\terminal|cpu|ia [2]) # (!\terminal|cpu|ia [0]))))

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ireg [7]),
	.datac(\terminal|cpu|ia [0]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~209_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~209 .lut_mask = 16'h4404;
defparam \terminal|cpu|plm_matrix|pl[11]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~208 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~208_combout  = (\terminal|cpu|ia [5] & (\terminal|cpu|ia [3] & \terminal|cpu|ia [2]))

	.dataa(gnd),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~208_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~208 .lut_mask = 16'hC000;
defparam \terminal|cpu|plm_matrix|pl[11]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~210 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~210_combout  = ((!\terminal|cpu|ia [1] & ((\terminal|cpu|plm_matrix|pl[11]~209_combout ) # (\terminal|cpu|plm_matrix|pl[11]~208_combout )))) # (!\terminal|cpu|plm_matrix|WideNor161~combout )

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|pl[11]~209_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor161~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[11]~208_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~210_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~210 .lut_mask = 16'h5F4F;
defparam \terminal|cpu|plm_matrix|pl[11]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~212 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~212_combout  = ((\terminal|cpu|plm_matrix|pl[11]~210_combout ) # ((!\terminal|cpu|plm_matrix|pl[10]~211_combout ) # (!\terminal|cpu|plm_matrix|WideNor103~combout ))) # (!\terminal|cpu|plm_matrix|WideNor138~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor138~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[11]~210_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor103~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~211_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~212_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~212 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[11]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~220 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~220_combout  = (((\terminal|cpu|plm_matrix|pl[11]~212_combout ) # (!\terminal|cpu|plm_matrix|pl[11]~219_combout )) # (!\terminal|cpu|plm_matrix|pl[35]~218_combout )) # (!\terminal|cpu|plm_matrix|pl[11]~215_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[11]~215_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~218_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[11]~219_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[11]~212_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~220_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~220 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|pl[11]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~222 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~222_combout  = (!\terminal|cpu|plm_matrix|pl[31]~51_combout  & (\terminal|cpu|plm_matrix|WideNor181~combout  & (\terminal|cpu|plm_matrix|WideNor106~combout  & \terminal|cpu|plm_matrix|pl[27]~107_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor181~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[27]~107_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~222_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~222 .lut_mask = 16'h4000;
defparam \terminal|cpu|plm_matrix|pl[1]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[11]~223 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[11]~223_combout  = ((\terminal|cpu|plm_matrix|pl[11]~220_combout ) # ((!\terminal|cpu|plm_matrix|pl[1]~222_combout ) # (!\terminal|cpu|plm_matrix|pl[9]~221_combout ))) # (!\terminal|cpu|plm_matrix|pl[1]~66_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[1]~66_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[11]~220_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[9]~221_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~222_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[11]~223_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[11]~223 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[11]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \terminal|cpu|plm[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[11]~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[11] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_rn~11 (
// Equation(s):
// \terminal|cpu|plm_rn~11_combout  = (\terminal|cpu|plm [11] & (\terminal|cpu|plm [8] & (\terminal|cpu|plm [10] & \terminal|cpu|plm_rn~7_combout )))

	.dataa(\terminal|cpu|plm [11]),
	.datab(\terminal|cpu|plm [8]),
	.datac(\terminal|cpu|plm [10]),
	.datad(\terminal|cpu|plm_rn~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_rn~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_rn~11 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_rn~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \terminal|cpu|plm_rn[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_rn~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm_rn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm_rn[4] .is_wysiwyg = "true";
defparam \terminal|cpu|plm_rn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|ax[12]~1 (
// Equation(s):
// \terminal|cpu|ax[12]~1_combout  = (\terminal|cpu|sf_byte~q  & ((\terminal|cpu|plm_rn [4]) # ((!\terminal|cpu|qa0~q ) # (!\terminal|cpu|qswp~0_combout ))))

	.dataa(\terminal|cpu|plm_rn [4]),
	.datab(\terminal|cpu|sf_byte~q ),
	.datac(\terminal|cpu|qswp~0_combout ),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ax[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax[12]~1 .lut_mask = 16'h8CCC;
defparam \terminal|cpu|ax[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|ax~7 (
// Equation(s):
// \terminal|cpu|ax~7_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [2])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [10])))

	.dataa(gnd),
	.datab(\terminal|cpu|xb [2]),
	.datac(\terminal|cpu|alu_xb~combout ),
	.datad(\terminal|cpu|xb [10]),
	.cin(gnd),
	.combout(\terminal|cpu|ax~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~7 .lut_mask = 16'hCFC0;
defparam \terminal|cpu|ax~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cyclone10lp_lcell_comb \terminal|cpu|ear2[10]~10 (
// Equation(s):
// \terminal|cpu|ear2[10]~10_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~7_combout )))

	.dataa(\terminal|cpu|ax~0_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ax~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[10]~10 .lut_mask = 16'hBB88;
defparam \terminal|cpu|ear2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cyclone10lp_lcell_comb \terminal|cpu|qreg~16 (
// Equation(s):
// \terminal|cpu|qreg~16_combout  = (\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|ear2[10]~10_combout )) # (!\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|wb_dat [10] & !\terminal|cpu|qa0~q ))))

	.dataa(\terminal|cpu|brd_wa~0_combout ),
	.datab(\terminal|cpu|ear2[10]~10_combout ),
	.datac(\terminal|cpu|wb_dat [10]),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~16 .lut_mask = 16'h88D8;
defparam \terminal|cpu|qreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \terminal|cpu|qreg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[10] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux21~6 (
// Equation(s):
// \terminal|cpu|Mux21~6_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [5]) # ((\terminal|cpu|sreg [10])))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [5] & ((\terminal|cpu|ear2 [10]))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|sreg [10]),
	.datad(\terminal|cpu|ear2 [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~6 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux21~7 (
// Equation(s):
// \terminal|cpu|Mux21~7_combout  = (\terminal|cpu|plm [5] & ((\terminal|cpu|Mux21~6_combout  & (\terminal|cpu|qreg [10])) # (!\terminal|cpu|Mux21~6_combout  & ((\terminal|cpu|acc [10]))))) # (!\terminal|cpu|plm [5] & (((\terminal|cpu|Mux21~6_combout ))))

	.dataa(\terminal|cpu|plm [5]),
	.datab(\terminal|cpu|qreg [10]),
	.datac(\terminal|cpu|acc [10]),
	.datad(\terminal|cpu|Mux21~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~7 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux21~0 (
// Equation(s):
// \terminal|cpu|Mux21~0_combout  = (\terminal|cpu|Mux22~0_combout  & ((\terminal|cpu|Mux22~14_combout ) # ((\terminal|cpu|pc1 [10])))) # (!\terminal|cpu|Mux22~0_combout  & (!\terminal|cpu|Mux22~14_combout  & (\terminal|cpu|r[4][10]~q )))

	.dataa(\terminal|cpu|Mux22~0_combout ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[4][10]~q ),
	.datad(\terminal|cpu|pc1 [10]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~0 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux21~1 (
// Equation(s):
// \terminal|cpu|Mux21~1_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux21~0_combout  & (\terminal|cpu|pc2 [10])) # (!\terminal|cpu|Mux21~0_combout  & ((\terminal|cpu|r[6][10]~q ))))) # (!\terminal|cpu|Mux22~14_combout  & 
// (((\terminal|cpu|Mux21~0_combout ))))

	.dataa(\terminal|cpu|pc2 [10]),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[6][10]~q ),
	.datad(\terminal|cpu|Mux21~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~1 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux21~2 (
// Equation(s):
// \terminal|cpu|Mux21~2_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|r[2][10]~q ) # (\terminal|cpu|plm [7])))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|r[0][10]~q  & ((!\terminal|cpu|plm [7]))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|r[0][10]~q ),
	.datac(\terminal|cpu|r[2][10]~q ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~2 .lut_mask = 16'hAAE4;
defparam \terminal|cpu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux21~3 (
// Equation(s):
// \terminal|cpu|Mux21~3_combout  = (\terminal|cpu|Mux21~2_combout  & (((\terminal|cpu|r[3][10]~q )) # (!\terminal|cpu|plm [7]))) # (!\terminal|cpu|Mux21~2_combout  & (\terminal|cpu|plm [7] & (\terminal|cpu|r[1][10]~q )))

	.dataa(\terminal|cpu|Mux21~2_combout ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[1][10]~q ),
	.datad(\terminal|cpu|r[3][10]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~3 .lut_mask = 16'hEA62;
defparam \terminal|cpu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux21~4 (
// Equation(s):
// \terminal|cpu|Mux21~4_combout  = (\terminal|cpu|Mux22~2_combout  & ((\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|ear1 [10]))) # (!\terminal|cpu|Mux22~3_combout  & (\terminal|cpu|Mux21~3_combout )))) # (!\terminal|cpu|Mux22~2_combout  & 
// (((!\terminal|cpu|Mux22~3_combout ))))

	.dataa(\terminal|cpu|Mux21~3_combout ),
	.datab(\terminal|cpu|Mux22~2_combout ),
	.datac(\terminal|cpu|ear1 [10]),
	.datad(\terminal|cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~4 .lut_mask = 16'hC0BB;
defparam \terminal|cpu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux21~5 (
// Equation(s):
// \terminal|cpu|Mux21~5_combout  = (\terminal|cpu|Mux21~4_combout  & ((\terminal|cpu|Mux21~1_combout ) # ((!\terminal|cpu|Mux22~1_combout )))) # (!\terminal|cpu|Mux21~4_combout  & (((\terminal|cpu|Mux22~1_combout  & \terminal|cpu|r[5][10]~q ))))

	.dataa(\terminal|cpu|Mux21~1_combout ),
	.datab(\terminal|cpu|Mux21~4_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|r[5][10]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux21~5 .lut_mask = 16'hBC8C;
defparam \terminal|cpu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|areg[10]~12 (
// Equation(s):
// \terminal|cpu|areg[10]~12_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux21~7_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux21~5_combout )))

	.dataa(\terminal|cpu|Mux22~4_combout ),
	.datab(\terminal|cpu|Mux21~7_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux21~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[10]~12 .lut_mask = 16'hDD88;
defparam \terminal|cpu|areg[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \terminal|cpu|areg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[10]~12_combout ),
	.asdata(\terminal|cpu|ear2[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[10] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[10]~10 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[10]~10_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [10]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [10]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [10]),
	.datad(\terminal|cpu|areg [10]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[10]~10 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \terminal|cpu|wb_adr[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[10] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cyclone10lp_lcell_comb \terminal|uart|always2~4 (
// Equation(s):
// \terminal|uart|always2~4_combout  = (\terminal|cpu|wbm_adr_o[11]~11_combout  & ((\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [10]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [10]))))

	.dataa(\terminal|cpu|wb_adr [10]),
	.datab(\terminal|cpu|wbm_adr_o[11]~11_combout ),
	.datac(\terminal|cpu|iop_sta~q ),
	.datad(\terminal|cpu|areg [10]),
	.cin(gnd),
	.combout(\terminal|uart|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~4 .lut_mask = 16'hC808;
defparam \terminal|uart|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cyclone10lp_lcell_comb \terminal|uart|always2~3 (
// Equation(s):
// \terminal|uart|always2~3_combout  = (\terminal|cpu|wbm_adr_o[5]~7_combout  & (\terminal|cpu|wbm_adr_o[6]~8_combout  & (\terminal|cpu|wbm_adr_o[8]~9_combout  & \terminal|cpu|wbm_adr_o[4]~6_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[5]~7_combout ),
	.datab(\terminal|cpu|wbm_adr_o[6]~8_combout ),
	.datac(\terminal|cpu|wbm_adr_o[8]~9_combout ),
	.datad(\terminal|cpu|wbm_adr_o[4]~6_combout ),
	.cin(gnd),
	.combout(\terminal|uart|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~3 .lut_mask = 16'h8000;
defparam \terminal|uart|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cyclone10lp_lcell_comb \terminal|uart|always2~5 (
// Equation(s):
// \terminal|uart|always2~5_combout  = (\terminal|uart|always2~2_combout  & (\terminal|uart|always2~4_combout  & (\terminal|cpu|wbm_adr_o[9]~13_combout  & \terminal|uart|always2~3_combout )))

	.dataa(\terminal|uart|always2~2_combout ),
	.datab(\terminal|uart|always2~4_combout ),
	.datac(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.datad(\terminal|uart|always2~3_combout ),
	.cin(gnd),
	.combout(\terminal|uart|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~5 .lut_mask = 16'h8000;
defparam \terminal|uart|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cyclone10lp_lcell_comb \terminal|uart|rx_csr_brk~0 (
// Equation(s):
// \terminal|uart|rx_csr_brk~0_combout  = !\terminal|uart|rx_dat~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_dat~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_csr_brk~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_csr_brk~0 .lut_mask = 16'h00FF;
defparam \terminal|uart|rx_csr_brk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \terminal|uart|rx_csr_brk (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_csr_brk~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_csr_brk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_csr_brk .is_wysiwyg = "true";
defparam \terminal|uart|rx_csr_brk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cyclone10lp_lcell_comb \terminal|uart|Mux9~0 (
// Equation(s):
// \terminal|uart|Mux9~0_combout  = (!\terminal|cpu|wbm_adr_o[1]~14_combout  & ((\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|uart|tx_csr_brk~q ))) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|rx_csr_brk~q ))))

	.dataa(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datab(\terminal|uart|rx_csr_brk~q ),
	.datac(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datad(\terminal|uart|tx_csr_brk~q ),
	.cin(gnd),
	.combout(\terminal|uart|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux9~0 .lut_mask = 16'h0E04;
defparam \terminal|uart|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cyclone10lp_lcell_comb \terminal|uart|rx_shr[0]~feeder (
// Equation(s):
// \terminal|uart|rx_shr[0]~feeder_combout  = \terminal|uart|rx_shr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [1]),
	.cin(gnd),
	.combout(\terminal|uart|rx_shr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_shr[0]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_shr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \terminal|uart|rx_shr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_shr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_shr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_shr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_shr[0] .is_wysiwyg = "true";
defparam \terminal|uart|rx_shr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \terminal|uart|rx_rbr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [0]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[0] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cyclone10lp_lcell_comb \terminal|uart|Mux9~1 (
// Equation(s):
// \terminal|uart|Mux9~1_combout  = (\terminal|uart|Mux9~0_combout ) # ((\terminal|ps20|Equal1~0_combout  & \terminal|uart|rx_rbr [0]))

	.dataa(\terminal|uart|Mux9~0_combout ),
	.datab(gnd),
	.datac(\terminal|ps20|Equal1~0_combout ),
	.datad(\terminal|uart|rx_rbr [0]),
	.cin(gnd),
	.combout(\terminal|uart|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux9~1 .lut_mask = 16'hFAAA;
defparam \terminal|uart|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \terminal|uart|wb_dat_o[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[0] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~3 (
// Equation(s):
// \terminal|cpu|wb_dat~3_combout  = (\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [0])

	.dataa(gnd),
	.datab(\terminal|uart|always2~5_combout ),
	.datac(gnd),
	.datad(\terminal|uart|wb_dat_o [0]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~3 .lut_mask = 16'hCC00;
defparam \terminal|cpu|wb_dat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~4 (
// Equation(s):
// \terminal|cpu|wb_dat~4_combout  = (\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\terminal|video|bus_strobe~0_combout ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a 
// [0])))) # (!\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\terminal|ram|wb_ack_o~0_combout  & ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|bus_strobe~0_combout ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~4 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[0]~2 (
// Equation(s):
// \terminal|videoreg|vtcsr[0]~2_combout  = !\terminal|cpu|qreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [0]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[0]~2 .lut_mask = 16'h00FF;
defparam \terminal|videoreg|vtcsr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \terminal|videoreg|vtcsr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[0] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[0]~1 (
// Equation(s):
// \terminal|videoreg|wb_dat_o[0]~1_combout  = !\terminal|videoreg|vtcsr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [0]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[0]~1 .lut_mask = 16'h00FF;
defparam \terminal|videoreg|wb_dat_o[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \terminal|videoreg|wb_dat_o[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[0] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cyclone10lp_lcell_comb \terminal|ps20|Selector7~0 (
// Equation(s):
// \terminal|ps20|Selector7~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|ps20|scancode [0]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|ps20|scancode [0]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector7~0 .lut_mask = 16'h0A00;
defparam \terminal|ps20|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \terminal|ps20|wb_dat_o[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[0] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~2 (
// Equation(s):
// \terminal|cpu|wb_dat~2_combout  = (\terminal|videoreg|bus_strobe~2_combout  & ((\terminal|videoreg|wb_dat_o [0]) # ((\terminal|ps20|bus_strobe~0_combout  & \terminal|ps20|wb_dat_o [0])))) # (!\terminal|videoreg|bus_strobe~2_combout  & 
// (((\terminal|ps20|bus_strobe~0_combout  & \terminal|ps20|wb_dat_o [0]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|videoreg|wb_dat_o [0]),
	.datac(\terminal|ps20|bus_strobe~0_combout ),
	.datad(\terminal|ps20|wb_dat_o [0]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~2 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~5 (
// Equation(s):
// \terminal|cpu|wb_dat~5_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~3_combout ) # ((\terminal|cpu|wb_dat~4_combout ) # (\terminal|cpu|wb_dat~2_combout ))))

	.dataa(\terminal|cpu|wb_dat~3_combout ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|cpu|wb_dat~4_combout ),
	.datad(\terminal|cpu|wb_dat~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~5 .lut_mask = 16'hCCC8;
defparam \terminal|cpu|wb_dat~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \terminal|cpu|wb_dat[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[0] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|qreg[0]~0 (
// Equation(s):
// \terminal|cpu|qreg[0]~0_combout  = (\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [8]))) # (!\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [0]))

	.dataa(\terminal|cpu|wb_dat [0]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [8]),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[0]~0 .lut_mask = 16'hEE22;
defparam \terminal|cpu|qreg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \terminal|cpu|qreg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[0]~0_combout ),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[0] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cyclone10lp_lcell_comb \terminal|uart|tx_csr_wstb~1 (
// Equation(s):
// \terminal|uart|tx_csr_wstb~1_combout  = (\terminal|uart|tx_csr_wstb~0_combout  & (\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|always2~5_combout  & \terminal|uart|wb_ack_o~q )))

	.dataa(\terminal|uart|tx_csr_wstb~0_combout ),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|uart|always2~5_combout ),
	.datad(\terminal|uart|wb_ack_o~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_csr_wstb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_csr_wstb~1 .lut_mask = 16'h8000;
defparam \terminal|uart|tx_csr_wstb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \terminal|uart|tx_csr_brk (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [0]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_csr_wstb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_csr_brk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_csr_brk .is_wysiwyg = "true";
defparam \terminal|uart|tx_csr_brk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cyclone10lp_lcell_comb \terminal|uart|tx_csr_tst~feeder (
// Equation(s):
// \terminal|uart|tx_csr_tst~feeder_combout  = \terminal|cpu|qreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [2]),
	.cin(gnd),
	.combout(\terminal|uart|tx_csr_tst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_csr_tst~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|tx_csr_tst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \terminal|uart|tx_csr_tst (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_csr_tst~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_csr_wstb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_csr_tst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_csr_tst .is_wysiwyg = "true";
defparam \terminal|uart|tx_csr_tst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cyclone10lp_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cyclone10lp_lcell_comb \terminal|vrx~0 (
// Equation(s):
// \terminal|vrx~0_combout  = (\terminal|videoreg|vtcsr [0] & (((!\terminal|uart|tx_csr_brk~q  & !\terminal|uart|tx_shr [0])))) # (!\terminal|videoreg|vtcsr [0] & (\uart_rx~input_o ))

	.dataa(\terminal|videoreg|vtcsr [0]),
	.datab(\uart_rx~input_o ),
	.datac(\terminal|uart|tx_csr_brk~q ),
	.datad(\terminal|uart|tx_shr [0]),
	.cin(gnd),
	.combout(\terminal|vrx~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|vrx~0 .lut_mask = 16'h444E;
defparam \terminal|vrx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \terminal|uart|rx_dat_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|vrx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_dat_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_dat_reg[0] .is_wysiwyg = "true";
defparam \terminal|uart|rx_dat_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cyclone10lp_lcell_comb \terminal|uart|rx_dat_reg[1]~feeder (
// Equation(s):
// \terminal|uart|rx_dat_reg[1]~feeder_combout  = \terminal|uart|rx_dat_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_dat_reg [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_dat_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_dat_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_dat_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \terminal|uart|rx_dat_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_dat_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_dat_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_dat_reg[1] .is_wysiwyg = "true";
defparam \terminal|uart|rx_dat_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cyclone10lp_lcell_comb \terminal|uart|rx_dat~0 (
// Equation(s):
// \terminal|uart|rx_dat~0_combout  = (\terminal|uart|tx_csr_tst~q  & (!\terminal|uart|tx_csr_brk~q  & (!\terminal|uart|tx_shr [0]))) # (!\terminal|uart|tx_csr_tst~q  & (((\terminal|uart|rx_dat_reg [1]))))

	.dataa(\terminal|uart|tx_csr_brk~q ),
	.datab(\terminal|uart|tx_csr_tst~q ),
	.datac(\terminal|uart|tx_shr [0]),
	.datad(\terminal|uart|rx_dat_reg [1]),
	.cin(gnd),
	.combout(\terminal|uart|rx_dat~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_dat~0 .lut_mask = 16'h3704;
defparam \terminal|uart|rx_dat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~0 (
// Equation(s):
// \terminal|uart|rx_bcnt~0_combout  = (\terminal|uart|rx_frame~q  & (((!\terminal|uart|rx_load~combout  & !\terminal|uart|rx_start~q )) # (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_dat~0_combout ),
	.datab(\terminal|uart|rx_load~combout ),
	.datac(\terminal|uart|rx_start~q ),
	.datad(\terminal|uart|rx_frame~q ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~0 .lut_mask = 16'h5700;
defparam \terminal|uart|rx_bcnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt[6]~5 (
// Equation(s):
// \terminal|uart|rx_bcnt[6]~5_combout  = (\terminal|uart|rx_bcnt~0_combout  & (\terminal|uart|baud_x16~q  & ((\terminal|uart|rx_bcnt [0]) # (!\terminal|uart|Equal12~1_combout ))))

	.dataa(\terminal|uart|rx_bcnt~0_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|Equal12~1_combout ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[6]~5 .lut_mask = 16'h8808;
defparam \terminal|uart|rx_bcnt[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cyclone10lp_lcell_comb \terminal|uart|Add6~8 (
// Equation(s):
// \terminal|uart|Add6~8_combout  = (\terminal|uart|rx_bcnt [4] & ((GND) # (!\terminal|uart|Add6~7 ))) # (!\terminal|uart|rx_bcnt [4] & (\terminal|uart|Add6~7  $ (GND)))
// \terminal|uart|Add6~9  = CARRY((\terminal|uart|rx_bcnt [4]) # (!\terminal|uart|Add6~7 ))

	.dataa(\terminal|uart|rx_bcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~7 ),
	.combout(\terminal|uart|Add6~8_combout ),
	.cout(\terminal|uart|Add6~9 ));
// synopsys translate_off
defparam \terminal|uart|Add6~8 .lut_mask = 16'h5AAF;
defparam \terminal|uart|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~10 (
// Equation(s):
// \terminal|uart|rx_bcnt~10_combout  = (\terminal|uart|rx_frame~q  & (\terminal|uart|rx_bcnt~0_combout  & ((\terminal|uart|Add6~8_combout )))) # (!\terminal|uart|rx_frame~q  & (((\terminal|uart|rx_bcnt~0_combout  & \terminal|uart|Add6~8_combout )) # 
// (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|rx_bcnt~0_combout ),
	.datac(\terminal|uart|rx_dat~0_combout ),
	.datad(\terminal|uart|Add6~8_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~10 .lut_mask = 16'hCD05;
defparam \terminal|uart|rx_bcnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \terminal|uart|rx_bcnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt~10_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_bcnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[4] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cyclone10lp_lcell_comb \terminal|uart|Add6~10 (
// Equation(s):
// \terminal|uart|Add6~10_combout  = (\terminal|uart|rx_bcnt [5] & (\terminal|uart|Add6~9  & VCC)) # (!\terminal|uart|rx_bcnt [5] & (!\terminal|uart|Add6~9 ))
// \terminal|uart|Add6~11  = CARRY((!\terminal|uart|rx_bcnt [5] & !\terminal|uart|Add6~9 ))

	.dataa(gnd),
	.datab(\terminal|uart|rx_bcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~9 ),
	.combout(\terminal|uart|Add6~10_combout ),
	.cout(\terminal|uart|Add6~11 ));
// synopsys translate_off
defparam \terminal|uart|Add6~10 .lut_mask = 16'hC303;
defparam \terminal|uart|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt[5]~9 (
// Equation(s):
// \terminal|uart|rx_bcnt[5]~9_combout  = (\terminal|uart|rx_bcnt[6]~5_combout  & ((\terminal|uart|Add6~10_combout ) # ((!\terminal|uart|baud_x16~q  & \terminal|uart|rx_bcnt [5])))) # (!\terminal|uart|rx_bcnt[6]~5_combout  & (!\terminal|uart|baud_x16~q  & 
// (\terminal|uart|rx_bcnt [5])))

	.dataa(\terminal|uart|rx_bcnt[6]~5_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|rx_bcnt [5]),
	.datad(\terminal|uart|Add6~10_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[5]~9 .lut_mask = 16'hBA30;
defparam \terminal|uart|rx_bcnt[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \terminal|uart|rx_bcnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[5] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cyclone10lp_lcell_comb \terminal|uart|Add6~12 (
// Equation(s):
// \terminal|uart|Add6~12_combout  = (\terminal|uart|rx_bcnt [6] & ((GND) # (!\terminal|uart|Add6~11 ))) # (!\terminal|uart|rx_bcnt [6] & (\terminal|uart|Add6~11  $ (GND)))
// \terminal|uart|Add6~13  = CARRY((\terminal|uart|rx_bcnt [6]) # (!\terminal|uart|Add6~11 ))

	.dataa(\terminal|uart|rx_bcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|Add6~11 ),
	.combout(\terminal|uart|Add6~12_combout ),
	.cout(\terminal|uart|Add6~13 ));
// synopsys translate_off
defparam \terminal|uart|Add6~12 .lut_mask = 16'h5AAF;
defparam \terminal|uart|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt[6]~8 (
// Equation(s):
// \terminal|uart|rx_bcnt[6]~8_combout  = (\terminal|uart|rx_bcnt[6]~5_combout  & ((\terminal|uart|Add6~12_combout ) # ((!\terminal|uart|baud_x16~q  & \terminal|uart|rx_bcnt [6])))) # (!\terminal|uart|rx_bcnt[6]~5_combout  & (!\terminal|uart|baud_x16~q  & 
// (\terminal|uart|rx_bcnt [6])))

	.dataa(\terminal|uart|rx_bcnt[6]~5_combout ),
	.datab(\terminal|uart|baud_x16~q ),
	.datac(\terminal|uart|rx_bcnt [6]),
	.datad(\terminal|uart|Add6~12_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[6]~8 .lut_mask = 16'hBA30;
defparam \terminal|uart|rx_bcnt[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \terminal|uart|rx_bcnt[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[6] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cyclone10lp_lcell_comb \terminal|uart|Add6~14 (
// Equation(s):
// \terminal|uart|Add6~14_combout  = \terminal|uart|rx_bcnt [7] $ (!\terminal|uart|Add6~13 )

	.dataa(\terminal|uart|rx_bcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|uart|Add6~13 ),
	.combout(\terminal|uart|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Add6~14 .lut_mask = 16'hA5A5;
defparam \terminal|uart|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cyclone10lp_lcell_comb \terminal|uart|rx_bcnt~3 (
// Equation(s):
// \terminal|uart|rx_bcnt~3_combout  = (\terminal|uart|rx_frame~q  & (\terminal|uart|rx_bcnt~0_combout  & (\terminal|uart|Add6~14_combout ))) # (!\terminal|uart|rx_frame~q  & (((\terminal|uart|rx_bcnt~0_combout  & \terminal|uart|Add6~14_combout )) # 
// (!\terminal|uart|rx_dat~0_combout )))

	.dataa(\terminal|uart|rx_frame~q ),
	.datab(\terminal|uart|rx_bcnt~0_combout ),
	.datac(\terminal|uart|Add6~14_combout ),
	.datad(\terminal|uart|rx_dat~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_bcnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_bcnt~3 .lut_mask = 16'hC0D5;
defparam \terminal|uart|rx_bcnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \terminal|uart|rx_bcnt[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_bcnt~3_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_bcnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_bcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_bcnt[7] .is_wysiwyg = "true";
defparam \terminal|uart|rx_bcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cyclone10lp_lcell_comb \terminal|uart|Equal12~0 (
// Equation(s):
// \terminal|uart|Equal12~0_combout  = (!\terminal|uart|rx_bcnt [7] & (!\terminal|uart|rx_bcnt [3] & (!\terminal|uart|rx_bcnt [2] & !\terminal|uart|rx_bcnt [1])))

	.dataa(\terminal|uart|rx_bcnt [7]),
	.datab(\terminal|uart|rx_bcnt [3]),
	.datac(\terminal|uart|rx_bcnt [2]),
	.datad(\terminal|uart|rx_bcnt [1]),
	.cin(gnd),
	.combout(\terminal|uart|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal12~0 .lut_mask = 16'h0001;
defparam \terminal|uart|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cyclone10lp_lcell_comb \terminal|uart|Equal12~1 (
// Equation(s):
// \terminal|uart|Equal12~1_combout  = (!\terminal|uart|rx_bcnt [5] & (!\terminal|uart|rx_bcnt [6] & (\terminal|uart|Equal12~0_combout  & !\terminal|uart|rx_bcnt [4])))

	.dataa(\terminal|uart|rx_bcnt [5]),
	.datab(\terminal|uart|rx_bcnt [6]),
	.datac(\terminal|uart|Equal12~0_combout ),
	.datad(\terminal|uart|rx_bcnt [4]),
	.cin(gnd),
	.combout(\terminal|uart|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal12~1 .lut_mask = 16'h0010;
defparam \terminal|uart|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cyclone10lp_lcell_comb \terminal|uart|rx_csr_flg~0 (
// Equation(s):
// \terminal|uart|rx_csr_flg~0_combout  = (\terminal|uart|rx_load~combout ) # ((!\terminal|cpu|wb_we~q  & (\terminal|uart|always2~6_combout  & \terminal|ps20|Equal1~0_combout )))

	.dataa(\terminal|cpu|wb_we~q ),
	.datab(\terminal|uart|always2~6_combout ),
	.datac(\terminal|uart|rx_load~combout ),
	.datad(\terminal|ps20|Equal1~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_csr_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_csr_flg~0 .lut_mask = 16'hF4F0;
defparam \terminal|uart|rx_csr_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \terminal|uart|rx_csr_flg (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_load~combout ),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_csr_flg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_csr_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_csr_flg .is_wysiwyg = "true";
defparam \terminal|uart|rx_csr_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cyclone10lp_lcell_comb \terminal|uart|rx_csr_ovf~0 (
// Equation(s):
// \terminal|uart|rx_csr_ovf~0_combout  = (\terminal|uart|baud_x16~q  & (\terminal|uart|Equal12~1_combout  & (\terminal|uart|rx_csr_flg~q  & \terminal|uart|rx_bcnt [0])))

	.dataa(\terminal|uart|baud_x16~q ),
	.datab(\terminal|uart|Equal12~1_combout ),
	.datac(\terminal|uart|rx_csr_flg~q ),
	.datad(\terminal|uart|rx_bcnt [0]),
	.cin(gnd),
	.combout(\terminal|uart|rx_csr_ovf~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_csr_ovf~0 .lut_mask = 16'h8000;
defparam \terminal|uart|rx_csr_ovf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \terminal|uart|rx_csr_ovf (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_csr_ovf~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_csr_flg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_csr_ovf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_csr_ovf .is_wysiwyg = "true";
defparam \terminal|uart|rx_csr_ovf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cyclone10lp_lcell_comb \terminal|uart|Mux1~0 (
// Equation(s):
// \terminal|uart|Mux1~0_combout  = (!\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|uart|rx_csr_ovf~q ))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|uart|rx_csr_ovf~q ),
	.cin(gnd),
	.combout(\terminal|uart|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux1~0 .lut_mask = 16'h0500;
defparam \terminal|uart|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \terminal|uart|wb_dat_o[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[12] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[12]~feeder (
// Equation(s):
// \terminal|videoreg|vtcsr[12]~feeder_combout  = \terminal|cpu|qreg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [12]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[12]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|vtcsr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \terminal|videoreg|vtcsr[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[12] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \terminal|videoreg|wb_dat_o[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[12] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [12],\terminal|cpu|qreg [8]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[1]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000003F000000000000000016003F1500000000350F00200000001F6A2A40;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h030A00003C297575450A0000283C5F50650000002A4F6560506000003D5A5A505A0000003D2875706A750000285F457F7A0000003D4F0000000000000215000000000000000000000000004141143B89B0C03F8FE2F87E2F8A83480200FC01C7120C5889D1451EABAEBAE8A28A00000000002924D0CC8612340E8E0C10461011E8E0D003FC4CC4CC4CEA001000100054405423FC45BA890CFEDF64D1DE8D35B6D33464CE7301589435335334350CD353131461435200D35D0C043010750DD4301D01101143001016059C045D143D0301D5311005301300018C0634D85153018D8C068C058C05006884B6D7401134C4C0510C1410C0C0412301038C340E1050E4;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h041C040C040C040C001001001001892D101DC41B5B4041DC44C45441474A639CCC0331B4128817115111850718405DC613504CCD014100330218C0308CCC4C3411430111080C4340C98550304C54C00CC3089C543089C545353532A3127D375D4F4DD753D374D4F4CD353D334D4D353D334D0F4DD343D374D0F4CD303060143045010C30104043010410C054044044041014C044013015011015015015004D161534445854D540540540440510150161004044044054044054044000C054044044054054003418C303010C0410110150155327610569C05345053450534051D81534554D4D5D4D54571555D463CC30E36D2C430C300000310011100000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~12 (
// Equation(s):
// \terminal|cpu|wb_dat~12_combout  = (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [12] & ((\terminal|ram|wb_ack_o~0_combout ) # ((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\terminal|ram|ram|altsyncram_component|auto_generated|q_a [12] & (((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [12]),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|bus_strobe~0_combout ),
	.datad(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~12 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~13 (
// Equation(s):
// \terminal|cpu|wb_dat~13_combout  = (\terminal|cpu|wb_dat~12_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [12]))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(gnd),
	.datac(\terminal|videoreg|wb_dat_o [12]),
	.datad(\terminal|cpu|wb_dat~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~13 .lut_mask = 16'hFFA0;
defparam \terminal|cpu|wb_dat~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~14 (
// Equation(s):
// \terminal|cpu|wb_dat~14_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~13_combout ) # ((\terminal|uart|wb_dat_o [12] & \terminal|uart|always2~5_combout ))))

	.dataa(\terminal|uart|wb_dat_o [12]),
	.datab(\terminal|uart|always2~5_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wb_dat~13_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~14 .lut_mask = 16'hF080;
defparam \terminal|cpu|wb_dat~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \terminal|cpu|wb_dat[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[12] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \terminal|cpu|br[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[3] .is_wysiwyg = "true";
defparam \terminal|cpu|br[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \terminal|cpu|ireg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[12] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor132 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor132~combout  = (((!\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )) # (!\terminal|cpu|ireg [12])) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ireg [12]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor132~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor132 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0]~44 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[0]~44_combout  = ((\terminal|cpu|ri [1]) # ((!\terminal|cpu|ireg [4] & !\terminal|cpu|ireg [3]))) # (!\terminal|cpu|plm_matrix|WideNor43~4_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|ri [1]),
	.datac(\terminal|cpu|ireg [4]),
	.datad(\terminal|cpu|ireg [3]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0]~44 .lut_mask = 16'hDDDF;
defparam \terminal|cpu|plm_matrix|pl[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor49 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor49~combout  = (((\terminal|cpu|ia [2]) # (!\terminal|cpu|ia [4])) # (!\terminal|cpu|plm_matrix|WideNor193~0_combout )) # (!\terminal|cpu|ia [3])

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor49~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor49 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|WideNor49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0]~46 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[0]~46_combout  = (\terminal|cpu|plm_matrix|WideNor132~combout  & (\terminal|cpu|plm_matrix|pl[0]~44_combout  & (\terminal|cpu|plm_matrix|WideNor49~combout  & \terminal|cpu|plm_matrix|WideNor149~combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor132~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[0]~44_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor49~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor149~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0]~46 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor166 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor166~combout  = ((\terminal|cpu|ireg [6]) # ((\terminal|cpu|ireg [8]) # (!\terminal|cpu|plm_matrix|WideNor140~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor5~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor5~0_combout ),
	.datab(\terminal|cpu|ireg [6]),
	.datac(\terminal|cpu|plm_matrix|WideNor140~0_combout ),
	.datad(\terminal|cpu|ireg [8]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor166~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor166 .lut_mask = 16'hFFDF;
defparam \terminal|cpu|plm_matrix|WideNor166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[20] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [20] = (\terminal|cpu|plm_matrix|pl[0]~46_combout  & (\terminal|cpu|plm_matrix|WideNor33~combout  & (\terminal|cpu|plm_matrix|WideNor166~combout  & \terminal|cpu|plm_matrix|WideNor117~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[0]~46_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor33~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor166~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor117~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [20]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[20] .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \terminal|cpu|plm[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [20]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[20] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm20m~0 (
// Equation(s):
// \terminal|cpu|plm20m~0_combout  = (\terminal|cpu|plm [20] & (((!\terminal|cpu|acc [5]) # (!\terminal|cpu|ireg [10])) # (!\terminal|cpu|ea_nrdy~q )))

	.dataa(\terminal|cpu|plm [20]),
	.datab(\terminal|cpu|ea_nrdy~q ),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|acc [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm20m~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm20m~0 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|plm20m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|sf_xchg~0 (
// Equation(s):
// \terminal|cpu|sf_xchg~0_combout  = (\terminal|cpu|plm20m~0_combout  & (\terminal|cpu|plm [19] & ((\terminal|cpu|ea_1tc~q ) # (!\terminal|cpu|plm18m~0_combout ))))

	.dataa(\terminal|cpu|plm20m~0_combout ),
	.datab(\terminal|cpu|plm18m~0_combout ),
	.datac(\terminal|cpu|plm [19]),
	.datad(\terminal|cpu|ea_1tc~q ),
	.cin(gnd),
	.combout(\terminal|cpu|sf_xchg~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|sf_xchg~0 .lut_mask = 16'hA020;
defparam \terminal|cpu|sf_xchg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[15]~15 (
// Equation(s):
// \terminal|cpu|alu_sh[15]~15_combout  = (\terminal|cpu|alu_sh~11_combout  & ((\terminal|cpu|lshift~1_combout ) # ((\terminal|cpu|lshift~0_combout  & \terminal|cpu|alu_af [14])))) # (!\terminal|cpu|alu_sh~11_combout  & (((\terminal|cpu|lshift~0_combout  & 
// \terminal|cpu|alu_af [14]))))

	.dataa(\terminal|cpu|alu_sh~11_combout ),
	.datab(\terminal|cpu|lshift~1_combout ),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_af [14]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[15]~15 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[15]~16 (
// Equation(s):
// \terminal|cpu|alu_sh[15]~16_combout  = (\terminal|cpu|alu_sh[15]~15_combout ) # ((\terminal|cpu|alu_af [15] & ((\terminal|cpu|sf_xchg~0_combout ) # (\terminal|cpu|sh_ci2~0_combout ))))

	.dataa(\terminal|cpu|sf_xchg~0_combout ),
	.datab(\terminal|cpu|sh_ci2~0_combout ),
	.datac(\terminal|cpu|alu_sh[15]~15_combout ),
	.datad(\terminal|cpu|alu_af [15]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[15]~16 .lut_mask = 16'hFEF0;
defparam \terminal|cpu|alu_sh[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N15
dffeas \terminal|cpu|xb[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[15] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|ear2[7]~7 (
// Equation(s):
// \terminal|cpu|ear2[7]~7_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [15])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [7])))

	.dataa(\terminal|cpu|xb [15]),
	.datab(gnd),
	.datac(\terminal|cpu|xb [7]),
	.datad(\terminal|cpu|alu_xb~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[7]~7 .lut_mask = 16'hAAF0;
defparam \terminal|cpu|ear2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|ax~0 (
// Equation(s):
// \terminal|cpu|ax~0_combout  = (\terminal|cpu|ear2[7]~7_combout  & !\terminal|cpu|sxt_y~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ear2[7]~7_combout ),
	.datad(\terminal|cpu|sxt_y~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~0 .lut_mask = 16'h00F0;
defparam \terminal|cpu|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|ax~2 (
// Equation(s):
// \terminal|cpu|ax~2_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [6])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [14])))

	.dataa(\terminal|cpu|alu_xb~combout ),
	.datab(gnd),
	.datac(\terminal|cpu|xb [6]),
	.datad(\terminal|cpu|xb [14]),
	.cin(gnd),
	.combout(\terminal|cpu|ax~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ax~2 .lut_mask = 16'hF5A0;
defparam \terminal|cpu|ax~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|ear2[14]~2 (
// Equation(s):
// \terminal|cpu|ear2[14]~2_combout  = (\terminal|cpu|ax[12]~1_combout  & (\terminal|cpu|ax~0_combout )) # (!\terminal|cpu|ax[12]~1_combout  & ((\terminal|cpu|ax~2_combout )))

	.dataa(\terminal|cpu|ax~0_combout ),
	.datab(\terminal|cpu|ax[12]~1_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|ax~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[14]~2 .lut_mask = 16'hBB88;
defparam \terminal|cpu|ear2[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cyclone10lp_lcell_comb \terminal|cpu|qreg~12 (
// Equation(s):
// \terminal|cpu|qreg~12_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[14]~2_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [14] & (!\terminal|cpu|qa0~q )))

	.dataa(\terminal|cpu|wb_dat [14]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(\terminal|cpu|ear2[14]~2_combout ),
	.datad(\terminal|cpu|brd_wa~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~12 .lut_mask = 16'hF022;
defparam \terminal|cpu|qreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \terminal|cpu|qreg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[14] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \terminal|videoreg|vtcsr[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [14]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[14] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[14]~feeder (
// Equation(s):
// \terminal|videoreg|wb_dat_o[14]~feeder_combout  = \terminal|videoreg|vtcsr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [14]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[14]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|wb_dat_o[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \terminal|videoreg|wb_dat_o[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[14] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~17 (
// Equation(s):
// \terminal|cpu|wb_dat~17_combout  = (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [14] & ((\terminal|ram|wb_ack_o~0_combout ) # ((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\terminal|ram|ram|altsyncram_component|auto_generated|q_a [14] & (((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [14]),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|bus_strobe~0_combout ),
	.datad(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~17_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~17 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~18 (
// Equation(s):
// \terminal|cpu|wb_dat~18_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~17_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [14]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|videoreg|wb_dat_o [14]),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(\terminal|cpu|wb_dat~17_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~18_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~18 .lut_mask = 16'hF080;
defparam \terminal|cpu|wb_dat~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \terminal|cpu|wb_dat[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[14] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|qreg[6]~6 (
// Equation(s):
// \terminal|cpu|qreg[6]~6_combout  = (\terminal|cpu|qa0~q  & (\terminal|cpu|wb_dat [14])) # (!\terminal|cpu|qa0~q  & ((\terminal|cpu|wb_dat [6])))

	.dataa(\terminal|cpu|wb_dat [14]),
	.datab(\terminal|cpu|wb_dat [6]),
	.datac(gnd),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg[6]~6 .lut_mask = 16'hAACC;
defparam \terminal|cpu|qreg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \terminal|cpu|qreg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg[6]~6_combout ),
	.asdata(\terminal|cpu|ear2[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|brd_wa~0_combout ),
	.ena(\terminal|cpu|qreg[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[6] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \terminal|uart|tx_csr_ie (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [6]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_csr_wstb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_csr_ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_csr_ie .is_wysiwyg = "true";
defparam \terminal|uart|tx_csr_ie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[0]~10 (
// Equation(s):
// \terminal|uart|tx_bcnt[0]~10_combout  = \terminal|uart|tx_bcnt [0] $ (VCC)
// \terminal|uart|tx_bcnt[0]~11  = CARRY(\terminal|uart|tx_bcnt [0])

	.dataa(gnd),
	.datab(\terminal|uart|tx_bcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|uart|tx_bcnt[0]~10_combout ),
	.cout(\terminal|uart|tx_bcnt[0]~11 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[0]~10 .lut_mask = 16'h33CC;
defparam \terminal|uart|tx_bcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cyclone10lp_lcell_comb \terminal|uart|always7~0 (
// Equation(s):
// \terminal|uart|always7~0_combout  = (\terminal|uart|tx_csr_flg~q  & !\terminal|uart|tx_busy~q )

	.dataa(\terminal|uart|tx_csr_flg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|tx_busy~q ),
	.cin(gnd),
	.combout(\terminal|uart|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always7~0 .lut_mask = 16'h00AA;
defparam \terminal|uart|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[3]~14 (
// Equation(s):
// \terminal|uart|tx_bcnt[3]~14_combout  = (\terminal|uart|baud_x16~q  & ((\terminal|uart|tx_csr_flg~q ) # (\terminal|uart|tx_busy~q )))

	.dataa(\terminal|uart|tx_csr_flg~q ),
	.datab(gnd),
	.datac(\terminal|uart|baud_x16~q ),
	.datad(\terminal|uart|tx_busy~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_bcnt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[3]~14 .lut_mask = 16'hF0A0;
defparam \terminal|uart|tx_bcnt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cyclone10lp_lcell_comb \terminal|uart|Equal7~0 (
// Equation(s):
// \terminal|uart|Equal7~0_combout  = (!\terminal|uart|tx_bcnt [2] & (!\terminal|uart|tx_bcnt [3] & !\terminal|uart|tx_bcnt [1]))

	.dataa(\terminal|uart|tx_bcnt [2]),
	.datab(gnd),
	.datac(\terminal|uart|tx_bcnt [3]),
	.datad(\terminal|uart|tx_bcnt [1]),
	.cin(gnd),
	.combout(\terminal|uart|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal7~0 .lut_mask = 16'h0005;
defparam \terminal|uart|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[4]~8 (
// Equation(s):
// \terminal|uart|tx_bcnt[4]~8_combout  = (\terminal|uart|Equal7~0_combout  & (!\terminal|uart|tx_bcnt [0] & \terminal|uart|tx_busy~q ))

	.dataa(gnd),
	.datab(\terminal|uart|Equal7~0_combout ),
	.datac(\terminal|uart|tx_bcnt [0]),
	.datad(\terminal|uart|tx_busy~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_bcnt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[4]~8 .lut_mask = 16'h0C00;
defparam \terminal|uart|tx_bcnt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[3]~15 (
// Equation(s):
// \terminal|uart|tx_bcnt[3]~15_combout  = (\terminal|uart|tx_bcnt[3]~14_combout  & ((!\terminal|uart|tx_bcnt[4]~9_combout ) # (!\terminal|uart|tx_bcnt[4]~8_combout )))

	.dataa(gnd),
	.datab(\terminal|uart|tx_bcnt[3]~14_combout ),
	.datac(\terminal|uart|tx_bcnt[4]~8_combout ),
	.datad(\terminal|uart|tx_bcnt[4]~9_combout ),
	.cin(gnd),
	.combout(\terminal|uart|tx_bcnt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[3]~15 .lut_mask = 16'h0CCC;
defparam \terminal|uart|tx_bcnt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \terminal|uart|tx_bcnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[0] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[1]~12 (
// Equation(s):
// \terminal|uart|tx_bcnt[1]~12_combout  = (\terminal|uart|tx_bcnt [1] & (\terminal|uart|tx_bcnt[0]~11  & VCC)) # (!\terminal|uart|tx_bcnt [1] & (!\terminal|uart|tx_bcnt[0]~11 ))
// \terminal|uart|tx_bcnt[1]~13  = CARRY((!\terminal|uart|tx_bcnt [1] & !\terminal|uart|tx_bcnt[0]~11 ))

	.dataa(\terminal|uart|tx_bcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[0]~11 ),
	.combout(\terminal|uart|tx_bcnt[1]~12_combout ),
	.cout(\terminal|uart|tx_bcnt[1]~13 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[1]~12 .lut_mask = 16'hA505;
defparam \terminal|uart|tx_bcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \terminal|uart|tx_bcnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[1] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[2]~16 (
// Equation(s):
// \terminal|uart|tx_bcnt[2]~16_combout  = (\terminal|uart|tx_bcnt [2] & ((GND) # (!\terminal|uart|tx_bcnt[1]~13 ))) # (!\terminal|uart|tx_bcnt [2] & (\terminal|uart|tx_bcnt[1]~13  $ (GND)))
// \terminal|uart|tx_bcnt[2]~17  = CARRY((\terminal|uart|tx_bcnt [2]) # (!\terminal|uart|tx_bcnt[1]~13 ))

	.dataa(\terminal|uart|tx_bcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[1]~13 ),
	.combout(\terminal|uart|tx_bcnt[2]~16_combout ),
	.cout(\terminal|uart|tx_bcnt[2]~17 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[2]~16 .lut_mask = 16'h5AAF;
defparam \terminal|uart|tx_bcnt[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \terminal|uart|tx_bcnt[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[2] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[3]~18 (
// Equation(s):
// \terminal|uart|tx_bcnt[3]~18_combout  = (\terminal|uart|tx_bcnt [3] & (\terminal|uart|tx_bcnt[2]~17  & VCC)) # (!\terminal|uart|tx_bcnt [3] & (!\terminal|uart|tx_bcnt[2]~17 ))
// \terminal|uart|tx_bcnt[3]~19  = CARRY((!\terminal|uart|tx_bcnt [3] & !\terminal|uart|tx_bcnt[2]~17 ))

	.dataa(gnd),
	.datab(\terminal|uart|tx_bcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[2]~17 ),
	.combout(\terminal|uart|tx_bcnt[3]~18_combout ),
	.cout(\terminal|uart|tx_bcnt[3]~19 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[3]~18 .lut_mask = 16'hC303;
defparam \terminal|uart|tx_bcnt[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \terminal|uart|tx_bcnt[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[3] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[4]~20 (
// Equation(s):
// \terminal|uart|tx_bcnt[4]~20_combout  = (\terminal|uart|tx_bcnt [4] & ((GND) # (!\terminal|uart|tx_bcnt[3]~19 ))) # (!\terminal|uart|tx_bcnt [4] & (\terminal|uart|tx_bcnt[3]~19  $ (GND)))
// \terminal|uart|tx_bcnt[4]~21  = CARRY((\terminal|uart|tx_bcnt [4]) # (!\terminal|uart|tx_bcnt[3]~19 ))

	.dataa(gnd),
	.datab(\terminal|uart|tx_bcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[3]~19 ),
	.combout(\terminal|uart|tx_bcnt[4]~20_combout ),
	.cout(\terminal|uart|tx_bcnt[4]~21 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[4]~20 .lut_mask = 16'h3CCF;
defparam \terminal|uart|tx_bcnt[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \terminal|uart|tx_bcnt[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[4]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[4] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[5]~22 (
// Equation(s):
// \terminal|uart|tx_bcnt[5]~22_combout  = (\terminal|uart|tx_bcnt [5] & (\terminal|uart|tx_bcnt[4]~21  & VCC)) # (!\terminal|uart|tx_bcnt [5] & (!\terminal|uart|tx_bcnt[4]~21 ))
// \terminal|uart|tx_bcnt[5]~23  = CARRY((!\terminal|uart|tx_bcnt [5] & !\terminal|uart|tx_bcnt[4]~21 ))

	.dataa(gnd),
	.datab(\terminal|uart|tx_bcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[4]~21 ),
	.combout(\terminal|uart|tx_bcnt[5]~22_combout ),
	.cout(\terminal|uart|tx_bcnt[5]~23 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[5]~22 .lut_mask = 16'hC303;
defparam \terminal|uart|tx_bcnt[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \terminal|uart|tx_bcnt[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[5] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[6]~24 (
// Equation(s):
// \terminal|uart|tx_bcnt[6]~24_combout  = (\terminal|uart|tx_bcnt [6] & ((GND) # (!\terminal|uart|tx_bcnt[5]~23 ))) # (!\terminal|uart|tx_bcnt [6] & (\terminal|uart|tx_bcnt[5]~23  $ (GND)))
// \terminal|uart|tx_bcnt[6]~25  = CARRY((\terminal|uart|tx_bcnt [6]) # (!\terminal|uart|tx_bcnt[5]~23 ))

	.dataa(\terminal|uart|tx_bcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|tx_bcnt[5]~23 ),
	.combout(\terminal|uart|tx_bcnt[6]~24_combout ),
	.cout(\terminal|uart|tx_bcnt[6]~25 ));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[6]~24 .lut_mask = 16'h5AAF;
defparam \terminal|uart|tx_bcnt[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \terminal|uart|tx_bcnt[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[6]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[6] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[7]~26 (
// Equation(s):
// \terminal|uart|tx_bcnt[7]~26_combout  = \terminal|uart|tx_bcnt [7] $ (!\terminal|uart|tx_bcnt[6]~25 )

	.dataa(\terminal|uart|tx_bcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|uart|tx_bcnt[6]~25 ),
	.combout(\terminal|uart|tx_bcnt[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[7]~26 .lut_mask = 16'hA5A5;
defparam \terminal|uart|tx_bcnt[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \terminal|uart|tx_bcnt[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_bcnt[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|uart|always7~0_combout ),
	.ena(\terminal|uart|tx_bcnt[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_bcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[7] .is_wysiwyg = "true";
defparam \terminal|uart|tx_bcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cyclone10lp_lcell_comb \terminal|uart|tx_bcnt[4]~9 (
// Equation(s):
// \terminal|uart|tx_bcnt[4]~9_combout  = (!\terminal|uart|tx_bcnt [6] & (!\terminal|uart|tx_bcnt [4] & (!\terminal|uart|tx_bcnt [7] & !\terminal|uart|tx_bcnt [5])))

	.dataa(\terminal|uart|tx_bcnt [6]),
	.datab(\terminal|uart|tx_bcnt [4]),
	.datac(\terminal|uart|tx_bcnt [7]),
	.datad(\terminal|uart|tx_bcnt [5]),
	.cin(gnd),
	.combout(\terminal|uart|tx_bcnt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_bcnt[4]~9 .lut_mask = 16'h0001;
defparam \terminal|uart|tx_bcnt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cyclone10lp_lcell_comb \terminal|uart|Equal7~1 (
// Equation(s):
// \terminal|uart|Equal7~1_combout  = (\terminal|uart|tx_bcnt [2]) # ((\terminal|uart|tx_bcnt [3]) # ((\terminal|uart|tx_bcnt [1]) # (!\terminal|uart|tx_bcnt [0])))

	.dataa(\terminal|uart|tx_bcnt [2]),
	.datab(\terminal|uart|tx_bcnt [3]),
	.datac(\terminal|uart|tx_bcnt [0]),
	.datad(\terminal|uart|tx_bcnt [1]),
	.cin(gnd),
	.combout(\terminal|uart|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal7~1 .lut_mask = 16'hFFEF;
defparam \terminal|uart|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cyclone10lp_lcell_comb \terminal|uart|tx_busy~2 (
// Equation(s):
// \terminal|uart|tx_busy~2_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|Equal7~1_combout ) # (!\terminal|uart|tx_bcnt[4]~9_combout )))) # (!\terminal|uart|tx_busy~q  & (\terminal|uart|tx_csr_flg~q ))

	.dataa(\terminal|uart|tx_csr_flg~q ),
	.datab(\terminal|uart|tx_bcnt[4]~9_combout ),
	.datac(\terminal|uart|tx_busy~q ),
	.datad(\terminal|uart|Equal7~1_combout ),
	.cin(gnd),
	.combout(\terminal|uart|tx_busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_busy~2 .lut_mask = 16'hFA3A;
defparam \terminal|uart|tx_busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \terminal|uart|tx_busy (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_busy~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|baud_x16~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_busy .is_wysiwyg = "true";
defparam \terminal|uart|tx_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cyclone10lp_lcell_comb \terminal|uart|tx_csr_wstb~2 (
// Equation(s):
// \terminal|uart|tx_csr_wstb~2_combout  = (\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|always2~5_combout  & \terminal|uart|wb_ack_o~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|uart|always2~5_combout ),
	.datad(\terminal|uart|wb_ack_o~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_csr_wstb~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_csr_wstb~2 .lut_mask = 16'hC000;
defparam \terminal|uart|tx_csr_wstb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cyclone10lp_lcell_comb \terminal|uart|tx_thr_wstb (
// Equation(s):
// \terminal|uart|tx_thr_wstb~combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (\terminal|uart|tx_csr_wstb~2_combout  & \terminal|cpu|wb_we~q ))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|uart|tx_csr_wstb~2_combout ),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|tx_thr_wstb~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_thr_wstb .lut_mask = 16'h8080;
defparam \terminal|uart|tx_thr_wstb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \terminal|uart|tx_csr_flg~2 (
// Equation(s):
// \terminal|uart|tx_csr_flg~2_combout  = (\terminal|uart|tx_thr_wstb~combout ) # ((\terminal|uart|tx_csr_flg~q  & ((\terminal|uart|tx_busy~q ) # (!\terminal|uart|baud_x16~q ))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_thr_wstb~combout ),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|baud_x16~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_csr_flg~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_csr_flg~2 .lut_mask = 16'hECFC;
defparam \terminal|uart|tx_csr_flg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \terminal|uart|tx_csr_flg (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_csr_flg~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_csr_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_csr_flg .is_wysiwyg = "true";
defparam \terminal|uart|tx_csr_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \terminal|uart|always5~0 (
// Equation(s):
// \terminal|uart|always5~0_combout  = (\terminal|uart|tx_csr_ie~q  & !\terminal|uart|tx_csr_flg~q )

	.dataa(\terminal|uart|tx_csr_ie~q ),
	.datab(gnd),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always5~0 .lut_mask = 16'h0A0A;
defparam \terminal|uart|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cyclone10lp_lcell_comb \terminal|svic|iack~4 (
// Equation(s):
// \terminal|svic|iack~4_combout  = (\terminal|svic|wb_irq_o~q  & (!\terminal|cpu|wb_una~q  & (\terminal|uart|tx_irq_o~q  & \terminal|cpu|wb_iak~q )))

	.dataa(\terminal|svic|wb_irq_o~q ),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|uart|tx_irq_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|svic|iack~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~4 .lut_mask = 16'h2000;
defparam \terminal|svic|iack~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \terminal|svic|iack~5 (
// Equation(s):
// \terminal|svic|iack~5_combout  = (!\terminal|svic|nvec [1] & (\terminal|svic|nvec [0] & (!\terminal|svic|iack [2] & \terminal|svic|iack~4_combout )))

	.dataa(\terminal|svic|nvec [1]),
	.datab(\terminal|svic|nvec [0]),
	.datac(\terminal|svic|iack [2]),
	.datad(\terminal|svic|iack~4_combout ),
	.cin(gnd),
	.combout(\terminal|svic|iack~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~5 .lut_mask = 16'h0400;
defparam \terminal|svic|iack~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \terminal|svic|iack[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|iack~5_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|iack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|iack[2] .is_wysiwyg = "true";
defparam \terminal|svic|iack[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \terminal|uart|tx_irq_edge[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|always5~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_irq_edge [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_irq_edge[0] .is_wysiwyg = "true";
defparam \terminal|uart|tx_irq_edge[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cyclone10lp_lcell_comb \terminal|uart|tx_irq_edge~0 (
// Equation(s):
// \terminal|uart|tx_irq_edge~0_combout  = (\terminal|uart|always5~0_combout  & (((!\terminal|svic|iack [2] & \terminal|uart|tx_irq_edge [1])) # (!\terminal|uart|tx_irq_edge [0]))) # (!\terminal|uart|always5~0_combout  & (!\terminal|svic|iack [2] & 
// (\terminal|uart|tx_irq_edge [1])))

	.dataa(\terminal|uart|always5~0_combout ),
	.datab(\terminal|svic|iack [2]),
	.datac(\terminal|uart|tx_irq_edge [1]),
	.datad(\terminal|uart|tx_irq_edge [0]),
	.cin(gnd),
	.combout(\terminal|uart|tx_irq_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_irq_edge~0 .lut_mask = 16'h30BA;
defparam \terminal|uart|tx_irq_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \terminal|uart|tx_irq_edge[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_irq_edge~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_irq_edge [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_irq_edge[1] .is_wysiwyg = "true";
defparam \terminal|uart|tx_irq_edge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \terminal|uart|tx_irq_o~0 (
// Equation(s):
// \terminal|uart|tx_irq_o~0_combout  = (\terminal|uart|tx_csr_ie~q  & (!\terminal|uart|tx_csr_flg~q  & (\terminal|uart|tx_irq_edge [1] & !\terminal|svic|iack [2])))

	.dataa(\terminal|uart|tx_csr_ie~q ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|uart|tx_irq_edge [1]),
	.datad(\terminal|svic|iack [2]),
	.cin(gnd),
	.combout(\terminal|uart|tx_irq_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_irq_o~0 .lut_mask = 16'h0020;
defparam \terminal|uart|tx_irq_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \terminal|uart|tx_irq_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_irq_o~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_irq_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_irq_o .is_wysiwyg = "true";
defparam \terminal|uart|tx_irq_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cyclone10lp_lcell_comb \terminal|svic|iack~0 (
// Equation(s):
// \terminal|svic|iack~0_combout  = (\terminal|cpu|wb_iak~q  & (!\terminal|cpu|wb_una~q  & (\terminal|svic|wb_irq_o~q  & \terminal|uart|rx_irq_o~q )))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|svic|wb_irq_o~q ),
	.datad(\terminal|uart|rx_irq_o~q ),
	.cin(gnd),
	.combout(\terminal|svic|iack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~0 .lut_mask = 16'h2000;
defparam \terminal|svic|iack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cyclone10lp_lcell_comb \terminal|svic|iack~1 (
// Equation(s):
// \terminal|svic|iack~1_combout  = (\terminal|svic|nvec [1] & (\terminal|svic|iack~0_combout  & (!\terminal|svic|iack [1] & !\terminal|svic|nvec [0])))

	.dataa(\terminal|svic|nvec [1]),
	.datab(\terminal|svic|iack~0_combout ),
	.datac(\terminal|svic|iack [1]),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|iack~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~1 .lut_mask = 16'h0008;
defparam \terminal|svic|iack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \terminal|svic|iack[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|iack~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|iack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|iack[1] .is_wysiwyg = "true";
defparam \terminal|svic|iack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cyclone10lp_lcell_comb \terminal|uart|rx_irq_edge~0 (
// Equation(s):
// \terminal|uart|rx_irq_edge~0_combout  = (\terminal|uart|rx_irq_edge [1] & !\terminal|svic|iack [1])

	.dataa(gnd),
	.datab(\terminal|uart|rx_irq_edge [1]),
	.datac(\terminal|svic|iack [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|rx_irq_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_irq_edge~0 .lut_mask = 16'h0C0C;
defparam \terminal|uart|rx_irq_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cyclone10lp_lcell_comb \terminal|uart|rx_irq_edge~1 (
// Equation(s):
// \terminal|uart|rx_irq_edge~1_combout  = (\terminal|uart|rx_irq_edge~0_combout  & (((\terminal|cpu|wb_we~q ) # (!\terminal|uart|always2~6_combout )) # (!\terminal|ps20|Equal1~0_combout )))

	.dataa(\terminal|ps20|Equal1~0_combout ),
	.datab(\terminal|uart|always2~6_combout ),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|uart|rx_irq_edge~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|rx_irq_edge~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_irq_edge~1 .lut_mask = 16'hF700;
defparam \terminal|uart|rx_irq_edge~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cyclone10lp_lcell_comb \terminal|uart|always5~1 (
// Equation(s):
// \terminal|uart|always5~1_combout  = (\terminal|uart|rx_csr_flg~q  & \terminal|uart|rx_csr_ie~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|uart|rx_csr_flg~q ),
	.datad(\terminal|uart|rx_csr_ie~q ),
	.cin(gnd),
	.combout(\terminal|uart|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always5~1 .lut_mask = 16'hF000;
defparam \terminal|uart|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \terminal|uart|rx_irq_edge[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|always5~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_irq_edge [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_irq_edge[0] .is_wysiwyg = "true";
defparam \terminal|uart|rx_irq_edge[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cyclone10lp_lcell_comb \terminal|uart|rx_irq_edge~2 (
// Equation(s):
// \terminal|uart|rx_irq_edge~2_combout  = (\terminal|uart|rx_irq_edge~1_combout ) # ((!\terminal|uart|rx_irq_edge [0] & (\terminal|uart|rx_csr_flg~q  & \terminal|uart|rx_csr_ie~q )))

	.dataa(\terminal|uart|rx_irq_edge~1_combout ),
	.datab(\terminal|uart|rx_irq_edge [0]),
	.datac(\terminal|uart|rx_csr_flg~q ),
	.datad(\terminal|uart|rx_csr_ie~q ),
	.cin(gnd),
	.combout(\terminal|uart|rx_irq_edge~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_irq_edge~2 .lut_mask = 16'hBAAA;
defparam \terminal|uart|rx_irq_edge~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \terminal|uart|rx_irq_edge[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_irq_edge~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_irq_edge [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_irq_edge[1] .is_wysiwyg = "true";
defparam \terminal|uart|rx_irq_edge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cyclone10lp_lcell_comb \terminal|uart|rx_irq_o~0 (
// Equation(s):
// \terminal|uart|rx_irq_o~0_combout  = (!\terminal|svic|iack [1] & (\terminal|uart|rx_csr_ie~q  & (\terminal|uart|rx_csr_flg~q  & \terminal|uart|rx_irq_edge [1])))

	.dataa(\terminal|svic|iack [1]),
	.datab(\terminal|uart|rx_csr_ie~q ),
	.datac(\terminal|uart|rx_csr_flg~q ),
	.datad(\terminal|uart|rx_irq_edge [1]),
	.cin(gnd),
	.combout(\terminal|uart|rx_irq_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_irq_o~0 .lut_mask = 16'h4000;
defparam \terminal|uart|rx_irq_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \terminal|uart|rx_irq_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_irq_o~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_irq_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_irq_o .is_wysiwyg = "true";
defparam \terminal|uart|rx_irq_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cyclone10lp_lcell_comb \terminal|svic|nvec~2 (
// Equation(s):
// \terminal|svic|nvec~2_combout  = (!\terminal|cpu|wb_iak~q  & ((\terminal|ps20|irq~q ) # ((\terminal|uart|tx_irq_o~q  & !\terminal|uart|rx_irq_o~q ))))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|ps20|irq~q ),
	.datac(\terminal|uart|tx_irq_o~q ),
	.datad(\terminal|uart|rx_irq_o~q ),
	.cin(gnd),
	.combout(\terminal|svic|nvec~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|nvec~2 .lut_mask = 16'h4454;
defparam \terminal|svic|nvec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cyclone10lp_lcell_comb \terminal|svic|nvec~1 (
// Equation(s):
// \terminal|svic|nvec~1_combout  = ((!\terminal|cpu|wb_una~q  & \terminal|svic|wb_ack_o~q )) # (!\terminal|cpu|wb_iak~q )

	.dataa(gnd),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|svic|nvec~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|nvec~1 .lut_mask = 16'h30FF;
defparam \terminal|svic|nvec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \terminal|svic|nvec[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|nvec~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|nvec~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|nvec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|nvec[0] .is_wysiwyg = "true";
defparam \terminal|svic|nvec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cyclone10lp_lcell_comb \terminal|svic|iack~3 (
// Equation(s):
// \terminal|svic|iack~3_combout  = (\terminal|svic|nvec [1] & (\terminal|svic|iack~2_combout  & (\terminal|ps20|irq~q  & \terminal|svic|nvec [0])))

	.dataa(\terminal|svic|nvec [1]),
	.datab(\terminal|svic|iack~2_combout ),
	.datac(\terminal|ps20|irq~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|iack~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|iack~3 .lut_mask = 16'h8000;
defparam \terminal|svic|iack~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \terminal|svic|iack[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|iack~3_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|iack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|iack[0] .is_wysiwyg = "true";
defparam \terminal|svic|iack[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cyclone10lp_lcell_comb \terminal|ps20|irq~0 (
// Equation(s):
// \terminal|ps20|irq~0_combout  = (!\terminal|svic|iack [0] & ((\terminal|ps20|irq~q ) # ((\terminal|ps20|rxdone~q  & \terminal|ps20|rxie~q ))))

	.dataa(\terminal|svic|iack [0]),
	.datab(\terminal|ps20|rxdone~q ),
	.datac(\terminal|ps20|irq~q ),
	.datad(\terminal|ps20|rxie~q ),
	.cin(gnd),
	.combout(\terminal|ps20|irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|irq~0 .lut_mask = 16'h5450;
defparam \terminal|ps20|irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \terminal|ps20|irq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|irq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|irq .is_wysiwyg = "true";
defparam \terminal|ps20|irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cyclone10lp_lcell_comb \terminal|svic|nvec~0 (
// Equation(s):
// \terminal|svic|nvec~0_combout  = (!\terminal|cpu|wb_iak~q  & ((\terminal|ps20|irq~q ) # (\terminal|uart|rx_irq_o~q )))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|ps20|irq~q ),
	.datac(gnd),
	.datad(\terminal|uart|rx_irq_o~q ),
	.cin(gnd),
	.combout(\terminal|svic|nvec~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|nvec~0 .lut_mask = 16'h5544;
defparam \terminal|svic|nvec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \terminal|svic|nvec[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|nvec~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|nvec~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|nvec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|nvec[1] .is_wysiwyg = "true";
defparam \terminal|svic|nvec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cyclone10lp_lcell_comb \terminal|svic|wb_irq_o~0 (
// Equation(s):
// \terminal|svic|wb_irq_o~0_combout  = (\terminal|svic|wb_ack_o~q  & (\terminal|cpu|wb_una~q  & ((\terminal|svic|nvec [1]) # (\terminal|svic|nvec [0])))) # (!\terminal|svic|wb_ack_o~q  & ((\terminal|svic|nvec [1]) # ((\terminal|svic|nvec [0]))))

	.dataa(\terminal|svic|wb_ack_o~q ),
	.datab(\terminal|svic|nvec [1]),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|wb_irq_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_irq_o~0 .lut_mask = 16'hF5C4;
defparam \terminal|svic|wb_irq_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \terminal|svic|wb_irq_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_irq_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|sysreset|dclo_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_irq_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_irq_o .is_wysiwyg = "true";
defparam \terminal|svic|wb_irq_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cyclone10lp_lcell_comb \terminal|svic|wb_ack_o~0 (
// Equation(s):
// \terminal|svic|wb_ack_o~0_combout  = (!\terminal|svic|wb_ack_o~q  & (\terminal|cpu|wb_iak~q  & ((\terminal|svic|wb_irq_o~q ) # (\terminal|cpu|wb_una~q ))))

	.dataa(\terminal|svic|wb_irq_o~q ),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|svic|wb_ack_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_ack_o~0 .lut_mask = 16'h0E00;
defparam \terminal|svic|wb_ack_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \terminal|svic|wb_ack_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_ack_o~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_ack_o .is_wysiwyg = "true";
defparam \terminal|svic|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_una~1 (
// Equation(s):
// \terminal|cpu|wb_una~1_combout  = (\terminal|cpu|wb_una~q  & ((!\terminal|cpu|wb_iak~q ) # (!\terminal|svic|wb_ack_o~q )))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_una~q ),
	.datac(\terminal|svic|wb_ack_o~q ),
	.datad(\terminal|cpu|wb_iak~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_una~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_una~1 .lut_mask = 16'h0CCC;
defparam \terminal|cpu|wb_una~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|wio_ua_rc~0 (
// Equation(s):
// \terminal|cpu|wio_ua_rc~0_combout  = (!\terminal|cpu|plr[24]~3_combout  & (!\terminal|cpu|plr[21]~2_combout  & (\terminal|cpu|plr[23]~0_combout  $ (\terminal|cpu|plr[22]~1_combout ))))

	.dataa(\terminal|cpu|plr[24]~3_combout ),
	.datab(\terminal|cpu|plr[21]~2_combout ),
	.datac(\terminal|cpu|plr[23]~0_combout ),
	.datad(\terminal|cpu|plr[22]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_ua_rc~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_ua_rc~0 .lut_mask = 16'h0110;
defparam \terminal|cpu|wio_ua_rc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|wio_ia~0 (
// Equation(s):
// \terminal|cpu|wio_ia~0_combout  = (!\terminal|cpu|plr[24]~3_combout  & (!\terminal|cpu|plr[21]~2_combout  & (!\terminal|cpu|plr[23]~0_combout  & !\terminal|cpu|plr[22]~1_combout )))

	.dataa(\terminal|cpu|plr[24]~3_combout ),
	.datab(\terminal|cpu|plr[21]~2_combout ),
	.datac(\terminal|cpu|plr[23]~0_combout ),
	.datad(\terminal|cpu|plr[22]~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wio_ia~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wio_ia~0 .lut_mask = 16'h0001;
defparam \terminal|cpu|wio_ia~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cyclone10lp_lcell_comb \terminal|cpu|wb_una~0 (
// Equation(s):
// \terminal|cpu|wb_una~0_combout  = (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|wio_ua_rc~0_combout ) # ((!\terminal|cpu|wio_ia~0_combout  & \terminal|cpu|wb_una~q ))))

	.dataa(\terminal|cpu|wio_ua_rc~0_combout ),
	.datab(\terminal|cpu|wio_ia~0_combout ),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|cpu|mc_res~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_una~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_una~0 .lut_mask = 16'h00BA;
defparam \terminal|cpu|wb_una~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cyclone10lp_lcell_comb \terminal|cpu|wb_una~2 (
// Equation(s):
// \terminal|cpu|wb_una~2_combout  = (\terminal|cpu|iop_stb~2_combout  & (((\terminal|cpu|wb_una~0_combout )))) # (!\terminal|cpu|iop_stb~2_combout  & (\terminal|cpu|wb_una~1_combout  & ((!\terminal|cpu|mc_res~combout ))))

	.dataa(\terminal|cpu|wb_una~1_combout ),
	.datab(\terminal|cpu|wb_una~0_combout ),
	.datac(\terminal|cpu|iop_stb~2_combout ),
	.datad(\terminal|cpu|mc_res~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_una~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_una~2 .lut_mask = 16'hC0CA;
defparam \terminal|cpu|wb_una~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \terminal|cpu|wb_una (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_una~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_una~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_una .is_wysiwyg = "true";
defparam \terminal|cpu|wb_una .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cyclone10lp_lcell_comb \terminal|svic|wb_dat_o~3 (
// Equation(s):
// \terminal|svic|wb_dat_o~3_combout  = (!\terminal|cpu|wb_una~q  & \terminal|svic|nvec [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|wb_dat_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_dat_o~3 .lut_mask = 16'h0F00;
defparam \terminal|svic|wb_dat_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \terminal|svic|wb_dat_o[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_dat_o~3_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_dat_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_dat_o[2] .is_wysiwyg = "true";
defparam \terminal|svic|wb_dat_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~42 (
// Equation(s):
// \terminal|cpu|wb_dat~42_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a2 ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|wb_ack_o~0_combout  & ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~42_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~42 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cyclone10lp_lcell_comb \terminal|ps20|Selector5~0 (
// Equation(s):
// \terminal|ps20|Selector5~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|ps20|scancode [2]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|ps20|scancode [2]),
	.cin(gnd),
	.combout(\terminal|ps20|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector5~0 .lut_mask = 16'h0A00;
defparam \terminal|ps20|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \terminal|ps20|wb_dat_o[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[2] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[2]~feeder (
// Equation(s):
// \terminal|videoreg|vtcsr[2]~feeder_combout  = \terminal|cpu|qreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [2]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|vtcsr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \terminal|videoreg|vtcsr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[2] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \terminal|videoreg|wb_dat_o[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[2] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~41 (
// Equation(s):
// \terminal|cpu|wb_dat~41_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [2]) # ((\terminal|videoreg|wb_dat_o [2] & \terminal|videoreg|bus_strobe~2_combout )))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|videoreg|wb_dat_o [2] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|ps20|wb_dat_o [2]),
	.datac(\terminal|videoreg|wb_dat_o [2]),
	.datad(\terminal|videoreg|bus_strobe~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~41_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~41 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cyclone10lp_lcell_comb \terminal|uart|rx_rbr[2]~feeder (
// Equation(s):
// \terminal|uart|rx_rbr[2]~feeder_combout  = \terminal|uart|rx_shr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [2]),
	.cin(gnd),
	.combout(\terminal|uart|rx_rbr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_rbr[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_rbr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \terminal|uart|rx_rbr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_rbr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[2] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cyclone10lp_lcell_comb \terminal|uart|Mux7~0 (
// Equation(s):
// \terminal|uart|Mux7~0_combout  = (\terminal|cpu|wbm_adr_o[2]~12_combout  & (((!\terminal|cpu|wbm_adr_o[1]~14_combout  & \terminal|uart|tx_csr_tst~q )))) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|uart|rx_rbr [2] & 
// (\terminal|cpu|wbm_adr_o[1]~14_combout )))

	.dataa(\terminal|uart|rx_rbr [2]),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datad(\terminal|uart|tx_csr_tst~q ),
	.cin(gnd),
	.combout(\terminal|uart|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux7~0 .lut_mask = 16'h2C20;
defparam \terminal|uart|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \terminal|uart|wb_dat_o[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[2] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~43 (
// Equation(s):
// \terminal|cpu|wb_dat~43_combout  = (\terminal|cpu|wb_dat~42_combout ) # ((\terminal|cpu|wb_dat~41_combout ) # ((\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [2])))

	.dataa(\terminal|uart|always2~5_combout ),
	.datab(\terminal|cpu|wb_dat~42_combout ),
	.datac(\terminal|cpu|wb_dat~41_combout ),
	.datad(\terminal|uart|wb_dat_o [2]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~43_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~43 .lut_mask = 16'hFEFC;
defparam \terminal|cpu|wb_dat~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~44 (
// Equation(s):
// \terminal|cpu|wb_dat~44_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~43_combout ))) # (!\terminal|cpu|wb_rdone~0_combout  & (\terminal|svic|wb_dat_o [2]))

	.dataa(gnd),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|svic|wb_dat_o [2]),
	.datad(\terminal|cpu|wb_dat~43_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~44_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~44 .lut_mask = 16'hFC30;
defparam \terminal|cpu|wb_dat~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \terminal|cpu|wb_dat[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[2] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \terminal|cpu|breg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[2] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \terminal|cpu|ireg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|breg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[7]~127 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[7]~127_combout  = (\terminal|cpu|plm_matrix|WideNor189~combout  & \terminal|cpu|plm_matrix|WideNor171~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[7]~127 .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|pl[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~154 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~154_combout  = (\terminal|cpu|plm_matrix|pl[8]~151_combout  & (\terminal|cpu|plm_matrix|pl[7]~127_combout  & (\terminal|cpu|plm_matrix|pl[34]~152_combout  & \terminal|cpu|plm_matrix|pl[10]~153_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[8]~151_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[7]~127_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[34]~152_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[10]~153_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~154_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~154 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor90~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor90~0_combout  = (!\terminal|cpu|ia [3] & (\terminal|cpu|ireg [8] & (!\terminal|cpu|ia [2] & \terminal|cpu|ia [4])))

	.dataa(\terminal|cpu|ia [3]),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ia [2]),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor90~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor90~0 .lut_mask = 16'h0400;
defparam \terminal|cpu|plm_matrix|WideNor90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~183 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~183_combout  = (((\terminal|cpu|plm_matrix|WideNor90~0_combout  & \terminal|cpu|ia [5])) # (!\terminal|cpu|plm_matrix|WideNor50~combout )) # (!\terminal|cpu|plm_matrix|WideNor82~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor90~0_combout ),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor82~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor50~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~183_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~183 .lut_mask = 16'h8FFF;
defparam \terminal|cpu|plm_matrix|pl[5]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~184 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~184_combout  = (\terminal|cpu|plm_matrix|pl[5]~183_combout ) # (((!\terminal|cpu|plm_matrix|WideNor23~combout ) # (!\terminal|cpu|plm_matrix|pl[5]~126_combout )) # (!\terminal|cpu|plm_matrix|WideNor79~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[5]~183_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor79~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[5]~126_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor23~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~184_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~184 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[5]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5]~185 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[5]~185_combout  = ((\terminal|cpu|plm_matrix|pl[5]~184_combout ) # ((\terminal|cpu|ireg [2] & \terminal|cpu|plm_matrix|WideNor156~0_combout ))) # (!\terminal|cpu|plm_matrix|pl[1]~154_combout )

	.dataa(\terminal|cpu|ireg [2]),
	.datab(\terminal|cpu|plm_matrix|WideNor156~0_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~154_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[5]~184_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[5]~185_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5]~185 .lut_mask = 16'hFF8F;
defparam \terminal|cpu|plm_matrix|pl[5]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~309 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~309_combout  = (\terminal|cpu|plm_matrix|pl[7]~302_combout  & ((\terminal|cpu|ia [1]) # ((!\terminal|cpu|plm_matrix|WideNor100~0_combout ) # (!\terminal|cpu|ia [2]))))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ia [2]),
	.datac(\terminal|cpu|plm_matrix|pl[7]~302_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~309_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~309 .lut_mask = 16'hB0F0;
defparam \terminal|cpu|plm_matrix|pl[27]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~186 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~186_combout  = (\terminal|cpu|plm_matrix|WideNor77~combout  & (((!\terminal|cpu|plm_matrix|WideNor37~0_combout ) # (!\terminal|cpu|ireg [0])) # (!\terminal|cpu|ireg [4])))

	.dataa(\terminal|cpu|plm_matrix|WideNor77~combout ),
	.datab(\terminal|cpu|ireg [4]),
	.datac(\terminal|cpu|ireg [0]),
	.datad(\terminal|cpu|plm_matrix|WideNor37~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~186_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~186 .lut_mask = 16'h2AAA;
defparam \terminal|cpu|plm_matrix|pl[4]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~188 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~188_combout  = (\terminal|cpu|plm_matrix|pl[4]~108_combout  & (\terminal|cpu|plm_matrix|pl[27]~309_combout  & (\terminal|cpu|plm_matrix|pl[4]~186_combout  & \terminal|cpu|plm_matrix|pl[15]~187_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[4]~108_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[27]~309_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[4]~186_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[15]~187_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~188_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~188 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[4]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[5] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [5] = (\terminal|cpu|plm_matrix|pl[5]~185_combout ) # (((!\terminal|cpu|plm_matrix|pl[7]~145_combout ) # (!\terminal|cpu|plm_matrix|pl[4]~188_combout )) # (!\terminal|cpu|plm_matrix|pl[12]~189_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[5]~185_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[12]~189_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[4]~188_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~145_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [5]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[5] .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \terminal|cpu|plm[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[5] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux22~1 (
// Equation(s):
// \terminal|cpu|Mux22~1_combout  = (!\terminal|cpu|plm [4] & \terminal|cpu|plm [5])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [4]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~1 .lut_mask = 16'h3300;
defparam \terminal|cpu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|areg[1]~3 (
// Equation(s):
// \terminal|cpu|areg[1]~3_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux30~10_combout ))) # (!\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux30~11_combout ))

	.dataa(\terminal|cpu|Mux22~1_combout ),
	.datab(\terminal|cpu|Mux30~11_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux30~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[1]~3 .lut_mask = 16'hEE44;
defparam \terminal|cpu|areg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \terminal|cpu|areg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[1]~3_combout ),
	.asdata(\terminal|cpu|psw[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[1] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[1]~14 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[1]~14_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [1]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [1]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [1]),
	.datad(\terminal|cpu|areg [1]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[1]~14 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \terminal|cpu|wb_adr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[1] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cyclone10lp_lcell_comb \terminal|ps20|Equal1~0 (
// Equation(s):
// \terminal|ps20|Equal1~0_combout  = (!\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [1]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [1]))))

	.dataa(\terminal|cpu|wb_adr [1]),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(\terminal|cpu|iop_sta~q ),
	.datad(\terminal|cpu|areg [1]),
	.cin(gnd),
	.combout(\terminal|ps20|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Equal1~0 .lut_mask = 16'h3202;
defparam \terminal|ps20|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cyclone10lp_lcell_comb \terminal|ps20|rxdone~0 (
// Equation(s):
// \terminal|ps20|rxdone~0_combout  = (\terminal|ps20|rxdone~q  & (((\terminal|cpu|wb_we~q ) # (!\terminal|ps20|bus_strobe~0_combout )) # (!\terminal|ps20|Equal1~0_combout )))

	.dataa(\terminal|ps20|Equal1~0_combout ),
	.datab(\terminal|ps20|bus_strobe~0_combout ),
	.datac(\terminal|ps20|rxdone~q ),
	.datad(\terminal|cpu|wb_we~q ),
	.cin(gnd),
	.combout(\terminal|ps20|rxdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|rxdone~0 .lut_mask = 16'hF070;
defparam \terminal|ps20|rxdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cyclone10lp_lcell_comb \terminal|ps20|rxdone~1 (
// Equation(s):
// \terminal|ps20|rxdone~1_combout  = (\terminal|ps20|rxdone~0_combout ) # ((\terminal|ps20|always1~2_combout  & (\terminal|ps20|ps2clk_edge~q  & \terminal|ps20|ps2_state.ps2_state_stop~q )))

	.dataa(\terminal|ps20|always1~2_combout ),
	.datab(\terminal|ps20|ps2clk_edge~q ),
	.datac(\terminal|ps20|ps2_state.ps2_state_stop~q ),
	.datad(\terminal|ps20|rxdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|rxdone~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|rxdone~1 .lut_mask = 16'hFF80;
defparam \terminal|ps20|rxdone~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \terminal|ps20|rxdone (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|rxdone~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|rxdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|rxdone .is_wysiwyg = "true";
defparam \terminal|ps20|rxdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cyclone10lp_lcell_comb \terminal|ps20|Selector0~0 (
// Equation(s):
// \terminal|ps20|Selector0~0_combout  = (\terminal|cpu|wbm_adr_o[2]~12_combout  & (((\terminal|ps20|rxdone~q )))) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|cpu|wbm_adr_o[1]~14_combout  & (\terminal|ps20|scancode [7])) # 
// (!\terminal|cpu|wbm_adr_o[1]~14_combout  & ((\terminal|ps20|rxdone~q )))))

	.dataa(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datab(\terminal|ps20|scancode [7]),
	.datac(\terminal|ps20|rxdone~q ),
	.datad(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector0~0 .lut_mask = 16'hE4F0;
defparam \terminal|ps20|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \terminal|ps20|wb_dat_o[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[7] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \terminal|videoreg|vtcsr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [7]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[7] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \terminal|videoreg|wb_dat_o[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[7] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~27 (
// Equation(s):
// \terminal|cpu|wb_dat~27_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [7]) # ((\terminal|videoreg|wb_dat_o [7] & \terminal|videoreg|bus_strobe~2_combout )))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (((\terminal|videoreg|wb_dat_o [7] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|ps20|wb_dat_o [7]),
	.datac(\terminal|videoreg|wb_dat_o [7]),
	.datad(\terminal|videoreg|bus_strobe~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~27 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \terminal|uart|rx_rbr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|uart|rx_shr [7]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[7] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cyclone10lp_lcell_comb \terminal|uart|Mux2~0 (
// Equation(s):
// \terminal|uart|Mux2~0_combout  = (!\terminal|cpu|wbm_adr_o[1]~14_combout  & ((\terminal|cpu|wbm_adr_o[2]~12_combout  & (!\terminal|uart|tx_csr_flg~q )) # (!\terminal|cpu|wbm_adr_o[2]~12_combout  & ((\terminal|uart|rx_csr_flg~q )))))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datad(\terminal|uart|rx_csr_flg~q ),
	.cin(gnd),
	.combout(\terminal|uart|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux2~0 .lut_mask = 16'h1510;
defparam \terminal|uart|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cyclone10lp_lcell_comb \terminal|uart|Mux2~1 (
// Equation(s):
// \terminal|uart|Mux2~1_combout  = (\terminal|uart|Mux2~0_combout ) # ((\terminal|uart|rx_rbr [7] & \terminal|ps20|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\terminal|uart|rx_rbr [7]),
	.datac(\terminal|ps20|Equal1~0_combout ),
	.datad(\terminal|uart|Mux2~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux2~1 .lut_mask = 16'hFFC0;
defparam \terminal|uart|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \terminal|uart|wb_dat_o[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[7] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~28 (
// Equation(s):
// \terminal|cpu|wb_dat~28_combout  = (\terminal|ram|wb_ack_o~0_combout  & ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [7]) # ((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a7  & \terminal|video|bus_strobe~0_combout )))) # 
// (!\terminal|ram|wb_ack_o~0_combout  & (((\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a7  & \terminal|video|bus_strobe~0_combout ))))

	.dataa(\terminal|ram|wb_ack_o~0_combout ),
	.datab(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\terminal|video|bus_strobe~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~28 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~29 (
// Equation(s):
// \terminal|cpu|wb_dat~29_combout  = (\terminal|cpu|wb_dat~27_combout ) # ((\terminal|cpu|wb_dat~28_combout ) # ((\terminal|uart|wb_dat_o [7] & \terminal|uart|always2~5_combout )))

	.dataa(\terminal|cpu|wb_dat~27_combout ),
	.datab(\terminal|uart|wb_dat_o [7]),
	.datac(\terminal|uart|always2~5_combout ),
	.datad(\terminal|cpu|wb_dat~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~29 .lut_mask = 16'hFFEA;
defparam \terminal|cpu|wb_dat~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~30 (
// Equation(s):
// \terminal|cpu|wb_dat~30_combout  = (\terminal|cpu|wb_dat~29_combout  & \terminal|cpu|wb_rdone~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|wb_dat~29_combout ),
	.datac(\terminal|cpu|wb_rdone~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~30_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~30 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|wb_dat~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \terminal|cpu|wb_dat[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[7] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \terminal|cpu|breg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[7] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|WideNor14 (
// Equation(s):
// \terminal|cpu|pld_matrix|WideNor14~combout  = (\terminal|cpu|br [0]) # (((\terminal|cpu|breg [11]) # (!\terminal|cpu|pld_matrix|Equal1~0_combout )) # (!\terminal|cpu|breg [7]))

	.dataa(\terminal|cpu|br [0]),
	.datab(\terminal|cpu|breg [7]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|Equal1~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|WideNor14~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|WideNor14 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|pld_matrix|WideNor14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[0]~21 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[0]~21_combout  = (\terminal|cpu|breg [11] & (!\terminal|cpu|br [3] & (!\terminal|cpu|br [4] & !\terminal|cpu|br [5])))

	.dataa(\terminal|cpu|breg [11]),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|br [4]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[0]~21 .lut_mask = 16'h0002;
defparam \terminal|cpu|pld_matrix|pl[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[0]~22 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[0]~22_combout  = ((\terminal|cpu|breg [7] & ((\terminal|cpu|breg [6]))) # (!\terminal|cpu|breg [7] & (\terminal|cpu|br [6] & !\terminal|cpu|breg [6]))) # (!\terminal|cpu|br [0])

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|breg [7]),
	.datac(\terminal|cpu|breg [6]),
	.datad(\terminal|cpu|br [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[0]~22 .lut_mask = 16'hC2FF;
defparam \terminal|cpu|pld_matrix|pl[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[0]~23 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[0]~23_combout  = (\terminal|cpu|pld_matrix|pl[0]~21_combout  & ((\terminal|cpu|br [1] & (!\terminal|cpu|br [2])) # (!\terminal|cpu|br [1] & (\terminal|cpu|br [2] & \terminal|cpu|pld_matrix|pl[0]~22_combout ))))

	.dataa(\terminal|cpu|br [1]),
	.datab(\terminal|cpu|br [2]),
	.datac(\terminal|cpu|pld_matrix|pl[0]~21_combout ),
	.datad(\terminal|cpu|pld_matrix|pl[0]~22_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[0]~23 .lut_mask = 16'h6020;
defparam \terminal|cpu|pld_matrix|pl[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[0]~27 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[0]~27_combout  = (\terminal|cpu|pld_matrix|WideNor14~combout  & (!\terminal|cpu|pld_matrix|pl[6]~26_combout  & ((!\terminal|cpu|pld_matrix|pl[0]~23_combout ) # (!\terminal|cpu|pld_matrix|pl[8]~15_combout ))))

	.dataa(\terminal|cpu|pld_matrix|WideNor14~combout ),
	.datab(\terminal|cpu|pld_matrix|pl[8]~15_combout ),
	.datac(\terminal|cpu|pld_matrix|pl[0]~23_combout ),
	.datad(\terminal|cpu|pld_matrix|pl[6]~26_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[0]~27 .lut_mask = 16'h002A;
defparam \terminal|cpu|pld_matrix|pl[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|ia[5]~feeder (
// Equation(s):
// \terminal|cpu|ia[5]~feeder_combout  = \terminal|cpu|pld_matrix|pl[0]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[0]~27_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ia[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ia[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|ia[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \terminal|cpu|ia[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ia[5]~feeder_combout ),
	.asdata(\terminal|cpu|na [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[5] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor12~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor12~1_combout  = (!\terminal|cpu|ia [0] & (!\terminal|cpu|ia [5] & (\terminal|cpu|ia [3] & !\terminal|cpu|ia [4])))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [4]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor12~1 .lut_mask = 16'h0010;
defparam \terminal|cpu|plm_matrix|WideNor12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor79 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor79~combout  = (((\terminal|cpu|ireg [12]) # (!\terminal|cpu|plm_matrix|WideNor12~0_combout )) # (!\terminal|cpu|ireg [8])) # (!\terminal|cpu|plm_matrix|WideNor12~1_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor12~1_combout ),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor79~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor79 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|WideNor79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor143~1 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor143~1_combout  = ((\terminal|cpu|plm_matrix|WideNor143~0_combout ) # ((!\terminal|cpu|ix [1]) # (!\terminal|cpu|ea_mul~0_combout ))) # (!\terminal|cpu|ia [1])

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|plm_matrix|WideNor143~0_combout ),
	.datac(\terminal|cpu|ea_mul~0_combout ),
	.datad(\terminal|cpu|ix [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor143~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor143~1 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|WideNor143~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~121 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~121_combout  = (\terminal|cpu|ia [3] & \terminal|cpu|ia [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|ia [3]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~121 .lut_mask = 16'hF000;
defparam \terminal|cpu|plm_matrix|pl[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[6]~122 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[6]~122_combout  = (\terminal|cpu|ireg [7] & (\terminal|cpu|ia [5] & (!\terminal|cpu|plm_matrix|pl[1]~121_combout  & \terminal|cpu|plm_matrix|pl[6]~45_combout )))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|pl[1]~121_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[6]~122 .lut_mask = 16'h0800;
defparam \terminal|cpu|plm_matrix|pl[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[6]~123 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[6]~123_combout  = (((\terminal|cpu|plm_matrix|pl[6]~122_combout ) # (!\terminal|cpu|plm_matrix|WideNor111~combout )) # (!\terminal|cpu|plm_matrix|WideNor143~1_combout )) # (!\terminal|cpu|plm_matrix|WideNor79~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor79~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor143~1_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[6]~122_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor111~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[6]~123 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|pl[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor164 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor164~combout  = (\terminal|cpu|ireg [10]) # (((!\terminal|cpu|ireg [11]) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )) # (!\terminal|cpu|ia [1]))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(\terminal|cpu|ireg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor164~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor164 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|WideNor164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor154~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor154~0_combout  = (!\terminal|cpu|ia [4] & (\terminal|cpu|ireg [1] & (!\terminal|cpu|ia [1] & !\terminal|cpu|ia [0])))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ireg [1]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor154~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor154~0 .lut_mask = 16'h0004;
defparam \terminal|cpu|plm_matrix|WideNor154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[6]~120 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[6]~120_combout  = (((\terminal|cpu|plm_matrix|WideNor154~0_combout ) # (!\terminal|cpu|plm_matrix|pl[7]~119_combout )) # (!\terminal|cpu|plm_matrix|WideNor164~combout )) # (!\terminal|cpu|na~2_combout )

	.dataa(\terminal|cpu|na~2_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor164~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor154~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~119_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[6]~120 .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|pl[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[6]~136 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[6]~136_combout  = (\terminal|cpu|plm_matrix|pl[6]~123_combout ) # (((\terminal|cpu|plm_matrix|pl[6]~120_combout ) # (!\terminal|cpu|plm_matrix|pl[7]~128_combout )) # (!\terminal|cpu|plm_matrix|pl[35]~135_combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[6]~123_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[35]~135_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[6]~120_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~128_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[6]~136 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|pl[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \terminal|cpu|plm[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[6]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[6] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux19~6 (
// Equation(s):
// \terminal|cpu|Mux19~6_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [5]) # ((\terminal|cpu|sreg [12])))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [5] & (\terminal|cpu|ear2 [12])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|ear2 [12]),
	.datad(\terminal|cpu|sreg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~6 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cyclone10lp_lcell_comb \terminal|cpu|Mux19~7 (
// Equation(s):
// \terminal|cpu|Mux19~7_combout  = (\terminal|cpu|Mux19~6_combout  & ((\terminal|cpu|qreg [12]) # ((!\terminal|cpu|plm [5])))) # (!\terminal|cpu|Mux19~6_combout  & (((\terminal|cpu|acc [12] & \terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|Mux19~6_combout ),
	.datab(\terminal|cpu|qreg [12]),
	.datac(\terminal|cpu|acc [12]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~7 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux19~2 (
// Equation(s):
// \terminal|cpu|Mux19~2_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7]) # ((\terminal|cpu|r[2][12]~q )))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[0][12]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[2][12]~q ),
	.datad(\terminal|cpu|r[0][12]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~2 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux19~3 (
// Equation(s):
// \terminal|cpu|Mux19~3_combout  = (\terminal|cpu|Mux19~2_combout  & ((\terminal|cpu|r[3][12]~q ) # ((!\terminal|cpu|plm [7])))) # (!\terminal|cpu|Mux19~2_combout  & (((\terminal|cpu|r[1][12]~q  & \terminal|cpu|plm [7]))))

	.dataa(\terminal|cpu|Mux19~2_combout ),
	.datab(\terminal|cpu|r[3][12]~q ),
	.datac(\terminal|cpu|r[1][12]~q ),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~3 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux19~4 (
// Equation(s):
// \terminal|cpu|Mux19~4_combout  = (\terminal|cpu|Mux22~2_combout  & ((\terminal|cpu|Mux22~3_combout  & (\terminal|cpu|ear1 [12])) # (!\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|Mux19~3_combout ))))) # (!\terminal|cpu|Mux22~2_combout  & 
// (((!\terminal|cpu|Mux22~3_combout ))))

	.dataa(\terminal|cpu|ear1 [12]),
	.datab(\terminal|cpu|Mux22~2_combout ),
	.datac(\terminal|cpu|Mux19~3_combout ),
	.datad(\terminal|cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~4 .lut_mask = 16'h88F3;
defparam \terminal|cpu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux19~0 (
// Equation(s):
// \terminal|cpu|Mux19~0_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux22~0_combout  & (\terminal|cpu|pc1 [12])) # (!\terminal|cpu|Mux22~0_combout  & 
// ((\terminal|cpu|r[4][12]~q )))))

	.dataa(\terminal|cpu|pc1 [12]),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[4][12]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~0 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux19~1 (
// Equation(s):
// \terminal|cpu|Mux19~1_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux19~0_combout  & (\terminal|cpu|pc2 [12])) # (!\terminal|cpu|Mux19~0_combout  & ((\terminal|cpu|r[6][12]~q ))))) # (!\terminal|cpu|Mux22~14_combout  & 
// (((\terminal|cpu|Mux19~0_combout ))))

	.dataa(\terminal|cpu|Mux22~14_combout ),
	.datab(\terminal|cpu|pc2 [12]),
	.datac(\terminal|cpu|r[6][12]~q ),
	.datad(\terminal|cpu|Mux19~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~1 .lut_mask = 16'hDDA0;
defparam \terminal|cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux19~5 (
// Equation(s):
// \terminal|cpu|Mux19~5_combout  = (\terminal|cpu|Mux19~4_combout  & ((\terminal|cpu|Mux19~1_combout ) # ((!\terminal|cpu|Mux22~1_combout )))) # (!\terminal|cpu|Mux19~4_combout  & (((\terminal|cpu|Mux22~1_combout  & \terminal|cpu|r[5][12]~q ))))

	.dataa(\terminal|cpu|Mux19~4_combout ),
	.datab(\terminal|cpu|Mux19~1_combout ),
	.datac(\terminal|cpu|Mux22~1_combout ),
	.datad(\terminal|cpu|r[5][12]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux19~5 .lut_mask = 16'hDA8A;
defparam \terminal|cpu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|areg[12]~14 (
// Equation(s):
// \terminal|cpu|areg[12]~14_combout  = (\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux19~7_combout )) # (!\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux19~5_combout )))

	.dataa(\terminal|cpu|Mux22~4_combout ),
	.datab(\terminal|cpu|Mux19~7_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux19~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[12]~14 .lut_mask = 16'hDD88;
defparam \terminal|cpu|areg[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N21
dffeas \terminal|cpu|areg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[12]~14_combout ),
	.asdata(\terminal|cpu|ear2[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[12] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[12]~4 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[12]~4_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [12]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [12]))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|wb_adr [12]),
	.datad(\terminal|cpu|areg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[12]~4 .lut_mask = 16'hFC30;
defparam \terminal|cpu|wbm_adr_o[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cyclone10lp_lcell_comb \terminal|uart|always2~0 (
// Equation(s):
// \terminal|uart|always2~0_combout  = (\terminal|cpu|wbm_adr_o[14]~1_combout  & (\terminal|cpu|wbm_adr_o[15]~0_combout  & (\terminal|cpu|wbm_adr_o[13]~2_combout  & !\terminal|cpu|wbm_adr_o[3]~3_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[14]~1_combout ),
	.datab(\terminal|cpu|wbm_adr_o[15]~0_combout ),
	.datac(\terminal|cpu|wbm_adr_o[13]~2_combout ),
	.datad(\terminal|cpu|wbm_adr_o[3]~3_combout ),
	.cin(gnd),
	.combout(\terminal|uart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~0 .lut_mask = 16'h0080;
defparam \terminal|uart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cyclone10lp_lcell_comb \terminal|uart|always2~2 (
// Equation(s):
// \terminal|uart|always2~2_combout  = (\terminal|cpu|wbm_adr_o[12]~4_combout  & (\terminal|uart|always2~1_combout  & (\terminal|uart|always2~0_combout  & !\terminal|cpu|wbm_adr_o[7]~5_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[12]~4_combout ),
	.datab(\terminal|uart|always2~1_combout ),
	.datac(\terminal|uart|always2~0_combout ),
	.datad(\terminal|cpu|wbm_adr_o[7]~5_combout ),
	.cin(gnd),
	.combout(\terminal|uart|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|always2~2 .lut_mask = 16'h0080;
defparam \terminal|uart|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cyclone10lp_lcell_comb \terminal|ps20|bus_strobe~0 (
// Equation(s):
// \terminal|ps20|bus_strobe~0_combout  = (\terminal|videoreg|bus_strobe~1_combout  & (\terminal|uart|always2~2_combout  & \terminal|cpu|wbm_adr_o[9]~13_combout ))

	.dataa(\terminal|videoreg|bus_strobe~1_combout ),
	.datab(\terminal|uart|always2~2_combout ),
	.datac(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ps20|bus_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|bus_strobe~0 .lut_mask = 16'h8080;
defparam \terminal|ps20|bus_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[5]~feeder (
// Equation(s):
// \terminal|videoreg|vtcsr[5]~feeder_combout  = \terminal|cpu|qreg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [5]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|vtcsr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \terminal|videoreg|vtcsr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[5] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \terminal|videoreg|wb_dat_o[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|videoreg|vtcsr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[5] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cyclone10lp_lcell_comb \terminal|ps20|Selector2~0 (
// Equation(s):
// \terminal|ps20|Selector2~0_combout  = (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (\terminal|ps20|scancode [5] & \terminal|cpu|wbm_adr_o[1]~14_combout ))

	.dataa(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datab(gnd),
	.datac(\terminal|ps20|scancode [5]),
	.datad(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|Selector2~0 .lut_mask = 16'h5000;
defparam \terminal|ps20|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \terminal|ps20|wb_dat_o[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|ps20|wb_dat_o[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_dat_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_dat_o[5] .is_wysiwyg = "true";
defparam \terminal|ps20|wb_dat_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~31 (
// Equation(s):
// \terminal|cpu|wb_dat~31_combout  = (\terminal|ps20|bus_strobe~0_combout  & ((\terminal|ps20|wb_dat_o [5]) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [5])))) # (!\terminal|ps20|bus_strobe~0_combout  & 
// (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|videoreg|wb_dat_o [5])))

	.dataa(\terminal|ps20|bus_strobe~0_combout ),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|videoreg|wb_dat_o [5]),
	.datad(\terminal|ps20|wb_dat_o [5]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~31 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wb_dat~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~32 (
// Equation(s):
// \terminal|cpu|wb_dat~32_combout  = (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [5] & ((\terminal|ram|wb_ack_o~0_combout ) # ((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\terminal|ram|ram|altsyncram_component|auto_generated|q_a [5] & (((\terminal|video|bus_strobe~0_combout  & \terminal|video|vram_even_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [5]),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|bus_strobe~0_combout ),
	.datad(\terminal|video|vram_even_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~32 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cyclone10lp_lcell_comb \terminal|uart|rx_rbr[5]~feeder (
// Equation(s):
// \terminal|uart|rx_rbr[5]~feeder_combout  = \terminal|uart|rx_shr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|rx_shr [5]),
	.cin(gnd),
	.combout(\terminal|uart|rx_rbr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|rx_rbr[5]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|rx_rbr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \terminal|uart|rx_rbr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|rx_rbr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|rx_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|rx_rbr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|rx_rbr[5] .is_wysiwyg = "true";
defparam \terminal|uart|rx_rbr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cyclone10lp_lcell_comb \terminal|uart|Mux4~0 (
// Equation(s):
// \terminal|uart|Mux4~0_combout  = (\terminal|cpu|wbm_adr_o[1]~14_combout  & (!\terminal|cpu|wbm_adr_o[2]~12_combout  & \terminal|uart|rx_rbr [5]))

	.dataa(\terminal|cpu|wbm_adr_o[1]~14_combout ),
	.datab(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datac(gnd),
	.datad(\terminal|uart|rx_rbr [5]),
	.cin(gnd),
	.combout(\terminal|uart|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Mux4~0 .lut_mask = 16'h2200;
defparam \terminal|uart|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \terminal|uart|wb_dat_o[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|wb_dat_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|wb_dat_o[5] .is_wysiwyg = "true";
defparam \terminal|uart|wb_dat_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~33 (
// Equation(s):
// \terminal|cpu|wb_dat~33_combout  = (\terminal|cpu|wb_dat~32_combout ) # ((\terminal|uart|always2~5_combout  & \terminal|uart|wb_dat_o [5]))

	.dataa(\terminal|uart|always2~5_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_dat~32_combout ),
	.datad(\terminal|uart|wb_dat_o [5]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~33 .lut_mask = 16'hFAF0;
defparam \terminal|cpu|wb_dat~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cyclone10lp_lcell_comb \terminal|svic|wb_dat_o~2 (
// Equation(s):
// \terminal|svic|wb_dat_o~2_combout  = (!\terminal|cpu|wb_una~q  & ((\terminal|svic|nvec [1]) # (\terminal|svic|nvec [0])))

	.dataa(gnd),
	.datab(\terminal|svic|nvec [1]),
	.datac(\terminal|cpu|wb_una~q ),
	.datad(\terminal|svic|nvec [0]),
	.cin(gnd),
	.combout(\terminal|svic|wb_dat_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|svic|wb_dat_o~2 .lut_mask = 16'h0F0C;
defparam \terminal|svic|wb_dat_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \terminal|svic|wb_dat_o[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|svic|wb_dat_o~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|sysreset|dclo_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|svic|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|svic|wb_dat_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|svic|wb_dat_o[5] .is_wysiwyg = "true";
defparam \terminal|svic|wb_dat_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~34 (
// Equation(s):
// \terminal|cpu|wb_dat~34_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~31_combout ) # ((\terminal|cpu|wb_dat~33_combout )))) # (!\terminal|cpu|wb_rdone~0_combout  & (((\terminal|svic|wb_dat_o [5]))))

	.dataa(\terminal|cpu|wb_dat~31_combout ),
	.datab(\terminal|cpu|wb_dat~33_combout ),
	.datac(\terminal|svic|wb_dat_o [5]),
	.datad(\terminal|cpu|wb_rdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~34_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~34 .lut_mask = 16'hEEF0;
defparam \terminal|cpu|wb_dat~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \terminal|cpu|wb_dat[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[5] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \terminal|cpu|breg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[5] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~28 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~28_combout  = (!\terminal|cpu|breg [6] & !\terminal|cpu|breg [7])

	.dataa(\terminal|cpu|breg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|breg [7]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~28 .lut_mask = 16'h0055;
defparam \terminal|cpu|pld_matrix|pl[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~35 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~35_combout  = (\terminal|cpu|br [2]) # ((!\terminal|cpu|br [0] & (!\terminal|cpu|breg [5] & \terminal|cpu|pld_matrix|pl[9]~28_combout )))

	.dataa(\terminal|cpu|br [2]),
	.datab(\terminal|cpu|br [0]),
	.datac(\terminal|cpu|breg [5]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~35 .lut_mask = 16'hABAA;
defparam \terminal|cpu|pld_matrix|pl[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~36 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~36_combout  = (\terminal|cpu|pld_matrix|pl[9]~35_combout  & (\terminal|cpu|br [1] & (\terminal|cpu|breg [11] & \terminal|cpu|pld_matrix|pl[9]~2_combout )))

	.dataa(\terminal|cpu|pld_matrix|pl[9]~35_combout ),
	.datab(\terminal|cpu|br [1]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~36 .lut_mask = 16'h8000;
defparam \terminal|cpu|pld_matrix|pl[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[11]~37 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[11]~37_combout  = (\terminal|cpu|pld_matrix|pl[6]~24_combout  & ((\terminal|cpu|Equal3~0_combout ) # ((\terminal|cpu|breg [11]) # (!\terminal|cpu|Equal7~0_combout ))))

	.dataa(\terminal|cpu|Equal3~0_combout ),
	.datab(\terminal|cpu|Equal7~0_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[6]~24_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[11]~37 .lut_mask = 16'hFB00;
defparam \terminal|cpu|pld_matrix|pl[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~29 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~29_combout  = (!\terminal|cpu|br [0] & (!\terminal|cpu|breg [5] & (!\terminal|cpu|breg [0] & !\terminal|cpu|breg [11])))

	.dataa(\terminal|cpu|br [0]),
	.datab(\terminal|cpu|breg [5]),
	.datac(\terminal|cpu|breg [0]),
	.datad(\terminal|cpu|breg [11]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~29 .lut_mask = 16'h0001;
defparam \terminal|cpu|pld_matrix|pl[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~30 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~30_combout  = (\terminal|cpu|pld_matrix|pl[9]~28_combout  & ((\terminal|cpu|pld_matrix|pl[9]~29_combout ) # ((!\terminal|cpu|br [6] & \terminal|cpu|pld_matrix|pl[9]~3_combout ))))

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|pld_matrix|pl[9]~3_combout ),
	.datac(\terminal|cpu|pld_matrix|pl[9]~29_combout ),
	.datad(\terminal|cpu|pld_matrix|pl[9]~28_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~30 .lut_mask = 16'hF400;
defparam \terminal|cpu|pld_matrix|pl[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~31 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~31_combout  = (\terminal|cpu|breg [2] & (\terminal|cpu|breg [1] & (!\terminal|cpu|breg [3] & !\terminal|cpu|breg [4])))

	.dataa(\terminal|cpu|breg [2]),
	.datab(\terminal|cpu|breg [1]),
	.datac(\terminal|cpu|breg [3]),
	.datad(\terminal|cpu|breg [4]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~31 .lut_mask = 16'h0008;
defparam \terminal|cpu|pld_matrix|pl[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~32 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~32_combout  = (!\terminal|cpu|breg [6] & ((\terminal|cpu|breg [7] & (\terminal|cpu|breg [5])) # (!\terminal|cpu|breg [7] & (!\terminal|cpu|breg [5] & !\terminal|cpu|pld_matrix|pl[9]~31_combout ))))

	.dataa(\terminal|cpu|breg [6]),
	.datab(\terminal|cpu|breg [7]),
	.datac(\terminal|cpu|breg [5]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~31_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~32 .lut_mask = 16'h4041;
defparam \terminal|cpu|pld_matrix|pl[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~33 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~33_combout  = (\terminal|cpu|br [6]) # ((!\terminal|cpu|breg [11] & ((\terminal|cpu|br [0]) # (\terminal|cpu|pld_matrix|pl[9]~32_combout ))))

	.dataa(\terminal|cpu|br [6]),
	.datab(\terminal|cpu|br [0]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~32_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~33 .lut_mask = 16'hAFAE;
defparam \terminal|cpu|pld_matrix|pl[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~34 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~34_combout  = (\terminal|cpu|Equal7~0_combout  & ((\terminal|cpu|pld_matrix|pl[9]~30_combout ) # ((\terminal|cpu|Equal3~0_combout  & \terminal|cpu|pld_matrix|pl[9]~33_combout ))))

	.dataa(\terminal|cpu|pld_matrix|pl[9]~30_combout ),
	.datab(\terminal|cpu|Equal3~0_combout ),
	.datac(\terminal|cpu|Equal7~0_combout ),
	.datad(\terminal|cpu|pld_matrix|pl[9]~33_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~34 .lut_mask = 16'hE0A0;
defparam \terminal|cpu|pld_matrix|pl[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[9]~38 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[9]~38_combout  = (\terminal|cpu|pld_matrix|pl[9]~36_combout ) # ((\terminal|cpu|pld_matrix|pl[9]~34_combout ) # (!\terminal|cpu|pld_matrix|pl[11]~37_combout ))

	.dataa(\terminal|cpu|pld_matrix|pl[9]~36_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[11]~37_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[9]~34_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[9]~38 .lut_mask = 16'hFFBB;
defparam \terminal|cpu|pld_matrix|pl[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \terminal|cpu|ia[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[9]~38_combout ),
	.asdata(\terminal|cpu|na [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[1] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor178~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor178~0_combout  = (\terminal|cpu|ia [0]) # ((\terminal|cpu|ia [1]) # ((\terminal|cpu|ia [5]) # (\terminal|cpu|ia [2])))

	.dataa(\terminal|cpu|ia [0]),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor178~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor178~0 .lut_mask = 16'hFFFE;
defparam \terminal|cpu|plm_matrix|WideNor178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor178 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor178~combout  = (\terminal|cpu|plm_matrix|WideNor178~0_combout ) # (\terminal|cpu|ia [3])

	.dataa(gnd),
	.datab(\terminal|cpu|plm_matrix|WideNor178~0_combout ),
	.datac(\terminal|cpu|ia [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor178~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor178 .lut_mask = 16'hFCFC;
defparam \terminal|cpu|plm_matrix|WideNor178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22]~298 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[22]~298_combout  = (\terminal|cpu|plm_matrix|WideNor189~combout  & (((!\terminal|cpu|plm_matrix|WideNor157~0_combout ) # (!\terminal|cpu|ireg [11])) # (!\terminal|cpu|ireg [10])))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|plm_matrix|WideNor189~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[22]~298_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22]~298 .lut_mask = 16'h70F0;
defparam \terminal|cpu|plm_matrix|pl[22]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[22]~85 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[22]~85_combout  = (\terminal|cpu|plm_matrix|WideNor178~combout  & (\terminal|cpu|plm_matrix|WideNor146~combout  & (\terminal|cpu|plm_matrix|WideNor74~combout  & \terminal|cpu|plm_matrix|pl[22]~298_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor178~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor74~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[22]~298_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[22]~85 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~206 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~206_combout  = ((\terminal|cpu|plm_matrix|WideNor43~4_combout  & (\terminal|cpu|plm_matrix|WideNor43~5_combout  & \terminal|cpu|plm_matrix|WideNor111~0_combout ))) # (!\terminal|cpu|plm_matrix|WideNor174~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~4_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor43~5_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor111~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~206_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~206 .lut_mask = 16'h8F0F;
defparam \terminal|cpu|plm_matrix|pl[17]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~207 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~207_combout  = (((\terminal|cpu|plm_matrix|pl[17]~206_combout ) # (!\terminal|cpu|plm_matrix|WideNor40~combout )) # (!\terminal|cpu|plm_matrix|pl[18]~193_combout )) # (!\terminal|cpu|plm_matrix|pl[17]~196_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[17]~196_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[18]~193_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor40~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[17]~206_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~207_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~207 .lut_mask = 16'hFF7F;
defparam \terminal|cpu|plm_matrix|pl[17]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor17~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor17~0_combout  = (\terminal|cpu|ireg [14]) # ((\terminal|cpu|ireg [7]) # (!\terminal|cpu|ireg [9]))

	.dataa(\terminal|cpu|ireg [14]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ireg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor17~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor17~0 .lut_mask = 16'hFBFB;
defparam \terminal|cpu|plm_matrix|WideNor17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~76 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~76_combout  = (\terminal|cpu|plm_matrix|WideNor22~combout  & (\terminal|cpu|plm_matrix|WideNor128~combout  & ((\terminal|cpu|plm_matrix|WideNor17~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor17~1_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor22~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor128~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor17~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor17~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~76_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~76 .lut_mask = 16'h8088;
defparam \terminal|cpu|plm_matrix|pl[17]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17]~77 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[17]~77_combout  = (\terminal|cpu|plm_matrix|pl[8]~74_combout  & (\terminal|cpu|plm_matrix|WideNor99~combout  & (\terminal|cpu|plm_matrix|pl[17]~76_combout  & \terminal|cpu|plm_matrix|pl[14]~75_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[8]~74_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor99~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[17]~76_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[14]~75_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[17]~77_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17]~77 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[17]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[17] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [17] = (((\terminal|cpu|plm_matrix|pl[17]~207_combout ) # (!\terminal|cpu|plm_matrix|pl[17]~77_combout )) # (!\terminal|cpu|plm_matrix|pl[14]~89_combout )) # (!\terminal|cpu|plm_matrix|pl[22]~85_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[22]~85_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[14]~89_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[17]~207_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[17]~77_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [17]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[17] .lut_mask = 16'hF7FF;
defparam \terminal|cpu|plm_matrix|pl[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \terminal|cpu|plm[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [17]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[17] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|alu_g~0 (
// Equation(s):
// \terminal|cpu|alu_g~0_combout  = (!\terminal|cpu|plm [15] & (!\terminal|cpu|plm13m~3_combout  & ((\terminal|cpu|plm [17]) # (\terminal|cpu|plm14m~6_combout ))))

	.dataa(\terminal|cpu|plm [17]),
	.datab(\terminal|cpu|plm [15]),
	.datac(\terminal|cpu|plm13m~3_combout ),
	.datad(\terminal|cpu|plm14m~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_g~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_g~0 .lut_mask = 16'h0302;
defparam \terminal|cpu|alu_g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_cf[8]~21 (
// Equation(s):
// \terminal|cpu|alu_cf[8]~21_combout  = (\terminal|cpu|alu_g~0_combout  & (!\terminal|cpu|alu_or[8]~10_combout  & (!\terminal|cpu|plm [16] & \terminal|cpu|alu_inx[8]~10_combout )))

	.dataa(\terminal|cpu|alu_g~0_combout ),
	.datab(\terminal|cpu|alu_or[8]~10_combout ),
	.datac(\terminal|cpu|plm [16]),
	.datad(\terminal|cpu|alu_inx[8]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_cf[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_cf[8]~21 .lut_mask = 16'h0200;
defparam \terminal|cpu|alu_cf[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_af[9]~2 (
// Equation(s):
// \terminal|cpu|alu_af[9]~2_combout  = (\terminal|cpu|alu_inx[9]~11_combout  & (\terminal|cpu|plm [15] $ (((\terminal|cpu|plm [16]) # (\terminal|cpu|alu_or[9]~11_combout ))))) # (!\terminal|cpu|alu_inx[9]~11_combout  & (!\terminal|cpu|plm [15] & 
// ((!\terminal|cpu|alu_or[9]~11_combout ))))

	.dataa(\terminal|cpu|plm [15]),
	.datab(\terminal|cpu|plm [16]),
	.datac(\terminal|cpu|alu_inx[9]~11_combout ),
	.datad(\terminal|cpu|alu_or[9]~11_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[9]~2 .lut_mask = 16'h5065;
defparam \terminal|cpu|alu_af[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cyclone10lp_lcell_comb \terminal|cpu|alu_af[9] (
// Equation(s):
// \terminal|cpu|alu_af [9] = \terminal|cpu|alu_af[9]~2_combout  $ (((\terminal|cpu|alu_cf[8]~21_combout ) # ((\terminal|cpu|alu_cf[7]~19_combout  & \terminal|cpu|alu_cf[8]~20_combout ))))

	.dataa(\terminal|cpu|alu_cf[8]~21_combout ),
	.datab(\terminal|cpu|alu_af[9]~2_combout ),
	.datac(\terminal|cpu|alu_cf[7]~19_combout ),
	.datad(\terminal|cpu|alu_cf[8]~20_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_af [9]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_af[9] .lut_mask = 16'h3666;
defparam \terminal|cpu|alu_af[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[8]~10 (
// Equation(s):
// \terminal|cpu|alu_sh[8]~10_combout  = (\terminal|cpu|sf_xchg~0_combout  & ((\terminal|cpu|alu_af [8]) # ((\terminal|cpu|lshift~0_combout  & \terminal|cpu|alu_af [7])))) # (!\terminal|cpu|sf_xchg~0_combout  & (((\terminal|cpu|lshift~0_combout  & 
// \terminal|cpu|alu_af [7]))))

	.dataa(\terminal|cpu|sf_xchg~0_combout ),
	.datab(\terminal|cpu|alu_af [8]),
	.datac(\terminal|cpu|lshift~0_combout ),
	.datad(\terminal|cpu|alu_af [7]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[8]~10 .lut_mask = 16'hF888;
defparam \terminal|cpu|alu_sh[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cyclone10lp_lcell_comb \terminal|cpu|alu_sh[8] (
// Equation(s):
// \terminal|cpu|alu_sh [8] = (\terminal|cpu|alu_sh[8]~10_combout ) # ((\terminal|cpu|alu_af [9] & \terminal|cpu|lshift~1_combout ))

	.dataa(\terminal|cpu|alu_af [9]),
	.datab(gnd),
	.datac(\terminal|cpu|lshift~1_combout ),
	.datad(\terminal|cpu|alu_sh[8]~10_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_sh [8]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_sh[8] .lut_mask = 16'hFFA0;
defparam \terminal|cpu|alu_sh[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N19
dffeas \terminal|cpu|xb[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_sh [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|xb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|xb[8] .is_wysiwyg = "true";
defparam \terminal|cpu|xb[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|ear2[0]~13 (
// Equation(s):
// \terminal|cpu|ear2[0]~13_combout  = (\terminal|cpu|alu_xb~combout  & (\terminal|cpu|xb [8])) # (!\terminal|cpu|alu_xb~combout  & ((\terminal|cpu|xb [0])))

	.dataa(\terminal|cpu|xb [8]),
	.datab(\terminal|cpu|alu_xb~combout ),
	.datac(\terminal|cpu|xb [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ear2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ear2[0]~13 .lut_mask = 16'hB8B8;
defparam \terminal|cpu|ear2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \terminal|cpu|r[5][0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|rn_wa [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|r[5][0] .is_wysiwyg = "true";
defparam \terminal|cpu|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux31~7 (
// Equation(s):
// \terminal|cpu|Mux31~7_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|r[6][0]~q ) # ((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & (((!\terminal|cpu|Mux22~0_combout  & \terminal|cpu|r[4][0]~q ))))

	.dataa(\terminal|cpu|r[6][0]~q ),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|r[4][0]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~7 .lut_mask = 16'hCBC8;
defparam \terminal|cpu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cyclone10lp_lcell_comb \terminal|cpu|Mux31~8 (
// Equation(s):
// \terminal|cpu|Mux31~8_combout  = (\terminal|cpu|Mux31~7_combout  & (((\terminal|cpu|pc2 [0]) # (!\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux31~7_combout  & (\terminal|cpu|pc1 [0] & (\terminal|cpu|Mux22~0_combout )))

	.dataa(\terminal|cpu|pc1 [0]),
	.datab(\terminal|cpu|Mux31~7_combout ),
	.datac(\terminal|cpu|Mux22~0_combout ),
	.datad(\terminal|cpu|pc2 [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~8 .lut_mask = 16'hEC2C;
defparam \terminal|cpu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux31~9 (
// Equation(s):
// \terminal|cpu|Mux31~9_combout  = (\terminal|cpu|plm [6] & (((\terminal|cpu|Mux31~8_combout )))) # (!\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7] & (\terminal|cpu|r[5][0]~q )) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|Mux31~8_combout )))))

	.dataa(\terminal|cpu|r[5][0]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|Mux31~8_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~9 .lut_mask = 16'hEF20;
defparam \terminal|cpu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux31~0 (
// Equation(s):
// \terminal|cpu|Mux31~0_combout  = (\terminal|cpu|plm [7] & (\terminal|cpu|plm [5])) # (!\terminal|cpu|plm [7] & ((\terminal|cpu|plm [5] & ((\terminal|cpu|psw [0]))) # (!\terminal|cpu|plm [5] & (\terminal|cpu|ear1 [0]))))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|ear1 [0]),
	.datad(\terminal|cpu|psw [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~0 .lut_mask = 16'hDC98;
defparam \terminal|cpu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|Mux31~1 (
// Equation(s):
// \terminal|cpu|Mux31~1_combout  = (\terminal|cpu|Mux31~0_combout  & (((\terminal|cpu|acc [0]) # (!\terminal|cpu|plm [7])))) # (!\terminal|cpu|Mux31~0_combout  & (\terminal|cpu|ear2 [0] & (\terminal|cpu|plm [7])))

	.dataa(\terminal|cpu|Mux31~0_combout ),
	.datab(\terminal|cpu|ear2 [0]),
	.datac(\terminal|cpu|plm [7]),
	.datad(\terminal|cpu|acc [0]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~1 .lut_mask = 16'hEA4A;
defparam \terminal|cpu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|Mux31~4 (
// Equation(s):
// \terminal|cpu|Mux31~4_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|r[2][0]~q ))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|r[0][0]~q ))

	.dataa(\terminal|cpu|r[0][0]~q ),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~4 .lut_mask = 16'hE2E2;
defparam \terminal|cpu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|Mux31~3 (
// Equation(s):
// \terminal|cpu|Mux31~3_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|r[3][0]~q ))) # (!\terminal|cpu|plm [6] & (\terminal|cpu|r[1][0]~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [6]),
	.datac(\terminal|cpu|r[1][0]~q ),
	.datad(\terminal|cpu|r[3][0]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~3 .lut_mask = 16'hFC30;
defparam \terminal|cpu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|Mux31~5 (
// Equation(s):
// \terminal|cpu|Mux31~5_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|Mux23~3_combout ) # ((\terminal|cpu|Mux31~3_combout )))) # (!\terminal|cpu|plm [7] & (!\terminal|cpu|Mux23~3_combout  & (\terminal|cpu|Mux31~4_combout )))

	.dataa(\terminal|cpu|plm [7]),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|Mux31~4_combout ),
	.datad(\terminal|cpu|Mux31~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~5 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux31~2 (
// Equation(s):
// \terminal|cpu|Mux31~2_combout  = (\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux23~2_combout  & (\terminal|cpu|qreg [0])) # (!\terminal|cpu|Mux23~2_combout  & ((\terminal|cpu|sreg [0]))))) # (!\terminal|cpu|Mux23~3_combout  & 
// (((\terminal|cpu|Mux23~2_combout ))))

	.dataa(\terminal|cpu|qreg [0]),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|sreg [0]),
	.datad(\terminal|cpu|Mux23~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~2 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux31~6 (
// Equation(s):
// \terminal|cpu|Mux31~6_combout  = (\terminal|cpu|Mux23~3_combout  & (((\terminal|cpu|Mux31~5_combout  & \terminal|cpu|Mux31~2_combout )))) # (!\terminal|cpu|Mux23~3_combout  & ((\terminal|cpu|Mux31~2_combout  & (\terminal|cpu|Mux31~1_combout )) # 
// (!\terminal|cpu|Mux31~2_combout  & ((\terminal|cpu|Mux31~5_combout )))))

	.dataa(\terminal|cpu|Mux31~1_combout ),
	.datab(\terminal|cpu|Mux23~3_combout ),
	.datac(\terminal|cpu|Mux31~5_combout ),
	.datad(\terminal|cpu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux31~6 .lut_mask = 16'hE230;
defparam \terminal|cpu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|areg[0]~15 (
// Equation(s):
// \terminal|cpu|areg[0]~15_combout  = (\terminal|cpu|Mux22~1_combout  & (\terminal|cpu|Mux31~9_combout )) # (!\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux31~6_combout )))

	.dataa(\terminal|cpu|Mux31~9_combout ),
	.datab(\terminal|cpu|Mux31~6_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[0]~15 .lut_mask = 16'hAACC;
defparam \terminal|cpu|areg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \terminal|cpu|areg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[0]~15_combout ),
	.asdata(\terminal|cpu|ear2[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[0] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cyclone10lp_lcell_comb \terminal|cpu|qa0~0 (
// Equation(s):
// \terminal|cpu|qa0~0_combout  = (\terminal|cpu|areg [0] & (!\terminal|cpu|wio_wo_xt~q  & ((\terminal|cpu|wio_rd_xt~q ) # (\terminal|cpu|wio_wr_xt~q ))))

	.dataa(\terminal|cpu|areg [0]),
	.datab(\terminal|cpu|wio_wo_xt~q ),
	.datac(\terminal|cpu|wio_rd_xt~q ),
	.datad(\terminal|cpu|wio_wr_xt~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qa0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qa0~0 .lut_mask = 16'h2220;
defparam \terminal|cpu|qa0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \terminal|cpu|qa0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qa0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|iop_sta~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qa0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qa0 .is_wysiwyg = "true";
defparam \terminal|cpu|qa0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cyclone10lp_lcell_comb \terminal|cpu|qreg~13 (
// Equation(s):
// \terminal|cpu|qreg~13_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[13]~0_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [13] & (!\terminal|cpu|qa0~q )))

	.dataa(\terminal|cpu|wb_dat [13]),
	.datab(\terminal|cpu|qa0~q ),
	.datac(\terminal|cpu|ear2[13]~0_combout ),
	.datad(\terminal|cpu|brd_wa~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~13 .lut_mask = 16'hF022;
defparam \terminal|cpu|qreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \terminal|cpu|qreg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[13] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[13]~feeder (
// Equation(s):
// \terminal|videoreg|vtcsr[13]~feeder_combout  = \terminal|cpu|qreg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [13]),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[13]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|vtcsr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \terminal|videoreg|vtcsr[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[13] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[13]~feeder (
// Equation(s):
// \terminal|videoreg|wb_dat_o[13]~feeder_combout  = \terminal|videoreg|vtcsr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [13]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[13]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|wb_dat_o[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \terminal|videoreg|wb_dat_o[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[13] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cyclone10lp_ram_block \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\terminal|ram|comb~0_combout ),
	.portare(\terminal|ram|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [13],\terminal|cpu|qreg [11]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[12]~4_combout ,\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,
\terminal|cpu|wbm_adr_o[6]~8_combout ,\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks({\terminal|ram|ena[1]~1_combout }),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./vt52-firmware/terminal.mif";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vt52:terminal|vtram:ram|vtmem:ram|altsyncram:altsyncram_component|altsyncram_5qm1:auto_generated|ALTSYNCRAM";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_size = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000150000000000000000000000000000003F00000000000000003F003715000000003F37003A00000035302F25;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h3F2F00003F2B3535352F00003F2A20353500000029352025302500002A302020302A00002A2A20203520000028202030250000002A300000001500003F15000000000000000000000000000000002BFBA0C32FCBA2E8FA2E880244020080A804106059D000413A2AAAAAAABAAA80000000000202C44408227012C000110600412C00C102004404404400103110311031103120004180090C002C02C4440D3434D034008C320112190020020020080002024082026208D350002000803408D0201D0120120248040421100050102D0008D020008100800800C022000800020880C022C020C02042200080C11081000082000000000082003008048000120000B4;
defparam \terminal|ram|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h2000200020002000200080080081120C448444108310484410010C80CB4800D0006800342209210432100821008884402348844D020302800920428204004000410204310084A0084808421080844180402104840250484101010000621D04100B410402D04100B410402D041008402D04104B410412D04104B41041204101041008410084021008410402042042042100840204210081081081081081084104212040508480420420420421008108418842042042042042042042140204204204204204212088101208402100810810811225448841421208212082120211C0150410404848481275115D4460C104204C205441055555810011100000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~19 (
// Equation(s):
// \terminal|cpu|wb_dat~19_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a5 ) # ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [13] & \terminal|ram|wb_ack_o~0_combout )))) # 
// (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [13] & (\terminal|ram|wb_ack_o~0_combout )))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [13]),
	.datac(\terminal|ram|wb_ack_o~0_combout ),
	.datad(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~19 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wb_dat~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~20 (
// Equation(s):
// \terminal|cpu|wb_dat~20_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~19_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [13]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|videoreg|wb_dat_o [13]),
	.datac(\terminal|cpu|wb_dat~19_combout ),
	.datad(\terminal|cpu|wb_rdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~20 .lut_mask = 16'hF800;
defparam \terminal|cpu|wb_dat~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \terminal|cpu|wb_dat[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[13] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \terminal|cpu|br[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[4] .is_wysiwyg = "true";
defparam \terminal|cpu|br[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|Equal7~0 (
// Equation(s):
// \terminal|cpu|Equal7~0_combout  = (!\terminal|cpu|br [4] & (!\terminal|cpu|br [3] & !\terminal|cpu|br [5]))

	.dataa(\terminal|cpu|br [4]),
	.datab(\terminal|cpu|br [3]),
	.datac(gnd),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal7~0 .lut_mask = 16'h0011;
defparam \terminal|cpu|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[11]~41 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[11]~41_combout  = (!\terminal|cpu|breg [11] & (\terminal|cpu|Equal3~0_combout  & ((\terminal|cpu|br [0]) # (\terminal|cpu|br [6]))))

	.dataa(\terminal|cpu|br [0]),
	.datab(\terminal|cpu|br [6]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|Equal3~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[11]~41 .lut_mask = 16'h0E00;
defparam \terminal|cpu|pld_matrix|pl[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[11]~42 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[11]~42_combout  = ((\terminal|cpu|Equal7~0_combout  & \terminal|cpu|pld_matrix|pl[11]~41_combout )) # (!\terminal|cpu|pld_matrix|pl[11]~37_combout )

	.dataa(\terminal|cpu|Equal7~0_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[11]~37_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[11]~41_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[11]~42 .lut_mask = 16'hBB33;
defparam \terminal|cpu|pld_matrix|pl[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \terminal|cpu|ia[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[11]~42_combout ),
	.asdata(\terminal|cpu|na [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[0] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor107~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor107~0_combout  = (!\terminal|cpu|ia [0] & \terminal|cpu|ia [3])

	.dataa(gnd),
	.datab(\terminal|cpu|ia [0]),
	.datac(\terminal|cpu|ia [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor107~0 .lut_mask = 16'h3030;
defparam \terminal|cpu|plm_matrix|WideNor107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor34~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor34~0_combout  = (\terminal|cpu|ia [4] & (\terminal|cpu|plm_matrix|WideNor107~0_combout  & (\terminal|cpu|ia [5] & \terminal|cpu|plm_matrix|WideNor12~0_combout )))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.datac(\terminal|cpu|ia [5]),
	.datad(\terminal|cpu|plm_matrix|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor34~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|WideNor34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[12]~237 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[12]~237_combout  = (\terminal|cpu|plm_matrix|pl[1]~222_combout  & ((!\terminal|cpu|ireg [10]) # (!\terminal|cpu|plm_matrix|WideNor34~0_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [10]),
	.datad(\terminal|cpu|plm_matrix|pl[1]~222_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[12]~237_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[12]~237 .lut_mask = 16'h5F00;
defparam \terminal|cpu|plm_matrix|pl[12]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~155 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~155_combout  = ((\terminal|cpu|ia [1] & !\terminal|cpu|ireg [12])) # (!\terminal|cpu|plm_matrix|WideNor39~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|ia [1]),
	.datac(\terminal|cpu|plm_matrix|WideNor39~0_combout ),
	.datad(\terminal|cpu|ireg [12]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~155_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~155 .lut_mask = 16'h0FCF;
defparam \terminal|cpu|plm_matrix|pl[1]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~307 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~307_combout  = (\terminal|cpu|plm_matrix|pl[1]~155_combout  & (((\terminal|cpu|ia [1]) # (!\terminal|cpu|ia [2])) # (!\terminal|cpu|plm_matrix|WideNor196~6_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~155_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor196~6_combout ),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [2]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~307_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~307 .lut_mask = 16'hA2AA;
defparam \terminal|cpu|plm_matrix|pl[1]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~156 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~156_combout  = (\terminal|cpu|plm_matrix|WideNor174~combout  & (\terminal|cpu|plm_matrix|pl[1]~306_combout  & (\terminal|cpu|plm_matrix|pl[1]~154_combout  & \terminal|cpu|plm_matrix|pl[1]~307_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor174~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~306_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~154_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~307_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~156_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~156 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[1]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~273 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~273_combout  = ((!\terminal|cpu|plm_matrix|pl[1]~171_combout ) # (!\terminal|cpu|plm_matrix|pl[1]~156_combout )) # (!\terminal|cpu|plm_matrix|WideNor43~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor43~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~156_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[1]~171_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~273_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~273 .lut_mask = 16'h77FF;
defparam \terminal|cpu|plm_matrix|pl[1]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~274 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~274_combout  = ((\terminal|cpu|plm_matrix|pl[1]~273_combout ) # ((!\terminal|cpu|plm_matrix|pl[1]~245_combout ) # (!\terminal|cpu|plm_matrix|pl[1]~66_combout ))) # (!\terminal|cpu|plm_matrix|pl[12]~237_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[12]~237_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[1]~273_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~66_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~245_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~274_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~274 .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[1]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~270 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~270_combout  = (\terminal|cpu|ireg [7] & (\terminal|cpu|ia [5] & !\terminal|cpu|ia [0]))

	.dataa(\terminal|cpu|ireg [7]),
	.datab(\terminal|cpu|ia [5]),
	.datac(gnd),
	.datad(\terminal|cpu|ia [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~270_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~270 .lut_mask = 16'h0088;
defparam \terminal|cpu|plm_matrix|pl[1]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~271 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~271_combout  = (!\terminal|cpu|ia [1] & (\terminal|cpu|ri [2] & (\terminal|cpu|plm_matrix|pl[1]~121_combout  & \terminal|cpu|ri [1])))

	.dataa(\terminal|cpu|ia [1]),
	.datab(\terminal|cpu|ri [2]),
	.datac(\terminal|cpu|plm_matrix|pl[1]~121_combout ),
	.datad(\terminal|cpu|ri [1]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~271_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~271 .lut_mask = 16'h4000;
defparam \terminal|cpu|plm_matrix|pl[1]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~272 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~272_combout  = ((\terminal|cpu|plm_matrix|pl[6]~45_combout  & ((\terminal|cpu|plm_matrix|pl[1]~270_combout ) # (\terminal|cpu|plm_matrix|pl[1]~271_combout )))) # (!\terminal|cpu|plm_matrix|WideNor194~combout )

	.dataa(\terminal|cpu|plm_matrix|pl[6]~45_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor194~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~270_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~271_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~272_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~272 .lut_mask = 16'hBBB3;
defparam \terminal|cpu|plm_matrix|pl[1]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[1]~275 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[1]~275_combout  = (\terminal|cpu|plm_matrix|pl[1]~274_combout ) # (((\terminal|cpu|plm_matrix|pl[1]~272_combout ) # (!\terminal|cpu|plm_matrix|pl[1]~162_combout )) # (!\terminal|cpu|plm_matrix|WideNor76~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~274_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor76~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[1]~272_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~162_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[1]~275_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[1]~275 .lut_mask = 16'hFBFF;
defparam \terminal|cpu|plm_matrix|pl[1]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \terminal|cpu|plm[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl[1]~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[1] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|ri~9 (
// Equation(s):
// \terminal|cpu|ri~9_combout  = (\terminal|cpu|ir_stb~q  & ((\terminal|cpu|br [1]) # ((\terminal|cpu|br [2]) # (\terminal|cpu|breg [11]))))

	.dataa(\terminal|cpu|br [1]),
	.datab(\terminal|cpu|br [2]),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|ir_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~9 .lut_mask = 16'hFE00;
defparam \terminal|cpu|ri~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|ri~10 (
// Equation(s):
// \terminal|cpu|ri~10_combout  = (\terminal|cpu|ri~9_combout  & ((\terminal|cpu|dc_j7~0_combout ) # ((\terminal|cpu|breg [11] & \terminal|cpu|br [2]))))

	.dataa(\terminal|cpu|ri~9_combout ),
	.datab(\terminal|cpu|dc_j7~0_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|br [2]),
	.cin(gnd),
	.combout(\terminal|cpu|ri~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~10 .lut_mask = 16'hA888;
defparam \terminal|cpu|ri~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[4]~7 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[4]~7_combout  = (\terminal|cpu|aclo_rq~q  & (((\terminal|cpu|psw [7] & \terminal|cpu|psw [8])))) # (!\terminal|cpu|aclo_rq~q  & ((\terminal|cpu|pli_matrix|pl[4]~6_combout ) # ((\terminal|cpu|psw [7]))))

	.dataa(\terminal|cpu|pli_matrix|pl[4]~6_combout ),
	.datab(\terminal|cpu|aclo_rq~q ),
	.datac(\terminal|cpu|psw [7]),
	.datad(\terminal|cpu|psw [8]),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[4]~7 .lut_mask = 16'hF232;
defparam \terminal|cpu|pli_matrix|pl[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|pli_matrix|pl[4]~8 (
// Equation(s):
// \terminal|cpu|pli_matrix|pl[4]~8_combout  = (\terminal|cpu|wcpu~q  & (!\terminal|cpu|tout_rq~q  & (\terminal|cpu|pli_matrix|pl[4]~7_combout  & \terminal|cpu|ac0~q )))

	.dataa(\terminal|cpu|wcpu~q ),
	.datab(\terminal|cpu|tout_rq~q ),
	.datac(\terminal|cpu|pli_matrix|pl[4]~7_combout ),
	.datad(\terminal|cpu|ac0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|pli_matrix|pl[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pli_matrix|pl[4]~8 .lut_mask = 16'h2000;
defparam \terminal|cpu|pli_matrix|pl[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|ri~11 (
// Equation(s):
// \terminal|cpu|ri~11_combout  = (!\terminal|cpu|pli_matrix|pl[4]~8_combout  & (\terminal|cpu|pli_ack~q  & ((\terminal|cpu|ac0~q ) # (\terminal|cpu|acok_rq~q ))))

	.dataa(\terminal|cpu|ac0~q ),
	.datab(\terminal|cpu|pli_matrix|pl[4]~8_combout ),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|acok_rq~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~11 .lut_mask = 16'h3020;
defparam \terminal|cpu|ri~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|ri~12 (
// Equation(s):
// \terminal|cpu|ri~12_combout  = (\terminal|cpu|ri~11_combout  & ((\terminal|cpu|ri~6_combout ) # ((\terminal|cpu|ri [2] & !\terminal|cpu|pli_ack~q )))) # (!\terminal|cpu|ri~11_combout  & (\terminal|cpu|ri [2] & (!\terminal|cpu|pli_ack~q )))

	.dataa(\terminal|cpu|ri~11_combout ),
	.datab(\terminal|cpu|ri [2]),
	.datac(\terminal|cpu|pli_ack~q ),
	.datad(\terminal|cpu|ri~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~12 .lut_mask = 16'hAE0C;
defparam \terminal|cpu|ri~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cyclone10lp_lcell_comb \terminal|cpu|ri~13 (
// Equation(s):
// \terminal|cpu|ri~13_combout  = (\terminal|cpu|ri~10_combout ) # ((\terminal|cpu|pi_stb~q  & (\terminal|cpu|plm [1])) # (!\terminal|cpu|pi_stb~q  & ((\terminal|cpu|ri~12_combout ))))

	.dataa(\terminal|cpu|plm [1]),
	.datab(\terminal|cpu|pi_stb~q ),
	.datac(\terminal|cpu|ri~10_combout ),
	.datad(\terminal|cpu|ri~12_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ri~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ri~13 .lut_mask = 16'hFBF8;
defparam \terminal|cpu|ri~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \terminal|cpu|ri[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ri~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ri [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ri[2] .is_wysiwyg = "true";
defparam \terminal|cpu|ri[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor107 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor107~combout  = (((!\terminal|cpu|plm_matrix|WideNor107~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor147~0_combout )) # (!\terminal|cpu|ri [2])) # (!\terminal|cpu|ia [4])

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ri [2]),
	.datac(\terminal|cpu|plm_matrix|WideNor147~0_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor107~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor107~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor107 .lut_mask = 16'h7FFF;
defparam \terminal|cpu|plm_matrix|WideNor107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[24]~116 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[24]~116_combout  = (\terminal|cpu|plm_matrix|WideNor107~combout  & (\terminal|cpu|plm_matrix|WideNor136~combout  & \terminal|cpu|plm_matrix|pl[36]~115_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor107~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor136~combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_matrix|pl[36]~115_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[24]~116_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[24]~116 .lut_mask = 16'h8800;
defparam \terminal|cpu|plm_matrix|pl[24]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~157 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~157_combout  = (\terminal|cpu|plm_matrix|pl[1]~156_combout  & (\terminal|cpu|plm_matrix|WideNor106~combout  & (\terminal|cpu|plm_matrix|WideNor159~combout  & \terminal|cpu|plm_matrix|WideNor183~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[1]~156_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor106~combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor159~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~157_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~157 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[4]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~158 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~158_combout  = (\terminal|cpu|plm_matrix|pl[24]~116_combout  & (\terminal|cpu|plm_matrix|WideNor113~combout  & (\terminal|cpu|plm_matrix|pl[4]~157_combout  & \terminal|cpu|plm_matrix|pl[1]~150_combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[24]~116_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor113~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[4]~157_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[1]~150_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~158_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~158 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[4]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~190 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~190_combout  = (((\terminal|cpu|plm_matrix|WideNor193~0_combout  & \terminal|cpu|plm_matrix|pl[31]~51_combout )) # (!\terminal|cpu|plm_matrix|WideNor126~combout )) # (!\terminal|cpu|plm_matrix|WideNor182~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor193~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor182~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[31]~51_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor126~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~190_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~190 .lut_mask = 16'hB3FF;
defparam \terminal|cpu|plm_matrix|pl[4]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4]~191 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[4]~191_combout  = (\terminal|cpu|plm_matrix|pl[4]~190_combout ) # ((!\terminal|cpu|ireg [3] & (\terminal|cpu|plm_matrix|WideNor65~1_combout  & \terminal|cpu|ix [0])))

	.dataa(\terminal|cpu|ireg [3]),
	.datab(\terminal|cpu|plm_matrix|WideNor65~1_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[4]~190_combout ),
	.datad(\terminal|cpu|ix [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[4]~191_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4]~191 .lut_mask = 16'hF4F0;
defparam \terminal|cpu|plm_matrix|pl[4]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[4] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [4] = ((\terminal|cpu|plm_matrix|pl[4]~191_combout ) # ((!\terminal|cpu|plm_matrix|pl[4]~144_combout ) # (!\terminal|cpu|plm_matrix|pl[4]~188_combout ))) # (!\terminal|cpu|plm_matrix|pl[4]~158_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[4]~158_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[4]~191_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[4]~188_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[4]~144_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [4]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[4] .lut_mask = 16'hDFFF;
defparam \terminal|cpu|plm_matrix|pl[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \terminal|cpu|plm[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[4] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cyclone10lp_lcell_comb \terminal|cpu|Mux22~4 (
// Equation(s):
// \terminal|cpu|Mux22~4_combout  = (\terminal|cpu|plm [4] & \terminal|cpu|plm [7])

	.dataa(gnd),
	.datab(\terminal|cpu|plm [4]),
	.datac(gnd),
	.datad(\terminal|cpu|plm [7]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux22~4 .lut_mask = 16'hCC00;
defparam \terminal|cpu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|Mux17~2 (
// Equation(s):
// \terminal|cpu|Mux17~2_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [7]) # ((\terminal|cpu|r[2][14]~q )))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [7] & ((\terminal|cpu|r[0][14]~q ))))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[2][14]~q ),
	.datad(\terminal|cpu|r[0][14]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~2 .lut_mask = 16'hB9A8;
defparam \terminal|cpu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|Mux17~3 (
// Equation(s):
// \terminal|cpu|Mux17~3_combout  = (\terminal|cpu|plm [7] & ((\terminal|cpu|Mux17~2_combout  & (\terminal|cpu|r[3][14]~q )) # (!\terminal|cpu|Mux17~2_combout  & ((\terminal|cpu|r[1][14]~q ))))) # (!\terminal|cpu|plm [7] & (((\terminal|cpu|Mux17~2_combout 
// ))))

	.dataa(\terminal|cpu|r[3][14]~q ),
	.datab(\terminal|cpu|plm [7]),
	.datac(\terminal|cpu|r[1][14]~q ),
	.datad(\terminal|cpu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~3 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|Mux17~4 (
// Equation(s):
// \terminal|cpu|Mux17~4_combout  = (\terminal|cpu|Mux22~3_combout  & (((\terminal|cpu|Mux22~2_combout  & \terminal|cpu|ear1 [14])))) # (!\terminal|cpu|Mux22~3_combout  & ((\terminal|cpu|Mux17~3_combout ) # ((!\terminal|cpu|Mux22~2_combout ))))

	.dataa(\terminal|cpu|Mux17~3_combout ),
	.datab(\terminal|cpu|Mux22~3_combout ),
	.datac(\terminal|cpu|Mux22~2_combout ),
	.datad(\terminal|cpu|ear1 [14]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~4 .lut_mask = 16'hE323;
defparam \terminal|cpu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux17~0 (
// Equation(s):
// \terminal|cpu|Mux17~0_combout  = (\terminal|cpu|Mux22~14_combout  & (((\terminal|cpu|Mux22~0_combout )))) # (!\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux22~0_combout  & (\terminal|cpu|pc1 [14])) # (!\terminal|cpu|Mux22~0_combout  & 
// ((\terminal|cpu|r[4][14]~q )))))

	.dataa(\terminal|cpu|pc1 [14]),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[4][14]~q ),
	.datad(\terminal|cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~0 .lut_mask = 16'hEE30;
defparam \terminal|cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|Mux17~1 (
// Equation(s):
// \terminal|cpu|Mux17~1_combout  = (\terminal|cpu|Mux22~14_combout  & ((\terminal|cpu|Mux17~0_combout  & (\terminal|cpu|pc2 [14])) # (!\terminal|cpu|Mux17~0_combout  & ((\terminal|cpu|r[6][14]~q ))))) # (!\terminal|cpu|Mux22~14_combout  & 
// (((\terminal|cpu|Mux17~0_combout ))))

	.dataa(\terminal|cpu|pc2 [14]),
	.datab(\terminal|cpu|Mux22~14_combout ),
	.datac(\terminal|cpu|r[6][14]~q ),
	.datad(\terminal|cpu|Mux17~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~1 .lut_mask = 16'hBBC0;
defparam \terminal|cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cyclone10lp_lcell_comb \terminal|cpu|Mux17~5 (
// Equation(s):
// \terminal|cpu|Mux17~5_combout  = (\terminal|cpu|Mux22~1_combout  & ((\terminal|cpu|Mux17~4_combout  & (\terminal|cpu|Mux17~1_combout )) # (!\terminal|cpu|Mux17~4_combout  & ((\terminal|cpu|r[5][14]~q ))))) # (!\terminal|cpu|Mux22~1_combout  & 
// (\terminal|cpu|Mux17~4_combout ))

	.dataa(\terminal|cpu|Mux22~1_combout ),
	.datab(\terminal|cpu|Mux17~4_combout ),
	.datac(\terminal|cpu|Mux17~1_combout ),
	.datad(\terminal|cpu|r[5][14]~q ),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~5 .lut_mask = 16'hE6C4;
defparam \terminal|cpu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|Mux17~6 (
// Equation(s):
// \terminal|cpu|Mux17~6_combout  = (\terminal|cpu|plm [6] & ((\terminal|cpu|plm [5]) # ((\terminal|cpu|sreg [14])))) # (!\terminal|cpu|plm [6] & (!\terminal|cpu|plm [5] & (\terminal|cpu|ear2 [14])))

	.dataa(\terminal|cpu|plm [6]),
	.datab(\terminal|cpu|plm [5]),
	.datac(\terminal|cpu|ear2 [14]),
	.datad(\terminal|cpu|sreg [14]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~6 .lut_mask = 16'hBA98;
defparam \terminal|cpu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cyclone10lp_lcell_comb \terminal|cpu|Mux17~7 (
// Equation(s):
// \terminal|cpu|Mux17~7_combout  = (\terminal|cpu|Mux17~6_combout  & ((\terminal|cpu|qreg [14]) # ((!\terminal|cpu|plm [5])))) # (!\terminal|cpu|Mux17~6_combout  & (((\terminal|cpu|acc [14] & \terminal|cpu|plm [5]))))

	.dataa(\terminal|cpu|Mux17~6_combout ),
	.datab(\terminal|cpu|qreg [14]),
	.datac(\terminal|cpu|acc [14]),
	.datad(\terminal|cpu|plm [5]),
	.cin(gnd),
	.combout(\terminal|cpu|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Mux17~7 .lut_mask = 16'hD8AA;
defparam \terminal|cpu|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|areg[14]~2 (
// Equation(s):
// \terminal|cpu|areg[14]~2_combout  = (\terminal|cpu|Mux22~4_combout  & ((\terminal|cpu|Mux17~7_combout ))) # (!\terminal|cpu|Mux22~4_combout  & (\terminal|cpu|Mux17~5_combout ))

	.dataa(\terminal|cpu|Mux22~4_combout ),
	.datab(\terminal|cpu|Mux17~5_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|Mux17~7_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|areg[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|areg[14]~2 .lut_mask = 16'hEE44;
defparam \terminal|cpu|areg[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \terminal|cpu|areg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|areg[14]~2_combout ),
	.asdata(\terminal|cpu|ear2[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|ra_wa~combout ),
	.ena(\terminal|cpu|wra~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|areg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|areg[14] .is_wysiwyg = "true";
defparam \terminal|cpu|areg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[14]~1 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[14]~1_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [14]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [14]))

	.dataa(gnd),
	.datab(\terminal|cpu|iop_sta~q ),
	.datac(\terminal|cpu|wb_adr [14]),
	.datad(\terminal|cpu|areg [14]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[14]~1 .lut_mask = 16'hFC30;
defparam \terminal|cpu|wbm_adr_o[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cyclone10lp_lcell_comb \terminal|ram|wb_ack_o~0 (
// Equation(s):
// \terminal|ram|wb_ack_o~0_combout  = (!\terminal|cpu|wbm_adr_o[14]~1_combout  & (!\terminal|cpu|wbm_adr_o[15]~0_combout  & (!\terminal|cpu|wbm_adr_o[13]~2_combout  & \terminal|uart|always2~1_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[14]~1_combout ),
	.datab(\terminal|cpu|wbm_adr_o[15]~0_combout ),
	.datac(\terminal|cpu|wbm_adr_o[13]~2_combout ),
	.datad(\terminal|uart|always2~1_combout ),
	.cin(gnd),
	.combout(\terminal|ram|wb_ack_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|wb_ack_o~0 .lut_mask = 16'h0100;
defparam \terminal|ram|wb_ack_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \terminal|ram|ack[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ram|wb_ack_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ram|ack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ram|ack[0] .is_wysiwyg = "true";
defparam \terminal|ram|ack[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cyclone10lp_lcell_comb \terminal|ram|ack~0 (
// Equation(s):
// \terminal|ram|ack~0_combout  = (\terminal|cpu|wb_cyc~q  & \terminal|ram|ack [0])

	.dataa(\terminal|cpu|wb_cyc~q ),
	.datab(gnd),
	.datac(\terminal|ram|ack [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|ram|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ram|ack~0 .lut_mask = 16'hA0A0;
defparam \terminal|ram|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \terminal|ram|ack[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ram|ack~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ram|ack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ram|ack[1] .is_wysiwyg = "true";
defparam \terminal|ram|ack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cyclone10lp_lcell_comb \terminal|videoreg|reply (
// Equation(s):
// \terminal|videoreg|reply~combout  = (\terminal|videoreg|bus_strobe~1_combout  & (!\terminal|cpu|wbm_adr_o[9]~13_combout  & (!\terminal|videoreg|wb_ack_o~q  & \terminal|uart|always2~2_combout )))

	.dataa(\terminal|videoreg|bus_strobe~1_combout ),
	.datab(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.datac(\terminal|videoreg|wb_ack_o~q ),
	.datad(\terminal|uart|always2~2_combout ),
	.cin(gnd),
	.combout(\terminal|videoreg|reply~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|reply .lut_mask = 16'h0200;
defparam \terminal|videoreg|reply .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \terminal|videoreg|wb_ack_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|reply~combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_ack_o .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cyclone10lp_lcell_comb \terminal|video|reply (
// Equation(s):
// \terminal|video|reply~combout  = (!\terminal|video|wb_ack_o~q  & \terminal|video|bus_strobe~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|video|wb_ack_o~q ),
	.datad(\terminal|video|bus_strobe~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|reply~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|reply .lut_mask = 16'h0F00;
defparam \terminal|video|reply .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \terminal|video|wb_ack_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|video|reply~combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|wb_ack_o .is_wysiwyg = "true";
defparam \terminal|video|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cyclone10lp_lcell_comb \terminal|ps20|reply (
// Equation(s):
// \terminal|ps20|reply~combout  = (\terminal|videoreg|bus_strobe~1_combout  & (\terminal|cpu|wbm_adr_o[9]~13_combout  & (!\terminal|ps20|wb_ack_o~q  & \terminal|uart|always2~2_combout )))

	.dataa(\terminal|videoreg|bus_strobe~1_combout ),
	.datab(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.datac(\terminal|ps20|wb_ack_o~q ),
	.datad(\terminal|uart|always2~2_combout ),
	.cin(gnd),
	.combout(\terminal|ps20|reply~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|ps20|reply .lut_mask = 16'h0800;
defparam \terminal|ps20|reply .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \terminal|ps20|wb_ack_o (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|ps20|reply~combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|ps20|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|ps20|wb_ack_o .is_wysiwyg = "true";
defparam \terminal|ps20|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cyclone10lp_lcell_comb \terminal|wb_ack~0 (
// Equation(s):
// \terminal|wb_ack~0_combout  = (!\terminal|uart|wb_ack_o~q  & (!\terminal|videoreg|wb_ack_o~q  & (!\terminal|video|wb_ack_o~q  & !\terminal|ps20|wb_ack_o~q )))

	.dataa(\terminal|uart|wb_ack_o~q ),
	.datab(\terminal|videoreg|wb_ack_o~q ),
	.datac(\terminal|video|wb_ack_o~q ),
	.datad(\terminal|ps20|wb_ack_o~q ),
	.cin(gnd),
	.combout(\terminal|wb_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|wb_ack~0 .lut_mask = 16'h0001;
defparam \terminal|wb_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cyclone10lp_lcell_comb \terminal|wb_ack~1 (
// Equation(s):
// \terminal|wb_ack~1_combout  = (\terminal|wb_ack~0_combout  & (((!\terminal|ram|ack [1] & !\terminal|cpu|wb_we~q )) # (!\terminal|ram|wb_ack_o~0_combout )))

	.dataa(\terminal|ram|wb_ack_o~0_combout ),
	.datab(\terminal|ram|ack [1]),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|wb_ack~0_combout ),
	.cin(gnd),
	.combout(\terminal|wb_ack~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|wb_ack~1 .lut_mask = 16'h5700;
defparam \terminal|wb_ack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cyclone10lp_lcell_comb \terminal|cpu|wb_rdone~0 (
// Equation(s):
// \terminal|cpu|wb_rdone~0_combout  = (\terminal|cpu|wb_stb~q  & (!\terminal|cpu|wb_we~q  & ((\terminal|cpu|to_rply~q ) # (!\terminal|wb_ack~1_combout ))))

	.dataa(\terminal|wb_ack~1_combout ),
	.datab(\terminal|cpu|wb_stb~q ),
	.datac(\terminal|cpu|wb_we~q ),
	.datad(\terminal|cpu|to_rply~q ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_rdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_rdone~0 .lut_mask = 16'h0C04;
defparam \terminal|cpu|wb_rdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[10]~3 (
// Equation(s):
// \terminal|videoreg|vtcsr[10]~3_combout  = !\terminal|cpu|qreg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|qreg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[10]~3 .lut_mask = 16'h0F0F;
defparam \terminal|videoreg|vtcsr[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \terminal|videoreg|vtcsr[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[10] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[10]~3 (
// Equation(s):
// \terminal|videoreg|wb_dat_o[10]~3_combout  = !\terminal|videoreg|vtcsr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [10]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[10]~3 .lut_mask = 16'h00FF;
defparam \terminal|videoreg|wb_dat_o[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \terminal|videoreg|wb_dat_o[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[10]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[10] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~39 (
// Equation(s):
// \terminal|cpu|wb_dat~39_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a2 ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [10])))) # 
// (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|wb_ack_o~0_combout  & ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|wb_ack_o~0_combout ),
	.datac(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~39_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~39 .lut_mask = 16'hECA0;
defparam \terminal|cpu|wb_dat~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~40 (
// Equation(s):
// \terminal|cpu|wb_dat~40_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~39_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [10]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|videoreg|wb_dat_o [10]),
	.datad(\terminal|cpu|wb_dat~39_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~40_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~40 .lut_mask = 16'hCC80;
defparam \terminal|cpu|wb_dat~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \terminal|cpu|wb_dat[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[10] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \terminal|cpu|br[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[2] .is_wysiwyg = "true";
defparam \terminal|cpu|br[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \terminal|cpu|ireg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[10] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cyclone10lp_lcell_comb \terminal|cpu|Equal33~1 (
// Equation(s):
// \terminal|cpu|Equal33~1_combout  = (\terminal|cpu|Equal33~0_combout  & !\terminal|cpu|ea_cta[4]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|Equal33~0_combout ),
	.datad(\terminal|cpu|ea_cta[4]~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|Equal33~1 .lut_mask = 16'h00F0;
defparam \terminal|cpu|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \terminal|cpu|ea_f[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|Equal33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0_set~0 (
// Equation(s):
// \terminal|cpu|ea_trdy0_set~0_combout  = (\terminal|cpu|ea_nrdy~q  & ((\terminal|cpu|ea_f [1]) # ((\terminal|cpu|ea_f [4] & \terminal|cpu|ireg [9]))))

	.dataa(\terminal|cpu|ea_f [4]),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ea_f [1]),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0_set~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0_set~0 .lut_mask = 16'hF800;
defparam \terminal|cpu|ea_trdy0_set~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0_set~1 (
// Equation(s):
// \terminal|cpu|ea_trdy0_set~1_combout  = (\terminal|cpu|mc_res~combout ) # ((!\terminal|cpu|ireg [10] & (!\terminal|cpu|alu_st [1] & \terminal|cpu|ea_trdy0_set~0_combout )))

	.dataa(\terminal|cpu|ireg [10]),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|ea_trdy0_set~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0_set~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0_set~1 .lut_mask = 16'hCDCC;
defparam \terminal|cpu|ea_trdy0_set~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0~0 (
// Equation(s):
// \terminal|cpu|ea_trdy0~0_combout  = (\terminal|cpu|ireg [10]) # (!\terminal|cpu|alu_st [1])

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(gnd),
	.datac(\terminal|cpu|ireg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0~0 .lut_mask = 16'hF5F5;
defparam \terminal|cpu|ea_trdy0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|ea_f4r~0 (
// Equation(s):
// \terminal|cpu|ea_f4r~0_combout  = (!\terminal|cpu|ea_ctld~combout  & ((\terminal|cpu|alu_st [0] & (\terminal|cpu|ea_f [4])) # (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|ea_f4r~q )))))

	.dataa(\terminal|cpu|ea_ctld~combout ),
	.datab(\terminal|cpu|ea_f [4]),
	.datac(\terminal|cpu|ea_f4r~q ),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|ea_f4r~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_f4r~0 .lut_mask = 16'h4450;
defparam \terminal|cpu|ea_f4r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \terminal|cpu|ea_f4r (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_f4r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_f4r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_f4r .is_wysiwyg = "true";
defparam \terminal|cpu|ea_f4r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0~1 (
// Equation(s):
// \terminal|cpu|ea_trdy0~1_combout  = (\terminal|cpu|ireg [9] & (((!\terminal|cpu|ea_f4r~q  & !\terminal|cpu|ea_1tm~q )) # (!\terminal|cpu|ea_nrdy~q )))

	.dataa(\terminal|cpu|ea_f4r~q ),
	.datab(\terminal|cpu|ireg [9]),
	.datac(\terminal|cpu|ea_1tm~q ),
	.datad(\terminal|cpu|ea_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0~1 .lut_mask = 16'h04CC;
defparam \terminal|cpu|ea_trdy0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0~2 (
// Equation(s):
// \terminal|cpu|ea_trdy0~2_combout  = (\terminal|cpu|ea_trdy0~1_combout ) # ((!\terminal|cpu|ireg [9] & ((!\terminal|cpu|Equal22~0_combout ) # (!\terminal|cpu|rn_wa[2]~9_combout ))))

	.dataa(\terminal|cpu|rn_wa[2]~9_combout ),
	.datab(\terminal|cpu|Equal22~0_combout ),
	.datac(\terminal|cpu|ireg [9]),
	.datad(\terminal|cpu|ea_trdy0~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0~2 .lut_mask = 16'hFF07;
defparam \terminal|cpu|ea_trdy0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|ea_trdy0~3 (
// Equation(s):
// \terminal|cpu|ea_trdy0~3_combout  = (\terminal|cpu|ea_trdy0_set~1_combout ) # ((\terminal|cpu|ea_trdy0~q  & ((\terminal|cpu|ea_trdy0~0_combout ) # (\terminal|cpu|ea_trdy0~2_combout ))))

	.dataa(\terminal|cpu|ea_trdy0_set~1_combout ),
	.datab(\terminal|cpu|ea_trdy0~0_combout ),
	.datac(\terminal|cpu|ea_trdy0~q ),
	.datad(\terminal|cpu|ea_trdy0~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_trdy0~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0~3 .lut_mask = 16'hFAEA;
defparam \terminal|cpu|ea_trdy0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \terminal|cpu|ea_trdy0 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ea_trdy0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ea_trdy0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ea_trdy0 .is_wysiwyg = "true";
defparam \terminal|cpu|ea_trdy0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|ea_rdy~1 (
// Equation(s):
// \terminal|cpu|ea_rdy~1_combout  = (\terminal|cpu|ea_rdy~0_combout  & ((\terminal|cpu|ea_trdy0~q ) # (\terminal|cpu|ea_trdy0_set~1_combout )))

	.dataa(gnd),
	.datab(\terminal|cpu|ea_trdy0~q ),
	.datac(\terminal|cpu|ea_trdy0_set~1_combout ),
	.datad(\terminal|cpu|ea_rdy~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ea_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ea_rdy~1 .lut_mask = 16'hFC00;
defparam \terminal|cpu|ea_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \terminal|cpu|plm[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[0] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0]~50 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[0]~50_combout  = (\terminal|cpu|plm_matrix|WideNor56~combout  & ((\terminal|cpu|ia [5]) # ((!\terminal|cpu|plm_matrix|pl[7]~49_combout ) # (!\terminal|cpu|plm_matrix|WideNor14~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor56~combout ),
	.datab(\terminal|cpu|ia [5]),
	.datac(\terminal|cpu|plm_matrix|WideNor14~0_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[7]~49_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0]~50 .lut_mask = 16'h8AAA;
defparam \terminal|cpu|plm_matrix|pl[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0]~53 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[0]~53_combout  = (!\terminal|cpu|plm_matrix|WideNor28~2_combout  & (\terminal|cpu|plm_matrix|WideNor117~combout  & \terminal|cpu|plm_matrix|pl[0]~50_combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor28~2_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|WideNor117~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[0]~50_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0]~53 .lut_mask = 16'h5000;
defparam \terminal|cpu|plm_matrix|pl[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[0] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [0] = (\terminal|cpu|plm_matrix|WideNor64~combout  & (\terminal|cpu|plm_matrix|pl[3]~295_combout  & (\terminal|cpu|plm_matrix|pl[0]~48_combout  & \terminal|cpu|plm_matrix|pl[0]~53_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor64~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[3]~295_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[0]~48_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[0]~53_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [0]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[0] .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cyclone10lp_lcell_comb \terminal|cpu|plm~0 (
// Equation(s):
// \terminal|cpu|plm~0_combout  = (\terminal|cpu|mc_stb~q  & ((\terminal|cpu|plm_matrix|pl [0]))) # (!\terminal|cpu|mc_stb~q  & (\terminal|cpu|plm [0]))

	.dataa(\terminal|cpu|mc_stb~q ),
	.datab(gnd),
	.datac(\terminal|cpu|plm [0]),
	.datad(\terminal|cpu|plm_matrix|pl [0]),
	.cin(gnd),
	.combout(\terminal|cpu|plm~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm~0 .lut_mask = 16'hFA50;
defparam \terminal|cpu|plm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|mc_drdy1~0 (
// Equation(s):
// \terminal|cpu|mc_drdy1~0_combout  = (\terminal|cpu|mc_drdy1~q ) # ((\terminal|cpu|rdat~q  & ((\terminal|cpu|iop_in~q ) # (\terminal|cpu|iop_rcd~q ))))

	.dataa(\terminal|cpu|rdat~q ),
	.datab(\terminal|cpu|mc_drdy1~q ),
	.datac(\terminal|cpu|iop_in~q ),
	.datad(\terminal|cpu|iop_rcd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|mc_drdy1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|mc_drdy1~0 .lut_mask = 16'hEEEC;
defparam \terminal|cpu|mc_drdy1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|always73~0 (
// Equation(s):
// \terminal|cpu|always73~0_combout  = (\terminal|cpu|mc_drdy0~q ) # ((\terminal|cpu|io_in~0_combout  & \terminal|cpu|io_start~combout ))

	.dataa(\terminal|cpu|io_in~0_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|mc_drdy0~q ),
	.datad(\terminal|cpu|io_start~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|always73~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|always73~0 .lut_mask = 16'hFAF0;
defparam \terminal|cpu|always73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \terminal|cpu|mc_drdy0 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|always73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|iop_sta~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|mc_drdy0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|mc_drdy0 .is_wysiwyg = "true";
defparam \terminal|cpu|mc_drdy0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|mc_drdy1~1 (
// Equation(s):
// \terminal|cpu|mc_drdy1~1_combout  = (\terminal|cpu|mc_drdy1~0_combout  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|iop_sta~q ) # (!\terminal|cpu|mc_drdy0~q ))))

	.dataa(\terminal|cpu|mc_drdy1~0_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|mc_drdy0~q ),
	.datad(\terminal|cpu|iop_sta~q ),
	.cin(gnd),
	.combout(\terminal|cpu|mc_drdy1~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|mc_drdy1~1 .lut_mask = 16'h2202;
defparam \terminal|cpu|mc_drdy1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|mc_drdy1~2 (
// Equation(s):
// \terminal|cpu|mc_drdy1~2_combout  = (\terminal|cpu|mc_drdy1~1_combout  & ((\terminal|cpu|iop_sta~q ) # ((!\terminal|cpu|io_in~0_combout ) # (!\terminal|cpu|io_start~combout ))))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(\terminal|cpu|io_start~combout ),
	.datac(\terminal|cpu|io_in~0_combout ),
	.datad(\terminal|cpu|mc_drdy1~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|mc_drdy1~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|mc_drdy1~2 .lut_mask = 16'hBF00;
defparam \terminal|cpu|mc_drdy1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \terminal|cpu|mc_drdy1 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|mc_drdy1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|mc_drdy1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|mc_drdy1 .is_wysiwyg = "true";
defparam \terminal|cpu|mc_drdy1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_st~3 (
// Equation(s):
// \terminal|cpu|alu_st~3_combout  = (\terminal|cpu|mc_drdy1~q ) # ((\terminal|cpu|mc_stb~q  & ((!\terminal|cpu|plm_matrix|pl [27]))) # (!\terminal|cpu|mc_stb~q  & (!\terminal|cpu|plm [27])))

	.dataa(\terminal|cpu|plm [27]),
	.datab(\terminal|cpu|mc_drdy1~q ),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|plm_matrix|pl [27]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~3 .lut_mask = 16'hCDFD;
defparam \terminal|cpu|alu_st~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cyclone10lp_lcell_comb \terminal|cpu|alu_nrdy~0 (
// Equation(s):
// \terminal|cpu|alu_nrdy~0_combout  = (!\terminal|cpu|pi_stb~q  & ((\terminal|cpu|alu_nrdy~q ) # (\terminal|cpu|mc_stb~q )))

	.dataa(\terminal|cpu|alu_nrdy~q ),
	.datab(gnd),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|pi_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_nrdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_nrdy~0 .lut_mask = 16'h00FA;
defparam \terminal|cpu|alu_nrdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|alu_nrdy~1 (
// Equation(s):
// \terminal|cpu|alu_nrdy~1_combout  = (\terminal|cpu|alu_nrdy~0_combout  & (!\terminal|cpu|mc_res~combout  & !\terminal|cpu|alu_wr~combout ))

	.dataa(gnd),
	.datab(\terminal|cpu|alu_nrdy~0_combout ),
	.datac(\terminal|cpu|mc_res~combout ),
	.datad(\terminal|cpu|alu_wr~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_nrdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_nrdy~1 .lut_mask = 16'h000C;
defparam \terminal|cpu|alu_nrdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \terminal|cpu|alu_nrdy (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_nrdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_nrdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_nrdy .is_wysiwyg = "true";
defparam \terminal|cpu|alu_nrdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|alu_st~4 (
// Equation(s):
// \terminal|cpu|alu_st~4_combout  = (\terminal|cpu|alu_st~3_combout  & (\terminal|cpu|alu_nrdy~q  & ((!\terminal|cpu|io_st [2]) # (!\terminal|cpu|io_st [4]))))

	.dataa(\terminal|cpu|alu_st~3_combout ),
	.datab(\terminal|cpu|io_st [4]),
	.datac(\terminal|cpu|alu_nrdy~q ),
	.datad(\terminal|cpu|io_st [2]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~4 .lut_mask = 16'h20A0;
defparam \terminal|cpu|alu_st~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|en_alu_rc~1 (
// Equation(s):
// \terminal|cpu|en_alu_rc~1_combout  = (!\terminal|cpu|plm [2] & (!\terminal|cpu|mc_stb~q  & ((!\terminal|cpu|plm [29]) # (!\terminal|cpu|plm [3]))))

	.dataa(\terminal|cpu|plm [3]),
	.datab(\terminal|cpu|plm [2]),
	.datac(\terminal|cpu|plm [29]),
	.datad(\terminal|cpu|mc_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|en_alu_rc~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|en_alu_rc~1 .lut_mask = 16'h0013;
defparam \terminal|cpu|en_alu_rc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cyclone10lp_lcell_comb \terminal|cpu|rta_fall~2 (
// Equation(s):
// \terminal|cpu|rta_fall~2_combout  = (\terminal|cpu|rta_fall~3_combout  & ((\terminal|cpu|wra~6_combout ) # (\terminal|cpu|rta_fall~q )))

	.dataa(\terminal|cpu|wra~6_combout ),
	.datab(\terminal|cpu|rta_fall~3_combout ),
	.datac(\terminal|cpu|rta_fall~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|rta_fall~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|rta_fall~2 .lut_mask = 16'hC8C8;
defparam \terminal|cpu|rta_fall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \terminal|cpu|rta_fall (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|rta_fall~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|rta_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|rta_fall .is_wysiwyg = "true";
defparam \terminal|cpu|rta_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cyclone10lp_lcell_comb \terminal|cpu|en_alu_rc~0 (
// Equation(s):
// \terminal|cpu|en_alu_rc~0_combout  = (!\terminal|cpu|plm_matrix|pl [2] & (\terminal|cpu|mc_stb~q  & ((!\terminal|cpu|plm_matrix|pl [3]) # (!\terminal|cpu|plm_matrix|pl [29]))))

	.dataa(\terminal|cpu|plm_matrix|pl [29]),
	.datab(\terminal|cpu|plm_matrix|pl [2]),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|plm_matrix|pl [3]),
	.cin(gnd),
	.combout(\terminal|cpu|en_alu_rc~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|en_alu_rc~0 .lut_mask = 16'h1030;
defparam \terminal|cpu|en_alu_rc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|en_alu_rc~2 (
// Equation(s):
// \terminal|cpu|en_alu_rc~2_combout  = (\terminal|cpu|en_alu_rc~1_combout ) # (((\terminal|cpu|iop_sta~q ) # (\terminal|cpu|en_alu_rc~0_combout )) # (!\terminal|cpu|rta_fall~q ))

	.dataa(\terminal|cpu|en_alu_rc~1_combout ),
	.datab(\terminal|cpu|rta_fall~q ),
	.datac(\terminal|cpu|iop_sta~q ),
	.datad(\terminal|cpu|en_alu_rc~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|en_alu_rc~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|en_alu_rc~2 .lut_mask = 16'hFFFB;
defparam \terminal|cpu|en_alu_rc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cyclone10lp_lcell_comb \terminal|cpu|alu_st~5 (
// Equation(s):
// \terminal|cpu|alu_st~5_combout  = (\terminal|cpu|en_alu_rc~2_combout  & (((\terminal|cpu|plm~0_combout  & \terminal|cpu|alu_st~4_combout )) # (!\terminal|cpu|ea_rdy~1_combout )))

	.dataa(\terminal|cpu|ea_rdy~1_combout ),
	.datab(\terminal|cpu|plm~0_combout ),
	.datac(\terminal|cpu|alu_st~4_combout ),
	.datad(\terminal|cpu|en_alu_rc~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~5 .lut_mask = 16'hD500;
defparam \terminal|cpu|alu_st~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cyclone10lp_lcell_comb \terminal|cpu|alu_st~2 (
// Equation(s):
// \terminal|cpu|alu_st~2_combout  = (\terminal|cpu|mc_stb~q  & !\terminal|cpu|ac0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|ac0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~2 .lut_mask = 16'h00F0;
defparam \terminal|cpu|alu_st~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|alu_st~6 (
// Equation(s):
// \terminal|cpu|alu_st~6_combout  = (!\terminal|cpu|mc_res~combout  & (!\terminal|cpu|alu_st [0] & ((\terminal|cpu|alu_st~5_combout ) # (\terminal|cpu|alu_st~2_combout ))))

	.dataa(\terminal|cpu|alu_st~5_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|alu_st [0]),
	.datad(\terminal|cpu|alu_st~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~6 .lut_mask = 16'h0302;
defparam \terminal|cpu|alu_st~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \terminal|cpu|alu_st[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_st~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_st[0] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|wra~4 (
// Equation(s):
// \terminal|cpu|wra~4_combout  = (\terminal|cpu|alu_st [0] & (\terminal|cpu|ea_rdy~0_combout  & ((\terminal|cpu|ea_trdy0~q ) # (\terminal|cpu|ea_trdy0_set~1_combout ))))

	.dataa(\terminal|cpu|alu_st [0]),
	.datab(\terminal|cpu|ea_trdy0~q ),
	.datac(\terminal|cpu|ea_trdy0_set~1_combout ),
	.datad(\terminal|cpu|ea_rdy~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~4 .lut_mask = 16'hA800;
defparam \terminal|cpu|wra~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cyclone10lp_lcell_comb \terminal|cpu|wra~5 (
// Equation(s):
// \terminal|cpu|wra~5_combout  = (\terminal|cpu|wra~4_combout  & (((\terminal|cpu|ra_fw~q  & \terminal|cpu|alu_st [1])) # (!\terminal|cpu|ra_wx~0_combout ))) # (!\terminal|cpu|wra~4_combout  & (\terminal|cpu|ra_fw~q  & (\terminal|cpu|alu_st [1])))

	.dataa(\terminal|cpu|wra~4_combout ),
	.datab(\terminal|cpu|ra_fw~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|ra_wx~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wra~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wra~5 .lut_mask = 16'hC0EA;
defparam \terminal|cpu|wra~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|iop_una~0 (
// Equation(s):
// \terminal|cpu|iop_una~0_combout  = (!\terminal|cpu|plr[24]~3_combout  & (!\terminal|cpu|plr[21]~2_combout  & ((!\terminal|cpu|plr[22]~1_combout ) # (!\terminal|cpu|plr[23]~0_combout ))))

	.dataa(\terminal|cpu|plr[24]~3_combout ),
	.datab(\terminal|cpu|plr[23]~0_combout ),
	.datac(\terminal|cpu|plr[22]~1_combout ),
	.datad(\terminal|cpu|plr[21]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_una~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_una~0 .lut_mask = 16'h0015;
defparam \terminal|cpu|iop_una~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \terminal|cpu|iop_una (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iop_una~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|alu_st [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iop_una~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iop_una .is_wysiwyg = "true";
defparam \terminal|cpu|iop_una .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|io_start (
// Equation(s):
// \terminal|cpu|io_start~combout  = (\terminal|cpu|wra~5_combout  & ((\terminal|cpu|wra~3_combout ) # ((\terminal|cpu|iop_una~q  & \terminal|cpu|alu_st [1])))) # (!\terminal|cpu|wra~5_combout  & (\terminal|cpu|iop_una~q  & (\terminal|cpu|alu_st [1])))

	.dataa(\terminal|cpu|wra~5_combout ),
	.datab(\terminal|cpu|iop_una~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|wra~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_start~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_start .lut_mask = 16'hEAC0;
defparam \terminal|cpu|io_start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|io_st~0 (
// Equation(s):
// \terminal|cpu|io_st~0_combout  = (\terminal|cpu|io_st [2]) # (!\terminal|cpu|wb_done~combout )

	.dataa(\terminal|cpu|io_st [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_done~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_st~0 .lut_mask = 16'hAAFF;
defparam \terminal|cpu|io_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|io_st~1 (
// Equation(s):
// \terminal|cpu|io_st~1_combout  = (\terminal|cpu|io_st~0_combout  & (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|io_start~combout ) # (\terminal|cpu|io_st [1]))))

	.dataa(\terminal|cpu|io_start~combout ),
	.datab(\terminal|cpu|io_st~0_combout ),
	.datac(\terminal|cpu|io_st [1]),
	.datad(\terminal|cpu|mc_res~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|io_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|io_st~1 .lut_mask = 16'h00C8;
defparam \terminal|cpu|io_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \terminal|cpu|io_st[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|io_st~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|io_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|io_st[1] .is_wysiwyg = "true";
defparam \terminal|cpu|io_st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cyclone10lp_lcell_comb \terminal|cpu|iop_stb~1 (
// Equation(s):
// \terminal|cpu|iop_stb~1_combout  = (\terminal|cpu|wra~5_combout  & ((\terminal|cpu|wra~3_combout ) # ((\terminal|cpu|iop_una~q  & \terminal|cpu|alu_st [1])))) # (!\terminal|cpu|wra~5_combout  & (\terminal|cpu|iop_una~q  & (\terminal|cpu|alu_st [1])))

	.dataa(\terminal|cpu|wra~5_combout ),
	.datab(\terminal|cpu|iop_una~q ),
	.datac(\terminal|cpu|alu_st [1]),
	.datad(\terminal|cpu|wra~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_stb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_stb~1 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|iop_stb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cyclone10lp_lcell_comb \terminal|cpu|iop_stb~2 (
// Equation(s):
// \terminal|cpu|iop_stb~2_combout  = (\terminal|cpu|iop_stb~0_combout ) # ((!\terminal|cpu|io_st [1] & \terminal|cpu|iop_stb~1_combout ))

	.dataa(\terminal|cpu|io_st [1]),
	.datab(gnd),
	.datac(\terminal|cpu|iop_stb~1_combout ),
	.datad(\terminal|cpu|iop_stb~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_stb~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_stb~2 .lut_mask = 16'hFF50;
defparam \terminal|cpu|iop_stb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cyclone10lp_lcell_comb \terminal|cpu|iop_sta~feeder (
// Equation(s):
// \terminal|cpu|iop_sta~feeder_combout  = \terminal|cpu|iop_stb~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|iop_stb~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iop_sta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iop_sta~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|iop_sta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \terminal|cpu|iop_sta (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iop_sta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iop_sta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iop_sta .is_wysiwyg = "true";
defparam \terminal|cpu|iop_sta .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \terminal|cpu|wb_adr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_adr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_adr[2] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_adr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cyclone10lp_lcell_comb \terminal|cpu|wbm_adr_o[2]~12 (
// Equation(s):
// \terminal|cpu|wbm_adr_o[2]~12_combout  = (\terminal|cpu|iop_sta~q  & ((\terminal|cpu|areg [2]))) # (!\terminal|cpu|iop_sta~q  & (\terminal|cpu|wb_adr [2]))

	.dataa(\terminal|cpu|iop_sta~q ),
	.datab(gnd),
	.datac(\terminal|cpu|wb_adr [2]),
	.datad(\terminal|cpu|areg [2]),
	.cin(gnd),
	.combout(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wbm_adr_o[2]~12 .lut_mask = 16'hFA50;
defparam \terminal|cpu|wbm_adr_o[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cyclone10lp_lcell_comb \terminal|videoreg|bus_strobe~0 (
// Equation(s):
// \terminal|videoreg|bus_strobe~0_combout  = (!\terminal|cpu|wbm_adr_o[5]~7_combout  & (!\terminal|cpu|wbm_adr_o[6]~8_combout  & (!\terminal|cpu|wbm_adr_o[8]~9_combout  & !\terminal|cpu|wbm_adr_o[4]~6_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[5]~7_combout ),
	.datab(\terminal|cpu|wbm_adr_o[6]~8_combout ),
	.datac(\terminal|cpu|wbm_adr_o[8]~9_combout ),
	.datad(\terminal|cpu|wbm_adr_o[4]~6_combout ),
	.cin(gnd),
	.combout(\terminal|videoreg|bus_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|bus_strobe~0 .lut_mask = 16'h0001;
defparam \terminal|videoreg|bus_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cyclone10lp_lcell_comb \terminal|videoreg|bus_strobe~1 (
// Equation(s):
// \terminal|videoreg|bus_strobe~1_combout  = (!\terminal|cpu|wbm_adr_o[2]~12_combout  & (!\terminal|cpu|wbm_adr_o[11]~11_combout  & (!\terminal|cpu|wbm_adr_o[10]~10_combout  & \terminal|videoreg|bus_strobe~0_combout )))

	.dataa(\terminal|cpu|wbm_adr_o[2]~12_combout ),
	.datab(\terminal|cpu|wbm_adr_o[11]~11_combout ),
	.datac(\terminal|cpu|wbm_adr_o[10]~10_combout ),
	.datad(\terminal|videoreg|bus_strobe~0_combout ),
	.cin(gnd),
	.combout(\terminal|videoreg|bus_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|bus_strobe~1 .lut_mask = 16'h0100;
defparam \terminal|videoreg|bus_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cyclone10lp_lcell_comb \terminal|videoreg|bus_strobe~2 (
// Equation(s):
// \terminal|videoreg|bus_strobe~2_combout  = (\terminal|videoreg|bus_strobe~1_combout  & (\terminal|uart|always2~2_combout  & !\terminal|cpu|wbm_adr_o[9]~13_combout ))

	.dataa(\terminal|videoreg|bus_strobe~1_combout ),
	.datab(\terminal|uart|always2~2_combout ),
	.datac(\terminal|cpu|wbm_adr_o[9]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|videoreg|bus_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|bus_strobe~2 .lut_mask = 16'h0808;
defparam \terminal|videoreg|bus_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \terminal|videoreg|vtcsr[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [11]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[11] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[11]~feeder (
// Equation(s):
// \terminal|videoreg|wb_dat_o[11]~feeder_combout  = \terminal|videoreg|vtcsr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [11]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[11]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|wb_dat_o[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \terminal|videoreg|wb_dat_o[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[11] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~25 (
// Equation(s):
// \terminal|cpu|wb_dat~25_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a3 ) # ((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\terminal|video|bus_strobe~0_combout  & (((\terminal|ram|wb_ack_o~0_combout  & \terminal|ram|ram|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\terminal|ram|wb_ack_o~0_combout ),
	.datad(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~25 .lut_mask = 16'hF888;
defparam \terminal|cpu|wb_dat~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~26 (
// Equation(s):
// \terminal|cpu|wb_dat~26_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~25_combout ) # ((\terminal|videoreg|bus_strobe~2_combout  & \terminal|videoreg|wb_dat_o [11]))))

	.dataa(\terminal|videoreg|bus_strobe~2_combout ),
	.datab(\terminal|videoreg|wb_dat_o [11]),
	.datac(\terminal|cpu|wb_dat~25_combout ),
	.datad(\terminal|cpu|wb_rdone~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~26_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~26 .lut_mask = 16'hF800;
defparam \terminal|cpu|wb_dat~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \terminal|cpu|wb_dat[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[11] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \terminal|cpu|breg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|wb_dat [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|breg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|breg[11] .is_wysiwyg = "true";
defparam \terminal|cpu|breg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[8]~13 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[8]~13_combout  = (!\terminal|cpu|breg [11] & ((\terminal|cpu|br [3] & ((!\terminal|cpu|br [5]) # (!\terminal|cpu|br [4]))) # (!\terminal|cpu|br [3] & ((\terminal|cpu|br [4]) # (\terminal|cpu|br [5])))))

	.dataa(\terminal|cpu|breg [11]),
	.datab(\terminal|cpu|br [3]),
	.datac(\terminal|cpu|br [4]),
	.datad(\terminal|cpu|br [5]),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[8]~13 .lut_mask = 16'h1554;
defparam \terminal|cpu|pld_matrix|pl[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[8]~14 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[8]~14_combout  = (\terminal|cpu|Equal3~0_combout  & ((\terminal|cpu|pld_matrix|pl[8]~13_combout ) # ((\terminal|cpu|pld_matrix|pl[9]~2_combout )))) # (!\terminal|cpu|Equal3~0_combout  & (((!\terminal|cpu|breg [11] & 
// \terminal|cpu|pld_matrix|pl[9]~2_combout ))))

	.dataa(\terminal|cpu|pld_matrix|pl[8]~13_combout ),
	.datab(\terminal|cpu|Equal3~0_combout ),
	.datac(\terminal|cpu|breg [11]),
	.datad(\terminal|cpu|pld_matrix|pl[9]~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[8]~14 .lut_mask = 16'hCF88;
defparam \terminal|cpu|pld_matrix|pl[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|pld_matrix|pl[8]~20 (
// Equation(s):
// \terminal|cpu|pld_matrix|pl[8]~20_combout  = (\terminal|cpu|pld_matrix|pl[5]~19_combout  & ((!\terminal|cpu|pld_matrix|pl[8]~15_combout ) # (!\terminal|cpu|pld_matrix|pl[8]~14_combout )))

	.dataa(\terminal|cpu|pld_matrix|pl[8]~14_combout ),
	.datab(\terminal|cpu|pld_matrix|pl[8]~15_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|pld_matrix|pl[5]~19_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|pld_matrix|pl[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pld_matrix|pl[8]~20 .lut_mask = 16'h7700;
defparam \terminal|cpu|pld_matrix|pl[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \terminal|cpu|ia[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pld_matrix|pl[8]~20_combout ),
	.asdata(\terminal|cpu|na [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\terminal|cpu|ir_stb~q ),
	.ena(!\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ia [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ia[4] .is_wysiwyg = "true";
defparam \terminal|cpu|ia[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor157~0 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor157~0_combout  = (\terminal|cpu|ia [4] & (!\terminal|cpu|ia [3] & (!\terminal|cpu|ia [1] & \terminal|cpu|ia [5])))

	.dataa(\terminal|cpu|ia [4]),
	.datab(\terminal|cpu|ia [3]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|ia [5]),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor157~0 .lut_mask = 16'h0200;
defparam \terminal|cpu|plm_matrix|WideNor157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~110 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~110_combout  = ((!\terminal|cpu|ireg [10]) # (!\terminal|cpu|ireg [11])) # (!\terminal|cpu|plm_matrix|WideNor157~0_combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor157~0_combout ),
	.datab(\terminal|cpu|ireg [11]),
	.datac(\terminal|cpu|ireg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~110 .lut_mask = 16'h7F7F;
defparam \terminal|cpu|plm_matrix|pl[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~113 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~113_combout  = (\terminal|cpu|plm_matrix|WideNor138~combout  & (\terminal|cpu|plm_matrix|WideNor124~combout  & (\terminal|cpu|plm_matrix|pl[27]~112_combout  & \terminal|cpu|plm_matrix|pl[27]~303_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor138~combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor124~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[27]~112_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[27]~303_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~113 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~111 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~111_combout  = (\terminal|cpu|plm_matrix|WideNor122~combout  & (\terminal|cpu|plm_matrix|pl[7]~302_combout  & ((!\terminal|cpu|plm_matrix|WideNor100~0_combout ) # (!\terminal|cpu|plm_matrix|WideNor25~0_combout ))))

	.dataa(\terminal|cpu|plm_matrix|WideNor25~0_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor122~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[7]~302_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor100~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~111 .lut_mask = 16'h40C0;
defparam \terminal|cpu|plm_matrix|pl[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27]~114 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[27]~114_combout  = (\terminal|cpu|plm_matrix|pl[27]~110_combout  & (\terminal|cpu|plm_matrix|pl[27]~113_combout  & (\terminal|cpu|plm_matrix|pl[27]~111_combout  & \terminal|cpu|plm_matrix|WideNor171~combout )))

	.dataa(\terminal|cpu|plm_matrix|pl[27]~110_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[27]~113_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[27]~111_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor171~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[27]~114_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27]~114 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[27]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[27] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [27] = ((!\terminal|cpu|plm_matrix|pl[36]~109_combout ) # (!\terminal|cpu|plm_matrix|pl[27]~107_combout )) # (!\terminal|cpu|plm_matrix|pl[27]~114_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[27]~114_combout ),
	.datab(gnd),
	.datac(\terminal|cpu|plm_matrix|pl[27]~107_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[36]~109_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [27]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[27] .lut_mask = 16'h5FFF;
defparam \terminal|cpu|plm_matrix|pl[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \terminal|cpu|plm[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [27]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[27] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|word27~0 (
// Equation(s):
// \terminal|cpu|word27~0_combout  = (\terminal|cpu|word27~q  & ((!\terminal|cpu|alu_st [0]) # (!\terminal|cpu|plm [27])))

	.dataa(gnd),
	.datab(\terminal|cpu|plm [27]),
	.datac(\terminal|cpu|alu_st [0]),
	.datad(\terminal|cpu|word27~q ),
	.cin(gnd),
	.combout(\terminal|cpu|word27~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|word27~0 .lut_mask = 16'h3F00;
defparam \terminal|cpu|word27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cyclone10lp_lcell_comb \terminal|cpu|word27~1 (
// Equation(s):
// \terminal|cpu|word27~1_combout  = (\terminal|cpu|word27~0_combout  & (((!\terminal|cpu|na_rc [1] & \terminal|cpu|sd_word~5_combout )) # (!\terminal|cpu|mc_res~combout ))) # (!\terminal|cpu|word27~0_combout  & (((!\terminal|cpu|na_rc [1] & 
// \terminal|cpu|sd_word~5_combout ))))

	.dataa(\terminal|cpu|word27~0_combout ),
	.datab(\terminal|cpu|mc_res~combout ),
	.datac(\terminal|cpu|na_rc [1]),
	.datad(\terminal|cpu|sd_word~5_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|word27~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|word27~1 .lut_mask = 16'h2F22;
defparam \terminal|cpu|word27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \terminal|cpu|word27 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|word27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|word27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|word27 .is_wysiwyg = "true";
defparam \terminal|cpu|word27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~3 (
// Equation(s):
// \terminal|cpu|iocmd_st~3_combout  = (\terminal|cpu|iocmd_st~2_combout ) # ((\terminal|cpu|iocmd_st [2] & ((!\terminal|cpu|alu_wr~combout ) # (!\terminal|cpu|word27~q ))))

	.dataa(\terminal|cpu|iocmd_st~2_combout ),
	.datab(\terminal|cpu|word27~q ),
	.datac(\terminal|cpu|iocmd_st [2]),
	.datad(\terminal|cpu|alu_wr~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~3 .lut_mask = 16'hBAFA;
defparam \terminal|cpu|iocmd_st~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \terminal|cpu|iocmd_st[2] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iocmd_st~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iocmd_st [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[2] .is_wysiwyg = "true";
defparam \terminal|cpu|iocmd_st[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~4 (
// Equation(s):
// \terminal|cpu|iocmd_st~4_combout  = (\terminal|cpu|iocmd_st [0] & (((\terminal|cpu|iocmd_st [4])) # (!\terminal|cpu|iocmd_st [2]))) # (!\terminal|cpu|iocmd_st [0] & (((\terminal|cpu|buf_res~q  & \terminal|cpu|iocmd_st [4]))))

	.dataa(\terminal|cpu|iocmd_st [2]),
	.datab(\terminal|cpu|buf_res~q ),
	.datac(\terminal|cpu|iocmd_st [0]),
	.datad(\terminal|cpu|iocmd_st [4]),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~4 .lut_mask = 16'hFC50;
defparam \terminal|cpu|iocmd_st~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cyclone10lp_lcell_comb \terminal|cpu|iocmd_st~5 (
// Equation(s):
// \terminal|cpu|iocmd_st~5_combout  = (!\terminal|cpu|reset~combout  & ((\terminal|cpu|iocmd_st~4_combout ) # ((\terminal|cpu|iocmd_st [5] & !\terminal|cpu|iocmd_st [2]))))

	.dataa(\terminal|cpu|iocmd_st~4_combout ),
	.datab(\terminal|cpu|iocmd_st [5]),
	.datac(\terminal|cpu|reset~combout ),
	.datad(\terminal|cpu|iocmd_st [2]),
	.cin(gnd),
	.combout(\terminal|cpu|iocmd_st~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|iocmd_st~5 .lut_mask = 16'h0A0E;
defparam \terminal|cpu|iocmd_st~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \terminal|cpu|iocmd_st[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|iocmd_st~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|iocmd_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|iocmd_st[0] .is_wysiwyg = "true";
defparam \terminal|cpu|iocmd_st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|mc_res (
// Equation(s):
// \terminal|cpu|mc_res~combout  = (\terminal|cpu|reset~combout ) # ((\terminal|cpu|iocmd_st [0]) # (\terminal|cpu|tevent~q ))

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|cpu|iocmd_st [0]),
	.datac(\terminal|cpu|tevent~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|mc_res~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|mc_res .lut_mask = 16'hFEFE;
defparam \terminal|cpu|mc_res .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cyclone10lp_lcell_comb \terminal|cpu|wb_iak~0 (
// Equation(s):
// \terminal|cpu|wb_iak~0_combout  = (\terminal|cpu|iop_stb~2_combout  & ((\terminal|cpu|wb_iak~q ) # ((\terminal|cpu|wio_ia~0_combout ) # (\terminal|cpu|wio_ua_rc~0_combout ))))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|cpu|wio_ia~0_combout ),
	.datac(\terminal|cpu|wio_ua_rc~0_combout ),
	.datad(\terminal|cpu|iop_stb~2_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_iak~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_iak~0 .lut_mask = 16'hFE00;
defparam \terminal|cpu|wb_iak~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_iak~1 (
// Equation(s):
// \terminal|cpu|wb_iak~1_combout  = (!\terminal|cpu|mc_res~combout  & ((\terminal|cpu|wb_iak~0_combout ) # ((!\terminal|svic|wb_ack_o~q  & \terminal|cpu|wb_iak~q ))))

	.dataa(\terminal|cpu|mc_res~combout ),
	.datab(\terminal|svic|wb_ack_o~q ),
	.datac(\terminal|cpu|wb_iak~q ),
	.datad(\terminal|cpu|wb_iak~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_iak~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_iak~1 .lut_mask = 16'h5510;
defparam \terminal|cpu|wb_iak~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \terminal|cpu|wb_iak (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_iak~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_iak~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_iak .is_wysiwyg = "true";
defparam \terminal|cpu|wb_iak .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cyclone10lp_lcell_comb \terminal|cpu|tim_nrdy0~0 (
// Equation(s):
// \terminal|cpu|tim_nrdy0~0_combout  = (!\terminal|cpu|reset~combout  & ((\terminal|cpu|abort~combout ) # ((!\terminal|cpu|pli_arq~q  & \terminal|cpu|tim_nrdy0~q ))))

	.dataa(\terminal|cpu|pli_arq~q ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|tim_nrdy0~q ),
	.datad(\terminal|cpu|abort~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|tim_nrdy0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tim_nrdy0~0 .lut_mask = 16'h3310;
defparam \terminal|cpu|tim_nrdy0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \terminal|cpu|tim_nrdy0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tim_nrdy0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tim_nrdy0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tim_nrdy0 .is_wysiwyg = "true";
defparam \terminal|cpu|tim_nrdy0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cyclone10lp_lcell_comb \terminal|cpu|all_rdy~2 (
// Equation(s):
// \terminal|cpu|all_rdy~2_combout  = (!\terminal|cpu|tim_nrdy0~q  & (!\terminal|cpu|tend~q  & !\terminal|cpu|tim_nrdy1~q ))

	.dataa(gnd),
	.datab(\terminal|cpu|tim_nrdy0~q ),
	.datac(\terminal|cpu|tend~q ),
	.datad(\terminal|cpu|tim_nrdy1~q ),
	.cin(gnd),
	.combout(\terminal|cpu|all_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|all_rdy~2 .lut_mask = 16'h0003;
defparam \terminal|cpu|all_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cyclone10lp_lcell_comb \terminal|cpu|tena~0 (
// Equation(s):
// \terminal|cpu|tena~0_combout  = (\terminal|cpu|reset~combout ) # ((!\terminal|cpu|wb_iak~q  & (\terminal|cpu|all_rdy~2_combout  & !\terminal|cpu|wb_stb~q )))

	.dataa(\terminal|cpu|wb_iak~q ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|all_rdy~2_combout ),
	.datad(\terminal|cpu|wb_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|tena~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tena~0 .lut_mask = 16'hCCDC;
defparam \terminal|cpu|tena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \terminal|cpu|qtim[0] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[0] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cyclone10lp_lcell_comb \terminal|cpu|qtim[1]~11 (
// Equation(s):
// \terminal|cpu|qtim[1]~11_combout  = (\terminal|cpu|qtim [1] & (!\terminal|cpu|qtim[0]~10 )) # (!\terminal|cpu|qtim [1] & ((\terminal|cpu|qtim[0]~10 ) # (GND)))
// \terminal|cpu|qtim[1]~12  = CARRY((!\terminal|cpu|qtim[0]~10 ) # (!\terminal|cpu|qtim [1]))

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[0]~10 ),
	.combout(\terminal|cpu|qtim[1]~11_combout ),
	.cout(\terminal|cpu|qtim[1]~12 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[1]~11 .lut_mask = 16'h3C3F;
defparam \terminal|cpu|qtim[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \terminal|cpu|qtim[1] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[1] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|qtim[2]~13 (
// Equation(s):
// \terminal|cpu|qtim[2]~13_combout  = (\terminal|cpu|qtim [2] & (\terminal|cpu|qtim[1]~12  $ (GND))) # (!\terminal|cpu|qtim [2] & (!\terminal|cpu|qtim[1]~12  & VCC))
// \terminal|cpu|qtim[2]~14  = CARRY((\terminal|cpu|qtim [2] & !\terminal|cpu|qtim[1]~12 ))

	.dataa(\terminal|cpu|qtim [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[1]~12 ),
	.combout(\terminal|cpu|qtim[2]~13_combout ),
	.cout(\terminal|cpu|qtim[2]~14 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[2]~13 .lut_mask = 16'hA50A;
defparam \terminal|cpu|qtim[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \terminal|cpu|qtim[2] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[2] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cyclone10lp_lcell_comb \terminal|cpu|qtim[3]~15 (
// Equation(s):
// \terminal|cpu|qtim[3]~15_combout  = (\terminal|cpu|qtim [3] & (!\terminal|cpu|qtim[2]~14 )) # (!\terminal|cpu|qtim [3] & ((\terminal|cpu|qtim[2]~14 ) # (GND)))
// \terminal|cpu|qtim[3]~16  = CARRY((!\terminal|cpu|qtim[2]~14 ) # (!\terminal|cpu|qtim [3]))

	.dataa(\terminal|cpu|qtim [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[2]~14 ),
	.combout(\terminal|cpu|qtim[3]~15_combout ),
	.cout(\terminal|cpu|qtim[3]~16 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[3]~15 .lut_mask = 16'h5A5F;
defparam \terminal|cpu|qtim[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \terminal|cpu|qtim[3] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[3] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cyclone10lp_lcell_comb \terminal|cpu|qtim[4]~17 (
// Equation(s):
// \terminal|cpu|qtim[4]~17_combout  = (\terminal|cpu|qtim [4] & (\terminal|cpu|qtim[3]~16  $ (GND))) # (!\terminal|cpu|qtim [4] & (!\terminal|cpu|qtim[3]~16  & VCC))
// \terminal|cpu|qtim[4]~18  = CARRY((\terminal|cpu|qtim [4] & !\terminal|cpu|qtim[3]~16 ))

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[3]~16 ),
	.combout(\terminal|cpu|qtim[4]~17_combout ),
	.cout(\terminal|cpu|qtim[4]~18 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[4]~17 .lut_mask = 16'hC30C;
defparam \terminal|cpu|qtim[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \terminal|cpu|qtim[4] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[4] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cyclone10lp_lcell_comb \terminal|cpu|qtim[5]~19 (
// Equation(s):
// \terminal|cpu|qtim[5]~19_combout  = (\terminal|cpu|qtim [5] & (!\terminal|cpu|qtim[4]~18 )) # (!\terminal|cpu|qtim [5] & ((\terminal|cpu|qtim[4]~18 ) # (GND)))
// \terminal|cpu|qtim[5]~20  = CARRY((!\terminal|cpu|qtim[4]~18 ) # (!\terminal|cpu|qtim [5]))

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[4]~18 ),
	.combout(\terminal|cpu|qtim[5]~19_combout ),
	.cout(\terminal|cpu|qtim[5]~20 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[5]~19 .lut_mask = 16'h3C3F;
defparam \terminal|cpu|qtim[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \terminal|cpu|qtim[5] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[5] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cyclone10lp_lcell_comb \terminal|cpu|qtim[6]~21 (
// Equation(s):
// \terminal|cpu|qtim[6]~21_combout  = (\terminal|cpu|qtim [6] & (\terminal|cpu|qtim[5]~20  $ (GND))) # (!\terminal|cpu|qtim [6] & (!\terminal|cpu|qtim[5]~20  & VCC))
// \terminal|cpu|qtim[6]~22  = CARRY((\terminal|cpu|qtim [6] & !\terminal|cpu|qtim[5]~20 ))

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[5]~20 ),
	.combout(\terminal|cpu|qtim[6]~21_combout ),
	.cout(\terminal|cpu|qtim[6]~22 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[6]~21 .lut_mask = 16'hC30C;
defparam \terminal|cpu|qtim[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \terminal|cpu|qtim[6] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[6] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cyclone10lp_lcell_comb \terminal|cpu|tend~2 (
// Equation(s):
// \terminal|cpu|tend~2_combout  = (\terminal|cpu|qtim [2] & (\terminal|cpu|qtim [6] & (!\terminal|cpu|qtim [0] & \terminal|cpu|qtim [3])))

	.dataa(\terminal|cpu|qtim [2]),
	.datab(\terminal|cpu|qtim [6]),
	.datac(\terminal|cpu|qtim [0]),
	.datad(\terminal|cpu|qtim [3]),
	.cin(gnd),
	.combout(\terminal|cpu|tend~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tend~2 .lut_mask = 16'h0800;
defparam \terminal|cpu|tend~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|tend~0 (
// Equation(s):
// \terminal|cpu|tend~0_combout  = (!\terminal|cpu|tend~q  & (\terminal|cpu|qtim [4] & (\terminal|cpu|qtim [1] & \terminal|cpu|qtim [5])))

	.dataa(\terminal|cpu|tend~q ),
	.datab(\terminal|cpu|qtim [4]),
	.datac(\terminal|cpu|qtim [1]),
	.datad(\terminal|cpu|qtim [5]),
	.cin(gnd),
	.combout(\terminal|cpu|tend~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tend~0 .lut_mask = 16'h4000;
defparam \terminal|cpu|tend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cyclone10lp_lcell_comb \terminal|cpu|tend~1 (
// Equation(s):
// \terminal|cpu|tend~1_combout  = (!\terminal|cpu|tena~0_combout  & \terminal|cpu|tend~0_combout )

	.dataa(gnd),
	.datab(\terminal|cpu|tena~0_combout ),
	.datac(\terminal|cpu|tend~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|tend~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tend~1 .lut_mask = 16'h3030;
defparam \terminal|cpu|tend~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cyclone10lp_lcell_comb \terminal|cpu|qtim[7]~23 (
// Equation(s):
// \terminal|cpu|qtim[7]~23_combout  = (\terminal|cpu|qtim [7] & (!\terminal|cpu|qtim[6]~22 )) # (!\terminal|cpu|qtim [7] & ((\terminal|cpu|qtim[6]~22 ) # (GND)))
// \terminal|cpu|qtim[7]~24  = CARRY((!\terminal|cpu|qtim[6]~22 ) # (!\terminal|cpu|qtim [7]))

	.dataa(gnd),
	.datab(\terminal|cpu|qtim [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|cpu|qtim[6]~22 ),
	.combout(\terminal|cpu|qtim[7]~23_combout ),
	.cout(\terminal|cpu|qtim[7]~24 ));
// synopsys translate_off
defparam \terminal|cpu|qtim[7]~23 .lut_mask = 16'h3C3F;
defparam \terminal|cpu|qtim[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \terminal|cpu|qtim[7] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[7] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cyclone10lp_lcell_comb \terminal|cpu|qtim[8]~25 (
// Equation(s):
// \terminal|cpu|qtim[8]~25_combout  = \terminal|cpu|qtim [8] $ (!\terminal|cpu|qtim[7]~24 )

	.dataa(\terminal|cpu|qtim [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|cpu|qtim[7]~24 ),
	.combout(\terminal|cpu|qtim[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qtim[8]~25 .lut_mask = 16'hA5A5;
defparam \terminal|cpu|qtim[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \terminal|cpu|qtim[8] (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qtim[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|tena~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qtim [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qtim[8] .is_wysiwyg = "true";
defparam \terminal|cpu|qtim[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cyclone10lp_lcell_comb \terminal|cpu|tend~3 (
// Equation(s):
// \terminal|cpu|tend~3_combout  = (\terminal|cpu|tend~2_combout  & (\terminal|cpu|tend~1_combout  & (\terminal|cpu|qtim [8] & \terminal|cpu|qtim [7])))

	.dataa(\terminal|cpu|tend~2_combout ),
	.datab(\terminal|cpu|tend~1_combout ),
	.datac(\terminal|cpu|qtim [8]),
	.datad(\terminal|cpu|qtim [7]),
	.cin(gnd),
	.combout(\terminal|cpu|tend~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tend~3 .lut_mask = 16'h8000;
defparam \terminal|cpu|tend~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \terminal|cpu|tend (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tend~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tend .is_wysiwyg = "true";
defparam \terminal|cpu|tend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cyclone10lp_lcell_comb \terminal|cpu|tim_nrdy1~0 (
// Equation(s):
// \terminal|cpu|tim_nrdy1~0_combout  = (!\terminal|cpu|tend~q  & (!\terminal|cpu|reset~combout  & ((\terminal|cpu|init_out~0_combout ) # (\terminal|cpu|tim_nrdy1~q ))))

	.dataa(\terminal|cpu|init_out~0_combout ),
	.datab(\terminal|cpu|tend~q ),
	.datac(\terminal|cpu|tim_nrdy1~q ),
	.datad(\terminal|cpu|reset~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|tim_nrdy1~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tim_nrdy1~0 .lut_mask = 16'h0032;
defparam \terminal|cpu|tim_nrdy1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \terminal|cpu|tim_nrdy1 (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tim_nrdy1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tim_nrdy1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tim_nrdy1 .is_wysiwyg = "true";
defparam \terminal|cpu|tim_nrdy1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cyclone10lp_lcell_comb \terminal|cpu|tabort~0 (
// Equation(s):
// \terminal|cpu|tabort~0_combout  = (!\terminal|cpu|tim_nrdy1~q  & (\terminal|cpu|qtim [0] & (!\terminal|cpu|tabort~q  & \terminal|cpu|tend~1_combout )))

	.dataa(\terminal|cpu|tim_nrdy1~q ),
	.datab(\terminal|cpu|qtim [0]),
	.datac(\terminal|cpu|tabort~q ),
	.datad(\terminal|cpu|tend~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|tabort~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tabort~0 .lut_mask = 16'h0400;
defparam \terminal|cpu|tabort~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \terminal|cpu|tabort (
	.clk(!\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tabort~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tabort~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tabort .is_wysiwyg = "true";
defparam \terminal|cpu|tabort .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cyclone10lp_lcell_comb \terminal|cpu|tevent~0 (
// Equation(s):
// \terminal|cpu|tevent~0_combout  = (\terminal|cpu|tabort~q  & ((\terminal|cpu|word27~q ) # (!\terminal|cpu|iop_rcd~q )))

	.dataa(\terminal|cpu|tabort~q ),
	.datab(gnd),
	.datac(\terminal|cpu|word27~q ),
	.datad(\terminal|cpu|iop_rcd~q ),
	.cin(gnd),
	.combout(\terminal|cpu|tevent~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tevent~0 .lut_mask = 16'hA0AA;
defparam \terminal|cpu|tevent~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \terminal|cpu|tevent (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|tevent~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|tevent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|tevent .is_wysiwyg = "true";
defparam \terminal|cpu|tevent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cyclone10lp_lcell_comb \terminal|cpu|all_rdy~5 (
// Equation(s):
// \terminal|cpu|all_rdy~5_combout  = (\terminal|cpu|reset~combout ) # ((\terminal|cpu|tevent~q ) # ((\terminal|cpu|iocmd_st [0]) # (\terminal|cpu|mc_stb~q )))

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|cpu|tevent~q ),
	.datac(\terminal|cpu|iocmd_st [0]),
	.datad(\terminal|cpu|mc_stb~q ),
	.cin(gnd),
	.combout(\terminal|cpu|all_rdy~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|all_rdy~5 .lut_mask = 16'hFFFE;
defparam \terminal|cpu|all_rdy~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cyclone10lp_lcell_comb \terminal|cpu|all_rdy~3 (
// Equation(s):
// \terminal|cpu|all_rdy~3_combout  = (!\terminal|cpu|cmd_nrdy~q  & ((\terminal|cpu|bra_stb~q ) # (!\terminal|cpu|sta_nrdy~q )))

	.dataa(\terminal|cpu|sta_nrdy~q ),
	.datab(gnd),
	.datac(\terminal|cpu|bra_stb~q ),
	.datad(\terminal|cpu|cmd_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|all_rdy~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|all_rdy~3 .lut_mask = 16'h00F5;
defparam \terminal|cpu|all_rdy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cyclone10lp_lcell_comb \terminal|cpu|all_rdy~4 (
// Equation(s):
// \terminal|cpu|all_rdy~4_combout  = (!\terminal|cpu|all_rdy~5_combout  & (\terminal|cpu|all_rdy~3_combout  & (\terminal|cpu|all_rdy~2_combout  & !\terminal|cpu|alu_nrdy~q )))

	.dataa(\terminal|cpu|all_rdy~5_combout ),
	.datab(\terminal|cpu|all_rdy~3_combout ),
	.datac(\terminal|cpu|all_rdy~2_combout ),
	.datad(\terminal|cpu|alu_nrdy~q ),
	.cin(gnd),
	.combout(\terminal|cpu|all_rdy~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|all_rdy~4 .lut_mask = 16'h0040;
defparam \terminal|cpu|all_rdy~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \terminal|cpu|mc_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|all_rdy~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|mc_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|mc_stb .is_wysiwyg = "true";
defparam \terminal|cpu|mc_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cyclone10lp_lcell_comb \terminal|cpu|pi_stb_rc (
// Equation(s):
// \terminal|cpu|pi_stb_rc~combout  = (\terminal|cpu|mc_stb~q  & !\terminal|cpu|plm_matrix|pl [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|mc_stb~q ),
	.datad(\terminal|cpu|plm_matrix|pl [0]),
	.cin(gnd),
	.combout(\terminal|cpu|pi_stb_rc~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|pi_stb_rc .lut_mask = 16'h00F0;
defparam \terminal|cpu|pi_stb_rc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \terminal|cpu|pi_stb (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|pi_stb_rc~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|pi_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|pi_stb .is_wysiwyg = "true";
defparam \terminal|cpu|pi_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|aclo_ack~0 (
// Equation(s):
// \terminal|cpu|aclo_ack~0_combout  = (\terminal|cpu|pi_stb~q  & (!\terminal|cpu|pli6r~q  & (\terminal|cpu|plm [15] & \terminal|cpu|pli8r~q )))

	.dataa(\terminal|cpu|pi_stb~q ),
	.datab(\terminal|cpu|pli6r~q ),
	.datac(\terminal|cpu|plm [15]),
	.datad(\terminal|cpu|pli8r~q ),
	.cin(gnd),
	.combout(\terminal|cpu|aclo_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|aclo_ack~0 .lut_mask = 16'h2000;
defparam \terminal|cpu|aclo_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \terminal|cpu|aclo_rise~0 (
// Equation(s):
// \terminal|cpu|aclo_rise~0_combout  = (\terminal|sysreset|aclo_out~q ) # ((!\terminal|sysreset|dclo_out~q  & (\terminal|cpu|aclo_rise~q  & !\terminal|cpu|aclo_ack~0_combout )))

	.dataa(\terminal|sysreset|dclo_out~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|aclo_rise~q ),
	.datad(\terminal|cpu|aclo_ack~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|aclo_rise~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|aclo_rise~0 .lut_mask = 16'hCCDC;
defparam \terminal|cpu|aclo_rise~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \terminal|cpu|aclo_rise (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|aclo_rise~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|aclo_rise~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|aclo_rise .is_wysiwyg = "true";
defparam \terminal|cpu|aclo_rise .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \terminal|cpu|acok_rq~0 (
// Equation(s):
// \terminal|cpu|acok_rq~0_combout  = (\terminal|cpu|aclo_fall~3_combout  & ((\terminal|cpu|acok_rq~q ) # ((\terminal|cpu|aclo_rise~q  & !\terminal|sysreset|aclo_out~q ))))

	.dataa(\terminal|cpu|aclo_rise~q ),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|acok_rq~q ),
	.datad(\terminal|cpu|aclo_fall~3_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|acok_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|acok_rq~0 .lut_mask = 16'hF200;
defparam \terminal|cpu|acok_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \terminal|cpu|acok_rq (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|acok_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|acok_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|acok_rq .is_wysiwyg = "true";
defparam \terminal|cpu|acok_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \terminal|cpu|ac0~0 (
// Equation(s):
// \terminal|cpu|ac0~0_combout  = (!\terminal|cpu|reset~combout  & ((\terminal|cpu|ac0~q ) # ((\terminal|cpu|acok_rq~q  & \terminal|cpu|pli_ack~q ))))

	.dataa(\terminal|cpu|acok_rq~q ),
	.datab(\terminal|cpu|pli_ack~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|cpu|reset~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|ac0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|ac0~0 .lut_mask = 16'h00F8;
defparam \terminal|cpu|ac0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \terminal|cpu|ac0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|ac0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ac0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ac0 .is_wysiwyg = "true";
defparam \terminal|cpu|ac0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|reset (
// Equation(s):
// \terminal|cpu|reset~combout  = (\terminal|sysreset|dclo_out~q ) # ((\terminal|sysreset|aclo_out~q  & !\terminal|cpu|ac0~q ))

	.dataa(gnd),
	.datab(\terminal|sysreset|aclo_out~q ),
	.datac(\terminal|cpu|ac0~q ),
	.datad(\terminal|sysreset|dclo_out~q ),
	.cin(gnd),
	.combout(\terminal|cpu|reset~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|reset .lut_mask = 16'hFF0C;
defparam \terminal|cpu|reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|alu_st~7 (
// Equation(s):
// \terminal|cpu|alu_st~7_combout  = (!\terminal|cpu|reset~combout  & (!\terminal|cpu|tevent~q  & (!\terminal|cpu|iocmd_st [0] & \terminal|cpu|alu_st [0])))

	.dataa(\terminal|cpu|reset~combout ),
	.datab(\terminal|cpu|tevent~q ),
	.datac(\terminal|cpu|iocmd_st [0]),
	.datad(\terminal|cpu|alu_st [0]),
	.cin(gnd),
	.combout(\terminal|cpu|alu_st~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|alu_st~7 .lut_mask = 16'h0100;
defparam \terminal|cpu|alu_st~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \terminal|cpu|alu_st[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|alu_st~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|alu_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|alu_st[1] .is_wysiwyg = "true";
defparam \terminal|cpu|alu_st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cyclone10lp_lcell_comb \terminal|cpu|brd_wa~0 (
// Equation(s):
// \terminal|cpu|brd_wa~0_combout  = (\terminal|cpu|alu_st [1] & (\terminal|cpu|qswp~0_combout  & !\terminal|cpu|plm_rn [4]))

	.dataa(\terminal|cpu|alu_st [1]),
	.datab(\terminal|cpu|qswp~0_combout ),
	.datac(gnd),
	.datad(\terminal|cpu|plm_rn [4]),
	.cin(gnd),
	.combout(\terminal|cpu|brd_wa~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|brd_wa~0 .lut_mask = 16'h0088;
defparam \terminal|cpu|brd_wa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cyclone10lp_lcell_comb \terminal|cpu|qreg~15 (
// Equation(s):
// \terminal|cpu|qreg~15_combout  = (\terminal|cpu|brd_wa~0_combout  & (((\terminal|cpu|ear2[8]~8_combout )))) # (!\terminal|cpu|brd_wa~0_combout  & (\terminal|cpu|wb_dat [8] & ((!\terminal|cpu|qa0~q ))))

	.dataa(\terminal|cpu|brd_wa~0_combout ),
	.datab(\terminal|cpu|wb_dat [8]),
	.datac(\terminal|cpu|ear2[8]~8_combout ),
	.datad(\terminal|cpu|qa0~q ),
	.cin(gnd),
	.combout(\terminal|cpu|qreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|qreg~15 .lut_mask = 16'hA0E4;
defparam \terminal|cpu|qreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \terminal|cpu|qreg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|qreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|qreg~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|qreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|qreg[8] .is_wysiwyg = "true";
defparam \terminal|cpu|qreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cyclone10lp_lcell_comb \terminal|videoreg|vtcsr[8]~5 (
// Equation(s):
// \terminal|videoreg|vtcsr[8]~5_combout  = !\terminal|cpu|qreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|cpu|qreg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|videoreg|vtcsr[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[8]~5 .lut_mask = 16'h0F0F;
defparam \terminal|videoreg|vtcsr[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \terminal|videoreg|vtcsr[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|vtcsr[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|vtcsr[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|vtcsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|vtcsr[8] .is_wysiwyg = "true";
defparam \terminal|videoreg|vtcsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cyclone10lp_lcell_comb \terminal|videoreg|wb_dat_o[8]~2 (
// Equation(s):
// \terminal|videoreg|wb_dat_o[8]~2_combout  = !\terminal|videoreg|vtcsr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|videoreg|wb_dat_o[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[8]~2 .lut_mask = 16'h00FF;
defparam \terminal|videoreg|wb_dat_o[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \terminal|videoreg|wb_dat_o[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|wb_dat_o[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|wb_dat_o[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|wb_dat_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|wb_dat_o[8] .is_wysiwyg = "true";
defparam \terminal|videoreg|wb_dat_o[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~6 (
// Equation(s):
// \terminal|cpu|wb_dat~6_combout  = (\terminal|video|bus_strobe~0_combout  & ((\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((\terminal|ram|ram|altsyncram_component|auto_generated|q_a [8] & \terminal|ram|wb_ack_o~0_combout 
// )))) # (!\terminal|video|bus_strobe~0_combout  & (\terminal|ram|ram|altsyncram_component|auto_generated|q_a [8] & (\terminal|ram|wb_ack_o~0_combout )))

	.dataa(\terminal|video|bus_strobe~0_combout ),
	.datab(\terminal|ram|ram|altsyncram_component|auto_generated|q_a [8]),
	.datac(\terminal|ram|wb_ack_o~0_combout ),
	.datad(\terminal|video|vram_odd_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~6 .lut_mask = 16'hEAC0;
defparam \terminal|cpu|wb_dat~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cyclone10lp_lcell_comb \terminal|cpu|wb_dat~7 (
// Equation(s):
// \terminal|cpu|wb_dat~7_combout  = (\terminal|cpu|wb_rdone~0_combout  & ((\terminal|cpu|wb_dat~6_combout ) # ((\terminal|videoreg|wb_dat_o [8] & \terminal|videoreg|bus_strobe~2_combout ))))

	.dataa(\terminal|videoreg|wb_dat_o [8]),
	.datab(\terminal|cpu|wb_rdone~0_combout ),
	.datac(\terminal|videoreg|bus_strobe~2_combout ),
	.datad(\terminal|cpu|wb_dat~6_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|wb_dat~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|wb_dat~7 .lut_mask = 16'hCC80;
defparam \terminal|cpu|wb_dat~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \terminal|cpu|wb_dat[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|wb_dat~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|wb_dat[14]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|wb_dat [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|wb_dat[8] .is_wysiwyg = "true";
defparam \terminal|cpu|wb_dat[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cyclone10lp_lcell_comb \terminal|cpu|br[0]~feeder (
// Equation(s):
// \terminal|cpu|br[0]~feeder_combout  = \terminal|cpu|wb_dat [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|wb_dat [8]),
	.cin(gnd),
	.combout(\terminal|cpu|br[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|br[0]~feeder .lut_mask = 16'hFF00;
defparam \terminal|cpu|br[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \terminal|cpu|br[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|br[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|bir_stb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|br [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|br[0] .is_wysiwyg = "true";
defparam \terminal|cpu|br[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \terminal|cpu|ireg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|br [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|cpu|ir_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|ireg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|ireg[8] .is_wysiwyg = "true";
defparam \terminal|cpu|ireg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor81 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor81~combout  = ((\terminal|cpu|ia [1]) # (!\terminal|cpu|plm_matrix|WideNor81~0_combout )) # (!\terminal|cpu|ireg [8])

	.dataa(gnd),
	.datab(\terminal|cpu|ireg [8]),
	.datac(\terminal|cpu|ia [1]),
	.datad(\terminal|cpu|plm_matrix|WideNor81~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor81~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor81 .lut_mask = 16'hF3FF;
defparam \terminal|cpu|plm_matrix|WideNor81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[8]~79 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[8]~79_combout  = (\terminal|cpu|plm_matrix|WideNor81~combout  & (\terminal|cpu|plm_matrix|pl[26]~297_combout  & (\terminal|cpu|plm_matrix|WideNor185~combout  & \terminal|cpu|plm_matrix|pl[22]~298_combout )))

	.dataa(\terminal|cpu|plm_matrix|WideNor81~combout ),
	.datab(\terminal|cpu|plm_matrix|pl[26]~297_combout ),
	.datac(\terminal|cpu|plm_matrix|WideNor185~combout ),
	.datad(\terminal|cpu|plm_matrix|pl[22]~298_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[8]~79_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[8]~79 .lut_mask = 16'h8000;
defparam \terminal|cpu|plm_matrix|pl[8]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[13]~54 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[13]~54_combout  = (((\terminal|cpu|plm_matrix|WideNor34~0_combout  & \terminal|cpu|ireg [10])) # (!\terminal|cpu|plm_matrix|WideNor183~combout )) # (!\terminal|cpu|plm_matrix|WideNor77~combout )

	.dataa(\terminal|cpu|plm_matrix|WideNor34~0_combout ),
	.datab(\terminal|cpu|ireg [10]),
	.datac(\terminal|cpu|plm_matrix|WideNor77~combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor183~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[13]~54 .lut_mask = 16'h8FFF;
defparam \terminal|cpu|plm_matrix|pl[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|WideNor14~2 (
// Equation(s):
// \terminal|cpu|plm_matrix|WideNor14~2_combout  = (\terminal|cpu|ireg [12] & (\terminal|cpu|ireg [14] & \terminal|cpu|plm_matrix|WideNor14~1_combout ))

	.dataa(\terminal|cpu|ireg [12]),
	.datab(\terminal|cpu|ireg [14]),
	.datac(\terminal|cpu|plm_matrix|WideNor14~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|WideNor14~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|WideNor14~2 .lut_mask = 16'h8080;
defparam \terminal|cpu|plm_matrix|WideNor14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[13]~55 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[13]~55_combout  = (\terminal|cpu|plm_matrix|WideNor14~2_combout ) # (((\terminal|cpu|ireg [11] & \terminal|cpu|plm_matrix|WideNor112~1_combout )) # (!\terminal|cpu|plm_matrix|WideNor56~combout ))

	.dataa(\terminal|cpu|plm_matrix|WideNor14~2_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor56~combout ),
	.datac(\terminal|cpu|ireg [11]),
	.datad(\terminal|cpu|plm_matrix|WideNor112~1_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[13]~55 .lut_mask = 16'hFBBB;
defparam \terminal|cpu|plm_matrix|pl[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[13]~57 (
// Equation(s):
// \terminal|cpu|plm_matrix|pl[13]~57_combout  = (\terminal|cpu|plm_matrix|pl[13]~55_combout ) # (((!\terminal|cpu|plm_matrix|WideNor167~combout ) # (!\terminal|cpu|plm_matrix|pl[13]~56_combout )) # (!\terminal|cpu|plm_matrix|WideNor146~combout ))

	.dataa(\terminal|cpu|plm_matrix|pl[13]~55_combout ),
	.datab(\terminal|cpu|plm_matrix|WideNor146~combout ),
	.datac(\terminal|cpu|plm_matrix|pl[13]~56_combout ),
	.datad(\terminal|cpu|plm_matrix|WideNor167~combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[13]~57 .lut_mask = 16'hBFFF;
defparam \terminal|cpu|plm_matrix|pl[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cyclone10lp_lcell_comb \terminal|cpu|plm_matrix|pl[13] (
// Equation(s):
// \terminal|cpu|plm_matrix|pl [13] = ((\terminal|cpu|plm_matrix|pl[13]~54_combout ) # ((\terminal|cpu|plm_matrix|pl[13]~57_combout ) # (!\terminal|cpu|plm_matrix|pl[17]~77_combout ))) # (!\terminal|cpu|plm_matrix|pl[8]~79_combout )

	.dataa(\terminal|cpu|plm_matrix|pl[8]~79_combout ),
	.datab(\terminal|cpu|plm_matrix|pl[13]~54_combout ),
	.datac(\terminal|cpu|plm_matrix|pl[13]~57_combout ),
	.datad(\terminal|cpu|plm_matrix|pl[17]~77_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|plm_matrix|pl [13]),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|plm_matrix|pl[13] .lut_mask = 16'hFDFF;
defparam \terminal|cpu|plm_matrix|pl[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \terminal|cpu|plm[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|plm_matrix|pl [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|cpu|mc_stb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|plm [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|plm[13] .is_wysiwyg = "true";
defparam \terminal|cpu|plm[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cyclone10lp_lcell_comb \terminal|cpu|init_out~0 (
// Equation(s):
// \terminal|cpu|init_out~0_combout  = (\terminal|cpu|plm [13] & \terminal|cpu|pi_stb~q )

	.dataa(gnd),
	.datab(\terminal|cpu|plm [13]),
	.datac(\terminal|cpu|pi_stb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|init_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|init_out~0 .lut_mask = 16'hC0C0;
defparam \terminal|cpu|init_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cyclone10lp_lcell_comb \terminal|cpu|tout~0 (
// Equation(s):
// \terminal|cpu|tout~0_combout  = (\terminal|cpu|qtim [2] & (\terminal|cpu|qtim [0] & (\terminal|cpu|qtim [4] & \terminal|cpu|qtim [5])))

	.dataa(\terminal|cpu|qtim [2]),
	.datab(\terminal|cpu|qtim [0]),
	.datac(\terminal|cpu|qtim [4]),
	.datad(\terminal|cpu|qtim [5]),
	.cin(gnd),
	.combout(\terminal|cpu|tout~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|tout~0 .lut_mask = 16'h8000;
defparam \terminal|cpu|tout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cyclone10lp_lcell_comb \terminal|cpu|init_out~1 (
// Equation(s):
// \terminal|cpu|init_out~1_combout  = (!\terminal|cpu|reset~combout  & (!\terminal|cpu|tout~0_combout  & ((\terminal|cpu|init_out~0_combout ) # (\terminal|cpu|init_out~q ))))

	.dataa(\terminal|cpu|init_out~0_combout ),
	.datab(\terminal|cpu|reset~combout ),
	.datac(\terminal|cpu|init_out~q ),
	.datad(\terminal|cpu|tout~0_combout ),
	.cin(gnd),
	.combout(\terminal|cpu|init_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|init_out~1 .lut_mask = 16'h0032;
defparam \terminal|cpu|init_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \terminal|cpu|init_out (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|cpu|init_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|cpu|init_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|cpu|init_out .is_wysiwyg = "true";
defparam \terminal|cpu|init_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cyclone10lp_lcell_comb \terminal|cpu|vm_init (
// Equation(s):
// \terminal|cpu|vm_init~combout  = (\terminal|cpu|init_out~q ) # (\terminal|sysreset|dclo_out~q )

	.dataa(\terminal|cpu|init_out~q ),
	.datab(gnd),
	.datac(\terminal|sysreset|dclo_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|cpu|vm_init~combout ),
	.cout());
// synopsys translate_off
defparam \terminal|cpu|vm_init .lut_mask = 16'hFAFA;
defparam \terminal|cpu|vm_init .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \terminal|cpu|vm_init~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\terminal|cpu|vm_init~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\terminal|cpu|vm_init~clkctrl_outclk ));
// synopsys translate_off
defparam \terminal|cpu|vm_init~clkctrl .clock_type = "global clock";
defparam \terminal|cpu|vm_init~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cyclone10lp_lcell_comb \terminal|uart|Equal0~1 (
// Equation(s):
// \terminal|uart|Equal0~1_combout  = (\terminal|videoreg|vtcsr [10] & (\terminal|uart|baud_div [3] & (\terminal|uart|baud_div [7] $ (!\terminal|videoreg|vtcsr [8])))) # (!\terminal|videoreg|vtcsr [10] & (!\terminal|uart|baud_div [7] & 
// (\terminal|uart|baud_div [3] $ (!\terminal|videoreg|vtcsr [8]))))

	.dataa(\terminal|uart|baud_div [7]),
	.datab(\terminal|uart|baud_div [3]),
	.datac(\terminal|videoreg|vtcsr [10]),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~1 .lut_mask = 16'h8441;
defparam \terminal|uart|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cyclone10lp_lcell_comb \terminal|uart|Equal0~3 (
// Equation(s):
// \terminal|uart|Equal0~3_combout  = \terminal|uart|baud_div [8] $ (((\terminal|videoreg|vtcsr [10] & (\terminal|videoreg|vtcsr [9] & !\terminal|videoreg|vtcsr [8]))))

	.dataa(\terminal|videoreg|vtcsr [10]),
	.datab(\terminal|videoreg|vtcsr [9]),
	.datac(\terminal|uart|baud_div [8]),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~3 .lut_mask = 16'hF078;
defparam \terminal|uart|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cyclone10lp_lcell_comb \terminal|uart|Equal0~4 (
// Equation(s):
// \terminal|uart|Equal0~4_combout  = \terminal|uart|baud_div [9] $ (((\terminal|videoreg|vtcsr [8] & (\terminal|videoreg|vtcsr [9] & \terminal|videoreg|vtcsr [10]))))

	.dataa(\terminal|videoreg|vtcsr [8]),
	.datab(\terminal|videoreg|vtcsr [9]),
	.datac(\terminal|videoreg|vtcsr [10]),
	.datad(\terminal|uart|baud_div [9]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~4 .lut_mask = 16'h7F80;
defparam \terminal|uart|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cyclone10lp_lcell_comb \terminal|uart|Equal0~2 (
// Equation(s):
// \terminal|uart|Equal0~2_combout  = \terminal|uart|baud_div [6] $ (((\terminal|videoreg|vtcsr [10] & ((\terminal|videoreg|vtcsr [9]) # (!\terminal|videoreg|vtcsr [8])))))

	.dataa(\terminal|uart|baud_div [6]),
	.datab(\terminal|videoreg|vtcsr [9]),
	.datac(\terminal|videoreg|vtcsr [10]),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~2 .lut_mask = 16'h6A5A;
defparam \terminal|uart|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cyclone10lp_lcell_comb \terminal|uart|Equal0~5 (
// Equation(s):
// \terminal|uart|Equal0~5_combout  = (\terminal|uart|Equal0~1_combout  & (!\terminal|uart|Equal0~3_combout  & (!\terminal|uart|Equal0~4_combout  & !\terminal|uart|Equal0~2_combout )))

	.dataa(\terminal|uart|Equal0~1_combout ),
	.datab(\terminal|uart|Equal0~3_combout ),
	.datac(\terminal|uart|Equal0~4_combout ),
	.datad(\terminal|uart|Equal0~2_combout ),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~5 .lut_mask = 16'h0002;
defparam \terminal|uart|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cyclone10lp_lcell_comb \terminal|uart|Equal0~6 (
// Equation(s):
// \terminal|uart|Equal0~6_combout  = (\terminal|uart|baud_div [0] & (\terminal|uart|baud_div [2] & (\terminal|uart|Equal0~5_combout  & \terminal|uart|baud_div [1])))

	.dataa(\terminal|uart|baud_div [0]),
	.datab(\terminal|uart|baud_div [2]),
	.datac(\terminal|uart|Equal0~5_combout ),
	.datad(\terminal|uart|baud_div [1]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~6 .lut_mask = 16'h8000;
defparam \terminal|uart|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cyclone10lp_lcell_comb \terminal|uart|Equal0~0 (
// Equation(s):
// \terminal|uart|Equal0~0_combout  = \terminal|uart|baud_div [5] $ (((\terminal|videoreg|vtcsr [9] & (!\terminal|videoreg|vtcsr [10] & !\terminal|videoreg|vtcsr [8])) # (!\terminal|videoreg|vtcsr [9] & ((!\terminal|videoreg|vtcsr [8]) # 
// (!\terminal|videoreg|vtcsr [10])))))

	.dataa(\terminal|uart|baud_div [5]),
	.datab(\terminal|videoreg|vtcsr [9]),
	.datac(\terminal|videoreg|vtcsr [10]),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~0 .lut_mask = 16'hA995;
defparam \terminal|uart|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cyclone10lp_lcell_comb \terminal|uart|Equal0~7 (
// Equation(s):
// \terminal|uart|Equal0~7_combout  = \terminal|uart|baud_div [4] $ (((\terminal|videoreg|vtcsr [10]) # ((\terminal|videoreg|vtcsr [9] & !\terminal|videoreg|vtcsr [8]))))

	.dataa(\terminal|uart|baud_div [4]),
	.datab(\terminal|videoreg|vtcsr [9]),
	.datac(\terminal|videoreg|vtcsr [10]),
	.datad(\terminal|videoreg|vtcsr [8]),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~7 .lut_mask = 16'h5A56;
defparam \terminal|uart|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cyclone10lp_lcell_comb \terminal|uart|Equal0~8 (
// Equation(s):
// \terminal|uart|Equal0~8_combout  = (\terminal|uart|baud_x16~2_combout  & (\terminal|uart|Equal0~6_combout  & (\terminal|uart|Equal0~0_combout  & !\terminal|uart|Equal0~7_combout )))

	.dataa(\terminal|uart|baud_x16~2_combout ),
	.datab(\terminal|uart|Equal0~6_combout ),
	.datac(\terminal|uart|Equal0~0_combout ),
	.datad(\terminal|uart|Equal0~7_combout ),
	.cin(gnd),
	.combout(\terminal|uart|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|Equal0~8 .lut_mask = 16'h0080;
defparam \terminal|uart|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cyclone10lp_lcell_comb \terminal|uart|add_reg[0]~50 (
// Equation(s):
// \terminal|uart|add_reg[0]~50_combout  = !\terminal|uart|add_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|uart|add_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|uart|add_reg[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|add_reg[0]~50 .lut_mask = 16'h0F0F;
defparam \terminal|uart|add_reg[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \terminal|uart|add_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[0]~50_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[0] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cyclone10lp_lcell_comb \terminal|uart|add_reg[1]~17 (
// Equation(s):
// \terminal|uart|add_reg[1]~17_cout  = CARRY(\terminal|uart|add_reg [0])

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\terminal|uart|add_reg[1]~17_cout ));
// synopsys translate_off
defparam \terminal|uart|add_reg[1]~17 .lut_mask = 16'h00CC;
defparam \terminal|uart|add_reg[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cyclone10lp_lcell_comb \terminal|uart|add_reg[1]~18 (
// Equation(s):
// \terminal|uart|add_reg[1]~18_combout  = (\terminal|uart|add_reg [1] & (\terminal|uart|add_reg[1]~17_cout  & VCC)) # (!\terminal|uart|add_reg [1] & (!\terminal|uart|add_reg[1]~17_cout ))
// \terminal|uart|add_reg[1]~19  = CARRY((!\terminal|uart|add_reg [1] & !\terminal|uart|add_reg[1]~17_cout ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[1]~17_cout ),
	.combout(\terminal|uart|add_reg[1]~18_combout ),
	.cout(\terminal|uart|add_reg[1]~19 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[1]~18 .lut_mask = 16'hC303;
defparam \terminal|uart|add_reg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \terminal|uart|add_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[1] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cyclone10lp_lcell_comb \terminal|uart|add_reg[2]~20 (
// Equation(s):
// \terminal|uart|add_reg[2]~20_combout  = (\terminal|uart|add_reg [2] & ((GND) # (!\terminal|uart|add_reg[1]~19 ))) # (!\terminal|uart|add_reg [2] & (\terminal|uart|add_reg[1]~19  $ (GND)))
// \terminal|uart|add_reg[2]~21  = CARRY((\terminal|uart|add_reg [2]) # (!\terminal|uart|add_reg[1]~19 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[1]~19 ),
	.combout(\terminal|uart|add_reg[2]~20_combout ),
	.cout(\terminal|uart|add_reg[2]~21 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[2]~20 .lut_mask = 16'h3CCF;
defparam \terminal|uart|add_reg[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \terminal|uart|add_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[2] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cyclone10lp_lcell_comb \terminal|uart|add_reg[3]~22 (
// Equation(s):
// \terminal|uart|add_reg[3]~22_combout  = (\terminal|uart|add_reg [3] & (\terminal|uart|add_reg[2]~21  & VCC)) # (!\terminal|uart|add_reg [3] & (!\terminal|uart|add_reg[2]~21 ))
// \terminal|uart|add_reg[3]~23  = CARRY((!\terminal|uart|add_reg [3] & !\terminal|uart|add_reg[2]~21 ))

	.dataa(\terminal|uart|add_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[2]~21 ),
	.combout(\terminal|uart|add_reg[3]~22_combout ),
	.cout(\terminal|uart|add_reg[3]~23 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[3]~22 .lut_mask = 16'hA505;
defparam \terminal|uart|add_reg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \terminal|uart|add_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[3] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cyclone10lp_lcell_comb \terminal|uart|add_reg[4]~24 (
// Equation(s):
// \terminal|uart|add_reg[4]~24_combout  = (\terminal|uart|add_reg [4] & ((GND) # (!\terminal|uart|add_reg[3]~23 ))) # (!\terminal|uart|add_reg [4] & (\terminal|uart|add_reg[3]~23  $ (GND)))
// \terminal|uart|add_reg[4]~25  = CARRY((\terminal|uart|add_reg [4]) # (!\terminal|uart|add_reg[3]~23 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[3]~23 ),
	.combout(\terminal|uart|add_reg[4]~24_combout ),
	.cout(\terminal|uart|add_reg[4]~25 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[4]~24 .lut_mask = 16'h3CCF;
defparam \terminal|uart|add_reg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \terminal|uart|add_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[4] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cyclone10lp_lcell_comb \terminal|uart|add_reg[5]~26 (
// Equation(s):
// \terminal|uart|add_reg[5]~26_combout  = (\terminal|uart|add_reg [5] & (\terminal|uart|add_reg[4]~25  & VCC)) # (!\terminal|uart|add_reg [5] & (!\terminal|uart|add_reg[4]~25 ))
// \terminal|uart|add_reg[5]~27  = CARRY((!\terminal|uart|add_reg [5] & !\terminal|uart|add_reg[4]~25 ))

	.dataa(\terminal|uart|add_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[4]~25 ),
	.combout(\terminal|uart|add_reg[5]~26_combout ),
	.cout(\terminal|uart|add_reg[5]~27 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[5]~26 .lut_mask = 16'hA505;
defparam \terminal|uart|add_reg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \terminal|uart|add_reg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[5] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cyclone10lp_lcell_comb \terminal|uart|add_reg[6]~28 (
// Equation(s):
// \terminal|uart|add_reg[6]~28_combout  = (\terminal|uart|add_reg [6] & ((GND) # (!\terminal|uart|add_reg[5]~27 ))) # (!\terminal|uart|add_reg [6] & (\terminal|uart|add_reg[5]~27  $ (GND)))
// \terminal|uart|add_reg[6]~29  = CARRY((\terminal|uart|add_reg [6]) # (!\terminal|uart|add_reg[5]~27 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[5]~27 ),
	.combout(\terminal|uart|add_reg[6]~28_combout ),
	.cout(\terminal|uart|add_reg[6]~29 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[6]~28 .lut_mask = 16'h3CCF;
defparam \terminal|uart|add_reg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \terminal|uart|add_reg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[6] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cyclone10lp_lcell_comb \terminal|uart|add_reg[7]~30 (
// Equation(s):
// \terminal|uart|add_reg[7]~30_combout  = (\terminal|uart|add_reg [7] & (!\terminal|uart|add_reg[6]~29 )) # (!\terminal|uart|add_reg [7] & ((\terminal|uart|add_reg[6]~29 ) # (GND)))
// \terminal|uart|add_reg[7]~31  = CARRY((!\terminal|uart|add_reg[6]~29 ) # (!\terminal|uart|add_reg [7]))

	.dataa(\terminal|uart|add_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[6]~29 ),
	.combout(\terminal|uart|add_reg[7]~30_combout ),
	.cout(\terminal|uart|add_reg[7]~31 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[7]~30 .lut_mask = 16'h5A5F;
defparam \terminal|uart|add_reg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \terminal|uart|add_reg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[7] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cyclone10lp_lcell_comb \terminal|uart|add_reg[8]~32 (
// Equation(s):
// \terminal|uart|add_reg[8]~32_combout  = (\terminal|uart|add_reg [8] & ((GND) # (!\terminal|uart|add_reg[7]~31 ))) # (!\terminal|uart|add_reg [8] & (\terminal|uart|add_reg[7]~31  $ (GND)))
// \terminal|uart|add_reg[8]~33  = CARRY((\terminal|uart|add_reg [8]) # (!\terminal|uart|add_reg[7]~31 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[7]~31 ),
	.combout(\terminal|uart|add_reg[8]~32_combout ),
	.cout(\terminal|uart|add_reg[8]~33 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[8]~32 .lut_mask = 16'h3CCF;
defparam \terminal|uart|add_reg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \terminal|uart|add_reg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[8] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cyclone10lp_lcell_comb \terminal|uart|add_reg[9]~34 (
// Equation(s):
// \terminal|uart|add_reg[9]~34_combout  = (\terminal|uart|add_reg [9] & (\terminal|uart|add_reg[8]~33  & VCC)) # (!\terminal|uart|add_reg [9] & (!\terminal|uart|add_reg[8]~33 ))
// \terminal|uart|add_reg[9]~35  = CARRY((!\terminal|uart|add_reg [9] & !\terminal|uart|add_reg[8]~33 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[8]~33 ),
	.combout(\terminal|uart|add_reg[9]~34_combout ),
	.cout(\terminal|uart|add_reg[9]~35 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[9]~34 .lut_mask = 16'hC303;
defparam \terminal|uart|add_reg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \terminal|uart|add_reg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[9] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cyclone10lp_lcell_comb \terminal|uart|add_reg[10]~36 (
// Equation(s):
// \terminal|uart|add_reg[10]~36_combout  = (\terminal|uart|add_reg [10] & (\terminal|uart|add_reg[9]~35  $ (GND))) # (!\terminal|uart|add_reg [10] & (!\terminal|uart|add_reg[9]~35  & VCC))
// \terminal|uart|add_reg[10]~37  = CARRY((\terminal|uart|add_reg [10] & !\terminal|uart|add_reg[9]~35 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[9]~35 ),
	.combout(\terminal|uart|add_reg[10]~36_combout ),
	.cout(\terminal|uart|add_reg[10]~37 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[10]~36 .lut_mask = 16'hC30C;
defparam \terminal|uart|add_reg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \terminal|uart|add_reg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[10] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cyclone10lp_lcell_comb \terminal|uart|add_reg[11]~38 (
// Equation(s):
// \terminal|uart|add_reg[11]~38_combout  = (\terminal|uart|add_reg [11] & (\terminal|uart|add_reg[10]~37  & VCC)) # (!\terminal|uart|add_reg [11] & (!\terminal|uart|add_reg[10]~37 ))
// \terminal|uart|add_reg[11]~39  = CARRY((!\terminal|uart|add_reg [11] & !\terminal|uart|add_reg[10]~37 ))

	.dataa(\terminal|uart|add_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[10]~37 ),
	.combout(\terminal|uart|add_reg[11]~38_combout ),
	.cout(\terminal|uart|add_reg[11]~39 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[11]~38 .lut_mask = 16'hA505;
defparam \terminal|uart|add_reg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \terminal|uart|add_reg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[11] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cyclone10lp_lcell_comb \terminal|uart|add_reg[12]~40 (
// Equation(s):
// \terminal|uart|add_reg[12]~40_combout  = (\terminal|uart|add_reg [12] & (\terminal|uart|add_reg[11]~39  $ (GND))) # (!\terminal|uart|add_reg [12] & (!\terminal|uart|add_reg[11]~39  & VCC))
// \terminal|uart|add_reg[12]~41  = CARRY((\terminal|uart|add_reg [12] & !\terminal|uart|add_reg[11]~39 ))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[11]~39 ),
	.combout(\terminal|uart|add_reg[12]~40_combout ),
	.cout(\terminal|uart|add_reg[12]~41 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[12]~40 .lut_mask = 16'hC30C;
defparam \terminal|uart|add_reg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \terminal|uart|add_reg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[12] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cyclone10lp_lcell_comb \terminal|uart|add_reg[13]~42 (
// Equation(s):
// \terminal|uart|add_reg[13]~42_combout  = (\terminal|uart|add_reg [13] & (!\terminal|uart|add_reg[12]~41 )) # (!\terminal|uart|add_reg [13] & ((\terminal|uart|add_reg[12]~41 ) # (GND)))
// \terminal|uart|add_reg[13]~43  = CARRY((!\terminal|uart|add_reg[12]~41 ) # (!\terminal|uart|add_reg [13]))

	.dataa(\terminal|uart|add_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[12]~41 ),
	.combout(\terminal|uart|add_reg[13]~42_combout ),
	.cout(\terminal|uart|add_reg[13]~43 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[13]~42 .lut_mask = 16'h5A5F;
defparam \terminal|uart|add_reg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \terminal|uart|add_reg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[13] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cyclone10lp_lcell_comb \terminal|uart|add_reg[14]~44 (
// Equation(s):
// \terminal|uart|add_reg[14]~44_combout  = (\terminal|uart|add_reg [14] & ((GND) # (!\terminal|uart|add_reg[13]~43 ))) # (!\terminal|uart|add_reg [14] & (\terminal|uart|add_reg[13]~43  $ (GND)))
// \terminal|uart|add_reg[14]~45  = CARRY((\terminal|uart|add_reg [14]) # (!\terminal|uart|add_reg[13]~43 ))

	.dataa(\terminal|uart|add_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[13]~43 ),
	.combout(\terminal|uart|add_reg[14]~44_combout ),
	.cout(\terminal|uart|add_reg[14]~45 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[14]~44 .lut_mask = 16'h5AAF;
defparam \terminal|uart|add_reg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \terminal|uart|add_reg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[14] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cyclone10lp_lcell_comb \terminal|uart|add_reg[15]~46 (
// Equation(s):
// \terminal|uart|add_reg[15]~46_combout  = (\terminal|uart|add_reg [15] & (!\terminal|uart|add_reg[14]~45 )) # (!\terminal|uart|add_reg [15] & ((\terminal|uart|add_reg[14]~45 ) # (GND)))
// \terminal|uart|add_reg[15]~47  = CARRY((!\terminal|uart|add_reg[14]~45 ) # (!\terminal|uart|add_reg [15]))

	.dataa(gnd),
	.datab(\terminal|uart|add_reg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|add_reg[14]~45 ),
	.combout(\terminal|uart|add_reg[15]~46_combout ),
	.cout(\terminal|uart|add_reg[15]~47 ));
// synopsys translate_off
defparam \terminal|uart|add_reg[15]~46 .lut_mask = 16'h3C3F;
defparam \terminal|uart|add_reg[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \terminal|uart|add_reg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[15] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cyclone10lp_lcell_comb \terminal|uart|add_reg[16]~48 (
// Equation(s):
// \terminal|uart|add_reg[16]~48_combout  = !\terminal|uart|add_reg[15]~47 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|uart|add_reg[15]~47 ),
	.combout(\terminal|uart|add_reg[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|add_reg[16]~48 .lut_mask = 16'h0F0F;
defparam \terminal|uart|add_reg[16]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \terminal|uart|add_reg[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|add_reg[16]~48_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|add_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|add_reg[16] .is_wysiwyg = "true";
defparam \terminal|uart|add_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \terminal|uart|baud_div[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[0] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cyclone10lp_lcell_comb \terminal|uart|baud_div[1]~18 (
// Equation(s):
// \terminal|uart|baud_div[1]~18_combout  = (\terminal|uart|baud_div [1] & (!\terminal|uart|baud_div[0]~17 )) # (!\terminal|uart|baud_div [1] & ((\terminal|uart|baud_div[0]~17 ) # (GND)))
// \terminal|uart|baud_div[1]~19  = CARRY((!\terminal|uart|baud_div[0]~17 ) # (!\terminal|uart|baud_div [1]))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[0]~17 ),
	.combout(\terminal|uart|baud_div[1]~18_combout ),
	.cout(\terminal|uart|baud_div[1]~19 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[1]~18 .lut_mask = 16'h3C3F;
defparam \terminal|uart|baud_div[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \terminal|uart|baud_div[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[1] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cyclone10lp_lcell_comb \terminal|uart|baud_div[2]~20 (
// Equation(s):
// \terminal|uart|baud_div[2]~20_combout  = (\terminal|uart|baud_div [2] & (\terminal|uart|baud_div[1]~19  $ (GND))) # (!\terminal|uart|baud_div [2] & (!\terminal|uart|baud_div[1]~19  & VCC))
// \terminal|uart|baud_div[2]~21  = CARRY((\terminal|uart|baud_div [2] & !\terminal|uart|baud_div[1]~19 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[1]~19 ),
	.combout(\terminal|uart|baud_div[2]~20_combout ),
	.cout(\terminal|uart|baud_div[2]~21 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[2]~20 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \terminal|uart|baud_div[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[2] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cyclone10lp_lcell_comb \terminal|uart|baud_div[3]~22 (
// Equation(s):
// \terminal|uart|baud_div[3]~22_combout  = (\terminal|uart|baud_div [3] & (!\terminal|uart|baud_div[2]~21 )) # (!\terminal|uart|baud_div [3] & ((\terminal|uart|baud_div[2]~21 ) # (GND)))
// \terminal|uart|baud_div[3]~23  = CARRY((!\terminal|uart|baud_div[2]~21 ) # (!\terminal|uart|baud_div [3]))

	.dataa(\terminal|uart|baud_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[2]~21 ),
	.combout(\terminal|uart|baud_div[3]~22_combout ),
	.cout(\terminal|uart|baud_div[3]~23 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[3]~22 .lut_mask = 16'h5A5F;
defparam \terminal|uart|baud_div[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \terminal|uart|baud_div[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[3] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cyclone10lp_lcell_comb \terminal|uart|baud_div[4]~24 (
// Equation(s):
// \terminal|uart|baud_div[4]~24_combout  = (\terminal|uart|baud_div [4] & (\terminal|uart|baud_div[3]~23  $ (GND))) # (!\terminal|uart|baud_div [4] & (!\terminal|uart|baud_div[3]~23  & VCC))
// \terminal|uart|baud_div[4]~25  = CARRY((\terminal|uart|baud_div [4] & !\terminal|uart|baud_div[3]~23 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[3]~23 ),
	.combout(\terminal|uart|baud_div[4]~24_combout ),
	.cout(\terminal|uart|baud_div[4]~25 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[4]~24 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \terminal|uart|baud_div[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[4] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cyclone10lp_lcell_comb \terminal|uart|baud_div[5]~26 (
// Equation(s):
// \terminal|uart|baud_div[5]~26_combout  = (\terminal|uart|baud_div [5] & (!\terminal|uart|baud_div[4]~25 )) # (!\terminal|uart|baud_div [5] & ((\terminal|uart|baud_div[4]~25 ) # (GND)))
// \terminal|uart|baud_div[5]~27  = CARRY((!\terminal|uart|baud_div[4]~25 ) # (!\terminal|uart|baud_div [5]))

	.dataa(\terminal|uart|baud_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[4]~25 ),
	.combout(\terminal|uart|baud_div[5]~26_combout ),
	.cout(\terminal|uart|baud_div[5]~27 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[5]~26 .lut_mask = 16'h5A5F;
defparam \terminal|uart|baud_div[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \terminal|uart|baud_div[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[5] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cyclone10lp_lcell_comb \terminal|uart|baud_div[6]~28 (
// Equation(s):
// \terminal|uart|baud_div[6]~28_combout  = (\terminal|uart|baud_div [6] & (\terminal|uart|baud_div[5]~27  $ (GND))) # (!\terminal|uart|baud_div [6] & (!\terminal|uart|baud_div[5]~27  & VCC))
// \terminal|uart|baud_div[6]~29  = CARRY((\terminal|uart|baud_div [6] & !\terminal|uart|baud_div[5]~27 ))

	.dataa(\terminal|uart|baud_div [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[5]~27 ),
	.combout(\terminal|uart|baud_div[6]~28_combout ),
	.cout(\terminal|uart|baud_div[6]~29 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[6]~28 .lut_mask = 16'hA50A;
defparam \terminal|uart|baud_div[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \terminal|uart|baud_div[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[6] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cyclone10lp_lcell_comb \terminal|uart|baud_div[7]~30 (
// Equation(s):
// \terminal|uart|baud_div[7]~30_combout  = (\terminal|uart|baud_div [7] & (!\terminal|uart|baud_div[6]~29 )) # (!\terminal|uart|baud_div [7] & ((\terminal|uart|baud_div[6]~29 ) # (GND)))
// \terminal|uart|baud_div[7]~31  = CARRY((!\terminal|uart|baud_div[6]~29 ) # (!\terminal|uart|baud_div [7]))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[6]~29 ),
	.combout(\terminal|uart|baud_div[7]~30_combout ),
	.cout(\terminal|uart|baud_div[7]~31 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[7]~30 .lut_mask = 16'h3C3F;
defparam \terminal|uart|baud_div[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \terminal|uart|baud_div[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[7] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cyclone10lp_lcell_comb \terminal|uart|baud_div[8]~32 (
// Equation(s):
// \terminal|uart|baud_div[8]~32_combout  = (\terminal|uart|baud_div [8] & (\terminal|uart|baud_div[7]~31  $ (GND))) # (!\terminal|uart|baud_div [8] & (!\terminal|uart|baud_div[7]~31  & VCC))
// \terminal|uart|baud_div[8]~33  = CARRY((\terminal|uart|baud_div [8] & !\terminal|uart|baud_div[7]~31 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[7]~31 ),
	.combout(\terminal|uart|baud_div[8]~32_combout ),
	.cout(\terminal|uart|baud_div[8]~33 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[8]~32 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \terminal|uart|baud_div[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[8] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cyclone10lp_lcell_comb \terminal|uart|baud_div[9]~34 (
// Equation(s):
// \terminal|uart|baud_div[9]~34_combout  = (\terminal|uart|baud_div [9] & (!\terminal|uart|baud_div[8]~33 )) # (!\terminal|uart|baud_div [9] & ((\terminal|uart|baud_div[8]~33 ) # (GND)))
// \terminal|uart|baud_div[9]~35  = CARRY((!\terminal|uart|baud_div[8]~33 ) # (!\terminal|uart|baud_div [9]))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[8]~33 ),
	.combout(\terminal|uart|baud_div[9]~34_combout ),
	.cout(\terminal|uart|baud_div[9]~35 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[9]~34 .lut_mask = 16'h3C3F;
defparam \terminal|uart|baud_div[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \terminal|uart|baud_div[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[9] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cyclone10lp_lcell_comb \terminal|uart|baud_div[10]~36 (
// Equation(s):
// \terminal|uart|baud_div[10]~36_combout  = (\terminal|uart|baud_div [10] & (\terminal|uart|baud_div[9]~35  $ (GND))) # (!\terminal|uart|baud_div [10] & (!\terminal|uart|baud_div[9]~35  & VCC))
// \terminal|uart|baud_div[10]~37  = CARRY((\terminal|uart|baud_div [10] & !\terminal|uart|baud_div[9]~35 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[9]~35 ),
	.combout(\terminal|uart|baud_div[10]~36_combout ),
	.cout(\terminal|uart|baud_div[10]~37 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[10]~36 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \terminal|uart|baud_div[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[10] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cyclone10lp_lcell_comb \terminal|uart|baud_div[11]~38 (
// Equation(s):
// \terminal|uart|baud_div[11]~38_combout  = (\terminal|uart|baud_div [11] & (!\terminal|uart|baud_div[10]~37 )) # (!\terminal|uart|baud_div [11] & ((\terminal|uart|baud_div[10]~37 ) # (GND)))
// \terminal|uart|baud_div[11]~39  = CARRY((!\terminal|uart|baud_div[10]~37 ) # (!\terminal|uart|baud_div [11]))

	.dataa(\terminal|uart|baud_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[10]~37 ),
	.combout(\terminal|uart|baud_div[11]~38_combout ),
	.cout(\terminal|uart|baud_div[11]~39 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[11]~38 .lut_mask = 16'h5A5F;
defparam \terminal|uart|baud_div[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \terminal|uart|baud_div[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[11] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cyclone10lp_lcell_comb \terminal|uart|baud_div[12]~40 (
// Equation(s):
// \terminal|uart|baud_div[12]~40_combout  = (\terminal|uart|baud_div [12] & (\terminal|uart|baud_div[11]~39  $ (GND))) # (!\terminal|uart|baud_div [12] & (!\terminal|uart|baud_div[11]~39  & VCC))
// \terminal|uart|baud_div[12]~41  = CARRY((\terminal|uart|baud_div [12] & !\terminal|uart|baud_div[11]~39 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[11]~39 ),
	.combout(\terminal|uart|baud_div[12]~40_combout ),
	.cout(\terminal|uart|baud_div[12]~41 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[12]~40 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \terminal|uart|baud_div[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[12] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cyclone10lp_lcell_comb \terminal|uart|baud_div[13]~42 (
// Equation(s):
// \terminal|uart|baud_div[13]~42_combout  = (\terminal|uart|baud_div [13] & (!\terminal|uart|baud_div[12]~41 )) # (!\terminal|uart|baud_div [13] & ((\terminal|uart|baud_div[12]~41 ) # (GND)))
// \terminal|uart|baud_div[13]~43  = CARRY((!\terminal|uart|baud_div[12]~41 ) # (!\terminal|uart|baud_div [13]))

	.dataa(\terminal|uart|baud_div [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[12]~41 ),
	.combout(\terminal|uart|baud_div[13]~42_combout ),
	.cout(\terminal|uart|baud_div[13]~43 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[13]~42 .lut_mask = 16'h5A5F;
defparam \terminal|uart|baud_div[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \terminal|uart|baud_div[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[13] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cyclone10lp_lcell_comb \terminal|uart|baud_x16~1 (
// Equation(s):
// \terminal|uart|baud_x16~1_combout  = (!\terminal|uart|baud_div [10] & (!\terminal|uart|baud_div [12] & (!\terminal|uart|baud_div [13] & !\terminal|uart|baud_div [11])))

	.dataa(\terminal|uart|baud_div [10]),
	.datab(\terminal|uart|baud_div [12]),
	.datac(\terminal|uart|baud_div [13]),
	.datad(\terminal|uart|baud_div [11]),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~1 .lut_mask = 16'h0001;
defparam \terminal|uart|baud_x16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cyclone10lp_lcell_comb \terminal|uart|baud_div[14]~44 (
// Equation(s):
// \terminal|uart|baud_div[14]~44_combout  = (\terminal|uart|baud_div [14] & (\terminal|uart|baud_div[13]~43  $ (GND))) # (!\terminal|uart|baud_div [14] & (!\terminal|uart|baud_div[13]~43  & VCC))
// \terminal|uart|baud_div[14]~45  = CARRY((\terminal|uart|baud_div [14] & !\terminal|uart|baud_div[13]~43 ))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|uart|baud_div[13]~43 ),
	.combout(\terminal|uart|baud_div[14]~44_combout ),
	.cout(\terminal|uart|baud_div[14]~45 ));
// synopsys translate_off
defparam \terminal|uart|baud_div[14]~44 .lut_mask = 16'hC30C;
defparam \terminal|uart|baud_div[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \terminal|uart|baud_div[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[14] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cyclone10lp_lcell_comb \terminal|uart|baud_div[15]~46 (
// Equation(s):
// \terminal|uart|baud_div[15]~46_combout  = \terminal|uart|baud_div [15] $ (\terminal|uart|baud_div[14]~45 )

	.dataa(\terminal|uart|baud_div [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|uart|baud_div[14]~45 ),
	.combout(\terminal|uart|baud_div[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_div[15]~46 .lut_mask = 16'h5A5A;
defparam \terminal|uart|baud_div[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \terminal|uart|baud_div[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_div[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\terminal|uart|Equal0~8_combout ),
	.sload(gnd),
	.ena(\terminal|uart|add_reg [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_div[15] .is_wysiwyg = "true";
defparam \terminal|uart|baud_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cyclone10lp_lcell_comb \terminal|uart|baud_x16~2 (
// Equation(s):
// \terminal|uart|baud_x16~2_combout  = (\terminal|uart|baud_x16~1_combout  & (!\terminal|uart|baud_div [15] & !\terminal|uart|baud_div [14]))

	.dataa(\terminal|uart|baud_x16~1_combout ),
	.datab(\terminal|uart|baud_div [15]),
	.datac(gnd),
	.datad(\terminal|uart|baud_div [14]),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~2 .lut_mask = 16'h0022;
defparam \terminal|uart|baud_x16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cyclone10lp_lcell_comb \terminal|uart|baud_x16~3 (
// Equation(s):
// \terminal|uart|baud_x16~3_combout  = (!\terminal|uart|baud_div [0] & (\terminal|uart|add_reg [16] & (!\terminal|uart|baud_div [2] & !\terminal|uart|baud_div [1])))

	.dataa(\terminal|uart|baud_div [0]),
	.datab(\terminal|uart|add_reg [16]),
	.datac(\terminal|uart|baud_div [2]),
	.datad(\terminal|uart|baud_div [1]),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~3 .lut_mask = 16'h0004;
defparam \terminal|uart|baud_x16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cyclone10lp_lcell_comb \terminal|uart|baud_x16~4 (
// Equation(s):
// \terminal|uart|baud_x16~4_combout  = (!\terminal|uart|baud_div [5] & (!\terminal|uart|baud_div [6] & (!\terminal|uart|baud_div [3] & !\terminal|uart|baud_div [4])))

	.dataa(\terminal|uart|baud_div [5]),
	.datab(\terminal|uart|baud_div [6]),
	.datac(\terminal|uart|baud_div [3]),
	.datad(\terminal|uart|baud_div [4]),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~4 .lut_mask = 16'h0001;
defparam \terminal|uart|baud_x16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cyclone10lp_lcell_comb \terminal|uart|baud_x16~0 (
// Equation(s):
// \terminal|uart|baud_x16~0_combout  = (!\terminal|uart|baud_div [9] & (!\terminal|uart|baud_div [8] & !\terminal|uart|baud_div [7]))

	.dataa(gnd),
	.datab(\terminal|uart|baud_div [9]),
	.datac(\terminal|uart|baud_div [8]),
	.datad(\terminal|uart|baud_div [7]),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~0 .lut_mask = 16'h0003;
defparam \terminal|uart|baud_x16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cyclone10lp_lcell_comb \terminal|uart|baud_x16~5 (
// Equation(s):
// \terminal|uart|baud_x16~5_combout  = (\terminal|uart|baud_x16~2_combout  & (\terminal|uart|baud_x16~3_combout  & (\terminal|uart|baud_x16~4_combout  & \terminal|uart|baud_x16~0_combout )))

	.dataa(\terminal|uart|baud_x16~2_combout ),
	.datab(\terminal|uart|baud_x16~3_combout ),
	.datac(\terminal|uart|baud_x16~4_combout ),
	.datad(\terminal|uart|baud_x16~0_combout ),
	.cin(gnd),
	.combout(\terminal|uart|baud_x16~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|baud_x16~5 .lut_mask = 16'h8000;
defparam \terminal|uart|baud_x16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \terminal|uart|baud_x16 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|baud_x16~5_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|baud_x16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|baud_x16 .is_wysiwyg = "true";
defparam \terminal|uart|baud_x16 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \terminal|uart|tx_thr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [0]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[0] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \terminal|uart|tx_thr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [1]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[1] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cyclone10lp_lcell_comb \terminal|uart|tx_thr[6]~feeder (
// Equation(s):
// \terminal|uart|tx_thr[6]~feeder_combout  = \terminal|cpu|qreg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [6]),
	.cin(gnd),
	.combout(\terminal|uart|tx_thr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_thr[6]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|tx_thr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \terminal|uart|tx_thr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_thr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[6] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \terminal|uart|tx_thr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [7]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[7] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \terminal|uart|tx_shr~10 (
// Equation(s):
// \terminal|uart|tx_shr~10_combout  = (!\terminal|uart|tx_busy~q  & (\terminal|uart|tx_csr_flg~q  & !\terminal|uart|tx_thr [7]))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(gnd),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|tx_thr [7]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~10 .lut_mask = 16'h0050;
defparam \terminal|uart|tx_shr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \terminal|uart|tx_shr[9]~1 (
// Equation(s):
// \terminal|uart|tx_shr[9]~1_combout  = (\terminal|uart|baud_x16~q  & ((\terminal|uart|tx_bcnt[4]~8_combout ) # ((!\terminal|uart|tx_busy~q  & \terminal|uart|tx_csr_flg~q ))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_bcnt[4]~8_combout ),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|baud_x16~q ),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr[9]~1 .lut_mask = 16'hDC00;
defparam \terminal|uart|tx_shr[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \terminal|uart|tx_shr[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~10_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[8] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \terminal|uart|tx_shr~9 (
// Equation(s):
// \terminal|uart|tx_shr~9_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|tx_shr [8])))) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & (!\terminal|uart|tx_thr [6])) # (!\terminal|uart|tx_csr_flg~q  & ((\terminal|uart|tx_shr 
// [8])))))

	.dataa(\terminal|uart|tx_thr [6]),
	.datab(\terminal|uart|tx_busy~q ),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|tx_shr [8]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~9 .lut_mask = 16'hDF10;
defparam \terminal|uart|tx_shr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \terminal|uart|tx_shr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~9_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[7] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \terminal|uart|tx_thr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [5]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[5] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \terminal|uart|tx_shr~8 (
// Equation(s):
// \terminal|uart|tx_shr~8_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|tx_shr [7])))) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & ((!\terminal|uart|tx_thr [5]))) # (!\terminal|uart|tx_csr_flg~q  & (\terminal|uart|tx_shr 
// [7]))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|uart|tx_shr [7]),
	.datad(\terminal|uart|tx_thr [5]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~8 .lut_mask = 16'hB0F4;
defparam \terminal|uart|tx_shr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \terminal|uart|tx_shr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~8_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[6] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cyclone10lp_lcell_comb \terminal|uart|tx_thr[4]~feeder (
// Equation(s):
// \terminal|uart|tx_thr[4]~feeder_combout  = \terminal|cpu|qreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [4]),
	.cin(gnd),
	.combout(\terminal|uart|tx_thr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_thr[4]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|tx_thr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \terminal|uart|tx_thr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_thr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[4] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \terminal|uart|tx_shr~7 (
// Equation(s):
// \terminal|uart|tx_shr~7_combout  = (\terminal|uart|tx_busy~q  & (\terminal|uart|tx_shr [6])) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & ((!\terminal|uart|tx_thr [4]))) # (!\terminal|uart|tx_csr_flg~q  & (\terminal|uart|tx_shr [6]))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_shr [6]),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|tx_thr [4]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~7 .lut_mask = 16'h8CDC;
defparam \terminal|uart|tx_shr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \terminal|uart|tx_shr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~7_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[5] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cyclone10lp_lcell_comb \terminal|uart|tx_thr[3]~feeder (
// Equation(s):
// \terminal|uart|tx_thr[3]~feeder_combout  = \terminal|cpu|qreg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [3]),
	.cin(gnd),
	.combout(\terminal|uart|tx_thr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_thr[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|tx_thr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \terminal|uart|tx_thr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_thr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[3] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \terminal|uart|tx_shr~6 (
// Equation(s):
// \terminal|uart|tx_shr~6_combout  = (\terminal|uart|tx_busy~q  & (\terminal|uart|tx_shr [5])) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & ((!\terminal|uart|tx_thr [3]))) # (!\terminal|uart|tx_csr_flg~q  & (\terminal|uart|tx_shr [5]))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_shr [5]),
	.datac(\terminal|uart|tx_csr_flg~q ),
	.datad(\terminal|uart|tx_thr [3]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~6 .lut_mask = 16'h8CDC;
defparam \terminal|uart|tx_shr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \terminal|uart|tx_shr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~6_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[4] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cyclone10lp_lcell_comb \terminal|uart|tx_thr[2]~feeder (
// Equation(s):
// \terminal|uart|tx_thr[2]~feeder_combout  = \terminal|cpu|qreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [2]),
	.cin(gnd),
	.combout(\terminal|uart|tx_thr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_thr[2]~feeder .lut_mask = 16'hFF00;
defparam \terminal|uart|tx_thr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \terminal|uart|tx_thr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_thr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_thr_wstb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_thr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_thr[2] .is_wysiwyg = "true";
defparam \terminal|uart|tx_thr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \terminal|uart|tx_shr~5 (
// Equation(s):
// \terminal|uart|tx_shr~5_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|tx_shr [4])))) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & ((!\terminal|uart|tx_thr [2]))) # (!\terminal|uart|tx_csr_flg~q  & (\terminal|uart|tx_shr 
// [4]))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|uart|tx_shr [4]),
	.datad(\terminal|uart|tx_thr [2]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~5 .lut_mask = 16'hB0F4;
defparam \terminal|uart|tx_shr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \terminal|uart|tx_shr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~5_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[3] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \terminal|uart|tx_shr~4 (
// Equation(s):
// \terminal|uart|tx_shr~4_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|tx_shr [3])))) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & (!\terminal|uart|tx_thr [1])) # (!\terminal|uart|tx_csr_flg~q  & ((\terminal|uart|tx_shr 
// [3])))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|uart|tx_thr [1]),
	.datad(\terminal|uart|tx_shr [3]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~4 .lut_mask = 16'hBF04;
defparam \terminal|uart|tx_shr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \terminal|uart|tx_shr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~4_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[2] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \terminal|uart|tx_shr~3 (
// Equation(s):
// \terminal|uart|tx_shr~3_combout  = (\terminal|uart|tx_busy~q  & (((\terminal|uart|tx_shr [2])))) # (!\terminal|uart|tx_busy~q  & ((\terminal|uart|tx_csr_flg~q  & (!\terminal|uart|tx_thr [0])) # (!\terminal|uart|tx_csr_flg~q  & ((\terminal|uart|tx_shr 
// [2])))))

	.dataa(\terminal|uart|tx_busy~q ),
	.datab(\terminal|uart|tx_csr_flg~q ),
	.datac(\terminal|uart|tx_thr [0]),
	.datad(\terminal|uart|tx_shr [2]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr~3 .lut_mask = 16'hBF04;
defparam \terminal|uart|tx_shr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \terminal|uart|tx_shr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr~3_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|uart|tx_shr[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[1] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \terminal|uart|tx_shr[0]~0 (
// Equation(s):
// \terminal|uart|tx_shr[0]~0_combout  = (\terminal|uart|baud_x16~q  & !\terminal|uart|tx_shr [1])

	.dataa(\terminal|uart|baud_x16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|uart|tx_shr [1]),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr[0]~0 .lut_mask = 16'h00AA;
defparam \terminal|uart|tx_shr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \terminal|uart|tx_shr[0]~2 (
// Equation(s):
// \terminal|uart|tx_shr[0]~2_combout  = (\terminal|uart|tx_shr[0]~0_combout  & (!\terminal|uart|tx_bcnt[4]~8_combout  & ((\terminal|uart|tx_shr [0]) # (\terminal|uart|tx_shr[9]~1_combout )))) # (!\terminal|uart|tx_shr[0]~0_combout  & 
// (((\terminal|uart|tx_shr [0]) # (\terminal|uart|tx_shr[9]~1_combout ))))

	.dataa(\terminal|uart|tx_shr[0]~0_combout ),
	.datab(\terminal|uart|tx_bcnt[4]~8_combout ),
	.datac(\terminal|uart|tx_shr [0]),
	.datad(\terminal|uart|tx_shr[9]~1_combout ),
	.cin(gnd),
	.combout(\terminal|uart|tx_shr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|uart|tx_shr[0]~2 .lut_mask = 16'h7770;
defparam \terminal|uart|tx_shr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \terminal|uart|tx_shr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|uart|tx_shr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|uart|tx_shr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|uart|tx_shr[0] .is_wysiwyg = "true";
defparam \terminal|uart|tx_shr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cyclone10lp_lcell_comb \terminal|tx~0 (
// Equation(s):
// \terminal|tx~0_combout  = (\terminal|videoreg|vtcsr [0]) # ((!\terminal|uart|tx_shr [0] & !\terminal|uart|tx_csr_brk~q ))

	.dataa(gnd),
	.datab(\terminal|uart|tx_shr [0]),
	.datac(\terminal|uart|tx_csr_brk~q ),
	.datad(\terminal|videoreg|vtcsr [0]),
	.cin(gnd),
	.combout(\terminal|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|tx~0 .lut_mask = 16'hFF03;
defparam \terminal|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cyclone10lp_lcell_comb \VGA_CLK~0 (
// Equation(s):
// \VGA_CLK~0_combout  = !\VGA_CLK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_CLK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_CLK~0 .lut_mask = 16'h0F0F;
defparam \VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N17
dffeas VGA_CLK(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_CLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam VGA_CLK.is_wysiwyg = "true";
defparam VGA_CLK.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cyclone10lp_clkctrl \VGA_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA_CLK~clkctrl .clock_type = "global clock";
defparam \VGA_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N0
cyclone10lp_lcell_comb \terminal|video|vgaclk~0 (
// Equation(s):
// \terminal|video|vgaclk~0_combout  = !\terminal|video|vgaclk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|video|vgaclk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|vgaclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgaclk~0 .lut_mask = 16'h0F0F;
defparam \terminal|video|vgaclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N1
dffeas \terminal|video|vgaclk (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|video|vgaclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|vgaclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|vgaclk .is_wysiwyg = "true";
defparam \terminal|video|vgaclk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclone10lp_clkctrl \terminal|video|vgaclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\terminal|video|vgaclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\terminal|video|vgaclk~clkctrl_outclk ));
// synopsys translate_off
defparam \terminal|video|vgaclk~clkctrl .clock_type = "global clock";
defparam \terminal|video|vgaclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cyclone10lp_lcell_comb \terminal|video|col[0]~13 (
// Equation(s):
// \terminal|video|col[0]~13_combout  = \terminal|video|col [0] $ (VCC)
// \terminal|video|col[0]~14  = CARRY(\terminal|video|col [0])

	.dataa(gnd),
	.datab(\terminal|video|col [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|video|col[0]~13_combout ),
	.cout(\terminal|video|col[0]~14 ));
// synopsys translate_off
defparam \terminal|video|col[0]~13 .lut_mask = 16'h33CC;
defparam \terminal|video|col[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cyclone10lp_lcell_comb \terminal|video|LessThan3~1 (
// Equation(s):
// \terminal|video|LessThan3~1_combout  = (((!\terminal|video|col [0]) # (!\terminal|video|col [1])) # (!\terminal|video|col [3])) # (!\terminal|video|col [2])

	.dataa(\terminal|video|col [2]),
	.datab(\terminal|video|col [3]),
	.datac(\terminal|video|col [1]),
	.datad(\terminal|video|col [0]),
	.cin(gnd),
	.combout(\terminal|video|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan3~1 .lut_mask = 16'h7FFF;
defparam \terminal|video|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cyclone10lp_lcell_comb \terminal|video|LessThan3~0 (
// Equation(s):
// \terminal|video|LessThan3~0_combout  = (!\terminal|video|col [5] & (!\terminal|video|col [6] & !\terminal|video|col [7]))

	.dataa(\terminal|video|col [5]),
	.datab(gnd),
	.datac(\terminal|video|col [6]),
	.datad(\terminal|video|col [7]),
	.cin(gnd),
	.combout(\terminal|video|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan3~0 .lut_mask = 16'h0005;
defparam \terminal|video|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cyclone10lp_lcell_comb \terminal|video|LessThan3~2 (
// Equation(s):
// \terminal|video|LessThan3~2_combout  = (\terminal|video|LessThan3~0_combout  & ((\terminal|video|LessThan3~1_combout ) # (!\terminal|video|col [4])))

	.dataa(gnd),
	.datab(\terminal|video|LessThan3~1_combout ),
	.datac(\terminal|video|LessThan3~0_combout ),
	.datad(\terminal|video|col [4]),
	.cin(gnd),
	.combout(\terminal|video|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan3~2 .lut_mask = 16'hC0F0;
defparam \terminal|video|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cyclone10lp_lcell_comb \terminal|video|col[7]~27 (
// Equation(s):
// \terminal|video|col[7]~27_combout  = (\terminal|video|col [7] & (!\terminal|video|col[6]~26 )) # (!\terminal|video|col [7] & ((\terminal|video|col[6]~26 ) # (GND)))
// \terminal|video|col[7]~28  = CARRY((!\terminal|video|col[6]~26 ) # (!\terminal|video|col [7]))

	.dataa(gnd),
	.datab(\terminal|video|col [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[6]~26 ),
	.combout(\terminal|video|col[7]~27_combout ),
	.cout(\terminal|video|col[7]~28 ));
// synopsys translate_off
defparam \terminal|video|col[7]~27 .lut_mask = 16'h3C3F;
defparam \terminal|video|col[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cyclone10lp_lcell_comb \terminal|video|col[8]~29 (
// Equation(s):
// \terminal|video|col[8]~29_combout  = (\terminal|video|col [8] & (\terminal|video|col[7]~28  $ (GND))) # (!\terminal|video|col [8] & (!\terminal|video|col[7]~28  & VCC))
// \terminal|video|col[8]~30  = CARRY((\terminal|video|col [8] & !\terminal|video|col[7]~28 ))

	.dataa(gnd),
	.datab(\terminal|video|col [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[7]~28 ),
	.combout(\terminal|video|col[8]~29_combout ),
	.cout(\terminal|video|col[8]~30 ));
// synopsys translate_off
defparam \terminal|video|col[8]~29 .lut_mask = 16'hC30C;
defparam \terminal|video|col[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \terminal|video|col[8] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[8] .is_wysiwyg = "true";
defparam \terminal|video|col[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cyclone10lp_lcell_comb \terminal|video|col[9]~31 (
// Equation(s):
// \terminal|video|col[9]~31_combout  = (\terminal|video|col [9] & (!\terminal|video|col[8]~30 )) # (!\terminal|video|col [9] & ((\terminal|video|col[8]~30 ) # (GND)))
// \terminal|video|col[9]~32  = CARRY((!\terminal|video|col[8]~30 ) # (!\terminal|video|col [9]))

	.dataa(gnd),
	.datab(\terminal|video|col [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[8]~30 ),
	.combout(\terminal|video|col[9]~31_combout ),
	.cout(\terminal|video|col[9]~32 ));
// synopsys translate_off
defparam \terminal|video|col[9]~31 .lut_mask = 16'h3C3F;
defparam \terminal|video|col[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \terminal|video|col[9] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[9] .is_wysiwyg = "true";
defparam \terminal|video|col[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cyclone10lp_lcell_comb \terminal|video|col[10]~33 (
// Equation(s):
// \terminal|video|col[10]~33_combout  = \terminal|video|col [10] $ (!\terminal|video|col[9]~32 )

	.dataa(\terminal|video|col [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|video|col[9]~32 ),
	.combout(\terminal|video|col[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|col[10]~33 .lut_mask = 16'hA5A5;
defparam \terminal|video|col[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \terminal|video|col[10] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[10] .is_wysiwyg = "true";
defparam \terminal|video|col[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cyclone10lp_lcell_comb \terminal|video|LessThan3~3 (
// Equation(s):
// \terminal|video|LessThan3~3_combout  = (!\terminal|video|col [10] & ((\terminal|video|LessThan3~2_combout ) # ((!\terminal|video|col [8]) # (!\terminal|video|col [9]))))

	.dataa(\terminal|video|LessThan3~2_combout ),
	.datab(\terminal|video|col [10]),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|col [8]),
	.cin(gnd),
	.combout(\terminal|video|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan3~3 .lut_mask = 16'h2333;
defparam \terminal|video|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cyclone10lp_lcell_comb \terminal|video|col[4]~35 (
// Equation(s):
// \terminal|video|col[4]~35_combout  = (\terminal|cpu|init_out~q ) # ((\terminal|sysreset|dclo_out~q ) # (!\terminal|video|LessThan3~3_combout ))

	.dataa(\terminal|cpu|init_out~q ),
	.datab(gnd),
	.datac(\terminal|sysreset|dclo_out~q ),
	.datad(\terminal|video|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|col[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|col[4]~35 .lut_mask = 16'hFAFF;
defparam \terminal|video|col[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \terminal|video|col[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[0] .is_wysiwyg = "true";
defparam \terminal|video|col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cyclone10lp_lcell_comb \terminal|video|col[1]~15 (
// Equation(s):
// \terminal|video|col[1]~15_combout  = (\terminal|video|col [1] & (!\terminal|video|col[0]~14 )) # (!\terminal|video|col [1] & ((\terminal|video|col[0]~14 ) # (GND)))
// \terminal|video|col[1]~16  = CARRY((!\terminal|video|col[0]~14 ) # (!\terminal|video|col [1]))

	.dataa(gnd),
	.datab(\terminal|video|col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[0]~14 ),
	.combout(\terminal|video|col[1]~15_combout ),
	.cout(\terminal|video|col[1]~16 ));
// synopsys translate_off
defparam \terminal|video|col[1]~15 .lut_mask = 16'h3C3F;
defparam \terminal|video|col[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \terminal|video|col[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[1] .is_wysiwyg = "true";
defparam \terminal|video|col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cyclone10lp_lcell_comb \terminal|video|col[2]~17 (
// Equation(s):
// \terminal|video|col[2]~17_combout  = (\terminal|video|col [2] & (\terminal|video|col[1]~16  $ (GND))) # (!\terminal|video|col [2] & (!\terminal|video|col[1]~16  & VCC))
// \terminal|video|col[2]~18  = CARRY((\terminal|video|col [2] & !\terminal|video|col[1]~16 ))

	.dataa(\terminal|video|col [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[1]~16 ),
	.combout(\terminal|video|col[2]~17_combout ),
	.cout(\terminal|video|col[2]~18 ));
// synopsys translate_off
defparam \terminal|video|col[2]~17 .lut_mask = 16'hA50A;
defparam \terminal|video|col[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \terminal|video|col[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[2] .is_wysiwyg = "true";
defparam \terminal|video|col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cyclone10lp_lcell_comb \terminal|video|col[3]~19 (
// Equation(s):
// \terminal|video|col[3]~19_combout  = (\terminal|video|col [3] & (!\terminal|video|col[2]~18 )) # (!\terminal|video|col [3] & ((\terminal|video|col[2]~18 ) # (GND)))
// \terminal|video|col[3]~20  = CARRY((!\terminal|video|col[2]~18 ) # (!\terminal|video|col [3]))

	.dataa(gnd),
	.datab(\terminal|video|col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[2]~18 ),
	.combout(\terminal|video|col[3]~19_combout ),
	.cout(\terminal|video|col[3]~20 ));
// synopsys translate_off
defparam \terminal|video|col[3]~19 .lut_mask = 16'h3C3F;
defparam \terminal|video|col[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \terminal|video|col[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[3] .is_wysiwyg = "true";
defparam \terminal|video|col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cyclone10lp_lcell_comb \terminal|video|col[4]~21 (
// Equation(s):
// \terminal|video|col[4]~21_combout  = (\terminal|video|col [4] & (\terminal|video|col[3]~20  $ (GND))) # (!\terminal|video|col [4] & (!\terminal|video|col[3]~20  & VCC))
// \terminal|video|col[4]~22  = CARRY((\terminal|video|col [4] & !\terminal|video|col[3]~20 ))

	.dataa(\terminal|video|col [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[3]~20 ),
	.combout(\terminal|video|col[4]~21_combout ),
	.cout(\terminal|video|col[4]~22 ));
// synopsys translate_off
defparam \terminal|video|col[4]~21 .lut_mask = 16'hA50A;
defparam \terminal|video|col[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \terminal|video|col[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[4] .is_wysiwyg = "true";
defparam \terminal|video|col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cyclone10lp_lcell_comb \terminal|video|col[5]~23 (
// Equation(s):
// \terminal|video|col[5]~23_combout  = (\terminal|video|col [5] & (!\terminal|video|col[4]~22 )) # (!\terminal|video|col [5] & ((\terminal|video|col[4]~22 ) # (GND)))
// \terminal|video|col[5]~24  = CARRY((!\terminal|video|col[4]~22 ) # (!\terminal|video|col [5]))

	.dataa(\terminal|video|col [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[4]~22 ),
	.combout(\terminal|video|col[5]~23_combout ),
	.cout(\terminal|video|col[5]~24 ));
// synopsys translate_off
defparam \terminal|video|col[5]~23 .lut_mask = 16'h5A5F;
defparam \terminal|video|col[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \terminal|video|col[5] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[5] .is_wysiwyg = "true";
defparam \terminal|video|col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cyclone10lp_lcell_comb \terminal|video|col[6]~25 (
// Equation(s):
// \terminal|video|col[6]~25_combout  = (\terminal|video|col [6] & (\terminal|video|col[5]~24  $ (GND))) # (!\terminal|video|col [6] & (!\terminal|video|col[5]~24  & VCC))
// \terminal|video|col[6]~26  = CARRY((\terminal|video|col [6] & !\terminal|video|col[5]~24 ))

	.dataa(gnd),
	.datab(\terminal|video|col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|col[5]~24 ),
	.combout(\terminal|video|col[6]~25_combout ),
	.cout(\terminal|video|col[6]~26 ));
// synopsys translate_off
defparam \terminal|video|col[6]~25 .lut_mask = 16'hC30C;
defparam \terminal|video|col[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \terminal|video|col[6] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[6] .is_wysiwyg = "true";
defparam \terminal|video|col[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \terminal|video|col[7] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|col[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|col[4]~35_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|col[7] .is_wysiwyg = "true";
defparam \terminal|video|col[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cyclone10lp_lcell_comb \terminal|video|comb~0 (
// Equation(s):
// \terminal|video|comb~0_combout  = (!\terminal|video|col [4] & (!\terminal|video|col [6] & !\terminal|video|col [5]))

	.dataa(\terminal|video|col [4]),
	.datab(gnd),
	.datac(\terminal|video|col [6]),
	.datad(\terminal|video|col [5]),
	.cin(gnd),
	.combout(\terminal|video|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|comb~0 .lut_mask = 16'h0005;
defparam \terminal|video|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cyclone10lp_lcell_comb \terminal|video|comb~1 (
// Equation(s):
// \terminal|video|comb~1_combout  = (\terminal|video|col [8] & (((!\terminal|video|col [7] & \terminal|video|comb~0_combout )) # (!\terminal|video|col [9]))) # (!\terminal|video|col [8] & ((\terminal|video|col [9]) # ((\terminal|video|col [7] & 
// !\terminal|video|comb~0_combout ))))

	.dataa(\terminal|video|col [7]),
	.datab(\terminal|video|col [8]),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|comb~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|comb~1 .lut_mask = 16'h7C3E;
defparam \terminal|video|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cyclone10lp_lcell_comb \terminal|video|row[0]~10 (
// Equation(s):
// \terminal|video|row[0]~10_combout  = \terminal|video|row [0] $ (VCC)
// \terminal|video|row[0]~11  = CARRY(\terminal|video|row [0])

	.dataa(\terminal|video|row [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|video|row[0]~10_combout ),
	.cout(\terminal|video|row[0]~11 ));
// synopsys translate_off
defparam \terminal|video|row[0]~10 .lut_mask = 16'h55AA;
defparam \terminal|video|row[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cyclone10lp_lcell_comb \terminal|video|LessThan5~0 (
// Equation(s):
// \terminal|video|LessThan5~0_combout  = ((!\terminal|video|row [2] & ((!\terminal|video|row [1]) # (!\terminal|video|row [0])))) # (!\terminal|video|row [3])

	.dataa(\terminal|video|row [0]),
	.datab(\terminal|video|row [3]),
	.datac(\terminal|video|row [1]),
	.datad(\terminal|video|row [2]),
	.cin(gnd),
	.combout(\terminal|video|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan5~0 .lut_mask = 16'h337F;
defparam \terminal|video|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cyclone10lp_lcell_comb \terminal|video|row[6]~25 (
// Equation(s):
// \terminal|video|row[6]~25_combout  = (\terminal|video|row [6] & (\terminal|video|row[5]~21  $ (GND))) # (!\terminal|video|row [6] & (!\terminal|video|row[5]~21  & VCC))
// \terminal|video|row[6]~26  = CARRY((\terminal|video|row [6] & !\terminal|video|row[5]~21 ))

	.dataa(gnd),
	.datab(\terminal|video|row [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[5]~21 ),
	.combout(\terminal|video|row[6]~25_combout ),
	.cout(\terminal|video|row[6]~26 ));
// synopsys translate_off
defparam \terminal|video|row[6]~25 .lut_mask = 16'hC30C;
defparam \terminal|video|row[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cyclone10lp_lcell_comb \terminal|video|row[7]~27 (
// Equation(s):
// \terminal|video|row[7]~27_combout  = (\terminal|video|row [7] & (!\terminal|video|row[6]~26 )) # (!\terminal|video|row [7] & ((\terminal|video|row[6]~26 ) # (GND)))
// \terminal|video|row[7]~28  = CARRY((!\terminal|video|row[6]~26 ) # (!\terminal|video|row [7]))

	.dataa(\terminal|video|row [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[6]~26 ),
	.combout(\terminal|video|row[7]~27_combout ),
	.cout(\terminal|video|row[7]~28 ));
// synopsys translate_off
defparam \terminal|video|row[7]~27 .lut_mask = 16'h5A5F;
defparam \terminal|video|row[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \terminal|video|row[7] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[7] .is_wysiwyg = "true";
defparam \terminal|video|row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cyclone10lp_lcell_comb \terminal|video|row[8]~29 (
// Equation(s):
// \terminal|video|row[8]~29_combout  = (\terminal|video|row [8] & (\terminal|video|row[7]~28  $ (GND))) # (!\terminal|video|row [8] & (!\terminal|video|row[7]~28  & VCC))
// \terminal|video|row[8]~30  = CARRY((\terminal|video|row [8] & !\terminal|video|row[7]~28 ))

	.dataa(gnd),
	.datab(\terminal|video|row [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[7]~28 ),
	.combout(\terminal|video|row[8]~29_combout ),
	.cout(\terminal|video|row[8]~30 ));
// synopsys translate_off
defparam \terminal|video|row[8]~29 .lut_mask = 16'hC30C;
defparam \terminal|video|row[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \terminal|video|row[8] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[8] .is_wysiwyg = "true";
defparam \terminal|video|row[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cyclone10lp_lcell_comb \terminal|video|row[9]~31 (
// Equation(s):
// \terminal|video|row[9]~31_combout  = \terminal|video|row [9] $ (\terminal|video|row[8]~30 )

	.dataa(\terminal|video|row [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|video|row[8]~30 ),
	.combout(\terminal|video|row[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row[9]~31 .lut_mask = 16'h5A5A;
defparam \terminal|video|row[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \terminal|video|row[9] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[9] .is_wysiwyg = "true";
defparam \terminal|video|row[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cyclone10lp_lcell_comb \terminal|video|row[8]~22 (
// Equation(s):
// \terminal|video|row[8]~22_combout  = (!\terminal|video|row [7] & (!\terminal|video|row [6] & (!\terminal|video|row [5] & !\terminal|video|row [4])))

	.dataa(\terminal|video|row [7]),
	.datab(\terminal|video|row [6]),
	.datac(\terminal|video|row [5]),
	.datad(\terminal|video|row [4]),
	.cin(gnd),
	.combout(\terminal|video|row[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row[8]~22 .lut_mask = 16'h0001;
defparam \terminal|video|row[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cyclone10lp_lcell_comb \terminal|video|row[8]~23 (
// Equation(s):
// \terminal|video|row[8]~23_combout  = (!\terminal|video|row [8] & \terminal|video|row[8]~22_combout )

	.dataa(gnd),
	.datab(\terminal|video|row [8]),
	.datac(\terminal|video|row[8]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|row[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row[8]~23 .lut_mask = 16'h3030;
defparam \terminal|video|row[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cyclone10lp_lcell_comb \terminal|video|row[8]~24 (
// Equation(s):
// \terminal|video|row[8]~24_combout  = (\terminal|cpu|vm_init~combout ) # ((\terminal|video|row [9] & ((!\terminal|video|row[8]~23_combout ) # (!\terminal|video|LessThan5~0_combout ))))

	.dataa(\terminal|video|LessThan5~0_combout ),
	.datab(\terminal|video|row [9]),
	.datac(\terminal|cpu|vm_init~combout ),
	.datad(\terminal|video|row[8]~23_combout ),
	.cin(gnd),
	.combout(\terminal|video|row[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row[8]~24 .lut_mask = 16'hF4FC;
defparam \terminal|video|row[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \terminal|video|row[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[0] .is_wysiwyg = "true";
defparam \terminal|video|row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cyclone10lp_lcell_comb \terminal|video|row[1]~12 (
// Equation(s):
// \terminal|video|row[1]~12_combout  = (\terminal|video|row [1] & (!\terminal|video|row[0]~11 )) # (!\terminal|video|row [1] & ((\terminal|video|row[0]~11 ) # (GND)))
// \terminal|video|row[1]~13  = CARRY((!\terminal|video|row[0]~11 ) # (!\terminal|video|row [1]))

	.dataa(gnd),
	.datab(\terminal|video|row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[0]~11 ),
	.combout(\terminal|video|row[1]~12_combout ),
	.cout(\terminal|video|row[1]~13 ));
// synopsys translate_off
defparam \terminal|video|row[1]~12 .lut_mask = 16'h3C3F;
defparam \terminal|video|row[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \terminal|video|row[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[1] .is_wysiwyg = "true";
defparam \terminal|video|row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cyclone10lp_lcell_comb \terminal|video|row[2]~14 (
// Equation(s):
// \terminal|video|row[2]~14_combout  = (\terminal|video|row [2] & (\terminal|video|row[1]~13  $ (GND))) # (!\terminal|video|row [2] & (!\terminal|video|row[1]~13  & VCC))
// \terminal|video|row[2]~15  = CARRY((\terminal|video|row [2] & !\terminal|video|row[1]~13 ))

	.dataa(gnd),
	.datab(\terminal|video|row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[1]~13 ),
	.combout(\terminal|video|row[2]~14_combout ),
	.cout(\terminal|video|row[2]~15 ));
// synopsys translate_off
defparam \terminal|video|row[2]~14 .lut_mask = 16'hC30C;
defparam \terminal|video|row[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \terminal|video|row[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[2] .is_wysiwyg = "true";
defparam \terminal|video|row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cyclone10lp_lcell_comb \terminal|video|row[3]~16 (
// Equation(s):
// \terminal|video|row[3]~16_combout  = (\terminal|video|row [3] & (!\terminal|video|row[2]~15 )) # (!\terminal|video|row [3] & ((\terminal|video|row[2]~15 ) # (GND)))
// \terminal|video|row[3]~17  = CARRY((!\terminal|video|row[2]~15 ) # (!\terminal|video|row [3]))

	.dataa(gnd),
	.datab(\terminal|video|row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[2]~15 ),
	.combout(\terminal|video|row[3]~16_combout ),
	.cout(\terminal|video|row[3]~17 ));
// synopsys translate_off
defparam \terminal|video|row[3]~16 .lut_mask = 16'h3C3F;
defparam \terminal|video|row[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \terminal|video|row[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[3] .is_wysiwyg = "true";
defparam \terminal|video|row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cyclone10lp_lcell_comb \terminal|video|row[4]~18 (
// Equation(s):
// \terminal|video|row[4]~18_combout  = (\terminal|video|row [4] & (\terminal|video|row[3]~17  $ (GND))) # (!\terminal|video|row [4] & (!\terminal|video|row[3]~17  & VCC))
// \terminal|video|row[4]~19  = CARRY((\terminal|video|row [4] & !\terminal|video|row[3]~17 ))

	.dataa(gnd),
	.datab(\terminal|video|row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[3]~17 ),
	.combout(\terminal|video|row[4]~18_combout ),
	.cout(\terminal|video|row[4]~19 ));
// synopsys translate_off
defparam \terminal|video|row[4]~18 .lut_mask = 16'hC30C;
defparam \terminal|video|row[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \terminal|video|row[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[4] .is_wysiwyg = "true";
defparam \terminal|video|row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cyclone10lp_lcell_comb \terminal|video|row[5]~20 (
// Equation(s):
// \terminal|video|row[5]~20_combout  = (\terminal|video|row [5] & (!\terminal|video|row[4]~19 )) # (!\terminal|video|row [5] & ((\terminal|video|row[4]~19 ) # (GND)))
// \terminal|video|row[5]~21  = CARRY((!\terminal|video|row[4]~19 ) # (!\terminal|video|row [5]))

	.dataa(\terminal|video|row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row[4]~19 ),
	.combout(\terminal|video|row[5]~20_combout ),
	.cout(\terminal|video|row[5]~21 ));
// synopsys translate_off
defparam \terminal|video|row[5]~20 .lut_mask = 16'h5A5F;
defparam \terminal|video|row[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \terminal|video|row[5] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[5] .is_wysiwyg = "true";
defparam \terminal|video|row[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \terminal|video|row[6] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row[8]~24_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row[6] .is_wysiwyg = "true";
defparam \terminal|video|row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cyclone10lp_lcell_comb \terminal|video|Equal6~0 (
// Equation(s):
// \terminal|video|Equal6~0_combout  = (\terminal|video|row [6] & (\terminal|video|row [7] & \terminal|video|row [8]))

	.dataa(gnd),
	.datab(\terminal|video|row [6]),
	.datac(\terminal|video|row [7]),
	.datad(\terminal|video|row [8]),
	.cin(gnd),
	.combout(\terminal|video|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal6~0 .lut_mask = 16'hC000;
defparam \terminal|video|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cyclone10lp_lcell_comb \terminal|video|vga_out~0 (
// Equation(s):
// \terminal|video|vga_out~0_combout  = (!\terminal|video|row [9] & (!\terminal|video|col [10] & ((!\terminal|video|row [5]) # (!\terminal|video|Equal6~0_combout ))))

	.dataa(\terminal|video|Equal6~0_combout ),
	.datab(\terminal|video|row [9]),
	.datac(\terminal|video|col [10]),
	.datad(\terminal|video|row [5]),
	.cin(gnd),
	.combout(\terminal|video|vga_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~0 .lut_mask = 16'h0103;
defparam \terminal|video|vga_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cyclone10lp_lcell_comb \terminal|video|char_adr[0]~13 (
// Equation(s):
// \terminal|video|char_adr[0]~13_combout  = \terminal|video|char_adr [0] $ (VCC)
// \terminal|video|char_adr[0]~14  = CARRY(\terminal|video|char_adr [0])

	.dataa(gnd),
	.datab(\terminal|video|char_adr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|video|char_adr[0]~13_combout ),
	.cout(\terminal|video|char_adr[0]~14 ));
// synopsys translate_off
defparam \terminal|video|char_adr[0]~13 .lut_mask = 16'h33CC;
defparam \terminal|video|char_adr[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cyclone10lp_lcell_comb \terminal|video|LessThan8~0 (
// Equation(s):
// \terminal|video|LessThan8~0_combout  = (!\terminal|video|col [10] & (!\terminal|video|col [9] & !\terminal|video|col [8]))

	.dataa(gnd),
	.datab(\terminal|video|col [10]),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|col [8]),
	.cin(gnd),
	.combout(\terminal|video|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan8~0 .lut_mask = 16'h0003;
defparam \terminal|video|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cyclone10lp_lcell_comb \terminal|video|LessThan8~1 (
// Equation(s):
// \terminal|video|LessThan8~1_combout  = (((!\terminal|video|col [1] & !\terminal|video|col [0])) # (!\terminal|video|col [3])) # (!\terminal|video|col [2])

	.dataa(\terminal|video|col [2]),
	.datab(\terminal|video|col [3]),
	.datac(\terminal|video|col [1]),
	.datad(\terminal|video|col [0]),
	.cin(gnd),
	.combout(\terminal|video|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan8~1 .lut_mask = 16'h777F;
defparam \terminal|video|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cyclone10lp_lcell_comb \terminal|video|LessThan8~2 (
// Equation(s):
// \terminal|video|LessThan8~2_combout  = (\terminal|video|LessThan8~0_combout  & (((\terminal|video|LessThan8~1_combout  & \terminal|video|comb~0_combout )) # (!\terminal|video|col [7])))

	.dataa(\terminal|video|LessThan8~0_combout ),
	.datab(\terminal|video|col [7]),
	.datac(\terminal|video|LessThan8~1_combout ),
	.datad(\terminal|video|comb~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan8~2 .lut_mask = 16'hA222;
defparam \terminal|video|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cyclone10lp_lcell_comb \terminal|video|LessThan7~0 (
// Equation(s):
// \terminal|video|LessThan7~0_combout  = (\terminal|video|LessThan8~0_combout  & (!\terminal|video|col [7] & ((!\terminal|video|col [6]) # (!\terminal|video|col [5]))))

	.dataa(\terminal|video|LessThan8~0_combout ),
	.datab(\terminal|video|col [5]),
	.datac(\terminal|video|col [6]),
	.datad(\terminal|video|col [7]),
	.cin(gnd),
	.combout(\terminal|video|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan7~0 .lut_mask = 16'h002A;
defparam \terminal|video|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cyclone10lp_lcell_comb \terminal|video|fontcol~2 (
// Equation(s):
// \terminal|video|fontcol~2_combout  = (!\terminal|video|fontcol [0] & !\terminal|video|LessThan8~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|video|fontcol [0]),
	.datad(\terminal|video|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\terminal|video|fontcol~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontcol~2 .lut_mask = 16'h000F;
defparam \terminal|video|fontcol~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cyclone10lp_lcell_comb \terminal|video|comb~3 (
// Equation(s):
// \terminal|video|comb~3_combout  = (\terminal|video|col [8] & ((\terminal|video|col [7]) # (!\terminal|video|comb~0_combout )))

	.dataa(\terminal|video|col [7]),
	.datab(\terminal|video|col [8]),
	.datac(gnd),
	.datad(\terminal|video|comb~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|comb~3 .lut_mask = 16'h88CC;
defparam \terminal|video|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cyclone10lp_lcell_comb \terminal|video|LessThan13~0 (
// Equation(s):
// \terminal|video|LessThan13~0_combout  = (!\terminal|video|col [10] & ((!\terminal|video|comb~3_combout ) # (!\terminal|video|col [9])))

	.dataa(gnd),
	.datab(\terminal|video|col [10]),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|comb~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan13~0 .lut_mask = 16'h0333;
defparam \terminal|video|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cyclone10lp_lcell_comb \terminal|video|fontcol[0]~5 (
// Equation(s):
// \terminal|video|fontcol[0]~5_combout  = (\terminal|video|LessThan13~0_combout  & (!\terminal|cpu|init_out~q  & (!\terminal|sysreset|dclo_out~q  & !\terminal|video|LessThan7~0_combout )))

	.dataa(\terminal|video|LessThan13~0_combout ),
	.datab(\terminal|cpu|init_out~q ),
	.datac(\terminal|sysreset|dclo_out~q ),
	.datad(\terminal|video|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|fontcol[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontcol[0]~5 .lut_mask = 16'h0002;
defparam \terminal|video|fontcol[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \terminal|video|fontcol[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontcol~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|video|fontcol[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontcol [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontcol[0] .is_wysiwyg = "true";
defparam \terminal|video|fontcol[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cyclone10lp_lcell_comb \terminal|video|fontcol~3 (
// Equation(s):
// \terminal|video|fontcol~3_combout  = (!\terminal|video|LessThan8~2_combout  & (\terminal|video|fontcol [1] $ (\terminal|video|fontcol [0])))

	.dataa(\terminal|video|LessThan8~2_combout ),
	.datab(gnd),
	.datac(\terminal|video|fontcol [1]),
	.datad(\terminal|video|fontcol [0]),
	.cin(gnd),
	.combout(\terminal|video|fontcol~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontcol~3 .lut_mask = 16'h0550;
defparam \terminal|video|fontcol~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \terminal|video|fontcol[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontcol~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|video|fontcol[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontcol [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontcol[1] .is_wysiwyg = "true";
defparam \terminal|video|fontcol[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cyclone10lp_lcell_comb \terminal|video|fontcol~4 (
// Equation(s):
// \terminal|video|fontcol~4_combout  = (!\terminal|video|LessThan8~2_combout  & (\terminal|video|fontcol [2] $ (((\terminal|video|fontcol [0] & \terminal|video|fontcol [1])))))

	.dataa(\terminal|video|LessThan8~2_combout ),
	.datab(\terminal|video|fontcol [0]),
	.datac(\terminal|video|fontcol [2]),
	.datad(\terminal|video|fontcol [1]),
	.cin(gnd),
	.combout(\terminal|video|fontcol~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontcol~4 .lut_mask = 16'h1450;
defparam \terminal|video|fontcol~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \terminal|video|fontcol[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontcol~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|video|fontcol[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontcol [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontcol[2] .is_wysiwyg = "true";
defparam \terminal|video|fontcol[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cyclone10lp_lcell_comb \terminal|video|char_adr[1]~31 (
// Equation(s):
// \terminal|video|char_adr[1]~31_combout  = ((\terminal|video|fontcol [0]) # ((!\terminal|video|fontcol [2]) # (!\terminal|video|LessThan13~0_combout ))) # (!\terminal|video|fontcol [1])

	.dataa(\terminal|video|fontcol [1]),
	.datab(\terminal|video|fontcol [0]),
	.datac(\terminal|video|LessThan13~0_combout ),
	.datad(\terminal|video|fontcol [2]),
	.cin(gnd),
	.combout(\terminal|video|char_adr[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|char_adr[1]~31 .lut_mask = 16'hDFFF;
defparam \terminal|video|char_adr[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cyclone10lp_lcell_comb \terminal|video|char_adr[1]~32 (
// Equation(s):
// \terminal|video|char_adr[1]~32_combout  = (!\terminal|video|LessThan7~0_combout  & (!\terminal|cpu|vm_init~combout  & ((\terminal|video|LessThan8~2_combout ) # (!\terminal|video|char_adr[1]~31_combout ))))

	.dataa(\terminal|video|LessThan8~2_combout ),
	.datab(\terminal|video|LessThan7~0_combout ),
	.datac(\terminal|cpu|vm_init~combout ),
	.datad(\terminal|video|char_adr[1]~31_combout ),
	.cin(gnd),
	.combout(\terminal|video|char_adr[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|char_adr[1]~32 .lut_mask = 16'h0203;
defparam \terminal|video|char_adr[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \terminal|video|char_adr[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[0]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[0] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cyclone10lp_lcell_comb \terminal|video|char_adr[1]~15 (
// Equation(s):
// \terminal|video|char_adr[1]~15_combout  = (\terminal|video|char_adr [1] & (!\terminal|video|char_adr[0]~14 )) # (!\terminal|video|char_adr [1] & ((\terminal|video|char_adr[0]~14 ) # (GND)))
// \terminal|video|char_adr[1]~16  = CARRY((!\terminal|video|char_adr[0]~14 ) # (!\terminal|video|char_adr [1]))

	.dataa(\terminal|video|char_adr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[0]~14 ),
	.combout(\terminal|video|char_adr[1]~15_combout ),
	.cout(\terminal|video|char_adr[1]~16 ));
// synopsys translate_off
defparam \terminal|video|char_adr[1]~15 .lut_mask = 16'h5A5F;
defparam \terminal|video|char_adr[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \terminal|video|char_adr[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[1]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[1] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cyclone10lp_lcell_comb \terminal|video|char_adr[2]~17 (
// Equation(s):
// \terminal|video|char_adr[2]~17_combout  = (\terminal|video|char_adr [2] & (\terminal|video|char_adr[1]~16  $ (GND))) # (!\terminal|video|char_adr [2] & (!\terminal|video|char_adr[1]~16  & VCC))
// \terminal|video|char_adr[2]~18  = CARRY((\terminal|video|char_adr [2] & !\terminal|video|char_adr[1]~16 ))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[1]~16 ),
	.combout(\terminal|video|char_adr[2]~17_combout ),
	.cout(\terminal|video|char_adr[2]~18 ));
// synopsys translate_off
defparam \terminal|video|char_adr[2]~17 .lut_mask = 16'hC30C;
defparam \terminal|video|char_adr[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \terminal|video|char_adr[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[2]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[2] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cyclone10lp_lcell_comb \terminal|video|char_adr[3]~19 (
// Equation(s):
// \terminal|video|char_adr[3]~19_combout  = (\terminal|video|char_adr [3] & (!\terminal|video|char_adr[2]~18 )) # (!\terminal|video|char_adr [3] & ((\terminal|video|char_adr[2]~18 ) # (GND)))
// \terminal|video|char_adr[3]~20  = CARRY((!\terminal|video|char_adr[2]~18 ) # (!\terminal|video|char_adr [3]))

	.dataa(\terminal|video|char_adr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[2]~18 ),
	.combout(\terminal|video|char_adr[3]~19_combout ),
	.cout(\terminal|video|char_adr[3]~20 ));
// synopsys translate_off
defparam \terminal|video|char_adr[3]~19 .lut_mask = 16'h5A5F;
defparam \terminal|video|char_adr[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \terminal|video|char_adr[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[3]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[3] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cyclone10lp_lcell_comb \terminal|video|char_adr[4]~21 (
// Equation(s):
// \terminal|video|char_adr[4]~21_combout  = (\terminal|video|char_adr [4] & (\terminal|video|char_adr[3]~20  $ (GND))) # (!\terminal|video|char_adr [4] & (!\terminal|video|char_adr[3]~20  & VCC))
// \terminal|video|char_adr[4]~22  = CARRY((\terminal|video|char_adr [4] & !\terminal|video|char_adr[3]~20 ))

	.dataa(\terminal|video|char_adr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[3]~20 ),
	.combout(\terminal|video|char_adr[4]~21_combout ),
	.cout(\terminal|video|char_adr[4]~22 ));
// synopsys translate_off
defparam \terminal|video|char_adr[4]~21 .lut_mask = 16'hA50A;
defparam \terminal|video|char_adr[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cyclone10lp_lcell_comb \terminal|video|row_start_adr[4]~11 (
// Equation(s):
// \terminal|video|row_start_adr[4]~11_combout  = \terminal|video|row_start_adr [4] $ (VCC)
// \terminal|video|row_start_adr[4]~12  = CARRY(\terminal|video|row_start_adr [4])

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr[4]~11_combout ),
	.cout(\terminal|video|row_start_adr[4]~12 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[4]~11 .lut_mask = 16'h33CC;
defparam \terminal|video|row_start_adr[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cyclone10lp_lcell_comb \terminal|video|row_start_adr~19 (
// Equation(s):
// \terminal|video|row_start_adr~19_combout  = (((!\terminal|video|row [2]) # (!\terminal|video|row [1])) # (!\terminal|video|row [3])) # (!\terminal|video|row [0])

	.dataa(\terminal|video|row [0]),
	.datab(\terminal|video|row [3]),
	.datac(\terminal|video|row [1]),
	.datad(\terminal|video|row [2]),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr~19_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr~19 .lut_mask = 16'h7FFF;
defparam \terminal|video|row_start_adr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cyclone10lp_lcell_comb \terminal|video|row_start_adr~20 (
// Equation(s):
// \terminal|video|row_start_adr~20_combout  = ((!\terminal|video|row [5] & ((\terminal|video|row_start_adr~19_combout ) # (!\terminal|video|row [4])))) # (!\terminal|video|Equal6~0_combout )

	.dataa(\terminal|video|Equal6~0_combout ),
	.datab(\terminal|video|row [5]),
	.datac(\terminal|video|row_start_adr~19_combout ),
	.datad(\terminal|video|row [4]),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr~20_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr~20 .lut_mask = 16'h7577;
defparam \terminal|video|row_start_adr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cyclone10lp_lcell_comb \terminal|video|row_start_adr~35 (
// Equation(s):
// \terminal|video|row_start_adr~35_combout  = (\terminal|cpu|init_out~q ) # ((\terminal|video|row [9]) # ((\terminal|sysreset|dclo_out~q ) # (!\terminal|video|row_start_adr~20_combout )))

	.dataa(\terminal|cpu|init_out~q ),
	.datab(\terminal|video|row [9]),
	.datac(\terminal|sysreset|dclo_out~q ),
	.datad(\terminal|video|row_start_adr~20_combout ),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr~35_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr~35 .lut_mask = 16'hFEFF;
defparam \terminal|video|row_start_adr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cyclone10lp_lcell_comb \terminal|video|fontrow[0]~5 (
// Equation(s):
// \terminal|video|fontrow[0]~5_combout  = \terminal|video|fontrow [0] $ (VCC)
// \terminal|video|fontrow[0]~6  = CARRY(\terminal|video|fontrow [0])

	.dataa(gnd),
	.datab(\terminal|video|fontrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\terminal|video|fontrow[0]~5_combout ),
	.cout(\terminal|video|fontrow[0]~6 ));
// synopsys translate_off
defparam \terminal|video|fontrow[0]~5 .lut_mask = 16'h33CC;
defparam \terminal|video|fontrow[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cyclone10lp_lcell_comb \terminal|video|fontrow[3]~9 (
// Equation(s):
// \terminal|video|fontrow[3]~9_combout  = ((\terminal|video|row [9]) # ((\terminal|cpu|vm_init~combout ) # (!\terminal|video|row_start_adr~20_combout ))) # (!\terminal|video|row_start_adr[11]~23_combout )

	.dataa(\terminal|video|row_start_adr[11]~23_combout ),
	.datab(\terminal|video|row [9]),
	.datac(\terminal|cpu|vm_init~combout ),
	.datad(\terminal|video|row_start_adr~20_combout ),
	.cin(gnd),
	.combout(\terminal|video|fontrow[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrow[3]~9 .lut_mask = 16'hFDFF;
defparam \terminal|video|fontrow[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \terminal|video|fontrow[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrow[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|fontrow[3]~9_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrow[0] .is_wysiwyg = "true";
defparam \terminal|video|fontrow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cyclone10lp_lcell_comb \terminal|video|fontrow[1]~7 (
// Equation(s):
// \terminal|video|fontrow[1]~7_combout  = (\terminal|video|fontrow [1] & (!\terminal|video|fontrow[0]~6 )) # (!\terminal|video|fontrow [1] & ((\terminal|video|fontrow[0]~6 ) # (GND)))
// \terminal|video|fontrow[1]~8  = CARRY((!\terminal|video|fontrow[0]~6 ) # (!\terminal|video|fontrow [1]))

	.dataa(\terminal|video|fontrow [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|fontrow[0]~6 ),
	.combout(\terminal|video|fontrow[1]~7_combout ),
	.cout(\terminal|video|fontrow[1]~8 ));
// synopsys translate_off
defparam \terminal|video|fontrow[1]~7 .lut_mask = 16'h5A5F;
defparam \terminal|video|fontrow[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \terminal|video|fontrow[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrow[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|fontrow[3]~9_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrow[1] .is_wysiwyg = "true";
defparam \terminal|video|fontrow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cyclone10lp_lcell_comb \terminal|video|fontrow[2]~10 (
// Equation(s):
// \terminal|video|fontrow[2]~10_combout  = (\terminal|video|fontrow [2] & (\terminal|video|fontrow[1]~8  $ (GND))) # (!\terminal|video|fontrow [2] & (!\terminal|video|fontrow[1]~8  & VCC))
// \terminal|video|fontrow[2]~11  = CARRY((\terminal|video|fontrow [2] & !\terminal|video|fontrow[1]~8 ))

	.dataa(gnd),
	.datab(\terminal|video|fontrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|fontrow[1]~8 ),
	.combout(\terminal|video|fontrow[2]~10_combout ),
	.cout(\terminal|video|fontrow[2]~11 ));
// synopsys translate_off
defparam \terminal|video|fontrow[2]~10 .lut_mask = 16'hC30C;
defparam \terminal|video|fontrow[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \terminal|video|fontrow[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrow[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|fontrow[3]~9_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrow[2] .is_wysiwyg = "true";
defparam \terminal|video|fontrow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cyclone10lp_lcell_comb \terminal|video|fontrow[3]~12 (
// Equation(s):
// \terminal|video|fontrow[3]~12_combout  = (\terminal|video|fontrow [3] & (!\terminal|video|fontrow[2]~11 )) # (!\terminal|video|fontrow [3] & ((\terminal|video|fontrow[2]~11 ) # (GND)))
// \terminal|video|fontrow[3]~13  = CARRY((!\terminal|video|fontrow[2]~11 ) # (!\terminal|video|fontrow [3]))

	.dataa(\terminal|video|fontrow [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|fontrow[2]~11 ),
	.combout(\terminal|video|fontrow[3]~12_combout ),
	.cout(\terminal|video|fontrow[3]~13 ));
// synopsys translate_off
defparam \terminal|video|fontrow[3]~12 .lut_mask = 16'h5A5F;
defparam \terminal|video|fontrow[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \terminal|video|fontrow[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrow[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|fontrow[3]~9_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrow[3] .is_wysiwyg = "true";
defparam \terminal|video|fontrow[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cyclone10lp_lcell_comb \terminal|video|fontrow[4]~14 (
// Equation(s):
// \terminal|video|fontrow[4]~14_combout  = \terminal|video|fontrow[3]~13  $ (!\terminal|video|fontrow [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|fontrow [4]),
	.cin(\terminal|video|fontrow[3]~13 ),
	.combout(\terminal|video|fontrow[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrow[4]~14 .lut_mask = 16'hF00F;
defparam \terminal|video|fontrow[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \terminal|video|fontrow[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrow[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|fontrow[3]~9_combout ),
	.sload(gnd),
	.ena(\terminal|video|col[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrow[4] .is_wysiwyg = "true";
defparam \terminal|video|fontrow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cyclone10lp_lcell_comb \terminal|video|row_start_adr[11]~22 (
// Equation(s):
// \terminal|video|row_start_adr[11]~22_combout  = (\terminal|video|fontrow [2]) # ((\terminal|video|fontrow [3] & (\terminal|video|fontrow [1] & \terminal|video|fontrow [0])) # (!\terminal|video|fontrow [3] & ((\terminal|video|fontrow [1]) # 
// (\terminal|video|fontrow [0]))))

	.dataa(\terminal|video|fontrow [3]),
	.datab(\terminal|video|fontrow [2]),
	.datac(\terminal|video|fontrow [1]),
	.datad(\terminal|video|fontrow [0]),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr[11]~22 .lut_mask = 16'hFDDC;
defparam \terminal|video|row_start_adr[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cyclone10lp_lcell_comb \terminal|video|row_start_adr[11]~23 (
// Equation(s):
// \terminal|video|row_start_adr[11]~23_combout  = (\terminal|video|fontrow [4] & (!\terminal|video|fontrow [3] & (!\terminal|videoreg|vtcsr [1] & !\terminal|video|row_start_adr[11]~22_combout ))) # (!\terminal|video|fontrow [4] & 
// (((!\terminal|video|row_start_adr[11]~22_combout ) # (!\terminal|videoreg|vtcsr [1])) # (!\terminal|video|fontrow [3])))

	.dataa(\terminal|video|fontrow [4]),
	.datab(\terminal|video|fontrow [3]),
	.datac(\terminal|videoreg|vtcsr [1]),
	.datad(\terminal|video|row_start_adr[11]~22_combout ),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr[11]~23 .lut_mask = 16'h1557;
defparam \terminal|video|row_start_adr[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cyclone10lp_lcell_comb \terminal|video|row_start_adr~21 (
// Equation(s):
// \terminal|video|row_start_adr~21_combout  = (!\terminal|video|row [9] & \terminal|video|row_start_adr~20_combout )

	.dataa(gnd),
	.datab(\terminal|video|row [9]),
	.datac(gnd),
	.datad(\terminal|video|row_start_adr~20_combout ),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr~21_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr~21 .lut_mask = 16'h3300;
defparam \terminal|video|row_start_adr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cyclone10lp_lcell_comb \terminal|video|row_start_adr[11]~24 (
// Equation(s):
// \terminal|video|row_start_adr[11]~24_combout  = (\terminal|cpu|vm_init~combout ) # ((!\terminal|video|LessThan3~3_combout  & ((!\terminal|video|row_start_adr~21_combout ) # (!\terminal|video|row_start_adr[11]~23_combout ))))

	.dataa(\terminal|video|row_start_adr[11]~23_combout ),
	.datab(\terminal|video|LessThan3~3_combout ),
	.datac(\terminal|cpu|vm_init~combout ),
	.datad(\terminal|video|row_start_adr~21_combout ),
	.cin(gnd),
	.combout(\terminal|video|row_start_adr[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr[11]~24 .lut_mask = 16'hF1F3;
defparam \terminal|video|row_start_adr[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \terminal|video|row_start_adr[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[4] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \terminal|video|char_adr[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[4]~21_combout ),
	.asdata(\terminal|video|row_start_adr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[4] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cyclone10lp_lcell_comb \terminal|video|char_adr[5]~23 (
// Equation(s):
// \terminal|video|char_adr[5]~23_combout  = (\terminal|video|char_adr [5] & (!\terminal|video|char_adr[4]~22 )) # (!\terminal|video|char_adr [5] & ((\terminal|video|char_adr[4]~22 ) # (GND)))
// \terminal|video|char_adr[5]~24  = CARRY((!\terminal|video|char_adr[4]~22 ) # (!\terminal|video|char_adr [5]))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[4]~22 ),
	.combout(\terminal|video|char_adr[5]~23_combout ),
	.cout(\terminal|video|char_adr[5]~24 ));
// synopsys translate_off
defparam \terminal|video|char_adr[5]~23 .lut_mask = 16'h3C3F;
defparam \terminal|video|char_adr[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cyclone10lp_lcell_comb \terminal|video|row_start_adr[5]~13 (
// Equation(s):
// \terminal|video|row_start_adr[5]~13_combout  = (\terminal|video|row_start_adr [5] & (!\terminal|video|row_start_adr[4]~12 )) # (!\terminal|video|row_start_adr [5] & ((\terminal|video|row_start_adr[4]~12 ) # (GND)))
// \terminal|video|row_start_adr[5]~14  = CARRY((!\terminal|video|row_start_adr[4]~12 ) # (!\terminal|video|row_start_adr [5]))

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[4]~12 ),
	.combout(\terminal|video|row_start_adr[5]~13_combout ),
	.cout(\terminal|video|row_start_adr[5]~14 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[5]~13 .lut_mask = 16'h3C3F;
defparam \terminal|video|row_start_adr[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \terminal|video|row_start_adr[5] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[5] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \terminal|video|char_adr[5] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[5]~23_combout ),
	.asdata(\terminal|video|row_start_adr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[5] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cyclone10lp_lcell_comb \terminal|video|char_adr[6]~25 (
// Equation(s):
// \terminal|video|char_adr[6]~25_combout  = (\terminal|video|char_adr [6] & (\terminal|video|char_adr[5]~24  $ (GND))) # (!\terminal|video|char_adr [6] & (!\terminal|video|char_adr[5]~24  & VCC))
// \terminal|video|char_adr[6]~26  = CARRY((\terminal|video|char_adr [6] & !\terminal|video|char_adr[5]~24 ))

	.dataa(\terminal|video|char_adr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[5]~24 ),
	.combout(\terminal|video|char_adr[6]~25_combout ),
	.cout(\terminal|video|char_adr[6]~26 ));
// synopsys translate_off
defparam \terminal|video|char_adr[6]~25 .lut_mask = 16'hA50A;
defparam \terminal|video|char_adr[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cyclone10lp_lcell_comb \terminal|video|row_start_adr[6]~15 (
// Equation(s):
// \terminal|video|row_start_adr[6]~15_combout  = (\terminal|video|row_start_adr [6] & ((GND) # (!\terminal|video|row_start_adr[5]~14 ))) # (!\terminal|video|row_start_adr [6] & (\terminal|video|row_start_adr[5]~14  $ (GND)))
// \terminal|video|row_start_adr[6]~16  = CARRY((\terminal|video|row_start_adr [6]) # (!\terminal|video|row_start_adr[5]~14 ))

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[5]~14 ),
	.combout(\terminal|video|row_start_adr[6]~15_combout ),
	.cout(\terminal|video|row_start_adr[6]~16 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[6]~15 .lut_mask = 16'h3CCF;
defparam \terminal|video|row_start_adr[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \terminal|video|row_start_adr[6] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[6] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \terminal|video|char_adr[6] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[6]~25_combout ),
	.asdata(\terminal|video|row_start_adr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[6] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cyclone10lp_lcell_comb \terminal|video|char_adr[7]~27 (
// Equation(s):
// \terminal|video|char_adr[7]~27_combout  = (\terminal|video|char_adr [7] & (!\terminal|video|char_adr[6]~26 )) # (!\terminal|video|char_adr [7] & ((\terminal|video|char_adr[6]~26 ) # (GND)))
// \terminal|video|char_adr[7]~28  = CARRY((!\terminal|video|char_adr[6]~26 ) # (!\terminal|video|char_adr [7]))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[6]~26 ),
	.combout(\terminal|video|char_adr[7]~27_combout ),
	.cout(\terminal|video|char_adr[7]~28 ));
// synopsys translate_off
defparam \terminal|video|char_adr[7]~27 .lut_mask = 16'h3C3F;
defparam \terminal|video|char_adr[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cyclone10lp_lcell_comb \terminal|video|row_start_adr[7]~17 (
// Equation(s):
// \terminal|video|row_start_adr[7]~17_combout  = (\terminal|video|row_start_adr [7] & (!\terminal|video|row_start_adr[6]~16 )) # (!\terminal|video|row_start_adr [7] & ((\terminal|video|row_start_adr[6]~16 ) # (GND)))
// \terminal|video|row_start_adr[7]~18  = CARRY((!\terminal|video|row_start_adr[6]~16 ) # (!\terminal|video|row_start_adr [7]))

	.dataa(\terminal|video|row_start_adr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[6]~16 ),
	.combout(\terminal|video|row_start_adr[7]~17_combout ),
	.cout(\terminal|video|row_start_adr[7]~18 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[7]~17 .lut_mask = 16'h5A5F;
defparam \terminal|video|row_start_adr[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \terminal|video|row_start_adr[7] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[7] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \terminal|video|char_adr[7] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[7]~27_combout ),
	.asdata(\terminal|video|row_start_adr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[7] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cyclone10lp_lcell_comb \terminal|video|vgab~2 (
// Equation(s):
// \terminal|video|vgab~2_combout  = (\terminal|video|char_adr [0] & (\terminal|video|char_adr [2] & \terminal|video|char_adr [1]))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [0]),
	.datac(\terminal|video|char_adr [2]),
	.datad(\terminal|video|char_adr [1]),
	.cin(gnd),
	.combout(\terminal|video|vgab~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~2 .lut_mask = 16'hC000;
defparam \terminal|video|vgab~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cyclone10lp_lcell_comb \terminal|video|vgab~3 (
// Equation(s):
// \terminal|video|vgab~3_combout  = (\terminal|video|char_adr [4] & (((\terminal|video|char_adr [3] & \terminal|video|vgab~2_combout )) # (!\terminal|video|char_adr [7]))) # (!\terminal|video|char_adr [4] & (!\terminal|video|char_adr [7] & 
// ((\terminal|video|char_adr [3]) # (\terminal|video|vgab~2_combout ))))

	.dataa(\terminal|video|char_adr [4]),
	.datab(\terminal|video|char_adr [7]),
	.datac(\terminal|video|char_adr [3]),
	.datad(\terminal|video|vgab~2_combout ),
	.cin(gnd),
	.combout(\terminal|video|vgab~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~3 .lut_mask = 16'hB332;
defparam \terminal|video|vgab~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cyclone10lp_lcell_comb \terminal|video|vgab~4 (
// Equation(s):
// \terminal|video|vgab~4_combout  = (\terminal|video|char_adr [5] & (\terminal|video|char_adr [6])) # (!\terminal|video|char_adr [5] & ((\terminal|video|vgab~3_combout  & (\terminal|video|char_adr [6])) # (!\terminal|video|vgab~3_combout  & 
// ((\terminal|video|char_adr [7])))))

	.dataa(\terminal|video|char_adr [6]),
	.datab(\terminal|video|char_adr [7]),
	.datac(\terminal|video|char_adr [5]),
	.datad(\terminal|video|vgab~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|vgab~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~4 .lut_mask = 16'hAAAC;
defparam \terminal|video|vgab~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cyclone10lp_lcell_comb \terminal|video|LessThan9~0 (
// Equation(s):
// \terminal|video|LessThan9~0_combout  = (!\terminal|video|col [8] & (!\terminal|video|col [9] & ((\terminal|video|comb~0_combout ) # (!\terminal|video|col [7]))))

	.dataa(\terminal|video|col [7]),
	.datab(\terminal|video|col [8]),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|comb~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan9~0 .lut_mask = 16'h0301;
defparam \terminal|video|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \terminal|video|font_adr[14] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|fontrow [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[14] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \terminal|video|font_adr[13] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|fontrow [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[13] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2 (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2_combout  = (\terminal|video|font_adr [14] & \terminal|video|font_adr [13])

	.dataa(gnd),
	.datab(\terminal|video|font_adr [14]),
	.datac(gnd),
	.datad(\terminal|video|font_adr [13]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2 .lut_mask = 16'hCC00;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cyclone10lp_lcell_comb \terminal|video|vram_a0_selector~feeder (
// Equation(s):
// \terminal|video|vram_a0_selector~feeder_combout  = \terminal|video|char_adr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|char_adr [0]),
	.cin(gnd),
	.combout(\terminal|video|vram_a0_selector~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vram_a0_selector~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|vram_a0_selector~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \terminal|video|vram_a0_selector (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|vram_a0_selector~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|vram_a0_selector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|vram_a0_selector .is_wysiwyg = "true";
defparam \terminal|video|vram_a0_selector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cyclone10lp_lcell_comb \terminal|video|char_adr[8]~29 (
// Equation(s):
// \terminal|video|char_adr[8]~29_combout  = (\terminal|video|char_adr [8] & (\terminal|video|char_adr[7]~28  $ (GND))) # (!\terminal|video|char_adr [8] & (!\terminal|video|char_adr[7]~28  & VCC))
// \terminal|video|char_adr[8]~30  = CARRY((\terminal|video|char_adr [8] & !\terminal|video|char_adr[7]~28 ))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[7]~28 ),
	.combout(\terminal|video|char_adr[8]~29_combout ),
	.cout(\terminal|video|char_adr[8]~30 ));
// synopsys translate_off
defparam \terminal|video|char_adr[8]~29 .lut_mask = 16'hC30C;
defparam \terminal|video|char_adr[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cyclone10lp_lcell_comb \terminal|video|row_start_adr[8]~25 (
// Equation(s):
// \terminal|video|row_start_adr[8]~25_combout  = (\terminal|video|row_start_adr [8] & (\terminal|video|row_start_adr[7]~18  $ (GND))) # (!\terminal|video|row_start_adr [8] & (!\terminal|video|row_start_adr[7]~18  & VCC))
// \terminal|video|row_start_adr[8]~26  = CARRY((\terminal|video|row_start_adr [8] & !\terminal|video|row_start_adr[7]~18 ))

	.dataa(\terminal|video|row_start_adr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[7]~18 ),
	.combout(\terminal|video|row_start_adr[8]~25_combout ),
	.cout(\terminal|video|row_start_adr[8]~26 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[8]~25 .lut_mask = 16'hA50A;
defparam \terminal|video|row_start_adr[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \terminal|video|row_start_adr[8] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[8] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \terminal|video|char_adr[8] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[8]~29_combout ),
	.asdata(\terminal|video|row_start_adr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[8] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cyclone10lp_lcell_comb \terminal|video|char_adr[9]~33 (
// Equation(s):
// \terminal|video|char_adr[9]~33_combout  = (\terminal|video|char_adr [9] & (!\terminal|video|char_adr[8]~30 )) # (!\terminal|video|char_adr [9] & ((\terminal|video|char_adr[8]~30 ) # (GND)))
// \terminal|video|char_adr[9]~34  = CARRY((!\terminal|video|char_adr[8]~30 ) # (!\terminal|video|char_adr [9]))

	.dataa(\terminal|video|char_adr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[8]~30 ),
	.combout(\terminal|video|char_adr[9]~33_combout ),
	.cout(\terminal|video|char_adr[9]~34 ));
// synopsys translate_off
defparam \terminal|video|char_adr[9]~33 .lut_mask = 16'h5A5F;
defparam \terminal|video|char_adr[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cyclone10lp_lcell_comb \terminal|video|row_start_adr[9]~27 (
// Equation(s):
// \terminal|video|row_start_adr[9]~27_combout  = (\terminal|video|row_start_adr [9] & (!\terminal|video|row_start_adr[8]~26 )) # (!\terminal|video|row_start_adr [9] & ((\terminal|video|row_start_adr[8]~26 ) # (GND)))
// \terminal|video|row_start_adr[9]~28  = CARRY((!\terminal|video|row_start_adr[8]~26 ) # (!\terminal|video|row_start_adr [9]))

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[8]~26 ),
	.combout(\terminal|video|row_start_adr[9]~27_combout ),
	.cout(\terminal|video|row_start_adr[9]~28 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[9]~27 .lut_mask = 16'h3C3F;
defparam \terminal|video|row_start_adr[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \terminal|video|row_start_adr[9] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[9] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \terminal|video|char_adr[9] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[9]~33_combout ),
	.asdata(\terminal|video|row_start_adr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[9] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cyclone10lp_lcell_comb \terminal|video|char_adr[10]~35 (
// Equation(s):
// \terminal|video|char_adr[10]~35_combout  = (\terminal|video|char_adr [10] & (\terminal|video|char_adr[9]~34  $ (GND))) # (!\terminal|video|char_adr [10] & (!\terminal|video|char_adr[9]~34  & VCC))
// \terminal|video|char_adr[10]~36  = CARRY((\terminal|video|char_adr [10] & !\terminal|video|char_adr[9]~34 ))

	.dataa(gnd),
	.datab(\terminal|video|char_adr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[9]~34 ),
	.combout(\terminal|video|char_adr[10]~35_combout ),
	.cout(\terminal|video|char_adr[10]~36 ));
// synopsys translate_off
defparam \terminal|video|char_adr[10]~35 .lut_mask = 16'hC30C;
defparam \terminal|video|char_adr[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cyclone10lp_lcell_comb \terminal|video|row_start_adr[10]~29 (
// Equation(s):
// \terminal|video|row_start_adr[10]~29_combout  = (\terminal|video|row_start_adr [10] & (\terminal|video|row_start_adr[9]~28  $ (GND))) # (!\terminal|video|row_start_adr [10] & (!\terminal|video|row_start_adr[9]~28  & VCC))
// \terminal|video|row_start_adr[10]~30  = CARRY((\terminal|video|row_start_adr [10] & !\terminal|video|row_start_adr[9]~28 ))

	.dataa(\terminal|video|row_start_adr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[9]~28 ),
	.combout(\terminal|video|row_start_adr[10]~29_combout ),
	.cout(\terminal|video|row_start_adr[10]~30 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[10]~29 .lut_mask = 16'hA50A;
defparam \terminal|video|row_start_adr[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \terminal|video|row_start_adr[10] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[10] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \terminal|video|char_adr[10] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[10]~35_combout ),
	.asdata(\terminal|video|row_start_adr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[10] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cyclone10lp_lcell_comb \terminal|video|char_adr[11]~37 (
// Equation(s):
// \terminal|video|char_adr[11]~37_combout  = (\terminal|video|char_adr [11] & (!\terminal|video|char_adr[10]~36 )) # (!\terminal|video|char_adr [11] & ((\terminal|video|char_adr[10]~36 ) # (GND)))
// \terminal|video|char_adr[11]~38  = CARRY((!\terminal|video|char_adr[10]~36 ) # (!\terminal|video|char_adr [11]))

	.dataa(\terminal|video|char_adr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|char_adr[10]~36 ),
	.combout(\terminal|video|char_adr[11]~37_combout ),
	.cout(\terminal|video|char_adr[11]~38 ));
// synopsys translate_off
defparam \terminal|video|char_adr[11]~37 .lut_mask = 16'h5A5F;
defparam \terminal|video|char_adr[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cyclone10lp_lcell_comb \terminal|video|row_start_adr[11]~31 (
// Equation(s):
// \terminal|video|row_start_adr[11]~31_combout  = (\terminal|video|row_start_adr [11] & (!\terminal|video|row_start_adr[10]~30 )) # (!\terminal|video|row_start_adr [11] & ((\terminal|video|row_start_adr[10]~30 ) # (GND)))
// \terminal|video|row_start_adr[11]~32  = CARRY((!\terminal|video|row_start_adr[10]~30 ) # (!\terminal|video|row_start_adr [11]))

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\terminal|video|row_start_adr[10]~30 ),
	.combout(\terminal|video|row_start_adr[11]~31_combout ),
	.cout(\terminal|video|row_start_adr[11]~32 ));
// synopsys translate_off
defparam \terminal|video|row_start_adr[11]~31 .lut_mask = 16'h3C3F;
defparam \terminal|video|row_start_adr[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \terminal|video|row_start_adr[11] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[11]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[11] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \terminal|video|char_adr[11] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[11]~37_combout ),
	.asdata(\terminal|video|row_start_adr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[11] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cyclone10lp_ram_block \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\terminal|video|vram_odd~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\terminal|video|vgaclk~clkctrl_outclk ),
	.ena0(\terminal|video|vram_odd~0_combout ),
	.ena1(!\terminal|cpu|vm_init~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [11],\terminal|cpu|qreg [10],\terminal|cpu|qreg [9],\terminal|cpu|qreg [8]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|video|char_adr [11],\terminal|video|char_adr [10],\terminal|video|char_adr [9],\terminal|video|char_adr [8],\terminal|video|char_adr [7],\terminal|video|char_adr [6],\terminal|video|char_adr [5],\terminal|video|char_adr [4],\terminal|video|char_adr [3],\terminal|video|char_adr [2],
\terminal|video|char_adr [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_odd_rtl_1|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cyclone10lp_ram_block \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\terminal|video|vram_even~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\terminal|video|vgaclk~clkctrl_outclk ),
	.ena0(\terminal|video|vram_even~0_combout ),
	.ena1(!\terminal|cpu|vm_init~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [3],\terminal|cpu|qreg [2],\terminal|cpu|qreg [1],\terminal|cpu|qreg [0]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|video|char_adr [11],\terminal|video|char_adr [10],\terminal|video|char_adr [9],\terminal|video|char_adr [8],\terminal|video|char_adr [7],\terminal|video|char_adr [6],\terminal|video|char_adr [5],\terminal|video|char_adr [4],\terminal|video|char_adr [3],\terminal|video|char_adr [2],
\terminal|video|char_adr [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_even_rtl_1|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cyclone10lp_lcell_comb \terminal|video|font_adr~0 (
// Equation(s):
// \terminal|video|font_adr~0_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (!\terminal|video|vram_a0_selector~q  & 
// ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\terminal|video|vram_a0_selector~q ),
	.datab(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|font_adr~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~0 .lut_mask = 16'hD8D8;
defparam \terminal|video|font_adr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \terminal|video|font_adr[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[0] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cyclone10lp_lcell_comb \terminal|video|font_adr~1 (
// Equation(s):
// \terminal|video|font_adr~1_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a1 )) # (!\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\terminal|video|vram_a0_selector~q ),
	.cin(gnd),
	.combout(\terminal|video|font_adr~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~1 .lut_mask = 16'hAAF0;
defparam \terminal|video|font_adr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \terminal|video|font_adr[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[1] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cyclone10lp_lcell_comb \terminal|video|font_adr~2 (
// Equation(s):
// \terminal|video|font_adr~2_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a2 )) # (!\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(\terminal|video|vram_a0_selector~q ),
	.datab(gnd),
	.datac(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\terminal|video|font_adr~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~2 .lut_mask = 16'hF5A0;
defparam \terminal|video|font_adr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \terminal|video|font_adr[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[2] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cyclone10lp_lcell_comb \terminal|video|font_adr~3 (
// Equation(s):
// \terminal|video|font_adr~3_combout  = (\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a3 ))) # (!\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a3 ))

	.dataa(\terminal|video|vram_a0_selector~q ),
	.datab(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|font_adr~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~3 .lut_mask = 16'hE4E4;
defparam \terminal|video|font_adr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \terminal|video|font_adr[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[3] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cyclone10lp_ram_block \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\terminal|video|vram_odd~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\terminal|video|vgaclk~clkctrl_outclk ),
	.ena0(\terminal|video|vram_odd~0_combout ),
	.ena1(!\terminal|cpu|vm_init~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [15],\terminal|cpu|qreg [14],\terminal|cpu|qreg [13],\terminal|cpu|qreg [12]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|video|char_adr [11],\terminal|video|char_adr [10],\terminal|video|char_adr [9],\terminal|video|char_adr [8],\terminal|video|char_adr [7],\terminal|video|char_adr [6],\terminal|video|char_adr [5],\terminal|video|char_adr [4],\terminal|video|char_adr [3],\terminal|video|char_adr [2],
\terminal|video|char_adr [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_odd_rtl_1|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cyclone10lp_ram_block \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\terminal|video|vram_even~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\terminal|video|vgaclk~clkctrl_outclk ),
	.ena0(\terminal|video|vram_even~0_combout ),
	.ena1(!\terminal|cpu|vm_init~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\terminal|cpu|qreg [7],\terminal|cpu|qreg [6],\terminal|cpu|qreg [5],\terminal|cpu|qreg [4]}),
	.portaaddr({\terminal|cpu|wbm_adr_o[11]~11_combout ,\terminal|cpu|wbm_adr_o[10]~10_combout ,\terminal|cpu|wbm_adr_o[9]~13_combout ,\terminal|cpu|wbm_adr_o[8]~9_combout ,\terminal|cpu|wbm_adr_o[7]~5_combout ,\terminal|cpu|wbm_adr_o[6]~8_combout ,
\terminal|cpu|wbm_adr_o[5]~7_combout ,\terminal|cpu|wbm_adr_o[4]~6_combout ,\terminal|cpu|wbm_adr_o[3]~3_combout ,\terminal|cpu|wbm_adr_o[2]~12_combout ,\terminal|cpu|wbm_adr_o[1]~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\terminal|video|char_adr [11],\terminal|video|char_adr [10],\terminal|video|char_adr [9],\terminal|video|char_adr [8],\terminal|video|char_adr [7],\terminal|video|char_adr [6],\terminal|video|char_adr [5],\terminal|video|char_adr [4],\terminal|video|char_adr [3],\terminal|video|char_adr [2],
\terminal|video|char_adr [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "vt52:terminal|vga:video|altsyncram:vram_even_rtl_1|altsyncram_fvd1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cyclone10lp_lcell_comb \terminal|video|font_adr~4 (
// Equation(s):
// \terminal|video|font_adr~4_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4~portbdataout )) # (!\terminal|video|vram_a0_selector~q  & 
// ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|font_adr~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~4 .lut_mask = 16'hB8B8;
defparam \terminal|video|font_adr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \terminal|video|font_adr[4] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[4] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cyclone10lp_lcell_comb \terminal|video|font_adr~5 (
// Equation(s):
// \terminal|video|font_adr~5_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5 )) # (!\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(gnd),
	.datad(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\terminal|video|font_adr~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~5 .lut_mask = 16'hBB88;
defparam \terminal|video|font_adr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \terminal|video|font_adr[5] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[5] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cyclone10lp_lcell_comb \terminal|video|font_adr~6 (
// Equation(s):
// \terminal|video|font_adr~6_combout  = (\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6 )) # (!\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|font_adr~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~6 .lut_mask = 16'hB8B8;
defparam \terminal|video|font_adr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \terminal|video|font_adr[6] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[6] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cyclone10lp_lcell_comb \terminal|video|font_adr~7 (
// Equation(s):
// \terminal|video|font_adr~7_combout  = (\terminal|video|vram_a0_selector~q  & ((\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7 ))) # (!\terminal|video|vram_a0_selector~q  & (\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7 ))

	.dataa(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(gnd),
	.datad(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\terminal|video|font_adr~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr~7 .lut_mask = 16'hEE22;
defparam \terminal|video|font_adr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \terminal|video|font_adr[7] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[7] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cyclone10lp_lcell_comb \terminal|video|font_adr[8]~feeder (
// Equation(s):
// \terminal|video|font_adr[8]~feeder_combout  = \terminal|video|fontcol [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|fontcol [0]),
	.cin(gnd),
	.combout(\terminal|video|font_adr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr[8]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|font_adr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \terminal|video|font_adr[8] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[8] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cyclone10lp_lcell_comb \terminal|video|font_adr[9]~feeder (
// Equation(s):
// \terminal|video|font_adr[9]~feeder_combout  = \terminal|video|fontcol [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|fontcol [1]),
	.cin(gnd),
	.combout(\terminal|video|font_adr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr[9]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|font_adr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \terminal|video|font_adr[9] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[9] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cyclone10lp_lcell_comb \terminal|video|font_adr[10]~feeder (
// Equation(s):
// \terminal|video|font_adr[10]~feeder_combout  = \terminal|video|fontcol [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|fontcol [2]),
	.cin(gnd),
	.combout(\terminal|video|font_adr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr[10]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|font_adr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \terminal|video|font_adr[10] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[10] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cyclone10lp_lcell_comb \terminal|video|font_adr[11]~feeder (
// Equation(s):
// \terminal|video|font_adr[11]~feeder_combout  = \terminal|video|fontrow [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|fontrow [0]),
	.cin(gnd),
	.combout(\terminal|video|font_adr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr[11]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|font_adr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \terminal|video|font_adr[11] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[11] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cyclone10lp_lcell_comb \terminal|video|font_adr[12]~feeder (
// Equation(s):
// \terminal|video|font_adr[12]~feeder_combout  = \terminal|video|fontrow [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|video|fontrow [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|font_adr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|font_adr[12]~feeder .lut_mask = 16'hF0F0;
defparam \terminal|video|font_adr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \terminal|video|font_adr[12] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|font_adr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|font_adr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|font_adr[12] .is_wysiwyg = "true";
defparam \terminal|video|font_adr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cyclone10lp_ram_block \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\terminal|video|vgaclk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\terminal|video|font_adr [12],\terminal|video|font_adr [11],\terminal|video|font_adr [10],\terminal|video|font_adr [9],\terminal|video|font_adr [8],\terminal|video|font_adr [7],\terminal|video|font_adr [6],\terminal|video|font_adr [5],\terminal|video|font_adr [4],\terminal|video|font_adr [3],
\terminal|video|font_adr [2],\terminal|video|font_adr [1],\terminal|video|font_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./vt52-firmware/font/font.mif";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vt52:terminal|vga:video|fontrom:fontrom0|altsyncram:altsyncram_component|altsyncram_h0b1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w[2] (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w [2] = (!\terminal|video|font_adr [14] & !\terminal|video|font_adr [13])

	.dataa(gnd),
	.datab(\terminal|video|font_adr [14]),
	.datac(gnd),
	.datad(\terminal|video|font_adr [13]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w [2]),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w[2] .lut_mask = 16'h0033;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cyclone10lp_ram_block \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\terminal|video|vgaclk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode30w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\terminal|video|font_adr [12],\terminal|video|font_adr [11],\terminal|video|font_adr [10],\terminal|video|font_adr [9],\terminal|video|font_adr [8],\terminal|video|font_adr [7],\terminal|video|font_adr [6],\terminal|video|font_adr [5],\terminal|video|font_adr [4],\terminal|video|font_adr [3],
\terminal|video|font_adr [2],\terminal|video|font_adr [1],\terminal|video|font_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./vt52-firmware/font/font.mif";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vt52:terminal|vga:video|fontrom:fontrom0|altsyncram:altsyncram_component|altsyncram_h0b1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hAA00004100000000000000000000400480000000000000000000000000000000FEAFF6D76A737F9100000000000041048000000042E7E197830D802842E7E197D4E7FF1A7EFFFFB900000000000043848000001167E7E1978B9D861C67E7E197A8102F49149F90FB0000000000005BF4B800001125102E004C920EDA25102E00A85020413DDF90F200000000000059FCB810104000100E00541209DE00100E00818639B6159B88A6000000008000418C801019444B057074101005784B057074EBEFFFFF6BFFEFAF0000000080004184800009045BEFF9FF836504285BEFF9FFEA29E6496BE56F0900000000000040048000000014EAE98B8365000814EAE98B;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hAA00000100000000000000000000200480000000000000000000000000000000FEFFFFF70000000000000000800020848000004007FFE1ED83CD001407FFE1EDD4EFFF7A0000004000000000800020D4C000045067EFE9FF83DD00DC67EFE9FFA8102049000004400000000000003B54F800061160100E12101203CA60100E12A8501053000004400000000000003B0CF8101241401006005012030640100600818E38F600000444000000000000202C801019444A05507E4002005C4A05507EFFFFEFED0000000400000000800020BCC00009040FFFF9FF83EF00580FFFF9FFFE61E709000000000000000080002084C000000005EAE98183ED000005EAE981;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hAA02000000000000000000000000000480000000000000000000000000000000EA737FB7000000000000000080000084C800000007F0696000A0000407F06960D4FFFFBF0000000400000000800000E4C80004512FFFEBED93FD018C2FFFEBEDBC9F90FF000004040000000000000174980006516C1F86FF93FF01CA6C1F86FFBDDF90F600000404000000000000017CF01012516C1F96FF83EF02C66C1F96FF959F88A400000404000000000000007CE01019042E1F96FFC3ED024C2E1F96FFFFF5EFAD0000000000000000800000E4E00019042FFFFDF5C3ED00082FFFFDF5EBE56FAD0000000000000000800000848000190405E5797400A0000005E57974;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h80000000000000000000000000000004800000000000000000000000000000008000000000000004000000000000000480000000000000000000000000000000800000400000000400000000800000848000000100000000000000800000000080000440000000000000000080000084800000010000000000000080000000008000044000000000000000008000008480000001000000000000008000000000800004400000000000000000800000848000000000000000000000000000000080000000000000000000000080000084800000000000000000000000000000008000000000000000000000000000000480000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \terminal|video|font_adr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|font_adr [13]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \terminal|video|font_adr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|font_adr [14]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|fontrom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1 (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1_combout  = (\terminal|video|font_adr [14] & !\terminal|video|font_adr [13])

	.dataa(gnd),
	.datab(\terminal|video|font_adr [14]),
	.datac(gnd),
	.datad(\terminal|video|font_adr [13]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1 .lut_mask = 16'h00CC;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cyclone10lp_ram_block \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\terminal|video|vgaclk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\terminal|video|font_adr [12],\terminal|video|font_adr [11],\terminal|video|font_adr [10],\terminal|video|font_adr [9],\terminal|video|font_adr [8],\terminal|video|font_adr [7],\terminal|video|font_adr [6],\terminal|video|font_adr [5],\terminal|video|font_adr [4],\terminal|video|font_adr [3],
\terminal|video|font_adr [2],\terminal|video|font_adr [1],\terminal|video|font_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./vt52-firmware/font/font.mif";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vt52:terminal|vga:video|fontrom:fontrom0|altsyncram:altsyncram_component|altsyncram_h0b1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000004000000008000000000000000800000000000000000000000000000000000000400020000800000000000000080000000000000000000000000000000800000040202008080000000000000008000000000000000000000000000000080000004020204808000000000000000800000000000000000000000000000008000000402030480800000000000000080000000000000000000000000000000800000040201048080000000000000008000000000000000000000000000000080000004020104808000000000000000800000000000000000000000000000000000000400010000800000000000000080000000;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h200000102000001000000000004000040000000000000000000000000000000020000018200000180000000092E0000402000080000200000000000000020000000000080020000800000000EDE00004020204800002000000000000000200000000000000200040000000006DE00004000204000000000008001002000000000000000000200040000000006DC00004000000000000000008001002000000000000000000240000000000006C00007C0001000000000000000000000000000000000010002400100000000084000004020104800000000000000000000000000000001000200010000000008000000402000480000000000000000000000000;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hAA02001000000010000000000030040480000000000000000000000000000000EA437F3BEA637F5B00000000FF1000048F206B92058479230006007005847923FDFBFF7FFFFFFF7F00000000805000048FBAFFBE2FBEFBAF1B7F11782FBEFBAFBDB8807DBD9E80FD00000000009006049C9A967C2E3A92BD9B7F510A2E3A92BDBFFC80FCBFDC80FE000000000030027CB47C927E2E7B96FD83EF42422E7B96FDBFBE88FCBF9C98FE0000000000100004A4ADDB7E2E3F96FD43EF02582E3F96FDBFE7FFBFABCFFFFB00000000A8100404A5ADFF7E2DAFFDF7436F00782DAFFDF7ABC77FBF2BC36F19000000008010000485043D04058579760004002005857976;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hAA00000100000041000000000028000480000000000000000000000000000000FFEBFF37FFEDFE7500000000520801048688E9AC15AEF9AE036D002015AEF9AED5EBFF3EFFEFFF3E00000000EFC8030483ABEDBE35AEF9BE0B7D107835AEF9BEAA1000498232014B00000000EE081B7CB9E30692225046109C12535822504610AA500041AA7020C1000000006E281904BAD312C202520600D482431002520600818E08B495A41994000000006C08010487D759C40845107C408000380845107CBFEFFFBFBFEFFF7F000000000C08010487AFE9BE0DAFFDFF036D80680DAFFDFFBE61F70B2A4BE66B000000000008000480A8A03A05AAED83036D804005AAED83;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (!\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hC1F1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0 (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0_combout  = (!\terminal|video|font_adr [14] & \terminal|video|font_adr [13])

	.dataa(gnd),
	.datab(\terminal|video|font_adr [14]),
	.datac(gnd),
	.datad(\terminal|video|font_adr [13]),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0 .lut_mask = 16'h3300;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cyclone10lp_ram_block \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\terminal|video|vgaclk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\terminal|video|fontrom0|altsyncram_component|auto_generated|rden_decode|w_anode53w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\terminal|video|font_adr [12],\terminal|video|font_adr [11],\terminal|video|font_adr [10],\terminal|video|font_adr [9],\terminal|video|font_adr [8],\terminal|video|font_adr [7],\terminal|video|font_adr [6],\terminal|video|font_adr [5],\terminal|video|font_adr [4],\terminal|video|font_adr [3],
\terminal|video|font_adr [2],\terminal|video|font_adr [1],\terminal|video|font_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./vt52-firmware/font/font.mif";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vt52:terminal|vga:video|fontrom:fontrom0|altsyncram:altsyncram_component|altsyncram_h0b1:auto_generated|ALTSYNCRAM";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hAA00000100000041000000000024000480000000000000000000000000000000FFEBF6577FA5F65500000000738403048281E18404AAF1960369000804AAF196D5E3FF5E7FE7FE1E000000008044137C82EBED9631EEE9970B79165831EEE997AA1009494212094B0000000082041904BB6A0E1233D44E014C121E5A33D44E01AA5000416A5021C10000000080E41904BD983240021006015482093A0210060181860FF441861F9400000000800411048555594409C510741084853809C51074ABCFFFFF6BEFFE7F00000000EC04010482E7E9BE0DE7F9FF014584480DE7F9FFAA49F60B2A29E66B000000000004000482A2A0BA04A2ED8B0141004804A2ED8B;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hAA00004100000041000000000002020480000000000000000000000000000000FFA3F6577A25F655000000008222127C82C1E1A400E2E1972379005000E2E197D5E3FF1E7FE7F61E00000000FFE2020482E3E5B620EAE1976379025820EAE197AA12096915D2694B000000007DE21204BD220E32339C4E83E0120E6A339C4E83AA5201413BD26FC1000000007D021204BD983A6213944E03A0968D6213944E0391860FB403C67995000000007C020204811D59660D851076309585580D851076ABCDFFFF6BEFFE7F000000008002120482EFE9BE0CE7F9FF315100580CE7F9FFAA09F64B6A2BE66B000000008002020482E2A0B800E2E98B2151004000E2E98B;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hAA00004100000041000000000001127C80000000000000000000000000000000FA23F6537EA5F6F50000000080010A04A2CDE1AC00E2E11342012C5000E2E113D5E7F61E7EE7F63E0000000080010A04A7EFEDFE22E7E17743792E3822E7E177FDF6496F00122F6B0000000000011B3CB5222ED2231D0765837EAE2A231D0765FFF66F67285029F30000000000011B7C98103340179D6F6583EFAD42179D6F65D7E649B7018439B60000000000010A7C891579441F0D197403E82D581F0D1974EBEDFEFF6BEFFE6F0000000080010A0C8BEFE9FC08E7F9FF13712C5808E7F9FFAA09F64B6A2BE669000000008001120486EAA0F800E2E98B1071240000E2E98B;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hAA00004100000001000000000000800480000000000000000000000000000000FEA7F6537EFDF6F1000000000000820487C2088002E7E1172309002002E7E117D4E7FF1A7EEFFF7E000000008000823487FFEDBC22E7E117EB1D823822E7E117A8102F690012294F0000000080009134BC3DE73E25102601EC978E5A25102601A8502141285010D5000000008000914CBC1FD6FE05106E0124820D5205106E01918629B4158439D4000000008000804C841ABBFE1B0D7874301005781B0D7874EBEFFFFF7FFFEF6D000000008000803487FFEBBE1AEFF9FF337100281AEFF9FFEA29F64B6A6BE629000000000000800487F5400000E2E98B2361000000E2E98B;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cyclone10lp_lcell_comb \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (((!\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (!\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// !\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\terminal|video|fontrom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\terminal|video|fontrom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h4C7C;
defparam \terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cyclone10lp_lcell_comb \terminal|video|cursor_pixel~0 (
// Equation(s):
// \terminal|video|cursor_pixel~0_combout  = (\terminal|videoreg|vtcsr [3]) # ((\terminal|video|fontrow [1] & (\terminal|video|fontrow [3] & !\terminal|video|fontrow [2])))

	.dataa(\terminal|video|fontrow [1]),
	.datab(\terminal|video|fontrow [3]),
	.datac(\terminal|videoreg|vtcsr [3]),
	.datad(\terminal|video|fontrow [2]),
	.cin(gnd),
	.combout(\terminal|video|cursor_pixel~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|cursor_pixel~0 .lut_mask = 16'hF0F8;
defparam \terminal|video|cursor_pixel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cyclone10lp_lcell_comb \terminal|videoreg|cursor[7]~0 (
// Equation(s):
// \terminal|videoreg|cursor[7]~0_combout  = (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|uart|tx_csr_wstb~0_combout  & \terminal|cpu|wb_sel [0]))

	.dataa(gnd),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|uart|tx_csr_wstb~0_combout ),
	.datad(\terminal|cpu|wb_sel [0]),
	.cin(gnd),
	.combout(\terminal|videoreg|cursor[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|cursor[7]~0 .lut_mask = 16'hC000;
defparam \terminal|videoreg|cursor[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \terminal|videoreg|cursor[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [2]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[2] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cyclone10lp_lcell_comb \terminal|videoreg|cursor[3]~feeder (
// Equation(s):
// \terminal|videoreg|cursor[3]~feeder_combout  = \terminal|cpu|qreg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [3]),
	.cin(gnd),
	.combout(\terminal|videoreg|cursor[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|cursor[3]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|cursor[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \terminal|videoreg|cursor[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|cursor[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[3] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cyclone10lp_lcell_comb \terminal|video|always3~4 (
// Equation(s):
// \terminal|video|always3~4_combout  = (\terminal|video|char_adr [3] & (\terminal|videoreg|cursor [3] & (\terminal|video|char_adr [2] $ (!\terminal|videoreg|cursor [2])))) # (!\terminal|video|char_adr [3] & (!\terminal|videoreg|cursor [3] & 
// (\terminal|video|char_adr [2] $ (!\terminal|videoreg|cursor [2]))))

	.dataa(\terminal|video|char_adr [3]),
	.datab(\terminal|video|char_adr [2]),
	.datac(\terminal|videoreg|cursor [2]),
	.datad(\terminal|videoreg|cursor [3]),
	.cin(gnd),
	.combout(\terminal|video|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~4 .lut_mask = 16'h8241;
defparam \terminal|video|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cyclone10lp_lcell_comb \terminal|videoreg|cursor[4]~feeder (
// Equation(s):
// \terminal|videoreg|cursor[4]~feeder_combout  = \terminal|cpu|qreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [4]),
	.cin(gnd),
	.combout(\terminal|videoreg|cursor[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|cursor[4]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|cursor[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \terminal|videoreg|cursor[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|cursor[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[4] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \terminal|videoreg|cursor[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [5]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [5]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[5] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cyclone10lp_lcell_comb \terminal|video|always3~5 (
// Equation(s):
// \terminal|video|always3~5_combout  = (\terminal|videoreg|cursor [4] & (\terminal|video|char_adr [4] & (\terminal|video|char_adr [5] $ (!\terminal|videoreg|cursor [5])))) # (!\terminal|videoreg|cursor [4] & (!\terminal|video|char_adr [4] & 
// (\terminal|video|char_adr [5] $ (!\terminal|videoreg|cursor [5]))))

	.dataa(\terminal|videoreg|cursor [4]),
	.datab(\terminal|video|char_adr [5]),
	.datac(\terminal|videoreg|cursor [5]),
	.datad(\terminal|video|char_adr [4]),
	.cin(gnd),
	.combout(\terminal|video|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~5 .lut_mask = 16'h8241;
defparam \terminal|video|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \terminal|videoreg|cursor[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [6]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [6]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[6] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \terminal|videoreg|cursor[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [7]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [7]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[7] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cyclone10lp_lcell_comb \terminal|video|always3~6 (
// Equation(s):
// \terminal|video|always3~6_combout  = (\terminal|video|char_adr [7] & (\terminal|videoreg|cursor [7] & (\terminal|video|char_adr [6] $ (!\terminal|videoreg|cursor [6])))) # (!\terminal|video|char_adr [7] & (!\terminal|videoreg|cursor [7] & 
// (\terminal|video|char_adr [6] $ (!\terminal|videoreg|cursor [6]))))

	.dataa(\terminal|video|char_adr [7]),
	.datab(\terminal|video|char_adr [6]),
	.datac(\terminal|videoreg|cursor [6]),
	.datad(\terminal|videoreg|cursor [7]),
	.cin(gnd),
	.combout(\terminal|video|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~6 .lut_mask = 16'h8241;
defparam \terminal|video|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \terminal|videoreg|cursor[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [0]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[0] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \terminal|videoreg|cursor[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [1]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[1] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cyclone10lp_lcell_comb \terminal|video|always3~3 (
// Equation(s):
// \terminal|video|always3~3_combout  = (\terminal|video|char_adr [1] & (\terminal|videoreg|cursor [1] & (\terminal|video|char_adr [0] $ (!\terminal|videoreg|cursor [0])))) # (!\terminal|video|char_adr [1] & (!\terminal|videoreg|cursor [1] & 
// (\terminal|video|char_adr [0] $ (!\terminal|videoreg|cursor [0]))))

	.dataa(\terminal|video|char_adr [1]),
	.datab(\terminal|video|char_adr [0]),
	.datac(\terminal|videoreg|cursor [0]),
	.datad(\terminal|videoreg|cursor [1]),
	.cin(gnd),
	.combout(\terminal|video|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~3 .lut_mask = 16'h8241;
defparam \terminal|video|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cyclone10lp_lcell_comb \terminal|video|always3~7 (
// Equation(s):
// \terminal|video|always3~7_combout  = (\terminal|video|always3~4_combout  & (\terminal|video|always3~5_combout  & (\terminal|video|always3~6_combout  & \terminal|video|always3~3_combout )))

	.dataa(\terminal|video|always3~4_combout ),
	.datab(\terminal|video|always3~5_combout ),
	.datac(\terminal|video|always3~6_combout ),
	.datad(\terminal|video|always3~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~7 .lut_mask = 16'h8000;
defparam \terminal|video|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cyclone10lp_lcell_comb \terminal|video|char_adr[12]~39 (
// Equation(s):
// \terminal|video|char_adr[12]~39_combout  = \terminal|video|char_adr[11]~38  $ (!\terminal|video|char_adr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|char_adr [12]),
	.cin(\terminal|video|char_adr[11]~38 ),
	.combout(\terminal|video|char_adr[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|char_adr[12]~39 .lut_mask = 16'hF00F;
defparam \terminal|video|char_adr[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cyclone10lp_lcell_comb \terminal|video|row_start_adr[12]~33 (
// Equation(s):
// \terminal|video|row_start_adr[12]~33_combout  = \terminal|video|row_start_adr [12] $ (!\terminal|video|row_start_adr[11]~32 )

	.dataa(\terminal|video|row_start_adr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\terminal|video|row_start_adr[11]~32 ),
	.combout(\terminal|video|row_start_adr[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|row_start_adr[12]~33 .lut_mask = 16'hA5A5;
defparam \terminal|video|row_start_adr[12]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \terminal|video|row_start_adr[12] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|row_start_adr[12]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|row_start_adr~35_combout ),
	.sload(gnd),
	.ena(\terminal|video|row_start_adr[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|row_start_adr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|row_start_adr[12] .is_wysiwyg = "true";
defparam \terminal|video|row_start_adr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \terminal|video|char_adr[12] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|char_adr[12]~39_combout ),
	.asdata(\terminal|video|row_start_adr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|video|LessThan8~2_combout ),
	.ena(\terminal|video|char_adr[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|char_adr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|char_adr[12] .is_wysiwyg = "true";
defparam \terminal|video|char_adr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cyclone10lp_lcell_comb \terminal|videoreg|cursor[12]~1 (
// Equation(s):
// \terminal|videoreg|cursor[12]~1_combout  = (\terminal|videoreg|bus_strobe~2_combout  & (\terminal|uart|tx_csr_wstb~0_combout  & \terminal|cpu|wb_sel [1]))

	.dataa(gnd),
	.datab(\terminal|videoreg|bus_strobe~2_combout ),
	.datac(\terminal|uart|tx_csr_wstb~0_combout ),
	.datad(\terminal|cpu|wb_sel [1]),
	.cin(gnd),
	.combout(\terminal|videoreg|cursor[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|cursor[12]~1 .lut_mask = 16'hC000;
defparam \terminal|videoreg|cursor[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \terminal|videoreg|cursor[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [12]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [12]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[12] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cyclone10lp_lcell_comb \terminal|video|always3~10 (
// Equation(s):
// \terminal|video|always3~10_combout  = (\terminal|videoreg|vtcsr [2] & (\terminal|video|char_adr [12] $ (!\terminal|videoreg|cursor [12])))

	.dataa(\terminal|video|char_adr [12]),
	.datab(gnd),
	.datac(\terminal|videoreg|cursor [12]),
	.datad(\terminal|videoreg|vtcsr [2]),
	.cin(gnd),
	.combout(\terminal|video|always3~10_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~10 .lut_mask = 16'hA500;
defparam \terminal|video|always3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \terminal|videoreg|cursor[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [9]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [9]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[9] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cyclone10lp_lcell_comb \terminal|videoreg|cursor[8]~feeder (
// Equation(s):
// \terminal|videoreg|cursor[8]~feeder_combout  = \terminal|cpu|qreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|cpu|qreg [8]),
	.cin(gnd),
	.combout(\terminal|videoreg|cursor[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|videoreg|cursor[8]~feeder .lut_mask = 16'hFF00;
defparam \terminal|videoreg|cursor[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \terminal|videoreg|cursor[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\terminal|videoreg|cursor[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\terminal|videoreg|cursor[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [8]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[8] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cyclone10lp_lcell_comb \terminal|video|always3~8 (
// Equation(s):
// \terminal|video|always3~8_combout  = (\terminal|video|char_adr [8] & (\terminal|videoreg|cursor [8] & (\terminal|video|char_adr [9] $ (!\terminal|videoreg|cursor [9])))) # (!\terminal|video|char_adr [8] & (!\terminal|videoreg|cursor [8] & 
// (\terminal|video|char_adr [9] $ (!\terminal|videoreg|cursor [9]))))

	.dataa(\terminal|video|char_adr [8]),
	.datab(\terminal|video|char_adr [9]),
	.datac(\terminal|videoreg|cursor [9]),
	.datad(\terminal|videoreg|cursor [8]),
	.cin(gnd),
	.combout(\terminal|video|always3~8_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~8 .lut_mask = 16'h8241;
defparam \terminal|video|always3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \terminal|videoreg|cursor[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [10]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [10]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[10] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \terminal|videoreg|cursor[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|cpu|qreg [11]),
	.clrn(!\terminal|cpu|vm_init~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\terminal|videoreg|cursor[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|videoreg|cursor [11]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|videoreg|cursor[11] .is_wysiwyg = "true";
defparam \terminal|videoreg|cursor[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cyclone10lp_lcell_comb \terminal|video|always3~9 (
// Equation(s):
// \terminal|video|always3~9_combout  = (\terminal|video|char_adr [10] & (\terminal|videoreg|cursor [10] & (\terminal|video|char_adr [11] $ (!\terminal|videoreg|cursor [11])))) # (!\terminal|video|char_adr [10] & (!\terminal|videoreg|cursor [10] & 
// (\terminal|video|char_adr [11] $ (!\terminal|videoreg|cursor [11]))))

	.dataa(\terminal|video|char_adr [10]),
	.datab(\terminal|video|char_adr [11]),
	.datac(\terminal|videoreg|cursor [10]),
	.datad(\terminal|videoreg|cursor [11]),
	.cin(gnd),
	.combout(\terminal|video|always3~9_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~9 .lut_mask = 16'h8421;
defparam \terminal|video|always3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cyclone10lp_lcell_comb \terminal|video|always3~11 (
// Equation(s):
// \terminal|video|always3~11_combout  = (\terminal|video|always3~7_combout  & (\terminal|video|always3~10_combout  & (\terminal|video|always3~8_combout  & \terminal|video|always3~9_combout )))

	.dataa(\terminal|video|always3~7_combout ),
	.datab(\terminal|video|always3~10_combout ),
	.datac(\terminal|video|always3~8_combout ),
	.datad(\terminal|video|always3~9_combout ),
	.cin(gnd),
	.combout(\terminal|video|always3~11_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~11 .lut_mask = 16'h8000;
defparam \terminal|video|always3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \terminal|video|cursor_match[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|always3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|cursor_match [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|cursor_match[0] .is_wysiwyg = "true";
defparam \terminal|video|cursor_match[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cyclone10lp_lcell_comb \terminal|video|cursor_match[1]~feeder (
// Equation(s):
// \terminal|video|cursor_match[1]~feeder_combout  = \terminal|video|cursor_match [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|cursor_match [0]),
	.cin(gnd),
	.combout(\terminal|video|cursor_match[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|cursor_match[1]~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|cursor_match[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \terminal|video|cursor_match[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|cursor_match[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|cursor_match [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|cursor_match[1] .is_wysiwyg = "true";
defparam \terminal|video|cursor_match[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \terminal|video|cursor_match[2] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|cursor_match [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|cursor_match [2]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|cursor_match[2] .is_wysiwyg = "true";
defparam \terminal|video|cursor_match[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cyclone10lp_lcell_comb \terminal|video|always3~1 (
// Equation(s):
// \terminal|video|always3~1_combout  = (!\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5  & (!\terminal|video|vram_a0_selector~q  & (!\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6  & 
// !\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\terminal|video|vram_even_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\terminal|video|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~1 .lut_mask = 16'h0001;
defparam \terminal|video|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cyclone10lp_lcell_comb \terminal|video|always3~0 (
// Equation(s):
// \terminal|video|always3~0_combout  = (!\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5  & (\terminal|video|vram_a0_selector~q  & (!\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6  & 
// !\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\terminal|video|vram_a0_selector~q ),
	.datac(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\terminal|video|vram_odd_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\terminal|video|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~0 .lut_mask = 16'h0004;
defparam \terminal|video|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cyclone10lp_lcell_comb \terminal|video|always3~2 (
// Equation(s):
// \terminal|video|always3~2_combout  = (!\terminal|video|always3~1_combout  & !\terminal|video|always3~0_combout )

	.dataa(gnd),
	.datab(\terminal|video|always3~1_combout ),
	.datac(gnd),
	.datad(\terminal|video|always3~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|always3~2 .lut_mask = 16'h0033;
defparam \terminal|video|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \terminal|video|flashflag[0] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|always3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|vm_init~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|flashflag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|flashflag[0] .is_wysiwyg = "true";
defparam \terminal|video|flashflag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cyclone10lp_lcell_comb \terminal|video|flashflag~0 (
// Equation(s):
// \terminal|video|flashflag~0_combout  = (\terminal|cpu|init_out~q ) # ((\terminal|sysreset|dclo_out~q ) # (\terminal|video|flashflag [0]))

	.dataa(\terminal|cpu|init_out~q ),
	.datab(\terminal|sysreset|dclo_out~q ),
	.datac(\terminal|video|flashflag [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|flashflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|flashflag~0 .lut_mask = 16'hFEFE;
defparam \terminal|video|flashflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \terminal|video|flashflag[1] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|flashflag~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|flashflag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|flashflag[1] .is_wysiwyg = "true";
defparam \terminal|video|flashflag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cyclone10lp_lcell_comb \terminal|video|vga_out~1 (
// Equation(s):
// \terminal|video|vga_out~1_combout  = (\terminal|video|flashflag [1]) # (\terminal|videoreg|vtcsr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\terminal|video|flashflag [1]),
	.datad(\terminal|videoreg|vtcsr [5]),
	.cin(gnd),
	.combout(\terminal|video|vga_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~1 .lut_mask = 16'hFFF0;
defparam \terminal|video|vga_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cyclone10lp_lcell_comb \terminal|video|vga_out~2 (
// Equation(s):
// \terminal|video|vga_out~2_combout  = (\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & (\terminal|video|cursor_pixel~0_combout  & (\terminal|video|cursor_match [2]))) # 
// (!\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & (\terminal|video|vga_out~1_combout  & ((!\terminal|video|cursor_match [2]) # (!\terminal|video|cursor_pixel~0_combout ))))

	.dataa(\terminal|video|fontrom0|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\terminal|video|cursor_pixel~0_combout ),
	.datac(\terminal|video|cursor_match [2]),
	.datad(\terminal|video|vga_out~1_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~2 .lut_mask = 16'h9580;
defparam \terminal|video|vga_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cyclone10lp_lcell_comb \terminal|video|vga_out~3 (
// Equation(s):
// \terminal|video|vga_out~3_combout  = (\terminal|video|col [8]) # ((\terminal|video|col [7] & ((!\terminal|video|comb~0_combout ) # (!\terminal|video|LessThan8~1_combout ))))

	.dataa(\terminal|video|col [7]),
	.datab(\terminal|video|col [8]),
	.datac(\terminal|video|LessThan8~1_combout ),
	.datad(\terminal|video|comb~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~3 .lut_mask = 16'hCEEE;
defparam \terminal|video|vga_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cyclone10lp_lcell_comb \terminal|video|vga_out~4 (
// Equation(s):
// \terminal|video|vga_out~4_combout  = (\terminal|video|vga_out~2_combout  & ((\terminal|video|col [9] & (!\terminal|video|comb~3_combout )) # (!\terminal|video|col [9] & ((\terminal|video|vga_out~3_combout )))))

	.dataa(\terminal|video|vga_out~2_combout ),
	.datab(\terminal|video|comb~3_combout ),
	.datac(\terminal|video|col [9]),
	.datad(\terminal|video|vga_out~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~4 .lut_mask = 16'h2A20;
defparam \terminal|video|vga_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cyclone10lp_lcell_comb \terminal|video|vga_out~5 (
// Equation(s):
// \terminal|video|vga_out~5_combout  = (!\terminal|video|fontrow [4] & ((!\terminal|video|fontrow [2]) # (!\terminal|video|fontrow [3])))

	.dataa(\terminal|video|fontrow [4]),
	.datab(\terminal|video|fontrow [3]),
	.datac(gnd),
	.datad(\terminal|video|fontrow [2]),
	.cin(gnd),
	.combout(\terminal|video|vga_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~5 .lut_mask = 16'h1155;
defparam \terminal|video|vga_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cyclone10lp_lcell_comb \terminal|video|vga_out~6 (
// Equation(s):
// \terminal|video|vga_out~6_combout  = (!\terminal|video|LessThan9~0_combout  & (\terminal|video|vga_out~4_combout  & (\terminal|video|vga_out~0_combout  & \terminal|video|vga_out~5_combout )))

	.dataa(\terminal|video|LessThan9~0_combout ),
	.datab(\terminal|video|vga_out~4_combout ),
	.datac(\terminal|video|vga_out~0_combout ),
	.datad(\terminal|video|vga_out~5_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_out~6 .lut_mask = 16'h4000;
defparam \terminal|video|vga_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \terminal|video|vga_out (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|vga_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|cpu|vm_init~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|vga_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|vga_out .is_wysiwyg = "true";
defparam \terminal|video|vga_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cyclone10lp_lcell_comb \terminal|video|vgab~0 (
// Equation(s):
// \terminal|video|vgab~0_combout  = ((\terminal|video|char_adr [8]) # ((\terminal|video|char_adr [7] & \terminal|video|char_adr [6]))) # (!\terminal|video|vga_out~q )

	.dataa(\terminal|video|char_adr [7]),
	.datab(\terminal|video|char_adr [6]),
	.datac(\terminal|video|vga_out~q ),
	.datad(\terminal|video|char_adr [8]),
	.cin(gnd),
	.combout(\terminal|video|vgab~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~0 .lut_mask = 16'hFF8F;
defparam \terminal|video|vgab~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cyclone10lp_lcell_comb \terminal|video|vgab~1 (
// Equation(s):
// \terminal|video|vgab~1_combout  = (\terminal|video|char_adr [10]) # ((\terminal|video|char_adr [11]) # ((\terminal|video|char_adr [9]) # (\terminal|video|char_adr [12])))

	.dataa(\terminal|video|char_adr [10]),
	.datab(\terminal|video|char_adr [11]),
	.datac(\terminal|video|char_adr [9]),
	.datad(\terminal|video|char_adr [12]),
	.cin(gnd),
	.combout(\terminal|video|vgab~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~1 .lut_mask = 16'hFFFE;
defparam \terminal|video|vgab~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cyclone10lp_lcell_comb \hdmi_inst|enc0|process_1~2 (
// Equation(s):
// \hdmi_inst|enc0|process_1~2_combout  = \hdmi_inst|enc0|dc_bias [3] $ ((((\terminal|video|vgab~0_combout ) # (\terminal|video|vgab~1_combout )) # (!\terminal|video|vgab~4_combout )))

	.dataa(\terminal|video|vgab~4_combout ),
	.datab(\hdmi_inst|enc0|dc_bias [3]),
	.datac(\terminal|video|vgab~0_combout ),
	.datad(\terminal|video|vgab~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|process_1~2 .lut_mask = 16'h3339;
defparam \hdmi_inst|enc0|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cyclone10lp_lcell_comb \terminal|video|vgab~5 (
// Equation(s):
// \terminal|video|vgab~5_combout  = (\terminal|video|vgab~0_combout ) # ((\terminal|video|vgab~1_combout ) # (!\terminal|video|vgab~4_combout ))

	.dataa(\terminal|video|vgab~0_combout ),
	.datab(gnd),
	.datac(\terminal|video|vgab~4_combout ),
	.datad(\terminal|video|vgab~1_combout ),
	.cin(gnd),
	.combout(\terminal|video|vgab~5_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgab~5 .lut_mask = 16'hFFAF;
defparam \terminal|video|vgab~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add18~0 (
// Equation(s):
// \hdmi_inst|enc0|Add18~0_combout  = (\hdmi_inst|enc0|dc_bias [0] & ((\terminal|video|vgab~5_combout ) # (GND))) # (!\hdmi_inst|enc0|dc_bias [0] & (\terminal|video|vgab~5_combout  $ (VCC)))
// \hdmi_inst|enc0|Add18~1  = CARRY((\hdmi_inst|enc0|dc_bias [0]) # (\terminal|video|vgab~5_combout ))

	.dataa(\hdmi_inst|enc0|dc_bias [0]),
	.datab(\terminal|video|vgab~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add18~0_combout ),
	.cout(\hdmi_inst|enc0|Add18~1 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add18~0 .lut_mask = 16'h99EE;
defparam \hdmi_inst|enc0|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~1 (
// Equation(s):
// \hdmi_inst|enc0|Add16~1_cout  = CARRY(\terminal|video|vgab~5_combout )

	.dataa(gnd),
	.datab(\terminal|video|vgab~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc0|Add16~1_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~1 .lut_mask = 16'h00CC;
defparam \hdmi_inst|enc0|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~2 (
// Equation(s):
// \hdmi_inst|enc0|Add16~2_combout  = (\hdmi_inst|enc0|dc_bias [0] & (\hdmi_inst|enc0|Add16~1_cout  & VCC)) # (!\hdmi_inst|enc0|dc_bias [0] & (!\hdmi_inst|enc0|Add16~1_cout ))
// \hdmi_inst|enc0|Add16~3  = CARRY((!\hdmi_inst|enc0|dc_bias [0] & !\hdmi_inst|enc0|Add16~1_cout ))

	.dataa(\hdmi_inst|enc0|dc_bias [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|Add16~1_cout ),
	.combout(\hdmi_inst|enc0|Add16~2_combout ),
	.cout(\hdmi_inst|enc0|Add16~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~2 .lut_mask = 16'hA505;
defparam \hdmi_inst|enc0|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~13 (
// Equation(s):
// \hdmi_inst|enc0|Add16~13_combout  = (!\hdmi_inst|enc0|Equal1~0_combout  & ((\hdmi_inst|enc0|process_1~2_combout  & (\hdmi_inst|enc0|Add18~0_combout )) # (!\hdmi_inst|enc0|process_1~2_combout  & ((\hdmi_inst|enc0|Add16~2_combout )))))

	.dataa(\hdmi_inst|enc0|process_1~2_combout ),
	.datab(\hdmi_inst|enc0|Add18~0_combout ),
	.datac(\hdmi_inst|enc0|Equal1~0_combout ),
	.datad(\hdmi_inst|enc0|Add16~2_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add16~13_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~13 .lut_mask = 16'h0D08;
defparam \hdmi_inst|enc0|Add16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add14~3 (
// Equation(s):
// \hdmi_inst|enc0|Add14~3_combout  = \terminal|video|vgab~5_combout  $ (((\hdmi_inst|enc0|dc_bias [3] & !\hdmi_inst|enc0|Equal1~0_combout )))

	.dataa(\terminal|video|vgab~5_combout ),
	.datab(gnd),
	.datac(\hdmi_inst|enc0|dc_bias [3]),
	.datad(\hdmi_inst|enc0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add14~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add14~3 .lut_mask = 16'hAA5A;
defparam \hdmi_inst|enc0|Add14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add14~4 (
// Equation(s):
// \hdmi_inst|enc0|Add14~4_combout  = (\terminal|video|vgab~0_combout ) # (((\terminal|video|vgab~1_combout ) # (!\terminal|video|vgab~4_combout )) # (!\hdmi_inst|enc0|Equal1~0_combout ))

	.dataa(\terminal|video|vgab~0_combout ),
	.datab(\hdmi_inst|enc0|Equal1~0_combout ),
	.datac(\terminal|video|vgab~4_combout ),
	.datad(\terminal|video|vgab~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add14~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add14~4 .lut_mask = 16'hFFBF;
defparam \hdmi_inst|enc0|Add14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cyclone10lp_lcell_comb \hdmi_inst|enc0|dc_bias[0]~5 (
// Equation(s):
// \hdmi_inst|enc0|dc_bias[0]~5_cout  = CARRY(!\hdmi_inst|enc0|Add14~4_combout )

	.dataa(gnd),
	.datab(\hdmi_inst|enc0|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc0|dc_bias[0]~5_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[0]~5 .lut_mask = 16'h0033;
defparam \hdmi_inst|enc0|dc_bias[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cyclone10lp_lcell_comb \hdmi_inst|enc0|dc_bias[0]~6 (
// Equation(s):
// \hdmi_inst|enc0|dc_bias[0]~6_combout  = (\hdmi_inst|enc0|Add16~13_combout  & ((\hdmi_inst|enc0|Add14~3_combout  & (!\hdmi_inst|enc0|dc_bias[0]~5_cout )) # (!\hdmi_inst|enc0|Add14~3_combout  & (\hdmi_inst|enc0|dc_bias[0]~5_cout  & VCC)))) # 
// (!\hdmi_inst|enc0|Add16~13_combout  & ((\hdmi_inst|enc0|Add14~3_combout  & ((\hdmi_inst|enc0|dc_bias[0]~5_cout ) # (GND))) # (!\hdmi_inst|enc0|Add14~3_combout  & (!\hdmi_inst|enc0|dc_bias[0]~5_cout ))))
// \hdmi_inst|enc0|dc_bias[0]~7  = CARRY((\hdmi_inst|enc0|Add16~13_combout  & (\hdmi_inst|enc0|Add14~3_combout  & !\hdmi_inst|enc0|dc_bias[0]~5_cout )) # (!\hdmi_inst|enc0|Add16~13_combout  & ((\hdmi_inst|enc0|Add14~3_combout ) # 
// (!\hdmi_inst|enc0|dc_bias[0]~5_cout ))))

	.dataa(\hdmi_inst|enc0|Add16~13_combout ),
	.datab(\hdmi_inst|enc0|Add14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|dc_bias[0]~5_cout ),
	.combout(\hdmi_inst|enc0|dc_bias[0]~6_combout ),
	.cout(\hdmi_inst|enc0|dc_bias[0]~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[0]~6 .lut_mask = 16'h694D;
defparam \hdmi_inst|enc0|dc_bias[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cyclone10lp_lcell_comb \terminal|video|comb~2 (
// Equation(s):
// \terminal|video|comb~2_combout  = (!\terminal|video|vga_out~0_combout ) # (!\terminal|video|comb~1_combout )

	.dataa(\terminal|video|comb~1_combout ),
	.datab(gnd),
	.datac(\terminal|video|vga_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|comb~2 .lut_mask = 16'h5F5F;
defparam \terminal|video|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N3
dffeas \hdmi_inst|enc0|dc_bias[0] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|dc_bias[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|dc_bias [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[0] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|dc_bias[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~4 (
// Equation(s):
// \hdmi_inst|enc0|Add16~4_combout  = (\hdmi_inst|enc0|dc_bias [1] & ((GND) # (!\hdmi_inst|enc0|Add16~3 ))) # (!\hdmi_inst|enc0|dc_bias [1] & (\hdmi_inst|enc0|Add16~3  $ (GND)))
// \hdmi_inst|enc0|Add16~5  = CARRY((\hdmi_inst|enc0|dc_bias [1]) # (!\hdmi_inst|enc0|Add16~3 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc0|dc_bias [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|Add16~3 ),
	.combout(\hdmi_inst|enc0|Add16~4_combout ),
	.cout(\hdmi_inst|enc0|Add16~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~4 .lut_mask = 16'h3CCF;
defparam \hdmi_inst|enc0|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add18~2 (
// Equation(s):
// \hdmi_inst|enc0|Add18~2_combout  = (\hdmi_inst|enc0|dc_bias [1] & (\hdmi_inst|enc0|Add18~1  & VCC)) # (!\hdmi_inst|enc0|dc_bias [1] & (!\hdmi_inst|enc0|Add18~1 ))
// \hdmi_inst|enc0|Add18~3  = CARRY((!\hdmi_inst|enc0|dc_bias [1] & !\hdmi_inst|enc0|Add18~1 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc0|dc_bias [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|Add18~1 ),
	.combout(\hdmi_inst|enc0|Add18~2_combout ),
	.cout(\hdmi_inst|enc0|Add18~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add18~2 .lut_mask = 16'hC303;
defparam \hdmi_inst|enc0|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~12 (
// Equation(s):
// \hdmi_inst|enc0|Add16~12_combout  = (!\hdmi_inst|enc0|Equal1~0_combout  & ((\hdmi_inst|enc0|process_1~2_combout  & ((\hdmi_inst|enc0|Add18~2_combout ))) # (!\hdmi_inst|enc0|process_1~2_combout  & (\hdmi_inst|enc0|Add16~4_combout ))))

	.dataa(\hdmi_inst|enc0|process_1~2_combout ),
	.datab(\hdmi_inst|enc0|Add16~4_combout ),
	.datac(\hdmi_inst|enc0|Equal1~0_combout ),
	.datad(\hdmi_inst|enc0|Add18~2_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add16~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~12 .lut_mask = 16'h0E04;
defparam \hdmi_inst|enc0|Add16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cyclone10lp_lcell_comb \hdmi_inst|enc0|dc_bias[1]~8 (
// Equation(s):
// \hdmi_inst|enc0|dc_bias[1]~8_combout  = ((\hdmi_inst|enc0|Add16~12_combout  $ (\hdmi_inst|enc0|Add14~4_combout  $ (\hdmi_inst|enc0|dc_bias[0]~7 )))) # (GND)
// \hdmi_inst|enc0|dc_bias[1]~9  = CARRY((\hdmi_inst|enc0|Add16~12_combout  & ((!\hdmi_inst|enc0|dc_bias[0]~7 ) # (!\hdmi_inst|enc0|Add14~4_combout ))) # (!\hdmi_inst|enc0|Add16~12_combout  & (!\hdmi_inst|enc0|Add14~4_combout  & !\hdmi_inst|enc0|dc_bias[0]~7 
// )))

	.dataa(\hdmi_inst|enc0|Add16~12_combout ),
	.datab(\hdmi_inst|enc0|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|dc_bias[0]~7 ),
	.combout(\hdmi_inst|enc0|dc_bias[1]~8_combout ),
	.cout(\hdmi_inst|enc0|dc_bias[1]~9 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[1]~8 .lut_mask = 16'h962B;
defparam \hdmi_inst|enc0|dc_bias[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y17_N5
dffeas \hdmi_inst|enc0|dc_bias[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|dc_bias[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|dc_bias [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|dc_bias[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cyclone10lp_lcell_comb \hdmi_inst|enc0|Equal1~0 (
// Equation(s):
// \hdmi_inst|enc0|Equal1~0_combout  = (!\hdmi_inst|enc0|dc_bias [2] & (!\hdmi_inst|enc0|dc_bias [3] & (!\hdmi_inst|enc0|dc_bias [1] & !\hdmi_inst|enc0|dc_bias [0])))

	.dataa(\hdmi_inst|enc0|dc_bias [2]),
	.datab(\hdmi_inst|enc0|dc_bias [3]),
	.datac(\hdmi_inst|enc0|dc_bias [1]),
	.datad(\hdmi_inst|enc0|dc_bias [0]),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Equal1~0 .lut_mask = 16'h0001;
defparam \hdmi_inst|enc0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add18~4 (
// Equation(s):
// \hdmi_inst|enc0|Add18~4_combout  = (\hdmi_inst|enc0|dc_bias [2] & ((GND) # (!\hdmi_inst|enc0|Add18~3 ))) # (!\hdmi_inst|enc0|dc_bias [2] & (\hdmi_inst|enc0|Add18~3  $ (GND)))
// \hdmi_inst|enc0|Add18~5  = CARRY((\hdmi_inst|enc0|dc_bias [2]) # (!\hdmi_inst|enc0|Add18~3 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc0|dc_bias [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|Add18~3 ),
	.combout(\hdmi_inst|enc0|Add18~4_combout ),
	.cout(\hdmi_inst|enc0|Add18~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add18~4 .lut_mask = 16'h3CCF;
defparam \hdmi_inst|enc0|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~6 (
// Equation(s):
// \hdmi_inst|enc0|Add16~6_combout  = (\hdmi_inst|enc0|dc_bias [2] & (!\hdmi_inst|enc0|Add16~5 )) # (!\hdmi_inst|enc0|dc_bias [2] & ((\hdmi_inst|enc0|Add16~5 ) # (GND)))
// \hdmi_inst|enc0|Add16~7  = CARRY((!\hdmi_inst|enc0|Add16~5 ) # (!\hdmi_inst|enc0|dc_bias [2]))

	.dataa(gnd),
	.datab(\hdmi_inst|enc0|dc_bias [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|Add16~5 ),
	.combout(\hdmi_inst|enc0|Add16~6_combout ),
	.cout(\hdmi_inst|enc0|Add16~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~6 .lut_mask = 16'h3C3F;
defparam \hdmi_inst|enc0|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~11 (
// Equation(s):
// \hdmi_inst|enc0|Add16~11_combout  = (!\hdmi_inst|enc0|Equal1~0_combout  & ((\hdmi_inst|enc0|process_1~2_combout  & (\hdmi_inst|enc0|Add18~4_combout )) # (!\hdmi_inst|enc0|process_1~2_combout  & ((\hdmi_inst|enc0|Add16~6_combout )))))

	.dataa(\hdmi_inst|enc0|Equal1~0_combout ),
	.datab(\hdmi_inst|enc0|Add18~4_combout ),
	.datac(\hdmi_inst|enc0|Add16~6_combout ),
	.datad(\hdmi_inst|enc0|process_1~2_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add16~11_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~11 .lut_mask = 16'h4450;
defparam \hdmi_inst|enc0|Add16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cyclone10lp_lcell_comb \hdmi_inst|enc0|dc_bias[2]~10 (
// Equation(s):
// \hdmi_inst|enc0|dc_bias[2]~10_combout  = (\hdmi_inst|enc0|Add16~11_combout  & ((\hdmi_inst|enc0|Add14~3_combout  & (\hdmi_inst|enc0|dc_bias[1]~9  & VCC)) # (!\hdmi_inst|enc0|Add14~3_combout  & (!\hdmi_inst|enc0|dc_bias[1]~9 )))) # 
// (!\hdmi_inst|enc0|Add16~11_combout  & ((\hdmi_inst|enc0|Add14~3_combout  & (!\hdmi_inst|enc0|dc_bias[1]~9 )) # (!\hdmi_inst|enc0|Add14~3_combout  & ((\hdmi_inst|enc0|dc_bias[1]~9 ) # (GND)))))
// \hdmi_inst|enc0|dc_bias[2]~11  = CARRY((\hdmi_inst|enc0|Add16~11_combout  & (!\hdmi_inst|enc0|Add14~3_combout  & !\hdmi_inst|enc0|dc_bias[1]~9 )) # (!\hdmi_inst|enc0|Add16~11_combout  & ((!\hdmi_inst|enc0|dc_bias[1]~9 ) # (!\hdmi_inst|enc0|Add14~3_combout 
// ))))

	.dataa(\hdmi_inst|enc0|Add16~11_combout ),
	.datab(\hdmi_inst|enc0|Add14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc0|dc_bias[1]~9 ),
	.combout(\hdmi_inst|enc0|dc_bias[2]~10_combout ),
	.cout(\hdmi_inst|enc0|dc_bias[2]~11 ));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[2]~10 .lut_mask = 16'h9617;
defparam \hdmi_inst|enc0|dc_bias[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y17_N7
dffeas \hdmi_inst|enc0|dc_bias[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|dc_bias[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|dc_bias [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|dc_bias[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~8 (
// Equation(s):
// \hdmi_inst|enc0|Add16~8_combout  = \hdmi_inst|enc0|dc_bias [3] $ (\hdmi_inst|enc0|Add16~7  $ (\terminal|video|vgab~5_combout ))

	.dataa(\hdmi_inst|enc0|dc_bias [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|vgab~5_combout ),
	.cin(\hdmi_inst|enc0|Add16~7 ),
	.combout(\hdmi_inst|enc0|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~8 .lut_mask = 16'hA55A;
defparam \hdmi_inst|enc0|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add18~6 (
// Equation(s):
// \hdmi_inst|enc0|Add18~6_combout  = \hdmi_inst|enc0|Add18~5  $ (!\hdmi_inst|enc0|dc_bias [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|enc0|dc_bias [3]),
	.cin(\hdmi_inst|enc0|Add18~5 ),
	.combout(\hdmi_inst|enc0|Add18~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add18~6 .lut_mask = 16'hF00F;
defparam \hdmi_inst|enc0|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add16~10 (
// Equation(s):
// \hdmi_inst|enc0|Add16~10_combout  = (!\hdmi_inst|enc0|Equal1~0_combout  & ((\hdmi_inst|enc0|process_1~2_combout  & ((\hdmi_inst|enc0|Add18~6_combout ))) # (!\hdmi_inst|enc0|process_1~2_combout  & (\hdmi_inst|enc0|Add16~8_combout ))))

	.dataa(\hdmi_inst|enc0|process_1~2_combout ),
	.datab(\hdmi_inst|enc0|Add16~8_combout ),
	.datac(\hdmi_inst|enc0|Equal1~0_combout ),
	.datad(\hdmi_inst|enc0|Add18~6_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add16~10 .lut_mask = 16'h0E04;
defparam \hdmi_inst|enc0|Add16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cyclone10lp_lcell_comb \hdmi_inst|enc0|Add14~2 (
// Equation(s):
// \hdmi_inst|enc0|Add14~2_combout  = (\hdmi_inst|enc0|Equal1~0_combout ) # ((\terminal|video|vgab~5_combout  & !\hdmi_inst|enc0|dc_bias [3]))

	.dataa(\terminal|video|vgab~5_combout ),
	.datab(gnd),
	.datac(\hdmi_inst|enc0|dc_bias [3]),
	.datad(\hdmi_inst|enc0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|Add14~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|Add14~2 .lut_mask = 16'hFF0A;
defparam \hdmi_inst|enc0|Add14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cyclone10lp_lcell_comb \hdmi_inst|enc0|dc_bias[3]~12 (
// Equation(s):
// \hdmi_inst|enc0|dc_bias[3]~12_combout  = \hdmi_inst|enc0|Add16~10_combout  $ (\hdmi_inst|enc0|Add14~2_combout  $ (!\hdmi_inst|enc0|dc_bias[2]~11 ))

	.dataa(\hdmi_inst|enc0|Add16~10_combout ),
	.datab(\hdmi_inst|enc0|Add14~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\hdmi_inst|enc0|dc_bias[2]~11 ),
	.combout(\hdmi_inst|enc0|dc_bias[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[3]~12 .lut_mask = 16'h6969;
defparam \hdmi_inst|enc0|dc_bias[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y17_N9
dffeas \hdmi_inst|enc0|dc_bias[3] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|dc_bias[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|dc_bias [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|dc_bias[3] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|dc_bias[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cyclone10lp_lcell_comb \terminal|video|vga_hsync~0 (
// Equation(s):
// \terminal|video|vga_hsync~0_combout  = (!\terminal|video|LessThan7~0_combout  & ((\terminal|video|vga_hsync~q ) # (\terminal|video|LessThan8~2_combout )))

	.dataa(gnd),
	.datab(\terminal|video|LessThan7~0_combout ),
	.datac(\terminal|video|vga_hsync~q ),
	.datad(\terminal|video|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_hsync~0 .lut_mask = 16'h3330;
defparam \terminal|video|vga_hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \terminal|video|vga_hsync (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|vga_hsync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|vm_init~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|vga_hsync .is_wysiwyg = "true";
defparam \terminal|video|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cyclone10lp_lcell_comb \hdmi_inst|enc0|ENCODED_O~2 (
// Equation(s):
// \hdmi_inst|enc0|ENCODED_O~2_combout  = (\terminal|video|comb~1_combout  & ((\terminal|video|vga_out~0_combout  & (\hdmi_inst|enc0|dc_bias [3])) # (!\terminal|video|vga_out~0_combout  & ((\terminal|video|vga_hsync~q ))))) # (!\terminal|video|comb~1_combout 
//  & (((\terminal|video|vga_hsync~q ))))

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\hdmi_inst|enc0|dc_bias [3]),
	.datad(\terminal|video|vga_hsync~q ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|ENCODED_O~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O~2 .lut_mask = 16'hF780;
defparam \hdmi_inst|enc0|ENCODED_O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N11
dffeas \hdmi_inst|enc0|ENCODED_O[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|ENCODED_O~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|ENCODED_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|ENCODED_O[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N26
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout  = !\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .lut_mask = 16'h00FF;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N25
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N8
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  = (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] & (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] & 
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .lut_mask = 16'h0400;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N14
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ (((VCC) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] = CARRY(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h5599;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N18
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0] = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] & ((VCC)))) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] $ (((VCC) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))))
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0] = CARRY((!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] $ (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.cout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .lut_mask = 16'hA509;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N20
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .lut_mask = 16'hF0F0;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N10
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout  = (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] & !\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .lut_mask = 16'h0030;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N11
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N16
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ (((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ) # (VCC))))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]) # ((GND))))
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] = CARRY((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.cout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .lut_mask = 16'h5A6F;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N30
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] & 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & !\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .lut_mask = 16'h000C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N31
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N12
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (((!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0] & (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout )))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .lut_mask = 16'h02CE;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N13
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2] & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0] $ (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0])))) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2] & 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0] $ (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]))))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h8241;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1] $ 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1])))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .lut_mask = 16'hC00C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0] & 
// (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2] $ (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2])))) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] & 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0] & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2] $ (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]))))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h8421;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout  = \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  = (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1] $ 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1])))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .lut_mask = 16'h3003;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ) # 
// ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  & \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout )))) # (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  
// & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout )))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .lut_mask = 16'hEAC0;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cyclone10lp_lcell_comb \terminal|video|Equal6~2 (
// Equation(s):
// \terminal|video|Equal6~2_combout  = (!\terminal|video|row [0] & (\terminal|video|row [3] & (\terminal|video|row [1] & !\terminal|video|row [2])))

	.dataa(\terminal|video|row [0]),
	.datab(\terminal|video|row [3]),
	.datac(\terminal|video|row [1]),
	.datad(\terminal|video|row [2]),
	.cin(gnd),
	.combout(\terminal|video|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal6~2 .lut_mask = 16'h0040;
defparam \terminal|video|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cyclone10lp_lcell_comb \terminal|video|Equal6~1 (
// Equation(s):
// \terminal|video|Equal6~1_combout  = (\terminal|video|row [7] & (\terminal|video|row [6] & (\terminal|video|row [5] & \terminal|video|row [8])))

	.dataa(\terminal|video|row [7]),
	.datab(\terminal|video|row [6]),
	.datac(\terminal|video|row [5]),
	.datad(\terminal|video|row [8]),
	.cin(gnd),
	.combout(\terminal|video|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal6~1 .lut_mask = 16'h8000;
defparam \terminal|video|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cyclone10lp_lcell_comb \terminal|video|Equal6~3 (
// Equation(s):
// \terminal|video|Equal6~3_combout  = ((\terminal|video|row [9]) # ((\terminal|video|row [4]) # (!\terminal|video|Equal6~1_combout ))) # (!\terminal|video|Equal6~2_combout )

	.dataa(\terminal|video|Equal6~2_combout ),
	.datab(\terminal|video|row [9]),
	.datac(\terminal|video|Equal6~1_combout ),
	.datad(\terminal|video|row [4]),
	.cin(gnd),
	.combout(\terminal|video|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal6~3 .lut_mask = 16'hFFDF;
defparam \terminal|video|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cyclone10lp_lcell_comb \terminal|video|vga_vsync~feeder (
// Equation(s):
// \terminal|video|vga_vsync~feeder_combout  = \terminal|video|Equal6~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|Equal6~3_combout ),
	.cin(gnd),
	.combout(\terminal|video|vga_vsync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vga_vsync~feeder .lut_mask = 16'hFF00;
defparam \terminal|video|vga_vsync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \terminal|video|vga_vsync (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(\terminal|video|vga_vsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\terminal|cpu|vm_init~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|vga_vsync .is_wysiwyg = "true";
defparam \terminal|video|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cyclone10lp_lcell_comb \hdmi_inst|enc0|ENCODED_O~4 (
// Equation(s):
// \hdmi_inst|enc0|ENCODED_O~4_combout  = (\terminal|video|comb~2_combout  & ((\terminal|video|vga_hsync~q  $ (!\terminal|video|vga_vsync~q )))) # (!\terminal|video|comb~2_combout  & (!\hdmi_inst|enc0|Add14~3_combout ))

	.dataa(\terminal|video|comb~2_combout ),
	.datab(\hdmi_inst|enc0|Add14~3_combout ),
	.datac(\terminal|video|vga_hsync~q ),
	.datad(\terminal|video|vga_vsync~q ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|ENCODED_O~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O~4 .lut_mask = 16'hB11B;
defparam \hdmi_inst|enc0|ENCODED_O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \hdmi_inst|enc0|ENCODED_O[9] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|ENCODED_O~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|ENCODED_O [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O[9] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|ENCODED_O[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \hdmi_inst|enc0|ENCODED_O [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc0|ENCODED_O [9]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .lut_mask = 16'hF000;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|enc0|ENCODED_O [1])) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4])))

	.dataa(\hdmi_inst|enc0|ENCODED_O [1]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .lut_mask = 16'hACAC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc0|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.datac(\hdmi_inst|enc0|ENCODED_O [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .lut_mask = 16'hE4E4;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|enc0|ENCODED_O [1])) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2])))

	.dataa(\hdmi_inst|enc0|ENCODED_O [1]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .lut_mask = 16'hACAC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|enc0|ENCODED_O [1])) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1])))

	.dataa(\hdmi_inst|enc0|ENCODED_O [1]),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .lut_mask = 16'hACAC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cyclone10lp_lcell_comb \hdmi_inst|enc0|ENCODED_O~5 (
// Equation(s):
// \hdmi_inst|enc0|ENCODED_O~5_combout  = (\terminal|video|comb~1_combout  & ((\terminal|video|vga_out~0_combout  & (\terminal|video|vgab~5_combout )) # (!\terminal|video|vga_out~0_combout  & ((!\terminal|video|vga_hsync~q ))))) # 
// (!\terminal|video|comb~1_combout  & (((!\terminal|video|vga_hsync~q ))))

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\terminal|video|vgab~5_combout ),
	.datad(\terminal|video|vga_hsync~q ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|ENCODED_O~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O~5 .lut_mask = 16'h80F7;
defparam \hdmi_inst|enc0|ENCODED_O~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N27
dffeas \hdmi_inst|enc0|ENCODED_O[8] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|ENCODED_O~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|ENCODED_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O[8] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|ENCODED_O[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \hdmi_inst|enc0|ENCODED_O [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc0|ENCODED_O [8]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .lut_mask = 16'hF000;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cyclone10lp_lcell_comb \hdmi_inst|enc0|ENCODED_O~3 (
// Equation(s):
// \hdmi_inst|enc0|ENCODED_O~3_combout  = (\terminal|video|comb~1_combout  & ((\terminal|video|vga_out~0_combout  & (\hdmi_inst|enc0|dc_bias [3])) # (!\terminal|video|vga_out~0_combout  & ((!\terminal|video|vga_hsync~q ))))) # 
// (!\terminal|video|comb~1_combout  & (((!\terminal|video|vga_hsync~q ))))

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\hdmi_inst|enc0|dc_bias [3]),
	.datad(\terminal|video|vga_hsync~q ),
	.cin(gnd),
	.combout(\hdmi_inst|enc0|ENCODED_O~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O~3 .lut_mask = 16'h80F7;
defparam \hdmi_inst|enc0|ENCODED_O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N21
dffeas \hdmi_inst|enc0|ENCODED_O[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc0|ENCODED_O~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc0|ENCODED_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc0|ENCODED_O[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc0|ENCODED_O[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc0|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.datad(\hdmi_inst|enc0|ENCODED_O [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .lut_mask = 16'hFA50;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc0|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.datad(\hdmi_inst|enc0|ENCODED_O [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .lut_mask = 16'hFA50;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc0|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc0|ENCODED_O [2]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .lut_mask = 16'hFC0C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|enc0|ENCODED_O [1])) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1])))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\hdmi_inst|enc0|ENCODED_O [1]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .lut_mask = 16'hF5A0;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N18
cyclone10lp_ddio_out \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.datainhi(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.clkhi(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clklo(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.muxsel(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cyclone10lp_lcell_comb \terminal|video|Equal0~0 (
// Equation(s):
// \terminal|video|Equal0~0_combout  = (!\terminal|video|row_start_adr [10] & (!\terminal|video|row_start_adr [9] & (!\terminal|video|row_start_adr [8] & !\terminal|video|row_start_adr [11])))

	.dataa(\terminal|video|row_start_adr [10]),
	.datab(\terminal|video|row_start_adr [9]),
	.datac(\terminal|video|row_start_adr [8]),
	.datad(\terminal|video|row_start_adr [11]),
	.cin(gnd),
	.combout(\terminal|video|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal0~0 .lut_mask = 16'h0001;
defparam \terminal|video|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cyclone10lp_lcell_comb \terminal|video|LessThan2~0 (
// Equation(s):
// \terminal|video|LessThan2~0_combout  = (\terminal|video|row_start_adr [7] & ((\terminal|video|row_start_adr [6]) # (\terminal|video|row_start_adr [5])))

	.dataa(gnd),
	.datab(\terminal|video|row_start_adr [6]),
	.datac(\terminal|video|row_start_adr [7]),
	.datad(\terminal|video|row_start_adr [5]),
	.cin(gnd),
	.combout(\terminal|video|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan2~0 .lut_mask = 16'hF0C0;
defparam \terminal|video|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cyclone10lp_lcell_comb \terminal|video|vgag~0 (
// Equation(s):
// \terminal|video|vgag~0_combout  = (\terminal|video|vga_out~q  & (((\terminal|video|row_start_adr [12]) # (\terminal|video|LessThan2~0_combout )) # (!\terminal|video|Equal0~0_combout )))

	.dataa(\terminal|video|Equal0~0_combout ),
	.datab(\terminal|video|vga_out~q ),
	.datac(\terminal|video|row_start_adr [12]),
	.datad(\terminal|video|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|vgag~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgag~0 .lut_mask = 16'hCCC4;
defparam \terminal|video|vgag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add14~2 (
// Equation(s):
// \hdmi_inst|enc1|Add14~2_combout  = (!\terminal|video|vgag~0_combout ) # (!\hdmi_inst|enc1|Equal1~0_combout )

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|Equal1~0_combout ),
	.datac(gnd),
	.datad(\terminal|video|vgag~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add14~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add14~2 .lut_mask = 16'h33FF;
defparam \hdmi_inst|enc1|Add14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~1 (
// Equation(s):
// \hdmi_inst|enc1|Add16~1_cout  = CARRY(!\terminal|video|vgag~0_combout )

	.dataa(gnd),
	.datab(\terminal|video|vgag~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc1|Add16~1_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~1 .lut_mask = 16'h0033;
defparam \hdmi_inst|enc1|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~2 (
// Equation(s):
// \hdmi_inst|enc1|Add16~2_combout  = (\hdmi_inst|enc1|dc_bias [0] & (\hdmi_inst|enc1|Add16~1_cout  & VCC)) # (!\hdmi_inst|enc1|dc_bias [0] & (!\hdmi_inst|enc1|Add16~1_cout ))
// \hdmi_inst|enc1|Add16~3  = CARRY((!\hdmi_inst|enc1|dc_bias [0] & !\hdmi_inst|enc1|Add16~1_cout ))

	.dataa(\hdmi_inst|enc1|dc_bias [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|Add16~1_cout ),
	.combout(\hdmi_inst|enc1|Add16~2_combout ),
	.cout(\hdmi_inst|enc1|Add16~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~2 .lut_mask = 16'hA505;
defparam \hdmi_inst|enc1|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add14~0 (
// Equation(s):
// \hdmi_inst|enc1|Add14~0_combout  = (\hdmi_inst|enc1|Equal1~0_combout ) # ((!\hdmi_inst|enc1|dc_bias [3] & !\terminal|video|vgag~0_combout ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|Equal1~0_combout ),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(\terminal|video|vgag~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add14~0 .lut_mask = 16'hCCCF;
defparam \hdmi_inst|enc1|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~4 (
// Equation(s):
// \hdmi_inst|enc1|Add16~4_combout  = (\hdmi_inst|enc1|dc_bias [1] & ((GND) # (!\hdmi_inst|enc1|Add16~3 ))) # (!\hdmi_inst|enc1|dc_bias [1] & (\hdmi_inst|enc1|Add16~3  $ (GND)))
// \hdmi_inst|enc1|Add16~5  = CARRY((\hdmi_inst|enc1|dc_bias [1]) # (!\hdmi_inst|enc1|Add16~3 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|dc_bias [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|Add16~3 ),
	.combout(\hdmi_inst|enc1|Add16~4_combout ),
	.cout(\hdmi_inst|enc1|Add16~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~4 .lut_mask = 16'h3CCF;
defparam \hdmi_inst|enc1|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~6 (
// Equation(s):
// \hdmi_inst|enc1|Add16~6_combout  = (\hdmi_inst|enc1|dc_bias [2] & (!\hdmi_inst|enc1|Add16~5 )) # (!\hdmi_inst|enc1|dc_bias [2] & ((\hdmi_inst|enc1|Add16~5 ) # (GND)))
// \hdmi_inst|enc1|Add16~7  = CARRY((!\hdmi_inst|enc1|Add16~5 ) # (!\hdmi_inst|enc1|dc_bias [2]))

	.dataa(\hdmi_inst|enc1|dc_bias [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|Add16~5 ),
	.combout(\hdmi_inst|enc1|Add16~6_combout ),
	.cout(\hdmi_inst|enc1|Add16~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~6 .lut_mask = 16'h5A5F;
defparam \hdmi_inst|enc1|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~8 (
// Equation(s):
// \hdmi_inst|enc1|Add16~8_combout  = \terminal|video|vgag~0_combout  $ (\hdmi_inst|enc1|Add16~7  $ (!\hdmi_inst|enc1|dc_bias [3]))

	.dataa(gnd),
	.datab(\terminal|video|vgag~0_combout ),
	.datac(gnd),
	.datad(\hdmi_inst|enc1|dc_bias [3]),
	.cin(\hdmi_inst|enc1|Add16~7 ),
	.combout(\hdmi_inst|enc1|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~8 .lut_mask = 16'h3CC3;
defparam \hdmi_inst|enc1|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add18~4 (
// Equation(s):
// \hdmi_inst|enc1|Add18~4_combout  = (\hdmi_inst|enc1|dc_bias [2] & ((GND) # (!\hdmi_inst|enc1|Add18~3 ))) # (!\hdmi_inst|enc1|dc_bias [2] & (\hdmi_inst|enc1|Add18~3  $ (GND)))
// \hdmi_inst|enc1|Add18~5  = CARRY((\hdmi_inst|enc1|dc_bias [2]) # (!\hdmi_inst|enc1|Add18~3 ))

	.dataa(\hdmi_inst|enc1|dc_bias [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|Add18~3 ),
	.combout(\hdmi_inst|enc1|Add18~4_combout ),
	.cout(\hdmi_inst|enc1|Add18~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add18~4 .lut_mask = 16'h5AAF;
defparam \hdmi_inst|enc1|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add18~6 (
// Equation(s):
// \hdmi_inst|enc1|Add18~6_combout  = \hdmi_inst|enc1|dc_bias [3] $ (!\hdmi_inst|enc1|Add18~5 )

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|dc_bias [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\hdmi_inst|enc1|Add18~5 ),
	.combout(\hdmi_inst|enc1|Add18~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add18~6 .lut_mask = 16'hC3C3;
defparam \hdmi_inst|enc1|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~10 (
// Equation(s):
// \hdmi_inst|enc1|Add16~10_combout  = (!\hdmi_inst|enc1|Equal1~0_combout  & ((\hdmi_inst|enc1|process_1~0_combout  & ((\hdmi_inst|enc1|Add18~6_combout ))) # (!\hdmi_inst|enc1|process_1~0_combout  & (\hdmi_inst|enc1|Add16~8_combout ))))

	.dataa(\hdmi_inst|enc1|process_1~0_combout ),
	.datab(\hdmi_inst|enc1|Add16~8_combout ),
	.datac(\hdmi_inst|enc1|Add18~6_combout ),
	.datad(\hdmi_inst|enc1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~10 .lut_mask = 16'h00E4;
defparam \hdmi_inst|enc1|Add16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cyclone10lp_lcell_comb \hdmi_inst|enc1|dc_bias[0]~5 (
// Equation(s):
// \hdmi_inst|enc1|dc_bias[0]~5_cout  = CARRY(!\hdmi_inst|enc1|Add14~2_combout )

	.dataa(\hdmi_inst|enc1|Add14~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc1|dc_bias[0]~5_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[0]~5 .lut_mask = 16'h0055;
defparam \hdmi_inst|enc1|dc_bias[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cyclone10lp_lcell_comb \hdmi_inst|enc1|dc_bias[0]~6 (
// Equation(s):
// \hdmi_inst|enc1|dc_bias[0]~6_combout  = (\hdmi_inst|enc1|Add16~13_combout  & ((\hdmi_inst|enc1|Add14~1_combout  & (!\hdmi_inst|enc1|dc_bias[0]~5_cout )) # (!\hdmi_inst|enc1|Add14~1_combout  & (\hdmi_inst|enc1|dc_bias[0]~5_cout  & VCC)))) # 
// (!\hdmi_inst|enc1|Add16~13_combout  & ((\hdmi_inst|enc1|Add14~1_combout  & ((\hdmi_inst|enc1|dc_bias[0]~5_cout ) # (GND))) # (!\hdmi_inst|enc1|Add14~1_combout  & (!\hdmi_inst|enc1|dc_bias[0]~5_cout ))))
// \hdmi_inst|enc1|dc_bias[0]~7  = CARRY((\hdmi_inst|enc1|Add16~13_combout  & (\hdmi_inst|enc1|Add14~1_combout  & !\hdmi_inst|enc1|dc_bias[0]~5_cout )) # (!\hdmi_inst|enc1|Add16~13_combout  & ((\hdmi_inst|enc1|Add14~1_combout ) # 
// (!\hdmi_inst|enc1|dc_bias[0]~5_cout ))))

	.dataa(\hdmi_inst|enc1|Add16~13_combout ),
	.datab(\hdmi_inst|enc1|Add14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|dc_bias[0]~5_cout ),
	.combout(\hdmi_inst|enc1|dc_bias[0]~6_combout ),
	.cout(\hdmi_inst|enc1|dc_bias[0]~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[0]~6 .lut_mask = 16'h694D;
defparam \hdmi_inst|enc1|dc_bias[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cyclone10lp_lcell_comb \hdmi_inst|enc1|dc_bias[1]~8 (
// Equation(s):
// \hdmi_inst|enc1|dc_bias[1]~8_combout  = ((\hdmi_inst|enc1|Add14~2_combout  $ (\hdmi_inst|enc1|Add16~12_combout  $ (\hdmi_inst|enc1|dc_bias[0]~7 )))) # (GND)
// \hdmi_inst|enc1|dc_bias[1]~9  = CARRY((\hdmi_inst|enc1|Add14~2_combout  & (\hdmi_inst|enc1|Add16~12_combout  & !\hdmi_inst|enc1|dc_bias[0]~7 )) # (!\hdmi_inst|enc1|Add14~2_combout  & ((\hdmi_inst|enc1|Add16~12_combout ) # (!\hdmi_inst|enc1|dc_bias[0]~7 
// ))))

	.dataa(\hdmi_inst|enc1|Add14~2_combout ),
	.datab(\hdmi_inst|enc1|Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|dc_bias[0]~7 ),
	.combout(\hdmi_inst|enc1|dc_bias[1]~8_combout ),
	.cout(\hdmi_inst|enc1|dc_bias[1]~9 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[1]~8 .lut_mask = 16'h964D;
defparam \hdmi_inst|enc1|dc_bias[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cyclone10lp_lcell_comb \hdmi_inst|enc1|dc_bias[2]~10 (
// Equation(s):
// \hdmi_inst|enc1|dc_bias[2]~10_combout  = (\hdmi_inst|enc1|Add16~11_combout  & ((\hdmi_inst|enc1|Add14~1_combout  & (\hdmi_inst|enc1|dc_bias[1]~9  & VCC)) # (!\hdmi_inst|enc1|Add14~1_combout  & (!\hdmi_inst|enc1|dc_bias[1]~9 )))) # 
// (!\hdmi_inst|enc1|Add16~11_combout  & ((\hdmi_inst|enc1|Add14~1_combout  & (!\hdmi_inst|enc1|dc_bias[1]~9 )) # (!\hdmi_inst|enc1|Add14~1_combout  & ((\hdmi_inst|enc1|dc_bias[1]~9 ) # (GND)))))
// \hdmi_inst|enc1|dc_bias[2]~11  = CARRY((\hdmi_inst|enc1|Add16~11_combout  & (!\hdmi_inst|enc1|Add14~1_combout  & !\hdmi_inst|enc1|dc_bias[1]~9 )) # (!\hdmi_inst|enc1|Add16~11_combout  & ((!\hdmi_inst|enc1|dc_bias[1]~9 ) # (!\hdmi_inst|enc1|Add14~1_combout 
// ))))

	.dataa(\hdmi_inst|enc1|Add16~11_combout ),
	.datab(\hdmi_inst|enc1|Add14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|dc_bias[1]~9 ),
	.combout(\hdmi_inst|enc1|dc_bias[2]~10_combout ),
	.cout(\hdmi_inst|enc1|dc_bias[2]~11 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[2]~10 .lut_mask = 16'h9617;
defparam \hdmi_inst|enc1|dc_bias[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cyclone10lp_lcell_comb \hdmi_inst|enc1|dc_bias[3]~12 (
// Equation(s):
// \hdmi_inst|enc1|dc_bias[3]~12_combout  = \hdmi_inst|enc1|Add14~0_combout  $ (\hdmi_inst|enc1|dc_bias[2]~11  $ (!\hdmi_inst|enc1|Add16~10_combout ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|Add14~0_combout ),
	.datac(gnd),
	.datad(\hdmi_inst|enc1|Add16~10_combout ),
	.cin(\hdmi_inst|enc1|dc_bias[2]~11 ),
	.combout(\hdmi_inst|enc1|dc_bias[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[3]~12 .lut_mask = 16'h3CC3;
defparam \hdmi_inst|enc1|dc_bias[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \hdmi_inst|enc1|dc_bias[3] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|dc_bias[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|dc_bias [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[3] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|dc_bias[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cyclone10lp_lcell_comb \hdmi_inst|enc1|process_1~0 (
// Equation(s):
// \hdmi_inst|enc1|process_1~0_combout  = \terminal|video|vgag~0_combout  $ (!\hdmi_inst|enc1|dc_bias [3])

	.dataa(gnd),
	.datab(\terminal|video|vgag~0_combout ),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|process_1~0 .lut_mask = 16'hC3C3;
defparam \hdmi_inst|enc1|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add18~0 (
// Equation(s):
// \hdmi_inst|enc1|Add18~0_combout  = (\hdmi_inst|enc1|dc_bias [0] & ((GND) # (!\terminal|video|vgag~0_combout ))) # (!\hdmi_inst|enc1|dc_bias [0] & (\terminal|video|vgag~0_combout  $ (GND)))
// \hdmi_inst|enc1|Add18~1  = CARRY((\hdmi_inst|enc1|dc_bias [0]) # (!\terminal|video|vgag~0_combout ))

	.dataa(\hdmi_inst|enc1|dc_bias [0]),
	.datab(\terminal|video|vgag~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add18~0_combout ),
	.cout(\hdmi_inst|enc1|Add18~1 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add18~0 .lut_mask = 16'h66BB;
defparam \hdmi_inst|enc1|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~13 (
// Equation(s):
// \hdmi_inst|enc1|Add16~13_combout  = (!\hdmi_inst|enc1|Equal1~0_combout  & ((\hdmi_inst|enc1|process_1~0_combout  & ((\hdmi_inst|enc1|Add18~0_combout ))) # (!\hdmi_inst|enc1|process_1~0_combout  & (\hdmi_inst|enc1|Add16~2_combout ))))

	.dataa(\hdmi_inst|enc1|Add16~2_combout ),
	.datab(\hdmi_inst|enc1|process_1~0_combout ),
	.datac(\hdmi_inst|enc1|Add18~0_combout ),
	.datad(\hdmi_inst|enc1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add16~13_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~13 .lut_mask = 16'h00E2;
defparam \hdmi_inst|enc1|Add16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \hdmi_inst|enc1|dc_bias[0] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|dc_bias[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|dc_bias [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[0] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|dc_bias[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add18~2 (
// Equation(s):
// \hdmi_inst|enc1|Add18~2_combout  = (\hdmi_inst|enc1|dc_bias [1] & (\hdmi_inst|enc1|Add18~1  & VCC)) # (!\hdmi_inst|enc1|dc_bias [1] & (!\hdmi_inst|enc1|Add18~1 ))
// \hdmi_inst|enc1|Add18~3  = CARRY((!\hdmi_inst|enc1|dc_bias [1] & !\hdmi_inst|enc1|Add18~1 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|dc_bias [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc1|Add18~1 ),
	.combout(\hdmi_inst|enc1|Add18~2_combout ),
	.cout(\hdmi_inst|enc1|Add18~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc1|Add18~2 .lut_mask = 16'hC303;
defparam \hdmi_inst|enc1|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~12 (
// Equation(s):
// \hdmi_inst|enc1|Add16~12_combout  = (!\hdmi_inst|enc1|Equal1~0_combout  & ((\hdmi_inst|enc1|process_1~0_combout  & ((\hdmi_inst|enc1|Add18~2_combout ))) # (!\hdmi_inst|enc1|process_1~0_combout  & (\hdmi_inst|enc1|Add16~4_combout ))))

	.dataa(\hdmi_inst|enc1|Add16~4_combout ),
	.datab(\hdmi_inst|enc1|process_1~0_combout ),
	.datac(\hdmi_inst|enc1|Add18~2_combout ),
	.datad(\hdmi_inst|enc1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add16~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~12 .lut_mask = 16'h00E2;
defparam \hdmi_inst|enc1|Add16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \hdmi_inst|enc1|dc_bias[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|dc_bias[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|dc_bias [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|dc_bias[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add16~11 (
// Equation(s):
// \hdmi_inst|enc1|Add16~11_combout  = (!\hdmi_inst|enc1|Equal1~0_combout  & ((\hdmi_inst|enc1|process_1~0_combout  & (\hdmi_inst|enc1|Add18~4_combout )) # (!\hdmi_inst|enc1|process_1~0_combout  & ((\hdmi_inst|enc1|Add16~6_combout )))))

	.dataa(\hdmi_inst|enc1|Add18~4_combout ),
	.datab(\hdmi_inst|enc1|process_1~0_combout ),
	.datac(\hdmi_inst|enc1|Add16~6_combout ),
	.datad(\hdmi_inst|enc1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add16~11_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add16~11 .lut_mask = 16'h00B8;
defparam \hdmi_inst|enc1|Add16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \hdmi_inst|enc1|dc_bias[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|dc_bias[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|dc_bias [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|dc_bias[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|dc_bias[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cyclone10lp_lcell_comb \hdmi_inst|enc1|Equal1~0 (
// Equation(s):
// \hdmi_inst|enc1|Equal1~0_combout  = (!\hdmi_inst|enc1|dc_bias [2] & (!\hdmi_inst|enc1|dc_bias [1] & (!\hdmi_inst|enc1|dc_bias [3] & !\hdmi_inst|enc1|dc_bias [0])))

	.dataa(\hdmi_inst|enc1|dc_bias [2]),
	.datab(\hdmi_inst|enc1|dc_bias [1]),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(\hdmi_inst|enc1|dc_bias [0]),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Equal1~0 .lut_mask = 16'h0001;
defparam \hdmi_inst|enc1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cyclone10lp_lcell_comb \hdmi_inst|enc1|Add14~1 (
// Equation(s):
// \hdmi_inst|enc1|Add14~1_combout  = \terminal|video|vgag~0_combout  $ (((\hdmi_inst|enc1|Equal1~0_combout ) # (!\hdmi_inst|enc1|dc_bias [3])))

	.dataa(gnd),
	.datab(\hdmi_inst|enc1|Equal1~0_combout ),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(\terminal|video|vgag~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|Add14~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|Add14~1 .lut_mask = 16'h30CF;
defparam \hdmi_inst|enc1|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cyclone10lp_lcell_comb \hdmi_inst|enc1|ENCODED_O~7 (
// Equation(s):
// \hdmi_inst|enc1|ENCODED_O~7_combout  = ((!\terminal|video|vga_out~0_combout ) # (!\hdmi_inst|enc1|Add14~1_combout )) # (!\terminal|video|comb~1_combout )

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\hdmi_inst|enc1|Add14~1_combout ),
	.datac(\terminal|video|vga_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|ENCODED_O~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O~7 .lut_mask = 16'h7F7F;
defparam \hdmi_inst|enc1|ENCODED_O~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \hdmi_inst|enc1|ENCODED_O[9] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|ENCODED_O~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|ENCODED_O [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O[9] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|ENCODED_O[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout  = (\hdmi_inst|enc1|ENCODED_O [9] & \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi_inst|enc1|ENCODED_O [9]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 .lut_mask = 16'hF000;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cyclone10lp_lcell_comb \hdmi_inst|enc1|ENCODED_O~4 (
// Equation(s):
// \hdmi_inst|enc1|ENCODED_O~4_combout  = (\terminal|video|comb~1_combout  & (\terminal|video|vga_out~0_combout  & \hdmi_inst|enc1|dc_bias [3]))

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|ENCODED_O~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O~4 .lut_mask = 16'h8080;
defparam \hdmi_inst|enc1|ENCODED_O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \hdmi_inst|enc1|ENCODED_O[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|ENCODED_O~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|ENCODED_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|ENCODED_O[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4]),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc1|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 .lut_mask = 16'hFA0A;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc1|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 .lut_mask = 16'hFC0C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc1|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 .lut_mask = 16'hFC0C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1]),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc1|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 .lut_mask = 16'hFA0A;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cyclone10lp_lcell_comb \hdmi_inst|enc1|ENCODED_O~5 (
// Equation(s):
// \hdmi_inst|enc1|ENCODED_O~5_combout  = ((\hdmi_inst|enc1|dc_bias [3]) # (!\terminal|video|vga_out~0_combout )) # (!\terminal|video|comb~1_combout )

	.dataa(\terminal|video|comb~1_combout ),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\hdmi_inst|enc1|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|ENCODED_O~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O~5 .lut_mask = 16'hF7F7;
defparam \hdmi_inst|enc1|ENCODED_O~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \hdmi_inst|enc1|ENCODED_O[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|ENCODED_O~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|ENCODED_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|ENCODED_O[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cyclone10lp_lcell_comb \terminal|video|LessThan2~1 (
// Equation(s):
// \terminal|video|LessThan2~1_combout  = (\terminal|video|LessThan2~0_combout ) # ((\terminal|video|row_start_adr [12]) # (!\terminal|video|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\terminal|video|LessThan2~0_combout ),
	.datac(\terminal|video|row_start_adr [12]),
	.datad(\terminal|video|Equal0~0_combout ),
	.cin(gnd),
	.combout(\terminal|video|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|LessThan2~1 .lut_mask = 16'hFCFF;
defparam \terminal|video|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cyclone10lp_lcell_comb \hdmi_inst|enc1|ENCODED_O~6 (
// Equation(s):
// \hdmi_inst|enc1|ENCODED_O~6_combout  = (((!\terminal|video|vga_out~0_combout ) # (!\terminal|video|vga_out~q )) # (!\terminal|video|comb~1_combout )) # (!\terminal|video|LessThan2~1_combout )

	.dataa(\terminal|video|LessThan2~1_combout ),
	.datab(\terminal|video|comb~1_combout ),
	.datac(\terminal|video|vga_out~q ),
	.datad(\terminal|video|vga_out~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc1|ENCODED_O~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O~6 .lut_mask = 16'h7FFF;
defparam \hdmi_inst|enc1|ENCODED_O~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \hdmi_inst|enc1|ENCODED_O[8] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc1|ENCODED_O~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc1|ENCODED_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc1|ENCODED_O[8] .is_wysiwyg = "true";
defparam \hdmi_inst|enc1|ENCODED_O[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \hdmi_inst|enc1|ENCODED_O [8])

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(gnd),
	.datad(\hdmi_inst|enc1|ENCODED_O [8]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4 .lut_mask = 16'hCC00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]),
	.datac(\hdmi_inst|enc1|ENCODED_O [2]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 .lut_mask = 16'hF0CC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|enc1|ENCODED_O [2])) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3])))

	.dataa(\hdmi_inst|enc1|ENCODED_O [2]),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 .lut_mask = 16'hAAF0;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2]),
	.datab(gnd),
	.datac(\hdmi_inst|enc1|ENCODED_O [2]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 .lut_mask = 16'hF0AA;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc1|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1]),
	.datab(gnd),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc1|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 .lut_mask = 16'hFA0A;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N4
cyclone10lp_ddio_out \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 (
	.datainlo(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [0]),
	.datainhi(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [0]),
	.clkhi(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clklo(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.muxsel(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .async_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .power_up = "low";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .sync_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \terminal|video|cursor_match[3] (
	.clk(\terminal|video|vgaclk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\terminal|video|cursor_match [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\terminal|cpu|vm_init~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\terminal|video|cursor_match [3]),
	.prn(vcc));
// synopsys translate_off
defparam \terminal|video|cursor_match[3] .is_wysiwyg = "true";
defparam \terminal|video|cursor_match[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cyclone10lp_lcell_comb \terminal|video|vgar~0 (
// Equation(s):
// \terminal|video|vgar~0_combout  = (\terminal|video|cursor_pixel~0_combout  & \terminal|video|cursor_match [3])

	.dataa(gnd),
	.datab(\terminal|video|cursor_pixel~0_combout ),
	.datac(\terminal|video|cursor_match [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|vgar~0_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgar~0 .lut_mask = 16'hC0C0;
defparam \terminal|video|vgar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cyclone10lp_lcell_comb \terminal|video|Equal0~1 (
// Equation(s):
// \terminal|video|Equal0~1_combout  = (!\terminal|video|row_start_adr [7] & (!\terminal|video|row_start_adr [6] & (!\terminal|video|row_start_adr [4] & !\terminal|video|row_start_adr [5])))

	.dataa(\terminal|video|row_start_adr [7]),
	.datab(\terminal|video|row_start_adr [6]),
	.datac(\terminal|video|row_start_adr [4]),
	.datad(\terminal|video|row_start_adr [5]),
	.cin(gnd),
	.combout(\terminal|video|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|Equal0~1 .lut_mask = 16'h0001;
defparam \terminal|video|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cyclone10lp_lcell_comb \terminal|video|vgar~1 (
// Equation(s):
// \terminal|video|vgar~1_combout  = (\terminal|video|vgar~0_combout ) # ((\terminal|video|Equal0~0_combout  & (!\terminal|video|row_start_adr [12] & \terminal|video|Equal0~1_combout )))

	.dataa(\terminal|video|Equal0~0_combout ),
	.datab(\terminal|video|vgar~0_combout ),
	.datac(\terminal|video|row_start_adr [12]),
	.datad(\terminal|video|Equal0~1_combout ),
	.cin(gnd),
	.combout(\terminal|video|vgar~1_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgar~1 .lut_mask = 16'hCECC;
defparam \terminal|video|vgar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add14~2 (
// Equation(s):
// \hdmi_inst|enc2|Add14~2_combout  = ((!\terminal|video|vgar~1_combout ) # (!\terminal|video|vga_out~q )) # (!\hdmi_inst|enc2|Equal1~0_combout )

	.dataa(gnd),
	.datab(\hdmi_inst|enc2|Equal1~0_combout ),
	.datac(\terminal|video|vga_out~q ),
	.datad(\terminal|video|vgar~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add14~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add14~2 .lut_mask = 16'h3FFF;
defparam \hdmi_inst|enc2|Add14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cyclone10lp_lcell_comb \terminal|video|vgar~2 (
// Equation(s):
// \terminal|video|vgar~2_combout  = (\terminal|video|vgar~1_combout  & \terminal|video|vga_out~q )

	.dataa(gnd),
	.datab(\terminal|video|vgar~1_combout ),
	.datac(\terminal|video|vga_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\terminal|video|vgar~2_combout ),
	.cout());
// synopsys translate_off
defparam \terminal|video|vgar~2 .lut_mask = 16'hC0C0;
defparam \terminal|video|vgar~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~1 (
// Equation(s):
// \hdmi_inst|enc2|Add16~1_cout  = CARRY(!\terminal|video|vgar~2_combout )

	.dataa(gnd),
	.datab(\terminal|video|vgar~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc2|Add16~1_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~1 .lut_mask = 16'h0033;
defparam \hdmi_inst|enc2|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~2 (
// Equation(s):
// \hdmi_inst|enc2|Add16~2_combout  = (\hdmi_inst|enc2|dc_bias [0] & (\hdmi_inst|enc2|Add16~1_cout  & VCC)) # (!\hdmi_inst|enc2|dc_bias [0] & (!\hdmi_inst|enc2|Add16~1_cout ))
// \hdmi_inst|enc2|Add16~3  = CARRY((!\hdmi_inst|enc2|dc_bias [0] & !\hdmi_inst|enc2|Add16~1_cout ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc2|dc_bias [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|Add16~1_cout ),
	.combout(\hdmi_inst|enc2|Add16~2_combout ),
	.cout(\hdmi_inst|enc2|Add16~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~2 .lut_mask = 16'hC303;
defparam \hdmi_inst|enc2|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add18~0 (
// Equation(s):
// \hdmi_inst|enc2|Add18~0_combout  = (\hdmi_inst|enc2|dc_bias [0] & ((GND) # (!\terminal|video|vgar~2_combout ))) # (!\hdmi_inst|enc2|dc_bias [0] & (\terminal|video|vgar~2_combout  $ (GND)))
// \hdmi_inst|enc2|Add18~1  = CARRY((\hdmi_inst|enc2|dc_bias [0]) # (!\terminal|video|vgar~2_combout ))

	.dataa(\hdmi_inst|enc2|dc_bias [0]),
	.datab(\terminal|video|vgar~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add18~0_combout ),
	.cout(\hdmi_inst|enc2|Add18~1 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add18~0 .lut_mask = 16'h66BB;
defparam \hdmi_inst|enc2|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add14~0 (
// Equation(s):
// \hdmi_inst|enc2|Add14~0_combout  = (\hdmi_inst|enc2|Equal1~0_combout ) # ((!\hdmi_inst|enc2|dc_bias [3] & ((!\terminal|video|vgar~1_combout ) # (!\terminal|video|vga_out~q ))))

	.dataa(\terminal|video|vga_out~q ),
	.datab(\hdmi_inst|enc2|Equal1~0_combout ),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\terminal|video|vgar~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add14~0 .lut_mask = 16'hCDCF;
defparam \hdmi_inst|enc2|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add18~2 (
// Equation(s):
// \hdmi_inst|enc2|Add18~2_combout  = (\hdmi_inst|enc2|dc_bias [1] & (\hdmi_inst|enc2|Add18~1  & VCC)) # (!\hdmi_inst|enc2|dc_bias [1] & (!\hdmi_inst|enc2|Add18~1 ))
// \hdmi_inst|enc2|Add18~3  = CARRY((!\hdmi_inst|enc2|dc_bias [1] & !\hdmi_inst|enc2|Add18~1 ))

	.dataa(\hdmi_inst|enc2|dc_bias [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|Add18~1 ),
	.combout(\hdmi_inst|enc2|Add18~2_combout ),
	.cout(\hdmi_inst|enc2|Add18~3 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add18~2 .lut_mask = 16'hA505;
defparam \hdmi_inst|enc2|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add18~4 (
// Equation(s):
// \hdmi_inst|enc2|Add18~4_combout  = (\hdmi_inst|enc2|dc_bias [2] & ((GND) # (!\hdmi_inst|enc2|Add18~3 ))) # (!\hdmi_inst|enc2|dc_bias [2] & (\hdmi_inst|enc2|Add18~3  $ (GND)))
// \hdmi_inst|enc2|Add18~5  = CARRY((\hdmi_inst|enc2|dc_bias [2]) # (!\hdmi_inst|enc2|Add18~3 ))

	.dataa(gnd),
	.datab(\hdmi_inst|enc2|dc_bias [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|Add18~3 ),
	.combout(\hdmi_inst|enc2|Add18~4_combout ),
	.cout(\hdmi_inst|enc2|Add18~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add18~4 .lut_mask = 16'h3CCF;
defparam \hdmi_inst|enc2|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~4 (
// Equation(s):
// \hdmi_inst|enc2|Add16~4_combout  = (\hdmi_inst|enc2|dc_bias [1] & ((GND) # (!\hdmi_inst|enc2|Add16~3 ))) # (!\hdmi_inst|enc2|dc_bias [1] & (\hdmi_inst|enc2|Add16~3  $ (GND)))
// \hdmi_inst|enc2|Add16~5  = CARRY((\hdmi_inst|enc2|dc_bias [1]) # (!\hdmi_inst|enc2|Add16~3 ))

	.dataa(\hdmi_inst|enc2|dc_bias [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|Add16~3 ),
	.combout(\hdmi_inst|enc2|Add16~4_combout ),
	.cout(\hdmi_inst|enc2|Add16~5 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~4 .lut_mask = 16'h5AAF;
defparam \hdmi_inst|enc2|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~6 (
// Equation(s):
// \hdmi_inst|enc2|Add16~6_combout  = (\hdmi_inst|enc2|dc_bias [2] & (!\hdmi_inst|enc2|Add16~5 )) # (!\hdmi_inst|enc2|dc_bias [2] & ((\hdmi_inst|enc2|Add16~5 ) # (GND)))
// \hdmi_inst|enc2|Add16~7  = CARRY((!\hdmi_inst|enc2|Add16~5 ) # (!\hdmi_inst|enc2|dc_bias [2]))

	.dataa(gnd),
	.datab(\hdmi_inst|enc2|dc_bias [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|Add16~5 ),
	.combout(\hdmi_inst|enc2|Add16~6_combout ),
	.cout(\hdmi_inst|enc2|Add16~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~6 .lut_mask = 16'h3C3F;
defparam \hdmi_inst|enc2|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~11 (
// Equation(s):
// \hdmi_inst|enc2|Add16~11_combout  = (!\hdmi_inst|enc2|Equal1~0_combout  & ((\hdmi_inst|enc2|process_1~0_combout  & (\hdmi_inst|enc2|Add18~4_combout )) # (!\hdmi_inst|enc2|process_1~0_combout  & ((\hdmi_inst|enc2|Add16~6_combout )))))

	.dataa(\hdmi_inst|enc2|Add18~4_combout ),
	.datab(\hdmi_inst|enc2|Add16~6_combout ),
	.datac(\hdmi_inst|enc2|Equal1~0_combout ),
	.datad(\hdmi_inst|enc2|process_1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add16~11_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~11 .lut_mask = 16'h0A0C;
defparam \hdmi_inst|enc2|Add16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cyclone10lp_lcell_comb \hdmi_inst|enc2|dc_bias[0]~5 (
// Equation(s):
// \hdmi_inst|enc2|dc_bias[0]~5_cout  = CARRY(!\hdmi_inst|enc2|Add14~2_combout )

	.dataa(\hdmi_inst|enc2|Add14~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hdmi_inst|enc2|dc_bias[0]~5_cout ));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[0]~5 .lut_mask = 16'h0055;
defparam \hdmi_inst|enc2|dc_bias[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cyclone10lp_lcell_comb \hdmi_inst|enc2|dc_bias[0]~6 (
// Equation(s):
// \hdmi_inst|enc2|dc_bias[0]~6_combout  = (\hdmi_inst|enc2|Add14~1_combout  & ((\hdmi_inst|enc2|Add16~13_combout  & (!\hdmi_inst|enc2|dc_bias[0]~5_cout )) # (!\hdmi_inst|enc2|Add16~13_combout  & ((\hdmi_inst|enc2|dc_bias[0]~5_cout ) # (GND))))) # 
// (!\hdmi_inst|enc2|Add14~1_combout  & ((\hdmi_inst|enc2|Add16~13_combout  & (\hdmi_inst|enc2|dc_bias[0]~5_cout  & VCC)) # (!\hdmi_inst|enc2|Add16~13_combout  & (!\hdmi_inst|enc2|dc_bias[0]~5_cout ))))
// \hdmi_inst|enc2|dc_bias[0]~7  = CARRY((\hdmi_inst|enc2|Add14~1_combout  & ((!\hdmi_inst|enc2|dc_bias[0]~5_cout ) # (!\hdmi_inst|enc2|Add16~13_combout ))) # (!\hdmi_inst|enc2|Add14~1_combout  & (!\hdmi_inst|enc2|Add16~13_combout  & 
// !\hdmi_inst|enc2|dc_bias[0]~5_cout )))

	.dataa(\hdmi_inst|enc2|Add14~1_combout ),
	.datab(\hdmi_inst|enc2|Add16~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|dc_bias[0]~5_cout ),
	.combout(\hdmi_inst|enc2|dc_bias[0]~6_combout ),
	.cout(\hdmi_inst|enc2|dc_bias[0]~7 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[0]~6 .lut_mask = 16'h692B;
defparam \hdmi_inst|enc2|dc_bias[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cyclone10lp_lcell_comb \hdmi_inst|enc2|dc_bias[1]~8 (
// Equation(s):
// \hdmi_inst|enc2|dc_bias[1]~8_combout  = ((\hdmi_inst|enc2|Add14~2_combout  $ (\hdmi_inst|enc2|Add16~12_combout  $ (\hdmi_inst|enc2|dc_bias[0]~7 )))) # (GND)
// \hdmi_inst|enc2|dc_bias[1]~9  = CARRY((\hdmi_inst|enc2|Add14~2_combout  & (\hdmi_inst|enc2|Add16~12_combout  & !\hdmi_inst|enc2|dc_bias[0]~7 )) # (!\hdmi_inst|enc2|Add14~2_combout  & ((\hdmi_inst|enc2|Add16~12_combout ) # (!\hdmi_inst|enc2|dc_bias[0]~7 
// ))))

	.dataa(\hdmi_inst|enc2|Add14~2_combout ),
	.datab(\hdmi_inst|enc2|Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|dc_bias[0]~7 ),
	.combout(\hdmi_inst|enc2|dc_bias[1]~8_combout ),
	.cout(\hdmi_inst|enc2|dc_bias[1]~9 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[1]~8 .lut_mask = 16'h964D;
defparam \hdmi_inst|enc2|dc_bias[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cyclone10lp_lcell_comb \hdmi_inst|enc2|dc_bias[2]~10 (
// Equation(s):
// \hdmi_inst|enc2|dc_bias[2]~10_combout  = (\hdmi_inst|enc2|Add14~1_combout  & ((\hdmi_inst|enc2|Add16~11_combout  & (\hdmi_inst|enc2|dc_bias[1]~9  & VCC)) # (!\hdmi_inst|enc2|Add16~11_combout  & (!\hdmi_inst|enc2|dc_bias[1]~9 )))) # 
// (!\hdmi_inst|enc2|Add14~1_combout  & ((\hdmi_inst|enc2|Add16~11_combout  & (!\hdmi_inst|enc2|dc_bias[1]~9 )) # (!\hdmi_inst|enc2|Add16~11_combout  & ((\hdmi_inst|enc2|dc_bias[1]~9 ) # (GND)))))
// \hdmi_inst|enc2|dc_bias[2]~11  = CARRY((\hdmi_inst|enc2|Add14~1_combout  & (!\hdmi_inst|enc2|Add16~11_combout  & !\hdmi_inst|enc2|dc_bias[1]~9 )) # (!\hdmi_inst|enc2|Add14~1_combout  & ((!\hdmi_inst|enc2|dc_bias[1]~9 ) # (!\hdmi_inst|enc2|Add16~11_combout 
// ))))

	.dataa(\hdmi_inst|enc2|Add14~1_combout ),
	.datab(\hdmi_inst|enc2|Add16~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hdmi_inst|enc2|dc_bias[1]~9 ),
	.combout(\hdmi_inst|enc2|dc_bias[2]~10_combout ),
	.cout(\hdmi_inst|enc2|dc_bias[2]~11 ));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[2]~10 .lut_mask = 16'h9617;
defparam \hdmi_inst|enc2|dc_bias[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \hdmi_inst|enc2|dc_bias[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|dc_bias[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|dc_bias [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|dc_bias[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~8 (
// Equation(s):
// \hdmi_inst|enc2|Add16~8_combout  = \hdmi_inst|enc2|dc_bias [3] $ (\hdmi_inst|enc2|Add16~7  $ (!\terminal|video|vgar~2_combout ))

	.dataa(\hdmi_inst|enc2|dc_bias [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\terminal|video|vgar~2_combout ),
	.cin(\hdmi_inst|enc2|Add16~7 ),
	.combout(\hdmi_inst|enc2|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~8 .lut_mask = 16'h5AA5;
defparam \hdmi_inst|enc2|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add18~6 (
// Equation(s):
// \hdmi_inst|enc2|Add18~6_combout  = \hdmi_inst|enc2|dc_bias [3] $ (!\hdmi_inst|enc2|Add18~5 )

	.dataa(\hdmi_inst|enc2|dc_bias [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hdmi_inst|enc2|Add18~5 ),
	.combout(\hdmi_inst|enc2|Add18~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add18~6 .lut_mask = 16'hA5A5;
defparam \hdmi_inst|enc2|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~10 (
// Equation(s):
// \hdmi_inst|enc2|Add16~10_combout  = (!\hdmi_inst|enc2|Equal1~0_combout  & ((\hdmi_inst|enc2|process_1~0_combout  & ((\hdmi_inst|enc2|Add18~6_combout ))) # (!\hdmi_inst|enc2|process_1~0_combout  & (\hdmi_inst|enc2|Add16~8_combout ))))

	.dataa(\hdmi_inst|enc2|Add16~8_combout ),
	.datab(\hdmi_inst|enc2|Add18~6_combout ),
	.datac(\hdmi_inst|enc2|Equal1~0_combout ),
	.datad(\hdmi_inst|enc2|process_1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~10 .lut_mask = 16'h0C0A;
defparam \hdmi_inst|enc2|Add16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cyclone10lp_lcell_comb \hdmi_inst|enc2|dc_bias[3]~12 (
// Equation(s):
// \hdmi_inst|enc2|dc_bias[3]~12_combout  = \hdmi_inst|enc2|Add14~0_combout  $ (\hdmi_inst|enc2|dc_bias[2]~11  $ (!\hdmi_inst|enc2|Add16~10_combout ))

	.dataa(\hdmi_inst|enc2|Add14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi_inst|enc2|Add16~10_combout ),
	.cin(\hdmi_inst|enc2|dc_bias[2]~11 ),
	.combout(\hdmi_inst|enc2|dc_bias[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[3]~12 .lut_mask = 16'h5AA5;
defparam \hdmi_inst|enc2|dc_bias[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \hdmi_inst|enc2|dc_bias[3] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|dc_bias[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|dc_bias [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[3] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|dc_bias[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cyclone10lp_lcell_comb \hdmi_inst|enc2|process_1~0 (
// Equation(s):
// \hdmi_inst|enc2|process_1~0_combout  = \hdmi_inst|enc2|dc_bias [3] $ (((!\terminal|video|vga_out~q ) # (!\terminal|video|vgar~1_combout )))

	.dataa(gnd),
	.datab(\terminal|video|vgar~1_combout ),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\terminal|video|vga_out~q ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|process_1~0 .lut_mask = 16'hC30F;
defparam \hdmi_inst|enc2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~13 (
// Equation(s):
// \hdmi_inst|enc2|Add16~13_combout  = (!\hdmi_inst|enc2|Equal1~0_combout  & ((\hdmi_inst|enc2|process_1~0_combout  & ((\hdmi_inst|enc2|Add18~0_combout ))) # (!\hdmi_inst|enc2|process_1~0_combout  & (\hdmi_inst|enc2|Add16~2_combout ))))

	.dataa(\hdmi_inst|enc2|Add16~2_combout ),
	.datab(\hdmi_inst|enc2|Add18~0_combout ),
	.datac(\hdmi_inst|enc2|Equal1~0_combout ),
	.datad(\hdmi_inst|enc2|process_1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add16~13_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~13 .lut_mask = 16'h0C0A;
defparam \hdmi_inst|enc2|Add16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \hdmi_inst|enc2|dc_bias[0] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|dc_bias[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|dc_bias [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[0] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|dc_bias[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add16~12 (
// Equation(s):
// \hdmi_inst|enc2|Add16~12_combout  = (!\hdmi_inst|enc2|Equal1~0_combout  & ((\hdmi_inst|enc2|process_1~0_combout  & ((\hdmi_inst|enc2|Add18~2_combout ))) # (!\hdmi_inst|enc2|process_1~0_combout  & (\hdmi_inst|enc2|Add16~4_combout ))))

	.dataa(\hdmi_inst|enc2|Equal1~0_combout ),
	.datab(\hdmi_inst|enc2|Add16~4_combout ),
	.datac(\hdmi_inst|enc2|Add18~2_combout ),
	.datad(\hdmi_inst|enc2|process_1~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add16~12_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add16~12 .lut_mask = 16'h5044;
defparam \hdmi_inst|enc2|Add16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \hdmi_inst|enc2|dc_bias[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|dc_bias[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\terminal|video|comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|dc_bias [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|dc_bias[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|dc_bias[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cyclone10lp_lcell_comb \hdmi_inst|enc2|Equal1~0 (
// Equation(s):
// \hdmi_inst|enc2|Equal1~0_combout  = (!\hdmi_inst|enc2|dc_bias [1] & (!\hdmi_inst|enc2|dc_bias [2] & (!\hdmi_inst|enc2|dc_bias [3] & !\hdmi_inst|enc2|dc_bias [0])))

	.dataa(\hdmi_inst|enc2|dc_bias [1]),
	.datab(\hdmi_inst|enc2|dc_bias [2]),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\hdmi_inst|enc2|dc_bias [0]),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Equal1~0 .lut_mask = 16'h0001;
defparam \hdmi_inst|enc2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cyclone10lp_lcell_comb \hdmi_inst|enc2|Add14~1 (
// Equation(s):
// \hdmi_inst|enc2|Add14~1_combout  = (\terminal|video|vga_out~q  & (\terminal|video|vgar~1_combout  $ (((\hdmi_inst|enc2|Equal1~0_combout ) # (!\hdmi_inst|enc2|dc_bias [3]))))) # (!\terminal|video|vga_out~q  & ((\hdmi_inst|enc2|Equal1~0_combout ) # 
// ((!\hdmi_inst|enc2|dc_bias [3]))))

	.dataa(\terminal|video|vga_out~q ),
	.datab(\hdmi_inst|enc2|Equal1~0_combout ),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\terminal|video|vgar~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|Add14~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|Add14~1 .lut_mask = 16'h65CF;
defparam \hdmi_inst|enc2|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cyclone10lp_lcell_comb \hdmi_inst|enc2|ENCODED_O~6 (
// Equation(s):
// \hdmi_inst|enc2|ENCODED_O~6_combout  = ((!\terminal|video|comb~1_combout ) # (!\hdmi_inst|enc2|Add14~1_combout )) # (!\terminal|video|vga_out~0_combout )

	.dataa(gnd),
	.datab(\terminal|video|vga_out~0_combout ),
	.datac(\hdmi_inst|enc2|Add14~1_combout ),
	.datad(\terminal|video|comb~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|ENCODED_O~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O~6 .lut_mask = 16'h3FFF;
defparam \hdmi_inst|enc2|ENCODED_O~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \hdmi_inst|enc2|ENCODED_O[9] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|ENCODED_O~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|ENCODED_O [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O[9] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|ENCODED_O[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4_combout  = (\hdmi_inst|enc2|ENCODED_O [9] & \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi_inst|enc2|ENCODED_O [9]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4 .lut_mask = 16'hF000;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cyclone10lp_lcell_comb \hdmi_inst|enc2|ENCODED_O~4 (
// Equation(s):
// \hdmi_inst|enc2|ENCODED_O~4_combout  = (\terminal|video|comb~1_combout  & (\hdmi_inst|enc2|dc_bias [3] & \terminal|video|vga_out~0_combout ))

	.dataa(gnd),
	.datab(\terminal|video|comb~1_combout ),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\terminal|video|vga_out~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|ENCODED_O~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O~4 .lut_mask = 16'hC000;
defparam \hdmi_inst|enc2|ENCODED_O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \hdmi_inst|enc2|ENCODED_O[1] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|ENCODED_O~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|ENCODED_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O[1] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|ENCODED_O[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [4]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [4]),
	.datad(\hdmi_inst|enc2|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3 .lut_mask = 16'hFC30;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [3]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [3]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc2|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2 .lut_mask = 16'hFC0C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [2]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [2]),
	.datad(\hdmi_inst|enc2|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1 .lut_mask = 16'hFC30;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [1]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [1]),
	.datad(\hdmi_inst|enc2|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0 .lut_mask = 16'hFC30;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cyclone10lp_lcell_comb \hdmi_inst|enc2|ENCODED_O~7 (
// Equation(s):
// \hdmi_inst|enc2|ENCODED_O~7_combout  = (((!\terminal|video|vgar~1_combout ) # (!\terminal|video|vga_out~q )) # (!\terminal|video|comb~1_combout )) # (!\terminal|video|vga_out~0_combout )

	.dataa(\terminal|video|vga_out~0_combout ),
	.datab(\terminal|video|comb~1_combout ),
	.datac(\terminal|video|vga_out~q ),
	.datad(\terminal|video|vgar~1_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|ENCODED_O~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O~7 .lut_mask = 16'h7FFF;
defparam \hdmi_inst|enc2|ENCODED_O~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \hdmi_inst|enc2|ENCODED_O[8] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|ENCODED_O~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|ENCODED_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O[8] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|ENCODED_O[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \hdmi_inst|enc2|ENCODED_O [8])

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(gnd),
	.datad(\hdmi_inst|enc2|ENCODED_O [8]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4 .lut_mask = 16'hCC00;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[4] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cyclone10lp_lcell_comb \hdmi_inst|enc2|ENCODED_O~5 (
// Equation(s):
// \hdmi_inst|enc2|ENCODED_O~5_combout  = ((\hdmi_inst|enc2|dc_bias [3]) # (!\terminal|video|vga_out~0_combout )) # (!\terminal|video|comb~1_combout )

	.dataa(gnd),
	.datab(\terminal|video|comb~1_combout ),
	.datac(\hdmi_inst|enc2|dc_bias [3]),
	.datad(\terminal|video|vga_out~0_combout ),
	.cin(gnd),
	.combout(\hdmi_inst|enc2|ENCODED_O~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O~5 .lut_mask = 16'hF3FF;
defparam \hdmi_inst|enc2|ENCODED_O~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \hdmi_inst|enc2|ENCODED_O[2] (
	.clk(\VGA_CLK~clkctrl_outclk ),
	.d(\hdmi_inst|enc2|ENCODED_O~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|enc2|ENCODED_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|enc2|ENCODED_O[2] .is_wysiwyg = "true";
defparam \hdmi_inst|enc2|ENCODED_O[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [4]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [4]),
	.datac(\hdmi_inst|enc2|ENCODED_O [2]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3 .lut_mask = 16'hF0CC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[3] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [3]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [3]),
	.datac(\hdmi_inst|enc2|ENCODED_O [2]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2 .lut_mask = 16'hF0CC;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[2] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [2]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [2]))

	.dataa(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [2]),
	.datab(gnd),
	.datac(\hdmi_inst|enc2|ENCODED_O [2]),
	.datad(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1 .lut_mask = 16'hF0AA;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[1] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cyclone10lp_lcell_comb \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0 (
// Equation(s):
// \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0_combout  = (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\hdmi_inst|enc2|ENCODED_O [1]))) # 
// (!\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [1]))

	.dataa(gnd),
	.datab(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [1]),
	.datac(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\hdmi_inst|enc2|ENCODED_O [1]),
	.cin(gnd),
	.combout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0 .lut_mask = 16'hFC0C;
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[0] .is_wysiwyg = "true";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y8_N25
cyclone10lp_ddio_out \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 (
	.datainlo(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg17|shift_reg [0]),
	.datainhi(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg16|shift_reg [0]),
	.clkhi(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clklo(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.muxsel(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .async_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .power_up = "low";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .sync_mode = "none";
defparam \hdmi_inst|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .use_new_clocking_model = "true";
// synopsys translate_on

endmodule
