Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  1 02:17:11 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   168 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            3 |
|      5 |            1 |
|      7 |            1 |
|      8 |            2 |
|     10 |            3 |
|     11 |            3 |
|     12 |            5 |
|     13 |            2 |
|     14 |           15 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           37 |
| No           | No                    | Yes                    |              98 |           35 |
| No           | Yes                   | No                     |              64 |           20 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              33 |           14 |
| Yes          | Yes                   | No                     |             338 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+------------------------------------+------------------+----------------+
|  clk_BUFG            |                                    |                                    |                1 |              1 |
|  clk_BUFG            |                                    | mod1/hsync0                        |                1 |              1 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/vsync                         |                1 |              1 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_done_i_1_n_0      | rr/rst_n                           |                1 |              1 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/scl_i_1_n_0           | rr/rst_n                           |                1 |              1 |
|  pixel_clk           |                                    | mod2/addra_f[13]_i_1_n_0           |                2 |              4 |
|  pixel_clk           | ct/Is_warning_OBUF                 |                                    |                1 |              4 |
|  pixel_clk           | ct/Is_fire_OBUF                    |                                    |                1 |              4 |
|  pixel_clk           | pi/current_state_OBUF[1]           | mod1/FSM_sequential_state_reg[0]_7 |                4 |              5 |
|  clk_0               | rr/p_23_in                         | rr/rst_n                           |                2 |              7 |
|  tc/change_clk       |                                    |                                    |                3 |              8 |
|  clk_0               | rr/sreceive_data2idle_start        | rr/rst_n                           |                3 |              8 |
|  clk_BUFG            |                                    | mod1/next_y[9]_i_1_n_0             |                2 |             10 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/y_0                           |                3 |             10 |
|  pixel_clk           | pi/current_state_OBUF[1]           | mod2/addra_f[13]_i_1_n_0           |                5 |             10 |
|  pixel_clk           | pi/current_state_OBUF[1]           | mod2/addra_w[16]_i_1_n_0           |                5 |             11 |
|  clk_BUFG            |                                    | mod1/next_x[10]_i_1_n_0            |                4 |             11 |
|  clk_BUFG            |                                    | mod1/p_1_in                        |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                    | rr/rst_n                           |                5 |             12 |
|  pixel_clk           | pi/FSM_sequential_state_reg[0]_12  | pi/current_state_OBUF[2]           |                7 |             12 |
|  pixel_clk           | mod1/next_x_reg[7]_2               | mod1/ones_reg[3]                   |                5 |             12 |
|  pixel_clk           | mod1/next_x_reg[7]_1               | mod1/ones_reg[3]_2                 |                4 |             12 |
|  pixel_clk           | mod1/next_x_reg[7]_0               | mod1/ones_reg[0]_1                 |                3 |             12 |
|  pixel_clk           | mod1/next_x_reg[7]_7               | mod1/ones_reg[3]_1                 |                5 |             13 |
|  pixel_clk           | mod1/next_x_reg[7]_6               | mod1/ones_reg[3]_0                 |                3 |             13 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_6 | mod1/ones_reg[0]_0                 |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_7 | pi/FSM_sequential_state_reg[0]_25  |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_5 | mod1/ones_reg[0]                   |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_3 | pi/FSM_sequential_state_reg[0]_21  |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]   | pi/FSM_sequential_state_reg[0]_17  |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_2 | pi/FSM_sequential_state_reg[0]_20  |                6 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_8 | pi/FSM_sequential_state_reg[0]_26  |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_0 | pi/FSM_sequential_state_reg[0]_18  |                8 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_6 | pi/FSM_sequential_state_reg[0]_24  |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_3 | mod1/ones_reg[0]_2                 |                6 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_2 | tb/ones_reg[3]_0                   |                5 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_4 | mod1/ones_reg[0]_3                 |                7 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_5 | pi/FSM_sequential_state_reg[0]_23  |                6 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_1 | pi/FSM_sequential_state_reg[0]_19  |                6 |             14 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[1]_4 | pi/FSM_sequential_state_reg[0]_22  |                7 |             14 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_r_data[7]_i_1_n_0 | rr/rst_n                           |                7 |             16 |
|  pixel_clk           | mod1/FSM_sequential_state_reg[0]_0 | mod2/addra_c[16]_i_1_n_0           |                4 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                    |                                    |               10 |             22 |
|  dri_clk_OBUF_BUFG   |                                    | rr/rst_n                           |               13 |             26 |
|  CLK100MHZ_IBUF_BUFG |                                    | tc/change_clk_0                    |                7 |             27 |
|  pixel_clk           |                                    |                                    |               23 |             44 |
|  clk_0               |                                    | rr/rst_n                           |               17 |             60 |
+----------------------+------------------------------------+------------------------------------+------------------+----------------+


