E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module one_column_ram

Top level modules:
	one_column_ram

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/VIP_RGB888_YCbCr444.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/VIP_RGB888_YCbCr444.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module VIP_RGB888_YCbCr444

Top level modules:
	VIP_RGB888_YCbCr444

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module haze_removal_top

Top level modules:
	haze_removal_top

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module sort3

Top level modules:
	sort3

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module fifo_ram

Top level modules:
	fifo_ram

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module matrix_generate_3x3

Top level modules:
	matrix_generate_3x3

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module calculate_A

Top level modules:
	calculate_A

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv {1 {vlog -work work -vopt -sv -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module sim_cmos

Top level modules:
	sim_cmos

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/ycbcr2rgb.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/ycbcr2rgb.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module YCbCr2RGB

Top level modules:
	YCbCr2RGB

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module dark_channel

Top level modules:
	dark_channel

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv {1 {vlog -work work -vopt -sv -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module haze_removal_tb

Top level modules:
	haze_removal_tb

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module tx_get

Top level modules:
	tx_get

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module src_min

Top level modules:
	src_min

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module search_block_min

Top level modules:
	search_block_min

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module haze_removal_cal

Top level modules:
	haze_removal_cal

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv {1 {vlog -work work -vopt -sv -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module video_to_pic

Top level modules:
	video_to_pic

} {} {}} E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v {1 {vlog -work work -vopt -stats=none E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module time_alignment

Top level modules:
	time_alignment

} {} {}}
