{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681576156464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681576156469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 12:29:16 2023 " "Processing started: Sat Apr 15 12:29:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681576156469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681576156469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681576156469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681576156566 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1681576157108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1681576157540 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1rk1 " "Entity dcfifo_1rk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681576157581 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681576157581 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681576157581 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1681576157581 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681576157584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157587 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681576157588 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681576157588 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681576157588 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681576157588 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681576157588 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576157588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157588 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_INTERFACE:inst6\|NEW_SAMPLE ADC_INTERFACE:inst6\|NEW_SAMPLE " "create_clock -period 1.000 -name ADC_INTERFACE:inst6\|NEW_SAMPLE ADC_INTERFACE:inst6\|NEW_SAMPLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681576157589 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681576157589 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681576157589 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681576157589 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681576157589 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576157589 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576157592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576157592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576157592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576157592 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681576157592 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1681576157595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576157623 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681576157624 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681576157633 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681576157689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681576157689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.073 " "Worst-case setup slack is -16.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.073            -524.518 SCOMP:inst\|IO_CYCLE  " "  -16.073            -524.518 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.200            -191.878 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -13.200            -191.878 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.889            -135.414 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -8.889            -135.414 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.760            -112.823 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.760            -112.823 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.283            -246.049 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -7.283            -246.049 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876             -39.669 clk_div:inst5\|clock_10Hz  " "   -1.876             -39.669 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653             -20.416 AUD_BCLK  " "   -1.653             -20.416 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.309 " "Worst-case hold slack is -5.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.309             -41.726 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.309             -41.726 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.948             -47.469 SCOMP:inst\|IO_CYCLE  " "   -3.948             -47.469 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.283               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.307               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 AUD_BCLK  " "    0.309               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk_div:inst5\|clock_10Hz  " "    0.392               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.421               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.260 " "Worst-case recovery slack is -10.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.260            -256.439 clk_div:inst5\|clock_10Hz  " "  -10.260            -256.439 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.074 " "Worst-case removal slack is 1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 clk_div:inst5\|clock_10Hz  " "    1.074               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -116.462 AUD_BCLK  " "   -2.174            -116.462 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082             -43.791 SCOMP:inst\|IO_CYCLE  " "   -1.082             -43.791 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.394 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.394             -42.394 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.159 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -14.159 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.207 clk_div:inst5\|clock_10Hz  " "   -0.394             -13.207 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50  " "    9.670               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.442               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.442               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.303               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.303               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576157705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576157705 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681576157715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576157715 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681576157718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681576157747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681576158937 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576159024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576159024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576159024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576159024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681576159024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576159052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681576159068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681576159068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.862 " "Worst-case setup slack is -15.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.862            -517.441 SCOMP:inst\|IO_CYCLE  " "  -15.862            -517.441 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.078            -174.245 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -12.078            -174.245 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.088            -136.962 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.088            -136.962 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.429            -245.826 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -7.429            -245.826 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.175            -103.589 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.175            -103.589 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981             -41.354 clk_div:inst5\|clock_10Hz  " "   -1.981             -41.354 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -18.453 AUD_BCLK  " "   -1.557             -18.453 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576159071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.424 " "Worst-case hold slack is -5.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.424             -45.352 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.424             -45.352 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.686             -45.676 SCOMP:inst\|IO_CYCLE  " "   -3.686             -45.676 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.287               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 AUD_BCLK  " "    0.290               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.293               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk_div:inst5\|clock_10Hz  " "    0.369               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.387               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576159079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.269 " "Worst-case recovery slack is -10.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.269            -256.672 clk_div:inst5\|clock_10Hz  " "  -10.269            -256.672 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576159081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.080 " "Worst-case removal slack is 1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 clk_div:inst5\|clock_10Hz  " "    1.080               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576159084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -116.149 AUD_BCLK  " "   -2.174            -116.149 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071             -43.000 SCOMP:inst\|IO_CYCLE  " "   -1.071             -43.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -41.542 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.394             -41.542 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.950 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -13.950 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.080 clk_div:inst5\|clock_10Hz  " "   -0.394             -13.080 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50  " "    9.673               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.418               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.418               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.261               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.261               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576159086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576159086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681576159095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576159095 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681576159098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681576159241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681576160261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681576160347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576160376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681576160382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681576160382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.146 " "Worst-case setup slack is -10.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.146            -321.274 SCOMP:inst\|IO_CYCLE  " "  -10.146            -321.274 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.591            -134.224 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -9.591            -134.224 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.284             -89.075 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.284             -89.075 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.271             -90.558 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.271             -90.558 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.160            -129.114 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -4.160            -129.114 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680             -14.079 clk_div:inst5\|clock_10Hz  " "   -0.680             -14.079 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.641 AUD_BCLK  " "   -0.476              -1.641 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.988 " "Worst-case hold slack is -2.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.988             -20.454 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -2.988             -20.454 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487             -31.785 SCOMP:inst\|IO_CYCLE  " "   -2.487             -31.785 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.095               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_div:inst5\|clock_10Hz  " "    0.153               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.174               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 AUD_BCLK  " "    0.182               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.188               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.795 " "Worst-case recovery slack is -5.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.795            -144.852 clk_div:inst5\|clock_10Hz  " "   -5.795            -144.852 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk_div:inst5\|clock_10Hz  " "    0.417               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -123.806 AUD_BCLK  " "   -2.174            -123.806 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842             -19.411 SCOMP:inst\|IO_CYCLE  " "   -0.842             -19.411 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.472 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.030              -0.472 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clk_div:inst5\|clock_10Hz  " "    0.093               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.107               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50  " "    9.336               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681576160408 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576160408 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681576160412 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681576160578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681576160578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576160607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681576160612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681576160612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.340 " "Worst-case setup slack is -9.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.340            -295.666 SCOMP:inst\|IO_CYCLE  " "   -9.340            -295.666 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.772            -108.249 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -7.772            -108.249 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.288             -88.351 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.288             -88.351 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.182             -74.307 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.182             -74.307 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.128            -119.518 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -4.128            -119.518 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630             -12.644 clk_div:inst5\|clock_10Hz  " "   -0.630             -12.644 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -0.882 AUD_BCLK  " "   -0.357              -0.882 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.004 " "Worst-case hold slack is -3.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004             -23.620 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.004             -23.620 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209             -29.269 SCOMP:inst\|IO_CYCLE  " "   -2.209             -29.269 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.084               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst5\|clock_10Hz  " "    0.125               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 AUD_BCLK  " "    0.130               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.157               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.159               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.559 " "Worst-case recovery slack is -5.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559            -138.952 clk_div:inst5\|clock_10Hz  " "   -5.559            -138.952 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.367 " "Worst-case removal slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk_div:inst5\|clock_10Hz  " "    0.367               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -128.575 AUD_BCLK  " "   -2.174            -128.575 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655             -13.267 SCOMP:inst\|IO_CYCLE  " "   -0.655             -13.267 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.015               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clk_div:inst5\|clock_10Hz  " "    0.104               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.107               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50  " "    9.286               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.544               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.544               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681576160629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681576160629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681576160637 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681576160637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681576162065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681576162066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5359 " "Peak virtual memory: 5359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681576162128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 15 12:29:22 2023 " "Processing ended: Sat Apr 15 12:29:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681576162128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681576162128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681576162128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681576162128 ""}
