synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jul 03 15:50:23 2023


Command Line:  synthesis -f POP_timer_POP_timers_AX2_lattice.synproj -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = TinyFPGA_A2.
Target frequency = 10.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/sek529/Github/POP_timing_FPGA (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2 (searchpath added)
-p C:/Users/sek529/Github/POP_timing_FPGA (searchpath added)
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
NGD file = POP_timer_POP_timers_AX2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/clocks.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): TinyFPGA_A2
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v(1): compiling module TinyFPGA_A2. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/clocks.v(13): compiling module clocks. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v(8): compiling module DIV4PLL. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v(1): compiling module POPtimers. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v(2): compiling module count_n. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v(1): compiling module comparator. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(2): compiling module countupdownpreload. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(40): compiling module single_period_pulse. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(60): compiling module d_flip_flop. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(4): compiling module slow_clock_pulse. VERI-1018
INFO - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(31): compiling module n_state_machine. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TinyFPGA_A2.
######## Converting I/O port pin3_sn to output.
######## Converting I/O port pin5 to output.
######## Converting I/O port pin9_jtgnb to output.



WARNING - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(35): Register \POPtimers/piecounter/count_i0 is stuck at One. VDB-5014
WARNING - synthesis: c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(35): Register \POPtimers/freepcounter/count_i0 is stuck at Zero. VDB-5013
Applying 10.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.

################### Begin Area Report (TinyFPGA_A2)######################
Number of register bits => 102 of 1346 (7 % )
CCU2D => 192
EHXPLLJ => 1
FD1S3AX => 49
FD1S3DX => 16
FD1S3IX => 23
FD1S3JX => 14
GSR => 1
IB => 7
INV => 1
LUT4 => 42
OB => 8
OBZ => 3
PFUMX => 3
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clocks/PLL/debug_16_c, loads : 50
  Net : POPtimers/piecounter/clean_trigger/trigger, loads : 15
  Net : POPtimers/freepcounter/clean_trigger/trigger, loads : 14
  Net : slowclocks/debounce_pulse, loads : 7
  Net : sampled_modebutton, loads : 3
  Net : tenmegclock_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : load_defaults, loads : 32
  Net : pieovertwo_plus, loads : 17
  Net : freeprecess_plus, loads : 16
  Net : POPtimers/counterreset, loads : 16
  Net : pieovertwo_minus, loads : 15
  Net : clocks/PLL/clk_2M5_N_53, loads : 14
  Net : freeprecess_minus, loads : 13
  Net : statemachine/SMstate_2, loads : 12
  Net : statemachine/SMstate_1, loads : 12
  Net : statemachine/SMstate_0, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   10.000 MHz|  148.412 MHz|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets sampled_modebutton]      |   10.000 MHz|  237.192 MHz|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   10.000 MHz|  150.943 MHz|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debug_16_c]              |   10.000 MHz|   42.568 MHz|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 58.547  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.781  secs
--------------------------------------------------------------
