#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d379c278d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d379cbf540_0 .net "PC", 31 0, L_000001d379d3e6a0;  1 drivers
v000001d379cbe820_0 .net "cycles_consumed", 31 0, v000001d379cbfb80_0;  1 drivers
v000001d379cbe960_0 .var "input_clk", 0 0;
v000001d379cbea00_0 .var "rst", 0 0;
S_000001d379a49f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d379c278d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d379bfc540 .functor NOR 1, v000001d379cbe960_0, v000001d379ca6460_0, C4<0>, C4<0>;
L_000001d379bfc9a0 .functor AND 1, v000001d379c8faa0_0, v000001d379c8f1e0_0, C4<1>, C4<1>;
L_000001d379bfbf20 .functor AND 1, L_000001d379bfc9a0, L_000001d379cbeb40, C4<1>, C4<1>;
L_000001d379bfb820 .functor AND 1, v000001d379c7ee40_0, v000001d379c7d7c0_0, C4<1>, C4<1>;
L_000001d379bfcaf0 .functor AND 1, L_000001d379bfb820, L_000001d379cbebe0, C4<1>, C4<1>;
L_000001d379bfcbd0 .functor AND 1, v000001d379ca63c0_0, v000001d379ca70e0_0, C4<1>, C4<1>;
L_000001d379bfba50 .functor AND 1, L_000001d379bfcbd0, L_000001d379cbed20, C4<1>, C4<1>;
L_000001d379bfcd20 .functor AND 1, v000001d379c8faa0_0, v000001d379c8f1e0_0, C4<1>, C4<1>;
L_000001d379bfcf50 .functor AND 1, L_000001d379bfcd20, L_000001d379cbee60, C4<1>, C4<1>;
L_000001d379bfb900 .functor AND 1, v000001d379c7ee40_0, v000001d379c7d7c0_0, C4<1>, C4<1>;
L_000001d379bfb9e0 .functor AND 1, L_000001d379bfb900, L_000001d379cbef00, C4<1>, C4<1>;
L_000001d379bfbac0 .functor AND 1, v000001d379ca63c0_0, v000001d379ca70e0_0, C4<1>, C4<1>;
L_000001d379bfcfc0 .functor AND 1, L_000001d379bfbac0, L_000001d379cc1480, C4<1>, C4<1>;
L_000001d379cc47a0 .functor NOT 1, L_000001d379bfc540, C4<0>, C4<0>, C4<0>;
L_000001d379cc4dc0 .functor NOT 1, L_000001d379bfc540, C4<0>, C4<0>, C4<0>;
L_000001d379d2a120 .functor NOT 1, L_000001d379bfc540, C4<0>, C4<0>, C4<0>;
L_000001d379d2be00 .functor NOT 1, L_000001d379bfc540, C4<0>, C4<0>, C4<0>;
L_000001d379d2be70 .functor NOT 1, L_000001d379bfc540, C4<0>, C4<0>, C4<0>;
L_000001d379d3e6a0 .functor BUFZ 32, v000001d379cac5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379ca6140_0 .net "EX1_ALU_OPER1", 31 0, L_000001d379cc5df0;  1 drivers
v000001d379ca6640_0 .net "EX1_ALU_OPER2", 31 0, L_000001d379d2a580;  1 drivers
v000001d379ca6280_0 .net "EX1_PC", 31 0, v000001d379c8ed80_0;  1 drivers
v000001d379ca5d80_0 .net "EX1_PFC", 31 0, v000001d379c8d200_0;  1 drivers
v000001d379ca6a00_0 .net "EX1_PFC_to_IF", 31 0, L_000001d379cbc200;  1 drivers
v000001d379ca6820_0 .net "EX1_forward_to_B", 31 0, v000001d379c8cf80_0;  1 drivers
v000001d379ca5e20_0 .net "EX1_is_beq", 0 0, v000001d379c8dca0_0;  1 drivers
v000001d379ca8300_0 .net "EX1_is_bne", 0 0, v000001d379c8d020_0;  1 drivers
v000001d379ca8d00_0 .net "EX1_is_jal", 0 0, v000001d379c8e380_0;  1 drivers
v000001d379ca93e0_0 .net "EX1_is_jr", 0 0, v000001d379c8ece0_0;  1 drivers
v000001d379ca8c60_0 .net "EX1_is_oper2_immed", 0 0, v000001d379c8cbc0_0;  1 drivers
v000001d379ca9020_0 .net "EX1_memread", 0 0, v000001d379c8e420_0;  1 drivers
v000001d379caa740_0 .net "EX1_memwrite", 0 0, v000001d379c8cc60_0;  1 drivers
v000001d379ca84e0_0 .net "EX1_opcode", 11 0, v000001d379c8d0c0_0;  1 drivers
v000001d379ca9f20_0 .net "EX1_predicted", 0 0, v000001d379c8e4c0_0;  1 drivers
v000001d379ca9b60_0 .net "EX1_rd_ind", 4 0, v000001d379c8d980_0;  1 drivers
v000001d379ca9c00_0 .net "EX1_rd_indzero", 0 0, v000001d379c8eec0_0;  1 drivers
v000001d379caa240_0 .net "EX1_regwrite", 0 0, v000001d379c8cda0_0;  1 drivers
v000001d379ca9d40_0 .net "EX1_rs1", 31 0, v000001d379c8da20_0;  1 drivers
v000001d379ca9480_0 .net "EX1_rs1_ind", 4 0, v000001d379c8e6a0_0;  1 drivers
v000001d379ca90c0_0 .net "EX1_rs2", 31 0, v000001d379c8c760_0;  1 drivers
v000001d379caa7e0_0 .net "EX1_rs2_ind", 4 0, v000001d379c8e1a0_0;  1 drivers
v000001d379ca83a0_0 .net "EX1_rs2_out", 31 0, L_000001d379d2add0;  1 drivers
v000001d379ca8580_0 .net "EX2_ALU_OPER1", 31 0, v000001d379c8fc80_0;  1 drivers
v000001d379ca8940_0 .net "EX2_ALU_OPER2", 31 0, v000001d379c90360_0;  1 drivers
v000001d379ca9e80_0 .net "EX2_ALU_OUT", 31 0, L_000001d379cbc2a0;  1 drivers
v000001d379caa1a0_0 .net "EX2_PC", 31 0, v000001d379c8f5a0_0;  1 drivers
v000001d379ca8620_0 .net "EX2_PFC_to_IF", 31 0, v000001d379c8f000_0;  1 drivers
v000001d379ca86c0_0 .net "EX2_forward_to_B", 31 0, v000001d379c8fd20_0;  1 drivers
v000001d379ca9de0_0 .net "EX2_is_beq", 0 0, v000001d379c8fdc0_0;  1 drivers
v000001d379caa880_0 .net "EX2_is_bne", 0 0, v000001d379c8f0a0_0;  1 drivers
v000001d379ca9520_0 .net "EX2_is_jal", 0 0, v000001d379c8f8c0_0;  1 drivers
v000001d379ca95c0_0 .net "EX2_is_jr", 0 0, v000001d379c8f820_0;  1 drivers
v000001d379ca9660_0 .net "EX2_is_oper2_immed", 0 0, v000001d379c90400_0;  1 drivers
v000001d379ca9ac0_0 .net "EX2_memread", 0 0, v000001d379c8f960_0;  1 drivers
v000001d379ca9340_0 .net "EX2_memwrite", 0 0, v000001d379c904a0_0;  1 drivers
v000001d379caa2e0_0 .net "EX2_opcode", 11 0, v000001d379c8f320_0;  1 drivers
v000001d379ca8120_0 .net "EX2_predicted", 0 0, v000001d379c90540_0;  1 drivers
v000001d379ca8440_0 .net "EX2_rd_ind", 4 0, v000001d379c8ef60_0;  1 drivers
v000001d379ca9700_0 .net "EX2_rd_indzero", 0 0, v000001d379c8f1e0_0;  1 drivers
v000001d379ca9160_0 .net "EX2_regwrite", 0 0, v000001d379c8faa0_0;  1 drivers
v000001d379ca81c0_0 .net "EX2_rs1", 31 0, v000001d379c8f460_0;  1 drivers
v000001d379ca8260_0 .net "EX2_rs1_ind", 4 0, v000001d379c8f140_0;  1 drivers
v000001d379ca9a20_0 .net "EX2_rs2_ind", 4 0, v000001d379c8f500_0;  1 drivers
v000001d379ca8760_0 .net "EX2_rs2_out", 31 0, v000001d379c91950_0;  1 drivers
v000001d379ca97a0_0 .net "ID_INST", 31 0, v000001d379c98ed0_0;  1 drivers
v000001d379ca8800_0 .net "ID_PC", 31 0, v000001d379cabfa0_0;  1 drivers
v000001d379ca9fc0_0 .net "ID_PFC_to_EX", 31 0, L_000001d379cc1ac0;  1 drivers
v000001d379caa6a0_0 .net "ID_PFC_to_IF", 31 0, L_000001d379cc3280;  1 drivers
v000001d379ca88a0_0 .net "ID_forward_to_B", 31 0, L_000001d379cc1200;  1 drivers
v000001d379caa060_0 .net "ID_is_beq", 0 0, L_000001d379cc1160;  1 drivers
v000001d379ca89e0_0 .net "ID_is_bne", 0 0, L_000001d379cc1340;  1 drivers
v000001d379ca8a80_0 .net "ID_is_j", 0 0, L_000001d379cc3dc0;  1 drivers
v000001d379ca8b20_0 .net "ID_is_jal", 0 0, L_000001d379cc3d20;  1 drivers
v000001d379ca9ca0_0 .net "ID_is_jr", 0 0, L_000001d379cc36e0;  1 drivers
v000001d379ca8e40_0 .net "ID_is_oper2_immed", 0 0, L_000001d379cc4110;  1 drivers
v000001d379caa100_0 .net "ID_memread", 0 0, L_000001d379cc3aa0;  1 drivers
v000001d379ca8bc0_0 .net "ID_memwrite", 0 0, L_000001d379cc3780;  1 drivers
v000001d379ca9200_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  1 drivers
v000001d379ca8da0_0 .net "ID_predicted", 0 0, v000001d379c91d10_0;  1 drivers
v000001d379ca8ee0_0 .net "ID_rd_ind", 4 0, v000001d379cab780_0;  1 drivers
v000001d379caa4c0_0 .net "ID_regwrite", 0 0, L_000001d379cc3be0;  1 drivers
v000001d379ca8f80_0 .net "ID_rs1", 31 0, v000001d379c97f30_0;  1 drivers
v000001d379caa380_0 .net "ID_rs1_ind", 4 0, v000001d379cace00_0;  1 drivers
v000001d379caa420_0 .net "ID_rs2", 31 0, v000001d379c973f0_0;  1 drivers
v000001d379ca92a0_0 .net "ID_rs2_ind", 4 0, v000001d379caaf60_0;  1 drivers
v000001d379caa560_0 .net "IF_INST", 31 0, L_000001d379cc5300;  1 drivers
v000001d379ca9840_0 .net "IF_pc", 31 0, v000001d379cac5e0_0;  1 drivers
v000001d379ca98e0_0 .net "MEM_ALU_OUT", 31 0, v000001d379c7f0c0_0;  1 drivers
v000001d379ca9980_0 .net "MEM_Data_mem_out", 31 0, v000001d379ca7180_0;  1 drivers
v000001d379caa600_0 .net "MEM_memread", 0 0, v000001d379c7e120_0;  1 drivers
v000001d379cbf5e0_0 .net "MEM_memwrite", 0 0, v000001d379c7f2a0_0;  1 drivers
v000001d379cbf2c0_0 .net "MEM_opcode", 11 0, v000001d379c7dea0_0;  1 drivers
v000001d379cbf680_0 .net "MEM_rd_ind", 4 0, v000001d379c7d860_0;  1 drivers
v000001d379cbf7c0_0 .net "MEM_rd_indzero", 0 0, v000001d379c7d7c0_0;  1 drivers
v000001d379cbfa40_0 .net "MEM_regwrite", 0 0, v000001d379c7ee40_0;  1 drivers
v000001d379cc0260_0 .net "MEM_rs2", 31 0, v000001d379c7d400_0;  1 drivers
v000001d379cc0c60_0 .net "PC", 31 0, L_000001d379d3e6a0;  alias, 1 drivers
v000001d379cbf220_0 .net "STALL_ID1_FLUSH", 0 0, v000001d379c93110_0;  1 drivers
v000001d379cc0620_0 .net "STALL_ID2_FLUSH", 0 0, v000001d379c931b0_0;  1 drivers
v000001d379cc06c0_0 .net "STALL_IF_FLUSH", 0 0, v000001d379c94830_0;  1 drivers
v000001d379cbf720_0 .net "WB_ALU_OUT", 31 0, v000001d379ca6b40_0;  1 drivers
v000001d379cc0e40_0 .net "WB_Data_mem_out", 31 0, v000001d379ca6500_0;  1 drivers
v000001d379cbf040_0 .net "WB_memread", 0 0, v000001d379ca5ce0_0;  1 drivers
v000001d379cbff40_0 .net "WB_rd_ind", 4 0, v000001d379ca6be0_0;  1 drivers
v000001d379cc0440_0 .net "WB_rd_indzero", 0 0, v000001d379ca70e0_0;  1 drivers
v000001d379cc0760_0 .net "WB_regwrite", 0 0, v000001d379ca63c0_0;  1 drivers
v000001d379cbe780_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  1 drivers
v000001d379cbfcc0_0 .net *"_ivl_1", 0 0, L_000001d379bfc9a0;  1 drivers
v000001d379cbf360_0 .net *"_ivl_13", 0 0, L_000001d379bfcbd0;  1 drivers
v000001d379cc0800_0 .net *"_ivl_14", 0 0, L_000001d379cbed20;  1 drivers
v000001d379cc09e0_0 .net *"_ivl_19", 0 0, L_000001d379bfcd20;  1 drivers
v000001d379cbf860_0 .net *"_ivl_2", 0 0, L_000001d379cbeb40;  1 drivers
v000001d379cc0120_0 .net *"_ivl_20", 0 0, L_000001d379cbee60;  1 drivers
v000001d379cc03a0_0 .net *"_ivl_25", 0 0, L_000001d379bfb900;  1 drivers
v000001d379cbf900_0 .net *"_ivl_26", 0 0, L_000001d379cbef00;  1 drivers
v000001d379cbf9a0_0 .net *"_ivl_31", 0 0, L_000001d379bfbac0;  1 drivers
v000001d379cbf400_0 .net *"_ivl_32", 0 0, L_000001d379cc1480;  1 drivers
v000001d379cc0300_0 .net *"_ivl_40", 31 0, L_000001d379cc3b40;  1 drivers
L_000001d379ce0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379cbfae0_0 .net *"_ivl_43", 26 0, L_000001d379ce0c58;  1 drivers
L_000001d379ce0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379cbfc20_0 .net/2u *"_ivl_44", 31 0, L_000001d379ce0ca0;  1 drivers
v000001d379cc04e0_0 .net *"_ivl_52", 31 0, L_000001d379d32590;  1 drivers
L_000001d379ce0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379cbf180_0 .net *"_ivl_55", 26 0, L_000001d379ce0d30;  1 drivers
L_000001d379ce0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379cc0940_0 .net/2u *"_ivl_56", 31 0, L_000001d379ce0d78;  1 drivers
v000001d379cbeaa0_0 .net *"_ivl_7", 0 0, L_000001d379bfb820;  1 drivers
v000001d379cbf4a0_0 .net *"_ivl_8", 0 0, L_000001d379cbebe0;  1 drivers
v000001d379cbefa0_0 .net "alu_selA", 1 0, L_000001d379cbedc0;  1 drivers
v000001d379cc0a80_0 .net "alu_selB", 1 0, L_000001d379cc24c0;  1 drivers
v000001d379cbec80_0 .net "clk", 0 0, L_000001d379bfc540;  1 drivers
v000001d379cbfb80_0 .var "cycles_consumed", 31 0;
v000001d379cc01c0_0 .net "exhaz", 0 0, L_000001d379bfcaf0;  1 drivers
v000001d379cc0580_0 .net "exhaz2", 0 0, L_000001d379bfb9e0;  1 drivers
v000001d379cbe8c0_0 .net "hlt", 0 0, v000001d379ca6460_0;  1 drivers
v000001d379cbfe00_0 .net "idhaz", 0 0, L_000001d379bfbf20;  1 drivers
v000001d379cbfd60_0 .net "idhaz2", 0 0, L_000001d379bfcf50;  1 drivers
v000001d379cc08a0_0 .net "if_id_write", 0 0, v000001d379c954b0_0;  1 drivers
v000001d379cbffe0_0 .net "input_clk", 0 0, v000001d379cbe960_0;  1 drivers
v000001d379cbfea0_0 .net "is_branch_and_taken", 0 0, L_000001d379cc4b20;  1 drivers
v000001d379cbf0e0_0 .net "memhaz", 0 0, L_000001d379bfba50;  1 drivers
v000001d379cc0080_0 .net "memhaz2", 0 0, L_000001d379bfcfc0;  1 drivers
v000001d379cc0b20_0 .net "pc_src", 2 0, L_000001d379cc2a60;  1 drivers
v000001d379cc0bc0_0 .net "pc_write", 0 0, v000001d379c93d90_0;  1 drivers
v000001d379cc0d00_0 .net "rst", 0 0, v000001d379cbea00_0;  1 drivers
v000001d379cc0da0_0 .net "store_rs2_forward", 1 0, L_000001d379cc27e0;  1 drivers
v000001d379cbe6e0_0 .net "wdata_to_reg_file", 31 0, L_000001d379d2bd20;  1 drivers
E_000001d379c18b90/0 .event negedge, v000001d379c923f0_0;
E_000001d379c18b90/1 .event posedge, v000001d379c7eb20_0;
E_000001d379c18b90 .event/or E_000001d379c18b90/0, E_000001d379c18b90/1;
L_000001d379cbeb40 .cmp/eq 5, v000001d379c8ef60_0, v000001d379c8e6a0_0;
L_000001d379cbebe0 .cmp/eq 5, v000001d379c7d860_0, v000001d379c8e6a0_0;
L_000001d379cbed20 .cmp/eq 5, v000001d379ca6be0_0, v000001d379c8e6a0_0;
L_000001d379cbee60 .cmp/eq 5, v000001d379c8ef60_0, v000001d379c8e1a0_0;
L_000001d379cbef00 .cmp/eq 5, v000001d379c7d860_0, v000001d379c8e1a0_0;
L_000001d379cc1480 .cmp/eq 5, v000001d379ca6be0_0, v000001d379c8e1a0_0;
L_000001d379cc3b40 .concat [ 5 27 0 0], v000001d379cab780_0, L_000001d379ce0c58;
L_000001d379cbd740 .cmp/ne 32, L_000001d379cc3b40, L_000001d379ce0ca0;
L_000001d379d32590 .concat [ 5 27 0 0], v000001d379c8ef60_0, L_000001d379ce0d30;
L_000001d379d32e50 .cmp/ne 32, L_000001d379d32590, L_000001d379ce0d78;
S_000001d379a596a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d379bfb890 .functor NOT 1, L_000001d379bfcaf0, C4<0>, C4<0>, C4<0>;
L_000001d379bfc5b0 .functor AND 1, L_000001d379bfba50, L_000001d379bfb890, C4<1>, C4<1>;
L_000001d379bfccb0 .functor OR 1, L_000001d379bfbf20, L_000001d379bfc5b0, C4<0>, C4<0>;
L_000001d379bfbcf0 .functor OR 1, L_000001d379bfbf20, L_000001d379bfcaf0, C4<0>, C4<0>;
v000001d379c162c0_0 .net *"_ivl_12", 0 0, L_000001d379bfbcf0;  1 drivers
v000001d379c16900_0 .net *"_ivl_2", 0 0, L_000001d379bfb890;  1 drivers
v000001d379c156e0_0 .net *"_ivl_5", 0 0, L_000001d379bfc5b0;  1 drivers
v000001d379c15be0_0 .net *"_ivl_7", 0 0, L_000001d379bfccb0;  1 drivers
v000001d379c15dc0_0 .net "alu_selA", 1 0, L_000001d379cbedc0;  alias, 1 drivers
v000001d379c15640_0 .net "exhaz", 0 0, L_000001d379bfcaf0;  alias, 1 drivers
v000001d379c15fa0_0 .net "idhaz", 0 0, L_000001d379bfbf20;  alias, 1 drivers
v000001d379c15780_0 .net "memhaz", 0 0, L_000001d379bfba50;  alias, 1 drivers
L_000001d379cbedc0 .concat8 [ 1 1 0 0], L_000001d379bfccb0, L_000001d379bfbcf0;
S_000001d379a16000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d379bfcd90 .functor NOT 1, L_000001d379bfb9e0, C4<0>, C4<0>, C4<0>;
L_000001d379bfce00 .functor AND 1, L_000001d379bfcfc0, L_000001d379bfcd90, C4<1>, C4<1>;
L_000001d379bfbb30 .functor OR 1, L_000001d379bfcf50, L_000001d379bfce00, C4<0>, C4<0>;
L_000001d379bfc620 .functor NOT 1, v000001d379c8cbc0_0, C4<0>, C4<0>, C4<0>;
L_000001d379bfbdd0 .functor AND 1, L_000001d379bfbb30, L_000001d379bfc620, C4<1>, C4<1>;
L_000001d379bfbe40 .functor OR 1, L_000001d379bfcf50, L_000001d379bfb9e0, C4<0>, C4<0>;
L_000001d379bfbeb0 .functor NOT 1, v000001d379c8cbc0_0, C4<0>, C4<0>, C4<0>;
L_000001d379bfc000 .functor AND 1, L_000001d379bfbe40, L_000001d379bfbeb0, C4<1>, C4<1>;
v000001d379c16ae0_0 .net "EX1_is_oper2_immed", 0 0, v000001d379c8cbc0_0;  alias, 1 drivers
v000001d379c160e0_0 .net *"_ivl_11", 0 0, L_000001d379bfbdd0;  1 drivers
v000001d379c16fe0_0 .net *"_ivl_16", 0 0, L_000001d379bfbe40;  1 drivers
v000001d379c15c80_0 .net *"_ivl_17", 0 0, L_000001d379bfbeb0;  1 drivers
v000001d379c16b80_0 .net *"_ivl_2", 0 0, L_000001d379bfcd90;  1 drivers
v000001d379c15960_0 .net *"_ivl_20", 0 0, L_000001d379bfc000;  1 drivers
v000001d379c16c20_0 .net *"_ivl_5", 0 0, L_000001d379bfce00;  1 drivers
v000001d379c15820_0 .net *"_ivl_7", 0 0, L_000001d379bfbb30;  1 drivers
v000001d379c16cc0_0 .net *"_ivl_8", 0 0, L_000001d379bfc620;  1 drivers
v000001d379c158c0_0 .net "alu_selB", 1 0, L_000001d379cc24c0;  alias, 1 drivers
v000001d379c16e00_0 .net "exhaz", 0 0, L_000001d379bfb9e0;  alias, 1 drivers
v000001d379c16ea0_0 .net "idhaz", 0 0, L_000001d379bfcf50;  alias, 1 drivers
v000001d379c17300_0 .net "memhaz", 0 0, L_000001d379bfcfc0;  alias, 1 drivers
L_000001d379cc24c0 .concat8 [ 1 1 0 0], L_000001d379bfbdd0, L_000001d379bfc000;
S_000001d379a16190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d379bfd500 .functor NOT 1, L_000001d379bfb9e0, C4<0>, C4<0>, C4<0>;
L_000001d379bfd260 .functor AND 1, L_000001d379bfcfc0, L_000001d379bfd500, C4<1>, C4<1>;
L_000001d379bfd340 .functor OR 1, L_000001d379bfcf50, L_000001d379bfd260, C4<0>, C4<0>;
L_000001d379bfd2d0 .functor OR 1, L_000001d379bfcf50, L_000001d379bfb9e0, C4<0>, C4<0>;
v000001d379c16360_0 .net *"_ivl_12", 0 0, L_000001d379bfd2d0;  1 drivers
v000001d379c173a0_0 .net *"_ivl_2", 0 0, L_000001d379bfd500;  1 drivers
v000001d379c17440_0 .net *"_ivl_5", 0 0, L_000001d379bfd260;  1 drivers
v000001d379c15e60_0 .net *"_ivl_7", 0 0, L_000001d379bfd340;  1 drivers
v000001d379c16400_0 .net "exhaz", 0 0, L_000001d379bfb9e0;  alias, 1 drivers
v000001d379ba27f0_0 .net "idhaz", 0 0, L_000001d379bfcf50;  alias, 1 drivers
v000001d379ba13f0_0 .net "memhaz", 0 0, L_000001d379bfcfc0;  alias, 1 drivers
v000001d379ba2b10_0 .net "store_rs2_forward", 1 0, L_000001d379cc27e0;  alias, 1 drivers
L_000001d379cc27e0 .concat8 [ 1 1 0 0], L_000001d379bfd340, L_000001d379bfd2d0;
S_000001d379ad69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d379ba1f30_0 .net "EX_ALU_OUT", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379b7cdd0_0 .net "EX_memread", 0 0, v000001d379c8f960_0;  alias, 1 drivers
v000001d379b7cf10_0 .net "EX_memwrite", 0 0, v000001d379c904a0_0;  alias, 1 drivers
v000001d379c7d040_0 .net "EX_opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
v000001d379c7eda0_0 .net "EX_rd_ind", 4 0, v000001d379c8ef60_0;  alias, 1 drivers
v000001d379c7eee0_0 .net "EX_rd_indzero", 0 0, L_000001d379d32e50;  1 drivers
v000001d379c7f200_0 .net "EX_regwrite", 0 0, v000001d379c8faa0_0;  alias, 1 drivers
v000001d379c7d900_0 .net "EX_rs2_out", 31 0, v000001d379c91950_0;  alias, 1 drivers
v000001d379c7f0c0_0 .var "MEM_ALU_OUT", 31 0;
v000001d379c7e120_0 .var "MEM_memread", 0 0;
v000001d379c7f2a0_0 .var "MEM_memwrite", 0 0;
v000001d379c7dea0_0 .var "MEM_opcode", 11 0;
v000001d379c7d860_0 .var "MEM_rd_ind", 4 0;
v000001d379c7d7c0_0 .var "MEM_rd_indzero", 0 0;
v000001d379c7ee40_0 .var "MEM_regwrite", 0 0;
v000001d379c7d400_0 .var "MEM_rs2", 31 0;
v000001d379c7d720_0 .net "clk", 0 0, L_000001d379d2be00;  1 drivers
v000001d379c7eb20_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c18bd0 .event posedge, v000001d379c7eb20_0, v000001d379c7d720_0;
S_000001d379ad6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d379a21470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379a214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379a214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379a21518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379a21550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379a21588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379a215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379a215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379a21630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379a21668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379a216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379a216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379a21710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379a21748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379a21780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379a217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379a217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379a21828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379a21860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379a21898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379a218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379a21908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379a21940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379a21978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379a219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d379d2a660 .functor XOR 1, L_000001d379d2a5f0, v000001d379c90540_0, C4<0>, C4<0>;
L_000001d379d2b690 .functor NOT 1, L_000001d379d2a660, C4<0>, C4<0>, C4<0>;
L_000001d379d2bd90 .functor OR 1, v000001d379cbea00_0, L_000001d379d2b690, C4<0>, C4<0>;
L_000001d379d2bcb0 .functor NOT 1, L_000001d379d2bd90, C4<0>, C4<0>, C4<0>;
v000001d379c833f0_0 .net "ALU_OP", 3 0, v000001d379c81230_0;  1 drivers
v000001d379c82a90_0 .net "BranchDecision", 0 0, L_000001d379d2a5f0;  1 drivers
v000001d379c81410_0 .net "CF", 0 0, v000001d379c82450_0;  1 drivers
v000001d379c81f50_0 .net "EX_opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
v000001d379c82130_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  alias, 1 drivers
v000001d379c81190_0 .net "ZF", 0 0, L_000001d379d2a270;  1 drivers
L_000001d379ce0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d379c82770_0 .net/2u *"_ivl_0", 31 0, L_000001d379ce0ce8;  1 drivers
v000001d379c812d0_0 .net *"_ivl_11", 0 0, L_000001d379d2bd90;  1 drivers
v000001d379c82bd0_0 .net *"_ivl_2", 31 0, L_000001d379cbd560;  1 drivers
v000001d379c82090_0 .net *"_ivl_6", 0 0, L_000001d379d2a660;  1 drivers
v000001d379c814b0_0 .net *"_ivl_8", 0 0, L_000001d379d2b690;  1 drivers
v000001d379c828b0_0 .net "alu_out", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379c82b30_0 .net "alu_outw", 31 0, v000001d379c81870_0;  1 drivers
v000001d379c81ff0_0 .net "is_beq", 0 0, v000001d379c8fdc0_0;  alias, 1 drivers
v000001d379c81eb0_0 .net "is_bne", 0 0, v000001d379c8f0a0_0;  alias, 1 drivers
v000001d379c82c70_0 .net "is_jal", 0 0, v000001d379c8f8c0_0;  alias, 1 drivers
v000001d379c81c30_0 .net "oper1", 31 0, v000001d379c8fc80_0;  alias, 1 drivers
v000001d379c81910_0 .net "oper2", 31 0, v000001d379c90360_0;  alias, 1 drivers
v000001d379c81550_0 .net "pc", 31 0, v000001d379c8f5a0_0;  alias, 1 drivers
v000001d379c82e50_0 .net "predicted", 0 0, v000001d379c90540_0;  alias, 1 drivers
v000001d379c83530_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
L_000001d379cbd560 .arith/sum 32, v000001d379c8f5a0_0, L_000001d379ce0ce8;
L_000001d379cbc2a0 .functor MUXZ 32, v000001d379c81870_0, L_000001d379cbd560, v000001d379c8f8c0_0, C4<>;
S_000001d379a39ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d379ad6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d379d2b540 .functor AND 1, v000001d379c8fdc0_0, L_000001d379d2a510, C4<1>, C4<1>;
L_000001d379d2aa50 .functor NOT 1, L_000001d379d2a510, C4<0>, C4<0>, C4<0>;
L_000001d379d2a900 .functor AND 1, v000001d379c8f0a0_0, L_000001d379d2aa50, C4<1>, C4<1>;
L_000001d379d2a5f0 .functor OR 1, L_000001d379d2b540, L_000001d379d2a900, C4<0>, C4<0>;
v000001d379c82810_0 .net "BranchDecision", 0 0, L_000001d379d2a5f0;  alias, 1 drivers
v000001d379c823b0_0 .net *"_ivl_2", 0 0, L_000001d379d2aa50;  1 drivers
v000001d379c81370_0 .net "is_beq", 0 0, v000001d379c8fdc0_0;  alias, 1 drivers
v000001d379c832b0_0 .net "is_beq_taken", 0 0, L_000001d379d2b540;  1 drivers
v000001d379c810f0_0 .net "is_bne", 0 0, v000001d379c8f0a0_0;  alias, 1 drivers
v000001d379c83350_0 .net "is_bne_taken", 0 0, L_000001d379d2a900;  1 drivers
v000001d379c80f10_0 .net "is_eq", 0 0, L_000001d379d2a510;  1 drivers
v000001d379c821d0_0 .net "oper1", 31 0, v000001d379c8fc80_0;  alias, 1 drivers
v000001d379c80fb0_0 .net "oper2", 31 0, v000001d379c90360_0;  alias, 1 drivers
S_000001d379a39c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d379a39ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d379d2b310 .functor XOR 1, L_000001d379cbc700, L_000001d379cbc7a0, C4<0>, C4<0>;
L_000001d379d2b3f0 .functor XOR 1, L_000001d379cbc840, L_000001d379cbc980, C4<0>, C4<0>;
L_000001d379d2b8c0 .functor XOR 1, L_000001d379cbca20, L_000001d379cbcb60, C4<0>, C4<0>;
L_000001d379d2b620 .functor XOR 1, L_000001d379cbd600, L_000001d379cbd6a0, C4<0>, C4<0>;
L_000001d379d2b930 .functor XOR 1, L_000001d379cbcc00, L_000001d379cbd7e0, C4<0>, C4<0>;
L_000001d379d2b5b0 .functor XOR 1, L_000001d379cbd920, L_000001d379d35790, C4<0>, C4<0>;
L_000001d379d2a350 .functor XOR 1, L_000001d379d35dd0, L_000001d379d35970, C4<0>, C4<0>;
L_000001d379d2b1c0 .functor XOR 1, L_000001d379d35ab0, L_000001d379d35b50, C4<0>, C4<0>;
L_000001d379d2a190 .functor XOR 1, L_000001d379d35a10, L_000001d379d358d0, C4<0>, C4<0>;
L_000001d379d2b9a0 .functor XOR 1, L_000001d379d35c90, L_000001d379d35830, C4<0>, C4<0>;
L_000001d379d2a3c0 .functor XOR 1, L_000001d379d35bf0, L_000001d379d35d30, C4<0>, C4<0>;
L_000001d379d2a970 .functor XOR 1, L_000001d379d35e70, L_000001d379d2e990, C4<0>, C4<0>;
L_000001d379d2af20 .functor XOR 1, L_000001d379d2f070, L_000001d379d2e5d0, C4<0>, C4<0>;
L_000001d379d2a040 .functor XOR 1, L_000001d379d2e2b0, L_000001d379d2f890, C4<0>, C4<0>;
L_000001d379d2ae40 .functor XOR 1, L_000001d379d2fcf0, L_000001d379d300b0, C4<0>, C4<0>;
L_000001d379d2b460 .functor XOR 1, L_000001d379d2ee90, L_000001d379d305b0, C4<0>, C4<0>;
L_000001d379d2a9e0 .functor XOR 1, L_000001d379d2fb10, L_000001d379d2efd0, C4<0>, C4<0>;
L_000001d379d2a7b0 .functor XOR 1, L_000001d379d306f0, L_000001d379d30650, C4<0>, C4<0>;
L_000001d379d2b7e0 .functor XOR 1, L_000001d379d301f0, L_000001d379d2ea30, C4<0>, C4<0>;
L_000001d379d2b000 .functor XOR 1, L_000001d379d2f570, L_000001d379d2fe30, C4<0>, C4<0>;
L_000001d379d2b070 .functor XOR 1, L_000001d379d2ef30, L_000001d379d2df90, C4<0>, C4<0>;
L_000001d379d2b0e0 .functor XOR 1, L_000001d379d2fbb0, L_000001d379d2fd90, C4<0>, C4<0>;
L_000001d379d2ba10 .functor XOR 1, L_000001d379d2e490, L_000001d379d2f1b0, C4<0>, C4<0>;
L_000001d379d2b4d0 .functor XOR 1, L_000001d379d2f2f0, L_000001d379d2e030, C4<0>, C4<0>;
L_000001d379d2a4a0 .functor XOR 1, L_000001d379d2fed0, L_000001d379d2e530, C4<0>, C4<0>;
L_000001d379d2ba80 .functor XOR 1, L_000001d379d2e170, L_000001d379d2ead0, C4<0>, C4<0>;
L_000001d379d2a200 .functor XOR 1, L_000001d379d2f110, L_000001d379d2edf0, C4<0>, C4<0>;
L_000001d379d2baf0 .functor XOR 1, L_000001d379d2e3f0, L_000001d379d2f930, C4<0>, C4<0>;
L_000001d379d2a740 .functor XOR 1, L_000001d379d2ec10, L_000001d379d2ff70, C4<0>, C4<0>;
L_000001d379d2a890 .functor XOR 1, L_000001d379d2e0d0, L_000001d379d2e850, C4<0>, C4<0>;
L_000001d379d2a2e0 .functor XOR 1, L_000001d379d30290, L_000001d379d2f250, C4<0>, C4<0>;
L_000001d379d2b150 .functor XOR 1, L_000001d379d2fa70, L_000001d379d2fc50, C4<0>, C4<0>;
L_000001d379d2a510/0/0 .functor OR 1, L_000001d379d2f390, L_000001d379d2e210, L_000001d379d30330, L_000001d379d2f430;
L_000001d379d2a510/0/4 .functor OR 1, L_000001d379d30010, L_000001d379d2f4d0, L_000001d379d30150, L_000001d379d30510;
L_000001d379d2a510/0/8 .functor OR 1, L_000001d379d30470, L_000001d379d2f610, L_000001d379d303d0, L_000001d379d2f6b0;
L_000001d379d2a510/0/12 .functor OR 1, L_000001d379d2f750, L_000001d379d2eb70, L_000001d379d2f7f0, L_000001d379d2e350;
L_000001d379d2a510/0/16 .functor OR 1, L_000001d379d2e670, L_000001d379d2e710, L_000001d379d2e7b0, L_000001d379d2e8f0;
L_000001d379d2a510/0/20 .functor OR 1, L_000001d379d2ecb0, L_000001d379d2ed50, L_000001d379d323b0, L_000001d379d30c90;
L_000001d379d2a510/0/24 .functor OR 1, L_000001d379d319b0, L_000001d379d32270, L_000001d379d32450, L_000001d379d31730;
L_000001d379d2a510/0/28 .functor OR 1, L_000001d379d324f0, L_000001d379d30d30, L_000001d379d32310, L_000001d379d32ef0;
L_000001d379d2a510/1/0 .functor OR 1, L_000001d379d2a510/0/0, L_000001d379d2a510/0/4, L_000001d379d2a510/0/8, L_000001d379d2a510/0/12;
L_000001d379d2a510/1/4 .functor OR 1, L_000001d379d2a510/0/16, L_000001d379d2a510/0/20, L_000001d379d2a510/0/24, L_000001d379d2a510/0/28;
L_000001d379d2a510 .functor NOR 1, L_000001d379d2a510/1/0, L_000001d379d2a510/1/4, C4<0>, C4<0>;
v000001d379c7dd60_0 .net *"_ivl_0", 0 0, L_000001d379d2b310;  1 drivers
v000001d379c7e300_0 .net *"_ivl_101", 0 0, L_000001d379d2efd0;  1 drivers
v000001d379c7dcc0_0 .net *"_ivl_102", 0 0, L_000001d379d2a7b0;  1 drivers
v000001d379c7ea80_0 .net *"_ivl_105", 0 0, L_000001d379d306f0;  1 drivers
v000001d379c7d220_0 .net *"_ivl_107", 0 0, L_000001d379d30650;  1 drivers
v000001d379c7e260_0 .net *"_ivl_108", 0 0, L_000001d379d2b7e0;  1 drivers
v000001d379c7d360_0 .net *"_ivl_11", 0 0, L_000001d379cbc980;  1 drivers
v000001d379c7e4e0_0 .net *"_ivl_111", 0 0, L_000001d379d301f0;  1 drivers
v000001d379c7ef80_0 .net *"_ivl_113", 0 0, L_000001d379d2ea30;  1 drivers
v000001d379c7f660_0 .net *"_ivl_114", 0 0, L_000001d379d2b000;  1 drivers
v000001d379c7d9a0_0 .net *"_ivl_117", 0 0, L_000001d379d2f570;  1 drivers
v000001d379c7d2c0_0 .net *"_ivl_119", 0 0, L_000001d379d2fe30;  1 drivers
v000001d379c7f020_0 .net *"_ivl_12", 0 0, L_000001d379d2b8c0;  1 drivers
v000001d379c7ebc0_0 .net *"_ivl_120", 0 0, L_000001d379d2b070;  1 drivers
v000001d379c7f160_0 .net *"_ivl_123", 0 0, L_000001d379d2ef30;  1 drivers
v000001d379c7d680_0 .net *"_ivl_125", 0 0, L_000001d379d2df90;  1 drivers
v000001d379c7e940_0 .net *"_ivl_126", 0 0, L_000001d379d2b0e0;  1 drivers
v000001d379c7e1c0_0 .net *"_ivl_129", 0 0, L_000001d379d2fbb0;  1 drivers
v000001d379c7dae0_0 .net *"_ivl_131", 0 0, L_000001d379d2fd90;  1 drivers
v000001d379c7ec60_0 .net *"_ivl_132", 0 0, L_000001d379d2ba10;  1 drivers
v000001d379c7e3a0_0 .net *"_ivl_135", 0 0, L_000001d379d2e490;  1 drivers
v000001d379c7e440_0 .net *"_ivl_137", 0 0, L_000001d379d2f1b0;  1 drivers
v000001d379c7ed00_0 .net *"_ivl_138", 0 0, L_000001d379d2b4d0;  1 drivers
v000001d379c7da40_0 .net *"_ivl_141", 0 0, L_000001d379d2f2f0;  1 drivers
v000001d379c7d0e0_0 .net *"_ivl_143", 0 0, L_000001d379d2e030;  1 drivers
v000001d379c7e620_0 .net *"_ivl_144", 0 0, L_000001d379d2a4a0;  1 drivers
v000001d379c7e6c0_0 .net *"_ivl_147", 0 0, L_000001d379d2fed0;  1 drivers
v000001d379c7f340_0 .net *"_ivl_149", 0 0, L_000001d379d2e530;  1 drivers
v000001d379c7de00_0 .net *"_ivl_15", 0 0, L_000001d379cbca20;  1 drivers
v000001d379c7e9e0_0 .net *"_ivl_150", 0 0, L_000001d379d2ba80;  1 drivers
v000001d379c7f3e0_0 .net *"_ivl_153", 0 0, L_000001d379d2e170;  1 drivers
v000001d379c7cf00_0 .net *"_ivl_155", 0 0, L_000001d379d2ead0;  1 drivers
v000001d379c7f480_0 .net *"_ivl_156", 0 0, L_000001d379d2a200;  1 drivers
v000001d379c7db80_0 .net *"_ivl_159", 0 0, L_000001d379d2f110;  1 drivers
v000001d379c7dfe0_0 .net *"_ivl_161", 0 0, L_000001d379d2edf0;  1 drivers
v000001d379c7dc20_0 .net *"_ivl_162", 0 0, L_000001d379d2baf0;  1 drivers
v000001d379c7e800_0 .net *"_ivl_165", 0 0, L_000001d379d2e3f0;  1 drivers
v000001d379c7e580_0 .net *"_ivl_167", 0 0, L_000001d379d2f930;  1 drivers
v000001d379c7e760_0 .net *"_ivl_168", 0 0, L_000001d379d2a740;  1 drivers
v000001d379c7e8a0_0 .net *"_ivl_17", 0 0, L_000001d379cbcb60;  1 drivers
v000001d379c7d180_0 .net *"_ivl_171", 0 0, L_000001d379d2ec10;  1 drivers
v000001d379c7f520_0 .net *"_ivl_173", 0 0, L_000001d379d2ff70;  1 drivers
v000001d379c7e080_0 .net *"_ivl_174", 0 0, L_000001d379d2a890;  1 drivers
v000001d379c7f5c0_0 .net *"_ivl_177", 0 0, L_000001d379d2e0d0;  1 drivers
v000001d379c7cfa0_0 .net *"_ivl_179", 0 0, L_000001d379d2e850;  1 drivers
v000001d379c7d4a0_0 .net *"_ivl_18", 0 0, L_000001d379d2b620;  1 drivers
v000001d379c7d540_0 .net *"_ivl_180", 0 0, L_000001d379d2a2e0;  1 drivers
v000001d379c7d5e0_0 .net *"_ivl_183", 0 0, L_000001d379d30290;  1 drivers
v000001d379c7ff20_0 .net *"_ivl_185", 0 0, L_000001d379d2f250;  1 drivers
v000001d379c802e0_0 .net *"_ivl_186", 0 0, L_000001d379d2b150;  1 drivers
v000001d379c80740_0 .net *"_ivl_190", 0 0, L_000001d379d2fa70;  1 drivers
v000001d379c801a0_0 .net *"_ivl_192", 0 0, L_000001d379d2fc50;  1 drivers
v000001d379c7ffc0_0 .net *"_ivl_194", 0 0, L_000001d379d2f390;  1 drivers
v000001d379c80420_0 .net *"_ivl_196", 0 0, L_000001d379d2e210;  1 drivers
v000001d379c809c0_0 .net *"_ivl_198", 0 0, L_000001d379d30330;  1 drivers
v000001d379c7fc00_0 .net *"_ivl_200", 0 0, L_000001d379d2f430;  1 drivers
v000001d379c80380_0 .net *"_ivl_202", 0 0, L_000001d379d30010;  1 drivers
v000001d379c804c0_0 .net *"_ivl_204", 0 0, L_000001d379d2f4d0;  1 drivers
v000001d379c7fa20_0 .net *"_ivl_206", 0 0, L_000001d379d30150;  1 drivers
v000001d379c807e0_0 .net *"_ivl_208", 0 0, L_000001d379d30510;  1 drivers
v000001d379c80a60_0 .net *"_ivl_21", 0 0, L_000001d379cbd600;  1 drivers
v000001d379c80240_0 .net *"_ivl_210", 0 0, L_000001d379d30470;  1 drivers
v000001d379c80880_0 .net *"_ivl_212", 0 0, L_000001d379d2f610;  1 drivers
v000001d379c80560_0 .net *"_ivl_214", 0 0, L_000001d379d303d0;  1 drivers
v000001d379c7f7a0_0 .net *"_ivl_216", 0 0, L_000001d379d2f6b0;  1 drivers
v000001d379c80920_0 .net *"_ivl_218", 0 0, L_000001d379d2f750;  1 drivers
v000001d379c80ce0_0 .net *"_ivl_220", 0 0, L_000001d379d2eb70;  1 drivers
v000001d379c80b00_0 .net *"_ivl_222", 0 0, L_000001d379d2f7f0;  1 drivers
v000001d379c7fca0_0 .net *"_ivl_224", 0 0, L_000001d379d2e350;  1 drivers
v000001d379c7fac0_0 .net *"_ivl_226", 0 0, L_000001d379d2e670;  1 drivers
v000001d379c80600_0 .net *"_ivl_228", 0 0, L_000001d379d2e710;  1 drivers
v000001d379c7fb60_0 .net *"_ivl_23", 0 0, L_000001d379cbd6a0;  1 drivers
v000001d379c80c40_0 .net *"_ivl_230", 0 0, L_000001d379d2e7b0;  1 drivers
v000001d379c80060_0 .net *"_ivl_232", 0 0, L_000001d379d2e8f0;  1 drivers
v000001d379c80ba0_0 .net *"_ivl_234", 0 0, L_000001d379d2ecb0;  1 drivers
v000001d379c7f8e0_0 .net *"_ivl_236", 0 0, L_000001d379d2ed50;  1 drivers
v000001d379c806a0_0 .net *"_ivl_238", 0 0, L_000001d379d323b0;  1 drivers
v000001d379c7fd40_0 .net *"_ivl_24", 0 0, L_000001d379d2b930;  1 drivers
v000001d379c80d80_0 .net *"_ivl_240", 0 0, L_000001d379d30c90;  1 drivers
v000001d379c7fde0_0 .net *"_ivl_242", 0 0, L_000001d379d319b0;  1 drivers
v000001d379c7fe80_0 .net *"_ivl_244", 0 0, L_000001d379d32270;  1 drivers
v000001d379c80100_0 .net *"_ivl_246", 0 0, L_000001d379d32450;  1 drivers
v000001d379c7f700_0 .net *"_ivl_248", 0 0, L_000001d379d31730;  1 drivers
v000001d379c7f840_0 .net *"_ivl_250", 0 0, L_000001d379d324f0;  1 drivers
v000001d379c7f980_0 .net *"_ivl_252", 0 0, L_000001d379d30d30;  1 drivers
v000001d379ba1490_0 .net *"_ivl_254", 0 0, L_000001d379d32310;  1 drivers
v000001d379c84a70_0 .net *"_ivl_256", 0 0, L_000001d379d32ef0;  1 drivers
v000001d379c84110_0 .net *"_ivl_27", 0 0, L_000001d379cbcc00;  1 drivers
v000001d379c83e90_0 .net *"_ivl_29", 0 0, L_000001d379cbd7e0;  1 drivers
v000001d379c83fd0_0 .net *"_ivl_3", 0 0, L_000001d379cbc700;  1 drivers
v000001d379c84cf0_0 .net *"_ivl_30", 0 0, L_000001d379d2b5b0;  1 drivers
v000001d379c84610_0 .net *"_ivl_33", 0 0, L_000001d379cbd920;  1 drivers
v000001d379c84d90_0 .net *"_ivl_35", 0 0, L_000001d379d35790;  1 drivers
v000001d379c83a30_0 .net *"_ivl_36", 0 0, L_000001d379d2a350;  1 drivers
v000001d379c83c10_0 .net *"_ivl_39", 0 0, L_000001d379d35dd0;  1 drivers
v000001d379c83f30_0 .net *"_ivl_41", 0 0, L_000001d379d35970;  1 drivers
v000001d379c84250_0 .net *"_ivl_42", 0 0, L_000001d379d2b1c0;  1 drivers
v000001d379c83df0_0 .net *"_ivl_45", 0 0, L_000001d379d35ab0;  1 drivers
v000001d379c84070_0 .net *"_ivl_47", 0 0, L_000001d379d35b50;  1 drivers
v000001d379c846b0_0 .net *"_ivl_48", 0 0, L_000001d379d2a190;  1 drivers
v000001d379c838f0_0 .net *"_ivl_5", 0 0, L_000001d379cbc7a0;  1 drivers
v000001d379c841b0_0 .net *"_ivl_51", 0 0, L_000001d379d35a10;  1 drivers
v000001d379c84750_0 .net *"_ivl_53", 0 0, L_000001d379d358d0;  1 drivers
v000001d379c847f0_0 .net *"_ivl_54", 0 0, L_000001d379d2b9a0;  1 drivers
v000001d379c84890_0 .net *"_ivl_57", 0 0, L_000001d379d35c90;  1 drivers
v000001d379c83ad0_0 .net *"_ivl_59", 0 0, L_000001d379d35830;  1 drivers
v000001d379c83b70_0 .net *"_ivl_6", 0 0, L_000001d379d2b3f0;  1 drivers
v000001d379c842f0_0 .net *"_ivl_60", 0 0, L_000001d379d2a3c0;  1 drivers
v000001d379c84930_0 .net *"_ivl_63", 0 0, L_000001d379d35bf0;  1 drivers
v000001d379c83710_0 .net *"_ivl_65", 0 0, L_000001d379d35d30;  1 drivers
v000001d379c84390_0 .net *"_ivl_66", 0 0, L_000001d379d2a970;  1 drivers
v000001d379c84430_0 .net *"_ivl_69", 0 0, L_000001d379d35e70;  1 drivers
v000001d379c844d0_0 .net *"_ivl_71", 0 0, L_000001d379d2e990;  1 drivers
v000001d379c837b0_0 .net *"_ivl_72", 0 0, L_000001d379d2af20;  1 drivers
v000001d379c84570_0 .net *"_ivl_75", 0 0, L_000001d379d2f070;  1 drivers
v000001d379c849d0_0 .net *"_ivl_77", 0 0, L_000001d379d2e5d0;  1 drivers
v000001d379c84b10_0 .net *"_ivl_78", 0 0, L_000001d379d2a040;  1 drivers
v000001d379c84bb0_0 .net *"_ivl_81", 0 0, L_000001d379d2e2b0;  1 drivers
v000001d379c84c50_0 .net *"_ivl_83", 0 0, L_000001d379d2f890;  1 drivers
v000001d379c83850_0 .net *"_ivl_84", 0 0, L_000001d379d2ae40;  1 drivers
v000001d379c83990_0 .net *"_ivl_87", 0 0, L_000001d379d2fcf0;  1 drivers
v000001d379c83d50_0 .net *"_ivl_89", 0 0, L_000001d379d300b0;  1 drivers
v000001d379c83cb0_0 .net *"_ivl_9", 0 0, L_000001d379cbc840;  1 drivers
v000001d379c82630_0 .net *"_ivl_90", 0 0, L_000001d379d2b460;  1 drivers
v000001d379c83170_0 .net *"_ivl_93", 0 0, L_000001d379d2ee90;  1 drivers
v000001d379c81e10_0 .net *"_ivl_95", 0 0, L_000001d379d305b0;  1 drivers
v000001d379c82950_0 .net *"_ivl_96", 0 0, L_000001d379d2a9e0;  1 drivers
v000001d379c83210_0 .net *"_ivl_99", 0 0, L_000001d379d2fb10;  1 drivers
v000001d379c83670_0 .net "a", 31 0, v000001d379c8fc80_0;  alias, 1 drivers
v000001d379c82db0_0 .net "b", 31 0, v000001d379c90360_0;  alias, 1 drivers
v000001d379c81730_0 .net "out", 0 0, L_000001d379d2a510;  alias, 1 drivers
v000001d379c829f0_0 .net "temp", 31 0, L_000001d379d2f9d0;  1 drivers
L_000001d379cbc700 .part v000001d379c8fc80_0, 0, 1;
L_000001d379cbc7a0 .part v000001d379c90360_0, 0, 1;
L_000001d379cbc840 .part v000001d379c8fc80_0, 1, 1;
L_000001d379cbc980 .part v000001d379c90360_0, 1, 1;
L_000001d379cbca20 .part v000001d379c8fc80_0, 2, 1;
L_000001d379cbcb60 .part v000001d379c90360_0, 2, 1;
L_000001d379cbd600 .part v000001d379c8fc80_0, 3, 1;
L_000001d379cbd6a0 .part v000001d379c90360_0, 3, 1;
L_000001d379cbcc00 .part v000001d379c8fc80_0, 4, 1;
L_000001d379cbd7e0 .part v000001d379c90360_0, 4, 1;
L_000001d379cbd920 .part v000001d379c8fc80_0, 5, 1;
L_000001d379d35790 .part v000001d379c90360_0, 5, 1;
L_000001d379d35dd0 .part v000001d379c8fc80_0, 6, 1;
L_000001d379d35970 .part v000001d379c90360_0, 6, 1;
L_000001d379d35ab0 .part v000001d379c8fc80_0, 7, 1;
L_000001d379d35b50 .part v000001d379c90360_0, 7, 1;
L_000001d379d35a10 .part v000001d379c8fc80_0, 8, 1;
L_000001d379d358d0 .part v000001d379c90360_0, 8, 1;
L_000001d379d35c90 .part v000001d379c8fc80_0, 9, 1;
L_000001d379d35830 .part v000001d379c90360_0, 9, 1;
L_000001d379d35bf0 .part v000001d379c8fc80_0, 10, 1;
L_000001d379d35d30 .part v000001d379c90360_0, 10, 1;
L_000001d379d35e70 .part v000001d379c8fc80_0, 11, 1;
L_000001d379d2e990 .part v000001d379c90360_0, 11, 1;
L_000001d379d2f070 .part v000001d379c8fc80_0, 12, 1;
L_000001d379d2e5d0 .part v000001d379c90360_0, 12, 1;
L_000001d379d2e2b0 .part v000001d379c8fc80_0, 13, 1;
L_000001d379d2f890 .part v000001d379c90360_0, 13, 1;
L_000001d379d2fcf0 .part v000001d379c8fc80_0, 14, 1;
L_000001d379d300b0 .part v000001d379c90360_0, 14, 1;
L_000001d379d2ee90 .part v000001d379c8fc80_0, 15, 1;
L_000001d379d305b0 .part v000001d379c90360_0, 15, 1;
L_000001d379d2fb10 .part v000001d379c8fc80_0, 16, 1;
L_000001d379d2efd0 .part v000001d379c90360_0, 16, 1;
L_000001d379d306f0 .part v000001d379c8fc80_0, 17, 1;
L_000001d379d30650 .part v000001d379c90360_0, 17, 1;
L_000001d379d301f0 .part v000001d379c8fc80_0, 18, 1;
L_000001d379d2ea30 .part v000001d379c90360_0, 18, 1;
L_000001d379d2f570 .part v000001d379c8fc80_0, 19, 1;
L_000001d379d2fe30 .part v000001d379c90360_0, 19, 1;
L_000001d379d2ef30 .part v000001d379c8fc80_0, 20, 1;
L_000001d379d2df90 .part v000001d379c90360_0, 20, 1;
L_000001d379d2fbb0 .part v000001d379c8fc80_0, 21, 1;
L_000001d379d2fd90 .part v000001d379c90360_0, 21, 1;
L_000001d379d2e490 .part v000001d379c8fc80_0, 22, 1;
L_000001d379d2f1b0 .part v000001d379c90360_0, 22, 1;
L_000001d379d2f2f0 .part v000001d379c8fc80_0, 23, 1;
L_000001d379d2e030 .part v000001d379c90360_0, 23, 1;
L_000001d379d2fed0 .part v000001d379c8fc80_0, 24, 1;
L_000001d379d2e530 .part v000001d379c90360_0, 24, 1;
L_000001d379d2e170 .part v000001d379c8fc80_0, 25, 1;
L_000001d379d2ead0 .part v000001d379c90360_0, 25, 1;
L_000001d379d2f110 .part v000001d379c8fc80_0, 26, 1;
L_000001d379d2edf0 .part v000001d379c90360_0, 26, 1;
L_000001d379d2e3f0 .part v000001d379c8fc80_0, 27, 1;
L_000001d379d2f930 .part v000001d379c90360_0, 27, 1;
L_000001d379d2ec10 .part v000001d379c8fc80_0, 28, 1;
L_000001d379d2ff70 .part v000001d379c90360_0, 28, 1;
L_000001d379d2e0d0 .part v000001d379c8fc80_0, 29, 1;
L_000001d379d2e850 .part v000001d379c90360_0, 29, 1;
L_000001d379d30290 .part v000001d379c8fc80_0, 30, 1;
L_000001d379d2f250 .part v000001d379c90360_0, 30, 1;
LS_000001d379d2f9d0_0_0 .concat8 [ 1 1 1 1], L_000001d379d2b310, L_000001d379d2b3f0, L_000001d379d2b8c0, L_000001d379d2b620;
LS_000001d379d2f9d0_0_4 .concat8 [ 1 1 1 1], L_000001d379d2b930, L_000001d379d2b5b0, L_000001d379d2a350, L_000001d379d2b1c0;
LS_000001d379d2f9d0_0_8 .concat8 [ 1 1 1 1], L_000001d379d2a190, L_000001d379d2b9a0, L_000001d379d2a3c0, L_000001d379d2a970;
LS_000001d379d2f9d0_0_12 .concat8 [ 1 1 1 1], L_000001d379d2af20, L_000001d379d2a040, L_000001d379d2ae40, L_000001d379d2b460;
LS_000001d379d2f9d0_0_16 .concat8 [ 1 1 1 1], L_000001d379d2a9e0, L_000001d379d2a7b0, L_000001d379d2b7e0, L_000001d379d2b000;
LS_000001d379d2f9d0_0_20 .concat8 [ 1 1 1 1], L_000001d379d2b070, L_000001d379d2b0e0, L_000001d379d2ba10, L_000001d379d2b4d0;
LS_000001d379d2f9d0_0_24 .concat8 [ 1 1 1 1], L_000001d379d2a4a0, L_000001d379d2ba80, L_000001d379d2a200, L_000001d379d2baf0;
LS_000001d379d2f9d0_0_28 .concat8 [ 1 1 1 1], L_000001d379d2a740, L_000001d379d2a890, L_000001d379d2a2e0, L_000001d379d2b150;
LS_000001d379d2f9d0_1_0 .concat8 [ 4 4 4 4], LS_000001d379d2f9d0_0_0, LS_000001d379d2f9d0_0_4, LS_000001d379d2f9d0_0_8, LS_000001d379d2f9d0_0_12;
LS_000001d379d2f9d0_1_4 .concat8 [ 4 4 4 4], LS_000001d379d2f9d0_0_16, LS_000001d379d2f9d0_0_20, LS_000001d379d2f9d0_0_24, LS_000001d379d2f9d0_0_28;
L_000001d379d2f9d0 .concat8 [ 16 16 0 0], LS_000001d379d2f9d0_1_0, LS_000001d379d2f9d0_1_4;
L_000001d379d2fa70 .part v000001d379c8fc80_0, 31, 1;
L_000001d379d2fc50 .part v000001d379c90360_0, 31, 1;
L_000001d379d2f390 .part L_000001d379d2f9d0, 0, 1;
L_000001d379d2e210 .part L_000001d379d2f9d0, 1, 1;
L_000001d379d30330 .part L_000001d379d2f9d0, 2, 1;
L_000001d379d2f430 .part L_000001d379d2f9d0, 3, 1;
L_000001d379d30010 .part L_000001d379d2f9d0, 4, 1;
L_000001d379d2f4d0 .part L_000001d379d2f9d0, 5, 1;
L_000001d379d30150 .part L_000001d379d2f9d0, 6, 1;
L_000001d379d30510 .part L_000001d379d2f9d0, 7, 1;
L_000001d379d30470 .part L_000001d379d2f9d0, 8, 1;
L_000001d379d2f610 .part L_000001d379d2f9d0, 9, 1;
L_000001d379d303d0 .part L_000001d379d2f9d0, 10, 1;
L_000001d379d2f6b0 .part L_000001d379d2f9d0, 11, 1;
L_000001d379d2f750 .part L_000001d379d2f9d0, 12, 1;
L_000001d379d2eb70 .part L_000001d379d2f9d0, 13, 1;
L_000001d379d2f7f0 .part L_000001d379d2f9d0, 14, 1;
L_000001d379d2e350 .part L_000001d379d2f9d0, 15, 1;
L_000001d379d2e670 .part L_000001d379d2f9d0, 16, 1;
L_000001d379d2e710 .part L_000001d379d2f9d0, 17, 1;
L_000001d379d2e7b0 .part L_000001d379d2f9d0, 18, 1;
L_000001d379d2e8f0 .part L_000001d379d2f9d0, 19, 1;
L_000001d379d2ecb0 .part L_000001d379d2f9d0, 20, 1;
L_000001d379d2ed50 .part L_000001d379d2f9d0, 21, 1;
L_000001d379d323b0 .part L_000001d379d2f9d0, 22, 1;
L_000001d379d30c90 .part L_000001d379d2f9d0, 23, 1;
L_000001d379d319b0 .part L_000001d379d2f9d0, 24, 1;
L_000001d379d32270 .part L_000001d379d2f9d0, 25, 1;
L_000001d379d32450 .part L_000001d379d2f9d0, 26, 1;
L_000001d379d31730 .part L_000001d379d2f9d0, 27, 1;
L_000001d379d324f0 .part L_000001d379d2f9d0, 28, 1;
L_000001d379d30d30 .part L_000001d379d2f9d0, 29, 1;
L_000001d379d32310 .part L_000001d379d2f9d0, 30, 1;
L_000001d379d32ef0 .part L_000001d379d2f9d0, 31, 1;
S_000001d379a7c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d379ad6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d379c195d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d379d2a270 .functor NOT 1, L_000001d379cbd420, C4<0>, C4<0>, C4<0>;
v000001d379c81af0_0 .net "A", 31 0, v000001d379c8fc80_0;  alias, 1 drivers
v000001d379c81a50_0 .net "ALUOP", 3 0, v000001d379c81230_0;  alias, 1 drivers
v000001d379c826d0_0 .net "B", 31 0, v000001d379c90360_0;  alias, 1 drivers
v000001d379c82450_0 .var "CF", 0 0;
v000001d379c817d0_0 .net "ZF", 0 0, L_000001d379d2a270;  alias, 1 drivers
v000001d379c824f0_0 .net *"_ivl_1", 0 0, L_000001d379cbd420;  1 drivers
v000001d379c81870_0 .var "res", 31 0;
E_000001d379c18c10 .event anyedge, v000001d379c81a50_0, v000001d379c83670_0, v000001d379c82db0_0, v000001d379c82450_0;
L_000001d379cbd420 .reduce/or v000001d379c81870_0;
S_000001d379a7ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d379ad6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d379c2fd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c2fd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c2fda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c2fdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c2fe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c2fe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c2fe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c2feb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c2fef0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c2ff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c2ff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c2ff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c2ffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c30008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c30040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c30078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c300b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c300e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c30120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c30158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c30190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c301c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c30200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c30238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c30270 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c81230_0 .var "ALU_OP", 3 0;
v000001d379c81050_0 .net "opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
E_000001d379c18f10 .event anyedge, v000001d379c7d040_0;
S_000001d379a83170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d379c8ce40_0 .net "EX1_forward_to_B", 31 0, v000001d379c8cf80_0;  alias, 1 drivers
v000001d379c8e560_0 .net "EX_PFC", 31 0, v000001d379c8d200_0;  alias, 1 drivers
v000001d379c8cee0_0 .net "EX_PFC_to_IF", 31 0, L_000001d379cbc200;  alias, 1 drivers
v000001d379c8ca80_0 .net "alu_selA", 1 0, L_000001d379cbedc0;  alias, 1 drivers
v000001d379c8e240_0 .net "alu_selB", 1 0, L_000001d379cc24c0;  alias, 1 drivers
v000001d379c8d7a0_0 .net "ex_haz", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379c8ee20_0 .net "id_haz", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379c8cd00_0 .net "is_jr", 0 0, v000001d379c8ece0_0;  alias, 1 drivers
v000001d379c8d840_0 .net "mem_haz", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379c8e600_0 .net "oper1", 31 0, L_000001d379cc5df0;  alias, 1 drivers
v000001d379c8e920_0 .net "oper2", 31 0, L_000001d379d2a580;  alias, 1 drivers
v000001d379c8c9e0_0 .net "pc", 31 0, v000001d379c8ed80_0;  alias, 1 drivers
v000001d379c8cb20_0 .net "rs1", 31 0, v000001d379c8da20_0;  alias, 1 drivers
v000001d379c8db60_0 .net "rs2_in", 31 0, v000001d379c8c760_0;  alias, 1 drivers
v000001d379c8d8e0_0 .net "rs2_out", 31 0, L_000001d379d2add0;  alias, 1 drivers
v000001d379c8ec40_0 .net "store_rs2_forward", 1 0, L_000001d379cc27e0;  alias, 1 drivers
L_000001d379cbc200 .functor MUXZ 32, v000001d379c8d200_0, L_000001d379cc5df0, v000001d379c8ece0_0, C4<>;
S_000001d379a83300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d379a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d379c192d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d379cc46c0 .functor NOT 1, L_000001d379cbcf20, C4<0>, C4<0>, C4<0>;
L_000001d379cc4880 .functor NOT 1, L_000001d379cbe000, C4<0>, C4<0>, C4<0>;
L_000001d379cc49d0 .functor NOT 1, L_000001d379cbdf60, C4<0>, C4<0>, C4<0>;
L_000001d379cc5680 .functor NOT 1, L_000001d379cbc520, C4<0>, C4<0>, C4<0>;
L_000001d379cc4ea0 .functor AND 32, L_000001d379cc4e30, v000001d379c8da20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc5840 .functor AND 32, L_000001d379cc4960, L_000001d379d2bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc4f80 .functor OR 32, L_000001d379cc4ea0, L_000001d379cc5840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379cc4ff0 .functor AND 32, L_000001d379cc4ab0, v000001d379c7f0c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc5990 .functor OR 32, L_000001d379cc4f80, L_000001d379cc4ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379cc5d80 .functor AND 32, L_000001d379cc4f10, L_000001d379cbc2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc5df0 .functor OR 32, L_000001d379cc5990, L_000001d379cc5d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379c83030_0 .net *"_ivl_1", 0 0, L_000001d379cbcf20;  1 drivers
v000001d379c81690_0 .net *"_ivl_13", 0 0, L_000001d379cbdf60;  1 drivers
v000001d379c83490_0 .net *"_ivl_14", 0 0, L_000001d379cc49d0;  1 drivers
v000001d379c830d0_0 .net *"_ivl_19", 0 0, L_000001d379cbcfc0;  1 drivers
v000001d379c891c0_0 .net *"_ivl_2", 0 0, L_000001d379cc46c0;  1 drivers
v000001d379c89260_0 .net *"_ivl_23", 0 0, L_000001d379cbc340;  1 drivers
v000001d379c893a0_0 .net *"_ivl_27", 0 0, L_000001d379cbc520;  1 drivers
v000001d379c89580_0 .net *"_ivl_28", 0 0, L_000001d379cc5680;  1 drivers
v000001d379c8a520_0 .net *"_ivl_33", 0 0, L_000001d379cbce80;  1 drivers
v000001d379c8a200_0 .net *"_ivl_37", 0 0, L_000001d379cbdce0;  1 drivers
v000001d379c89440_0 .net *"_ivl_40", 31 0, L_000001d379cc4ea0;  1 drivers
v000001d379c89b20_0 .net *"_ivl_42", 31 0, L_000001d379cc5840;  1 drivers
v000001d379c89bc0_0 .net *"_ivl_44", 31 0, L_000001d379cc4f80;  1 drivers
v000001d379c89300_0 .net *"_ivl_46", 31 0, L_000001d379cc4ff0;  1 drivers
v000001d379c89f80_0 .net *"_ivl_48", 31 0, L_000001d379cc5990;  1 drivers
v000001d379c8a2a0_0 .net *"_ivl_50", 31 0, L_000001d379cc5d80;  1 drivers
v000001d379c899e0_0 .net *"_ivl_7", 0 0, L_000001d379cbe000;  1 drivers
v000001d379c89620_0 .net *"_ivl_8", 0 0, L_000001d379cc4880;  1 drivers
v000001d379c896c0_0 .net "ina", 31 0, v000001d379c8da20_0;  alias, 1 drivers
v000001d379c894e0_0 .net "inb", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379c898a0_0 .net "inc", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379c8a160_0 .net "ind", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379c8a5c0_0 .net "out", 31 0, L_000001d379cc5df0;  alias, 1 drivers
v000001d379c89da0_0 .net "s0", 31 0, L_000001d379cc4e30;  1 drivers
v000001d379c88f40_0 .net "s1", 31 0, L_000001d379cc4960;  1 drivers
v000001d379c89c60_0 .net "s2", 31 0, L_000001d379cc4ab0;  1 drivers
v000001d379c89940_0 .net "s3", 31 0, L_000001d379cc4f10;  1 drivers
v000001d379c8a0c0_0 .net "sel", 1 0, L_000001d379cbedc0;  alias, 1 drivers
L_000001d379cbcf20 .part L_000001d379cbedc0, 1, 1;
LS_000001d379cbcca0_0_0 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_4 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_8 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_12 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_16 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_20 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_24 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_0_28 .concat [ 1 1 1 1], L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0, L_000001d379cc46c0;
LS_000001d379cbcca0_1_0 .concat [ 4 4 4 4], LS_000001d379cbcca0_0_0, LS_000001d379cbcca0_0_4, LS_000001d379cbcca0_0_8, LS_000001d379cbcca0_0_12;
LS_000001d379cbcca0_1_4 .concat [ 4 4 4 4], LS_000001d379cbcca0_0_16, LS_000001d379cbcca0_0_20, LS_000001d379cbcca0_0_24, LS_000001d379cbcca0_0_28;
L_000001d379cbcca0 .concat [ 16 16 0 0], LS_000001d379cbcca0_1_0, LS_000001d379cbcca0_1_4;
L_000001d379cbe000 .part L_000001d379cbedc0, 0, 1;
LS_000001d379cbcde0_0_0 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_4 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_8 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_12 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_16 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_20 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_24 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_0_28 .concat [ 1 1 1 1], L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880, L_000001d379cc4880;
LS_000001d379cbcde0_1_0 .concat [ 4 4 4 4], LS_000001d379cbcde0_0_0, LS_000001d379cbcde0_0_4, LS_000001d379cbcde0_0_8, LS_000001d379cbcde0_0_12;
LS_000001d379cbcde0_1_4 .concat [ 4 4 4 4], LS_000001d379cbcde0_0_16, LS_000001d379cbcde0_0_20, LS_000001d379cbcde0_0_24, LS_000001d379cbcde0_0_28;
L_000001d379cbcde0 .concat [ 16 16 0 0], LS_000001d379cbcde0_1_0, LS_000001d379cbcde0_1_4;
L_000001d379cbdf60 .part L_000001d379cbedc0, 1, 1;
LS_000001d379cbdb00_0_0 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_4 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_8 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_12 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_16 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_20 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_24 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_0_28 .concat [ 1 1 1 1], L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0, L_000001d379cc49d0;
LS_000001d379cbdb00_1_0 .concat [ 4 4 4 4], LS_000001d379cbdb00_0_0, LS_000001d379cbdb00_0_4, LS_000001d379cbdb00_0_8, LS_000001d379cbdb00_0_12;
LS_000001d379cbdb00_1_4 .concat [ 4 4 4 4], LS_000001d379cbdb00_0_16, LS_000001d379cbdb00_0_20, LS_000001d379cbdb00_0_24, LS_000001d379cbdb00_0_28;
L_000001d379cbdb00 .concat [ 16 16 0 0], LS_000001d379cbdb00_1_0, LS_000001d379cbdb00_1_4;
L_000001d379cbcfc0 .part L_000001d379cbedc0, 0, 1;
LS_000001d379cbc8e0_0_0 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_4 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_8 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_12 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_16 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_20 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_24 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_0_28 .concat [ 1 1 1 1], L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0, L_000001d379cbcfc0;
LS_000001d379cbc8e0_1_0 .concat [ 4 4 4 4], LS_000001d379cbc8e0_0_0, LS_000001d379cbc8e0_0_4, LS_000001d379cbc8e0_0_8, LS_000001d379cbc8e0_0_12;
LS_000001d379cbc8e0_1_4 .concat [ 4 4 4 4], LS_000001d379cbc8e0_0_16, LS_000001d379cbc8e0_0_20, LS_000001d379cbc8e0_0_24, LS_000001d379cbc8e0_0_28;
L_000001d379cbc8e0 .concat [ 16 16 0 0], LS_000001d379cbc8e0_1_0, LS_000001d379cbc8e0_1_4;
L_000001d379cbc340 .part L_000001d379cbedc0, 1, 1;
LS_000001d379cbcac0_0_0 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_4 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_8 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_12 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_16 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_20 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_24 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_0_28 .concat [ 1 1 1 1], L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340, L_000001d379cbc340;
LS_000001d379cbcac0_1_0 .concat [ 4 4 4 4], LS_000001d379cbcac0_0_0, LS_000001d379cbcac0_0_4, LS_000001d379cbcac0_0_8, LS_000001d379cbcac0_0_12;
LS_000001d379cbcac0_1_4 .concat [ 4 4 4 4], LS_000001d379cbcac0_0_16, LS_000001d379cbcac0_0_20, LS_000001d379cbcac0_0_24, LS_000001d379cbcac0_0_28;
L_000001d379cbcac0 .concat [ 16 16 0 0], LS_000001d379cbcac0_1_0, LS_000001d379cbcac0_1_4;
L_000001d379cbc520 .part L_000001d379cbedc0, 0, 1;
LS_000001d379cbe3c0_0_0 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_4 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_8 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_12 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_16 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_20 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_24 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_0_28 .concat [ 1 1 1 1], L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680, L_000001d379cc5680;
LS_000001d379cbe3c0_1_0 .concat [ 4 4 4 4], LS_000001d379cbe3c0_0_0, LS_000001d379cbe3c0_0_4, LS_000001d379cbe3c0_0_8, LS_000001d379cbe3c0_0_12;
LS_000001d379cbe3c0_1_4 .concat [ 4 4 4 4], LS_000001d379cbe3c0_0_16, LS_000001d379cbe3c0_0_20, LS_000001d379cbe3c0_0_24, LS_000001d379cbe3c0_0_28;
L_000001d379cbe3c0 .concat [ 16 16 0 0], LS_000001d379cbe3c0_1_0, LS_000001d379cbe3c0_1_4;
L_000001d379cbce80 .part L_000001d379cbedc0, 1, 1;
LS_000001d379cbe5a0_0_0 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_4 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_8 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_12 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_16 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_20 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_24 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_0_28 .concat [ 1 1 1 1], L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80, L_000001d379cbce80;
LS_000001d379cbe5a0_1_0 .concat [ 4 4 4 4], LS_000001d379cbe5a0_0_0, LS_000001d379cbe5a0_0_4, LS_000001d379cbe5a0_0_8, LS_000001d379cbe5a0_0_12;
LS_000001d379cbe5a0_1_4 .concat [ 4 4 4 4], LS_000001d379cbe5a0_0_16, LS_000001d379cbe5a0_0_20, LS_000001d379cbe5a0_0_24, LS_000001d379cbe5a0_0_28;
L_000001d379cbe5a0 .concat [ 16 16 0 0], LS_000001d379cbe5a0_1_0, LS_000001d379cbe5a0_1_4;
L_000001d379cbdce0 .part L_000001d379cbedc0, 0, 1;
LS_000001d379cbe0a0_0_0 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_4 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_8 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_12 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_16 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_20 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_24 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_0_28 .concat [ 1 1 1 1], L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0, L_000001d379cbdce0;
LS_000001d379cbe0a0_1_0 .concat [ 4 4 4 4], LS_000001d379cbe0a0_0_0, LS_000001d379cbe0a0_0_4, LS_000001d379cbe0a0_0_8, LS_000001d379cbe0a0_0_12;
LS_000001d379cbe0a0_1_4 .concat [ 4 4 4 4], LS_000001d379cbe0a0_0_16, LS_000001d379cbe0a0_0_20, LS_000001d379cbe0a0_0_24, LS_000001d379cbe0a0_0_28;
L_000001d379cbe0a0 .concat [ 16 16 0 0], LS_000001d379cbe0a0_1_0, LS_000001d379cbe0a0_1_4;
S_000001d379a38230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d379a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc4e30 .functor AND 32, L_000001d379cbcca0, L_000001d379cbcde0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c82270_0 .net "in1", 31 0, L_000001d379cbcca0;  1 drivers
v000001d379c819b0_0 .net "in2", 31 0, L_000001d379cbcde0;  1 drivers
v000001d379c81cd0_0 .net "out", 31 0, L_000001d379cc4e30;  alias, 1 drivers
S_000001d379a383c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d379a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc4960 .functor AND 32, L_000001d379cbdb00, L_000001d379cbc8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c82590_0 .net "in1", 31 0, L_000001d379cbdb00;  1 drivers
v000001d379c81b90_0 .net "in2", 31 0, L_000001d379cbc8e0;  1 drivers
v000001d379c81d70_0 .net "out", 31 0, L_000001d379cc4960;  alias, 1 drivers
S_000001d379a71570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d379a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc4ab0 .functor AND 32, L_000001d379cbcac0, L_000001d379cbe3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c835d0_0 .net "in1", 31 0, L_000001d379cbcac0;  1 drivers
v000001d379c82d10_0 .net "in2", 31 0, L_000001d379cbe3c0;  1 drivers
v000001d379c82ef0_0 .net "out", 31 0, L_000001d379cc4ab0;  alias, 1 drivers
S_000001d379c863a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d379a83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc4f10 .functor AND 32, L_000001d379cbe5a0, L_000001d379cbe0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c82f90_0 .net "in1", 31 0, L_000001d379cbe5a0;  1 drivers
v000001d379c815f0_0 .net "in2", 31 0, L_000001d379cbe0a0;  1 drivers
v000001d379c82310_0 .net "out", 31 0, L_000001d379cc4f10;  alias, 1 drivers
S_000001d379c85a40 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d379a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d379c1a210 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d379cc5b50 .functor NOT 1, L_000001d379cbdba0, C4<0>, C4<0>, C4<0>;
L_000001d379cc5bc0 .functor NOT 1, L_000001d379cbd9c0, C4<0>, C4<0>, C4<0>;
L_000001d379cc5ae0 .functor NOT 1, L_000001d379cbdec0, C4<0>, C4<0>, C4<0>;
L_000001d379bfbd60 .functor NOT 1, L_000001d379cbd100, C4<0>, C4<0>, C4<0>;
L_000001d379d2a6d0 .functor AND 32, L_000001d379cc5ca0, v000001d379c8cf80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2aac0 .functor AND 32, L_000001d379cc5d10, L_000001d379d2bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d29f60 .functor OR 32, L_000001d379d2a6d0, L_000001d379d2aac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379d2b380 .functor AND 32, L_000001d379cc5c30, v000001d379c7f0c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2b850 .functor OR 32, L_000001d379d29f60, L_000001d379d2b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379d2a820 .functor AND 32, L_000001d379d2a430, L_000001d379cbc2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2a580 .functor OR 32, L_000001d379d2b850, L_000001d379d2a820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379c89120_0 .net *"_ivl_1", 0 0, L_000001d379cbdba0;  1 drivers
v000001d379c88d60_0 .net *"_ivl_13", 0 0, L_000001d379cbdec0;  1 drivers
v000001d379c88ae0_0 .net *"_ivl_14", 0 0, L_000001d379cc5ae0;  1 drivers
v000001d379c87e60_0 .net *"_ivl_19", 0 0, L_000001d379cbde20;  1 drivers
v000001d379c87f00_0 .net *"_ivl_2", 0 0, L_000001d379cc5b50;  1 drivers
v000001d379c87820_0 .net *"_ivl_23", 0 0, L_000001d379cbdc40;  1 drivers
v000001d379c87000_0 .net *"_ivl_27", 0 0, L_000001d379cbd100;  1 drivers
v000001d379c87460_0 .net *"_ivl_28", 0 0, L_000001d379bfbd60;  1 drivers
v000001d379c870a0_0 .net *"_ivl_33", 0 0, L_000001d379cbc660;  1 drivers
v000001d379c869c0_0 .net *"_ivl_37", 0 0, L_000001d379cbcd40;  1 drivers
v000001d379c88e00_0 .net *"_ivl_40", 31 0, L_000001d379d2a6d0;  1 drivers
v000001d379c88180_0 .net *"_ivl_42", 31 0, L_000001d379d2aac0;  1 drivers
v000001d379c87d20_0 .net *"_ivl_44", 31 0, L_000001d379d29f60;  1 drivers
v000001d379c87140_0 .net *"_ivl_46", 31 0, L_000001d379d2b380;  1 drivers
v000001d379c885e0_0 .net *"_ivl_48", 31 0, L_000001d379d2b850;  1 drivers
v000001d379c86c40_0 .net *"_ivl_50", 31 0, L_000001d379d2a820;  1 drivers
v000001d379c87c80_0 .net *"_ivl_7", 0 0, L_000001d379cbd9c0;  1 drivers
v000001d379c86920_0 .net *"_ivl_8", 0 0, L_000001d379cc5bc0;  1 drivers
v000001d379c88b80_0 .net "ina", 31 0, v000001d379c8cf80_0;  alias, 1 drivers
v000001d379c878c0_0 .net "inb", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379c873c0_0 .net "inc", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379c887c0_0 .net "ind", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379c871e0_0 .net "out", 31 0, L_000001d379d2a580;  alias, 1 drivers
v000001d379c87b40_0 .net "s0", 31 0, L_000001d379cc5ca0;  1 drivers
v000001d379c87780_0 .net "s1", 31 0, L_000001d379cc5d10;  1 drivers
v000001d379c88860_0 .net "s2", 31 0, L_000001d379cc5c30;  1 drivers
v000001d379c884a0_0 .net "s3", 31 0, L_000001d379d2a430;  1 drivers
v000001d379c86a60_0 .net "sel", 1 0, L_000001d379cc24c0;  alias, 1 drivers
L_000001d379cbdba0 .part L_000001d379cc24c0, 1, 1;
LS_000001d379cbdd80_0_0 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_4 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_8 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_12 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_16 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_20 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_24 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_0_28 .concat [ 1 1 1 1], L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50, L_000001d379cc5b50;
LS_000001d379cbdd80_1_0 .concat [ 4 4 4 4], LS_000001d379cbdd80_0_0, LS_000001d379cbdd80_0_4, LS_000001d379cbdd80_0_8, LS_000001d379cbdd80_0_12;
LS_000001d379cbdd80_1_4 .concat [ 4 4 4 4], LS_000001d379cbdd80_0_16, LS_000001d379cbdd80_0_20, LS_000001d379cbdd80_0_24, LS_000001d379cbdd80_0_28;
L_000001d379cbdd80 .concat [ 16 16 0 0], LS_000001d379cbdd80_1_0, LS_000001d379cbdd80_1_4;
L_000001d379cbd9c0 .part L_000001d379cc24c0, 0, 1;
LS_000001d379cbc5c0_0_0 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_4 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_8 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_12 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_16 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_20 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_24 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_0_28 .concat [ 1 1 1 1], L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0, L_000001d379cc5bc0;
LS_000001d379cbc5c0_1_0 .concat [ 4 4 4 4], LS_000001d379cbc5c0_0_0, LS_000001d379cbc5c0_0_4, LS_000001d379cbc5c0_0_8, LS_000001d379cbc5c0_0_12;
LS_000001d379cbc5c0_1_4 .concat [ 4 4 4 4], LS_000001d379cbc5c0_0_16, LS_000001d379cbc5c0_0_20, LS_000001d379cbc5c0_0_24, LS_000001d379cbc5c0_0_28;
L_000001d379cbc5c0 .concat [ 16 16 0 0], LS_000001d379cbc5c0_1_0, LS_000001d379cbc5c0_1_4;
L_000001d379cbdec0 .part L_000001d379cc24c0, 1, 1;
LS_000001d379cbe140_0_0 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_4 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_8 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_12 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_16 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_20 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_24 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_0_28 .concat [ 1 1 1 1], L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0, L_000001d379cc5ae0;
LS_000001d379cbe140_1_0 .concat [ 4 4 4 4], LS_000001d379cbe140_0_0, LS_000001d379cbe140_0_4, LS_000001d379cbe140_0_8, LS_000001d379cbe140_0_12;
LS_000001d379cbe140_1_4 .concat [ 4 4 4 4], LS_000001d379cbe140_0_16, LS_000001d379cbe140_0_20, LS_000001d379cbe140_0_24, LS_000001d379cbe140_0_28;
L_000001d379cbe140 .concat [ 16 16 0 0], LS_000001d379cbe140_1_0, LS_000001d379cbe140_1_4;
L_000001d379cbde20 .part L_000001d379cc24c0, 0, 1;
LS_000001d379cbe1e0_0_0 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_4 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_8 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_12 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_16 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_20 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_24 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_0_28 .concat [ 1 1 1 1], L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20, L_000001d379cbde20;
LS_000001d379cbe1e0_1_0 .concat [ 4 4 4 4], LS_000001d379cbe1e0_0_0, LS_000001d379cbe1e0_0_4, LS_000001d379cbe1e0_0_8, LS_000001d379cbe1e0_0_12;
LS_000001d379cbe1e0_1_4 .concat [ 4 4 4 4], LS_000001d379cbe1e0_0_16, LS_000001d379cbe1e0_0_20, LS_000001d379cbe1e0_0_24, LS_000001d379cbe1e0_0_28;
L_000001d379cbe1e0 .concat [ 16 16 0 0], LS_000001d379cbe1e0_1_0, LS_000001d379cbe1e0_1_4;
L_000001d379cbdc40 .part L_000001d379cc24c0, 1, 1;
LS_000001d379cbe280_0_0 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_4 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_8 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_12 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_16 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_20 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_24 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_0_28 .concat [ 1 1 1 1], L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40, L_000001d379cbdc40;
LS_000001d379cbe280_1_0 .concat [ 4 4 4 4], LS_000001d379cbe280_0_0, LS_000001d379cbe280_0_4, LS_000001d379cbe280_0_8, LS_000001d379cbe280_0_12;
LS_000001d379cbe280_1_4 .concat [ 4 4 4 4], LS_000001d379cbe280_0_16, LS_000001d379cbe280_0_20, LS_000001d379cbe280_0_24, LS_000001d379cbe280_0_28;
L_000001d379cbe280 .concat [ 16 16 0 0], LS_000001d379cbe280_1_0, LS_000001d379cbe280_1_4;
L_000001d379cbd100 .part L_000001d379cc24c0, 0, 1;
LS_000001d379cbc480_0_0 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_4 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_8 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_12 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_16 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_20 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_24 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_0_28 .concat [ 1 1 1 1], L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60, L_000001d379bfbd60;
LS_000001d379cbc480_1_0 .concat [ 4 4 4 4], LS_000001d379cbc480_0_0, LS_000001d379cbc480_0_4, LS_000001d379cbc480_0_8, LS_000001d379cbc480_0_12;
LS_000001d379cbc480_1_4 .concat [ 4 4 4 4], LS_000001d379cbc480_0_16, LS_000001d379cbc480_0_20, LS_000001d379cbc480_0_24, LS_000001d379cbc480_0_28;
L_000001d379cbc480 .concat [ 16 16 0 0], LS_000001d379cbc480_1_0, LS_000001d379cbc480_1_4;
L_000001d379cbc660 .part L_000001d379cc24c0, 1, 1;
LS_000001d379cbd880_0_0 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_4 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_8 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_12 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_16 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_20 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_24 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_0_28 .concat [ 1 1 1 1], L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660, L_000001d379cbc660;
LS_000001d379cbd880_1_0 .concat [ 4 4 4 4], LS_000001d379cbd880_0_0, LS_000001d379cbd880_0_4, LS_000001d379cbd880_0_8, LS_000001d379cbd880_0_12;
LS_000001d379cbd880_1_4 .concat [ 4 4 4 4], LS_000001d379cbd880_0_16, LS_000001d379cbd880_0_20, LS_000001d379cbd880_0_24, LS_000001d379cbd880_0_28;
L_000001d379cbd880 .concat [ 16 16 0 0], LS_000001d379cbd880_1_0, LS_000001d379cbd880_1_4;
L_000001d379cbcd40 .part L_000001d379cc24c0, 0, 1;
LS_000001d379cbda60_0_0 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_4 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_8 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_12 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_16 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_20 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_24 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_0_28 .concat [ 1 1 1 1], L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40, L_000001d379cbcd40;
LS_000001d379cbda60_1_0 .concat [ 4 4 4 4], LS_000001d379cbda60_0_0, LS_000001d379cbda60_0_4, LS_000001d379cbda60_0_8, LS_000001d379cbda60_0_12;
LS_000001d379cbda60_1_4 .concat [ 4 4 4 4], LS_000001d379cbda60_0_16, LS_000001d379cbda60_0_20, LS_000001d379cbda60_0_24, LS_000001d379cbda60_0_28;
L_000001d379cbda60 .concat [ 16 16 0 0], LS_000001d379cbda60_1_0, LS_000001d379cbda60_1_4;
S_000001d379c858b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d379c85a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc5ca0 .functor AND 32, L_000001d379cbdd80, L_000001d379cbc5c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c88fe0_0 .net "in1", 31 0, L_000001d379cbdd80;  1 drivers
v000001d379c8a3e0_0 .net "in2", 31 0, L_000001d379cbc5c0;  1 drivers
v000001d379c8a020_0 .net "out", 31 0, L_000001d379cc5ca0;  alias, 1 drivers
S_000001d379c85d60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d379c85a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc5d10 .functor AND 32, L_000001d379cbe140, L_000001d379cbe1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c8a340_0 .net "in1", 31 0, L_000001d379cbe140;  1 drivers
v000001d379c89760_0 .net "in2", 31 0, L_000001d379cbe1e0;  1 drivers
v000001d379c89800_0 .net "out", 31 0, L_000001d379cc5d10;  alias, 1 drivers
S_000001d379c86530 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d379c85a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379cc5c30 .functor AND 32, L_000001d379cbe280, L_000001d379cbc480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c89a80_0 .net "in1", 31 0, L_000001d379cbe280;  1 drivers
v000001d379c89e40_0 .net "in2", 31 0, L_000001d379cbc480;  1 drivers
v000001d379c8a480_0 .net "out", 31 0, L_000001d379cc5c30;  alias, 1 drivers
S_000001d379c85720 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d379c85a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379d2a430 .functor AND 32, L_000001d379cbd880, L_000001d379cbda60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c89080_0 .net "in1", 31 0, L_000001d379cbd880;  1 drivers
v000001d379c89d00_0 .net "in2", 31 0, L_000001d379cbda60;  1 drivers
v000001d379c89ee0_0 .net "out", 31 0, L_000001d379d2a430;  alias, 1 drivers
S_000001d379c86080 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d379a83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d379c196d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d379d2a0b0 .functor NOT 1, L_000001d379cbe320, C4<0>, C4<0>, C4<0>;
L_000001d379d2b2a0 .functor NOT 1, L_000001d379cbd4c0, C4<0>, C4<0>, C4<0>;
L_000001d379d2b700 .functor NOT 1, L_000001d379cbe460, C4<0>, C4<0>, C4<0>;
L_000001d379d29fd0 .functor NOT 1, L_000001d379cbbee0, C4<0>, C4<0>, C4<0>;
L_000001d379d2ac80 .functor AND 32, L_000001d379d2ab30, v000001d379c8c760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2af90 .functor AND 32, L_000001d379d2b770, L_000001d379d2bd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2aeb0 .functor OR 32, L_000001d379d2ac80, L_000001d379d2af90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379d2ac10 .functor AND 32, L_000001d379d2b230, v000001d379c7f0c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2acf0 .functor OR 32, L_000001d379d2aeb0, L_000001d379d2ac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379d2ad60 .functor AND 32, L_000001d379d2aba0, L_000001d379cbc2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2add0 .functor OR 32, L_000001d379d2acf0, L_000001d379d2ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379c88360_0 .net *"_ivl_1", 0 0, L_000001d379cbe320;  1 drivers
v000001d379c86ba0_0 .net *"_ivl_13", 0 0, L_000001d379cbe460;  1 drivers
v000001d379c88c20_0 .net *"_ivl_14", 0 0, L_000001d379d2b700;  1 drivers
v000001d379c86d80_0 .net *"_ivl_19", 0 0, L_000001d379cbd060;  1 drivers
v000001d379c87280_0 .net *"_ivl_2", 0 0, L_000001d379d2a0b0;  1 drivers
v000001d379c87500_0 .net *"_ivl_23", 0 0, L_000001d379cbc3e0;  1 drivers
v000001d379c88540_0 .net *"_ivl_27", 0 0, L_000001d379cbbee0;  1 drivers
v000001d379c875a0_0 .net *"_ivl_28", 0 0, L_000001d379d29fd0;  1 drivers
v000001d379c87640_0 .net *"_ivl_33", 0 0, L_000001d379cbc020;  1 drivers
v000001d379c88900_0 .net *"_ivl_37", 0 0, L_000001d379cbc0c0;  1 drivers
v000001d379c87320_0 .net *"_ivl_40", 31 0, L_000001d379d2ac80;  1 drivers
v000001d379c87aa0_0 .net *"_ivl_42", 31 0, L_000001d379d2af90;  1 drivers
v000001d379c876e0_0 .net *"_ivl_44", 31 0, L_000001d379d2aeb0;  1 drivers
v000001d379c86e20_0 .net *"_ivl_46", 31 0, L_000001d379d2ac10;  1 drivers
v000001d379c87be0_0 .net *"_ivl_48", 31 0, L_000001d379d2acf0;  1 drivers
v000001d379c88720_0 .net *"_ivl_50", 31 0, L_000001d379d2ad60;  1 drivers
v000001d379c889a0_0 .net *"_ivl_7", 0 0, L_000001d379cbd4c0;  1 drivers
v000001d379c86740_0 .net *"_ivl_8", 0 0, L_000001d379d2b2a0;  1 drivers
v000001d379c88ea0_0 .net "ina", 31 0, v000001d379c8c760_0;  alias, 1 drivers
v000001d379c88a40_0 .net "inb", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379c86ec0_0 .net "inc", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379c88cc0_0 .net "ind", 31 0, L_000001d379cbc2a0;  alias, 1 drivers
v000001d379c867e0_0 .net "out", 31 0, L_000001d379d2add0;  alias, 1 drivers
v000001d379c86880_0 .net "s0", 31 0, L_000001d379d2ab30;  1 drivers
v000001d379c86f60_0 .net "s1", 31 0, L_000001d379d2b770;  1 drivers
v000001d379c8d700_0 .net "s2", 31 0, L_000001d379d2b230;  1 drivers
v000001d379c8c940_0 .net "s3", 31 0, L_000001d379d2aba0;  1 drivers
v000001d379c8d160_0 .net "sel", 1 0, L_000001d379cc27e0;  alias, 1 drivers
L_000001d379cbe320 .part L_000001d379cc27e0, 1, 1;
LS_000001d379cbd1a0_0_0 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_4 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_8 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_12 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_16 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_20 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_24 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_0_28 .concat [ 1 1 1 1], L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0, L_000001d379d2a0b0;
LS_000001d379cbd1a0_1_0 .concat [ 4 4 4 4], LS_000001d379cbd1a0_0_0, LS_000001d379cbd1a0_0_4, LS_000001d379cbd1a0_0_8, LS_000001d379cbd1a0_0_12;
LS_000001d379cbd1a0_1_4 .concat [ 4 4 4 4], LS_000001d379cbd1a0_0_16, LS_000001d379cbd1a0_0_20, LS_000001d379cbd1a0_0_24, LS_000001d379cbd1a0_0_28;
L_000001d379cbd1a0 .concat [ 16 16 0 0], LS_000001d379cbd1a0_1_0, LS_000001d379cbd1a0_1_4;
L_000001d379cbd4c0 .part L_000001d379cc27e0, 0, 1;
LS_000001d379cbd380_0_0 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_4 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_8 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_12 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_16 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_20 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_24 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_0_28 .concat [ 1 1 1 1], L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0, L_000001d379d2b2a0;
LS_000001d379cbd380_1_0 .concat [ 4 4 4 4], LS_000001d379cbd380_0_0, LS_000001d379cbd380_0_4, LS_000001d379cbd380_0_8, LS_000001d379cbd380_0_12;
LS_000001d379cbd380_1_4 .concat [ 4 4 4 4], LS_000001d379cbd380_0_16, LS_000001d379cbd380_0_20, LS_000001d379cbd380_0_24, LS_000001d379cbd380_0_28;
L_000001d379cbd380 .concat [ 16 16 0 0], LS_000001d379cbd380_1_0, LS_000001d379cbd380_1_4;
L_000001d379cbe460 .part L_000001d379cc27e0, 1, 1;
LS_000001d379cbe500_0_0 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_4 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_8 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_12 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_16 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_20 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_24 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_0_28 .concat [ 1 1 1 1], L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700, L_000001d379d2b700;
LS_000001d379cbe500_1_0 .concat [ 4 4 4 4], LS_000001d379cbe500_0_0, LS_000001d379cbe500_0_4, LS_000001d379cbe500_0_8, LS_000001d379cbe500_0_12;
LS_000001d379cbe500_1_4 .concat [ 4 4 4 4], LS_000001d379cbe500_0_16, LS_000001d379cbe500_0_20, LS_000001d379cbe500_0_24, LS_000001d379cbe500_0_28;
L_000001d379cbe500 .concat [ 16 16 0 0], LS_000001d379cbe500_1_0, LS_000001d379cbe500_1_4;
L_000001d379cbd060 .part L_000001d379cc27e0, 0, 1;
LS_000001d379cbd240_0_0 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_4 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_8 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_12 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_16 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_20 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_24 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_0_28 .concat [ 1 1 1 1], L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060, L_000001d379cbd060;
LS_000001d379cbd240_1_0 .concat [ 4 4 4 4], LS_000001d379cbd240_0_0, LS_000001d379cbd240_0_4, LS_000001d379cbd240_0_8, LS_000001d379cbd240_0_12;
LS_000001d379cbd240_1_4 .concat [ 4 4 4 4], LS_000001d379cbd240_0_16, LS_000001d379cbd240_0_20, LS_000001d379cbd240_0_24, LS_000001d379cbd240_0_28;
L_000001d379cbd240 .concat [ 16 16 0 0], LS_000001d379cbd240_1_0, LS_000001d379cbd240_1_4;
L_000001d379cbc3e0 .part L_000001d379cc27e0, 1, 1;
LS_000001d379cbe640_0_0 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_4 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_8 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_12 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_16 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_20 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_24 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_0_28 .concat [ 1 1 1 1], L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0, L_000001d379cbc3e0;
LS_000001d379cbe640_1_0 .concat [ 4 4 4 4], LS_000001d379cbe640_0_0, LS_000001d379cbe640_0_4, LS_000001d379cbe640_0_8, LS_000001d379cbe640_0_12;
LS_000001d379cbe640_1_4 .concat [ 4 4 4 4], LS_000001d379cbe640_0_16, LS_000001d379cbe640_0_20, LS_000001d379cbe640_0_24, LS_000001d379cbe640_0_28;
L_000001d379cbe640 .concat [ 16 16 0 0], LS_000001d379cbe640_1_0, LS_000001d379cbe640_1_4;
L_000001d379cbbee0 .part L_000001d379cc27e0, 0, 1;
LS_000001d379cbbf80_0_0 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_4 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_8 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_12 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_16 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_20 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_24 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_0_28 .concat [ 1 1 1 1], L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0, L_000001d379d29fd0;
LS_000001d379cbbf80_1_0 .concat [ 4 4 4 4], LS_000001d379cbbf80_0_0, LS_000001d379cbbf80_0_4, LS_000001d379cbbf80_0_8, LS_000001d379cbbf80_0_12;
LS_000001d379cbbf80_1_4 .concat [ 4 4 4 4], LS_000001d379cbbf80_0_16, LS_000001d379cbbf80_0_20, LS_000001d379cbbf80_0_24, LS_000001d379cbbf80_0_28;
L_000001d379cbbf80 .concat [ 16 16 0 0], LS_000001d379cbbf80_1_0, LS_000001d379cbbf80_1_4;
L_000001d379cbc020 .part L_000001d379cc27e0, 1, 1;
LS_000001d379cbd2e0_0_0 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_4 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_8 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_12 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_16 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_20 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_24 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_0_28 .concat [ 1 1 1 1], L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020, L_000001d379cbc020;
LS_000001d379cbd2e0_1_0 .concat [ 4 4 4 4], LS_000001d379cbd2e0_0_0, LS_000001d379cbd2e0_0_4, LS_000001d379cbd2e0_0_8, LS_000001d379cbd2e0_0_12;
LS_000001d379cbd2e0_1_4 .concat [ 4 4 4 4], LS_000001d379cbd2e0_0_16, LS_000001d379cbd2e0_0_20, LS_000001d379cbd2e0_0_24, LS_000001d379cbd2e0_0_28;
L_000001d379cbd2e0 .concat [ 16 16 0 0], LS_000001d379cbd2e0_1_0, LS_000001d379cbd2e0_1_4;
L_000001d379cbc0c0 .part L_000001d379cc27e0, 0, 1;
LS_000001d379cbc160_0_0 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_4 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_8 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_12 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_16 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_20 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_24 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_0_28 .concat [ 1 1 1 1], L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0, L_000001d379cbc0c0;
LS_000001d379cbc160_1_0 .concat [ 4 4 4 4], LS_000001d379cbc160_0_0, LS_000001d379cbc160_0_4, LS_000001d379cbc160_0_8, LS_000001d379cbc160_0_12;
LS_000001d379cbc160_1_4 .concat [ 4 4 4 4], LS_000001d379cbc160_0_16, LS_000001d379cbc160_0_20, LS_000001d379cbc160_0_24, LS_000001d379cbc160_0_28;
L_000001d379cbc160 .concat [ 16 16 0 0], LS_000001d379cbc160_1_0, LS_000001d379cbc160_1_4;
S_000001d379c85bd0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d379c86080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379d2ab30 .functor AND 32, L_000001d379cbd1a0, L_000001d379cbd380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c87dc0_0 .net "in1", 31 0, L_000001d379cbd1a0;  1 drivers
v000001d379c88680_0 .net "in2", 31 0, L_000001d379cbd380;  1 drivers
v000001d379c87960_0 .net "out", 31 0, L_000001d379d2ab30;  alias, 1 drivers
S_000001d379c85ef0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d379c86080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379d2b770 .functor AND 32, L_000001d379cbe500, L_000001d379cbd240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c86b00_0 .net "in1", 31 0, L_000001d379cbe500;  1 drivers
v000001d379c87fa0_0 .net "in2", 31 0, L_000001d379cbd240;  1 drivers
v000001d379c88400_0 .net "out", 31 0, L_000001d379d2b770;  alias, 1 drivers
S_000001d379c86210 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d379c86080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379d2b230 .functor AND 32, L_000001d379cbe640, L_000001d379cbbf80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c88040_0 .net "in1", 31 0, L_000001d379cbe640;  1 drivers
v000001d379c86ce0_0 .net "in2", 31 0, L_000001d379cbbf80;  1 drivers
v000001d379c88220_0 .net "out", 31 0, L_000001d379d2b230;  alias, 1 drivers
S_000001d379c8c040 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d379c86080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d379d2aba0 .functor AND 32, L_000001d379cbd2e0, L_000001d379cbc160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d379c87a00_0 .net "in1", 31 0, L_000001d379cbd2e0;  1 drivers
v000001d379c880e0_0 .net "in2", 31 0, L_000001d379cbc160;  1 drivers
v000001d379c882c0_0 .net "out", 31 0, L_000001d379d2aba0;  alias, 1 drivers
S_000001d379c8af10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d379c90710 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c90748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c90780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c907b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c907f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c90828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c90860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c90898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c908d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c90908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c90940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c90978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c909b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c909e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c90a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c90a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c90a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c90ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c90b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c90b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c90b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c90ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c90be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c90c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c90c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c8ed80_0 .var "EX1_PC", 31 0;
v000001d379c8d200_0 .var "EX1_PFC", 31 0;
v000001d379c8cf80_0 .var "EX1_forward_to_B", 31 0;
v000001d379c8dca0_0 .var "EX1_is_beq", 0 0;
v000001d379c8d020_0 .var "EX1_is_bne", 0 0;
v000001d379c8e380_0 .var "EX1_is_jal", 0 0;
v000001d379c8ece0_0 .var "EX1_is_jr", 0 0;
v000001d379c8cbc0_0 .var "EX1_is_oper2_immed", 0 0;
v000001d379c8e420_0 .var "EX1_memread", 0 0;
v000001d379c8cc60_0 .var "EX1_memwrite", 0 0;
v000001d379c8d0c0_0 .var "EX1_opcode", 11 0;
v000001d379c8e4c0_0 .var "EX1_predicted", 0 0;
v000001d379c8d980_0 .var "EX1_rd_ind", 4 0;
v000001d379c8eec0_0 .var "EX1_rd_indzero", 0 0;
v000001d379c8cda0_0 .var "EX1_regwrite", 0 0;
v000001d379c8da20_0 .var "EX1_rs1", 31 0;
v000001d379c8e6a0_0 .var "EX1_rs1_ind", 4 0;
v000001d379c8c760_0 .var "EX1_rs2", 31 0;
v000001d379c8e1a0_0 .var "EX1_rs2_ind", 4 0;
v000001d379c8d3e0_0 .net "FLUSH", 0 0, v000001d379c93110_0;  alias, 1 drivers
v000001d379c8dc00_0 .net "ID_PC", 31 0, v000001d379cabfa0_0;  alias, 1 drivers
v000001d379c8dac0_0 .net "ID_PFC_to_EX", 31 0, L_000001d379cc1ac0;  alias, 1 drivers
v000001d379c8c800_0 .net "ID_forward_to_B", 31 0, L_000001d379cc1200;  alias, 1 drivers
v000001d379c8d2a0_0 .net "ID_is_beq", 0 0, L_000001d379cc1160;  alias, 1 drivers
v000001d379c8d340_0 .net "ID_is_bne", 0 0, L_000001d379cc1340;  alias, 1 drivers
v000001d379c8dd40_0 .net "ID_is_jal", 0 0, L_000001d379cc3d20;  alias, 1 drivers
v000001d379c8dde0_0 .net "ID_is_jr", 0 0, L_000001d379cc36e0;  alias, 1 drivers
v000001d379c8e2e0_0 .net "ID_is_oper2_immed", 0 0, L_000001d379cc4110;  alias, 1 drivers
v000001d379c8c8a0_0 .net "ID_memread", 0 0, L_000001d379cc3aa0;  alias, 1 drivers
v000001d379c8de80_0 .net "ID_memwrite", 0 0, L_000001d379cc3780;  alias, 1 drivers
v000001d379c8e740_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
v000001d379c8d480_0 .net "ID_predicted", 0 0, v000001d379c91d10_0;  alias, 1 drivers
v000001d379c8d520_0 .net "ID_rd_ind", 4 0, v000001d379cab780_0;  alias, 1 drivers
v000001d379c8d5c0_0 .net "ID_rd_indzero", 0 0, L_000001d379cbd740;  1 drivers
v000001d379c8dfc0_0 .net "ID_regwrite", 0 0, L_000001d379cc3be0;  alias, 1 drivers
v000001d379c8e7e0_0 .net "ID_rs1", 31 0, v000001d379c97f30_0;  alias, 1 drivers
v000001d379c8d660_0 .net "ID_rs1_ind", 4 0, v000001d379cace00_0;  alias, 1 drivers
v000001d379c8df20_0 .net "ID_rs2", 31 0, v000001d379c973f0_0;  alias, 1 drivers
v000001d379c8e060_0 .net "ID_rs2_ind", 4 0, v000001d379caaf60_0;  alias, 1 drivers
v000001d379c8e100_0 .net "clk", 0 0, L_000001d379cc4dc0;  1 drivers
v000001d379c8e880_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c19f90 .event posedge, v000001d379c7eb20_0, v000001d379c8e100_0;
S_000001d379c8c1d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d379c90c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c90cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c90d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c90d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c90d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c90da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c90de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c90e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c90e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c90e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c90ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c90ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c90f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c90f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c90fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c90fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c91010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c91048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c91080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c910b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c910f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c91128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c91160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c91198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c911d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c8e9c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d379cc5df0;  alias, 1 drivers
v000001d379c8ea60_0 .net "EX1_ALU_OPER2", 31 0, L_000001d379d2a580;  alias, 1 drivers
v000001d379c8eb00_0 .net "EX1_PC", 31 0, v000001d379c8ed80_0;  alias, 1 drivers
v000001d379c8eba0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d379cbc200;  alias, 1 drivers
v000001d379c900e0_0 .net "EX1_forward_to_B", 31 0, v000001d379c8cf80_0;  alias, 1 drivers
v000001d379c8f280_0 .net "EX1_is_beq", 0 0, v000001d379c8dca0_0;  alias, 1 drivers
v000001d379c905e0_0 .net "EX1_is_bne", 0 0, v000001d379c8d020_0;  alias, 1 drivers
v000001d379c8fe60_0 .net "EX1_is_jal", 0 0, v000001d379c8e380_0;  alias, 1 drivers
v000001d379c8f780_0 .net "EX1_is_jr", 0 0, v000001d379c8ece0_0;  alias, 1 drivers
v000001d379c90040_0 .net "EX1_is_oper2_immed", 0 0, v000001d379c8cbc0_0;  alias, 1 drivers
v000001d379c90180_0 .net "EX1_memread", 0 0, v000001d379c8e420_0;  alias, 1 drivers
v000001d379c8fbe0_0 .net "EX1_memwrite", 0 0, v000001d379c8cc60_0;  alias, 1 drivers
v000001d379c8f640_0 .net "EX1_opcode", 11 0, v000001d379c8d0c0_0;  alias, 1 drivers
v000001d379c8fb40_0 .net "EX1_predicted", 0 0, v000001d379c8e4c0_0;  alias, 1 drivers
v000001d379c8f3c0_0 .net "EX1_rd_ind", 4 0, v000001d379c8d980_0;  alias, 1 drivers
v000001d379c8ff00_0 .net "EX1_rd_indzero", 0 0, v000001d379c8eec0_0;  alias, 1 drivers
v000001d379c8ffa0_0 .net "EX1_regwrite", 0 0, v000001d379c8cda0_0;  alias, 1 drivers
v000001d379c90220_0 .net "EX1_rs1", 31 0, v000001d379c8da20_0;  alias, 1 drivers
v000001d379c8f6e0_0 .net "EX1_rs1_ind", 4 0, v000001d379c8e6a0_0;  alias, 1 drivers
v000001d379c902c0_0 .net "EX1_rs2_ind", 4 0, v000001d379c8e1a0_0;  alias, 1 drivers
v000001d379c8fa00_0 .net "EX1_rs2_out", 31 0, L_000001d379d2add0;  alias, 1 drivers
v000001d379c8fc80_0 .var "EX2_ALU_OPER1", 31 0;
v000001d379c90360_0 .var "EX2_ALU_OPER2", 31 0;
v000001d379c8f5a0_0 .var "EX2_PC", 31 0;
v000001d379c8f000_0 .var "EX2_PFC_to_IF", 31 0;
v000001d379c8fd20_0 .var "EX2_forward_to_B", 31 0;
v000001d379c8fdc0_0 .var "EX2_is_beq", 0 0;
v000001d379c8f0a0_0 .var "EX2_is_bne", 0 0;
v000001d379c8f8c0_0 .var "EX2_is_jal", 0 0;
v000001d379c8f820_0 .var "EX2_is_jr", 0 0;
v000001d379c90400_0 .var "EX2_is_oper2_immed", 0 0;
v000001d379c8f960_0 .var "EX2_memread", 0 0;
v000001d379c904a0_0 .var "EX2_memwrite", 0 0;
v000001d379c8f320_0 .var "EX2_opcode", 11 0;
v000001d379c90540_0 .var "EX2_predicted", 0 0;
v000001d379c8ef60_0 .var "EX2_rd_ind", 4 0;
v000001d379c8f1e0_0 .var "EX2_rd_indzero", 0 0;
v000001d379c8faa0_0 .var "EX2_regwrite", 0 0;
v000001d379c8f460_0 .var "EX2_rs1", 31 0;
v000001d379c8f140_0 .var "EX2_rs1_ind", 4 0;
v000001d379c8f500_0 .var "EX2_rs2_ind", 4 0;
v000001d379c91950_0 .var "EX2_rs2_out", 31 0;
v000001d379c922b0_0 .net "FLUSH", 0 0, v000001d379c931b0_0;  alias, 1 drivers
v000001d379c934d0_0 .net "clk", 0 0, L_000001d379d2a120;  1 drivers
v000001d379c91450_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c19c50 .event posedge, v000001d379c7eb20_0, v000001d379c934d0_0;
S_000001d379c8c360 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d379c99220 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c99258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c99290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c992c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c99300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c99338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c99370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c993a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c993e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c99418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c99450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c99488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c994c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c994f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c99530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c99568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c995a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c995d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c99610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c99648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c99680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c996b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c996f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c99728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c99760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d379cc3fc0 .functor OR 1, L_000001d379cc1160, L_000001d379cc1340, C4<0>, C4<0>;
L_000001d379cc4b20 .functor AND 1, L_000001d379cc3fc0, L_000001d379cc40a0, C4<1>, C4<1>;
L_000001d379cc4180 .functor OR 1, L_000001d379cc1160, L_000001d379cc1340, C4<0>, C4<0>;
L_000001d379cc45e0 .functor AND 1, L_000001d379cc4180, L_000001d379cc40a0, C4<1>, C4<1>;
L_000001d379cc4a40 .functor OR 1, L_000001d379cc1160, L_000001d379cc1340, C4<0>, C4<0>;
L_000001d379cc3ee0 .functor AND 1, L_000001d379cc4a40, v000001d379c91d10_0, C4<1>, C4<1>;
v000001d379c972b0_0 .net "EX1_memread", 0 0, v000001d379c8e420_0;  alias, 1 drivers
v000001d379c97710_0 .net "EX1_opcode", 11 0, v000001d379c8d0c0_0;  alias, 1 drivers
v000001d379c96770_0 .net "EX1_rd_ind", 4 0, v000001d379c8d980_0;  alias, 1 drivers
v000001d379c98890_0 .net "EX1_rd_indzero", 0 0, v000001d379c8eec0_0;  alias, 1 drivers
v000001d379c982f0_0 .net "EX2_memread", 0 0, v000001d379c8f960_0;  alias, 1 drivers
v000001d379c96450_0 .net "EX2_opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
v000001d379c97c10_0 .net "EX2_rd_ind", 4 0, v000001d379c8ef60_0;  alias, 1 drivers
v000001d379c98750_0 .net "EX2_rd_indzero", 0 0, v000001d379c8f1e0_0;  alias, 1 drivers
v000001d379c97350_0 .net "ID_EX1_flush", 0 0, v000001d379c93110_0;  alias, 1 drivers
v000001d379c96ef0_0 .net "ID_EX2_flush", 0 0, v000001d379c931b0_0;  alias, 1 drivers
v000001d379c96d10_0 .net "ID_is_beq", 0 0, L_000001d379cc1160;  alias, 1 drivers
v000001d379c97490_0 .net "ID_is_bne", 0 0, L_000001d379cc1340;  alias, 1 drivers
v000001d379c97030_0 .net "ID_is_j", 0 0, L_000001d379cc3dc0;  alias, 1 drivers
v000001d379c97670_0 .net "ID_is_jal", 0 0, L_000001d379cc3d20;  alias, 1 drivers
v000001d379c987f0_0 .net "ID_is_jr", 0 0, L_000001d379cc36e0;  alias, 1 drivers
v000001d379c970d0_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
v000001d379c98390_0 .net "ID_rs1_ind", 4 0, v000001d379cace00_0;  alias, 1 drivers
v000001d379c97fd0_0 .net "ID_rs2_ind", 4 0, v000001d379caaf60_0;  alias, 1 drivers
v000001d379c98430_0 .net "IF_ID_flush", 0 0, v000001d379c94830_0;  alias, 1 drivers
v000001d379c97e90_0 .net "IF_ID_write", 0 0, v000001d379c954b0_0;  alias, 1 drivers
v000001d379c97170_0 .net "PC_src", 2 0, L_000001d379cc2a60;  alias, 1 drivers
v000001d379c96db0_0 .net "PFC_to_EX", 31 0, L_000001d379cc1ac0;  alias, 1 drivers
v000001d379c98930_0 .net "PFC_to_IF", 31 0, L_000001d379cc3280;  alias, 1 drivers
v000001d379c98610_0 .net "WB_rd_ind", 4 0, v000001d379ca6be0_0;  alias, 1 drivers
v000001d379c97850_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  alias, 1 drivers
v000001d379c986b0_0 .net *"_ivl_11", 0 0, L_000001d379cc45e0;  1 drivers
v000001d379c977b0_0 .net *"_ivl_13", 9 0, L_000001d379cc17a0;  1 drivers
v000001d379c978f0_0 .net *"_ivl_15", 9 0, L_000001d379cc2920;  1 drivers
v000001d379c968b0_0 .net *"_ivl_16", 9 0, L_000001d379cc2600;  1 drivers
v000001d379c98110_0 .net *"_ivl_19", 9 0, L_000001d379cc0f80;  1 drivers
v000001d379c989d0_0 .net *"_ivl_20", 9 0, L_000001d379cc1980;  1 drivers
v000001d379c975d0_0 .net *"_ivl_25", 0 0, L_000001d379cc4a40;  1 drivers
v000001d379c96270_0 .net *"_ivl_27", 0 0, L_000001d379cc3ee0;  1 drivers
v000001d379c96e50_0 .net *"_ivl_29", 9 0, L_000001d379cc1660;  1 drivers
v000001d379c97210_0 .net *"_ivl_3", 0 0, L_000001d379cc3fc0;  1 drivers
L_000001d379ce01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d379c96310_0 .net/2u *"_ivl_30", 9 0, L_000001d379ce01f0;  1 drivers
v000001d379c96bd0_0 .net *"_ivl_32", 9 0, L_000001d379cc2ce0;  1 drivers
v000001d379c963b0_0 .net *"_ivl_35", 9 0, L_000001d379cc1a20;  1 drivers
v000001d379c964f0_0 .net *"_ivl_37", 9 0, L_000001d379cc0ee0;  1 drivers
v000001d379c96c70_0 .net *"_ivl_38", 9 0, L_000001d379cc3640;  1 drivers
v000001d379c96950_0 .net *"_ivl_40", 9 0, L_000001d379cc13e0;  1 drivers
L_000001d379ce0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379c97530_0 .net/2s *"_ivl_45", 21 0, L_000001d379ce0238;  1 drivers
L_000001d379ce0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379c969f0_0 .net/2s *"_ivl_50", 21 0, L_000001d379ce0280;  1 drivers
v000001d379c96590_0 .net *"_ivl_9", 0 0, L_000001d379cc4180;  1 drivers
v000001d379c96630_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379c966d0_0 .net "forward_to_B", 31 0, L_000001d379cc1200;  alias, 1 drivers
v000001d379c96a90_0 .net "imm", 31 0, v000001d379c95550_0;  1 drivers
v000001d379c97990_0 .net "inst", 31 0, v000001d379c98ed0_0;  alias, 1 drivers
v000001d379c97d50_0 .net "is_branch_and_taken", 0 0, L_000001d379cc4b20;  alias, 1 drivers
v000001d379c97a30_0 .net "is_oper2_immed", 0 0, L_000001d379cc4110;  alias, 1 drivers
v000001d379c97df0_0 .net "mem_read", 0 0, L_000001d379cc3aa0;  alias, 1 drivers
v000001d379c98f70_0 .net "mem_write", 0 0, L_000001d379cc3780;  alias, 1 drivers
v000001d379c98b10_0 .net "pc", 31 0, v000001d379cabfa0_0;  alias, 1 drivers
v000001d379c98d90_0 .net "pc_write", 0 0, v000001d379c93d90_0;  alias, 1 drivers
v000001d379c99150_0 .net "predicted", 0 0, L_000001d379cc40a0;  1 drivers
v000001d379c99010_0 .net "predicted_to_EX", 0 0, v000001d379c91d10_0;  alias, 1 drivers
v000001d379c98bb0_0 .net "reg_write", 0 0, L_000001d379cc3be0;  alias, 1 drivers
v000001d379c98a70_0 .net "reg_write_from_wb", 0 0, v000001d379ca63c0_0;  alias, 1 drivers
v000001d379c98c50_0 .net "rs1", 31 0, v000001d379c97f30_0;  alias, 1 drivers
v000001d379c98e30_0 .net "rs2", 31 0, v000001d379c973f0_0;  alias, 1 drivers
v000001d379c990b0_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
v000001d379c98cf0_0 .net "wr_reg_data", 31 0, L_000001d379d2bd20;  alias, 1 drivers
L_000001d379cc1200 .functor MUXZ 32, v000001d379c973f0_0, v000001d379c95550_0, L_000001d379cc4110, C4<>;
L_000001d379cc17a0 .part v000001d379cabfa0_0, 0, 10;
L_000001d379cc2920 .part v000001d379c98ed0_0, 0, 10;
L_000001d379cc2600 .arith/sum 10, L_000001d379cc17a0, L_000001d379cc2920;
L_000001d379cc0f80 .part v000001d379c98ed0_0, 0, 10;
L_000001d379cc1980 .functor MUXZ 10, L_000001d379cc0f80, L_000001d379cc2600, L_000001d379cc45e0, C4<>;
L_000001d379cc1660 .part v000001d379cabfa0_0, 0, 10;
L_000001d379cc2ce0 .arith/sum 10, L_000001d379cc1660, L_000001d379ce01f0;
L_000001d379cc1a20 .part v000001d379cabfa0_0, 0, 10;
L_000001d379cc0ee0 .part v000001d379c98ed0_0, 0, 10;
L_000001d379cc3640 .arith/sum 10, L_000001d379cc1a20, L_000001d379cc0ee0;
L_000001d379cc13e0 .functor MUXZ 10, L_000001d379cc3640, L_000001d379cc2ce0, L_000001d379cc3ee0, C4<>;
L_000001d379cc3280 .concat8 [ 10 22 0 0], L_000001d379cc1980, L_000001d379ce0238;
L_000001d379cc1ac0 .concat8 [ 10 22 0 0], L_000001d379cc13e0, L_000001d379ce0280;
S_000001d379c8aa60 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d379c8c360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d379c997a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c997d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c99810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c99848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c99880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c998b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c998f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c99928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c99960 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c99998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c999d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c99a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c99a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c99a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c99ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c99ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c99b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c99b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c99b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c99bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c99c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c99c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c99c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c99ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c99ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d379cc50d0 .functor OR 1, L_000001d379cc40a0, L_000001d379cc2ec0, C4<0>, C4<0>;
L_000001d379cc5140 .functor OR 1, L_000001d379cc50d0, L_000001d379cc1ca0, C4<0>, C4<0>;
v000001d379c92210_0 .net "EX1_opcode", 11 0, v000001d379c8d0c0_0;  alias, 1 drivers
v000001d379c91f90_0 .net "EX2_opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
v000001d379c91c70_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
v000001d379c91590_0 .net "PC_src", 2 0, L_000001d379cc2a60;  alias, 1 drivers
v000001d379c92b70_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  alias, 1 drivers
L_000001d379ce03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d379c92530_0 .net/2u *"_ivl_0", 2 0, L_000001d379ce03e8;  1 drivers
v000001d379c928f0_0 .net *"_ivl_10", 0 0, L_000001d379cc22e0;  1 drivers
L_000001d379ce0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d379c936b0_0 .net/2u *"_ivl_12", 2 0, L_000001d379ce0508;  1 drivers
L_000001d379ce0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d379c925d0_0 .net/2u *"_ivl_14", 11 0, L_000001d379ce0550;  1 drivers
v000001d379c92cb0_0 .net *"_ivl_16", 0 0, L_000001d379cc2ec0;  1 drivers
v000001d379c937f0_0 .net *"_ivl_19", 0 0, L_000001d379cc50d0;  1 drivers
L_000001d379ce0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d379c93930_0 .net/2u *"_ivl_2", 11 0, L_000001d379ce0430;  1 drivers
L_000001d379ce0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c91630_0 .net/2u *"_ivl_20", 11 0, L_000001d379ce0598;  1 drivers
v000001d379c91270_0 .net *"_ivl_22", 0 0, L_000001d379cc1ca0;  1 drivers
v000001d379c916d0_0 .net *"_ivl_25", 0 0, L_000001d379cc5140;  1 drivers
L_000001d379ce05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d379c927b0_0 .net/2u *"_ivl_26", 2 0, L_000001d379ce05e0;  1 drivers
L_000001d379ce0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d379c91770_0 .net/2u *"_ivl_28", 2 0, L_000001d379ce0628;  1 drivers
v000001d379c91db0_0 .net *"_ivl_30", 2 0, L_000001d379cc1020;  1 drivers
v000001d379c92990_0 .net *"_ivl_32", 2 0, L_000001d379cc3320;  1 drivers
v000001d379c92a30_0 .net *"_ivl_34", 2 0, L_000001d379cc2420;  1 drivers
v000001d379c93390_0 .net *"_ivl_4", 0 0, L_000001d379cc1700;  1 drivers
L_000001d379ce0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d379c92d50_0 .net/2u *"_ivl_6", 2 0, L_000001d379ce0478;  1 drivers
L_000001d379ce04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d379c93430_0 .net/2u *"_ivl_8", 11 0, L_000001d379ce04c0;  1 drivers
v000001d379c91e50_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379c92c10_0 .net "predicted", 0 0, L_000001d379cc40a0;  alias, 1 drivers
v000001d379c92030_0 .net "predicted_to_EX", 0 0, v000001d379c91d10_0;  alias, 1 drivers
v000001d379c920d0_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
v000001d379c918b0_0 .net "state", 1 0, v000001d379c913b0_0;  1 drivers
L_000001d379cc1700 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0430;
L_000001d379cc22e0 .cmp/eq 12, v000001d379c8d0c0_0, L_000001d379ce04c0;
L_000001d379cc2ec0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0550;
L_000001d379cc1ca0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0598;
L_000001d379cc1020 .functor MUXZ 3, L_000001d379ce0628, L_000001d379ce05e0, L_000001d379cc5140, C4<>;
L_000001d379cc3320 .functor MUXZ 3, L_000001d379cc1020, L_000001d379ce0508, L_000001d379cc22e0, C4<>;
L_000001d379cc2420 .functor MUXZ 3, L_000001d379cc3320, L_000001d379ce0478, L_000001d379cc1700, C4<>;
L_000001d379cc2a60 .functor MUXZ 3, L_000001d379cc2420, L_000001d379ce03e8, L_000001d379d2bcb0, C4<>;
S_000001d379c8b6e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d379c8aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d379c99d20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c99d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c99d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c99dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c99e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c99e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c99e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c99ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c99ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c99f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c99f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c99f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c99fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c99ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c9a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c9a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c9a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c9a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c9a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c9a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c9a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c9a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c9a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c9a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c9a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d379cc57d0 .functor OR 1, L_000001d379cc1b60, L_000001d379cc3500, C4<0>, C4<0>;
L_000001d379cc4810 .functor OR 1, L_000001d379cc33c0, L_000001d379cc12a0, C4<0>, C4<0>;
L_000001d379cc5a70 .functor AND 1, L_000001d379cc57d0, L_000001d379cc4810, C4<1>, C4<1>;
L_000001d379cc3f50 .functor NOT 1, L_000001d379cc5a70, C4<0>, C4<0>, C4<0>;
L_000001d379cc58b0 .functor OR 1, v000001d379cbea00_0, L_000001d379cc3f50, C4<0>, C4<0>;
L_000001d379cc40a0 .functor NOT 1, L_000001d379cc58b0, C4<0>, C4<0>, C4<0>;
v000001d379c93570_0 .net "EX_opcode", 11 0, v000001d379c8f320_0;  alias, 1 drivers
v000001d379c91b30_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
v000001d379c939d0_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  alias, 1 drivers
L_000001d379ce02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d379c91810_0 .net/2u *"_ivl_0", 11 0, L_000001d379ce02c8;  1 drivers
L_000001d379ce0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d379c914f0_0 .net/2u *"_ivl_10", 1 0, L_000001d379ce0358;  1 drivers
v000001d379c91310_0 .net *"_ivl_12", 0 0, L_000001d379cc33c0;  1 drivers
L_000001d379ce03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d379c92170_0 .net/2u *"_ivl_14", 1 0, L_000001d379ce03a0;  1 drivers
v000001d379c92850_0 .net *"_ivl_16", 0 0, L_000001d379cc12a0;  1 drivers
v000001d379c93610_0 .net *"_ivl_19", 0 0, L_000001d379cc4810;  1 drivers
v000001d379c92350_0 .net *"_ivl_2", 0 0, L_000001d379cc1b60;  1 drivers
v000001d379c92710_0 .net *"_ivl_21", 0 0, L_000001d379cc5a70;  1 drivers
v000001d379c919f0_0 .net *"_ivl_22", 0 0, L_000001d379cc3f50;  1 drivers
v000001d379c93890_0 .net *"_ivl_25", 0 0, L_000001d379cc58b0;  1 drivers
L_000001d379ce0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d379c91bd0_0 .net/2u *"_ivl_4", 11 0, L_000001d379ce0310;  1 drivers
v000001d379c92ad0_0 .net *"_ivl_6", 0 0, L_000001d379cc3500;  1 drivers
v000001d379c93750_0 .net *"_ivl_9", 0 0, L_000001d379cc57d0;  1 drivers
v000001d379c923f0_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379c91ef0_0 .net "predicted", 0 0, L_000001d379cc40a0;  alias, 1 drivers
v000001d379c91d10_0 .var "predicted_to_EX", 0 0;
v000001d379c92490_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
v000001d379c913b0_0 .var "state", 1 0;
E_000001d379c1a090 .event posedge, v000001d379c923f0_0, v000001d379c7eb20_0;
L_000001d379cc1b60 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce02c8;
L_000001d379cc3500 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0310;
L_000001d379cc33c0 .cmp/eq 2, v000001d379c913b0_0, L_000001d379ce0358;
L_000001d379cc12a0 .cmp/eq 2, v000001d379c913b0_0, L_000001d379ce03a0;
S_000001d379c8b870 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d379c8c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d379c9c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c9c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c9c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c9c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c9c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c9c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c9c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c9c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c9c470 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c9c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c9c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c9c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c9c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c9c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c9c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c9c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c9c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c9c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c9c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c9c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c9c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c9c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c9c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c9c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c9c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c92df0_0 .net "EX1_memread", 0 0, v000001d379c8e420_0;  alias, 1 drivers
v000001d379c92e90_0 .net "EX1_rd_ind", 4 0, v000001d379c8d980_0;  alias, 1 drivers
v000001d379c91a90_0 .net "EX1_rd_indzero", 0 0, v000001d379c8eec0_0;  alias, 1 drivers
v000001d379c92f30_0 .net "EX2_memread", 0 0, v000001d379c8f960_0;  alias, 1 drivers
v000001d379c92fd0_0 .net "EX2_rd_ind", 4 0, v000001d379c8ef60_0;  alias, 1 drivers
v000001d379c93070_0 .net "EX2_rd_indzero", 0 0, v000001d379c8f1e0_0;  alias, 1 drivers
v000001d379c93110_0 .var "ID_EX1_flush", 0 0;
v000001d379c931b0_0 .var "ID_EX2_flush", 0 0;
v000001d379c93250_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
v000001d379c932f0_0 .net "ID_rs1_ind", 4 0, v000001d379cace00_0;  alias, 1 drivers
v000001d379c95a50_0 .net "ID_rs2_ind", 4 0, v000001d379caaf60_0;  alias, 1 drivers
v000001d379c954b0_0 .var "IF_ID_Write", 0 0;
v000001d379c94830_0 .var "IF_ID_flush", 0 0;
v000001d379c93d90_0 .var "PC_Write", 0 0;
v000001d379c94d30_0 .net "Wrong_prediction", 0 0, L_000001d379d2bcb0;  alias, 1 drivers
E_000001d379c19c90/0 .event anyedge, v000001d379c82130_0, v000001d379c8e420_0, v000001d379c8eec0_0, v000001d379c8d660_0;
E_000001d379c19c90/1 .event anyedge, v000001d379c8d980_0, v000001d379c8e060_0, v000001d379b7cdd0_0, v000001d379c8f1e0_0;
E_000001d379c19c90/2 .event anyedge, v000001d379c7eda0_0, v000001d379c8e740_0;
E_000001d379c19c90 .event/or E_000001d379c19c90/0, E_000001d379c19c90/1, E_000001d379c19c90/2;
S_000001d379c8b550 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d379c8c360;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d379c9c830 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379c9c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379c9c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379c9c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379c9c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379c9c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379c9c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379c9c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379c9c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379c9ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379c9ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379c9ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379c9cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379c9cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379c9cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379c9cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379c9cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379c9cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379c9cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379c9cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379c9cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379c9ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379c9cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379c9cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379c9cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d379cc56f0 .functor OR 1, L_000001d379cc26a0, L_000001d379cc2740, C4<0>, C4<0>;
L_000001d379cc42d0 .functor OR 1, L_000001d379cc56f0, L_000001d379cc2880, C4<0>, C4<0>;
L_000001d379cc48f0 .functor OR 1, L_000001d379cc42d0, L_000001d379cc29c0, C4<0>, C4<0>;
L_000001d379cc4650 .functor OR 1, L_000001d379cc48f0, L_000001d379cc2ba0, C4<0>, C4<0>;
L_000001d379cc54c0 .functor OR 1, L_000001d379cc4650, L_000001d379cc2d80, C4<0>, C4<0>;
L_000001d379cc4ce0 .functor OR 1, L_000001d379cc54c0, L_000001d379cc3460, C4<0>, C4<0>;
L_000001d379cc5060 .functor OR 1, L_000001d379cc4ce0, L_000001d379cc2f60, C4<0>, C4<0>;
L_000001d379cc4110 .functor OR 1, L_000001d379cc5060, L_000001d379cc10c0, C4<0>, C4<0>;
L_000001d379cc4420 .functor OR 1, L_000001d379cc3820, L_000001d379cc3a00, C4<0>, C4<0>;
L_000001d379cc4d50 .functor OR 1, L_000001d379cc4420, L_000001d379cc3c80, C4<0>, C4<0>;
L_000001d379cc5760 .functor OR 1, L_000001d379cc4d50, L_000001d379cc3960, C4<0>, C4<0>;
L_000001d379cc5220 .functor OR 1, L_000001d379cc5760, L_000001d379cc38c0, C4<0>, C4<0>;
v000001d379c93e30_0 .net "ID_opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
L_000001d379ce0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94330_0 .net/2u *"_ivl_0", 11 0, L_000001d379ce0670;  1 drivers
L_000001d379ce0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94f10_0 .net/2u *"_ivl_10", 11 0, L_000001d379ce0700;  1 drivers
L_000001d379ce0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c95eb0_0 .net/2u *"_ivl_102", 11 0, L_000001d379ce0bc8;  1 drivers
L_000001d379ce0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c959b0_0 .net/2u *"_ivl_106", 11 0, L_000001d379ce0c10;  1 drivers
v000001d379c952d0_0 .net *"_ivl_12", 0 0, L_000001d379cc2880;  1 drivers
v000001d379c95f50_0 .net *"_ivl_15", 0 0, L_000001d379cc42d0;  1 drivers
L_000001d379ce0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94b50_0 .net/2u *"_ivl_16", 11 0, L_000001d379ce0748;  1 drivers
v000001d379c946f0_0 .net *"_ivl_18", 0 0, L_000001d379cc29c0;  1 drivers
v000001d379c95af0_0 .net *"_ivl_2", 0 0, L_000001d379cc26a0;  1 drivers
v000001d379c943d0_0 .net *"_ivl_21", 0 0, L_000001d379cc48f0;  1 drivers
L_000001d379ce0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c93ed0_0 .net/2u *"_ivl_22", 11 0, L_000001d379ce0790;  1 drivers
v000001d379c95ff0_0 .net *"_ivl_24", 0 0, L_000001d379cc2ba0;  1 drivers
v000001d379c948d0_0 .net *"_ivl_27", 0 0, L_000001d379cc4650;  1 drivers
L_000001d379ce07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c95b90_0 .net/2u *"_ivl_28", 11 0, L_000001d379ce07d8;  1 drivers
v000001d379c957d0_0 .net *"_ivl_30", 0 0, L_000001d379cc2d80;  1 drivers
v000001d379c95c30_0 .net *"_ivl_33", 0 0, L_000001d379cc54c0;  1 drivers
L_000001d379ce0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94650_0 .net/2u *"_ivl_34", 11 0, L_000001d379ce0820;  1 drivers
v000001d379c94dd0_0 .net *"_ivl_36", 0 0, L_000001d379cc3460;  1 drivers
v000001d379c94970_0 .net *"_ivl_39", 0 0, L_000001d379cc4ce0;  1 drivers
L_000001d379ce06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d379c96090_0 .net/2u *"_ivl_4", 11 0, L_000001d379ce06b8;  1 drivers
L_000001d379ce0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d379c95cd0_0 .net/2u *"_ivl_40", 11 0, L_000001d379ce0868;  1 drivers
v000001d379c95050_0 .net *"_ivl_42", 0 0, L_000001d379cc2f60;  1 drivers
v000001d379c95d70_0 .net *"_ivl_45", 0 0, L_000001d379cc5060;  1 drivers
L_000001d379ce08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94fb0_0 .net/2u *"_ivl_46", 11 0, L_000001d379ce08b0;  1 drivers
v000001d379c950f0_0 .net *"_ivl_48", 0 0, L_000001d379cc10c0;  1 drivers
L_000001d379ce08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d379c93a70_0 .net/2u *"_ivl_52", 11 0, L_000001d379ce08f8;  1 drivers
L_000001d379ce0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d379c961d0_0 .net/2u *"_ivl_56", 11 0, L_000001d379ce0940;  1 drivers
v000001d379c94e70_0 .net *"_ivl_6", 0 0, L_000001d379cc2740;  1 drivers
L_000001d379ce0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d379c95190_0 .net/2u *"_ivl_60", 11 0, L_000001d379ce0988;  1 drivers
L_000001d379ce09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c95e10_0 .net/2u *"_ivl_64", 11 0, L_000001d379ce09d0;  1 drivers
L_000001d379ce0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94790_0 .net/2u *"_ivl_68", 11 0, L_000001d379ce0a18;  1 drivers
L_000001d379ce0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d379c94a10_0 .net/2u *"_ivl_72", 11 0, L_000001d379ce0a60;  1 drivers
v000001d379c93cf0_0 .net *"_ivl_74", 0 0, L_000001d379cc3820;  1 drivers
L_000001d379ce0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d379c94470_0 .net/2u *"_ivl_76", 11 0, L_000001d379ce0aa8;  1 drivers
v000001d379c95910_0 .net *"_ivl_78", 0 0, L_000001d379cc3a00;  1 drivers
v000001d379c93c50_0 .net *"_ivl_81", 0 0, L_000001d379cc4420;  1 drivers
L_000001d379ce0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d379c96130_0 .net/2u *"_ivl_82", 11 0, L_000001d379ce0af0;  1 drivers
v000001d379c95370_0 .net *"_ivl_84", 0 0, L_000001d379cc3c80;  1 drivers
v000001d379c94150_0 .net *"_ivl_87", 0 0, L_000001d379cc4d50;  1 drivers
L_000001d379ce0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d379c93bb0_0 .net/2u *"_ivl_88", 11 0, L_000001d379ce0b38;  1 drivers
v000001d379c93b10_0 .net *"_ivl_9", 0 0, L_000001d379cc56f0;  1 drivers
v000001d379c94ab0_0 .net *"_ivl_90", 0 0, L_000001d379cc3960;  1 drivers
v000001d379c95690_0 .net *"_ivl_93", 0 0, L_000001d379cc5760;  1 drivers
L_000001d379ce0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d379c93f70_0 .net/2u *"_ivl_94", 11 0, L_000001d379ce0b80;  1 drivers
v000001d379c941f0_0 .net *"_ivl_96", 0 0, L_000001d379cc38c0;  1 drivers
v000001d379c95870_0 .net *"_ivl_99", 0 0, L_000001d379cc5220;  1 drivers
v000001d379c94010_0 .net "is_beq", 0 0, L_000001d379cc1160;  alias, 1 drivers
v000001d379c94290_0 .net "is_bne", 0 0, L_000001d379cc1340;  alias, 1 drivers
v000001d379c94bf0_0 .net "is_j", 0 0, L_000001d379cc3dc0;  alias, 1 drivers
v000001d379c94510_0 .net "is_jal", 0 0, L_000001d379cc3d20;  alias, 1 drivers
v000001d379c95230_0 .net "is_jr", 0 0, L_000001d379cc36e0;  alias, 1 drivers
v000001d379c940b0_0 .net "is_oper2_immed", 0 0, L_000001d379cc4110;  alias, 1 drivers
v000001d379c945b0_0 .net "memread", 0 0, L_000001d379cc3aa0;  alias, 1 drivers
v000001d379c94c90_0 .net "memwrite", 0 0, L_000001d379cc3780;  alias, 1 drivers
v000001d379c95410_0 .net "regwrite", 0 0, L_000001d379cc3be0;  alias, 1 drivers
L_000001d379cc26a0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0670;
L_000001d379cc2740 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce06b8;
L_000001d379cc2880 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0700;
L_000001d379cc29c0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0748;
L_000001d379cc2ba0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0790;
L_000001d379cc2d80 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce07d8;
L_000001d379cc3460 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0820;
L_000001d379cc2f60 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0868;
L_000001d379cc10c0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce08b0;
L_000001d379cc1160 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce08f8;
L_000001d379cc1340 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0940;
L_000001d379cc36e0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0988;
L_000001d379cc3d20 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce09d0;
L_000001d379cc3dc0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0a18;
L_000001d379cc3820 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0a60;
L_000001d379cc3a00 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0aa8;
L_000001d379cc3c80 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0af0;
L_000001d379cc3960 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0b38;
L_000001d379cc38c0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0b80;
L_000001d379cc3be0 .reduce/nor L_000001d379cc5220;
L_000001d379cc3aa0 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0bc8;
L_000001d379cc3780 .cmp/eq 12, v000001d379cac680_0, L_000001d379ce0c10;
S_000001d379c8ba00 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d379c8c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d379ca4dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379ca4df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379ca4e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379ca4e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379ca4ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379ca4ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379ca4f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379ca4f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379ca4f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379ca4fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379ca4ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379ca5028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379ca5060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379ca5098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379ca50d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379ca5108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379ca5140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379ca5178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379ca51b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379ca51e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379ca5220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379ca5258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379ca5290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379ca52c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379ca5300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c95550_0 .var "Immed", 31 0;
v000001d379c955f0_0 .net "Inst", 31 0, v000001d379c98ed0_0;  alias, 1 drivers
v000001d379c95730_0 .net "opcode", 11 0, v000001d379cac680_0;  alias, 1 drivers
E_000001d379c1a2d0 .event anyedge, v000001d379c8e740_0, v000001d379c955f0_0;
S_000001d379c8bb90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d379c8c360;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d379c97f30_0 .var "Read_data1", 31 0;
v000001d379c973f0_0 .var "Read_data2", 31 0;
v000001d379c98070_0 .net "Read_reg1", 4 0, v000001d379cace00_0;  alias, 1 drivers
v000001d379c981b0_0 .net "Read_reg2", 4 0, v000001d379caaf60_0;  alias, 1 drivers
v000001d379c984d0_0 .net "Write_data", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379c96b30_0 .net "Write_en", 0 0, v000001d379ca63c0_0;  alias, 1 drivers
v000001d379c97cb0_0 .net "Write_reg", 4 0, v000001d379ca6be0_0;  alias, 1 drivers
v000001d379c98570_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379c96810_0 .var/i "i", 31 0;
v000001d379c98250 .array "reg_file", 0 31, 31 0;
v000001d379c97b70_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c19e10 .event posedge, v000001d379c923f0_0;
S_000001d379c8a8d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d379c8bb90;
 .timescale 0 0;
v000001d379c97ad0_0 .var/i "i", 31 0;
S_000001d379c8bd20 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d379ca5340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379ca5378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379ca53b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379ca53e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379ca5420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379ca5458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379ca5490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379ca54c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379ca5500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379ca5538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379ca5570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379ca55a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379ca55e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379ca5618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379ca5650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379ca5688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379ca56c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379ca56f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379ca5730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379ca5768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379ca57a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379ca57d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379ca5810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379ca5848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379ca5880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379c98ed0_0 .var "ID_INST", 31 0;
v000001d379cabfa0_0 .var "ID_PC", 31 0;
v000001d379cac680_0 .var "ID_opcode", 11 0;
v000001d379cab780_0 .var "ID_rd_ind", 4 0;
v000001d379cace00_0 .var "ID_rs1_ind", 4 0;
v000001d379caaf60_0 .var "ID_rs2_ind", 4 0;
v000001d379cab3c0_0 .net "IF_FLUSH", 0 0, v000001d379c94830_0;  alias, 1 drivers
v000001d379cab960_0 .net "IF_INST", 31 0, L_000001d379cc5300;  alias, 1 drivers
v000001d379caac40_0 .net "IF_PC", 31 0, v000001d379cac5e0_0;  alias, 1 drivers
v000001d379caba00_0 .net "clk", 0 0, L_000001d379cc47a0;  1 drivers
v000001d379cacae0_0 .net "if_id_Write", 0 0, v000001d379c954b0_0;  alias, 1 drivers
v000001d379cab820_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c1a490 .event posedge, v000001d379c7eb20_0, v000001d379caba00_0;
S_000001d379c8beb0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d379ca60a0_0 .net "EX1_PFC", 31 0, L_000001d379cbc200;  alias, 1 drivers
v000001d379ca7540_0 .net "EX2_PFC", 31 0, v000001d379c8f000_0;  alias, 1 drivers
v000001d379ca7400_0 .net "ID_PFC", 31 0, L_000001d379cc3280;  alias, 1 drivers
v000001d379ca77c0_0 .net "PC_src", 2 0, L_000001d379cc2a60;  alias, 1 drivers
v000001d379ca5ec0_0 .net "PC_write", 0 0, v000001d379c93d90_0;  alias, 1 drivers
L_000001d379ce0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d379ca7e00_0 .net/2u *"_ivl_0", 31 0, L_000001d379ce0088;  1 drivers
v000001d379ca7360_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379ca6780_0 .net "inst", 31 0, L_000001d379cc5300;  alias, 1 drivers
v000001d379ca6d20_0 .net "inst_mem_in", 31 0, v000001d379cac5e0_0;  alias, 1 drivers
v000001d379ca6aa0_0 .net "pc_reg_in", 31 0, L_000001d379cc41f0;  1 drivers
v000001d379ca7ea0_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
L_000001d379cc2240 .arith/sum 32, v000001d379cac5e0_0, L_000001d379ce0088;
S_000001d379c8c4f0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d379c8beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d379cc5300 .functor BUFZ 32, L_000001d379cc2c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379cabe60_0 .net "Data_Out", 31 0, L_000001d379cc5300;  alias, 1 drivers
v000001d379caad80 .array "InstMem", 0 1023, 31 0;
v000001d379cac040_0 .net *"_ivl_0", 31 0, L_000001d379cc2c40;  1 drivers
v000001d379cabd20_0 .net *"_ivl_3", 9 0, L_000001d379cc2560;  1 drivers
v000001d379caae20_0 .net *"_ivl_4", 11 0, L_000001d379cc2e20;  1 drivers
L_000001d379ce01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d379cac360_0 .net *"_ivl_7", 1 0, L_000001d379ce01a8;  1 drivers
v000001d379cacea0_0 .net "addr", 31 0, v000001d379cac5e0_0;  alias, 1 drivers
v000001d379cacf40_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379cacfe0_0 .var/i "i", 31 0;
L_000001d379cc2c40 .array/port v000001d379caad80, L_000001d379cc2e20;
L_000001d379cc2560 .part v000001d379cac5e0_0, 0, 10;
L_000001d379cc2e20 .concat [ 10 2 0 0], L_000001d379cc2560, L_000001d379ce01a8;
S_000001d379c8a740 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d379c8beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d379c1a0d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d379cabf00_0 .net "DataIn", 31 0, L_000001d379cc41f0;  alias, 1 drivers
v000001d379cac5e0_0 .var "DataOut", 31 0;
v000001d379cad080_0 .net "PC_Write", 0 0, v000001d379c93d90_0;  alias, 1 drivers
v000001d379cac540_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379cac720_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
S_000001d379c8b0a0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d379c8beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d379c1a250 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d379bfd3b0 .functor NOT 1, L_000001d379cc3000, C4<0>, C4<0>, C4<0>;
L_000001d379bfd420 .functor NOT 1, L_000001d379cc1de0, C4<0>, C4<0>, C4<0>;
L_000001d379bfd490 .functor AND 1, L_000001d379bfd3b0, L_000001d379bfd420, C4<1>, C4<1>;
L_000001d379bfd1f0 .functor NOT 1, L_000001d379cc1840, C4<0>, C4<0>, C4<0>;
L_000001d379b9b2f0 .functor AND 1, L_000001d379bfd490, L_000001d379bfd1f0, C4<1>, C4<1>;
L_000001d379b9b440 .functor AND 32, L_000001d379cc1f20, L_000001d379cc2240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379b9ba60 .functor NOT 1, L_000001d379cc1e80, C4<0>, C4<0>, C4<0>;
L_000001d379b9bbb0 .functor NOT 1, L_000001d379cc30a0, C4<0>, C4<0>, C4<0>;
L_000001d379cc5290 .functor AND 1, L_000001d379b9ba60, L_000001d379b9bbb0, C4<1>, C4<1>;
L_000001d379cc4260 .functor AND 1, L_000001d379cc5290, L_000001d379cc15c0, C4<1>, C4<1>;
L_000001d379cc4340 .functor AND 32, L_000001d379cc1d40, L_000001d379cc3280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc4500 .functor OR 32, L_000001d379b9b440, L_000001d379cc4340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379cc5610 .functor NOT 1, L_000001d379cc1fc0, C4<0>, C4<0>, C4<0>;
L_000001d379cc4730 .functor AND 1, L_000001d379cc5610, L_000001d379cc3140, C4<1>, C4<1>;
L_000001d379cc43b0 .functor NOT 1, L_000001d379cc1c00, C4<0>, C4<0>, C4<0>;
L_000001d379cc4490 .functor AND 1, L_000001d379cc4730, L_000001d379cc43b0, C4<1>, C4<1>;
L_000001d379cc5a00 .functor AND 32, L_000001d379cc2380, v000001d379cac5e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc4c70 .functor OR 32, L_000001d379cc4500, L_000001d379cc5a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379cc5920 .functor NOT 1, L_000001d379cc31e0, C4<0>, C4<0>, C4<0>;
L_000001d379cc4030 .functor AND 1, L_000001d379cc5920, L_000001d379cc2060, C4<1>, C4<1>;
L_000001d379cc4b90 .functor AND 1, L_000001d379cc4030, L_000001d379cc2100, C4<1>, C4<1>;
L_000001d379cc5370 .functor AND 32, L_000001d379cc2b00, L_000001d379cbc200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc4570 .functor OR 32, L_000001d379cc4c70, L_000001d379cc5370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d379cc51b0 .functor NOT 1, L_000001d379cc35a0, C4<0>, C4<0>, C4<0>;
L_000001d379cc53e0 .functor AND 1, L_000001d379cc21a0, L_000001d379cc51b0, C4<1>, C4<1>;
L_000001d379cc5450 .functor NOT 1, L_000001d379cc18e0, C4<0>, C4<0>, C4<0>;
L_000001d379cc55a0 .functor AND 1, L_000001d379cc53e0, L_000001d379cc5450, C4<1>, C4<1>;
L_000001d379cc4c00 .functor AND 32, L_000001d379cc1520, v000001d379c8f000_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379cc41f0 .functor OR 32, L_000001d379cc4570, L_000001d379cc4c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379caccc0_0 .net *"_ivl_1", 0 0, L_000001d379cc3000;  1 drivers
v000001d379cab0a0_0 .net *"_ivl_11", 0 0, L_000001d379cc1840;  1 drivers
v000001d379caa920_0 .net *"_ivl_12", 0 0, L_000001d379bfd1f0;  1 drivers
v000001d379cac9a0_0 .net *"_ivl_14", 0 0, L_000001d379b9b2f0;  1 drivers
v000001d379cab640_0 .net *"_ivl_16", 31 0, L_000001d379cc1f20;  1 drivers
v000001d379caab00_0 .net *"_ivl_18", 31 0, L_000001d379b9b440;  1 drivers
v000001d379cac180_0 .net *"_ivl_2", 0 0, L_000001d379bfd3b0;  1 drivers
v000001d379cab460_0 .net *"_ivl_21", 0 0, L_000001d379cc1e80;  1 drivers
v000001d379caaec0_0 .net *"_ivl_22", 0 0, L_000001d379b9ba60;  1 drivers
v000001d379cacb80_0 .net *"_ivl_25", 0 0, L_000001d379cc30a0;  1 drivers
v000001d379caace0_0 .net *"_ivl_26", 0 0, L_000001d379b9bbb0;  1 drivers
v000001d379cac860_0 .net *"_ivl_28", 0 0, L_000001d379cc5290;  1 drivers
v000001d379cacc20_0 .net *"_ivl_31", 0 0, L_000001d379cc15c0;  1 drivers
v000001d379cab8c0_0 .net *"_ivl_32", 0 0, L_000001d379cc4260;  1 drivers
v000001d379cac400_0 .net *"_ivl_34", 31 0, L_000001d379cc1d40;  1 drivers
v000001d379cacd60_0 .net *"_ivl_36", 31 0, L_000001d379cc4340;  1 drivers
v000001d379caa9c0_0 .net *"_ivl_38", 31 0, L_000001d379cc4500;  1 drivers
v000001d379cac220_0 .net *"_ivl_41", 0 0, L_000001d379cc1fc0;  1 drivers
v000001d379cabaa0_0 .net *"_ivl_42", 0 0, L_000001d379cc5610;  1 drivers
v000001d379cac0e0_0 .net *"_ivl_45", 0 0, L_000001d379cc3140;  1 drivers
v000001d379cab1e0_0 .net *"_ivl_46", 0 0, L_000001d379cc4730;  1 drivers
v000001d379cac7c0_0 .net *"_ivl_49", 0 0, L_000001d379cc1c00;  1 drivers
v000001d379caaa60_0 .net *"_ivl_5", 0 0, L_000001d379cc1de0;  1 drivers
v000001d379cac900_0 .net *"_ivl_50", 0 0, L_000001d379cc43b0;  1 drivers
v000001d379caaba0_0 .net *"_ivl_52", 0 0, L_000001d379cc4490;  1 drivers
v000001d379cac2c0_0 .net *"_ivl_54", 31 0, L_000001d379cc2380;  1 drivers
v000001d379cab000_0 .net *"_ivl_56", 31 0, L_000001d379cc5a00;  1 drivers
v000001d379cab140_0 .net *"_ivl_58", 31 0, L_000001d379cc4c70;  1 drivers
v000001d379cab500_0 .net *"_ivl_6", 0 0, L_000001d379bfd420;  1 drivers
v000001d379cab280_0 .net *"_ivl_61", 0 0, L_000001d379cc31e0;  1 drivers
v000001d379cabdc0_0 .net *"_ivl_62", 0 0, L_000001d379cc5920;  1 drivers
v000001d379cabb40_0 .net *"_ivl_65", 0 0, L_000001d379cc2060;  1 drivers
v000001d379cab320_0 .net *"_ivl_66", 0 0, L_000001d379cc4030;  1 drivers
v000001d379cab5a0_0 .net *"_ivl_69", 0 0, L_000001d379cc2100;  1 drivers
v000001d379cab6e0_0 .net *"_ivl_70", 0 0, L_000001d379cc4b90;  1 drivers
v000001d379cabbe0_0 .net *"_ivl_72", 31 0, L_000001d379cc2b00;  1 drivers
v000001d379cabc80_0 .net *"_ivl_74", 31 0, L_000001d379cc5370;  1 drivers
v000001d379cac4a0_0 .net *"_ivl_76", 31 0, L_000001d379cc4570;  1 drivers
v000001d379cad760_0 .net *"_ivl_79", 0 0, L_000001d379cc21a0;  1 drivers
v000001d379cad4e0_0 .net *"_ivl_8", 0 0, L_000001d379bfd490;  1 drivers
v000001d379cad800_0 .net *"_ivl_81", 0 0, L_000001d379cc35a0;  1 drivers
v000001d379cad260_0 .net *"_ivl_82", 0 0, L_000001d379cc51b0;  1 drivers
v000001d379cad120_0 .net *"_ivl_84", 0 0, L_000001d379cc53e0;  1 drivers
v000001d379cad1c0_0 .net *"_ivl_87", 0 0, L_000001d379cc18e0;  1 drivers
v000001d379cad6c0_0 .net *"_ivl_88", 0 0, L_000001d379cc5450;  1 drivers
v000001d379cad3a0_0 .net *"_ivl_90", 0 0, L_000001d379cc55a0;  1 drivers
v000001d379cad300_0 .net *"_ivl_92", 31 0, L_000001d379cc1520;  1 drivers
v000001d379cad440_0 .net *"_ivl_94", 31 0, L_000001d379cc4c00;  1 drivers
v000001d379cad580_0 .net "ina", 31 0, L_000001d379cc2240;  1 drivers
v000001d379cad620_0 .net "inb", 31 0, L_000001d379cc3280;  alias, 1 drivers
v000001d379ca68c0_0 .net "inc", 31 0, v000001d379cac5e0_0;  alias, 1 drivers
v000001d379ca7f40_0 .net "ind", 31 0, L_000001d379cbc200;  alias, 1 drivers
v000001d379ca7fe0_0 .net "ine", 31 0, v000001d379c8f000_0;  alias, 1 drivers
L_000001d379ce00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379ca7220_0 .net "inf", 31 0, L_000001d379ce00d0;  1 drivers
L_000001d379ce0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379ca8080_0 .net "ing", 31 0, L_000001d379ce0118;  1 drivers
L_000001d379ce0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d379ca6e60_0 .net "inh", 31 0, L_000001d379ce0160;  1 drivers
v000001d379ca6960_0 .net "out", 31 0, L_000001d379cc41f0;  alias, 1 drivers
v000001d379ca7720_0 .net "sel", 2 0, L_000001d379cc2a60;  alias, 1 drivers
L_000001d379cc3000 .part L_000001d379cc2a60, 2, 1;
L_000001d379cc1de0 .part L_000001d379cc2a60, 1, 1;
L_000001d379cc1840 .part L_000001d379cc2a60, 0, 1;
LS_000001d379cc1f20_0_0 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_4 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_8 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_12 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_16 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_20 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_24 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_0_28 .concat [ 1 1 1 1], L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0, L_000001d379b9b2f0;
LS_000001d379cc1f20_1_0 .concat [ 4 4 4 4], LS_000001d379cc1f20_0_0, LS_000001d379cc1f20_0_4, LS_000001d379cc1f20_0_8, LS_000001d379cc1f20_0_12;
LS_000001d379cc1f20_1_4 .concat [ 4 4 4 4], LS_000001d379cc1f20_0_16, LS_000001d379cc1f20_0_20, LS_000001d379cc1f20_0_24, LS_000001d379cc1f20_0_28;
L_000001d379cc1f20 .concat [ 16 16 0 0], LS_000001d379cc1f20_1_0, LS_000001d379cc1f20_1_4;
L_000001d379cc1e80 .part L_000001d379cc2a60, 2, 1;
L_000001d379cc30a0 .part L_000001d379cc2a60, 1, 1;
L_000001d379cc15c0 .part L_000001d379cc2a60, 0, 1;
LS_000001d379cc1d40_0_0 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_4 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_8 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_12 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_16 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_20 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_24 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_0_28 .concat [ 1 1 1 1], L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260, L_000001d379cc4260;
LS_000001d379cc1d40_1_0 .concat [ 4 4 4 4], LS_000001d379cc1d40_0_0, LS_000001d379cc1d40_0_4, LS_000001d379cc1d40_0_8, LS_000001d379cc1d40_0_12;
LS_000001d379cc1d40_1_4 .concat [ 4 4 4 4], LS_000001d379cc1d40_0_16, LS_000001d379cc1d40_0_20, LS_000001d379cc1d40_0_24, LS_000001d379cc1d40_0_28;
L_000001d379cc1d40 .concat [ 16 16 0 0], LS_000001d379cc1d40_1_0, LS_000001d379cc1d40_1_4;
L_000001d379cc1fc0 .part L_000001d379cc2a60, 2, 1;
L_000001d379cc3140 .part L_000001d379cc2a60, 1, 1;
L_000001d379cc1c00 .part L_000001d379cc2a60, 0, 1;
LS_000001d379cc2380_0_0 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_4 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_8 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_12 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_16 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_20 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_24 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_0_28 .concat [ 1 1 1 1], L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490, L_000001d379cc4490;
LS_000001d379cc2380_1_0 .concat [ 4 4 4 4], LS_000001d379cc2380_0_0, LS_000001d379cc2380_0_4, LS_000001d379cc2380_0_8, LS_000001d379cc2380_0_12;
LS_000001d379cc2380_1_4 .concat [ 4 4 4 4], LS_000001d379cc2380_0_16, LS_000001d379cc2380_0_20, LS_000001d379cc2380_0_24, LS_000001d379cc2380_0_28;
L_000001d379cc2380 .concat [ 16 16 0 0], LS_000001d379cc2380_1_0, LS_000001d379cc2380_1_4;
L_000001d379cc31e0 .part L_000001d379cc2a60, 2, 1;
L_000001d379cc2060 .part L_000001d379cc2a60, 1, 1;
L_000001d379cc2100 .part L_000001d379cc2a60, 0, 1;
LS_000001d379cc2b00_0_0 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_4 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_8 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_12 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_16 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_20 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_24 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_0_28 .concat [ 1 1 1 1], L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90, L_000001d379cc4b90;
LS_000001d379cc2b00_1_0 .concat [ 4 4 4 4], LS_000001d379cc2b00_0_0, LS_000001d379cc2b00_0_4, LS_000001d379cc2b00_0_8, LS_000001d379cc2b00_0_12;
LS_000001d379cc2b00_1_4 .concat [ 4 4 4 4], LS_000001d379cc2b00_0_16, LS_000001d379cc2b00_0_20, LS_000001d379cc2b00_0_24, LS_000001d379cc2b00_0_28;
L_000001d379cc2b00 .concat [ 16 16 0 0], LS_000001d379cc2b00_1_0, LS_000001d379cc2b00_1_4;
L_000001d379cc21a0 .part L_000001d379cc2a60, 2, 1;
L_000001d379cc35a0 .part L_000001d379cc2a60, 1, 1;
L_000001d379cc18e0 .part L_000001d379cc2a60, 0, 1;
LS_000001d379cc1520_0_0 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_4 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_8 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_12 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_16 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_20 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_24 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_0_28 .concat [ 1 1 1 1], L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0, L_000001d379cc55a0;
LS_000001d379cc1520_1_0 .concat [ 4 4 4 4], LS_000001d379cc1520_0_0, LS_000001d379cc1520_0_4, LS_000001d379cc1520_0_8, LS_000001d379cc1520_0_12;
LS_000001d379cc1520_1_4 .concat [ 4 4 4 4], LS_000001d379cc1520_0_16, LS_000001d379cc1520_0_20, LS_000001d379cc1520_0_24, LS_000001d379cc1520_0_28;
L_000001d379cc1520 .concat [ 16 16 0 0], LS_000001d379cc1520_1_0, LS_000001d379cc1520_1_4;
S_000001d379c8abf0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d379ca75e0_0 .net "Write_Data", 31 0, v000001d379c7d400_0;  alias, 1 drivers
v000001d379ca6dc0_0 .net "addr", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379ca7900_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379ca6320_0 .net "mem_out", 31 0, v000001d379ca7180_0;  alias, 1 drivers
v000001d379ca5920_0 .net "mem_read", 0 0, v000001d379c7e120_0;  alias, 1 drivers
v000001d379ca59c0_0 .net "mem_write", 0 0, v000001d379c7f2a0_0;  alias, 1 drivers
S_000001d379c8ad80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d379c8abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d379ca5f60 .array "DataMem", 1023 0, 31 0;
v000001d379ca6000_0 .net "Data_In", 31 0, v000001d379c7d400_0;  alias, 1 drivers
v000001d379ca7180_0 .var "Data_Out", 31 0;
v000001d379ca7860_0 .net "Write_en", 0 0, v000001d379c7f2a0_0;  alias, 1 drivers
v000001d379ca6f00_0 .net "addr", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379ca5ba0_0 .net "clk", 0 0, L_000001d379bfc540;  alias, 1 drivers
v000001d379ca6fa0_0 .var/i "i", 31 0;
S_000001d379c8b230 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d379caf8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d379caf918 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d379caf950 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d379caf988 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d379caf9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d379caf9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d379cafa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d379cafa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d379cafaa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d379cafad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d379cafb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d379cafb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d379cafb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d379cafbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d379cafbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d379cafc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d379cafc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d379cafc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d379cafcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d379cafd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d379cafd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d379cafd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d379cafdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d379cafde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d379cafe20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d379ca66e0_0 .net "MEM_ALU_OUT", 31 0, v000001d379c7f0c0_0;  alias, 1 drivers
v000001d379ca7680_0 .net "MEM_Data_mem_out", 31 0, v000001d379ca7180_0;  alias, 1 drivers
v000001d379ca7040_0 .net "MEM_memread", 0 0, v000001d379c7e120_0;  alias, 1 drivers
v000001d379ca5c40_0 .net "MEM_opcode", 11 0, v000001d379c7dea0_0;  alias, 1 drivers
v000001d379ca7c20_0 .net "MEM_rd_ind", 4 0, v000001d379c7d860_0;  alias, 1 drivers
v000001d379ca74a0_0 .net "MEM_rd_indzero", 0 0, v000001d379c7d7c0_0;  alias, 1 drivers
v000001d379ca79a0_0 .net "MEM_regwrite", 0 0, v000001d379c7ee40_0;  alias, 1 drivers
v000001d379ca6b40_0 .var "WB_ALU_OUT", 31 0;
v000001d379ca6500_0 .var "WB_Data_mem_out", 31 0;
v000001d379ca5ce0_0 .var "WB_memread", 0 0;
v000001d379ca6be0_0 .var "WB_rd_ind", 4 0;
v000001d379ca70e0_0 .var "WB_rd_indzero", 0 0;
v000001d379ca63c0_0 .var "WB_regwrite", 0 0;
v000001d379ca5a60_0 .net "clk", 0 0, L_000001d379d2be70;  1 drivers
v000001d379ca6460_0 .var "hlt", 0 0;
v000001d379ca7cc0_0 .net "rst", 0 0, v000001d379cbea00_0;  alias, 1 drivers
E_000001d379c19950 .event posedge, v000001d379c7eb20_0, v000001d379ca5a60_0;
S_000001d379c8b3c0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d379a49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d379d2bc40 .functor AND 32, v000001d379ca6500_0, L_000001d379d321d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2bb60 .functor NOT 1, v000001d379ca5ce0_0, C4<0>, C4<0>, C4<0>;
L_000001d379d2bbd0 .functor AND 32, v000001d379ca6b40_0, L_000001d379d31cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d379d2bd20 .functor OR 32, L_000001d379d2bc40, L_000001d379d2bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d379ca72c0_0 .net "Write_Data_RegFile", 31 0, L_000001d379d2bd20;  alias, 1 drivers
v000001d379ca7a40_0 .net *"_ivl_0", 31 0, L_000001d379d321d0;  1 drivers
v000001d379ca6c80_0 .net *"_ivl_2", 31 0, L_000001d379d2bc40;  1 drivers
v000001d379ca7ae0_0 .net *"_ivl_4", 0 0, L_000001d379d2bb60;  1 drivers
v000001d379ca61e0_0 .net *"_ivl_6", 31 0, L_000001d379d31cd0;  1 drivers
v000001d379ca7b80_0 .net *"_ivl_8", 31 0, L_000001d379d2bbd0;  1 drivers
v000001d379ca7d60_0 .net "alu_out", 31 0, v000001d379ca6b40_0;  alias, 1 drivers
v000001d379ca65a0_0 .net "mem_out", 31 0, v000001d379ca6500_0;  alias, 1 drivers
v000001d379ca5b00_0 .net "mem_read", 0 0, v000001d379ca5ce0_0;  alias, 1 drivers
LS_000001d379d321d0_0_0 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_4 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_8 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_12 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_16 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_20 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_24 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_0_28 .concat [ 1 1 1 1], v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0, v000001d379ca5ce0_0;
LS_000001d379d321d0_1_0 .concat [ 4 4 4 4], LS_000001d379d321d0_0_0, LS_000001d379d321d0_0_4, LS_000001d379d321d0_0_8, LS_000001d379d321d0_0_12;
LS_000001d379d321d0_1_4 .concat [ 4 4 4 4], LS_000001d379d321d0_0_16, LS_000001d379d321d0_0_20, LS_000001d379d321d0_0_24, LS_000001d379d321d0_0_28;
L_000001d379d321d0 .concat [ 16 16 0 0], LS_000001d379d321d0_1_0, LS_000001d379d321d0_1_4;
LS_000001d379d31cd0_0_0 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_4 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_8 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_12 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_16 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_20 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_24 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_0_28 .concat [ 1 1 1 1], L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60, L_000001d379d2bb60;
LS_000001d379d31cd0_1_0 .concat [ 4 4 4 4], LS_000001d379d31cd0_0_0, LS_000001d379d31cd0_0_4, LS_000001d379d31cd0_0_8, LS_000001d379d31cd0_0_12;
LS_000001d379d31cd0_1_4 .concat [ 4 4 4 4], LS_000001d379d31cd0_0_16, LS_000001d379d31cd0_0_20, LS_000001d379d31cd0_0_24, LS_000001d379d31cd0_0_28;
L_000001d379d31cd0 .concat [ 16 16 0 0], LS_000001d379d31cd0_1_0, LS_000001d379d31cd0_1_4;
    .scope S_000001d379c8a740;
T_0 ;
    %wait E_000001d379c1a090;
    %load/vec4 v000001d379cac720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d379cac5e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d379cad080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d379cabf00_0;
    %assign/vec4 v000001d379cac5e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d379c8c4f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379cacfe0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d379cacfe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d379cacfe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %load/vec4 v000001d379cacfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d379cacfe0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379caad80, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d379c8bd20;
T_2 ;
    %wait E_000001d379c1a490;
    %load/vec4 v000001d379cab820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d379cabfa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c98ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379cab780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379caaf60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379cace00_0, 0;
    %assign/vec4 v000001d379cac680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d379cacae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d379cab3c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d379cabfa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c98ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379cab780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379caaf60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379cace00_0, 0;
    %assign/vec4 v000001d379cac680_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d379cacae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d379cab960_0;
    %assign/vec4 v000001d379c98ed0_0, 0;
    %load/vec4 v000001d379caac40_0;
    %assign/vec4 v000001d379cabfa0_0, 0;
    %load/vec4 v000001d379cab960_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d379caaf60_0, 0;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d379cac680_0, 4, 5;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d379cac680_0, 4, 5;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d379cab960_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d379cab960_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d379cace00_0, 0;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d379cab960_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d379cab780_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d379cab960_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d379cab780_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d379cab960_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d379cab780_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d379c8bb90;
T_3 ;
    %wait E_000001d379c1a090;
    %load/vec4 v000001d379c97b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379c96810_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d379c96810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d379c96810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379c98250, 0, 4;
    %load/vec4 v000001d379c96810_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d379c96810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d379c97cb0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d379c96b30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d379c984d0_0;
    %load/vec4 v000001d379c97cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379c98250, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379c98250, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d379c8bb90;
T_4 ;
    %wait E_000001d379c19e10;
    %load/vec4 v000001d379c97cb0_0;
    %load/vec4 v000001d379c98070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d379c97cb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d379c96b30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d379c984d0_0;
    %assign/vec4 v000001d379c97f30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d379c98070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d379c98250, 4;
    %assign/vec4 v000001d379c97f30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d379c8bb90;
T_5 ;
    %wait E_000001d379c19e10;
    %load/vec4 v000001d379c97cb0_0;
    %load/vec4 v000001d379c981b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d379c97cb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d379c96b30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d379c984d0_0;
    %assign/vec4 v000001d379c973f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d379c981b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d379c98250, 4;
    %assign/vec4 v000001d379c973f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d379c8bb90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d379c8a8d0;
    %jmp t_0;
    .scope S_000001d379c8a8d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379c97ad0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d379c97ad0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d379c97ad0_0;
    %ix/getv/s 4, v000001d379c97ad0_0;
    %load/vec4a v000001d379c98250, 4;
    %ix/getv/s 4, v000001d379c97ad0_0;
    %load/vec4a v000001d379c98250, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d379c97ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d379c97ad0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d379c8bb90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d379c8ba00;
T_7 ;
    %wait E_000001d379c1a2d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379c95550_0, 0, 32;
    %load/vec4 v000001d379c95730_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d379c95730_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d379c955f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d379c95550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d379c95730_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d379c95730_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d379c95730_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d379c955f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d379c95550_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d379c955f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d379c955f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d379c95550_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d379c8b6e0;
T_8 ;
    %wait E_000001d379c1a090;
    %load/vec4 v000001d379c92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d379c93570_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d379c93570_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d379c913b0_0;
    %load/vec4 v000001d379c939d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d379c913b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d379c8b6e0;
T_9 ;
    %wait E_000001d379c1a090;
    %load/vec4 v000001d379c92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c91d10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d379c91ef0_0;
    %assign/vec4 v000001d379c91d10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d379c8b870;
T_10 ;
    %wait E_000001d379c19c90;
    %load/vec4 v000001d379c94d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c93d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c954b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c94830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c93110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c931b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d379c92df0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d379c91a90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d379c932f0_0;
    %load/vec4 v000001d379c92e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d379c95a50_0;
    %load/vec4 v000001d379c92e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d379c92f30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d379c93070_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d379c932f0_0;
    %load/vec4 v000001d379c92fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d379c95a50_0;
    %load/vec4 v000001d379c92fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c93d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c954b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c94830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c93110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c931b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d379c93250_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c93d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c954b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c94830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c93110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c931b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c93d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d379c954b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c94830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c93110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c931b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d379c8af10;
T_11 ;
    %wait E_000001d379c19f90;
    %load/vec4 v000001d379c8e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d379c8eec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8dca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8d200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8c760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8da20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8ed80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8d980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8e6a0_0, 0;
    %assign/vec4 v000001d379c8d0c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d379c8d3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d379c8e740_0;
    %assign/vec4 v000001d379c8d0c0_0, 0;
    %load/vec4 v000001d379c8d660_0;
    %assign/vec4 v000001d379c8e6a0_0, 0;
    %load/vec4 v000001d379c8e060_0;
    %assign/vec4 v000001d379c8e1a0_0, 0;
    %load/vec4 v000001d379c8d520_0;
    %assign/vec4 v000001d379c8d980_0, 0;
    %load/vec4 v000001d379c8dc00_0;
    %assign/vec4 v000001d379c8ed80_0, 0;
    %load/vec4 v000001d379c8e7e0_0;
    %assign/vec4 v000001d379c8da20_0, 0;
    %load/vec4 v000001d379c8df20_0;
    %assign/vec4 v000001d379c8c760_0, 0;
    %load/vec4 v000001d379c8dfc0_0;
    %assign/vec4 v000001d379c8cda0_0, 0;
    %load/vec4 v000001d379c8c8a0_0;
    %assign/vec4 v000001d379c8e420_0, 0;
    %load/vec4 v000001d379c8de80_0;
    %assign/vec4 v000001d379c8cc60_0, 0;
    %load/vec4 v000001d379c8dac0_0;
    %assign/vec4 v000001d379c8d200_0, 0;
    %load/vec4 v000001d379c8d480_0;
    %assign/vec4 v000001d379c8e4c0_0, 0;
    %load/vec4 v000001d379c8e2e0_0;
    %assign/vec4 v000001d379c8cbc0_0, 0;
    %load/vec4 v000001d379c8d2a0_0;
    %assign/vec4 v000001d379c8dca0_0, 0;
    %load/vec4 v000001d379c8d340_0;
    %assign/vec4 v000001d379c8d020_0, 0;
    %load/vec4 v000001d379c8dde0_0;
    %assign/vec4 v000001d379c8ece0_0, 0;
    %load/vec4 v000001d379c8dd40_0;
    %assign/vec4 v000001d379c8e380_0, 0;
    %load/vec4 v000001d379c8c800_0;
    %assign/vec4 v000001d379c8cf80_0, 0;
    %load/vec4 v000001d379c8d5c0_0;
    %assign/vec4 v000001d379c8eec0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d379c8eec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8dca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8d200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8c760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8da20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8ed80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8d980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8e6a0_0, 0;
    %assign/vec4 v000001d379c8d0c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d379c8c1d0;
T_12 ;
    %wait E_000001d379c19c50;
    %load/vec4 v000001d379c91450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c90400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c90540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c904a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c91950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8ef60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8f500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8f140_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d379c8f320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c90360_0, 0;
    %assign/vec4 v000001d379c8fc80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d379c922b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d379c8e9c0_0;
    %assign/vec4 v000001d379c8fc80_0, 0;
    %load/vec4 v000001d379c8ea60_0;
    %assign/vec4 v000001d379c90360_0, 0;
    %load/vec4 v000001d379c8f640_0;
    %assign/vec4 v000001d379c8f320_0, 0;
    %load/vec4 v000001d379c8f6e0_0;
    %assign/vec4 v000001d379c8f140_0, 0;
    %load/vec4 v000001d379c902c0_0;
    %assign/vec4 v000001d379c8f500_0, 0;
    %load/vec4 v000001d379c8f3c0_0;
    %assign/vec4 v000001d379c8ef60_0, 0;
    %load/vec4 v000001d379c8eb00_0;
    %assign/vec4 v000001d379c8f5a0_0, 0;
    %load/vec4 v000001d379c90220_0;
    %assign/vec4 v000001d379c8f460_0, 0;
    %load/vec4 v000001d379c8fa00_0;
    %assign/vec4 v000001d379c91950_0, 0;
    %load/vec4 v000001d379c8ffa0_0;
    %assign/vec4 v000001d379c8faa0_0, 0;
    %load/vec4 v000001d379c90180_0;
    %assign/vec4 v000001d379c8f960_0, 0;
    %load/vec4 v000001d379c8fbe0_0;
    %assign/vec4 v000001d379c904a0_0, 0;
    %load/vec4 v000001d379c8fb40_0;
    %assign/vec4 v000001d379c90540_0, 0;
    %load/vec4 v000001d379c90040_0;
    %assign/vec4 v000001d379c90400_0, 0;
    %load/vec4 v000001d379c8f280_0;
    %assign/vec4 v000001d379c8fdc0_0, 0;
    %load/vec4 v000001d379c905e0_0;
    %assign/vec4 v000001d379c8f0a0_0, 0;
    %load/vec4 v000001d379c8f780_0;
    %assign/vec4 v000001d379c8f820_0, 0;
    %load/vec4 v000001d379c8fe60_0;
    %assign/vec4 v000001d379c8f8c0_0, 0;
    %load/vec4 v000001d379c900e0_0;
    %assign/vec4 v000001d379c8fd20_0, 0;
    %load/vec4 v000001d379c8eba0_0;
    %assign/vec4 v000001d379c8f000_0, 0;
    %load/vec4 v000001d379c8ff00_0;
    %assign/vec4 v000001d379c8f1e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c90400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c90540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c904a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8f960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c8faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c91950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c8f5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8ef60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8f500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c8f140_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d379c8f320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c90360_0, 0;
    %assign/vec4 v000001d379c8fc80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d379a7ca50;
T_13 ;
    %wait E_000001d379c18f10;
    %load/vec4 v000001d379c81050_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d379c81230_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d379a7c8c0;
T_14 ;
    %wait E_000001d379c18c10;
    %load/vec4 v000001d379c81a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d379c81af0_0;
    %pad/u 33;
    %load/vec4 v000001d379c826d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d379c81870_0, 0;
    %assign/vec4 v000001d379c82450_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d379c826d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d379c82450_0;
    %load/vec4 v000001d379c826d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d379c81af0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d379c826d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d379c826d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d379c82450_0, 0;
    %load/vec4 v000001d379c81af0_0;
    %ix/getv 4, v000001d379c826d0_0;
    %shiftl 4;
    %assign/vec4 v000001d379c81870_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d379c826d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d379c82450_0;
    %load/vec4 v000001d379c826d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d379c81af0_0;
    %load/vec4 v000001d379c826d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d379c826d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d379c82450_0, 0;
    %load/vec4 v000001d379c81af0_0;
    %ix/getv 4, v000001d379c826d0_0;
    %shiftr 4;
    %assign/vec4 v000001d379c81870_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c82450_0, 0;
    %load/vec4 v000001d379c81af0_0;
    %load/vec4 v000001d379c826d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d379c81870_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d379c82450_0, 0;
    %load/vec4 v000001d379c826d0_0;
    %load/vec4 v000001d379c81af0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d379c81870_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d379ad69c0;
T_15 ;
    %wait E_000001d379c18bd0;
    %load/vec4 v000001d379c7eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d379c7d7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c7ee40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c7f2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379c7e120_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d379c7dea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379c7d860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379c7d400_0, 0;
    %assign/vec4 v000001d379c7f0c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d379ba1f30_0;
    %assign/vec4 v000001d379c7f0c0_0, 0;
    %load/vec4 v000001d379c7d900_0;
    %assign/vec4 v000001d379c7d400_0, 0;
    %load/vec4 v000001d379c7eda0_0;
    %assign/vec4 v000001d379c7d860_0, 0;
    %load/vec4 v000001d379c7d040_0;
    %assign/vec4 v000001d379c7dea0_0, 0;
    %load/vec4 v000001d379b7cdd0_0;
    %assign/vec4 v000001d379c7e120_0, 0;
    %load/vec4 v000001d379b7cf10_0;
    %assign/vec4 v000001d379c7f2a0_0, 0;
    %load/vec4 v000001d379c7f200_0;
    %assign/vec4 v000001d379c7ee40_0, 0;
    %load/vec4 v000001d379c7eee0_0;
    %assign/vec4 v000001d379c7d7c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d379c8ad80;
T_16 ;
    %wait E_000001d379c19e10;
    %load/vec4 v000001d379ca7860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d379ca6000_0;
    %load/vec4 v000001d379ca6f00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379ca5f60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d379c8ad80;
T_17 ;
    %wait E_000001d379c19e10;
    %load/vec4 v000001d379ca6f00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d379ca5f60, 4;
    %assign/vec4 v000001d379ca7180_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d379c8ad80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379ca6fa0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d379ca6fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d379ca6fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d379ca5f60, 0, 4;
    %load/vec4 v000001d379ca6fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d379ca6fa0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d379c8ad80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d379ca6fa0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d379ca6fa0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d379ca6fa0_0;
    %load/vec4a v000001d379ca5f60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d379ca6fa0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d379ca6fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d379ca6fa0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d379c8b230;
T_20 ;
    %wait E_000001d379c19950;
    %load/vec4 v000001d379ca7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d379ca70e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379ca6460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379ca63c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d379ca5ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d379ca6be0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d379ca6500_0, 0;
    %assign/vec4 v000001d379ca6b40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d379ca66e0_0;
    %assign/vec4 v000001d379ca6b40_0, 0;
    %load/vec4 v000001d379ca7680_0;
    %assign/vec4 v000001d379ca6500_0, 0;
    %load/vec4 v000001d379ca7040_0;
    %assign/vec4 v000001d379ca5ce0_0, 0;
    %load/vec4 v000001d379ca7c20_0;
    %assign/vec4 v000001d379ca6be0_0, 0;
    %load/vec4 v000001d379ca79a0_0;
    %assign/vec4 v000001d379ca63c0_0, 0;
    %load/vec4 v000001d379ca74a0_0;
    %assign/vec4 v000001d379ca70e0_0, 0;
    %load/vec4 v000001d379ca5c40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d379ca6460_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d379a49f80;
T_21 ;
    %wait E_000001d379c18b90;
    %load/vec4 v000001d379cc0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d379cbfb80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d379cbfb80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d379cbfb80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d379c278d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d379cbe960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d379cbea00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d379c278d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d379cbe960_0;
    %inv;
    %assign/vec4 v000001d379cbe960_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d379c278d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d379cbea00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d379cbea00_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d379cbe820_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
