5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist3.1.vcd -o slist3.1.cdd -v slist3.1.v
3 0 $root $root NA 0 0 1
3 0 main main slist3.1.v 1 24 1
2 1 0 0 1 1 8 0 0 d
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 1 29 20008 1 2 1 2 2
2 4 0 0 2 1 c 0 0 b
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 2 29 20008 4 5 1 2 2
2 7 0 0 2 2b 20008 3 6 1 2 2
2 8 5 70008 5 45 2100a 7 0 1 2 2
2 9 6 20005 2 3d 126002 0 0 1 2 2 foo
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 30007 1 0 0 0 1 1 102
1 c 3 83000a 1 0 0 0 1 1 2
1 d 3 3000d 1 0 0 0 1 1 2
4 9 8 0
4 8 9 0
3 1 main.foo main.foo slist3.1.v 6 9 1
2 10 7 40008 2 3e 131002 0 0 1 2 2 $u0
2 11 8 40008 2 3e 120002 0 0 1 2 2 $u1
2 12 7 40009 2 3f 20002 0 0 1 2 2
4 12 0 0
4 11 12 12
4 10 11 11
3 1 main.foo.$u0 main.foo.$u0 slist3.1.v 7 7 1
2 13 7 80008 2 1 c 0 0 b
2 14 7 40004 0 1 400 0 0 a
2 15 7 40008 2 37 1100e 13 14
4 15 0 0
3 1 main.foo.$u1 main.foo.$u1 slist3.1.v 8 8 1
2 16 8 80008 1 1 8 0 0 d
2 17 8 40004 0 1 400 0 0 c
2 18 8 40008 2 37 1100a 16 17
4 18 0 0
3 1 main.$u2 main.$u2 slist3.1.v 0 22 1
