#ifndef _ISP_REG_CAM_H_
#define _ISP_REG_CAM_H_

/* auto insert ralf auto gen below */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_EN_CTL_
{
        volatile struct /* 0x1A010000 */
        {
                FIELD  CAMCTL_PROG_MODE                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_EN_CTL;   /* CAMCTL_R1_CAMCTL_EN_CTL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_EN_
{
        volatile struct /* 0x1A010004 */
        {
                FIELD  CAMCTL_TG_R1_EN                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_SEP_R1_EN                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_BPC_R1_EN                                          :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_OBC_R1_EN                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_FUS_R1_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_DGN_R1_EN                                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_LSC_R1_EN                                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_WB_R1_EN                                           :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LTM_R1_EN                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MRG_R7_EN                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_PAKG_R1_EN                                         :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R5_EN                                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_LCES_R1_EN                                         :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_QBN_R4_EN                                          :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_MRG_R4_EN                                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LTMS_R1_EN                                         :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R1_EN                                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AA_R1_EN                                           :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_FLK_R1_EN                                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CRP_R3_EN                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_PAK_R1_EN                                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_UNP_R2_EN                                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_MRG_R10_EN                                         :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BS_R1_EN                                           :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BS_R2_EN                                           :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BS_R3_EN                                           :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_MOBC_R2_EN                                         :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_MOBC_R3_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_SLK_R1_EN                                          :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_EN;   /* CAMCTL_R1_CAMCTL_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_EN2_
{
        volatile struct /* 0x1A010008 */
        {
                FIELD  CAMCTL_DBN_R1_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_BIN_R1_EN                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_FBND_R1_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_FCIRC_R1_EN                                        :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_BPC_R2_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_OBC_R2_EN                                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_ZFUS_R1_EN                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_HLR_R1_EN                                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RRZ_R1_EN                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFG_R1_EN                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_QBN_R5_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_GSE_R1_EN                                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_MRG_R8_EN                                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_HDS_R1_EN                                          :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_RSS_R1_EN                                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LMV_R1_EN                                          :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CRP_R1_EN                                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AF_R1_EN                                           :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_QBN_R1_EN                                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R2_EN                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_QBN_R2_EN                                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_TSFS_R1_EN                                         :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_LHS_R1_EN                                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_PDE_R1_EN                                          :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRP_R8_EN                                          :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_PBN_R1_EN                                          :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_SLK_R2_EN                                          :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_DM_R1_EN                                           :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CCM_R1_EN                                          :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_GGM_R1_EN                                          :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_G2C_R1_EN                                          :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_C42_R1_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_EN2;  /* CAMCTL_R1_CAMCTL_EN2 */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_EN3_
{
        volatile struct /* 0x1A01000C */
        {
                FIELD  CAMCTL_CRSP_R1_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_PLNW_R1_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_PAK_R3_EN                                          :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_PAK_R4_EN                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_MQE_R1_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_MRG_R9_EN                                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_MOBC_R1_EN                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_MLSC_R1_EN                                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_PAK_R2_EN                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MAE_R1_EN                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_UFE_R1_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R6_EN                                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_QBN_R3_EN                                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_YNRS_R1_EN                                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_FLC_R1_EN                                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CRZ_R1_EN                                          :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_PLNW_R2_EN                                         :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MRG_R11_EN                                         :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MRG_R12_EN                                         :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R13_EN                                         :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MRG_R14_EN                                         :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CRP_R4_EN                                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_GGM_R2_EN                                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_G2C_R2_EN                                          :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_C42_R2_EN                                          :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_RSS_R2_EN                                          :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CRZ_R2_EN                                          :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PLNW_R3_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_PAK_R5_EN                                          :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_UFD_R2_EN                                          :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_CRSP_R2_EN                                         :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_EN3;  /* CAMCTL_R1_CAMCTL_EN3 */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_EN4_
{
        volatile struct /* 0x1A010010 */
        {
                FIELD  CAMCTL_DCPN_R1_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_IBPC_R1_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_IOBC_R1_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_IRM_R1_EN                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_RNR_R1_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_UNP_R3_EN                                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_UNP_R4_EN                                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_UNP_R5_EN                                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_BPC_R3_EN                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_OBC_R3_EN                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_BPC_R4_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_OBC_R4_EN                                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_GBN_R3_EN                                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CRP_R7_EN                                          :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_GBN_R1_EN                                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_GBN_R2_EN                                          :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R3_EN                                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_GBN_R4_EN                                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CRP_R2_EN                                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_RLB_R1_EN                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_ADL_R1_EN                                          :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_EN4;  /* CAMCTL_R1_CAMCTL_EN4 */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA_EN_
{
        volatile struct /* 0x1A010014 */
        {
                FIELD  CAMCTL_IMGO_R1_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_EN                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_RAWI_R2_EN                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_EN                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_EN                                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_EN                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_BPCI_R1_EN                                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LSCI_R1_EN                                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_EN                                         :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_EN                                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_EN                                         :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_EN                                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVBO_R1_EN                                        :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_TSFSO_R1_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_PDO_R1_EN                                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MQEO_R1_EN                                         :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAEO_R1_EN                                         :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_BPCI_R2_EN                                         :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_BPCI_R3_EN                                         :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCI_R4_EN                                         :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_RAWI_R3_EN                                         :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_RAWI_R4_EN                                         :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_RAWI_R5_EN                                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_PDI_R1_EN                                          :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CRZO_R1_EN                                         :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CRZBO_R1_EN                                        :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_UFDI_R2_EN                                         :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_BPCO_R1_EN                                         :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_LHSO_R1_EN                                         :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_YUVCO_R1_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA_EN;   /* CAMCTL_R1_CAMCTL_DMA_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA2_EN_
{
        volatile struct /* 0x1A010018 */
        {
                FIELD  CAMCTL_LCESHO_R1_EN                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CRZO_R2_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CRZBO_R2_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_RSSO_R2_EN                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_MLSCI_R1_EN                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_YUVO_R1_EN                                         :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA2_EN;  /* CAMCTL_R1_CAMCTL_DMA2_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_SEL_
{
        volatile struct /* 0x1A01001C */
        {
                FIELD  CAMCTL_RAW_SEL                                            :  3;      /*  0.. 2, 0x00000007 */
                FIELD  CAMCTL_SEP_SEL                                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_DGN_SEL                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_RRZ_SEL                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_UFEG_SEL                                           :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_BPC_R2_SEL                                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LCES_SEL                                           :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CRP_R3_SEL                                         :  3;      /*  9..11, 0x00000E00 */
                FIELD  CAMCTL_IMG_SEL                                            :  2;      /* 12..13, 0x00003000 */
                FIELD  CAMCTL_IMGO_SEL                                           :  2;      /* 14..15, 0x0000C000 */
                FIELD  CAMCTL_LTMS_SEL                                           :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AF_SEL                                             :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_AA_SEL                                             :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_FLK_SEL                                            :  3;      /* 19..21, 0x00380000 */
                FIELD  CAMCTL_PDO_SEL                                            :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_MQE_SEL                                            :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_MQEO_SEL                                           :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRP_R1_SEL                                         :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_HDS_SEL                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_MRG_R6_SEL                                         :  3;      /* 27..29, 0x38000000 */
                FIELD  CAMCTL_MRG_R3_O_SEL                                       :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_MRG_R7_O_SEL                                       :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_SEL;  /* CAMCTL_R1_CAMCTL_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_SEL2_
{
        volatile struct /* 0x1A010020 */
        {
                FIELD  CAMCTL_BPC_R3_SEL                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_BPCO_SEL                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_DM_R1_SEL                                          :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_MRG_R13_O_SEL                                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_RAWI_UFO_SEL                                       :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_RAW_TG_SEL                                         :  2;      /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_MAIN_SEL                                      :  3;      /*  8..10, 0x00000700 */
                FIELD  CAMCTL_DCIF_MAIN_EN                                       :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_DCIF_SUB_SEL                                       :  3;      /* 12..14, 0x00007000 */
                FIELD  CAMCTL_DCIF_SUB_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_DCIF_EN_SEL                                        :  2;      /* 16..17, 0x00030000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_SEL2; /* CAMCTL_R1_CAMCTL_SEL2 */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_FMT_SEL_
{
        volatile struct /* 0x1A010024 */
        {
                FIELD  CAMCTL_PIX_ID                                             :  2;      /*  0.. 1, 0x00000003 */
                FIELD  CAMCTL_RRZO_R1_FMT                                        :  2;      /*  2.. 3, 0x0000000C */
                FIELD  CAMCTL_IMGO_R1_FMT                                        :  5;      /*  4.. 8, 0x000001F0 */
                FIELD  CAMCTL_STAG_MODE                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_PIX_BUS_SEPO                                       :  2;      /* 10..11, 0x00000C00 */
                FIELD  CAMCTL_TG_FMT                                             :  3;      /* 12..14, 0x00007000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_TG_SWAP                                            :  2;      /* 16..17, 0x00030000 */
                FIELD  CAMCTL_PIX_BUS_TGO                                        :  2;      /* 18..19, 0x000C0000 */
                FIELD  CAMCTL_PIX_BUS_MRG_R6O                                    :  2;      /* 20..21, 0x00300000 */
                FIELD  CAMCTL_PIX_BUS_MRG_R3O                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  CAMCTL_PIX_BUS_MRG_R7O                                    :  2;      /* 24..25, 0x03000000 */
                FIELD  CAMCTL_RRZO_FG_MODE                                       :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CRZO_R1_FMT                                        :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_PIX_BUS_MRG_R8O                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  CAMCTL_CRZO_R2_FMT                                        :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_FMT_SEL;  /* CAMCTL_R1_CAMCTL_FMT_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_FMT2_SEL_
{
        volatile struct /* 0x1A010028 */
        {
                FIELD  CAMCTL_PIX_BUS_RAWI_R2                                    :  2;      /*  0.. 1, 0x00000003 */
                FIELD  CAMCTL_PIX_BUS_SEPI                                       :  2;      /*  2.. 3, 0x0000000C */
                FIELD  CAMCTL_PIX_BUS_RAW_SELO                                   :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SEP_MRG_IN_SEL                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_MQEO_R1_FMT                                        :  5;      /*  8..12, 0x00001F00 */
                FIELD  CAMCTL_YUVO_R1_FMT                                        :  5;      /* 13..17, 0x0003E000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  CAMCTL_IR_PIX_ID                                          :  3;      /* 20..22, 0x00700000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_PIX_BUS_RAWI_R5                                    :  2;      /* 24..25, 0x03000000 */
                FIELD  CAMCTL_PAKG_R1_FG_IN                                      :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PAKG_R1_FG_OUT                                     :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_LBIT_MODE_G1                                       :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_LBIT_MODE_G2                                       :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_LBIT_MODE_G3                                       :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LBIT_MODE_G4                                       :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_FMT2_SEL; /* CAMCTL_R1_CAMCTL_FMT2_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_FMT3_SEL_
{
        volatile struct /* 0x1A01002C */
        {
                FIELD  CAMCTL_RAWI_R2_FMT                                        :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  CAMCTL_RAWI_R3_FMT                                        :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  CAMCTL_RAWI_R4_FMT                                        :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  CAMCTL_RAWI_R5_FMT                                        :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_FMT3_SEL; /* CAMCTL_R1_CAMCTL_FMT3_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_MISC_
{
        volatile struct /* 0x1A010030 */
        {
                FIELD  CAMCTL_DB_LOAD_HOLD                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_DB_LOAD_HOLD_SUB                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  CAMCTL_DB_EN                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_DB_BYPASS_CAMCTL                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCTL_APB_CLK_GATE_BYPASS                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  CAMCTL_BCV_R1_SFT_BITS                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMCTL_LAST_PASS1_DONE_CTL                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  6;      /* 24..29, 0x3F000000 */
                FIELD  CAMCTL_CAMSV_DC_MODE                                      :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_PASS1_DONE_SEL                                     :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_MISC; /* CAMCTL_R1_CAMCTL_MISC */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_SW_CTL_
{
        volatile struct /* 0x1A010034 */
        {
                FIELD  CAMCTL_SW_RST_TRIG                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_SW_RST_ST                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_HW_RST                                             :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_SW_CTL;   /* CAMCTL_R1_CAMCTL_SW_CTL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAWI_TRIG_
{
        volatile struct /* 0x1A010038 */
        {
                FIELD  CAMCTL_RAWI_R2_TRIG                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_RAWI_R3_TRIG                                       :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RAWI_R4_TRIG                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_RAWI_R5_TRIG                                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAWI_TRIG;    /* CAMCTL_R1_CAMCTL_RAWI_TRIG */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DONE_SEL_
{
        volatile struct /* 0x1A01003C */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_SEL                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_SEL                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_SEL                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_RAWI_R2_DONE_SEL                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_SEL                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_SEL                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_SEL                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_BPCI_R1_DONE_SEL                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LSCI_R1_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_SEL                                   :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_SEL                                    :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_SEL                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_SEL                                   :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_SEL                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_SEL                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_SEL                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_PDO_R1_DONE_SEL                                    :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MQEO_R1_DONE_SEL                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAEO_R1_DONE_SEL                                   :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_BPCI_R2_DONE_SEL                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_BPCI_R3_DONE_SEL                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCI_R4_DONE_SEL                                   :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_RAWI_R3_DONE_SEL                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_RAWI_R4_DONE_SEL                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_RAWI_R5_DONE_SEL                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_TG_R1_DONE_SEL                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_PDI_R1_DONE_SEL                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CRZO_R1_DONE_SEL                                   :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_SEL                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_LHSO_R1_DONE_SEL                                   :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_BPCO_R1_DONE_SEL                                   :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_DONE_SEL_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DONE_SEL; /* CAMCTL_R1_CAMCTL_DONE_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DONE_SEL2_
{
        volatile struct /* 0x1A010040 */
        {
                FIELD  CAMCTL_UFDI_R2_DONE_SEL                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_YUVCO_R1_DONE_SEL                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_LCESHO_R1_DONE_SEL                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CRZO_R2_DONE_SEL                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CRZBO_R2_DONE_SEL                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_RSSO_R2_DONE_SEL                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_MLSCI_R1_DONE_SEL                                  :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_YUVO_R1_DONE_SEL                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_ADL_R1_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DONE_SEL2;    /* CAMCTL_R1_CAMCTL_DONE_SEL2 */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_SW_PASS1_DONE_
{
        volatile struct /* 0x1A010044 */
        {
                FIELD  CAMCTL_DOWN_SAMPLE_PERIOD                                 :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCTL_DOWN_SAMPLE_EN                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_SW_PASS1_DONE;    /* CAMCTL_R1_CAMCTL_SW_PASS1_DONE */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_FBC_GROUP_
{
        volatile struct /* 0x1A010048 */
        {
                FIELD  CAMCTL_IMGO_R1_FIFO_FULL_DROP                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_FIFO_FULL_DROP                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_FIFO_FULL_DROP                             :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_FIFO_FULL_DROP                           :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_FIFO_FULL_DROP                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_FIFO_FULL_DROP                              :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_FIFO_FULL_DROP                             :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_FIFO_FULL_DROP                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_FIFO_FULL_DROP                             :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_FIFO_FULL_DROP                             :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_FIFO_FULL_DROP                              :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_FIFO_FULL_DROP                             :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_FIFO_FULL_DROP                             :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_FIFO_FULL_DROP                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_FIFO_FULL_DROP                             :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_FIFO_FULL_DROP                            :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_FIFO_FULL_DROP                            :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_FIFO_FULL_DROP                            :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_FIFO_FULL_DROP                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_FIFO_FULL_DROP                             :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_FIFO_FULL_DROP                             :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_FIFO_FULL_DROP                             :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_FIFO_FULL_DROP                             :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_FIFO_FULL_DROP                            :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_FIFO_FULL_DROP                             :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_FIFO_FULL_DROP                            :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_FBC_GROUP;    /* CAMCTL_R1_CAMCTL_FBC_GROUP */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_FBC_RCNT_INC_
{
        volatile struct /* 0x1A01004C */
        {
                FIELD  CAMCTL_IMGO_R1_RCNT_INC                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_RCNT_INC                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_RCNT_INC                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_RCNT_INC                                 :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_RCNT_INC                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_RCNT_INC                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_RCNT_INC                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_RCNT_INC                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_RCNT_INC                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_RCNT_INC                                   :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_RCNT_INC                                    :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_RCNT_INC                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_RCNT_INC                                   :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_RCNT_INC                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_RCNT_INC                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_RCNT_INC                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_RCNT_INC                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_RCNT_INC                                  :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_RCNT_INC                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_RCNT_INC                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_RCNT_INC                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_RCNT_INC                                   :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R2_RCNT_INC                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R2_RCNT_INC                                  :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R1_RCNT_INC                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R1_RCNT_INC                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_FBC_RCNT_INC; /* CAMCTL_R1_CAMCTL_FBC_RCNT_INC */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_HLR_LKMSB_
{
        volatile struct /* 0x1A010050 */
        {
                FIELD  CAMCTL_HLR_R1_LKMSB                                       :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_HLR_LKMSB;    /* CAMCTL_R1_CAMCTL_HLR_LKMSB */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_START_
{
        volatile struct /* 0x1A010054 */
        {
                FIELD  CAMCTL_CQ_THR0_START                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_START                                      :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_START                                      :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_START                                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_START                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_START                                      :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_START                                      :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_START                                      :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_START                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_START                                      :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_START                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_START                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_START                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_START                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_START                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_START                                     :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_START                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_START                                     :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_START                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_START                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_START                                     :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_START                                     :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_START                                     :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_START                                     :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_START                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_START                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_START                                     :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_START                                     :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_START                                     :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_START;    /* CAMCTL_R1_CAMCTL_START */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_START_ST_
{
        volatile struct /* 0x1A010058 */
        {
                FIELD  CAMCTL_CQ_THR_START_ST                                    : 29;      /*  0..28, 0x1FFFFFFF */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_START_ST; /* CAMCTL_R1_CAMCTL_START_ST */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_CTL_
{
        volatile struct /* 0x1A01005C */
        {
                FIELD  CAMCTL_AAO_BNK_CNT_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_DECELL_RST_SRC                                     :  2;      /*  1.. 2, 0x00000006 */
                FIELD  CAMCTL_BVALID_MAK_EN                                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                                     : 12;      /*  4..15, 0x0000FFF0 */
                FIELD  CAMCTL_AAO_BNK_INT_PERIOD                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_CTL;  /* CAMCTL_R1_CAMCTL_CCU_CTL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_CTL_
{
        volatile struct /* 0x1A010060 */
        {
                FIELD  CAMCTL_AFO_BNK_CNT_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMCTL_AFO_BNK_INT_PERIOD                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_CTL; /* CAMCTL_R1_CAMCTL_CCU2_CTL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU3_CTL_
{
        volatile struct /* 0x1A010064 */
        {
                FIELD  CAMCTL_MAE_BNK_CNT_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMCTL_MAE_BNK_INT_PERIOD                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU3_CTL; /* CAMCTL_R1_CAMCTL_CCU3_CTL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB_SUB_SEL_
{
        volatile struct /* 0x1A010068 */
        {
                FIELD  CAMCTL_DB_SUB_SEL                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB_SUB_SEL;   /* CAMCTL_R1_CAMCTL_DB_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB2_SUB_SEL_
{
        volatile struct /* 0x1A01006C */
        {
                FIELD  CAMCTL_DB2_SUB_SEL                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB2_SUB_SEL;  /* CAMCTL_R1_CAMCTL_DB2_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB3_SUB_SEL_
{
        volatile struct /* 0x1A010070 */
        {
                FIELD  CAMCTL_DB3_SUB_SEL                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB3_SUB_SEL;  /* CAMCTL_R1_CAMCTL_DB3_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB4_SUB_SEL_
{
        volatile struct /* 0x1A010074 */
        {
                FIELD  CAMCTL_DB4_SUB_SEL                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB4_SUB_SEL;  /* CAMCTL_R1_CAMCTL_DB4_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB5_SUB_SEL_
{
        volatile struct /* 0x1A010078 */
        {
                FIELD  CAMCTL_DB5_SUB_SEL                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB5_SUB_SEL;  /* CAMCTL_R1_CAMCTL_DB5_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DB6_SUB_SEL_
{
        volatile struct /* 0x1A01007C */
        {
                FIELD  CAMCTL_DB6_SUB_SEL                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DB6_SUB_SEL;  /* CAMCTL_R1_CAMCTL_DB6_SUB_SEL */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DBG_SET_
{
        volatile struct /* 0x1A010080 */
        {
                FIELD  CAMCTL_DEBUG_MOD_SEL                                      :  8;      /*  0.. 7, 0x000000FF */
                FIELD  CAMCTL_DEBUG_SEL                                          :  4;      /*  8..11, 0x00000F00 */
                FIELD  CAMCTL_DEBUG_TOP_SEL                                      :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMCTL_SNAPSHOT_SEL                                       :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DBG_SET;  /* CAMCTL_R1_CAMCTL_DBG_SET */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DBG_PORT_
{
        volatile struct /* 0x1A010084 */
        {
                FIELD  CAMCTL_DBG_PORT                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DBG_PORT; /* CAMCTL_R1_CAMCTL_DBG_PORT */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DATE_CODE_
{
        volatile struct /* 0x1A010088 */
        {
                FIELD  CAMCTL_DATE_CODE                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DATE_CODE;    /* CAMCTL_R1_CAMCTL_DATE_CODE */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_TWIN_STATUS_
{
        volatile struct /* 0x1A01008C */
        {
                FIELD  TWIN_EN                                                   : 4;       /*  0.. 3, 0x0000000F */
                FIELD  MASTER_MODULE                                             : 4;       /*  4.. 7, 0x000000F0 */
                FIELD  SLAVE_CAM_NUM                                             : 4;       /*  8..11, 0x00000F00 */
                FIELD  TWIN_MODULE                                               : 4;       /* 12..15, 0x0000F000 */
                FIELD  SRC_TG                                                    : 2;       /* 16..17, 0x00030000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_TWIN_STATUS;    /* CAMCTL_R1_CAMCTL_TWIN_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW_DCM_DIS_
{
        volatile struct /* 0x1A010090 */
        {
                FIELD  CAMCTL_TG_R1_DCM_DIS                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_SEP_R1_DCM_DIS                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_BPC_R1_DCM_DIS                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_OBC_R1_DCM_DIS                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_FUS_R1_DCM_DIS                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_DGN_R1_DCM_DIS                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_LSC_R1_DCM_DIS                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_WB_R1_DCM_DIS                                      :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LTM_R1_DCM_DIS                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MRG_R7_DCM_DIS                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_PAKG_R1_DCM_DIS                                    :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R5_DCM_DIS                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_LCES_R1_DCM_DIS                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_QBN_R4_DCM_DIS                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_MRG_R4_DCM_DIS                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LTMS_R1_DCM_DIS                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R1_DCM_DIS                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AA_R1_DCM_DIS                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_FLK_R1_DCM_DIS                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CRP_R3_DCM_DIS                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_PAK_R1_DCM_DIS                                     :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_UNP_R2_DCM_DIS                                     :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_MRG_R10_DCM_DIS                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BS_R1_DCM_DIS                                      :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BS_R2_DCM_DIS                                      :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BS_R3_DCM_DIS                                      :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_MOBC_R2_DCM_DIS                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_MOBC_R3_DCM_DIS                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_SLK_R1_DCM_DIS                                     :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW_DCM_DIS;  /* CAMCTL_R1_CAMCTL_RAW_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW2_DCM_DIS_
{
        volatile struct /* 0x1A010094 */
        {
                FIELD  CAMCTL_DBN_R1_DCM_DIS                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_BIN_R1_DCM_DIS                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_FBND_R1_DCM_DIS                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_FCIRC_R1_DCM_DIS                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_BPC_R2_DCM_DIS                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_OBC_R2_DCM_DIS                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_ZFUS_R1_DCM_DIS                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_HLR_R1_DCM_DIS                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RRZ_R1_DCM_DIS                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFG_R1_DCM_DIS                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_QBN_R5_DCM_DIS                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_GSE_R1_DCM_DIS                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_MRG_R8_DCM_DIS                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_HDS_R1_DCM_DIS                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_RSS_R1_DCM_DIS                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LMV_R1_DCM_DIS                                     :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CRP_R1_DCM_DIS                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AF_R1_DCM_DIS                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_QBN_R1_DCM_DIS                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R2_DCM_DIS                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_QBN_R2_DCM_DIS                                     :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_TSFS_R1_DCM_DIS                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_LHS_R1_DCM_DIS                                     :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_PDE_R1_DCM_DIS                                     :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRP_R8_DCM_DIS                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_PBN_R1_DCM_DIS                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_SLK_R2_DCM_DIS                                     :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_DM_R1_DCM_DIS                                      :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CCM_R1_DCM_DIS                                     :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_GGM_R1_DCM_DIS                                     :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_G2C_R1_DCM_DIS                                     :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_C42_R1_DCM_DIS                                     :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW2_DCM_DIS; /* CAMCTL_R1_CAMCTL_RAW2_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW3_DCM_DIS_
{
        volatile struct /* 0x1A010098 */
        {
                FIELD  CAMCTL_CRSP_R1_DCM_DIS                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_PLNW_R1_DCM_DIS                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_PAK_R3_DCM_DIS                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_PAK_R4_DCM_DIS                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_MQE_R1_DCM_DIS                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_MRG_R9_DCM_DIS                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_MOBC_R1_DCM_DIS                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_MLSC_R1_DCM_DIS                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_PAK_R2_DCM_DIS                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MAE_R1_DCM_DIS                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_UFE_R1_DCM_DIS                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R6_DCM_DIS                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_QBN_R3_DCM_DIS                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_YNRS_R1_DCM_DIS                                    :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_FLC_R1_DCM_DIS                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CRZ_R1_DCM_DIS                                     :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_PLNW_R2_DCM_DIS                                    :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MRG_R11_DCM_DIS                                    :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MRG_R12_DCM_DIS                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R13_DCM_DIS                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MRG_R14_DCM_DIS                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CRP_R4_DCM_DIS                                     :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_GGM_R2_DCM_DIS                                     :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_G2C_R2_DCM_DIS                                     :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_C42_R2_DCM_DIS                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_RSS_R2_DCM_DIS                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CRZ_R2_DCM_DIS                                     :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PLNW_R3_DCM_DIS                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_PAK_R5_DCM_DIS                                     :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_UFD_R2_DCM_DIS                                     :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_CRSP_R2_DCM_DIS                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW3_DCM_DIS; /* CAMCTL_R1_CAMCTL_RAW3_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW4_DCM_DIS_
{
        volatile struct /* 0x1A01009C */
        {
                FIELD  CAMCTL_DCPN_R1_DCM_DIS                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_IBPC_R1_DCM_DIS                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_IOBC_R1_DCM_DIS                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_IRM_R1_DCM_DIS                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_RNR_R1_DCM_DIS                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_UNP_R3_DCM_DIS                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_UNP_R4_DCM_DIS                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_UNP_R5_DCM_DIS                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_BPC_R3_DCM_DIS                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_OBC_R3_DCM_DIS                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_BPC_R4_DCM_DIS                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_OBC_R4_DCM_DIS                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_GBN_R3_DCM_DIS                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CRP_R7_DCM_DIS                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_GBN_R1_DCM_DIS                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_GBN_R2_DCM_DIS                                     :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R3_DCM_DIS                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_GBN_R4_DCM_DIS                                     :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CRP_R2_DCM_DIS                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_RLB_R1_DCM_DIS                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW4_DCM_DIS; /* CAMCTL_R1_CAMCTL_RAW4_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA_DCM_DIS_
{
        volatile struct /* 0x1A0100A0 */
        {
                FIELD  CAMCTL_DMA_DCM_DIS                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA_DCM_DIS;  /* CAMCTL_R1_CAMCTL_DMA_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA2_DCM_DIS_
{
        volatile struct /* 0x1A0100A4 */
        {
                FIELD  CAMCTL_DMA2_DCM_DIS                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA2_DCM_DIS; /* CAMCTL_R1_CAMCTL_DMA2_DCM_DIS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW_DCM_STATUS_
{
        volatile struct /* 0x1A0100A8 */
        {
                FIELD  CAMCTL_TG_R1_DCM_STATUS                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_SEP_R1_DCM_STATUS                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_BPC_R1_DCM_STATUS                                  :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_OBC_R1_DCM_STATUS                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_FUS_R1_DCM_STATUS                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_DGN_R1_DCM_STATUS                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_LSC_R1_DCM_STATUS                                  :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_WB_R1_DCM_STATUS                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_LTM_R1_DCM_STATUS                                  :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MRG_R7_DCM_STATUS                                  :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_PAKG_R1_DCM_STATUS                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R5_DCM_STATUS                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_LCES_R1_DCM_STATUS                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_QBN_R4_DCM_STATUS                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_MRG_R4_DCM_STATUS                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LTMS_R1_DCM_STATUS                                 :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R1_DCM_STATUS                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AA_R1_DCM_STATUS                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_FLK_R1_DCM_STATUS                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CRP_R3_DCM_STATUS                                  :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_PAK_R1_DCM_STATUS                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_UNP_R2_DCM_STATUS                                  :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_MRG_R10_DCM_STATUS                                 :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BS_R1_DCM_STATUS                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BS_R2_DCM_STATUS                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BS_R3_DCM_STATUS                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_MOBC_R2_DCM_STATUS                                 :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_MOBC_R3_DCM_STATUS                                 :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_SLK_R1_DCM_STATUS                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW_DCM_STATUS;   /* CAMCTL_R1_CAMCTL_RAW_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS_
{
        volatile struct /* 0x1A0100AC */
        {
                FIELD  CAMCTL_DBN_R1_DCM_STATUS                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_BIN_R1_DCM_STATUS                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_FBND_R1_DCM_STATUS                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_FCIRC_R1_DCM_STATUS                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_BPC_R2_DCM_STATUS                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_OBC_R2_DCM_STATUS                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_ZFUS_R1_DCM_STATUS                                 :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_HLR_R1_DCM_STATUS                                  :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RRZ_R1_DCM_STATUS                                  :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFG_R1_DCM_STATUS                                  :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_QBN_R5_DCM_STATUS                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_GSE_R1_DCM_STATUS                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_MRG_R8_DCM_STATUS                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_HDS_R1_DCM_STATUS                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_RSS_R1_DCM_STATUS                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_LMV_R1_DCM_STATUS                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CRP_R1_DCM_STATUS                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_AF_R1_DCM_STATUS                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_QBN_R1_DCM_STATUS                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R2_DCM_STATUS                                  :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_QBN_R2_DCM_STATUS                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_TSFS_R1_DCM_STATUS                                 :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_LHS_R1_DCM_STATUS                                  :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_PDE_R1_DCM_STATUS                                  :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRP_R8_DCM_STATUS                                  :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_PBN_R1_DCM_STATUS                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_SLK_R2_DCM_STATUS                                  :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_DM_R1_DCM_STATUS                                   :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CCM_R1_DCM_STATUS                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_GGM_R1_DCM_STATUS                                  :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_G2C_R1_DCM_STATUS                                  :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_C42_R1_DCM_STATUS                                  :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS;  /* CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS_
{
        volatile struct /* 0x1A0100B0 */
        {
                FIELD  CAMCTL_CRSP_R1_DCM_STATUS                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_PLNW_R1_DCM_STATUS                                 :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_PAK_R3_DCM_STATUS                                  :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_PAK_R4_DCM_STATUS                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_MQE_R1_DCM_STATUS                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_MRG_R9_DCM_STATUS                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_MOBC_R1_DCM_STATUS                                 :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_MLSC_R1_DCM_STATUS                                 :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_PAK_R2_DCM_STATUS                                  :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_MAE_R1_DCM_STATUS                                  :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_UFE_R1_DCM_STATUS                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_MRG_R6_DCM_STATUS                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_QBN_R3_DCM_STATUS                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_YNRS_R1_DCM_STATUS                                 :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_FLC_R1_DCM_STATUS                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CRZ_R1_DCM_STATUS                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_PLNW_R2_DCM_STATUS                                 :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MRG_R11_DCM_STATUS                                 :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MRG_R12_DCM_STATUS                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MRG_R13_DCM_STATUS                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MRG_R14_DCM_STATUS                                 :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CRP_R4_DCM_STATUS                                  :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_GGM_R2_DCM_STATUS                                  :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_G2C_R2_DCM_STATUS                                  :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_C42_R2_DCM_STATUS                                  :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_RSS_R2_DCM_STATUS                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CRZ_R2_DCM_STATUS                                  :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PLNW_R3_DCM_STATUS                                 :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_PAK_R5_DCM_STATUS                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_UFD_R2_DCM_STATUS                                  :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_CRSP_R2_DCM_STATUS                                 :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS;  /* CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS_
{
        volatile struct /* 0x1A0100B4 */
        {
                FIELD  CAMCTL_DCPN_R1_DCM_STATUS                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_IBPC_R1_DCM_STATUS                                 :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_IOBC_R1_DCM_STATUS                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_IRM_R1_DCM_STATUS                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_RNR_R1_DCM_STATUS                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_UNP_R3_DCM_STATUS                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_UNP_R4_DCM_STATUS                                  :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_UNP_R5_DCM_STATUS                                  :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_BPC_R3_DCM_STATUS                                  :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_OBC_R3_DCM_STATUS                                  :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_BPC_R4_DCM_STATUS                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_OBC_R4_DCM_STATUS                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_GBN_R3_DCM_STATUS                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CRP_R7_DCM_STATUS                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_GBN_R1_DCM_STATUS                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_GBN_R2_DCM_STATUS                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_MRG_R3_DCM_STATUS                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_GBN_R4_DCM_STATUS                                  :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CRP_R2_DCM_STATUS                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_RLB_R1_DCM_STATUS                                  :  1;      /* 19..19, 0x00080000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS;  /* CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA_DCM_STATUS_
{
        volatile struct /* 0x1A0100B8 */
        {
                FIELD  CAMCTL_DMA_DCM_STATUS                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA_DCM_STATUS;   /* CAMCTL_R1_CAMCTL_DMA_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS_
{
        volatile struct /* 0x1A0100BC */
        {
                FIELD  CAMCTL_DMA2_DCM_STATUS                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS;  /* CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT_EN_
{
        volatile struct /* 0x1A0100C0 */
        {
                FIELD  CAMCTL_VS_INT_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_EN                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_EN                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_EN                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_EN                                        :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_EN                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_EN                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_EN                                      :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_EN                                       :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_EN                                      :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_EN                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_EN                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_EN                                :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_EN                                :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_EN                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_EN                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_EN                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_EN                                 :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_EN                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_EN                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_EN                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_EN                                    :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_EN                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_EN                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_EN                                     :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_EN                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_EN                                         :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_INT_WCLR_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT_EN;   /* CAMCTL_R1_CAMCTL_INT_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT_STATUS_
{
        volatile struct /* 0x1A0100C4 */
        {
                FIELD  CAMCTL_VS_INT_ST                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_ST                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_ST                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_ST                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_ST                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_ST                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_ST                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_ST                                        :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_ST                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_ST                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_ST                                      :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_ST                                       :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_ST                                      :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_ST                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_ST                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_ST                                :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_ST                                :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_ST                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_ST                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_ST                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_ST                                 :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_ST                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_ST                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_ST                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_ST                                    :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_ST                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_ST                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_ST                                     :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_ST                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_ST                                         :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT_STATUS;   /* CAMCTL_R1_CAMCTL_INT_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT_STATUSX_
{
        volatile struct /* 0x1A0100C8 */
        {
                FIELD  CAMCTL_VS_INT_STX                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_STX                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_STX                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_STX                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_STX                                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_STX                                       :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_STX                                        :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_STX                                       :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_STX                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_STX                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_STX                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_STX                                      :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_STX                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_STX                                 :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_STX                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_STX                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_STX                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_STX                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_STX                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_STX                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_STX                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_STX                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_STX                                  :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_STX                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_STX                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_STX                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_STX                                   :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_STX                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_STX                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_STX                                        :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT_STATUSX;  /* CAMCTL_R1_CAMCTL_INT_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT2_EN_
{
        volatile struct /* 0x1A0100CC */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_EN                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_EN                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_EN                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_EN                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_EN                                   :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_EN                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_EN                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_EN                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_EN                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_EN                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_EN                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_EN                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_EN                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_EN                                    :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_EN                                    :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_EN                                   :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_EN                                   :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_EN                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_EN                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_EN                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_EN                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_EN                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R2_DONE_EN                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_EN                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R1_DONE_EN                                    :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_EN                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_EN                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_EN                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_EN                                    :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_EN                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_EN                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_EN                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT2_EN;  /* CAMCTL_R1_CAMCTL_INT2_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT2_STATUS_
{
        volatile struct /* 0x1A0100D0 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_ST                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_ST                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_ST                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_ST                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_ST                                   :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_ST                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_ST                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_ST                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_ST                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_ST                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_ST                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_ST                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_ST                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_ST                                    :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_ST                                    :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_ST                                   :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_ST                                   :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_ST                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_ST                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_ST                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_ST                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_ST                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R2_DONE_ST                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_ST                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R1_DONE_ST                                    :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_ST                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_ST                                    :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_ST                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_ST                                    :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_ST                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_ST                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_ST                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT2_STATUS;  /* CAMCTL_R1_CAMCTL_INT2_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT2_STATUSX_
{
        volatile struct /* 0x1A0100D4 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_STX                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_STX                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_STX                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_STX                                 :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_STX                                  :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_STX                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_STX                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_STX                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_STX                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_STX                                   :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_STX                                    :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_STX                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_STX                                   :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_STX                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_STX                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_STX                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_STX                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_STX                                  :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_STX                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_STX                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_STX                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_STX                                   :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R2_DONE_STX                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_STX                                  :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R1_DONE_STX                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_STX                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_STX                                   :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_STX                                   :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_STX                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_STX                                   :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_STX                                   :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT2_STATUSX; /* CAMCTL_R1_CAMCTL_INT2_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT3_EN_
{
        volatile struct /* 0x1A0100D8 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_EN                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_EN                             :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_EN                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_EN                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_EN                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_EN                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_EN                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_EN                              :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_EN                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_EN                              :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_EN                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_EN                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_EN                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_EN                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_EN                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_EN                             :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_EN                             :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_EN                             :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_EN                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_EN                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_EN                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_EN                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_EN                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_EN                             :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_EN                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_EN                             :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_EN                              :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_EN                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT3_EN;  /* CAMCTL_R1_CAMCTL_INT3_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT3_STATUS_
{
        volatile struct /* 0x1A0100DC */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_ST                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_ST                             :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_ST                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_ST                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_ST                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_ST                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_ST                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_ST                              :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_ST                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_ST                              :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_ST                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_ST                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_ST                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_ST                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_ST                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_ST                             :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_ST                             :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_ST                             :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_ST                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_ST                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_ST                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_ST                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_ST                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_ST                             :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_ST                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_ST                             :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_ST                              :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_ST                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT3_STATUS;  /* CAMCTL_R1_CAMCTL_INT3_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT3_STATUSX_
{
        volatile struct /* 0x1A0100E0 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_STX                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_STX                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_STX                             :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_STX                           :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_STX                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_STX                              :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_STX                             :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_STX                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_STX                             :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_STX                             :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_STX                              :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_STX                             :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_STX                             :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_STX                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_STX                             :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_STX                            :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_STX                            :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_STX                            :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_STX                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_STX                             :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_STX                             :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_STX                             :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_STX                             :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_STX                            :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_STX                             :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_STX                            :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_STX                             :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_STX                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT3_STATUSX; /* CAMCTL_R1_CAMCTL_INT3_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT4_EN_
{
        volatile struct /* 0x1A0100E4 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_EN                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_EN                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_EN                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_EN                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_EN                                      :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_EN                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_EN                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_EN                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_EN                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_EN                                      :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_EN                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_EN                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_EN                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_EN                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_EN                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_EN                                    :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_EN                                    :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_EN                                      :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_EN                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_EN                                     :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_EN                                     :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_EN                                     :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_EN                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_EN                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_EN                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT4_EN;  /* CAMCTL_R1_CAMCTL_INT4_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT4_STATUS_
{
        volatile struct /* 0x1A0100E8 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_ST                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_ST                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_ST                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_ST                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_ST                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_ST                                      :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_ST                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_ST                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_ST                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_ST                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_ST                                      :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_ST                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_ST                                     :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_ST                                     :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_ST                                     :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_ST                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_ST                                    :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_ST                                    :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_ST                                      :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_ST                                     :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_ST                                     :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_ST                                     :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_ST                                     :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_ST                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_ST                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_ST                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT4_STATUS;  /* CAMCTL_R1_CAMCTL_INT4_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT4_STATUSX_
{
        volatile struct /* 0x1A0100EC */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_STX                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_STX                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_STX                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_STX                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_STX                                   :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_STX                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_STX                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_STX                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_STX                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_STX                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_STX                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_STX                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_STX                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_STX                                    :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_STX                                    :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_STX                                   :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_STX                                   :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_STX                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_STX                                     :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_STX                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_STX                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_STX                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_STX                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_STX                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_STX                                    :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_STX                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT4_STATUSX; /* CAMCTL_R1_CAMCTL_INT4_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT5_EN_
{
        volatile struct /* 0x1A0100F0 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_EN                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_EN                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_EN                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_EN                                    :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_EN                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_EN                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_EN                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_EN                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_EN                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_EN                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_EN                                   :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_EN                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_EN                                   :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_EN                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_EN                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_EN                                   :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_EN                                   :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_EN                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_EN                                   :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_EN                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_EN                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_EN                                   :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_EN                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_EN                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_EN                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_EN                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_EN                                   :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_EN                                   :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_EN                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT5_EN;  /* CAMCTL_R1_CAMCTL_INT5_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT5_STATUS_
{
        volatile struct /* 0x1A0100F4 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_ST                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_ST                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_ST                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_ST                                    :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_ST                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_ST                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_ST                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_ST                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_ST                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_ST                                    :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_ST                                   :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_ST                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_ST                                   :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_ST                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_ST                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_ST                                   :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_ST                                   :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_ST                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_ST                                   :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_ST                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_ST                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_ST                                   :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_ST                                   :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_ST                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_ST                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_ST                                   :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_ST                                   :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_ST                                   :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_ST                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT5_STATUS;  /* CAMCTL_R1_CAMCTL_INT5_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_INT5_STATUSX_
{
        volatile struct /* 0x1A0100F8 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_STX                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_STX                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_STX                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_STX                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_STX                                   :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_STX                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_STX                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_STX                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_STX                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_STX                                   :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_STX                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_STX                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_STX                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_STX                                  :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_STX                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_STX                                  :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_STX                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_STX                                  :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_STX                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_STX                                  :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_STX                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_STX                                  :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_STX                                  :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_STX                                  :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_STX                                  :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_STX                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_STX                                  :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_STX                                  :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_STX                                  :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_INT5_STATUSX; /* CAMCTL_R1_CAMCTL_INT5_STATUSX */

typedef volatile union _REG_FBC_R1_FBC_IMGO_R1_CTL1_
{
        volatile struct /* 0x1A010100 */
        {
                FIELD  FBC_IMGO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_IMGO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_IMGO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_IMGO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_IMGO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_IMGO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_IMGO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_IMGO_R1_CTL1;   /* FBC_R1_FBC_IMGO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_IMGO_R1_CTL2_
{
        volatile struct /* 0x1A010104 */
        {
                FIELD  FBC_IMGO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_IMGO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_IMGO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_IMGO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_IMGO_R1_CTL2;   /* FBC_R1_FBC_IMGO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_RRZO_R1_CTL1_
{
        volatile struct /* 0x1A010108 */
        {
                FIELD  FBC_RRZO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RRZO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_RRZO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_RRZO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_RRZO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_RRZO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_RRZO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RRZO_R1_CTL1;   /* FBC_R1_FBC_RRZO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_RRZO_R1_CTL2_
{
        volatile struct /* 0x1A01010C */
        {
                FIELD  FBC_RRZO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_RRZO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_RRZO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_RRZO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RRZO_R1_CTL2;   /* FBC_R1_FBC_RRZO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_UFEO_R1_CTL1_
{
        volatile struct /* 0x1A010110 */
        {
                FIELD  FBC_UFEO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_UFEO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_UFEO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_UFEO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_UFEO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_UFEO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_UFEO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_UFEO_R1_CTL1;   /* FBC_R1_FBC_UFEO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_UFEO_R1_CTL2_
{
        volatile struct /* 0x1A010114 */
        {
                FIELD  FBC_UFEO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_UFEO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_UFEO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_UFEO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_UFEO_R1_CTL2;   /* FBC_R1_FBC_UFEO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_UFGO_R1_CTL1_
{
        volatile struct /* 0x1A010118 */
        {
                FIELD  FBC_UFGO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_UFGO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_UFGO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_UFGO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_UFGO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_UFGO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_UFGO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_UFGO_R1_CTL1;   /* FBC_R1_FBC_UFGO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_UFGO_R1_CTL2_
{
        volatile struct /* 0x1A01011C */
        {
                FIELD  FBC_UFGO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_UFGO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_UFGO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_UFGO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_UFGO_R1_CTL2;   /* FBC_R1_FBC_UFGO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_LCESO_R1_CTL1_
{
        volatile struct /* 0x1A010120 */
        {
                FIELD  FBC_LCESO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_LCESO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_LCESO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_LCESO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_LCESO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_LCESO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_LCESO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LCESO_R1_CTL1;  /* FBC_R1_FBC_LCESO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_LCESO_R1_CTL2_
{
        volatile struct /* 0x1A010124 */
        {
                FIELD  FBC_LCESO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_LCESO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_LCESO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_LCESO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LCESO_R1_CTL2;  /* FBC_R1_FBC_LCESO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_AFO_R1_CTL1_
{
        volatile struct /* 0x1A010130 */
        {
                FIELD  FBC_AFO_R1_FBC_NUM                                        :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_AFO_R1_FBC_RESET                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_AFO_R1_FBC_EN                                         :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_AFO_R1_FBC_MODE                                       :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_AFO_R1_LOCK_EN                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_AFO_R1_DROP_TIMING                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_AFO_R1_SUB_RATIO                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_AFO_R1_CTL1;    /* FBC_R1_FBC_AFO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_AFO_R1_CTL2_
{
        volatile struct /* 0x1A010134 */
        {
                FIELD  FBC_AFO_R1_FBC_CNT                                        :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_AFO_R1_RCNT                                           :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_AFO_R1_WCNT                                           :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_AFO_R1_DROP_CNT                                       :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_AFO_R1_CTL2;    /* FBC_R1_FBC_AFO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_AAO_R1_CTL1_
{
        volatile struct /* 0x1A010138 */
        {
                FIELD  FBC_AAO_R1_FBC_NUM                                        :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_AAO_R1_FBC_RESET                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_AAO_R1_FBC_EN                                         :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_AAO_R1_FBC_MODE                                       :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_AAO_R1_LOCK_EN                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_AAO_R1_DROP_TIMING                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_AAO_R1_SUB_RATIO                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_AAO_R1_CTL1;    /* FBC_R1_FBC_AAO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_AAO_R1_CTL2_
{
        volatile struct /* 0x1A01013C */
        {
                FIELD  FBC_AAO_R1_FBC_CNT                                        :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_AAO_R1_RCNT                                           :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_AAO_R1_WCNT                                           :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_AAO_R1_DROP_CNT                                       :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_AAO_R1_CTL2;    /* FBC_R1_FBC_AAO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_PDO_R1_CTL1_
{
        volatile struct /* 0x1A010140 */
        {
                FIELD  FBC_PDO_R1_FBC_NUM                                        :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_PDO_R1_FBC_RESET                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_PDO_R1_FBC_EN                                         :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_PDO_R1_FBC_MODE                                       :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_PDO_R1_LOCK_EN                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_PDO_R1_DROP_TIMING                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_PDO_R1_SUB_RATIO                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_PDO_R1_CTL1;    /* FBC_R1_FBC_PDO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_PDO_R1_CTL2_
{
        volatile struct /* 0x1A010144 */
        {
                FIELD  FBC_PDO_R1_FBC_CNT                                        :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_PDO_R1_RCNT                                           :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_PDO_R1_WCNT                                           :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_PDO_R1_DROP_CNT                                       :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_PDO_R1_CTL2;    /* FBC_R1_FBC_PDO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_TSFSO_R1_CTL1_
{
        volatile struct /* 0x1A010148 */
        {
                FIELD  FBC_TSFSO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_TSFSO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_TSFSO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_TSFSO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_TSFSO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_TSFSO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_TSFSO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_TSFSO_R1_CTL1;  /* FBC_R1_FBC_TSFSO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_TSFSO_R1_CTL2_
{
        volatile struct /* 0x1A01014C */
        {
                FIELD  FBC_TSFSO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_TSFSO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_TSFSO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_TSFSO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_TSFSO_R1_CTL2;  /* FBC_R1_FBC_TSFSO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_FLKO_R1_CTL1_
{
        volatile struct /* 0x1A010150 */
        {
                FIELD  FBC_FLKO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_FLKO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_FLKO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_FLKO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_FLKO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_FLKO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_FLKO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_FLKO_R1_CTL1;   /* FBC_R1_FBC_FLKO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_FLKO_R1_CTL2_
{
        volatile struct /* 0x1A010154 */
        {
                FIELD  FBC_FLKO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_FLKO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_FLKO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_FLKO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_FLKO_R1_CTL2;   /* FBC_R1_FBC_FLKO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_LMVO_R1_CTL1_
{
        volatile struct /* 0x1A010158 */
        {
                FIELD  FBC_LMVO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_LMVO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_LMVO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_LMVO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_LMVO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_LMVO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_LMVO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LMVO_R1_CTL1;   /* FBC_R1_FBC_LMVO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_LMVO_R1_CTL2_
{
        volatile struct /* 0x1A01015C */
        {
                FIELD  FBC_LMVO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_LMVO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_LMVO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_LMVO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LMVO_R1_CTL2;   /* FBC_R1_FBC_LMVO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_RSSO_R1_CTL1_
{
        volatile struct /* 0x1A010160 */
        {
                FIELD  FBC_RSSO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RSSO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_RSSO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_RSSO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_RSSO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_RSSO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_RSSO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RSSO_R1_CTL1;   /* FBC_R1_FBC_RSSO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_RSSO_R1_CTL2_
{
        volatile struct /* 0x1A010164 */
        {
                FIELD  FBC_RSSO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_RSSO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_RSSO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_RSSO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RSSO_R1_CTL2;   /* FBC_R1_FBC_RSSO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_YUVO_R1_CTL1_
{
        volatile struct /* 0x1A010170 */
        {
                FIELD  FBC_YUVO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_YUVO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_YUVO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_YUVO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_YUVO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_YUVO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_YUVO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVO_R1_CTL1;   /* FBC_R1_FBC_YUVO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_YUVO_R1_CTL2_
{
        volatile struct /* 0x1A010174 */
        {
                FIELD  FBC_YUVO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_YUVO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_YUVO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_YUVO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVO_R1_CTL2;   /* FBC_R1_FBC_YUVO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_YUVBO_R1_CTL1_
{
        volatile struct /* 0x1A010178 */
        {
                FIELD  FBC_YUVBO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_YUVBO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_YUVBO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_YUVBO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_YUVBO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_YUVBO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_YUVBO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVBO_R1_CTL1;  /* FBC_R1_FBC_YUVBO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_YUVBO_R1_CTL2_
{
        volatile struct /* 0x1A01017C */
        {
                FIELD  FBC_YUVBO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_YUVBO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_YUVBO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_YUVBO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVBO_R1_CTL2;  /* FBC_R1_FBC_YUVBO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_YUVCO_R1_CTL1_
{
        volatile struct /* 0x1A010180 */
        {
                FIELD  FBC_YUVCO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_YUVCO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_YUVCO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_YUVCO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_YUVCO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_YUVCO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_YUVCO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVCO_R1_CTL1;  /* FBC_R1_FBC_YUVCO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_YUVCO_R1_CTL2_
{
        volatile struct /* 0x1A010184 */
        {
                FIELD  FBC_YUVCO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_YUVCO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_YUVCO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_YUVCO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_YUVCO_R1_CTL2;  /* FBC_R1_FBC_YUVCO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_CRZO_R1_CTL1_
{
        volatile struct /* 0x1A010188 */
        {
                FIELD  FBC_CRZO_R1_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_CRZO_R1_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_CRZO_R1_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_CRZO_R1_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_CRZO_R1_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_CRZO_R1_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_CRZO_R1_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZO_R1_CTL1;   /* FBC_R1_FBC_CRZO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_CRZO_R1_CTL2_
{
        volatile struct /* 0x1A01018C */
        {
                FIELD  FBC_CRZO_R1_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_CRZO_R1_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_CRZO_R1_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_CRZO_R1_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZO_R1_CTL2;   /* FBC_R1_FBC_CRZO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_CRZBO_R1_CTL1_
{
        volatile struct /* 0x1A010190 */
        {
                FIELD  FBC_CRZBO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_CRZBO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_CRZBO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_CRZBO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_CRZBO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_CRZBO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_CRZBO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZBO_R1_CTL1;  /* FBC_R1_FBC_CRZBO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_CRZBO_R1_CTL2_
{
        volatile struct /* 0x1A010194 */
        {
                FIELD  FBC_CRZBO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_CRZBO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_CRZBO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_CRZBO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZBO_R1_CTL2;  /* FBC_R1_FBC_CRZBO_R1_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_CRZO_R2_CTL1_
{
        volatile struct /* 0x1A010198 */
        {
                FIELD  FBC_CRZO_R2_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_CRZO_R2_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_CRZO_R2_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_CRZO_R2_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_CRZO_R2_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_CRZO_R2_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_CRZO_R2_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZO_R2_CTL1;   /* FBC_R1_FBC_CRZO_R2_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_CRZO_R2_CTL2_
{
        volatile struct /* 0x1A01019C */
        {
                FIELD  FBC_CRZO_R2_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_CRZO_R2_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_CRZO_R2_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_CRZO_R2_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZO_R2_CTL2;   /* FBC_R1_FBC_CRZO_R2_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_CRZBO_R2_CTL1_
{
        volatile struct /* 0x1A0101A0 */
        {
                FIELD  FBC_CRZBO_R2_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_CRZBO_R2_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_CRZBO_R2_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_CRZBO_R2_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_CRZBO_R2_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_CRZBO_R2_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_CRZBO_R2_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZBO_R2_CTL1;  /* FBC_R1_FBC_CRZBO_R2_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_CRZBO_R2_CTL2_
{
        volatile struct /* 0x1A0101A4 */
        {
                FIELD  FBC_CRZBO_R2_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_CRZBO_R2_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_CRZBO_R2_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_CRZBO_R2_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_CRZBO_R2_CTL2;  /* FBC_R1_FBC_CRZBO_R2_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_RSSO_R2_CTL1_
{
        volatile struct /* 0x1A0101C8 */
        {
                FIELD  FBC_RSSO_R2_FBC_NUM                                       :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RSSO_R2_FBC_RESET                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_RSSO_R2_FBC_EN                                        :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_RSSO_R2_FBC_MODE                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_RSSO_R2_LOCK_EN                                       :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_RSSO_R2_DROP_TIMING                                   :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_RSSO_R2_SUB_RATIO                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RSSO_R2_CTL1;   /* FBC_R1_FBC_RSSO_R2_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_RSSO_R2_CTL2_
{
        volatile struct /* 0x1A0101CC */
        {
                FIELD  FBC_RSSO_R2_FBC_CNT                                       :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_RSSO_R2_RCNT                                          :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_RSSO_R2_WCNT                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_RSSO_R2_DROP_CNT                                      :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_RSSO_R2_CTL2;   /* FBC_R1_FBC_RSSO_R2_CTL2 */

typedef volatile union _REG_FBC_R1_FBC_LTMSO_R1_CTL1_
{
        volatile struct /* 0x1A0101D0 */
        {
                FIELD  FBC_LTMSO_R1_FBC_NUM                                      :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_LTMSO_R1_FBC_RESET                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_LTMSO_R1_FBC_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_LTMSO_R1_FBC_MODE                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  FBC_LTMSO_R1_LOCK_EN                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  FBC_LTMSO_R1_DROP_TIMING                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  FBC_LTMSO_R1_SUB_RATIO                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LTMSO_R1_CTL1;  /* FBC_R1_FBC_LTMSO_R1_CTL1 */

typedef volatile union _REG_FBC_R1_FBC_LTMSO_R1_CTL2_
{
        volatile struct /* 0x1A0101D4 */
        {
                FIELD  FBC_LTMSO_R1_FBC_CNT                                      :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  FBC_LTMSO_R1_RCNT                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBC_LTMSO_R1_WCNT                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FBC_LTMSO_R1_DROP_CNT                                     :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_FBC_R1_FBC_LTMSO_R1_CTL2;  /* FBC_R1_FBC_LTMSO_R1_CTL2 */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_EN_
{
        volatile struct /* 0x1A010200 */
        {
                FIELD  CAMCQ_CQ_APB_2T                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCQ_CQ_DROP_FRAME_EN                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  CAMCQ_CQ_DB_EN                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  CAMCQ_CQ_DB_LOAD_MODE                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  CAMCQ_CQ_RESET                                            :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_EN;  /* CAMCQ_R1_CAMCQ_CQ_EN */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR0_CTL_
{
        volatile struct /* 0x1A010204 */
        {
                FIELD  CAMCQ_CQ_THR0_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR0_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR0_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR0_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR0_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR_
{
        volatile struct /* 0x1A010208 */
        {
                FIELD  CAMCQ_CQ_THR0_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE_
{
        volatile struct /* 0x1A01020C */
        {
                FIELD  CAMCQ_CQ_THR0_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR1_CTL_
{
        volatile struct /* 0x1A010210 */
        {
                FIELD  CAMCQ_CQ_THR1_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR1_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR1_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR1_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR1_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR_
{
        volatile struct /* 0x1A010214 */
        {
                FIELD  CAMCQ_CQ_THR1_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE_
{
        volatile struct /* 0x1A010218 */
        {
                FIELD  CAMCQ_CQ_THR1_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR2_CTL_
{
        volatile struct /* 0x1A01021C */
        {
                FIELD  CAMCQ_CQ_THR2_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR2_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR2_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR2_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR2_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR_
{
        volatile struct /* 0x1A010220 */
        {
                FIELD  CAMCQ_CQ_THR2_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE_
{
        volatile struct /* 0x1A010224 */
        {
                FIELD  CAMCQ_CQ_THR2_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR3_CTL_
{
        volatile struct /* 0x1A010228 */
        {
                FIELD  CAMCQ_CQ_THR3_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR3_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR3_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR3_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR3_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR_
{
        volatile struct /* 0x1A01022C */
        {
                FIELD  CAMCQ_CQ_THR3_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE_
{
        volatile struct /* 0x1A010230 */
        {
                FIELD  CAMCQ_CQ_THR3_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR4_CTL_
{
        volatile struct /* 0x1A010234 */
        {
                FIELD  CAMCQ_CQ_THR4_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR4_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR4_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR4_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR4_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR_
{
        volatile struct /* 0x1A010238 */
        {
                FIELD  CAMCQ_CQ_THR4_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE_
{
        volatile struct /* 0x1A01023C */
        {
                FIELD  CAMCQ_CQ_THR4_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR5_CTL_
{
        volatile struct /* 0x1A010240 */
        {
                FIELD  CAMCQ_CQ_THR5_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR5_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR5_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR5_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR5_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR_
{
        volatile struct /* 0x1A010244 */
        {
                FIELD  CAMCQ_CQ_THR5_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE_
{
        volatile struct /* 0x1A010248 */
        {
                FIELD  CAMCQ_CQ_THR5_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR6_CTL_
{
        volatile struct /* 0x1A01024C */
        {
                FIELD  CAMCQ_CQ_THR6_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR6_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR6_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR6_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR6_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR_
{
        volatile struct /* 0x1A010250 */
        {
                FIELD  CAMCQ_CQ_THR6_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE_
{
        volatile struct /* 0x1A010254 */
        {
                FIELD  CAMCQ_CQ_THR6_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR7_CTL_
{
        volatile struct /* 0x1A010258 */
        {
                FIELD  CAMCQ_CQ_THR7_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR7_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR7_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR7_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR7_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR_
{
        volatile struct /* 0x1A01025C */
        {
                FIELD  CAMCQ_CQ_THR7_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE_
{
        volatile struct /* 0x1A010260 */
        {
                FIELD  CAMCQ_CQ_THR7_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR8_CTL_
{
        volatile struct /* 0x1A010264 */
        {
                FIELD  CAMCQ_CQ_THR8_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR8_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR8_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR8_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR8_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR_
{
        volatile struct /* 0x1A010268 */
        {
                FIELD  CAMCQ_CQ_THR8_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE_
{
        volatile struct /* 0x1A01026C */
        {
                FIELD  CAMCQ_CQ_THR8_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR9_CTL_
{
        volatile struct /* 0x1A010270 */
        {
                FIELD  CAMCQ_CQ_THR9_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR9_MODE                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR9_DONE_SEL                                    :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR9_CTL;    /* CAMCQ_R1_CAMCQ_CQ_THR9_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR_
{
        volatile struct /* 0x1A010274 */
        {
                FIELD  CAMCQ_CQ_THR9_BASEADDR                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR;   /* CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE_
{
        volatile struct /* 0x1A010278 */
        {
                FIELD  CAMCQ_CQ_THR9_DESC_SIZE                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE;  /* CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR10_CTL_
{
        volatile struct /* 0x1A01027C */
        {
                FIELD  CAMCQ_CQ_THR10_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR10_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR10_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR10_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR10_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR_
{
        volatile struct /* 0x1A010280 */
        {
                FIELD  CAMCQ_CQ_THR10_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE_
{
        volatile struct /* 0x1A010284 */
        {
                FIELD  CAMCQ_CQ_THR10_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR11_CTL_
{
        volatile struct /* 0x1A010288 */
        {
                FIELD  CAMCQ_CQ_THR11_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR11_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR11_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR11_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR11_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR_
{
        volatile struct /* 0x1A01028C */
        {
                FIELD  CAMCQ_CQ_THR11_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE_
{
        volatile struct /* 0x1A010290 */
        {
                FIELD  CAMCQ_CQ_THR11_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR12_CTL_
{
        volatile struct /* 0x1A010294 */
        {
                FIELD  CAMCQ_CQ_THR12_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR12_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR12_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR12_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR12_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR_
{
        volatile struct /* 0x1A010298 */
        {
                FIELD  CAMCQ_CQ_THR12_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE_
{
        volatile struct /* 0x1A01029C */
        {
                FIELD  CAMCQ_CQ_THR12_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR13_CTL_
{
        volatile struct /* 0x1A0102A0 */
        {
                FIELD  CAMCQ_CQ_THR13_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR13_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR13_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR13_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR13_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR_
{
        volatile struct /* 0x1A0102A4 */
        {
                FIELD  CAMCQ_CQ_THR13_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE_
{
        volatile struct /* 0x1A0102A8 */
        {
                FIELD  CAMCQ_CQ_THR13_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR14_CTL_
{
        volatile struct /* 0x1A0102AC */
        {
                FIELD  CAMCQ_CQ_THR14_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR14_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR14_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR14_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR14_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR_
{
        volatile struct /* 0x1A0102B0 */
        {
                FIELD  CAMCQ_CQ_THR14_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE_
{
        volatile struct /* 0x1A0102B4 */
        {
                FIELD  CAMCQ_CQ_THR14_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR15_CTL_
{
        volatile struct /* 0x1A0102B8 */
        {
                FIELD  CAMCQ_CQ_THR15_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR15_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR15_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR15_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR15_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR_
{
        volatile struct /* 0x1A0102BC */
        {
                FIELD  CAMCQ_CQ_THR15_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE_
{
        volatile struct /* 0x1A0102C0 */
        {
                FIELD  CAMCQ_CQ_THR15_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR16_CTL_
{
        volatile struct /* 0x1A0102C4 */
        {
                FIELD  CAMCQ_CQ_THR16_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR16_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR16_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR16_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR16_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR_
{
        volatile struct /* 0x1A0102C8 */
        {
                FIELD  CAMCQ_CQ_THR16_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE_
{
        volatile struct /* 0x1A0102CC */
        {
                FIELD  CAMCQ_CQ_THR16_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR17_CTL_
{
        volatile struct /* 0x1A0102D0 */
        {
                FIELD  CAMCQ_CQ_THR17_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR17_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR17_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR17_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR17_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR_
{
        volatile struct /* 0x1A0102D4 */
        {
                FIELD  CAMCQ_CQ_THR17_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE_
{
        volatile struct /* 0x1A0102D8 */
        {
                FIELD  CAMCQ_CQ_THR17_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR18_CTL_
{
        volatile struct /* 0x1A0102DC */
        {
                FIELD  CAMCQ_CQ_THR18_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR18_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR18_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR18_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR18_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR_
{
        volatile struct /* 0x1A0102E0 */
        {
                FIELD  CAMCQ_CQ_THR18_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE_
{
        volatile struct /* 0x1A0102E4 */
        {
                FIELD  CAMCQ_CQ_THR18_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR19_CTL_
{
        volatile struct /* 0x1A0102E8 */
        {
                FIELD  CAMCQ_CQ_THR19_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR19_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR19_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR19_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR19_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR_
{
        volatile struct /* 0x1A0102EC */
        {
                FIELD  CAMCQ_CQ_THR19_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE_
{
        volatile struct /* 0x1A0102F0 */
        {
                FIELD  CAMCQ_CQ_THR19_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR20_CTL_
{
        volatile struct /* 0x1A0102F4 */
        {
                FIELD  CAMCQ_CQ_THR20_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR20_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR20_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR20_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR20_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR_
{
        volatile struct /* 0x1A0102F8 */
        {
                FIELD  CAMCQ_CQ_THR20_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE_
{
        volatile struct /* 0x1A0102FC */
        {
                FIELD  CAMCQ_CQ_THR20_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR21_CTL_
{
        volatile struct /* 0x1A010300 */
        {
                FIELD  CAMCQ_CQ_THR21_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR21_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR21_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR21_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR21_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR_
{
        volatile struct /* 0x1A010304 */
        {
                FIELD  CAMCQ_CQ_THR21_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE_
{
        volatile struct /* 0x1A010308 */
        {
                FIELD  CAMCQ_CQ_THR21_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR22_CTL_
{
        volatile struct /* 0x1A01030C */
        {
                FIELD  CAMCQ_CQ_THR22_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR22_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR22_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR22_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR22_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR_
{
        volatile struct /* 0x1A010310 */
        {
                FIELD  CAMCQ_CQ_THR22_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE_
{
        volatile struct /* 0x1A010314 */
        {
                FIELD  CAMCQ_CQ_THR22_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR23_CTL_
{
        volatile struct /* 0x1A010318 */
        {
                FIELD  CAMCQ_CQ_THR23_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR23_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR23_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR23_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR23_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR_
{
        volatile struct /* 0x1A01031C */
        {
                FIELD  CAMCQ_CQ_THR23_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE_
{
        volatile struct /* 0x1A010320 */
        {
                FIELD  CAMCQ_CQ_THR23_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR24_CTL_
{
        volatile struct /* 0x1A010324 */
        {
                FIELD  CAMCQ_CQ_THR24_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR24_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR24_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR24_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR24_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR_
{
        volatile struct /* 0x1A010328 */
        {
                FIELD  CAMCQ_CQ_THR24_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE_
{
        volatile struct /* 0x1A01032C */
        {
                FIELD  CAMCQ_CQ_THR24_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR25_CTL_
{
        volatile struct /* 0x1A010330 */
        {
                FIELD  CAMCQ_CQ_THR25_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR25_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR25_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR25_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR25_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR_
{
        volatile struct /* 0x1A010334 */
        {
                FIELD  CAMCQ_CQ_THR25_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE_
{
        volatile struct /* 0x1A010338 */
        {
                FIELD  CAMCQ_CQ_THR25_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR26_CTL_
{
        volatile struct /* 0x1A01033C */
        {
                FIELD  CAMCQ_CQ_THR26_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR26_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR26_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR26_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR26_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR_
{
        volatile struct /* 0x1A010340 */
        {
                FIELD  CAMCQ_CQ_THR26_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE_
{
        volatile struct /* 0x1A010344 */
        {
                FIELD  CAMCQ_CQ_THR26_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR27_CTL_
{
        volatile struct /* 0x1A010348 */
        {
                FIELD  CAMCQ_CQ_THR27_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR27_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR27_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR27_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR27_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR_
{
        volatile struct /* 0x1A01034C */
        {
                FIELD  CAMCQ_CQ_THR27_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE_
{
        volatile struct /* 0x1A010350 */
        {
                FIELD  CAMCQ_CQ_THR27_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR28_CTL_
{
        volatile struct /* 0x1A010354 */
        {
                FIELD  CAMCQ_CQ_THR28_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMCQ_CQ_THR28_MODE                                       :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  CAMCQ_CQ_THR28_DONE_SEL                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR28_CTL;   /* CAMCQ_R1_CAMCQ_CQ_THR28_CTL */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR_
{
        volatile struct /* 0x1A010358 */
        {
                FIELD  CAMCQ_CQ_THR28_BASEADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR;  /* CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR */

typedef volatile union _REG_CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE_
{
        volatile struct /* 0x1A01035C */
        {
                FIELD  CAMCQ_CQ_THR28_DESC_SIZE                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE; /* CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE */

typedef volatile union _REG_SEP_R1_SEP_CTL_
{
        volatile struct /* 0x1A010380 */
        {
                FIELD  SEP_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  SEP_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 11;      /* 20..30, 0x7FF00000 */
                FIELD  SEP_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_SEP_R1_SEP_CTL;    /* SEP_R1_SEP_CTL */

typedef volatile union _REG_SEP_R1_SEP_CROP_
{
        volatile struct /* 0x1A010384 */
        {
                FIELD  SEP_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  SEP_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_SEP_R1_SEP_CROP;   /* SEP_R1_SEP_CROP */

typedef volatile union _REG_SEP_R1_SEP_VSIZE_
{
        volatile struct /* 0x1A010388 */
        {
                FIELD  SEP_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_SEP_R1_SEP_VSIZE;  /* SEP_R1_SEP_VSIZE */

typedef volatile union _REG_BPC_R1_BPC_BPC_CON_
{
        volatile struct /* 0x1A0103C0 */
        {
                FIELD  BPC_BPC_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_BPC_LUT_EN                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  BPC_BPC_TABLE_END_MODE                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  BPC_BPC_AVG_MODE                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_BPC_DTC_MODE                                          :  2;      /* 12..13, 0x00003000 */
                FIELD  BPC_BPC_CS_MODE                                           :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_BPC_CRC_MODE                                          :  2;      /* 16..17, 0x00030000 */
                FIELD  BPC_BPC_EXC                                               :  1;      /* 18..18, 0x00040000 */
                FIELD  BPC_BPC_BLD_MODE                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  BPC_LE_INV_CTL                                            :  4;      /* 20..23, 0x00F00000 */
                FIELD  BPC_BPC_AUX_MAP_EN                                        :  1;      /* 24..24, 0x01000000 */
                FIELD  BPC_BPC_AUX_MAP_OR_EN                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  2;      /* 26..27, 0x0C000000 */
                FIELD  BPC_BNR_EDGE                                              :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_CON;    /* BPC_R1_BPC_BPC_CON */

typedef volatile union _REG_BPC_R1_BPC_BPC_BLD_
{
        volatile struct /* 0x1A0103C4 */
        {
                FIELD  BPC_BPC_BLD0                                              :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_BLD1                                              :  7;      /*  8..14, 0x00007F00 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_BLD_SP                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_BLD;    /* BPC_R1_BPC_BPC_BLD */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH1_
{
        volatile struct /* 0x1A0103C8 */
        {
                FIELD  BPC_BPC_TH_LWB                                            : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_Y                                              : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH1;    /* BPC_R1_BPC_BPC_TH1 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH2_
{
        volatile struct /* 0x1A0103CC */
        {
                FIELD  BPC_BPC_TH_XB                                             : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_UPB                                            : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH2;    /* BPC_R1_BPC_BPC_TH2 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH3_
{
        volatile struct /* 0x1A0103D0 */
        {
                FIELD  BPC_BPC_DK_TH_XB                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_XA                                             : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH3;    /* BPC_R1_BPC_BPC_TH3 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH4_
{
        volatile struct /* 0x1A0103D4 */
        {
                FIELD  BPC_BPC_DK_TH_XA                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH4;    /* BPC_R1_BPC_BPC_TH4 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH5_
{
        volatile struct /* 0x1A0103D8 */
        {
                FIELD  BPC_BPC_TH_SLA                                            :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_TH_SLB                                            :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH5;    /* BPC_R1_BPC_BPC_TH5 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH6_
{
        volatile struct /* 0x1A0103DC */
        {
                FIELD  BPC_BPC_DK_TH_SLA                                         :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_DK_TH_SLB                                         :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH6;    /* BPC_R1_BPC_BPC_TH6 */

typedef volatile union _REG_BPC_R1_BPC_BPC_DTC_
{
        volatile struct /* 0x1A0103E0 */
        {
                FIELD  BPC_BPC_RNG                                               :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_CS_RNG                                            :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_CT_LV                                             :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_BPC_TH_MUL                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    :  4;      /* 20..23, 0x00F00000 */
                FIELD  BPC_BPC_NO_LV                                             :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_DTC;    /* BPC_R1_BPC_BPC_DTC */

typedef volatile union _REG_BPC_R1_BPC_BPC_COR_
{
        volatile struct /* 0x1A0103E4 */
        {
                FIELD  BPC_BPC_DIR_MAX                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  BPC_BPC_DIR_TH                                            :  8;      /*  8..15, 0x0000FF00 */
                FIELD  rsv_16                                                    :  8;      /* 16..23, 0x00FF0000 */
                FIELD  BPC_BPC_DIR_TH2                                           :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_COR;    /* BPC_R1_BPC_BPC_COR */

typedef volatile union _REG_BPC_R1_BPC_BPC_RANK_
{
        volatile struct /* 0x1A0103E8 */
        {
                FIELD  BPC_BPC_RANK_IDXB                                         :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  BPC_BPC_RANK_IDXR                                         :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_RANK_IDXG                                         :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  BPC_BPC_BLD_LWB                                           : 12;      /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_RANK;   /* BPC_R1_BPC_BPC_RANK */

typedef volatile union _REG_BPC_R1_BPC_BPC_TBLI1_
{
        volatile struct /* 0x1A0103EC */
        {
                FIELD  BPC_XOFFSET                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_YOFFSET                                               : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TBLI1;  /* BPC_R1_BPC_BPC_TBLI1 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TBLI2_
{
        volatile struct /* 0x1A0103F0 */
        {
                FIELD  BPC_XSIZE                                                 : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_YSIZE                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TBLI2;  /* BPC_R1_BPC_BPC_TBLI2 */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH1_C_
{
        volatile struct /* 0x1A0103F4 */
        {
                FIELD  BPC_BPC_C_TH_LWB                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_C_TH_Y                                            : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH1_C;  /* BPC_R1_BPC_BPC_TH1_C */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH2_C_
{
        volatile struct /* 0x1A0103F8 */
        {
                FIELD  BPC_BPC_C_TH_XA                                           : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_C_TH_XB                                           : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH2_C;  /* BPC_R1_BPC_BPC_TH2_C */

typedef volatile union _REG_BPC_R1_BPC_BPC_TH3_C_
{
        volatile struct /* 0x1A0103FC */
        {
                FIELD  BPC_BPC_C_TH_SLA                                          :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_C_TH_SLB                                          :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  BPC_BPC_C_TH_UPB                                          : 15;      /*  8..22, 0x007FFF00 */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_TH3_C;  /* BPC_R1_BPC_BPC_TH3_C */

typedef volatile union _REG_BPC_R1_BPC_BPC_LL_
{
        volatile struct /* 0x1A010400 */
        {
                FIELD  BPC_BPC_LL_LWB                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_BPC_LL_LSP                                            :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_BPC_LL; /* BPC_R1_BPC_BPC_LL */

typedef volatile union _REG_BPC_R1_BPC_CT_CON1_
{
        volatile struct /* 0x1A01040C */
        {
                FIELD  rsv_0                                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_CT_EN                                                 :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_CT_CON1;    /* BPC_R1_BPC_CT_CON1 */

typedef volatile union _REG_BPC_R1_BPC_CT_CON2_
{
        volatile struct /* 0x1A010410 */
        {
                FIELD  BPC_CT_MD                                                 :  2;      /*  0.. 1, 0x00000003 */
                FIELD  BPC_CT_MD2                                                :  2;      /*  2.. 3, 0x0000000C */
                FIELD  BPC_CT_THRD                                               : 10;      /*  4..13, 0x00003FF0 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_CT_MBND                                               : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  2;      /* 26..27, 0x0C000000 */
                FIELD  BPC_CT_SLOPE                                              :  2;      /* 28..29, 0x30000000 */
                FIELD  BPC_CT_DIV                                                :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_CT_CON2;    /* BPC_R1_BPC_CT_CON2 */

typedef volatile union _REG_BPC_R1_BPC_CT_BLD1_
{
        volatile struct /* 0x1A010414 */
        {
                FIELD  BPC_CT_UPB                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_CT_USP                                                :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_CT_BLD1;    /* BPC_R1_BPC_CT_BLD1 */

typedef volatile union _REG_BPC_R1_BPC_CT_BLD2_
{
        volatile struct /* 0x1A010418 */
        {
                FIELD  BPC_CT_LWB                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_CT_LSP                                                :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_CT_BLD2;    /* BPC_R1_BPC_CT_BLD2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_CON_
{
        volatile struct /* 0x1A01041C */
        {
                FIELD  BPC_PDC_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_PDC_CT                                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_PDC_MODE                                              :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  BPC_PDC_OUT                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  BPC_PDC_ORI_EN                                            :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  BPC_PDC_INTP_CC_EN                                        :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_CON;    /* BPC_R1_BPC_PDC_CON */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_L0_
{
        volatile struct /* 0x1A010420 */
        {
                FIELD  BPC_PDC_GCF_L00                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L10                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_L0;    /* BPC_R1_BPC_PDC_GAIN_L0 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_L1_
{
        volatile struct /* 0x1A010424 */
        {
                FIELD  BPC_PDC_GCF_L01                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L20                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_L1;    /* BPC_R1_BPC_PDC_GAIN_L1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_L2_
{
        volatile struct /* 0x1A010428 */
        {
                FIELD  BPC_PDC_GCF_L11                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L02                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_L2;    /* BPC_R1_BPC_PDC_GAIN_L2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_L3_
{
        volatile struct /* 0x1A01042C */
        {
                FIELD  BPC_PDC_GCF_L30                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L21                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_L3;    /* BPC_R1_BPC_PDC_GAIN_L3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_L4_
{
        volatile struct /* 0x1A010430 */
        {
                FIELD  BPC_PDC_GCF_L12                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L03                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_L4;    /* BPC_R1_BPC_PDC_GAIN_L4 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_R0_
{
        volatile struct /* 0x1A010434 */
        {
                FIELD  BPC_PDC_GCF_R00                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R10                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_R0;    /* BPC_R1_BPC_PDC_GAIN_R0 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_R1_
{
        volatile struct /* 0x1A010438 */
        {
                FIELD  BPC_PDC_GCF_R01                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R20                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_R1;    /* BPC_R1_BPC_PDC_GAIN_R1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_R2_
{
        volatile struct /* 0x1A01043C */
        {
                FIELD  BPC_PDC_GCF_R11                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R02                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_R2;    /* BPC_R1_BPC_PDC_GAIN_R2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_R3_
{
        volatile struct /* 0x1A010440 */
        {
                FIELD  BPC_PDC_GCF_R30                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R21                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_R3;    /* BPC_R1_BPC_PDC_GAIN_R3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN_R4_
{
        volatile struct /* 0x1A010444 */
        {
                FIELD  BPC_PDC_GCF_R12                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R03                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN_R4;    /* BPC_R1_BPC_PDC_GAIN_R4 */

typedef volatile union _REG_BPC_R1_BPC_PDC_TH_GB_
{
        volatile struct /* 0x1A010448 */
        {
                FIELD  BPC_PDC_GTH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_BTH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_TH_GB;  /* BPC_R1_BPC_PDC_TH_GB */

typedef volatile union _REG_BPC_R1_BPC_PDC_TH_IA_
{
        volatile struct /* 0x1A01044C */
        {
                FIELD  BPC_PDC_ITH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_ATH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_TH_IA;  /* BPC_R1_BPC_PDC_TH_IA */

typedef volatile union _REG_BPC_R1_BPC_PDC_TH_HD_
{
        volatile struct /* 0x1A010450 */
        {
                FIELD  BPC_PDC_NTH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_DTH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_TH_HD;  /* BPC_R1_BPC_PDC_TH_HD */

typedef volatile union _REG_BPC_R1_BPC_PDC_SL_
{
        volatile struct /* 0x1A010454 */
        {
                FIELD  BPC_PDC_GSL                                               :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_PDC_BSL                                               :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  BPC_PDC_ISL                                               :  4;      /*  8..11, 0x00000F00 */
                FIELD  BPC_PDC_ASL                                               :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_NORM                                          :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_SL; /* BPC_R1_BPC_PDC_SL */

typedef volatile union _REG_BPC_R1_BPC_PDC_POS_
{
        volatile struct /* 0x1A010458 */
        {
                FIELD  BPC_PDC_XCENTER                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_PDC_YCENTER                                           : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_POS;    /* BPC_R1_BPC_PDC_POS */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GR1_
{
        volatile struct /* 0x1A01045C */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_Y1                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP1                                   :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  BPC_PDC_BLD_WT_SLP                                        :  5;      /* 20..24, 0x01F00000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GR1;    /* BPC_R1_BPC_PDC_DIFF_TH_GR1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GR2_
{
        volatile struct /* 0x1A010460 */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_X2                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_Y2                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP2                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GR2;    /* BPC_R1_BPC_PDC_DIFF_TH_GR2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GR3_
{
        volatile struct /* 0x1A010464 */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_X3                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_Y3                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP3                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GR3;    /* BPC_R1_BPC_PDC_DIFF_TH_GR3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GB1_
{
        volatile struct /* 0x1A010468 */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_Y1                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP1                                   :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GB1;    /* BPC_R1_BPC_PDC_DIFF_TH_GB1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GB2_
{
        volatile struct /* 0x1A01046C */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_X2                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_Y2                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP2                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GB2;    /* BPC_R1_BPC_PDC_DIFF_TH_GB2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_GB3_
{
        volatile struct /* 0x1A010470 */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_X3                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_Y3                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP3                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_GB3;    /* BPC_R1_BPC_PDC_DIFF_TH_GB3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_R1_
{
        volatile struct /* 0x1A010474 */
        {
                FIELD  BPC_PDC_DIFF_TH_R_Y1                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_SLP1                                    :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_R1; /* BPC_R1_BPC_PDC_DIFF_TH_R1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_R2_
{
        volatile struct /* 0x1A010478 */
        {
                FIELD  BPC_PDC_DIFF_TH_R_X2                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_Y2                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_R_SLP2                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_R2; /* BPC_R1_BPC_PDC_DIFF_TH_R2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_R3_
{
        volatile struct /* 0x1A01047C */
        {
                FIELD  BPC_PDC_DIFF_TH_R_X3                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_Y3                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_R_SLP3                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_R3; /* BPC_R1_BPC_PDC_DIFF_TH_R3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_B1_
{
        volatile struct /* 0x1A010480 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_Y1                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_SLP1                                    :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_B1; /* BPC_R1_BPC_PDC_DIFF_TH_B1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_B2_
{
        volatile struct /* 0x1A010484 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_X2                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_Y2                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_B_SLP2                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_B2; /* BPC_R1_BPC_PDC_DIFF_TH_B2 */

typedef volatile union _REG_BPC_R1_BPC_PDC_DIFF_TH_B3_
{
        volatile struct /* 0x1A010488 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_X3                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_Y3                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_B_SLP3                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_DIFF_TH_B3; /* BPC_R1_BPC_PDC_DIFF_TH_B3 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN1_
{
        volatile struct /* 0x1A01048C */
        {
                FIELD  BPC_PDC_GAIN_GB                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_GAIN_GR                                           : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_GAIN_MODE                                         :  2;      /* 24..25, 0x03000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN1;  /* BPC_R1_BPC_PDC_GAIN1 */

typedef volatile union _REG_BPC_R1_BPC_PDC_GAIN2_
{
        volatile struct /* 0x1A010490 */
        {
                FIELD  BPC_PDC_GAIN_B                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_GAIN_R                                            : 12;      /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PDC_GAIN2;  /* BPC_R1_BPC_PDC_GAIN2 */

typedef volatile union _REG_BPC_R1_BPC_PD_MODE_
{
        volatile struct /* 0x1A010494 */
        {
                FIELD  BPC_ZHDR_OSC_PD_MODE                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_PDC_INTP_PD_MODE                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_BPC_RANK_PD_MODE                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_BPC_LBL_PD_MODE                                       :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  BPC_BPC_AVG_PD_MODE                                       :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PD_MODE;    /* BPC_R1_BPC_PD_MODE */

typedef volatile union _REG_BPC_R1_BPC_RCCC_CT_CON_
{
        volatile struct /* 0x1A010498 */
        {
                FIELD  BPC_RCCC_CT_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_RCCC_CT_MODE                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_RCCC_CT_COEF                                          :  9;      /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_RCCC_CT_CON;    /* BPC_R1_BPC_RCCC_CT_CON */

typedef volatile union _REG_BPC_R1_BPC_ZHDR_CON_
{
        volatile struct /* 0x1A01049C */
        {
                FIELD  BPC_ZHDR_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_ZHDR_GLE_FIRST                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_ZHDR_RLE_FIRST                                        :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_ZHDR_BLE_FIRST                                        :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  BPC_ZHDR_OSC_COUNT                                        :  4;      /* 16..19, 0x000F0000 */
                FIELD  BPC_ZHDR_OSC_TH                                           : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_ZHDR_CON;   /* BPC_R1_BPC_ZHDR_CON */

typedef volatile union _REG_BPC_R1_BPC_ZHDR_RMG_
{
        volatile struct /* 0x1A0104A0 */
        {
                FIELD  BPC_ZHDR_RATIO                                            :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  4;      /*  8..11, 0x00000F00 */
                FIELD  BPC_ZHDR_GAIN                                             :  9;      /* 12..20, 0x001FF000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_ZHDR_RMG;   /* BPC_R1_BPC_ZHDR_RMG */

typedef volatile union _REG_BPC_R1_BPC_PSEUDO_
{
        volatile struct /* 0x1A0104A4 */
        {
                FIELD  BPC_ZHDR_CLAMP_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  7;      /*  1.. 7, 0x000000FE */
                FIELD  BPC_ZHDR_OUT_SEL_EN                                       :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  BPC_BPC_OC_MEAN_EN                                        :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  BPC_PDC_GAIN_MODE_EN                                      :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R1_BPC_PSEUDO; /* BPC_R1_BPC_PSEUDO */

typedef volatile union _REG_OBC_R1_OBC_CTL_
{
        volatile struct /* 0x1A0104C0 */
        {
                FIELD  OBC_EDGE                                                  :  4;      /*  0.. 3, 0x0000000F */
                FIELD  OBC_LE_INV_CTL                                            :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_CTL;    /* OBC_R1_OBC_CTL */

typedef volatile union _REG_OBC_R1_OBC_DBS_
{
        volatile struct /* 0x1A0104C4 */
        {
                FIELD  OBC_DBS_RATIO                                             :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  OBC_POSTTUNE_EN                                           :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_DBS;    /* OBC_R1_OBC_DBS */

typedef volatile union _REG_OBC_R1_OBC_GRAY_BLD_0_
{
        volatile struct /* 0x1A0104C8 */
        {
                FIELD  OBC_LUMA_MODE                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  OBC_GRAY_MODE                                             :  2;      /*  1.. 2, 0x00000006 */
                FIELD  OBC_NORM_BIT                                              :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_GRAY_BLD_0; /* OBC_R1_OBC_GRAY_BLD_0 */

typedef volatile union _REG_OBC_R1_OBC_GRAY_BLD_1_
{
        volatile struct /* 0x1A0104CC */
        {
                FIELD  OBC_BLD_MXRT                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BLD_LOW                                               : 12;      /*  8..19, 0x000FFF00 */
                FIELD  OBC_BLD_SLP                                               : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_GRAY_BLD_1; /* OBC_R1_OBC_GRAY_BLD_1 */

typedef volatile union _REG_OBC_R1_OBC_GRAY_BLD_2_
{
        volatile struct /* 0x1A0104D0 */
        {
                FIELD  OBC_BLD_MXRT_SE                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BLD_LOW_SE                                            : 12;      /*  8..19, 0x000FFF00 */
                FIELD  OBC_BLD_SLP_SE                                            : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_GRAY_BLD_2; /* OBC_R1_OBC_GRAY_BLD_2 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_R0_
{
        volatile struct /* 0x1A0104D4 */
        {
                FIELD  OBC_BIAS_R0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_R0;    /* OBC_R1_OBC_BIAS_LUT_R0 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_R1_
{
        volatile struct /* 0x1A0104D8 */
        {
                FIELD  OBC_BIAS_R4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_R1;    /* OBC_R1_OBC_BIAS_LUT_R1 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_R2_
{
        volatile struct /* 0x1A0104DC */
        {
                FIELD  OBC_BIAS_R8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_R2;    /* OBC_R1_OBC_BIAS_LUT_R2 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_R3_
{
        volatile struct /* 0x1A0104E0 */
        {
                FIELD  OBC_BIAS_R12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_R3;    /* OBC_R1_OBC_BIAS_LUT_R3 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_G0_
{
        volatile struct /* 0x1A0104E4 */
        {
                FIELD  OBC_BIAS_G0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_G0;    /* OBC_R1_OBC_BIAS_LUT_G0 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_G1_
{
        volatile struct /* 0x1A0104E8 */
        {
                FIELD  OBC_BIAS_G4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_G1;    /* OBC_R1_OBC_BIAS_LUT_G1 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_G2_
{
        volatile struct /* 0x1A0104EC */
        {
                FIELD  OBC_BIAS_G8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_G2;    /* OBC_R1_OBC_BIAS_LUT_G2 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_G3_
{
        volatile struct /* 0x1A0104F0 */
        {
                FIELD  OBC_BIAS_G12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_G3;    /* OBC_R1_OBC_BIAS_LUT_G3 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_B0_
{
        volatile struct /* 0x1A0104F4 */
        {
                FIELD  OBC_BIAS_B0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_B0;    /* OBC_R1_OBC_BIAS_LUT_B0 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_B1_
{
        volatile struct /* 0x1A0104F8 */
        {
                FIELD  OBC_BIAS_B4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_B1;    /* OBC_R1_OBC_BIAS_LUT_B1 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_B2_
{
        volatile struct /* 0x1A0104FC */
        {
                FIELD  OBC_BIAS_B8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_B2;    /* OBC_R1_OBC_BIAS_LUT_B2 */

typedef volatile union _REG_OBC_R1_OBC_BIAS_LUT_B3_
{
        volatile struct /* 0x1A010500 */
        {
                FIELD  OBC_BIAS_B12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_BIAS_LUT_B3;    /* OBC_R1_OBC_BIAS_LUT_B3 */

typedef volatile union _REG_OBC_R1_OBC_WBG_RB_
{
        volatile struct /* 0x1A010504 */
        {
                FIELD  OBC_PGN_R                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  OBC_PGN_B                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_WBG_RB; /* OBC_R1_OBC_WBG_RB */

typedef volatile union _REG_OBC_R1_OBC_WBG_G_
{
        volatile struct /* 0x1A010508 */
        {
                FIELD  OBC_PGN_G                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_WBG_G;  /* OBC_R1_OBC_WBG_G */

typedef volatile union _REG_OBC_R1_OBC_WBIG_RB_
{
        volatile struct /* 0x1A01050C */
        {
                FIELD  OBC_IVGN_R                                                : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  OBC_IVGN_B                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_WBIG_RB;    /* OBC_R1_OBC_WBIG_RB */

typedef volatile union _REG_OBC_R1_OBC_WBIG_G_
{
        volatile struct /* 0x1A010510 */
        {
                FIELD  OBC_IVGN_G                                                : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_WBIG_G; /* OBC_R1_OBC_WBIG_G */

typedef volatile union _REG_OBC_R1_OBC_OBG_RB_
{
        volatile struct /* 0x1A010514 */
        {
                FIELD  OBC_GAIN_R                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  OBC_GAIN_B                                                : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OBG_RB; /* OBC_R1_OBC_OBG_RB */

typedef volatile union _REG_OBC_R1_OBC_OBG_G_
{
        volatile struct /* 0x1A010518 */
        {
                FIELD  OBC_GAIN_GR                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  OBC_GAIN_GB                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OBG_G;  /* OBC_R1_OBC_OBG_G */

typedef volatile union _REG_OBC_R1_OBC_OFFSET_R_
{
        volatile struct /* 0x1A01051C */
        {
                FIELD  OBC_OFST_R                                                : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OFFSET_R;   /* OBC_R1_OBC_OFFSET_R */

typedef volatile union _REG_OBC_R1_OBC_OFFSET_GR_
{
        volatile struct /* 0x1A010520 */
        {
                FIELD  OBC_OFST_GR                                               : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OFFSET_GR;  /* OBC_R1_OBC_OFFSET_GR */

typedef volatile union _REG_OBC_R1_OBC_OFFSET_GB_
{
        volatile struct /* 0x1A010524 */
        {
                FIELD  OBC_OFST_GB                                               : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OFFSET_GB;  /* OBC_R1_OBC_OFFSET_GB */

typedef volatile union _REG_OBC_R1_OBC_OFFSET_B_
{
        volatile struct /* 0x1A010528 */
        {
                FIELD  OBC_OFST_B                                                : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_OFFSET_B;   /* OBC_R1_OBC_OFFSET_B */

typedef volatile union _REG_OBC_R1_OBC_HDR_
{
        volatile struct /* 0x1A01052C */
        {
                FIELD  OBC_HDR_GNP                                               :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  OBC_ZHDR_EN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  OBC_GLE_FIRST                                             :  1;      /*  5.. 5, 0x00000020 */
                FIELD  OBC_RLE_FIRST                                             :  1;      /*  6.. 6, 0x00000040 */
                FIELD  OBC_BLE_FIRST                                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R1_OBC_HDR;    /* OBC_R1_OBC_HDR */

typedef volatile union _REG_DGN_R1_DGN_GN0_
{
        volatile struct /* 0x1A010580 */
        {
                FIELD  DGN_GAIN_B                                                : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_DGN_R1_DGN_GN0;    /* DGN_R1_DGN_GN0 */

typedef volatile union _REG_DGN_R1_DGN_GN1_
{
        volatile struct /* 0x1A010584 */
        {
                FIELD  DGN_GAIN_GB                                               : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_DGN_R1_DGN_GN1;    /* DGN_R1_DGN_GN1 */

typedef volatile union _REG_DGN_R1_DGN_GN2_
{
        volatile struct /* 0x1A010588 */
        {
                FIELD  DGN_GAIN_GR                                               : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_DGN_R1_DGN_GN2;    /* DGN_R1_DGN_GN2 */

typedef volatile union _REG_DGN_R1_DGN_GN3_
{
        volatile struct /* 0x1A01058C */
        {
                FIELD  DGN_GAIN_R                                                : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_DGN_R1_DGN_GN3;    /* DGN_R1_DGN_GN3 */

typedef volatile union _REG_DGN_R1_DGN_LINK_
{
        volatile struct /* 0x1A010590 */
        {
                FIELD  DGN_LKMODE                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_DGN_R1_DGN_LINK;   /* DGN_R1_DGN_LINK */

typedef volatile union _REG_LSC_R1_LSC_CTL1_
{
        volatile struct /* 0x1A0105C0 */
        {
                FIELD  LSC_SDBLK_YOFST                                           :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     : 10;      /*  6..15, 0x0000FFC0 */
                FIELD  LSC_SDBLK_XOFST                                           :  6;      /* 16..21, 0x003F0000 */
                FIELD  LSC_EXTEND_COEF_MODE                                      :  1;      /* 22..22, 0x00400000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  LSC_SD_COEFRD_MODE                                        :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  3;      /* 25..27, 0x0E000000 */
                FIELD  LSC_SD_ULTRA_MODE                                         :  1;      /* 28..28, 0x10000000 */
                FIELD  LSC_PRC_MODE                                              :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_CTL1;   /* LSC_R1_LSC_CTL1 */

typedef volatile union _REG_LSC_R1_LSC_CTL2_
{
        volatile struct /* 0x1A0105C4 */
        {
                FIELD  LSC_SDBLK_WIDTH                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_XNUM                                            :  5;      /* 13..17, 0x0003E000 */
                FIELD  LSC_OFLN                                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_CTL2;   /* LSC_R1_LSC_CTL2 */

typedef volatile union _REG_LSC_R1_LSC_CTL3_
{
        volatile struct /* 0x1A0105C8 */
        {
                FIELD  LSC_SDBLK_HEIGHT                                          : 13;      /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_YNUM                                            :  5;      /* 13..17, 0x0003E000 */
                FIELD  LSC_SPARE                                                 : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_CTL3;   /* LSC_R1_LSC_CTL3 */

typedef volatile union _REG_LSC_R1_LSC_LBLOCK_
{
        volatile struct /* 0x1A0105CC */
        {
                FIELD  LSC_SDBLK_lHEIGHT                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LSC_SDBLK_lWIDTH                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_LBLOCK; /* LSC_R1_LSC_LBLOCK */

typedef volatile union _REG_LSC_R1_LSC_RATIO_0_
{
        volatile struct /* 0x1A0105D0 */
        {
                FIELD  LSC_RA03                                                  :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA02                                                  :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LSC_RA01                                                  :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  LSC_RA00                                                  :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_RATIO_0;    /* LSC_R1_LSC_RATIO_0 */

typedef volatile union _REG_LSC_R1_LSC_TPIPE_OFST_
{
        volatile struct /* 0x1A0105D4 */
        {
                FIELD  LSC_TPIPE_OFST_Y                                          : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LSC_TPIPE_OFST_X                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_TPIPE_OFST; /* LSC_R1_LSC_TPIPE_OFST */

typedef volatile union _REG_LSC_R1_LSC_TPIPE_SIZE_
{
        volatile struct /* 0x1A0105D8 */
        {
                FIELD  LSC_TPIPE_SIZE_Y                                          : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LSC_TPIPE_SIZE_X                                          : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_TPIPE_SIZE; /* LSC_R1_LSC_TPIPE_SIZE */

typedef volatile union _REG_LSC_R1_LSC_GAIN_TH_
{
        volatile struct /* 0x1A0105DC */
        {
                FIELD  LSC_GAIN_TH2                                              :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  LSC_GAIN_TH1                                              :  9;      /* 10..18, 0x0007FC00 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  LSC_GAIN_TH0                                              :  9;      /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_GAIN_TH;    /* LSC_R1_LSC_GAIN_TH */

typedef volatile union _REG_LSC_R1_LSC_RATIO_1_
{
        volatile struct /* 0x1A0105E0 */
        {
                FIELD  LSC_RA13                                                  :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA12                                                  :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LSC_RA11                                                  :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  LSC_RA10                                                  :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_RATIO_1;    /* LSC_R1_LSC_RATIO_1 */

typedef volatile union _REG_LSC_R1_LSC_UPB_B_GB_
{
        volatile struct /* 0x1A0105E4 */
        {
                FIELD  LSC_UPB_GB                                                : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_B                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_UPB_B_GB;   /* LSC_R1_LSC_UPB_B_GB */

typedef volatile union _REG_LSC_R1_LSC_UPB_GR_R_
{
        volatile struct /* 0x1A0105E8 */
        {
                FIELD  LSC_UPB_R                                                 : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_GR                                                : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSC_R1_LSC_UPB_GR_R;   /* LSC_R1_LSC_UPB_GR_R */

typedef volatile union _REG_WB_R1_WB_GAIN_1_
{
        volatile struct /* 0x1A010600 */
        {
                FIELD  WB_GAIN_B                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  WB_GAIN_GB                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_WB_R1_WB_GAIN_1;   /* WB_R1_WB_GAIN_1 */

typedef volatile union _REG_WB_R1_WB_GAIN_2_
{
        volatile struct /* 0x1A010604 */
        {
                FIELD  WB_GAIN_GR                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  WB_GAIN_R                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_WB_R1_WB_GAIN_2;   /* WB_R1_WB_GAIN_2 */

typedef volatile union _REG_WB_R1_WB_HLC_
{
        volatile struct /* 0x1A010608 */
        {
                FIELD  WB_CLP_VAL                                                : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_WB_R1_WB_HLC;  /* WB_R1_WB_HLC */

typedef volatile union _REG_LTM_R1_LTM_CTRL_
{
        volatile struct /* 0x1A010640 */
        {
                FIELD  LTM_LUM_MAP_MODE                                          :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_CTRL;   /* LTM_R1_LTM_CTRL */

typedef volatile union _REG_LTM_R1_LTM_BLK_NUM_
{
        volatile struct /* 0x1A010644 */
        {
                FIELD  LTM_BLK_X_NUM                                             :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  LTM_BLK_Y_NUM                                             :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_BLK_NUM;    /* LTM_R1_LTM_BLK_NUM */

typedef volatile union _REG_LTM_R1_LTM_BLK_SZ_
{
        volatile struct /* 0x1A010648 */
        {
                FIELD  LTM_BLK_WIDTH                                             : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_BLK_HEIGHT                                            : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_BLK_SZ; /* LTM_R1_LTM_BLK_SZ */

typedef volatile union _REG_LTM_R1_LTM_BLK_DIVX_
{
        volatile struct /* 0x1A01064C */
        {
                FIELD  LTM_X_ALPHA_BASE                                          :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  LTM_X_ALPHA_BASE_SHIFT_BIT                                :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_BLK_DIVX;   /* LTM_R1_LTM_BLK_DIVX */

typedef volatile union _REG_LTM_R1_LTM_BLK_DIVY_
{
        volatile struct /* 0x1A010650 */
        {
                FIELD  LTM_Y_ALPHA_BASE                                          :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  LTM_Y_ALPHA_BASE_SHIFT_BIT                                :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_BLK_DIVY;   /* LTM_R1_LTM_BLK_DIVY */

typedef volatile union _REG_LTM_R1_LTM_MAX_DIV_
{
        volatile struct /* 0x1A010654 */
        {
                FIELD  LTM_CLIP_TH_ALPHA_BASE                                    : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTM_CLIP_TH_ALPHA_BASE_SHIFT_BIT                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_MAX_DIV;    /* LTM_R1_LTM_MAX_DIV */

typedef volatile union _REG_LTM_R1_LTM_CLIP_
{
        volatile struct /* 0x1A01065C */
        {
                FIELD  LTM_GAIN_TH                                               :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_CLIP;   /* LTM_R1_LTM_CLIP */

typedef volatile union _REG_LTM_R1_LTM_TILE_NUM_
{
        volatile struct /* 0x1A010660 */
        {
                FIELD  LTM_TILE_BLK_X_NUM_START                                  :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  LTM_TILE_BLK_X_NUM_END                                    :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_TILE_BLK_Y_NUM_START                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  LTM_TILE_BLK_Y_NUM_END                                    :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_NUM;   /* LTM_R1_LTM_TILE_NUM */

typedef volatile union _REG_LTM_R1_LTM_TILE_CNTX_
{
        volatile struct /* 0x1A010664 */
        {
                FIELD  LTM_TILE_BLK_X_CNT_START                                  : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_TILE_BLK_X_CNT_END                                    : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_CNTX;  /* LTM_R1_LTM_TILE_CNTX */

typedef volatile union _REG_LTM_R1_LTM_TILE_CNTY_
{
        volatile struct /* 0x1A010668 */
        {
                FIELD  LTM_TILE_BLK_Y_CNT_START                                  : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_TILE_BLK_Y_CNT_END                                    : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_CNTY;  /* LTM_R1_LTM_TILE_CNTY */

typedef volatile union _REG_LTM_R1_LTM_CFG_
{
        volatile struct /* 0x1A010674 */
        {
                FIELD  LTM_LTM_ENGINE_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  LTM_LTM_CG_DISABLE                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 23;      /*  5..27, 0x0FFFFFE0 */
                FIELD  LTM_CHKSUM_EN                                             :  1;      /* 28..28, 0x10000000 */
                FIELD  LTM_CHKSUM_SEL                                            :  2;      /* 29..30, 0x60000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_CFG;    /* LTM_R1_LTM_CFG */

typedef volatile union _REG_LTM_R1_LTM_RESET_
{
        volatile struct /* 0x1A010690 */
        {
                FIELD  LTM_LTM_RESET                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_RESET;  /* LTM_R1_LTM_RESET */

typedef volatile union _REG_LTM_R1_LTM_INTEN_
{
        volatile struct /* 0x1A010694 */
        {
                FIELD  LTM_IF_END_INT_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_OF_END_INT_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_INTEN;  /* LTM_R1_LTM_INTEN */

typedef volatile union _REG_LTM_R1_LTM_INTSTA_
{
        volatile struct /* 0x1A010698 */
        {
                FIELD  LTM_IF_END_INT                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_OF_END_INT                                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_INTSTA; /* LTM_R1_LTM_INTSTA */

typedef volatile union _REG_LTM_R1_LTM_STATUS_
{
        volatile struct /* 0x1A01069C */
        {
                FIELD  LTM_IF_UNFINISH                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_OF_UNFINISH                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  LTM_HANDSHAKE                                             : 24;      /*  4..27, 0x0FFFFFF0 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_STATUS; /* LTM_R1_LTM_STATUS */

typedef volatile union _REG_LTM_R1_LTM_INPUT_COUNT_
{
        volatile struct /* 0x1A0106A0 */
        {
                FIELD  LTM_INP_PIX_CNT                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_INP_LINE_CNT                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_INPUT_COUNT;    /* LTM_R1_LTM_INPUT_COUNT */

typedef volatile union _REG_LTM_R1_LTM_OUTPUT_COUNT_
{
        volatile struct /* 0x1A0106A4 */
        {
                FIELD  LTM_OUTP_PIX_CNT                                          : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_OUTP_LINE_CNT                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_OUTPUT_COUNT;   /* LTM_R1_LTM_OUTPUT_COUNT */

typedef volatile union _REG_LTM_R1_LTM_CHKSUM_
{
        volatile struct /* 0x1A0106A8 */
        {
                FIELD  LTM_CHKSUM                                                : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_CHKSUM; /* LTM_R1_LTM_CHKSUM */

typedef volatile union _REG_LTM_R1_LTM_TILE_SIZE_
{
        volatile struct /* 0x1A0106AC */
        {
                FIELD  LTM_TILE_HSIZE                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTM_TILE_VSIZE                                            : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_SIZE;  /* LTM_R1_LTM_TILE_SIZE */

typedef volatile union _REG_LTM_R1_LTM_TILE_EDGE_
{
        volatile struct /* 0x1A0106B0 */
        {
                FIELD  LTM_TILE_EDGE                                             :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_EDGE;  /* LTM_R1_LTM_TILE_EDGE */

typedef volatile union _REG_LTM_R1_LTM_TILE_CROP_
{
        volatile struct /* 0x1A0106B4 */
        {
                FIELD  LTM_CROP_H                                                :  4;      /*  0.. 3, 0x0000000F */
                FIELD  LTM_CROP_V                                                :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_TILE_CROP;  /* LTM_R1_LTM_TILE_CROP */

typedef volatile union _REG_LTM_R1_LTM_DUMMY_REG_
{
        volatile struct /* 0x1A0106B8 */
        {
                FIELD  LTM_DUMMY_REG                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_DUMMY_REG;  /* LTM_R1_LTM_DUMMY_REG */

typedef volatile union _REG_LTM_R1_LTM_SRAM_CFG_
{
        volatile struct /* 0x1A0106BC */
        {
                FIELD  rsv_0                                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  LTM_FORCE_SRAM_EN                                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  LTM_FORCE_SRAM_APB                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  LTM_FORCE_SRAM_INT                                        :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SRAM_CFG;   /* LTM_R1_LTM_SRAM_CFG */

typedef volatile union _REG_LTM_R1_LTM_SRAM_STATUS_
{
        volatile struct /* 0x1A0106C0 */
        {
                FIELD  LTM_RB_SRAM_IDX                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_RB_SRAM_IDX_OUT                                       :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SRAM_STATUS;    /* LTM_R1_LTM_SRAM_STATUS */

typedef volatile union _REG_LTM_R1_LTM_ATPG_
{
        volatile struct /* 0x1A0106D4 */
        {
                FIELD  LTM_ltm_atpg_ob                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_ltm_atpg_ct                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_ATPG;   /* LTM_R1_LTM_ATPG */

typedef volatile union _REG_LTM_R1_LTM_SHADOW_CTRL_
{
        volatile struct /* 0x1A0106D8 */
        {
                FIELD  LTM_BYPASS_SHADOW                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTM_FORCE_COMMIT                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SHADOW_CTRL;    /* LTM_R1_LTM_SHADOW_CTRL */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_GRAD0_
{
        volatile struct /* 0x1A0106DC */
        {
                FIELD  LTM_SELRGB_GRAD0                                          : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTM_SELRGB_GRAD1                                          : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_GRAD0;   /* LTM_R1_LTM_SELRGB_GRAD0 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_GRAD1_
{
        volatile struct /* 0x1A0106E0 */
        {
                FIELD  LTM_SELRGB_GRAD2                                          : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTM_SELRGB_GRAD3                                          : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_GRAD1;   /* LTM_R1_LTM_SELRGB_GRAD1 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_GRAD2_
{
        volatile struct /* 0x1A0106E4 */
        {
                FIELD  LTM_SELRGB_GRAD4                                          : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTM_SELRGB_GRAD5                                          : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_GRAD2;   /* LTM_R1_LTM_SELRGB_GRAD2 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_GRAD3_
{
        volatile struct /* 0x1A0106E8 */
        {
                FIELD  LTM_SELRGB_GRAD6                                          : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTM_SELRGB_GRAD7                                          : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_GRAD3;   /* LTM_R1_LTM_SELRGB_GRAD3 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_TH0_
{
        volatile struct /* 0x1A0106EC */
        {
                FIELD  LTM_SELRGB_TH0                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTM_SELRGB_TH1                                            : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_TH0; /* LTM_R1_LTM_SELRGB_TH0 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_TH1_
{
        volatile struct /* 0x1A0106F0 */
        {
                FIELD  LTM_SELRGB_TH2                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTM_SELRGB_TH3                                            : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_TH1; /* LTM_R1_LTM_SELRGB_TH1 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_TH2_
{
        volatile struct /* 0x1A0106F4 */
        {
                FIELD  LTM_SELRGB_TH4                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTM_SELRGB_TH5                                            : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_TH2; /* LTM_R1_LTM_SELRGB_TH2 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_TH3_
{
        volatile struct /* 0x1A0106F8 */
        {
                FIELD  LTM_SELRGB_TH6                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTM_SELRGB_TH7                                            : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_TH3; /* LTM_R1_LTM_SELRGB_TH3 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP0_
{
        volatile struct /* 0x1A0106FC */
        {
                FIELD  LTM_SELRGB_SLP0                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP0;    /* LTM_R1_LTM_SELRGB_SLP0 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP1_
{
        volatile struct /* 0x1A010700 */
        {
                FIELD  LTM_SELRGB_SLP1                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP1;    /* LTM_R1_LTM_SELRGB_SLP1 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP2_
{
        volatile struct /* 0x1A010704 */
        {
                FIELD  LTM_SELRGB_SLP2                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP2;    /* LTM_R1_LTM_SELRGB_SLP2 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP3_
{
        volatile struct /* 0x1A010708 */
        {
                FIELD  LTM_SELRGB_SLP3                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP3;    /* LTM_R1_LTM_SELRGB_SLP3 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP4_
{
        volatile struct /* 0x1A01070C */
        {
                FIELD  LTM_SELRGB_SLP4                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP4;    /* LTM_R1_LTM_SELRGB_SLP4 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP5_
{
        volatile struct /* 0x1A010710 */
        {
                FIELD  LTM_SELRGB_SLP5                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP5;    /* LTM_R1_LTM_SELRGB_SLP5 */

typedef volatile union _REG_LTM_R1_LTM_SELRGB_SLP6_
{
        volatile struct /* 0x1A010714 */
        {
                FIELD  LTM_SELRGB_SLP6                                           : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SELRGB_SLP6;    /* LTM_R1_LTM_SELRGB_SLP6 */

typedef volatile union _REG_LTM_R1_LTM_OUT_STR_
{
        volatile struct /* 0x1A010718 */
        {
                FIELD  LTM_OUT_STR                                               :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_OUT_STR;    /* LTM_R1_LTM_OUT_STR */

typedef volatile union _REG_LTM_R1_LTM_SRAM_PINGPONG_
{
        volatile struct /* 0x1A01071C */
        {
                FIELD  LTM_SRAM_PINGPONG                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_LTM_R1_LTM_SRAM_PINGPONG;  /* LTM_R1_LTM_SRAM_PINGPONG */

typedef volatile union _REG_MRG_R7_MRG_CTL_
{
        volatile struct /* 0x1A010740 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R7_MRG_CTL;    /* MRG_R7_MRG_CTL */

typedef volatile union _REG_MRG_R7_MRG_CROP_
{
        volatile struct /* 0x1A010744 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R7_MRG_CROP;   /* MRG_R7_MRG_CROP */

typedef volatile union _REG_MRG_R7_MRG_VSIZE_
{
        volatile struct /* 0x1A010748 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R7_MRG_VSIZE;  /* MRG_R7_MRG_VSIZE */

typedef volatile union _REG_MRG_R5_MRG_CTL_
{
        volatile struct /* 0x1A0107C0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R5_MRG_CTL;    /* MRG_R5_MRG_CTL */

typedef volatile union _REG_MRG_R5_MRG_CROP_
{
        volatile struct /* 0x1A0107C4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R5_MRG_CROP;   /* MRG_R5_MRG_CROP */

typedef volatile union _REG_MRG_R5_MRG_VSIZE_
{
        volatile struct /* 0x1A0107C8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R5_MRG_VSIZE;  /* MRG_R5_MRG_VSIZE */

typedef volatile union _REG_LCES_R1_LCES_START_
{
        volatile struct /* 0x1A010800 */
        {
                FIELD  LCES_START_I                                              : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_START_J                                              : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_START;    /* LCES_R1_LCES_START */

typedef volatile union _REG_LCES_R1_LCES_IN_SIZE_
{
        volatile struct /* 0x1A010804 */
        {
                FIELD  LCES_IN_HT                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_IN_WD                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_IN_SIZE;  /* LCES_R1_LCES_IN_SIZE */

typedef volatile union _REG_LCES_R1_LCES_OUT_SIZE_
{
        volatile struct /* 0x1A010808 */
        {
                FIELD  LCES_OUT_HT                                               :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  LCES_OUT_WD                                               :  9;      /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_OUT_SIZE; /* LCES_R1_LCES_OUT_SIZE */

typedef volatile union _REG_LCES_R1_LCES_LOG_
{
        volatile struct /* 0x1A01080C */
        {
                FIELD  LCES_LOG                                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_LOG;  /* LCES_R1_LCES_LOG */

typedef volatile union _REG_LCES_R1_LCES_LRZRX_
{
        volatile struct /* 0x1A010810 */
        {
                FIELD  LCES_LRZR_X                                               : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_LRZRX;    /* LCES_R1_LCES_LRZRX */

typedef volatile union _REG_LCES_R1_LCES_LRZRY_
{
        volatile struct /* 0x1A010814 */
        {
                FIELD  LCES_LRZR_Y                                               : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_LRZRY;    /* LCES_R1_LCES_LRZRY */

typedef volatile union _REG_LCES_R1_LCES_FLC0_
{
        volatile struct /* 0x1A010820 */
        {
                FIELD  LCES_FLC_OFST_G                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_FLC_OFST_R                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_FLC0; /* LCES_R1_LCES_FLC0 */

typedef volatile union _REG_LCES_R1_LCES_FLC1_
{
        volatile struct /* 0x1A010824 */
        {
                FIELD  LCES_FLC_GAIN_R                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_FLC_OFST_B                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_FLC1; /* LCES_R1_LCES_FLC1 */

typedef volatile union _REG_LCES_R1_LCES_FLC2_
{
        volatile struct /* 0x1A010828 */
        {
                FIELD  LCES_FLC_GAIN_B                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_FLC_GAIN_G                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_FLC2; /* LCES_R1_LCES_FLC2 */

typedef volatile union _REG_LCES_R1_LCES_G2G0_
{
        volatile struct /* 0x1A01082C */
        {
                FIELD  LCES_G2G_CNV_01                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_G2G_CNV_00                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_G2G0; /* LCES_R1_LCES_G2G0 */

typedef volatile union _REG_LCES_R1_LCES_G2G1_
{
        volatile struct /* 0x1A010830 */
        {
                FIELD  LCES_G2G_CNV_10                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_G2G_CNV_02                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_G2G1; /* LCES_R1_LCES_G2G1 */

typedef volatile union _REG_LCES_R1_LCES_G2G2_
{
        volatile struct /* 0x1A010834 */
        {
                FIELD  LCES_G2G_CNV_12                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_G2G_CNV_11                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_G2G2; /* LCES_R1_LCES_G2G2 */

typedef volatile union _REG_LCES_R1_LCES_G2G3_
{
        volatile struct /* 0x1A010838 */
        {
                FIELD  LCES_G2G_CNV_21                                           : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LCES_G2G_CNV_20                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_G2G3; /* LCES_R1_LCES_G2G3 */

typedef volatile union _REG_LCES_R1_LCES_G2G4_
{
        volatile struct /* 0x1A01083C */
        {
                FIELD  LCES_G2G_ACC                                              :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 12;      /*  4..15, 0x0000FFF0 */
                FIELD  LCES_G2G_CNV_22                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_G2G4; /* LCES_R1_LCES_G2G4 */

typedef volatile union _REG_LCES_R1_LCES_LPF_
{
        volatile struct /* 0x1A010840 */
        {
                FIELD  LCES_LPF_TH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LCES_LPF_EN                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_LPF;  /* LCES_R1_LCES_LPF */

typedef volatile union _REG_LCES_R1_LCES_AH_
{
        volatile struct /* 0x1A010844 */
        {
                FIELD  LCES_CCUB                                                 : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  2;      /* 12..13, 0x00003000 */
                FIELD  LCES_CCLB                                                 : 12;      /* 14..25, 0x03FFC000 */
                FIELD  rsv_26                                                    :  2;      /* 26..27, 0x0C000000 */
                FIELD  LCES_ACT_HISTO                                            :  2;      /* 28..29, 0x30000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  LCES_HIST_OUT_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LCES_R1_LCES_AH;   /* LCES_R1_LCES_AH */

typedef volatile union _REG_QBIN_R4_QBIN_CTL_
{
        volatile struct /* 0x1A010880 */
        {
                FIELD  QBIN_ACC                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  QBIN_ACC_MODE                                             :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_QBIN_R4_QBIN_CTL;  /* QBIN_R4_QBIN_CTL */

typedef volatile union _REG_LTMS_R1_LTMS_CTRL_
{
        volatile struct /* 0x1A0108C0 */
        {
                FIELD  LTMS_RESIZE_MODE                                          :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_CTRL; /* LTMS_R1_LTMS_CTRL */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_NUM_
{
        volatile struct /* 0x1A0108C4 */
        {
                FIELD  LTMS_BLK_X_NUM                                            :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  LTMS_BLK_Y_NUM                                            :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_NUM;  /* LTMS_R1_LTMS_BLK_NUM */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_SZ_
{
        volatile struct /* 0x1A0108C8 */
        {
                FIELD  LTMS_BLK_WIDTH                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_BLK_HEIGHT                                           : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_SZ;   /* LTMS_R1_LTMS_BLK_SZ */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_AREA_
{
        volatile struct /* 0x1A0108CC */
        {
                FIELD  LTMS_BLK_AREA                                             : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_AREA; /* LTMS_R1_LTMS_BLK_AREA */

typedef volatile union _REG_LTMS_R1_LTMS_DETAIL_
{
        volatile struct /* 0x1A0108D0 */
        {
                FIELD  LTMS_DETAIL_HALF_WNDW                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  LTMS_DETAIL_TH                                            :  9;      /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  LTMS_DETAIL_SLP                                           :  9;      /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_DETAIL;   /* LTMS_R1_LTMS_DETAIL */

typedef volatile union _REG_LTMS_R1_LTMS_HIST_
{
        volatile struct /* 0x1A0108D4 */
        {
                FIELD  LTMS_HIST_BLKPXLNUM_TH                                    : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_HIST; /* LTMS_R1_LTMS_HIST */

typedef volatile union _REG_LTMS_R1_LTMS_FLTLINE_
{
        volatile struct /* 0x1A0108D8 */
        {
                FIELD  LTMS_FLATLINE_TH                                          : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTMS_FLATLINE_SLP                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_FLTLINE;  /* LTMS_R1_LTMS_FLTLINE */

typedef volatile union _REG_LTMS_R1_LTMS_FLTBLK_
{
        volatile struct /* 0x1A0108DC */
        {
                FIELD  LTMS_FLATBLK_TH                                           : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTMS_FLATBLK_SLP                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_FLTBLK;   /* LTMS_R1_LTMS_FLTBLK */

typedef volatile union _REG_LTMS_R1_LTMS_CLIP_
{
        volatile struct /* 0x1A0108E0 */
        {
                FIELD  LTMS_VPLMAX_TH                                            : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_CLIP; /* LTMS_R1_LTMS_CLIP */

typedef volatile union _REG_LTMS_R1_LTMS_MAX_DIV_
{
        volatile struct /* 0x1A0108E4 */
        {
                FIELD  LTMS_MAXVALUE_ALPHA_BASE                                  : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTMS_MAXVALUE_ALPHA_BASE_SHIFT_BIT                        :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_MAX_DIV;  /* LTMS_R1_LTMS_MAX_DIV */

typedef volatile union _REG_LTMS_R1_LTMS_CFG_
{
        volatile struct /* 0x1A010910 */
        {
                FIELD  LTMS_LTMS_ENGINE_EN                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  LTMS_LTMS_CG_DISABLE                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  LTMS_KEEP_LPXL                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     : 22;      /*  6..27, 0x0FFFFFC0 */
                FIELD  LTMS_CHKSUM_EN                                            :  1;      /* 28..28, 0x10000000 */
                FIELD  LTMS_CHKSUM_SEL                                           :  2;      /* 29..30, 0x60000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_CFG;  /* LTMS_R1_LTMS_CFG */

typedef volatile union _REG_LTMS_R1_LTMS_RESET_
{
        volatile struct /* 0x1A010914 */
        {
                FIELD  LTMS_LTMS_RESET                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_RESET;    /* LTMS_R1_LTMS_RESET */

typedef volatile union _REG_LTMS_R1_LTMS_INTEN_
{
        volatile struct /* 0x1A010918 */
        {
                FIELD  LTMS_IF_END_INT_EN                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTMS_OF_END_INT_EN                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_INTEN;    /* LTMS_R1_LTMS_INTEN */

typedef volatile union _REG_LTMS_R1_LTMS_INTSTA_
{
        volatile struct /* 0x1A01091C */
        {
                FIELD  LTMS_IF_END_INT                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTMS_OF_END_INT                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_INTSTA;   /* LTMS_R1_LTMS_INTSTA */

typedef volatile union _REG_LTMS_R1_LTMS_STATUS_
{
        volatile struct /* 0x1A010920 */
        {
                FIELD  LTMS_IF_UNFINISH                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTMS_OF_UNFINISH                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  LTMS_HANDSHAKE                                            : 24;      /*  4..27, 0x0FFFFFF0 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_STATUS;   /* LTMS_R1_LTMS_STATUS */

typedef volatile union _REG_LTMS_R1_LTMS_INPUT_COUNT_
{
        volatile struct /* 0x1A010924 */
        {
                FIELD  LTMS_INP_PIX_CNT                                          : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_INP_LINE_CNT                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_INPUT_COUNT;  /* LTMS_R1_LTMS_INPUT_COUNT */

typedef volatile union _REG_LTMS_R1_LTMS_OUTPUT_COUNT_
{
        volatile struct /* 0x1A010928 */
        {
                FIELD  LTMS_OUTP_PIX_CNT                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_OUTP_LINE_CNT                                        : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_OUTPUT_COUNT; /* LTMS_R1_LTMS_OUTPUT_COUNT */

typedef volatile union _REG_LTMS_R1_LTMS_CHKSUM_
{
        volatile struct /* 0x1A01092C */
        {
                FIELD  LTMS_CHKSUM                                               : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_CHKSUM;   /* LTMS_R1_LTMS_CHKSUM */

typedef volatile union _REG_LTMS_R1_LTMS_IN_SIZE_
{
        volatile struct /* 0x1A010930 */
        {
                FIELD  LTMS_IN_HSIZE                                             : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_IN_VSIZE                                             : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_IN_SIZE;  /* LTMS_R1_LTMS_IN_SIZE */

typedef volatile union _REG_LTMS_R1_LTMS_OUT_SIZE_
{
        volatile struct /* 0x1A010934 */
        {
                FIELD  LTMS_OUT_HSIZE                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_OUT_VSIZE                                            : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_OUT_SIZE; /* LTMS_R1_LTMS_OUT_SIZE */

typedef volatile union _REG_LTMS_R1_LTMS_ACT_WINDOW_X_
{
        volatile struct /* 0x1A010938 */
        {
                FIELD  LTMS_ACT_WIN_X_START                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_ACT_WIN_X_END                                        : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_ACT_WINDOW_X; /* LTMS_R1_LTMS_ACT_WINDOW_X */

typedef volatile union _REG_LTMS_R1_LTMS_ACT_WINDOW_Y_
{
        volatile struct /* 0x1A01093C */
        {
                FIELD  LTMS_ACT_WIN_Y_START                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  LTMS_ACT_WIN_Y_END                                        : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_ACT_WINDOW_Y; /* LTMS_R1_LTMS_ACT_WINDOW_Y */

typedef volatile union _REG_LTMS_R1_LTMS_OUT_DATA_NUM_
{
        volatile struct /* 0x1A010940 */
        {
                FIELD  LTMS_OUT_DATA_NUM                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_OUT_DATA_NUM; /* LTMS_R1_LTMS_OUT_DATA_NUM */

typedef volatile union _REG_LTMS_R1_LTMS_DUMMY_REG_
{
        volatile struct /* 0x1A010944 */
        {
                FIELD  LTMS_DUMMY_REG                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_DUMMY_REG;    /* LTMS_R1_LTMS_DUMMY_REG */

typedef volatile union _REG_LTMS_R1_LTMS_SRAM_CFG_
{
        volatile struct /* 0x1A010948 */
        {
                FIELD  rsv_0                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LTMS_SRAM_RREQ_EN                                         :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  LTMS_SRAM_WREQ_EN                                         :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_SRAM_CFG; /* LTMS_R1_LTMS_SRAM_CFG */

typedef volatile union _REG_LTMS_R1_LTMS_ATPG_
{
        volatile struct /* 0x1A010960 */
        {
                FIELD  LTMS_ltms_atpg_ob                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTMS_ltms_atpg_ct                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_ATPG; /* LTMS_R1_LTMS_ATPG */

typedef volatile union _REG_LTMS_R1_LTMS_SHADOW_CTRL_
{
        volatile struct /* 0x1A010964 */
        {
                FIELD  LTMS_BYPASS_SHADOW                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  LTMS_FORCE_COMMIT                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_SHADOW_CTRL;  /* LTMS_R1_LTMS_SHADOW_CTRL */

typedef volatile union _REG_LTMS_R1_LTMS_HIST_R_
{
        volatile struct /* 0x1A010968 */
        {
                FIELD  LTMS_HIST_R_BLKPXLNUM_TH                                  : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_HIST_R;   /* LTMS_R1_LTMS_HIST_R */

typedef volatile union _REG_LTMS_R1_LTMS_HIST_B_
{
        volatile struct /* 0x1A01096C */
        {
                FIELD  LTMS_HIST_B_BLKPXLNUM_TH                                  : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_HIST_B;   /* LTMS_R1_LTMS_HIST_B */

typedef volatile union _REG_LTMS_R1_LTMS_HIST_C_
{
        volatile struct /* 0x1A010970 */
        {
                FIELD  LTMS_HIST_C_BLKPXLNUM_TH                                  : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_HIST_C;   /* LTMS_R1_LTMS_HIST_C */

typedef volatile union _REG_LTMS_R1_LTMS_FLATLINE_R_
{
        volatile struct /* 0x1A010974 */
        {
                FIELD  LTMS_FLATLINE_R_TH                                        : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTMS_FLATLINE_R_SLP                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_FLATLINE_R;   /* LTMS_R1_LTMS_FLATLINE_R */

typedef volatile union _REG_LTMS_R1_LTMS_FLATBLK_B_
{
        volatile struct /* 0x1A010978 */
        {
                FIELD  LTMS_FLATBLK_B_TH                                         : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  LTMS_FLATBLK_B_SLP                                        : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_FLATBLK_B;    /* LTMS_R1_LTMS_FLATBLK_B */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_R_AREA_
{
        volatile struct /* 0x1A01097C */
        {
                FIELD  LTMS_BLK_R_AREA                                           : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_R_AREA;   /* LTMS_R1_LTMS_BLK_R_AREA */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_B_AREA_
{
        volatile struct /* 0x1A010980 */
        {
                FIELD  LTMS_BLK_B_AREA                                           : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_B_AREA;   /* LTMS_R1_LTMS_BLK_B_AREA */

typedef volatile union _REG_LTMS_R1_LTMS_BLK_C_AREA_
{
        volatile struct /* 0x1A010984 */
        {
                FIELD  LTMS_BLK_C_AREA                                           : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_LTMS_R1_LTMS_BLK_C_AREA;   /* LTMS_R1_LTMS_BLK_C_AREA */

typedef volatile union _REG_MRG_R1_MRG_CTL_
{
        volatile struct /* 0x1A0109C0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R1_MRG_CTL;    /* MRG_R1_MRG_CTL */

typedef volatile union _REG_MRG_R1_MRG_CROP_
{
        volatile struct /* 0x1A0109C4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R1_MRG_CROP;   /* MRG_R1_MRG_CROP */

typedef volatile union _REG_MRG_R1_MRG_VSIZE_
{
        volatile struct /* 0x1A0109C8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R1_MRG_VSIZE;  /* MRG_R1_MRG_VSIZE */

typedef volatile union _REG_AA_R1_AA_AWB_WIN_ORG_
{
        volatile struct /* 0x1A010A00 */
        {
                FIELD  AA_AWB_W_HORG                                             : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AWB_W_VORG                                             : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_WIN_ORG;  /* AA_R1_AA_AWB_WIN_ORG */

typedef volatile union _REG_AA_R1_AA_AWB_WIN_SIZE_
{
        volatile struct /* 0x1A010A04 */
        {
                FIELD  AA_AWB_W_HSIZE                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AWB_W_VSIZE                                            : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_WIN_SIZE; /* AA_R1_AA_AWB_WIN_SIZE */

typedef volatile union _REG_AA_R1_AA_AWB_WIN_PIT_
{
        volatile struct /* 0x1A010A08 */
        {
                FIELD  AA_AWB_W_HPIT                                             : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AWB_W_VPIT                                             : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_WIN_PIT;  /* AA_R1_AA_AWB_WIN_PIT */

typedef volatile union _REG_AA_R1_AA_AWB_WIN_NUM_
{
        volatile struct /* 0x1A010A0C */
        {
                FIELD  AA_AWB_W_HNUM                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AA_AWB_W_VNUM                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_WIN_NUM;  /* AA_R1_AA_AWB_WIN_NUM */

typedef volatile union _REG_AA_R1_AA_AWB_GAIN1_0_
{
        volatile struct /* 0x1A010A10 */
        {
                FIELD  AA_AWB_GAIN1_R                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AWB_GAIN1_G                                            : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_GAIN1_0;  /* AA_R1_AA_AWB_GAIN1_0 */

typedef volatile union _REG_AA_R1_AA_AWB_GAIN1_1_
{
        volatile struct /* 0x1A010A14 */
        {
                FIELD  AA_AWB_GAIN1_B                                            : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_GAIN1_1;  /* AA_R1_AA_AWB_GAIN1_1 */

typedef volatile union _REG_AA_R1_AA_AWB_VALID_DATA_WIDTH_
{
        volatile struct /* 0x1A010A18 */
        {
                FIELD  AA_AWB_VALID_DATA_WIDTH                                   : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_VALID_DATA_WIDTH; /* AA_R1_AA_AWB_VALID_DATA_WIDTH */

typedef volatile union _REG_AA_R1_AA_AWB_LMT1_0_
{
        volatile struct /* 0x1A010A1C */
        {
                FIELD  AA_AWB_LMT1_R                                             : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LMT1_0;   /* AA_R1_AA_AWB_LMT1_0 */

typedef volatile union _REG_AA_R1_AA_AWB_LMT1_1_
{
        volatile struct /* 0x1A010A20 */
        {
                FIELD  AA_AWB_LMT1_G                                             : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LMT1_1;   /* AA_R1_AA_AWB_LMT1_1 */

typedef volatile union _REG_AA_R1_AA_AWB_LMT1_2_
{
        volatile struct /* 0x1A010A24 */
        {
                FIELD  AA_AWB_LMT1_B                                             : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LMT1_2;   /* AA_R1_AA_AWB_LMT1_2 */

typedef volatile union _REG_AA_R1_AA_AWB_LOW_THR_0_
{
        volatile struct /* 0x1A010A28 */
        {
                FIELD  AA_AWB_LOW_THR0                                           : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LOW_THR_0;    /* AA_R1_AA_AWB_LOW_THR_0 */

typedef volatile union _REG_AA_R1_AA_AWB_LOW_THR_1_
{
        volatile struct /* 0x1A010A2C */
        {
                FIELD  AA_AWB_LOW_THR1                                           : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LOW_THR_1;    /* AA_R1_AA_AWB_LOW_THR_1 */

typedef volatile union _REG_AA_R1_AA_AWB_LOW_THR_2_
{
        volatile struct /* 0x1A010A30 */
        {
                FIELD  AA_AWB_LOW_THR2                                           : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LOW_THR_2;    /* AA_R1_AA_AWB_LOW_THR_2 */

typedef volatile union _REG_AA_R1_AA_AWB_HI_THR_0_
{
        volatile struct /* 0x1A010A34 */
        {
                FIELD  AA_AWB_HI_THR0                                            : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_HI_THR_0; /* AA_R1_AA_AWB_HI_THR_0 */

typedef volatile union _REG_AA_R1_AA_AWB_HI_THR_1_
{
        volatile struct /* 0x1A010A38 */
        {
                FIELD  AA_AWB_HI_THR1                                            : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_HI_THR_1; /* AA_R1_AA_AWB_HI_THR_1 */

typedef volatile union _REG_AA_R1_AA_AWB_HI_THR_2_
{
        volatile struct /* 0x1A010A3C */
        {
                FIELD  AA_AWB_HI_THR2                                            : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_HI_THR_2; /* AA_R1_AA_AWB_HI_THR_2 */

typedef volatile union _REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0_
{
        volatile struct /* 0x1A010A40 */
        {
                FIELD  AA_AWB_LIGHTSRC_LOW_THR0                                  : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_LIGHTSRC_LOW_THR1                                  : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0;   /* AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0 */

typedef volatile union _REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1_
{
        volatile struct /* 0x1A010A44 */
        {
                FIELD  AA_AWB_LIGHTSRC_LOW_THR2                                  : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1;   /* AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1 */

typedef volatile union _REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_0_
{
        volatile struct /* 0x1A010A48 */
        {
                FIELD  AA_AWB_LIGHTSRC_HI_THR0                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_LIGHTSRC_HI_THR1                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_0;    /* AA_R1_AA_AWB_LIGHTSRC_HI_THR_0 */

typedef volatile union _REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_1_
{
        volatile struct /* 0x1A010A4C */
        {
                FIELD  AA_AWB_LIGHTSRC_HI_THR2                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_1;    /* AA_R1_AA_AWB_LIGHTSRC_HI_THR_1 */

typedef volatile union _REG_AA_R1_AA_AWB_PIXEL_CNT0_
{
        volatile struct /* 0x1A010A50 */
        {
                FIELD  AA_AWB_PIXEL_CNT0                                         : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_PIXEL_CNT0;   /* AA_R1_AA_AWB_PIXEL_CNT0 */

typedef volatile union _REG_AA_R1_AA_AWB_PIXEL_CNT1_
{
        volatile struct /* 0x1A010A54 */
        {
                FIELD  AA_AWB_PIXEL_CNT1                                         : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_PIXEL_CNT1;   /* AA_R1_AA_AWB_PIXEL_CNT1 */

typedef volatile union _REG_AA_R1_AA_AWB_PIXEL_CNT2_
{
        volatile struct /* 0x1A010A58 */
        {
                FIELD  AA_AWB_PIXEL_CNT2                                         : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_PIXEL_CNT2;   /* AA_R1_AA_AWB_PIXEL_CNT2 */

typedef volatile union _REG_AA_R1_AA_AWB_ERR_THR_
{
        volatile struct /* 0x1A010A5C */
        {
                FIELD  AA_AWB_ERR_THR                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_ERR_THR;  /* AA_R1_AA_AWB_ERR_THR */

typedef volatile union _REG_AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE_
{
        volatile struct /* 0x1A010A60 */
        {
                FIELD  AA_AWB_RGBSUM_OUTPUT_EN                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE; /* AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE */

typedef volatile union _REG_AA_R1_AA_AWB_FORMAT_SHIFT_
{
        volatile struct /* 0x1A010A64 */
        {
                FIELD  AA_AWB_OUTPUT_FORMAT_SHIFT                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_FORMAT_SHIFT; /* AA_R1_AA_AWB_FORMAT_SHIFT */

typedef volatile union _REG_AA_R1_AA_AWB_POSTGAIN_0_
{
        volatile struct /* 0x1A010A68 */
        {
                FIELD  AA_AWB_POSTGAIN_R                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AWB_POSTGAIN_G                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_POSTGAIN_0;   /* AA_R1_AA_AWB_POSTGAIN_0 */

typedef volatile union _REG_AA_R1_AA_AWB_POSTGAIN_1_
{
        volatile struct /* 0x1A010A6C */
        {
                FIELD  AA_AWB_POSTGAIN_B                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_POSTGAIN_1;   /* AA_R1_AA_AWB_POSTGAIN_1 */

typedef volatile union _REG_AA_R1_AA_AWB_ROT_
{
        volatile struct /* 0x1A010A70 */
        {
                FIELD  AA_AWB_C                                                  : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  AA_AWB_S                                                  : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_ROT;  /* AA_R1_AA_AWB_ROT */

typedef volatile union _REG_AA_R1_AA_AWB_L0_X_
{
        volatile struct /* 0x1A010A74 */
        {
                FIELD  AA_AWB_L0_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L0_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L0_X; /* AA_R1_AA_AWB_L0_X */

typedef volatile union _REG_AA_R1_AA_AWB_L0_Y_
{
        volatile struct /* 0x1A010A78 */
        {
                FIELD  AA_AWB_L0_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L0_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L0_Y; /* AA_R1_AA_AWB_L0_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L1_X_
{
        volatile struct /* 0x1A010A7C */
        {
                FIELD  AA_AWB_L1_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L1_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L1_X; /* AA_R1_AA_AWB_L1_X */

typedef volatile union _REG_AA_R1_AA_AWB_L1_Y_
{
        volatile struct /* 0x1A010A80 */
        {
                FIELD  AA_AWB_L1_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L1_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L1_Y; /* AA_R1_AA_AWB_L1_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L2_X_
{
        volatile struct /* 0x1A010A84 */
        {
                FIELD  AA_AWB_L2_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L2_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L2_X; /* AA_R1_AA_AWB_L2_X */

typedef volatile union _REG_AA_R1_AA_AWB_L2_Y_
{
        volatile struct /* 0x1A010A88 */
        {
                FIELD  AA_AWB_L2_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L2_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L2_Y; /* AA_R1_AA_AWB_L2_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L3_X_
{
        volatile struct /* 0x1A010A8C */
        {
                FIELD  AA_AWB_L3_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L3_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L3_X; /* AA_R1_AA_AWB_L3_X */

typedef volatile union _REG_AA_R1_AA_AWB_L3_Y_
{
        volatile struct /* 0x1A010A90 */
        {
                FIELD  AA_AWB_L3_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L3_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L3_Y; /* AA_R1_AA_AWB_L3_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L4_X_
{
        volatile struct /* 0x1A010A94 */
        {
                FIELD  AA_AWB_L4_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L4_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L4_X; /* AA_R1_AA_AWB_L4_X */

typedef volatile union _REG_AA_R1_AA_AWB_L4_Y_
{
        volatile struct /* 0x1A010A98 */
        {
                FIELD  AA_AWB_L4_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L4_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L4_Y; /* AA_R1_AA_AWB_L4_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L5_X_
{
        volatile struct /* 0x1A010A9C */
        {
                FIELD  AA_AWB_L5_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L5_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L5_X; /* AA_R1_AA_AWB_L5_X */

typedef volatile union _REG_AA_R1_AA_AWB_L5_Y_
{
        volatile struct /* 0x1A010AA0 */
        {
                FIELD  AA_AWB_L5_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L5_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L5_Y; /* AA_R1_AA_AWB_L5_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L6_X_
{
        volatile struct /* 0x1A010AA4 */
        {
                FIELD  AA_AWB_L6_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L6_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L6_X; /* AA_R1_AA_AWB_L6_X */

typedef volatile union _REG_AA_R1_AA_AWB_L6_Y_
{
        volatile struct /* 0x1A010AA8 */
        {
                FIELD  AA_AWB_L6_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L6_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L6_Y; /* AA_R1_AA_AWB_L6_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L7_X_
{
        volatile struct /* 0x1A010AAC */
        {
                FIELD  AA_AWB_L7_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L7_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L7_X; /* AA_R1_AA_AWB_L7_X */

typedef volatile union _REG_AA_R1_AA_AWB_L7_Y_
{
        volatile struct /* 0x1A010AB0 */
        {
                FIELD  AA_AWB_L7_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L7_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L7_Y; /* AA_R1_AA_AWB_L7_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L8_X_
{
        volatile struct /* 0x1A010AB4 */
        {
                FIELD  AA_AWB_L8_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L8_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L8_X; /* AA_R1_AA_AWB_L8_X */

typedef volatile union _REG_AA_R1_AA_AWB_L8_Y_
{
        volatile struct /* 0x1A010AB8 */
        {
                FIELD  AA_AWB_L8_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L8_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L8_Y; /* AA_R1_AA_AWB_L8_Y */

typedef volatile union _REG_AA_R1_AA_AWB_L9_X_
{
        volatile struct /* 0x1A010ABC */
        {
                FIELD  AA_AWB_L9_X_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L9_X_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L9_X; /* AA_R1_AA_AWB_L9_X */

typedef volatile union _REG_AA_R1_AA_AWB_L9_Y_
{
        volatile struct /* 0x1A010AC0 */
        {
                FIELD  AA_AWB_L9_Y_LOW                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AWB_L9_Y_UP                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_L9_Y; /* AA_R1_AA_AWB_L9_Y */

typedef volatile union _REG_AA_R1_AA_AWB_RC_CNV_0_
{
        volatile struct /* 0x1A010AC4 */
        {
                FIELD  AA_AWB_RC_CNV00                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_RC_CNV01                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RC_CNV_0; /* AA_R1_AA_AWB_RC_CNV_0 */

typedef volatile union _REG_AA_R1_AA_AWB_RC_CNV_1_
{
        volatile struct /* 0x1A010AC8 */
        {
                FIELD  AA_AWB_RC_CNV02                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_RC_CNV10                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RC_CNV_1; /* AA_R1_AA_AWB_RC_CNV_1 */

typedef volatile union _REG_AA_R1_AA_AWB_RC_CNV_2_
{
        volatile struct /* 0x1A010ACC */
        {
                FIELD  AA_AWB_RC_CNV11                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_RC_CNV12                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RC_CNV_2; /* AA_R1_AA_AWB_RC_CNV_2 */

typedef volatile union _REG_AA_R1_AA_AWB_RC_CNV_3_
{
        volatile struct /* 0x1A010AD0 */
        {
                FIELD  AA_AWB_RC_CNV20                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_RC_CNV21                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RC_CNV_3; /* AA_R1_AA_AWB_RC_CNV_3 */

typedef volatile union _REG_AA_R1_AA_AWB_RC_CNV_4_
{
        volatile struct /* 0x1A010AD4 */
        {
                FIELD  AA_AWB_RC_CNV22                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AWB_RC_ACC                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_RC_CNV_4; /* AA_R1_AA_AWB_RC_CNV_4 */

typedef volatile union _REG_AA_R1_AA_AWB_SPARE_
{
        volatile struct /* 0x1A010AD8 */
        {
                FIELD  AA_AWB_SPARE                                              : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AWB_SPARE;    /* AA_R1_AA_AWB_SPARE */

typedef volatile union _REG_AA_R1_AA_AE_GAIN2_0_
{
        volatile struct /* 0x1A010ADC */
        {
                FIELD  AA_AE_GAIN2_R                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AE_GAIN2_G                                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_GAIN2_0;   /* AA_R1_AA_AE_GAIN2_0 */

typedef volatile union _REG_AA_R1_AA_AE_GAIN2_1_
{
        volatile struct /* 0x1A010AE0 */
        {
                FIELD  AA_AE_GAIN2_B                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_GAIN2_1;   /* AA_R1_AA_AE_GAIN2_1 */

typedef volatile union _REG_AA_R1_AA_AE_LMT2_0_
{
        volatile struct /* 0x1A010AE4 */
        {
                FIELD  AA_AE_LMT2_R                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AA_AE_LMT2_G                                              : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_LMT2_0;    /* AA_R1_AA_AE_LMT2_0 */

typedef volatile union _REG_AA_R1_AA_AE_LMT2_1_
{
        volatile struct /* 0x1A010AE8 */
        {
                FIELD  AA_AE_LMT2_B                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_LMT2_1;    /* AA_R1_AA_AE_LMT2_1 */

typedef volatile union _REG_AA_R1_AA_AE_RC_CNV_0_
{
        volatile struct /* 0x1A010AEC */
        {
                FIELD  AA_AE_RC_CNV00                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AA_AE_RC_CNV01                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_RC_CNV_0;  /* AA_R1_AA_AE_RC_CNV_0 */

typedef volatile union _REG_AA_R1_AA_AE_RC_CNV_1_
{
        volatile struct /* 0x1A010AF0 */
        {
                FIELD  AA_AE_RC_CNV02                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AA_AE_RC_CNV10                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_RC_CNV_1;  /* AA_R1_AA_AE_RC_CNV_1 */

typedef volatile union _REG_AA_R1_AA_AE_RC_CNV_2_
{
        volatile struct /* 0x1A010AF4 */
        {
                FIELD  AA_AE_RC_CNV11                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AA_AE_RC_CNV12                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_RC_CNV_2;  /* AA_R1_AA_AE_RC_CNV_2 */

typedef volatile union _REG_AA_R1_AA_AE_RC_CNV_3_
{
        volatile struct /* 0x1A010AF8 */
        {
                FIELD  AA_AE_RC_CNV20                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AA_AE_RC_CNV21                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_RC_CNV_3;  /* AA_R1_AA_AE_RC_CNV_3 */

typedef volatile union _REG_AA_R1_AA_AE_RC_CNV_4_
{
        volatile struct /* 0x1A010AFC */
        {
                FIELD  AA_AE_RC_CNV22                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AA_AE_RC_ACC                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_RC_CNV_4;  /* AA_R1_AA_AE_RC_CNV_4 */

typedef volatile union _REG_AA_R1_AA_AE_YGAMMA_0_
{
        volatile struct /* 0x1A010B00 */
        {
                FIELD  AA_Y_GMR1                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AA_Y_GMR2                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AA_Y_GMR3                                                 :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AA_Y_GMR4                                                 :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_YGAMMA_0;  /* AA_R1_AA_AE_YGAMMA_0 */

typedef volatile union _REG_AA_R1_AA_AE_YGAMMA_1_
{
        volatile struct /* 0x1A010B04 */
        {
                FIELD  AA_Y_GMR5                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_YGAMMA_1;  /* AA_R1_AA_AE_YGAMMA_1 */

typedef volatile union _REG_AA_R1_AA_AE_OVER_EXPO_CFG_
{
        volatile struct /* 0x1A010B08 */
        {
                FIELD  AA_AE_OVER_EXPO_THR                                       : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_OVER_EXPO_CFG; /* AA_R1_AA_AE_OVER_EXPO_CFG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST_CTL_
{
        volatile struct /* 0x1A010B0C */
        {
                FIELD  AA_AE_PIX_HST0_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AA_AE_PIX_HST1_EN                                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AA_AE_PIX_HST2_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AA_AE_PIX_HST3_EN                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  AA_AE_PIX_HST4_EN                                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  AA_AE_PIX_HST5_EN                                         :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  AA_AE_PIX_SE_HST0_EN                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  AA_AE_PIX_SE_HST1_EN                                      :  1;      /*  9.. 9, 0x00000200 */
                FIELD  AA_AE_PIX_SE_HST2_EN                                      :  1;      /* 10..10, 0x00000400 */
                FIELD  AA_AE_PIX_SE_HST3_EN                                      :  1;      /* 11..11, 0x00000800 */
                FIELD  AA_AE_PIX_SE_HST4_EN                                      :  1;      /* 12..12, 0x00001000 */
                FIELD  AA_AE_PIX_SE_HST5_EN                                      :  1;      /* 13..13, 0x00002000 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AE_HST_CCU_EN                                          :  1;      /* 16..16, 0x00010000 */
                FIELD  AA_AE_HSTSE_CCU_EN                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST_CTL;   /* AA_R1_AA_AE_PIX_HST_CTL */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST_SET_
{
        volatile struct /* 0x1A010B10 */
        {
                FIELD  AA_AE_PIX_BIN_MODE_0                                      :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  AA_AE_PIX_BIN_MODE_1                                      :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  AA_AE_PIX_BIN_MODE_2                                      :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  AA_AE_PIX_BIN_MODE_3                                      :  2;      /* 12..13, 0x00003000 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AE_PIX_COLOR_MODE_0                                    :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  AA_AE_PIX_COLOR_MODE_1                                    :  3;      /* 20..22, 0x00700000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  AA_AE_PIX_COLOR_MODE_2                                    :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  AA_AE_PIX_COLOR_MODE_3                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST_SET;   /* AA_R1_AA_AE_PIX_HST_SET */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST_SET_1_
{
        volatile struct /* 0x1A010B14 */
        {
                FIELD  AA_AE_PIX_BIN_MODE_4                                      :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  AA_AE_PIX_BIN_MODE_5                                      :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  AA_AE_PIX_COLOR_MODE_4                                    :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  AA_AE_PIX_COLOR_MODE_5                                    :  3;      /* 12..14, 0x00007000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST_SET_1; /* AA_R1_AA_AE_PIX_HST_SET_1 */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST0_YRNG_
{
        volatile struct /* 0x1A010B18 */
        {
                FIELD  AA_AE_PIX_Y_LOW_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_0                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST0_YRNG; /* AA_R1_AA_AE_PIX_HST0_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST0_XRNG_
{
        volatile struct /* 0x1A010B1C */
        {
                FIELD  AA_AE_PIX_X_LOW_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_0                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST0_XRNG; /* AA_R1_AA_AE_PIX_HST0_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST1_YRNG_
{
        volatile struct /* 0x1A010B20 */
        {
                FIELD  AA_AE_PIX_Y_LOW_1                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_1                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST1_YRNG; /* AA_R1_AA_AE_PIX_HST1_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST1_XRNG_
{
        volatile struct /* 0x1A010B24 */
        {
                FIELD  AA_AE_PIX_X_LOW_1                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_1                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST1_XRNG; /* AA_R1_AA_AE_PIX_HST1_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST2_YRNG_
{
        volatile struct /* 0x1A010B28 */
        {
                FIELD  AA_AE_PIX_Y_LOW_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_2                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST2_YRNG; /* AA_R1_AA_AE_PIX_HST2_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST2_XRNG_
{
        volatile struct /* 0x1A010B2C */
        {
                FIELD  AA_AE_PIX_X_LOW_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_2                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST2_XRNG; /* AA_R1_AA_AE_PIX_HST2_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST3_YRNG_
{
        volatile struct /* 0x1A010B30 */
        {
                FIELD  AA_AE_PIX_Y_LOW_3                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_3                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST3_YRNG; /* AA_R1_AA_AE_PIX_HST3_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST3_XRNG_
{
        volatile struct /* 0x1A010B34 */
        {
                FIELD  AA_AE_PIX_X_LOW_3                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_3                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST3_XRNG; /* AA_R1_AA_AE_PIX_HST3_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST4_YRNG_
{
        volatile struct /* 0x1A010B38 */
        {
                FIELD  AA_AE_PIX_Y_LOW_4                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_4                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST4_YRNG; /* AA_R1_AA_AE_PIX_HST4_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST4_XRNG_
{
        volatile struct /* 0x1A010B3C */
        {
                FIELD  AA_AE_PIX_X_LOW_4                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_4                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST4_XRNG; /* AA_R1_AA_AE_PIX_HST4_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST5_YRNG_
{
        volatile struct /* 0x1A010B40 */
        {
                FIELD  AA_AE_PIX_Y_LOW_5                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_Y_HI_5                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST5_YRNG; /* AA_R1_AA_AE_PIX_HST5_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_HST5_XRNG_
{
        volatile struct /* 0x1A010B44 */
        {
                FIELD  AA_AE_PIX_X_LOW_5                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_X_HI_5                                          : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_HST5_XRNG; /* AA_R1_AA_AE_PIX_HST5_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST_SET_
{
        volatile struct /* 0x1A010B48 */
        {
                FIELD  AA_AE_PIX_SE_BIN_MODE_0                                   :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  AA_AE_PIX_SE_BIN_MODE_1                                   :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  AA_AE_PIX_SE_BIN_MODE_2                                   :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  AA_AE_PIX_SE_BIN_MODE_3                                   :  2;      /* 12..13, 0x00003000 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_0                                 :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_1                                 :  3;      /* 20..22, 0x00700000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_2                                 :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_3                                 :  3;      /* 28..30, 0x70000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST_SET;    /* AA_R1_AA_AE_PIX_SE_HST_SET */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST_SET_1_
{
        volatile struct /* 0x1A010B4C */
        {
                FIELD  AA_AE_PIX_SE_BIN_MODE_4                                   :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  AA_AE_PIX_SE_BIN_MODE_5                                   :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_4                                 :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  AA_AE_PIX_SE_COLOR_MODE_5                                 :  3;      /* 12..14, 0x00007000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST_SET_1;  /* AA_R1_AA_AE_PIX_SE_HST_SET_1 */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST0_YRNG_
{
        volatile struct /* 0x1A010B50 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_0                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_0                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST0_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST0_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST0_XRNG_
{
        volatile struct /* 0x1A010B54 */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_0                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_0                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST0_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST0_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST1_YRNG_
{
        volatile struct /* 0x1A010B58 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_1                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_1                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST1_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST1_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST1_XRNG_
{
        volatile struct /* 0x1A010B5C */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_1                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_1                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST1_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST1_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST2_YRNG_
{
        volatile struct /* 0x1A010B60 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_2                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_2                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST2_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST2_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST2_XRNG_
{
        volatile struct /* 0x1A010B64 */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_2                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_2                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST2_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST2_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST3_YRNG_
{
        volatile struct /* 0x1A010B68 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_3                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_3                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST3_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST3_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST3_XRNG_
{
        volatile struct /* 0x1A010B6C */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_3                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_3                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST3_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST3_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST4_YRNG_
{
        volatile struct /* 0x1A010B70 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_4                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_4                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST4_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST4_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST4_XRNG_
{
        volatile struct /* 0x1A010B74 */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_4                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_4                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST4_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST4_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST5_YRNG_
{
        volatile struct /* 0x1A010B78 */
        {
                FIELD  AA_AE_PIX_SE_Y_LOW_5                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_Y_HI_5                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST5_YRNG;  /* AA_R1_AA_AE_PIX_SE_HST5_YRNG */

typedef volatile union _REG_AA_R1_AA_AE_PIX_SE_HST5_XRNG_
{
        volatile struct /* 0x1A010B7C */
        {
                FIELD  AA_AE_PIX_SE_X_LOW_5                                      : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AA_AE_PIX_SE_X_HI_5                                       : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_PIX_SE_HST5_XRNG;  /* AA_R1_AA_AE_PIX_SE_HST5_XRNG */

typedef volatile union _REG_AA_R1_AA_AE_STAT_EN_
{
        volatile struct /* 0x1A010B80 */
        {
                FIELD  AA_AE_OVERCNT_EN                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AA_AE_SE_STAT_EN                                          :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AA_AE_HST_DMA_OUT_EN                                      :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_STAT_EN;   /* AA_R1_AA_AE_STAT_EN */

typedef volatile union _REG_AA_R1_AA_AE_YCOEF_
{
        volatile struct /* 0x1A010B84 */
        {
                FIELD  AA_AE_YCOEF_R                                             :  4;      /*  0.. 3, 0x0000000F */
                FIELD  AA_AE_YCOEF_G                                             :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  AA_AE_YCOEF_B                                             :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_YCOEF; /* AA_R1_AA_AE_YCOEF */

typedef volatile union _REG_AA_R1_AA_AE_CCU_HST_END_Y_
{
        volatile struct /* 0x1A010B88 */
        {
                FIELD  AA_AE_CCU_HST_END_Y                                       :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_CCU_HST_END_Y; /* AA_R1_AA_AE_CCU_HST_END_Y */

typedef volatile union _REG_AA_R1_AA_AE_SPARE_
{
        volatile struct /* 0x1A010B8C */
        {
                FIELD  AA_AE_SPARE                                               : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_SPARE; /* AA_R1_AA_AE_SPARE */

typedef volatile union _REG_AA_R1_AA_AE_MODE_
{
        volatile struct /* 0x1A010B90 */
        {
                FIELD  AA_AE_EXP_MODE                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_MODE;  /* AA_R1_AA_AE_MODE */

typedef volatile union _REG_AA_R1_AA_AE_BIT_CTL_
{
        volatile struct /* 0x1A010B94 */
        {
                FIELD  AA_AE_HDR_DGN_EN_BIT                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_BIT_CTL;   /* AA_R1_AA_AE_BIT_CTL */

typedef volatile union _REG_AA_R1_AA_AE_HDR_CFG_
{
        volatile struct /* 0x1A010B98 */
        {
                FIELD  AA_AE_HDR_INV_RTO                                         : 25;      /*  0..24, 0x01FFFFFF */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_AA_R1_AA_AE_HDR_CFG;   /* AA_R1_AA_AE_HDR_CFG */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT_EN_
{
        volatile struct /* 0x1A010BC0 */
        {
                FIELD  CAMCTL_VS_INT_CCU_EN                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU_EN                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU_EN                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU_EN                                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU_EN                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU_EN                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU_EN                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU_EN                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU_EN                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU_EN                                 :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU_EN                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU_EN                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU_EN                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU_EN                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU_EN                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU_EN                            :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU_EN                            :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU_EN                           :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU_EN                           :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU_EN                             :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU_EN                             :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU_EN                            :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU_EN                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU_EN                                :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU_EN                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU_EN                                :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU_EN                                :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU_EN                                 :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU_EN                               :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU_EN                                     :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_INT_WCLR_CCU_EN                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT_EN;   /* CAMCTL_R1_CAMCTL_CCU_INT_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUS_
{
        volatile struct /* 0x1A010BC4 */
        {
                FIELD  CAMCTL_VS_INT_CCU_ST                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU_ST                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU_ST                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU_ST                                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU_ST                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU_ST                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU_ST                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU_ST                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU_ST                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU_ST                                 :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU_ST                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU_ST                                   :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU_ST                                  :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU_ST                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU_ST                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU_ST                            :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU_ST                            :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU_ST                           :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU_ST                           :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU_ST                             :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU_ST                             :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU_ST                            :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU_ST                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU_ST                                :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU_ST                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU_ST                                :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU_ST                                :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU_ST                                 :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU_ST                               :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU_ST                                     :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUS;   /* CAMCTL_R1_CAMCTL_CCU_INT_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUSX_
{
        volatile struct /* 0x1A010BC8 */
        {
                FIELD  CAMCTL_VS_INT_CCU_STX                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU_STX                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU_STX                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU_STX                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU_STX                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU_STX                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU_STX                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU_STX                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU_STX                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU_STX                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU_STX                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU_STX                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU_STX                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU_STX                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU_STX                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU_STX                           :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU_STX                           :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU_STX                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU_STX                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU_STX                            :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU_STX                            :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU_STX                           :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU_STX                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU_STX                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU_STX                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU_STX                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU_STX                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU_STX                                :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU_STX                              :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU_STX                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUSX;  /* CAMCTL_R1_CAMCTL_CCU_INT_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT2_EN_
{
        volatile struct /* 0x1A010BCC */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU_EN                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU_EN                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU_EN                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU_EN                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU_EN                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU_EN                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU_EN                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU_EN                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU_EN                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU_EN                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU_EN                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU_EN                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU_EN                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU_EN                                :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU_EN                                :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU_EN                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU_EN                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU_EN                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU_EN                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU_EN                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU_EN                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU_EN                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU_EN                                :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU_EN                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU_EN                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU_EN                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU_EN                                :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU_EN                                :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU_EN                                :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU_EN                                :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU_EN                                :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_CCU_EN                                :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT2_EN;  /* CAMCTL_R1_CAMCTL_CCU_INT2_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUS_
{
        volatile struct /* 0x1A010BD0 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU_ST                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU_ST                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU_ST                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU_ST                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU_ST                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU_ST                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU_ST                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU_ST                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU_ST                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU_ST                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU_ST                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU_ST                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU_ST                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU_ST                                :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU_ST                                :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU_ST                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU_ST                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU_ST                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU_ST                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU_ST                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU_ST                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU_ST                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU_ST                                :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU_ST                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU_ST                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU_ST                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU_ST                                :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU_ST                                :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU_ST                                :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU_ST                                :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU_ST                                :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_CCU_ST                                :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUS;  /* CAMCTL_R1_CAMCTL_CCU_INT2_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX_
{
        volatile struct /* 0x1A010BD4 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU_STX                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU_STX                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU_STX                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU_STX                             :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU_STX                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU_STX                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU_STX                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU_STX                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU_STX                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU_STX                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU_STX                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU_STX                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU_STX                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU_STX                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU_STX                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU_STX                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU_STX                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU_STX                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU_STX                                :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU_STX                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU_STX                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU_STX                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU_STX                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU_STX                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU_STX                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU_STX                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU_STX                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU_STX                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU_STX                               :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU_STX                               :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU_STX                               :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX; /* CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT3_EN_
{
        volatile struct /* 0x1A010BD8 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU_EN                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU_EN                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU_EN                          :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU_EN                        :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU_EN                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU_EN                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU_EN                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU_EN                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU_EN                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU_EN                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU_EN                           :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU_EN                         :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU_EN                         :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU_EN                         :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU_EN                           :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU_EN                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU_EN                         :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU_EN                          :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU_EN                         :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU_EN                          :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU_EN                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT3_EN;  /* CAMCTL_R1_CAMCTL_CCU_INT3_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUS_
{
        volatile struct /* 0x1A010BDC */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU_ST                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU_ST                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU_ST                          :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU_ST                        :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU_ST                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU_ST                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU_ST                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU_ST                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU_ST                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU_ST                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU_ST                           :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU_ST                         :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU_ST                         :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU_ST                         :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU_ST                           :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU_ST                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU_ST                         :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU_ST                          :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU_ST                         :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU_ST                          :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU_ST                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUS;  /* CAMCTL_R1_CAMCTL_CCU_INT3_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX_
{
        volatile struct /* 0x1A010BE0 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU_STX                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU_STX                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU_STX                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU_STX                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU_STX                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU_STX                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU_STX                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU_STX                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU_STX                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU_STX                         :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU_STX                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU_STX                        :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU_STX                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU_STX                        :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU_STX                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU_STX                         :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU_STX                        :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU_STX                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU_STX                        :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU_STX                         :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU_STX                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX; /* CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT4_EN_
{
        volatile struct /* 0x1A010BE4 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU_EN                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU_EN                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU_EN                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU_EN                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU_EN                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU_EN                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU_EN                                 :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU_EN                                 :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU_EN                                 :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU_EN                                 :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU_EN                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU_EN                                 :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU_EN                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU_EN                                 :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU_EN                                 :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU_EN                                :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU_EN                                :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU_EN                                :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU_EN                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU_EN                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU_EN                                 :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU_EN                                 :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU_EN                                 :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU_EN                                :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU_EN                                 :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU_EN                                :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT4_EN;  /* CAMCTL_R1_CAMCTL_CCU_INT4_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUS_
{
        volatile struct /* 0x1A010BE8 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU_ST                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU_ST                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU_ST                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU_ST                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU_ST                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU_ST                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU_ST                                 :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU_ST                                 :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU_ST                                 :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU_ST                                 :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU_ST                                  :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU_ST                                 :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU_ST                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU_ST                                 :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU_ST                                 :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU_ST                                :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU_ST                                :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU_ST                                :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU_ST                                  :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU_ST                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU_ST                                 :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU_ST                                 :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU_ST                                 :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU_ST                                :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU_ST                                 :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU_ST                                :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUS;  /* CAMCTL_R1_CAMCTL_CCU_INT4_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX_
{
        volatile struct /* 0x1A010BEC */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU_STX                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU_STX                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU_STX                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU_STX                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU_STX                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU_STX                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU_STX                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU_STX                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU_STX                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU_STX                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU_STX                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU_STX                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU_STX                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU_STX                                :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU_STX                                :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU_STX                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU_STX                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU_STX                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU_STX                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU_STX                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU_STX                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU_STX                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU_STX                                :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU_STX                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU_STX                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU_STX                               :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX; /* CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT5_EN_
{
        volatile struct /* 0x1A010BF0 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU_EN                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU_EN                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU_EN                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU_EN                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU_EN                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU_EN                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU_EN                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU_EN                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU_EN                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU_EN                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU_EN                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU_EN                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU_EN                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU_EN                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU_EN                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU_EN                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU_EN                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU_EN                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU_EN                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU_EN                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU_EN                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU_EN                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU_EN                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU_EN                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU_EN                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU_EN                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU_EN                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU_EN                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU_EN                               :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT5_EN;  /* CAMCTL_R1_CAMCTL_CCU_INT5_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUS_
{
        volatile struct /* 0x1A010BF4 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU_ST                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU_ST                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU_ST                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU_ST                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU_ST                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU_ST                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU_ST                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU_ST                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU_ST                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU_ST                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU_ST                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU_ST                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU_ST                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU_ST                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU_ST                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU_ST                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU_ST                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU_ST                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU_ST                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU_ST                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU_ST                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU_ST                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU_ST                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU_ST                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU_ST                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU_ST                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU_ST                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU_ST                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU_ST                               :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUS;  /* CAMCTL_R1_CAMCTL_CCU_INT5_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX_
{
        volatile struct /* 0x1A010BF8 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU_STX                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU_STX                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU_STX                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU_STX                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU_STX                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU_STX                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU_STX                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU_STX                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU_STX                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU_STX                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU_STX                              :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU_STX                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU_STX                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU_STX                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU_STX                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU_STX                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU_STX                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU_STX                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU_STX                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU_STX                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU_STX                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU_STX                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU_STX                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU_STX                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU_STX                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU_STX                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU_STX                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU_STX                              :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU_STX                              :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX; /* CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT_EN_
{
        volatile struct /* 0x1A010C00 */
        {
                FIELD  CAMCTL_VS_INT_CCU2_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU2_EN                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU2_EN                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU2_EN                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU2_EN                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU2_EN                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU2_EN                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU2_EN                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU2_EN                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU2_EN                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU2_EN                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU2_EN                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU2_EN                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU2_EN                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU2_EN                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU2_EN                           :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU2_EN                           :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU2_EN                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU2_EN                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU2_EN                            :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU2_EN                            :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU2_EN                           :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU2_EN                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU2_EN                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU2_EN                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU2_EN                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU2_EN                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU2_EN                                :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU2_EN                              :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU2_EN                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_INT_WCLR_CCU2_EN                                   :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT_EN;  /* CAMCTL_R1_CAMCTL_CCU2_INT_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUS_
{
        volatile struct /* 0x1A010C04 */
        {
                FIELD  CAMCTL_VS_INT_CCU2_ST                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU2_ST                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU2_ST                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU2_ST                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU2_ST                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU2_ST                                   :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU2_ST                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU2_ST                                   :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU2_ST                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU2_ST                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU2_ST                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU2_ST                                  :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU2_ST                                 :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU2_ST                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU2_ST                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU2_ST                           :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU2_ST                           :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU2_ST                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU2_ST                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU2_ST                            :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU2_ST                            :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU2_ST                           :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU2_ST                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU2_ST                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU2_ST                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU2_ST                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU2_ST                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU2_ST                                :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU2_ST                              :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU2_ST                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUS;  /* CAMCTL_R1_CAMCTL_CCU2_INT_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX_
{
        volatile struct /* 0x1A010C08 */
        {
                FIELD  CAMCTL_VS_INT_CCU2_STX                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_TG_INT1_CCU2_STX                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_TG_INT2_CCU2_STX                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_EXPDON_CCU2_STX                                    :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_TG_ERR_CCU2_STX                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_TG_GBERR_CCU2_STX                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_SOF_INT_CCU2_STX                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_SOF_WAIT_CCU2_STX                                  :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_DCIF_SOF_INT_CCU2_STX                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_CODE_ERR_CCU2_STX                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_APB_ERR_CCU2_STX                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_VS_ERR_CCU2_STX                                 :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_PASS1_DONE_CCU2_STX                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_RAW_PASS1_DONE_CCU2_STX                            :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_SW_PASS1_DONE_CCU2_STX                             :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_AA_R1_READ_READY_CCU2_STX                          :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_AA_R1_READ_ERROR_CCU2_STX                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_MAE_R1_READ_READY_CCU2_STX                         :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_MAE_R1_READ_ERROR_CCU2_STX                         :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_GGM_R1_COLL_INT_CCU2_STX                           :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_GGM_R2_COLL_INT_CCU2_STX                           :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_YNRS_R1_COLL_INT_CCU2_STX                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_AF_R1_WIN_INT_CCU2_STX                             :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_BPCI_R1_DONE_CCU2_STX                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_BPCI_R2_DONE_CCU2_STX                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_BPCI_R3_DONE_CCU2_STX                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_BPCI_R4_DONE_CCU2_STX                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_PDI_R1_DONE_CCU2_STX                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_MLSCI_R1_DONE_CCU2_STX                             :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_DMA_ERR_CCU2_STX                                   :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX; /* CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT2_EN_
{
        volatile struct /* 0x1A010C0C */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU2_EN                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU2_EN                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU2_EN                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU2_EN                             :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU2_EN                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU2_EN                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU2_EN                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU2_EN                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU2_EN                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU2_EN                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU2_EN                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU2_EN                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU2_EN                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU2_EN                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU2_EN                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU2_EN                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU2_EN                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU2_EN                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU2_EN                                :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU2_EN                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU2_EN                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU2_EN                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU2_EN                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU2_EN                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU2_EN                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU2_EN                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU2_EN                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU2_EN                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU2_EN                               :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU2_EN                               :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU2_EN                               :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_CCU2_EN                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT2_EN; /* CAMCTL_R1_CAMCTL_CCU2_INT2_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS_
{
        volatile struct /* 0x1A010C10 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU2_ST                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU2_ST                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU2_ST                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU2_ST                             :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU2_ST                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU2_ST                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU2_ST                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU2_ST                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU2_ST                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU2_ST                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU2_ST                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU2_ST                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU2_ST                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU2_ST                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU2_ST                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU2_ST                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU2_ST                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU2_ST                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU2_ST                                :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU2_ST                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU2_ST                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU2_ST                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU2_ST                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU2_ST                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU2_ST                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU2_ST                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU2_ST                               :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU2_ST                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU2_ST                               :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU2_ST                               :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU2_ST                               :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSCI_R1_DONE_CCU2_ST                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS; /* CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX_
{
        volatile struct /* 0x1A010C14 */
        {
                FIELD  CAMCTL_IMGO_R1_DONE_CCU2_STX                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DONE_CCU2_STX                             :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DONE_CCU2_STX                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DONE_CCU2_STX                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DONE_CCU2_STX                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DONE_CCU2_STX                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DONE_CCU2_STX                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DONE_CCU2_STX                              :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DONE_CCU2_STX                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DONE_CCU2_STX                              :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DONE_CCU2_STX                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DONE_CCU2_STX                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DONE_CCU2_STX                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DONE_CCU2_STX                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DONE_CCU2_STX                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DONE_CCU2_STX                             :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DONE_CCU2_STX                             :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DONE_CCU2_STX                             :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DONE_CCU2_STX                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DONE_CCU2_STX                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DONE_CCU2_STX                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DONE_CCU2_STX                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DONE_CCU2_STX                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DONE_CCU2_STX                             :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DONE_CCU2_STX                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DONE_CCU2_STX                             :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_RAWI_R2_DONE_CCU2_STX                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_RAWI_R3_DONE_CCU2_STX                              :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_RAWI_R4_DONE_CCU2_STX                              :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMCTL_RAWI_R5_DONE_CCU2_STX                              :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMCTL_UFDI_R2_DONE_CCU2_STX                              :  1;      /* 30..30, 0x40000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX;    /* CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT3_EN_
{
        volatile struct /* 0x1A010C18 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU2_EN                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU2_EN                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU2_EN                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU2_EN                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU2_EN                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU2_EN                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU2_EN                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU2_EN                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU2_EN                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU2_EN                         :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU2_EN                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU2_EN                        :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU2_EN                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU2_EN                        :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU2_EN                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU2_EN                         :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU2_EN                        :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU2_EN                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU2_EN                        :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU2_EN                         :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU2_EN                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT3_EN; /* CAMCTL_R1_CAMCTL_CCU2_INT3_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS_
{
        volatile struct /* 0x1A010C1C */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU2_ST                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU2_ST                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU2_ST                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU2_ST                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU2_ST                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU2_ST                          :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU2_ST                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU2_ST                         :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU2_ST                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU2_ST                         :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU2_ST                          :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU2_ST                        :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU2_ST                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU2_ST                        :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU2_ST                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU2_ST                         :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU2_ST                        :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU2_ST                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU2_ST                        :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU2_ST                         :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU2_ST                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS; /* CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX_
{
        volatile struct /* 0x1A010C20 */
        {
                FIELD  CAMCTL_IMGO_R1_DROP_FRAME_CCU2_STX                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_DROP_FRAME_CCU2_STX                       :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_DROP_FRAME_CCU2_STX                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_DROP_FRAME_CCU2_STX                      :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_DROP_FRAME_CCU2_STX                       :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_DROP_FRAME_CCU2_STX                         :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_DROP_FRAME_CCU2_STX                        :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_DROP_FRAME_CCU2_STX                        :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_DROP_FRAME_CCU2_STX                        :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_DROP_FRAME_CCU2_STX                        :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_DROP_FRAME_CCU2_STX                         :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_DROP_FRAME_CCU2_STX                       :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_DROP_FRAME_CCU2_STX                       :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_DROP_FRAME_CCU2_STX                       :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_DROP_FRAME_CCU2_STX                         :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_DROP_FRAME_CCU2_STX                        :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_DROP_FRAME_CCU2_STX                       :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_DROP_FRAME_CCU2_STX                        :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_DROP_FRAME_CCU2_STX                       :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  4;      /* 26..29, 0x3C000000 */
                FIELD  CAMCTL_MLSC_R1_FIFO_UFLOW_CCU2_STX                        :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMCTL_LSC_R1_FIFO_UFLOW_CCU2_STX                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX;    /* CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT4_EN_
{
        volatile struct /* 0x1A010C24 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU2_EN                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU2_EN                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU2_EN                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU2_EN                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU2_EN                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU2_EN                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU2_EN                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU2_EN                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU2_EN                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU2_EN                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU2_EN                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU2_EN                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU2_EN                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU2_EN                                :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU2_EN                                :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU2_EN                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU2_EN                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU2_EN                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU2_EN                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU2_EN                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU2_EN                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU2_EN                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU2_EN                                :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU2_EN                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU2_EN                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU2_EN                               :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT4_EN; /* CAMCTL_R1_CAMCTL_CCU2_INT4_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS_
{
        volatile struct /* 0x1A010C28 */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU2_ST                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU2_ST                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU2_ST                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU2_ST                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU2_ST                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU2_ST                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU2_ST                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU2_ST                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU2_ST                                :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU2_ST                                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU2_ST                                 :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU2_ST                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU2_ST                                :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU2_ST                                :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU2_ST                                :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU2_ST                               :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU2_ST                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU2_ST                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU2_ST                                 :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU2_ST                                :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU2_ST                                :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU2_ST                                :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU2_ST                                :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU2_ST                               :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU2_ST                                :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU2_ST                               :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS; /* CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX_
{
        volatile struct /* 0x1A010C2C */
        {
                FIELD  CAMCTL_IMGO_R1_ERR_CCU2_STX                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_LTMSO_R1_ERR_CCU2_STX                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_RRZO_R1_ERR_CCU2_STX                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_LCESHO_R1_ERR_CCU2_STX                             :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_LCESO_R1_ERR_CCU2_STX                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_AAO_R1_ERR_CCU2_STX                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_FLKO_R1_ERR_CCU2_STX                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_LHSO_R1_ERR_CCU2_STX                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_RSSO_R2_ERR_CCU2_STX                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_UFEO_R1_ERR_CCU2_STX                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_AFO_R1_ERR_CCU2_STX                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_UFGO_R1_ERR_CCU2_STX                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_RSSO_R1_ERR_CCU2_STX                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_LMVO_R1_ERR_CCU2_STX                               :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_YUVO_R1_ERR_CCU2_STX                               :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_YUVBO_R1_ERR_CCU2_STX                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_YUVCO_R1_ERR_CCU2_STX                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_TSFSO_R1_ERR_CCU2_STX                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_PDO_R1_ERR_CCU2_STX                                :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_MQEO_R1_ERR_CCU2_STX                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_MAEO_R1_ERR_CCU2_STX                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_BPCO_R1_ERR_CCU2_STX                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CRZO_R1_ERR_CCU2_STX                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CRZBO_R1_ERR_CCU2_STX                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CRZO_R2_ERR_CCU2_STX                               :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CRZBO_R2_ERR_CCU2_STX                              :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX;    /* CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT5_EN_
{
        volatile struct /* 0x1A010C30 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU2_EN                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU2_EN                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU2_EN                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU2_EN                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU2_EN                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU2_EN                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU2_EN                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU2_EN                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU2_EN                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU2_EN                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU2_EN                              :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU2_EN                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU2_EN                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU2_EN                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU2_EN                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU2_EN                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU2_EN                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU2_EN                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU2_EN                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU2_EN                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU2_EN                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU2_EN                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU2_EN                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU2_EN                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU2_EN                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU2_EN                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU2_EN                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU2_EN                              :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU2_EN                              :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT5_EN; /* CAMCTL_R1_CAMCTL_CCU2_INT5_EN */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS_
{
        volatile struct /* 0x1A010C34 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU2_ST                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU2_ST                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU2_ST                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU2_ST                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU2_ST                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU2_ST                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU2_ST                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU2_ST                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU2_ST                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU2_ST                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU2_ST                              :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU2_ST                              :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU2_ST                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU2_ST                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU2_ST                              :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU2_ST                              :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU2_ST                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU2_ST                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU2_ST                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU2_ST                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU2_ST                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU2_ST                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU2_ST                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU2_ST                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU2_ST                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU2_ST                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU2_ST                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU2_ST                              :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU2_ST                              :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS; /* CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS */

typedef volatile union _REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX_
{
        volatile struct /* 0x1A010C38 */
        {
                FIELD  CAMCTL_CQ_THR0_DONE_CCU2_STX                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMCTL_CQ_THR1_DONE_CCU2_STX                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMCTL_CQ_THR2_DONE_CCU2_STX                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMCTL_CQ_THR3_DONE_CCU2_STX                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMCTL_CQ_THR4_DONE_CCU2_STX                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CAMCTL_CQ_THR5_DONE_CCU2_STX                              :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMCTL_CQ_THR6_DONE_CCU2_STX                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMCTL_CQ_THR7_DONE_CCU2_STX                              :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMCTL_CQ_THR8_DONE_CCU2_STX                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  CAMCTL_CQ_THR9_DONE_CCU2_STX                              :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMCTL_CQ_THR10_DONE_CCU2_STX                             :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMCTL_CQ_THR11_DONE_CCU2_STX                             :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMCTL_CQ_THR12_DONE_CCU2_STX                             :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMCTL_CQ_THR13_DONE_CCU2_STX                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMCTL_CQ_THR14_DONE_CCU2_STX                             :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMCTL_CQ_THR15_DONE_CCU2_STX                             :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMCTL_CQ_THR16_DONE_CCU2_STX                             :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMCTL_CQ_THR17_DONE_CCU2_STX                             :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMCTL_CQ_THR18_DONE_CCU2_STX                             :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMCTL_CQ_THR19_DONE_CCU2_STX                             :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMCTL_CQ_THR20_DONE_CCU2_STX                             :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMCTL_CQ_THR21_DONE_CCU2_STX                             :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMCTL_CQ_THR22_DONE_CCU2_STX                             :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMCTL_CQ_THR23_DONE_CCU2_STX                             :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMCTL_CQ_THR24_DONE_CCU2_STX                             :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMCTL_CQ_THR25_DONE_CCU2_STX                             :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMCTL_CQ_THR26_DONE_CCU2_STX                             :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMCTL_CQ_THR27_DONE_CCU2_STX                             :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMCTL_CQ_THR28_DONE_CCU2_STX                             :  1;      /* 28..28, 0x10000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX;    /* CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX */

typedef volatile union _REG_FLK_R1_FLK_CON_
{
        volatile struct /* 0x1A010C40 */
        {
                FIELD  FLK_INPUT_BIT_SEL                                         :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_CON;    /* FLK_R1_FLK_CON */

typedef volatile union _REG_FLK_R1_FLK_OFST_
{
        volatile struct /* 0x1A010C44 */
        {
                FIELD  FLK_OFST_X                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FLK_OFST_Y                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_OFST;   /* FLK_R1_FLK_OFST */

typedef volatile union _REG_FLK_R1_FLK_SIZE_
{
        volatile struct /* 0x1A010C48 */
        {
                FIELD  FLK_SIZE_X                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FLK_SIZE_Y                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SIZE;   /* FLK_R1_FLK_SIZE */

typedef volatile union _REG_FLK_R1_FLK_NUM_
{
        volatile struct /* 0x1A010C4C */
        {
                FIELD  FLK_NUM_X                                                 :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  FLK_NUM_Y                                                 :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_NUM;    /* FLK_R1_FLK_NUM */

typedef volatile union _REG_FLK_R1_FLK_SGG_GAIN_
{
        volatile struct /* 0x1A010C50 */
        {
                FIELD  FLK_SGG_GAIN                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GAIN;   /* FLK_R1_FLK_SGG_GAIN */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR1_
{
        volatile struct /* 0x1A010C54 */
        {
                FIELD  FLK_SGG_GMR1                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR1;   /* FLK_R1_FLK_SGG_GMR1 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR2_
{
        volatile struct /* 0x1A010C58 */
        {
                FIELD  FLK_SGG_GMR2                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR2;   /* FLK_R1_FLK_SGG_GMR2 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR3_
{
        volatile struct /* 0x1A010C5C */
        {
                FIELD  FLK_SGG_GMR3                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR3;   /* FLK_R1_FLK_SGG_GMR3 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR4_
{
        volatile struct /* 0x1A010C60 */
        {
                FIELD  FLK_SGG_GMR4                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR4;   /* FLK_R1_FLK_SGG_GMR4 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR5_
{
        volatile struct /* 0x1A010C64 */
        {
                FIELD  FLK_SGG_GMR5                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR5;   /* FLK_R1_FLK_SGG_GMR5 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR6_
{
        volatile struct /* 0x1A010C68 */
        {
                FIELD  FLK_SGG_GMR6                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR6;   /* FLK_R1_FLK_SGG_GMR6 */

typedef volatile union _REG_FLK_R1_FLK_SGG_GMR7_
{
        volatile struct /* 0x1A010C6C */
        {
                FIELD  FLK_SGG_GMR7                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_SGG_GMR7;   /* FLK_R1_FLK_SGG_GMR7 */

typedef volatile union _REG_FLK_R1_FLK_ZHDR_
{
        volatile struct /* 0x1A010C70 */
        {
                FIELD  FLK_ZHDR_NOISE_VAL                                        : 16;      /*  0..15, 0x0000FFFF */
                FIELD  FLK_SGG_OUT_MAX_VAL                                       : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLK_R1_FLK_ZHDR;   /* FLK_R1_FLK_ZHDR */

typedef volatile union _REG_CRP_R3_CRP_X_POS_
{
        volatile struct /* 0x1A010C80 */
        {
                FIELD  CRP_XSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_XEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R3_CRP_X_POS;  /* CRP_R3_CRP_X_POS */

typedef volatile union _REG_CRP_R3_CRP_Y_POS_
{
        volatile struct /* 0x1A010C84 */
        {
                FIELD  CRP_YSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_YEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R3_CRP_Y_POS;  /* CRP_R3_CRP_Y_POS */

typedef volatile union _REG_PAK_R1_PAK_CONT_
{
        volatile struct /* 0x1A010CC0 */
        {
                FIELD  PAK_SWAP_ODR                                              :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  PAK_UV_SIGN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  PAK_YUV_BIT                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  PAK_YUV_DNG                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  PAK_OBIT                                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_PAK_R1_PAK_CONT;   /* PAK_R1_PAK_CONT */

typedef volatile union _REG_UNP_R2_UNP_OFST_
{
        volatile struct /* 0x1A010D00 */
        {
                FIELD  UNP_OFST_STB                                              :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  UNP_OFST_EDB                                              :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    : 18;      /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}REG_UNP_R2_UNP_OFST;   /* UNP_R2_UNP_OFST */

typedef volatile union _REG_DBN_R1_DBN_GAIN_
{
        volatile struct /* 0x1A010D40 */
        {
                FIELD  DBN_GAIN                                                  : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_DBN_R1_DBN_GAIN;   /* DBN_R1_DBN_GAIN */

typedef volatile union _REG_DBN_R1_DBN_OFST_
{
        volatile struct /* 0x1A010D44 */
        {
                FIELD  DBN_OFST                                                  : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_DBN_R1_DBN_OFST;   /* DBN_R1_DBN_OFST */

typedef volatile union _REG_DBN_R1_DBN_SPARE_
{
        volatile struct /* 0x1A010D48 */
        {
                FIELD  DBN_SPARE                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_DBN_R1_DBN_SPARE;  /* DBN_R1_DBN_SPARE */

typedef volatile union _REG_BIN_R1_BIN_CTL_
{
        volatile struct /* 0x1A010D80 */
        {
                FIELD  BIN_TYPE                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  BIN_MODE                                                  :  1;      /*  2.. 2, 0x00000004 */
                FIELD  BIN_DMD                                                   :  2;      /*  3.. 4, 0x00000018 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BIN_OV_TH                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  BIN_LE_INV_CTL                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_CTL;    /* BIN_R1_BIN_CTL */

typedef volatile union _REG_BIN_R1_BIN_FTH_
{
        volatile struct /* 0x1A010D84 */
        {
                FIELD  BIN_FTH1                                                  :  8;      /*  0.. 7, 0x000000FF */
                FIELD  BIN_FTH2                                                  :  8;      /*  8..15, 0x0000FF00 */
                FIELD  BIN_FTH3                                                  :  8;      /* 16..23, 0x00FF0000 */
                FIELD  BIN_FTH4                                                  :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_FTH;    /* BIN_R1_BIN_FTH */

typedef volatile union _REG_BIN_R1_BIN_HDR_
{
        volatile struct /* 0x1A010D88 */
        {
                FIELD  BIN_ZHDR                                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  BIN_IHDR                                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  BIN_HDR_LE                                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  BIN_HDR_LER                                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  BIN_HDR_LEB                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  BIN_HDR_GN                                                :  8;      /*  5..12, 0x00001FE0 */
                FIELD  BIN_HDR_GN2                                               :  8;      /* 13..20, 0x001FE000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_HDR;    /* BIN_R1_BIN_HDR */

typedef volatile union _REG_BIN_R1_BIN_OB1_
{
        volatile struct /* 0x1A010D8C */
        {
                FIELD  BIN_OB_B                                                  : 13;      /*  0..12, 0x00001FFF */
                FIELD  BIN_OB_GB                                                 : 13;      /* 13..25, 0x03FFE000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_OB1;    /* BIN_R1_BIN_OB1 */

typedef volatile union _REG_BIN_R1_BIN_OB2_
{
        volatile struct /* 0x1A010D90 */
        {
                FIELD  BIN_OB_GR                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  BIN_OB_R                                                  : 13;      /* 13..25, 0x03FFE000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_OB2;    /* BIN_R1_BIN_OB2 */

typedef volatile union _REG_BIN_R1_BIN_SPARE_
{
        volatile struct /* 0x1A010D94 */
        {
                FIELD  BIN_SPARE                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_BIN_R1_BIN_SPARE;  /* BIN_R1_BIN_SPARE */

typedef volatile union _REG_FBND_R1_FBND_CFG_
{
        volatile struct /* 0x1A010DC0 */
        {
                FIELD  FBND_MASK0                                                :  4;      /*  0.. 3, 0x0000000F */
                FIELD  FBND_MASK1                                                :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  FBND_MASK2                                                :  4;      /*  8..11, 0x00000F00 */
                FIELD  FBND_DIV0                                                 :  2;      /* 12..13, 0x00003000 */
                FIELD  FBND_DIV1                                                 :  2;      /* 14..15, 0x0000C000 */
                FIELD  FBND_DIV2                                                 :  2;      /* 16..17, 0x00030000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_FBND_R1_FBND_CFG;  /* FBND_R1_FBND_CFG */

typedef volatile union _REG_BPC_R2_BPC_BPC_CON_
{
        volatile struct /* 0x1A010E80 */
        {
                FIELD  BPC_BPC_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_BPC_LUT_EN                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  BPC_BPC_TABLE_END_MODE                                    :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  BPC_BPC_AVG_MODE                                          :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_BPC_DTC_MODE                                          :  2;      /* 12..13, 0x00003000 */
                FIELD  BPC_BPC_CS_MODE                                           :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_BPC_CRC_MODE                                          :  2;      /* 16..17, 0x00030000 */
                FIELD  BPC_BPC_EXC                                               :  1;      /* 18..18, 0x00040000 */
                FIELD  BPC_BPC_BLD_MODE                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  BPC_LE_INV_CTL                                            :  4;      /* 20..23, 0x00F00000 */
                FIELD  BPC_BPC_AUX_MAP_EN                                        :  1;      /* 24..24, 0x01000000 */
                FIELD  BPC_BPC_AUX_MAP_OR_EN                                     :  1;      /* 25..25, 0x02000000 */
                FIELD  rsv_26                                                    :  2;      /* 26..27, 0x0C000000 */
                FIELD  BPC_BNR_EDGE                                              :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_CON;    /* BPC_R2_BPC_BPC_CON */

typedef volatile union _REG_BPC_R2_BPC_BPC_BLD_
{
        volatile struct /* 0x1A010E84 */
        {
                FIELD  BPC_BPC_BLD0                                              :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_BLD1                                              :  7;      /*  8..14, 0x00007F00 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_BLD_SP                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_BLD;    /* BPC_R2_BPC_BPC_BLD */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH1_
{
        volatile struct /* 0x1A010E88 */
        {
                FIELD  BPC_BPC_TH_LWB                                            : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_Y                                              : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH1;    /* BPC_R2_BPC_BPC_TH1 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH2_
{
        volatile struct /* 0x1A010E8C */
        {
                FIELD  BPC_BPC_TH_XB                                             : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_UPB                                            : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH2;    /* BPC_R2_BPC_BPC_TH2 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH3_
{
        volatile struct /* 0x1A010E90 */
        {
                FIELD  BPC_BPC_DK_TH_XB                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_TH_XA                                             : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH3;    /* BPC_R2_BPC_BPC_TH3 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH4_
{
        volatile struct /* 0x1A010E94 */
        {
                FIELD  BPC_BPC_DK_TH_XA                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH4;    /* BPC_R2_BPC_BPC_TH4 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH5_
{
        volatile struct /* 0x1A010E98 */
        {
                FIELD  BPC_BPC_TH_SLA                                            :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_TH_SLB                                            :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH5;    /* BPC_R2_BPC_BPC_TH5 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH6_
{
        volatile struct /* 0x1A010E9C */
        {
                FIELD  BPC_BPC_DK_TH_SLA                                         :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_DK_TH_SLB                                         :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH6;    /* BPC_R2_BPC_BPC_TH6 */

typedef volatile union _REG_BPC_R2_BPC_BPC_DTC_
{
        volatile struct /* 0x1A010EA0 */
        {
                FIELD  BPC_BPC_RNG                                               :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_CS_RNG                                            :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_CT_LV                                             :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_BPC_TH_MUL                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    :  4;      /* 20..23, 0x00F00000 */
                FIELD  BPC_BPC_NO_LV                                             :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_DTC;    /* BPC_R2_BPC_BPC_DTC */

typedef volatile union _REG_BPC_R2_BPC_BPC_COR_
{
        volatile struct /* 0x1A010EA4 */
        {
                FIELD  BPC_BPC_DIR_MAX                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  BPC_BPC_DIR_TH                                            :  8;      /*  8..15, 0x0000FF00 */
                FIELD  rsv_16                                                    :  8;      /* 16..23, 0x00FF0000 */
                FIELD  BPC_BPC_DIR_TH2                                           :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_COR;    /* BPC_R2_BPC_BPC_COR */

typedef volatile union _REG_BPC_R2_BPC_BPC_RANK_
{
        volatile struct /* 0x1A010EA8 */
        {
                FIELD  BPC_BPC_RANK_IDXB                                         :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  BPC_BPC_RANK_IDXR                                         :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  BPC_BPC_RANK_IDXG                                         :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  BPC_BPC_BLD_LWB                                           : 12;      /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_RANK;   /* BPC_R2_BPC_BPC_RANK */

typedef volatile union _REG_BPC_R2_BPC_BPC_TBLI1_
{
        volatile struct /* 0x1A010EAC */
        {
                FIELD  BPC_XOFFSET                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_YOFFSET                                               : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TBLI1;  /* BPC_R2_BPC_BPC_TBLI1 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TBLI2_
{
        volatile struct /* 0x1A010EB0 */
        {
                FIELD  BPC_XSIZE                                                 : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_YSIZE                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TBLI2;  /* BPC_R2_BPC_BPC_TBLI2 */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH1_C_
{
        volatile struct /* 0x1A010EB4 */
        {
                FIELD  BPC_BPC_C_TH_LWB                                          : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_C_TH_Y                                            : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH1_C;  /* BPC_R2_BPC_BPC_TH1_C */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH2_C_
{
        volatile struct /* 0x1A010EB8 */
        {
                FIELD  BPC_BPC_C_TH_XA                                           : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  BPC_BPC_C_TH_XB                                           : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH2_C;  /* BPC_R2_BPC_BPC_TH2_C */

typedef volatile union _REG_BPC_R2_BPC_BPC_TH3_C_
{
        volatile struct /* 0x1A010EBC */
        {
                FIELD  BPC_BPC_C_TH_SLA                                          :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_BPC_C_TH_SLB                                          :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  BPC_BPC_C_TH_UPB                                          : 15;      /*  8..22, 0x007FFF00 */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_TH3_C;  /* BPC_R2_BPC_BPC_TH3_C */

typedef volatile union _REG_BPC_R2_BPC_BPC_LL_
{
        volatile struct /* 0x1A010EC0 */
        {
                FIELD  BPC_BPC_LL_LWB                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_BPC_LL_LSP                                            :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_BPC_LL; /* BPC_R2_BPC_BPC_LL */

typedef volatile union _REG_BPC_R2_BPC_CT_CON1_
{
        volatile struct /* 0x1A010ECC */
        {
                FIELD  rsv_0                                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_CT_EN                                                 :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_CT_CON1;    /* BPC_R2_BPC_CT_CON1 */

typedef volatile union _REG_BPC_R2_BPC_CT_CON2_
{
        volatile struct /* 0x1A010ED0 */
        {
                FIELD  BPC_CT_MD                                                 :  2;      /*  0.. 1, 0x00000003 */
                FIELD  BPC_CT_MD2                                                :  2;      /*  2.. 3, 0x0000000C */
                FIELD  BPC_CT_THRD                                               : 10;      /*  4..13, 0x00003FF0 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_CT_MBND                                               : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  2;      /* 26..27, 0x0C000000 */
                FIELD  BPC_CT_SLOPE                                              :  2;      /* 28..29, 0x30000000 */
                FIELD  BPC_CT_DIV                                                :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_CT_CON2;    /* BPC_R2_BPC_CT_CON2 */

typedef volatile union _REG_BPC_R2_BPC_CT_BLD1_
{
        volatile struct /* 0x1A010ED4 */
        {
                FIELD  BPC_CT_UPB                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_CT_USP                                                :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_CT_BLD1;    /* BPC_R2_BPC_CT_BLD1 */

typedef volatile union _REG_BPC_R2_BPC_CT_BLD2_
{
        volatile struct /* 0x1A010ED8 */
        {
                FIELD  BPC_CT_LWB                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_CT_LSP                                                :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_CT_BLD2;    /* BPC_R2_BPC_CT_BLD2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_CON_
{
        volatile struct /* 0x1A010EDC */
        {
                FIELD  BPC_PDC_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_PDC_CT                                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_PDC_MODE                                              :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  BPC_PDC_OUT                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  BPC_PDC_ORI_EN                                            :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  BPC_PDC_INTP_CC_EN                                        :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_CON;    /* BPC_R2_BPC_PDC_CON */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_L0_
{
        volatile struct /* 0x1A010EE0 */
        {
                FIELD  BPC_PDC_GCF_L00                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L10                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_L0;    /* BPC_R2_BPC_PDC_GAIN_L0 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_L1_
{
        volatile struct /* 0x1A010EE4 */
        {
                FIELD  BPC_PDC_GCF_L01                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L20                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_L1;    /* BPC_R2_BPC_PDC_GAIN_L1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_L2_
{
        volatile struct /* 0x1A010EE8 */
        {
                FIELD  BPC_PDC_GCF_L11                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L02                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_L2;    /* BPC_R2_BPC_PDC_GAIN_L2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_L3_
{
        volatile struct /* 0x1A010EEC */
        {
                FIELD  BPC_PDC_GCF_L30                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L21                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_L3;    /* BPC_R2_BPC_PDC_GAIN_L3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_L4_
{
        volatile struct /* 0x1A010EF0 */
        {
                FIELD  BPC_PDC_GCF_L12                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_L03                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_L4;    /* BPC_R2_BPC_PDC_GAIN_L4 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_R0_
{
        volatile struct /* 0x1A010EF4 */
        {
                FIELD  BPC_PDC_GCF_R00                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R10                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_R0;    /* BPC_R2_BPC_PDC_GAIN_R0 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_R1_
{
        volatile struct /* 0x1A010EF8 */
        {
                FIELD  BPC_PDC_GCF_R01                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R20                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_R1;    /* BPC_R2_BPC_PDC_GAIN_R1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_R2_
{
        volatile struct /* 0x1A010EFC */
        {
                FIELD  BPC_PDC_GCF_R11                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R02                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_R2;    /* BPC_R2_BPC_PDC_GAIN_R2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_R3_
{
        volatile struct /* 0x1A010F00 */
        {
                FIELD  BPC_PDC_GCF_R30                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R21                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_R3;    /* BPC_R2_BPC_PDC_GAIN_R3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN_R4_
{
        volatile struct /* 0x1A010F04 */
        {
                FIELD  BPC_PDC_GCF_R12                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_R03                                           : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN_R4;    /* BPC_R2_BPC_PDC_GAIN_R4 */

typedef volatile union _REG_BPC_R2_BPC_PDC_TH_GB_
{
        volatile struct /* 0x1A010F08 */
        {
                FIELD  BPC_PDC_GTH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_BTH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_TH_GB;  /* BPC_R2_BPC_PDC_TH_GB */

typedef volatile union _REG_BPC_R2_BPC_PDC_TH_IA_
{
        volatile struct /* 0x1A010F0C */
        {
                FIELD  BPC_PDC_ITH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_ATH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_TH_IA;  /* BPC_R2_BPC_PDC_TH_IA */

typedef volatile union _REG_BPC_R2_BPC_PDC_TH_HD_
{
        volatile struct /* 0x1A010F10 */
        {
                FIELD  BPC_PDC_NTH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_DTH                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_TH_HD;  /* BPC_R2_BPC_PDC_TH_HD */

typedef volatile union _REG_BPC_R2_BPC_PDC_SL_
{
        volatile struct /* 0x1A010F14 */
        {
                FIELD  BPC_PDC_GSL                                               :  4;      /*  0.. 3, 0x0000000F */
                FIELD  BPC_PDC_BSL                                               :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  BPC_PDC_ISL                                               :  4;      /*  8..11, 0x00000F00 */
                FIELD  BPC_PDC_ASL                                               :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPC_PDC_GCF_NORM                                          :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_SL; /* BPC_R2_BPC_PDC_SL */

typedef volatile union _REG_BPC_R2_BPC_PDC_POS_
{
        volatile struct /* 0x1A010F18 */
        {
                FIELD  BPC_PDC_XCENTER                                           : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  BPC_PDC_YCENTER                                           : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_POS;    /* BPC_R2_BPC_PDC_POS */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GR1_
{
        volatile struct /* 0x1A010F1C */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_Y1                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP1                                   :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  BPC_PDC_BLD_WT_SLP                                        :  5;      /* 20..24, 0x01F00000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GR1;    /* BPC_R2_BPC_PDC_DIFF_TH_GR1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GR2_
{
        volatile struct /* 0x1A010F20 */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_X2                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_Y2                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP2                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GR2;    /* BPC_R2_BPC_PDC_DIFF_TH_GR2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GR3_
{
        volatile struct /* 0x1A010F24 */
        {
                FIELD  BPC_PDC_DIFF_TH_GR_X3                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GR_Y3                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GR_SLP3                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GR3;    /* BPC_R2_BPC_PDC_DIFF_TH_GR3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GB1_
{
        volatile struct /* 0x1A010F28 */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_Y1                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP1                                   :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GB1;    /* BPC_R2_BPC_PDC_DIFF_TH_GB1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GB2_
{
        volatile struct /* 0x1A010F2C */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_X2                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_Y2                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP2                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GB2;    /* BPC_R2_BPC_PDC_DIFF_TH_GB2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_GB3_
{
        volatile struct /* 0x1A010F30 */
        {
                FIELD  BPC_PDC_DIFF_TH_GB_X3                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_GB_Y3                                     : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_GB_SLP3                                   :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_GB3;    /* BPC_R2_BPC_PDC_DIFF_TH_GB3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_R1_
{
        volatile struct /* 0x1A010F34 */
        {
                FIELD  BPC_PDC_DIFF_TH_R_Y1                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_SLP1                                    :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_R1; /* BPC_R2_BPC_PDC_DIFF_TH_R1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_R2_
{
        volatile struct /* 0x1A010F38 */
        {
                FIELD  BPC_PDC_DIFF_TH_R_X2                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_Y2                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_R_SLP2                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_R2; /* BPC_R2_BPC_PDC_DIFF_TH_R2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_R3_
{
        volatile struct /* 0x1A010F3C */
        {
                FIELD  BPC_PDC_DIFF_TH_R_X3                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_R_Y3                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_R_SLP3                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_R3; /* BPC_R2_BPC_PDC_DIFF_TH_R3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_B1_
{
        volatile struct /* 0x1A010F40 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_Y1                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_SLP1                                    :  7;      /* 12..18, 0x0007F000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_B1; /* BPC_R2_BPC_PDC_DIFF_TH_B1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_B2_
{
        volatile struct /* 0x1A010F44 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_X2                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_Y2                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_B_SLP2                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_B2; /* BPC_R2_BPC_PDC_DIFF_TH_B2 */

typedef volatile union _REG_BPC_R2_BPC_PDC_DIFF_TH_B3_
{
        volatile struct /* 0x1A010F48 */
        {
                FIELD  BPC_PDC_DIFF_TH_B_X3                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_DIFF_TH_B_Y3                                      : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_DIFF_TH_B_SLP3                                    :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_DIFF_TH_B3; /* BPC_R2_BPC_PDC_DIFF_TH_B3 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN1_
{
        volatile struct /* 0x1A010F4C */
        {
                FIELD  BPC_PDC_GAIN_GB                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_GAIN_GR                                           : 12;      /* 12..23, 0x00FFF000 */
                FIELD  BPC_PDC_GAIN_MODE                                         :  2;      /* 24..25, 0x03000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN1;  /* BPC_R2_BPC_PDC_GAIN1 */

typedef volatile union _REG_BPC_R2_BPC_PDC_GAIN2_
{
        volatile struct /* 0x1A010F50 */
        {
                FIELD  BPC_PDC_GAIN_B                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  BPC_PDC_GAIN_R                                            : 12;      /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PDC_GAIN2;  /* BPC_R2_BPC_PDC_GAIN2 */

typedef volatile union _REG_BPC_R2_BPC_PD_MODE_
{
        volatile struct /* 0x1A010F54 */
        {
                FIELD  BPC_ZHDR_OSC_PD_MODE                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_PDC_INTP_PD_MODE                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_BPC_RANK_PD_MODE                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_BPC_LBL_PD_MODE                                       :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  BPC_BPC_AVG_PD_MODE                                       :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PD_MODE;    /* BPC_R2_BPC_PD_MODE */

typedef volatile union _REG_BPC_R2_BPC_RCCC_CT_CON_
{
        volatile struct /* 0x1A010F58 */
        {
                FIELD  BPC_RCCC_CT_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_RCCC_CT_MODE                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_RCCC_CT_COEF                                          :  9;      /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_RCCC_CT_CON;    /* BPC_R2_BPC_RCCC_CT_CON */

typedef volatile union _REG_BPC_R2_BPC_ZHDR_CON_
{
        volatile struct /* 0x1A010F5C */
        {
                FIELD  BPC_ZHDR_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  BPC_ZHDR_GLE_FIRST                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  BPC_ZHDR_RLE_FIRST                                        :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  BPC_ZHDR_BLE_FIRST                                        :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  BPC_ZHDR_OSC_COUNT                                        :  4;      /* 16..19, 0x000F0000 */
                FIELD  BPC_ZHDR_OSC_TH                                           : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_ZHDR_CON;   /* BPC_R2_BPC_ZHDR_CON */

typedef volatile union _REG_BPC_R2_BPC_ZHDR_RMG_
{
        volatile struct /* 0x1A010F60 */
        {
                FIELD  BPC_ZHDR_RATIO                                            :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  4;      /*  8..11, 0x00000F00 */
                FIELD  BPC_ZHDR_GAIN                                             :  9;      /* 12..20, 0x001FF000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_ZHDR_RMG;   /* BPC_R2_BPC_ZHDR_RMG */

typedef volatile union _REG_BPC_R2_BPC_PSEUDO_
{
        volatile struct /* 0x1A010F64 */
        {
                FIELD  BPC_ZHDR_CLAMP_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  7;      /*  1.. 7, 0x000000FE */
                FIELD  BPC_ZHDR_OUT_SEL_EN                                       :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  BPC_BPC_OC_MEAN_EN                                        :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  BPC_PDC_GAIN_MODE_EN                                      :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_BPC_R2_BPC_PSEUDO; /* BPC_R2_BPC_PSEUDO */

typedef volatile union _REG_OBC_R2_OBC_CTL_
{
        volatile struct /* 0x1A010F80 */
        {
                FIELD  OBC_EDGE                                                  :  4;      /*  0.. 3, 0x0000000F */
                FIELD  OBC_LE_INV_CTL                                            :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_CTL;    /* OBC_R2_OBC_CTL */

typedef volatile union _REG_OBC_R2_OBC_DBS_
{
        volatile struct /* 0x1A010F84 */
        {
                FIELD  OBC_DBS_RATIO                                             :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  OBC_POSTTUNE_EN                                           :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     : 23;      /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_DBS;    /* OBC_R2_OBC_DBS */

typedef volatile union _REG_OBC_R2_OBC_GRAY_BLD_0_
{
        volatile struct /* 0x1A010F88 */
        {
                FIELD  OBC_LUMA_MODE                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  OBC_GRAY_MODE                                             :  2;      /*  1.. 2, 0x00000006 */
                FIELD  OBC_NORM_BIT                                              :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_GRAY_BLD_0; /* OBC_R2_OBC_GRAY_BLD_0 */

typedef volatile union _REG_OBC_R2_OBC_GRAY_BLD_1_
{
        volatile struct /* 0x1A010F8C */
        {
                FIELD  OBC_BLD_MXRT                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BLD_LOW                                               : 12;      /*  8..19, 0x000FFF00 */
                FIELD  OBC_BLD_SLP                                               : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_GRAY_BLD_1; /* OBC_R2_OBC_GRAY_BLD_1 */

typedef volatile union _REG_OBC_R2_OBC_GRAY_BLD_2_
{
        volatile struct /* 0x1A010F90 */
        {
                FIELD  OBC_BLD_MXRT_SE                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BLD_LOW_SE                                            : 12;      /*  8..19, 0x000FFF00 */
                FIELD  OBC_BLD_SLP_SE                                            : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_GRAY_BLD_2; /* OBC_R2_OBC_GRAY_BLD_2 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_R0_
{
        volatile struct /* 0x1A010F94 */
        {
                FIELD  OBC_BIAS_R0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_R0;    /* OBC_R2_OBC_BIAS_LUT_R0 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_R1_
{
        volatile struct /* 0x1A010F98 */
        {
                FIELD  OBC_BIAS_R4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_R1;    /* OBC_R2_OBC_BIAS_LUT_R1 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_R2_
{
        volatile struct /* 0x1A010F9C */
        {
                FIELD  OBC_BIAS_R8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_R11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_R2;    /* OBC_R2_OBC_BIAS_LUT_R2 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_R3_
{
        volatile struct /* 0x1A010FA0 */
        {
                FIELD  OBC_BIAS_R12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_R13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_R14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_R3;    /* OBC_R2_OBC_BIAS_LUT_R3 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_G0_
{
        volatile struct /* 0x1A010FA4 */
        {
                FIELD  OBC_BIAS_G0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_G0;    /* OBC_R2_OBC_BIAS_LUT_G0 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_G1_
{
        volatile struct /* 0x1A010FA8 */
        {
                FIELD  OBC_BIAS_G4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_G1;    /* OBC_R2_OBC_BIAS_LUT_G1 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_G2_
{
        volatile struct /* 0x1A010FAC */
        {
                FIELD  OBC_BIAS_G8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_G11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_G2;    /* OBC_R2_OBC_BIAS_LUT_G2 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_G3_
{
        volatile struct /* 0x1A010FB0 */
        {
                FIELD  OBC_BIAS_G12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_G13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_G14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_G3;    /* OBC_R2_OBC_BIAS_LUT_G3 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_B0_
{
        volatile struct /* 0x1A010FB4 */
        {
                FIELD  OBC_BIAS_B0                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B1                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B2                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B3                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_B0;    /* OBC_R2_OBC_BIAS_LUT_B0 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_B1_
{
        volatile struct /* 0x1A010FB8 */
        {
                FIELD  OBC_BIAS_B4                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B5                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B6                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B7                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_B1;    /* OBC_R2_OBC_BIAS_LUT_B1 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_B2_
{
        volatile struct /* 0x1A010FBC */
        {
                FIELD  OBC_BIAS_B8                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B9                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B10                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  OBC_BIAS_B11                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_B2;    /* OBC_R2_OBC_BIAS_LUT_B2 */

typedef volatile union _REG_OBC_R2_OBC_BIAS_LUT_B3_
{
        volatile struct /* 0x1A010FC0 */
        {
                FIELD  OBC_BIAS_B12                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  OBC_BIAS_B13                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  OBC_BIAS_B14                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_BIAS_LUT_B3;    /* OBC_R2_OBC_BIAS_LUT_B3 */

typedef volatile union _REG_OBC_R2_OBC_WBG_RB_
{
        volatile struct /* 0x1A010FC4 */
        {
                FIELD  OBC_PGN_R                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  OBC_PGN_B                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_WBG_RB; /* OBC_R2_OBC_WBG_RB */

typedef volatile union _REG_OBC_R2_OBC_WBG_G_
{
        volatile struct /* 0x1A010FC8 */
        {
                FIELD  OBC_PGN_G                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_WBG_G;  /* OBC_R2_OBC_WBG_G */

typedef volatile union _REG_OBC_R2_OBC_WBIG_RB_
{
        volatile struct /* 0x1A010FCC */
        {
                FIELD  OBC_IVGN_R                                                : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  OBC_IVGN_B                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_WBIG_RB;    /* OBC_R2_OBC_WBIG_RB */

typedef volatile union _REG_OBC_R2_OBC_WBIG_G_
{
        volatile struct /* 0x1A010FD0 */
        {
                FIELD  OBC_IVGN_G                                                : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_WBIG_G; /* OBC_R2_OBC_WBIG_G */

typedef volatile union _REG_OBC_R2_OBC_OBG_RB_
{
        volatile struct /* 0x1A010FD4 */
        {
                FIELD  OBC_GAIN_R                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  OBC_GAIN_B                                                : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OBG_RB; /* OBC_R2_OBC_OBG_RB */

typedef volatile union _REG_OBC_R2_OBC_OBG_G_
{
        volatile struct /* 0x1A010FD8 */
        {
                FIELD  OBC_GAIN_GR                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  OBC_GAIN_GB                                               : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OBG_G;  /* OBC_R2_OBC_OBG_G */

typedef volatile union _REG_OBC_R2_OBC_OFFSET_R_
{
        volatile struct /* 0x1A010FDC */
        {
                FIELD  OBC_OFST_R                                                : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OFFSET_R;   /* OBC_R2_OBC_OFFSET_R */

typedef volatile union _REG_OBC_R2_OBC_OFFSET_GR_
{
        volatile struct /* 0x1A010FE0 */
        {
                FIELD  OBC_OFST_GR                                               : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OFFSET_GR;  /* OBC_R2_OBC_OFFSET_GR */

typedef volatile union _REG_OBC_R2_OBC_OFFSET_GB_
{
        volatile struct /* 0x1A010FE4 */
        {
                FIELD  OBC_OFST_GB                                               : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OFFSET_GB;  /* OBC_R2_OBC_OFFSET_GB */

typedef volatile union _REG_OBC_R2_OBC_OFFSET_B_
{
        volatile struct /* 0x1A010FE8 */
        {
                FIELD  OBC_OFST_B                                                : 22;      /*  0..21, 0x003FFFFF */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_OFFSET_B;   /* OBC_R2_OBC_OFFSET_B */

typedef volatile union _REG_OBC_R2_OBC_HDR_
{
        volatile struct /* 0x1A010FEC */
        {
                FIELD  OBC_HDR_GNP                                               :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  OBC_ZHDR_EN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  OBC_GLE_FIRST                                             :  1;      /*  5.. 5, 0x00000020 */
                FIELD  OBC_RLE_FIRST                                             :  1;      /*  6.. 6, 0x00000040 */
                FIELD  OBC_BLE_FIRST                                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_OBC_R2_OBC_HDR;    /* OBC_R2_OBC_HDR */

typedef volatile union _REG_ZFUS_R1_ZFUS_OSC_
{
        volatile struct /* 0x1A011000 */
        {
                FIELD  ZFUS_OSC_TH                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  ZFUS_SEDIR_SL                                             :  3;      /* 12..14, 0x00007000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  ZFUS_SEBLD_WD                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  ZFUS_LEBLD_WD                                             :  4;      /* 20..23, 0x00F00000 */
                FIELD  ZFUS_LE_INV_CTL                                           :  4;      /* 24..27, 0x0F000000 */
                FIELD  ZFUS_EDGE                                                 :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_ZFUS_R1_ZFUS_OSC;  /* ZFUS_R1_ZFUS_OSC */

typedef volatile union _REG_ZFUS_R1_ZFUS_MC_
{
        volatile struct /* 0x1A011004 */
        {
                FIELD  ZFUS_MO_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  ZFUS_MOBLD_FT                                             :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  ZFUS_MOTH_RATIO                                           :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  ZFUS_MOSE_TH                                              : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  ZFUS_MOSE_BLDWD                                           :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_ZFUS_R1_ZFUS_MC;   /* ZFUS_R1_ZFUS_MC */

typedef volatile union _REG_ZFUS_R1_ZFUS_MA_
{
        volatile struct /* 0x1A011008 */
        {
                FIELD  ZFUS_MASE_BLDWD                                           :  4;      /*  0.. 3, 0x0000000F */
                FIELD  ZFUS_OSBLD_WD                                             :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  ZFUS_SEYOS_LEFAC                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  ZFUS_SENOS_LEFAC                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  ZFUS_DIFF_LB                                              : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_ZFUS_R1_ZFUS_MA;   /* ZFUS_R1_ZFUS_MA */

typedef volatile union _REG_ZFUS_R1_ZFUS_TUNE_
{
        volatile struct /* 0x1A01100C */
        {
                FIELD  ZFUS_PS_BLUR                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  ZFUS_OSC_REPEN                                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  ZFUS_SOFT_TH_EN                                           :  1;      /*  2.. 2, 0x00000004 */
                FIELD  ZFUS_LE_LOWPA_EN                                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  ZFUS_SE_LOWPA_EN                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  ZFUS_PSSEC_ONLY                                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  ZFUS_OSCLE_ONLY                                           :  1;      /*  6.. 6, 0x00000040 */
                FIELD  ZFUS_MOLE_DIREN                                           :  1;      /*  7.. 7, 0x00000080 */
                FIELD  ZFUS_MOSE_DIREN                                           :  1;      /*  8.. 8, 0x00000100 */
                FIELD  ZFUS_MO_2DBLD_EN                                          :  1;      /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  ZFUS_PS_TH                                                : 12;      /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_ZFUS_R1_ZFUS_TUNE; /* ZFUS_R1_ZFUS_TUNE */

typedef volatile union _REG_ZFUS_R1_ZFUS_HDRCFG_
{
        volatile struct /* 0x1A011010 */
        {
                FIELD  ZFUS_ZHDR_GLE_FIRST                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  ZFUS_ZHDR_RLE_FIRST                                       :  1;      /*  1.. 1, 0x00000002 */
                FIELD  ZFUS_ZHDR_BLE_FIRST                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  ZFUS_HDR_GAIN                                             :  9;      /*  4..12, 0x00001FF0 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  ZFUS_HDR_RATIO                                            :  9;      /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_ZFUS_R1_ZFUS_HDRCFG;   /* ZFUS_R1_ZFUS_HDRCFG */

typedef volatile union _REG_HLR_R1_HLR_EST_Y0_
{
        volatile struct /* 0x1A011080 */
        {
                FIELD  HLR_SAT_0                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_SAT_1                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_Y0; /* HLR_R1_HLR_EST_Y0 */

typedef volatile union _REG_HLR_R1_HLR_EST_Y1_
{
        volatile struct /* 0x1A011084 */
        {
                FIELD  HLR_SAT_2                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_SAT_3                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_Y1; /* HLR_R1_HLR_EST_Y1 */

typedef volatile union _REG_HLR_R1_HLR_EST_Y2_
{
        volatile struct /* 0x1A011088 */
        {
                FIELD  HLR_SAT_4                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_SAT_5                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_Y2; /* HLR_R1_HLR_EST_Y2 */

typedef volatile union _REG_HLR_R1_HLR_EST_Y3_
{
        volatile struct /* 0x1A01108C */
        {
                FIELD  HLR_SAT_6                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_SAT_7                                                 : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_Y3; /* HLR_R1_HLR_EST_Y3 */

typedef volatile union _REG_HLR_R1_HLR_EST_X0_
{
        volatile struct /* 0x1A011090 */
        {
                FIELD  HLR_NODE_0                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_NODE_1                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_X0; /* HLR_R1_HLR_EST_X0 */

typedef volatile union _REG_HLR_R1_HLR_EST_X1_
{
        volatile struct /* 0x1A011094 */
        {
                FIELD  HLR_NODE_2                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_NODE_3                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_X1; /* HLR_R1_HLR_EST_X1 */

typedef volatile union _REG_HLR_R1_HLR_EST_X2_
{
        volatile struct /* 0x1A011098 */
        {
                FIELD  HLR_NODE_4                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_NODE_5                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_X2; /* HLR_R1_HLR_EST_X2 */

typedef volatile union _REG_HLR_R1_HLR_EST_X3_
{
        volatile struct /* 0x1A01109C */
        {
                FIELD  HLR_NODE_6                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  HLR_NODE_7                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_X3; /* HLR_R1_HLR_EST_X3 */

typedef volatile union _REG_HLR_R1_HLR_EST_S0_
{
        volatile struct /* 0x1A0110A0 */
        {
                FIELD  HLR_SLP_0                                                 : 10;      /*  0.. 9, 0x000003FF */
                FIELD  HLR_SLP_1                                                 : 10;      /* 10..19, 0x000FFC00 */
                FIELD  HLR_SLP_2                                                 : 10;      /* 20..29, 0x3FF00000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_S0; /* HLR_R1_HLR_EST_S0 */

typedef volatile union _REG_HLR_R1_HLR_EST_S1_
{
        volatile struct /* 0x1A0110A4 */
        {
                FIELD  HLR_SLP_3                                                 : 10;      /*  0.. 9, 0x000003FF */
                FIELD  HLR_SLP_4                                                 : 10;      /* 10..19, 0x000FFC00 */
                FIELD  HLR_SLP_5                                                 : 10;      /* 20..29, 0x3FF00000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_S1; /* HLR_R1_HLR_EST_S1 */

typedef volatile union _REG_HLR_R1_HLR_EST_S2_
{
        volatile struct /* 0x1A0110A8 */
        {
                FIELD  HLR_SLP_6                                                 : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  HLR_RED_PRT_STR                                           :  5;      /* 12..16, 0x0001F000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  HLR_BLUE_PRT_STR                                          :  5;      /* 20..24, 0x01F00000 */
                FIELD  rsv_25                                                    :  3;      /* 25..27, 0x0E000000 */
                FIELD  HLR_MAX_RAT                                               :  3;      /* 28..30, 0x70000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EST_S2; /* HLR_R1_HLR_EST_S2 */

typedef volatile union _REG_HLR_R1_HLR_LMG_
{
        volatile struct /* 0x1A0110AC */
        {
                FIELD  HLR_BLD_FG                                                :  6;      /*  0.. 5, 0x0000003F */
                FIELD  HLR_BLD_HIGH                                              : 12;      /*  6..17, 0x0003FFC0 */
                FIELD  HLR_BLD_SLP                                               : 10;      /* 18..27, 0x0FFC0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_LMG;    /* HLR_R1_HLR_LMG */

typedef volatile union _REG_HLR_R1_HLR_PRT_
{
        volatile struct /* 0x1A0110B0 */
        {
                FIELD  HLR_PRT_TH                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  HLR_PRT_SLP                                               : 10;      /* 12..21, 0x003FF000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  HLR_PRT_EN                                                :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_PRT;    /* HLR_R1_HLR_PRT */

typedef volatile union _REG_HLR_R1_HLR_CLP_
{
        volatile struct /* 0x1A0110B4 */
        {
                FIELD  HLR_CLP_VAL                                               : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_CLP;    /* HLR_R1_HLR_CLP */

typedef volatile union _REG_HLR_R1_HLR_EFCT_
{
        volatile struct /* 0x1A0110B8 */
        {
                FIELD  HLR_OFF_CLP_VAL                                           : 19;      /*  0..18, 0x0007FFFF */
                FIELD  HLR_EFCT_ON                                               :  1;      /* 19..19, 0x00080000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_EFCT;   /* HLR_R1_HLR_EFCT */

typedef volatile union _REG_HLR_R1_HLR_CTL_
{
        volatile struct /* 0x1A0110BC */
        {
                FIELD  HLR_TILE_EDGE                                             :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_CTL;    /* HLR_R1_HLR_CTL */

typedef volatile union _REG_HLR_R1_HLR_CTL2_
{
        volatile struct /* 0x1A0110C0 */
        {
                FIELD  HLR_TDR_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  HLR_TDR_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_HLR_R1_HLR_CTL2;   /* HLR_R1_HLR_CTL2 */

typedef volatile union _REG_RRZ_R1_RRZ_CTL_
{
        volatile struct /* 0x1A011100 */
        {
                FIELD  RRZ_HORI_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZ_VERT_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  RRZ_OUTPUT_WAIT_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  RRZ_MONO                                                  :  1;      /*  3.. 3, 0x00000008 */
                FIELD  RRZ_CL                                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  RRZ_CL_HL                                                 :  1;      /*  5.. 5, 0x00000020 */
                FIELD  RRZ_NNIR                                                  :  1;      /*  6.. 6, 0x00000040 */
                FIELD  RRZ_VDM_VRZ_MODE                                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  RRZ_HORI_TBL_SEL                                          :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  RRZ_VERT_TBL_SEL                                          :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_CTL;    /* RRZ_R1_RRZ_CTL */

typedef volatile union _REG_RRZ_R1_RRZ_IN_IMG_
{
        volatile struct /* 0x1A011104 */
        {
                FIELD  RRZ_IN_WD                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RRZ_IN_HT                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_IN_IMG; /* RRZ_R1_RRZ_IN_IMG */

typedef volatile union _REG_RRZ_R1_RRZ_OUT_IMG_
{
        volatile struct /* 0x1A011108 */
        {
                FIELD  RRZ_OUT_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RRZ_OUT_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_OUT_IMG;    /* RRZ_R1_RRZ_OUT_IMG */

typedef volatile union _REG_RRZ_R1_RRZ_HORI_STEP_
{
        volatile struct /* 0x1A01110C */
        {
                FIELD  RRZ_HORI_STEP                                             : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_HORI_STEP;  /* RRZ_R1_RRZ_HORI_STEP */

typedef volatile union _REG_RRZ_R1_RRZ_VERT_STEP_
{
        volatile struct /* 0x1A011110 */
        {
                FIELD  RRZ_VERT_STEP                                             : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_VERT_STEP;  /* RRZ_R1_RRZ_VERT_STEP */

typedef volatile union _REG_RRZ_R1_RRZ_HORI_INT_OFST_
{
        volatile struct /* 0x1A011114 */
        {
                FIELD  RRZ_HORI_INT_OFST                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_HORI_INT_OFST;  /* RRZ_R1_RRZ_HORI_INT_OFST */

typedef volatile union _REG_RRZ_R1_RRZ_HORI_SUB_OFST_
{
        volatile struct /* 0x1A011118 */
        {
                FIELD  RRZ_HORI_SUB_OFST                                         : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_HORI_SUB_OFST;  /* RRZ_R1_RRZ_HORI_SUB_OFST */

typedef volatile union _REG_RRZ_R1_RRZ_VERT_INT_OFST_
{
        volatile struct /* 0x1A01111C */
        {
                FIELD  RRZ_VERT_INT_OFST                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_VERT_INT_OFST;  /* RRZ_R1_RRZ_VERT_INT_OFST */

typedef volatile union _REG_RRZ_R1_RRZ_VERT_SUB_OFST_
{
        volatile struct /* 0x1A011120 */
        {
                FIELD  RRZ_VERT_SUB_OFST                                         : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_VERT_SUB_OFST;  /* RRZ_R1_RRZ_VERT_SUB_OFST */

typedef volatile union _REG_RRZ_R1_RRZ_MODE_TH_
{
        volatile struct /* 0x1A011124 */
        {
                FIELD  RRZ_TH_MD                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  RRZ_TH_HI                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  RRZ_TH_LO                                                 :  8;      /* 16..23, 0x00FF0000 */
                FIELD  RRZ_TH_MD2                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_MODE_TH;    /* RRZ_R1_RRZ_MODE_TH */

typedef volatile union _REG_RRZ_R1_RRZ_MODE_CTL_
{
        volatile struct /* 0x1A011128 */
        {
                FIELD  RRZ_PRF_BLD                                               :  9;      /*  0.. 8, 0x000001FF */
                FIELD  RRZ_PRF                                                   :  2;      /*  9..10, 0x00000600 */
                FIELD  RRZ_BLD_SL                                                :  5;      /* 11..15, 0x0000F800 */
                FIELD  RRZ_CR_MODE                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_MODE_CTL;   /* RRZ_R1_RRZ_MODE_CTL */

typedef volatile union _REG_RRZ_R1_RRZ_RLB_AOFST_
{
        volatile struct /* 0x1A01112C */
        {
                FIELD  RRZ_RLB_AOFST                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_RLB_AOFST;  /* RRZ_R1_RRZ_RLB_AOFST */

typedef volatile union _REG_RRZ_R1_RRZ_LBLD_CFG_
{
        volatile struct /* 0x1A011130 */
        {
                FIELD  RRZ_LBLD_TH                                               : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  RRZ_LBLD_SL                                               :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_LBLD_CFG;   /* RRZ_R1_RRZ_LBLD_CFG */

typedef volatile union _REG_RRZ_R1_RRZ_NNIR_TBL_SEL_
{
        volatile struct /* 0x1A011134 */
        {
                FIELD  RRZ_HORI_TBL2_SEL                                         :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  RRZ_VERT_TBL2_SEL                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    : 18;      /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}REG_RRZ_R1_RRZ_NNIR_TBL_SEL;   /* RRZ_R1_RRZ_NNIR_TBL_SEL */

typedef volatile union _REG_UFG_R1_UFG_CON_
{
        volatile struct /* 0x1A011180 */
        {
                FIELD  UFG_FORCE_PCM                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  UFG_TCCT_BYP                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_UFG_R1_UFG_CON;    /* UFG_R1_UFG_CON */

typedef volatile union _REG_QBIN_R5_QBIN_CTL_
{
        volatile struct /* 0x1A0111C0 */
        {
                FIELD  QBIN_ACC                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  QBIN_ACC_MODE                                             :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_QBIN_R5_QBIN_CTL;  /* QBIN_R5_QBIN_CTL */

typedef volatile union _REG_GSE_R1_GSE_GSE_00_
{
        volatile struct /* 0x1A011200 */
        {
                FIELD  GSE_SGG_GAIN                                              : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_GSE_R1_GSE_GSE_00; /* GSE_R1_GSE_GSE_00 */

typedef volatile union _REG_GSE_R1_GSE_GSE_01_
{
        volatile struct /* 0x1A011204 */
        {
                FIELD  GSE_SGG_GMR_1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  GSE_SGG_GMR_2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  GSE_SGG_GMR_3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  GSE_SGG_GMR_4                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_GSE_R1_GSE_GSE_01; /* GSE_R1_GSE_GSE_01 */

typedef volatile union _REG_GSE_R1_GSE_GSE_02_
{
        volatile struct /* 0x1A011208 */
        {
                FIELD  GSE_SGG_GMR_5                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  GSE_SGG_GMR_6                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  GSE_SGG_GMR_7                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_GSE_R1_GSE_GSE_02; /* GSE_R1_GSE_GSE_02 */

typedef volatile union _REG_MRG_R8_MRG_CTL_
{
        volatile struct /* 0x1A011240 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R8_MRG_CTL;    /* MRG_R8_MRG_CTL */

typedef volatile union _REG_MRG_R8_MRG_CROP_
{
        volatile struct /* 0x1A011244 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R8_MRG_CROP;   /* MRG_R8_MRG_CROP */

typedef volatile union _REG_MRG_R8_MRG_VSIZE_
{
        volatile struct /* 0x1A011248 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R8_MRG_VSIZE;  /* MRG_R8_MRG_VSIZE */

typedef volatile union _REG_HDS_R1_HDS_HDS_MODE_
{
        volatile struct /* 0x1A011280 */
        {
                FIELD  HDS_DS_MODE                                               :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_HDS_R1_HDS_HDS_MODE;   /* HDS_R1_HDS_HDS_MODE */

typedef volatile union _REG_RSS_R1_RSS_CONTROL_
{
        volatile struct /* 0x1A0112C0 */
        {
                FIELD  RSS_HORI_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RSS_VERT_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  RSS_OUTPUT_WAIT_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  RSS_APL_EN                                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  RSS_VERT_FIRST                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 11;      /*  5..15, 0x0000FFE0 */
                FIELD  RSS_HORI_TBL_SEL                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  RSS_VERT_TBL_SEL                                          :  5;      /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_CONTROL;    /* RSS_R1_RSS_CONTROL */

typedef volatile union _REG_RSS_R1_RSS_IN_IMG_
{
        volatile struct /* 0x1A0112C4 */
        {
                FIELD  RSS_IN_WD                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSS_IN_HT                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_IN_IMG; /* RSS_R1_RSS_IN_IMG */

typedef volatile union _REG_RSS_R1_RSS_OUT_IMG_
{
        volatile struct /* 0x1A0112C8 */
        {
                FIELD  RSS_OUT_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSS_OUT_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_OUT_IMG;    /* RSS_R1_RSS_OUT_IMG */

typedef volatile union _REG_RSS_R1_RSS_HORI_STEP_
{
        volatile struct /* 0x1A0112CC */
        {
                FIELD  RSS_HORI_STEP                                             : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_HORI_STEP;  /* RSS_R1_RSS_HORI_STEP */

typedef volatile union _REG_RSS_R1_RSS_VERT_STEP_
{
        volatile struct /* 0x1A0112D0 */
        {
                FIELD  RSS_VERT_STEP                                             : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_VERT_STEP;  /* RSS_R1_RSS_VERT_STEP */

typedef volatile union _REG_RSS_R1_RSS_LUMA_HORI_INT_OFST_
{
        volatile struct /* 0x1A0112D4 */
        {
                FIELD  RSS_LUMA_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_LUMA_HORI_INT_OFST; /* RSS_R1_RSS_LUMA_HORI_INT_OFST */

typedef volatile union _REG_RSS_R1_RSS_LUMA_HORI_SUB_OFST_
{
        volatile struct /* 0x1A0112D8 */
        {
                FIELD  RSS_LUMA_HORI_SUB_OFST                                    : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_LUMA_HORI_SUB_OFST; /* RSS_R1_RSS_LUMA_HORI_SUB_OFST */

typedef volatile union _REG_RSS_R1_RSS_LUMA_VERT_INT_OFST_
{
        volatile struct /* 0x1A0112DC */
        {
                FIELD  RSS_LUMA_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_LUMA_VERT_INT_OFST; /* RSS_R1_RSS_LUMA_VERT_INT_OFST */

typedef volatile union _REG_RSS_R1_RSS_LUMA_VERT_SUB_OFST_
{
        volatile struct /* 0x1A0112E0 */
        {
                FIELD  RSS_LUMA_VERT_SUB_OFST                                    : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R1_RSS_LUMA_VERT_SUB_OFST; /* RSS_R1_RSS_LUMA_VERT_SUB_OFST */

typedef volatile union _REG_LMV_R1_LMV_LMV_PREP_ME_CTRL1_
{
        volatile struct /* 0x1A011300 */
        {
                FIELD  LMV_OP_HORI                                               :  3;      /*  0.. 2, 0x00000007 */
                FIELD  LMV_OP_VERT                                               :  3;      /*  3.. 5, 0x00000038 */
                FIELD  LMV_SUBG_EN                                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  LMV_NUM_HRP                                               :  5;      /*  8..12, 0x00001F00 */
                FIELD  LMV_KNEE_2                                                :  4;      /* 13..16, 0x0001E000 */
                FIELD  LMV_KNEE_1                                                :  4;      /* 17..20, 0x001E0000 */
                FIELD  LMV_NUM_VRP                                               :  4;      /* 21..24, 0x01E00000 */
                FIELD  LMV_NUM_HWIN                                              :  3;      /* 25..27, 0x0E000000 */
                FIELD  LMV_NUM_VWIN                                              :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_PREP_ME_CTRL1;  /* LMV_R1_LMV_LMV_PREP_ME_CTRL1 */

typedef volatile union _REG_LMV_R1_LMV_LMV_PREP_ME_CTRL2_
{
        volatile struct /* 0x1A011304 */
        {
                FIELD  LMV_PROC_GAIN                                             :  2;      /*  0.. 1, 0x00000003 */
                FIELD  LMV_HORI_SHR                                              :  3;      /*  2.. 4, 0x0000001C */
                FIELD  LMV_VERT_SHR                                              :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  LMV_DC_DL                                                 :  6;      /*  8..13, 0x00003F00 */
                FIELD  LMV_RP_MODI                                               :  1;      /* 14..14, 0x00004000 */
                FIELD  LMV_FIRST_FRM                                             :  1;      /* 15..15, 0x00008000 */
                FIELD  LMV_SPARE                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_PREP_ME_CTRL2;  /* LMV_R1_LMV_LMV_PREP_ME_CTRL2 */

typedef volatile union _REG_LMV_R1_LMV_LMV_LMV_TH_
{
        volatile struct /* 0x1A011308 */
        {
                FIELD  LMV_TH_Y_SURROUND                                         :  8;      /*  0.. 7, 0x000000FF */
                FIELD  LMV_TH_Y_CENTER                                           :  8;      /*  8..15, 0x0000FF00 */
                FIELD  LMV_TH_X_SOURROUND                                        :  8;      /* 16..23, 0x00FF0000 */
                FIELD  LMV_TH_X_CENTER                                           :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_LMV_TH; /* LMV_R1_LMV_LMV_LMV_TH */

typedef volatile union _REG_LMV_R1_LMV_LMV_FL_OFFSET_
{
        volatile struct /* 0x1A01130C */
        {
                FIELD  LMV_WIN_VOFST                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMV_WIN_HOFST                                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_FL_OFFSET;  /* LMV_R1_LMV_LMV_FL_OFFSET */

typedef volatile union _REG_LMV_R1_LMV_LMV_MB_OFFSET_
{
        volatile struct /* 0x1A011310 */
        {
                FIELD  LMV_RP_VOFST                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMV_RP_HOFST                                              : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_MB_OFFSET;  /* LMV_R1_LMV_LMV_MB_OFFSET */

typedef volatile union _REG_LMV_R1_LMV_LMV_MB_INTERVAL_
{
        volatile struct /* 0x1A011314 */
        {
                FIELD  LMV_WIN_VSIZE                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMV_WIN_HSIZE                                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_MB_INTERVAL;    /* LMV_R1_LMV_LMV_MB_INTERVAL */

typedef volatile union _REG_LMV_R1_LMV_LMV_GMV_
{
        volatile struct /* 0x1A011318 */
        {
                FIELD  LMV_GMV_Y                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LMV_GMV_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_GMV;    /* LMV_R1_LMV_LMV_GMV */

typedef volatile union _REG_LMV_R1_LMV_LMV_ERR_CTRL_
{
        volatile struct /* 0x1A01131C */
        {
                FIELD  LMV_ERR_STATUS                                            :  4;      /*  0.. 3, 0x0000000F */
                FIELD  LMV_CHK_SUM_EN                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  LMV_CHK_SUM_OUT                                           :  8;      /*  8..15, 0x0000FF00 */
                FIELD  LMV_ERR_MASK                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    : 11;      /* 20..30, 0x7FF00000 */
                FIELD  LMV_CLEAR_ERR                                             :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_ERR_CTRL;   /* LMV_R1_LMV_LMV_ERR_CTRL */

typedef volatile union _REG_LMV_R1_LMV_LMV_IMAGE_CTRL_
{
        volatile struct /* 0x1A011320 */
        {
                FIELD  LMV_HEIGHT                                                : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LMV_WIDTH                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  DB_LOAD_MUX                                               :  1;      /* 30..30, 0x40000000 */
                FIELD  LMV_PIPE_MODE                                             :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LMV_R1_LMV_LMV_IMAGE_CTRL; /* LMV_R1_LMV_LMV_IMAGE_CTRL */

typedef volatile union _REG_CRP_R1_CRP_X_POS_
{
        volatile struct /* 0x1A011340 */
        {
                FIELD  CRP_XSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_XEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R1_CRP_X_POS;  /* CRP_R1_CRP_X_POS */

typedef volatile union _REG_CRP_R1_CRP_Y_POS_
{
        volatile struct /* 0x1A011344 */
        {
                FIELD  CRP_YSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_YEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R1_CRP_Y_POS;  /* CRP_R1_CRP_Y_POS */

typedef volatile union _REG_AF_R1_AF_CON_
{
        volatile struct /* 0x1A011380 */
        {
                FIELD  AF_BLF_EN                                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  AF_BLF_D_LVL                                              :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  AF_BLF_R_LVL                                              :  4;      /*  8..11, 0x00000F00 */
                FIELD  AF_BLF_VFIR_MUX                                           :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  AF_H_GONLY                                                :  1;      /* 16..16, 0x00010000 */
                FIELD  AF_V_GONLY                                                :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  AF_V_AVG_LVL                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  AF_VFLT_MODE                                              :  1;      /* 23..23, 0x00800000 */
                FIELD  rsv_24                                                    :  4;      /* 24..27, 0x0F000000 */
                FIELD  AF_RESERVED                                               :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_CON;  /* AF_R1_AF_CON */

typedef volatile union _REG_AF_R1_AF_CON2_
{
        volatile struct /* 0x1A011384 */
        {
                FIELD  AF_DS_EN                                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AF_H_FV0_ABS                                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AF_H_FV1_ABS                                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AF_H_FV2_ABS                                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  AF_V_FV0_ABS                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  AF_PL_H_FV_ABS                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  AF_PL_V_FV_ABS                                            :  1;      /*  6.. 6, 0x00000040 */
                FIELD  AF_H_FV0_EN                                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  AF_H_FV1_EN                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  AF_H_FV2_EN                                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  AF_V_FV0_EN                                               :  1;      /* 10..10, 0x00000400 */
                FIELD  AF_PL_FV_EN                                               :  1;      /* 11..11, 0x00000800 */
                FIELD  AF_8BIT_LOWPOWER_EN                                       :  1;      /* 12..12, 0x00001000 */
                FIELD  AF_PL_BITSEL                                              :  2;      /* 13..14, 0x00006000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_CON2; /* AF_R1_AF_CON2 */

typedef volatile union _REG_AF_R1_AF_SIZE_
{
        volatile struct /* 0x1A011390 */
        {
                FIELD  AF_IMAGE_WD                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    : 18;      /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SIZE; /* AF_R1_AF_SIZE */

typedef volatile union _REG_AF_R1_AF_VLD_
{
        volatile struct /* 0x1A011394 */
        {
                FIELD  AF_VLD_XSTART                                             : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  AF_VLD_YSTART                                             : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_VLD;  /* AF_R1_AF_VLD */

typedef volatile union _REG_AF_R1_AF_BLK_PROT_
{
        volatile struct /* 0x1A011398 */
        {
                FIELD  AF_PROT_BLK_XSIZE                                         :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PROT_BLK_YSIZE                                         :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_BLK_PROT; /* AF_R1_AF_BLK_PROT */

typedef volatile union _REG_AF_R1_AF_BLK_0_
{
        volatile struct /* 0x1A01139C */
        {
                FIELD  AF_BLK_XSIZE                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_BLK_YSIZE                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_BLK_0;    /* AF_R1_AF_BLK_0 */

typedef volatile union _REG_AF_R1_AF_BLK_1_
{
        volatile struct /* 0x1A0113A0 */
        {
                FIELD  AF_BLK_XNUM                                               :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  AF_BLK_YNUM                                               :  9;      /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_BLK_1;    /* AF_R1_AF_BLK_1 */

typedef volatile union _REG_AF_R1_AF_HFLT0_1_
{
        volatile struct /* 0x1A0113B0 */
        {
                FIELD  AF_HFLT0_P1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P4                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT0_1;  /* AF_R1_AF_HFLT0_1 */

typedef volatile union _REG_AF_R1_AF_HFLT0_2_
{
        volatile struct /* 0x1A0113B4 */
        {
                FIELD  AF_HFLT0_P5                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P6                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P7                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P8                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT0_2;  /* AF_R1_AF_HFLT0_2 */

typedef volatile union _REG_AF_R1_AF_HFLT0_3_
{
        volatile struct /* 0x1A0113B8 */
        {
                FIELD  AF_HFLT0_P9                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P10                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P11                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P12                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT0_3;  /* AF_R1_AF_HFLT0_3 */

typedef volatile union _REG_AF_R1_AF_HFLT1_1_
{
        volatile struct /* 0x1A0113C0 */
        {
                FIELD  AF_HFLT1_P1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P4                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT1_1;  /* AF_R1_AF_HFLT1_1 */

typedef volatile union _REG_AF_R1_AF_HFLT1_2_
{
        volatile struct /* 0x1A0113C4 */
        {
                FIELD  AF_HFLT1_P5                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P6                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P7                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P8                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT1_2;  /* AF_R1_AF_HFLT1_2 */

typedef volatile union _REG_AF_R1_AF_HFLT1_3_
{
        volatile struct /* 0x1A0113C8 */
        {
                FIELD  AF_HFLT1_P9                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P10                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P11                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P12                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT1_3;  /* AF_R1_AF_HFLT1_3 */

typedef volatile union _REG_AF_R1_AF_HFLT2_1_
{
        volatile struct /* 0x1A0113D0 */
        {
                FIELD  AF_HFLT2_P1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_P2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_P3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_P4                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT2_1;  /* AF_R1_AF_HFLT2_1 */

typedef volatile union _REG_AF_R1_AF_HFLT2_2_
{
        volatile struct /* 0x1A0113D4 */
        {
                FIELD  AF_HFLT2_P5                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_P6                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_P7                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_P8                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT2_2;  /* AF_R1_AF_HFLT2_2 */

typedef volatile union _REG_AF_R1_AF_HFLT2_3_
{
        volatile struct /* 0x1A0113D8 */
        {
                FIELD  AF_HFLT2_P9                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_P10                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_P11                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_P12                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_HFLT2_3;  /* AF_R1_AF_HFLT2_3 */

typedef volatile union _REG_AF_R1_AF_VFLT_1_
{
        volatile struct /* 0x1A0113E0 */
        {
                FIELD  AF_VFLT_X1                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_VFLT_X2                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_VFLT_X3                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_VFLT_X4                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_VFLT_1;   /* AF_R1_AF_VFLT_1 */

typedef volatile union _REG_AF_R1_AF_VFLT_2_
{
        volatile struct /* 0x1A0113E4 */
        {
                FIELD  AF_VFLT_X5                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_VFLT_X6                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_VFLT_X7                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_VFLT_X8                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_VFLT_2;   /* AF_R1_AF_VFLT_2 */

typedef volatile union _REG_AF_R1_AF_VFLT_3_
{
        volatile struct /* 0x1A0113E8 */
        {
                FIELD  AF_VFLT_X9                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_VFLT_X10                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_VFLT_X11                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_VFLT_X12                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_VFLT_3;   /* AF_R1_AF_VFLT_3 */

typedef volatile union _REG_AF_R1_AF_PL_HFLT_1_
{
        volatile struct /* 0x1A011400 */
        {
                FIELD  AF_PL_HFLT_P1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_HFLT_P2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_HFLT_P3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_HFLT_P4                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_HFLT_1;    /* AF_R1_AF_PL_HFLT_1 */

typedef volatile union _REG_AF_R1_AF_PL_HFLT_2_
{
        volatile struct /* 0x1A011404 */
        {
                FIELD  AF_PL_HFLT_P5                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_HFLT_P6                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_HFLT_P7                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_HFLT_P8                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_HFLT_2;    /* AF_R1_AF_PL_HFLT_2 */

typedef volatile union _REG_AF_R1_AF_PL_HFLT_3_
{
        volatile struct /* 0x1A011408 */
        {
                FIELD  AF_PL_HFLT_P9                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_HFLT_P10                                            :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_HFLT_P11                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_HFLT_P12                                            :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_HFLT_3;    /* AF_R1_AF_PL_HFLT_3 */

typedef volatile union _REG_AF_R1_AF_PL_VFLT_1_
{
        volatile struct /* 0x1A011410 */
        {
                FIELD  AF_PL_VFLT_X1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_VFLT_X2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_VFLT_X3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_VFLT_X4                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_VFLT_1;    /* AF_R1_AF_PL_VFLT_1 */

typedef volatile union _REG_AF_R1_AF_PL_VFLT_2_
{
        volatile struct /* 0x1A011414 */
        {
                FIELD  AF_PL_VFLT_X5                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_VFLT_X6                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_VFLT_X7                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_VFLT_X8                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_VFLT_2;    /* AF_R1_AF_PL_VFLT_2 */

typedef volatile union _REG_AF_R1_AF_PL_VFLT_3_
{
        volatile struct /* 0x1A011418 */
        {
                FIELD  AF_PL_VFLT_X9                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_PL_VFLT_X10                                            :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_PL_VFLT_X11                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_PL_VFLT_X12                                            :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_VFLT_3;    /* AF_R1_AF_PL_VFLT_3 */

typedef volatile union _REG_AF_R1_AF_TH_0_
{
        volatile struct /* 0x1A011430 */
        {
                FIELD  AF_H_TH_0                                                 : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_H_TH_1                                                 : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_TH_0; /* AF_R1_AF_TH_0 */

typedef volatile union _REG_AF_R1_AF_TH_1_
{
        volatile struct /* 0x1A011434 */
        {
                FIELD  AF_H_TH_2                                                 : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_V_TH                                                   : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_TH_1; /* AF_R1_AF_TH_1 */

typedef volatile union _REG_AF_R1_AF_TH_2_
{
        volatile struct /* 0x1A011438 */
        {
                FIELD  AF_PL_H_TH                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_TH_2; /* AF_R1_AF_TH_2 */

typedef volatile union _REG_AF_R1_AF_TH_3_
{
        volatile struct /* 0x1A01143C */
        {
                FIELD  AF_G_SAT_TH                                               : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_B_SAT_TH                                               : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_TH_3; /* AF_R1_AF_TH_3 */

typedef volatile union _REG_AF_R1_AF_TH_4_
{
        volatile struct /* 0x1A011440 */
        {
                FIELD  AF_R_SAT_TH                                               : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_TH_4; /* AF_R1_AF_TH_4 */

typedef volatile union _REG_AF_R1_AF_LUT_H0_0_
{
        volatile struct /* 0x1A011450 */
        {
                FIELD  AF_H_TH_0_LUT_MODE                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_0_GAIN                                            :  9;      /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H0_0; /* AF_R1_AF_LUT_H0_0 */

typedef volatile union _REG_AF_R1_AF_LUT_H0_1_
{
        volatile struct /* 0x1A011454 */
        {
                FIELD  AF_H_TH_0_D1                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D2                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D3                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D4                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H0_1; /* AF_R1_AF_LUT_H0_1 */

typedef volatile union _REG_AF_R1_AF_LUT_H0_2_
{
        volatile struct /* 0x1A011458 */
        {
                FIELD  AF_H_TH_0_D5                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D6                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D7                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D8                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H0_2; /* AF_R1_AF_LUT_H0_2 */

typedef volatile union _REG_AF_R1_AF_LUT_H0_3_
{
        volatile struct /* 0x1A01145C */
        {
                FIELD  AF_H_TH_0_D9                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D10                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D11                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D12                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H0_3; /* AF_R1_AF_LUT_H0_3 */

typedef volatile union _REG_AF_R1_AF_LUT_H0_4_
{
        volatile struct /* 0x1A011460 */
        {
                FIELD  AF_H_TH_0_D13                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D14                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D15                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D16                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H0_4; /* AF_R1_AF_LUT_H0_4 */

typedef volatile union _REG_AF_R1_AF_LUT_H1_0_
{
        volatile struct /* 0x1A011470 */
        {
                FIELD  AF_H_TH_1_LUT_MODE                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_1_GAIN                                            :  9;      /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H1_0; /* AF_R1_AF_LUT_H1_0 */

typedef volatile union _REG_AF_R1_AF_LUT_H1_1_
{
        volatile struct /* 0x1A011474 */
        {
                FIELD  AF_H_TH_1_D1                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D2                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D3                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D4                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H1_1; /* AF_R1_AF_LUT_H1_1 */

typedef volatile union _REG_AF_R1_AF_LUT_H1_2_
{
        volatile struct /* 0x1A011478 */
        {
                FIELD  AF_H_TH_1_D5                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D6                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D7                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D8                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H1_2; /* AF_R1_AF_LUT_H1_2 */

typedef volatile union _REG_AF_R1_AF_LUT_H1_3_
{
        volatile struct /* 0x1A01147C */
        {
                FIELD  AF_H_TH_1_D9                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D10                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D11                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D12                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H1_3; /* AF_R1_AF_LUT_H1_3 */

typedef volatile union _REG_AF_R1_AF_LUT_H1_4_
{
        volatile struct /* 0x1A011480 */
        {
                FIELD  AF_H_TH_1_D13                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D14                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D15                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D16                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H1_4; /* AF_R1_AF_LUT_H1_4 */

typedef volatile union _REG_AF_R1_AF_LUT_H2_0_
{
        volatile struct /* 0x1A011490 */
        {
                FIELD  AF_H_TH_2_LUT_MODE                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_2_GAIN                                            :  9;      /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H2_0; /* AF_R1_AF_LUT_H2_0 */

typedef volatile union _REG_AF_R1_AF_LUT_H2_1_
{
        volatile struct /* 0x1A011494 */
        {
                FIELD  AF_H_TH_2_D1                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_2_D2                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_2_D3                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_2_D4                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H2_1; /* AF_R1_AF_LUT_H2_1 */

typedef volatile union _REG_AF_R1_AF_LUT_H2_2_
{
        volatile struct /* 0x1A011498 */
        {
                FIELD  AF_H_TH_2_D5                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_2_D6                                              :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_2_D7                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_2_D8                                              :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H2_2; /* AF_R1_AF_LUT_H2_2 */

typedef volatile union _REG_AF_R1_AF_LUT_H2_3_
{
        volatile struct /* 0x1A01149C */
        {
                FIELD  AF_H_TH_2_D9                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_2_D10                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_2_D11                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_2_D12                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H2_3; /* AF_R1_AF_LUT_H2_3 */

typedef volatile union _REG_AF_R1_AF_LUT_H2_4_
{
        volatile struct /* 0x1A0114A0 */
        {
                FIELD  AF_H_TH_2_D13                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_2_D14                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_2_D15                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_2_D16                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_H2_4; /* AF_R1_AF_LUT_H2_4 */

typedef volatile union _REG_AF_R1_AF_LUT_V_0_
{
        volatile struct /* 0x1A0114B0 */
        {
                FIELD  AF_V_TH_LUT_MODE                                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  AF_V_TH_GAIN                                              :  9;      /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_V_0;  /* AF_R1_AF_LUT_V_0 */

typedef volatile union _REG_AF_R1_AF_LUT_V_1_
{
        volatile struct /* 0x1A0114B4 */
        {
                FIELD  AF_V_TH_D1                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D2                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D3                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D4                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_V_1;  /* AF_R1_AF_LUT_V_1 */

typedef volatile union _REG_AF_R1_AF_LUT_V_2_
{
        volatile struct /* 0x1A0114B8 */
        {
                FIELD  AF_V_TH_D5                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D6                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D7                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D8                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_V_2;  /* AF_R1_AF_LUT_V_2 */

typedef volatile union _REG_AF_R1_AF_LUT_V_3_
{
        volatile struct /* 0x1A0114BC */
        {
                FIELD  AF_V_TH_D9                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D10                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D11                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D12                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_V_3;  /* AF_R1_AF_LUT_V_3 */

typedef volatile union _REG_AF_R1_AF_LUT_V_4_
{
        volatile struct /* 0x1A0114C0 */
        {
                FIELD  AF_V_TH_D13                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D14                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D15                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D16                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_LUT_V_4;  /* AF_R1_AF_LUT_V_4 */

typedef volatile union _REG_AF_R1_AF_SGG1_0_
{
        volatile struct /* 0x1A0114D0 */
        {
                FIELD  AF_SGG1_GAIN                                              : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_1                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_0;   /* AF_R1_AF_SGG1_0 */

typedef volatile union _REG_AF_R1_AF_SGG1_1_
{
        volatile struct /* 0x1A0114D4 */
        {
                FIELD  AF_SGG1_GMR_2                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_3                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_1;   /* AF_R1_AF_SGG1_1 */

typedef volatile union _REG_AF_R1_AF_SGG1_2_
{
        volatile struct /* 0x1A0114D8 */
        {
                FIELD  AF_SGG1_GMR_4                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_5                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_2;   /* AF_R1_AF_SGG1_2 */

typedef volatile union _REG_AF_R1_AF_SGG1_3_
{
        volatile struct /* 0x1A0114DC */
        {
                FIELD  AF_SGG1_GMR_6                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_7                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_3;   /* AF_R1_AF_SGG1_3 */

typedef volatile union _REG_AF_R1_AF_SGG1_4_
{
        volatile struct /* 0x1A0114E0 */
        {
                FIELD  AF_SGG1_GMR_8                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_9                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_4;   /* AF_R1_AF_SGG1_4 */

typedef volatile union _REG_AF_R1_AF_SGG1_5_
{
        volatile struct /* 0x1A0114E4 */
        {
                FIELD  AF_SGG1_GMR_10                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG1_GMR_11                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG1_5;   /* AF_R1_AF_SGG1_5 */

typedef volatile union _REG_AF_R1_AF_SGG5_0_
{
        volatile struct /* 0x1A0114F0 */
        {
                FIELD  AF_SGG5_GAIN                                              : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_1                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_0;   /* AF_R1_AF_SGG5_0 */

typedef volatile union _REG_AF_R1_AF_SGG5_1_
{
        volatile struct /* 0x1A0114F4 */
        {
                FIELD  AF_SGG5_GMR_2                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_3                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_1;   /* AF_R1_AF_SGG5_1 */

typedef volatile union _REG_AF_R1_AF_SGG5_2_
{
        volatile struct /* 0x1A0114F8 */
        {
                FIELD  AF_SGG5_GMR_4                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_5                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_2;   /* AF_R1_AF_SGG5_2 */

typedef volatile union _REG_AF_R1_AF_SGG5_3_
{
        volatile struct /* 0x1A0114FC */
        {
                FIELD  AF_SGG5_GMR_6                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_7                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_3;   /* AF_R1_AF_SGG5_3 */

typedef volatile union _REG_AF_R1_AF_SGG5_4_
{
        volatile struct /* 0x1A011500 */
        {
                FIELD  AF_SGG5_GMR_8                                             : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_9                                             : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_4;   /* AF_R1_AF_SGG5_4 */

typedef volatile union _REG_AF_R1_AF_SGG5_5_
{
        volatile struct /* 0x1A011504 */
        {
                FIELD  AF_SGG5_GMR_10                                            : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  AF_SGG5_GMR_11                                            : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_SGG5_5;   /* AF_R1_AF_SGG5_5 */

typedef volatile union _REG_AF_R1_AF_PL_STAT_0_
{
        volatile struct /* 0x1A011510 */
        {
                FIELD  AF_PL_STAT_0                                              : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_STAT_0;    /* AF_R1_AF_PL_STAT_0 */

typedef volatile union _REG_AF_R1_AF_PL_STAT_1_
{
        volatile struct /* 0x1A011514 */
        {
                FIELD  AF_PL_STAT_1                                              : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AF_R1_AF_PL_STAT_1;    /* AF_R1_AF_PL_STAT_1 */

typedef volatile union _REG_QBIN_R1_QBIN_CTL_
{
        volatile struct /* 0x1A011580 */
        {
                FIELD  QBIN_ACC                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  QBIN_ACC_MODE                                             :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_QBIN_R1_QBIN_CTL;  /* QBIN_R1_QBIN_CTL */

typedef volatile union _REG_MRG_R2_MRG_CTL_
{
        volatile struct /* 0x1A0115C0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R2_MRG_CTL;    /* MRG_R2_MRG_CTL */

typedef volatile union _REG_MRG_R2_MRG_CROP_
{
        volatile struct /* 0x1A0115C4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R2_MRG_CROP;   /* MRG_R2_MRG_CROP */

typedef volatile union _REG_MRG_R2_MRG_VSIZE_
{
        volatile struct /* 0x1A0115C8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R2_MRG_VSIZE;  /* MRG_R2_MRG_VSIZE */

typedef volatile union _REG_QBIN_R2_QBIN_CTL_
{
        volatile struct /* 0x1A011600 */
        {
                FIELD  QBIN_ACC                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  QBIN_ACC_MODE                                             :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_QBIN_R2_QBIN_CTL;  /* QBIN_R2_QBIN_CTL */

typedef volatile union _REG_TSFS_R1_TSFS_ORG_
{
        volatile struct /* 0x1A011644 */
        {
                FIELD  TSFS_W_VORG                                               : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  TSFS_W_HORG                                               : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_ORG;  /* TSFS_R1_TSFS_ORG */

typedef volatile union _REG_TSFS_R1_TSFS_SIZE_
{
        volatile struct /* 0x1A011648 */
        {
                FIELD  TSFS_W_VSIZE                                              :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  TSFS_W_HSIZE                                              :  9;      /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_SIZE; /* TSFS_R1_TSFS_SIZE */

typedef volatile union _REG_TSFS_R1_TSFS_PIT_
{
        volatile struct /* 0x1A01164C */
        {
                FIELD  TSFS_W_VPIT                                               :  9;      /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  TSFS_W_HPIT                                               :  9;      /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_PIT;  /* TSFS_R1_TSFS_PIT */

typedef volatile union _REG_TSFS_R1_TSFS_NUM_
{
        volatile struct /* 0x1A011650 */
        {
                FIELD  TSFS_W_VNUM                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  TSFS_W_HNUM                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_NUM;  /* TSFS_R1_TSFS_NUM */

typedef volatile union _REG_TSFS_R1_TSFS_PC0_
{
        volatile struct /* 0x1A011654 */
        {
                FIELD  TSFS_PIXEL_CNT0                                           : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_PC0;  /* TSFS_R1_TSFS_PC0 */

typedef volatile union _REG_TSFS_R1_TSFS_PC1_
{
        volatile struct /* 0x1A011658 */
        {
                FIELD  TSFS_PIXEL_CNT1                                           : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_PC1;  /* TSFS_R1_TSFS_PC1 */

typedef volatile union _REG_TSFS_R1_TSFS_PC2_
{
        volatile struct /* 0x1A01165C */
        {
                FIELD  TSFS_PIXEL_CNT2                                           : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFS_R1_TSFS_PC2;  /* TSFS_R1_TSFS_PC2 */

typedef volatile union _REG_PDE_R1_PDE_TBLI1_
{
        volatile struct /* 0x1A011700 */
        {
                FIELD  PDE_XOFFSET                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  PDE_YOFFSET                                               : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDE_R1_PDE_TBLI1;  /* PDE_R1_PDE_TBLI1 */

typedef volatile union _REG_PDE_R1_PDE_CTL_
{
        volatile struct /* 0x1A011704 */
        {
                FIELD  PDE_OBIT                                                  :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_PDE_R1_PDE_CTL;    /* PDE_R1_PDE_CTL */

typedef volatile union _REG_CRP_R8_CRP_X_POS_
{
        volatile struct /* 0x1A011740 */
        {
                FIELD  CRP_XSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_XEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R8_CRP_X_POS;  /* CRP_R8_CRP_X_POS */

typedef volatile union _REG_CRP_R8_CRP_Y_POS_
{
        volatile struct /* 0x1A011744 */
        {
                FIELD  CRP_YSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_YEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R8_CRP_Y_POS;  /* CRP_R8_CRP_Y_POS */

typedef volatile union _REG_PBN_R1_PBN_PBN_TYPE_
{
        volatile struct /* 0x1A011780 */
        {
                FIELD  PBN_PBN_TYPE                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  PBN_PBN_SEP                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  PBN_PBN_OBIT                                              :  4;      /*  2.. 5, 0x0000003C */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_PBN_R1_PBN_PBN_TYPE;   /* PBN_R1_PBN_PBN_TYPE */

typedef volatile union _REG_PBN_R1_PBN_PBN_LST_
{
        volatile struct /* 0x1A011784 */
        {
                FIELD  PBN_PBN_LST                                               :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_PBN_R1_PBN_PBN_LST;    /* PBN_R1_PBN_PBN_LST */

typedef volatile union _REG_PBN_R1_PBN_PBN_VSIZE_
{
        volatile struct /* 0x1A011788 */
        {
                FIELD  PBN_PBN_VSIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PBN_R1_PBN_PBN_VSIZE;  /* PBN_R1_PBN_PBN_VSIZE */

typedef volatile union _REG_SLK_R1_SLK_CEN_
{
        volatile struct /* 0x1A0117C0 */
        {
                FIELD  SLK_CENTR_X                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_CENTR_Y                                               : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_CEN;    /* SLK_R1_SLK_CEN */

typedef volatile union _REG_SLK_R1_SLK_RR_CON0_
{
        volatile struct /* 0x1A0117C4 */
        {
                FIELD  SLK_R_0                                                   : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_R_1                                                   : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_RR_CON0;    /* SLK_R1_SLK_RR_CON0 */

typedef volatile union _REG_SLK_R1_SLK_RR_CON1_
{
        volatile struct /* 0x1A0117C8 */
        {
                FIELD  SLK_R_2                                                   : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_GAIN_0                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  SLK_GAIN_1                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_RR_CON1;    /* SLK_R1_SLK_RR_CON1 */

typedef volatile union _REG_SLK_R1_SLK_GAIN_
{
        volatile struct /* 0x1A0117CC */
        {
                FIELD  SLK_GAIN_2                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  SLK_GAIN_3                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  SLK_GAIN_4                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  SLK_SET_ZERO                                              :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_GAIN;   /* SLK_R1_SLK_GAIN */

typedef volatile union _REG_SLK_R1_SLK_RZ_
{
        volatile struct /* 0x1A0117D0 */
        {
                FIELD  SLK_HRZ_COMP                                              : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_VRZ_COMP                                              : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_RZ; /* SLK_R1_SLK_RZ */

typedef volatile union _REG_SLK_R1_SLK_XOFF_
{
        volatile struct /* 0x1A0117D4 */
        {
                FIELD  SLK_X_OFST                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_XOFF;   /* SLK_R1_SLK_XOFF */

typedef volatile union _REG_SLK_R1_SLK_YOFF_
{
        volatile struct /* 0x1A0117D8 */
        {
                FIELD  SLK_Y_OFST                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_YOFF;   /* SLK_R1_SLK_YOFF */

typedef volatile union _REG_SLK_R1_SLK_SLP_CON0_
{
        volatile struct /* 0x1A0117DC */
        {
                FIELD  SLK_SLP_1                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_SLP_CON0;   /* SLK_R1_SLK_SLP_CON0 */

typedef volatile union _REG_SLK_R1_SLK_SLP_CON1_
{
        volatile struct /* 0x1A0117E0 */
        {
                FIELD  SLK_SLP_2                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_SLP_CON1;   /* SLK_R1_SLK_SLP_CON1 */

typedef volatile union _REG_SLK_R1_SLK_SLP_CON2_
{
        volatile struct /* 0x1A0117E4 */
        {
                FIELD  SLK_SLP_3                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_SLP_CON2;   /* SLK_R1_SLK_SLP_CON2 */

typedef volatile union _REG_SLK_R1_SLK_SLP_CON3_
{
        volatile struct /* 0x1A0117E8 */
        {
                FIELD  SLK_SLP_4                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_SLP_CON3;   /* SLK_R1_SLK_SLP_CON3 */

typedef volatile union _REG_SLK_R1_SLK_SIZE_
{
        volatile struct /* 0x1A0117EC */
        {
                FIELD  SLK_TPIPE_WD                                              : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_TPIPE_HT                                              : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R1_SLK_SIZE;   /* SLK_R1_SLK_SIZE */

typedef volatile union _REG_DM_R1_DM_INTP_CRS_
{
        volatile struct /* 0x1A011800 */
        {
                FIELD  DM_CDG_SL                                                 :  4;      /*  0.. 3, 0x0000000F */
                FIELD  DM_CDG_OFST                                               :  8;      /*  4..11, 0x00000FF0 */
                FIELD  DM_CDG_RAT                                                :  5;      /* 12..16, 0x0001F000 */
                FIELD  DM_CD_KNL                                                 :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    : 12;      /* 18..29, 0x3FFC0000 */
                FIELD  DM_BYP                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  DM_MN_MODE                                                :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_INTP_CRS; /* DM_R1_DM_INTP_CRS */

typedef volatile union _REG_DM_R1_DM_INTP_NAT_
{
        volatile struct /* 0x1A011804 */
        {
                FIELD  DM_HL_OFST                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_L0_SL                                                  :  4;      /*  8..11, 0x00000F00 */
                FIELD  DM_L0_OFST                                                :  8;      /* 12..19, 0x000FF000 */
                FIELD  DM_CD_SLL                                                 :  5;      /* 20..24, 0x01F00000 */
                FIELD  DM_CD_SLC                                                 :  5;      /* 25..29, 0x3E000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_INTP_NAT; /* DM_R1_DM_INTP_NAT */

typedef volatile union _REG_DM_R1_DM_INTP_AUG_
{
        volatile struct /* 0x1A011808 */
        {
                FIELD  DM_DN_OFST                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_L2_SL                                                  :  4;      /*  8..11, 0x00000F00 */
                FIELD  DM_L2_OFST                                                :  8;      /* 12..19, 0x000FF000 */
                FIELD  DM_L1_SL                                                  :  4;      /* 20..23, 0x00F00000 */
                FIELD  DM_L1_OFST                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_INTP_AUG; /* DM_R1_DM_INTP_AUG */

typedef volatile union _REG_DM_R1_DM_LUMA_LUT1_
{
        volatile struct /* 0x1A01180C */
        {
                FIELD  DM_LM_Y2                                                  :  9;      /*  0.. 8, 0x000001FF */
                FIELD  DM_LM_Y1                                                  :  9;      /*  9..17, 0x0003FE00 */
                FIELD  DM_LM_Y0                                                  :  9;      /* 18..26, 0x07FC0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_LUMA_LUT1;    /* DM_R1_DM_LUMA_LUT1 */

typedef volatile union _REG_DM_R1_DM_LUMA_LUT2_
{
        volatile struct /* 0x1A011810 */
        {
                FIELD  DM_LM_Y5                                                  :  9;      /*  0.. 8, 0x000001FF */
                FIELD  DM_LM_Y4                                                  :  9;      /*  9..17, 0x0003FE00 */
                FIELD  DM_LM_Y3                                                  :  9;      /* 18..26, 0x07FC0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_LUMA_LUT2;    /* DM_R1_DM_LUMA_LUT2 */

typedef volatile union _REG_DM_R1_DM_SL_CTL_
{
        volatile struct /* 0x1A011814 */
        {
                FIELD  DM_SL_EN                                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  DM_SL_HR                                                  :  5;      /*  1.. 5, 0x0000003E */
                FIELD  DM_SL_Y2                                                  :  8;      /*  6..13, 0x00003FC0 */
                FIELD  DM_SL_Y1                                                  :  8;      /* 14..21, 0x003FC000 */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_SL_CTL;   /* DM_R1_DM_SL_CTL */

typedef volatile union _REG_DM_R1_DM_HFTD_CTL_
{
        volatile struct /* 0x1A011818 */
        {
                FIELD  DM_CORE_TH1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_HD_GN2                                                 :  5;      /*  8..12, 0x00001F00 */
                FIELD  DM_HD_GN1                                                 :  5;      /* 13..17, 0x0003E000 */
                FIELD  DM_HT_GN2                                                 :  5;      /* 18..22, 0x007C0000 */
                FIELD  DM_HT_GN1                                                 :  5;      /* 23..27, 0x0F800000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_HFTD_CTL; /* DM_R1_DM_HFTD_CTL */

typedef volatile union _REG_DM_R1_DM_NR_STR_
{
        volatile struct /* 0x1A01181C */
        {
                FIELD  DM_N2_STR                                                 :  5;      /*  0.. 4, 0x0000001F */
                FIELD  DM_N1_STR                                                 :  5;      /*  5.. 9, 0x000003E0 */
                FIELD  DM_N0_STR                                                 :  5;      /* 10..14, 0x00007C00 */
                FIELD  DM_XTK_SL                                                 :  4;      /* 15..18, 0x00078000 */
                FIELD  DM_XTK_OFST                                               :  8;      /* 19..26, 0x07F80000 */
                FIELD  DM_XTK_RAT                                                :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_NR_STR;   /* DM_R1_DM_NR_STR */

typedef volatile union _REG_DM_R1_DM_NR_ACT_
{
        volatile struct /* 0x1A011820 */
        {
                FIELD  DM_NGR                                                    :  4;      /*  0.. 3, 0x0000000F */
                FIELD  DM_NSL                                                    :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  DM_N2_OFST                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  DM_N1_OFST                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  DM_N0_OFST                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_NR_ACT;   /* DM_R1_DM_NR_ACT */

typedef volatile union _REG_DM_R1_DM_HF_STR_
{
        volatile struct /* 0x1A011824 */
        {
                FIELD  DM_CORE_TH2                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_HI_RAT                                                 :  4;      /*  8..11, 0x00000F00 */
                FIELD  DM_H3_GN                                                  :  5;      /* 12..16, 0x0001F000 */
                FIELD  DM_H2_GN                                                  :  5;      /* 17..21, 0x003E0000 */
                FIELD  DM_H1_GN                                                  :  5;      /* 22..26, 0x07C00000 */
                FIELD  DM_HA_STR                                                 :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_HF_STR;   /* DM_R1_DM_HF_STR */

typedef volatile union _REG_DM_R1_DM_HF_ACT1_
{
        volatile struct /* 0x1A011828 */
        {
                FIELD  DM_H2_UPB                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_H2_LWB                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  DM_H1_UPB                                                 :  8;      /* 16..23, 0x00FF0000 */
                FIELD  DM_H1_LWB                                                 :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_HF_ACT1;  /* DM_R1_DM_HF_ACT1 */

typedef volatile union _REG_DM_R1_DM_HF_ACT2_
{
        volatile struct /* 0x1A01182C */
        {
                FIELD  DM_HSLL                                                   :  4;      /*  0.. 3, 0x0000000F */
                FIELD  DM_HSLR                                                   :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  DM_H3_UPB                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  DM_H3_LWB                                                 :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_HF_ACT2;  /* DM_R1_DM_HF_ACT2 */

typedef volatile union _REG_DM_R1_DM_CLIP_
{
        volatile struct /* 0x1A011830 */
        {
                FIELD  DM_CLIP_TH                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_UN_TH                                                  :  8;      /*  8..15, 0x0000FF00 */
                FIELD  DM_OV_TH                                                  :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_CLIP; /* DM_R1_DM_CLIP */

typedef volatile union _REG_DM_R1_DM_DSB_
{
        volatile struct /* 0x1A011834 */
        {
                FIELD  DM_SC_RAT                                                 :  5;      /*  0.. 4, 0x0000001F */
                FIELD  DM_SL_RAT                                                 :  5;      /*  5.. 9, 0x000003E0 */
                FIELD  DM_FL_MODE                                                :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_DSB;  /* DM_R1_DM_DSB */

typedef volatile union _REG_DM_R1_DM_TILE_EDGE_
{
        volatile struct /* 0x1A011838 */
        {
                FIELD  DM_TILE_EDGE                                              :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_TILE_EDGE;    /* DM_R1_DM_TILE_EDGE */

typedef volatile union _REG_DM_R1_DM_P1_ACT_
{
        volatile struct /* 0x1A01183C */
        {
                FIELD  DM_P1_UPB                                                 :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_P1_LWB                                                 :  8;      /*  8..15, 0x0000FF00 */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_P1_ACT;   /* DM_R1_DM_P1_ACT */

typedef volatile union _REG_DM_R1_DM_LR_RAT_
{
        volatile struct /* 0x1A011840 */
        {
                FIELD  DM_LR_RAT                                                 :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_LR_RAT;   /* DM_R1_DM_LR_RAT */

typedef volatile union _REG_DM_R1_DM_HFTD_CTL2_
{
        volatile struct /* 0x1A011844 */
        {
                FIELD  DM_HD_GN3                                                 :  6;      /*  0.. 5, 0x0000003F */
                FIELD  DM_HFRB_GN                                                :  6;      /*  6..11, 0x00000FC0 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_HFTD_CTL2;    /* DM_R1_DM_HFTD_CTL2 */

typedef volatile union _REG_DM_R1_DM_EST_CTL_
{
        volatile struct /* 0x1A011848 */
        {
                FIELD  DM_P2_CLIP                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  DM_P1_BLD                                                 :  5;      /*  1.. 5, 0x0000003E */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_EST_CTL;  /* DM_R1_DM_EST_CTL */

typedef volatile union _REG_DM_R1_DM_SPARE_2_
{
        volatile struct /* 0x1A01184C */
        {
                FIELD  DM_SPARE_2                                                : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_SPARE_2;  /* DM_R1_DM_SPARE_2 */

typedef volatile union _REG_DM_R1_DM_SPARE_3_
{
        volatile struct /* 0x1A011850 */
        {
                FIELD  DM_SPARE_3                                                : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_SPARE_3;  /* DM_R1_DM_SPARE_3 */

typedef volatile union _REG_DM_R1_DM_INT_CTL_
{
        volatile struct /* 0x1A011854 */
        {
                FIELD  DM_INT_LTH                                                :  4;      /*  0.. 3, 0x0000000F */
                FIELD  DM_INT_CDTH                                               :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_INT_CTL;  /* DM_R1_DM_INT_CTL */

typedef volatile union _REG_DM_R1_DM_EE_
{
        volatile struct /* 0x1A011858 */
        {
                FIELD  DM_HPOS_GN                                                :  5;      /*  0.. 4, 0x0000001F */
                FIELD  DM_HNEG_GN                                                :  5;      /*  5.. 9, 0x000003E0 */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_EE;   /* DM_R1_DM_EE */

typedef volatile union _REG_DM_R1_DM_LMT_
{
        volatile struct /* 0x1A011860 */
        {
                FIELD  DM_LMT_UPB                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  DM_LMT_LWB                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  DM_LMT_EN                                                 :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_LMT;  /* DM_R1_DM_LMT */

typedef volatile union _REG_DM_R1_DM_RCCC_
{
        volatile struct /* 0x1A011864 */
        {
                FIELD  DM_RCDM_SL                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  DM_RCCC_EN                                                :  1;      /* 13..13, 0x00002000 */
                FIELD  rsv_14                                                    : 18;      /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}REG_DM_R1_DM_RCCC; /* DM_R1_DM_RCCC */

typedef volatile union _REG_CCM_R1_CCM_CNV_1_
{
        volatile struct /* 0x1A011880 */
        {
                FIELD  CCM_CNV_00                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  CCM_CNV_01                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_1;  /* CCM_R1_CCM_CNV_1 */

typedef volatile union _REG_CCM_R1_CCM_CNV_2_
{
        volatile struct /* 0x1A011884 */
        {
                FIELD  CCM_CNV_02                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_2;  /* CCM_R1_CCM_CNV_2 */

typedef volatile union _REG_CCM_R1_CCM_CNV_3_
{
        volatile struct /* 0x1A011888 */
        {
                FIELD  CCM_CNV_10                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  CCM_CNV_11                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_3;  /* CCM_R1_CCM_CNV_3 */

typedef volatile union _REG_CCM_R1_CCM_CNV_4_
{
        volatile struct /* 0x1A01188C */
        {
                FIELD  CCM_CNV_12                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_4;  /* CCM_R1_CCM_CNV_4 */

typedef volatile union _REG_CCM_R1_CCM_CNV_5_
{
        volatile struct /* 0x1A011890 */
        {
                FIELD  CCM_CNV_20                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  CCM_CNV_21                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_5;  /* CCM_R1_CCM_CNV_5 */

typedef volatile union _REG_CCM_R1_CCM_CNV_6_
{
        volatile struct /* 0x1A011894 */
        {
                FIELD  CCM_CNV_22                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CNV_6;  /* CCM_R1_CCM_CNV_6 */

typedef volatile union _REG_CCM_R1_CCM_CTRL_
{
        volatile struct /* 0x1A011898 */
        {
                FIELD  CCM_ACC                                                   :  4;      /*  0.. 3, 0x0000000F */
                FIELD  CCM_MOFST_R                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CCM_POFST_R                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CCM_CFC_EN                                                :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CCM_IN_FMT                                                :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CTRL;   /* CCM_R1_CCM_CTRL */

typedef volatile union _REG_CCM_R1_CCM_CFC_CTRL1_
{
        volatile struct /* 0x1A01189C */
        {
                FIELD  CCM_L                                                     : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  CCM_H                                                     : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CFC_CTRL1;  /* CCM_R1_CCM_CFC_CTRL1 */

typedef volatile union _REG_CCM_R1_CCM_CFC_CTRL2_
{
        volatile struct /* 0x1A0118A0 */
        {
                FIELD  CCM_LB                                                    :  5;      /*  0.. 4, 0x0000001F */
                FIELD  CCM_HB                                                    :  5;      /*  5.. 9, 0x000003E0 */
                FIELD  CCM_LG                                                    :  5;      /* 10..14, 0x00007C00 */
                FIELD  CCM_HG                                                    :  5;      /* 15..19, 0x000F8000 */
                FIELD  CCM_LR                                                    :  5;      /* 20..24, 0x01F00000 */
                FIELD  CCM_HR                                                    :  5;      /* 25..29, 0x3E000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CCM_R1_CCM_CFC_CTRL2;  /* CCM_R1_CCM_CFC_CTRL2 */

typedef volatile union _REG_GGM_R1_GGM_LUT_
{
        volatile struct /* 0x1A0118C0 ~ 0x1A011BBF */
        {
                FIELD  GGM_R                                                     : 10;      /*  0.. 9, 0x000003FF */
                FIELD  GGM_G                                                     : 10;      /* 10..19, 0x000FFC00 */
                FIELD  GGM_B                                                     : 10;      /* 20..29, 0x3FF00000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_GGM_R1_GGM_LUT;    /* GGM_R1_GGM_LUT */

typedef volatile union _REG_GGM_R1_GGM_CTRL_
{
        volatile struct /* 0x1A011BC0 */
        {
                FIELD  GGM_LNR                                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  GGM_END_VAR                                               : 10;      /*  1..10, 0x000007FE */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  GGM_RMP_VAR                                               :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_GGM_R1_GGM_CTRL;   /* GGM_R1_GGM_CTRL */

typedef volatile union _REG_GGM_R1_GGM_SRAM_PINGPONG_
{
        volatile struct /* 0x1A011BC4 */
        {
                FIELD  GGM_SRAM_PINGPONG                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_GGM_R1_GGM_SRAM_PINGPONG;  /* GGM_R1_GGM_SRAM_PINGPONG */

typedef volatile union _REG_G2C_R1_G2C_CONV_0A_
{
        volatile struct /* 0x1A011C00 */
        {
                FIELD  G2C_CNV_00                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_01                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_0A;    /* G2C_R1_G2C_CONV_0A */

typedef volatile union _REG_G2C_R1_G2C_CONV_0B_
{
        volatile struct /* 0x1A011C04 */
        {
                FIELD  G2C_CNV_02                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_Y_OFST                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_0B;    /* G2C_R1_G2C_CONV_0B */

typedef volatile union _REG_G2C_R1_G2C_CONV_1A_
{
        volatile struct /* 0x1A011C08 */
        {
                FIELD  G2C_CNV_10                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_11                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_1A;    /* G2C_R1_G2C_CONV_1A */

typedef volatile union _REG_G2C_R1_G2C_CONV_1B_
{
        volatile struct /* 0x1A011C0C */
        {
                FIELD  G2C_CNV_12                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_U_OFST                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_1B;    /* G2C_R1_G2C_CONV_1B */

typedef volatile union _REG_G2C_R1_G2C_CONV_2A_
{
        volatile struct /* 0x1A011C10 */
        {
                FIELD  G2C_CNV_20                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_21                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_2A;    /* G2C_R1_G2C_CONV_2A */

typedef volatile union _REG_G2C_R1_G2C_CONV_2B_
{
        volatile struct /* 0x1A011C14 */
        {
                FIELD  G2C_CNV_22                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_V_OFST                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R1_G2C_CONV_2B;    /* G2C_R1_G2C_CONV_2B */

typedef volatile union _REG_C42_R1_C42_CON_
{
        volatile struct /* 0x1A011C40 */
        {
                FIELD  C42_FILT_DIS                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  C42_TDR_EDGE                                              :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_C42_R1_C42_CON;    /* C42_R1_C42_CON */

typedef volatile union _REG_CRSP_R1_CRSP_CTRL_
{
        volatile struct /* 0x1A011C80 */
        {
                FIELD  CRSP_HORI_EN                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CRSP_VERT_EN                                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CRSP_OUTPUT_WAIT_EN                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CRSP_RSV_1                                                : 12;      /*  4..15, 0x0000FFF0 */
                FIELD  rsv_16                                                    : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  CRSP_CROP_EN                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R1_CRSP_CTRL; /* CRSP_R1_CRSP_CTRL */

typedef volatile union _REG_CRSP_R1_CRSP_OUT_IMG_
{
        volatile struct /* 0x1A011C84 */
        {
                FIELD  CRSP_WD                                                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_HT                                                   : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R1_CRSP_OUT_IMG;  /* CRSP_R1_CRSP_OUT_IMG */

typedef volatile union _REG_CRSP_R1_CRSP_STEP_OFST_
{
        volatile struct /* 0x1A011C88 */
        {
                FIELD  CRSP_STEP_X                                               :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  CRSP_OFST_X                                               :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  CRSP_STEP_Y                                               :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  5;      /* 19..23, 0x00F80000 */
                FIELD  CRSP_OFST_Y                                               :  2;      /* 24..25, 0x03000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R1_CRSP_STEP_OFST;    /* CRSP_R1_CRSP_STEP_OFST */

typedef volatile union _REG_CRSP_R1_CRSP_CROP_X_
{
        volatile struct /* 0x1A011C8C */
        {
                FIELD  CRSP_CROP_XSTART                                          : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_CROP_XEND                                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R1_CRSP_CROP_X;   /* CRSP_R1_CRSP_CROP_X */

typedef volatile union _REG_CRSP_R1_CRSP_CROP_Y_
{
        volatile struct /* 0x1A011C90 */
        {
                FIELD  CRSP_CROP_YSTART                                          : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_CROP_YEND                                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R1_CRSP_CROP_Y;   /* CRSP_R1_CRSP_CROP_Y */

typedef volatile union _REG_PAK_R3_PAK_CONT_
{
        volatile struct /* 0x1A011D00 */
        {
                FIELD  PAK_SWAP_ODR                                              :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  PAK_UV_SIGN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  PAK_YUV_BIT                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  PAK_YUV_DNG                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  PAK_OBIT                                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_PAK_R3_PAK_CONT;   /* PAK_R3_PAK_CONT */

typedef volatile union _REG_PAK_R4_PAK_CONT_
{
        volatile struct /* 0x1A011D40 */
        {
                FIELD  PAK_SWAP_ODR                                              :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  PAK_UV_SIGN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  PAK_YUV_BIT                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  PAK_YUV_DNG                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  PAK_OBIT                                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_PAK_R4_PAK_CONT;   /* PAK_R4_PAK_CONT */

typedef volatile union _REG_MRG_R3_MRG_CTL_
{
        volatile struct /* 0x1A012740 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R3_MRG_CTL;    /* MRG_R3_MRG_CTL */

typedef volatile union _REG_MRG_R3_MRG_CROP_
{
        volatile struct /* 0x1A012744 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R3_MRG_CROP;   /* MRG_R3_MRG_CROP */

typedef volatile union _REG_MRG_R3_MRG_VSIZE_
{
        volatile struct /* 0x1A012748 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R3_MRG_VSIZE;  /* MRG_R3_MRG_VSIZE */

typedef volatile union _REG_UFE_R1_UFE_CON_
{
        volatile struct /* 0x1A012780 */
        {
                FIELD  UFE_FORCE_PCM                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  UFE_TCCT_BYP                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_UFE_R1_UFE_CON;    /* UFE_R1_UFE_CON */

typedef volatile union _REG_MRG_R4_MRG_CTL_
{
        volatile struct /* 0x1A0127C0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R4_MRG_CTL;    /* MRG_R4_MRG_CTL */

typedef volatile union _REG_MRG_R4_MRG_CROP_
{
        volatile struct /* 0x1A0127C4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R4_MRG_CROP;   /* MRG_R4_MRG_CROP */

typedef volatile union _REG_MRG_R4_MRG_VSIZE_
{
        volatile struct /* 0x1A0127C8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R4_MRG_VSIZE;  /* MRG_R4_MRG_VSIZE */

typedef volatile union _REG_MRG_R6_MRG_CTL_
{
        volatile struct /* 0x1A012800 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R6_MRG_CTL;    /* MRG_R6_MRG_CTL */

typedef volatile union _REG_MRG_R6_MRG_CROP_
{
        volatile struct /* 0x1A012804 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R6_MRG_CROP;   /* MRG_R6_MRG_CROP */

typedef volatile union _REG_MRG_R6_MRG_VSIZE_
{
        volatile struct /* 0x1A012808 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R6_MRG_VSIZE;  /* MRG_R6_MRG_VSIZE */

typedef volatile union _REG_QBIN_R3_QBIN_CTL_
{
        volatile struct /* 0x1A012840 */
        {
                FIELD  QBIN_ACC                                                  :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  QBIN_ACC_MODE                                             :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 26;      /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}REG_QBIN_R3_QBIN_CTL;  /* QBIN_R3_QBIN_CTL */

typedef volatile union _REG_MRG_R10_MRG_CTL_
{
        volatile struct /* 0x1A012880 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R10_MRG_CTL;   /* MRG_R10_MRG_CTL */

typedef volatile union _REG_MRG_R10_MRG_CROP_
{
        volatile struct /* 0x1A012884 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R10_MRG_CROP;  /* MRG_R10_MRG_CROP */

typedef volatile union _REG_MRG_R10_MRG_VSIZE_
{
        volatile struct /* 0x1A012888 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R10_MRG_VSIZE; /* MRG_R10_MRG_VSIZE */

typedef volatile union _REG_CRZ_R1_CRZ_CONTROL_
{
        volatile struct /* 0x1A0128C0 */
        {
                FIELD  CRZ_HORI_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CRZ_VERT_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CRZ_OUTPUT_WAIT_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CRZ_VERT_FIRST                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CRZ_HORI_ALGO                                             :  2;      /*  5.. 6, 0x00000060 */
                FIELD  CRZ_VERT_ALGO                                             :  2;      /*  7.. 8, 0x00000180 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CRZ_TRNC_HORI                                             :  3;      /* 10..12, 0x00001C00 */
                FIELD  CRZ_TRNC_VERT                                             :  3;      /* 13..15, 0x0000E000 */
                FIELD  CRZ_HORI_TBL_SEL                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  CRZ_VERT_TBL_SEL                                          :  5;      /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_CONTROL;    /* CRZ_R1_CRZ_CONTROL */

typedef volatile union _REG_CRZ_R1_CRZ_IN_IMG_
{
        volatile struct /* 0x1A0128C4 */
        {
                FIELD  CRZ_IN_WD                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZ_IN_HT                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_IN_IMG; /* CRZ_R1_CRZ_IN_IMG */

typedef volatile union _REG_CRZ_R1_CRZ_OUT_IMG_
{
        volatile struct /* 0x1A0128C8 */
        {
                FIELD  CRZ_OUT_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZ_OUT_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_OUT_IMG;    /* CRZ_R1_CRZ_OUT_IMG */

typedef volatile union _REG_CRZ_R1_CRZ_HORI_STEP_
{
        volatile struct /* 0x1A0128CC */
        {
                FIELD  CRZ_HORI_STEP                                             : 23;      /*  0..22, 0x007FFFFF */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_HORI_STEP;  /* CRZ_R1_CRZ_HORI_STEP */

typedef volatile union _REG_CRZ_R1_CRZ_VERT_STEP_
{
        volatile struct /* 0x1A0128D0 */
        {
                FIELD  CRZ_VERT_STEP                                             : 23;      /*  0..22, 0x007FFFFF */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_VERT_STEP;  /* CRZ_R1_CRZ_VERT_STEP */

typedef volatile union _REG_CRZ_R1_CRZ_LUMA_HORI_INT_OFST_
{
        volatile struct /* 0x1A0128D4 */
        {
                FIELD  CRZ_LUMA_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_LUMA_HORI_INT_OFST; /* CRZ_R1_CRZ_LUMA_HORI_INT_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_LUMA_HORI_SUB_OFST_
{
        volatile struct /* 0x1A0128D8 */
        {
                FIELD  CRZ_LUMA_HORI_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_LUMA_HORI_SUB_OFST; /* CRZ_R1_CRZ_LUMA_HORI_SUB_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_LUMA_VERT_INT_OFST_
{
        volatile struct /* 0x1A0128DC */
        {
                FIELD  CRZ_LUMA_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_LUMA_VERT_INT_OFST; /* CRZ_R1_CRZ_LUMA_VERT_INT_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_LUMA_VERT_SUB_OFST_
{
        volatile struct /* 0x1A0128E0 */
        {
                FIELD  CRZ_LUMA_VERT_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_LUMA_VERT_SUB_OFST; /* CRZ_R1_CRZ_LUMA_VERT_SUB_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_CHRO_HORI_INT_OFST_
{
        volatile struct /* 0x1A0128E4 */
        {
                FIELD  CRZ_CHRO_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_CHRO_HORI_INT_OFST; /* CRZ_R1_CRZ_CHRO_HORI_INT_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_CHRO_HORI_SUB_OFST_
{
        volatile struct /* 0x1A0128E8 */
        {
                FIELD  CRZ_CHRO_HORI_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_CHRO_HORI_SUB_OFST; /* CRZ_R1_CRZ_CHRO_HORI_SUB_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_CHRO_VERT_INT_OFST_
{
        volatile struct /* 0x1A0128EC */
        {
                FIELD  CRZ_CHRO_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_CHRO_VERT_INT_OFST; /* CRZ_R1_CRZ_CHRO_VERT_INT_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_CHRO_VERT_SUB_OFST_
{
        volatile struct /* 0x1A0128F0 */
        {
                FIELD  CRZ_CHRO_VERT_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_CHRO_VERT_SUB_OFST; /* CRZ_R1_CRZ_CHRO_VERT_SUB_OFST */

typedef volatile union _REG_CRZ_R1_CRZ_SPARE_1_
{
        volatile struct /* 0x1A0128F4 */
        {
                FIELD  CRZ_SPARE_REG                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R1_CRZ_SPARE_1;    /* CRZ_R1_CRZ_SPARE_1 */

typedef volatile union _REG_SLK_R2_SLK_CEN_
{
        volatile struct /* 0x1A012980 */
        {
                FIELD  SLK_CENTR_X                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_CENTR_Y                                               : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_CEN;    /* SLK_R2_SLK_CEN */

typedef volatile union _REG_SLK_R2_SLK_RR_CON0_
{
        volatile struct /* 0x1A012984 */
        {
                FIELD  SLK_R_0                                                   : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_R_1                                                   : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_RR_CON0;    /* SLK_R2_SLK_RR_CON0 */

typedef volatile union _REG_SLK_R2_SLK_RR_CON1_
{
        volatile struct /* 0x1A012988 */
        {
                FIELD  SLK_R_2                                                   : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_GAIN_0                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  SLK_GAIN_1                                                :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_RR_CON1;    /* SLK_R2_SLK_RR_CON1 */

typedef volatile union _REG_SLK_R2_SLK_GAIN_
{
        volatile struct /* 0x1A01298C */
        {
                FIELD  SLK_GAIN_2                                                :  8;      /*  0.. 7, 0x000000FF */
                FIELD  SLK_GAIN_3                                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  SLK_GAIN_4                                                :  8;      /* 16..23, 0x00FF0000 */
                FIELD  SLK_SET_ZERO                                              :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_GAIN;   /* SLK_R2_SLK_GAIN */

typedef volatile union _REG_SLK_R2_SLK_RZ_
{
        volatile struct /* 0x1A012990 */
        {
                FIELD  SLK_HRZ_COMP                                              : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_VRZ_COMP                                              : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_RZ; /* SLK_R2_SLK_RZ */

typedef volatile union _REG_SLK_R2_SLK_XOFF_
{
        volatile struct /* 0x1A012994 */
        {
                FIELD  SLK_X_OFST                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_XOFF;   /* SLK_R2_SLK_XOFF */

typedef volatile union _REG_SLK_R2_SLK_YOFF_
{
        volatile struct /* 0x1A012998 */
        {
                FIELD  SLK_Y_OFST                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_YOFF;   /* SLK_R2_SLK_YOFF */

typedef volatile union _REG_SLK_R2_SLK_SLP_CON0_
{
        volatile struct /* 0x1A01299C */
        {
                FIELD  SLK_SLP_1                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_SLP_CON0;   /* SLK_R2_SLK_SLP_CON0 */

typedef volatile union _REG_SLK_R2_SLK_SLP_CON1_
{
        volatile struct /* 0x1A0129A0 */
        {
                FIELD  SLK_SLP_2                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_SLP_CON1;   /* SLK_R2_SLK_SLP_CON1 */

typedef volatile union _REG_SLK_R2_SLK_SLP_CON2_
{
        volatile struct /* 0x1A0129A4 */
        {
                FIELD  SLK_SLP_3                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_SLP_CON2;   /* SLK_R2_SLK_SLP_CON2 */

typedef volatile union _REG_SLK_R2_SLK_SLP_CON3_
{
        volatile struct /* 0x1A0129A8 */
        {
                FIELD  SLK_SLP_4                                                 : 24;      /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_SLP_CON3;   /* SLK_R2_SLK_SLP_CON3 */

typedef volatile union _REG_SLK_R2_SLK_SIZE_
{
        volatile struct /* 0x1A0129AC */
        {
                FIELD  SLK_TPIPE_WD                                              : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SLK_TPIPE_HT                                              : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_SLK_R2_SLK_SIZE;   /* SLK_R2_SLK_SIZE */

typedef volatile union _REG_MRG_R11_MRG_CTL_
{
        volatile struct /* 0x1A012A80 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R11_MRG_CTL;   /* MRG_R11_MRG_CTL */

typedef volatile union _REG_MRG_R11_MRG_CROP_
{
        volatile struct /* 0x1A012A84 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R11_MRG_CROP;  /* MRG_R11_MRG_CROP */

typedef volatile union _REG_MRG_R11_MRG_VSIZE_
{
        volatile struct /* 0x1A012A88 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R11_MRG_VSIZE; /* MRG_R11_MRG_VSIZE */

typedef volatile union _REG_MRG_R12_MRG_CTL_
{
        volatile struct /* 0x1A012AC0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R12_MRG_CTL;   /* MRG_R12_MRG_CTL */

typedef volatile union _REG_MRG_R12_MRG_CROP_
{
        volatile struct /* 0x1A012AC4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R12_MRG_CROP;  /* MRG_R12_MRG_CROP */

typedef volatile union _REG_MRG_R12_MRG_VSIZE_
{
        volatile struct /* 0x1A012AC8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R12_MRG_VSIZE; /* MRG_R12_MRG_VSIZE */

typedef volatile union _REG_UFD_R2_UFD_CON_
{
        volatile struct /* 0x1A012B40 */
        {
                FIELD  UFD_TCCT_BYP                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  UFD_SEL                                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  UFD_BAYER_PIXEL_MODE                                      :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_CON;    /* UFD_R2_UFD_CON */

typedef volatile union _REG_UFD_R2_UFD_SIZE_CON_
{
        volatile struct /* 0x1A012B44 */
        {
                FIELD  UFD_WD                                                    : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  UFD_HT                                                    : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_SIZE_CON;   /* UFD_R2_UFD_SIZE_CON */

typedef volatile union _REG_UFD_R2_UFD_AU_CON_
{
        volatile struct /* 0x1A012B48 */
        {
                FIELD  UFD_AU_OFST                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  UFD_AU_SIZE                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_AU_CON; /* UFD_R2_UFD_AU_CON */

typedef volatile union _REG_UFD_R2_UFD_CROP_CON1_
{
        volatile struct /* 0x1A012B4C */
        {
                FIELD  UFD_X_START                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  UFD_X_END                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_CROP_CON1;  /* UFD_R2_UFD_CROP_CON1 */

typedef volatile union _REG_UFD_R2_UFD_CROP_CON2_
{
        volatile struct /* 0x1A012B50 */
        {
                FIELD  UFD_Y_START                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  UFD_Y_END                                                 : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_CROP_CON2;  /* UFD_R2_UFD_CROP_CON2 */

typedef volatile union _REG_UFD_R2_UFD_AU2_CON_
{
        volatile struct /* 0x1A012B54 */
        {
                FIELD  UFD_AU2_OFST                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  UFD_AU2_SIZE                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_AU2_CON;    /* UFD_R2_UFD_AU2_CON */

typedef volatile union _REG_UFD_R2_UFD_ADDRESS_CON1_
{
        volatile struct /* 0x1A012B58 */
        {
                FIELD  UFD_BITSTREAM2_OFST_ADDR                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_ADDRESS_CON1;   /* UFD_R2_UFD_ADDRESS_CON1 */

typedef volatile union _REG_UFD_R2_UFD_BS2_AU_CON_
{
        volatile struct /* 0x1A012B5C */
        {
                FIELD  UFD_BS2_AU_START                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  UFD_BOND_MODE                                             :  2;      /*  9..10, 0x00000600 */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_BS2_AU_CON; /* UFD_R2_UFD_BS2_AU_CON */

typedef volatile union _REG_UFD_R2_UFD_AU3_CON_
{
        volatile struct /* 0x1A012B60 */
        {
                FIELD  UFD_AU3_OFST                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  UFD_AU3_SIZE                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_AU3_CON;    /* UFD_R2_UFD_AU3_CON */

typedef volatile union _REG_UFD_R2_UFD_ADDRESS_CON2_
{
        volatile struct /* 0x1A012B64 */
        {
                FIELD  UFD_BITSTREAM3_OFST_ADDR                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_ADDRESS_CON2;   /* UFD_R2_UFD_ADDRESS_CON2 */

typedef volatile union _REG_UFD_R2_UFD_BS3_AU_CON_
{
        volatile struct /* 0x1A012B68 */
        {
                FIELD  UFD_BS3_AU_START                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  UFD_BOND2_MODE                                            :  2;      /*  9..10, 0x00000600 */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_BS3_AU_CON; /* UFD_R2_UFD_BS3_AU_CON */

typedef volatile union _REG_UFD_R2_UFD_AU4_CON_
{
        volatile struct /* 0x1A012B6C */
        {
                FIELD  UFD_AU4_OFST                                              :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  8;      /*  8..15, 0x0000FF00 */
                FIELD  UFD_AU4_SIZE                                              :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_AU4_CON;    /* UFD_R2_UFD_AU4_CON */

typedef volatile union _REG_UFD_R2_UFD_ADDRESS_CON3_
{
        volatile struct /* 0x1A012B70 */
        {
                FIELD  UFD_BITSTREAM4_OFST_ADDR                                  : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_ADDRESS_CON3;   /* UFD_R2_UFD_ADDRESS_CON3 */

typedef volatile union _REG_UFD_R2_UFD_BS4_AU_CON_
{
        volatile struct /* 0x1A012B74 */
        {
                FIELD  UFD_BS4_AU_START                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  UFD_BOND3_MODE                                            :  2;      /*  9..10, 0x00000600 */
                FIELD  rsv_11                                                    : 21;      /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}REG_UFD_R2_UFD_BS4_AU_CON; /* UFD_R2_UFD_BS4_AU_CON */

typedef volatile union _REG_CRP_R4_CRP_X_POS_
{
        volatile struct /* 0x1A012B80 */
        {
                FIELD  CRP_XSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_XEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R4_CRP_X_POS;  /* CRP_R4_CRP_X_POS */

typedef volatile union _REG_CRP_R4_CRP_Y_POS_
{
        volatile struct /* 0x1A012B84 */
        {
                FIELD  CRP_YSTART                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRP_YEND                                                  : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRP_R4_CRP_Y_POS;  /* CRP_R4_CRP_Y_POS */

typedef volatile union _REG_MRG_R13_MRG_CTL_
{
        volatile struct /* 0x1A012BC0 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R13_MRG_CTL;   /* MRG_R13_MRG_CTL */

typedef volatile union _REG_MRG_R13_MRG_CROP_
{
        volatile struct /* 0x1A012BC4 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R13_MRG_CROP;  /* MRG_R13_MRG_CROP */

typedef volatile union _REG_MRG_R13_MRG_VSIZE_
{
        volatile struct /* 0x1A012BC8 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R13_MRG_VSIZE; /* MRG_R13_MRG_VSIZE */

typedef volatile union _REG_MRG_R14_MRG_CTL_
{
        volatile struct /* 0x1A012C00 */
        {
                FIELD  MRG_SRAM_SIZE                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_EDGE                                                  :  4;      /* 16..19, 0x000F0000 */
                FIELD  MRG_SIG_MODE1                                             :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  MRG_SIG_MODE2                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  6;      /* 25..30, 0x7E000000 */
                FIELD  MRG_EDGE_SET                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R14_MRG_CTL;   /* MRG_R14_MRG_CTL */

typedef volatile union _REG_MRG_R14_MRG_CROP_
{
        volatile struct /* 0x1A012C04 */
        {
                FIELD  MRG_STR_X                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  MRG_END_X                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R14_MRG_CROP;  /* MRG_R14_MRG_CROP */

typedef volatile union _REG_MRG_R14_MRG_VSIZE_
{
        volatile struct /* 0x1A012C08 */
        {
                FIELD  MRG_HT                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_MRG_R14_MRG_VSIZE; /* MRG_R14_MRG_VSIZE */

typedef volatile union _REG_BS_R1_BS_SPARE0_
{
        volatile struct /* 0x1A012C40 */
        {
                FIELD  BS_SPARE0                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BS_R1_BS_SPARE0;   /* BS_R1_BS_SPARE0 */

typedef volatile union _REG_BS_R2_BS_SPARE0_
{
        volatile struct /* 0x1A012C80 */
        {
                FIELD  BS_SPARE0                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BS_R2_BS_SPARE0;   /* BS_R2_BS_SPARE0 */

typedef volatile union _REG_BS_R3_BS_SPARE0_
{
        volatile struct /* 0x1A012CC0 */
        {
                FIELD  BS_SPARE0                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BS_R3_BS_SPARE0;   /* BS_R3_BS_SPARE0 */

typedef volatile union _REG_PAK_R5_PAK_CONT_
{
        volatile struct /* 0x1A012D00 */
        {
                FIELD  PAK_SWAP_ODR                                              :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  PAK_UV_SIGN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  PAK_YUV_BIT                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  PAK_YUV_DNG                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  PAK_OBIT                                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_PAK_R5_PAK_CONT;   /* PAK_R5_PAK_CONT */

typedef volatile union _REG_G2C_R2_G2C_CONV_0A_
{
        volatile struct /* 0x1A012D40 */
        {
                FIELD  G2C_CNV_00                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_01                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_0A;    /* G2C_R2_G2C_CONV_0A */

typedef volatile union _REG_G2C_R2_G2C_CONV_0B_
{
        volatile struct /* 0x1A012D44 */
        {
                FIELD  G2C_CNV_02                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_Y_OFST                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_0B;    /* G2C_R2_G2C_CONV_0B */

typedef volatile union _REG_G2C_R2_G2C_CONV_1A_
{
        volatile struct /* 0x1A012D48 */
        {
                FIELD  G2C_CNV_10                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_11                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_1A;    /* G2C_R2_G2C_CONV_1A */

typedef volatile union _REG_G2C_R2_G2C_CONV_1B_
{
        volatile struct /* 0x1A012D4C */
        {
                FIELD  G2C_CNV_12                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_U_OFST                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_1B;    /* G2C_R2_G2C_CONV_1B */

typedef volatile union _REG_G2C_R2_G2C_CONV_2A_
{
        volatile struct /* 0x1A012D50 */
        {
                FIELD  G2C_CNV_20                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_CNV_21                                                : 11;      /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_2A;    /* G2C_R2_G2C_CONV_2A */

typedef volatile union _REG_G2C_R2_G2C_CONV_2B_
{
        volatile struct /* 0x1A012D54 */
        {
                FIELD  G2C_CNV_22                                                : 11;      /*  0..10, 0x000007FF */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  G2C_V_OFST                                                : 10;      /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_G2C_R2_G2C_CONV_2B;    /* G2C_R2_G2C_CONV_2B */

typedef volatile union _REG_C42_R2_C42_CON_
{
        volatile struct /* 0x1A012D80 */
        {
                FIELD  C42_FILT_DIS                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  C42_TDR_EDGE                                              :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_C42_R2_C42_CON;    /* C42_R2_C42_CON */

typedef volatile union _REG_FLC_R1_FLC_OFST_RB_
{
        volatile struct /* 0x1A012DC0 */
        {
                FIELD  FLC_OFST_B                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FLC_OFST_R                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLC_R1_FLC_OFST_RB;    /* FLC_R1_FLC_OFST_RB */

typedef volatile union _REG_FLC_R1_FLC_OFST_G_
{
        volatile struct /* 0x1A012DC4 */
        {
                FIELD  FLC_OFST_G                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_FLC_R1_FLC_OFST_G; /* FLC_R1_FLC_OFST_G */

typedef volatile union _REG_FLC_R1_FLC_GN_RB_
{
        volatile struct /* 0x1A012DC8 */
        {
                FIELD  FLC_GAIN_B                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FLC_GAIN_R                                                : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLC_R1_FLC_GN_RB;  /* FLC_R1_FLC_GN_RB */

typedef volatile union _REG_FLC_R1_FLC_GN_G_
{
        volatile struct /* 0x1A012DCC */
        {
                FIELD  FLC_GAIN_G                                                : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_FLC_R1_FLC_GN_G;   /* FLC_R1_FLC_GN_G */

typedef volatile union _REG_CRSP_R2_CRSP_CTRL_
{
        volatile struct /* 0x1A012F00 */
        {
                FIELD  CRSP_HORI_EN                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CRSP_VERT_EN                                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CRSP_OUTPUT_WAIT_EN                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CRSP_RSV_1                                                : 12;      /*  4..15, 0x0000FFF0 */
                FIELD  rsv_16                                                    : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  CRSP_CROP_EN                                              :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R2_CRSP_CTRL; /* CRSP_R2_CRSP_CTRL */

typedef volatile union _REG_CRSP_R2_CRSP_OUT_IMG_
{
        volatile struct /* 0x1A012F04 */
        {
                FIELD  CRSP_WD                                                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_HT                                                   : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R2_CRSP_OUT_IMG;  /* CRSP_R2_CRSP_OUT_IMG */

typedef volatile union _REG_CRSP_R2_CRSP_STEP_OFST_
{
        volatile struct /* 0x1A012F08 */
        {
                FIELD  CRSP_STEP_X                                               :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  CRSP_OFST_X                                               :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  CRSP_STEP_Y                                               :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  5;      /* 19..23, 0x00F80000 */
                FIELD  CRSP_OFST_Y                                               :  2;      /* 24..25, 0x03000000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R2_CRSP_STEP_OFST;    /* CRSP_R2_CRSP_STEP_OFST */

typedef volatile union _REG_CRSP_R2_CRSP_CROP_X_
{
        volatile struct /* 0x1A012F0C */
        {
                FIELD  CRSP_CROP_XSTART                                          : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_CROP_XEND                                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R2_CRSP_CROP_X;   /* CRSP_R2_CRSP_CROP_X */

typedef volatile union _REG_CRSP_R2_CRSP_CROP_Y_
{
        volatile struct /* 0x1A012F10 */
        {
                FIELD  CRSP_CROP_YSTART                                          : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRSP_CROP_YEND                                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRSP_R2_CRSP_CROP_Y;   /* CRSP_R2_CRSP_CROP_Y */

typedef volatile union _REG_YNRS_R1_YNRS_TBL_
{
        volatile struct /* 0x1A013000 ~ 0x1A0133FF */
        {
                FIELD  YNRS_TBL_Y0                                               :  5;      /*  0.. 4, 0x0000001F */
                FIELD  YNRS_TBL_U0                                               :  5;      /*  5.. 9, 0x000003E0 */
                FIELD  YNRS_TBL_V0                                               :  5;      /* 10..14, 0x00007C00 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  YNRS_TBL_Y1                                               :  5;      /* 16..20, 0x001F0000 */
                FIELD  YNRS_TBL_U1                                               :  5;      /* 21..25, 0x03E00000 */
                FIELD  YNRS_TBL_V1                                               :  5;      /* 26..30, 0x7C000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_TBL;  /* YNRS_R1_YNRS_TBL */

typedef volatile union _REG_YNRS_R1_YNRS_CON1_
{
        volatile struct /* 0x1A013400 */
        {
                FIELD  YNRS_ENC                                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  YNRS_ENY                                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  YNRS_Y_FLT0_IDX                                           :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     : 10;      /*  6..15, 0x0000FFC0 */
                FIELD  YNRS_TILE_EDGE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    :  4;      /* 20..23, 0x00F00000 */
                FIELD  YNRS_SL2_LINK                                             :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  YNRS_LBIT_MODE                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  rsv_27                                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  YNRS_TABLE_EN                                             :  1;      /* 28..28, 0x10000000 */
                FIELD  YNRS_TBL_PRC                                              :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_CON1; /* YNRS_R1_YNRS_CON1 */

typedef volatile union _REG_YNRS_R1_YNRS_CON2_
{
        volatile struct /* 0x1A013404 */
        {
                FIELD  YNRS_IMPL_MODE                                            :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  6;      /*  2.. 7, 0x000000FC */
                FIELD  YNRS_C_SM_EDGE                                            :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    : 14;      /* 10..23, 0x00FFFC00 */
                FIELD  YNRS_C_SM_EDGE_TH                                         :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  5;      /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_CON2; /* YNRS_R1_YNRS_CON2 */

typedef volatile union _REG_YNRS_R1_YNRS_YAD2_
{
        volatile struct /* 0x1A013408 */
        {
                FIELD  rsv_0                                                     :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_PTY_GAIN_TH                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_YAD2; /* YNRS_R1_YNRS_YAD2 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT1_
{
        volatile struct /* 0x1A01340C */
        {
                FIELD  YNRS_Y_CPX1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_CPX2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_CPX3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_CPX4                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT1;   /* YNRS_R1_YNRS_Y4LUT1 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT2_
{
        volatile struct /* 0x1A013410 */
        {
                FIELD  YNRS_Y_SCALE_CPY0                                         :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_Y_SCALE_CPY1                                         :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_Y_SCALE_CPY2                                         :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_Y_SCALE_CPY3                                         :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT2;   /* YNRS_R1_YNRS_Y4LUT2 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT3_
{
        volatile struct /* 0x1A013414 */
        {
                FIELD  YNRS_Y_SCALE_SP0                                          :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_Y_SCALE_SP1                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_Y_SCALE_SP2                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_Y_SCALE_SP3                                          :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT3;   /* YNRS_R1_YNRS_Y4LUT3 */

typedef volatile union _REG_YNRS_R1_YNRS_C4LUT1_
{
        volatile struct /* 0x1A013418 */
        {
                FIELD  YNRS_C_CPX1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_C_CPX2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_C_CPX3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_C4LUT1;   /* YNRS_R1_YNRS_C4LUT1 */

typedef volatile union _REG_YNRS_R1_YNRS_C4LUT2_
{
        volatile struct /* 0x1A01341C */
        {
                FIELD  YNRS_C_SCALE_CPY0                                         :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_C_SCALE_CPY1                                         :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_C_SCALE_CPY2                                         :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_C_SCALE_CPY3                                         :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_C4LUT2;   /* YNRS_R1_YNRS_C4LUT2 */

typedef volatile union _REG_YNRS_R1_YNRS_C4LUT3_
{
        volatile struct /* 0x1A013420 */
        {
                FIELD  YNRS_C_SCALE_SP0                                          :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_C_SCALE_SP1                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_C_SCALE_SP2                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_C_SCALE_SP3                                          :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_C4LUT3;   /* YNRS_R1_YNRS_C4LUT3 */

typedef volatile union _REG_YNRS_R1_YNRS_A4LUT2_
{
        volatile struct /* 0x1A013424 */
        {
                FIELD  YNRS_Y_ACT_CPY0                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_ACT_CPY1                                           :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_ACT_CPY2                                           :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_ACT_CPY3                                           :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_A4LUT2;   /* YNRS_R1_YNRS_A4LUT2 */

typedef volatile union _REG_YNRS_R1_YNRS_A4LUT3_
{
        volatile struct /* 0x1A013428 */
        {
                FIELD  YNRS_Y_ACT_SP0                                            :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  YNRS_Y_ACT_SP1                                            :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_Y_ACT_SP2                                            :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  YNRS_Y_ACT_SP3                                            :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_A4LUT3;   /* YNRS_R1_YNRS_A4LUT3 */

typedef volatile union _REG_YNRS_R1_YNRS_L4LUT1_
{
        volatile struct /* 0x1A01342C */
        {
                FIELD  YNRS_SL2_X1                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_SL2_X2                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_SL2_X3                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_L4LUT1;   /* YNRS_R1_YNRS_L4LUT1 */

typedef volatile union _REG_YNRS_R1_YNRS_L4LUT2_
{
        volatile struct /* 0x1A013430 */
        {
                FIELD  YNRS_SL2_GAIN0                                            :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  YNRS_SL2_GAIN1                                            :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_SL2_GAIN2                                            :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  YNRS_SL2_GAIN3                                            :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_L4LUT2;   /* YNRS_R1_YNRS_L4LUT2 */

typedef volatile union _REG_YNRS_R1_YNRS_L4LUT3_
{
        volatile struct /* 0x1A013434 */
        {
                FIELD  YNRS_SL2_SP0                                              :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  YNRS_SL2_SP1                                              :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_SL2_SP2                                              :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  YNRS_SL2_SP3                                              :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_L4LUT3;   /* YNRS_R1_YNRS_L4LUT3 */

typedef volatile union _REG_YNRS_R1_YNRS_PTY0V_
{
        volatile struct /* 0x1A013438 */
        {
                FIELD  YNRS_Y_L0_V_RNG1                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_L0_V_RNG2                                          :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_L0_V_RNG3                                          :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_L0_V_RNG4                                          :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_PTY0V;    /* YNRS_R1_YNRS_PTY0V */

typedef volatile union _REG_YNRS_R1_YNRS_CAD_
{
        volatile struct /* 0x1A01343C */
        {
                FIELD  rsv_0                                                     :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_PTC_GAIN_TH                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_C_L_DIFF_TH                                          :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_CAD;  /* YNRS_R1_YNRS_CAD */

typedef volatile union _REG_YNRS_R1_YNRS_SL2_
{
        volatile struct /* 0x1A013440 */
        {
                FIELD  YNRS_SL2_C_GAIN                                           :  4;      /*  0.. 3, 0x0000000F */
                FIELD  YNRS_SL2_SCALE_GAIN                                       :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_SL2;  /* YNRS_R1_YNRS_SL2 */

typedef volatile union _REG_YNRS_R1_YNRS_PTY0H_
{
        volatile struct /* 0x1A013444 */
        {
                FIELD  YNRS_Y_L0_H_RNG1                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_L0_H_RNG2                                          :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_L0_H_RNG3                                          :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_L0_H_RNG4                                          :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_PTY0H;    /* YNRS_R1_YNRS_PTY0H */

typedef volatile union _REG_YNRS_R1_YNRS_T4LUT1_
{
        volatile struct /* 0x1A013448 */
        {
                FIELD  YNRS_TBL_CPX1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_TBL_CPX2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_TBL_CPX3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_T4LUT1;   /* YNRS_R1_YNRS_T4LUT1 */

typedef volatile union _REG_YNRS_R1_YNRS_T4LUT2_
{
        volatile struct /* 0x1A01344C */
        {
                FIELD  YNRS_TBL_GAIN_CPY0                                        :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_TBL_GAIN_CPY1                                        :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_TBL_GAIN_CPY2                                        :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_TBL_GAIN_CPY3                                        :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_T4LUT2;   /* YNRS_R1_YNRS_T4LUT2 */

typedef volatile union _REG_YNRS_R1_YNRS_T4LUT3_
{
        volatile struct /* 0x1A013450 */
        {
                FIELD  YNRS_TBL_GAIN_SP0                                         :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_TBL_GAIN_SP1                                         :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_TBL_GAIN_SP2                                         :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_TBL_GAIN_SP3                                         :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_T4LUT3;   /* YNRS_R1_YNRS_T4LUT3 */

typedef volatile union _REG_YNRS_R1_YNRS_ACT1_
{
        volatile struct /* 0x1A013454 */
        {
                FIELD  YNRS_ACT_SL2_GAIN                                         :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  YNRS_ACT_DIF_HI_TH                                        :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  7;      /* 13..19, 0x000FE000 */
                FIELD  YNRS_ACT_DIF_GAIN                                         :  4;      /* 20..23, 0x00F00000 */
                FIELD  YNRS_ACT_DIF_LO_TH                                        :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_ACT1; /* YNRS_R1_YNRS_ACT1 */

typedef volatile union _REG_YNRS_R1_YNRS_PTCV_
{
        volatile struct /* 0x1A013458 */
        {
                FIELD  YNRS_C_V_RNG1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_C_V_RNG2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_C_V_RNG3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_C_V_RNG4                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_PTCV; /* YNRS_R1_YNRS_PTCV */

typedef volatile union _REG_YNRS_R1_YNRS_ACT4_
{
        volatile struct /* 0x1A01345C */
        {
                FIELD  YNRS_Y_ACT_CEN_OFT                                        :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  YNRS_Y_ACT_CEN_GAIN                                       :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_Y_ACT_CEN_TH                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_ACT4; /* YNRS_R1_YNRS_ACT4 */

typedef volatile union _REG_YNRS_R1_YNRS_PTCH_
{
        volatile struct /* 0x1A013460 */
        {
                FIELD  YNRS_C_H_RNG1                                             :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_C_H_RNG2                                             :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_C_H_RNG3                                             :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_C_H_RNG4                                             :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_PTCH; /* YNRS_R1_YNRS_PTCH */

typedef volatile union _REG_YNRS_R1_YNRS_HF_COR_
{
        volatile struct /* 0x1A013464 */
        {
                FIELD  YNRS_Y_HF_CORE_TH                                         :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_HF_CORE_SL                                         :  2;      /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                                    :  6;      /* 10..15, 0x0000FC00 */
                FIELD  YNRS_Y_HF_CLIP                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_HF_BAL_MODE                                        :  2;      /* 24..25, 0x03000000 */
                FIELD  YNRS_Y_HF_BAL_STR                                         :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_COR;   /* YNRS_R1_YNRS_HF_COR */

typedef volatile union _REG_YNRS_R1_YNRS_HF_ACT0_
{
        volatile struct /* 0x1A013468 */
        {
                FIELD  YNRS_Y_HF_ACT_X1                                          :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_HF_ACT_X2                                          :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_HF_ACT_X3                                          :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_HF_ACT_X4                                          :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_ACT0;  /* YNRS_R1_YNRS_HF_ACT0 */

typedef volatile union _REG_YNRS_R1_YNRS_HF_ACT1_
{
        volatile struct /* 0x1A01346C */
        {
                FIELD  YNRS_Y_HF_ACT_Y0                                          :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  YNRS_Y_HF_ACT_Y1                                          :  7;      /*  8..14, 0x00007F00 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  YNRS_Y_HF_ACT_Y2                                          :  7;      /* 16..22, 0x007F0000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  YNRS_Y_HF_ACT_Y3                                          :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_ACT1;  /* YNRS_R1_YNRS_HF_ACT1 */

typedef volatile union _REG_YNRS_R1_YNRS_ACTC_
{
        volatile struct /* 0x1A013470 */
        {
                FIELD  YNRS_RSV                                                  :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_ACT_BLD_BASE_C                                       :  7;      /*  8..14, 0x00007F00 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_ACTC; /* YNRS_R1_YNRS_ACTC */

typedef volatile union _REG_YNRS_R1_YNRS_YLAD_
{
        volatile struct /* 0x1A013474 */
        {
                FIELD  YNRS_CEN_GAIN_LO_TH_LPF                                   :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_CEN_GAIN_HI_TH_LPF                                   :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_YLAD; /* YNRS_R1_YNRS_YLAD */

typedef volatile union _REG_YNRS_R1_YNRS_HF_ACT2_
{
        volatile struct /* 0x1A013478 */
        {
                FIELD  YNRS_Y_HF_ACT_Y4                                          :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  YNRS_Y_HF_ACT_SP4                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    : 18;      /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_ACT2;  /* YNRS_R1_YNRS_HF_ACT2 */

typedef volatile union _REG_YNRS_R1_YNRS_HF_ACT3_
{
        volatile struct /* 0x1A01347C */
        {
                FIELD  YNRS_Y_HF_ACT_SP0                                         :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  YNRS_Y_HF_ACT_SP1                                         :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_Y_HF_ACT_SP2                                         :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  YNRS_Y_HF_ACT_SP3                                         :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_ACT3;  /* YNRS_R1_YNRS_HF_ACT3 */

typedef volatile union _REG_YNRS_R1_YNRS_HF_LUMA0_
{
        volatile struct /* 0x1A013480 */
        {
                FIELD  YNRS_Y_HF_LUMA_X1                                         :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_HF_LUMA_X2                                         :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_HF_LUMA_Y0                                         :  7;      /* 16..22, 0x007F0000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  YNRS_Y_HF_LUMA_Y1                                         :  7;      /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_LUMA0; /* YNRS_R1_YNRS_HF_LUMA0 */

typedef volatile union _REG_YNRS_R1_YNRS_HF_LUMA1_
{
        volatile struct /* 0x1A013484 */
        {
                FIELD  YNRS_Y_HF_LUMA_Y2                                         :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  YNRS_Y_HF_LUMA_SP0                                        :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  YNRS_Y_HF_LUMA_SP1                                        :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  YNRS_Y_HF_LUMA_SP2                                        :  6;      /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_HF_LUMA1; /* YNRS_R1_YNRS_HF_LUMA1 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT4_
{
        volatile struct /* 0x1A013488 */
        {
                FIELD  YNRS_Y_CPX5                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_CPX6                                               :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_CPX7                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  YNRS_Y_CPX8                                               :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT4;   /* YNRS_R1_YNRS_Y4LUT4 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT5_
{
        volatile struct /* 0x1A01348C */
        {
                FIELD  YNRS_Y_SCALE_CPY4                                         :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_Y_SCALE_CPY5                                         :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_Y_SCALE_CPY6                                         :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_Y_SCALE_CPY7                                         :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT5;   /* YNRS_R1_YNRS_Y4LUT5 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT6_
{
        volatile struct /* 0x1A013490 */
        {
                FIELD  YNRS_Y_SCALE_SP4                                          :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_Y_SCALE_SP5                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  YNRS_Y_SCALE_SP6                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    :  3;      /* 21..23, 0x00E00000 */
                FIELD  YNRS_Y_SCALE_SP7                                          :  5;      /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT6;   /* YNRS_R1_YNRS_Y4LUT6 */

typedef volatile union _REG_YNRS_R1_YNRS_Y4LUT7_
{
        volatile struct /* 0x1A013494 */
        {
                FIELD  YNRS_Y_SCALE_CPY8                                         :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  YNRS_Y_SCALE_SP8                                          :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_Y4LUT7;   /* YNRS_R1_YNRS_Y4LUT7 */

typedef volatile union _REG_YNRS_R1_YNRS_A4LUT1_
{
        volatile struct /* 0x1A013498 */
        {
                FIELD  YNRS_Y_ACT_CPX1                                           :  8;      /*  0.. 7, 0x000000FF */
                FIELD  YNRS_Y_ACT_CPX2                                           :  8;      /*  8..15, 0x0000FF00 */
                FIELD  YNRS_Y_ACT_CPX3                                           :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_A4LUT1;   /* YNRS_R1_YNRS_A4LUT1 */

typedef volatile union _REG_YNRS_R1_YNRS_SRAM_PINGPONG_
{
        volatile struct /* 0x1A01349C */
        {
                FIELD  YNRS_SRAM_PINGPONG                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_YNRS_R1_YNRS_SRAM_PINGPONG;    /* YNRS_R1_YNRS_SRAM_PINGPONG */

typedef volatile union _REG_GGM_R2_GGM_LUT_
{
        volatile struct /* 0x1A013600 ~ 0x1A0138FF */
        {
                FIELD  GGM_R                                                     : 10;      /*  0.. 9, 0x000003FF */
                FIELD  GGM_G                                                     : 10;      /* 10..19, 0x000FFC00 */
                FIELD  GGM_B                                                     : 10;      /* 20..29, 0x3FF00000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_GGM_R2_GGM_LUT;    /* GGM_R2_GGM_LUT */

typedef volatile union _REG_GGM_R2_GGM_CTRL_
{
        volatile struct /* 0x1A013900 */
        {
                FIELD  GGM_LNR                                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  GGM_END_VAR                                               : 10;      /*  1..10, 0x000007FE */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  GGM_RMP_VAR                                               :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_GGM_R2_GGM_CTRL;   /* GGM_R2_GGM_CTRL */

typedef volatile union _REG_GGM_R2_GGM_SRAM_PINGPONG_
{
        volatile struct /* 0x1A013904 */
        {
                FIELD  GGM_SRAM_PINGPONG                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 31;      /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}REG_GGM_R2_GGM_SRAM_PINGPONG;  /* GGM_R2_GGM_SRAM_PINGPONG */

typedef volatile union _REG_RSS_R2_RSS_CONTROL_
{
        volatile struct /* 0x1A013940 */
        {
                FIELD  RSS_HORI_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RSS_VERT_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  RSS_OUTPUT_WAIT_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  RSS_APL_EN                                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  RSS_VERT_FIRST                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 11;      /*  5..15, 0x0000FFE0 */
                FIELD  RSS_HORI_TBL_SEL                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  RSS_VERT_TBL_SEL                                          :  5;      /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_CONTROL;    /* RSS_R2_RSS_CONTROL */

typedef volatile union _REG_RSS_R2_RSS_IN_IMG_
{
        volatile struct /* 0x1A013944 */
        {
                FIELD  RSS_IN_WD                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSS_IN_HT                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_IN_IMG; /* RSS_R2_RSS_IN_IMG */

typedef volatile union _REG_RSS_R2_RSS_OUT_IMG_
{
        volatile struct /* 0x1A013948 */
        {
                FIELD  RSS_OUT_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSS_OUT_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_OUT_IMG;    /* RSS_R2_RSS_OUT_IMG */

typedef volatile union _REG_RSS_R2_RSS_HORI_STEP_
{
        volatile struct /* 0x1A01394C */
        {
                FIELD  RSS_HORI_STEP                                             : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_HORI_STEP;  /* RSS_R2_RSS_HORI_STEP */

typedef volatile union _REG_RSS_R2_RSS_VERT_STEP_
{
        volatile struct /* 0x1A013950 */
        {
                FIELD  RSS_VERT_STEP                                             : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_VERT_STEP;  /* RSS_R2_RSS_VERT_STEP */

typedef volatile union _REG_RSS_R2_RSS_LUMA_HORI_INT_OFST_
{
        volatile struct /* 0x1A013954 */
        {
                FIELD  RSS_LUMA_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_LUMA_HORI_INT_OFST; /* RSS_R2_RSS_LUMA_HORI_INT_OFST */

typedef volatile union _REG_RSS_R2_RSS_LUMA_HORI_SUB_OFST_
{
        volatile struct /* 0x1A013958 */
        {
                FIELD  RSS_LUMA_HORI_SUB_OFST                                    : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_LUMA_HORI_SUB_OFST; /* RSS_R2_RSS_LUMA_HORI_SUB_OFST */

typedef volatile union _REG_RSS_R2_RSS_LUMA_VERT_INT_OFST_
{
        volatile struct /* 0x1A01395C */
        {
                FIELD  RSS_LUMA_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_LUMA_VERT_INT_OFST; /* RSS_R2_RSS_LUMA_VERT_INT_OFST */

typedef volatile union _REG_RSS_R2_RSS_LUMA_VERT_SUB_OFST_
{
        volatile struct /* 0x1A013960 */
        {
                FIELD  RSS_LUMA_VERT_SUB_OFST                                    : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_RSS_R2_RSS_LUMA_VERT_SUB_OFST; /* RSS_R2_RSS_LUMA_VERT_SUB_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_CONTROL_
{
        volatile struct /* 0x1A013980 */
        {
                FIELD  CRZ_HORI_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CRZ_VERT_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CRZ_OUTPUT_WAIT_EN                                        :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CRZ_VERT_FIRST                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  CRZ_HORI_ALGO                                             :  2;      /*  5.. 6, 0x00000060 */
                FIELD  CRZ_VERT_ALGO                                             :  2;      /*  7.. 8, 0x00000180 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CRZ_TRNC_HORI                                             :  3;      /* 10..12, 0x00001C00 */
                FIELD  CRZ_TRNC_VERT                                             :  3;      /* 13..15, 0x0000E000 */
                FIELD  CRZ_HORI_TBL_SEL                                          :  5;      /* 16..20, 0x001F0000 */
                FIELD  CRZ_VERT_TBL_SEL                                          :  5;      /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_CONTROL;    /* CRZ_R2_CRZ_CONTROL */

typedef volatile union _REG_CRZ_R2_CRZ_IN_IMG_
{
        volatile struct /* 0x1A013984 */
        {
                FIELD  CRZ_IN_WD                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZ_IN_HT                                                 : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_IN_IMG; /* CRZ_R2_CRZ_IN_IMG */

typedef volatile union _REG_CRZ_R2_CRZ_OUT_IMG_
{
        volatile struct /* 0x1A013988 */
        {
                FIELD  CRZ_OUT_WD                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZ_OUT_HT                                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_OUT_IMG;    /* CRZ_R2_CRZ_OUT_IMG */

typedef volatile union _REG_CRZ_R2_CRZ_HORI_STEP_
{
        volatile struct /* 0x1A01398C */
        {
                FIELD  CRZ_HORI_STEP                                             : 23;      /*  0..22, 0x007FFFFF */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_HORI_STEP;  /* CRZ_R2_CRZ_HORI_STEP */

typedef volatile union _REG_CRZ_R2_CRZ_VERT_STEP_
{
        volatile struct /* 0x1A013990 */
        {
                FIELD  CRZ_VERT_STEP                                             : 23;      /*  0..22, 0x007FFFFF */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_VERT_STEP;  /* CRZ_R2_CRZ_VERT_STEP */

typedef volatile union _REG_CRZ_R2_CRZ_LUMA_HORI_INT_OFST_
{
        volatile struct /* 0x1A013994 */
        {
                FIELD  CRZ_LUMA_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_LUMA_HORI_INT_OFST; /* CRZ_R2_CRZ_LUMA_HORI_INT_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_LUMA_HORI_SUB_OFST_
{
        volatile struct /* 0x1A013998 */
        {
                FIELD  CRZ_LUMA_HORI_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_LUMA_HORI_SUB_OFST; /* CRZ_R2_CRZ_LUMA_HORI_SUB_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_LUMA_VERT_INT_OFST_
{
        volatile struct /* 0x1A01399C */
        {
                FIELD  CRZ_LUMA_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_LUMA_VERT_INT_OFST; /* CRZ_R2_CRZ_LUMA_VERT_INT_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_LUMA_VERT_SUB_OFST_
{
        volatile struct /* 0x1A0139A0 */
        {
                FIELD  CRZ_LUMA_VERT_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_LUMA_VERT_SUB_OFST; /* CRZ_R2_CRZ_LUMA_VERT_SUB_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_CHRO_HORI_INT_OFST_
{
        volatile struct /* 0x1A0139A4 */
        {
                FIELD  CRZ_CHRO_HORI_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_CHRO_HORI_INT_OFST; /* CRZ_R2_CRZ_CHRO_HORI_INT_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_CHRO_HORI_SUB_OFST_
{
        volatile struct /* 0x1A0139A8 */
        {
                FIELD  CRZ_CHRO_HORI_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_CHRO_HORI_SUB_OFST; /* CRZ_R2_CRZ_CHRO_HORI_SUB_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_CHRO_VERT_INT_OFST_
{
        volatile struct /* 0x1A0139AC */
        {
                FIELD  CRZ_CHRO_VERT_INT_OFST                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_CHRO_VERT_INT_OFST; /* CRZ_R2_CRZ_CHRO_VERT_INT_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_CHRO_VERT_SUB_OFST_
{
        volatile struct /* 0x1A0139B0 */
        {
                FIELD  CRZ_CHRO_VERT_SUB_OFST                                    : 21;      /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_CHRO_VERT_SUB_OFST; /* CRZ_R2_CRZ_CHRO_VERT_SUB_OFST */

typedef volatile union _REG_CRZ_R2_CRZ_SPARE_1_
{
        volatile struct /* 0x1A0139B4 */
        {
                FIELD  CRZ_SPARE_REG                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZ_R2_CRZ_SPARE_1;    /* CRZ_R2_CRZ_SPARE_1 */

typedef volatile union _REG_MOBC_R2_MOBC_OFFST0_
{
        volatile struct /* 0x1A033A00 */
        {
                FIELD  MOBC_OFST_B                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_OFFST0;   /* MOBC_R2_MOBC_OFFST0 */

typedef volatile union _REG_MOBC_R2_MOBC_OFFST1_
{
        volatile struct /* 0x1A033A04 */
        {
                FIELD  MOBC_OFST_GB                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_OFFST1;   /* MOBC_R2_MOBC_OFFST1 */

typedef volatile union _REG_MOBC_R2_MOBC_OFFST2_
{
        volatile struct /* 0x1A033A08 */
        {
                FIELD  MOBC_OFST_GR                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_OFFST2;   /* MOBC_R2_MOBC_OFFST2 */

typedef volatile union _REG_MOBC_R2_MOBC_OFFST3_
{
        volatile struct /* 0x1A033A0C */
        {
                FIELD  MOBC_OFST_R                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_OFFST3;   /* MOBC_R2_MOBC_OFFST3 */

typedef volatile union _REG_MOBC_R2_MOBC_GAIN0_
{
        volatile struct /* 0x1A033A10 */
        {
                FIELD  MOBC_GAIN_B                                               : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_GAIN0;    /* MOBC_R2_MOBC_GAIN0 */

typedef volatile union _REG_MOBC_R2_MOBC_GAIN1_
{
        volatile struct /* 0x1A033A14 */
        {
                FIELD  MOBC_GAIN_GB                                              : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_GAIN1;    /* MOBC_R2_MOBC_GAIN1 */

typedef volatile union _REG_MOBC_R2_MOBC_GAIN2_
{
        volatile struct /* 0x1A033A18 */
        {
                FIELD  MOBC_GAIN_GR                                              : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_GAIN2;    /* MOBC_R2_MOBC_GAIN2 */

typedef volatile union _REG_MOBC_R2_MOBC_GAIN3_
{
        volatile struct /* 0x1A033A1C */
        {
                FIELD  MOBC_GAIN_R                                               : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R2_MOBC_GAIN3;    /* MOBC_R2_MOBC_GAIN3 */

typedef volatile union _REG_MOBC_R3_MOBC_OFFST0_
{
        volatile struct /* 0x1A033A40 */
        {
                FIELD  MOBC_OFST_B                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_OFFST0;   /* MOBC_R3_MOBC_OFFST0 */

typedef volatile union _REG_MOBC_R3_MOBC_OFFST1_
{
        volatile struct /* 0x1A033A44 */
        {
                FIELD  MOBC_OFST_GB                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_OFFST1;   /* MOBC_R3_MOBC_OFFST1 */

typedef volatile union _REG_MOBC_R3_MOBC_OFFST2_
{
        volatile struct /* 0x1A033A48 */
        {
                FIELD  MOBC_OFST_GR                                              : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_OFFST2;   /* MOBC_R3_MOBC_OFFST2 */

typedef volatile union _REG_MOBC_R3_MOBC_OFFST3_
{
        volatile struct /* 0x1A033A4C */
        {
                FIELD  MOBC_OFST_R                                               : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_OFFST3;   /* MOBC_R3_MOBC_OFFST3 */

typedef volatile union _REG_MOBC_R3_MOBC_GAIN0_
{
        volatile struct /* 0x1A033A50 */
        {
                FIELD  MOBC_GAIN_B                                               : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_GAIN0;    /* MOBC_R3_MOBC_GAIN0 */

typedef volatile union _REG_MOBC_R3_MOBC_GAIN1_
{
        volatile struct /* 0x1A033A54 */
        {
                FIELD  MOBC_GAIN_GB                                              : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_GAIN1;    /* MOBC_R3_MOBC_GAIN1 */

typedef volatile union _REG_MOBC_R3_MOBC_GAIN2_
{
        volatile struct /* 0x1A033A58 */
        {
                FIELD  MOBC_GAIN_GR                                              : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_GAIN2;    /* MOBC_R3_MOBC_GAIN2 */

typedef volatile union _REG_MOBC_R3_MOBC_GAIN3_
{
        volatile struct /* 0x1A033A5C */
        {
                FIELD  MOBC_GAIN_R                                               : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_MOBC_R3_MOBC_GAIN3;    /* MOBC_R3_MOBC_GAIN3 */

typedef volatile union _REG_FUS_R1_FUS_RATIO1_
{
        volatile struct /* 0x1A013A80 */
        {
                FIELD  FUS_HDR_RATIO_0                                           : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  FUS_HDR_RATIO_1                                           : 10;      /* 12..21, 0x003FF000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  FUS_MOSE_RATIO_0                                          :  4;      /* 24..27, 0x0F000000 */
                FIELD  FUS_MOSE_RATIO_1                                          :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_RATIO1; /* FUS_R1_FUS_RATIO1 */

typedef volatile union _REG_FUS_R1_FUS_RATIO2_
{
        volatile struct /* 0x1A013A84 */
        {
                FIELD  FUS_HDR_RATIO_2                                           : 10;      /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                                    :  2;      /* 10..11, 0x00000C00 */
                FIELD  FUS_MOSE_RATIO_2                                          :  4;      /* 12..15, 0x0000F000 */
                FIELD  FUS_ALIGN_LP_TH_0                                         :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  FUS_ALIGN_LP_TH_1                                         :  3;      /* 20..22, 0x00700000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  FUS_ALIGN_LP_TH_2                                         :  3;      /* 24..26, 0x07000000 */
                FIELD  rsv_27                                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  FUS_ALIGN_LP_TH_3                                         :  3;      /* 28..30, 0x70000000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_RATIO2; /* FUS_R1_FUS_RATIO2 */

typedef volatile union _REG_FUS_R1_FUS_ALIGN_
{
        volatile struct /* 0x1A013A88 */
        {
                FIELD  FUS_HDR_ALIGN_1                                           : 16;      /*  0..15, 0x0000FFFF */
                FIELD  FUS_HDR_ALIGN_2                                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_ALIGN;  /* FUS_R1_FUS_ALIGN */

typedef volatile union _REG_FUS_R1_FUS_CFG_
{
        volatile struct /* 0x1A013A8C */
        {
                FIELD  FUS_OSC_TH                                                : 12;      /*  0..11, 0x00000FFF */
                FIELD  FUS_OSC_COUNT                                             :  5;      /* 12..16, 0x0001F000 */
                FIELD  FUS_MO_EN                                                 :  1;      /* 17..17, 0x00020000 */
                FIELD  FUS_INPUT_MODE                                            :  2;      /* 18..19, 0x000C0000 */
                FIELD  FUS_MO_TH                                                 :  4;      /* 20..23, 0x00F00000 */
                FIELD  FUS_OSC_BLDWD                                             :  4;      /* 24..27, 0x0F000000 */
                FIELD  FUS_MO_BLDWD                                              :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CFG;    /* FUS_R1_FUS_CFG */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_00_
{
        volatile struct /* 0x1A013A90 */
        {
                FIELD  FUS_PCCM_CNV_00_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_00_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_00;  /* FUS_R1_FUS_CNV_01_00 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_01_
{
        volatile struct /* 0x1A013A94 */
        {
                FIELD  FUS_PCCM_CNV_01_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_01_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_01;  /* FUS_R1_FUS_CNV_01_01 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_02_
{
        volatile struct /* 0x1A013A98 */
        {
                FIELD  FUS_PCCM_CNV_02_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_02_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_02;  /* FUS_R1_FUS_CNV_01_02 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_10_
{
        volatile struct /* 0x1A013A9C */
        {
                FIELD  FUS_PCCM_CNV_10_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_10_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_10;  /* FUS_R1_FUS_CNV_01_10 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_11_
{
        volatile struct /* 0x1A013AA0 */
        {
                FIELD  FUS_PCCM_CNV_11_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_11_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_11;  /* FUS_R1_FUS_CNV_01_11 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_12_
{
        volatile struct /* 0x1A013AA4 */
        {
                FIELD  FUS_PCCM_CNV_12_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_12_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_12;  /* FUS_R1_FUS_CNV_01_12 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_20_
{
        volatile struct /* 0x1A013AA8 */
        {
                FIELD  FUS_PCCM_CNV_20_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_20_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_20;  /* FUS_R1_FUS_CNV_01_20 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_21_
{
        volatile struct /* 0x1A013AAC */
        {
                FIELD  FUS_PCCM_CNV_21_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_21_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_21;  /* FUS_R1_FUS_CNV_01_21 */

typedef volatile union _REG_FUS_R1_FUS_CNV_01_22_
{
        volatile struct /* 0x1A013AB0 */
        {
                FIELD  FUS_PCCM_CNV_22_0                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_22_1                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_01_22;  /* FUS_R1_FUS_CNV_01_22 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_00_
{
        volatile struct /* 0x1A013AB4 */
        {
                FIELD  FUS_PCCM_CNV_00_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_00_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_00;  /* FUS_R1_FUS_CNV_23_00 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_01_
{
        volatile struct /* 0x1A013AB8 */
        {
                FIELD  FUS_PCCM_CNV_01_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_01_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_01;  /* FUS_R1_FUS_CNV_23_01 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_02_
{
        volatile struct /* 0x1A013ABC */
        {
                FIELD  FUS_PCCM_CNV_02_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_02_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_02;  /* FUS_R1_FUS_CNV_23_02 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_10_
{
        volatile struct /* 0x1A013AC0 */
        {
                FIELD  FUS_PCCM_CNV_10_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_10_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_10;  /* FUS_R1_FUS_CNV_23_10 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_11_
{
        volatile struct /* 0x1A013AC4 */
        {
                FIELD  FUS_PCCM_CNV_11_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_11_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_11;  /* FUS_R1_FUS_CNV_23_11 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_12_
{
        volatile struct /* 0x1A013AC8 */
        {
                FIELD  FUS_PCCM_CNV_12_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_12_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_12;  /* FUS_R1_FUS_CNV_23_12 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_20_
{
        volatile struct /* 0x1A013ACC */
        {
                FIELD  FUS_PCCM_CNV_20_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_20_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_20;  /* FUS_R1_FUS_CNV_23_20 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_21_
{
        volatile struct /* 0x1A013AD0 */
        {
                FIELD  FUS_PCCM_CNV_21_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_21_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_21;  /* FUS_R1_FUS_CNV_23_21 */

typedef volatile union _REG_FUS_R1_FUS_CNV_23_22_
{
        volatile struct /* 0x1A013AD4 */
        {
                FIELD  FUS_PCCM_CNV_22_2                                         : 13;      /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  FUS_PCCM_CNV_22_3                                         : 13;      /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                                    :  3;      /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CNV_23_22;  /* FUS_R1_FUS_CNV_23_22 */

typedef volatile union _REG_FUS_R1_FUS_SIZE_
{
        volatile struct /* 0x1A013AD8 */
        {
                FIELD  FUS_HSIZE                                                 : 13;      /*  0..12, 0x00001FFF */
                FIELD  FUS_VSIZE                                                 : 13;      /* 13..25, 0x03FFE000 */
                FIELD  rsv_26                                                    :  6;      /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_SIZE;   /* FUS_R1_FUS_SIZE */

typedef volatile union _REG_FUS_R1_FUS_ATPG_
{
        volatile struct /* 0x1A013ADC */
        {
                FIELD  FUS_FUS_ATPG_OB                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  FUS_FUS_ATPG_CT                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_ATPG;   /* FUS_R1_FUS_ATPG */

typedef volatile union _REG_FUS_R1_FUS_CFG2_
{
        volatile struct /* 0x1A013AE0 */
        {
                FIELD  FUS_INPUT_SEL_0                                           :  2;      /*  0.. 1, 0x00000003 */
                FIELD  FUS_INPUT_SEL_1                                           :  2;      /*  2.. 3, 0x0000000C */
                FIELD  FUS_INPUT_SEL_2                                           :  2;      /*  4.. 5, 0x00000030 */
                FIELD  FUS_INPUT_SEL_3                                           :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_CFG2;   /* FUS_R1_FUS_CFG2 */

typedef volatile union _REG_FUS_R1_FUS_TILE_
{
        volatile struct /* 0x1A013AE4 */
        {
                FIELD  FUS_TILE_EDGE                                             :  4;      /*  0.. 3, 0x0000000F */
                FIELD  FUS_CROP_H                                                :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  FUS_CROP_V                                                :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_FUS_R1_FUS_TILE;   /* FUS_R1_FUS_TILE */

typedef volatile union _REG_TG_R1_TG_SEN_MODE_
{
        volatile struct /* 0x1A013B00 */
        {
                FIELD  TG_CMOS_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_DBL_DATA_BUS                                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_SOT_MODE                                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  TG_SOT_CLR_MODE                                           :  1;      /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  TG_SOF_SRC                                                :  2;      /*  8.. 9, 0x00000300 */
                FIELD  TG_EOF_SRC                                                :  2;      /* 10..11, 0x00000C00 */
                FIELD  TG_PXL_CNT_RST_SRC                                        :  1;      /* 12..12, 0x00001000 */
                FIELD  TG_DBL_DATA_BUS1                                          :  1;      /* 13..13, 0x00002000 */
                FIELD  TG_SOF_WAIT_CQ                                            :  1;      /* 14..14, 0x00004000 */
                FIELD  TG_FIFO_FULL_CTL_EN                                       :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_TIME_STP_EN                                            :  1;      /* 16..16, 0x00010000 */
                FIELD  TG_VS_SUB_EN                                              :  1;      /* 17..17, 0x00020000 */
                FIELD  TG_SOF_SUB_EN                                             :  1;      /* 18..18, 0x00040000 */
                FIELD  TG_I2C_CQ_EN                                              :  1;      /* 19..19, 0x00080000 */
                FIELD  TG_EOF_ALS_RDY_EN                                         :  1;      /* 20..20, 0x00100000 */
                FIELD  TG_CQ_SEL                                                 :  1;      /* 21..21, 0x00200000 */
                FIELD  TG_STAGGER_EN                                             :  1;      /* 22..22, 0x00400000 */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SEN_MODE; /* TG_R1_TG_SEN_MODE */

typedef volatile union _REG_TG_R1_TG_VF_CON_
{
        volatile struct /* 0x1A013B04 */
        {
                FIELD  TG_VFDATA_EN                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_SINGLE_MODE                                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  TG_FR_CON                                                 :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  TG_SP_DELAY                                               :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  TG_SPDELAY_MODE                                           :  1;      /* 12..12, 0x00001000 */
                FIELD  TG_VFDATA_EN_MUX_0_SEL                                    :  1;      /* 13..13, 0x00002000 */
                FIELD  TG_VFDATA_EN_MUX_1_SEL                                    :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_VF_CON;   /* TG_R1_TG_VF_CON */

typedef volatile union _REG_TG_R1_TG_SEN_GRAB_PXL_
{
        volatile struct /* 0x1A013B08 */
        {
                FIELD  TG_PXL_S                                                  : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_PXL_E                                                  : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SEN_GRAB_PXL; /* TG_R1_TG_SEN_GRAB_PXL */

typedef volatile union _REG_TG_R1_TG_SEN_GRAB_LIN_
{
        volatile struct /* 0x1A013B0C */
        {
                FIELD  TG_LIN_S                                                  : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_LIN_E                                                  : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SEN_GRAB_LIN; /* TG_R1_TG_SEN_GRAB_LIN */

typedef volatile union _REG_TG_R1_TG_PATH_CFG_
{
        volatile struct /* 0x1A013B10 */
        {
                FIELD  TG_SEN_IN_LSB                                             :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  TG_JPGINF_EN                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_MEMIN_EN                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  TG_JPG_LINEND_EN                                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  TG_DB_LOAD_DIS                                            :  1;      /*  8.. 8, 0x00000100 */
                FIELD  TG_DB_LOAD_SRC                                            :  1;      /*  9.. 9, 0x00000200 */
                FIELD  TG_DB_LOAD_VSPOL                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  TG_YUV_U2S_DIS                                            :  1;      /* 12..12, 0x00001000 */
                FIELD  TG_YUV_BIN_EN                                             :  1;      /* 13..13, 0x00002000 */
                FIELD  TG_TG_ERR_SEL                                             :  1;      /* 14..14, 0x00004000 */
                FIELD  TG_TG_FULL_SEL                                            :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_TG_FULL_SEL2                                           :  1;      /* 16..16, 0x00010000 */
                FIELD  TG_FLUSH_DISABLE                                          :  1;      /* 17..17, 0x00020000 */
                FIELD  TG_INT_BANK_DISABLE                                       :  1;      /* 18..18, 0x00040000 */
                FIELD  TG_EXP_ESC                                                :  1;      /* 19..19, 0x00080000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_PATH_CFG; /* TG_R1_TG_PATH_CFG */

typedef volatile union _REG_TG_R1_TG_MEMIN_CTL_
{
        volatile struct /* 0x1A013B14 */
        {
                FIELD  TG_MEMIN_DUMMYPXL                                         :  8;      /*  0.. 7, 0x000000FF */
                FIELD  TG_MEMIN_DUMMYLIN                                         :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_MEMIN_CTL;    /* TG_R1_TG_MEMIN_CTL */

typedef volatile union _REG_TG_R1_TG_INT1_
{
        volatile struct /* 0x1A013B18 */
        {
                FIELD  TG_TG_INT1_LINENO                                         : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_TG_INT1_PXLNO                                          : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  TG_VSYNC_INT_POL                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_INT1; /* TG_R1_TG_INT1 */

typedef volatile union _REG_TG_R1_TG_INT2_
{
        volatile struct /* 0x1A013B1C */
        {
                FIELD  TG_TG_INT2_LINENO                                         : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_TG_INT2_PXLNO                                          : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_INT2; /* TG_R1_TG_INT2 */

typedef volatile union _REG_TG_R1_TG_SOF_CNT_
{
        volatile struct /* 0x1A013B20 */
        {
                FIELD  TG_SOF_CNT                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SOF_CNT;  /* TG_R1_TG_SOF_CNT */

typedef volatile union _REG_TG_R1_TG_SOT_CNT_
{
        volatile struct /* 0x1A013B24 */
        {
                FIELD  TG_SOT_CNT                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SOT_CNT;  /* TG_R1_TG_SOT_CNT */

typedef volatile union _REG_TG_R1_TG_EOT_CNT_
{
        volatile struct /* 0x1A013B28 */
        {
                FIELD  TG_EOT_CNT                                                : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_EOT_CNT;  /* TG_R1_TG_EOT_CNT */

typedef volatile union _REG_TG_R1_TG_ERR_CTL_
{
        volatile struct /* 0x1A013B2C */
        {
                FIELD  TG_GRAB_ERR_FLIMIT_NO                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  TG_GRAB_ERR_FLIMIT_EN                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_GRAB_ERR_EN                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  TG_REZ_OVRUN_FLIMIT_NO                                    :  4;      /*  8..11, 0x00000F00 */
                FIELD  TG_REZ_OVRUN_FLIMIT_EN                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  TG_DBG_SRC_SEL                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_ERR_CTL;  /* TG_R1_TG_ERR_CTL */

typedef volatile union _REG_TG_R1_TG_DAT_NO_
{
        volatile struct /* 0x1A013B30 */
        {
                FIELD  TG_DAT_NO                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_DAT_NO;   /* TG_R1_TG_DAT_NO */

typedef volatile union _REG_TG_R1_TG_FRM_CNT_ST_
{
        volatile struct /* 0x1A013B34 */
        {
                FIELD  TG_REZ_OVRUN_FCNT                                         :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  TG_GRAB_ERR_FCNT                                          :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FRM_CNT_ST;   /* TG_R1_TG_FRM_CNT_ST */

typedef volatile union _REG_TG_R1_TG_FRMSIZE_ST_
{
        volatile struct /* 0x1A013B38 */
        {
                FIELD  TG_LINE_CNT                                               : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_PXL_CNT                                                : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FRMSIZE_ST;   /* TG_R1_TG_FRMSIZE_ST */

typedef volatile union _REG_TG_R1_TG_INTER_ST_
{
        volatile struct /* 0x1A013B3C */
        {
                FIELD  TG_SYN_VF_DATA_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_OUT_RDY                                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_OUT_REQ                                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  TG_TG_CAM_CS                                              :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_CAM_FRM_CNT                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_INTER_ST; /* TG_R1_TG_INTER_ST */

typedef volatile union _REG_TG_R1_TG_FLASHA_CTL_
{
        volatile struct /* 0x1A013B40 */
        {
                FIELD  TG_FLASHA_EN                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_FLASH_EN                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  TG_FLASHA_STARTPNT                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  TG_FLASHA_END_FRM                                         :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  TG_FLASH_POL                                              :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHA_CTL;   /* TG_R1_TG_FLASHA_CTL */

typedef volatile union _REG_TG_R1_TG_FLASHA_LINE_CNT_
{
        volatile struct /* 0x1A013B44 */
        {
                FIELD  TG_FLASHA_LUNIT                                           : 20;      /*  0..19, 0x000FFFFF */
                FIELD  TG_FLASHA_LUNIT_NO                                        :  4;      /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHA_LINE_CNT;  /* TG_R1_TG_FLASHA_LINE_CNT */

typedef volatile union _REG_TG_R1_TG_FLASHA_POS_
{
        volatile struct /* 0x1A013B48 */
        {
                FIELD  TG_FLASHA_PXL                                             : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_FLASHA_LINE                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHA_POS;   /* TG_R1_TG_FLASHA_POS */

typedef volatile union _REG_TG_R1_TG_FLASHB_CTL_
{
        volatile struct /* 0x1A013B4C */
        {
                FIELD  TG_FLASHB_EN                                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_FLASHB_TRIG_SRC                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  TG_FLASHB_STARTPNT                                        :  2;      /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  TG_FLASHB_START_FRM                                       :  4;      /*  8..11, 0x00000F00 */
                FIELD  TG_FLASHB_CONT_FRM                                        :  3;      /* 12..14, 0x00007000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHB_CTL;   /* TG_R1_TG_FLASHB_CTL */

typedef volatile union _REG_TG_R1_TG_FLASHB_LINE_CNT_
{
        volatile struct /* 0x1A013B50 */
        {
                FIELD  TG_FLASHB_LUNIT                                           : 20;      /*  0..19, 0x000FFFFF */
                FIELD  TG_FLASHB_LUNIT_NO                                        :  4;      /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHB_LINE_CNT;  /* TG_R1_TG_FLASHB_LINE_CNT */

typedef volatile union _REG_TG_R1_TG_FLASHB_POS_
{
        volatile struct /* 0x1A013B54 */
        {
                FIELD  TG_FLASHB_PXL                                             : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_FLASHB_LINE                                            : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHB_POS;   /* TG_R1_TG_FLASHB_POS */

typedef volatile union _REG_TG_R1_TG_FLASHB_POS1_
{
        volatile struct /* 0x1A013B58 */
        {
                FIELD  TG_FLASHB_CYC_CNT                                         : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FLASHB_POS1;  /* TG_R1_TG_FLASHB_POS1 */

typedef volatile union _REG_TG_R1_TG_XENON_FLASH_CTL_
{
        volatile struct /* 0x1A013B5C */
        {
                FIELD  TG_XENON_FLASH_EN                                         :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  TG_XENON_FLASH_MODE                                       :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_XENON_FLASH_POL                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_XENON_FLASH_ERR_MODE                                   :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  TG_XENON_FLASH_WIDTH                                      : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_XENON_FLASH_CTL;  /* TG_R1_TG_XENON_FLASH_CTL */

typedef volatile union _REG_TG_R1_TG_XENON_FLASH_OFFSET_
{
        volatile struct /* 0x1A013B60 */
        {
                FIELD  TG_XENON_FLASH_OFFSET                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_XENON_FLASH_OFFSET;   /* TG_R1_TG_XENON_FLASH_OFFSET */

typedef volatile union _REG_TG_R1_TG_TIME_STAMP_CNT_
{
        volatile struct /* 0x1A013B64 */
        {
                FIELD  TG_TIME_STAMP_CNT                                         : 32;      /*  0..31, 0xFFFFFFFf */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_TIME_STAMP_CNT;  /* TG_R1_TG_I2C_CQ_TRIG */

typedef volatile union _REG_TG_R1_TG_CQ_TIMING_
{
        volatile struct /* 0x1A013B68 */
        {
                FIELD  TG_TG_I2C_CQ_TIM                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_CQ_TIMING;    /* TG_R1_TG_CQ_TIMING */

typedef volatile union _REG_TG_R1_TG_CQ_NUM_
{
        volatile struct /* 0x1A013B6C */
        {
                FIELD  TG_TG_CQ_NUM                                              :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_CQ_NUM;   /* TG_R1_TG_CQ_NUM */

typedef volatile union _REG_TG_R1_TG_TIME_STAMP_
{
        volatile struct /* 0x1A013B70 */
        {
                FIELD  TG_TG_TIME_STAMP                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_TIME_STAMP;   /* TG_R1_TG_TIME_STAMP */

typedef volatile union _REG_TG_R1_TG_SUB_PERIOD_
{
        volatile struct /* 0x1A013B74 */
        {
                FIELD  TG_VS_PERIOD                                              :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  TG_SOF_PERIOD                                             :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_SUB_PERIOD;   /* TG_R1_TG_SUB_PERIOD */

typedef volatile union _REG_TG_R1_TG_DAT_NO_R_
{
        volatile struct /* 0x1A013B78 */
        {
                FIELD  TG_DAT_NO_R                                               : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_DAT_NO_R; /* TG_R1_TG_DAT_NO_R */

typedef volatile union _REG_TG_R1_TG_FRMSIZE_ST_R_
{
        volatile struct /* 0x1A013B7C */
        {
                FIELD  TG_LINE_CNT_R                                             : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_PXL_CNT_R                                              : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_FRMSIZE_ST_R; /* TG_R1_TG_FRMSIZE_ST_R */

typedef volatile union _REG_TG_R1_TG_TIME_STAMP_CTL_
{
        volatile struct /* 0x1A013B80 */
        {
                FIELD  TG_TG_TIME_STAMP_SEL                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_TG_TIME_STAMP_SOF_SEL                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  TG_TG_TIME_STAMP_LOCK                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_TIME_STAMP_CTL;   /* TG_R1_TG_TIME_STAMP_CTL */

typedef volatile union _REG_TG_R1_TG_TIME_STAMP_MSB_
{
        volatile struct /* 0x1A013B84 */
        {
                FIELD  TG_TG_TIME_STAMP_MSB                                      : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_TIME_STAMP_MSB;   /* TG_R1_TG_TIME_STAMP_MSB */

typedef volatile union _REG_TG_R1_TG_IR_FLASH_CTL_
{
        volatile struct /* 0x1A013B88 */
        {
                FIELD  TG_IR_FLASH_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  TG_IR_FLASH_MODE                                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_IR_FLASH_POL                                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_IR_FLASH_ERR_MODE                                      :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  TG_IR_FLASH_WIDTH                                         : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_IR_FLASH_CTL; /* TG_R1_TG_IR_FLASH_CTL */

typedef volatile union _REG_TG_R1_TG_IR_FLASH_OFFSET_
{
        volatile struct /* 0x1A013B8C */
        {
                FIELD  TG_IR_FLASH_OFFSET                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TG_R1_TG_IR_FLASH_OFFSET;  /* TG_R1_TG_IR_FLASH_OFFSET */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1_
{
        volatile struct /* 0x1A014000 */
        {
                FIELD  CAMDMATOP1_RAWI_R2_SOFT_RST_STAT                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_PDI_R1_SOFT_RST_STAT                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_PDO_R1_SOFT_RST_STAT                           :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BPCI_R1_SOFT_RST_STAT                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BPCI_R2_SOFT_RST_STAT                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_UFDI_R2_SOFT_RST_STAT                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_LSCI_R1_SOFT_RST_STAT                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_TSFSO_R1_SOFT_RST_STAT                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_AAO_R1_SOFT_RST_STAT                           :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_AFO_R1_SOFT_RST_STAT                           :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FLKO_R1_SOFT_RST_STAT                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_LTMSO_R1_SOFT_RST_STAT                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_LCESO_R1_SOFT_RST_STAT                         :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_RSSO_R1_SOFT_RST_STAT                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_LMVO_R1_SOFT_RST_STAT                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_IMGO_R1_SOFT_RST_STAT                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFEO_R1_SOFT_RST_STAT                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_RRZO_R1_SOFT_RST_STAT                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_UFGO_R1_SOFT_RST_STAT                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_YUVO_R1_SOFT_RST_STAT                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_YUVBO_R1_SOFT_RST_STAT                         :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_YUVCO_R1_SOFT_RST_STAT                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CRZO_R1_SOFT_RST_STAT                          :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_CRZBO_R1_SOFT_RST_STAT                         :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_CRZO_R2_SOFT_RST_STAT                          :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CRZBO_R2_SOFT_RST_STAT                         :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_RSSO_R2_SOFT_RST_STAT                          :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1;    /* CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR_
{
        volatile struct /* 0x1A014004 */
        {
                FIELD  CAMDMATOP1_CQ0I_BASE_ADDR                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR;   /* CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE_
{
        volatile struct /* 0x1A014008 */
        {
                FIELD  CAMDMATOP1_CQ0I_XSIZE                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE;   /* CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1_
{
        volatile struct /* 0x1A01400C */
        {
                FIELD  CAMDMATOP1_RAWI_R2_V_FLIP_EN                              :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_PDI_R1_V_FLIP_EN                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_PDO_R1_V_FLIP_EN                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BPCI_R1_V_FLIP_EN                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BPCI_R2_V_FLIP_EN                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_UFDI_R2_V_FLIP_EN                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_LSCI_R1_V_FLIP_EN                              :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_TSFSO_R1_V_FLIP_EN                             :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_AAO_R1_V_FLIP_EN                               :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_AFO_R1_V_FLIP_EN                               :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FLKO_R1_V_FLIP_EN                              :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_LTMSO_R1_V_FLIP_EN                             :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_LCESO_R1_V_FLIP_EN                             :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_RSSO_R1_V_FLIP_EN                              :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_LMVO_R1_V_FLIP_EN                              :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_IMGO_R1_V_FLIP_EN                              :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFEO_R1_V_FLIP_EN                              :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_RRZO_R1_V_FLIP_EN                              :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_UFGO_R1_V_FLIP_EN                              :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_YUVO_R1_V_FLIP_EN                              :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_YUVBO_R1_V_FLIP_EN                             :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_YUVCO_R1_V_FLIP_EN                             :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CRZO_R1_V_FLIP_EN                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_CRZBO_R1_V_FLIP_EN                             :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_CRZO_R2_V_FLIP_EN                              :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CRZBO_R2_V_FLIP_EN                             :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_RSSO_R2_V_FLIP_EN                              :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1;    /* CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1_
{
        volatile struct /* 0x1A014010 */
        {
                FIELD  CAMDMATOP1_RAWI_R2_SOFT_RST                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_PDI_R1_SOFT_RST                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_PDO_R1_SOFT_RST                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BPCI_R1_SOFT_RST                               :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BPCI_R2_SOFT_RST                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_UFDI_R2_SOFT_RST                               :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_LSCI_R1_SOFT_RST                               :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_TSFSO_R1_SOFT_RST                              :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_AAO_R1_SOFT_RST                                :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_AFO_R1_SOFT_RST                                :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FLKO_R1_SOFT_RST                               :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_LTMSO_R1_SOFT_RST                              :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_LCESO_R1_SOFT_RST                              :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_RSSO_R1_SOFT_RST                               :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_LMVO_R1_SOFT_RST                               :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_IMGO_R1_SOFT_RST                               :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFEO_R1_SOFT_RST                               :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_RRZO_R1_SOFT_RST                               :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_UFGO_R1_SOFT_RST                               :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_YUVO_R1_SOFT_RST                               :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_YUVBO_R1_SOFT_RST                              :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_YUVCO_R1_SOFT_RST                              :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CRZO_R1_SOFT_RST                               :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_CRZBO_R1_SOFT_RST                              :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_CRZO_R2_SOFT_RST                               :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CRZBO_R2_SOFT_RST                              :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_RSSO_R2_SOFT_RST                               :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMDMATOP1_SEPARATE_SOFT_RST_EN1                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1;  /* CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1_
{
        volatile struct /* 0x1A014014 */
        {
                FIELD  CAMDMATOP1_RAWI_R2_LAST_ULTRA_EN                          :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_PDI_R1_LAST_ULTRA_EN                           :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_PDO_R1_LAST_ULTRA_EN                           :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BPCI_R1_LAST_ULTRA_EN                          :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BPCI_R2_LAST_ULTRA_EN                          :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_UFDI_R2_LAST_ULTRA_EN                          :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_LSCI_R1_LAST_ULTRA_EN                          :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_TSFSO_R1_LAST_ULTRA_EN                         :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_AAO_R1_LAST_ULTRA_EN                           :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_AFO_R1_LAST_ULTRA_EN                           :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FLKO_R1_LAST_ULTRA_EN                          :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_LTMSO_R1_LAST_ULTRA_EN                         :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_LCESO_R1_LAST_ULTRA_EN                         :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_RSSO_R1_LAST_ULTRA_EN                          :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_LMVO_R1_LAST_ULTRA_EN                          :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_IMGO_R1_LAST_ULTRA_EN                          :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFEO_R1_LAST_ULTRA_EN                          :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_RRZO_R1_LAST_ULTRA_EN                          :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_UFGO_R1_LAST_ULTRA_EN                          :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_YUVO_R1_LAST_ULTRA_EN                          :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_YUVBO_R1_LAST_ULTRA_EN                         :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_YUVCO_R1_LAST_ULTRA_EN                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CRZO_R1_LAST_ULTRA_EN                          :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_CRZBO_R1_LAST_ULTRA_EN                         :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_CRZO_R2_LAST_ULTRA_EN                          :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CRZBO_R2_LAST_ULTRA_EN                         :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_RSSO_R2_LAST_ULTRA_EN                          :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1;   /* CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1_
{
        volatile struct /* 0x1A014018 */
        {
                FIELD  rsv_0                                                     : 13;      /*  0..12, 0x00001FFF */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_DC_UFDI_R2                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_DC_RAWI_R2                   :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_DC_LCESO_R1                  :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_DC_RRZO_R1                   :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_DC_IMGO_R1                   :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFO_RAWI_R2_EN                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_CONTINUOUS_COM_CON                             :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  CAMDMATOP1_MULTI_PLANE_ID_EN_COMMON                       :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CONTINUOUS_COM_EN                              :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_FIFO_CHANGE_EN                                 :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_GCLAST_EN                                      :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CQ_ULTRA_BPCI_R1_EN                            :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_CQ_ULTRA_LSCI_R1_EN                            :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMDMATOP1_UFOG_RRZO_R1_EN                                :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMDMATOP1_UFO_IMGO_R1_EN                                 :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1;  /* CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1_
{
        volatile struct /* 0x1A01401C */
        {
                FIELD  CAMDMATOP1_RAWI_R2_ERR                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_PDI_R1_ERR                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_PDO_R1_ERR                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BPCI_R1_ERR                                    :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BPCI_R2_ERR                                    :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_UFDI_R2_ERR                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_LSCI_R1_ERR                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_TSFSO_R1_ERR                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_AAO_R1_ERR                                     :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_AFO_R1_ERR                                     :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FLKO_R1_ERR                                    :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_LTMSO_R1_ERR                                   :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_LCESO_R1_ERR                                   :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_RSSO_R1_ERR                                    :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_LMVO_R1_ERR                                    :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_IMGO_R1_ERR                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_UFEO_R1_ERR                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_RRZO_R1_ERR                                    :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_UFGO_R1_ERR                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_YUVO_R1_ERR                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_YUVBO_R1_ERR                                   :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_YUVCO_R1_ERR                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_CRZO_R1_ERR                                    :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_CRZBO_R1_ERR                                   :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_CRZO_R2_ERR                                    :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_CRZBO_R2_ERR                                   :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_RSSO_R2_ERR                                    :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMDMATOP1_ERR_CLR_MD1                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1;    /* CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT_
{
        volatile struct /* 0x1A014020 */
        {
                FIELD  CAMDMATOP1_RAWI_R2_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_RAWI_R2_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT_
{
        volatile struct /* 0x1A014024 */
        {
                FIELD  CAMDMATOP1_PDI_R1_ERR_STAT                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_PDI_R1_ERR_STAT_EN                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT;  /* CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014028 */
        {
                FIELD  CAMDMATOP1_PDO_R1_ERR_STAT                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_PDO_R1_ERR_STAT_EN                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT;  /* CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT_
{
        volatile struct /* 0x1A01402C */
        {
                FIELD  CAMDMATOP1_BPCI_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_BPCI_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT_
{
        volatile struct /* 0x1A014030 */
        {
                FIELD  CAMDMATOP1_BPCI_R2_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_BPCI_R2_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT_
{
        volatile struct /* 0x1A014038 */
        {
                FIELD  CAMDMATOP1_UFDI_R2_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_UFDI_R2_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT_
{
        volatile struct /* 0x1A01403C */
        {
                FIELD  CAMDMATOP1_LSCI_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_LSCI_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014040 */
        {
                FIELD  CAMDMATOP1_TSFSO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_TSFSO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014048 */
        {
                FIELD  CAMDMATOP1_AAO_R1_ERR_STAT                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_AAO_R1_ERR_STAT_EN                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT;  /* CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT_
{
        volatile struct /* 0x1A01404C */
        {
                FIELD  CAMDMATOP1_AFO_R1_ERR_STAT                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_AFO_R1_ERR_STAT_EN                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT;  /* CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014050 */
        {
                FIELD  CAMDMATOP1_FLKO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_FLKO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014054 */
        {
                FIELD  CAMDMATOP1_LTMSO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_LTMSO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014058 */
        {
                FIELD  CAMDMATOP1_LCESO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_LCESO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014060 */
        {
                FIELD  CAMDMATOP1_RSSO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_RSSO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014064 */
        {
                FIELD  CAMDMATOP1_LMVO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_LMVO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014068 */
        {
                FIELD  CAMDMATOP1_IMGO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_IMGO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT_
{
        volatile struct /* 0x1A01406C */
        {
                FIELD  CAMDMATOP1_UFEO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_UFEO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014070 */
        {
                FIELD  CAMDMATOP1_RRZO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_RRZO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014074 */
        {
                FIELD  CAMDMATOP1_UFGO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_UFGO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014078 */
        {
                FIELD  CAMDMATOP1_YUVO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_YUVO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT_
{
        volatile struct /* 0x1A01407C */
        {
                FIELD  CAMDMATOP1_YUVBO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_YUVBO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014080 */
        {
                FIELD  CAMDMATOP1_YUVCO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_YUVCO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014084 */
        {
                FIELD  CAMDMATOP1_CRZO_R1_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_CRZO_R1_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT_
{
        volatile struct /* 0x1A014088 */
        {
                FIELD  CAMDMATOP1_CRZBO_R1_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_CRZBO_R1_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT_
{
        volatile struct /* 0x1A01408C */
        {
                FIELD  CAMDMATOP1_CRZO_R2_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_CRZO_R2_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT_
{
        volatile struct /* 0x1A014090 */
        {
                FIELD  CAMDMATOP1_CRZBO_R2_ERR_STAT                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_CRZBO_R2_ERR_STAT_EN                           : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT;    /* CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT_
{
        volatile struct /* 0x1A014094 */
        {
                FIELD  CAMDMATOP1_RSSO_R2_ERR_STAT                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_RSSO_R2_ERR_STAT_EN                            : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT; /* CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1_
{
        volatile struct /* 0x1A014098 */
        {
                FIELD  CAMDMATOP1_DEBUG_ADDR1                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1;  /* CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11_
{
        volatile struct /* 0x1A01409C */
        {
                FIELD  CAMDMATOP1_RSV11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11;    /* CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC_
{
        volatile struct /* 0x1A0140A0 */
        {
                FIELD  TWIN_SYNC_COUNTER                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC;/* CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM_
{
        volatile struct /* 0x1A0140A4 */
        {
                FIELD  CAM_MAGIC_NUM                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM; /* CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN_
{
        volatile struct /* 0x1A0140A8 */
        {
                FIELD  CAM_DATA_PATTERN                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN;/* CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER_
{
        volatile struct /* 0x1A0140AC */
        {
                FIELD  CQ_COUNTER                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER;/* CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16_
{
        volatile struct /* 0x1A0140B0 */
        {
                FIELD  CAMDMATOP1_RSV16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16;    /* CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1_
{
        volatile struct /* 0x1A0140B4 */
        {
                FIELD  CAMDMATOP1_DMA_TOP_SEL                                    :  8;      /*  0.. 7, 0x000000FF */
                FIELD  CAMDMATOP1_R_W_DMA_TOP_SEL                                :  8;      /*  8..15, 0x0000FF00 */
                FIELD  CAMDMATOP1_SUB_MODULE_SEL                                 :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  4;      /* 24..27, 0x0F000000 */
                FIELD  CAMDMATOP1_PDO_FIFO_FULL_XSIZE                            :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_IMGO_UFE_FIFO_FULL_XSIZE                       :  1;      /* 29..29, 0x20000000 */
                FIELD  CAMDMATOP1_ARBITER_BVALID_FULL                            :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMDMATOP1_ARBITER_COM_FULL                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1;   /* CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1_
{
        volatile struct /* 0x1A0140B8 */
        {
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_RAWI_R2                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_PDI_R1                         :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_PDO_R1                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_BPCI_R1                        :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_BPCI_R2                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  1;      /*  5.. 5, 0x00000020 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_UFDI_R2                        :  1;      /*  6.. 6, 0x00000040 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_LSCI_R1                        :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_TSFSO_R1                       :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_AAO_R1                         :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_AFO_R1                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_FLKO_R1                        :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_LTMSO_R1                       :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_LCESO_R1                       :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_RSSO_R1                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_LMVO_R1                        :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_IMGO_R1                        :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_UFEO_R1                        :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_RRZO_R1                        :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_UFGO_R1                        :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_YUVO_R1                        :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_YUVBO_R1                       :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_YUVCO_R1                       :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_CRZO_R1                        :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_CRZBO_R1                       :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_CRZO_R2                        :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_CRZBO_R2                       :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_BW_SELF_TEST_EN_RSSO_R2                        :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1;    /* CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1_
{
        volatile struct /* 0x1A0140BC */
        {
                FIELD  rsv_0                                                     :  2;      /*  0.. 1, 0x00000003 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_PDO_R1                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_TSFSO_R1                       :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  1;      /*  9.. 9, 0x00000200 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_AAO_R1                         :  1;      /* 10..10, 0x00000400 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_AFO_R1                         :  1;      /* 11..11, 0x00000800 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_FLKO_R1                        :  1;      /* 12..12, 0x00001000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_LTMSO_R1                       :  1;      /* 13..13, 0x00002000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_LCESO_R1                       :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_RSSO_R1                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_LMVO_R1                        :  1;      /* 17..17, 0x00020000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_IMGO_R1                        :  1;      /* 18..18, 0x00040000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_UFEO_R1                        :  1;      /* 19..19, 0x00080000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_RRZO_R1                        :  1;      /* 20..20, 0x00100000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_UFGO_R1                        :  1;      /* 21..21, 0x00200000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_YUVO_R1                        :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_YUVBO_R1                       :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_YUVCO_R1                       :  1;      /* 24..24, 0x01000000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_CRZO_R1                        :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_CRZBO_R1                       :  1;      /* 26..26, 0x04000000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_CRZO_R2                        :  1;      /* 27..27, 0x08000000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_CRZBO_R2                       :  1;      /* 28..28, 0x10000000 */
                FIELD  CAMDMATOP1_FRAME_HEADER_EN_RSSO_R2                        :  1;      /* 29..29, 0x20000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1; /* CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2_
{
        volatile struct /* 0x1A0140C0 */
        {
                FIELD  CAMDMATOP1_DC_CAMSV_STAGER_DLNO_RAWI_R2                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_DC_CAMSV_STAGER_EN_RAWI_R2                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_DC_RAWI_R2_BASE_ADDR_EN                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2;  /* CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2 */

typedef volatile union _REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2_
{
        volatile struct /* 0x1A0140C4 */
        {
                FIELD  CAMDMATOP1_DC_CAMSV_STAGER_DLNO_UFDI_R2                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMDMATOP1_DC_CAMSV_STAGER_EN_UFDI_R2                     :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMDMATOP1_DC_UFDI_R2_BASE_ADDR_EN                        :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2;  /* CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2 */

typedef volatile union _REG_RAWI_R2_RAWI_BASE_ADDR_
{
        volatile struct /* 0x1A014100 */
        {
                FIELD  RAWI_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_BASE_ADDR;    /* RAWI_R2_RAWI_BASE_ADDR */

typedef volatile union _REG_RAWI_R2_RAWI_OFST_ADDR_
{
        volatile struct /* 0x1A014104 */
        {
                FIELD  RAWI_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_OFST_ADDR;    /* RAWI_R2_RAWI_OFST_ADDR */

typedef volatile union _REG_RAWI_R2_RAWI_DRS_
{
        volatile struct /* 0x1A014108 */
        {
                FIELD  RAWI_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RAWI_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RAWI_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_DRS;  /* RAWI_R2_RAWI_DRS */

typedef volatile union _REG_RAWI_R2_RAWI_XSIZE_
{
        volatile struct /* 0x1A01410C */
        {
                FIELD  RAWI_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_XSIZE;    /* RAWI_R2_RAWI_XSIZE */

typedef volatile union _REG_RAWI_R2_RAWI_YSIZE_
{
        volatile struct /* 0x1A014110 */
        {
                FIELD  RAWI_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_YSIZE;    /* RAWI_R2_RAWI_YSIZE */

typedef volatile union _REG_RAWI_R2_RAWI_STRIDE_
{
        volatile struct /* 0x1A014114 */
        {
                FIELD  RAWI_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RAWI_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  RAWI_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  RAWI_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  RAWI_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  RAWI_SWAP                                                 :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_STRIDE;   /* RAWI_R2_RAWI_STRIDE */

typedef volatile union _REG_RAWI_R2_RAWI_CON_
{
        volatile struct /* 0x1A014118 */
        {
                FIELD  RAWI_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  RAWI_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_CON;  /* RAWI_R2_RAWI_CON */

typedef volatile union _REG_RAWI_R2_RAWI_CON2_
{
        volatile struct /* 0x1A01411C */
        {
                FIELD  RAWI_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RAWI_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_CON2; /* RAWI_R2_RAWI_CON2 */

typedef volatile union _REG_RAWI_R2_RAWI_CON3_
{
        volatile struct /* 0x1A014120 */
        {
                FIELD  RAWI_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RAWI_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_CON3; /* RAWI_R2_RAWI_CON3 */

typedef volatile union _REG_RAWI_R2_RAWI_CROP_
{
        volatile struct /* 0x1A014124 */
        {
                FIELD  RAWI_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RAWI_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_CROP; /* RAWI_R2_RAWI_CROP */

typedef volatile union _REG_RAWI_R2_RAWI_CON4_
{
        volatile struct /* 0x1A014128 */
        {
                FIELD  RAWI_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RAWI_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RAWI_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RAWI_R2_RAWI_CON4; /* RAWI_R2_RAWI_CON4 */

typedef volatile union _REG_PDI_R1_PDI_BASE_ADDR_
{
        volatile struct /* 0x1A014130 */
        {
                FIELD  PDI_BASE_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_BASE_ADDR;  /* PDI_R1_PDI_BASE_ADDR */

typedef volatile union _REG_PDI_R1_PDI_OFST_ADDR_
{
        volatile struct /* 0x1A014134 */
        {
                FIELD  PDI_OFST_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_OFST_ADDR;  /* PDI_R1_PDI_OFST_ADDR */

typedef volatile union _REG_PDI_R1_PDI_DRS_
{
        volatile struct /* 0x1A014138 */
        {
                FIELD  PDI_FIFO_DRS_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDI_FIFO_DRS_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  PDI_FIFO_DRS_EN                                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_DRS;    /* PDI_R1_PDI_DRS */

typedef volatile union _REG_PDI_R1_PDI_XSIZE_
{
        volatile struct /* 0x1A01413C */
        {
                FIELD  PDI_XSIZE                                                 : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_XSIZE;  /* PDI_R1_PDI_XSIZE */

typedef volatile union _REG_PDI_R1_PDI_YSIZE_
{
        volatile struct /* 0x1A014140 */
        {
                FIELD  PDI_YSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_YSIZE;  /* PDI_R1_PDI_YSIZE */

typedef volatile union _REG_PDI_R1_PDI_STRIDE_
{
        volatile struct /* 0x1A014144 */
        {
                FIELD  PDI_STRIDE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  PDI_BUS_SIZE                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  PDI_FORMAT                                                :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  PDI_FORMAT_EN                                             :  1;      /* 26..26, 0x04000000 */
                FIELD  PDI_BUS_SIZE_EN                                           :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  PDI_SWAP                                                  :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_STRIDE; /* PDI_R1_PDI_STRIDE */

typedef volatile union _REG_PDI_R1_PDI_CON_
{
        volatile struct /* 0x1A014148 */
        {
                FIELD  PDI_FIFO_SIZE                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  PDI_MAX_BURST_LEN                                         :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_CON;    /* PDI_R1_PDI_CON */

typedef volatile union _REG_PDI_R1_PDI_CON2_
{
        volatile struct /* 0x1A01414C */
        {
                FIELD  PDI_FIFO_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDI_FIFO_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_CON2;   /* PDI_R1_PDI_CON2 */

typedef volatile union _REG_PDI_R1_PDI_CON3_
{
        volatile struct /* 0x1A014150 */
        {
                FIELD  PDI_FIFO_PRE_PRI_THRL                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDI_FIFO_PRE_PRI_THRH                                     : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_CON3;   /* PDI_R1_PDI_CON3 */

typedef volatile union _REG_PDI_R1_PDI_CROP_
{
        volatile struct /* 0x1A014154 */
        {
                FIELD  PDI_XOFFSET                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  PDI_YOFFSET                                               : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_CROP;   /* PDI_R1_PDI_CROP */

typedef volatile union _REG_PDI_R1_PDI_CON4_
{
        volatile struct /* 0x1A014158 */
        {
                FIELD  PDI_FIFO_DVFS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDI_FIFO_DVFS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  PDI_FIFO_DVFS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_PDI_R1_PDI_CON4;   /* PDI_R1_PDI_CON4 */

typedef volatile union _REG_PDO_R1_PDO_BASE_ADDR_
{
        volatile struct /* 0x1A014160 */
        {
                FIELD  PDO_BASE_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_BASE_ADDR;  /* PDO_R1_PDO_BASE_ADDR */

typedef volatile union _REG_PDO_R1_PDO_OFST_ADDR_
{
        volatile struct /* 0x1A014164 */
        {
                FIELD  PDO_OFST_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_OFST_ADDR;  /* PDO_R1_PDO_OFST_ADDR */

typedef volatile union _REG_PDO_R1_PDO_DRS_
{
        volatile struct /* 0x1A014168 */
        {
                FIELD  PDO_FIFO_DRS_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDO_FIFO_DRS_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  PDO_FIFO_DRS_EN                                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_DRS;    /* PDO_R1_PDO_DRS */

typedef volatile union _REG_PDO_R1_PDO_XSIZE_
{
        volatile struct /* 0x1A01416C */
        {
                FIELD  PDO_XSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_XSIZE;  /* PDO_R1_PDO_XSIZE */

typedef volatile union _REG_PDO_R1_PDO_YSIZE_
{
        volatile struct /* 0x1A014170 */
        {
                FIELD  PDO_YSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_YSIZE;  /* PDO_R1_PDO_YSIZE */

typedef volatile union _REG_PDO_R1_PDO_STRIDE_
{
        volatile struct /* 0x1A014174 */
        {
                FIELD  PDO_STRIDE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  PDO_BUS_SIZE                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  PDO_FORMAT                                                :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  PDO_FORMAT_EN                                             :  1;      /* 26..26, 0x04000000 */
                FIELD  PDO_BUS_SIZE_EN                                           :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_STRIDE; /* PDO_R1_PDO_STRIDE */

typedef volatile union _REG_PDO_R1_PDO_CON_
{
        volatile struct /* 0x1A014178 */
        {
                FIELD  PDO_FIFO_SIZE                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  PDO_MAX_BURST_LEN                                         :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_CON;    /* PDO_R1_PDO_CON */

typedef volatile union _REG_PDO_R1_PDO_CON2_
{
        volatile struct /* 0x1A01417C */
        {
                FIELD  PDO_FIFO_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDO_FIFO_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_CON2;   /* PDO_R1_PDO_CON2 */

typedef volatile union _REG_PDO_R1_PDO_CON3_
{
        volatile struct /* 0x1A014180 */
        {
                FIELD  PDO_FIFO_PRE_PRI_THRL                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDO_FIFO_PRE_PRI_THRH                                     : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_CON3;   /* PDO_R1_PDO_CON3 */

typedef volatile union _REG_PDO_R1_PDO_CROP_
{
        volatile struct /* 0x1A014184 */
        {
                FIELD  PDO_XOFFSET                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  PDO_YOFFSET                                               : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_CROP;   /* PDO_R1_PDO_CROP */

typedef volatile union _REG_PDO_R1_PDO_CON4_
{
        volatile struct /* 0x1A014188 */
        {
                FIELD  PDO_FIFO_DVFS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  PDO_FIFO_DVFS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  PDO_FIFO_DVFS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_CON4;   /* PDO_R1_PDO_CON4 */

typedef volatile union _REG_PDO_R1_PDO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01418C */
        {
                FIELD  PDO_FH_BASE_ADDR                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_BASE_ADDR;   /* PDO_R1_PDO_FH_BASE_ADDR */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_2_
{
        volatile struct /* 0x1A014190 */
        {
                FIELD  PDO_FH_SPARE_2                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_2; /* PDO_R1_PDO_FH_SPARE_2 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_3_
{
        volatile struct /* 0x1A014194 */
        {
                FIELD  PDO_FH_SPARE_3                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_3; /* PDO_R1_PDO_FH_SPARE_3 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_4_
{
        volatile struct /* 0x1A014198 */
        {
                FIELD  PDO_FH_SPARE_4                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_4; /* PDO_R1_PDO_FH_SPARE_4 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_5_
{
        volatile struct /* 0x1A01419C */
        {
                FIELD  PDO_FH_SPARE_5                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_5; /* PDO_R1_PDO_FH_SPARE_5 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_6_
{
        volatile struct /* 0x1A0141A0 */
        {
                FIELD  PDO_FH_SPARE_6                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_6; /* PDO_R1_PDO_FH_SPARE_6 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_7_
{
        volatile struct /* 0x1A0141A4 */
        {
                FIELD  PDO_FH_SPARE_7                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_7; /* PDO_R1_PDO_FH_SPARE_7 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_8_
{
        volatile struct /* 0x1A0141A8 */
        {
                FIELD  PDO_FH_SPARE_8                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_8; /* PDO_R1_PDO_FH_SPARE_8 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_9_
{
        volatile struct /* 0x1A0141AC */
        {
                FIELD  PDO_FH_SPARE_9                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_9; /* PDO_R1_PDO_FH_SPARE_9 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_10_
{
        volatile struct /* 0x1A0141B0 */
        {
                FIELD  PDO_FH_SPARE_10                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_10;    /* PDO_R1_PDO_FH_SPARE_10 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_11_
{
        volatile struct /* 0x1A0141B4 */
        {
                FIELD  PDO_FH_SPARE_11                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_11;    /* PDO_R1_PDO_FH_SPARE_11 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_12_
{
        volatile struct /* 0x1A0141B8 */
        {
                FIELD  PDO_FH_SPARE_12                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_12;    /* PDO_R1_PDO_FH_SPARE_12 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_13_
{
        volatile struct /* 0x1A0141BC */
        {
                FIELD  PDO_FH_SPARE_13                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_13;    /* PDO_R1_PDO_FH_SPARE_13 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_14_
{
        volatile struct /* 0x1A0141C0 */
        {
                FIELD  PDO_FH_SPARE_14                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_14;    /* PDO_R1_PDO_FH_SPARE_14 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_15_
{
        volatile struct /* 0x1A0141C4 */
        {
                FIELD  PDO_FH_SPARE_15                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_15;    /* PDO_R1_PDO_FH_SPARE_15 */

typedef volatile union _REG_PDO_R1_PDO_FH_SPARE_16_
{
        volatile struct /* 0x1A0141C8 */
        {
                FIELD  PDO_FH_SPARE_16                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_PDO_R1_PDO_FH_SPARE_16;    /* PDO_R1_PDO_FH_SPARE_16 */

typedef volatile union _REG_BPCI_R1_BPCI_BASE_ADDR_
{
        volatile struct /* 0x1A0141D0 */
        {
                FIELD  BPCI_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_BASE_ADDR;    /* BPCI_R1_BPCI_BASE_ADDR */

typedef volatile union _REG_BPCI_R1_BPCI_OFST_ADDR_
{
        volatile struct /* 0x1A0141D4 */
        {
                FIELD  BPCI_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_OFST_ADDR;    /* BPCI_R1_BPCI_OFST_ADDR */

typedef volatile union _REG_BPCI_R1_BPCI_DRS_
{
        volatile struct /* 0x1A0141D8 */
        {
                FIELD  BPCI_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  BPCI_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_DRS;  /* BPCI_R1_BPCI_DRS */

typedef volatile union _REG_BPCI_R1_BPCI_XSIZE_
{
        volatile struct /* 0x1A0141DC */
        {
                FIELD  BPCI_XSIZE                                                : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_XSIZE;    /* BPCI_R1_BPCI_XSIZE */

typedef volatile union _REG_BPCI_R1_BPCI_YSIZE_
{
        volatile struct /* 0x1A0141E0 */
        {
                FIELD  BPCI_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_YSIZE;    /* BPCI_R1_BPCI_YSIZE */

typedef volatile union _REG_BPCI_R1_BPCI_STRIDE_
{
        volatile struct /* 0x1A0141E4 */
        {
                FIELD  BPCI_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BPCI_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  BPCI_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  BPCI_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  BPCI_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  BPCI_SWAP                                                 :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_STRIDE;   /* BPCI_R1_BPCI_STRIDE */

typedef volatile union _REG_BPCI_R1_BPCI_CON_
{
        volatile struct /* 0x1A0141E8 */
        {
                FIELD  BPCI_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  BPCI_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_CON;  /* BPCI_R1_BPCI_CON */

typedef volatile union _REG_BPCI_R1_BPCI_CON2_
{
        volatile struct /* 0x1A0141EC */
        {
                FIELD  BPCI_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_CON2; /* BPCI_R1_BPCI_CON2 */

typedef volatile union _REG_BPCI_R1_BPCI_CON3_
{
        volatile struct /* 0x1A0141F0 */
        {
                FIELD  BPCI_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_CON3; /* BPCI_R1_BPCI_CON3 */

typedef volatile union _REG_BPCI_R1_BPCI_CROP_
{
        volatile struct /* 0x1A0141F4 */
        {
                FIELD  BPCI_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BPCI_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_CROP; /* BPCI_R1_BPCI_CROP */

typedef volatile union _REG_BPCI_R1_BPCI_CON4_
{
        volatile struct /* 0x1A0141F8 */
        {
                FIELD  BPCI_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  BPCI_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R1_BPCI_CON4; /* BPCI_R1_BPCI_CON4 */

typedef volatile union _REG_BPCI_R2_BPCI_BASE_ADDR_
{
        volatile struct /* 0x1A014200 */
        {
                FIELD  BPCI_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_BASE_ADDR;    /* BPCI_R2_BPCI_BASE_ADDR */

typedef volatile union _REG_BPCI_R2_BPCI_OFST_ADDR_
{
        volatile struct /* 0x1A014204 */
        {
                FIELD  BPCI_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_OFST_ADDR;    /* BPCI_R2_BPCI_OFST_ADDR */

typedef volatile union _REG_BPCI_R2_BPCI_DRS_
{
        volatile struct /* 0x1A014208 */
        {
                FIELD  BPCI_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  BPCI_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_DRS;  /* BPCI_R2_BPCI_DRS */

typedef volatile union _REG_BPCI_R2_BPCI_XSIZE_
{
        volatile struct /* 0x1A01420C */
        {
                FIELD  BPCI_XSIZE                                                : 20;      /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_XSIZE;    /* BPCI_R2_BPCI_XSIZE */

typedef volatile union _REG_BPCI_R2_BPCI_YSIZE_
{
        volatile struct /* 0x1A014210 */
        {
                FIELD  BPCI_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_YSIZE;    /* BPCI_R2_BPCI_YSIZE */

typedef volatile union _REG_BPCI_R2_BPCI_STRIDE_
{
        volatile struct /* 0x1A014214 */
        {
                FIELD  BPCI_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BPCI_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  BPCI_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  BPCI_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  BPCI_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  BPCI_SWAP                                                 :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_STRIDE;   /* BPCI_R2_BPCI_STRIDE */

typedef volatile union _REG_BPCI_R2_BPCI_CON_
{
        volatile struct /* 0x1A014218 */
        {
                FIELD  BPCI_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  BPCI_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_CON;  /* BPCI_R2_BPCI_CON */

typedef volatile union _REG_BPCI_R2_BPCI_CON2_
{
        volatile struct /* 0x1A01421C */
        {
                FIELD  BPCI_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_CON2; /* BPCI_R2_BPCI_CON2 */

typedef volatile union _REG_BPCI_R2_BPCI_CON3_
{
        volatile struct /* 0x1A014220 */
        {
                FIELD  BPCI_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_CON3; /* BPCI_R2_BPCI_CON3 */

typedef volatile union _REG_BPCI_R2_BPCI_CROP_
{
        volatile struct /* 0x1A014224 */
        {
                FIELD  BPCI_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BPCI_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_CROP; /* BPCI_R2_BPCI_CROP */

typedef volatile union _REG_BPCI_R2_BPCI_CON4_
{
        volatile struct /* 0x1A014228 */
        {
                FIELD  BPCI_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  BPCI_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  BPCI_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_BPCI_R2_BPCI_CON4; /* BPCI_R2_BPCI_CON4 */

typedef volatile union _REG_UFDI_R2_UFDI_BASE_ADDR_
{
        volatile struct /* 0x1A014260 */
        {
                FIELD  UFDI_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_BASE_ADDR;    /* UFDI_R2_UFDI_BASE_ADDR */

typedef volatile union _REG_UFDI_R2_UFDI_OFST_ADDR_
{
        volatile struct /* 0x1A014264 */
        {
                FIELD  UFDI_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_OFST_ADDR;    /* UFDI_R2_UFDI_OFST_ADDR */

typedef volatile union _REG_UFDI_R2_UFDI_DRS_
{
        volatile struct /* 0x1A014268 */
        {
                FIELD  UFDI_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFDI_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFDI_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_DRS;  /* UFDI_R2_UFDI_DRS */

typedef volatile union _REG_UFDI_R2_UFDI_XSIZE_
{
        volatile struct /* 0x1A01426C */
        {
                FIELD  UFDI_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_XSIZE;    /* UFDI_R2_UFDI_XSIZE */

typedef volatile union _REG_UFDI_R2_UFDI_YSIZE_
{
        volatile struct /* 0x1A014270 */
        {
                FIELD  UFDI_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_YSIZE;    /* UFDI_R2_UFDI_YSIZE */

typedef volatile union _REG_UFDI_R2_UFDI_STRIDE_
{
        volatile struct /* 0x1A014274 */
        {
                FIELD  UFDI_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFDI_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  UFDI_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  UFDI_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  UFDI_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  UFDI_SWAP                                                 :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_STRIDE;   /* UFDI_R2_UFDI_STRIDE */

typedef volatile union _REG_UFDI_R2_UFDI_CON_
{
        volatile struct /* 0x1A014278 */
        {
                FIELD  UFDI_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  UFDI_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_CON;  /* UFDI_R2_UFDI_CON */

typedef volatile union _REG_UFDI_R2_UFDI_CON2_
{
        volatile struct /* 0x1A01427C */
        {
                FIELD  UFDI_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFDI_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_CON2; /* UFDI_R2_UFDI_CON2 */

typedef volatile union _REG_UFDI_R2_UFDI_CON3_
{
        volatile struct /* 0x1A014280 */
        {
                FIELD  UFDI_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFDI_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_CON3; /* UFDI_R2_UFDI_CON3 */

typedef volatile union _REG_UFDI_R2_UFDI_CROP_
{
        volatile struct /* 0x1A014284 */
        {
                FIELD  UFDI_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFDI_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_CROP; /* UFDI_R2_UFDI_CROP */

typedef volatile union _REG_UFDI_R2_UFDI_CON4_
{
        volatile struct /* 0x1A014288 */
        {
                FIELD  UFDI_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFDI_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFDI_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFDI_R2_UFDI_CON4; /* UFDI_R2_UFDI_CON4 */

typedef volatile union _REG_LSCI_R1_LSCI_BASE_ADDR_
{
        volatile struct /* 0x1A014290 */
        {
                FIELD  LSCI_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_BASE_ADDR;    /* LSCI_R1_LSCI_BASE_ADDR */

typedef volatile union _REG_LSCI_R1_LSCI_OFST_ADDR_
{
        volatile struct /* 0x1A014294 */
        {
                FIELD  LSCI_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_OFST_ADDR;    /* LSCI_R1_LSCI_OFST_ADDR */

typedef volatile union _REG_LSCI_R1_LSCI_DRS_
{
        volatile struct /* 0x1A014298 */
        {
                FIELD  LSCI_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LSCI_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LSCI_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_DRS;  /* LSCI_R1_LSCI_DRS */

typedef volatile union _REG_LSCI_R1_LSCI_XSIZE_
{
        volatile struct /* 0x1A01429C */
        {
                FIELD  LSCI_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_XSIZE;    /* LSCI_R1_LSCI_XSIZE */

typedef volatile union _REG_LSCI_R1_LSCI_YSIZE_
{
        volatile struct /* 0x1A0142A0 */
        {
                FIELD  LSCI_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_YSIZE;    /* LSCI_R1_LSCI_YSIZE */

typedef volatile union _REG_LSCI_R1_LSCI_STRIDE_
{
        volatile struct /* 0x1A0142A4 */
        {
                FIELD  LSCI_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LSCI_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  LSCI_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  LSCI_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  LSCI_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  2;      /* 28..29, 0x30000000 */
                FIELD  LSCI_SWAP                                                 :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_STRIDE;   /* LSCI_R1_LSCI_STRIDE */

typedef volatile union _REG_LSCI_R1_LSCI_CON_
{
        volatile struct /* 0x1A0142A8 */
        {
                FIELD  LSCI_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  LSCI_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_CON;  /* LSCI_R1_LSCI_CON */

typedef volatile union _REG_LSCI_R1_LSCI_CON2_
{
        volatile struct /* 0x1A0142AC */
        {
                FIELD  LSCI_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LSCI_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_CON2; /* LSCI_R1_LSCI_CON2 */

typedef volatile union _REG_LSCI_R1_LSCI_CON3_
{
        volatile struct /* 0x1A0142B0 */
        {
                FIELD  LSCI_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LSCI_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_CON3; /* LSCI_R1_LSCI_CON3 */

typedef volatile union _REG_LSCI_R1_LSCI_CROP_
{
        volatile struct /* 0x1A0142B4 */
        {
                FIELD  LSCI_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LSCI_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_CROP; /* LSCI_R1_LSCI_CROP */

typedef volatile union _REG_LSCI_R1_LSCI_CON4_
{
        volatile struct /* 0x1A0142B8 */
        {
                FIELD  LSCI_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LSCI_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LSCI_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LSCI_R1_LSCI_CON4; /* LSCI_R1_LSCI_CON4 */

typedef volatile union _REG_TSFSO_R1_TSFSO_BASE_ADDR_
{
        volatile struct /* 0x1A0142C0 */
        {
                FIELD  TSFSO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_BASE_ADDR;  /* TSFSO_R1_TSFSO_BASE_ADDR */

typedef volatile union _REG_TSFSO_R1_TSFSO_OFST_ADDR_
{
        volatile struct /* 0x1A0142C4 */
        {
                FIELD  TSFSO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_OFST_ADDR;  /* TSFSO_R1_TSFSO_OFST_ADDR */

typedef volatile union _REG_TSFSO_R1_TSFSO_DRS_
{
        volatile struct /* 0x1A0142C8 */
        {
                FIELD  TSFSO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  TSFSO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  TSFSO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_DRS;    /* TSFSO_R1_TSFSO_DRS */

typedef volatile union _REG_TSFSO_R1_TSFSO_XSIZE_
{
        volatile struct /* 0x1A0142CC */
        {
                FIELD  TSFSO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_XSIZE;  /* TSFSO_R1_TSFSO_XSIZE */

typedef volatile union _REG_TSFSO_R1_TSFSO_YSIZE_
{
        volatile struct /* 0x1A0142D0 */
        {
                FIELD  TSFSO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_YSIZE;  /* TSFSO_R1_TSFSO_YSIZE */

typedef volatile union _REG_TSFSO_R1_TSFSO_STRIDE_
{
        volatile struct /* 0x1A0142D4 */
        {
                FIELD  TSFSO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  TSFSO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  TSFSO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  TSFSO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  TSFSO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_STRIDE; /* TSFSO_R1_TSFSO_STRIDE */

typedef volatile union _REG_TSFSO_R1_TSFSO_CON_
{
        volatile struct /* 0x1A0142D8 */
        {
                FIELD  TSFSO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  TSFSO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_CON;    /* TSFSO_R1_TSFSO_CON */

typedef volatile union _REG_TSFSO_R1_TSFSO_CON2_
{
        volatile struct /* 0x1A0142DC */
        {
                FIELD  TSFSO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  TSFSO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_CON2;   /* TSFSO_R1_TSFSO_CON2 */

typedef volatile union _REG_TSFSO_R1_TSFSO_CON3_
{
        volatile struct /* 0x1A0142E0 */
        {
                FIELD  TSFSO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  TSFSO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_CON3;   /* TSFSO_R1_TSFSO_CON3 */

typedef volatile union _REG_TSFSO_R1_TSFSO_CROP_
{
        volatile struct /* 0x1A0142E4 */
        {
                FIELD  TSFSO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  TSFSO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_CROP;   /* TSFSO_R1_TSFSO_CROP */

typedef volatile union _REG_TSFSO_R1_TSFSO_CON4_
{
        volatile struct /* 0x1A0142E8 */
        {
                FIELD  TSFSO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  TSFSO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  TSFSO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_CON4;   /* TSFSO_R1_TSFSO_CON4 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0142EC */
        {
                FIELD  TSFSO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_BASE_ADDR;   /* TSFSO_R1_TSFSO_FH_BASE_ADDR */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_2_
{
        volatile struct /* 0x1A0142F0 */
        {
                FIELD  TSFSO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_2; /* TSFSO_R1_TSFSO_FH_SPARE_2 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_3_
{
        volatile struct /* 0x1A0142F4 */
        {
                FIELD  TSFSO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_3; /* TSFSO_R1_TSFSO_FH_SPARE_3 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_4_
{
        volatile struct /* 0x1A0142F8 */
        {
                FIELD  TSFSO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_4; /* TSFSO_R1_TSFSO_FH_SPARE_4 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_5_
{
        volatile struct /* 0x1A0142FC */
        {
                FIELD  TSFSO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_5; /* TSFSO_R1_TSFSO_FH_SPARE_5 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_6_
{
        volatile struct /* 0x1A014300 */
        {
                FIELD  TSFSO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_6; /* TSFSO_R1_TSFSO_FH_SPARE_6 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_7_
{
        volatile struct /* 0x1A014304 */
        {
                FIELD  TSFSO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_7; /* TSFSO_R1_TSFSO_FH_SPARE_7 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_8_
{
        volatile struct /* 0x1A014308 */
        {
                FIELD  TSFSO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_8; /* TSFSO_R1_TSFSO_FH_SPARE_8 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_9_
{
        volatile struct /* 0x1A01430C */
        {
                FIELD  TSFSO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_9; /* TSFSO_R1_TSFSO_FH_SPARE_9 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_10_
{
        volatile struct /* 0x1A014310 */
        {
                FIELD  TSFSO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_10;    /* TSFSO_R1_TSFSO_FH_SPARE_10 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_11_
{
        volatile struct /* 0x1A014314 */
        {
                FIELD  TSFSO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_11;    /* TSFSO_R1_TSFSO_FH_SPARE_11 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_12_
{
        volatile struct /* 0x1A014318 */
        {
                FIELD  TSFSO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_12;    /* TSFSO_R1_TSFSO_FH_SPARE_12 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_13_
{
        volatile struct /* 0x1A01431C */
        {
                FIELD  TSFSO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_13;    /* TSFSO_R1_TSFSO_FH_SPARE_13 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_14_
{
        volatile struct /* 0x1A014320 */
        {
                FIELD  TSFSO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_14;    /* TSFSO_R1_TSFSO_FH_SPARE_14 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_15_
{
        volatile struct /* 0x1A014324 */
        {
                FIELD  TSFSO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_15;    /* TSFSO_R1_TSFSO_FH_SPARE_15 */

typedef volatile union _REG_TSFSO_R1_TSFSO_FH_SPARE_16_
{
        volatile struct /* 0x1A014328 */
        {
                FIELD  TSFSO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_TSFSO_R1_TSFSO_FH_SPARE_16;    /* TSFSO_R1_TSFSO_FH_SPARE_16 */

typedef volatile union _REG_AAO_R1_AAO_BASE_ADDR_
{
        volatile struct /* 0x1A0143A0 */
        {
                FIELD  AAO_BASE_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_BASE_ADDR;  /* AAO_R1_AAO_BASE_ADDR */

typedef volatile union _REG_AAO_R1_AAO_OFST_ADDR_
{
        volatile struct /* 0x1A0143A4 */
        {
                FIELD  AAO_OFST_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_OFST_ADDR;  /* AAO_R1_AAO_OFST_ADDR */

typedef volatile union _REG_AAO_R1_AAO_DRS_
{
        volatile struct /* 0x1A0143A8 */
        {
                FIELD  AAO_FIFO_DRS_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AAO_FIFO_DRS_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  AAO_FIFO_DRS_EN                                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_DRS;    /* AAO_R1_AAO_DRS */

typedef volatile union _REG_AAO_R1_AAO_XSIZE_
{
        volatile struct /* 0x1A0143AC */
        {
                FIELD  AAO_XSIZE                                                 : 19;      /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_XSIZE;  /* AAO_R1_AAO_XSIZE */

typedef volatile union _REG_AAO_R1_AAO_YSIZE_
{
        volatile struct /* 0x1A0143B0 */
        {
                FIELD  AAO_YSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_YSIZE;  /* AAO_R1_AAO_YSIZE */

typedef volatile union _REG_AAO_R1_AAO_STRIDE_
{
        volatile struct /* 0x1A0143B4 */
        {
                FIELD  AAO_STRIDE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  AAO_BUS_SIZE                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  AAO_FORMAT                                                :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  AAO_FORMAT_EN                                             :  1;      /* 26..26, 0x04000000 */
                FIELD  AAO_BUS_SIZE_EN                                           :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_STRIDE; /* AAO_R1_AAO_STRIDE */

typedef volatile union _REG_AAO_R1_AAO_CON_
{
        volatile struct /* 0x1A0143B8 */
        {
                FIELD  AAO_FIFO_SIZE                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  AAO_MAX_BURST_LEN                                         :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_CON;    /* AAO_R1_AAO_CON */

typedef volatile union _REG_AAO_R1_AAO_CON2_
{
        volatile struct /* 0x1A0143BC */
        {
                FIELD  AAO_FIFO_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AAO_FIFO_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_CON2;   /* AAO_R1_AAO_CON2 */

typedef volatile union _REG_AAO_R1_AAO_CON3_
{
        volatile struct /* 0x1A0143C0 */
        {
                FIELD  AAO_FIFO_PRE_PRI_THRL                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AAO_FIFO_PRE_PRI_THRH                                     : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_CON3;   /* AAO_R1_AAO_CON3 */

typedef volatile union _REG_AAO_R1_AAO_CROP_
{
        volatile struct /* 0x1A0143C4 */
        {
                FIELD  AAO_XOFFSET                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  AAO_YOFFSET                                               : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_CROP;   /* AAO_R1_AAO_CROP */

typedef volatile union _REG_AAO_R1_AAO_CON4_
{
        volatile struct /* 0x1A0143C8 */
        {
                FIELD  AAO_FIFO_DVFS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AAO_FIFO_DVFS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  AAO_FIFO_DVFS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_CON4;   /* AAO_R1_AAO_CON4 */

typedef volatile union _REG_AAO_R1_AAO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0143CC */
        {
                FIELD  AAO_FH_BASE_ADDR                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_BASE_ADDR;   /* AAO_R1_AAO_FH_BASE_ADDR */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_2_
{
        volatile struct /* 0x1A0143D0 */
        {
                FIELD  AAO_FH_SPARE_2                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_2; /* AAO_R1_AAO_FH_SPARE_2 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_3_
{
        volatile struct /* 0x1A0143D4 */
        {
                FIELD  AAO_FH_SPARE_3                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_3; /* AAO_R1_AAO_FH_SPARE_3 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_4_
{
        volatile struct /* 0x1A0143D8 */
        {
                FIELD  AAO_FH_SPARE_4                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_4; /* AAO_R1_AAO_FH_SPARE_4 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_5_
{
        volatile struct /* 0x1A0143DC */
        {
                FIELD  AAO_FH_SPARE_5                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_5; /* AAO_R1_AAO_FH_SPARE_5 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_6_
{
        volatile struct /* 0x1A0143E0 */
        {
                FIELD  AAO_FH_SPARE_6                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_6; /* AAO_R1_AAO_FH_SPARE_6 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_7_
{
        volatile struct /* 0x1A0143E4 */
        {
                FIELD  AAO_FH_SPARE_7                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_7; /* AAO_R1_AAO_FH_SPARE_7 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_8_
{
        volatile struct /* 0x1A0143E8 */
        {
                FIELD  AAO_FH_SPARE_8                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_8; /* AAO_R1_AAO_FH_SPARE_8 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_9_
{
        volatile struct /* 0x1A0143EC */
        {
                FIELD  AAO_FH_SPARE_9                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_9; /* AAO_R1_AAO_FH_SPARE_9 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_10_
{
        volatile struct /* 0x1A0143F0 */
        {
                FIELD  AAO_FH_SPARE_10                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_10;    /* AAO_R1_AAO_FH_SPARE_10 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_11_
{
        volatile struct /* 0x1A0143F4 */
        {
                FIELD  AAO_FH_SPARE_11                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_11;    /* AAO_R1_AAO_FH_SPARE_11 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_12_
{
        volatile struct /* 0x1A0143F8 */
        {
                FIELD  AAO_FH_SPARE_12                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_12;    /* AAO_R1_AAO_FH_SPARE_12 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_13_
{
        volatile struct /* 0x1A0143FC */
        {
                FIELD  AAO_FH_SPARE_13                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_13;    /* AAO_R1_AAO_FH_SPARE_13 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_14_
{
        volatile struct /* 0x1A014400 */
        {
                FIELD  AAO_FH_SPARE_14                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_14;    /* AAO_R1_AAO_FH_SPARE_14 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_15_
{
        volatile struct /* 0x1A014404 */
        {
                FIELD  AAO_FH_SPARE_15                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_15;    /* AAO_R1_AAO_FH_SPARE_15 */

typedef volatile union _REG_AAO_R1_AAO_FH_SPARE_16_
{
        volatile struct /* 0x1A014408 */
        {
                FIELD  AAO_FH_SPARE_16                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AAO_R1_AAO_FH_SPARE_16;    /* AAO_R1_AAO_FH_SPARE_16 */

typedef volatile union _REG_AFO_R1_AFO_BASE_ADDR_
{
        volatile struct /* 0x1A014410 */
        {
                FIELD  AFO_BASE_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_BASE_ADDR;  /* AFO_R1_AFO_BASE_ADDR */

typedef volatile union _REG_AFO_R1_AFO_OFST_ADDR_
{
        volatile struct /* 0x1A014414 */
        {
                FIELD  AFO_OFST_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_OFST_ADDR;  /* AFO_R1_AFO_OFST_ADDR */

typedef volatile union _REG_AFO_R1_AFO_DRS_
{
        volatile struct /* 0x1A014418 */
        {
                FIELD  AFO_FIFO_DRS_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AFO_FIFO_DRS_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  AFO_FIFO_DRS_EN                                           :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_DRS;    /* AFO_R1_AFO_DRS */

typedef volatile union _REG_AFO_R1_AFO_XSIZE_
{
        volatile struct /* 0x1A01441C */
        {
                FIELD  AFO_XSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_XSIZE;  /* AFO_R1_AFO_XSIZE */

typedef volatile union _REG_AFO_R1_AFO_YSIZE_
{
        volatile struct /* 0x1A014420 */
        {
                FIELD  AFO_YSIZE                                                 : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_YSIZE;  /* AFO_R1_AFO_YSIZE */

typedef volatile union _REG_AFO_R1_AFO_STRIDE_
{
        volatile struct /* 0x1A014424 */
        {
                FIELD  AFO_STRIDE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  AFO_BUS_SIZE                                              :  4;      /* 16..19, 0x000F0000 */
                FIELD  AFO_FORMAT                                                :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  AFO_FORMAT_EN                                             :  1;      /* 26..26, 0x04000000 */
                FIELD  AFO_BUS_SIZE_EN                                           :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_STRIDE; /* AFO_R1_AFO_STRIDE */

typedef volatile union _REG_AFO_R1_AFO_CON_
{
        volatile struct /* 0x1A014428 */
        {
                FIELD  AFO_FIFO_SIZE                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  AFO_MAX_BURST_LEN                                         :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_CON;    /* AFO_R1_AFO_CON */

typedef volatile union _REG_AFO_R1_AFO_CON2_
{
        volatile struct /* 0x1A01442C */
        {
                FIELD  AFO_FIFO_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AFO_FIFO_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_CON2;   /* AFO_R1_AFO_CON2 */

typedef volatile union _REG_AFO_R1_AFO_CON3_
{
        volatile struct /* 0x1A014430 */
        {
                FIELD  AFO_FIFO_PRE_PRI_THRL                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AFO_FIFO_PRE_PRI_THRH                                     : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_CON3;   /* AFO_R1_AFO_CON3 */

typedef volatile union _REG_AFO_R1_AFO_CROP_
{
        volatile struct /* 0x1A014434 */
        {
                FIELD  AFO_XOFFSET                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  AFO_YOFFSET                                               : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_CROP;   /* AFO_R1_AFO_CROP */

typedef volatile union _REG_AFO_R1_AFO_CON4_
{
        volatile struct /* 0x1A014438 */
        {
                FIELD  AFO_FIFO_DVFS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  AFO_FIFO_DVFS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  AFO_FIFO_DVFS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_CON4;   /* AFO_R1_AFO_CON4 */

typedef volatile union _REG_AFO_R1_AFO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01443C */
        {
                FIELD  AFO_FH_BASE_ADDR                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_BASE_ADDR;   /* AFO_R1_AFO_FH_BASE_ADDR */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_2_
{
        volatile struct /* 0x1A014440 */
        {
                FIELD  AFO_FH_SPARE_2                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_2; /* AFO_R1_AFO_FH_SPARE_2 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_3_
{
        volatile struct /* 0x1A014444 */
        {
                FIELD  AFO_FH_SPARE_3                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_3; /* AFO_R1_AFO_FH_SPARE_3 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_4_
{
        volatile struct /* 0x1A014448 */
        {
                FIELD  AFO_FH_SPARE_4                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_4; /* AFO_R1_AFO_FH_SPARE_4 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_5_
{
        volatile struct /* 0x1A01444C */
        {
                FIELD  AFO_FH_SPARE_5                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_5; /* AFO_R1_AFO_FH_SPARE_5 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_6_
{
        volatile struct /* 0x1A014450 */
        {
                FIELD  AFO_FH_SPARE_6                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_6; /* AFO_R1_AFO_FH_SPARE_6 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_7_
{
        volatile struct /* 0x1A014454 */
        {
                FIELD  AFO_FH_SPARE_7                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_7; /* AFO_R1_AFO_FH_SPARE_7 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_8_
{
        volatile struct /* 0x1A014458 */
        {
                FIELD  AFO_FH_SPARE_8                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_8; /* AFO_R1_AFO_FH_SPARE_8 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_9_
{
        volatile struct /* 0x1A01445C */
        {
                FIELD  AFO_FH_SPARE_9                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_9; /* AFO_R1_AFO_FH_SPARE_9 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_10_
{
        volatile struct /* 0x1A014460 */
        {
                FIELD  AFO_FH_SPARE_10                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_10;    /* AFO_R1_AFO_FH_SPARE_10 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_11_
{
        volatile struct /* 0x1A014464 */
        {
                FIELD  AFO_FH_SPARE_11                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_11;    /* AFO_R1_AFO_FH_SPARE_11 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_12_
{
        volatile struct /* 0x1A014468 */
        {
                FIELD  AFO_FH_SPARE_12                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_12;    /* AFO_R1_AFO_FH_SPARE_12 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_13_
{
        volatile struct /* 0x1A01446C */
        {
                FIELD  AFO_FH_SPARE_13                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_13;    /* AFO_R1_AFO_FH_SPARE_13 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_14_
{
        volatile struct /* 0x1A014470 */
        {
                FIELD  AFO_FH_SPARE_14                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_14;    /* AFO_R1_AFO_FH_SPARE_14 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_15_
{
        volatile struct /* 0x1A014474 */
        {
                FIELD  AFO_FH_SPARE_15                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_15;    /* AFO_R1_AFO_FH_SPARE_15 */

typedef volatile union _REG_AFO_R1_AFO_FH_SPARE_16_
{
        volatile struct /* 0x1A014478 */
        {
                FIELD  AFO_FH_SPARE_16                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_AFO_R1_AFO_FH_SPARE_16;    /* AFO_R1_AFO_FH_SPARE_16 */

typedef volatile union _REG_FLKO_R1_FLKO_BASE_ADDR_
{
        volatile struct /* 0x1A014480 */
        {
                FIELD  FLKO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_BASE_ADDR;    /* FLKO_R1_FLKO_BASE_ADDR */

typedef volatile union _REG_FLKO_R1_FLKO_OFST_ADDR_
{
        volatile struct /* 0x1A014484 */
        {
                FIELD  FLKO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_OFST_ADDR;    /* FLKO_R1_FLKO_OFST_ADDR */

typedef volatile union _REG_FLKO_R1_FLKO_DRS_
{
        volatile struct /* 0x1A014488 */
        {
                FIELD  FLKO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FLKO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  FLKO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_DRS;  /* FLKO_R1_FLKO_DRS */

typedef volatile union _REG_FLKO_R1_FLKO_XSIZE_
{
        volatile struct /* 0x1A01448C */
        {
                FIELD  FLKO_XSIZE                                                : 18;      /*  0..17, 0x0003FFFF */
                FIELD  rsv_18                                                    : 14;      /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_XSIZE;    /* FLKO_R1_FLKO_XSIZE */

typedef volatile union _REG_FLKO_R1_FLKO_YSIZE_
{
        volatile struct /* 0x1A014490 */
        {
                FIELD  FLKO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_YSIZE;    /* FLKO_R1_FLKO_YSIZE */

typedef volatile union _REG_FLKO_R1_FLKO_STRIDE_
{
        volatile struct /* 0x1A014494 */
        {
                FIELD  FLKO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  FLKO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  FLKO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  FLKO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  FLKO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_STRIDE;   /* FLKO_R1_FLKO_STRIDE */

typedef volatile union _REG_FLKO_R1_FLKO_CON_
{
        volatile struct /* 0x1A014498 */
        {
                FIELD  FLKO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  FLKO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_CON;  /* FLKO_R1_FLKO_CON */

typedef volatile union _REG_FLKO_R1_FLKO_CON2_
{
        volatile struct /* 0x1A01449C */
        {
                FIELD  FLKO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FLKO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_CON2; /* FLKO_R1_FLKO_CON2 */

typedef volatile union _REG_FLKO_R1_FLKO_CON3_
{
        volatile struct /* 0x1A0144A0 */
        {
                FIELD  FLKO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FLKO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_CON3; /* FLKO_R1_FLKO_CON3 */

typedef volatile union _REG_FLKO_R1_FLKO_CROP_
{
        volatile struct /* 0x1A0144A4 */
        {
                FIELD  FLKO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  FLKO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_CROP; /* FLKO_R1_FLKO_CROP */

typedef volatile union _REG_FLKO_R1_FLKO_CON4_
{
        volatile struct /* 0x1A0144A8 */
        {
                FIELD  FLKO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FLKO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  FLKO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_CON4; /* FLKO_R1_FLKO_CON4 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0144AC */
        {
                FIELD  FLKO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_BASE_ADDR; /* FLKO_R1_FLKO_FH_BASE_ADDR */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_2_
{
        volatile struct /* 0x1A0144B0 */
        {
                FIELD  FLKO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_2;   /* FLKO_R1_FLKO_FH_SPARE_2 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_3_
{
        volatile struct /* 0x1A0144B4 */
        {
                FIELD  FLKO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_3;   /* FLKO_R1_FLKO_FH_SPARE_3 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_4_
{
        volatile struct /* 0x1A0144B8 */
        {
                FIELD  FLKO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_4;   /* FLKO_R1_FLKO_FH_SPARE_4 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_5_
{
        volatile struct /* 0x1A0144BC */
        {
                FIELD  FLKO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_5;   /* FLKO_R1_FLKO_FH_SPARE_5 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_6_
{
        volatile struct /* 0x1A0144C0 */
        {
                FIELD  FLKO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_6;   /* FLKO_R1_FLKO_FH_SPARE_6 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_7_
{
        volatile struct /* 0x1A0144C4 */
        {
                FIELD  FLKO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_7;   /* FLKO_R1_FLKO_FH_SPARE_7 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_8_
{
        volatile struct /* 0x1A0144C8 */
        {
                FIELD  FLKO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_8;   /* FLKO_R1_FLKO_FH_SPARE_8 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_9_
{
        volatile struct /* 0x1A0144CC */
        {
                FIELD  FLKO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_9;   /* FLKO_R1_FLKO_FH_SPARE_9 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_10_
{
        volatile struct /* 0x1A0144D0 */
        {
                FIELD  FLKO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_10;  /* FLKO_R1_FLKO_FH_SPARE_10 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_11_
{
        volatile struct /* 0x1A0144D4 */
        {
                FIELD  FLKO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_11;  /* FLKO_R1_FLKO_FH_SPARE_11 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_12_
{
        volatile struct /* 0x1A0144D8 */
        {
                FIELD  FLKO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_12;  /* FLKO_R1_FLKO_FH_SPARE_12 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_13_
{
        volatile struct /* 0x1A0144DC */
        {
                FIELD  FLKO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_13;  /* FLKO_R1_FLKO_FH_SPARE_13 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_14_
{
        volatile struct /* 0x1A0144E0 */
        {
                FIELD  FLKO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_14;  /* FLKO_R1_FLKO_FH_SPARE_14 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_15_
{
        volatile struct /* 0x1A0144E4 */
        {
                FIELD  FLKO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_15;  /* FLKO_R1_FLKO_FH_SPARE_15 */

typedef volatile union _REG_FLKO_R1_FLKO_FH_SPARE_16_
{
        volatile struct /* 0x1A0144E8 */
        {
                FIELD  FLKO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_FLKO_R1_FLKO_FH_SPARE_16;  /* FLKO_R1_FLKO_FH_SPARE_16 */

typedef volatile union _REG_LTMSO_R1_LTMSO_BASE_ADDR_
{
        volatile struct /* 0x1A0144F0 */
        {
                FIELD  LTMSO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_BASE_ADDR;  /* LTMSO_R1_LTMSO_BASE_ADDR */

typedef volatile union _REG_LTMSO_R1_LTMSO_OFST_ADDR_
{
        volatile struct /* 0x1A0144F4 */
        {
                FIELD  LTMSO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_OFST_ADDR;  /* LTMSO_R1_LTMSO_OFST_ADDR */

typedef volatile union _REG_LTMSO_R1_LTMSO_DRS_
{
        volatile struct /* 0x1A0144F8 */
        {
                FIELD  LTMSO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTMSO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LTMSO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_DRS;    /* LTMSO_R1_LTMSO_DRS */

typedef volatile union _REG_LTMSO_R1_LTMSO_XSIZE_
{
        volatile struct /* 0x1A0144FC */
        {
                FIELD  LTMSO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_XSIZE;  /* LTMSO_R1_LTMSO_XSIZE */

typedef volatile union _REG_LTMSO_R1_LTMSO_YSIZE_
{
        volatile struct /* 0x1A014500 */
        {
                FIELD  LTMSO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_YSIZE;  /* LTMSO_R1_LTMSO_YSIZE */

typedef volatile union _REG_LTMSO_R1_LTMSO_STRIDE_
{
        volatile struct /* 0x1A014504 */
        {
                FIELD  LTMSO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LTMSO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  LTMSO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  LTMSO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  LTMSO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_STRIDE; /* LTMSO_R1_LTMSO_STRIDE */

typedef volatile union _REG_LTMSO_R1_LTMSO_CON_
{
        volatile struct /* 0x1A014508 */
        {
                FIELD  LTMSO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  LTMSO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_CON;    /* LTMSO_R1_LTMSO_CON */

typedef volatile union _REG_LTMSO_R1_LTMSO_CON2_
{
        volatile struct /* 0x1A01450C */
        {
                FIELD  LTMSO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTMSO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_CON2;   /* LTMSO_R1_LTMSO_CON2 */

typedef volatile union _REG_LTMSO_R1_LTMSO_CON3_
{
        volatile struct /* 0x1A014510 */
        {
                FIELD  LTMSO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTMSO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_CON3;   /* LTMSO_R1_LTMSO_CON3 */

typedef volatile union _REG_LTMSO_R1_LTMSO_CROP_
{
        volatile struct /* 0x1A014514 */
        {
                FIELD  LTMSO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LTMSO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_CROP;   /* LTMSO_R1_LTMSO_CROP */

typedef volatile union _REG_LTMSO_R1_LTMSO_CON4_
{
        volatile struct /* 0x1A014518 */
        {
                FIELD  LTMSO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LTMSO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LTMSO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_CON4;   /* LTMSO_R1_LTMSO_CON4 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01451C */
        {
                FIELD  LTMSO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_BASE_ADDR;   /* LTMSO_R1_LTMSO_FH_BASE_ADDR */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_2_
{
        volatile struct /* 0x1A014520 */
        {
                FIELD  LTMSO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_2; /* LTMSO_R1_LTMSO_FH_SPARE_2 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_3_
{
        volatile struct /* 0x1A014524 */
        {
                FIELD  LTMSO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_3; /* LTMSO_R1_LTMSO_FH_SPARE_3 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_4_
{
        volatile struct /* 0x1A014528 */
        {
                FIELD  LTMSO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_4; /* LTMSO_R1_LTMSO_FH_SPARE_4 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_5_
{
        volatile struct /* 0x1A01452C */
        {
                FIELD  LTMSO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_5; /* LTMSO_R1_LTMSO_FH_SPARE_5 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_6_
{
        volatile struct /* 0x1A014530 */
        {
                FIELD  LTMSO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_6; /* LTMSO_R1_LTMSO_FH_SPARE_6 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_7_
{
        volatile struct /* 0x1A014534 */
        {
                FIELD  LTMSO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_7; /* LTMSO_R1_LTMSO_FH_SPARE_7 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_8_
{
        volatile struct /* 0x1A014538 */
        {
                FIELD  LTMSO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_8; /* LTMSO_R1_LTMSO_FH_SPARE_8 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_9_
{
        volatile struct /* 0x1A01453C */
        {
                FIELD  LTMSO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_9; /* LTMSO_R1_LTMSO_FH_SPARE_9 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_10_
{
        volatile struct /* 0x1A014540 */
        {
                FIELD  LTMSO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_10;    /* LTMSO_R1_LTMSO_FH_SPARE_10 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_11_
{
        volatile struct /* 0x1A014544 */
        {
                FIELD  LTMSO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_11;    /* LTMSO_R1_LTMSO_FH_SPARE_11 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_12_
{
        volatile struct /* 0x1A014548 */
        {
                FIELD  LTMSO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_12;    /* LTMSO_R1_LTMSO_FH_SPARE_12 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_13_
{
        volatile struct /* 0x1A01454C */
        {
                FIELD  LTMSO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_13;    /* LTMSO_R1_LTMSO_FH_SPARE_13 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_14_
{
        volatile struct /* 0x1A014550 */
        {
                FIELD  LTMSO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_14;    /* LTMSO_R1_LTMSO_FH_SPARE_14 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_15_
{
        volatile struct /* 0x1A014554 */
        {
                FIELD  LTMSO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_15;    /* LTMSO_R1_LTMSO_FH_SPARE_15 */

typedef volatile union _REG_LTMSO_R1_LTMSO_FH_SPARE_16_
{
        volatile struct /* 0x1A014558 */
        {
                FIELD  LTMSO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LTMSO_R1_LTMSO_FH_SPARE_16;    /* LTMSO_R1_LTMSO_FH_SPARE_16 */

typedef volatile union _REG_LCESO_R1_LCESO_BASE_ADDR_
{
        volatile struct /* 0x1A014560 */
        {
                FIELD  LCESO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_BASE_ADDR;  /* LCESO_R1_LCESO_BASE_ADDR */

typedef volatile union _REG_LCESO_R1_LCESO_OFST_ADDR_
{
        volatile struct /* 0x1A014564 */
        {
                FIELD  LCESO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_OFST_ADDR;  /* LCESO_R1_LCESO_OFST_ADDR */

typedef volatile union _REG_LCESO_R1_LCESO_DRS_
{
        volatile struct /* 0x1A014568 */
        {
                FIELD  LCESO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LCESO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LCESO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_DRS;    /* LCESO_R1_LCESO_DRS */

typedef volatile union _REG_LCESO_R1_LCESO_XSIZE_
{
        volatile struct /* 0x1A01456C */
        {
                FIELD  LCESO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_XSIZE;  /* LCESO_R1_LCESO_XSIZE */

typedef volatile union _REG_LCESO_R1_LCESO_YSIZE_
{
        volatile struct /* 0x1A014570 */
        {
                FIELD  LCESO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_YSIZE;  /* LCESO_R1_LCESO_YSIZE */

typedef volatile union _REG_LCESO_R1_LCESO_STRIDE_
{
        volatile struct /* 0x1A014574 */
        {
                FIELD  LCESO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LCESO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  LCESO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  LCESO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  LCESO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_STRIDE; /* LCESO_R1_LCESO_STRIDE */

typedef volatile union _REG_LCESO_R1_LCESO_CON_
{
        volatile struct /* 0x1A014578 */
        {
                FIELD  LCESO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  LCESO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_CON;    /* LCESO_R1_LCESO_CON */

typedef volatile union _REG_LCESO_R1_LCESO_CON2_
{
        volatile struct /* 0x1A01457C */
        {
                FIELD  LCESO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LCESO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_CON2;   /* LCESO_R1_LCESO_CON2 */

typedef volatile union _REG_LCESO_R1_LCESO_CON3_
{
        volatile struct /* 0x1A014580 */
        {
                FIELD  LCESO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LCESO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_CON3;   /* LCESO_R1_LCESO_CON3 */

typedef volatile union _REG_LCESO_R1_LCESO_CROP_
{
        volatile struct /* 0x1A014584 */
        {
                FIELD  LCESO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LCESO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_CROP;   /* LCESO_R1_LCESO_CROP */

typedef volatile union _REG_LCESO_R1_LCESO_CON4_
{
        volatile struct /* 0x1A014588 */
        {
                FIELD  LCESO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LCESO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LCESO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_CON4;   /* LCESO_R1_LCESO_CON4 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01458C */
        {
                FIELD  LCESO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_BASE_ADDR;   /* LCESO_R1_LCESO_FH_BASE_ADDR */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_2_
{
        volatile struct /* 0x1A014590 */
        {
                FIELD  LCESO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_2; /* LCESO_R1_LCESO_FH_SPARE_2 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_3_
{
        volatile struct /* 0x1A014594 */
        {
                FIELD  LCESO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_3; /* LCESO_R1_LCESO_FH_SPARE_3 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_4_
{
        volatile struct /* 0x1A014598 */
        {
                FIELD  LCESO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_4; /* LCESO_R1_LCESO_FH_SPARE_4 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_5_
{
        volatile struct /* 0x1A01459C */
        {
                FIELD  LCESO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_5; /* LCESO_R1_LCESO_FH_SPARE_5 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_6_
{
        volatile struct /* 0x1A0145A0 */
        {
                FIELD  LCESO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_6; /* LCESO_R1_LCESO_FH_SPARE_6 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_7_
{
        volatile struct /* 0x1A0145A4 */
        {
                FIELD  LCESO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_7; /* LCESO_R1_LCESO_FH_SPARE_7 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_8_
{
        volatile struct /* 0x1A0145A8 */
        {
                FIELD  LCESO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_8; /* LCESO_R1_LCESO_FH_SPARE_8 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_9_
{
        volatile struct /* 0x1A0145AC */
        {
                FIELD  LCESO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_9; /* LCESO_R1_LCESO_FH_SPARE_9 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_10_
{
        volatile struct /* 0x1A0145B0 */
        {
                FIELD  LCESO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_10;    /* LCESO_R1_LCESO_FH_SPARE_10 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_11_
{
        volatile struct /* 0x1A0145B4 */
        {
                FIELD  LCESO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_11;    /* LCESO_R1_LCESO_FH_SPARE_11 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_12_
{
        volatile struct /* 0x1A0145B8 */
        {
                FIELD  LCESO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_12;    /* LCESO_R1_LCESO_FH_SPARE_12 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_13_
{
        volatile struct /* 0x1A0145BC */
        {
                FIELD  LCESO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_13;    /* LCESO_R1_LCESO_FH_SPARE_13 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_14_
{
        volatile struct /* 0x1A0145C0 */
        {
                FIELD  LCESO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_14;    /* LCESO_R1_LCESO_FH_SPARE_14 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_15_
{
        volatile struct /* 0x1A0145C4 */
        {
                FIELD  LCESO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_15;    /* LCESO_R1_LCESO_FH_SPARE_15 */

typedef volatile union _REG_LCESO_R1_LCESO_FH_SPARE_16_
{
        volatile struct /* 0x1A0145C8 */
        {
                FIELD  LCESO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LCESO_R1_LCESO_FH_SPARE_16;    /* LCESO_R1_LCESO_FH_SPARE_16 */

typedef volatile union _REG_RSSO_R1_RSSO_BASE_ADDR_
{
        volatile struct /* 0x1A014640 */
        {
                FIELD  RSSO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_BASE_ADDR;    /* RSSO_R1_RSSO_BASE_ADDR */

typedef volatile union _REG_RSSO_R1_RSSO_OFST_ADDR_
{
        volatile struct /* 0x1A014644 */
        {
                FIELD  RSSO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_OFST_ADDR;    /* RSSO_R1_RSSO_OFST_ADDR */

typedef volatile union _REG_RSSO_R1_RSSO_DRS_
{
        volatile struct /* 0x1A014648 */
        {
                FIELD  RSSO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RSSO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_DRS;  /* RSSO_R1_RSSO_DRS */

typedef volatile union _REG_RSSO_R1_RSSO_XSIZE_
{
        volatile struct /* 0x1A01464C */
        {
                FIELD  RSSO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_XSIZE;    /* RSSO_R1_RSSO_XSIZE */

typedef volatile union _REG_RSSO_R1_RSSO_YSIZE_
{
        volatile struct /* 0x1A014650 */
        {
                FIELD  RSSO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_YSIZE;    /* RSSO_R1_RSSO_YSIZE */

typedef volatile union _REG_RSSO_R1_RSSO_STRIDE_
{
        volatile struct /* 0x1A014654 */
        {
                FIELD  RSSO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSSO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  RSSO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  RSSO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  RSSO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_STRIDE;   /* RSSO_R1_RSSO_STRIDE */

typedef volatile union _REG_RSSO_R1_RSSO_CON_
{
        volatile struct /* 0x1A014658 */
        {
                FIELD  RSSO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  RSSO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_CON;  /* RSSO_R1_RSSO_CON */

typedef volatile union _REG_RSSO_R1_RSSO_CON2_
{
        volatile struct /* 0x1A01465C */
        {
                FIELD  RSSO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_CON2; /* RSSO_R1_RSSO_CON2 */

typedef volatile union _REG_RSSO_R1_RSSO_CON3_
{
        volatile struct /* 0x1A014660 */
        {
                FIELD  RSSO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_CON3; /* RSSO_R1_RSSO_CON3 */

typedef volatile union _REG_RSSO_R1_RSSO_CROP_
{
        volatile struct /* 0x1A014664 */
        {
                FIELD  RSSO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSSO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_CROP; /* RSSO_R1_RSSO_CROP */

typedef volatile union _REG_RSSO_R1_RSSO_CON4_
{
        volatile struct /* 0x1A014668 */
        {
                FIELD  RSSO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RSSO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_CON4; /* RSSO_R1_RSSO_CON4 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01466C */
        {
                FIELD  RSSO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_BASE_ADDR; /* RSSO_R1_RSSO_FH_BASE_ADDR */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_2_
{
        volatile struct /* 0x1A014670 */
        {
                FIELD  RSSO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_2;   /* RSSO_R1_RSSO_FH_SPARE_2 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_3_
{
        volatile struct /* 0x1A014674 */
        {
                FIELD  RSSO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_3;   /* RSSO_R1_RSSO_FH_SPARE_3 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_4_
{
        volatile struct /* 0x1A014678 */
        {
                FIELD  RSSO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_4;   /* RSSO_R1_RSSO_FH_SPARE_4 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_5_
{
        volatile struct /* 0x1A01467C */
        {
                FIELD  RSSO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_5;   /* RSSO_R1_RSSO_FH_SPARE_5 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_6_
{
        volatile struct /* 0x1A014680 */
        {
                FIELD  RSSO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_6;   /* RSSO_R1_RSSO_FH_SPARE_6 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_7_
{
        volatile struct /* 0x1A014684 */
        {
                FIELD  RSSO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_7;   /* RSSO_R1_RSSO_FH_SPARE_7 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_8_
{
        volatile struct /* 0x1A014688 */
        {
                FIELD  RSSO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_8;   /* RSSO_R1_RSSO_FH_SPARE_8 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_9_
{
        volatile struct /* 0x1A01468C */
        {
                FIELD  RSSO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_9;   /* RSSO_R1_RSSO_FH_SPARE_9 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_10_
{
        volatile struct /* 0x1A014690 */
        {
                FIELD  RSSO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_10;  /* RSSO_R1_RSSO_FH_SPARE_10 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_11_
{
        volatile struct /* 0x1A014694 */
        {
                FIELD  RSSO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_11;  /* RSSO_R1_RSSO_FH_SPARE_11 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_12_
{
        volatile struct /* 0x1A014698 */
        {
                FIELD  RSSO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_12;  /* RSSO_R1_RSSO_FH_SPARE_12 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_13_
{
        volatile struct /* 0x1A01469C */
        {
                FIELD  RSSO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_13;  /* RSSO_R1_RSSO_FH_SPARE_13 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_14_
{
        volatile struct /* 0x1A0146A0 */
        {
                FIELD  RSSO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_14;  /* RSSO_R1_RSSO_FH_SPARE_14 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_15_
{
        volatile struct /* 0x1A0146A4 */
        {
                FIELD  RSSO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_15;  /* RSSO_R1_RSSO_FH_SPARE_15 */

typedef volatile union _REG_RSSO_R1_RSSO_FH_SPARE_16_
{
        volatile struct /* 0x1A0146A8 */
        {
                FIELD  RSSO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R1_RSSO_FH_SPARE_16;  /* RSSO_R1_RSSO_FH_SPARE_16 */

typedef volatile union _REG_LMVO_R1_LMVO_BASE_ADDR_
{
        volatile struct /* 0x1A0146B0 */
        {
                FIELD  LMVO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_BASE_ADDR;    /* LMVO_R1_LMVO_BASE_ADDR */

typedef volatile union _REG_LMVO_R1_LMVO_OFST_ADDR_
{
        volatile struct /* 0x1A0146B4 */
        {
                FIELD  LMVO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_OFST_ADDR;    /* LMVO_R1_LMVO_OFST_ADDR */

typedef volatile union _REG_LMVO_R1_LMVO_DRS_
{
        volatile struct /* 0x1A0146B8 */
        {
                FIELD  LMVO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMVO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LMVO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_DRS;  /* LMVO_R1_LMVO_DRS */

typedef volatile union _REG_LMVO_R1_LMVO_XSIZE_
{
        volatile struct /* 0x1A0146BC */
        {
                FIELD  LMVO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_XSIZE;    /* LMVO_R1_LMVO_XSIZE */

typedef volatile union _REG_LMVO_R1_LMVO_YSIZE_
{
        volatile struct /* 0x1A0146C0 */
        {
                FIELD  LMVO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_YSIZE;    /* LMVO_R1_LMVO_YSIZE */

typedef volatile union _REG_LMVO_R1_LMVO_STRIDE_
{
        volatile struct /* 0x1A0146C4 */
        {
                FIELD  LMVO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LMVO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  LMVO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  LMVO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  LMVO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_STRIDE;   /* LMVO_R1_LMVO_STRIDE */

typedef volatile union _REG_LMVO_R1_LMVO_CON_
{
        volatile struct /* 0x1A0146C8 */
        {
                FIELD  LMVO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  LMVO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_CON;  /* LMVO_R1_LMVO_CON */

typedef volatile union _REG_LMVO_R1_LMVO_CON2_
{
        volatile struct /* 0x1A0146CC */
        {
                FIELD  LMVO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMVO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_CON2; /* LMVO_R1_LMVO_CON2 */

typedef volatile union _REG_LMVO_R1_LMVO_CON3_
{
        volatile struct /* 0x1A0146D0 */
        {
                FIELD  LMVO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMVO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_CON3; /* LMVO_R1_LMVO_CON3 */

typedef volatile union _REG_LMVO_R1_LMVO_CROP_
{
        volatile struct /* 0x1A0146D4 */
        {
                FIELD  LMVO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  LMVO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_CROP; /* LMVO_R1_LMVO_CROP */

typedef volatile union _REG_LMVO_R1_LMVO_CON4_
{
        volatile struct /* 0x1A0146D8 */
        {
                FIELD  LMVO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  LMVO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  LMVO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_CON4; /* LMVO_R1_LMVO_CON4 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0146DC */
        {
                FIELD  LMVO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_BASE_ADDR; /* LMVO_R1_LMVO_FH_BASE_ADDR */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_2_
{
        volatile struct /* 0x1A0146E0 */
        {
                FIELD  LMVO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_2;   /* LMVO_R1_LMVO_FH_SPARE_2 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_3_
{
        volatile struct /* 0x1A0146E4 */
        {
                FIELD  LMVO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_3;   /* LMVO_R1_LMVO_FH_SPARE_3 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_4_
{
        volatile struct /* 0x1A0146E8 */
        {
                FIELD  LMVO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_4;   /* LMVO_R1_LMVO_FH_SPARE_4 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_5_
{
        volatile struct /* 0x1A0146EC */
        {
                FIELD  LMVO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_5;   /* LMVO_R1_LMVO_FH_SPARE_5 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_6_
{
        volatile struct /* 0x1A0146F0 */
        {
                FIELD  LMVO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_6;   /* LMVO_R1_LMVO_FH_SPARE_6 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_7_
{
        volatile struct /* 0x1A0146F4 */
        {
                FIELD  LMVO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_7;   /* LMVO_R1_LMVO_FH_SPARE_7 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_8_
{
        volatile struct /* 0x1A0146F8 */
        {
                FIELD  LMVO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_8;   /* LMVO_R1_LMVO_FH_SPARE_8 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_9_
{
        volatile struct /* 0x1A0146FC */
        {
                FIELD  LMVO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_9;   /* LMVO_R1_LMVO_FH_SPARE_9 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_10_
{
        volatile struct /* 0x1A014700 */
        {
                FIELD  LMVO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_10;  /* LMVO_R1_LMVO_FH_SPARE_10 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_11_
{
        volatile struct /* 0x1A014704 */
        {
                FIELD  LMVO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_11;  /* LMVO_R1_LMVO_FH_SPARE_11 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_12_
{
        volatile struct /* 0x1A014708 */
        {
                FIELD  LMVO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_12;  /* LMVO_R1_LMVO_FH_SPARE_12 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_13_
{
        volatile struct /* 0x1A01470C */
        {
                FIELD  LMVO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_13;  /* LMVO_R1_LMVO_FH_SPARE_13 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_14_
{
        volatile struct /* 0x1A014710 */
        {
                FIELD  LMVO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_14;  /* LMVO_R1_LMVO_FH_SPARE_14 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_15_
{
        volatile struct /* 0x1A014714 */
        {
                FIELD  LMVO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_15;  /* LMVO_R1_LMVO_FH_SPARE_15 */

typedef volatile union _REG_LMVO_R1_LMVO_FH_SPARE_16_
{
        volatile struct /* 0x1A014718 */
        {
                FIELD  LMVO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_LMVO_R1_LMVO_FH_SPARE_16;  /* LMVO_R1_LMVO_FH_SPARE_16 */

typedef volatile union _REG_IMGO_R1_IMGO_BASE_ADDR_
{
        volatile struct /* 0x1A014720 */
        {
                FIELD  IMGO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_BASE_ADDR;    /* IMGO_R1_IMGO_BASE_ADDR */

typedef volatile union _REG_IMGO_R1_IMGO_OFST_ADDR_
{
        volatile struct /* 0x1A014724 */
        {
                FIELD  IMGO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_OFST_ADDR;    /* IMGO_R1_IMGO_OFST_ADDR */

typedef volatile union _REG_IMGO_R1_IMGO_DRS_
{
        volatile struct /* 0x1A014728 */
        {
                FIELD  IMGO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  IMGO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  IMGO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_DRS;  /* IMGO_R1_IMGO_DRS */

typedef volatile union _REG_IMGO_R1_IMGO_XSIZE_
{
        volatile struct /* 0x1A01472C */
        {
                FIELD  IMGO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_XSIZE;    /* IMGO_R1_IMGO_XSIZE */

typedef volatile union _REG_IMGO_R1_IMGO_YSIZE_
{
        volatile struct /* 0x1A014730 */
        {
                FIELD  IMGO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_YSIZE;    /* IMGO_R1_IMGO_YSIZE */

typedef volatile union _REG_IMGO_R1_IMGO_STRIDE_
{
        volatile struct /* 0x1A014734 */
        {
                FIELD  IMGO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  IMGO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  IMGO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  IMGO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  IMGO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_STRIDE;   /* IMGO_R1_IMGO_STRIDE */

typedef volatile union _REG_IMGO_R1_IMGO_CON_
{
        volatile struct /* 0x1A014738 */
        {
                FIELD  IMGO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  IMGO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_CON;  /* IMGO_R1_IMGO_CON */

typedef volatile union _REG_IMGO_R1_IMGO_CON2_
{
        volatile struct /* 0x1A01473C */
        {
                FIELD  IMGO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  IMGO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_CON2; /* IMGO_R1_IMGO_CON2 */

typedef volatile union _REG_IMGO_R1_IMGO_CON3_
{
        volatile struct /* 0x1A014740 */
        {
                FIELD  IMGO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  IMGO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_CON3; /* IMGO_R1_IMGO_CON3 */

typedef volatile union _REG_IMGO_R1_IMGO_CROP_
{
        volatile struct /* 0x1A014744 */
        {
                FIELD  IMGO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  IMGO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_CROP; /* IMGO_R1_IMGO_CROP */

typedef volatile union _REG_IMGO_R1_IMGO_CON4_
{
        volatile struct /* 0x1A014748 */
        {
                FIELD  IMGO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  IMGO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  IMGO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_CON4; /* IMGO_R1_IMGO_CON4 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01474C */
        {
                FIELD  IMGO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_BASE_ADDR; /* IMGO_R1_IMGO_FH_BASE_ADDR */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_2_
{
        volatile struct /* 0x1A014750 */
        {
                FIELD  IMGO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_2;   /* IMGO_R1_IMGO_FH_SPARE_2 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_3_
{
        volatile struct /* 0x1A014754 */
        {
                FIELD  IMGO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_3;   /* IMGO_R1_IMGO_FH_SPARE_3 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_4_
{
        volatile struct /* 0x1A014758 */
        {
                FIELD  IMGO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_4;   /* IMGO_R1_IMGO_FH_SPARE_4 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_5_
{
        volatile struct /* 0x1A01475C */
        {
                FIELD  IMGO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_5;   /* IMGO_R1_IMGO_FH_SPARE_5 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_6_
{
        volatile struct /* 0x1A014760 */
        {
                FIELD  IMGO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_6;   /* IMGO_R1_IMGO_FH_SPARE_6 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_7_
{
        volatile struct /* 0x1A014764 */
        {
                FIELD  IMGO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_7;   /* IMGO_R1_IMGO_FH_SPARE_7 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_8_
{
        volatile struct /* 0x1A014768 */
        {
                FIELD  IMGO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_8;   /* IMGO_R1_IMGO_FH_SPARE_8 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_9_
{
        volatile struct /* 0x1A01476C */
        {
                FIELD  E_IQ_LEVEL                                                : 2;       /*  0..1, 0x00000003 */
                FIELD  E_IS_UFE_FMT                                              : 1;       /*  2..2, 0x00000004 */
                FIELD  rsv                                                       : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_9;   /* IMGO_R1_IMGO_FH_SPARE_9 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_10_
{
        volatile struct /* 0x1A014770 */
        {
                FIELD  IMGO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_10;  /* IMGO_R1_IMGO_FH_SPARE_10 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_11_
{
        volatile struct /* 0x1A014774 */
        {
                FIELD  IMGO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_11;  /* IMGO_R1_IMGO_FH_SPARE_11 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_12_
{
        volatile struct /* 0x1A014778 */
        {
                FIELD  IMGO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_12;  /* IMGO_R1_IMGO_FH_SPARE_12 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_13_
{
        volatile struct /* 0x1A01477C */
        {
                FIELD  IMGO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_13;  /* IMGO_R1_IMGO_FH_SPARE_13 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_14_
{
        volatile struct /* 0x1A014780 */
        {
                FIELD  IMGO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_14;  /* IMGO_R1_IMGO_FH_SPARE_14 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_15_
{
        volatile struct /* 0x1A014784 */
        {
                FIELD  IMGO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_15;  /* IMGO_R1_IMGO_FH_SPARE_15 */

typedef volatile union _REG_IMGO_R1_IMGO_FH_SPARE_16_
{
        volatile struct /* 0x1A014788 */
        {
                FIELD  IMGO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_IMGO_R1_IMGO_FH_SPARE_16;  /* IMGO_R1_IMGO_FH_SPARE_16 */

typedef volatile union _REG_UFEO_R1_UFEO_BASE_ADDR_
{
        volatile struct /* 0x1A014790 */
        {
                FIELD  UFEO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_BASE_ADDR;    /* UFEO_R1_UFEO_BASE_ADDR */

typedef volatile union _REG_UFEO_R1_UFEO_OFST_ADDR_
{
        volatile struct /* 0x1A014794 */
        {
                FIELD  UFEO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_OFST_ADDR;    /* UFEO_R1_UFEO_OFST_ADDR */

typedef volatile union _REG_UFEO_R1_UFEO_DRS_
{
        volatile struct /* 0x1A014798 */
        {
                FIELD  UFEO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFEO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFEO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_DRS;  /* UFEO_R1_UFEO_DRS */

typedef volatile union _REG_UFEO_R1_UFEO_XSIZE_
{
        volatile struct /* 0x1A01479C */
        {
                FIELD  UFEO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_XSIZE;    /* UFEO_R1_UFEO_XSIZE */

typedef volatile union _REG_UFEO_R1_UFEO_YSIZE_
{
        volatile struct /* 0x1A0147A0 */
        {
                FIELD  UFEO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_YSIZE;    /* UFEO_R1_UFEO_YSIZE */

typedef volatile union _REG_UFEO_R1_UFEO_STRIDE_
{
        volatile struct /* 0x1A0147A4 */
        {
                FIELD  UFEO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFEO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  UFEO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  UFEO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  UFEO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_STRIDE;   /* UFEO_R1_UFEO_STRIDE */

typedef volatile union _REG_UFEO_R1_UFEO_CON_
{
        volatile struct /* 0x1A0147A8 */
        {
                FIELD  UFEO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  UFEO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_CON;  /* UFEO_R1_UFEO_CON */

typedef volatile union _REG_UFEO_R1_UFEO_CON2_
{
        volatile struct /* 0x1A0147AC */
        {
                FIELD  UFEO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFEO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_CON2; /* UFEO_R1_UFEO_CON2 */

typedef volatile union _REG_UFEO_R1_UFEO_CON3_
{
        volatile struct /* 0x1A0147B0 */
        {
                FIELD  UFEO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFEO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_CON3; /* UFEO_R1_UFEO_CON3 */

typedef volatile union _REG_UFEO_R1_UFEO_CROP_
{
        volatile struct /* 0x1A0147B4 */
        {
                FIELD  UFEO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFEO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_CROP; /* UFEO_R1_UFEO_CROP */

typedef volatile union _REG_UFEO_R1_UFEO_CON4_
{
        volatile struct /* 0x1A0147B8 */
        {
                FIELD  UFEO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFEO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFEO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_CON4; /* UFEO_R1_UFEO_CON4 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0147BC */
        {
                FIELD  UFEO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_BASE_ADDR; /* UFEO_R1_UFEO_FH_BASE_ADDR */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_2_
{
        volatile struct /* 0x1A0147C0 */
        {
                FIELD  UFEO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_2;   /* UFEO_R1_UFEO_FH_SPARE_2 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_3_
{
        volatile struct /* 0x1A0147C4 */
        {
                FIELD  UFEO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_3;   /* UFEO_R1_UFEO_FH_SPARE_3 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_4_
{
        volatile struct /* 0x1A0147C8 */
        {
                FIELD  UFEO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_4;   /* UFEO_R1_UFEO_FH_SPARE_4 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_5_
{
        volatile struct /* 0x1A0147CC */
        {
                FIELD  UFEO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_5;   /* UFEO_R1_UFEO_FH_SPARE_5 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_6_
{
        volatile struct /* 0x1A0147D0 */
        {
                FIELD  UFEO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_6;   /* UFEO_R1_UFEO_FH_SPARE_6 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_7_
{
        volatile struct /* 0x1A0147D4 */
        {
                FIELD  UFEO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_7;   /* UFEO_R1_UFEO_FH_SPARE_7 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_8_
{
        volatile struct /* 0x1A0147D8 */
        {
                FIELD  UFEO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_8;   /* UFEO_R1_UFEO_FH_SPARE_8 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_9_
{
        volatile struct /* 0x1A0147DC */
        {
                FIELD  UFEO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_9;   /* UFEO_R1_UFEO_FH_SPARE_9 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_10_
{
        volatile struct /* 0x1A0147E0 */
        {
                FIELD  UFEO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_10;  /* UFEO_R1_UFEO_FH_SPARE_10 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_11_
{
        volatile struct /* 0x1A0147E4 */
        {
                FIELD  UFEO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_11;  /* UFEO_R1_UFEO_FH_SPARE_11 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_12_
{
        volatile struct /* 0x1A0147E8 */
        {
                FIELD  UFEO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_12;  /* UFEO_R1_UFEO_FH_SPARE_12 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_13_
{
        volatile struct /* 0x1A0147EC */
        {
                FIELD  UFEO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_13;  /* UFEO_R1_UFEO_FH_SPARE_13 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_14_
{
        volatile struct /* 0x1A0147F0 */
        {
                FIELD  UFEO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_14;  /* UFEO_R1_UFEO_FH_SPARE_14 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_15_
{
        volatile struct /* 0x1A0147F4 */
        {
                FIELD  UFEO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_15;  /* UFEO_R1_UFEO_FH_SPARE_15 */

typedef volatile union _REG_UFEO_R1_UFEO_FH_SPARE_16_
{
        volatile struct /* 0x1A0147F8 */
        {
                FIELD  UFEO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFEO_R1_UFEO_FH_SPARE_16;  /* UFEO_R1_UFEO_FH_SPARE_16 */

typedef volatile union _REG_RRZO_R1_RRZO_BASE_ADDR_
{
        volatile struct /* 0x1A014800 */
        {
                FIELD  RRZO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_BASE_ADDR;    /* RRZO_R1_RRZO_BASE_ADDR */

typedef volatile union _REG_RRZO_R1_RRZO_OFST_ADDR_
{
        volatile struct /* 0x1A014804 */
        {
                FIELD  RRZO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_OFST_ADDR;    /* RRZO_R1_RRZO_OFST_ADDR */

typedef volatile union _REG_RRZO_R1_RRZO_DRS_
{
        volatile struct /* 0x1A014808 */
        {
                FIELD  RRZO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RRZO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RRZO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_DRS;  /* RRZO_R1_RRZO_DRS */

typedef volatile union _REG_RRZO_R1_RRZO_XSIZE_
{
        volatile struct /* 0x1A01480C */
        {
                FIELD  RRZO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_XSIZE;    /* RRZO_R1_RRZO_XSIZE */

typedef volatile union _REG_RRZO_R1_RRZO_YSIZE_
{
        volatile struct /* 0x1A014810 */
        {
                FIELD  RRZO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_YSIZE;    /* RRZO_R1_RRZO_YSIZE */

typedef volatile union _REG_RRZO_R1_RRZO_STRIDE_
{
        volatile struct /* 0x1A014814 */
        {
                FIELD  RRZO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RRZO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  RRZO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  RRZO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  RRZO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_STRIDE;   /* RRZO_R1_RRZO_STRIDE */

typedef volatile union _REG_RRZO_R1_RRZO_CON_
{
        volatile struct /* 0x1A014818 */
        {
                FIELD  RRZO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  RRZO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_CON;  /* RRZO_R1_RRZO_CON */

typedef volatile union _REG_RRZO_R1_RRZO_CON2_
{
        volatile struct /* 0x1A01481C */
        {
                FIELD  RRZO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RRZO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_CON2; /* RRZO_R1_RRZO_CON2 */

typedef volatile union _REG_RRZO_R1_RRZO_CON3_
{
        volatile struct /* 0x1A014820 */
        {
                FIELD  RRZO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RRZO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_CON3; /* RRZO_R1_RRZO_CON3 */

typedef volatile union _REG_RRZO_R1_RRZO_CROP_
{
        volatile struct /* 0x1A014824 */
        {
                FIELD  RRZO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RRZO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_CROP; /* RRZO_R1_RRZO_CROP */

typedef volatile union _REG_RRZO_R1_RRZO_CON4_
{
        volatile struct /* 0x1A014828 */
        {
                FIELD  RRZO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RRZO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RRZO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_CON4; /* RRZO_R1_RRZO_CON4 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01482C */
        {
                FIELD  RRZO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_BASE_ADDR; /* RRZO_R1_RRZO_FH_BASE_ADDR */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_2_
{
        volatile struct /* 0x1A014830 */
        {
                FIELD  RRZO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_2;   /* RRZO_R1_RRZO_FH_SPARE_2 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_3_
{
        volatile struct /* 0x1A014834 */
        {
                FIELD  RRZO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_3;   /* RRZO_R1_RRZO_FH_SPARE_3 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_4_
{
        volatile struct /* 0x1A014838 */
        {
                FIELD  RRZO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_4;   /* RRZO_R1_RRZO_FH_SPARE_4 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_5_
{
        volatile struct /* 0x1A01483C */
        {
                FIELD  RRZO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_5;   /* RRZO_R1_RRZO_FH_SPARE_5 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_6_
{
        volatile struct /* 0x1A014840 */
        {
                FIELD  RRZO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_6;   /* RRZO_R1_RRZO_FH_SPARE_6 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_7_
{
        volatile struct /* 0x1A014844 */
        {
                FIELD  RRZO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_7;   /* RRZO_R1_RRZO_FH_SPARE_7 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_8_
{
        volatile struct /* 0x1A014848 */
        {
                FIELD  RRZO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_8;   /* RRZO_R1_RRZO_FH_SPARE_8 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_9_
{
        volatile struct /* 0x1A01484C */
        {
                FIELD  RRZO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_9;   /* RRZO_R1_RRZO_FH_SPARE_9 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_10_
{
        volatile struct /* 0x1A014850 */
        {
                FIELD  RRZO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_10;  /* RRZO_R1_RRZO_FH_SPARE_10 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_11_
{
        volatile struct /* 0x1A014854 */
        {
                FIELD  RRZO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_11;  /* RRZO_R1_RRZO_FH_SPARE_11 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_12_
{
        volatile struct /* 0x1A014858 */
        {
                FIELD  RRZO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_12;  /* RRZO_R1_RRZO_FH_SPARE_12 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_13_
{
        volatile struct /* 0x1A01485C */
        {
                FIELD  RRZO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_13;  /* RRZO_R1_RRZO_FH_SPARE_13 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_14_
{
        volatile struct /* 0x1A014860 */
        {
                FIELD  RRZO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_14;  /* RRZO_R1_RRZO_FH_SPARE_14 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_15_
{
        volatile struct /* 0x1A014864 */
        {
                FIELD  RRZO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_15;  /* RRZO_R1_RRZO_FH_SPARE_15 */

typedef volatile union _REG_RRZO_R1_RRZO_FH_SPARE_16_
{
        volatile struct /* 0x1A014868 */
        {
                FIELD  RRZO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RRZO_R1_RRZO_FH_SPARE_16;  /* RRZO_R1_RRZO_FH_SPARE_16 */

typedef volatile union _REG_UFGO_R1_UFGO_BASE_ADDR_
{
        volatile struct /* 0x1A014870 */
        {
                FIELD  UFGO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_BASE_ADDR;    /* UFGO_R1_UFGO_BASE_ADDR */

typedef volatile union _REG_UFGO_R1_UFGO_OFST_ADDR_
{
        volatile struct /* 0x1A014874 */
        {
                FIELD  UFGO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_OFST_ADDR;    /* UFGO_R1_UFGO_OFST_ADDR */

typedef volatile union _REG_UFGO_R1_UFGO_DRS_
{
        volatile struct /* 0x1A014878 */
        {
                FIELD  UFGO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFGO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFGO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_DRS;  /* UFGO_R1_UFGO_DRS */

typedef volatile union _REG_UFGO_R1_UFGO_XSIZE_
{
        volatile struct /* 0x1A01487C */
        {
                FIELD  UFGO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_XSIZE;    /* UFGO_R1_UFGO_XSIZE */

typedef volatile union _REG_UFGO_R1_UFGO_YSIZE_
{
        volatile struct /* 0x1A014880 */
        {
                FIELD  UFGO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_YSIZE;    /* UFGO_R1_UFGO_YSIZE */

typedef volatile union _REG_UFGO_R1_UFGO_STRIDE_
{
        volatile struct /* 0x1A014884 */
        {
                FIELD  UFGO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFGO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  UFGO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  UFGO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  UFGO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_STRIDE;   /* UFGO_R1_UFGO_STRIDE */

typedef volatile union _REG_UFGO_R1_UFGO_CON_
{
        volatile struct /* 0x1A014888 */
        {
                FIELD  UFGO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  UFGO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_CON;  /* UFGO_R1_UFGO_CON */

typedef volatile union _REG_UFGO_R1_UFGO_CON2_
{
        volatile struct /* 0x1A01488C */
        {
                FIELD  UFGO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFGO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_CON2; /* UFGO_R1_UFGO_CON2 */

typedef volatile union _REG_UFGO_R1_UFGO_CON3_
{
        volatile struct /* 0x1A014890 */
        {
                FIELD  UFGO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFGO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_CON3; /* UFGO_R1_UFGO_CON3 */

typedef volatile union _REG_UFGO_R1_UFGO_CROP_
{
        volatile struct /* 0x1A014894 */
        {
                FIELD  UFGO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  UFGO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_CROP; /* UFGO_R1_UFGO_CROP */

typedef volatile union _REG_UFGO_R1_UFGO_CON4_
{
        volatile struct /* 0x1A014898 */
        {
                FIELD  UFGO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  UFGO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  UFGO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_CON4; /* UFGO_R1_UFGO_CON4 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01489C */
        {
                FIELD  UFGO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_BASE_ADDR; /* UFGO_R1_UFGO_FH_BASE_ADDR */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_2_
{
        volatile struct /* 0x1A0148A0 */
        {
                FIELD  UFGO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_2;   /* UFGO_R1_UFGO_FH_SPARE_2 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_3_
{
        volatile struct /* 0x1A0148A4 */
        {
                FIELD  UFGO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_3;   /* UFGO_R1_UFGO_FH_SPARE_3 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_4_
{
        volatile struct /* 0x1A0148A8 */
        {
                FIELD  UFGO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_4;   /* UFGO_R1_UFGO_FH_SPARE_4 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_5_
{
        volatile struct /* 0x1A0148AC */
        {
                FIELD  UFGO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_5;   /* UFGO_R1_UFGO_FH_SPARE_5 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_6_
{
        volatile struct /* 0x1A0148B0 */
        {
                FIELD  UFGO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_6;   /* UFGO_R1_UFGO_FH_SPARE_6 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_7_
{
        volatile struct /* 0x1A0148B4 */
        {
                FIELD  UFGO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_7;   /* UFGO_R1_UFGO_FH_SPARE_7 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_8_
{
        volatile struct /* 0x1A0148B8 */
        {
                FIELD  UFGO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_8;   /* UFGO_R1_UFGO_FH_SPARE_8 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_9_
{
        volatile struct /* 0x1A0148BC */
        {
                FIELD  UFGO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_9;   /* UFGO_R1_UFGO_FH_SPARE_9 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_10_
{
        volatile struct /* 0x1A0148C0 */
        {
                FIELD  UFGO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_10;  /* UFGO_R1_UFGO_FH_SPARE_10 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_11_
{
        volatile struct /* 0x1A0148C4 */
        {
                FIELD  UFGO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_11;  /* UFGO_R1_UFGO_FH_SPARE_11 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_12_
{
        volatile struct /* 0x1A0148C8 */
        {
                FIELD  UFGO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_12;  /* UFGO_R1_UFGO_FH_SPARE_12 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_13_
{
        volatile struct /* 0x1A0148CC */
        {
                FIELD  UFGO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_13;  /* UFGO_R1_UFGO_FH_SPARE_13 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_14_
{
        volatile struct /* 0x1A0148D0 */
        {
                FIELD  UFGO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_14;  /* UFGO_R1_UFGO_FH_SPARE_14 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_15_
{
        volatile struct /* 0x1A0148D4 */
        {
                FIELD  UFGO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_15;  /* UFGO_R1_UFGO_FH_SPARE_15 */

typedef volatile union _REG_UFGO_R1_UFGO_FH_SPARE_16_
{
        volatile struct /* 0x1A0148D8 */
        {
                FIELD  UFGO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_UFGO_R1_UFGO_FH_SPARE_16;  /* UFGO_R1_UFGO_FH_SPARE_16 */

typedef volatile union _REG_YUVO_R1_YUVO_BASE_ADDR_
{
        volatile struct /* 0x1A0148E0 */
        {
                FIELD  YUVO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_BASE_ADDR;    /* YUVO_R1_YUVO_BASE_ADDR */

typedef volatile union _REG_YUVO_R1_YUVO_OFST_ADDR_
{
        volatile struct /* 0x1A0148E4 */
        {
                FIELD  YUVO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_OFST_ADDR;    /* YUVO_R1_YUVO_OFST_ADDR */

typedef volatile union _REG_YUVO_R1_YUVO_DRS_
{
        volatile struct /* 0x1A0148E8 */
        {
                FIELD  YUVO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_DRS;  /* YUVO_R1_YUVO_DRS */

typedef volatile union _REG_YUVO_R1_YUVO_XSIZE_
{
        volatile struct /* 0x1A0148EC */
        {
                FIELD  YUVO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_XSIZE;    /* YUVO_R1_YUVO_XSIZE */

typedef volatile union _REG_YUVO_R1_YUVO_YSIZE_
{
        volatile struct /* 0x1A0148F0 */
        {
                FIELD  YUVO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_YSIZE;    /* YUVO_R1_YUVO_YSIZE */

typedef volatile union _REG_YUVO_R1_YUVO_STRIDE_
{
        volatile struct /* 0x1A0148F4 */
        {
                FIELD  YUVO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  YUVO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  YUVO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  YUVO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_STRIDE;   /* YUVO_R1_YUVO_STRIDE */

typedef volatile union _REG_YUVO_R1_YUVO_CON_
{
        volatile struct /* 0x1A0148F8 */
        {
                FIELD  YUVO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  YUVO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_CON;  /* YUVO_R1_YUVO_CON */

typedef volatile union _REG_YUVO_R1_YUVO_CON2_
{
        volatile struct /* 0x1A0148FC */
        {
                FIELD  YUVO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_CON2; /* YUVO_R1_YUVO_CON2 */

typedef volatile union _REG_YUVO_R1_YUVO_CON3_
{
        volatile struct /* 0x1A014900 */
        {
                FIELD  YUVO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_CON3; /* YUVO_R1_YUVO_CON3 */

typedef volatile union _REG_YUVO_R1_YUVO_CROP_
{
        volatile struct /* 0x1A014904 */
        {
                FIELD  YUVO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_CROP; /* YUVO_R1_YUVO_CROP */

typedef volatile union _REG_YUVO_R1_YUVO_CON4_
{
        volatile struct /* 0x1A014908 */
        {
                FIELD  YUVO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_CON4; /* YUVO_R1_YUVO_CON4 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01490C */
        {
                FIELD  YUVO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_BASE_ADDR; /* YUVO_R1_YUVO_FH_BASE_ADDR */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_2_
{
        volatile struct /* 0x1A014910 */
        {
                FIELD  YUVO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_2;   /* YUVO_R1_YUVO_FH_SPARE_2 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_3_
{
        volatile struct /* 0x1A014914 */
        {
                FIELD  YUVO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_3;   /* YUVO_R1_YUVO_FH_SPARE_3 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_4_
{
        volatile struct /* 0x1A014918 */
        {
                FIELD  YUVO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_4;   /* YUVO_R1_YUVO_FH_SPARE_4 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_5_
{
        volatile struct /* 0x1A01491C */
        {
                FIELD  YUVO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_5;   /* YUVO_R1_YUVO_FH_SPARE_5 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_6_
{
        volatile struct /* 0x1A014920 */
        {
                FIELD  YUVO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_6;   /* YUVO_R1_YUVO_FH_SPARE_6 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_7_
{
        volatile struct /* 0x1A014924 */
        {
                FIELD  YUVO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_7;   /* YUVO_R1_YUVO_FH_SPARE_7 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_8_
{
        volatile struct /* 0x1A014928 */
        {
                FIELD  YUVO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_8;   /* YUVO_R1_YUVO_FH_SPARE_8 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_9_
{
        volatile struct /* 0x1A01492C */
        {
                FIELD  YUVO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_9;   /* YUVO_R1_YUVO_FH_SPARE_9 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_10_
{
        volatile struct /* 0x1A014930 */
        {
                FIELD  YUVO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_10;  /* YUVO_R1_YUVO_FH_SPARE_10 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_11_
{
        volatile struct /* 0x1A014934 */
        {
                FIELD  YUVO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_11;  /* YUVO_R1_YUVO_FH_SPARE_11 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_12_
{
        volatile struct /* 0x1A014938 */
        {
                FIELD  YUVO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_12;  /* YUVO_R1_YUVO_FH_SPARE_12 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_13_
{
        volatile struct /* 0x1A01493C */
        {
                FIELD  YUVO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_13;  /* YUVO_R1_YUVO_FH_SPARE_13 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_14_
{
        volatile struct /* 0x1A014940 */
        {
                FIELD  YUVO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_14;  /* YUVO_R1_YUVO_FH_SPARE_14 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_15_
{
        volatile struct /* 0x1A014944 */
        {
                FIELD  YUVO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_15;  /* YUVO_R1_YUVO_FH_SPARE_15 */

typedef volatile union _REG_YUVO_R1_YUVO_FH_SPARE_16_
{
        volatile struct /* 0x1A014948 */
        {
                FIELD  YUVO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVO_R1_YUVO_FH_SPARE_16;  /* YUVO_R1_YUVO_FH_SPARE_16 */

typedef volatile union _REG_YUVBO_R1_YUVBO_BASE_ADDR_
{
        volatile struct /* 0x1A014950 */
        {
                FIELD  YUVBO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_BASE_ADDR;  /* YUVBO_R1_YUVBO_BASE_ADDR */

typedef volatile union _REG_YUVBO_R1_YUVBO_OFST_ADDR_
{
        volatile struct /* 0x1A014954 */
        {
                FIELD  YUVBO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_OFST_ADDR;  /* YUVBO_R1_YUVBO_OFST_ADDR */

typedef volatile union _REG_YUVBO_R1_YUVBO_DRS_
{
        volatile struct /* 0x1A014958 */
        {
                FIELD  YUVBO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVBO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVBO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_DRS;    /* YUVBO_R1_YUVBO_DRS */

typedef volatile union _REG_YUVBO_R1_YUVBO_XSIZE_
{
        volatile struct /* 0x1A01495C */
        {
                FIELD  YUVBO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_XSIZE;  /* YUVBO_R1_YUVBO_XSIZE */

typedef volatile union _REG_YUVBO_R1_YUVBO_YSIZE_
{
        volatile struct /* 0x1A014960 */
        {
                FIELD  YUVBO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_YSIZE;  /* YUVBO_R1_YUVBO_YSIZE */

typedef volatile union _REG_YUVBO_R1_YUVBO_STRIDE_
{
        volatile struct /* 0x1A014964 */
        {
                FIELD  YUVBO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVBO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  YUVBO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  YUVBO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  YUVBO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_STRIDE; /* YUVBO_R1_YUVBO_STRIDE */

typedef volatile union _REG_YUVBO_R1_YUVBO_CON_
{
        volatile struct /* 0x1A014968 */
        {
                FIELD  YUVBO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  YUVBO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_CON;    /* YUVBO_R1_YUVBO_CON */

typedef volatile union _REG_YUVBO_R1_YUVBO_CON2_
{
        volatile struct /* 0x1A01496C */
        {
                FIELD  YUVBO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVBO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_CON2;   /* YUVBO_R1_YUVBO_CON2 */

typedef volatile union _REG_YUVBO_R1_YUVBO_CON3_
{
        volatile struct /* 0x1A014970 */
        {
                FIELD  YUVBO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVBO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_CON3;   /* YUVBO_R1_YUVBO_CON3 */

typedef volatile union _REG_YUVBO_R1_YUVBO_CROP_
{
        volatile struct /* 0x1A014974 */
        {
                FIELD  YUVBO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVBO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_CROP;   /* YUVBO_R1_YUVBO_CROP */

typedef volatile union _REG_YUVBO_R1_YUVBO_CON4_
{
        volatile struct /* 0x1A014978 */
        {
                FIELD  YUVBO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVBO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVBO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_CON4;   /* YUVBO_R1_YUVBO_CON4 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A01497C */
        {
                FIELD  YUVBO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_BASE_ADDR;   /* YUVBO_R1_YUVBO_FH_BASE_ADDR */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_2_
{
        volatile struct /* 0x1A014980 */
        {
                FIELD  YUVBO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_2; /* YUVBO_R1_YUVBO_FH_SPARE_2 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_3_
{
        volatile struct /* 0x1A014984 */
        {
                FIELD  YUVBO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_3; /* YUVBO_R1_YUVBO_FH_SPARE_3 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_4_
{
        volatile struct /* 0x1A014988 */
        {
                FIELD  YUVBO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_4; /* YUVBO_R1_YUVBO_FH_SPARE_4 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_5_
{
        volatile struct /* 0x1A01498C */
        {
                FIELD  YUVBO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_5; /* YUVBO_R1_YUVBO_FH_SPARE_5 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_6_
{
        volatile struct /* 0x1A014990 */
        {
                FIELD  YUVBO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_6; /* YUVBO_R1_YUVBO_FH_SPARE_6 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_7_
{
        volatile struct /* 0x1A014994 */
        {
                FIELD  YUVBO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_7; /* YUVBO_R1_YUVBO_FH_SPARE_7 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_8_
{
        volatile struct /* 0x1A014998 */
        {
                FIELD  YUVBO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_8; /* YUVBO_R1_YUVBO_FH_SPARE_8 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_9_
{
        volatile struct /* 0x1A01499C */
        {
                FIELD  YUVBO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_9; /* YUVBO_R1_YUVBO_FH_SPARE_9 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_10_
{
        volatile struct /* 0x1A0149A0 */
        {
                FIELD  YUVBO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_10;    /* YUVBO_R1_YUVBO_FH_SPARE_10 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_11_
{
        volatile struct /* 0x1A0149A4 */
        {
                FIELD  YUVBO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_11;    /* YUVBO_R1_YUVBO_FH_SPARE_11 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_12_
{
        volatile struct /* 0x1A0149A8 */
        {
                FIELD  YUVBO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_12;    /* YUVBO_R1_YUVBO_FH_SPARE_12 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_13_
{
        volatile struct /* 0x1A0149AC */
        {
                FIELD  YUVBO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_13;    /* YUVBO_R1_YUVBO_FH_SPARE_13 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_14_
{
        volatile struct /* 0x1A0149B0 */
        {
                FIELD  YUVBO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_14;    /* YUVBO_R1_YUVBO_FH_SPARE_14 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_15_
{
        volatile struct /* 0x1A0149B4 */
        {
                FIELD  YUVBO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_15;    /* YUVBO_R1_YUVBO_FH_SPARE_15 */

typedef volatile union _REG_YUVBO_R1_YUVBO_FH_SPARE_16_
{
        volatile struct /* 0x1A0149B8 */
        {
                FIELD  YUVBO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVBO_R1_YUVBO_FH_SPARE_16;    /* YUVBO_R1_YUVBO_FH_SPARE_16 */

typedef volatile union _REG_YUVCO_R1_YUVCO_BASE_ADDR_
{
        volatile struct /* 0x1A0149C0 */
        {
                FIELD  YUVCO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_BASE_ADDR;  /* YUVCO_R1_YUVCO_BASE_ADDR */

typedef volatile union _REG_YUVCO_R1_YUVCO_OFST_ADDR_
{
        volatile struct /* 0x1A0149C4 */
        {
                FIELD  YUVCO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_OFST_ADDR;  /* YUVCO_R1_YUVCO_OFST_ADDR */

typedef volatile union _REG_YUVCO_R1_YUVCO_DRS_
{
        volatile struct /* 0x1A0149C8 */
        {
                FIELD  YUVCO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVCO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVCO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_DRS;    /* YUVCO_R1_YUVCO_DRS */

typedef volatile union _REG_YUVCO_R1_YUVCO_XSIZE_
{
        volatile struct /* 0x1A0149CC */
        {
                FIELD  YUVCO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_XSIZE;  /* YUVCO_R1_YUVCO_XSIZE */

typedef volatile union _REG_YUVCO_R1_YUVCO_YSIZE_
{
        volatile struct /* 0x1A0149D0 */
        {
                FIELD  YUVCO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_YSIZE;  /* YUVCO_R1_YUVCO_YSIZE */

typedef volatile union _REG_YUVCO_R1_YUVCO_STRIDE_
{
        volatile struct /* 0x1A0149D4 */
        {
                FIELD  YUVCO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVCO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  YUVCO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  YUVCO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  YUVCO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_STRIDE; /* YUVCO_R1_YUVCO_STRIDE */

typedef volatile union _REG_YUVCO_R1_YUVCO_CON_
{
        volatile struct /* 0x1A0149D8 */
        {
                FIELD  YUVCO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  YUVCO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_CON;    /* YUVCO_R1_YUVCO_CON */

typedef volatile union _REG_YUVCO_R1_YUVCO_CON2_
{
        volatile struct /* 0x1A0149DC */
        {
                FIELD  YUVCO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVCO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_CON2;   /* YUVCO_R1_YUVCO_CON2 */

typedef volatile union _REG_YUVCO_R1_YUVCO_CON3_
{
        volatile struct /* 0x1A0149E0 */
        {
                FIELD  YUVCO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVCO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_CON3;   /* YUVCO_R1_YUVCO_CON3 */

typedef volatile union _REG_YUVCO_R1_YUVCO_CROP_
{
        volatile struct /* 0x1A0149E4 */
        {
                FIELD  YUVCO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YUVCO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_CROP;   /* YUVCO_R1_YUVCO_CROP */

typedef volatile union _REG_YUVCO_R1_YUVCO_CON4_
{
        volatile struct /* 0x1A0149E8 */
        {
                FIELD  YUVCO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  YUVCO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  YUVCO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_CON4;   /* YUVCO_R1_YUVCO_CON4 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A0149EC */
        {
                FIELD  YUVCO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_BASE_ADDR;   /* YUVCO_R1_YUVCO_FH_BASE_ADDR */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_2_
{
        volatile struct /* 0x1A0149F0 */
        {
                FIELD  YUVCO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_2; /* YUVCO_R1_YUVCO_FH_SPARE_2 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_3_
{
        volatile struct /* 0x1A0149F4 */
        {
                FIELD  YUVCO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_3; /* YUVCO_R1_YUVCO_FH_SPARE_3 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_4_
{
        volatile struct /* 0x1A0149F8 */
        {
                FIELD  YUVCO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_4; /* YUVCO_R1_YUVCO_FH_SPARE_4 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_5_
{
        volatile struct /* 0x1A0149FC */
        {
                FIELD  YUVCO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_5; /* YUVCO_R1_YUVCO_FH_SPARE_5 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_6_
{
        volatile struct /* 0x1A014A00 */
        {
                FIELD  YUVCO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_6; /* YUVCO_R1_YUVCO_FH_SPARE_6 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_7_
{
        volatile struct /* 0x1A014A04 */
        {
                FIELD  YUVCO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_7; /* YUVCO_R1_YUVCO_FH_SPARE_7 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_8_
{
        volatile struct /* 0x1A014A08 */
        {
                FIELD  YUVCO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_8; /* YUVCO_R1_YUVCO_FH_SPARE_8 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_9_
{
        volatile struct /* 0x1A014A0C */
        {
                FIELD  YUVCO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_9; /* YUVCO_R1_YUVCO_FH_SPARE_9 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_10_
{
        volatile struct /* 0x1A014A10 */
        {
                FIELD  YUVCO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_10;    /* YUVCO_R1_YUVCO_FH_SPARE_10 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_11_
{
        volatile struct /* 0x1A014A14 */
        {
                FIELD  YUVCO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_11;    /* YUVCO_R1_YUVCO_FH_SPARE_11 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_12_
{
        volatile struct /* 0x1A014A18 */
        {
                FIELD  YUVCO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_12;    /* YUVCO_R1_YUVCO_FH_SPARE_12 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_13_
{
        volatile struct /* 0x1A014A1C */
        {
                FIELD  YUVCO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_13;    /* YUVCO_R1_YUVCO_FH_SPARE_13 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_14_
{
        volatile struct /* 0x1A014A20 */
        {
                FIELD  YUVCO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_14;    /* YUVCO_R1_YUVCO_FH_SPARE_14 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_15_
{
        volatile struct /* 0x1A014A24 */
        {
                FIELD  YUVCO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_15;    /* YUVCO_R1_YUVCO_FH_SPARE_15 */

typedef volatile union _REG_YUVCO_R1_YUVCO_FH_SPARE_16_
{
        volatile struct /* 0x1A014A28 */
        {
                FIELD  YUVCO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_YUVCO_R1_YUVCO_FH_SPARE_16;    /* YUVCO_R1_YUVCO_FH_SPARE_16 */

typedef volatile union _REG_CRZO_R1_CRZO_BASE_ADDR_
{
        volatile struct /* 0x1A014A30 */
        {
                FIELD  CRZO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_BASE_ADDR;    /* CRZO_R1_CRZO_BASE_ADDR */

typedef volatile union _REG_CRZO_R1_CRZO_OFST_ADDR_
{
        volatile struct /* 0x1A014A34 */
        {
                FIELD  CRZO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_OFST_ADDR;    /* CRZO_R1_CRZO_OFST_ADDR */

typedef volatile union _REG_CRZO_R1_CRZO_DRS_
{
        volatile struct /* 0x1A014A38 */
        {
                FIELD  CRZO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_DRS;  /* CRZO_R1_CRZO_DRS */

typedef volatile union _REG_CRZO_R1_CRZO_XSIZE_
{
        volatile struct /* 0x1A014A3C */
        {
                FIELD  CRZO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_XSIZE;    /* CRZO_R1_CRZO_XSIZE */

typedef volatile union _REG_CRZO_R1_CRZO_YSIZE_
{
        volatile struct /* 0x1A014A40 */
        {
                FIELD  CRZO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_YSIZE;    /* CRZO_R1_CRZO_YSIZE */

typedef volatile union _REG_CRZO_R1_CRZO_STRIDE_
{
        volatile struct /* 0x1A014A44 */
        {
                FIELD  CRZO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  CRZO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  CRZO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  CRZO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_STRIDE;   /* CRZO_R1_CRZO_STRIDE */

typedef volatile union _REG_CRZO_R1_CRZO_CON_
{
        volatile struct /* 0x1A014A48 */
        {
                FIELD  CRZO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CRZO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_CON;  /* CRZO_R1_CRZO_CON */

typedef volatile union _REG_CRZO_R1_CRZO_CON2_
{
        volatile struct /* 0x1A014A4C */
        {
                FIELD  CRZO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_CON2; /* CRZO_R1_CRZO_CON2 */

typedef volatile union _REG_CRZO_R1_CRZO_CON3_
{
        volatile struct /* 0x1A014A50 */
        {
                FIELD  CRZO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_CON3; /* CRZO_R1_CRZO_CON3 */

typedef volatile union _REG_CRZO_R1_CRZO_CROP_
{
        volatile struct /* 0x1A014A54 */
        {
                FIELD  CRZO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_CROP; /* CRZO_R1_CRZO_CROP */

typedef volatile union _REG_CRZO_R1_CRZO_CON4_
{
        volatile struct /* 0x1A014A58 */
        {
                FIELD  CRZO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_CON4; /* CRZO_R1_CRZO_CON4 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A014A5C */
        {
                FIELD  CRZO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_BASE_ADDR; /* CRZO_R1_CRZO_FH_BASE_ADDR */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_2_
{
        volatile struct /* 0x1A014A60 */
        {
                FIELD  CRZO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_2;   /* CRZO_R1_CRZO_FH_SPARE_2 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_3_
{
        volatile struct /* 0x1A014A64 */
        {
                FIELD  CRZO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_3;   /* CRZO_R1_CRZO_FH_SPARE_3 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_4_
{
        volatile struct /* 0x1A014A68 */
        {
                FIELD  CRZO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_4;   /* CRZO_R1_CRZO_FH_SPARE_4 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_5_
{
        volatile struct /* 0x1A014A6C */
        {
                FIELD  CRZO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_5;   /* CRZO_R1_CRZO_FH_SPARE_5 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_6_
{
        volatile struct /* 0x1A014A70 */
        {
                FIELD  CRZO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_6;   /* CRZO_R1_CRZO_FH_SPARE_6 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_7_
{
        volatile struct /* 0x1A014A74 */
        {
                FIELD  CRZO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_7;   /* CRZO_R1_CRZO_FH_SPARE_7 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_8_
{
        volatile struct /* 0x1A014A78 */
        {
                FIELD  CRZO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_8;   /* CRZO_R1_CRZO_FH_SPARE_8 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_9_
{
        volatile struct /* 0x1A014A7C */
        {
                FIELD  CRZO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_9;   /* CRZO_R1_CRZO_FH_SPARE_9 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_10_
{
        volatile struct /* 0x1A014A80 */
        {
                FIELD  CRZO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_10;  /* CRZO_R1_CRZO_FH_SPARE_10 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_11_
{
        volatile struct /* 0x1A014A84 */
        {
                FIELD  CRZO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_11;  /* CRZO_R1_CRZO_FH_SPARE_11 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_12_
{
        volatile struct /* 0x1A014A88 */
        {
                FIELD  CRZO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_12;  /* CRZO_R1_CRZO_FH_SPARE_12 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_13_
{
        volatile struct /* 0x1A014A8C */
        {
                FIELD  CRZO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_13;  /* CRZO_R1_CRZO_FH_SPARE_13 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_14_
{
        volatile struct /* 0x1A014A90 */
        {
                FIELD  CRZO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_14;  /* CRZO_R1_CRZO_FH_SPARE_14 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_15_
{
        volatile struct /* 0x1A014A94 */
        {
                FIELD  CRZO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_15;  /* CRZO_R1_CRZO_FH_SPARE_15 */

typedef volatile union _REG_CRZO_R1_CRZO_FH_SPARE_16_
{
        volatile struct /* 0x1A014A98 */
        {
                FIELD  CRZO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R1_CRZO_FH_SPARE_16;  /* CRZO_R1_CRZO_FH_SPARE_16 */

typedef volatile union _REG_CRZBO_R1_CRZBO_BASE_ADDR_
{
        volatile struct /* 0x1A014AA0 */
        {
                FIELD  CRZBO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_BASE_ADDR;  /* CRZBO_R1_CRZBO_BASE_ADDR */

typedef volatile union _REG_CRZBO_R1_CRZBO_OFST_ADDR_
{
        volatile struct /* 0x1A014AA4 */
        {
                FIELD  CRZBO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_OFST_ADDR;  /* CRZBO_R1_CRZBO_OFST_ADDR */

typedef volatile union _REG_CRZBO_R1_CRZBO_DRS_
{
        volatile struct /* 0x1A014AA8 */
        {
                FIELD  CRZBO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZBO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_DRS;    /* CRZBO_R1_CRZBO_DRS */

typedef volatile union _REG_CRZBO_R1_CRZBO_XSIZE_
{
        volatile struct /* 0x1A014AAC */
        {
                FIELD  CRZBO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_XSIZE;  /* CRZBO_R1_CRZBO_XSIZE */

typedef volatile union _REG_CRZBO_R1_CRZBO_YSIZE_
{
        volatile struct /* 0x1A014AB0 */
        {
                FIELD  CRZBO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_YSIZE;  /* CRZBO_R1_CRZBO_YSIZE */

typedef volatile union _REG_CRZBO_R1_CRZBO_STRIDE_
{
        volatile struct /* 0x1A014AB4 */
        {
                FIELD  CRZBO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZBO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  CRZBO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  CRZBO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  CRZBO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_STRIDE; /* CRZBO_R1_CRZBO_STRIDE */

typedef volatile union _REG_CRZBO_R1_CRZBO_CON_
{
        volatile struct /* 0x1A014AB8 */
        {
                FIELD  CRZBO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CRZBO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_CON;    /* CRZBO_R1_CRZBO_CON */

typedef volatile union _REG_CRZBO_R1_CRZBO_CON2_
{
        volatile struct /* 0x1A014ABC */
        {
                FIELD  CRZBO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_CON2;   /* CRZBO_R1_CRZBO_CON2 */

typedef volatile union _REG_CRZBO_R1_CRZBO_CON3_
{
        volatile struct /* 0x1A014AC0 */
        {
                FIELD  CRZBO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_CON3;   /* CRZBO_R1_CRZBO_CON3 */

typedef volatile union _REG_CRZBO_R1_CRZBO_CROP_
{
        volatile struct /* 0x1A014AC4 */
        {
                FIELD  CRZBO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZBO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_CROP;   /* CRZBO_R1_CRZBO_CROP */

typedef volatile union _REG_CRZBO_R1_CRZBO_CON4_
{
        volatile struct /* 0x1A014AC8 */
        {
                FIELD  CRZBO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZBO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_CON4;   /* CRZBO_R1_CRZBO_CON4 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A014ACC */
        {
                FIELD  CRZBO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_BASE_ADDR;   /* CRZBO_R1_CRZBO_FH_BASE_ADDR */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_2_
{
        volatile struct /* 0x1A014AD0 */
        {
                FIELD  CRZBO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_2; /* CRZBO_R1_CRZBO_FH_SPARE_2 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_3_
{
        volatile struct /* 0x1A014AD4 */
        {
                FIELD  CRZBO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_3; /* CRZBO_R1_CRZBO_FH_SPARE_3 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_4_
{
        volatile struct /* 0x1A014AD8 */
        {
                FIELD  CRZBO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_4; /* CRZBO_R1_CRZBO_FH_SPARE_4 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_5_
{
        volatile struct /* 0x1A014ADC */
        {
                FIELD  CRZBO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_5; /* CRZBO_R1_CRZBO_FH_SPARE_5 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_6_
{
        volatile struct /* 0x1A014AE0 */
        {
                FIELD  CRZBO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_6; /* CRZBO_R1_CRZBO_FH_SPARE_6 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_7_
{
        volatile struct /* 0x1A014AE4 */
        {
                FIELD  CRZBO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_7; /* CRZBO_R1_CRZBO_FH_SPARE_7 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_8_
{
        volatile struct /* 0x1A014AE8 */
        {
                FIELD  CRZBO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_8; /* CRZBO_R1_CRZBO_FH_SPARE_8 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_9_
{
        volatile struct /* 0x1A014AEC */
        {
                FIELD  CRZBO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_9; /* CRZBO_R1_CRZBO_FH_SPARE_9 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_10_
{
        volatile struct /* 0x1A014AF0 */
        {
                FIELD  CRZBO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_10;    /* CRZBO_R1_CRZBO_FH_SPARE_10 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_11_
{
        volatile struct /* 0x1A014AF4 */
        {
                FIELD  CRZBO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_11;    /* CRZBO_R1_CRZBO_FH_SPARE_11 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_12_
{
        volatile struct /* 0x1A014AF8 */
        {
                FIELD  CRZBO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_12;    /* CRZBO_R1_CRZBO_FH_SPARE_12 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_13_
{
        volatile struct /* 0x1A014AFC */
        {
                FIELD  CRZBO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_13;    /* CRZBO_R1_CRZBO_FH_SPARE_13 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_14_
{
        volatile struct /* 0x1A014B00 */
        {
                FIELD  CRZBO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_14;    /* CRZBO_R1_CRZBO_FH_SPARE_14 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_15_
{
        volatile struct /* 0x1A014B04 */
        {
                FIELD  CRZBO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_15;    /* CRZBO_R1_CRZBO_FH_SPARE_15 */

typedef volatile union _REG_CRZBO_R1_CRZBO_FH_SPARE_16_
{
        volatile struct /* 0x1A014B08 */
        {
                FIELD  CRZBO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R1_CRZBO_FH_SPARE_16;    /* CRZBO_R1_CRZBO_FH_SPARE_16 */

typedef volatile union _REG_CRZO_R2_CRZO_BASE_ADDR_
{
        volatile struct /* 0x1A014B10 */
        {
                FIELD  CRZO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_BASE_ADDR;    /* CRZO_R2_CRZO_BASE_ADDR */

typedef volatile union _REG_CRZO_R2_CRZO_OFST_ADDR_
{
        volatile struct /* 0x1A014B14 */
        {
                FIELD  CRZO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_OFST_ADDR;    /* CRZO_R2_CRZO_OFST_ADDR */

typedef volatile union _REG_CRZO_R2_CRZO_DRS_
{
        volatile struct /* 0x1A014B18 */
        {
                FIELD  CRZO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_DRS;  /* CRZO_R2_CRZO_DRS */

typedef volatile union _REG_CRZO_R2_CRZO_XSIZE_
{
        volatile struct /* 0x1A014B1C */
        {
                FIELD  CRZO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_XSIZE;    /* CRZO_R2_CRZO_XSIZE */

typedef volatile union _REG_CRZO_R2_CRZO_YSIZE_
{
        volatile struct /* 0x1A014B20 */
        {
                FIELD  CRZO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_YSIZE;    /* CRZO_R2_CRZO_YSIZE */

typedef volatile union _REG_CRZO_R2_CRZO_STRIDE_
{
        volatile struct /* 0x1A014B24 */
        {
                FIELD  CRZO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  CRZO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  CRZO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  CRZO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_STRIDE;   /* CRZO_R2_CRZO_STRIDE */

typedef volatile union _REG_CRZO_R2_CRZO_CON_
{
        volatile struct /* 0x1A014B28 */
        {
                FIELD  CRZO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CRZO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_CON;  /* CRZO_R2_CRZO_CON */

typedef volatile union _REG_CRZO_R2_CRZO_CON2_
{
        volatile struct /* 0x1A014B2C */
        {
                FIELD  CRZO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_CON2; /* CRZO_R2_CRZO_CON2 */

typedef volatile union _REG_CRZO_R2_CRZO_CON3_
{
        volatile struct /* 0x1A014B30 */
        {
                FIELD  CRZO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_CON3; /* CRZO_R2_CRZO_CON3 */

typedef volatile union _REG_CRZO_R2_CRZO_CROP_
{
        volatile struct /* 0x1A014B34 */
        {
                FIELD  CRZO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_CROP; /* CRZO_R2_CRZO_CROP */

typedef volatile union _REG_CRZO_R2_CRZO_CON4_
{
        volatile struct /* 0x1A014B38 */
        {
                FIELD  CRZO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_CON4; /* CRZO_R2_CRZO_CON4 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A014B3C */
        {
                FIELD  CRZO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_BASE_ADDR; /* CRZO_R2_CRZO_FH_BASE_ADDR */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_2_
{
        volatile struct /* 0x1A014B40 */
        {
                FIELD  CRZO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_2;   /* CRZO_R2_CRZO_FH_SPARE_2 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_3_
{
        volatile struct /* 0x1A014B44 */
        {
                FIELD  CRZO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_3;   /* CRZO_R2_CRZO_FH_SPARE_3 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_4_
{
        volatile struct /* 0x1A014B48 */
        {
                FIELD  CRZO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_4;   /* CRZO_R2_CRZO_FH_SPARE_4 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_5_
{
        volatile struct /* 0x1A014B4C */
        {
                FIELD  CRZO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_5;   /* CRZO_R2_CRZO_FH_SPARE_5 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_6_
{
        volatile struct /* 0x1A014B50 */
        {
                FIELD  CRZO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_6;   /* CRZO_R2_CRZO_FH_SPARE_6 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_7_
{
        volatile struct /* 0x1A014B54 */
        {
                FIELD  CRZO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_7;   /* CRZO_R2_CRZO_FH_SPARE_7 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_8_
{
        volatile struct /* 0x1A014B58 */
        {
                FIELD  CRZO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_8;   /* CRZO_R2_CRZO_FH_SPARE_8 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_9_
{
        volatile struct /* 0x1A014B5C */
        {
                FIELD  CRZO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_9;   /* CRZO_R2_CRZO_FH_SPARE_9 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_10_
{
        volatile struct /* 0x1A014B60 */
        {
                FIELD  CRZO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_10;  /* CRZO_R2_CRZO_FH_SPARE_10 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_11_
{
        volatile struct /* 0x1A014B64 */
        {
                FIELD  CRZO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_11;  /* CRZO_R2_CRZO_FH_SPARE_11 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_12_
{
        volatile struct /* 0x1A014B68 */
        {
                FIELD  CRZO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_12;  /* CRZO_R2_CRZO_FH_SPARE_12 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_13_
{
        volatile struct /* 0x1A014B6C */
        {
                FIELD  CRZO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_13;  /* CRZO_R2_CRZO_FH_SPARE_13 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_14_
{
        volatile struct /* 0x1A014B70 */
        {
                FIELD  CRZO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_14;  /* CRZO_R2_CRZO_FH_SPARE_14 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_15_
{
        volatile struct /* 0x1A014B74 */
        {
                FIELD  CRZO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_15;  /* CRZO_R2_CRZO_FH_SPARE_15 */

typedef volatile union _REG_CRZO_R2_CRZO_FH_SPARE_16_
{
        volatile struct /* 0x1A014B78 */
        {
                FIELD  CRZO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZO_R2_CRZO_FH_SPARE_16;  /* CRZO_R2_CRZO_FH_SPARE_16 */

typedef volatile union _REG_CRZBO_R2_CRZBO_BASE_ADDR_
{
        volatile struct /* 0x1A014B80 */
        {
                FIELD  CRZBO_BASE_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_BASE_ADDR;  /* CRZBO_R2_CRZBO_BASE_ADDR */

typedef volatile union _REG_CRZBO_R2_CRZBO_OFST_ADDR_
{
        volatile struct /* 0x1A014B84 */
        {
                FIELD  CRZBO_OFST_ADDR                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_OFST_ADDR;  /* CRZBO_R2_CRZBO_OFST_ADDR */

typedef volatile union _REG_CRZBO_R2_CRZBO_DRS_
{
        volatile struct /* 0x1A014B88 */
        {
                FIELD  CRZBO_FIFO_DRS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_DRS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZBO_FIFO_DRS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_DRS;    /* CRZBO_R2_CRZBO_DRS */

typedef volatile union _REG_CRZBO_R2_CRZBO_XSIZE_
{
        volatile struct /* 0x1A014B8C */
        {
                FIELD  CRZBO_XSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_XSIZE;  /* CRZBO_R2_CRZBO_XSIZE */

typedef volatile union _REG_CRZBO_R2_CRZBO_YSIZE_
{
        volatile struct /* 0x1A014B90 */
        {
                FIELD  CRZBO_YSIZE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_YSIZE;  /* CRZBO_R2_CRZBO_YSIZE */

typedef volatile union _REG_CRZBO_R2_CRZBO_STRIDE_
{
        volatile struct /* 0x1A014B94 */
        {
                FIELD  CRZBO_STRIDE                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZBO_BUS_SIZE                                            :  4;      /* 16..19, 0x000F0000 */
                FIELD  CRZBO_FORMAT                                              :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  CRZBO_FORMAT_EN                                           :  1;      /* 26..26, 0x04000000 */
                FIELD  CRZBO_BUS_SIZE_EN                                         :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_STRIDE; /* CRZBO_R2_CRZBO_STRIDE */

typedef volatile union _REG_CRZBO_R2_CRZBO_CON_
{
        volatile struct /* 0x1A014B98 */
        {
                FIELD  CRZBO_FIFO_SIZE                                           : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CRZBO_MAX_BURST_LEN                                       :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_CON;    /* CRZBO_R2_CRZBO_CON */

typedef volatile union _REG_CRZBO_R2_CRZBO_CON2_
{
        volatile struct /* 0x1A014B9C */
        {
                FIELD  CRZBO_FIFO_PRI_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_PRI_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_CON2;   /* CRZBO_R2_CRZBO_CON2 */

typedef volatile union _REG_CRZBO_R2_CRZBO_CON3_
{
        volatile struct /* 0x1A014BA0 */
        {
                FIELD  CRZBO_FIFO_PRE_PRI_THRL                                   : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_PRE_PRI_THRH                                   : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_CON3;   /* CRZBO_R2_CRZBO_CON3 */

typedef volatile union _REG_CRZBO_R2_CRZBO_CROP_
{
        volatile struct /* 0x1A014BA4 */
        {
                FIELD  CRZBO_XOFFSET                                             : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CRZBO_YOFFSET                                             : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_CROP;   /* CRZBO_R2_CRZBO_CROP */

typedef volatile union _REG_CRZBO_R2_CRZBO_CON4_
{
        volatile struct /* 0x1A014BA8 */
        {
                FIELD  CRZBO_FIFO_DVFS_THRL                                      : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CRZBO_FIFO_DVFS_THRH                                      : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  CRZBO_FIFO_DVFS_EN                                        :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_CON4;   /* CRZBO_R2_CRZBO_CON4 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A014BAC */
        {
                FIELD  CRZBO_FH_BASE_ADDR                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_BASE_ADDR;   /* CRZBO_R2_CRZBO_FH_BASE_ADDR */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_2_
{
        volatile struct /* 0x1A014BB0 */
        {
                FIELD  CRZBO_FH_SPARE_2                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_2; /* CRZBO_R2_CRZBO_FH_SPARE_2 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_3_
{
        volatile struct /* 0x1A014BB4 */
        {
                FIELD  CRZBO_FH_SPARE_3                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_3; /* CRZBO_R2_CRZBO_FH_SPARE_3 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_4_
{
        volatile struct /* 0x1A014BB8 */
        {
                FIELD  CRZBO_FH_SPARE_4                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_4; /* CRZBO_R2_CRZBO_FH_SPARE_4 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_5_
{
        volatile struct /* 0x1A014BBC */
        {
                FIELD  CRZBO_FH_SPARE_5                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_5; /* CRZBO_R2_CRZBO_FH_SPARE_5 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_6_
{
        volatile struct /* 0x1A014BC0 */
        {
                FIELD  CRZBO_FH_SPARE_6                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_6; /* CRZBO_R2_CRZBO_FH_SPARE_6 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_7_
{
        volatile struct /* 0x1A014BC4 */
        {
                FIELD  CRZBO_FH_SPARE_7                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_7; /* CRZBO_R2_CRZBO_FH_SPARE_7 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_8_
{
        volatile struct /* 0x1A014BC8 */
        {
                FIELD  CRZBO_FH_SPARE_8                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_8; /* CRZBO_R2_CRZBO_FH_SPARE_8 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_9_
{
        volatile struct /* 0x1A014BCC */
        {
                FIELD  CRZBO_FH_SPARE_9                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_9; /* CRZBO_R2_CRZBO_FH_SPARE_9 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_10_
{
        volatile struct /* 0x1A014BD0 */
        {
                FIELD  CRZBO_FH_SPARE_10                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_10;    /* CRZBO_R2_CRZBO_FH_SPARE_10 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_11_
{
        volatile struct /* 0x1A014BD4 */
        {
                FIELD  CRZBO_FH_SPARE_11                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_11;    /* CRZBO_R2_CRZBO_FH_SPARE_11 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_12_
{
        volatile struct /* 0x1A014BD8 */
        {
                FIELD  CRZBO_FH_SPARE_12                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_12;    /* CRZBO_R2_CRZBO_FH_SPARE_12 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_13_
{
        volatile struct /* 0x1A014BDC */
        {
                FIELD  CRZBO_FH_SPARE_13                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_13;    /* CRZBO_R2_CRZBO_FH_SPARE_13 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_14_
{
        volatile struct /* 0x1A014BE0 */
        {
                FIELD  CRZBO_FH_SPARE_14                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_14;    /* CRZBO_R2_CRZBO_FH_SPARE_14 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_15_
{
        volatile struct /* 0x1A014BE4 */
        {
                FIELD  CRZBO_FH_SPARE_15                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_15;    /* CRZBO_R2_CRZBO_FH_SPARE_15 */

typedef volatile union _REG_CRZBO_R2_CRZBO_FH_SPARE_16_
{
        volatile struct /* 0x1A014BE8 */
        {
                FIELD  CRZBO_FH_SPARE_16                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CRZBO_R2_CRZBO_FH_SPARE_16;    /* CRZBO_R2_CRZBO_FH_SPARE_16 */

typedef volatile union _REG_RSSO_R2_RSSO_BASE_ADDR_
{
        volatile struct /* 0x1A014BF0 */
        {
                FIELD  RSSO_BASE_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_BASE_ADDR;    /* RSSO_R2_RSSO_BASE_ADDR */

typedef volatile union _REG_RSSO_R2_RSSO_OFST_ADDR_
{
        volatile struct /* 0x1A014BF4 */
        {
                FIELD  RSSO_OFST_ADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_OFST_ADDR;    /* RSSO_R2_RSSO_OFST_ADDR */

typedef volatile union _REG_RSSO_R2_RSSO_DRS_
{
        volatile struct /* 0x1A014BF8 */
        {
                FIELD  RSSO_FIFO_DRS_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_DRS_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RSSO_FIFO_DRS_EN                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_DRS;  /* RSSO_R2_RSSO_DRS */

typedef volatile union _REG_RSSO_R2_RSSO_XSIZE_
{
        volatile struct /* 0x1A014BFC */
        {
                FIELD  RSSO_XSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_XSIZE;    /* RSSO_R2_RSSO_XSIZE */

typedef volatile union _REG_RSSO_R2_RSSO_YSIZE_
{
        volatile struct /* 0x1A014C00 */
        {
                FIELD  RSSO_YSIZE                                                : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_YSIZE;    /* RSSO_R2_RSSO_YSIZE */

typedef volatile union _REG_RSSO_R2_RSSO_STRIDE_
{
        volatile struct /* 0x1A014C04 */
        {
                FIELD  RSSO_STRIDE                                               : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSSO_BUS_SIZE                                             :  4;      /* 16..19, 0x000F0000 */
                FIELD  RSSO_FORMAT                                               :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  4;      /* 22..25, 0x03C00000 */
                FIELD  RSSO_FORMAT_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  RSSO_BUS_SIZE_EN                                          :  1;      /* 27..27, 0x08000000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_STRIDE;   /* RSSO_R2_RSSO_STRIDE */

typedef volatile union _REG_RSSO_R2_RSSO_CON_
{
        volatile struct /* 0x1A014C08 */
        {
                FIELD  RSSO_FIFO_SIZE                                            : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  RSSO_MAX_BURST_LEN                                        :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_CON;  /* RSSO_R2_RSSO_CON */

typedef volatile union _REG_RSSO_R2_RSSO_CON2_
{
        volatile struct /* 0x1A014C0C */
        {
                FIELD  RSSO_FIFO_PRI_THRL                                        : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_PRI_THRH                                        : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_CON2; /* RSSO_R2_RSSO_CON2 */

typedef volatile union _REG_RSSO_R2_RSSO_CON3_
{
        volatile struct /* 0x1A014C10 */
        {
                FIELD  RSSO_FIFO_PRE_PRI_THRL                                    : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_PRE_PRI_THRH                                    : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_CON3; /* RSSO_R2_RSSO_CON3 */

typedef volatile union _REG_RSSO_R2_RSSO_CROP_
{
        volatile struct /* 0x1A014C14 */
        {
                FIELD  RSSO_XOFFSET                                              : 16;      /*  0..15, 0x0000FFFF */
                FIELD  RSSO_YOFFSET                                              : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_CROP; /* RSSO_R2_RSSO_CROP */

typedef volatile union _REG_RSSO_R2_RSSO_CON4_
{
        volatile struct /* 0x1A014C18 */
        {
                FIELD  RSSO_FIFO_DVFS_THRL                                       : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  RSSO_FIFO_DVFS_THRH                                       : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  3;      /* 28..30, 0x70000000 */
                FIELD  RSSO_FIFO_DVFS_EN                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_CON4; /* RSSO_R2_RSSO_CON4 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A014C1C */
        {
                FIELD  RSSO_FH_BASE_ADDR                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_BASE_ADDR; /* RSSO_R2_RSSO_FH_BASE_ADDR */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_2_
{
        volatile struct /* 0x1A014C20 */
        {
                FIELD  RSSO_FH_SPARE_2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_2;   /* RSSO_R2_RSSO_FH_SPARE_2 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_3_
{
        volatile struct /* 0x1A014C24 */
        {
                FIELD  RSSO_FH_SPARE_3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_3;   /* RSSO_R2_RSSO_FH_SPARE_3 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_4_
{
        volatile struct /* 0x1A014C28 */
        {
                FIELD  RSSO_FH_SPARE_4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_4;   /* RSSO_R2_RSSO_FH_SPARE_4 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_5_
{
        volatile struct /* 0x1A014C2C */
        {
                FIELD  RSSO_FH_SPARE_5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_5;   /* RSSO_R2_RSSO_FH_SPARE_5 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_6_
{
        volatile struct /* 0x1A014C30 */
        {
                FIELD  RSSO_FH_SPARE_6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_6;   /* RSSO_R2_RSSO_FH_SPARE_6 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_7_
{
        volatile struct /* 0x1A014C34 */
        {
                FIELD  RSSO_FH_SPARE_7                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_7;   /* RSSO_R2_RSSO_FH_SPARE_7 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_8_
{
        volatile struct /* 0x1A014C38 */
        {
                FIELD  RSSO_FH_SPARE_8                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_8;   /* RSSO_R2_RSSO_FH_SPARE_8 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_9_
{
        volatile struct /* 0x1A014C3C */
        {
                FIELD  RSSO_FH_SPARE_9                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_9;   /* RSSO_R2_RSSO_FH_SPARE_9 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_10_
{
        volatile struct /* 0x1A014C40 */
        {
                FIELD  RSSO_FH_SPARE_10                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_10;  /* RSSO_R2_RSSO_FH_SPARE_10 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_11_
{
        volatile struct /* 0x1A014C44 */
        {
                FIELD  RSSO_FH_SPARE_11                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_11;  /* RSSO_R2_RSSO_FH_SPARE_11 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_12_
{
        volatile struct /* 0x1A014C48 */
        {
                FIELD  RSSO_FH_SPARE_12                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_12;  /* RSSO_R2_RSSO_FH_SPARE_12 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_13_
{
        volatile struct /* 0x1A014C4C */
        {
                FIELD  RSSO_FH_SPARE_13                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_13;  /* RSSO_R2_RSSO_FH_SPARE_13 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_14_
{
        volatile struct /* 0x1A014C50 */
        {
                FIELD  RSSO_FH_SPARE_14                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_14;  /* RSSO_R2_RSSO_FH_SPARE_14 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_15_
{
        volatile struct /* 0x1A014C54 */
        {
                FIELD  RSSO_FH_SPARE_15                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_15;  /* RSSO_R2_RSSO_FH_SPARE_15 */

typedef volatile union _REG_RSSO_R2_RSSO_FH_SPARE_16_
{
        volatile struct /* 0x1A014C58 */
        {
                FIELD  RSSO_FH_SPARE_16                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_RSSO_R2_RSSO_FH_SPARE_16;  /* RSSO_R2_RSSO_FH_SPARE_16 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2_
{
        volatile struct /* 0x1A015094 */
        {
                FIELD  CAMDMATOP2_DEBUG_ADDR2                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2;  /* CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21_
{
        volatile struct /* 0x1A015098 */
        {
                FIELD  CAMDMATOP2_RSV21                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22_
{
        volatile struct /* 0x1A01509C */
        {
                FIELD  CAMDMATOP2_RSV22                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23_
{
        volatile struct /* 0x1A0150A0 */
        {
                FIELD  CAMDMATOP2_RSV23                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24_
{
        volatile struct /* 0x1A0150A4 */
        {
                FIELD  CAMDMATOP2_RSV24                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25_
{
        volatile struct /* 0x1A0150A8 */
        {
                FIELD  CAMDMATOP2_RSV25                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25 */

typedef volatile union _REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26_
{
        volatile struct /* 0x1A0150AC */
        {
                FIELD  CAMDMATOP2_RSV26                                          : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26;    /* CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26 */

typedef volatile union _REG_LTMTC_R1_LTMTC_CURVE_
{
        volatile struct /* 0x1A016000 ~ 0x1A017BD7 */
        {
                FIELD  LTMTC_TONECURVE_LUT_L                                     : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LTMTC_TONECURVE_LUT_H                                     : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_LTMTC_R1_LTMTC_CURVE;  /* LTMTC_R1_LTMTC_CURVE */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT_
{
        volatile struct /* 0x1A050000 */
        {
                FIELD  CAMADL_IPUO_SOFT_RST_STAT                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMADL_IPUI_SOFT_RST_STAT                                 :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT; /* CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT */

typedef volatile union _REG_CAMADL_R1_CAMADL_VERTICAL_FLIP_EN_
{
        volatile struct /* 0x1A050004 */
        {
                FIELD  CAMADL_IPUO_V_FLIP_EN                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMADL_IPUI_V_FLIP_EN                                     :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_VERTICAL_FLIP_EN; /* CAMADL_R1_CAMADL_VERTICAL_FLIP_EN */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_SOFT_RESET_
{
        volatile struct /* 0x1A050008 */
        {
                FIELD  CAMADL_IPUO_SOFT_RST                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMADL_IPUI_SOFT_RST                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 14;      /* 17..30, 0x7FFE0000 */
                FIELD  CAMADL_SEPARATE_SOFT_RST_EN                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_SOFT_RESET;   /* CAMADL_R1_CAMADL_DMA_SOFT_RESET */

typedef volatile union _REG_CAMADL_R1_CAMADL_LAST_ULTRA_EN_
{
        volatile struct /* 0x1A05000C */
        {
                FIELD  CAMADL_IPUO_LAST_ULTRA_EN                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMADL_IPUI_LAST_ULTRA_EN                                 :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 15;      /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_LAST_ULTRA_EN;    /* CAMADL_R1_CAMADL_LAST_ULTRA_EN */

typedef volatile union _REG_CAMADL_R1_CAMADL_SPECIAL_FUN_EN_
{
        volatile struct /* 0x1A050010 */
        {
                FIELD  CAMADL_SLOW_CNT                                           : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    :  7;      /* 16..22, 0x007F0000 */
                FIELD  CAMADL_CONTINUOUS_COM_CON                                 :  2;      /* 23..24, 0x01800000 */
                FIELD  CAMADL_CONTINUOUS_COM_EN                                  :  1;      /* 25..25, 0x02000000 */
                FIELD  CAMADL_FIFO_CHANGE_EN                                     :  1;      /* 26..26, 0x04000000 */
                FIELD  rsv_27                                                    :  3;      /* 27..29, 0x38000000 */
                FIELD  CAMADL_INTERLACE_MODE                                     :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMADL_SLOW_EN                                            :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_SPECIAL_FUN_EN;   /* CAMADL_R1_CAMADL_SPECIAL_FUN_EN */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_RING_
{
        volatile struct /* 0x1A050014 */
        {
                FIELD  CAMADL_IPUO_RING_YSIZE                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  CAMADL_IPUO_RING_EN                                       :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_RING;    /* CAMADL_R1_CAMADL_IPUO_RING */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_RING_
{
        volatile struct /* 0x1A050018 */
        {
                FIELD  CAMADL_IPUI_RING_YSIZE                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  CAMADL_IPUI_RING_EN                                       :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_RING;    /* CAMADL_R1_CAMADL_IPUI_RING */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR_
{
        volatile struct /* 0x1A050030 */
        {
                FIELD  CAMADL_IPUO_BASE_ADDR                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR;   /* CAMADL_R1_CAMADL_IPUO_BASE_ADDR */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2_
{
        volatile struct /* 0x1A050034 */
        {
                FIELD  CAMADL_IPUO_BASE_ADDR_2                                   :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2; /* CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR_
{
        volatile struct /* 0x1A050038 */
        {
                FIELD  CAMADL_IPUO_OFFSET_ADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR;   /* CAMADL_R1_CAMADL_IPUO_OFST_ADDR */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2_
{
        volatile struct /* 0x1A05003C */
        {
                FIELD  CAMADL_IPUO_OFFSET_ADDR_2                                 :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2; /* CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_XSIZE_
{
        volatile struct /* 0x1A050040 */
        {
                FIELD  CAMADL_IPUO_XSIZE                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_XSIZE;   /* CAMADL_R1_CAMADL_IPUO_XSIZE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_YSIZE_
{
        volatile struct /* 0x1A050044 */
        {
                FIELD  CAMADL_IPUO_YSIZE                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_YSIZE;   /* CAMADL_R1_CAMADL_IPUO_YSIZE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_STRIDE_
{
        volatile struct /* 0x1A050048 */
        {
                FIELD  CAMADL_IPUO_STRIDE                                        : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_IPUO_BUS_SIZE                                      :  4;      /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                                    :  4;      /* 20..23, 0x00F00000 */
                FIELD  CAMADL_IPUO_BUS_SIZE_EN                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_STRIDE;  /* CAMADL_R1_CAMADL_IPUO_STRIDE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_CON_
{
        volatile struct /* 0x1A05004C */
        {
                FIELD  CAMADL_IPUO_FIFO_SIZE                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CAMADL_IPUO_MAX_BURST_LEN                                 :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_CON; /* CAMADL_R1_CAMADL_IPUO_CON */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_CON2_
{
        volatile struct /* 0x1A050050 */
        {
                FIELD  CAMADL_IPUO_FIFO_PRI_THRL                                 : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMADL_IPUO_FIFO_PRI_THRH                                 : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_CON2;    /* CAMADL_R1_CAMADL_IPUO_CON2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_CON3_
{
        volatile struct /* 0x1A050054 */
        {
                FIELD  CAMADL_IPUO_FIFO_PRE_PRI_THRL                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMADL_IPUO_FIFO_PRE_PRI_THRH                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_CON3;    /* CAMADL_R1_CAMADL_IPUO_CON3 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR_
{
        volatile struct /* 0x1A050090 */
        {
                FIELD  CAMADL_IPUI_BASE_ADDR                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR;   /* CAMADL_R1_CAMADL_IPUI_BASE_ADDR */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2_
{
        volatile struct /* 0x1A050094 */
        {
                FIELD  CAMADL_IPUI_BASE_ADDR_2                                   :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2; /* CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR_
{
        volatile struct /* 0x1A050098 */
        {
                FIELD  CAMADL_IPUI_OFFSET_ADDR                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR;   /* CAMADL_R1_CAMADL_IPUI_OFST_ADDR */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2_
{
        volatile struct /* 0x1A05009C */
        {
                FIELD  CAMADL_IPUI_OFFSET_ADDR_2                                 :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2; /* CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_XSIZE_
{
        volatile struct /* 0x1A0500A0 */
        {
                FIELD  CAMADL_IPUI_XSIZE                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_XSIZE;   /* CAMADL_R1_CAMADL_IPUI_XSIZE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_YSIZE_
{
        volatile struct /* 0x1A0500A4 */
        {
                FIELD  CAMADL_IPUI_YSIZE                                         : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_YSIZE;   /* CAMADL_R1_CAMADL_IPUI_YSIZE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_STRIDE_
{
        volatile struct /* 0x1A0500A8 */
        {
                FIELD  CAMADL_IPUI_STRIDE                                        : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_IPUI_BUS_SIZE                                      :  4;      /* 16..19, 0x000F0000 */
                FIELD  CAMADL_IPUI_FORMAT                                        :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  CAMADL_IPUI_FORMAT_EN                                     :  1;      /* 23..23, 0x00800000 */
                FIELD  CAMADL_IPUI_BUS_SIZE_EN                                   :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  5;      /* 25..29, 0x3E000000 */
                FIELD  CAMADL_IPUI_SWAP                                          :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_STRIDE;  /* CAMADL_R1_CAMADL_IPUI_STRIDE */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_CON_
{
        volatile struct /* 0x1A0500AC */
        {
                FIELD  CAMADL_IPUI_FIFO_SIZE                                     : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  CAMADL_IPUI_MAX_BURST_LEN                                 :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_CON; /* CAMADL_R1_CAMADL_IPUI_CON */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_CON2_
{
        volatile struct /* 0x1A0500B0 */
        {
                FIELD  CAMADL_IPUI_FIFO_PRI_THRL                                 : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMADL_IPUI_FIFO_PRI_THRH                                 : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_CON2;    /* CAMADL_R1_CAMADL_IPUI_CON2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_CON3_
{
        volatile struct /* 0x1A0500B4 */
        {
                FIELD  CAMADL_IPUI_FIFO_PRE_PRI_THRL                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  CAMADL_IPUI_FIFO_PRE_PRI_THRH                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_CON3;    /* CAMADL_R1_CAMADL_IPUI_CON3 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_ERR_CTRL_
{
        volatile struct /* 0x1A050100 */
        {
                FIELD  CAMADL_IPUO_ERR                                           :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     : 15;      /*  1..15, 0x0000FFFE */
                FIELD  CAMADL_IPUI_ERR                                           :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    : 14;      /* 17..30, 0x7FFE0000 */
                FIELD  CAMADL_ERR_CLR_MD                                         :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_ERR_CTRL; /* CAMADL_R1_CAMADL_DMA_ERR_CTRL */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUO_ERR_STAT_
{
        volatile struct /* 0x1A050104 */
        {
                FIELD  CAMADL_IPUO_ERR_STAT                                      : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_IPUO_ERR_EN                                        : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUO_ERR_STAT;    /* CAMADL_R1_CAMADL_IPUO_ERR_STAT */

typedef volatile union _REG_CAMADL_R1_CAMADL_IPUI_ERR_STAT_
{
        volatile struct /* 0x1A050108 */
        {
                FIELD  CAMADL_IPUI_ERR_STAT                                      : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_IPUI_ERR_EN                                        : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_IPUI_ERR_STAT;    /* CAMADL_R1_CAMADL_IPUI_ERR_STAT */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_DEBUG_ADDR_
{
        volatile struct /* 0x1A05010C */
        {
                FIELD  CAMADL_DMA_DEBUG_ADDR                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_DEBUG_ADDR;   /* CAMADL_R1_CAMADL_DMA_DEBUG_ADDR */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV1_
{
        volatile struct /* 0x1A050110 */
        {
                FIELD  CAMADL_DMA_RSV1                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV1; /* CAMADL_R1_CAMADL_DMA_RSV1 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV2_
{
        volatile struct /* 0x1A050114 */
        {
                FIELD  CAMADL_DMA_RSV2                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV2; /* CAMADL_R1_CAMADL_DMA_RSV2 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV3_
{
        volatile struct /* 0x1A050118 */
        {
                FIELD  CAMADL_DMA_RSV3                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV3; /* CAMADL_R1_CAMADL_DMA_RSV3 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV4_
{
        volatile struct /* 0x1A05011C */
        {
                FIELD  CAMADL_DMA_RSV4                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV4; /* CAMADL_R1_CAMADL_DMA_RSV4 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV5_
{
        volatile struct /* 0x1A050120 */
        {
                FIELD  CAMADL_DMA_RSV5                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV5; /* CAMADL_R1_CAMADL_DMA_RSV5 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_RSV6_
{
        volatile struct /* 0x1A050124 */
        {
                FIELD  CAMADL_DMA_RSV6                                           : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_RSV6; /* CAMADL_R1_CAMADL_DMA_RSV6 */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_DEBUG_SEL_
{
        volatile struct /* 0x1A050128 */
        {
                FIELD  CAMADL_DMA_TOP_SEL                                        :  8;      /*  0.. 7, 0x000000FF */
                FIELD  CAMADL_R_W_DMA_TOP_SEL                                    :  8;      /*  8..15, 0x0000FF00 */
                FIELD  CAMADL_SUB_MODULE_SEL                                     :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  6;      /* 24..29, 0x3F000000 */
                FIELD  CAMADL_ARBITER_BVALID_FULL                                :  1;      /* 30..30, 0x40000000 */
                FIELD  CAMADL_ARBITER_COM_FULL                                   :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_DEBUG_SEL;    /* CAMADL_R1_CAMADL_DMA_DEBUG_SEL */

typedef volatile union _REG_CAMADL_R1_CAMADL_DMA_BW_SELF_TEST_
{
        volatile struct /* 0x1A05012C */
        {
                FIELD  CAMADL_BW_SELF_TEST_EN_IPUO                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMADL_BW_SELF_TEST_EN_IPUI                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     : 30;      /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_DMA_BW_SELF_TEST; /* CAMADL_R1_CAMADL_DMA_BW_SELF_TEST */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_RESET_
{
        volatile struct /* 0x1A050300 */
        {
                FIELD  CAMADL_DMA_0_SOFT_RST_ST                                  :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  7;      /*  1.. 7, 0x000000FE */
                FIELD  CAMADL_DMA_0_SOFT_RST                                     :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  7;      /*  9..15, 0x0000FE00 */
                FIELD  CAMADL_RDMA_0_HW_RST                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  CAMADL_WDMA_0_HW_RST                                      :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  6;      /* 18..23, 0x00FC0000 */
                FIELD  CAMADL_AHB2GMC_HW_RST                                     :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_RESET;    /* CAMADL_R1_CAMADL_ADL_RESET */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_CTL_
{
        volatile struct /* 0x1A050304 */
        {
                FIELD  CAMADL_SRC_SEL                                            :  3;      /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  CAMADL_DST_SEL                                            :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  CAMADL_SRC_TYPE                                           :  2;      /*  8.. 9, 0x00000300 */
                FIELD  CAMADL_DST_TYPE                                           :  2;      /* 10..11, 0x00000C00 */
                FIELD  CAMADL_H2G_GID                                            :  2;      /* 12..13, 0x00003000 */
                FIELD  CAMADL_H2G_GULTRA_ENABLE                                  :  1;      /* 14..14, 0x00004000 */
                FIELD  CAMADL_H2G_EARLY_RESP                                     :  1;      /* 15..15, 0x00008000 */
                FIELD  rsv_16                                                    :  4;      /* 16..19, 0x000F0000 */
                FIELD  CAMADL_ENABLE                                             :  2;      /* 20..21, 0x00300000 */
                FIELD  CAMADL_DONE_DIS                                           :  3;      /* 22..24, 0x01C00000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_CTL;  /* CAMADL_R1_CAMADL_ADL_CTL */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_CROP_IN_START_
{
        volatile struct /* 0x1A050330 */
        {
                FIELD  CAMADL_CROP_IN_START_X                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_CROP_IN_START_Y                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_CROP_IN_START;    /* CAMADL_R1_CAMADL_ADL_CROP_IN_START */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_CROP_IN_END_
{
        volatile struct /* 0x1A050334 */
        {
                FIELD  CAMADL_CROP_IN_END_X                                      : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_CROP_IN_END_Y                                      : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_CROP_IN_END;  /* CAMADL_R1_CAMADL_ADL_CROP_IN_END */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_START_
{
        volatile struct /* 0x1A050338 */
        {
                FIELD  CAMADL_CROP_OUT_START_X                                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_CROP_OUT_START_Y                                   : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_START;   /* CAMADL_R1_CAMADL_ADL_CROP_OUT_START */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_END_
{
        volatile struct /* 0x1A05033C */
        {
                FIELD  CAMADL_CROP_OUT_END_X                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_CROP_OUT_END_Y                                     : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_END; /* CAMADL_R1_CAMADL_ADL_CROP_OUT_END */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DMA_ST_
{
        volatile struct /* 0x1A050340 */
        {
                FIELD  CAMADL_RDMA_0_DONE_ST                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  CAMADL_WDMA_0_DONE_ST                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  CAMADL_RDMA_1_DONE_ST                                     :  1;      /*  2.. 2, 0x00000004 */
                FIELD  CAMADL_WDMA_1_DONE_ST                                     :  1;      /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                                     : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DMA_ST;   /* CAMADL_R1_CAMADL_ADL_DMA_ST */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DCM_DIS_
{
        volatile struct /* 0x1A050344 */
        {
                FIELD  CAMADL_RDMA_DCM_DIS                                       :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMADL_WDMA_DCM_DIS                                       :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  CAMADL_SRAM_DCM_DIS                                       :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  CAMADL_H2G_CG_DIS                                         :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DCM_DIS;  /* CAMADL_R1_CAMADL_ADL_DCM_DIS */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DCM_ST_
{
        volatile struct /* 0x1A050348 */
        {
                FIELD  CAMADL_RDMA_0_DCM_ST                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMADL_WDMA_0_DCM_ST                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  CAMADL_RDMA_1_DCM_ST                                      :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  CAMADL_WDMA_1_DCM_ST                                      :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  CAMADL_DMA_0_SRAM_DCM_ST                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  CAMADL_DMA_1_SRAM_DCM_ST                                  :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DCM_ST;   /* CAMADL_R1_CAMADL_ADL_DCM_ST */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DMA_ERR_ST_
{
        volatile struct /* 0x1A05034C */
        {
                FIELD  CAMADL_DMA_0_ERR_INT                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  CAMADL_DMA_0_REQ_ST                                       :  5;      /*  4.. 8, 0x000001F0 */
                FIELD  CAMADL_DMA_0_RDY_ST                                       :  5;      /*  9..13, 0x00003E00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  CAMADL_DMA_1_ERR_INT                                      :  1;      /* 16..16, 0x00010000 */
                FIELD  rsv_17                                                    :  3;      /* 17..19, 0x000E0000 */
                FIELD  CAMADL_DMA_1_REQ_ST                                       :  5;      /* 20..24, 0x01F00000 */
                FIELD  CAMADL_DMA_1_RDY_ST                                       :  5;      /* 25..29, 0x3E000000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DMA_ERR_ST;   /* CAMADL_R1_CAMADL_ADL_DMA_ERR_ST */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG_
{
        volatile struct /* 0x1A050350 */
        {
                FIELD  CAMADL_DMA_0_DEBUG                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG;  /* CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG_
{
        volatile struct /* 0x1A050354 */
        {
                FIELD  CAMADL_DMA_1_DEBUG                                        : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG;  /* CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_SPARE_
{
        volatile struct /* 0x1A050370 */
        {
                FIELD  CAMADL_SPARE                                              : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_SPARE;    /* CAMADL_R1_CAMADL_ADL_SPARE */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO00_
{
        volatile struct /* 0x1A050380 */
        {
                FIELD  CAMADL_WR_RING_XSIZE                                      : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_WR_RING_YSIZE                                      : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO00;   /* CAMADL_R1_CAMADL_ADL_INFO00 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO01_
{
        volatile struct /* 0x1A050384 */
        {
                FIELD  CAMADL_WR_RING_STRIDE                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_ADL_INFO01_Reserved                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO01;   /* CAMADL_R1_CAMADL_ADL_INFO01 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO02_
{
        volatile struct /* 0x1A050388 */
        {
                FIELD  CAMADL_RD_RING_XSIZE                                      : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_RD_RING_YSIZE                                      : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO02;   /* CAMADL_R1_CAMADL_ADL_INFO02 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO03_
{
        volatile struct /* 0x1A05038C */
        {
                FIELD  CAMADL_RD_RING_STRIDE                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  CAMADL_ADL_INFO03_Reserved                                : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO03;   /* CAMADL_R1_CAMADL_ADL_INFO03 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO04_
{
        volatile struct /* 0x1A050390 */
        {
                FIELD  CAMADL_INFO04                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO04;   /* CAMADL_R1_CAMADL_ADL_INFO04 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO05_
{
        volatile struct /* 0x1A050394 */
        {
                FIELD  CAMADL_INFO05                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO05;   /* CAMADL_R1_CAMADL_ADL_INFO05 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO06_
{
        volatile struct /* 0x1A050398 */
        {
                FIELD  CAMADL_INFO06                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO06;   /* CAMADL_R1_CAMADL_ADL_INFO06 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO07_
{
        volatile struct /* 0x1A05039C */
        {
                FIELD  CAMADL_INFO07                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO07;   /* CAMADL_R1_CAMADL_ADL_INFO07 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO08_
{
        volatile struct /* 0x1A0503A0 */
        {
                FIELD  CAMADL_INFO08                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO08;   /* CAMADL_R1_CAMADL_ADL_INFO08 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO09_
{
        volatile struct /* 0x1A0503A4 */
        {
                FIELD  CAMADL_INFO09                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO09;   /* CAMADL_R1_CAMADL_ADL_INFO09 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO10_
{
        volatile struct /* 0x1A0503A8 */
        {
                FIELD  CAMADL_INFO10                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO10;   /* CAMADL_R1_CAMADL_ADL_INFO10 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO11_
{
        volatile struct /* 0x1A0503AC */
        {
                FIELD  CAMADL_INFO11                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO11;   /* CAMADL_R1_CAMADL_ADL_INFO11 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO12_
{
        volatile struct /* 0x1A0503B0 */
        {
                FIELD  CAMADL_INFO12                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO12;   /* CAMADL_R1_CAMADL_ADL_INFO12 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO13_
{
        volatile struct /* 0x1A0503B4 */
        {
                FIELD  CAMADL_INFO13                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO13;   /* CAMADL_R1_CAMADL_ADL_INFO13 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO14_
{
        volatile struct /* 0x1A0503B8 */
        {
                FIELD  CAMADL_INFO14                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO14;   /* CAMADL_R1_CAMADL_ADL_INFO14 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO15_
{
        volatile struct /* 0x1A0503BC */
        {
                FIELD  CAMADL_INFO15                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO15;   /* CAMADL_R1_CAMADL_ADL_INFO15 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO16_
{
        volatile struct /* 0x1A0503C0 */
        {
                FIELD  CAMADL_INFO16                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO16;   /* CAMADL_R1_CAMADL_ADL_INFO16 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO17_
{
        volatile struct /* 0x1A0503C4 */
        {
                FIELD  CAMADL_INFO17                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO17;   /* CAMADL_R1_CAMADL_ADL_INFO17 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO18_
{
        volatile struct /* 0x1A0503C8 */
        {
                FIELD  CAMADL_INFO18                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO18;   /* CAMADL_R1_CAMADL_ADL_INFO18 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO19_
{
        volatile struct /* 0x1A0503CC */
        {
                FIELD  CAMADL_INFO19                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO19;   /* CAMADL_R1_CAMADL_ADL_INFO19 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO20_
{
        volatile struct /* 0x1A0503D0 */
        {
                FIELD  CAMADL_INFO20                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO20;   /* CAMADL_R1_CAMADL_ADL_INFO20 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO21_
{
        volatile struct /* 0x1A0503D4 */
        {
                FIELD  CAMADL_INFO21                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO21;   /* CAMADL_R1_CAMADL_ADL_INFO21 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO22_
{
        volatile struct /* 0x1A0503D8 */
        {
                FIELD  CAMADL_INFO22                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO22;   /* CAMADL_R1_CAMADL_ADL_INFO22 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO23_
{
        volatile struct /* 0x1A0503DC */
        {
                FIELD  CAMADL_INFO23                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO23;   /* CAMADL_R1_CAMADL_ADL_INFO23 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO24_
{
        volatile struct /* 0x1A0503E0 */
        {
                FIELD  CAMADL_INFO24                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO24;   /* CAMADL_R1_CAMADL_ADL_INFO24 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO25_
{
        volatile struct /* 0x1A0503E4 */
        {
                FIELD  CAMADL_INFO25                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO25;   /* CAMADL_R1_CAMADL_ADL_INFO25 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO26_
{
        volatile struct /* 0x1A0503E8 */
        {
                FIELD  CAMADL_INFO26                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO26;   /* CAMADL_R1_CAMADL_ADL_INFO26 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO27_
{
        volatile struct /* 0x1A0503EC */
        {
                FIELD  CAMADL_INFO27                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO27;   /* CAMADL_R1_CAMADL_ADL_INFO27 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO28_
{
        volatile struct /* 0x1A0503F0 */
        {
                FIELD  CAMADL_INFO28                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO28;   /* CAMADL_R1_CAMADL_ADL_INFO28 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO29_
{
        volatile struct /* 0x1A0503F4 */
        {
                FIELD  CAMADL_INFO29                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO29;   /* CAMADL_R1_CAMADL_ADL_INFO29 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO30_
{
        volatile struct /* 0x1A0503F8 */
        {
                FIELD  CAMADL_INFO30                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO30;   /* CAMADL_R1_CAMADL_ADL_INFO30 */

typedef volatile union _REG_CAMADL_R1_CAMADL_ADL_INFO31_
{
        volatile struct /* 0x1A0503FC */
        {
                FIELD  CAMADL_INFO31                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMADL_R1_CAMADL_ADL_INFO31;   /* CAMADL_R1_CAMADL_ADL_INFO31 */

typedef volatile union _REG_CAMSV_TOP_DEBUG_
{
        volatile struct /* 0x1A051000 */
        {
                FIELD  DEBUG                                                     : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TOP_DEBUG; /* CAMSV_TOP_DEBUG */

typedef volatile union _REG_CAMSV_TOP_DEBUG_1_
{
        volatile struct /* 0x1A051004 */
        {
                FIELD  DEBUG_1                                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TOP_DEBUG_1;   /* CAMSV_TOP_DEBUG_1 */

typedef volatile union _REG_CAMSV_TOP_DEBUG_2_
{
        volatile struct /* 0x1A051008 */
        {
                FIELD  DEBUG_2                                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TOP_DEBUG_2;   /* CAMSV_TOP_DEBUG_2 */

typedef volatile union _REG_CAMSV_TOP_DEBUG_3_
{
        volatile struct /* 0x1A05100C */
        {
                FIELD  DEBUG_3                                                   : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TOP_DEBUG_3;   /* CAMSV_TOP_DEBUG_3 */

typedef volatile union _REG_CAMSV_MODULE_EN_
{
        volatile struct /* 0x1A051010 */
        {
                FIELD  TG_EN                                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  PAK_EN                                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  PAK_SEL                                                   :  1;      /*  3.. 3, 0x00000008 */
                FIELD  IMGO_EN                                                   :  1;      /*  4.. 4, 0x00000010 */
                FIELD  DOWN_SAMPLE_EN                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  UFE_EN                                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  DOWN_SAMPLE_PERIOD                                        :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  SW_PASS1_DONE_FRAME_CNT                                   :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  8;      /* 22..29, 0x3FC00000 */
                FIELD  DB_EN                                                     :  1;      /* 30..30, 0x40000000 */
                FIELD  DB_LOCK                                                   :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_MODULE_EN; /* CAMSV_MODULE_EN */

typedef volatile union _REG_CAMSV_FMT_SEL_
{
        volatile struct /* 0x1A051014 */
        {
                FIELD  TG1_FMT                                                   :  5;      /*  0.. 4, 0x0000001F */
                FIELD  TG1_SW                                                    :  2;      /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  LP_MODE                                                   :  1;      /*  8.. 8, 0x00000100 */
                FIELD  HLR_MODE                                                  :  1;      /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                                    : 22;      /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FMT_SEL;   /* CAMSV_FMT_SEL */

typedef volatile union _REG_CAMSV_INT_EN_
{
        volatile struct /* 0x1A051018 */
        {
                FIELD  VS1_INT_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  EXPDON1_INT_EN                                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_INT_EN                                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_INT_EN                                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_DROP_INT_EN                                            :  1;      /*  6.. 6, 0x00000040 */
                FIELD  TG_SOF_INT_EN                                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     :  2;      /*  8.. 9, 0x00000300 */
                FIELD  PASS1_DON_INT_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  3;      /* 11..13, 0x00003800 */
                FIELD  UFEO_ERR_INT_EN                                           :  1;      /* 14..14, 0x00004000 */
                FIELD  UFEO_OVERR_INT_EN                                         :  1;      /* 15..15, 0x00008000 */
                FIELD  IMGO_ERR_INT_EN                                           :  1;      /* 16..16, 0x00010000 */
                FIELD  IMGO_OVERR_INT_EN                                         :  1;      /* 17..17, 0x00020000 */
                FIELD  UFEO_DROP_INT_EN                                          :  1;      /* 18..18, 0x00040000 */
                FIELD  IMGO_DROP_INT_EN                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  SW_PASS1_DON_INT_EN                                       :  1;      /* 20..20, 0x00100000 */
                FIELD  TG_SOF_WAIT_INT_EN                                        :  1;      /* 21..21, 0x00200000 */
                FIELD  rsv_22                                                    :  9;      /* 22..30, 0x7FC00000 */
                FIELD  INT_WCLR_EN                                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_INT_EN;    /* CAMSV_INT_EN */

typedef volatile union _REG_CAMSV_INT_STATUS_
{
        volatile struct /* 0x1A05101C */
        {
                FIELD  VS1_ST                                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_ST1                                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_ST2                                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  EXPDON1_ST                                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                                                 :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_DROP_INT_ST                                            :  1;      /*  6.. 6, 0x00000040 */
                FIELD  TG_SOF1_INT_ST                                            :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     :  2;      /*  8.. 9, 0x00000300 */
                FIELD  PASS1_DON_ST                                              :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  IMGO_ERR_ST                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  IMGO_OVERR_ST                                             :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  IMGO_DROP_ST                                              :  1;      /* 19..19, 0x00080000 */
                FIELD  SW_PASS1_DON_ST                                           :  1;      /* 20..20, 0x00100000 */
                FIELD  TG_SOF_WAIT_ST                                            :  1;      /* 21..21, 0x00200000 */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_INT_STATUS;    /* CAMSV_INT_STATUS */

typedef volatile union _REG_CAMSV_SW_CTL_
{
        volatile struct /* 0x1A051020 */
        {
                FIELD  IMGO_RST_TRIG                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  IMGO_RST_ST                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  SW_RST                                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_SW_CTL;    /* CAMSV_SW_CTL */

typedef volatile union _REG_CAMSV_SPARE0_
{
        volatile struct /* 0x1A051024 */
        {
                FIELD  CAMSV_CQ_START_PERIOD                                     :  4;      /*  0.. 3, 0x0000000F */
                FIELD  SPARE0                                                    : 28;      /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_SPARE0;    /* CAMSV_SPARE0 */

typedef volatile union _REG_CAMSV_SPARE1_
{
        volatile struct /* 0x1A051028 */
        {
                FIELD  for_DCIF_subsample_en                                     :  1;      /*  0.. 0, 0x00000001 */
                FIELD  for_DCIF_subsample_number                                 :  6;      /*  1.. 6, 0x0000007E */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  enable_output_cq_start_signal                             :  1;      /*  8.. 8, 0x00000100 */
                FIELD  enable_reference_couple_camsv_pass1_enable                :  1;      /*  9.. 9, 0x00000200 */
                FIELD  sel_the_sof_signal_from                                   :  2;      /* 10..11, 0x00000C00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_SPARE1;    /* CAMSV_SPARE1 */

typedef volatile union _REG_CAMSV_IMGO_FBC_
{
        volatile struct /* 0x1A05102C */
        {
                FIELD  RCNT_INC1                                                 :  1;      /*  0.. 0, 0x00000001 CAMSV0 IMGO */
                FIELD  RCNT_INC2                                                 :  1;      /*  1.. 1, 0x00000002 CAMSV0 UFEO */
                FIELD  RCNT_INC3                                                 :  1;      /*  2.. 2, 0x00000004 CAMSV1 IMGO */
                FIELD  RCNT_INC4                                                 :  1;      /*  3.. 3, 0x00000008 CAMSV1 UFEO */
                FIELD  IMGO_FIFO_FULL_EN                                         :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_FIFO_FULL_EN                                         :  1;      /*  5.. 5, 0x00000020 */
                FIELD  IMGO_FBC_FIFO_FULL_SEL                                    :  1;      /*  6.. 6, 0x00000040 */
                FIELD  UFEO_FBC_FIFO_FULL_SEL                                    :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FBC;  /* CAMSV_IMGO_FBC */

typedef volatile union _REG_CAMSV_CLK_EN_
{
        volatile struct /* 0x1A051030 */
        {
                FIELD  TG_DP_CK_EN                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  1;      /*  1.. 1, 0x00000002 */
                FIELD  PAK_DP_CK_EN                                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 12;      /*  3..14, 0x00007FF8 */
                FIELD  DMA_DP_CK_EN                                              :  1;      /* 15..15, 0x00008000 */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_CLK_EN;    /* CAMSV_CLK_EN */

typedef volatile union _REG_CAMSV_DBG_SET_
{
        volatile struct /* 0x1A051034 */
        {
                FIELD  DEBUG_MOD_SEL                                             :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  DEBUG_SEL                                                 : 12;      /*  8..19, 0x000FFF00 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DBG_SET;   /* CAMSV_DBG_SET */

typedef volatile union _REG_CAMSV_DBG_PORT_
{
        volatile struct /* 0x1A051038 */
        {
                FIELD  CTL_DBG_PORT                                              : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DBG_PORT;  /* CAMSV_DBG_PORT */

typedef volatile union _REG_CAMSV_DATE_CODE_
{
        volatile struct /* 0x1A05103C */
        {
                FIELD  CTL_DATE_CODE                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DATE_CODE; /* CAMSV_DATE_CODE */

typedef volatile union _REG_CAMSV_PROJ_CODE_
{
        volatile struct /* 0x1A051040 */
        {
                FIELD  CTL_PROJ_CODE                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_PROJ_CODE; /* CAMSV_PROJ_CODE */

typedef volatile union _REG_CAMSV_DCM_DIS_
{
        volatile struct /* 0x1A051044 */
        {
                FIELD  PAK_DCM_DIS                                               :  1;      /*  0.. 0, 0x00000001 */
                FIELD  IMGO_DCM_DIS                                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  UFE_DCM_DIS                                               :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DCM_DIS;   /* CAMSV_DCM_DIS */

typedef volatile union _REG_CAMSV_DCM_STATUS_
{
        volatile struct /* 0x1A051048 */
        {
                FIELD  PAK_DCM_ST                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  IMGO_DCM_ST                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  UFE_DCM_ST                                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     : 29;      /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DCM_STATUS;    /* CAMSV_DCM_STATUS */

typedef volatile union _REG_CAMSV_PAK_
{
        volatile struct /* 0x1A05104C */
        {
                FIELD  PAK_MODE                                                  :  5;      /*  0.. 4, 0x0000001F */
                FIELD  PAK_DBL_MODE                                              :  2;      /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_PAK;   /* CAMSV_PAK */

typedef volatile union _REG_CAMSV_CCU_INT_EN_
{
        volatile struct /* 0x1A051050 */
        {
                FIELD  VS1_INT_EN                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                                                :  1;      /*  2.. 2, 0x00000004 */
                FIELD  EXPDON1_INT_EN                                            :  1;      /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_INT_EN                                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_INT_EN                                           :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_DROP_INT_EN                                            :  1;      /*  6.. 6, 0x00000040 */
                FIELD  TG_SOF_INT_EN                                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     :  2;      /*  8.. 9, 0x00000300 */
                FIELD  PASS1_DON_INT_EN                                          :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  IMGO_ERR_INT_EN                                           :  1;      /* 16..16, 0x00010000 */
                FIELD  IMGO_OVERR_INT_EN                                         :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  IMGO_DROP_INT_EN                                          :  1;      /* 19..19, 0x00080000 */
                FIELD  SW_PASS1_DON_INT_EN                                       :  1;      /* 20..20, 0x00100000 */
                FIELD  TG_SOF_WAIT_INT_EN                                        :  1;      /* 21..21, 0x00200000 */
                FIELD  rsv_22                                                    :  9;      /* 22..30, 0x7FC00000 */
                FIELD  INT_WCLR_EN                                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_CCU_INT_EN;    /* CAMSV_CCU_INT_EN */

typedef volatile union _REG_CAMSV_CCU_INT_STATUS_
{
        volatile struct /* 0x1A051054 */
        {
                FIELD  VS1_ST                                                    :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_ST1                                                    :  1;      /*  1.. 1, 0x00000002 */
                FIELD  TG_ST2                                                    :  1;      /*  2.. 2, 0x00000004 */
                FIELD  EXPDON1_ST                                                :  1;      /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                                                 :  1;      /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  TG_DROP_INT_ST                                            :  1;      /*  6.. 6, 0x00000040 */
                FIELD  TG_SOF1_INT_ST                                            :  1;      /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                                     :  2;      /*  8.. 9, 0x00000300 */
                FIELD  PASS1_DON_ST                                              :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  5;      /* 11..15, 0x0000F800 */
                FIELD  IMGO_ERR_ST                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  IMGO_OVERR_ST                                             :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  1;      /* 18..18, 0x00040000 */
                FIELD  IMGO_DROP_ST                                              :  1;      /* 19..19, 0x00080000 */
                FIELD  SW_PASS1_DON_ST                                           :  1;      /* 20..20, 0x00100000 */
                FIELD  TG_SOF_WAIT_ST                                            :  1;      /* 21..21, 0x00200000 */
                FIELD  rsv_22                                                    : 10;      /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_CCU_INT_STATUS;    /* CAMSV_CCU_INT_STATUS */

typedef volatile union _REG_CAMSV_TG_SEN_MODE_
{
        volatile struct /* 0x1A051130 */
        {
                FIELD  CMOS_EN                                                   :  1;      /*  0.. 0, 0x00000001 */
                FIELD  DBL_DATA_BUS                                              :  1;      /*  1.. 1, 0x00000002 */
                FIELD  SOT_MODE                                                  :  1;      /*  2.. 2, 0x00000004 */
                FIELD  SOT_CLR_MODE                                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  SOF_SRC                                                   :  2;      /*  8.. 9, 0x00000300 */
                FIELD  EOF_SRC                                                   :  2;      /* 10..11, 0x00000C00 */
                FIELD  PXL_CNT_RST_SRC                                           :  1;      /* 12..12, 0x00001000 */
                FIELD  DBL_DATA_BUS1                                             :  1;      /* 13..13, 0x00002000 */
                FIELD  SOF_WAIT_CQ                                               :  1;      /* 14..14, 0x00004000 */
                FIELD  FIFO_FULL_CTL_EN                                          :  1;      /* 15..15, 0x00008000 */
                FIELD  TIME_STP_EN                                               :  1;      /* 16..16, 0x00010000 */
                FIELD  VS_SUB_EN                                                 :  1;      /* 17..17, 0x00020000 */
                FIELD  SOF_SUB_EN                                                :  1;      /* 18..18, 0x00040000 */
                FIELD  I2C_CQ_EN                                                 :  1;      /* 19..19, 0x00080000 */
                FIELD  EOF_ALS_RDY_EN                                            :  1;      /* 20..20, 0x00100000 */
                FIELD  CQ_SEL                                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  STAGER_SENSOR_EN                                          :  1;      /* 22..22, 0x00400000 */
                FIELD  rsv_23                                                    :  9;      /* 23..31, 0xFF800000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SEN_MODE; /* CAMSV_TG_SEN_MODE */

typedef volatile union _REG_CAMSV_TG_VF_CON_
{
        volatile struct /* 0x1A051134 */
        {
                FIELD  VFDATA_EN                                                 :  1;      /*  0.. 0, 0x00000001 */
                FIELD  SINGLE_MODE                                               :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  FR_CON                                                    :  3;      /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  SP_DELAY                                                  :  3;      /*  8..10, 0x00000700 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  SPDELAY_MODE                                              :  1;      /* 12..12, 0x00001000 */
                FIELD  VFDATA_EN_SEL1                                            :  1;      /* 13..13, 0x00002000 */
                FIELD  VFDATA_EN_SEL2                                            :  1;      /* 14..14, 0x00004000 */
                FIELD  rsv_15                                                    : 17;      /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_VF_CON;   /* CAMSV_TG_VF_CON */

typedef volatile union _REG_CAMSV_TG_SEN_GRAB_PXL_
{
        volatile struct /* 0x1A051138 */
        {
                FIELD  PXL_S                                                     : 15;      /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  PXL_E                                                     : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SEN_GRAB_PXL; /* CAMSV_TG_SEN_GRAB_PXL */

typedef volatile union _REG_CAMSV_TG_SEN_GRAB_LIN_
{
        volatile struct /* 0x1A05113C */
        {
                FIELD  LIN_S                                                     : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  LIN_E                                                     : 14;      /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                                    :  2;      /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SEN_GRAB_LIN; /* CAMSV_TG_SEN_GRAB_LIN */

typedef volatile union _REG_CAMSV_TG_PATH_CFG_
{
        volatile struct /* 0x1A051140 */
        {
                FIELD  SEN_IN_LSB                                                :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  JPGINF_EN                                                 :  1;      /*  4.. 4, 0x00000010 */
                FIELD  MEMIN_EN                                                  :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  1;      /*  6.. 6, 0x00000040 */
                FIELD  JPG_LINEND_EN                                             :  1;      /*  7.. 7, 0x00000080 */
                FIELD  DB_LOAD_DIS                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  DB_LOAD_SRC                                               :  1;      /*  9.. 9, 0x00000200 */
                FIELD  DB_LOAD_VSPOL                                             :  1;      /* 10..10, 0x00000400 */
                FIELD  rsv_11                                                    :  1;      /* 11..11, 0x00000800 */
                FIELD  YUV_U2S_DIS                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  YUV_BIN_EN                                                :  1;      /* 13..13, 0x00002000 */
                FIELD  TG_ERR_SEL                                                :  1;      /* 14..14, 0x00004000 */
                FIELD  TG_FULL_SEL                                               :  1;      /* 15..15, 0x00008000 */
                FIELD  TG_FULL_SEL2                                              :  1;      /* 16..16, 0x00010000 */
                FIELD  FLUSH_DISABLE                                             :  1;      /* 17..17, 0x00020000 */
                FIELD  INT_BANK_DISABLE                                          :  1;      /* 18..18, 0x00040000 */
                FIELD  EXP_ESC                                                   :  1;      /* 19..19, 0x00080000 */
                FIELD  rsv_20                                                    : 12;      /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_PATH_CFG; /* CAMSV_TG_PATH_CFG */

typedef volatile union _REG_CAMSV_TG_MEMIN_CTL_
{
        volatile struct /* 0x1A051144 */
        {
                FIELD  MEMIN_DUMMYPXL                                            :  8;      /*  0.. 7, 0x000000FF */
                FIELD  MEMIN_DUMMYLIN                                            :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_MEMIN_CTL;    /* CAMSV_TG_MEMIN_CTL */

typedef volatile union _REG_CAMSV_TG_INT1_
{
        volatile struct /* 0x1A051148 */
        {
                FIELD  TG_INT1_LINENO                                            : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_INT1_PXLNO                                             : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  VSYNC_INT_POL                                             :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_INT1; /* CAMSV_TG_INT1 */

typedef volatile union _REG_CAMSV_TG_INT2_
{
        volatile struct /* 0x1A05114C */
        {
                FIELD  TG_INT2_LINENO                                            : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  TG_INT2_PXLNO                                             : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_INT2; /* CAMSV_TG_INT2 */

typedef volatile union _REG_CAMSV_TG_SOF_CNT_
{
        volatile struct /* 0x1A051150 */
        {
                FIELD  SOF_CNT                                                   : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SOF_CNT;  /* CAMSV_TG_SOF_CNT */

typedef volatile union _REG_CAMSV_TG_SOT_CNT_
{
        volatile struct /* 0x1A051154 */
        {
                FIELD  SOT_CNT                                                   : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SOT_CNT;  /* CAMSV_TG_SOT_CNT */

typedef volatile union _REG_CAMSV_TG_EOT_CNT_
{
        volatile struct /* 0x1A051158 */
        {
                FIELD  EOT_CNT                                                   : 28;      /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_EOT_CNT;  /* CAMSV_TG_EOT_CNT */

typedef volatile union _REG_CAMSV_TG_ERR_CTL_
{
        volatile struct /* 0x1A05115C */
        {
                FIELD  GRAB_ERR_FLIMIT_NO                                        :  4;      /*  0.. 3, 0x0000000F */
                FIELD  GRAB_ERR_FLIMIT_EN                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  GRAB_ERR_EN                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  REZ_OVRUN_FLIMIT_NO                                       :  4;      /*  8..11, 0x00000F00 */
                FIELD  REZ_OVRUN_FLIMIT_EN                                       :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  DBG_SRC_SEL                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_ERR_CTL;  /* CAMSV_TG_ERR_CTL */

typedef volatile union _REG_CAMSV_TG_DAT_NO_
{
        volatile struct /* 0x1A051160 */
        {
                FIELD  DAT_NO                                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_DAT_NO;   /* CAMSV_TG_DAT_NO */

typedef volatile union _REG_CAMSV_TG_FRM_CNT_ST_
{
        volatile struct /* 0x1A051164 */
        {
                FIELD  REZ_OVRUN_FCNT                                            :  4;      /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                                     :  4;      /*  4.. 7, 0x000000F0 */
                FIELD  GRAB_ERR_FCNT                                             :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_FRM_CNT_ST;   /* CAMSV_TG_FRM_CNT_ST */

typedef volatile union _REG_CAMSV_TG_FRMSIZE_ST_
{
        volatile struct /* 0x1A051168 */
        {
                FIELD  LINE_CNT                                                  : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                                                   : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_FRMSIZE_ST;   /* CAMSV_TG_FRMSIZE_ST */

typedef volatile union _REG_CAMSV_TG_INTER_ST_
{
        volatile struct /* 0x1A05116C */
        {
                FIELD  SYN_VF_DATA_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  OUT_RDY                                                   :  1;      /*  1.. 1, 0x00000002 */
                FIELD  OUT_REQ                                                   :  1;      /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                                     :  5;      /*  3.. 7, 0x000000F8 */
                FIELD  TG_CAM_CS                                                 :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  CAM_FRM_CNT                                               :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_INTER_ST; /* CAMSV_TG_INTER_ST */

typedef volatile union _REG_CAMSV_TG_XENON_FLASH_CTL_
{
        volatile struct /* 0x1A05118C */
        {
                FIELD  TG_DCIF_SUB_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_DCIF_CQ_DONE_FLAG                                      :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  6;      /*  2.. 7, 0x000000FC */
                FIELD  TG_DCIF_SUB_NUM                                           :  4;      /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                                    : 20;      /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_XENON_FLASH_CTL;  /* CAMSV_TG_XENON_FLASH_CTL */

typedef volatile union _REG_CAMSV_TG_TIME_STAMP_CNT_
{
        volatile struct /* 0x1A051194 */
        {
                FIELD  TG_TIME_STAMP_CNT                                         : 32;      /*  0.. 31, 0xffffffff */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_TIME_STAMP_CNT;  /* CAMSV_TG_I2C_CQ_TRIG */

typedef volatile union _REG_CAMSV_TG_CQ_TIMING_
{
        volatile struct /* 0x1A051198 */
        {
                FIELD  TG_I2C_CQ_TIM                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_CQ_TIMING;    /* CAMSV_TG_CQ_TIMING */

typedef volatile union _REG_CAMSV_TG_CQ_NUM_
{
        volatile struct /* 0x1A05119C */
        {
                FIELD  TG_CQ_NUM                                                 :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_CQ_NUM;   /* CAMSV_TG_CQ_NUM */

typedef volatile union _REG_CAMSV_TG_TIME_STAMP_
{
        volatile struct /* 0x1A0511A0 */
        {
                FIELD  TG_TIME_STAMP                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_TIME_STAMP;   /* CAMSV_TG_TIME_STAMP */

typedef volatile union _REG_CAMSV_TG_SUB_PERIOD_
{
        volatile struct /* 0x1A0511A4 */
        {
                FIELD  VS_PERIOD                                                 :  5;      /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  SOF_PERIOD                                                :  5;      /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                                    : 19;      /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_SUB_PERIOD;   /* CAMSV_TG_SUB_PERIOD */

typedef volatile union _REG_CAMSV_TG_DAT_NO_R_
{
        volatile struct /* 0x1A0511A8 */
        {
                FIELD  DAT_NO                                                    : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_DAT_NO_R; /* CAMSV_TG_DAT_NO_R */

typedef volatile union _REG_CAMSV_TG_FRMSIZE_ST_R_
{
        volatile struct /* 0x1A0511AC */
        {
                FIELD  LINE_CNT                                                  : 14;      /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                                                   : 15;      /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                                    :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_FRMSIZE_ST_R; /* CAMSV_TG_FRMSIZE_ST_R */

typedef volatile union _REG_CAMSV_TG_TIME_STAMP_CTL_
{
        volatile struct /* 0x1A0511B0 */
        {
                FIELD  TG_TG_TIME_STAMP_SEL                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  TG_TG_TIME_STAMP_SOF_SEL                                  :  1;      /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  TG_TG_TIME_STAMP_LOCK                                     :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_TIME_STAMP_CTL;   /* CAMSV_TG_TIME_STAMP_CTL */

typedef volatile union _REG_CAMSV_TG_TIME_STAMP_MSB_
{
        volatile struct /* 0x1A0511B4 */
        {
                FIELD  TG_TIME_STAMP_MSB                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_TG_TIME_STAMP_MSB;   /* CAMSV_TG_TIME_STAMP_MSB */

typedef volatile union _REG_CAMSV_PAK_CON_
{
        volatile struct /* 0x1A0512D0 */
        {
                FIELD  PAK_SWAP_ODR                                              :  2;      /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                                     :  2;      /*  2.. 3, 0x0000000C */
                FIELD  PAK_UV_SIGN                                               :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     :  3;      /*  5.. 7, 0x000000E0 */
                FIELD  PAK_YUV_BIT                                               :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  3;      /*  9..11, 0x00000E00 */
                FIELD  PAK_YUV_DNG                                               :  1;      /* 12..12, 0x00001000 */
                FIELD  rsv_13                                                    :  3;      /* 13..15, 0x0000E000 */
                FIELD  PAK_OBIT                                                  :  5;      /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                                    : 11;      /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_PAK_CON;   /* CAMSV_PAK_CON */

typedef volatile union _REG_CAMSV_UFE_CON_
{
        volatile struct /* 0x1A0512E0 */
        {
                FIELD  UFE_FORCE_PCM                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                                     :  3;      /*  1.. 3, 0x0000000E */
                FIELD  UFE_TCCT_BYP                                              :  1;      /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                                     : 27;      /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFE_CON;   /* CAMSV_UFE_CON */

typedef volatile union _REG_CAMSV_UFE_SET_
{
        volatile struct /* 0x1A0512E4 */
        {
                FIELD  UFE_FMT                                                   :  5;      /*  0.. 4, 0x0000001F */
                FIELD  UFE_lbit_en                                               :  1;      /*  5.. 5, 0x00000020 */
                FIELD  UFE_pix_bus                                               :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  rsv_8                                                     : 24;      /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFE_SET;   /* CAMSV_UFE_SET */

typedef volatile union _REG_CAMSV_DMA_SOFT_RSTSTAT_
{
        volatile struct /* 0x1A051400 */
        {
                FIELD  IMGO_SOFT_RST_STAT                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST_STAT                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST_STAT                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST_STAT                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST_STAT                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST_STAT                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST_STAT                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  9;      /*  7..15, 0x0000FF80 */
                FIELD  BPCI_SOFT_RST_STAT                                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST_STAT                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST_STAT                                        :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_SOFT_RSTSTAT;    /* CAMSV_DMA_SOFT_RSTSTAT */

typedef volatile union _REG_CAMSV_CQ0I_BASE_ADDR_
{
        volatile struct /* 0x1A051404 */
        {
                FIELD  BASE_ADDR                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_CQ0I_BASE_ADDR;  /* CAMSV_CQ0I_BASE_ADDR */

typedef volatile union _REG_CAMSV_CQ0I_XSIZE_
{
        volatile struct /* 0x1A051408 */
        {
                FIELD  XSIZE                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_CQ0I_XSIZE;  /* CAMSV_CQ0I_XSIZE */

typedef volatile union _REG_CAMSV_VERTICAL_FLIP_EN_
{
        volatile struct /* 0x1A05140C */
        {
                FIELD  IMGO_V_FLIP_EN                                            :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZO_V_FLIP_EN                                            :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AAO_V_FLIP_EN                                             :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AFO_V_FLIP_EN                                             :  1;      /*  3.. 3, 0x00000008 */
                FIELD  LCSO_V_FLIP_EN                                            :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_V_FLIP_EN                                            :  1;      /*  5.. 5, 0x00000020 */
                FIELD  PDO_V_FLIP_EN                                             :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  9;      /*  7..15, 0x0000FF80 */
                FIELD  BPCI_V_FLIP_EN                                            :  1;      /* 16..16, 0x00010000 */
                FIELD  CACI_V_FLIP_EN                                            :  1;      /* 17..17, 0x00020000 */
                FIELD  LSCI_V_FLIP_EN                                            :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_VERTICAL_FLIP_EN;    /* CAMSV_VERTICAL_FLIP_EN */

typedef volatile union _REG_CAMSV_DMA_SOFT_RESET_
{
        volatile struct /* 0x1A051410 */
        {
                FIELD  IMGO_SOFT_RST                                             :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST                                             :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST                                              :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST                                              :  1;      /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST                                             :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST                                             :  1;      /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST                                              :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  9;      /*  7..15, 0x0000FF80 */
                FIELD  BPCI_SOFT_RST                                             :  1;      /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST                                             :  1;      /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST                                             :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 12;      /* 19..30, 0x7FF80000 */
                FIELD  SEPARATE_SOFT_RST_EN                                      :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_SOFT_RESET;  /* CAMSV_DMA_SOFT_RESET */

typedef volatile union _REG_CAMSV_LAST_ULTRA_EN_
{
        volatile struct /* 0x1A051414 */
        {
                FIELD  IMGO_LAST_ULTRA_EN                                        :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZO_LAST_ULTRA_EN                                        :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AAO_LAST_ULTRA_EN                                         :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AFO_LAST_ULTRA_EN                                         :  1;      /*  3.. 3, 0x00000008 */
                FIELD  LCSO_LAST_ULTRA_EN                                        :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_LAST_ULTRA_EN                                        :  1;      /*  5.. 5, 0x00000020 */
                FIELD  PDO_LAST_ULTRA_EN                                         :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  9;      /*  7..15, 0x0000FF80 */
                FIELD  BPCI_LAST_ULTRA_EN                                        :  1;      /* 16..16, 0x00010000 */
                FIELD  CACI_LAST_ULTRA_EN                                        :  1;      /* 17..17, 0x00020000 */
                FIELD  LSCI_LAST_ULTRA_EN                                        :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 13;      /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_LAST_ULTRA_EN;   /* CAMSV_LAST_ULTRA_EN */

typedef volatile union _REG_CAMSV_SPECIAL_FUN_EN_
{
        volatile struct /* 0x1A051418 */
        {
                FIELD  rsv_0                                                     : 20;      /*  0..19, 0x000FFFFF */
                FIELD  CONTINUOUS_COM_CON                                        :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  MULTI_PLANE_ID_EN                                         :  1;      /* 24..24, 0x01000000 */
                FIELD  CONTINUOUS_COM_EN                                         :  1;      /* 25..25, 0x02000000 */
                FIELD  FIFO_CHANGE_EN                                            :  1;      /* 26..26, 0x04000000 */
                FIELD  rsv_27                                                    :  2;      /* 27..28, 0x18000000 */
                FIELD  CQ_ULTRA_BPCI_EN                                          :  1;      /* 29..29, 0x20000000 */
                FIELD  CQ_ULTRA_LSCI_EN                                          :  1;      /* 30..30, 0x40000000 */
                FIELD  UFO_IMGO_EN                                               :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_SPECIAL_FUN_EN;  /* CAMSV_SPECIAL_FUN_EN */

typedef volatile union _REG_CAMSV_IMGO_BASE_ADDR_
{
        volatile struct /* 0x1A051420 */
        {
                FIELD  BASE_ADDR                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_BASE_ADDR;  /* CAMSV_IMGO_BASE_ADDR */

typedef volatile union _REG_CAMSV_IMGO_OFST_ADDR_
{
        volatile struct /* 0x1A051428 */
        {
                FIELD  OFFSET_ADDR                                               : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_OFST_ADDR;  /* CAMSV_IMGO_OFST_ADDR */

typedef volatile union _REG_CAMSV_IMGO_XSIZE_
{
        volatile struct /* 0x1A051430 */
        {
                FIELD  XSIZE                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_XSIZE;  /* CAMSV_IMGO_XSIZE */

typedef volatile union _REG_CAMSV_IMGO_YSIZE_
{
        volatile struct /* 0x1A051434 */
        {
                FIELD  YSIZE                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_YSIZE;  /* CAMSV_IMGO_YSIZE */

typedef volatile union _REG_CAMSV_IMGO_STRIDE_
{
        volatile struct /* 0x1A051438 */
        {
                FIELD  STRIDE                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                                                  :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  FORMAT                                                    :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                                                 :  1;      /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                                               :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_STRIDE; /* CAMSV_IMGO_STRIDE */

typedef volatile union _REG_CAMSV_IMGO_CON_
{
        volatile struct /* 0x1A05143C */
        {
                FIELD  FIFO_SIZE                                                 : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                                             :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_CON;    /* CAMSV_IMGO_CON */

typedef volatile union _REG_CAMSV_IMGO_CON2_
{
        volatile struct /* 0x1A051440 */
        {
                FIELD  FIFO_PRI_THRL                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_CON2;   /* CAMSV_IMGO_CON2 */

typedef volatile union _REG_CAMSV_IMGO_CON3_
{
        volatile struct /* 0x1A051444 */
        {
                FIELD  FIFO_PRE_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_CON3;   /* CAMSV_IMGO_CON3 */

typedef volatile union _REG_CAMSV_IMGO_CROP_
{
        volatile struct /* 0x1A051448 */
        {
                FIELD  XOFFSET                                                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                                                   : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_CROP;   /* CAMSV_IMGO_CROP */

typedef volatile union _REG_CAMSV_UFEO_BASE_ADDR_
{
        volatile struct /* 0x1A051510 */
        {
                FIELD  BASE_ADDR                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_BASE_ADDR;  /* CAMSV_UFEO_BASE_ADDR */

typedef volatile union _REG_CAMSV_UFEO_OFST_ADDR_
{
        volatile struct /* 0x1A051518 */
        {
                FIELD  OFFSET_ADDR                                               : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_OFST_ADDR;  /* CAMSV_UFEO_OFST_ADDR */

typedef volatile union _REG_CAMSV_UFEO_XSIZE_
{
        volatile struct /* 0x1A051520 */
        {
                FIELD  XSIZE                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_XSIZE;  /* CAMSV_UFEO_XSIZE */

typedef volatile union _REG_CAMSV_UFEO_YSIZE_
{
        volatile struct /* 0x1A051524 */
        {
                FIELD  YSIZE                                                     : 16;      /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_YSIZE;  /* CAMSV_UFEO_YSIZE */

typedef volatile union _REG_CAMSV_UFEO_STRIDE_
{
        volatile struct /* 0x1A051528 */
        {
                FIELD  STRIDE                                                    : 16;      /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                                                  :  3;      /* 16..18, 0x00070000 */
                FIELD  rsv_19                                                    :  1;      /* 19..19, 0x00080000 */
                FIELD  FORMAT                                                    :  2;      /* 20..21, 0x00300000 */
                FIELD  rsv_22                                                    :  1;      /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                                                 :  1;      /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                                               :  1;      /* 24..24, 0x01000000 */
                FIELD  rsv_25                                                    :  7;      /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_STRIDE; /* CAMSV_UFEO_STRIDE */

typedef volatile union _REG_CAMSV_UFEO_CON_
{
        volatile struct /* 0x1A05152C */
        {
                FIELD  FIFO_SIZE                                                 : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    : 16;      /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                                             :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_CON;    /* CAMSV_UFEO_CON */

typedef volatile union _REG_CAMSV_UFEO_CON2_
{
        volatile struct /* 0x1A051530 */
        {
                FIELD  FIFO_PRI_THRL                                             : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                                             : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_CON2;   /* CAMSV_UFEO_CON2 */

typedef volatile union _REG_CAMSV_UFEO_CON3_
{
        volatile struct /* 0x1A051534 */
        {
                FIELD  FIFO_PRE_PRI_THRL                                         : 12;      /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                                    :  4;      /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                                         : 12;      /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                                    :  4;      /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_CON3;   /* CAMSV_UFEO_CON3 */

typedef volatile union _REG_CAMSV_UFEO_CROP_
{
        volatile struct /* 0x1A051538 */
        {
                FIELD  XOFFSET                                                   : 16;      /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                                                   : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_CROP;   /* CAMSV_UFEO_CROP */

typedef volatile union _REG_CAMSV_DMA_ERR_CTRL_
{
        volatile struct /* 0x1A051750 */
        {
                FIELD  IMGO_A_ERR                                                :  1;      /*  0.. 0, 0x00000001 */
                FIELD  RRZO_A_ERR                                                :  1;      /*  1.. 1, 0x00000002 */
                FIELD  AAO_A_ERR                                                 :  1;      /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_ERR                                                 :  1;      /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_ERR                                                :  1;      /*  4.. 4, 0x00000010 */
                FIELD  UFEO_A_ERR                                                :  1;      /*  5.. 5, 0x00000020 */
                FIELD  PDO_A_ERR                                                 :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     :  9;      /*  7..15, 0x0000FF80 */
                FIELD  BPCI_A_ERR                                                :  1;      /* 16..16, 0x00010000 */
                FIELD  CACI_A_ERR                                                :  1;      /* 17..17, 0x00020000 */
                FIELD  LSCI_A_ERR                                                :  1;      /* 18..18, 0x00040000 */
                FIELD  rsv_19                                                    : 12;      /* 19..30, 0x7FF80000 */
                FIELD  ERR_CLR_MD                                                :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_ERR_CTRL;    /* CAMSV_DMA_ERR_CTRL */

typedef volatile union _REG_CAMSV_IMGO_ERR_STAT_
{
        volatile struct /* 0x1A051760 */
        {
                FIELD  ERR_STAT                                                  : 16;      /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                                    : 16;      /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_ERR_STAT;   /* CAMSV_IMGO_ERR_STAT */

typedef volatile union _REG_CAMSV_DMA_DEBUG_ADDR_
{
        volatile struct /* 0x1A0517AC */
        {
                FIELD  DEBUG_ADDR                                                : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_DEBUG_ADDR;  /* CAMSV_DMA_DEBUG_ADDR */

typedef volatile union _REG_CAMSV_DMA_RSV1_
{
        volatile struct /* 0x1A0517B0 */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV1;    /* CAMSV_DMA_RSV1 */

typedef volatile union _REG_CAMSV_DMA_RSV2_
{
        volatile struct /* 0x1A0517B4 */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV2;    /* CAMSV_DMA_RSV2 */

typedef volatile union _REG_CAMSV_DMA_RSV3_
{
        volatile struct /* 0x1A0517B8 */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV3;    /* CAMSV_DMA_RSV3 */

typedef volatile union _REG_CAMSV_DMA_RSV4_
{
        volatile struct /* 0x1A0517BC */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV4;    /* CAMSV_DMA_RSV4 */

typedef volatile union _REG_CAMSV_DMA_RSV5_
{
        volatile struct /* 0x1A0517C0 */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV5;    /* CAMSV_DMA_RSV5 */

typedef volatile union _REG_CAMSV_DMA_RSV6_
{
        volatile struct /* 0x1A0517C4 */
        {
                FIELD  RSV                                                       : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_RSV6;    /* CAMSV_DMA_RSV6 */

typedef volatile union _REG_CAMSV_DMA_DEBUG_SEL_
{
        volatile struct /* 0x1A0517C8 */
        {
                FIELD  DMA_TOP_SEL                                               :  8;      /*  0.. 7, 0x000000FF */
                FIELD  R_W_DMA_TOP_SEL                                           :  8;      /*  8..15, 0x0000FF00 */
                FIELD  SUB_MODULE_SEL                                            :  8;      /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                                    :  4;      /* 24..27, 0x0F000000 */
                FIELD  PDO_FIFO_FULL_XSIZE                                       :  1;      /* 28..28, 0x10000000 */
                FIELD  IMGO_UFE_FIFO_FULL_XSIZE                                  :  1;      /* 29..29, 0x20000000 */
                FIELD  ARBITER_BVALID_FULL                                       :  1;      /* 30..30, 0x40000000 */
                FIELD  ARBITER_COM_FULL                                          :  1;      /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_DEBUG_SEL;   /* CAMSV_DMA_DEBUG_SEL */

typedef volatile union _REG_CAMSV_DMA_BW_SELF_TEST_
{
        volatile struct /* 0x1A0517CC */
        {
                FIELD  BW_SELF_TEST_EN_IMGO                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  BW_SELF_TEST_EN_RRZO                                      :  1;      /*  1.. 1, 0x00000002 */
                FIELD  BW_SELF_TEST_EN_AAO                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  BW_SELF_TEST_EN_AFO                                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  BW_SELF_TEST_EN_LCSO                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  BW_SELF_TEST_EN_UFEO                                      :  1;      /*  5.. 5, 0x00000020 */
                FIELD  BW_SELF_TEST_EN_PDO                                       :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_BW_SELF_TEST;    /* CAMSV_DMA_BW_SELF_TEST */

typedef volatile union _REG_CAMSV_DMA_FRAME_HEADER_EN_
{
        volatile struct /* 0x1A051800 */
        {
                FIELD  FRAME_HEADER_EN_IMGO                                      :  1;      /*  0.. 0, 0x00000001 */
                FIELD  FRAME_HEADER_EN_RRZO                                      :  1;      /*  1.. 1, 0x00000002 */
                FIELD  FRAME_HEADER_EN_AAO                                       :  1;      /*  2.. 2, 0x00000004 */
                FIELD  FRAME_HEADER_EN_AFO                                       :  1;      /*  3.. 3, 0x00000008 */
                FIELD  FRAME_HEADER_EN_LCSO                                      :  1;      /*  4.. 4, 0x00000010 */
                FIELD  FRAME_HEADER_EN_UFEO                                      :  1;      /*  5.. 5, 0x00000020 */
                FIELD  FRAME_HEADER_EN_PDO                                       :  1;      /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                                     : 25;      /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_DMA_FRAME_HEADER_EN; /* CAMSV_DMA_FRAME_HEADER_EN */

typedef volatile union _REG_CAMSV_IMGO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A051804 */
        {
                FIELD  BASE_ADDR                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_BASE_ADDR;   /* CAMSV_IMGO_FH_BASE_ADDR */

typedef volatile union _REG_CAMSV_UFEO_FH_BASE_ADDR_
{
        volatile struct /* 0x1A051818 */
        {
                FIELD  BASE_ADDR                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_BASE_ADDR;   /* CAMSV_UFEO_FH_BASE_ADDR */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_2_
{
        volatile struct /* 0x1A051834 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_2; /* CAMSV_IMGO_FH_SPARE_2 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_3_
{
        volatile struct /* 0x1A051838 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_3; /* CAMSV_IMGO_FH_SPARE_3 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_4_
{
        volatile struct /* 0x1A05183C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_4; /* CAMSV_IMGO_FH_SPARE_4 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_5_
{
        volatile struct /* 0x1A051840 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_5; /* CAMSV_IMGO_FH_SPARE_5 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_6_
{
        volatile struct /* 0x1A051844 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_6; /* CAMSV_IMGO_FH_SPARE_6 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_7_
{
        volatile struct /* 0x1A051848 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_7; /* CAMSV_IMGO_FH_SPARE_7 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_8_
{
        volatile struct /* 0x1A05184C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_8; /* CAMSV_IMGO_FH_SPARE_8 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_9_
{
        volatile struct /* 0x1A051850 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_9; /* CAMSV_IMGO_FH_SPARE_9 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_10_
{
        volatile struct /* 0x1A051854 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_10;    /* CAMSV_IMGO_FH_SPARE_10 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_11_
{
        volatile struct /* 0x1A051858 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_11;    /* CAMSV_IMGO_FH_SPARE_11 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_12_
{
        volatile struct /* 0x1A05185C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_12;    /* CAMSV_IMGO_FH_SPARE_12 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_13_
{
        volatile struct /* 0x1A051860 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_13;    /* CAMSV_IMGO_FH_SPARE_13 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_14_
{
        volatile struct /* 0x1A051864 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_14;    /* CAMSV_IMGO_FH_SPARE_14 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_15_
{
        volatile struct /* 0x1A051868 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_15;    /* CAMSV_IMGO_FH_SPARE_15 */

typedef volatile union _REG_CAMSV_IMGO_FH_SPARE_16_
{
        volatile struct /* 0x1A05186C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_IMGO_FH_SPARE_16;    /* CAMSV_IMGO_FH_SPARE_16 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_2_
{
        volatile struct /* 0x1A051974 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_2; /* CAMSV_UFEO_FH_SPARE_2 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_3_
{
        volatile struct /* 0x1A051978 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_3; /* CAMSV_UFEO_FH_SPARE_3 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_4_
{
        volatile struct /* 0x1A05197C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_4; /* CAMSV_UFEO_FH_SPARE_4 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_5_
{
        volatile struct /* 0x1A051980 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_5; /* CAMSV_UFEO_FH_SPARE_5 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_6_
{
        volatile struct /* 0x1A051984 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_6; /* CAMSV_UFEO_FH_SPARE_6 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_7_
{
        volatile struct /* 0x1A051988 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_7; /* CAMSV_UFEO_FH_SPARE_7 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_8_
{
        volatile struct /* 0x1A05198C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_8; /* CAMSV_UFEO_FH_SPARE_8 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_9_
{
        volatile struct /* 0x1A051990 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_9; /* CAMSV_UFEO_FH_SPARE_9 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_10_
{
        volatile struct /* 0x1A051994 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_10;    /* CAMSV_UFEO_FH_SPARE_10 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_11_
{
        volatile struct /* 0x1A051998 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_11;    /* CAMSV_UFEO_FH_SPARE_11 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_12_
{
        volatile struct /* 0x1A05199C */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_12;    /* CAMSV_UFEO_FH_SPARE_12 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_13_
{
        volatile struct /* 0x1A0519A0 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_13;    /* CAMSV_UFEO_FH_SPARE_13 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_14_
{
        volatile struct /* 0x1A0519A4 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_14;    /* CAMSV_UFEO_FH_SPARE_14 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_15_
{
        volatile struct /* 0x1A0519A8 */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_15;    /* CAMSV_UFEO_FH_SPARE_15 */

typedef volatile union _REG_CAMSV_UFEO_FH_SPARE_16_
{
        volatile struct /* 0x1A0519AC */
        {
                FIELD  SPARE_REG                                                 : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_UFEO_FH_SPARE_16;    /* CAMSV_UFEO_FH_SPARE_16 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CTL1_
{
        volatile struct /* 0x1A051A00 */
        {
                FIELD  FBC_NUM                                                   :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                                                 :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                                               :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  DMA_RING_EN                                               :  1;      /* 22..22, 0x00400000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  SUB_RATIO                                                 :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CTL1;   /* CAMSV_FBC_IMGO_CTL1 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CTL2_
{
        volatile struct /* 0x1A051A04 */
        {
                FIELD  FBC_CNT                                                   :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                                      :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  WCNT                                                      :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                                                  :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CTL2;   /* CAMSV_FBC_IMGO_CTL2 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_ADDR_
{
        volatile struct /* 0x1A051A08 */
        {
                FIELD  IMGO_ENQ_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_ADDR;   /* CAMSV_FBC_IMGO_ENQ_ADDR */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_ADDR_
{
        volatile struct /* 0x1A051A0C */
        {
                FIELD  IMGO_CUR_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_ADDR;   /* CAMSV_FBC_IMGO_CUR_ADDR */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HADDR_
{
        volatile struct /* 0x1A051A10 */
        {
                FIELD  IMGO_ENQ_HADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HADDR;  /* CAMSV_FBC_IMGO_ENQ_HADDR */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HADDR_
{
        volatile struct /* 0x1A051A14 */
        {
                FIELD  IMGO_CUR_HADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HADDR;  /* CAMSV_FBC_IMGO_CUR_HADDR */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_0_
{
        volatile struct /* 0x1A051A18 */
        {
                FIELD  IMGO_ENQ_HEADER_0                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_0;   /* CAMSV_FBC_IMGO_ENQ_HEADER_0 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_0_
{
        volatile struct /* 0x1A051A1C */
        {
                FIELD  IMGO_CUR_HEADER_0                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_0;   /* CAMSV_FBC_IMGO_CUR_HEADER_0 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_1_
{
        volatile struct /* 0x1A051A20 */
        {
                FIELD  IMGO_ENQ_HEADER_1                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_1;   /* CAMSV_FBC_IMGO_ENQ_HEADER_1 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_1_
{
        volatile struct /* 0x1A051A24 */
        {
                FIELD  IMGO_CUR_HEADER_1                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_1;   /* CAMSV_FBC_IMGO_CUR_HEADER_1 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_2_
{
        volatile struct /* 0x1A051A28 */
        {
                FIELD  IMGO_ENQ_HEADER_2                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_2;   /* CAMSV_FBC_IMGO_ENQ_HEADER_2 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_2_
{
        volatile struct /* 0x1A051A2C */
        {
                FIELD  IMGO_CUR_HEADER_2                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_2;   /* CAMSV_FBC_IMGO_CUR_HEADER_2 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_3_
{
        volatile struct /* 0x1A051A30 */
        {
                FIELD  IMGO_ENQ_HEADER_3                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_3;   /* CAMSV_FBC_IMGO_ENQ_HEADER_3 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_3_
{
        volatile struct /* 0x1A051A34 */
        {
                FIELD  IMGO_CUR_HEADER_3                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_3;   /* CAMSV_FBC_IMGO_CUR_HEADER_3 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_4_
{
        volatile struct /* 0x1A051A38 */
        {
                FIELD  IMGO_ENQ_HEADER_4                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_4;   /* CAMSV_FBC_IMGO_ENQ_HEADER_4 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_4_
{
        volatile struct /* 0x1A051A3C */
        {
                FIELD  IMGO_CUR_HEADER_4                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_4;   /* CAMSV_FBC_IMGO_CUR_HEADER_4 */

typedef volatile union _REG_CAMSV_FBC_IMGO_ENQ_HEADER_5_
{
        volatile struct /* 0x1A051A40 */
        {
                FIELD  IMGO_ENQ_HEADER_5                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_ENQ_HEADER_5;   /* CAMSV_FBC_IMGO_ENQ_HEADER_5 */

typedef volatile union _REG_CAMSV_FBC_IMGO_CUR_HEADER_5_
{
        volatile struct /* 0x1A051A44 */
        {
                FIELD  IMGO_CUR_HEADER_5                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_IMGO_CUR_HEADER_5;   /* CAMSV_FBC_IMGO_CUR_HEADER_5 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CTL1_
{
        volatile struct /* 0x1A051B00 */
        {
                FIELD  FBC_NUM                                                   :  6;      /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                                     :  2;      /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                                                 :  1;      /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                                     :  6;      /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                                    :  1;      /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                                                  :  1;      /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                                                   :  1;      /* 17..17, 0x00020000 */
                FIELD  rsv_18                                                    :  2;      /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                                               :  1;      /* 20..20, 0x00100000 */
                FIELD  rsv_21                                                    :  1;      /* 21..21, 0x00200000 */
                FIELD  DMA_RING_EN                                               :  1;      /* 22..22, 0x00400000 */
                FIELD  rsv_23                                                    :  1;      /* 23..23, 0x00800000 */
                FIELD  SUB_RATIO                                                 :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CTL1;   /* CAMSV_FBC_UFEO_CTL1 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CTL2_
{
        volatile struct /* 0x1A051B04 */
        {
                FIELD  FBC_CNT                                                   :  7;      /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                                     :  1;      /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                                      :  6;      /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                                    :  2;      /* 14..15, 0x0000C000 */
                FIELD  WCNT                                                      :  6;      /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                                    :  2;      /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                                                  :  8;      /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CTL2;   /* CAMSV_FBC_UFEO_CTL2 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_ADDR_
{
        volatile struct /* 0x1A051B08 */
        {
                FIELD  UFEO_ENQ_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_ADDR;   /* CAMSV_FBC_UFEO_ENQ_ADDR */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_ADDR_
{
        volatile struct /* 0x1A051B0C */
        {
                FIELD  UFEO_CUR_ADDR                                             : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_ADDR;   /* CAMSV_FBC_UFEO_CUR_ADDR */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HADDR_
{
        volatile struct /* 0x1A051B10 */
        {
                FIELD  UFEO_ENQ_HADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HADDR;  /* CAMSV_FBC_UFEO_ENQ_HADDR */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HADDR_
{
        volatile struct /* 0x1A051B14 */
        {
                FIELD  UFEO_CUR_HADDR                                            : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HADDR;  /* CAMSV_FBC_UFEO_CUR_HADDR */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_0_
{
        volatile struct /* 0x1A051B18 */
        {
                FIELD  UFEO_ENQ_HEADER_0                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_0;   /* CAMSV_FBC_UFEO_ENQ_HEADER_0 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_0_
{
        volatile struct /* 0x1A051B1C */
        {
                FIELD  UFEO_CUR_HEADER_0                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_0;   /* CAMSV_FBC_UFEO_CUR_HEADER_0 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_1_
{
        volatile struct /* 0x1A051B20 */
        {
                FIELD  UFEO_ENQ_HEADER_1                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_1;   /* CAMSV_FBC_UFEO_ENQ_HEADER_1 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_1_
{
        volatile struct /* 0x1A051B24 */
        {
                FIELD  UFEO_CUR_HEADER_1                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_1;   /* CAMSV_FBC_UFEO_CUR_HEADER_1 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_2_
{
        volatile struct /* 0x1A051B28 */
        {
                FIELD  UFEO_ENQ_HEADER_2                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_2;   /* CAMSV_FBC_UFEO_ENQ_HEADER_2 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_2_
{
        volatile struct /* 0x1A051B2C */
        {
                FIELD  UFEO_CUR_HEADER_2                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_2;   /* CAMSV_FBC_UFEO_CUR_HEADER_2 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_3_
{
        volatile struct /* 0x1A051B30 */
        {
                FIELD  UFEO_ENQ_HEADER_3                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_3;   /* CAMSV_FBC_UFEO_ENQ_HEADER_3 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_3_
{
        volatile struct /* 0x1A051B34 */
        {
                FIELD  UFEO_CUR_HEADER_3                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_3;   /* CAMSV_FBC_UFEO_CUR_HEADER_3 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_4_
{
        volatile struct /* 0x1A051B38 */
        {
                FIELD  UFEO_ENQ_HEADER_4                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_4;   /* CAMSV_FBC_UFEO_ENQ_HEADER_4 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_4_
{
        volatile struct /* 0x1A051B3C */
        {
                FIELD  UFEO_CUR_HEADER_4                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_4;   /* CAMSV_FBC_UFEO_CUR_HEADER_4 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_5_
{
        volatile struct /* 0x1A051B40 */
        {
                FIELD  UFEO_ENQ_HEADER_5                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_5;   /* CAMSV_FBC_UFEO_ENQ_HEADER_5 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_5_
{
        volatile struct /* 0x1A051B44 */
        {
                FIELD  UFEO_CUR_HEADER_5                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_5;   /* CAMSV_FBC_UFEO_CUR_HEADER_5 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_6_
{
        volatile struct /* 0x1A051B48 */
        {
                FIELD  UFEO_ENQ_HEADER_6                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_6;   /* CAMSV_FBC_UFEO_ENQ_HEADER_6 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_6_
{
        volatile struct /* 0x1A051B4C */
        {
                FIELD  UFEO_CUR_HEADER_6                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_6;   /* CAMSV_FBC_UFEO_CUR_HEADER_6 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_7_
{
        volatile struct /* 0x1A051B50 */
        {
                FIELD  UFEO_ENQ_HEADER_7                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_7;   /* CAMSV_FBC_UFEO_ENQ_HEADER_7 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_7_
{
        volatile struct /* 0x1A051B54 */
        {
                FIELD  UFEO_CUR_HEADER_7                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_7;   /* CAMSV_FBC_UFEO_CUR_HEADER_7 */

typedef volatile union _REG_CAMSV_FBC_UFEO_ENQ_HEADER_8_
{
        volatile struct /* 0x1A051B58 */
        {
                FIELD  UFEO_ENQ_HEADER_8                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_ENQ_HEADER_8;   /* CAMSV_FBC_UFEO_ENQ_HEADER_8 */

typedef volatile union _REG_CAMSV_FBC_UFEO_CUR_HEADER_8_
{
        volatile struct /* 0x1A051B5C */
        {
                FIELD  UFEO_CUR_HEADER_8                                         : 32;      /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}REG_CAMSV_FBC_UFEO_CUR_HEADER_8;   /* CAMSV_FBC_UFEO_CUR_HEADER_8 */

typedef volatile struct _cam_reg_t_ /* 0x1A010000..0x1A017BFF */
{
    REG_CAMCTL_R1_CAMCTL_EN_CTL                               CAMCTL_R1_CAMCTL_EN_CTL;                                   /* 0000, 0x1A010000 */
    REG_CAMCTL_R1_CAMCTL_EN                                   CAMCTL_R1_CAMCTL_EN;                                       /* 0004, 0x1A010004 */
    REG_CAMCTL_R1_CAMCTL_EN2                                  CAMCTL_R1_CAMCTL_EN2;                                      /* 0008, 0x1A010008 */
    REG_CAMCTL_R1_CAMCTL_EN3                                  CAMCTL_R1_CAMCTL_EN3;                                      /* 000C, 0x1A01000C */
    REG_CAMCTL_R1_CAMCTL_EN4                                  CAMCTL_R1_CAMCTL_EN4;                                      /* 0010, 0x1A010010 */
    REG_CAMCTL_R1_CAMCTL_DMA_EN                               CAMCTL_R1_CAMCTL_DMA_EN;                                   /* 0014, 0x1A010014 */
    REG_CAMCTL_R1_CAMCTL_DMA2_EN                              CAMCTL_R1_CAMCTL_DMA2_EN;                                  /* 0018, 0x1A010018 */
    REG_CAMCTL_R1_CAMCTL_SEL                                  CAMCTL_R1_CAMCTL_SEL;                                      /* 001C, 0x1A01001C */
    REG_CAMCTL_R1_CAMCTL_SEL2                                 CAMCTL_R1_CAMCTL_SEL2;                                     /* 0020, 0x1A010020 */
    REG_CAMCTL_R1_CAMCTL_FMT_SEL                              CAMCTL_R1_CAMCTL_FMT_SEL;                                  /* 0024, 0x1A010024 */
    REG_CAMCTL_R1_CAMCTL_FMT2_SEL                             CAMCTL_R1_CAMCTL_FMT2_SEL;                                 /* 0028, 0x1A010028 */
    REG_CAMCTL_R1_CAMCTL_FMT3_SEL                             CAMCTL_R1_CAMCTL_FMT3_SEL;                                 /* 002C, 0x1A01002C */
    REG_CAMCTL_R1_CAMCTL_MISC                                 CAMCTL_R1_CAMCTL_MISC;                                     /* 0030, 0x1A010030 */
    REG_CAMCTL_R1_CAMCTL_SW_CTL                               CAMCTL_R1_CAMCTL_SW_CTL;                                   /* 0034, 0x1A010034 */
    REG_CAMCTL_R1_CAMCTL_RAWI_TRIG                            CAMCTL_R1_CAMCTL_RAWI_TRIG;                                /* 0038, 0x1A010038 */
    REG_CAMCTL_R1_CAMCTL_DONE_SEL                             CAMCTL_R1_CAMCTL_DONE_SEL;                                 /* 003C, 0x1A01003C */
    REG_CAMCTL_R1_CAMCTL_DONE_SEL2                            CAMCTL_R1_CAMCTL_DONE_SEL2;                                /* 0040, 0x1A010040 */
    REG_CAMCTL_R1_CAMCTL_SW_PASS1_DONE                        CAMCTL_R1_CAMCTL_SW_PASS1_DONE;                            /* 0044, 0x1A010044 */
    REG_CAMCTL_R1_CAMCTL_FBC_GROUP                            CAMCTL_R1_CAMCTL_FBC_GROUP;                                /* 0048, 0x1A010048 */
    REG_CAMCTL_R1_CAMCTL_FBC_RCNT_INC                         CAMCTL_R1_CAMCTL_FBC_RCNT_INC;                             /* 004C, 0x1A01004C */
    REG_CAMCTL_R1_CAMCTL_HLR_LKMSB                            CAMCTL_R1_CAMCTL_HLR_LKMSB;                                /* 0050, 0x1A010050 */
    REG_CAMCTL_R1_CAMCTL_START                                CAMCTL_R1_CAMCTL_START;                                    /* 0054, 0x1A010054 */
    REG_CAMCTL_R1_CAMCTL_START_ST                             CAMCTL_R1_CAMCTL_START_ST;                                 /* 0058, 0x1A010058 */
    REG_CAMCTL_R1_CAMCTL_CCU_CTL                              CAMCTL_R1_CAMCTL_CCU_CTL;                                  /* 005C, 0x1A01005C */
    REG_CAMCTL_R1_CAMCTL_CCU2_CTL                             CAMCTL_R1_CAMCTL_CCU2_CTL;                                 /* 0060, 0x1A010060 */
    REG_CAMCTL_R1_CAMCTL_CCU3_CTL                             CAMCTL_R1_CAMCTL_CCU3_CTL;                                 /* 0064, 0x1A010064 */
    REG_CAMCTL_R1_CAMCTL_DB_SUB_SEL                           CAMCTL_R1_CAMCTL_DB_SUB_SEL;                               /* 0068, 0x1A010068 */
    REG_CAMCTL_R1_CAMCTL_DB2_SUB_SEL                          CAMCTL_R1_CAMCTL_DB2_SUB_SEL;                              /* 006C, 0x1A01006C */
    REG_CAMCTL_R1_CAMCTL_DB3_SUB_SEL                          CAMCTL_R1_CAMCTL_DB3_SUB_SEL;                              /* 0070, 0x1A010070 */
    REG_CAMCTL_R1_CAMCTL_DB4_SUB_SEL                          CAMCTL_R1_CAMCTL_DB4_SUB_SEL;                              /* 0074, 0x1A010074 */
    REG_CAMCTL_R1_CAMCTL_DB5_SUB_SEL                          CAMCTL_R1_CAMCTL_DB5_SUB_SEL;                              /* 0078, 0x1A010078 */
    REG_CAMCTL_R1_CAMCTL_DB6_SUB_SEL                          CAMCTL_R1_CAMCTL_DB6_SUB_SEL;                              /* 007C, 0x1A01007C */
    REG_CAMCTL_R1_CAMCTL_DBG_SET                              CAMCTL_R1_CAMCTL_DBG_SET;                                  /* 0080, 0x1A010080 */
    REG_CAMCTL_R1_CAMCTL_DBG_PORT                             CAMCTL_R1_CAMCTL_DBG_PORT;                                 /* 0084, 0x1A010084 */
    REG_CAMCTL_R1_CAMCTL_DATE_CODE                            CAMCTL_R1_CAMCTL_DATE_CODE;                                /* 0088, 0x1A010088 */
    REG_CAMCTL_R1_CAMCTL_TWIN_STATUS                          CAMCTL_R1_CAMCTL_TWIN_STATUS;                              /* 008C, 0x1A01008C */
    REG_CAMCTL_R1_CAMCTL_RAW_DCM_DIS                          CAMCTL_R1_CAMCTL_RAW_DCM_DIS;                              /* 0090, 0x1A010090 */
    REG_CAMCTL_R1_CAMCTL_RAW2_DCM_DIS                         CAMCTL_R1_CAMCTL_RAW2_DCM_DIS;                             /* 0094, 0x1A010094 */
    REG_CAMCTL_R1_CAMCTL_RAW3_DCM_DIS                         CAMCTL_R1_CAMCTL_RAW3_DCM_DIS;                             /* 0098, 0x1A010098 */
    REG_CAMCTL_R1_CAMCTL_RAW4_DCM_DIS                         CAMCTL_R1_CAMCTL_RAW4_DCM_DIS;                             /* 009C, 0x1A01009C */
    REG_CAMCTL_R1_CAMCTL_DMA_DCM_DIS                          CAMCTL_R1_CAMCTL_DMA_DCM_DIS;                              /* 00A0, 0x1A0100A0 */
    REG_CAMCTL_R1_CAMCTL_DMA2_DCM_DIS                         CAMCTL_R1_CAMCTL_DMA2_DCM_DIS;                             /* 00A4, 0x1A0100A4 */
    REG_CAMCTL_R1_CAMCTL_RAW_DCM_STATUS                       CAMCTL_R1_CAMCTL_RAW_DCM_STATUS;                           /* 00A8, 0x1A0100A8 */
    REG_CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS                      CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS;                          /* 00AC, 0x1A0100AC */
    REG_CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS                      CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS;                          /* 00B0, 0x1A0100B0 */
    REG_CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS                      CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS;                          /* 00B4, 0x1A0100B4 */
    REG_CAMCTL_R1_CAMCTL_DMA_DCM_STATUS                       CAMCTL_R1_CAMCTL_DMA_DCM_STATUS;                           /* 00B8, 0x1A0100B8 */
    REG_CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS                      CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS;                          /* 00BC, 0x1A0100BC */
    REG_CAMCTL_R1_CAMCTL_INT_EN                               CAMCTL_R1_CAMCTL_INT_EN;                                   /* 00C0, 0x1A0100C0 */
    REG_CAMCTL_R1_CAMCTL_INT_STATUS                           CAMCTL_R1_CAMCTL_INT_STATUS;                               /* 00C4, 0x1A0100C4 */
    REG_CAMCTL_R1_CAMCTL_INT_STATUSX                          CAMCTL_R1_CAMCTL_INT_STATUSX;                              /* 00C8, 0x1A0100C8 */
    REG_CAMCTL_R1_CAMCTL_INT2_EN                              CAMCTL_R1_CAMCTL_INT2_EN;                                  /* 00CC, 0x1A0100CC */
    REG_CAMCTL_R1_CAMCTL_INT2_STATUS                          CAMCTL_R1_CAMCTL_INT2_STATUS;                              /* 00D0, 0x1A0100D0 */
    REG_CAMCTL_R1_CAMCTL_INT2_STATUSX                         CAMCTL_R1_CAMCTL_INT2_STATUSX;                             /* 00D4, 0x1A0100D4 */
    REG_CAMCTL_R1_CAMCTL_INT3_EN                              CAMCTL_R1_CAMCTL_INT3_EN;                                  /* 00D8, 0x1A0100D8 */
    REG_CAMCTL_R1_CAMCTL_INT3_STATUS                          CAMCTL_R1_CAMCTL_INT3_STATUS;                              /* 00DC, 0x1A0100DC */
    REG_CAMCTL_R1_CAMCTL_INT3_STATUSX                         CAMCTL_R1_CAMCTL_INT3_STATUSX;                             /* 00E0, 0x1A0100E0 */
    REG_CAMCTL_R1_CAMCTL_INT4_EN                              CAMCTL_R1_CAMCTL_INT4_EN;                                  /* 00E4, 0x1A0100E4 */
    REG_CAMCTL_R1_CAMCTL_INT4_STATUS                          CAMCTL_R1_CAMCTL_INT4_STATUS;                              /* 00E8, 0x1A0100E8 */
    REG_CAMCTL_R1_CAMCTL_INT4_STATUSX                         CAMCTL_R1_CAMCTL_INT4_STATUSX;                             /* 00EC, 0x1A0100EC */
    REG_CAMCTL_R1_CAMCTL_INT5_EN                              CAMCTL_R1_CAMCTL_INT5_EN;                                  /* 00F0, 0x1A0100F0 */
    REG_CAMCTL_R1_CAMCTL_INT5_STATUS                          CAMCTL_R1_CAMCTL_INT5_STATUS;                              /* 00F4, 0x1A0100F4 */
    REG_CAMCTL_R1_CAMCTL_INT5_STATUSX                         CAMCTL_R1_CAMCTL_INT5_STATUSX;                             /* 00F8, 0x1A0100F8 */
    UINT32                                                    rsv_00FC;                                                  /* 00FC, 0x1A0100FC */
    REG_FBC_R1_FBC_IMGO_R1_CTL1                               FBC_R1_FBC_IMGO_R1_CTL1;                                   /* 0100, 0x1A010100 */
    REG_FBC_R1_FBC_IMGO_R1_CTL2                               FBC_R1_FBC_IMGO_R1_CTL2;                                   /* 0104, 0x1A010104 */
    REG_FBC_R1_FBC_RRZO_R1_CTL1                               FBC_R1_FBC_RRZO_R1_CTL1;                                   /* 0108, 0x1A010108 */
    REG_FBC_R1_FBC_RRZO_R1_CTL2                               FBC_R1_FBC_RRZO_R1_CTL2;                                   /* 010C, 0x1A01010C */
    REG_FBC_R1_FBC_UFEO_R1_CTL1                               FBC_R1_FBC_UFEO_R1_CTL1;                                   /* 0110, 0x1A010110 */
    REG_FBC_R1_FBC_UFEO_R1_CTL2                               FBC_R1_FBC_UFEO_R1_CTL2;                                   /* 0114, 0x1A010114 */
    REG_FBC_R1_FBC_UFGO_R1_CTL1                               FBC_R1_FBC_UFGO_R1_CTL1;                                   /* 0118, 0x1A010118 */
    REG_FBC_R1_FBC_UFGO_R1_CTL2                               FBC_R1_FBC_UFGO_R1_CTL2;                                   /* 011C, 0x1A01011C */
    REG_FBC_R1_FBC_LCESO_R1_CTL1                              FBC_R1_FBC_LCESO_R1_CTL1;                                  /* 0120, 0x1A010120 */
    REG_FBC_R1_FBC_LCESO_R1_CTL2                              FBC_R1_FBC_LCESO_R1_CTL2;                                  /* 0124, 0x1A010124 */
    UINT32                                                    rsv_0128[2];                                               /* 0128..012F, 0x1A010128..1A01012F */
    REG_FBC_R1_FBC_AFO_R1_CTL1                                FBC_R1_FBC_AFO_R1_CTL1;                                    /* 0130, 0x1A010130 */
    REG_FBC_R1_FBC_AFO_R1_CTL2                                FBC_R1_FBC_AFO_R1_CTL2;                                    /* 0134, 0x1A010134 */
    REG_FBC_R1_FBC_AAO_R1_CTL1                                FBC_R1_FBC_AAO_R1_CTL1;                                    /* 0138, 0x1A010138 */
    REG_FBC_R1_FBC_AAO_R1_CTL2                                FBC_R1_FBC_AAO_R1_CTL2;                                    /* 013C, 0x1A01013C */
    REG_FBC_R1_FBC_PDO_R1_CTL1                                FBC_R1_FBC_PDO_R1_CTL1;                                    /* 0140, 0x1A010140 */
    REG_FBC_R1_FBC_PDO_R1_CTL2                                FBC_R1_FBC_PDO_R1_CTL2;                                    /* 0144, 0x1A010144 */
    REG_FBC_R1_FBC_TSFSO_R1_CTL1                              FBC_R1_FBC_TSFSO_R1_CTL1;                                  /* 0148, 0x1A010148 */
    REG_FBC_R1_FBC_TSFSO_R1_CTL2                              FBC_R1_FBC_TSFSO_R1_CTL2;                                  /* 014C, 0x1A01014C */
    REG_FBC_R1_FBC_FLKO_R1_CTL1                               FBC_R1_FBC_FLKO_R1_CTL1;                                   /* 0150, 0x1A010150 */
    REG_FBC_R1_FBC_FLKO_R1_CTL2                               FBC_R1_FBC_FLKO_R1_CTL2;                                   /* 0154, 0x1A010154 */
    REG_FBC_R1_FBC_LMVO_R1_CTL1                               FBC_R1_FBC_LMVO_R1_CTL1;                                   /* 0158, 0x1A010158 */
    REG_FBC_R1_FBC_LMVO_R1_CTL2                               FBC_R1_FBC_LMVO_R1_CTL2;                                   /* 015C, 0x1A01015C */
    REG_FBC_R1_FBC_RSSO_R1_CTL1                               FBC_R1_FBC_RSSO_R1_CTL1;                                   /* 0160, 0x1A010160 */
    REG_FBC_R1_FBC_RSSO_R1_CTL2                               FBC_R1_FBC_RSSO_R1_CTL2;                                   /* 0164, 0x1A010164 */
    UINT32                                                    rsv_0168[2];                                               /* 0168..016F, 0x1A010168..1A01016F */
    REG_FBC_R1_FBC_YUVO_R1_CTL1                               FBC_R1_FBC_YUVO_R1_CTL1;                                   /* 0170, 0x1A010170 */
    REG_FBC_R1_FBC_YUVO_R1_CTL2                               FBC_R1_FBC_YUVO_R1_CTL2;                                   /* 0174, 0x1A010174 */
    REG_FBC_R1_FBC_YUVBO_R1_CTL1                              FBC_R1_FBC_YUVBO_R1_CTL1;                                  /* 0178, 0x1A010178 */
    REG_FBC_R1_FBC_YUVBO_R1_CTL2                              FBC_R1_FBC_YUVBO_R1_CTL2;                                  /* 017C, 0x1A01017C */
    REG_FBC_R1_FBC_YUVCO_R1_CTL1                              FBC_R1_FBC_YUVCO_R1_CTL1;                                  /* 0180, 0x1A010180 */
    REG_FBC_R1_FBC_YUVCO_R1_CTL2                              FBC_R1_FBC_YUVCO_R1_CTL2;                                  /* 0184, 0x1A010184 */
    REG_FBC_R1_FBC_CRZO_R1_CTL1                               FBC_R1_FBC_CRZO_R1_CTL1;                                   /* 0188, 0x1A010188 */
    REG_FBC_R1_FBC_CRZO_R1_CTL2                               FBC_R1_FBC_CRZO_R1_CTL2;                                   /* 018C, 0x1A01018C */
    REG_FBC_R1_FBC_CRZBO_R1_CTL1                              FBC_R1_FBC_CRZBO_R1_CTL1;                                  /* 0190, 0x1A010190 */
    REG_FBC_R1_FBC_CRZBO_R1_CTL2                              FBC_R1_FBC_CRZBO_R1_CTL2;                                  /* 0194, 0x1A010194 */
    REG_FBC_R1_FBC_CRZO_R2_CTL1                               FBC_R1_FBC_CRZO_R2_CTL1;                                   /* 0198, 0x1A010198 */
    REG_FBC_R1_FBC_CRZO_R2_CTL2                               FBC_R1_FBC_CRZO_R2_CTL2;                                   /* 019C, 0x1A01019C */
    REG_FBC_R1_FBC_CRZBO_R2_CTL1                              FBC_R1_FBC_CRZBO_R2_CTL1;                                  /* 01A0, 0x1A0101A0 */
    REG_FBC_R1_FBC_CRZBO_R2_CTL2                              FBC_R1_FBC_CRZBO_R2_CTL2;                                  /* 01A4, 0x1A0101A4 */
    UINT32                                                    rsv_01A8[8];                                               /* 01A8..01C7, 0x1A0101A8..1A0101C7 */
    REG_FBC_R1_FBC_RSSO_R2_CTL1                               FBC_R1_FBC_RSSO_R2_CTL1;                                   /* 01C8, 0x1A0101C8 */
    REG_FBC_R1_FBC_RSSO_R2_CTL2                               FBC_R1_FBC_RSSO_R2_CTL2;                                   /* 01CC, 0x1A0101CC */
    REG_FBC_R1_FBC_LTMSO_R1_CTL1                              FBC_R1_FBC_LTMSO_R1_CTL1;                                  /* 01D0, 0x1A0101D0 */
    REG_FBC_R1_FBC_LTMSO_R1_CTL2                              FBC_R1_FBC_LTMSO_R1_CTL2;                                  /* 01D4, 0x1A0101D4 */
    UINT32                                                    rsv_01D8[10];                                              /* 01D8..01FF, 0x1A0101D8..1A0101FF */
    REG_CAMCQ_R1_CAMCQ_CQ_EN                                  CAMCQ_R1_CAMCQ_CQ_EN;                                      /* 0200, 0x1A010200 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR0_CTL                            CAMCQ_R1_CAMCQ_CQ_THR0_CTL;                                /* 0204, 0x1A010204 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR;                           /* 0208, 0x1A010208 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE;                          /* 020C, 0x1A01020C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR1_CTL                            CAMCQ_R1_CAMCQ_CQ_THR1_CTL;                                /* 0210, 0x1A010210 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR;                           /* 0214, 0x1A010214 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE;                          /* 0218, 0x1A010218 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR2_CTL                            CAMCQ_R1_CAMCQ_CQ_THR2_CTL;                                /* 021C, 0x1A01021C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR;                           /* 0220, 0x1A010220 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE;                          /* 0224, 0x1A010224 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR3_CTL                            CAMCQ_R1_CAMCQ_CQ_THR3_CTL;                                /* 0228, 0x1A010228 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR;                           /* 022C, 0x1A01022C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE;                          /* 0230, 0x1A010230 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR4_CTL                            CAMCQ_R1_CAMCQ_CQ_THR4_CTL;                                /* 0234, 0x1A010234 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR;                           /* 0238, 0x1A010238 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE;                          /* 023C, 0x1A01023C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR5_CTL                            CAMCQ_R1_CAMCQ_CQ_THR5_CTL;                                /* 0240, 0x1A010240 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR;                           /* 0244, 0x1A010244 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE;                          /* 0248, 0x1A010248 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR6_CTL                            CAMCQ_R1_CAMCQ_CQ_THR6_CTL;                                /* 024C, 0x1A01024C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR;                           /* 0250, 0x1A010250 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE;                          /* 0254, 0x1A010254 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR7_CTL                            CAMCQ_R1_CAMCQ_CQ_THR7_CTL;                                /* 0258, 0x1A010258 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR;                           /* 025C, 0x1A01025C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE;                          /* 0260, 0x1A010260 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR8_CTL                            CAMCQ_R1_CAMCQ_CQ_THR8_CTL;                                /* 0264, 0x1A010264 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR;                           /* 0268, 0x1A010268 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE;                          /* 026C, 0x1A01026C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR9_CTL                            CAMCQ_R1_CAMCQ_CQ_THR9_CTL;                                /* 0270, 0x1A010270 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR                       CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR;                           /* 0274, 0x1A010274 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE                      CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE;                          /* 0278, 0x1A010278 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR10_CTL                           CAMCQ_R1_CAMCQ_CQ_THR10_CTL;                               /* 027C, 0x1A01027C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR;                          /* 0280, 0x1A010280 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE;                         /* 0284, 0x1A010284 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR11_CTL                           CAMCQ_R1_CAMCQ_CQ_THR11_CTL;                               /* 0288, 0x1A010288 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR;                          /* 028C, 0x1A01028C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE;                         /* 0290, 0x1A010290 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR12_CTL                           CAMCQ_R1_CAMCQ_CQ_THR12_CTL;                               /* 0294, 0x1A010294 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR;                          /* 0298, 0x1A010298 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE;                         /* 029C, 0x1A01029C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR13_CTL                           CAMCQ_R1_CAMCQ_CQ_THR13_CTL;                               /* 02A0, 0x1A0102A0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR;                          /* 02A4, 0x1A0102A4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE;                         /* 02A8, 0x1A0102A8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR14_CTL                           CAMCQ_R1_CAMCQ_CQ_THR14_CTL;                               /* 02AC, 0x1A0102AC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR;                          /* 02B0, 0x1A0102B0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE;                         /* 02B4, 0x1A0102B4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR15_CTL                           CAMCQ_R1_CAMCQ_CQ_THR15_CTL;                               /* 02B8, 0x1A0102B8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR;                          /* 02BC, 0x1A0102BC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE;                         /* 02C0, 0x1A0102C0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR16_CTL                           CAMCQ_R1_CAMCQ_CQ_THR16_CTL;                               /* 02C4, 0x1A0102C4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR;                          /* 02C8, 0x1A0102C8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE;                         /* 02CC, 0x1A0102CC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR17_CTL                           CAMCQ_R1_CAMCQ_CQ_THR17_CTL;                               /* 02D0, 0x1A0102D0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR;                          /* 02D4, 0x1A0102D4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE;                         /* 02D8, 0x1A0102D8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR18_CTL                           CAMCQ_R1_CAMCQ_CQ_THR18_CTL;                               /* 02DC, 0x1A0102DC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR;                          /* 02E0, 0x1A0102E0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE;                         /* 02E4, 0x1A0102E4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR19_CTL                           CAMCQ_R1_CAMCQ_CQ_THR19_CTL;                               /* 02E8, 0x1A0102E8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR;                          /* 02EC, 0x1A0102EC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE;                         /* 02F0, 0x1A0102F0 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR20_CTL                           CAMCQ_R1_CAMCQ_CQ_THR20_CTL;                               /* 02F4, 0x1A0102F4 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR;                          /* 02F8, 0x1A0102F8 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE;                         /* 02FC, 0x1A0102FC */
    REG_CAMCQ_R1_CAMCQ_CQ_THR21_CTL                           CAMCQ_R1_CAMCQ_CQ_THR21_CTL;                               /* 0300, 0x1A010300 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR;                          /* 0304, 0x1A010304 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE;                         /* 0308, 0x1A010308 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR22_CTL                           CAMCQ_R1_CAMCQ_CQ_THR22_CTL;                               /* 030C, 0x1A01030C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR;                          /* 0310, 0x1A010310 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE;                         /* 0314, 0x1A010314 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR23_CTL                           CAMCQ_R1_CAMCQ_CQ_THR23_CTL;                               /* 0318, 0x1A010318 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR;                          /* 031C, 0x1A01031C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE;                         /* 0320, 0x1A010320 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR24_CTL                           CAMCQ_R1_CAMCQ_CQ_THR24_CTL;                               /* 0324, 0x1A010324 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR;                          /* 0328, 0x1A010328 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE;                         /* 032C, 0x1A01032C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR25_CTL                           CAMCQ_R1_CAMCQ_CQ_THR25_CTL;                               /* 0330, 0x1A010330 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR;                          /* 0334, 0x1A010334 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE;                         /* 0338, 0x1A010338 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR26_CTL                           CAMCQ_R1_CAMCQ_CQ_THR26_CTL;                               /* 033C, 0x1A01033C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR;                          /* 0340, 0x1A010340 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE;                         /* 0344, 0x1A010344 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR27_CTL                           CAMCQ_R1_CAMCQ_CQ_THR27_CTL;                               /* 0348, 0x1A010348 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR;                          /* 034C, 0x1A01034C */
    REG_CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE;                         /* 0350, 0x1A010350 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR28_CTL                           CAMCQ_R1_CAMCQ_CQ_THR28_CTL;                               /* 0354, 0x1A010354 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR                      CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR;                          /* 0358, 0x1A010358 */
    REG_CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE                     CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE;                         /* 035C, 0x1A01035C */
    UINT32                                                    rsv_0360[8];                                               /* 0360..037F, 0x1A010360..1A01037F */
    REG_SEP_R1_SEP_CTL                                        SEP_R1_SEP_CTL;                                            /* 0380, 0x1A010380 */
    REG_SEP_R1_SEP_CROP                                       SEP_R1_SEP_CROP;                                           /* 0384, 0x1A010384 */
    REG_SEP_R1_SEP_VSIZE                                      SEP_R1_SEP_VSIZE;                                          /* 0388, 0x1A010388 */
    UINT32                                                    rsv_038C[13];                                              /* 038C..03BF, 0x1A01038C..1A0103BF */
    REG_BPC_R1_BPC_BPC_CON                                    BPC_R1_BPC_BPC_CON;                                        /* 03C0, 0x1A0103C0 */
    REG_BPC_R1_BPC_BPC_BLD                                    BPC_R1_BPC_BPC_BLD;                                        /* 03C4, 0x1A0103C4 */
    REG_BPC_R1_BPC_BPC_TH1                                    BPC_R1_BPC_BPC_TH1;                                        /* 03C8, 0x1A0103C8 */
    REG_BPC_R1_BPC_BPC_TH2                                    BPC_R1_BPC_BPC_TH2;                                        /* 03CC, 0x1A0103CC */
    REG_BPC_R1_BPC_BPC_TH3                                    BPC_R1_BPC_BPC_TH3;                                        /* 03D0, 0x1A0103D0 */
    REG_BPC_R1_BPC_BPC_TH4                                    BPC_R1_BPC_BPC_TH4;                                        /* 03D4, 0x1A0103D4 */
    REG_BPC_R1_BPC_BPC_TH5                                    BPC_R1_BPC_BPC_TH5;                                        /* 03D8, 0x1A0103D8 */
    REG_BPC_R1_BPC_BPC_TH6                                    BPC_R1_BPC_BPC_TH6;                                        /* 03DC, 0x1A0103DC */
    REG_BPC_R1_BPC_BPC_DTC                                    BPC_R1_BPC_BPC_DTC;                                        /* 03E0, 0x1A0103E0 */
    REG_BPC_R1_BPC_BPC_COR                                    BPC_R1_BPC_BPC_COR;                                        /* 03E4, 0x1A0103E4 */
    REG_BPC_R1_BPC_BPC_RANK                                   BPC_R1_BPC_BPC_RANK;                                       /* 03E8, 0x1A0103E8 */
    REG_BPC_R1_BPC_BPC_TBLI1                                  BPC_R1_BPC_BPC_TBLI1;                                      /* 03EC, 0x1A0103EC */
    REG_BPC_R1_BPC_BPC_TBLI2                                  BPC_R1_BPC_BPC_TBLI2;                                      /* 03F0, 0x1A0103F0 */
    REG_BPC_R1_BPC_BPC_TH1_C                                  BPC_R1_BPC_BPC_TH1_C;                                      /* 03F4, 0x1A0103F4 */
    REG_BPC_R1_BPC_BPC_TH2_C                                  BPC_R1_BPC_BPC_TH2_C;                                      /* 03F8, 0x1A0103F8 */
    REG_BPC_R1_BPC_BPC_TH3_C                                  BPC_R1_BPC_BPC_TH3_C;                                      /* 03FC, 0x1A0103FC */
    REG_BPC_R1_BPC_BPC_LL                                     BPC_R1_BPC_BPC_LL;                                         /* 0400, 0x1A010400 */
    UINT32                                                    rsv_0404[2];                                               /* 0404..040B, 0x1A010404..1A01040B */
    REG_BPC_R1_BPC_CT_CON1                                    BPC_R1_BPC_CT_CON1;                                        /* 040C, 0x1A01040C */
    REG_BPC_R1_BPC_CT_CON2                                    BPC_R1_BPC_CT_CON2;                                        /* 0410, 0x1A010410 */
    REG_BPC_R1_BPC_CT_BLD1                                    BPC_R1_BPC_CT_BLD1;                                        /* 0414, 0x1A010414 */
    REG_BPC_R1_BPC_CT_BLD2                                    BPC_R1_BPC_CT_BLD2;                                        /* 0418, 0x1A010418 */
    REG_BPC_R1_BPC_PDC_CON                                    BPC_R1_BPC_PDC_CON;                                        /* 041C, 0x1A01041C */
    REG_BPC_R1_BPC_PDC_GAIN_L0                                BPC_R1_BPC_PDC_GAIN_L0;                                    /* 0420, 0x1A010420 */
    REG_BPC_R1_BPC_PDC_GAIN_L1                                BPC_R1_BPC_PDC_GAIN_L1;                                    /* 0424, 0x1A010424 */
    REG_BPC_R1_BPC_PDC_GAIN_L2                                BPC_R1_BPC_PDC_GAIN_L2;                                    /* 0428, 0x1A010428 */
    REG_BPC_R1_BPC_PDC_GAIN_L3                                BPC_R1_BPC_PDC_GAIN_L3;                                    /* 042C, 0x1A01042C */
    REG_BPC_R1_BPC_PDC_GAIN_L4                                BPC_R1_BPC_PDC_GAIN_L4;                                    /* 0430, 0x1A010430 */
    REG_BPC_R1_BPC_PDC_GAIN_R0                                BPC_R1_BPC_PDC_GAIN_R0;                                    /* 0434, 0x1A010434 */
    REG_BPC_R1_BPC_PDC_GAIN_R1                                BPC_R1_BPC_PDC_GAIN_R1;                                    /* 0438, 0x1A010438 */
    REG_BPC_R1_BPC_PDC_GAIN_R2                                BPC_R1_BPC_PDC_GAIN_R2;                                    /* 043C, 0x1A01043C */
    REG_BPC_R1_BPC_PDC_GAIN_R3                                BPC_R1_BPC_PDC_GAIN_R3;                                    /* 0440, 0x1A010440 */
    REG_BPC_R1_BPC_PDC_GAIN_R4                                BPC_R1_BPC_PDC_GAIN_R4;                                    /* 0444, 0x1A010444 */
    REG_BPC_R1_BPC_PDC_TH_GB                                  BPC_R1_BPC_PDC_TH_GB;                                      /* 0448, 0x1A010448 */
    REG_BPC_R1_BPC_PDC_TH_IA                                  BPC_R1_BPC_PDC_TH_IA;                                      /* 044C, 0x1A01044C */
    REG_BPC_R1_BPC_PDC_TH_HD                                  BPC_R1_BPC_PDC_TH_HD;                                      /* 0450, 0x1A010450 */
    REG_BPC_R1_BPC_PDC_SL                                     BPC_R1_BPC_PDC_SL;                                         /* 0454, 0x1A010454 */
    REG_BPC_R1_BPC_PDC_POS                                    BPC_R1_BPC_PDC_POS;                                        /* 0458, 0x1A010458 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GR1                            BPC_R1_BPC_PDC_DIFF_TH_GR1;                                /* 045C, 0x1A01045C */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GR2                            BPC_R1_BPC_PDC_DIFF_TH_GR2;                                /* 0460, 0x1A010460 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GR3                            BPC_R1_BPC_PDC_DIFF_TH_GR3;                                /* 0464, 0x1A010464 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GB1                            BPC_R1_BPC_PDC_DIFF_TH_GB1;                                /* 0468, 0x1A010468 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GB2                            BPC_R1_BPC_PDC_DIFF_TH_GB2;                                /* 046C, 0x1A01046C */
    REG_BPC_R1_BPC_PDC_DIFF_TH_GB3                            BPC_R1_BPC_PDC_DIFF_TH_GB3;                                /* 0470, 0x1A010470 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_R1                             BPC_R1_BPC_PDC_DIFF_TH_R1;                                 /* 0474, 0x1A010474 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_R2                             BPC_R1_BPC_PDC_DIFF_TH_R2;                                 /* 0478, 0x1A010478 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_R3                             BPC_R1_BPC_PDC_DIFF_TH_R3;                                 /* 047C, 0x1A01047C */
    REG_BPC_R1_BPC_PDC_DIFF_TH_B1                             BPC_R1_BPC_PDC_DIFF_TH_B1;                                 /* 0480, 0x1A010480 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_B2                             BPC_R1_BPC_PDC_DIFF_TH_B2;                                 /* 0484, 0x1A010484 */
    REG_BPC_R1_BPC_PDC_DIFF_TH_B3                             BPC_R1_BPC_PDC_DIFF_TH_B3;                                 /* 0488, 0x1A010488 */
    REG_BPC_R1_BPC_PDC_GAIN1                                  BPC_R1_BPC_PDC_GAIN1;                                      /* 048C, 0x1A01048C */
    REG_BPC_R1_BPC_PDC_GAIN2                                  BPC_R1_BPC_PDC_GAIN2;                                      /* 0490, 0x1A010490 */
    REG_BPC_R1_BPC_PD_MODE                                    BPC_R1_BPC_PD_MODE;                                        /* 0494, 0x1A010494 */
    REG_BPC_R1_BPC_RCCC_CT_CON                                BPC_R1_BPC_RCCC_CT_CON;                                    /* 0498, 0x1A010498 */
    REG_BPC_R1_BPC_ZHDR_CON                                   BPC_R1_BPC_ZHDR_CON;                                       /* 049C, 0x1A01049C */
    REG_BPC_R1_BPC_ZHDR_RMG                                   BPC_R1_BPC_ZHDR_RMG;                                       /* 04A0, 0x1A0104A0 */
    REG_BPC_R1_BPC_PSEUDO                                     BPC_R1_BPC_PSEUDO;                                         /* 04A4, 0x1A0104A4 */
    UINT32                                                    rsv_04A8[6];                                               /* 04A8..04BF, 0x1A0104A8..1A0104BF */
    REG_OBC_R1_OBC_CTL                                        OBC_R1_OBC_CTL;                                            /* 04C0, 0x1A0104C0 */
    REG_OBC_R1_OBC_DBS                                        OBC_R1_OBC_DBS;                                            /* 04C4, 0x1A0104C4 */
    REG_OBC_R1_OBC_GRAY_BLD_0                                 OBC_R1_OBC_GRAY_BLD_0;                                     /* 04C8, 0x1A0104C8 */
    REG_OBC_R1_OBC_GRAY_BLD_1                                 OBC_R1_OBC_GRAY_BLD_1;                                     /* 04CC, 0x1A0104CC */
    REG_OBC_R1_OBC_GRAY_BLD_2                                 OBC_R1_OBC_GRAY_BLD_2;                                     /* 04D0, 0x1A0104D0 */
    REG_OBC_R1_OBC_BIAS_LUT_R0                                OBC_R1_OBC_BIAS_LUT_R0;                                    /* 04D4, 0x1A0104D4 */
    REG_OBC_R1_OBC_BIAS_LUT_R1                                OBC_R1_OBC_BIAS_LUT_R1;                                    /* 04D8, 0x1A0104D8 */
    REG_OBC_R1_OBC_BIAS_LUT_R2                                OBC_R1_OBC_BIAS_LUT_R2;                                    /* 04DC, 0x1A0104DC */
    REG_OBC_R1_OBC_BIAS_LUT_R3                                OBC_R1_OBC_BIAS_LUT_R3;                                    /* 04E0, 0x1A0104E0 */
    REG_OBC_R1_OBC_BIAS_LUT_G0                                OBC_R1_OBC_BIAS_LUT_G0;                                    /* 04E4, 0x1A0104E4 */
    REG_OBC_R1_OBC_BIAS_LUT_G1                                OBC_R1_OBC_BIAS_LUT_G1;                                    /* 04E8, 0x1A0104E8 */
    REG_OBC_R1_OBC_BIAS_LUT_G2                                OBC_R1_OBC_BIAS_LUT_G2;                                    /* 04EC, 0x1A0104EC */
    REG_OBC_R1_OBC_BIAS_LUT_G3                                OBC_R1_OBC_BIAS_LUT_G3;                                    /* 04F0, 0x1A0104F0 */
    REG_OBC_R1_OBC_BIAS_LUT_B0                                OBC_R1_OBC_BIAS_LUT_B0;                                    /* 04F4, 0x1A0104F4 */
    REG_OBC_R1_OBC_BIAS_LUT_B1                                OBC_R1_OBC_BIAS_LUT_B1;                                    /* 04F8, 0x1A0104F8 */
    REG_OBC_R1_OBC_BIAS_LUT_B2                                OBC_R1_OBC_BIAS_LUT_B2;                                    /* 04FC, 0x1A0104FC */
    REG_OBC_R1_OBC_BIAS_LUT_B3                                OBC_R1_OBC_BIAS_LUT_B3;                                    /* 0500, 0x1A010500 */
    REG_OBC_R1_OBC_WBG_RB                                     OBC_R1_OBC_WBG_RB;                                         /* 0504, 0x1A010504 */
    REG_OBC_R1_OBC_WBG_G                                      OBC_R1_OBC_WBG_G;                                          /* 0508, 0x1A010508 */
    REG_OBC_R1_OBC_WBIG_RB                                    OBC_R1_OBC_WBIG_RB;                                        /* 050C, 0x1A01050C */
    REG_OBC_R1_OBC_WBIG_G                                     OBC_R1_OBC_WBIG_G;                                         /* 0510, 0x1A010510 */
    REG_OBC_R1_OBC_OBG_RB                                     OBC_R1_OBC_OBG_RB;                                         /* 0514, 0x1A010514 */
    REG_OBC_R1_OBC_OBG_G                                      OBC_R1_OBC_OBG_G;                                          /* 0518, 0x1A010518 */
    REG_OBC_R1_OBC_OFFSET_R                                   OBC_R1_OBC_OFFSET_R;                                       /* 051C, 0x1A01051C */
    REG_OBC_R1_OBC_OFFSET_GR                                  OBC_R1_OBC_OFFSET_GR;                                      /* 0520, 0x1A010520 */
    REG_OBC_R1_OBC_OFFSET_GB                                  OBC_R1_OBC_OFFSET_GB;                                      /* 0524, 0x1A010524 */
    REG_OBC_R1_OBC_OFFSET_B                                   OBC_R1_OBC_OFFSET_B;                                       /* 0528, 0x1A010528 */
    REG_OBC_R1_OBC_HDR                                        OBC_R1_OBC_HDR;                                            /* 052C, 0x1A01052C */
    UINT32                                                    rsv_0530[20];                                              /* 0530..057F, 0x1A010530..1A01057F */
    REG_DGN_R1_DGN_GN0                                        DGN_R1_DGN_GN0;                                            /* 0580, 0x1A010580 */
    REG_DGN_R1_DGN_GN1                                        DGN_R1_DGN_GN1;                                            /* 0584, 0x1A010584 */
    REG_DGN_R1_DGN_GN2                                        DGN_R1_DGN_GN2;                                            /* 0588, 0x1A010588 */
    REG_DGN_R1_DGN_GN3                                        DGN_R1_DGN_GN3;                                            /* 058C, 0x1A01058C */
    REG_DGN_R1_DGN_LINK                                       DGN_R1_DGN_LINK;                                           /* 0590, 0x1A010590 */
    UINT32                                                    rsv_0594[11];                                              /* 0594..05BF, 0x1A010594..1A0105BF */
    REG_LSC_R1_LSC_CTL1                                       LSC_R1_LSC_CTL1;                                           /* 05C0, 0x1A0105C0 */
    REG_LSC_R1_LSC_CTL2                                       LSC_R1_LSC_CTL2;                                           /* 05C4, 0x1A0105C4 */
    REG_LSC_R1_LSC_CTL3                                       LSC_R1_LSC_CTL3;                                           /* 05C8, 0x1A0105C8 */
    REG_LSC_R1_LSC_LBLOCK                                     LSC_R1_LSC_LBLOCK;                                         /* 05CC, 0x1A0105CC */
    REG_LSC_R1_LSC_RATIO_0                                    LSC_R1_LSC_RATIO_0;                                        /* 05D0, 0x1A0105D0 */
    REG_LSC_R1_LSC_TPIPE_OFST                                 LSC_R1_LSC_TPIPE_OFST;                                     /* 05D4, 0x1A0105D4 */
    REG_LSC_R1_LSC_TPIPE_SIZE                                 LSC_R1_LSC_TPIPE_SIZE;                                     /* 05D8, 0x1A0105D8 */
    REG_LSC_R1_LSC_GAIN_TH                                    LSC_R1_LSC_GAIN_TH;                                        /* 05DC, 0x1A0105DC */
    REG_LSC_R1_LSC_RATIO_1                                    LSC_R1_LSC_RATIO_1;                                        /* 05E0, 0x1A0105E0 */
    REG_LSC_R1_LSC_UPB_B_GB                                   LSC_R1_LSC_UPB_B_GB;                                       /* 05E4, 0x1A0105E4 */
    REG_LSC_R1_LSC_UPB_GR_R                                   LSC_R1_LSC_UPB_GR_R;                                       /* 05E8, 0x1A0105E8 */
    UINT32                                                    rsv_05EC[5];                                               /* 05EC..05FF, 0x1A0105EC..1A0105FF */
    REG_WB_R1_WB_GAIN_1                                       WB_R1_WB_GAIN_1;                                           /* 0600, 0x1A010600 */
    REG_WB_R1_WB_GAIN_2                                       WB_R1_WB_GAIN_2;                                           /* 0604, 0x1A010604 */
    REG_WB_R1_WB_HLC                                          WB_R1_WB_HLC;                                              /* 0608, 0x1A010608 */
    UINT32                                                    rsv_060C[13];                                              /* 060C..063F, 0x1A01060C..1A01063F */
    REG_LTM_R1_LTM_CTRL                                       LTM_R1_LTM_CTRL;                                           /* 0640, 0x1A010640 */
    REG_LTM_R1_LTM_BLK_NUM                                    LTM_R1_LTM_BLK_NUM;                                        /* 0644, 0x1A010644 */
    REG_LTM_R1_LTM_BLK_SZ                                     LTM_R1_LTM_BLK_SZ;                                         /* 0648, 0x1A010648 */
    REG_LTM_R1_LTM_BLK_DIVX                                   LTM_R1_LTM_BLK_DIVX;                                       /* 064C, 0x1A01064C */
    REG_LTM_R1_LTM_BLK_DIVY                                   LTM_R1_LTM_BLK_DIVY;                                       /* 0650, 0x1A010650 */
    REG_LTM_R1_LTM_MAX_DIV                                    LTM_R1_LTM_MAX_DIV;                                        /* 0654, 0x1A010654 */
    UINT32                                                    rsv_0658;                                                  /* 0658, 0x1A010658 */
    REG_LTM_R1_LTM_CLIP                                       LTM_R1_LTM_CLIP;                                           /* 065C, 0x1A01065C */
    REG_LTM_R1_LTM_TILE_NUM                                   LTM_R1_LTM_TILE_NUM;                                       /* 0660, 0x1A010660 */
    REG_LTM_R1_LTM_TILE_CNTX                                  LTM_R1_LTM_TILE_CNTX;                                      /* 0664, 0x1A010664 */
    REG_LTM_R1_LTM_TILE_CNTY                                  LTM_R1_LTM_TILE_CNTY;                                      /* 0668, 0x1A010668 */
    UINT32                                                    rsv_066C[2];                                               /* 066C..0673, 0x1A01066C..1A010673 */
    REG_LTM_R1_LTM_CFG                                        LTM_R1_LTM_CFG;                                            /* 0674, 0x1A010674 */
    UINT32                                                    rsv_0678[6];                                               /* 0678..068F, 0x1A010678..1A01068F */
    REG_LTM_R1_LTM_RESET                                      LTM_R1_LTM_RESET;                                          /* 0690, 0x1A010690 */
    REG_LTM_R1_LTM_INTEN                                      LTM_R1_LTM_INTEN;                                          /* 0694, 0x1A010694 */
    REG_LTM_R1_LTM_INTSTA                                     LTM_R1_LTM_INTSTA;                                         /* 0698, 0x1A010698 */
    REG_LTM_R1_LTM_STATUS                                     LTM_R1_LTM_STATUS;                                         /* 069C, 0x1A01069C */
    REG_LTM_R1_LTM_INPUT_COUNT                                LTM_R1_LTM_INPUT_COUNT;                                    /* 06A0, 0x1A0106A0 */
    REG_LTM_R1_LTM_OUTPUT_COUNT                               LTM_R1_LTM_OUTPUT_COUNT;                                   /* 06A4, 0x1A0106A4 */
    REG_LTM_R1_LTM_CHKSUM                                     LTM_R1_LTM_CHKSUM;                                         /* 06A8, 0x1A0106A8 */
    REG_LTM_R1_LTM_TILE_SIZE                                  LTM_R1_LTM_TILE_SIZE;                                      /* 06AC, 0x1A0106AC */
    REG_LTM_R1_LTM_TILE_EDGE                                  LTM_R1_LTM_TILE_EDGE;                                      /* 06B0, 0x1A0106B0 */
    REG_LTM_R1_LTM_TILE_CROP                                  LTM_R1_LTM_TILE_CROP;                                      /* 06B4, 0x1A0106B4 */
    REG_LTM_R1_LTM_DUMMY_REG                                  LTM_R1_LTM_DUMMY_REG;                                      /* 06B8, 0x1A0106B8 */
    REG_LTM_R1_LTM_SRAM_CFG                                   LTM_R1_LTM_SRAM_CFG;                                       /* 06BC, 0x1A0106BC */
    REG_LTM_R1_LTM_SRAM_STATUS                                LTM_R1_LTM_SRAM_STATUS;                                    /* 06C0, 0x1A0106C0 */
    UINT32                                                    rsv_06C4[4];                                               /* 06C4..06D3, 0x1A0106C4..1A0106D3 */
    REG_LTM_R1_LTM_ATPG                                       LTM_R1_LTM_ATPG;                                           /* 06D4, 0x1A0106D4 */
    REG_LTM_R1_LTM_SHADOW_CTRL                                LTM_R1_LTM_SHADOW_CTRL;                                    /* 06D8, 0x1A0106D8 */
    REG_LTM_R1_LTM_SELRGB_GRAD0                               LTM_R1_LTM_SELRGB_GRAD0;                                   /* 06DC, 0x1A0106DC */
    REG_LTM_R1_LTM_SELRGB_GRAD1                               LTM_R1_LTM_SELRGB_GRAD1;                                   /* 06E0, 0x1A0106E0 */
    REG_LTM_R1_LTM_SELRGB_GRAD2                               LTM_R1_LTM_SELRGB_GRAD2;                                   /* 06E4, 0x1A0106E4 */
    REG_LTM_R1_LTM_SELRGB_GRAD3                               LTM_R1_LTM_SELRGB_GRAD3;                                   /* 06E8, 0x1A0106E8 */
    REG_LTM_R1_LTM_SELRGB_TH0                                 LTM_R1_LTM_SELRGB_TH0;                                     /* 06EC, 0x1A0106EC */
    REG_LTM_R1_LTM_SELRGB_TH1                                 LTM_R1_LTM_SELRGB_TH1;                                     /* 06F0, 0x1A0106F0 */
    REG_LTM_R1_LTM_SELRGB_TH2                                 LTM_R1_LTM_SELRGB_TH2;                                     /* 06F4, 0x1A0106F4 */
    REG_LTM_R1_LTM_SELRGB_TH3                                 LTM_R1_LTM_SELRGB_TH3;                                     /* 06F8, 0x1A0106F8 */
    REG_LTM_R1_LTM_SELRGB_SLP0                                LTM_R1_LTM_SELRGB_SLP0;                                    /* 06FC, 0x1A0106FC */
    REG_LTM_R1_LTM_SELRGB_SLP1                                LTM_R1_LTM_SELRGB_SLP1;                                    /* 0700, 0x1A010700 */
    REG_LTM_R1_LTM_SELRGB_SLP2                                LTM_R1_LTM_SELRGB_SLP2;                                    /* 0704, 0x1A010704 */
    REG_LTM_R1_LTM_SELRGB_SLP3                                LTM_R1_LTM_SELRGB_SLP3;                                    /* 0708, 0x1A010708 */
    REG_LTM_R1_LTM_SELRGB_SLP4                                LTM_R1_LTM_SELRGB_SLP4;                                    /* 070C, 0x1A01070C */
    REG_LTM_R1_LTM_SELRGB_SLP5                                LTM_R1_LTM_SELRGB_SLP5;                                    /* 0710, 0x1A010710 */
    REG_LTM_R1_LTM_SELRGB_SLP6                                LTM_R1_LTM_SELRGB_SLP6;                                    /* 0714, 0x1A010714 */
    REG_LTM_R1_LTM_OUT_STR                                    LTM_R1_LTM_OUT_STR;                                        /* 0718, 0x1A010718 */
    REG_LTM_R1_LTM_SRAM_PINGPONG                              LTM_R1_LTM_SRAM_PINGPONG;                                  /* 071C, 0x1A01071C */
    UINT32                                                    rsv_0720[8];                                               /* 0720..073F, 0x1A010720..1A01073F */
    REG_MRG_R7_MRG_CTL                                        MRG_R7_MRG_CTL;                                            /* 0740, 0x1A010740 */
    REG_MRG_R7_MRG_CROP                                       MRG_R7_MRG_CROP;                                           /* 0744, 0x1A010744 */
    REG_MRG_R7_MRG_VSIZE                                      MRG_R7_MRG_VSIZE;                                          /* 0748, 0x1A010748 */
    UINT32                                                    rsv_074C[29];                                              /* 074C..07BF, 0x1A01074C..1A0107BF */
    REG_MRG_R5_MRG_CTL                                        MRG_R5_MRG_CTL;                                            /* 07C0, 0x1A0107C0 */
    REG_MRG_R5_MRG_CROP                                       MRG_R5_MRG_CROP;                                           /* 07C4, 0x1A0107C4 */
    REG_MRG_R5_MRG_VSIZE                                      MRG_R5_MRG_VSIZE;                                          /* 07C8, 0x1A0107C8 */
    UINT32                                                    rsv_07CC[13];                                              /* 07CC..07FF, 0x1A0107CC..1A0107FF */
    REG_LCES_R1_LCES_START                                    LCES_R1_LCES_START;                                        /* 0800, 0x1A010800 */
    REG_LCES_R1_LCES_IN_SIZE                                  LCES_R1_LCES_IN_SIZE;                                      /* 0804, 0x1A010804 */
    REG_LCES_R1_LCES_OUT_SIZE                                 LCES_R1_LCES_OUT_SIZE;                                     /* 0808, 0x1A010808 */
    REG_LCES_R1_LCES_LOG                                      LCES_R1_LCES_LOG;                                          /* 080C, 0x1A01080C */
    REG_LCES_R1_LCES_LRZRX                                    LCES_R1_LCES_LRZRX;                                        /* 0810, 0x1A010810 */
    REG_LCES_R1_LCES_LRZRY                                    LCES_R1_LCES_LRZRY;                                        /* 0814, 0x1A010814 */
    UINT32                                                    rsv_0818[2];                                               /* 0818..081F, 0x1A010818..1A01081F */
    REG_LCES_R1_LCES_FLC0                                     LCES_R1_LCES_FLC0;                                         /* 0820, 0x1A010820 */
    REG_LCES_R1_LCES_FLC1                                     LCES_R1_LCES_FLC1;                                         /* 0824, 0x1A010824 */
    REG_LCES_R1_LCES_FLC2                                     LCES_R1_LCES_FLC2;                                         /* 0828, 0x1A010828 */
    REG_LCES_R1_LCES_G2G0                                     LCES_R1_LCES_G2G0;                                         /* 082C, 0x1A01082C */
    REG_LCES_R1_LCES_G2G1                                     LCES_R1_LCES_G2G1;                                         /* 0830, 0x1A010830 */
    REG_LCES_R1_LCES_G2G2                                     LCES_R1_LCES_G2G2;                                         /* 0834, 0x1A010834 */
    REG_LCES_R1_LCES_G2G3                                     LCES_R1_LCES_G2G3;                                         /* 0838, 0x1A010838 */
    REG_LCES_R1_LCES_G2G4                                     LCES_R1_LCES_G2G4;                                         /* 083C, 0x1A01083C */
    REG_LCES_R1_LCES_LPF                                      LCES_R1_LCES_LPF;                                          /* 0840, 0x1A010840 */
    REG_LCES_R1_LCES_AH                                       LCES_R1_LCES_AH;                                           /* 0844, 0x1A010844 */
    UINT32                                                    rsv_0848[14];                                              /* 0848..087F, 0x1A010848..1A01087F */
    REG_QBIN_R4_QBIN_CTL                                      QBIN_R4_QBIN_CTL;                                          /* 0880, 0x1A010880 */
    UINT32                                                    rsv_0884[15];                                              /* 0884..08BF, 0x1A010884..1A0108BF */
    REG_LTMS_R1_LTMS_CTRL                                     LTMS_R1_LTMS_CTRL;                                         /* 08C0, 0x1A0108C0 */
    REG_LTMS_R1_LTMS_BLK_NUM                                  LTMS_R1_LTMS_BLK_NUM;                                      /* 08C4, 0x1A0108C4 */
    REG_LTMS_R1_LTMS_BLK_SZ                                   LTMS_R1_LTMS_BLK_SZ;                                       /* 08C8, 0x1A0108C8 */
    REG_LTMS_R1_LTMS_BLK_AREA                                 LTMS_R1_LTMS_BLK_AREA;                                     /* 08CC, 0x1A0108CC */
    REG_LTMS_R1_LTMS_DETAIL                                   LTMS_R1_LTMS_DETAIL;                                       /* 08D0, 0x1A0108D0 */
    REG_LTMS_R1_LTMS_HIST                                     LTMS_R1_LTMS_HIST;                                         /* 08D4, 0x1A0108D4 */
    REG_LTMS_R1_LTMS_FLTLINE                                  LTMS_R1_LTMS_FLTLINE;                                      /* 08D8, 0x1A0108D8 */
    REG_LTMS_R1_LTMS_FLTBLK                                   LTMS_R1_LTMS_FLTBLK;                                       /* 08DC, 0x1A0108DC */
    REG_LTMS_R1_LTMS_CLIP                                     LTMS_R1_LTMS_CLIP;                                         /* 08E0, 0x1A0108E0 */
    REG_LTMS_R1_LTMS_MAX_DIV                                  LTMS_R1_LTMS_MAX_DIV;                                      /* 08E4, 0x1A0108E4 */
    UINT32                                                    rsv_08E8[10];                                              /* 08E8..090F, 0x1A0108E8..1A01090F */
    REG_LTMS_R1_LTMS_CFG                                      LTMS_R1_LTMS_CFG;                                          /* 0910, 0x1A010910 */
    REG_LTMS_R1_LTMS_RESET                                    LTMS_R1_LTMS_RESET;                                        /* 0914, 0x1A010914 */
    REG_LTMS_R1_LTMS_INTEN                                    LTMS_R1_LTMS_INTEN;                                        /* 0918, 0x1A010918 */
    REG_LTMS_R1_LTMS_INTSTA                                   LTMS_R1_LTMS_INTSTA;                                       /* 091C, 0x1A01091C */
    REG_LTMS_R1_LTMS_STATUS                                   LTMS_R1_LTMS_STATUS;                                       /* 0920, 0x1A010920 */
    REG_LTMS_R1_LTMS_INPUT_COUNT                              LTMS_R1_LTMS_INPUT_COUNT;                                  /* 0924, 0x1A010924 */
    REG_LTMS_R1_LTMS_OUTPUT_COUNT                             LTMS_R1_LTMS_OUTPUT_COUNT;                                 /* 0928, 0x1A010928 */
    REG_LTMS_R1_LTMS_CHKSUM                                   LTMS_R1_LTMS_CHKSUM;                                       /* 092C, 0x1A01092C */
    REG_LTMS_R1_LTMS_IN_SIZE                                  LTMS_R1_LTMS_IN_SIZE;                                      /* 0930, 0x1A010930 */
    REG_LTMS_R1_LTMS_OUT_SIZE                                 LTMS_R1_LTMS_OUT_SIZE;                                     /* 0934, 0x1A010934 */
    REG_LTMS_R1_LTMS_ACT_WINDOW_X                             LTMS_R1_LTMS_ACT_WINDOW_X;                                 /* 0938, 0x1A010938 */
    REG_LTMS_R1_LTMS_ACT_WINDOW_Y                             LTMS_R1_LTMS_ACT_WINDOW_Y;                                 /* 093C, 0x1A01093C */
    REG_LTMS_R1_LTMS_OUT_DATA_NUM                             LTMS_R1_LTMS_OUT_DATA_NUM;                                 /* 0940, 0x1A010940 */
    REG_LTMS_R1_LTMS_DUMMY_REG                                LTMS_R1_LTMS_DUMMY_REG;                                    /* 0944, 0x1A010944 */
    REG_LTMS_R1_LTMS_SRAM_CFG                                 LTMS_R1_LTMS_SRAM_CFG;                                     /* 0948, 0x1A010948 */
    UINT32                                                    rsv_094C[5];                                               /* 094C..095F, 0x1A01094C..1A01095F */
    REG_LTMS_R1_LTMS_ATPG                                     LTMS_R1_LTMS_ATPG;                                         /* 0960, 0x1A010960 */
    REG_LTMS_R1_LTMS_SHADOW_CTRL                              LTMS_R1_LTMS_SHADOW_CTRL;                                  /* 0964, 0x1A010964 */
    REG_LTMS_R1_LTMS_HIST_R                                   LTMS_R1_LTMS_HIST_R;                                       /* 0968, 0x1A010968 */
    REG_LTMS_R1_LTMS_HIST_B                                   LTMS_R1_LTMS_HIST_B;                                       /* 096C, 0x1A01096C */
    REG_LTMS_R1_LTMS_HIST_C                                   LTMS_R1_LTMS_HIST_C;                                       /* 0970, 0x1A010970 */
    REG_LTMS_R1_LTMS_FLATLINE_R                               LTMS_R1_LTMS_FLATLINE_R;                                   /* 0974, 0x1A010974 */
    REG_LTMS_R1_LTMS_FLATBLK_B                                LTMS_R1_LTMS_FLATBLK_B;                                    /* 0978, 0x1A010978 */
    REG_LTMS_R1_LTMS_BLK_R_AREA                               LTMS_R1_LTMS_BLK_R_AREA;                                   /* 097C, 0x1A01097C */
    REG_LTMS_R1_LTMS_BLK_B_AREA                               LTMS_R1_LTMS_BLK_B_AREA;                                   /* 0980, 0x1A010980 */
    REG_LTMS_R1_LTMS_BLK_C_AREA                               LTMS_R1_LTMS_BLK_C_AREA;                                   /* 0984, 0x1A010984 */
    UINT32                                                    rsv_0988[14];                                              /* 0988..09BF, 0x1A010988..1A0109BF */
    REG_MRG_R1_MRG_CTL                                        MRG_R1_MRG_CTL;                                            /* 09C0, 0x1A0109C0 */
    REG_MRG_R1_MRG_CROP                                       MRG_R1_MRG_CROP;                                           /* 09C4, 0x1A0109C4 */
    REG_MRG_R1_MRG_VSIZE                                      MRG_R1_MRG_VSIZE;                                          /* 09C8, 0x1A0109C8 */
    UINT32                                                    rsv_09CC[13];                                              /* 09CC..09FF, 0x1A0109CC..1A0109FF */
    REG_AA_R1_AA_AWB_WIN_ORG                                  AA_R1_AA_AWB_WIN_ORG;                                      /* 0A00, 0x1A010A00 */
    REG_AA_R1_AA_AWB_WIN_SIZE                                 AA_R1_AA_AWB_WIN_SIZE;                                     /* 0A04, 0x1A010A04 */
    REG_AA_R1_AA_AWB_WIN_PIT                                  AA_R1_AA_AWB_WIN_PIT;                                      /* 0A08, 0x1A010A08 */
    REG_AA_R1_AA_AWB_WIN_NUM                                  AA_R1_AA_AWB_WIN_NUM;                                      /* 0A0C, 0x1A010A0C */
    REG_AA_R1_AA_AWB_GAIN1_0                                  AA_R1_AA_AWB_GAIN1_0;                                      /* 0A10, 0x1A010A10 */
    REG_AA_R1_AA_AWB_GAIN1_1                                  AA_R1_AA_AWB_GAIN1_1;                                      /* 0A14, 0x1A010A14 */
    REG_AA_R1_AA_AWB_VALID_DATA_WIDTH                         AA_R1_AA_AWB_VALID_DATA_WIDTH;                             /* 0A18, 0x1A010A18 */
    REG_AA_R1_AA_AWB_LMT1_0                                   AA_R1_AA_AWB_LMT1_0;                                       /* 0A1C, 0x1A010A1C */
    REG_AA_R1_AA_AWB_LMT1_1                                   AA_R1_AA_AWB_LMT1_1;                                       /* 0A20, 0x1A010A20 */
    REG_AA_R1_AA_AWB_LMT1_2                                   AA_R1_AA_AWB_LMT1_2;                                       /* 0A24, 0x1A010A24 */
    REG_AA_R1_AA_AWB_LOW_THR_0                                AA_R1_AA_AWB_LOW_THR_0;                                    /* 0A28, 0x1A010A28 */
    REG_AA_R1_AA_AWB_LOW_THR_1                                AA_R1_AA_AWB_LOW_THR_1;                                    /* 0A2C, 0x1A010A2C */
    REG_AA_R1_AA_AWB_LOW_THR_2                                AA_R1_AA_AWB_LOW_THR_2;                                    /* 0A30, 0x1A010A30 */
    REG_AA_R1_AA_AWB_HI_THR_0                                 AA_R1_AA_AWB_HI_THR_0;                                     /* 0A34, 0x1A010A34 */
    REG_AA_R1_AA_AWB_HI_THR_1                                 AA_R1_AA_AWB_HI_THR_1;                                     /* 0A38, 0x1A010A38 */
    REG_AA_R1_AA_AWB_HI_THR_2                                 AA_R1_AA_AWB_HI_THR_2;                                     /* 0A3C, 0x1A010A3C */
    REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0                       AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0;                           /* 0A40, 0x1A010A40 */
    REG_AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1                       AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1;                           /* 0A44, 0x1A010A44 */
    REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_0                        AA_R1_AA_AWB_LIGHTSRC_HI_THR_0;                            /* 0A48, 0x1A010A48 */
    REG_AA_R1_AA_AWB_LIGHTSRC_HI_THR_1                        AA_R1_AA_AWB_LIGHTSRC_HI_THR_1;                            /* 0A4C, 0x1A010A4C */
    REG_AA_R1_AA_AWB_PIXEL_CNT0                               AA_R1_AA_AWB_PIXEL_CNT0;                                   /* 0A50, 0x1A010A50 */
    REG_AA_R1_AA_AWB_PIXEL_CNT1                               AA_R1_AA_AWB_PIXEL_CNT1;                                   /* 0A54, 0x1A010A54 */
    REG_AA_R1_AA_AWB_PIXEL_CNT2                               AA_R1_AA_AWB_PIXEL_CNT2;                                   /* 0A58, 0x1A010A58 */
    REG_AA_R1_AA_AWB_ERR_THR                                  AA_R1_AA_AWB_ERR_THR;                                      /* 0A5C, 0x1A010A5C */
    REG_AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE                     AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE;                         /* 0A60, 0x1A010A60 */
    REG_AA_R1_AA_AWB_FORMAT_SHIFT                             AA_R1_AA_AWB_FORMAT_SHIFT;                                 /* 0A64, 0x1A010A64 */
    REG_AA_R1_AA_AWB_POSTGAIN_0                               AA_R1_AA_AWB_POSTGAIN_0;                                   /* 0A68, 0x1A010A68 */
    REG_AA_R1_AA_AWB_POSTGAIN_1                               AA_R1_AA_AWB_POSTGAIN_1;                                   /* 0A6C, 0x1A010A6C */
    REG_AA_R1_AA_AWB_ROT                                      AA_R1_AA_AWB_ROT;                                          /* 0A70, 0x1A010A70 */
    REG_AA_R1_AA_AWB_L0_X                                     AA_R1_AA_AWB_L0_X;                                         /* 0A74, 0x1A010A74 */
    REG_AA_R1_AA_AWB_L0_Y                                     AA_R1_AA_AWB_L0_Y;                                         /* 0A78, 0x1A010A78 */
    REG_AA_R1_AA_AWB_L1_X                                     AA_R1_AA_AWB_L1_X;                                         /* 0A7C, 0x1A010A7C */
    REG_AA_R1_AA_AWB_L1_Y                                     AA_R1_AA_AWB_L1_Y;                                         /* 0A80, 0x1A010A80 */
    REG_AA_R1_AA_AWB_L2_X                                     AA_R1_AA_AWB_L2_X;                                         /* 0A84, 0x1A010A84 */
    REG_AA_R1_AA_AWB_L2_Y                                     AA_R1_AA_AWB_L2_Y;                                         /* 0A88, 0x1A010A88 */
    REG_AA_R1_AA_AWB_L3_X                                     AA_R1_AA_AWB_L3_X;                                         /* 0A8C, 0x1A010A8C */
    REG_AA_R1_AA_AWB_L3_Y                                     AA_R1_AA_AWB_L3_Y;                                         /* 0A90, 0x1A010A90 */
    REG_AA_R1_AA_AWB_L4_X                                     AA_R1_AA_AWB_L4_X;                                         /* 0A94, 0x1A010A94 */
    REG_AA_R1_AA_AWB_L4_Y                                     AA_R1_AA_AWB_L4_Y;                                         /* 0A98, 0x1A010A98 */
    REG_AA_R1_AA_AWB_L5_X                                     AA_R1_AA_AWB_L5_X;                                         /* 0A9C, 0x1A010A9C */
    REG_AA_R1_AA_AWB_L5_Y                                     AA_R1_AA_AWB_L5_Y;                                         /* 0AA0, 0x1A010AA0 */
    REG_AA_R1_AA_AWB_L6_X                                     AA_R1_AA_AWB_L6_X;                                         /* 0AA4, 0x1A010AA4 */
    REG_AA_R1_AA_AWB_L6_Y                                     AA_R1_AA_AWB_L6_Y;                                         /* 0AA8, 0x1A010AA8 */
    REG_AA_R1_AA_AWB_L7_X                                     AA_R1_AA_AWB_L7_X;                                         /* 0AAC, 0x1A010AAC */
    REG_AA_R1_AA_AWB_L7_Y                                     AA_R1_AA_AWB_L7_Y;                                         /* 0AB0, 0x1A010AB0 */
    REG_AA_R1_AA_AWB_L8_X                                     AA_R1_AA_AWB_L8_X;                                         /* 0AB4, 0x1A010AB4 */
    REG_AA_R1_AA_AWB_L8_Y                                     AA_R1_AA_AWB_L8_Y;                                         /* 0AB8, 0x1A010AB8 */
    REG_AA_R1_AA_AWB_L9_X                                     AA_R1_AA_AWB_L9_X;                                         /* 0ABC, 0x1A010ABC */
    REG_AA_R1_AA_AWB_L9_Y                                     AA_R1_AA_AWB_L9_Y;                                         /* 0AC0, 0x1A010AC0 */
    REG_AA_R1_AA_AWB_RC_CNV_0                                 AA_R1_AA_AWB_RC_CNV_0;                                     /* 0AC4, 0x1A010AC4 */
    REG_AA_R1_AA_AWB_RC_CNV_1                                 AA_R1_AA_AWB_RC_CNV_1;                                     /* 0AC8, 0x1A010AC8 */
    REG_AA_R1_AA_AWB_RC_CNV_2                                 AA_R1_AA_AWB_RC_CNV_2;                                     /* 0ACC, 0x1A010ACC */
    REG_AA_R1_AA_AWB_RC_CNV_3                                 AA_R1_AA_AWB_RC_CNV_3;                                     /* 0AD0, 0x1A010AD0 */
    REG_AA_R1_AA_AWB_RC_CNV_4                                 AA_R1_AA_AWB_RC_CNV_4;                                     /* 0AD4, 0x1A010AD4 */
    REG_AA_R1_AA_AWB_SPARE                                    AA_R1_AA_AWB_SPARE;                                        /* 0AD8, 0x1A010AD8 */
    REG_AA_R1_AA_AE_GAIN2_0                                   AA_R1_AA_AE_GAIN2_0;                                       /* 0ADC, 0x1A010ADC */
    REG_AA_R1_AA_AE_GAIN2_1                                   AA_R1_AA_AE_GAIN2_1;                                       /* 0AE0, 0x1A010AE0 */
    REG_AA_R1_AA_AE_LMT2_0                                    AA_R1_AA_AE_LMT2_0;                                        /* 0AE4, 0x1A010AE4 */
    REG_AA_R1_AA_AE_LMT2_1                                    AA_R1_AA_AE_LMT2_1;                                        /* 0AE8, 0x1A010AE8 */
    REG_AA_R1_AA_AE_RC_CNV_0                                  AA_R1_AA_AE_RC_CNV_0;                                      /* 0AEC, 0x1A010AEC */
    REG_AA_R1_AA_AE_RC_CNV_1                                  AA_R1_AA_AE_RC_CNV_1;                                      /* 0AF0, 0x1A010AF0 */
    REG_AA_R1_AA_AE_RC_CNV_2                                  AA_R1_AA_AE_RC_CNV_2;                                      /* 0AF4, 0x1A010AF4 */
    REG_AA_R1_AA_AE_RC_CNV_3                                  AA_R1_AA_AE_RC_CNV_3;                                      /* 0AF8, 0x1A010AF8 */
    REG_AA_R1_AA_AE_RC_CNV_4                                  AA_R1_AA_AE_RC_CNV_4;                                      /* 0AFC, 0x1A010AFC */
    REG_AA_R1_AA_AE_YGAMMA_0                                  AA_R1_AA_AE_YGAMMA_0;                                      /* 0B00, 0x1A010B00 */
    REG_AA_R1_AA_AE_YGAMMA_1                                  AA_R1_AA_AE_YGAMMA_1;                                      /* 0B04, 0x1A010B04 */
    REG_AA_R1_AA_AE_OVER_EXPO_CFG                             AA_R1_AA_AE_OVER_EXPO_CFG;                                 /* 0B08, 0x1A010B08 */
    REG_AA_R1_AA_AE_PIX_HST_CTL                               AA_R1_AA_AE_PIX_HST_CTL;                                   /* 0B0C, 0x1A010B0C */
    REG_AA_R1_AA_AE_PIX_HST_SET                               AA_R1_AA_AE_PIX_HST_SET;                                   /* 0B10, 0x1A010B10 */
    REG_AA_R1_AA_AE_PIX_HST_SET_1                             AA_R1_AA_AE_PIX_HST_SET_1;                                 /* 0B14, 0x1A010B14 */
    REG_AA_R1_AA_AE_PIX_HST0_YRNG                             AA_R1_AA_AE_PIX_HST0_YRNG;                                 /* 0B18, 0x1A010B18 */
    REG_AA_R1_AA_AE_PIX_HST0_XRNG                             AA_R1_AA_AE_PIX_HST0_XRNG;                                 /* 0B1C, 0x1A010B1C */
    REG_AA_R1_AA_AE_PIX_HST1_YRNG                             AA_R1_AA_AE_PIX_HST1_YRNG;                                 /* 0B20, 0x1A010B20 */
    REG_AA_R1_AA_AE_PIX_HST1_XRNG                             AA_R1_AA_AE_PIX_HST1_XRNG;                                 /* 0B24, 0x1A010B24 */
    REG_AA_R1_AA_AE_PIX_HST2_YRNG                             AA_R1_AA_AE_PIX_HST2_YRNG;                                 /* 0B28, 0x1A010B28 */
    REG_AA_R1_AA_AE_PIX_HST2_XRNG                             AA_R1_AA_AE_PIX_HST2_XRNG;                                 /* 0B2C, 0x1A010B2C */
    REG_AA_R1_AA_AE_PIX_HST3_YRNG                             AA_R1_AA_AE_PIX_HST3_YRNG;                                 /* 0B30, 0x1A010B30 */
    REG_AA_R1_AA_AE_PIX_HST3_XRNG                             AA_R1_AA_AE_PIX_HST3_XRNG;                                 /* 0B34, 0x1A010B34 */
    REG_AA_R1_AA_AE_PIX_HST4_YRNG                             AA_R1_AA_AE_PIX_HST4_YRNG;                                 /* 0B38, 0x1A010B38 */
    REG_AA_R1_AA_AE_PIX_HST4_XRNG                             AA_R1_AA_AE_PIX_HST4_XRNG;                                 /* 0B3C, 0x1A010B3C */
    REG_AA_R1_AA_AE_PIX_HST5_YRNG                             AA_R1_AA_AE_PIX_HST5_YRNG;                                 /* 0B40, 0x1A010B40 */
    REG_AA_R1_AA_AE_PIX_HST5_XRNG                             AA_R1_AA_AE_PIX_HST5_XRNG;                                 /* 0B44, 0x1A010B44 */
    REG_AA_R1_AA_AE_PIX_SE_HST_SET                            AA_R1_AA_AE_PIX_SE_HST_SET;                                /* 0B48, 0x1A010B48 */
    REG_AA_R1_AA_AE_PIX_SE_HST_SET_1                          AA_R1_AA_AE_PIX_SE_HST_SET_1;                              /* 0B4C, 0x1A010B4C */
    REG_AA_R1_AA_AE_PIX_SE_HST0_YRNG                          AA_R1_AA_AE_PIX_SE_HST0_YRNG;                              /* 0B50, 0x1A010B50 */
    REG_AA_R1_AA_AE_PIX_SE_HST0_XRNG                          AA_R1_AA_AE_PIX_SE_HST0_XRNG;                              /* 0B54, 0x1A010B54 */
    REG_AA_R1_AA_AE_PIX_SE_HST1_YRNG                          AA_R1_AA_AE_PIX_SE_HST1_YRNG;                              /* 0B58, 0x1A010B58 */
    REG_AA_R1_AA_AE_PIX_SE_HST1_XRNG                          AA_R1_AA_AE_PIX_SE_HST1_XRNG;                              /* 0B5C, 0x1A010B5C */
    REG_AA_R1_AA_AE_PIX_SE_HST2_YRNG                          AA_R1_AA_AE_PIX_SE_HST2_YRNG;                              /* 0B60, 0x1A010B60 */
    REG_AA_R1_AA_AE_PIX_SE_HST2_XRNG                          AA_R1_AA_AE_PIX_SE_HST2_XRNG;                              /* 0B64, 0x1A010B64 */
    REG_AA_R1_AA_AE_PIX_SE_HST3_YRNG                          AA_R1_AA_AE_PIX_SE_HST3_YRNG;                              /* 0B68, 0x1A010B68 */
    REG_AA_R1_AA_AE_PIX_SE_HST3_XRNG                          AA_R1_AA_AE_PIX_SE_HST3_XRNG;                              /* 0B6C, 0x1A010B6C */
    REG_AA_R1_AA_AE_PIX_SE_HST4_YRNG                          AA_R1_AA_AE_PIX_SE_HST4_YRNG;                              /* 0B70, 0x1A010B70 */
    REG_AA_R1_AA_AE_PIX_SE_HST4_XRNG                          AA_R1_AA_AE_PIX_SE_HST4_XRNG;                              /* 0B74, 0x1A010B74 */
    REG_AA_R1_AA_AE_PIX_SE_HST5_YRNG                          AA_R1_AA_AE_PIX_SE_HST5_YRNG;                              /* 0B78, 0x1A010B78 */
    REG_AA_R1_AA_AE_PIX_SE_HST5_XRNG                          AA_R1_AA_AE_PIX_SE_HST5_XRNG;                              /* 0B7C, 0x1A010B7C */
    REG_AA_R1_AA_AE_STAT_EN                                   AA_R1_AA_AE_STAT_EN;                                       /* 0B80, 0x1A010B80 */
    REG_AA_R1_AA_AE_YCOEF                                     AA_R1_AA_AE_YCOEF;                                         /* 0B84, 0x1A010B84 */
    REG_AA_R1_AA_AE_CCU_HST_END_Y                             AA_R1_AA_AE_CCU_HST_END_Y;                                 /* 0B88, 0x1A010B88 */
    REG_AA_R1_AA_AE_SPARE                                     AA_R1_AA_AE_SPARE;                                         /* 0B8C, 0x1A010B8C */
    REG_AA_R1_AA_AE_MODE                                      AA_R1_AA_AE_MODE;                                          /* 0B90, 0x1A010B90 */
    REG_AA_R1_AA_AE_BIT_CTL                                   AA_R1_AA_AE_BIT_CTL;                                       /* 0B94, 0x1A010B94 */
    REG_AA_R1_AA_AE_HDR_CFG                                   AA_R1_AA_AE_HDR_CFG;                                       /* 0B98, 0x1A010B98 */
    UINT32                                                    rsv_0B9C[9];                                               /* 0B9C..0BBF, 0x1A010B9C..1A010BBF */
    REG_CAMCTL_R1_CAMCTL_CCU_INT_EN                           CAMCTL_R1_CAMCTL_CCU_INT_EN;                               /* 0BC0, 0x1A010BC0 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUS                       CAMCTL_R1_CAMCTL_CCU_INT_STATUS;                           /* 0BC4, 0x1A010BC4 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT_STATUSX                      CAMCTL_R1_CAMCTL_CCU_INT_STATUSX;                          /* 0BC8, 0x1A010BC8 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT2_EN                          CAMCTL_R1_CAMCTL_CCU_INT2_EN;                              /* 0BCC, 0x1A010BCC */
    REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUS                      CAMCTL_R1_CAMCTL_CCU_INT2_STATUS;                          /* 0BD0, 0x1A010BD0 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX                     CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX;                         /* 0BD4, 0x1A010BD4 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT3_EN                          CAMCTL_R1_CAMCTL_CCU_INT3_EN;                              /* 0BD8, 0x1A010BD8 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUS                      CAMCTL_R1_CAMCTL_CCU_INT3_STATUS;                          /* 0BDC, 0x1A010BDC */
    REG_CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX                     CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX;                         /* 0BE0, 0x1A010BE0 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT4_EN                          CAMCTL_R1_CAMCTL_CCU_INT4_EN;                              /* 0BE4, 0x1A010BE4 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUS                      CAMCTL_R1_CAMCTL_CCU_INT4_STATUS;                          /* 0BE8, 0x1A010BE8 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX                     CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX;                         /* 0BEC, 0x1A010BEC */
    REG_CAMCTL_R1_CAMCTL_CCU_INT5_EN                          CAMCTL_R1_CAMCTL_CCU_INT5_EN;                              /* 0BF0, 0x1A010BF0 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUS                      CAMCTL_R1_CAMCTL_CCU_INT5_STATUS;                          /* 0BF4, 0x1A010BF4 */
    REG_CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX                     CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX;                         /* 0BF8, 0x1A010BF8 */
    UINT32                                                    rsv_0BFC;                                                  /* 0BFC, 0x1A010BFC */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT_EN                          CAMCTL_R1_CAMCTL_CCU2_INT_EN;                              /* 0C00, 0x1A010C00 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUS                      CAMCTL_R1_CAMCTL_CCU2_INT_STATUS;                          /* 0C04, 0x1A010C04 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX                     CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX;                         /* 0C08, 0x1A010C08 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT2_EN                         CAMCTL_R1_CAMCTL_CCU2_INT2_EN;                             /* 0C0C, 0x1A010C0C */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS                     CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS;                         /* 0C10, 0x1A010C10 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX                    CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX;                        /* 0C14, 0x1A010C14 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT3_EN                         CAMCTL_R1_CAMCTL_CCU2_INT3_EN;                             /* 0C18, 0x1A010C18 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS                     CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS;                         /* 0C1C, 0x1A010C1C */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX                    CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX;                        /* 0C20, 0x1A010C20 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT4_EN                         CAMCTL_R1_CAMCTL_CCU2_INT4_EN;                             /* 0C24, 0x1A010C24 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS                     CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS;                         /* 0C28, 0x1A010C28 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX                    CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX;                        /* 0C2C, 0x1A010C2C */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT5_EN                         CAMCTL_R1_CAMCTL_CCU2_INT5_EN;                             /* 0C30, 0x1A010C30 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS                     CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS;                         /* 0C34, 0x1A010C34 */
    REG_CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX                    CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX;                        /* 0C38, 0x1A010C38 */
    UINT32                                                    rsv_0C3C;                                                  /* 0C3C, 0x1A010C3C */
    REG_FLK_R1_FLK_CON                                        FLK_R1_FLK_CON;                                            /* 0C40, 0x1A010C40 */
    REG_FLK_R1_FLK_OFST                                       FLK_R1_FLK_OFST;                                           /* 0C44, 0x1A010C44 */
    REG_FLK_R1_FLK_SIZE                                       FLK_R1_FLK_SIZE;                                           /* 0C48, 0x1A010C48 */
    REG_FLK_R1_FLK_NUM                                        FLK_R1_FLK_NUM;                                            /* 0C4C, 0x1A010C4C */
    REG_FLK_R1_FLK_SGG_GAIN                                   FLK_R1_FLK_SGG_GAIN;                                       /* 0C50, 0x1A010C50 */
    REG_FLK_R1_FLK_SGG_GMR1                                   FLK_R1_FLK_SGG_GMR1;                                       /* 0C54, 0x1A010C54 */
    REG_FLK_R1_FLK_SGG_GMR2                                   FLK_R1_FLK_SGG_GMR2;                                       /* 0C58, 0x1A010C58 */
    REG_FLK_R1_FLK_SGG_GMR3                                   FLK_R1_FLK_SGG_GMR3;                                       /* 0C5C, 0x1A010C5C */
    REG_FLK_R1_FLK_SGG_GMR4                                   FLK_R1_FLK_SGG_GMR4;                                       /* 0C60, 0x1A010C60 */
    REG_FLK_R1_FLK_SGG_GMR5                                   FLK_R1_FLK_SGG_GMR5;                                       /* 0C64, 0x1A010C64 */
    REG_FLK_R1_FLK_SGG_GMR6                                   FLK_R1_FLK_SGG_GMR6;                                       /* 0C68, 0x1A010C68 */
    REG_FLK_R1_FLK_SGG_GMR7                                   FLK_R1_FLK_SGG_GMR7;                                       /* 0C6C, 0x1A010C6C */
    REG_FLK_R1_FLK_ZHDR                                       FLK_R1_FLK_ZHDR;                                           /* 0C70, 0x1A010C70 */
    UINT32                                                    rsv_0C74[3];                                               /* 0C74..0C7F, 0x1A010C74..1A010C7F */
    REG_CRP_R3_CRP_X_POS                                      CRP_R3_CRP_X_POS;                                          /* 0C80, 0x1A010C80 */
    REG_CRP_R3_CRP_Y_POS                                      CRP_R3_CRP_Y_POS;                                          /* 0C84, 0x1A010C84 */
    UINT32                                                    rsv_0C88[14];                                              /* 0C88..0CBF, 0x1A010C88..1A010CBF */
    REG_PAK_R1_PAK_CONT                                       PAK_R1_PAK_CONT;                                           /* 0CC0, 0x1A010CC0 */
    UINT32                                                    rsv_0CC4[15];                                              /* 0CC4..0CFF, 0x1A010CC4..1A010CFF */
    REG_UNP_R2_UNP_OFST                                       UNP_R2_UNP_OFST;                                           /* 0D00, 0x1A010D00 */
    UINT32                                                    rsv_0D04[15];                                              /* 0D04..0D3F, 0x1A010D04..1A010D3F */
    REG_DBN_R1_DBN_GAIN                                       DBN_R1_DBN_GAIN;                                           /* 0D40, 0x1A010D40 */
    REG_DBN_R1_DBN_OFST                                       DBN_R1_DBN_OFST;                                           /* 0D44, 0x1A010D44 */
    REG_DBN_R1_DBN_SPARE                                      DBN_R1_DBN_SPARE;                                          /* 0D48, 0x1A010D48 */
    UINT32                                                    rsv_0D4C[13];                                              /* 0D4C..0D7F, 0x1A010D4C..1A010D7F */
    REG_BIN_R1_BIN_CTL                                        BIN_R1_BIN_CTL;                                            /* 0D80, 0x1A010D80 */
    REG_BIN_R1_BIN_FTH                                        BIN_R1_BIN_FTH;                                            /* 0D84, 0x1A010D84 */
    REG_BIN_R1_BIN_HDR                                        BIN_R1_BIN_HDR;                                            /* 0D88, 0x1A010D88 */
    REG_BIN_R1_BIN_OB1                                        BIN_R1_BIN_OB1;                                            /* 0D8C, 0x1A010D8C */
    REG_BIN_R1_BIN_OB2                                        BIN_R1_BIN_OB2;                                            /* 0D90, 0x1A010D90 */
    REG_BIN_R1_BIN_SPARE                                      BIN_R1_BIN_SPARE;                                          /* 0D94, 0x1A010D94 */
    UINT32                                                    rsv_0D98[10];                                              /* 0D98..0DBF, 0x1A010D98..1A010DBF */
    REG_FBND_R1_FBND_CFG                                      FBND_R1_FBND_CFG;                                          /* 0DC0, 0x1A010DC0 */
    UINT32                                                    rsv_0DC4[47];                                              /* 0DC4..0E7F, 0x1A010DC4..1A010E7F */
    REG_BPC_R2_BPC_BPC_CON                                    BPC_R2_BPC_BPC_CON;                                        /* 0E80, 0x1A010E80 */
    REG_BPC_R2_BPC_BPC_BLD                                    BPC_R2_BPC_BPC_BLD;                                        /* 0E84, 0x1A010E84 */
    REG_BPC_R2_BPC_BPC_TH1                                    BPC_R2_BPC_BPC_TH1;                                        /* 0E88, 0x1A010E88 */
    REG_BPC_R2_BPC_BPC_TH2                                    BPC_R2_BPC_BPC_TH2;                                        /* 0E8C, 0x1A010E8C */
    REG_BPC_R2_BPC_BPC_TH3                                    BPC_R2_BPC_BPC_TH3;                                        /* 0E90, 0x1A010E90 */
    REG_BPC_R2_BPC_BPC_TH4                                    BPC_R2_BPC_BPC_TH4;                                        /* 0E94, 0x1A010E94 */
    REG_BPC_R2_BPC_BPC_TH5                                    BPC_R2_BPC_BPC_TH5;                                        /* 0E98, 0x1A010E98 */
    REG_BPC_R2_BPC_BPC_TH6                                    BPC_R2_BPC_BPC_TH6;                                        /* 0E9C, 0x1A010E9C */
    REG_BPC_R2_BPC_BPC_DTC                                    BPC_R2_BPC_BPC_DTC;                                        /* 0EA0, 0x1A010EA0 */
    REG_BPC_R2_BPC_BPC_COR                                    BPC_R2_BPC_BPC_COR;                                        /* 0EA4, 0x1A010EA4 */
    REG_BPC_R2_BPC_BPC_RANK                                   BPC_R2_BPC_BPC_RANK;                                       /* 0EA8, 0x1A010EA8 */
    REG_BPC_R2_BPC_BPC_TBLI1                                  BPC_R2_BPC_BPC_TBLI1;                                      /* 0EAC, 0x1A010EAC */
    REG_BPC_R2_BPC_BPC_TBLI2                                  BPC_R2_BPC_BPC_TBLI2;                                      /* 0EB0, 0x1A010EB0 */
    REG_BPC_R2_BPC_BPC_TH1_C                                  BPC_R2_BPC_BPC_TH1_C;                                      /* 0EB4, 0x1A010EB4 */
    REG_BPC_R2_BPC_BPC_TH2_C                                  BPC_R2_BPC_BPC_TH2_C;                                      /* 0EB8, 0x1A010EB8 */
    REG_BPC_R2_BPC_BPC_TH3_C                                  BPC_R2_BPC_BPC_TH3_C;                                      /* 0EBC, 0x1A010EBC */
    REG_BPC_R2_BPC_BPC_LL                                     BPC_R2_BPC_BPC_LL;                                         /* 0EC0, 0x1A010EC0 */
    UINT32                                                    rsv_0EC4[2];                                               /* 0EC4..0ECB, 0x1A010EC4..1A010ECB */
    REG_BPC_R2_BPC_CT_CON1                                    BPC_R2_BPC_CT_CON1;                                        /* 0ECC, 0x1A010ECC */
    REG_BPC_R2_BPC_CT_CON2                                    BPC_R2_BPC_CT_CON2;                                        /* 0ED0, 0x1A010ED0 */
    REG_BPC_R2_BPC_CT_BLD1                                    BPC_R2_BPC_CT_BLD1;                                        /* 0ED4, 0x1A010ED4 */
    REG_BPC_R2_BPC_CT_BLD2                                    BPC_R2_BPC_CT_BLD2;                                        /* 0ED8, 0x1A010ED8 */
    REG_BPC_R2_BPC_PDC_CON                                    BPC_R2_BPC_PDC_CON;                                        /* 0EDC, 0x1A010EDC */
    REG_BPC_R2_BPC_PDC_GAIN_L0                                BPC_R2_BPC_PDC_GAIN_L0;                                    /* 0EE0, 0x1A010EE0 */
    REG_BPC_R2_BPC_PDC_GAIN_L1                                BPC_R2_BPC_PDC_GAIN_L1;                                    /* 0EE4, 0x1A010EE4 */
    REG_BPC_R2_BPC_PDC_GAIN_L2                                BPC_R2_BPC_PDC_GAIN_L2;                                    /* 0EE8, 0x1A010EE8 */
    REG_BPC_R2_BPC_PDC_GAIN_L3                                BPC_R2_BPC_PDC_GAIN_L3;                                    /* 0EEC, 0x1A010EEC */
    REG_BPC_R2_BPC_PDC_GAIN_L4                                BPC_R2_BPC_PDC_GAIN_L4;                                    /* 0EF0, 0x1A010EF0 */
    REG_BPC_R2_BPC_PDC_GAIN_R0                                BPC_R2_BPC_PDC_GAIN_R0;                                    /* 0EF4, 0x1A010EF4 */
    REG_BPC_R2_BPC_PDC_GAIN_R1                                BPC_R2_BPC_PDC_GAIN_R1;                                    /* 0EF8, 0x1A010EF8 */
    REG_BPC_R2_BPC_PDC_GAIN_R2                                BPC_R2_BPC_PDC_GAIN_R2;                                    /* 0EFC, 0x1A010EFC */
    REG_BPC_R2_BPC_PDC_GAIN_R3                                BPC_R2_BPC_PDC_GAIN_R3;                                    /* 0F00, 0x1A010F00 */
    REG_BPC_R2_BPC_PDC_GAIN_R4                                BPC_R2_BPC_PDC_GAIN_R4;                                    /* 0F04, 0x1A010F04 */
    REG_BPC_R2_BPC_PDC_TH_GB                                  BPC_R2_BPC_PDC_TH_GB;                                      /* 0F08, 0x1A010F08 */
    REG_BPC_R2_BPC_PDC_TH_IA                                  BPC_R2_BPC_PDC_TH_IA;                                      /* 0F0C, 0x1A010F0C */
    REG_BPC_R2_BPC_PDC_TH_HD                                  BPC_R2_BPC_PDC_TH_HD;                                      /* 0F10, 0x1A010F10 */
    REG_BPC_R2_BPC_PDC_SL                                     BPC_R2_BPC_PDC_SL;                                         /* 0F14, 0x1A010F14 */
    REG_BPC_R2_BPC_PDC_POS                                    BPC_R2_BPC_PDC_POS;                                        /* 0F18, 0x1A010F18 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GR1                            BPC_R2_BPC_PDC_DIFF_TH_GR1;                                /* 0F1C, 0x1A010F1C */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GR2                            BPC_R2_BPC_PDC_DIFF_TH_GR2;                                /* 0F20, 0x1A010F20 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GR3                            BPC_R2_BPC_PDC_DIFF_TH_GR3;                                /* 0F24, 0x1A010F24 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GB1                            BPC_R2_BPC_PDC_DIFF_TH_GB1;                                /* 0F28, 0x1A010F28 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GB2                            BPC_R2_BPC_PDC_DIFF_TH_GB2;                                /* 0F2C, 0x1A010F2C */
    REG_BPC_R2_BPC_PDC_DIFF_TH_GB3                            BPC_R2_BPC_PDC_DIFF_TH_GB3;                                /* 0F30, 0x1A010F30 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_R1                             BPC_R2_BPC_PDC_DIFF_TH_R1;                                 /* 0F34, 0x1A010F34 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_R2                             BPC_R2_BPC_PDC_DIFF_TH_R2;                                 /* 0F38, 0x1A010F38 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_R3                             BPC_R2_BPC_PDC_DIFF_TH_R3;                                 /* 0F3C, 0x1A010F3C */
    REG_BPC_R2_BPC_PDC_DIFF_TH_B1                             BPC_R2_BPC_PDC_DIFF_TH_B1;                                 /* 0F40, 0x1A010F40 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_B2                             BPC_R2_BPC_PDC_DIFF_TH_B2;                                 /* 0F44, 0x1A010F44 */
    REG_BPC_R2_BPC_PDC_DIFF_TH_B3                             BPC_R2_BPC_PDC_DIFF_TH_B3;                                 /* 0F48, 0x1A010F48 */
    REG_BPC_R2_BPC_PDC_GAIN1                                  BPC_R2_BPC_PDC_GAIN1;                                      /* 0F4C, 0x1A010F4C */
    REG_BPC_R2_BPC_PDC_GAIN2                                  BPC_R2_BPC_PDC_GAIN2;                                      /* 0F50, 0x1A010F50 */
    REG_BPC_R2_BPC_PD_MODE                                    BPC_R2_BPC_PD_MODE;                                        /* 0F54, 0x1A010F54 */
    REG_BPC_R2_BPC_RCCC_CT_CON                                BPC_R2_BPC_RCCC_CT_CON;                                    /* 0F58, 0x1A010F58 */
    REG_BPC_R2_BPC_ZHDR_CON                                   BPC_R2_BPC_ZHDR_CON;                                       /* 0F5C, 0x1A010F5C */
    REG_BPC_R2_BPC_ZHDR_RMG                                   BPC_R2_BPC_ZHDR_RMG;                                       /* 0F60, 0x1A010F60 */
    REG_BPC_R2_BPC_PSEUDO                                     BPC_R2_BPC_PSEUDO;                                         /* 0F64, 0x1A010F64 */
    UINT32                                                    rsv_0F68[6];                                               /* 0F68..0F7F, 0x1A010F68..1A010F7F */
    REG_OBC_R2_OBC_CTL                                        OBC_R2_OBC_CTL;                                            /* 0F80, 0x1A010F80 */
    REG_OBC_R2_OBC_DBS                                        OBC_R2_OBC_DBS;                                            /* 0F84, 0x1A010F84 */
    REG_OBC_R2_OBC_GRAY_BLD_0                                 OBC_R2_OBC_GRAY_BLD_0;                                     /* 0F88, 0x1A010F88 */
    REG_OBC_R2_OBC_GRAY_BLD_1                                 OBC_R2_OBC_GRAY_BLD_1;                                     /* 0F8C, 0x1A010F8C */
    REG_OBC_R2_OBC_GRAY_BLD_2                                 OBC_R2_OBC_GRAY_BLD_2;                                     /* 0F90, 0x1A010F90 */
    REG_OBC_R2_OBC_BIAS_LUT_R0                                OBC_R2_OBC_BIAS_LUT_R0;                                    /* 0F94, 0x1A010F94 */
    REG_OBC_R2_OBC_BIAS_LUT_R1                                OBC_R2_OBC_BIAS_LUT_R1;                                    /* 0F98, 0x1A010F98 */
    REG_OBC_R2_OBC_BIAS_LUT_R2                                OBC_R2_OBC_BIAS_LUT_R2;                                    /* 0F9C, 0x1A010F9C */
    REG_OBC_R2_OBC_BIAS_LUT_R3                                OBC_R2_OBC_BIAS_LUT_R3;                                    /* 0FA0, 0x1A010FA0 */
    REG_OBC_R2_OBC_BIAS_LUT_G0                                OBC_R2_OBC_BIAS_LUT_G0;                                    /* 0FA4, 0x1A010FA4 */
    REG_OBC_R2_OBC_BIAS_LUT_G1                                OBC_R2_OBC_BIAS_LUT_G1;                                    /* 0FA8, 0x1A010FA8 */
    REG_OBC_R2_OBC_BIAS_LUT_G2                                OBC_R2_OBC_BIAS_LUT_G2;                                    /* 0FAC, 0x1A010FAC */
    REG_OBC_R2_OBC_BIAS_LUT_G3                                OBC_R2_OBC_BIAS_LUT_G3;                                    /* 0FB0, 0x1A010FB0 */
    REG_OBC_R2_OBC_BIAS_LUT_B0                                OBC_R2_OBC_BIAS_LUT_B0;                                    /* 0FB4, 0x1A010FB4 */
    REG_OBC_R2_OBC_BIAS_LUT_B1                                OBC_R2_OBC_BIAS_LUT_B1;                                    /* 0FB8, 0x1A010FB8 */
    REG_OBC_R2_OBC_BIAS_LUT_B2                                OBC_R2_OBC_BIAS_LUT_B2;                                    /* 0FBC, 0x1A010FBC */
    REG_OBC_R2_OBC_BIAS_LUT_B3                                OBC_R2_OBC_BIAS_LUT_B3;                                    /* 0FC0, 0x1A010FC0 */
    REG_OBC_R2_OBC_WBG_RB                                     OBC_R2_OBC_WBG_RB;                                         /* 0FC4, 0x1A010FC4 */
    REG_OBC_R2_OBC_WBG_G                                      OBC_R2_OBC_WBG_G;                                          /* 0FC8, 0x1A010FC8 */
    REG_OBC_R2_OBC_WBIG_RB                                    OBC_R2_OBC_WBIG_RB;                                        /* 0FCC, 0x1A010FCC */
    REG_OBC_R2_OBC_WBIG_G                                     OBC_R2_OBC_WBIG_G;                                         /* 0FD0, 0x1A010FD0 */
    REG_OBC_R2_OBC_OBG_RB                                     OBC_R2_OBC_OBG_RB;                                         /* 0FD4, 0x1A010FD4 */
    REG_OBC_R2_OBC_OBG_G                                      OBC_R2_OBC_OBG_G;                                          /* 0FD8, 0x1A010FD8 */
    REG_OBC_R2_OBC_OFFSET_R                                   OBC_R2_OBC_OFFSET_R;                                       /* 0FDC, 0x1A010FDC */
    REG_OBC_R2_OBC_OFFSET_GR                                  OBC_R2_OBC_OFFSET_GR;                                      /* 0FE0, 0x1A010FE0 */
    REG_OBC_R2_OBC_OFFSET_GB                                  OBC_R2_OBC_OFFSET_GB;                                      /* 0FE4, 0x1A010FE4 */
    REG_OBC_R2_OBC_OFFSET_B                                   OBC_R2_OBC_OFFSET_B;                                       /* 0FE8, 0x1A010FE8 */
    REG_OBC_R2_OBC_HDR                                        OBC_R2_OBC_HDR;                                            /* 0FEC, 0x1A010FEC */
    UINT32                                                    rsv_0FF0[4];                                               /* 0FF0..0FFF, 0x1A010FF0..1A010FFF */
    REG_ZFUS_R1_ZFUS_OSC                                      ZFUS_R1_ZFUS_OSC;                                          /* 1000, 0x1A011000 */
    REG_ZFUS_R1_ZFUS_MC                                       ZFUS_R1_ZFUS_MC;                                           /* 1004, 0x1A011004 */
    REG_ZFUS_R1_ZFUS_MA                                       ZFUS_R1_ZFUS_MA;                                           /* 1008, 0x1A011008 */
    REG_ZFUS_R1_ZFUS_TUNE                                     ZFUS_R1_ZFUS_TUNE;                                         /* 100C, 0x1A01100C */
    REG_ZFUS_R1_ZFUS_HDRCFG                                   ZFUS_R1_ZFUS_HDRCFG;                                       /* 1010, 0x1A011010 */
    UINT32                                                    rsv_1014[27];                                              /* 1014..107F, 0x1A011014..1A01107F */
    REG_HLR_R1_HLR_EST_Y0                                     HLR_R1_HLR_EST_Y0;                                         /* 1080, 0x1A011080 */
    REG_HLR_R1_HLR_EST_Y1                                     HLR_R1_HLR_EST_Y1;                                         /* 1084, 0x1A011084 */
    REG_HLR_R1_HLR_EST_Y2                                     HLR_R1_HLR_EST_Y2;                                         /* 1088, 0x1A011088 */
    REG_HLR_R1_HLR_EST_Y3                                     HLR_R1_HLR_EST_Y3;                                         /* 108C, 0x1A01108C */
    REG_HLR_R1_HLR_EST_X0                                     HLR_R1_HLR_EST_X0;                                         /* 1090, 0x1A011090 */
    REG_HLR_R1_HLR_EST_X1                                     HLR_R1_HLR_EST_X1;                                         /* 1094, 0x1A011094 */
    REG_HLR_R1_HLR_EST_X2                                     HLR_R1_HLR_EST_X2;                                         /* 1098, 0x1A011098 */
    REG_HLR_R1_HLR_EST_X3                                     HLR_R1_HLR_EST_X3;                                         /* 109C, 0x1A01109C */
    REG_HLR_R1_HLR_EST_S0                                     HLR_R1_HLR_EST_S0;                                         /* 10A0, 0x1A0110A0 */
    REG_HLR_R1_HLR_EST_S1                                     HLR_R1_HLR_EST_S1;                                         /* 10A4, 0x1A0110A4 */
    REG_HLR_R1_HLR_EST_S2                                     HLR_R1_HLR_EST_S2;                                         /* 10A8, 0x1A0110A8 */
    REG_HLR_R1_HLR_LMG                                        HLR_R1_HLR_LMG;                                            /* 10AC, 0x1A0110AC */
    REG_HLR_R1_HLR_PRT                                        HLR_R1_HLR_PRT;                                            /* 10B0, 0x1A0110B0 */
    REG_HLR_R1_HLR_CLP                                        HLR_R1_HLR_CLP;                                            /* 10B4, 0x1A0110B4 */
    REG_HLR_R1_HLR_EFCT                                       HLR_R1_HLR_EFCT;                                           /* 10B8, 0x1A0110B8 */
    REG_HLR_R1_HLR_CTL                                        HLR_R1_HLR_CTL;                                            /* 10BC, 0x1A0110BC */
    REG_HLR_R1_HLR_CTL2                                       HLR_R1_HLR_CTL2;                                           /* 10C0, 0x1A0110C0 */
    UINT32                                                    rsv_10C4[15];                                              /* 10C4..10FF, 0x1A0110C4..1A0110FF */
    REG_RRZ_R1_RRZ_CTL                                        RRZ_R1_RRZ_CTL;                                            /* 1100, 0x1A011100 */
    REG_RRZ_R1_RRZ_IN_IMG                                     RRZ_R1_RRZ_IN_IMG;                                         /* 1104, 0x1A011104 */
    REG_RRZ_R1_RRZ_OUT_IMG                                    RRZ_R1_RRZ_OUT_IMG;                                        /* 1108, 0x1A011108 */
    REG_RRZ_R1_RRZ_HORI_STEP                                  RRZ_R1_RRZ_HORI_STEP;                                      /* 110C, 0x1A01110C */
    REG_RRZ_R1_RRZ_VERT_STEP                                  RRZ_R1_RRZ_VERT_STEP;                                      /* 1110, 0x1A011110 */
    REG_RRZ_R1_RRZ_HORI_INT_OFST                              RRZ_R1_RRZ_HORI_INT_OFST;                                  /* 1114, 0x1A011114 */
    REG_RRZ_R1_RRZ_HORI_SUB_OFST                              RRZ_R1_RRZ_HORI_SUB_OFST;                                  /* 1118, 0x1A011118 */
    REG_RRZ_R1_RRZ_VERT_INT_OFST                              RRZ_R1_RRZ_VERT_INT_OFST;                                  /* 111C, 0x1A01111C */
    REG_RRZ_R1_RRZ_VERT_SUB_OFST                              RRZ_R1_RRZ_VERT_SUB_OFST;                                  /* 1120, 0x1A011120 */
    REG_RRZ_R1_RRZ_MODE_TH                                    RRZ_R1_RRZ_MODE_TH;                                        /* 1124, 0x1A011124 */
    REG_RRZ_R1_RRZ_MODE_CTL                                   RRZ_R1_RRZ_MODE_CTL;                                       /* 1128, 0x1A011128 */
    REG_RRZ_R1_RRZ_RLB_AOFST                                  RRZ_R1_RRZ_RLB_AOFST;                                      /* 112C, 0x1A01112C */
    REG_RRZ_R1_RRZ_LBLD_CFG                                   RRZ_R1_RRZ_LBLD_CFG;                                       /* 1130, 0x1A011130 */
    REG_RRZ_R1_RRZ_NNIR_TBL_SEL                               RRZ_R1_RRZ_NNIR_TBL_SEL;                                   /* 1134, 0x1A011134 */
    UINT32                                                    rsv_1138[18];                                              /* 1138..117F, 0x1A011138..1A01117F */
    REG_UFG_R1_UFG_CON                                        UFG_R1_UFG_CON;                                            /* 1180, 0x1A011180 */
    UINT32                                                    rsv_1184[15];                                              /* 1184..11BF, 0x1A011184..1A0111BF */
    REG_QBIN_R5_QBIN_CTL                                      QBIN_R5_QBIN_CTL;                                          /* 11C0, 0x1A0111C0 */
    UINT32                                                    rsv_11C4[15];                                              /* 11C4..11FF, 0x1A0111C4..1A0111FF */
    REG_GSE_R1_GSE_GSE_00                                     GSE_R1_GSE_GSE_00;                                         /* 1200, 0x1A011200 */
    REG_GSE_R1_GSE_GSE_01                                     GSE_R1_GSE_GSE_01;                                         /* 1204, 0x1A011204 */
    REG_GSE_R1_GSE_GSE_02                                     GSE_R1_GSE_GSE_02;                                         /* 1208, 0x1A011208 */
    UINT32                                                    rsv_120C[13];                                              /* 120C..123F, 0x1A01120C..1A01123F */
    REG_MRG_R8_MRG_CTL                                        MRG_R8_MRG_CTL;                                            /* 1240, 0x1A011240 */
    REG_MRG_R8_MRG_CROP                                       MRG_R8_MRG_CROP;                                           /* 1244, 0x1A011244 */
    REG_MRG_R8_MRG_VSIZE                                      MRG_R8_MRG_VSIZE;                                          /* 1248, 0x1A011248 */
    UINT32                                                    rsv_124C[13];                                              /* 124C..127F, 0x1A01124C..1A01127F */
    REG_HDS_R1_HDS_HDS_MODE                                   HDS_R1_HDS_HDS_MODE;                                       /* 1280, 0x1A011280 */
    UINT32                                                    rsv_1284[15];                                              /* 1284..12BF, 0x1A011284..1A0112BF */
    REG_RSS_R1_RSS_CONTROL                                    RSS_R1_RSS_CONTROL;                                        /* 12C0, 0x1A0112C0 */
    REG_RSS_R1_RSS_IN_IMG                                     RSS_R1_RSS_IN_IMG;                                         /* 12C4, 0x1A0112C4 */
    REG_RSS_R1_RSS_OUT_IMG                                    RSS_R1_RSS_OUT_IMG;                                        /* 12C8, 0x1A0112C8 */
    REG_RSS_R1_RSS_HORI_STEP                                  RSS_R1_RSS_HORI_STEP;                                      /* 12CC, 0x1A0112CC */
    REG_RSS_R1_RSS_VERT_STEP                                  RSS_R1_RSS_VERT_STEP;                                      /* 12D0, 0x1A0112D0 */
    REG_RSS_R1_RSS_LUMA_HORI_INT_OFST                         RSS_R1_RSS_LUMA_HORI_INT_OFST;                             /* 12D4, 0x1A0112D4 */
    REG_RSS_R1_RSS_LUMA_HORI_SUB_OFST                         RSS_R1_RSS_LUMA_HORI_SUB_OFST;                             /* 12D8, 0x1A0112D8 */
    REG_RSS_R1_RSS_LUMA_VERT_INT_OFST                         RSS_R1_RSS_LUMA_VERT_INT_OFST;                             /* 12DC, 0x1A0112DC */
    REG_RSS_R1_RSS_LUMA_VERT_SUB_OFST                         RSS_R1_RSS_LUMA_VERT_SUB_OFST;                             /* 12E0, 0x1A0112E0 */
    UINT32                                                    rsv_12E4[7];                                               /* 12E4..12FF, 0x1A0112E4..1A0112FF */
    REG_LMV_R1_LMV_LMV_PREP_ME_CTRL1                          LMV_R1_LMV_LMV_PREP_ME_CTRL1;                              /* 1300, 0x1A011300 */
    REG_LMV_R1_LMV_LMV_PREP_ME_CTRL2                          LMV_R1_LMV_LMV_PREP_ME_CTRL2;                              /* 1304, 0x1A011304 */
    REG_LMV_R1_LMV_LMV_LMV_TH                                 LMV_R1_LMV_LMV_LMV_TH;                                     /* 1308, 0x1A011308 */
    REG_LMV_R1_LMV_LMV_FL_OFFSET                              LMV_R1_LMV_LMV_FL_OFFSET;                                  /* 130C, 0x1A01130C */
    REG_LMV_R1_LMV_LMV_MB_OFFSET                              LMV_R1_LMV_LMV_MB_OFFSET;                                  /* 1310, 0x1A011310 */
    REG_LMV_R1_LMV_LMV_MB_INTERVAL                            LMV_R1_LMV_LMV_MB_INTERVAL;                                /* 1314, 0x1A011314 */
    REG_LMV_R1_LMV_LMV_GMV                                    LMV_R1_LMV_LMV_GMV;                                        /* 1318, 0x1A011318 */
    REG_LMV_R1_LMV_LMV_ERR_CTRL                               LMV_R1_LMV_LMV_ERR_CTRL;                                   /* 131C, 0x1A01131C */
    REG_LMV_R1_LMV_LMV_IMAGE_CTRL                             LMV_R1_LMV_LMV_IMAGE_CTRL;                                 /* 1320, 0x1A011320 */
    UINT32                                                    rsv_1324[7];                                               /* 1324..133F, 0x1A011324..1A01133F */
    REG_CRP_R1_CRP_X_POS                                      CRP_R1_CRP_X_POS;                                          /* 1340, 0x1A011340 */
    REG_CRP_R1_CRP_Y_POS                                      CRP_R1_CRP_Y_POS;                                          /* 1344, 0x1A011344 */
    UINT32                                                    rsv_1348[14];                                              /* 1348..137F, 0x1A011348..1A01137F */
    REG_AF_R1_AF_CON                                          AF_R1_AF_CON;                                              /* 1380, 0x1A011380 */
    REG_AF_R1_AF_CON2                                         AF_R1_AF_CON2;                                             /* 1384, 0x1A011384 */
    UINT32                                                    rsv_1388[2];                                               /* 1388..138F, 0x1A011388..1A01138F */
    REG_AF_R1_AF_SIZE                                         AF_R1_AF_SIZE;                                             /* 1390, 0x1A011390 */
    REG_AF_R1_AF_VLD                                          AF_R1_AF_VLD;                                              /* 1394, 0x1A011394 */
    REG_AF_R1_AF_BLK_PROT                                     AF_R1_AF_BLK_PROT;                                         /* 1398, 0x1A011398 */
    REG_AF_R1_AF_BLK_0                                        AF_R1_AF_BLK_0;                                            /* 139C, 0x1A01139C */
    REG_AF_R1_AF_BLK_1                                        AF_R1_AF_BLK_1;                                            /* 13A0, 0x1A0113A0 */
    UINT32                                                    rsv_13A4[3];                                               /* 13A4..13AF, 0x1A0113A4..1A0113AF */
    REG_AF_R1_AF_HFLT0_1                                      AF_R1_AF_HFLT0_1;                                          /* 13B0, 0x1A0113B0 */
    REG_AF_R1_AF_HFLT0_2                                      AF_R1_AF_HFLT0_2;                                          /* 13B4, 0x1A0113B4 */
    REG_AF_R1_AF_HFLT0_3                                      AF_R1_AF_HFLT0_3;                                          /* 13B8, 0x1A0113B8 */
    UINT32                                                    rsv_13BC;                                                  /* 13BC, 0x1A0113BC */
    REG_AF_R1_AF_HFLT1_1                                      AF_R1_AF_HFLT1_1;                                          /* 13C0, 0x1A0113C0 */
    REG_AF_R1_AF_HFLT1_2                                      AF_R1_AF_HFLT1_2;                                          /* 13C4, 0x1A0113C4 */
    REG_AF_R1_AF_HFLT1_3                                      AF_R1_AF_HFLT1_3;                                          /* 13C8, 0x1A0113C8 */
    UINT32                                                    rsv_13CC;                                                  /* 13CC, 0x1A0113CC */
    REG_AF_R1_AF_HFLT2_1                                      AF_R1_AF_HFLT2_1;                                          /* 13D0, 0x1A0113D0 */
    REG_AF_R1_AF_HFLT2_2                                      AF_R1_AF_HFLT2_2;                                          /* 13D4, 0x1A0113D4 */
    REG_AF_R1_AF_HFLT2_3                                      AF_R1_AF_HFLT2_3;                                          /* 13D8, 0x1A0113D8 */
    UINT32                                                    rsv_13DC;                                                  /* 13DC, 0x1A0113DC */
    REG_AF_R1_AF_VFLT_1                                       AF_R1_AF_VFLT_1;                                           /* 13E0, 0x1A0113E0 */
    REG_AF_R1_AF_VFLT_2                                       AF_R1_AF_VFLT_2;                                           /* 13E4, 0x1A0113E4 */
    REG_AF_R1_AF_VFLT_3                                       AF_R1_AF_VFLT_3;                                           /* 13E8, 0x1A0113E8 */
    UINT32                                                    rsv_13EC[5];                                               /* 13EC..13FF, 0x1A0113EC..1A0113FF */
    REG_AF_R1_AF_PL_HFLT_1                                    AF_R1_AF_PL_HFLT_1;                                        /* 1400, 0x1A011400 */
    REG_AF_R1_AF_PL_HFLT_2                                    AF_R1_AF_PL_HFLT_2;                                        /* 1404, 0x1A011404 */
    REG_AF_R1_AF_PL_HFLT_3                                    AF_R1_AF_PL_HFLT_3;                                        /* 1408, 0x1A011408 */
    UINT32                                                    rsv_140C;                                                  /* 140C, 0x1A01140C */
    REG_AF_R1_AF_PL_VFLT_1                                    AF_R1_AF_PL_VFLT_1;                                        /* 1410, 0x1A011410 */
    REG_AF_R1_AF_PL_VFLT_2                                    AF_R1_AF_PL_VFLT_2;                                        /* 1414, 0x1A011414 */
    REG_AF_R1_AF_PL_VFLT_3                                    AF_R1_AF_PL_VFLT_3;                                        /* 1418, 0x1A011418 */
    UINT32                                                    rsv_141C[5];                                               /* 141C..142F, 0x1A01141C..1A01142F */
    REG_AF_R1_AF_TH_0                                         AF_R1_AF_TH_0;                                             /* 1430, 0x1A011430 */
    REG_AF_R1_AF_TH_1                                         AF_R1_AF_TH_1;                                             /* 1434, 0x1A011434 */
    REG_AF_R1_AF_TH_2                                         AF_R1_AF_TH_2;                                             /* 1438, 0x1A011438 */
    REG_AF_R1_AF_TH_3                                         AF_R1_AF_TH_3;                                             /* 143C, 0x1A01143C */
    REG_AF_R1_AF_TH_4                                         AF_R1_AF_TH_4;                                             /* 1440, 0x1A011440 */
    UINT32                                                    rsv_1444[3];                                               /* 1444..144F, 0x1A011444..1A01144F */
    REG_AF_R1_AF_LUT_H0_0                                     AF_R1_AF_LUT_H0_0;                                         /* 1450, 0x1A011450 */
    REG_AF_R1_AF_LUT_H0_1                                     AF_R1_AF_LUT_H0_1;                                         /* 1454, 0x1A011454 */
    REG_AF_R1_AF_LUT_H0_2                                     AF_R1_AF_LUT_H0_2;                                         /* 1458, 0x1A011458 */
    REG_AF_R1_AF_LUT_H0_3                                     AF_R1_AF_LUT_H0_3;                                         /* 145C, 0x1A01145C */
    REG_AF_R1_AF_LUT_H0_4                                     AF_R1_AF_LUT_H0_4;                                         /* 1460, 0x1A011460 */
    UINT32                                                    rsv_1464[3];                                               /* 1464..146F, 0x1A011464..1A01146F */
    REG_AF_R1_AF_LUT_H1_0                                     AF_R1_AF_LUT_H1_0;                                         /* 1470, 0x1A011470 */
    REG_AF_R1_AF_LUT_H1_1                                     AF_R1_AF_LUT_H1_1;                                         /* 1474, 0x1A011474 */
    REG_AF_R1_AF_LUT_H1_2                                     AF_R1_AF_LUT_H1_2;                                         /* 1478, 0x1A011478 */
    REG_AF_R1_AF_LUT_H1_3                                     AF_R1_AF_LUT_H1_3;                                         /* 147C, 0x1A01147C */
    REG_AF_R1_AF_LUT_H1_4                                     AF_R1_AF_LUT_H1_4;                                         /* 1480, 0x1A011480 */
    UINT32                                                    rsv_1484[3];                                               /* 1484..148F, 0x1A011484..1A01148F */
    REG_AF_R1_AF_LUT_H2_0                                     AF_R1_AF_LUT_H2_0;                                         /* 1490, 0x1A011490 */
    REG_AF_R1_AF_LUT_H2_1                                     AF_R1_AF_LUT_H2_1;                                         /* 1494, 0x1A011494 */
    REG_AF_R1_AF_LUT_H2_2                                     AF_R1_AF_LUT_H2_2;                                         /* 1498, 0x1A011498 */
    REG_AF_R1_AF_LUT_H2_3                                     AF_R1_AF_LUT_H2_3;                                         /* 149C, 0x1A01149C */
    REG_AF_R1_AF_LUT_H2_4                                     AF_R1_AF_LUT_H2_4;                                         /* 14A0, 0x1A0114A0 */
    UINT32                                                    rsv_14A4[3];                                               /* 14A4..14AF, 0x1A0114A4..1A0114AF */
    REG_AF_R1_AF_LUT_V_0                                      AF_R1_AF_LUT_V_0;                                          /* 14B0, 0x1A0114B0 */
    REG_AF_R1_AF_LUT_V_1                                      AF_R1_AF_LUT_V_1;                                          /* 14B4, 0x1A0114B4 */
    REG_AF_R1_AF_LUT_V_2                                      AF_R1_AF_LUT_V_2;                                          /* 14B8, 0x1A0114B8 */
    REG_AF_R1_AF_LUT_V_3                                      AF_R1_AF_LUT_V_3;                                          /* 14BC, 0x1A0114BC */
    REG_AF_R1_AF_LUT_V_4                                      AF_R1_AF_LUT_V_4;                                          /* 14C0, 0x1A0114C0 */
    UINT32                                                    rsv_14C4[3];                                               /* 14C4..14CF, 0x1A0114C4..1A0114CF */
    REG_AF_R1_AF_SGG1_0                                       AF_R1_AF_SGG1_0;                                           /* 14D0, 0x1A0114D0 */
    REG_AF_R1_AF_SGG1_1                                       AF_R1_AF_SGG1_1;                                           /* 14D4, 0x1A0114D4 */
    REG_AF_R1_AF_SGG1_2                                       AF_R1_AF_SGG1_2;                                           /* 14D8, 0x1A0114D8 */
    REG_AF_R1_AF_SGG1_3                                       AF_R1_AF_SGG1_3;                                           /* 14DC, 0x1A0114DC */
    REG_AF_R1_AF_SGG1_4                                       AF_R1_AF_SGG1_4;                                           /* 14E0, 0x1A0114E0 */
    REG_AF_R1_AF_SGG1_5                                       AF_R1_AF_SGG1_5;                                           /* 14E4, 0x1A0114E4 */
    UINT32                                                    rsv_14E8[2];                                               /* 14E8..14EF, 0x1A0114E8..1A0114EF */
    REG_AF_R1_AF_SGG5_0                                       AF_R1_AF_SGG5_0;                                           /* 14F0, 0x1A0114F0 */
    REG_AF_R1_AF_SGG5_1                                       AF_R1_AF_SGG5_1;                                           /* 14F4, 0x1A0114F4 */
    REG_AF_R1_AF_SGG5_2                                       AF_R1_AF_SGG5_2;                                           /* 14F8, 0x1A0114F8 */
    REG_AF_R1_AF_SGG5_3                                       AF_R1_AF_SGG5_3;                                           /* 14FC, 0x1A0114FC */
    REG_AF_R1_AF_SGG5_4                                       AF_R1_AF_SGG5_4;                                           /* 1500, 0x1A011500 */
    REG_AF_R1_AF_SGG5_5                                       AF_R1_AF_SGG5_5;                                           /* 1504, 0x1A011504 */
    UINT32                                                    rsv_1508[2];                                               /* 1508..150F, 0x1A011508..1A01150F */
    REG_AF_R1_AF_PL_STAT_0                                    AF_R1_AF_PL_STAT_0;                                        /* 1510, 0x1A011510 */
    REG_AF_R1_AF_PL_STAT_1                                    AF_R1_AF_PL_STAT_1;                                        /* 1514, 0x1A011514 */
    UINT32                                                    rsv_1518[26];                                              /* 1518..157F, 0x1A011518..1A01157F */
    REG_QBIN_R1_QBIN_CTL                                      QBIN_R1_QBIN_CTL;                                          /* 1580, 0x1A011580 */
    UINT32                                                    rsv_1584[15];                                              /* 1584..15BF, 0x1A011584..1A0115BF */
    REG_MRG_R2_MRG_CTL                                        MRG_R2_MRG_CTL;                                            /* 15C0, 0x1A0115C0 */
    REG_MRG_R2_MRG_CROP                                       MRG_R2_MRG_CROP;                                           /* 15C4, 0x1A0115C4 */
    REG_MRG_R2_MRG_VSIZE                                      MRG_R2_MRG_VSIZE;                                          /* 15C8, 0x1A0115C8 */
    UINT32                                                    rsv_15CC[13];                                              /* 15CC..15FF, 0x1A0115CC..1A0115FF */
    REG_QBIN_R2_QBIN_CTL                                      QBIN_R2_QBIN_CTL;                                          /* 1600, 0x1A011600 */
    UINT32                                                    rsv_1604[16];                                              /* 1604..1643, 0x1A011604..1A011643 */
    REG_TSFS_R1_TSFS_ORG                                      TSFS_R1_TSFS_ORG;                                          /* 1644, 0x1A011644 */
    REG_TSFS_R1_TSFS_SIZE                                     TSFS_R1_TSFS_SIZE;                                         /* 1648, 0x1A011648 */
    REG_TSFS_R1_TSFS_PIT                                      TSFS_R1_TSFS_PIT;                                          /* 164C, 0x1A01164C */
    REG_TSFS_R1_TSFS_NUM                                      TSFS_R1_TSFS_NUM;                                          /* 1650, 0x1A011650 */
    REG_TSFS_R1_TSFS_PC0                                      TSFS_R1_TSFS_PC0;                                          /* 1654, 0x1A011654 */
    REG_TSFS_R1_TSFS_PC1                                      TSFS_R1_TSFS_PC1;                                          /* 1658, 0x1A011658 */
    REG_TSFS_R1_TSFS_PC2                                      TSFS_R1_TSFS_PC2;                                          /* 165C, 0x1A01165C */
    UINT32                                                    rsv_1660[40];                                              /* 1660..16FF, 0x1A011660..1A0116FF */
    REG_PDE_R1_PDE_TBLI1                                      PDE_R1_PDE_TBLI1;                                          /* 1700, 0x1A011700 */
    REG_PDE_R1_PDE_CTL                                        PDE_R1_PDE_CTL;                                            /* 1704, 0x1A011704 */
    UINT32                                                    rsv_1708[14];                                              /* 1708..173F, 0x1A011708..1A01173F */
    REG_CRP_R8_CRP_X_POS                                      CRP_R8_CRP_X_POS;                                          /* 1740, 0x1A011740 */
    REG_CRP_R8_CRP_Y_POS                                      CRP_R8_CRP_Y_POS;                                          /* 1744, 0x1A011744 */
    UINT32                                                    rsv_1748[14];                                              /* 1748..177F, 0x1A011748..1A01177F */
    REG_PBN_R1_PBN_PBN_TYPE                                   PBN_R1_PBN_PBN_TYPE;                                       /* 1780, 0x1A011780 */
    REG_PBN_R1_PBN_PBN_LST                                    PBN_R1_PBN_PBN_LST;                                        /* 1784, 0x1A011784 */
    REG_PBN_R1_PBN_PBN_VSIZE                                  PBN_R1_PBN_PBN_VSIZE;                                      /* 1788, 0x1A011788 */
    UINT32                                                    rsv_178C[13];                                              /* 178C..17BF, 0x1A01178C..1A0117BF */
    REG_SLK_R1_SLK_CEN                                        SLK_R1_SLK_CEN;                                            /* 17C0, 0x1A0117C0 */
    REG_SLK_R1_SLK_RR_CON0                                    SLK_R1_SLK_RR_CON0;                                        /* 17C4, 0x1A0117C4 */
    REG_SLK_R1_SLK_RR_CON1                                    SLK_R1_SLK_RR_CON1;                                        /* 17C8, 0x1A0117C8 */
    REG_SLK_R1_SLK_GAIN                                       SLK_R1_SLK_GAIN;                                           /* 17CC, 0x1A0117CC */
    REG_SLK_R1_SLK_RZ                                         SLK_R1_SLK_RZ;                                             /* 17D0, 0x1A0117D0 */
    REG_SLK_R1_SLK_XOFF                                       SLK_R1_SLK_XOFF;                                           /* 17D4, 0x1A0117D4 */
    REG_SLK_R1_SLK_YOFF                                       SLK_R1_SLK_YOFF;                                           /* 17D8, 0x1A0117D8 */
    REG_SLK_R1_SLK_SLP_CON0                                   SLK_R1_SLK_SLP_CON0;                                       /* 17DC, 0x1A0117DC */
    REG_SLK_R1_SLK_SLP_CON1                                   SLK_R1_SLK_SLP_CON1;                                       /* 17E0, 0x1A0117E0 */
    REG_SLK_R1_SLK_SLP_CON2                                   SLK_R1_SLK_SLP_CON2;                                       /* 17E4, 0x1A0117E4 */
    REG_SLK_R1_SLK_SLP_CON3                                   SLK_R1_SLK_SLP_CON3;                                       /* 17E8, 0x1A0117E8 */
    REG_SLK_R1_SLK_SIZE                                       SLK_R1_SLK_SIZE;                                           /* 17EC, 0x1A0117EC */
    UINT32                                                    rsv_17F0[4];                                               /* 17F0..17FF, 0x1A0117F0..1A0117FF */
    REG_DM_R1_DM_INTP_CRS                                     DM_R1_DM_INTP_CRS;                                         /* 1800, 0x1A011800 */
    REG_DM_R1_DM_INTP_NAT                                     DM_R1_DM_INTP_NAT;                                         /* 1804, 0x1A011804 */
    REG_DM_R1_DM_INTP_AUG                                     DM_R1_DM_INTP_AUG;                                         /* 1808, 0x1A011808 */
    REG_DM_R1_DM_LUMA_LUT1                                    DM_R1_DM_LUMA_LUT1;                                        /* 180C, 0x1A01180C */
    REG_DM_R1_DM_LUMA_LUT2                                    DM_R1_DM_LUMA_LUT2;                                        /* 1810, 0x1A011810 */
    REG_DM_R1_DM_SL_CTL                                       DM_R1_DM_SL_CTL;                                           /* 1814, 0x1A011814 */
    REG_DM_R1_DM_HFTD_CTL                                     DM_R1_DM_HFTD_CTL;                                         /* 1818, 0x1A011818 */
    REG_DM_R1_DM_NR_STR                                       DM_R1_DM_NR_STR;                                           /* 181C, 0x1A01181C */
    REG_DM_R1_DM_NR_ACT                                       DM_R1_DM_NR_ACT;                                           /* 1820, 0x1A011820 */
    REG_DM_R1_DM_HF_STR                                       DM_R1_DM_HF_STR;                                           /* 1824, 0x1A011824 */
    REG_DM_R1_DM_HF_ACT1                                      DM_R1_DM_HF_ACT1;                                          /* 1828, 0x1A011828 */
    REG_DM_R1_DM_HF_ACT2                                      DM_R1_DM_HF_ACT2;                                          /* 182C, 0x1A01182C */
    REG_DM_R1_DM_CLIP                                         DM_R1_DM_CLIP;                                             /* 1830, 0x1A011830 */
    REG_DM_R1_DM_DSB                                          DM_R1_DM_DSB;                                              /* 1834, 0x1A011834 */
    REG_DM_R1_DM_TILE_EDGE                                    DM_R1_DM_TILE_EDGE;                                        /* 1838, 0x1A011838 */
    REG_DM_R1_DM_P1_ACT                                       DM_R1_DM_P1_ACT;                                           /* 183C, 0x1A01183C */
    REG_DM_R1_DM_LR_RAT                                       DM_R1_DM_LR_RAT;                                           /* 1840, 0x1A011840 */
    REG_DM_R1_DM_HFTD_CTL2                                    DM_R1_DM_HFTD_CTL2;                                        /* 1844, 0x1A011844 */
    REG_DM_R1_DM_EST_CTL                                      DM_R1_DM_EST_CTL;                                          /* 1848, 0x1A011848 */
    REG_DM_R1_DM_SPARE_2                                      DM_R1_DM_SPARE_2;                                          /* 184C, 0x1A01184C */
    REG_DM_R1_DM_SPARE_3                                      DM_R1_DM_SPARE_3;                                          /* 1850, 0x1A011850 */
    REG_DM_R1_DM_INT_CTL                                      DM_R1_DM_INT_CTL;                                          /* 1854, 0x1A011854 */
    REG_DM_R1_DM_EE                                           DM_R1_DM_EE;                                               /* 1858, 0x1A011858 */
    UINT32                                                    rsv_185C;                                                  /* 185C, 0x1A01185C */
    REG_DM_R1_DM_LMT                                          DM_R1_DM_LMT;                                              /* 1860, 0x1A011860 */
    REG_DM_R1_DM_RCCC                                         DM_R1_DM_RCCC;                                             /* 1864, 0x1A011864 */
    UINT32                                                    rsv_1868[6];                                               /* 1868..187F, 0x1A011868..1A01187F */
    REG_CCM_R1_CCM_CNV_1                                      CCM_R1_CCM_CNV_1;                                          /* 1880, 0x1A011880 */
    REG_CCM_R1_CCM_CNV_2                                      CCM_R1_CCM_CNV_2;                                          /* 1884, 0x1A011884 */
    REG_CCM_R1_CCM_CNV_3                                      CCM_R1_CCM_CNV_3;                                          /* 1888, 0x1A011888 */
    REG_CCM_R1_CCM_CNV_4                                      CCM_R1_CCM_CNV_4;                                          /* 188C, 0x1A01188C */
    REG_CCM_R1_CCM_CNV_5                                      CCM_R1_CCM_CNV_5;                                          /* 1890, 0x1A011890 */
    REG_CCM_R1_CCM_CNV_6                                      CCM_R1_CCM_CNV_6;                                          /* 1894, 0x1A011894 */
    REG_CCM_R1_CCM_CTRL                                       CCM_R1_CCM_CTRL;                                           /* 1898, 0x1A011898 */
    REG_CCM_R1_CCM_CFC_CTRL1                                  CCM_R1_CCM_CFC_CTRL1;                                      /* 189C, 0x1A01189C */
    REG_CCM_R1_CCM_CFC_CTRL2                                  CCM_R1_CCM_CFC_CTRL2;                                      /* 18A0, 0x1A0118A0 */
    UINT32                                                    rsv_18A4[7];                                               /* 18A4..18BF, 0x1A0118A4..1A0118BF */
    REG_GGM_R1_GGM_LUT                                        GGM_R1_GGM_LUT[192];                                       /* 18C0..1BBF, 0x1A0118C0..1A011BBF */
    REG_GGM_R1_GGM_CTRL                                       GGM_R1_GGM_CTRL;                                           /* 1BC0, 0x1A011BC0 */
    REG_GGM_R1_GGM_SRAM_PINGPONG                              GGM_R1_GGM_SRAM_PINGPONG;                                  /* 1BC4, 0x1A011BC4 */
    UINT32                                                    rsv_1BC8[14];                                              /* 1BC8..1BFF, 0x1A011BC8..1A011BFF */
    REG_G2C_R1_G2C_CONV_0A                                    G2C_R1_G2C_CONV_0A;                                        /* 1C00, 0x1A011C00 */
    REG_G2C_R1_G2C_CONV_0B                                    G2C_R1_G2C_CONV_0B;                                        /* 1C04, 0x1A011C04 */
    REG_G2C_R1_G2C_CONV_1A                                    G2C_R1_G2C_CONV_1A;                                        /* 1C08, 0x1A011C08 */
    REG_G2C_R1_G2C_CONV_1B                                    G2C_R1_G2C_CONV_1B;                                        /* 1C0C, 0x1A011C0C */
    REG_G2C_R1_G2C_CONV_2A                                    G2C_R1_G2C_CONV_2A;                                        /* 1C10, 0x1A011C10 */
    REG_G2C_R1_G2C_CONV_2B                                    G2C_R1_G2C_CONV_2B;                                        /* 1C14, 0x1A011C14 */
    UINT32                                                    rsv_1C18[10];                                              /* 1C18..1C3F, 0x1A011C18..1A011C3F */
    REG_C42_R1_C42_CON                                        C42_R1_C42_CON;                                            /* 1C40, 0x1A011C40 */
    UINT32                                                    rsv_1C44[15];                                              /* 1C44..1C7F, 0x1A011C44..1A011C7F */
    REG_CRSP_R1_CRSP_CTRL                                     CRSP_R1_CRSP_CTRL;                                         /* 1C80, 0x1A011C80 */
    REG_CRSP_R1_CRSP_OUT_IMG                                  CRSP_R1_CRSP_OUT_IMG;                                      /* 1C84, 0x1A011C84 */
    REG_CRSP_R1_CRSP_STEP_OFST                                CRSP_R1_CRSP_STEP_OFST;                                    /* 1C88, 0x1A011C88 */
    REG_CRSP_R1_CRSP_CROP_X                                   CRSP_R1_CRSP_CROP_X;                                       /* 1C8C, 0x1A011C8C */
    REG_CRSP_R1_CRSP_CROP_Y                                   CRSP_R1_CRSP_CROP_Y;                                       /* 1C90, 0x1A011C90 */
    UINT32                                                    rsv_1C94[27];                                              /* 1C94..1CFF, 0x1A011C94..1A011CFF */
    REG_PAK_R3_PAK_CONT                                       PAK_R3_PAK_CONT;                                           /* 1D00, 0x1A011D00 */
    UINT32                                                    rsv_1D04[15];                                              /* 1D04..1D3F, 0x1A011D04..1A011D3F */
    REG_PAK_R4_PAK_CONT                                       PAK_R4_PAK_CONT;                                           /* 1D40, 0x1A011D40 */
    UINT32                                                    rsv_1D44[639];                                             /* 1D44..273F, 0x1A011D44..1A01273F */
    REG_MRG_R3_MRG_CTL                                        MRG_R3_MRG_CTL;                                            /* 2740, 0x1A012740 */
    REG_MRG_R3_MRG_CROP                                       MRG_R3_MRG_CROP;                                           /* 2744, 0x1A012744 */
    REG_MRG_R3_MRG_VSIZE                                      MRG_R3_MRG_VSIZE;                                          /* 2748, 0x1A012748 */
    UINT32                                                    rsv_274C[13];                                              /* 274C..277F, 0x1A01274C..1A01277F */
    REG_UFE_R1_UFE_CON                                        UFE_R1_UFE_CON;                                            /* 2780, 0x1A012780 */
    UINT32                                                    rsv_2784[15];                                              /* 2784..27BF, 0x1A012784..1A0127BF */
    REG_MRG_R4_MRG_CTL                                        MRG_R4_MRG_CTL;                                            /* 27C0, 0x1A0127C0 */
    REG_MRG_R4_MRG_CROP                                       MRG_R4_MRG_CROP;                                           /* 27C4, 0x1A0127C4 */
    REG_MRG_R4_MRG_VSIZE                                      MRG_R4_MRG_VSIZE;                                          /* 27C8, 0x1A0127C8 */
    UINT32                                                    rsv_27CC[13];                                              /* 27CC..27FF, 0x1A0127CC..1A0127FF */
    REG_MRG_R6_MRG_CTL                                        MRG_R6_MRG_CTL;                                            /* 2800, 0x1A012800 */
    REG_MRG_R6_MRG_CROP                                       MRG_R6_MRG_CROP;                                           /* 2804, 0x1A012804 */
    REG_MRG_R6_MRG_VSIZE                                      MRG_R6_MRG_VSIZE;                                          /* 2808, 0x1A012808 */
    UINT32                                                    rsv_280C[13];                                              /* 280C..283F, 0x1A01280C..1A01283F */
    REG_QBIN_R3_QBIN_CTL                                      QBIN_R3_QBIN_CTL;                                          /* 2840, 0x1A012840 */
    UINT32                                                    rsv_2844[15];                                              /* 2844..287F, 0x1A012844..1A01287F */
    REG_MRG_R10_MRG_CTL                                       MRG_R10_MRG_CTL;                                           /* 2880, 0x1A012880 */
    REG_MRG_R10_MRG_CROP                                      MRG_R10_MRG_CROP;                                          /* 2884, 0x1A012884 */
    REG_MRG_R10_MRG_VSIZE                                     MRG_R10_MRG_VSIZE;                                         /* 2888, 0x1A012888 */
    UINT32                                                    rsv_288C[13];                                              /* 288C..28BF, 0x1A01288C..1A0128BF */
    REG_CRZ_R1_CRZ_CONTROL                                    CRZ_R1_CRZ_CONTROL;                                        /* 28C0, 0x1A0128C0 */
    REG_CRZ_R1_CRZ_IN_IMG                                     CRZ_R1_CRZ_IN_IMG;                                         /* 28C4, 0x1A0128C4 */
    REG_CRZ_R1_CRZ_OUT_IMG                                    CRZ_R1_CRZ_OUT_IMG;                                        /* 28C8, 0x1A0128C8 */
    REG_CRZ_R1_CRZ_HORI_STEP                                  CRZ_R1_CRZ_HORI_STEP;                                      /* 28CC, 0x1A0128CC */
    REG_CRZ_R1_CRZ_VERT_STEP                                  CRZ_R1_CRZ_VERT_STEP;                                      /* 28D0, 0x1A0128D0 */
    REG_CRZ_R1_CRZ_LUMA_HORI_INT_OFST                         CRZ_R1_CRZ_LUMA_HORI_INT_OFST;                             /* 28D4, 0x1A0128D4 */
    REG_CRZ_R1_CRZ_LUMA_HORI_SUB_OFST                         CRZ_R1_CRZ_LUMA_HORI_SUB_OFST;                             /* 28D8, 0x1A0128D8 */
    REG_CRZ_R1_CRZ_LUMA_VERT_INT_OFST                         CRZ_R1_CRZ_LUMA_VERT_INT_OFST;                             /* 28DC, 0x1A0128DC */
    REG_CRZ_R1_CRZ_LUMA_VERT_SUB_OFST                         CRZ_R1_CRZ_LUMA_VERT_SUB_OFST;                             /* 28E0, 0x1A0128E0 */
    REG_CRZ_R1_CRZ_CHRO_HORI_INT_OFST                         CRZ_R1_CRZ_CHRO_HORI_INT_OFST;                             /* 28E4, 0x1A0128E4 */
    REG_CRZ_R1_CRZ_CHRO_HORI_SUB_OFST                         CRZ_R1_CRZ_CHRO_HORI_SUB_OFST;                             /* 28E8, 0x1A0128E8 */
    REG_CRZ_R1_CRZ_CHRO_VERT_INT_OFST                         CRZ_R1_CRZ_CHRO_VERT_INT_OFST;                             /* 28EC, 0x1A0128EC */
    REG_CRZ_R1_CRZ_CHRO_VERT_SUB_OFST                         CRZ_R1_CRZ_CHRO_VERT_SUB_OFST;                             /* 28F0, 0x1A0128F0 */
    REG_CRZ_R1_CRZ_SPARE_1                                    CRZ_R1_CRZ_SPARE_1;                                        /* 28F4, 0x1A0128F4 */
    UINT32                                                    rsv_28F8[34];                                              /* 28F8..297F, 0x1A0128F8..1A01297F */
    REG_SLK_R2_SLK_CEN                                        SLK_R2_SLK_CEN;                                            /* 2980, 0x1A012980 */
    REG_SLK_R2_SLK_RR_CON0                                    SLK_R2_SLK_RR_CON0;                                        /* 2984, 0x1A012984 */
    REG_SLK_R2_SLK_RR_CON1                                    SLK_R2_SLK_RR_CON1;                                        /* 2988, 0x1A012988 */
    REG_SLK_R2_SLK_GAIN                                       SLK_R2_SLK_GAIN;                                           /* 298C, 0x1A01298C */
    REG_SLK_R2_SLK_RZ                                         SLK_R2_SLK_RZ;                                             /* 2990, 0x1A012990 */
    REG_SLK_R2_SLK_XOFF                                       SLK_R2_SLK_XOFF;                                           /* 2994, 0x1A012994 */
    REG_SLK_R2_SLK_YOFF                                       SLK_R2_SLK_YOFF;                                           /* 2998, 0x1A012998 */
    REG_SLK_R2_SLK_SLP_CON0                                   SLK_R2_SLK_SLP_CON0;                                       /* 299C, 0x1A01299C */
    REG_SLK_R2_SLK_SLP_CON1                                   SLK_R2_SLK_SLP_CON1;                                       /* 29A0, 0x1A0129A0 */
    REG_SLK_R2_SLK_SLP_CON2                                   SLK_R2_SLK_SLP_CON2;                                       /* 29A4, 0x1A0129A4 */
    REG_SLK_R2_SLK_SLP_CON3                                   SLK_R2_SLK_SLP_CON3;                                       /* 29A8, 0x1A0129A8 */
    REG_SLK_R2_SLK_SIZE                                       SLK_R2_SLK_SIZE;                                           /* 29AC, 0x1A0129AC */
    UINT32                                                    rsv_29B0[52];                                              /* 29B0..2A7F, 0x1A0129B0..1A012A7F */
    REG_MRG_R11_MRG_CTL                                       MRG_R11_MRG_CTL;                                           /* 2A80, 0x1A012A80 */
    REG_MRG_R11_MRG_CROP                                      MRG_R11_MRG_CROP;                                          /* 2A84, 0x1A012A84 */
    REG_MRG_R11_MRG_VSIZE                                     MRG_R11_MRG_VSIZE;                                         /* 2A88, 0x1A012A88 */
    UINT32                                                    rsv_2A8C[13];                                              /* 2A8C..2ABF, 0x1A012A8C..1A012ABF */
    REG_MRG_R12_MRG_CTL                                       MRG_R12_MRG_CTL;                                           /* 2AC0, 0x1A012AC0 */
    REG_MRG_R12_MRG_CROP                                      MRG_R12_MRG_CROP;                                          /* 2AC4, 0x1A012AC4 */
    REG_MRG_R12_MRG_VSIZE                                     MRG_R12_MRG_VSIZE;                                         /* 2AC8, 0x1A012AC8 */
    UINT32                                                    rsv_2ACC[29];                                              /* 2ACC..2B3F, 0x1A012ACC..1A012B3F */
    REG_UFD_R2_UFD_CON                                        UFD_R2_UFD_CON;                                            /* 2B40, 0x1A012B40 */
    REG_UFD_R2_UFD_SIZE_CON                                   UFD_R2_UFD_SIZE_CON;                                       /* 2B44, 0x1A012B44 */
    REG_UFD_R2_UFD_AU_CON                                     UFD_R2_UFD_AU_CON;                                         /* 2B48, 0x1A012B48 */
    REG_UFD_R2_UFD_CROP_CON1                                  UFD_R2_UFD_CROP_CON1;                                      /* 2B4C, 0x1A012B4C */
    REG_UFD_R2_UFD_CROP_CON2                                  UFD_R2_UFD_CROP_CON2;                                      /* 2B50, 0x1A012B50 */
    REG_UFD_R2_UFD_AU2_CON                                    UFD_R2_UFD_AU2_CON;                                        /* 2B54, 0x1A012B54 */
    REG_UFD_R2_UFD_ADDRESS_CON1                               UFD_R2_UFD_ADDRESS_CON1;                                   /* 2B58, 0x1A012B58 */
    REG_UFD_R2_UFD_BS2_AU_CON                                 UFD_R2_UFD_BS2_AU_CON;                                     /* 2B5C, 0x1A012B5C */
    REG_UFD_R2_UFD_AU3_CON                                    UFD_R2_UFD_AU3_CON;                                        /* 2B60, 0x1A012B60 */
    REG_UFD_R2_UFD_ADDRESS_CON2                               UFD_R2_UFD_ADDRESS_CON2;                                   /* 2B64, 0x1A012B64 */
    REG_UFD_R2_UFD_BS3_AU_CON                                 UFD_R2_UFD_BS3_AU_CON;                                     /* 2B68, 0x1A012B68 */
    REG_UFD_R2_UFD_AU4_CON                                    UFD_R2_UFD_AU4_CON;                                        /* 2B6C, 0x1A012B6C */
    REG_UFD_R2_UFD_ADDRESS_CON3                               UFD_R2_UFD_ADDRESS_CON3;                                   /* 2B70, 0x1A012B70 */
    REG_UFD_R2_UFD_BS4_AU_CON                                 UFD_R2_UFD_BS4_AU_CON;                                     /* 2B74, 0x1A012B74 */
    UINT32                                                    rsv_2B78[2];                                               /* 2B78..2B7F, 0x1A012B78..1A012B7F */
    REG_CRP_R4_CRP_X_POS                                      CRP_R4_CRP_X_POS;                                          /* 2B80, 0x1A012B80 */
    REG_CRP_R4_CRP_Y_POS                                      CRP_R4_CRP_Y_POS;                                          /* 2B84, 0x1A012B84 */
    UINT32                                                    rsv_2B88[14];                                              /* 2B88..2BBF, 0x1A012B88..1A012BBF */
    REG_MRG_R13_MRG_CTL                                       MRG_R13_MRG_CTL;                                           /* 2BC0, 0x1A012BC0 */
    REG_MRG_R13_MRG_CROP                                      MRG_R13_MRG_CROP;                                          /* 2BC4, 0x1A012BC4 */
    REG_MRG_R13_MRG_VSIZE                                     MRG_R13_MRG_VSIZE;                                         /* 2BC8, 0x1A012BC8 */
    UINT32                                                    rsv_2BCC[13];                                              /* 2BCC..2BFF, 0x1A012BCC..1A012BFF */
    REG_MRG_R14_MRG_CTL                                       MRG_R14_MRG_CTL;                                           /* 2C00, 0x1A012C00 */
    REG_MRG_R14_MRG_CROP                                      MRG_R14_MRG_CROP;                                          /* 2C04, 0x1A012C04 */
    REG_MRG_R14_MRG_VSIZE                                     MRG_R14_MRG_VSIZE;                                         /* 2C08, 0x1A012C08 */
    UINT32                                                    rsv_2C0C[13];                                              /* 2C0C..2C3F, 0x1A012C0C..1A012C3F */
    REG_BS_R1_BS_SPARE0                                       BS_R1_BS_SPARE0;                                           /* 2C40, 0x1A012C40 */
    UINT32                                                    rsv_2C44[15];                                              /* 2C44..2C7F, 0x1A012C44..1A012C7F */
    REG_BS_R2_BS_SPARE0                                       BS_R2_BS_SPARE0;                                           /* 2C80, 0x1A012C80 */
    UINT32                                                    rsv_2C84[15];                                              /* 2C84..2CBF, 0x1A012C84..1A012CBF */
    REG_BS_R3_BS_SPARE0                                       BS_R3_BS_SPARE0;                                           /* 2CC0, 0x1A012CC0 */
    UINT32                                                    rsv_2CC4[15];                                              /* 2CC4..2CFF, 0x1A012CC4..1A012CFF */
    REG_PAK_R5_PAK_CONT                                       PAK_R5_PAK_CONT;                                           /* 2D00, 0x1A012D00 */
    UINT32                                                    rsv_2D04[15];                                              /* 2D04..2D3F, 0x1A012D04..1A012D3F */
    REG_G2C_R2_G2C_CONV_0A                                    G2C_R2_G2C_CONV_0A;                                        /* 2D40, 0x1A012D40 */
    REG_G2C_R2_G2C_CONV_0B                                    G2C_R2_G2C_CONV_0B;                                        /* 2D44, 0x1A012D44 */
    REG_G2C_R2_G2C_CONV_1A                                    G2C_R2_G2C_CONV_1A;                                        /* 2D48, 0x1A012D48 */
    REG_G2C_R2_G2C_CONV_1B                                    G2C_R2_G2C_CONV_1B;                                        /* 2D4C, 0x1A012D4C */
    REG_G2C_R2_G2C_CONV_2A                                    G2C_R2_G2C_CONV_2A;                                        /* 2D50, 0x1A012D50 */
    REG_G2C_R2_G2C_CONV_2B                                    G2C_R2_G2C_CONV_2B;                                        /* 2D54, 0x1A012D54 */
    UINT32                                                    rsv_2D58[10];                                              /* 2D58..2D7F, 0x1A012D58..1A012D7F */
    REG_C42_R2_C42_CON                                        C42_R2_C42_CON;                                            /* 2D80, 0x1A012D80 */
    UINT32                                                    rsv_2D84[15];                                              /* 2D84..2DBF, 0x1A012D84..1A012DBF */
    REG_FLC_R1_FLC_OFST_RB                                    FLC_R1_FLC_OFST_RB;                                        /* 2DC0, 0x1A012DC0 */
    REG_FLC_R1_FLC_OFST_G                                     FLC_R1_FLC_OFST_G;                                         /* 2DC4, 0x1A012DC4 */
    REG_FLC_R1_FLC_GN_RB                                      FLC_R1_FLC_GN_RB;                                          /* 2DC8, 0x1A012DC8 */
    REG_FLC_R1_FLC_GN_G                                       FLC_R1_FLC_GN_G;                                           /* 2DCC, 0x1A012DCC */
    UINT32                                                    rsv_2DD0[76];                                              /* 2DD0..2EFF, 0x1A012DD0..1A012EFF */
    REG_CRSP_R2_CRSP_CTRL                                     CRSP_R2_CRSP_CTRL;                                         /* 2F00, 0x1A012F00 */
    REG_CRSP_R2_CRSP_OUT_IMG                                  CRSP_R2_CRSP_OUT_IMG;                                      /* 2F04, 0x1A012F04 */
    REG_CRSP_R2_CRSP_STEP_OFST                                CRSP_R2_CRSP_STEP_OFST;                                    /* 2F08, 0x1A012F08 */
    REG_CRSP_R2_CRSP_CROP_X                                   CRSP_R2_CRSP_CROP_X;                                       /* 2F0C, 0x1A012F0C */
    REG_CRSP_R2_CRSP_CROP_Y                                   CRSP_R2_CRSP_CROP_Y;                                       /* 2F10, 0x1A012F10 */
    UINT32                                                    rsv_2F14[59];                                              /* 2F14..2FFF, 0x1A012F14..1A012FFF */
    REG_YNRS_R1_YNRS_TBL                                      YNRS_R1_YNRS_TBL[256];                                     /* 3000..33FF, 0x1A013000..1A0133FF */
    REG_YNRS_R1_YNRS_CON1                                     YNRS_R1_YNRS_CON1;                                         /* 3400, 0x1A013400 */
    REG_YNRS_R1_YNRS_CON2                                     YNRS_R1_YNRS_CON2;                                         /* 3404, 0x1A013404 */
    REG_YNRS_R1_YNRS_YAD2                                     YNRS_R1_YNRS_YAD2;                                         /* 3408, 0x1A013408 */
    REG_YNRS_R1_YNRS_Y4LUT1                                   YNRS_R1_YNRS_Y4LUT1;                                       /* 340C, 0x1A01340C */
    REG_YNRS_R1_YNRS_Y4LUT2                                   YNRS_R1_YNRS_Y4LUT2;                                       /* 3410, 0x1A013410 */
    REG_YNRS_R1_YNRS_Y4LUT3                                   YNRS_R1_YNRS_Y4LUT3;                                       /* 3414, 0x1A013414 */
    REG_YNRS_R1_YNRS_C4LUT1                                   YNRS_R1_YNRS_C4LUT1;                                       /* 3418, 0x1A013418 */
    REG_YNRS_R1_YNRS_C4LUT2                                   YNRS_R1_YNRS_C4LUT2;                                       /* 341C, 0x1A01341C */
    REG_YNRS_R1_YNRS_C4LUT3                                   YNRS_R1_YNRS_C4LUT3;                                       /* 3420, 0x1A013420 */
    REG_YNRS_R1_YNRS_A4LUT2                                   YNRS_R1_YNRS_A4LUT2;                                       /* 3424, 0x1A013424 */
    REG_YNRS_R1_YNRS_A4LUT3                                   YNRS_R1_YNRS_A4LUT3;                                       /* 3428, 0x1A013428 */
    REG_YNRS_R1_YNRS_L4LUT1                                   YNRS_R1_YNRS_L4LUT1;                                       /* 342C, 0x1A01342C */
    REG_YNRS_R1_YNRS_L4LUT2                                   YNRS_R1_YNRS_L4LUT2;                                       /* 3430, 0x1A013430 */
    REG_YNRS_R1_YNRS_L4LUT3                                   YNRS_R1_YNRS_L4LUT3;                                       /* 3434, 0x1A013434 */
    REG_YNRS_R1_YNRS_PTY0V                                    YNRS_R1_YNRS_PTY0V;                                        /* 3438, 0x1A013438 */
    REG_YNRS_R1_YNRS_CAD                                      YNRS_R1_YNRS_CAD;                                          /* 343C, 0x1A01343C */
    REG_YNRS_R1_YNRS_SL2                                      YNRS_R1_YNRS_SL2;                                          /* 3440, 0x1A013440 */
    REG_YNRS_R1_YNRS_PTY0H                                    YNRS_R1_YNRS_PTY0H;                                        /* 3444, 0x1A013444 */
    REG_YNRS_R1_YNRS_T4LUT1                                   YNRS_R1_YNRS_T4LUT1;                                       /* 3448, 0x1A013448 */
    REG_YNRS_R1_YNRS_T4LUT2                                   YNRS_R1_YNRS_T4LUT2;                                       /* 344C, 0x1A01344C */
    REG_YNRS_R1_YNRS_T4LUT3                                   YNRS_R1_YNRS_T4LUT3;                                       /* 3450, 0x1A013450 */
    REG_YNRS_R1_YNRS_ACT1                                     YNRS_R1_YNRS_ACT1;                                         /* 3454, 0x1A013454 */
    REG_YNRS_R1_YNRS_PTCV                                     YNRS_R1_YNRS_PTCV;                                         /* 3458, 0x1A013458 */
    REG_YNRS_R1_YNRS_ACT4                                     YNRS_R1_YNRS_ACT4;                                         /* 345C, 0x1A01345C */
    REG_YNRS_R1_YNRS_PTCH                                     YNRS_R1_YNRS_PTCH;                                         /* 3460, 0x1A013460 */
    REG_YNRS_R1_YNRS_HF_COR                                   YNRS_R1_YNRS_HF_COR;                                       /* 3464, 0x1A013464 */
    REG_YNRS_R1_YNRS_HF_ACT0                                  YNRS_R1_YNRS_HF_ACT0;                                      /* 3468, 0x1A013468 */
    REG_YNRS_R1_YNRS_HF_ACT1                                  YNRS_R1_YNRS_HF_ACT1;                                      /* 346C, 0x1A01346C */
    REG_YNRS_R1_YNRS_ACTC                                     YNRS_R1_YNRS_ACTC;                                         /* 3470, 0x1A013470 */
    REG_YNRS_R1_YNRS_YLAD                                     YNRS_R1_YNRS_YLAD;                                         /* 3474, 0x1A013474 */
    REG_YNRS_R1_YNRS_HF_ACT2                                  YNRS_R1_YNRS_HF_ACT2;                                      /* 3478, 0x1A013478 */
    REG_YNRS_R1_YNRS_HF_ACT3                                  YNRS_R1_YNRS_HF_ACT3;                                      /* 347C, 0x1A01347C */
    REG_YNRS_R1_YNRS_HF_LUMA0                                 YNRS_R1_YNRS_HF_LUMA0;                                     /* 3480, 0x1A013480 */
    REG_YNRS_R1_YNRS_HF_LUMA1                                 YNRS_R1_YNRS_HF_LUMA1;                                     /* 3484, 0x1A013484 */
    REG_YNRS_R1_YNRS_Y4LUT4                                   YNRS_R1_YNRS_Y4LUT4;                                       /* 3488, 0x1A013488 */
    REG_YNRS_R1_YNRS_Y4LUT5                                   YNRS_R1_YNRS_Y4LUT5;                                       /* 348C, 0x1A01348C */
    REG_YNRS_R1_YNRS_Y4LUT6                                   YNRS_R1_YNRS_Y4LUT6;                                       /* 3490, 0x1A013490 */
    REG_YNRS_R1_YNRS_Y4LUT7                                   YNRS_R1_YNRS_Y4LUT7;                                       /* 3494, 0x1A013494 */
    REG_YNRS_R1_YNRS_A4LUT1                                   YNRS_R1_YNRS_A4LUT1;                                       /* 3498, 0x1A013498 */
    REG_YNRS_R1_YNRS_SRAM_PINGPONG                            YNRS_R1_YNRS_SRAM_PINGPONG;                                /* 349C, 0x1A01349C */
    UINT32                                                    rsv_34A0[88];                                              /* 34A0..35FF, 0x1A0134A0..1A0135FF */
    REG_GGM_R2_GGM_LUT                                        GGM_R2_GGM_LUT[192];                                       /* 3600..38FF, 0x1A013600..1A0138FF */
    REG_GGM_R2_GGM_CTRL                                       GGM_R2_GGM_CTRL;                                           /* 3900, 0x1A013900 */
    REG_GGM_R2_GGM_SRAM_PINGPONG                              GGM_R2_GGM_SRAM_PINGPONG;                                  /* 3904, 0x1A013904 */
    UINT32                                                    rsv_3908[14];                                              /* 3908..393F, 0x1A013908..1A01393F */
    REG_RSS_R2_RSS_CONTROL                                    RSS_R2_RSS_CONTROL;                                        /* 3940, 0x1A013940 */
    REG_RSS_R2_RSS_IN_IMG                                     RSS_R2_RSS_IN_IMG;                                         /* 3944, 0x1A013944 */
    REG_RSS_R2_RSS_OUT_IMG                                    RSS_R2_RSS_OUT_IMG;                                        /* 3948, 0x1A013948 */
    REG_RSS_R2_RSS_HORI_STEP                                  RSS_R2_RSS_HORI_STEP;                                      /* 394C, 0x1A01394C */
    REG_RSS_R2_RSS_VERT_STEP                                  RSS_R2_RSS_VERT_STEP;                                      /* 3950, 0x1A013950 */
    REG_RSS_R2_RSS_LUMA_HORI_INT_OFST                         RSS_R2_RSS_LUMA_HORI_INT_OFST;                             /* 3954, 0x1A013954 */
    REG_RSS_R2_RSS_LUMA_HORI_SUB_OFST                         RSS_R2_RSS_LUMA_HORI_SUB_OFST;                             /* 3958, 0x1A013958 */
    REG_RSS_R2_RSS_LUMA_VERT_INT_OFST                         RSS_R2_RSS_LUMA_VERT_INT_OFST;                             /* 395C, 0x1A01395C */
    REG_RSS_R2_RSS_LUMA_VERT_SUB_OFST                         RSS_R2_RSS_LUMA_VERT_SUB_OFST;                             /* 3960, 0x1A013960 */
    UINT32                                                    rsv_3964[7];                                               /* 3964..397F, 0x1A013964..1A01397F */
    REG_CRZ_R2_CRZ_CONTROL                                    CRZ_R2_CRZ_CONTROL;                                        /* 3980, 0x1A013980 */
    REG_CRZ_R2_CRZ_IN_IMG                                     CRZ_R2_CRZ_IN_IMG;                                         /* 3984, 0x1A013984 */
    REG_CRZ_R2_CRZ_OUT_IMG                                    CRZ_R2_CRZ_OUT_IMG;                                        /* 3988, 0x1A013988 */
    REG_CRZ_R2_CRZ_HORI_STEP                                  CRZ_R2_CRZ_HORI_STEP;                                      /* 398C, 0x1A01398C */
    REG_CRZ_R2_CRZ_VERT_STEP                                  CRZ_R2_CRZ_VERT_STEP;                                      /* 3990, 0x1A013990 */
    REG_CRZ_R2_CRZ_LUMA_HORI_INT_OFST                         CRZ_R2_CRZ_LUMA_HORI_INT_OFST;                             /* 3994, 0x1A013994 */
    REG_CRZ_R2_CRZ_LUMA_HORI_SUB_OFST                         CRZ_R2_CRZ_LUMA_HORI_SUB_OFST;                             /* 3998, 0x1A013998 */
    REG_CRZ_R2_CRZ_LUMA_VERT_INT_OFST                         CRZ_R2_CRZ_LUMA_VERT_INT_OFST;                             /* 399C, 0x1A01399C */
    REG_CRZ_R2_CRZ_LUMA_VERT_SUB_OFST                         CRZ_R2_CRZ_LUMA_VERT_SUB_OFST;                             /* 39A0, 0x1A0139A0 */
    REG_CRZ_R2_CRZ_CHRO_HORI_INT_OFST                         CRZ_R2_CRZ_CHRO_HORI_INT_OFST;                             /* 39A4, 0x1A0139A4 */
    REG_CRZ_R2_CRZ_CHRO_HORI_SUB_OFST                         CRZ_R2_CRZ_CHRO_HORI_SUB_OFST;                             /* 39A8, 0x1A0139A8 */
    REG_CRZ_R2_CRZ_CHRO_VERT_INT_OFST                         CRZ_R2_CRZ_CHRO_VERT_INT_OFST;                             /* 39AC, 0x1A0139AC */
    REG_CRZ_R2_CRZ_CHRO_VERT_SUB_OFST                         CRZ_R2_CRZ_CHRO_VERT_SUB_OFST;                             /* 39B0, 0x1A0139B0 */
    REG_CRZ_R2_CRZ_SPARE_1                                    CRZ_R2_CRZ_SPARE_1;                                        /* 39B4, 0x1A0139B4 */
    UINT32                                                    rsv_39B8[18];                                              /* 39B8..39FF, 0x1A0139B8..1A0139FF */
    REG_MOBC_R2_MOBC_OFFST0                                   MOBC_R2_MOBC_OFFST0;                                       /* 3A00, 0x1A033A00 */
    REG_MOBC_R2_MOBC_OFFST1                                   MOBC_R2_MOBC_OFFST1;                                       /* 3A04, 0x1A033A04 */
    REG_MOBC_R2_MOBC_OFFST2                                   MOBC_R2_MOBC_OFFST2;                                       /* 3A08, 0x1A033A08 */
    REG_MOBC_R2_MOBC_OFFST3                                   MOBC_R2_MOBC_OFFST3;                                       /* 3A0C, 0x1A033A0C */
    REG_MOBC_R2_MOBC_GAIN0                                    MOBC_R2_MOBC_GAIN0;                                        /* 3A10, 0x1A033A10 */
    REG_MOBC_R2_MOBC_GAIN1                                    MOBC_R2_MOBC_GAIN1;                                        /* 3A14, 0x1A033A14 */
    REG_MOBC_R2_MOBC_GAIN2                                    MOBC_R2_MOBC_GAIN2;                                        /* 3A18, 0x1A033A18 */
    REG_MOBC_R2_MOBC_GAIN3                                    MOBC_R2_MOBC_GAIN3;                                        /* 3A1C, 0x1A033A1C */
    UINT32                                                    rsv_3A20[8];                                               /* 3A20..3A3F, 0x1A033A20..1A033A3F */
    REG_MOBC_R3_MOBC_OFFST0                                   MOBC_R3_MOBC_OFFST0;                                       /* 3A40, 0x1A033A40 */
    REG_MOBC_R3_MOBC_OFFST1                                   MOBC_R3_MOBC_OFFST1;                                       /* 3A44, 0x1A033A44 */
    REG_MOBC_R3_MOBC_OFFST2                                   MOBC_R3_MOBC_OFFST2;                                       /* 3A48, 0x1A033A48 */
    REG_MOBC_R3_MOBC_OFFST3                                   MOBC_R3_MOBC_OFFST3;                                       /* 3A4C, 0x1A033A4C */
    REG_MOBC_R3_MOBC_GAIN0                                    MOBC_R3_MOBC_GAIN0;                                        /* 3A50, 0x1A033A50 */
    REG_MOBC_R3_MOBC_GAIN1                                    MOBC_R3_MOBC_GAIN1;                                        /* 3A54, 0x1A033A54 */
    REG_MOBC_R3_MOBC_GAIN2                                    MOBC_R3_MOBC_GAIN2;                                        /* 3A58, 0x1A033A58 */
    REG_MOBC_R3_MOBC_GAIN3                                    MOBC_R3_MOBC_GAIN3;                                        /* 3A5C, 0x1A033A5C */
    UINT32                                                    rsv_3A60[8];                                               /* 3A60..3A7F, 0x1A033A60..1A033A7F */
    REG_FUS_R1_FUS_RATIO1                                     FUS_R1_FUS_RATIO1;                                         /* 3A80, 0x1A013A80 */
    REG_FUS_R1_FUS_RATIO2                                     FUS_R1_FUS_RATIO2;                                         /* 3A84, 0x1A013A84 */
    REG_FUS_R1_FUS_ALIGN                                      FUS_R1_FUS_ALIGN;                                          /* 3A88, 0x1A013A88 */
    REG_FUS_R1_FUS_CFG                                        FUS_R1_FUS_CFG;                                            /* 3A8C, 0x1A013A8C */
    REG_FUS_R1_FUS_CNV_01_00                                  FUS_R1_FUS_CNV_01_00;                                      /* 3A90, 0x1A013A90 */
    REG_FUS_R1_FUS_CNV_01_01                                  FUS_R1_FUS_CNV_01_01;                                      /* 3A94, 0x1A013A94 */
    REG_FUS_R1_FUS_CNV_01_02                                  FUS_R1_FUS_CNV_01_02;                                      /* 3A98, 0x1A013A98 */
    REG_FUS_R1_FUS_CNV_01_10                                  FUS_R1_FUS_CNV_01_10;                                      /* 3A9C, 0x1A013A9C */
    REG_FUS_R1_FUS_CNV_01_11                                  FUS_R1_FUS_CNV_01_11;                                      /* 3AA0, 0x1A013AA0 */
    REG_FUS_R1_FUS_CNV_01_12                                  FUS_R1_FUS_CNV_01_12;                                      /* 3AA4, 0x1A013AA4 */
    REG_FUS_R1_FUS_CNV_01_20                                  FUS_R1_FUS_CNV_01_20;                                      /* 3AA8, 0x1A013AA8 */
    REG_FUS_R1_FUS_CNV_01_21                                  FUS_R1_FUS_CNV_01_21;                                      /* 3AAC, 0x1A013AAC */
    REG_FUS_R1_FUS_CNV_01_22                                  FUS_R1_FUS_CNV_01_22;                                      /* 3AB0, 0x1A013AB0 */
    REG_FUS_R1_FUS_CNV_23_00                                  FUS_R1_FUS_CNV_23_00;                                      /* 3AB4, 0x1A013AB4 */
    REG_FUS_R1_FUS_CNV_23_01                                  FUS_R1_FUS_CNV_23_01;                                      /* 3AB8, 0x1A013AB8 */
    REG_FUS_R1_FUS_CNV_23_02                                  FUS_R1_FUS_CNV_23_02;                                      /* 3ABC, 0x1A013ABC */
    REG_FUS_R1_FUS_CNV_23_10                                  FUS_R1_FUS_CNV_23_10;                                      /* 3AC0, 0x1A013AC0 */
    REG_FUS_R1_FUS_CNV_23_11                                  FUS_R1_FUS_CNV_23_11;                                      /* 3AC4, 0x1A013AC4 */
    REG_FUS_R1_FUS_CNV_23_12                                  FUS_R1_FUS_CNV_23_12;                                      /* 3AC8, 0x1A013AC8 */
    REG_FUS_R1_FUS_CNV_23_20                                  FUS_R1_FUS_CNV_23_20;                                      /* 3ACC, 0x1A013ACC */
    REG_FUS_R1_FUS_CNV_23_21                                  FUS_R1_FUS_CNV_23_21;                                      /* 3AD0, 0x1A013AD0 */
    REG_FUS_R1_FUS_CNV_23_22                                  FUS_R1_FUS_CNV_23_22;                                      /* 3AD4, 0x1A013AD4 */
    REG_FUS_R1_FUS_SIZE                                       FUS_R1_FUS_SIZE;                                           /* 3AD8, 0x1A013AD8 */
    REG_FUS_R1_FUS_ATPG                                       FUS_R1_FUS_ATPG;                                           /* 3ADC, 0x1A013ADC */
    REG_FUS_R1_FUS_CFG2                                       FUS_R1_FUS_CFG2;                                           /* 3AE0, 0x1A013AE0 */
    REG_FUS_R1_FUS_TILE                                       FUS_R1_FUS_TILE;                                           /* 3AE4, 0x1A013AE4 */
    UINT32                                                    rsv_3AE8[6];                                               /* 3AE8..3AFF, 0x1A013AE8..1A013AFF */
    REG_TG_R1_TG_SEN_MODE                                     TG_R1_TG_SEN_MODE;                                         /* 3B00, 0x1A013B00 */
    REG_TG_R1_TG_VF_CON                                       TG_R1_TG_VF_CON;                                           /* 3B04, 0x1A013B04 */
    REG_TG_R1_TG_SEN_GRAB_PXL                                 TG_R1_TG_SEN_GRAB_PXL;                                     /* 3B08, 0x1A013B08 */
    REG_TG_R1_TG_SEN_GRAB_LIN                                 TG_R1_TG_SEN_GRAB_LIN;                                     /* 3B0C, 0x1A013B0C */
    REG_TG_R1_TG_PATH_CFG                                     TG_R1_TG_PATH_CFG;                                         /* 3B10, 0x1A013B10 */
    REG_TG_R1_TG_MEMIN_CTL                                    TG_R1_TG_MEMIN_CTL;                                        /* 3B14, 0x1A013B14 */
    REG_TG_R1_TG_INT1                                         TG_R1_TG_INT1;                                             /* 3B18, 0x1A013B18 */
    REG_TG_R1_TG_INT2                                         TG_R1_TG_INT2;                                             /* 3B1C, 0x1A013B1C */
    REG_TG_R1_TG_SOF_CNT                                      TG_R1_TG_SOF_CNT;                                          /* 3B20, 0x1A013B20 */
    REG_TG_R1_TG_SOT_CNT                                      TG_R1_TG_SOT_CNT;                                          /* 3B24, 0x1A013B24 */
    REG_TG_R1_TG_EOT_CNT                                      TG_R1_TG_EOT_CNT;                                          /* 3B28, 0x1A013B28 */
    REG_TG_R1_TG_ERR_CTL                                      TG_R1_TG_ERR_CTL;                                          /* 3B2C, 0x1A013B2C */
    REG_TG_R1_TG_DAT_NO                                       TG_R1_TG_DAT_NO;                                           /* 3B30, 0x1A013B30 */
    REG_TG_R1_TG_FRM_CNT_ST                                   TG_R1_TG_FRM_CNT_ST;                                       /* 3B34, 0x1A013B34 */
    REG_TG_R1_TG_FRMSIZE_ST                                   TG_R1_TG_FRMSIZE_ST;                                       /* 3B38, 0x1A013B38 */
    REG_TG_R1_TG_INTER_ST                                     TG_R1_TG_INTER_ST;                                         /* 3B3C, 0x1A013B3C */
    REG_TG_R1_TG_FLASHA_CTL                                   TG_R1_TG_FLASHA_CTL;                                       /* 3B40, 0x1A013B40 */
    REG_TG_R1_TG_FLASHA_LINE_CNT                              TG_R1_TG_FLASHA_LINE_CNT;                                  /* 3B44, 0x1A013B44 */
    REG_TG_R1_TG_FLASHA_POS                                   TG_R1_TG_FLASHA_POS;                                       /* 3B48, 0x1A013B48 */
    REG_TG_R1_TG_FLASHB_CTL                                   TG_R1_TG_FLASHB_CTL;                                       /* 3B4C, 0x1A013B4C */
    REG_TG_R1_TG_FLASHB_LINE_CNT                              TG_R1_TG_FLASHB_LINE_CNT;                                  /* 3B50, 0x1A013B50 */
    REG_TG_R1_TG_FLASHB_POS                                   TG_R1_TG_FLASHB_POS;                                       /* 3B54, 0x1A013B54 */
    REG_TG_R1_TG_FLASHB_POS1                                  TG_R1_TG_FLASHB_POS1;                                      /* 3B58, 0x1A013B58 */
    REG_TG_R1_TG_XENON_FLASH_CTL                              TG_R1_TG_XENON_FLASH_CTL;                                  /* 3B5C, 0x1A013B5C */
    REG_TG_R1_TG_XENON_FLASH_OFFSET                           TG_R1_TG_XENON_FLASH_OFFSET;                               /* 3B60, 0x1A013B60 */
    REG_TG_R1_TG_TIME_STAMP_CNT                               TG_R1_TG_TIME_STAMP_CNT;                                   /* 3B64, 0x1A013B64 */
    REG_TG_R1_TG_CQ_TIMING                                    TG_R1_TG_CQ_TIMING;                                        /* 3B68, 0x1A013B68 */
    REG_TG_R1_TG_CQ_NUM                                       TG_R1_TG_CQ_NUM;                                           /* 3B6C, 0x1A013B6C */
    REG_TG_R1_TG_TIME_STAMP                                   TG_R1_TG_TIME_STAMP;                                       /* 3B70, 0x1A013B70 */
    REG_TG_R1_TG_SUB_PERIOD                                   TG_R1_TG_SUB_PERIOD;                                       /* 3B74, 0x1A013B74 */
    REG_TG_R1_TG_DAT_NO_R                                     TG_R1_TG_DAT_NO_R;                                         /* 3B78, 0x1A013B78 */
    REG_TG_R1_TG_FRMSIZE_ST_R                                 TG_R1_TG_FRMSIZE_ST_R;                                     /* 3B7C, 0x1A013B7C */
    REG_TG_R1_TG_TIME_STAMP_CTL                               TG_R1_TG_TIME_STAMP_CTL;                                   /* 3B80, 0x1A013B80 */
    REG_TG_R1_TG_TIME_STAMP_MSB                               TG_R1_TG_TIME_STAMP_MSB;                                   /* 3B84, 0x1A013B84 */
    REG_TG_R1_TG_IR_FLASH_CTL                                 TG_R1_TG_IR_FLASH_CTL;                                     /* 3B88, 0x1A013B88 */
    REG_TG_R1_TG_IR_FLASH_OFFSET                              TG_R1_TG_IR_FLASH_OFFSET;                                  /* 3B8C, 0x1A013B8C */
    UINT32                                                    rsv_3B90[284];                                             /* 3B90..3FFF, 0x1A013B90..1A013FFF */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1            CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1;                /* 4000, 0x1A014000 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR               CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR;                   /* 4004, 0x1A014004 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE                   CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE;                       /* 4008, 0x1A014008 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1            CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1;                /* 400C, 0x1A01400C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1              CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1;                  /* 4010, 0x1A014010 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1               CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1;                   /* 4014, 0x1A014014 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1              CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1;                  /* 4018, 0x1A014018 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1                CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1;                    /* 401C, 0x1A01401C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT;                 /* 4020, 0x1A014020 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT              CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT;                  /* 4024, 0x1A014024 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT              CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT;                  /* 4028, 0x1A014028 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT;                 /* 402C, 0x1A01402C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT;                 /* 4030, 0x1A014030 */
    UINT32                                                    rsv_4034;                                                  /* 4034, 0x1A014034 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT;                 /* 4038, 0x1A014038 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT;                 /* 403C, 0x1A01403C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT;                /* 4040, 0x1A014040 */
    UINT32                                                    rsv_4044;                                                  /* 4044, 0x1A014044 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT              CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT;                  /* 4048, 0x1A014048 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT              CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT;                  /* 404C, 0x1A01404C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT;                 /* 4050, 0x1A014050 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT;                /* 4054, 0x1A014054 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT;                /* 4058, 0x1A014058 */
    UINT32                                                    rsv_405C;                                                  /* 405C, 0x1A01405C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT;                 /* 4060, 0x1A014060 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT;                 /* 4064, 0x1A014064 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT;                 /* 4068, 0x1A014068 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT;                 /* 406C, 0x1A01406C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT;                 /* 4070, 0x1A014070 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT;                 /* 4074, 0x1A014074 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT;                 /* 4078, 0x1A014078 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT;                /* 407C, 0x1A01407C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT;                /* 4080, 0x1A014080 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT;                 /* 4084, 0x1A014084 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT;                /* 4088, 0x1A014088 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT;                 /* 408C, 0x1A01408C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT            CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT;                /* 4090, 0x1A014090 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT             CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT;                 /* 4094, 0x1A014094 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1              CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1;                  /* 4098, 0x1A014098 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11                    CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11;                        /* 409C, 0x1A01409C */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC                CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC;                    /* 40A0, 0x1A0140A0 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM                CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM;                    /* 40A4, 0x1A0140A4 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN             CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN;                 /* 40A8, 0x1A0140A8 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER               CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER;                   /* 40AC, 0x1A0140AC */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16                    CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16;                        /* 40B0, 0x1A0140B0 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1               CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1;                   /* 40B4, 0x1A0140B4 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1            CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1;                /* 40B8, 0x1A0140B8 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1         CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1;             /* 40BC, 0x1A0140BC */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2  CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2;      /* 40C0, 0x1A0140C0 */
    REG_CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2  CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2;      /* 40C4, 0x1A0140C4 */
    UINT32                                                    rsv_40C8[14];                                              /* 40C8..40FF, 0x1A0140C8..1A0140FF */
    REG_RAWI_R2_RAWI_BASE_ADDR                                RAWI_R2_RAWI_BASE_ADDR;                                    /* 4100, 0x1A014100 */
    REG_RAWI_R2_RAWI_OFST_ADDR                                RAWI_R2_RAWI_OFST_ADDR;                                    /* 4104, 0x1A014104 */
    REG_RAWI_R2_RAWI_DRS                                      RAWI_R2_RAWI_DRS;                                          /* 4108, 0x1A014108 */
    REG_RAWI_R2_RAWI_XSIZE                                    RAWI_R2_RAWI_XSIZE;                                        /* 410C, 0x1A01410C */
    REG_RAWI_R2_RAWI_YSIZE                                    RAWI_R2_RAWI_YSIZE;                                        /* 4110, 0x1A014110 */
    REG_RAWI_R2_RAWI_STRIDE                                   RAWI_R2_RAWI_STRIDE;                                       /* 4114, 0x1A014114 */
    REG_RAWI_R2_RAWI_CON                                      RAWI_R2_RAWI_CON;                                          /* 4118, 0x1A014118 */
    REG_RAWI_R2_RAWI_CON2                                     RAWI_R2_RAWI_CON2;                                         /* 411C, 0x1A01411C */
    REG_RAWI_R2_RAWI_CON3                                     RAWI_R2_RAWI_CON3;                                         /* 4120, 0x1A014120 */
    REG_RAWI_R2_RAWI_CROP                                     RAWI_R2_RAWI_CROP;                                         /* 4124, 0x1A014124 */
    REG_RAWI_R2_RAWI_CON4                                     RAWI_R2_RAWI_CON4;                                         /* 4128, 0x1A014128 */
    UINT32                                                    rsv_412C;                                                  /* 412C, 0x1A01412C */
    REG_PDI_R1_PDI_BASE_ADDR                                  PDI_R1_PDI_BASE_ADDR;                                      /* 4130, 0x1A014130 */
    REG_PDI_R1_PDI_OFST_ADDR                                  PDI_R1_PDI_OFST_ADDR;                                      /* 4134, 0x1A014134 */
    REG_PDI_R1_PDI_DRS                                        PDI_R1_PDI_DRS;                                            /* 4138, 0x1A014138 */
    REG_PDI_R1_PDI_XSIZE                                      PDI_R1_PDI_XSIZE;                                          /* 413C, 0x1A01413C */
    REG_PDI_R1_PDI_YSIZE                                      PDI_R1_PDI_YSIZE;                                          /* 4140, 0x1A014140 */
    REG_PDI_R1_PDI_STRIDE                                     PDI_R1_PDI_STRIDE;                                         /* 4144, 0x1A014144 */
    REG_PDI_R1_PDI_CON                                        PDI_R1_PDI_CON;                                            /* 4148, 0x1A014148 */
    REG_PDI_R1_PDI_CON2                                       PDI_R1_PDI_CON2;                                           /* 414C, 0x1A01414C */
    REG_PDI_R1_PDI_CON3                                       PDI_R1_PDI_CON3;                                           /* 4150, 0x1A014150 */
    REG_PDI_R1_PDI_CROP                                       PDI_R1_PDI_CROP;                                           /* 4154, 0x1A014154 */
    REG_PDI_R1_PDI_CON4                                       PDI_R1_PDI_CON4;                                           /* 4158, 0x1A014158 */
    UINT32                                                    rsv_415C;                                                  /* 415C, 0x1A01415C */
    REG_PDO_R1_PDO_BASE_ADDR                                  PDO_R1_PDO_BASE_ADDR;                                      /* 4160, 0x1A014160 */
    REG_PDO_R1_PDO_OFST_ADDR                                  PDO_R1_PDO_OFST_ADDR;                                      /* 4164, 0x1A014164 */
    REG_PDO_R1_PDO_DRS                                        PDO_R1_PDO_DRS;                                            /* 4168, 0x1A014168 */
    REG_PDO_R1_PDO_XSIZE                                      PDO_R1_PDO_XSIZE;                                          /* 416C, 0x1A01416C */
    REG_PDO_R1_PDO_YSIZE                                      PDO_R1_PDO_YSIZE;                                          /* 4170, 0x1A014170 */
    REG_PDO_R1_PDO_STRIDE                                     PDO_R1_PDO_STRIDE;                                         /* 4174, 0x1A014174 */
    REG_PDO_R1_PDO_CON                                        PDO_R1_PDO_CON;                                            /* 4178, 0x1A014178 */
    REG_PDO_R1_PDO_CON2                                       PDO_R1_PDO_CON2;                                           /* 417C, 0x1A01417C */
    REG_PDO_R1_PDO_CON3                                       PDO_R1_PDO_CON3;                                           /* 4180, 0x1A014180 */
    REG_PDO_R1_PDO_CROP                                       PDO_R1_PDO_CROP;                                           /* 4184, 0x1A014184 */
    REG_PDO_R1_PDO_CON4                                       PDO_R1_PDO_CON4;                                           /* 4188, 0x1A014188 */
    REG_PDO_R1_PDO_FH_BASE_ADDR                               PDO_R1_PDO_FH_BASE_ADDR;                                   /* 418C, 0x1A01418C */
    REG_PDO_R1_PDO_FH_SPARE_2                                 PDO_R1_PDO_FH_SPARE_2;                                     /* 4190, 0x1A014190 */
    REG_PDO_R1_PDO_FH_SPARE_3                                 PDO_R1_PDO_FH_SPARE_3;                                     /* 4194, 0x1A014194 */
    REG_PDO_R1_PDO_FH_SPARE_4                                 PDO_R1_PDO_FH_SPARE_4;                                     /* 4198, 0x1A014198 */
    REG_PDO_R1_PDO_FH_SPARE_5                                 PDO_R1_PDO_FH_SPARE_5;                                     /* 419C, 0x1A01419C */
    REG_PDO_R1_PDO_FH_SPARE_6                                 PDO_R1_PDO_FH_SPARE_6;                                     /* 41A0, 0x1A0141A0 */
    REG_PDO_R1_PDO_FH_SPARE_7                                 PDO_R1_PDO_FH_SPARE_7;                                     /* 41A4, 0x1A0141A4 */
    REG_PDO_R1_PDO_FH_SPARE_8                                 PDO_R1_PDO_FH_SPARE_8;                                     /* 41A8, 0x1A0141A8 */
    REG_PDO_R1_PDO_FH_SPARE_9                                 PDO_R1_PDO_FH_SPARE_9;                                     /* 41AC, 0x1A0141AC */
    REG_PDO_R1_PDO_FH_SPARE_10                                PDO_R1_PDO_FH_SPARE_10;                                    /* 41B0, 0x1A0141B0 */
    REG_PDO_R1_PDO_FH_SPARE_11                                PDO_R1_PDO_FH_SPARE_11;                                    /* 41B4, 0x1A0141B4 */
    REG_PDO_R1_PDO_FH_SPARE_12                                PDO_R1_PDO_FH_SPARE_12;                                    /* 41B8, 0x1A0141B8 */
    REG_PDO_R1_PDO_FH_SPARE_13                                PDO_R1_PDO_FH_SPARE_13;                                    /* 41BC, 0x1A0141BC */
    REG_PDO_R1_PDO_FH_SPARE_14                                PDO_R1_PDO_FH_SPARE_14;                                    /* 41C0, 0x1A0141C0 */
    REG_PDO_R1_PDO_FH_SPARE_15                                PDO_R1_PDO_FH_SPARE_15;                                    /* 41C4, 0x1A0141C4 */
    REG_PDO_R1_PDO_FH_SPARE_16                                PDO_R1_PDO_FH_SPARE_16;                                    /* 41C8, 0x1A0141C8 */
    UINT32                                                    rsv_41CC;                                                  /* 41CC, 0x1A0141CC */
    REG_BPCI_R1_BPCI_BASE_ADDR                                BPCI_R1_BPCI_BASE_ADDR;                                    /* 41D0, 0x1A0141D0 */
    REG_BPCI_R1_BPCI_OFST_ADDR                                BPCI_R1_BPCI_OFST_ADDR;                                    /* 41D4, 0x1A0141D4 */
    REG_BPCI_R1_BPCI_DRS                                      BPCI_R1_BPCI_DRS;                                          /* 41D8, 0x1A0141D8 */
    REG_BPCI_R1_BPCI_XSIZE                                    BPCI_R1_BPCI_XSIZE;                                        /* 41DC, 0x1A0141DC */
    REG_BPCI_R1_BPCI_YSIZE                                    BPCI_R1_BPCI_YSIZE;                                        /* 41E0, 0x1A0141E0 */
    REG_BPCI_R1_BPCI_STRIDE                                   BPCI_R1_BPCI_STRIDE;                                       /* 41E4, 0x1A0141E4 */
    REG_BPCI_R1_BPCI_CON                                      BPCI_R1_BPCI_CON;                                          /* 41E8, 0x1A0141E8 */
    REG_BPCI_R1_BPCI_CON2                                     BPCI_R1_BPCI_CON2;                                         /* 41EC, 0x1A0141EC */
    REG_BPCI_R1_BPCI_CON3                                     BPCI_R1_BPCI_CON3;                                         /* 41F0, 0x1A0141F0 */
    REG_BPCI_R1_BPCI_CROP                                     BPCI_R1_BPCI_CROP;                                         /* 41F4, 0x1A0141F4 */
    REG_BPCI_R1_BPCI_CON4                                     BPCI_R1_BPCI_CON4;                                         /* 41F8, 0x1A0141F8 */
    UINT32                                                    rsv_41FC;                                                  /* 41FC, 0x1A0141FC */
    REG_BPCI_R2_BPCI_BASE_ADDR                                BPCI_R2_BPCI_BASE_ADDR;                                    /* 4200, 0x1A014200 */
    REG_BPCI_R2_BPCI_OFST_ADDR                                BPCI_R2_BPCI_OFST_ADDR;                                    /* 4204, 0x1A014204 */
    REG_BPCI_R2_BPCI_DRS                                      BPCI_R2_BPCI_DRS;                                          /* 4208, 0x1A014208 */
    REG_BPCI_R2_BPCI_XSIZE                                    BPCI_R2_BPCI_XSIZE;                                        /* 420C, 0x1A01420C */
    REG_BPCI_R2_BPCI_YSIZE                                    BPCI_R2_BPCI_YSIZE;                                        /* 4210, 0x1A014210 */
    REG_BPCI_R2_BPCI_STRIDE                                   BPCI_R2_BPCI_STRIDE;                                       /* 4214, 0x1A014214 */
    REG_BPCI_R2_BPCI_CON                                      BPCI_R2_BPCI_CON;                                          /* 4218, 0x1A014218 */
    REG_BPCI_R2_BPCI_CON2                                     BPCI_R2_BPCI_CON2;                                         /* 421C, 0x1A01421C */
    REG_BPCI_R2_BPCI_CON3                                     BPCI_R2_BPCI_CON3;                                         /* 4220, 0x1A014220 */
    REG_BPCI_R2_BPCI_CROP                                     BPCI_R2_BPCI_CROP;                                         /* 4224, 0x1A014224 */
    REG_BPCI_R2_BPCI_CON4                                     BPCI_R2_BPCI_CON4;                                         /* 4228, 0x1A014228 */
    UINT32                                                    rsv_422C[13];                                              /* 422C..425F, 0x1A01422C..1A01425F */
    REG_UFDI_R2_UFDI_BASE_ADDR                                UFDI_R2_UFDI_BASE_ADDR;                                    /* 4260, 0x1A014260 */
    REG_UFDI_R2_UFDI_OFST_ADDR                                UFDI_R2_UFDI_OFST_ADDR;                                    /* 4264, 0x1A014264 */
    REG_UFDI_R2_UFDI_DRS                                      UFDI_R2_UFDI_DRS;                                          /* 4268, 0x1A014268 */
    REG_UFDI_R2_UFDI_XSIZE                                    UFDI_R2_UFDI_XSIZE;                                        /* 426C, 0x1A01426C */
    REG_UFDI_R2_UFDI_YSIZE                                    UFDI_R2_UFDI_YSIZE;                                        /* 4270, 0x1A014270 */
    REG_UFDI_R2_UFDI_STRIDE                                   UFDI_R2_UFDI_STRIDE;                                       /* 4274, 0x1A014274 */
    REG_UFDI_R2_UFDI_CON                                      UFDI_R2_UFDI_CON;                                          /* 4278, 0x1A014278 */
    REG_UFDI_R2_UFDI_CON2                                     UFDI_R2_UFDI_CON2;                                         /* 427C, 0x1A01427C */
    REG_UFDI_R2_UFDI_CON3                                     UFDI_R2_UFDI_CON3;                                         /* 4280, 0x1A014280 */
    REG_UFDI_R2_UFDI_CROP                                     UFDI_R2_UFDI_CROP;                                         /* 4284, 0x1A014284 */
    REG_UFDI_R2_UFDI_CON4                                     UFDI_R2_UFDI_CON4;                                         /* 4288, 0x1A014288 */
    UINT32                                                    rsv_428C;                                                  /* 428C, 0x1A01428C */
    REG_LSCI_R1_LSCI_BASE_ADDR                                LSCI_R1_LSCI_BASE_ADDR;                                    /* 4290, 0x1A014290 */
    REG_LSCI_R1_LSCI_OFST_ADDR                                LSCI_R1_LSCI_OFST_ADDR;                                    /* 4294, 0x1A014294 */
    REG_LSCI_R1_LSCI_DRS                                      LSCI_R1_LSCI_DRS;                                          /* 4298, 0x1A014298 */
    REG_LSCI_R1_LSCI_XSIZE                                    LSCI_R1_LSCI_XSIZE;                                        /* 429C, 0x1A01429C */
    REG_LSCI_R1_LSCI_YSIZE                                    LSCI_R1_LSCI_YSIZE;                                        /* 42A0, 0x1A0142A0 */
    REG_LSCI_R1_LSCI_STRIDE                                   LSCI_R1_LSCI_STRIDE;                                       /* 42A4, 0x1A0142A4 */
    REG_LSCI_R1_LSCI_CON                                      LSCI_R1_LSCI_CON;                                          /* 42A8, 0x1A0142A8 */
    REG_LSCI_R1_LSCI_CON2                                     LSCI_R1_LSCI_CON2;                                         /* 42AC, 0x1A0142AC */
    REG_LSCI_R1_LSCI_CON3                                     LSCI_R1_LSCI_CON3;                                         /* 42B0, 0x1A0142B0 */
    REG_LSCI_R1_LSCI_CROP                                     LSCI_R1_LSCI_CROP;                                         /* 42B4, 0x1A0142B4 */
    REG_LSCI_R1_LSCI_CON4                                     LSCI_R1_LSCI_CON4;                                         /* 42B8, 0x1A0142B8 */
    UINT32                                                    rsv_42BC;                                                  /* 42BC, 0x1A0142BC */
    REG_TSFSO_R1_TSFSO_BASE_ADDR                              TSFSO_R1_TSFSO_BASE_ADDR;                                  /* 42C0, 0x1A0142C0 */
    REG_TSFSO_R1_TSFSO_OFST_ADDR                              TSFSO_R1_TSFSO_OFST_ADDR;                                  /* 42C4, 0x1A0142C4 */
    REG_TSFSO_R1_TSFSO_DRS                                    TSFSO_R1_TSFSO_DRS;                                        /* 42C8, 0x1A0142C8 */
    REG_TSFSO_R1_TSFSO_XSIZE                                  TSFSO_R1_TSFSO_XSIZE;                                      /* 42CC, 0x1A0142CC */
    REG_TSFSO_R1_TSFSO_YSIZE                                  TSFSO_R1_TSFSO_YSIZE;                                      /* 42D0, 0x1A0142D0 */
    REG_TSFSO_R1_TSFSO_STRIDE                                 TSFSO_R1_TSFSO_STRIDE;                                     /* 42D4, 0x1A0142D4 */
    REG_TSFSO_R1_TSFSO_CON                                    TSFSO_R1_TSFSO_CON;                                        /* 42D8, 0x1A0142D8 */
    REG_TSFSO_R1_TSFSO_CON2                                   TSFSO_R1_TSFSO_CON2;                                       /* 42DC, 0x1A0142DC */
    REG_TSFSO_R1_TSFSO_CON3                                   TSFSO_R1_TSFSO_CON3;                                       /* 42E0, 0x1A0142E0 */
    REG_TSFSO_R1_TSFSO_CROP                                   TSFSO_R1_TSFSO_CROP;                                       /* 42E4, 0x1A0142E4 */
    REG_TSFSO_R1_TSFSO_CON4                                   TSFSO_R1_TSFSO_CON4;                                       /* 42E8, 0x1A0142E8 */
    REG_TSFSO_R1_TSFSO_FH_BASE_ADDR                           TSFSO_R1_TSFSO_FH_BASE_ADDR;                               /* 42EC, 0x1A0142EC */
    REG_TSFSO_R1_TSFSO_FH_SPARE_2                             TSFSO_R1_TSFSO_FH_SPARE_2;                                 /* 42F0, 0x1A0142F0 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_3                             TSFSO_R1_TSFSO_FH_SPARE_3;                                 /* 42F4, 0x1A0142F4 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_4                             TSFSO_R1_TSFSO_FH_SPARE_4;                                 /* 42F8, 0x1A0142F8 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_5                             TSFSO_R1_TSFSO_FH_SPARE_5;                                 /* 42FC, 0x1A0142FC */
    REG_TSFSO_R1_TSFSO_FH_SPARE_6                             TSFSO_R1_TSFSO_FH_SPARE_6;                                 /* 4300, 0x1A014300 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_7                             TSFSO_R1_TSFSO_FH_SPARE_7;                                 /* 4304, 0x1A014304 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_8                             TSFSO_R1_TSFSO_FH_SPARE_8;                                 /* 4308, 0x1A014308 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_9                             TSFSO_R1_TSFSO_FH_SPARE_9;                                 /* 430C, 0x1A01430C */
    REG_TSFSO_R1_TSFSO_FH_SPARE_10                            TSFSO_R1_TSFSO_FH_SPARE_10;                                /* 4310, 0x1A014310 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_11                            TSFSO_R1_TSFSO_FH_SPARE_11;                                /* 4314, 0x1A014314 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_12                            TSFSO_R1_TSFSO_FH_SPARE_12;                                /* 4318, 0x1A014318 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_13                            TSFSO_R1_TSFSO_FH_SPARE_13;                                /* 431C, 0x1A01431C */
    REG_TSFSO_R1_TSFSO_FH_SPARE_14                            TSFSO_R1_TSFSO_FH_SPARE_14;                                /* 4320, 0x1A014320 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_15                            TSFSO_R1_TSFSO_FH_SPARE_15;                                /* 4324, 0x1A014324 */
    REG_TSFSO_R1_TSFSO_FH_SPARE_16                            TSFSO_R1_TSFSO_FH_SPARE_16;                                /* 4328, 0x1A014328 */
    UINT32                                                    rsv_432C[29];                                              /* 432C..439F, 0x1A01432C..1A01439F */
    REG_AAO_R1_AAO_BASE_ADDR                                  AAO_R1_AAO_BASE_ADDR;                                      /* 43A0, 0x1A0143A0 */
    REG_AAO_R1_AAO_OFST_ADDR                                  AAO_R1_AAO_OFST_ADDR;                                      /* 43A4, 0x1A0143A4 */
    REG_AAO_R1_AAO_DRS                                        AAO_R1_AAO_DRS;                                            /* 43A8, 0x1A0143A8 */
    REG_AAO_R1_AAO_XSIZE                                      AAO_R1_AAO_XSIZE;                                          /* 43AC, 0x1A0143AC */
    REG_AAO_R1_AAO_YSIZE                                      AAO_R1_AAO_YSIZE;                                          /* 43B0, 0x1A0143B0 */
    REG_AAO_R1_AAO_STRIDE                                     AAO_R1_AAO_STRIDE;                                         /* 43B4, 0x1A0143B4 */
    REG_AAO_R1_AAO_CON                                        AAO_R1_AAO_CON;                                            /* 43B8, 0x1A0143B8 */
    REG_AAO_R1_AAO_CON2                                       AAO_R1_AAO_CON2;                                           /* 43BC, 0x1A0143BC */
    REG_AAO_R1_AAO_CON3                                       AAO_R1_AAO_CON3;                                           /* 43C0, 0x1A0143C0 */
    REG_AAO_R1_AAO_CROP                                       AAO_R1_AAO_CROP;                                           /* 43C4, 0x1A0143C4 */
    REG_AAO_R1_AAO_CON4                                       AAO_R1_AAO_CON4;                                           /* 43C8, 0x1A0143C8 */
    REG_AAO_R1_AAO_FH_BASE_ADDR                               AAO_R1_AAO_FH_BASE_ADDR;                                   /* 43CC, 0x1A0143CC */
    REG_AAO_R1_AAO_FH_SPARE_2                                 AAO_R1_AAO_FH_SPARE_2;                                     /* 43D0, 0x1A0143D0 */
    REG_AAO_R1_AAO_FH_SPARE_3                                 AAO_R1_AAO_FH_SPARE_3;                                     /* 43D4, 0x1A0143D4 */
    REG_AAO_R1_AAO_FH_SPARE_4                                 AAO_R1_AAO_FH_SPARE_4;                                     /* 43D8, 0x1A0143D8 */
    REG_AAO_R1_AAO_FH_SPARE_5                                 AAO_R1_AAO_FH_SPARE_5;                                     /* 43DC, 0x1A0143DC */
    REG_AAO_R1_AAO_FH_SPARE_6                                 AAO_R1_AAO_FH_SPARE_6;                                     /* 43E0, 0x1A0143E0 */
    REG_AAO_R1_AAO_FH_SPARE_7                                 AAO_R1_AAO_FH_SPARE_7;                                     /* 43E4, 0x1A0143E4 */
    REG_AAO_R1_AAO_FH_SPARE_8                                 AAO_R1_AAO_FH_SPARE_8;                                     /* 43E8, 0x1A0143E8 */
    REG_AAO_R1_AAO_FH_SPARE_9                                 AAO_R1_AAO_FH_SPARE_9;                                     /* 43EC, 0x1A0143EC */
    REG_AAO_R1_AAO_FH_SPARE_10                                AAO_R1_AAO_FH_SPARE_10;                                    /* 43F0, 0x1A0143F0 */
    REG_AAO_R1_AAO_FH_SPARE_11                                AAO_R1_AAO_FH_SPARE_11;                                    /* 43F4, 0x1A0143F4 */
    REG_AAO_R1_AAO_FH_SPARE_12                                AAO_R1_AAO_FH_SPARE_12;                                    /* 43F8, 0x1A0143F8 */
    REG_AAO_R1_AAO_FH_SPARE_13                                AAO_R1_AAO_FH_SPARE_13;                                    /* 43FC, 0x1A0143FC */
    REG_AAO_R1_AAO_FH_SPARE_14                                AAO_R1_AAO_FH_SPARE_14;                                    /* 4400, 0x1A014400 */
    REG_AAO_R1_AAO_FH_SPARE_15                                AAO_R1_AAO_FH_SPARE_15;                                    /* 4404, 0x1A014404 */
    REG_AAO_R1_AAO_FH_SPARE_16                                AAO_R1_AAO_FH_SPARE_16;                                    /* 4408, 0x1A014408 */
    UINT32                                                    rsv_440C;                                                  /* 440C, 0x1A01440C */
    REG_AFO_R1_AFO_BASE_ADDR                                  AFO_R1_AFO_BASE_ADDR;                                      /* 4410, 0x1A014410 */
    REG_AFO_R1_AFO_OFST_ADDR                                  AFO_R1_AFO_OFST_ADDR;                                      /* 4414, 0x1A014414 */
    REG_AFO_R1_AFO_DRS                                        AFO_R1_AFO_DRS;                                            /* 4418, 0x1A014418 */
    REG_AFO_R1_AFO_XSIZE                                      AFO_R1_AFO_XSIZE;                                          /* 441C, 0x1A01441C */
    REG_AFO_R1_AFO_YSIZE                                      AFO_R1_AFO_YSIZE;                                          /* 4420, 0x1A014420 */
    REG_AFO_R1_AFO_STRIDE                                     AFO_R1_AFO_STRIDE;                                         /* 4424, 0x1A014424 */
    REG_AFO_R1_AFO_CON                                        AFO_R1_AFO_CON;                                            /* 4428, 0x1A014428 */
    REG_AFO_R1_AFO_CON2                                       AFO_R1_AFO_CON2;                                           /* 442C, 0x1A01442C */
    REG_AFO_R1_AFO_CON3                                       AFO_R1_AFO_CON3;                                           /* 4430, 0x1A014430 */
    REG_AFO_R1_AFO_CROP                                       AFO_R1_AFO_CROP;                                           /* 4434, 0x1A014434 */
    REG_AFO_R1_AFO_CON4                                       AFO_R1_AFO_CON4;                                           /* 4438, 0x1A014438 */
    REG_AFO_R1_AFO_FH_BASE_ADDR                               AFO_R1_AFO_FH_BASE_ADDR;                                   /* 443C, 0x1A01443C */
    REG_AFO_R1_AFO_FH_SPARE_2                                 AFO_R1_AFO_FH_SPARE_2;                                     /* 4440, 0x1A014440 */
    REG_AFO_R1_AFO_FH_SPARE_3                                 AFO_R1_AFO_FH_SPARE_3;                                     /* 4444, 0x1A014444 */
    REG_AFO_R1_AFO_FH_SPARE_4                                 AFO_R1_AFO_FH_SPARE_4;                                     /* 4448, 0x1A014448 */
    REG_AFO_R1_AFO_FH_SPARE_5                                 AFO_R1_AFO_FH_SPARE_5;                                     /* 444C, 0x1A01444C */
    REG_AFO_R1_AFO_FH_SPARE_6                                 AFO_R1_AFO_FH_SPARE_6;                                     /* 4450, 0x1A014450 */
    REG_AFO_R1_AFO_FH_SPARE_7                                 AFO_R1_AFO_FH_SPARE_7;                                     /* 4454, 0x1A014454 */
    REG_AFO_R1_AFO_FH_SPARE_8                                 AFO_R1_AFO_FH_SPARE_8;                                     /* 4458, 0x1A014458 */
    REG_AFO_R1_AFO_FH_SPARE_9                                 AFO_R1_AFO_FH_SPARE_9;                                     /* 445C, 0x1A01445C */
    REG_AFO_R1_AFO_FH_SPARE_10                                AFO_R1_AFO_FH_SPARE_10;                                    /* 4460, 0x1A014460 */
    REG_AFO_R1_AFO_FH_SPARE_11                                AFO_R1_AFO_FH_SPARE_11;                                    /* 4464, 0x1A014464 */
    REG_AFO_R1_AFO_FH_SPARE_12                                AFO_R1_AFO_FH_SPARE_12;                                    /* 4468, 0x1A014468 */
    REG_AFO_R1_AFO_FH_SPARE_13                                AFO_R1_AFO_FH_SPARE_13;                                    /* 446C, 0x1A01446C */
    REG_AFO_R1_AFO_FH_SPARE_14                                AFO_R1_AFO_FH_SPARE_14;                                    /* 4470, 0x1A014470 */
    REG_AFO_R1_AFO_FH_SPARE_15                                AFO_R1_AFO_FH_SPARE_15;                                    /* 4474, 0x1A014474 */
    REG_AFO_R1_AFO_FH_SPARE_16                                AFO_R1_AFO_FH_SPARE_16;                                    /* 4478, 0x1A014478 */
    UINT32                                                    rsv_447C;                                                  /* 447C, 0x1A01447C */
    REG_FLKO_R1_FLKO_BASE_ADDR                                FLKO_R1_FLKO_BASE_ADDR;                                    /* 4480, 0x1A014480 */
    REG_FLKO_R1_FLKO_OFST_ADDR                                FLKO_R1_FLKO_OFST_ADDR;                                    /* 4484, 0x1A014484 */
    REG_FLKO_R1_FLKO_DRS                                      FLKO_R1_FLKO_DRS;                                          /* 4488, 0x1A014488 */
    REG_FLKO_R1_FLKO_XSIZE                                    FLKO_R1_FLKO_XSIZE;                                        /* 448C, 0x1A01448C */
    REG_FLKO_R1_FLKO_YSIZE                                    FLKO_R1_FLKO_YSIZE;                                        /* 4490, 0x1A014490 */
    REG_FLKO_R1_FLKO_STRIDE                                   FLKO_R1_FLKO_STRIDE;                                       /* 4494, 0x1A014494 */
    REG_FLKO_R1_FLKO_CON                                      FLKO_R1_FLKO_CON;                                          /* 4498, 0x1A014498 */
    REG_FLKO_R1_FLKO_CON2                                     FLKO_R1_FLKO_CON2;                                         /* 449C, 0x1A01449C */
    REG_FLKO_R1_FLKO_CON3                                     FLKO_R1_FLKO_CON3;                                         /* 44A0, 0x1A0144A0 */
    REG_FLKO_R1_FLKO_CROP                                     FLKO_R1_FLKO_CROP;                                         /* 44A4, 0x1A0144A4 */
    REG_FLKO_R1_FLKO_CON4                                     FLKO_R1_FLKO_CON4;                                         /* 44A8, 0x1A0144A8 */
    REG_FLKO_R1_FLKO_FH_BASE_ADDR                             FLKO_R1_FLKO_FH_BASE_ADDR;                                 /* 44AC, 0x1A0144AC */
    REG_FLKO_R1_FLKO_FH_SPARE_2                               FLKO_R1_FLKO_FH_SPARE_2;                                   /* 44B0, 0x1A0144B0 */
    REG_FLKO_R1_FLKO_FH_SPARE_3                               FLKO_R1_FLKO_FH_SPARE_3;                                   /* 44B4, 0x1A0144B4 */
    REG_FLKO_R1_FLKO_FH_SPARE_4                               FLKO_R1_FLKO_FH_SPARE_4;                                   /* 44B8, 0x1A0144B8 */
    REG_FLKO_R1_FLKO_FH_SPARE_5                               FLKO_R1_FLKO_FH_SPARE_5;                                   /* 44BC, 0x1A0144BC */
    REG_FLKO_R1_FLKO_FH_SPARE_6                               FLKO_R1_FLKO_FH_SPARE_6;                                   /* 44C0, 0x1A0144C0 */
    REG_FLKO_R1_FLKO_FH_SPARE_7                               FLKO_R1_FLKO_FH_SPARE_7;                                   /* 44C4, 0x1A0144C4 */
    REG_FLKO_R1_FLKO_FH_SPARE_8                               FLKO_R1_FLKO_FH_SPARE_8;                                   /* 44C8, 0x1A0144C8 */
    REG_FLKO_R1_FLKO_FH_SPARE_9                               FLKO_R1_FLKO_FH_SPARE_9;                                   /* 44CC, 0x1A0144CC */
    REG_FLKO_R1_FLKO_FH_SPARE_10                              FLKO_R1_FLKO_FH_SPARE_10;                                  /* 44D0, 0x1A0144D0 */
    REG_FLKO_R1_FLKO_FH_SPARE_11                              FLKO_R1_FLKO_FH_SPARE_11;                                  /* 44D4, 0x1A0144D4 */
    REG_FLKO_R1_FLKO_FH_SPARE_12                              FLKO_R1_FLKO_FH_SPARE_12;                                  /* 44D8, 0x1A0144D8 */
    REG_FLKO_R1_FLKO_FH_SPARE_13                              FLKO_R1_FLKO_FH_SPARE_13;                                  /* 44DC, 0x1A0144DC */
    REG_FLKO_R1_FLKO_FH_SPARE_14                              FLKO_R1_FLKO_FH_SPARE_14;                                  /* 44E0, 0x1A0144E0 */
    REG_FLKO_R1_FLKO_FH_SPARE_15                              FLKO_R1_FLKO_FH_SPARE_15;                                  /* 44E4, 0x1A0144E4 */
    REG_FLKO_R1_FLKO_FH_SPARE_16                              FLKO_R1_FLKO_FH_SPARE_16;                                  /* 44E8, 0x1A0144E8 */
    UINT32                                                    rsv_44EC;                                                  /* 44EC, 0x1A0144EC */
    REG_LTMSO_R1_LTMSO_BASE_ADDR                              LTMSO_R1_LTMSO_BASE_ADDR;                                  /* 44F0, 0x1A0144F0 */
    REG_LTMSO_R1_LTMSO_OFST_ADDR                              LTMSO_R1_LTMSO_OFST_ADDR;                                  /* 44F4, 0x1A0144F4 */
    REG_LTMSO_R1_LTMSO_DRS                                    LTMSO_R1_LTMSO_DRS;                                        /* 44F8, 0x1A0144F8 */
    REG_LTMSO_R1_LTMSO_XSIZE                                  LTMSO_R1_LTMSO_XSIZE;                                      /* 44FC, 0x1A0144FC */
    REG_LTMSO_R1_LTMSO_YSIZE                                  LTMSO_R1_LTMSO_YSIZE;                                      /* 4500, 0x1A014500 */
    REG_LTMSO_R1_LTMSO_STRIDE                                 LTMSO_R1_LTMSO_STRIDE;                                     /* 4504, 0x1A014504 */
    REG_LTMSO_R1_LTMSO_CON                                    LTMSO_R1_LTMSO_CON;                                        /* 4508, 0x1A014508 */
    REG_LTMSO_R1_LTMSO_CON2                                   LTMSO_R1_LTMSO_CON2;                                       /* 450C, 0x1A01450C */
    REG_LTMSO_R1_LTMSO_CON3                                   LTMSO_R1_LTMSO_CON3;                                       /* 4510, 0x1A014510 */
    REG_LTMSO_R1_LTMSO_CROP                                   LTMSO_R1_LTMSO_CROP;                                       /* 4514, 0x1A014514 */
    REG_LTMSO_R1_LTMSO_CON4                                   LTMSO_R1_LTMSO_CON4;                                       /* 4518, 0x1A014518 */
    REG_LTMSO_R1_LTMSO_FH_BASE_ADDR                           LTMSO_R1_LTMSO_FH_BASE_ADDR;                               /* 451C, 0x1A01451C */
    REG_LTMSO_R1_LTMSO_FH_SPARE_2                             LTMSO_R1_LTMSO_FH_SPARE_2;                                 /* 4520, 0x1A014520 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_3                             LTMSO_R1_LTMSO_FH_SPARE_3;                                 /* 4524, 0x1A014524 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_4                             LTMSO_R1_LTMSO_FH_SPARE_4;                                 /* 4528, 0x1A014528 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_5                             LTMSO_R1_LTMSO_FH_SPARE_5;                                 /* 452C, 0x1A01452C */
    REG_LTMSO_R1_LTMSO_FH_SPARE_6                             LTMSO_R1_LTMSO_FH_SPARE_6;                                 /* 4530, 0x1A014530 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_7                             LTMSO_R1_LTMSO_FH_SPARE_7;                                 /* 4534, 0x1A014534 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_8                             LTMSO_R1_LTMSO_FH_SPARE_8;                                 /* 4538, 0x1A014538 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_9                             LTMSO_R1_LTMSO_FH_SPARE_9;                                 /* 453C, 0x1A01453C */
    REG_LTMSO_R1_LTMSO_FH_SPARE_10                            LTMSO_R1_LTMSO_FH_SPARE_10;                                /* 4540, 0x1A014540 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_11                            LTMSO_R1_LTMSO_FH_SPARE_11;                                /* 4544, 0x1A014544 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_12                            LTMSO_R1_LTMSO_FH_SPARE_12;                                /* 4548, 0x1A014548 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_13                            LTMSO_R1_LTMSO_FH_SPARE_13;                                /* 454C, 0x1A01454C */
    REG_LTMSO_R1_LTMSO_FH_SPARE_14                            LTMSO_R1_LTMSO_FH_SPARE_14;                                /* 4550, 0x1A014550 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_15                            LTMSO_R1_LTMSO_FH_SPARE_15;                                /* 4554, 0x1A014554 */
    REG_LTMSO_R1_LTMSO_FH_SPARE_16                            LTMSO_R1_LTMSO_FH_SPARE_16;                                /* 4558, 0x1A014558 */
    UINT32                                                    rsv_455C;                                                  /* 455C, 0x1A01455C */
    REG_LCESO_R1_LCESO_BASE_ADDR                              LCESO_R1_LCESO_BASE_ADDR;                                  /* 4560, 0x1A014560 */
    REG_LCESO_R1_LCESO_OFST_ADDR                              LCESO_R1_LCESO_OFST_ADDR;                                  /* 4564, 0x1A014564 */
    REG_LCESO_R1_LCESO_DRS                                    LCESO_R1_LCESO_DRS;                                        /* 4568, 0x1A014568 */
    REG_LCESO_R1_LCESO_XSIZE                                  LCESO_R1_LCESO_XSIZE;                                      /* 456C, 0x1A01456C */
    REG_LCESO_R1_LCESO_YSIZE                                  LCESO_R1_LCESO_YSIZE;                                      /* 4570, 0x1A014570 */
    REG_LCESO_R1_LCESO_STRIDE                                 LCESO_R1_LCESO_STRIDE;                                     /* 4574, 0x1A014574 */
    REG_LCESO_R1_LCESO_CON                                    LCESO_R1_LCESO_CON;                                        /* 4578, 0x1A014578 */
    REG_LCESO_R1_LCESO_CON2                                   LCESO_R1_LCESO_CON2;                                       /* 457C, 0x1A01457C */
    REG_LCESO_R1_LCESO_CON3                                   LCESO_R1_LCESO_CON3;                                       /* 4580, 0x1A014580 */
    REG_LCESO_R1_LCESO_CROP                                   LCESO_R1_LCESO_CROP;                                       /* 4584, 0x1A014584 */
    REG_LCESO_R1_LCESO_CON4                                   LCESO_R1_LCESO_CON4;                                       /* 4588, 0x1A014588 */
    REG_LCESO_R1_LCESO_FH_BASE_ADDR                           LCESO_R1_LCESO_FH_BASE_ADDR;                               /* 458C, 0x1A01458C */
    REG_LCESO_R1_LCESO_FH_SPARE_2                             LCESO_R1_LCESO_FH_SPARE_2;                                 /* 4590, 0x1A014590 */
    REG_LCESO_R1_LCESO_FH_SPARE_3                             LCESO_R1_LCESO_FH_SPARE_3;                                 /* 4594, 0x1A014594 */
    REG_LCESO_R1_LCESO_FH_SPARE_4                             LCESO_R1_LCESO_FH_SPARE_4;                                 /* 4598, 0x1A014598 */
    REG_LCESO_R1_LCESO_FH_SPARE_5                             LCESO_R1_LCESO_FH_SPARE_5;                                 /* 459C, 0x1A01459C */
    REG_LCESO_R1_LCESO_FH_SPARE_6                             LCESO_R1_LCESO_FH_SPARE_6;                                 /* 45A0, 0x1A0145A0 */
    REG_LCESO_R1_LCESO_FH_SPARE_7                             LCESO_R1_LCESO_FH_SPARE_7;                                 /* 45A4, 0x1A0145A4 */
    REG_LCESO_R1_LCESO_FH_SPARE_8                             LCESO_R1_LCESO_FH_SPARE_8;                                 /* 45A8, 0x1A0145A8 */
    REG_LCESO_R1_LCESO_FH_SPARE_9                             LCESO_R1_LCESO_FH_SPARE_9;                                 /* 45AC, 0x1A0145AC */
    REG_LCESO_R1_LCESO_FH_SPARE_10                            LCESO_R1_LCESO_FH_SPARE_10;                                /* 45B0, 0x1A0145B0 */
    REG_LCESO_R1_LCESO_FH_SPARE_11                            LCESO_R1_LCESO_FH_SPARE_11;                                /* 45B4, 0x1A0145B4 */
    REG_LCESO_R1_LCESO_FH_SPARE_12                            LCESO_R1_LCESO_FH_SPARE_12;                                /* 45B8, 0x1A0145B8 */
    REG_LCESO_R1_LCESO_FH_SPARE_13                            LCESO_R1_LCESO_FH_SPARE_13;                                /* 45BC, 0x1A0145BC */
    REG_LCESO_R1_LCESO_FH_SPARE_14                            LCESO_R1_LCESO_FH_SPARE_14;                                /* 45C0, 0x1A0145C0 */
    REG_LCESO_R1_LCESO_FH_SPARE_15                            LCESO_R1_LCESO_FH_SPARE_15;                                /* 45C4, 0x1A0145C4 */
    REG_LCESO_R1_LCESO_FH_SPARE_16                            LCESO_R1_LCESO_FH_SPARE_16;                                /* 45C8, 0x1A0145C8 */
    UINT32                                                    rsv_45CC[29];                                              /* 45CC..463F, 0x1A0145CC..1A01463F */
    REG_RSSO_R1_RSSO_BASE_ADDR                                RSSO_R1_RSSO_BASE_ADDR;                                    /* 4640, 0x1A014640 */
    REG_RSSO_R1_RSSO_OFST_ADDR                                RSSO_R1_RSSO_OFST_ADDR;                                    /* 4644, 0x1A014644 */
    REG_RSSO_R1_RSSO_DRS                                      RSSO_R1_RSSO_DRS;                                          /* 4648, 0x1A014648 */
    REG_RSSO_R1_RSSO_XSIZE                                    RSSO_R1_RSSO_XSIZE;                                        /* 464C, 0x1A01464C */
    REG_RSSO_R1_RSSO_YSIZE                                    RSSO_R1_RSSO_YSIZE;                                        /* 4650, 0x1A014650 */
    REG_RSSO_R1_RSSO_STRIDE                                   RSSO_R1_RSSO_STRIDE;                                       /* 4654, 0x1A014654 */
    REG_RSSO_R1_RSSO_CON                                      RSSO_R1_RSSO_CON;                                          /* 4658, 0x1A014658 */
    REG_RSSO_R1_RSSO_CON2                                     RSSO_R1_RSSO_CON2;                                         /* 465C, 0x1A01465C */
    REG_RSSO_R1_RSSO_CON3                                     RSSO_R1_RSSO_CON3;                                         /* 4660, 0x1A014660 */
    REG_RSSO_R1_RSSO_CROP                                     RSSO_R1_RSSO_CROP;                                         /* 4664, 0x1A014664 */
    REG_RSSO_R1_RSSO_CON4                                     RSSO_R1_RSSO_CON4;                                         /* 4668, 0x1A014668 */
    REG_RSSO_R1_RSSO_FH_BASE_ADDR                             RSSO_R1_RSSO_FH_BASE_ADDR;                                 /* 466C, 0x1A01466C */
    REG_RSSO_R1_RSSO_FH_SPARE_2                               RSSO_R1_RSSO_FH_SPARE_2;                                   /* 4670, 0x1A014670 */
    REG_RSSO_R1_RSSO_FH_SPARE_3                               RSSO_R1_RSSO_FH_SPARE_3;                                   /* 4674, 0x1A014674 */
    REG_RSSO_R1_RSSO_FH_SPARE_4                               RSSO_R1_RSSO_FH_SPARE_4;                                   /* 4678, 0x1A014678 */
    REG_RSSO_R1_RSSO_FH_SPARE_5                               RSSO_R1_RSSO_FH_SPARE_5;                                   /* 467C, 0x1A01467C */
    REG_RSSO_R1_RSSO_FH_SPARE_6                               RSSO_R1_RSSO_FH_SPARE_6;                                   /* 4680, 0x1A014680 */
    REG_RSSO_R1_RSSO_FH_SPARE_7                               RSSO_R1_RSSO_FH_SPARE_7;                                   /* 4684, 0x1A014684 */
    REG_RSSO_R1_RSSO_FH_SPARE_8                               RSSO_R1_RSSO_FH_SPARE_8;                                   /* 4688, 0x1A014688 */
    REG_RSSO_R1_RSSO_FH_SPARE_9                               RSSO_R1_RSSO_FH_SPARE_9;                                   /* 468C, 0x1A01468C */
    REG_RSSO_R1_RSSO_FH_SPARE_10                              RSSO_R1_RSSO_FH_SPARE_10;                                  /* 4690, 0x1A014690 */
    REG_RSSO_R1_RSSO_FH_SPARE_11                              RSSO_R1_RSSO_FH_SPARE_11;                                  /* 4694, 0x1A014694 */
    REG_RSSO_R1_RSSO_FH_SPARE_12                              RSSO_R1_RSSO_FH_SPARE_12;                                  /* 4698, 0x1A014698 */
    REG_RSSO_R1_RSSO_FH_SPARE_13                              RSSO_R1_RSSO_FH_SPARE_13;                                  /* 469C, 0x1A01469C */
    REG_RSSO_R1_RSSO_FH_SPARE_14                              RSSO_R1_RSSO_FH_SPARE_14;                                  /* 46A0, 0x1A0146A0 */
    REG_RSSO_R1_RSSO_FH_SPARE_15                              RSSO_R1_RSSO_FH_SPARE_15;                                  /* 46A4, 0x1A0146A4 */
    REG_RSSO_R1_RSSO_FH_SPARE_16                              RSSO_R1_RSSO_FH_SPARE_16;                                  /* 46A8, 0x1A0146A8 */
    UINT32                                                    rsv_46AC;                                                  /* 46AC, 0x1A0146AC */
    REG_LMVO_R1_LMVO_BASE_ADDR                                LMVO_R1_LMVO_BASE_ADDR;                                    /* 46B0, 0x1A0146B0 */
    REG_LMVO_R1_LMVO_OFST_ADDR                                LMVO_R1_LMVO_OFST_ADDR;                                    /* 46B4, 0x1A0146B4 */
    REG_LMVO_R1_LMVO_DRS                                      LMVO_R1_LMVO_DRS;                                          /* 46B8, 0x1A0146B8 */
    REG_LMVO_R1_LMVO_XSIZE                                    LMVO_R1_LMVO_XSIZE;                                        /* 46BC, 0x1A0146BC */
    REG_LMVO_R1_LMVO_YSIZE                                    LMVO_R1_LMVO_YSIZE;                                        /* 46C0, 0x1A0146C0 */
    REG_LMVO_R1_LMVO_STRIDE                                   LMVO_R1_LMVO_STRIDE;                                       /* 46C4, 0x1A0146C4 */
    REG_LMVO_R1_LMVO_CON                                      LMVO_R1_LMVO_CON;                                          /* 46C8, 0x1A0146C8 */
    REG_LMVO_R1_LMVO_CON2                                     LMVO_R1_LMVO_CON2;                                         /* 46CC, 0x1A0146CC */
    REG_LMVO_R1_LMVO_CON3                                     LMVO_R1_LMVO_CON3;                                         /* 46D0, 0x1A0146D0 */
    REG_LMVO_R1_LMVO_CROP                                     LMVO_R1_LMVO_CROP;                                         /* 46D4, 0x1A0146D4 */
    REG_LMVO_R1_LMVO_CON4                                     LMVO_R1_LMVO_CON4;                                         /* 46D8, 0x1A0146D8 */
    REG_LMVO_R1_LMVO_FH_BASE_ADDR                             LMVO_R1_LMVO_FH_BASE_ADDR;                                 /* 46DC, 0x1A0146DC */
    REG_LMVO_R1_LMVO_FH_SPARE_2                               LMVO_R1_LMVO_FH_SPARE_2;                                   /* 46E0, 0x1A0146E0 */
    REG_LMVO_R1_LMVO_FH_SPARE_3                               LMVO_R1_LMVO_FH_SPARE_3;                                   /* 46E4, 0x1A0146E4 */
    REG_LMVO_R1_LMVO_FH_SPARE_4                               LMVO_R1_LMVO_FH_SPARE_4;                                   /* 46E8, 0x1A0146E8 */
    REG_LMVO_R1_LMVO_FH_SPARE_5                               LMVO_R1_LMVO_FH_SPARE_5;                                   /* 46EC, 0x1A0146EC */
    REG_LMVO_R1_LMVO_FH_SPARE_6                               LMVO_R1_LMVO_FH_SPARE_6;                                   /* 46F0, 0x1A0146F0 */
    REG_LMVO_R1_LMVO_FH_SPARE_7                               LMVO_R1_LMVO_FH_SPARE_7;                                   /* 46F4, 0x1A0146F4 */
    REG_LMVO_R1_LMVO_FH_SPARE_8                               LMVO_R1_LMVO_FH_SPARE_8;                                   /* 46F8, 0x1A0146F8 */
    REG_LMVO_R1_LMVO_FH_SPARE_9                               LMVO_R1_LMVO_FH_SPARE_9;                                   /* 46FC, 0x1A0146FC */
    REG_LMVO_R1_LMVO_FH_SPARE_10                              LMVO_R1_LMVO_FH_SPARE_10;                                  /* 4700, 0x1A014700 */
    REG_LMVO_R1_LMVO_FH_SPARE_11                              LMVO_R1_LMVO_FH_SPARE_11;                                  /* 4704, 0x1A014704 */
    REG_LMVO_R1_LMVO_FH_SPARE_12                              LMVO_R1_LMVO_FH_SPARE_12;                                  /* 4708, 0x1A014708 */
    REG_LMVO_R1_LMVO_FH_SPARE_13                              LMVO_R1_LMVO_FH_SPARE_13;                                  /* 470C, 0x1A01470C */
    REG_LMVO_R1_LMVO_FH_SPARE_14                              LMVO_R1_LMVO_FH_SPARE_14;                                  /* 4710, 0x1A014710 */
    REG_LMVO_R1_LMVO_FH_SPARE_15                              LMVO_R1_LMVO_FH_SPARE_15;                                  /* 4714, 0x1A014714 */
    REG_LMVO_R1_LMVO_FH_SPARE_16                              LMVO_R1_LMVO_FH_SPARE_16;                                  /* 4718, 0x1A014718 */
    UINT32                                                    rsv_471C;                                                  /* 471C, 0x1A01471C */
    REG_IMGO_R1_IMGO_BASE_ADDR                                IMGO_R1_IMGO_BASE_ADDR;                                    /* 4720, 0x1A014720 */
    REG_IMGO_R1_IMGO_OFST_ADDR                                IMGO_R1_IMGO_OFST_ADDR;                                    /* 4724, 0x1A014724 */
    REG_IMGO_R1_IMGO_DRS                                      IMGO_R1_IMGO_DRS;                                          /* 4728, 0x1A014728 */
    REG_IMGO_R1_IMGO_XSIZE                                    IMGO_R1_IMGO_XSIZE;                                        /* 472C, 0x1A01472C */
    REG_IMGO_R1_IMGO_YSIZE                                    IMGO_R1_IMGO_YSIZE;                                        /* 4730, 0x1A014730 */
    REG_IMGO_R1_IMGO_STRIDE                                   IMGO_R1_IMGO_STRIDE;                                       /* 4734, 0x1A014734 */
    REG_IMGO_R1_IMGO_CON                                      IMGO_R1_IMGO_CON;                                          /* 4738, 0x1A014738 */
    REG_IMGO_R1_IMGO_CON2                                     IMGO_R1_IMGO_CON2;                                         /* 473C, 0x1A01473C */
    REG_IMGO_R1_IMGO_CON3                                     IMGO_R1_IMGO_CON3;                                         /* 4740, 0x1A014740 */
    REG_IMGO_R1_IMGO_CROP                                     IMGO_R1_IMGO_CROP;                                         /* 4744, 0x1A014744 */
    REG_IMGO_R1_IMGO_CON4                                     IMGO_R1_IMGO_CON4;                                         /* 4748, 0x1A014748 */
    REG_IMGO_R1_IMGO_FH_BASE_ADDR                             IMGO_R1_IMGO_FH_BASE_ADDR;                                 /* 474C, 0x1A01474C */
    REG_IMGO_R1_IMGO_FH_SPARE_2                               IMGO_R1_IMGO_FH_SPARE_2;                                   /* 4750, 0x1A014750 */
    REG_IMGO_R1_IMGO_FH_SPARE_3                               IMGO_R1_IMGO_FH_SPARE_3;                                   /* 4754, 0x1A014754 */
    REG_IMGO_R1_IMGO_FH_SPARE_4                               IMGO_R1_IMGO_FH_SPARE_4;                                   /* 4758, 0x1A014758 */
    REG_IMGO_R1_IMGO_FH_SPARE_5                               IMGO_R1_IMGO_FH_SPARE_5;                                   /* 475C, 0x1A01475C */
    REG_IMGO_R1_IMGO_FH_SPARE_6                               IMGO_R1_IMGO_FH_SPARE_6;                                   /* 4760, 0x1A014760 */
    REG_IMGO_R1_IMGO_FH_SPARE_7                               IMGO_R1_IMGO_FH_SPARE_7;                                   /* 4764, 0x1A014764 */
    REG_IMGO_R1_IMGO_FH_SPARE_8                               IMGO_R1_IMGO_FH_SPARE_8;                                   /* 4768, 0x1A014768 */
    REG_IMGO_R1_IMGO_FH_SPARE_9                               IMGO_R1_IMGO_FH_SPARE_9;                                   /* 476C, 0x1A01476C */
    REG_IMGO_R1_IMGO_FH_SPARE_10                              IMGO_R1_IMGO_FH_SPARE_10;                                  /* 4770, 0x1A014770 */
    REG_IMGO_R1_IMGO_FH_SPARE_11                              IMGO_R1_IMGO_FH_SPARE_11;                                  /* 4774, 0x1A014774 */
    REG_IMGO_R1_IMGO_FH_SPARE_12                              IMGO_R1_IMGO_FH_SPARE_12;                                  /* 4778, 0x1A014778 */
    REG_IMGO_R1_IMGO_FH_SPARE_13                              IMGO_R1_IMGO_FH_SPARE_13;                                  /* 477C, 0x1A01477C */
    REG_IMGO_R1_IMGO_FH_SPARE_14                              IMGO_R1_IMGO_FH_SPARE_14;                                  /* 4780, 0x1A014780 */
    REG_IMGO_R1_IMGO_FH_SPARE_15                              IMGO_R1_IMGO_FH_SPARE_15;                                  /* 4784, 0x1A014784 */
    REG_IMGO_R1_IMGO_FH_SPARE_16                              IMGO_R1_IMGO_FH_SPARE_16;                                  /* 4788, 0x1A014788 */
    UINT32                                                    rsv_478C;                                                  /* 478C, 0x1A01478C */
    REG_UFEO_R1_UFEO_BASE_ADDR                                UFEO_R1_UFEO_BASE_ADDR;                                    /* 4790, 0x1A014790 */
    REG_UFEO_R1_UFEO_OFST_ADDR                                UFEO_R1_UFEO_OFST_ADDR;                                    /* 4794, 0x1A014794 */
    REG_UFEO_R1_UFEO_DRS                                      UFEO_R1_UFEO_DRS;                                          /* 4798, 0x1A014798 */
    REG_UFEO_R1_UFEO_XSIZE                                    UFEO_R1_UFEO_XSIZE;                                        /* 479C, 0x1A01479C */
    REG_UFEO_R1_UFEO_YSIZE                                    UFEO_R1_UFEO_YSIZE;                                        /* 47A0, 0x1A0147A0 */
    REG_UFEO_R1_UFEO_STRIDE                                   UFEO_R1_UFEO_STRIDE;                                       /* 47A4, 0x1A0147A4 */
    REG_UFEO_R1_UFEO_CON                                      UFEO_R1_UFEO_CON;                                          /* 47A8, 0x1A0147A8 */
    REG_UFEO_R1_UFEO_CON2                                     UFEO_R1_UFEO_CON2;                                         /* 47AC, 0x1A0147AC */
    REG_UFEO_R1_UFEO_CON3                                     UFEO_R1_UFEO_CON3;                                         /* 47B0, 0x1A0147B0 */
    REG_UFEO_R1_UFEO_CROP                                     UFEO_R1_UFEO_CROP;                                         /* 47B4, 0x1A0147B4 */
    REG_UFEO_R1_UFEO_CON4                                     UFEO_R1_UFEO_CON4;                                         /* 47B8, 0x1A0147B8 */
    REG_UFEO_R1_UFEO_FH_BASE_ADDR                             UFEO_R1_UFEO_FH_BASE_ADDR;                                 /* 47BC, 0x1A0147BC */
    REG_UFEO_R1_UFEO_FH_SPARE_2                               UFEO_R1_UFEO_FH_SPARE_2;                                   /* 47C0, 0x1A0147C0 */
    REG_UFEO_R1_UFEO_FH_SPARE_3                               UFEO_R1_UFEO_FH_SPARE_3;                                   /* 47C4, 0x1A0147C4 */
    REG_UFEO_R1_UFEO_FH_SPARE_4                               UFEO_R1_UFEO_FH_SPARE_4;                                   /* 47C8, 0x1A0147C8 */
    REG_UFEO_R1_UFEO_FH_SPARE_5                               UFEO_R1_UFEO_FH_SPARE_5;                                   /* 47CC, 0x1A0147CC */
    REG_UFEO_R1_UFEO_FH_SPARE_6                               UFEO_R1_UFEO_FH_SPARE_6;                                   /* 47D0, 0x1A0147D0 */
    REG_UFEO_R1_UFEO_FH_SPARE_7                               UFEO_R1_UFEO_FH_SPARE_7;                                   /* 47D4, 0x1A0147D4 */
    REG_UFEO_R1_UFEO_FH_SPARE_8                               UFEO_R1_UFEO_FH_SPARE_8;                                   /* 47D8, 0x1A0147D8 */
    REG_UFEO_R1_UFEO_FH_SPARE_9                               UFEO_R1_UFEO_FH_SPARE_9;                                   /* 47DC, 0x1A0147DC */
    REG_UFEO_R1_UFEO_FH_SPARE_10                              UFEO_R1_UFEO_FH_SPARE_10;                                  /* 47E0, 0x1A0147E0 */
    REG_UFEO_R1_UFEO_FH_SPARE_11                              UFEO_R1_UFEO_FH_SPARE_11;                                  /* 47E4, 0x1A0147E4 */
    REG_UFEO_R1_UFEO_FH_SPARE_12                              UFEO_R1_UFEO_FH_SPARE_12;                                  /* 47E8, 0x1A0147E8 */
    REG_UFEO_R1_UFEO_FH_SPARE_13                              UFEO_R1_UFEO_FH_SPARE_13;                                  /* 47EC, 0x1A0147EC */
    REG_UFEO_R1_UFEO_FH_SPARE_14                              UFEO_R1_UFEO_FH_SPARE_14;                                  /* 47F0, 0x1A0147F0 */
    REG_UFEO_R1_UFEO_FH_SPARE_15                              UFEO_R1_UFEO_FH_SPARE_15;                                  /* 47F4, 0x1A0147F4 */
    REG_UFEO_R1_UFEO_FH_SPARE_16                              UFEO_R1_UFEO_FH_SPARE_16;                                  /* 47F8, 0x1A0147F8 */
    UINT32                                                    rsv_47FC;                                                  /* 47FC, 0x1A0147FC */
    REG_RRZO_R1_RRZO_BASE_ADDR                                RRZO_R1_RRZO_BASE_ADDR;                                    /* 4800, 0x1A014800 */
    REG_RRZO_R1_RRZO_OFST_ADDR                                RRZO_R1_RRZO_OFST_ADDR;                                    /* 4804, 0x1A014804 */
    REG_RRZO_R1_RRZO_DRS                                      RRZO_R1_RRZO_DRS;                                          /* 4808, 0x1A014808 */
    REG_RRZO_R1_RRZO_XSIZE                                    RRZO_R1_RRZO_XSIZE;                                        /* 480C, 0x1A01480C */
    REG_RRZO_R1_RRZO_YSIZE                                    RRZO_R1_RRZO_YSIZE;                                        /* 4810, 0x1A014810 */
    REG_RRZO_R1_RRZO_STRIDE                                   RRZO_R1_RRZO_STRIDE;                                       /* 4814, 0x1A014814 */
    REG_RRZO_R1_RRZO_CON                                      RRZO_R1_RRZO_CON;                                          /* 4818, 0x1A014818 */
    REG_RRZO_R1_RRZO_CON2                                     RRZO_R1_RRZO_CON2;                                         /* 481C, 0x1A01481C */
    REG_RRZO_R1_RRZO_CON3                                     RRZO_R1_RRZO_CON3;                                         /* 4820, 0x1A014820 */
    REG_RRZO_R1_RRZO_CROP                                     RRZO_R1_RRZO_CROP;                                         /* 4824, 0x1A014824 */
    REG_RRZO_R1_RRZO_CON4                                     RRZO_R1_RRZO_CON4;                                         /* 4828, 0x1A014828 */
    REG_RRZO_R1_RRZO_FH_BASE_ADDR                             RRZO_R1_RRZO_FH_BASE_ADDR;                                 /* 482C, 0x1A01482C */
    REG_RRZO_R1_RRZO_FH_SPARE_2                               RRZO_R1_RRZO_FH_SPARE_2;                                   /* 4830, 0x1A014830 */
    REG_RRZO_R1_RRZO_FH_SPARE_3                               RRZO_R1_RRZO_FH_SPARE_3;                                   /* 4834, 0x1A014834 */
    REG_RRZO_R1_RRZO_FH_SPARE_4                               RRZO_R1_RRZO_FH_SPARE_4;                                   /* 4838, 0x1A014838 */
    REG_RRZO_R1_RRZO_FH_SPARE_5                               RRZO_R1_RRZO_FH_SPARE_5;                                   /* 483C, 0x1A01483C */
    REG_RRZO_R1_RRZO_FH_SPARE_6                               RRZO_R1_RRZO_FH_SPARE_6;                                   /* 4840, 0x1A014840 */
    REG_RRZO_R1_RRZO_FH_SPARE_7                               RRZO_R1_RRZO_FH_SPARE_7;                                   /* 4844, 0x1A014844 */
    REG_RRZO_R1_RRZO_FH_SPARE_8                               RRZO_R1_RRZO_FH_SPARE_8;                                   /* 4848, 0x1A014848 */
    REG_RRZO_R1_RRZO_FH_SPARE_9                               RRZO_R1_RRZO_FH_SPARE_9;                                   /* 484C, 0x1A01484C */
    REG_RRZO_R1_RRZO_FH_SPARE_10                              RRZO_R1_RRZO_FH_SPARE_10;                                  /* 4850, 0x1A014850 */
    REG_RRZO_R1_RRZO_FH_SPARE_11                              RRZO_R1_RRZO_FH_SPARE_11;                                  /* 4854, 0x1A014854 */
    REG_RRZO_R1_RRZO_FH_SPARE_12                              RRZO_R1_RRZO_FH_SPARE_12;                                  /* 4858, 0x1A014858 */
    REG_RRZO_R1_RRZO_FH_SPARE_13                              RRZO_R1_RRZO_FH_SPARE_13;                                  /* 485C, 0x1A01485C */
    REG_RRZO_R1_RRZO_FH_SPARE_14                              RRZO_R1_RRZO_FH_SPARE_14;                                  /* 4860, 0x1A014860 */
    REG_RRZO_R1_RRZO_FH_SPARE_15                              RRZO_R1_RRZO_FH_SPARE_15;                                  /* 4864, 0x1A014864 */
    REG_RRZO_R1_RRZO_FH_SPARE_16                              RRZO_R1_RRZO_FH_SPARE_16;                                  /* 4868, 0x1A014868 */
    UINT32                                                    rsv_486C;                                                  /* 486C, 0x1A01486C */
    REG_UFGO_R1_UFGO_BASE_ADDR                                UFGO_R1_UFGO_BASE_ADDR;                                    /* 4870, 0x1A014870 */
    REG_UFGO_R1_UFGO_OFST_ADDR                                UFGO_R1_UFGO_OFST_ADDR;                                    /* 4874, 0x1A014874 */
    REG_UFGO_R1_UFGO_DRS                                      UFGO_R1_UFGO_DRS;                                          /* 4878, 0x1A014878 */
    REG_UFGO_R1_UFGO_XSIZE                                    UFGO_R1_UFGO_XSIZE;                                        /* 487C, 0x1A01487C */
    REG_UFGO_R1_UFGO_YSIZE                                    UFGO_R1_UFGO_YSIZE;                                        /* 4880, 0x1A014880 */
    REG_UFGO_R1_UFGO_STRIDE                                   UFGO_R1_UFGO_STRIDE;                                       /* 4884, 0x1A014884 */
    REG_UFGO_R1_UFGO_CON                                      UFGO_R1_UFGO_CON;                                          /* 4888, 0x1A014888 */
    REG_UFGO_R1_UFGO_CON2                                     UFGO_R1_UFGO_CON2;                                         /* 488C, 0x1A01488C */
    REG_UFGO_R1_UFGO_CON3                                     UFGO_R1_UFGO_CON3;                                         /* 4890, 0x1A014890 */
    REG_UFGO_R1_UFGO_CROP                                     UFGO_R1_UFGO_CROP;                                         /* 4894, 0x1A014894 */
    REG_UFGO_R1_UFGO_CON4                                     UFGO_R1_UFGO_CON4;                                         /* 4898, 0x1A014898 */
    REG_UFGO_R1_UFGO_FH_BASE_ADDR                             UFGO_R1_UFGO_FH_BASE_ADDR;                                 /* 489C, 0x1A01489C */
    REG_UFGO_R1_UFGO_FH_SPARE_2                               UFGO_R1_UFGO_FH_SPARE_2;                                   /* 48A0, 0x1A0148A0 */
    REG_UFGO_R1_UFGO_FH_SPARE_3                               UFGO_R1_UFGO_FH_SPARE_3;                                   /* 48A4, 0x1A0148A4 */
    REG_UFGO_R1_UFGO_FH_SPARE_4                               UFGO_R1_UFGO_FH_SPARE_4;                                   /* 48A8, 0x1A0148A8 */
    REG_UFGO_R1_UFGO_FH_SPARE_5                               UFGO_R1_UFGO_FH_SPARE_5;                                   /* 48AC, 0x1A0148AC */
    REG_UFGO_R1_UFGO_FH_SPARE_6                               UFGO_R1_UFGO_FH_SPARE_6;                                   /* 48B0, 0x1A0148B0 */
    REG_UFGO_R1_UFGO_FH_SPARE_7                               UFGO_R1_UFGO_FH_SPARE_7;                                   /* 48B4, 0x1A0148B4 */
    REG_UFGO_R1_UFGO_FH_SPARE_8                               UFGO_R1_UFGO_FH_SPARE_8;                                   /* 48B8, 0x1A0148B8 */
    REG_UFGO_R1_UFGO_FH_SPARE_9                               UFGO_R1_UFGO_FH_SPARE_9;                                   /* 48BC, 0x1A0148BC */
    REG_UFGO_R1_UFGO_FH_SPARE_10                              UFGO_R1_UFGO_FH_SPARE_10;                                  /* 48C0, 0x1A0148C0 */
    REG_UFGO_R1_UFGO_FH_SPARE_11                              UFGO_R1_UFGO_FH_SPARE_11;                                  /* 48C4, 0x1A0148C4 */
    REG_UFGO_R1_UFGO_FH_SPARE_12                              UFGO_R1_UFGO_FH_SPARE_12;                                  /* 48C8, 0x1A0148C8 */
    REG_UFGO_R1_UFGO_FH_SPARE_13                              UFGO_R1_UFGO_FH_SPARE_13;                                  /* 48CC, 0x1A0148CC */
    REG_UFGO_R1_UFGO_FH_SPARE_14                              UFGO_R1_UFGO_FH_SPARE_14;                                  /* 48D0, 0x1A0148D0 */
    REG_UFGO_R1_UFGO_FH_SPARE_15                              UFGO_R1_UFGO_FH_SPARE_15;                                  /* 48D4, 0x1A0148D4 */
    REG_UFGO_R1_UFGO_FH_SPARE_16                              UFGO_R1_UFGO_FH_SPARE_16;                                  /* 48D8, 0x1A0148D8 */
    UINT32                                                    rsv_48DC;                                                  /* 48DC, 0x1A0148DC */
    REG_YUVO_R1_YUVO_BASE_ADDR                                YUVO_R1_YUVO_BASE_ADDR;                                    /* 48E0, 0x1A0148E0 */
    REG_YUVO_R1_YUVO_OFST_ADDR                                YUVO_R1_YUVO_OFST_ADDR;                                    /* 48E4, 0x1A0148E4 */
    REG_YUVO_R1_YUVO_DRS                                      YUVO_R1_YUVO_DRS;                                          /* 48E8, 0x1A0148E8 */
    REG_YUVO_R1_YUVO_XSIZE                                    YUVO_R1_YUVO_XSIZE;                                        /* 48EC, 0x1A0148EC */
    REG_YUVO_R1_YUVO_YSIZE                                    YUVO_R1_YUVO_YSIZE;                                        /* 48F0, 0x1A0148F0 */
    REG_YUVO_R1_YUVO_STRIDE                                   YUVO_R1_YUVO_STRIDE;                                       /* 48F4, 0x1A0148F4 */
    REG_YUVO_R1_YUVO_CON                                      YUVO_R1_YUVO_CON;                                          /* 48F8, 0x1A0148F8 */
    REG_YUVO_R1_YUVO_CON2                                     YUVO_R1_YUVO_CON2;                                         /* 48FC, 0x1A0148FC */
    REG_YUVO_R1_YUVO_CON3                                     YUVO_R1_YUVO_CON3;                                         /* 4900, 0x1A014900 */
    REG_YUVO_R1_YUVO_CROP                                     YUVO_R1_YUVO_CROP;                                         /* 4904, 0x1A014904 */
    REG_YUVO_R1_YUVO_CON4                                     YUVO_R1_YUVO_CON4;                                         /* 4908, 0x1A014908 */
    REG_YUVO_R1_YUVO_FH_BASE_ADDR                             YUVO_R1_YUVO_FH_BASE_ADDR;                                 /* 490C, 0x1A01490C */
    REG_YUVO_R1_YUVO_FH_SPARE_2                               YUVO_R1_YUVO_FH_SPARE_2;                                   /* 4910, 0x1A014910 */
    REG_YUVO_R1_YUVO_FH_SPARE_3                               YUVO_R1_YUVO_FH_SPARE_3;                                   /* 4914, 0x1A014914 */
    REG_YUVO_R1_YUVO_FH_SPARE_4                               YUVO_R1_YUVO_FH_SPARE_4;                                   /* 4918, 0x1A014918 */
    REG_YUVO_R1_YUVO_FH_SPARE_5                               YUVO_R1_YUVO_FH_SPARE_5;                                   /* 491C, 0x1A01491C */
    REG_YUVO_R1_YUVO_FH_SPARE_6                               YUVO_R1_YUVO_FH_SPARE_6;                                   /* 4920, 0x1A014920 */
    REG_YUVO_R1_YUVO_FH_SPARE_7                               YUVO_R1_YUVO_FH_SPARE_7;                                   /* 4924, 0x1A014924 */
    REG_YUVO_R1_YUVO_FH_SPARE_8                               YUVO_R1_YUVO_FH_SPARE_8;                                   /* 4928, 0x1A014928 */
    REG_YUVO_R1_YUVO_FH_SPARE_9                               YUVO_R1_YUVO_FH_SPARE_9;                                   /* 492C, 0x1A01492C */
    REG_YUVO_R1_YUVO_FH_SPARE_10                              YUVO_R1_YUVO_FH_SPARE_10;                                  /* 4930, 0x1A014930 */
    REG_YUVO_R1_YUVO_FH_SPARE_11                              YUVO_R1_YUVO_FH_SPARE_11;                                  /* 4934, 0x1A014934 */
    REG_YUVO_R1_YUVO_FH_SPARE_12                              YUVO_R1_YUVO_FH_SPARE_12;                                  /* 4938, 0x1A014938 */
    REG_YUVO_R1_YUVO_FH_SPARE_13                              YUVO_R1_YUVO_FH_SPARE_13;                                  /* 493C, 0x1A01493C */
    REG_YUVO_R1_YUVO_FH_SPARE_14                              YUVO_R1_YUVO_FH_SPARE_14;                                  /* 4940, 0x1A014940 */
    REG_YUVO_R1_YUVO_FH_SPARE_15                              YUVO_R1_YUVO_FH_SPARE_15;                                  /* 4944, 0x1A014944 */
    REG_YUVO_R1_YUVO_FH_SPARE_16                              YUVO_R1_YUVO_FH_SPARE_16;                                  /* 4948, 0x1A014948 */
    UINT32                                                    rsv_494C;                                                  /* 494C, 0x1A01494C */
    REG_YUVBO_R1_YUVBO_BASE_ADDR                              YUVBO_R1_YUVBO_BASE_ADDR;                                  /* 4950, 0x1A014950 */
    REG_YUVBO_R1_YUVBO_OFST_ADDR                              YUVBO_R1_YUVBO_OFST_ADDR;                                  /* 4954, 0x1A014954 */
    REG_YUVBO_R1_YUVBO_DRS                                    YUVBO_R1_YUVBO_DRS;                                        /* 4958, 0x1A014958 */
    REG_YUVBO_R1_YUVBO_XSIZE                                  YUVBO_R1_YUVBO_XSIZE;                                      /* 495C, 0x1A01495C */
    REG_YUVBO_R1_YUVBO_YSIZE                                  YUVBO_R1_YUVBO_YSIZE;                                      /* 4960, 0x1A014960 */
    REG_YUVBO_R1_YUVBO_STRIDE                                 YUVBO_R1_YUVBO_STRIDE;                                     /* 4964, 0x1A014964 */
    REG_YUVBO_R1_YUVBO_CON                                    YUVBO_R1_YUVBO_CON;                                        /* 4968, 0x1A014968 */
    REG_YUVBO_R1_YUVBO_CON2                                   YUVBO_R1_YUVBO_CON2;                                       /* 496C, 0x1A01496C */
    REG_YUVBO_R1_YUVBO_CON3                                   YUVBO_R1_YUVBO_CON3;                                       /* 4970, 0x1A014970 */
    REG_YUVBO_R1_YUVBO_CROP                                   YUVBO_R1_YUVBO_CROP;                                       /* 4974, 0x1A014974 */
    REG_YUVBO_R1_YUVBO_CON4                                   YUVBO_R1_YUVBO_CON4;                                       /* 4978, 0x1A014978 */
    REG_YUVBO_R1_YUVBO_FH_BASE_ADDR                           YUVBO_R1_YUVBO_FH_BASE_ADDR;                               /* 497C, 0x1A01497C */
    REG_YUVBO_R1_YUVBO_FH_SPARE_2                             YUVBO_R1_YUVBO_FH_SPARE_2;                                 /* 4980, 0x1A014980 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_3                             YUVBO_R1_YUVBO_FH_SPARE_3;                                 /* 4984, 0x1A014984 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_4                             YUVBO_R1_YUVBO_FH_SPARE_4;                                 /* 4988, 0x1A014988 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_5                             YUVBO_R1_YUVBO_FH_SPARE_5;                                 /* 498C, 0x1A01498C */
    REG_YUVBO_R1_YUVBO_FH_SPARE_6                             YUVBO_R1_YUVBO_FH_SPARE_6;                                 /* 4990, 0x1A014990 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_7                             YUVBO_R1_YUVBO_FH_SPARE_7;                                 /* 4994, 0x1A014994 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_8                             YUVBO_R1_YUVBO_FH_SPARE_8;                                 /* 4998, 0x1A014998 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_9                             YUVBO_R1_YUVBO_FH_SPARE_9;                                 /* 499C, 0x1A01499C */
    REG_YUVBO_R1_YUVBO_FH_SPARE_10                            YUVBO_R1_YUVBO_FH_SPARE_10;                                /* 49A0, 0x1A0149A0 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_11                            YUVBO_R1_YUVBO_FH_SPARE_11;                                /* 49A4, 0x1A0149A4 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_12                            YUVBO_R1_YUVBO_FH_SPARE_12;                                /* 49A8, 0x1A0149A8 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_13                            YUVBO_R1_YUVBO_FH_SPARE_13;                                /* 49AC, 0x1A0149AC */
    REG_YUVBO_R1_YUVBO_FH_SPARE_14                            YUVBO_R1_YUVBO_FH_SPARE_14;                                /* 49B0, 0x1A0149B0 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_15                            YUVBO_R1_YUVBO_FH_SPARE_15;                                /* 49B4, 0x1A0149B4 */
    REG_YUVBO_R1_YUVBO_FH_SPARE_16                            YUVBO_R1_YUVBO_FH_SPARE_16;                                /* 49B8, 0x1A0149B8 */
    UINT32                                                    rsv_49BC;                                                  /* 49BC, 0x1A0149BC */
    REG_YUVCO_R1_YUVCO_BASE_ADDR                              YUVCO_R1_YUVCO_BASE_ADDR;                                  /* 49C0, 0x1A0149C0 */
    REG_YUVCO_R1_YUVCO_OFST_ADDR                              YUVCO_R1_YUVCO_OFST_ADDR;                                  /* 49C4, 0x1A0149C4 */
    REG_YUVCO_R1_YUVCO_DRS                                    YUVCO_R1_YUVCO_DRS;                                        /* 49C8, 0x1A0149C8 */
    REG_YUVCO_R1_YUVCO_XSIZE                                  YUVCO_R1_YUVCO_XSIZE;                                      /* 49CC, 0x1A0149CC */
    REG_YUVCO_R1_YUVCO_YSIZE                                  YUVCO_R1_YUVCO_YSIZE;                                      /* 49D0, 0x1A0149D0 */
    REG_YUVCO_R1_YUVCO_STRIDE                                 YUVCO_R1_YUVCO_STRIDE;                                     /* 49D4, 0x1A0149D4 */
    REG_YUVCO_R1_YUVCO_CON                                    YUVCO_R1_YUVCO_CON;                                        /* 49D8, 0x1A0149D8 */
    REG_YUVCO_R1_YUVCO_CON2                                   YUVCO_R1_YUVCO_CON2;                                       /* 49DC, 0x1A0149DC */
    REG_YUVCO_R1_YUVCO_CON3                                   YUVCO_R1_YUVCO_CON3;                                       /* 49E0, 0x1A0149E0 */
    REG_YUVCO_R1_YUVCO_CROP                                   YUVCO_R1_YUVCO_CROP;                                       /* 49E4, 0x1A0149E4 */
    REG_YUVCO_R1_YUVCO_CON4                                   YUVCO_R1_YUVCO_CON4;                                       /* 49E8, 0x1A0149E8 */
    REG_YUVCO_R1_YUVCO_FH_BASE_ADDR                           YUVCO_R1_YUVCO_FH_BASE_ADDR;                               /* 49EC, 0x1A0149EC */
    REG_YUVCO_R1_YUVCO_FH_SPARE_2                             YUVCO_R1_YUVCO_FH_SPARE_2;                                 /* 49F0, 0x1A0149F0 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_3                             YUVCO_R1_YUVCO_FH_SPARE_3;                                 /* 49F4, 0x1A0149F4 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_4                             YUVCO_R1_YUVCO_FH_SPARE_4;                                 /* 49F8, 0x1A0149F8 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_5                             YUVCO_R1_YUVCO_FH_SPARE_5;                                 /* 49FC, 0x1A0149FC */
    REG_YUVCO_R1_YUVCO_FH_SPARE_6                             YUVCO_R1_YUVCO_FH_SPARE_6;                                 /* 4A00, 0x1A014A00 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_7                             YUVCO_R1_YUVCO_FH_SPARE_7;                                 /* 4A04, 0x1A014A04 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_8                             YUVCO_R1_YUVCO_FH_SPARE_8;                                 /* 4A08, 0x1A014A08 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_9                             YUVCO_R1_YUVCO_FH_SPARE_9;                                 /* 4A0C, 0x1A014A0C */
    REG_YUVCO_R1_YUVCO_FH_SPARE_10                            YUVCO_R1_YUVCO_FH_SPARE_10;                                /* 4A10, 0x1A014A10 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_11                            YUVCO_R1_YUVCO_FH_SPARE_11;                                /* 4A14, 0x1A014A14 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_12                            YUVCO_R1_YUVCO_FH_SPARE_12;                                /* 4A18, 0x1A014A18 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_13                            YUVCO_R1_YUVCO_FH_SPARE_13;                                /* 4A1C, 0x1A014A1C */
    REG_YUVCO_R1_YUVCO_FH_SPARE_14                            YUVCO_R1_YUVCO_FH_SPARE_14;                                /* 4A20, 0x1A014A20 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_15                            YUVCO_R1_YUVCO_FH_SPARE_15;                                /* 4A24, 0x1A014A24 */
    REG_YUVCO_R1_YUVCO_FH_SPARE_16                            YUVCO_R1_YUVCO_FH_SPARE_16;                                /* 4A28, 0x1A014A28 */
    UINT32                                                    rsv_4A2C;                                                  /* 4A2C, 0x1A014A2C */
    REG_CRZO_R1_CRZO_BASE_ADDR                                CRZO_R1_CRZO_BASE_ADDR;                                    /* 4A30, 0x1A014A30 */
    REG_CRZO_R1_CRZO_OFST_ADDR                                CRZO_R1_CRZO_OFST_ADDR;                                    /* 4A34, 0x1A014A34 */
    REG_CRZO_R1_CRZO_DRS                                      CRZO_R1_CRZO_DRS;                                          /* 4A38, 0x1A014A38 */
    REG_CRZO_R1_CRZO_XSIZE                                    CRZO_R1_CRZO_XSIZE;                                        /* 4A3C, 0x1A014A3C */
    REG_CRZO_R1_CRZO_YSIZE                                    CRZO_R1_CRZO_YSIZE;                                        /* 4A40, 0x1A014A40 */
    REG_CRZO_R1_CRZO_STRIDE                                   CRZO_R1_CRZO_STRIDE;                                       /* 4A44, 0x1A014A44 */
    REG_CRZO_R1_CRZO_CON                                      CRZO_R1_CRZO_CON;                                          /* 4A48, 0x1A014A48 */
    REG_CRZO_R1_CRZO_CON2                                     CRZO_R1_CRZO_CON2;                                         /* 4A4C, 0x1A014A4C */
    REG_CRZO_R1_CRZO_CON3                                     CRZO_R1_CRZO_CON3;                                         /* 4A50, 0x1A014A50 */
    REG_CRZO_R1_CRZO_CROP                                     CRZO_R1_CRZO_CROP;                                         /* 4A54, 0x1A014A54 */
    REG_CRZO_R1_CRZO_CON4                                     CRZO_R1_CRZO_CON4;                                         /* 4A58, 0x1A014A58 */
    REG_CRZO_R1_CRZO_FH_BASE_ADDR                             CRZO_R1_CRZO_FH_BASE_ADDR;                                 /* 4A5C, 0x1A014A5C */
    REG_CRZO_R1_CRZO_FH_SPARE_2                               CRZO_R1_CRZO_FH_SPARE_2;                                   /* 4A60, 0x1A014A60 */
    REG_CRZO_R1_CRZO_FH_SPARE_3                               CRZO_R1_CRZO_FH_SPARE_3;                                   /* 4A64, 0x1A014A64 */
    REG_CRZO_R1_CRZO_FH_SPARE_4                               CRZO_R1_CRZO_FH_SPARE_4;                                   /* 4A68, 0x1A014A68 */
    REG_CRZO_R1_CRZO_FH_SPARE_5                               CRZO_R1_CRZO_FH_SPARE_5;                                   /* 4A6C, 0x1A014A6C */
    REG_CRZO_R1_CRZO_FH_SPARE_6                               CRZO_R1_CRZO_FH_SPARE_6;                                   /* 4A70, 0x1A014A70 */
    REG_CRZO_R1_CRZO_FH_SPARE_7                               CRZO_R1_CRZO_FH_SPARE_7;                                   /* 4A74, 0x1A014A74 */
    REG_CRZO_R1_CRZO_FH_SPARE_8                               CRZO_R1_CRZO_FH_SPARE_8;                                   /* 4A78, 0x1A014A78 */
    REG_CRZO_R1_CRZO_FH_SPARE_9                               CRZO_R1_CRZO_FH_SPARE_9;                                   /* 4A7C, 0x1A014A7C */
    REG_CRZO_R1_CRZO_FH_SPARE_10                              CRZO_R1_CRZO_FH_SPARE_10;                                  /* 4A80, 0x1A014A80 */
    REG_CRZO_R1_CRZO_FH_SPARE_11                              CRZO_R1_CRZO_FH_SPARE_11;                                  /* 4A84, 0x1A014A84 */
    REG_CRZO_R1_CRZO_FH_SPARE_12                              CRZO_R1_CRZO_FH_SPARE_12;                                  /* 4A88, 0x1A014A88 */
    REG_CRZO_R1_CRZO_FH_SPARE_13                              CRZO_R1_CRZO_FH_SPARE_13;                                  /* 4A8C, 0x1A014A8C */
    REG_CRZO_R1_CRZO_FH_SPARE_14                              CRZO_R1_CRZO_FH_SPARE_14;                                  /* 4A90, 0x1A014A90 */
    REG_CRZO_R1_CRZO_FH_SPARE_15                              CRZO_R1_CRZO_FH_SPARE_15;                                  /* 4A94, 0x1A014A94 */
    REG_CRZO_R1_CRZO_FH_SPARE_16                              CRZO_R1_CRZO_FH_SPARE_16;                                  /* 4A98, 0x1A014A98 */
    UINT32                                                    rsv_4A9C;                                                  /* 4A9C, 0x1A014A9C */
    REG_CRZBO_R1_CRZBO_BASE_ADDR                              CRZBO_R1_CRZBO_BASE_ADDR;                                  /* 4AA0, 0x1A014AA0 */
    REG_CRZBO_R1_CRZBO_OFST_ADDR                              CRZBO_R1_CRZBO_OFST_ADDR;                                  /* 4AA4, 0x1A014AA4 */
    REG_CRZBO_R1_CRZBO_DRS                                    CRZBO_R1_CRZBO_DRS;                                        /* 4AA8, 0x1A014AA8 */
    REG_CRZBO_R1_CRZBO_XSIZE                                  CRZBO_R1_CRZBO_XSIZE;                                      /* 4AAC, 0x1A014AAC */
    REG_CRZBO_R1_CRZBO_YSIZE                                  CRZBO_R1_CRZBO_YSIZE;                                      /* 4AB0, 0x1A014AB0 */
    REG_CRZBO_R1_CRZBO_STRIDE                                 CRZBO_R1_CRZBO_STRIDE;                                     /* 4AB4, 0x1A014AB4 */
    REG_CRZBO_R1_CRZBO_CON                                    CRZBO_R1_CRZBO_CON;                                        /* 4AB8, 0x1A014AB8 */
    REG_CRZBO_R1_CRZBO_CON2                                   CRZBO_R1_CRZBO_CON2;                                       /* 4ABC, 0x1A014ABC */
    REG_CRZBO_R1_CRZBO_CON3                                   CRZBO_R1_CRZBO_CON3;                                       /* 4AC0, 0x1A014AC0 */
    REG_CRZBO_R1_CRZBO_CROP                                   CRZBO_R1_CRZBO_CROP;                                       /* 4AC4, 0x1A014AC4 */
    REG_CRZBO_R1_CRZBO_CON4                                   CRZBO_R1_CRZBO_CON4;                                       /* 4AC8, 0x1A014AC8 */
    REG_CRZBO_R1_CRZBO_FH_BASE_ADDR                           CRZBO_R1_CRZBO_FH_BASE_ADDR;                               /* 4ACC, 0x1A014ACC */
    REG_CRZBO_R1_CRZBO_FH_SPARE_2                             CRZBO_R1_CRZBO_FH_SPARE_2;                                 /* 4AD0, 0x1A014AD0 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_3                             CRZBO_R1_CRZBO_FH_SPARE_3;                                 /* 4AD4, 0x1A014AD4 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_4                             CRZBO_R1_CRZBO_FH_SPARE_4;                                 /* 4AD8, 0x1A014AD8 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_5                             CRZBO_R1_CRZBO_FH_SPARE_5;                                 /* 4ADC, 0x1A014ADC */
    REG_CRZBO_R1_CRZBO_FH_SPARE_6                             CRZBO_R1_CRZBO_FH_SPARE_6;                                 /* 4AE0, 0x1A014AE0 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_7                             CRZBO_R1_CRZBO_FH_SPARE_7;                                 /* 4AE4, 0x1A014AE4 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_8                             CRZBO_R1_CRZBO_FH_SPARE_8;                                 /* 4AE8, 0x1A014AE8 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_9                             CRZBO_R1_CRZBO_FH_SPARE_9;                                 /* 4AEC, 0x1A014AEC */
    REG_CRZBO_R1_CRZBO_FH_SPARE_10                            CRZBO_R1_CRZBO_FH_SPARE_10;                                /* 4AF0, 0x1A014AF0 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_11                            CRZBO_R1_CRZBO_FH_SPARE_11;                                /* 4AF4, 0x1A014AF4 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_12                            CRZBO_R1_CRZBO_FH_SPARE_12;                                /* 4AF8, 0x1A014AF8 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_13                            CRZBO_R1_CRZBO_FH_SPARE_13;                                /* 4AFC, 0x1A014AFC */
    REG_CRZBO_R1_CRZBO_FH_SPARE_14                            CRZBO_R1_CRZBO_FH_SPARE_14;                                /* 4B00, 0x1A014B00 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_15                            CRZBO_R1_CRZBO_FH_SPARE_15;                                /* 4B04, 0x1A014B04 */
    REG_CRZBO_R1_CRZBO_FH_SPARE_16                            CRZBO_R1_CRZBO_FH_SPARE_16;                                /* 4B08, 0x1A014B08 */
    UINT32                                                    rsv_4B0C;                                                  /* 4B0C, 0x1A014B0C */
    REG_CRZO_R2_CRZO_BASE_ADDR                                CRZO_R2_CRZO_BASE_ADDR;                                    /* 4B10, 0x1A014B10 */
    REG_CRZO_R2_CRZO_OFST_ADDR                                CRZO_R2_CRZO_OFST_ADDR;                                    /* 4B14, 0x1A014B14 */
    REG_CRZO_R2_CRZO_DRS                                      CRZO_R2_CRZO_DRS;                                          /* 4B18, 0x1A014B18 */
    REG_CRZO_R2_CRZO_XSIZE                                    CRZO_R2_CRZO_XSIZE;                                        /* 4B1C, 0x1A014B1C */
    REG_CRZO_R2_CRZO_YSIZE                                    CRZO_R2_CRZO_YSIZE;                                        /* 4B20, 0x1A014B20 */
    REG_CRZO_R2_CRZO_STRIDE                                   CRZO_R2_CRZO_STRIDE;                                       /* 4B24, 0x1A014B24 */
    REG_CRZO_R2_CRZO_CON                                      CRZO_R2_CRZO_CON;                                          /* 4B28, 0x1A014B28 */
    REG_CRZO_R2_CRZO_CON2                                     CRZO_R2_CRZO_CON2;                                         /* 4B2C, 0x1A014B2C */
    REG_CRZO_R2_CRZO_CON3                                     CRZO_R2_CRZO_CON3;                                         /* 4B30, 0x1A014B30 */
    REG_CRZO_R2_CRZO_CROP                                     CRZO_R2_CRZO_CROP;                                         /* 4B34, 0x1A014B34 */
    REG_CRZO_R2_CRZO_CON4                                     CRZO_R2_CRZO_CON4;                                         /* 4B38, 0x1A014B38 */
    REG_CRZO_R2_CRZO_FH_BASE_ADDR                             CRZO_R2_CRZO_FH_BASE_ADDR;                                 /* 4B3C, 0x1A014B3C */
    REG_CRZO_R2_CRZO_FH_SPARE_2                               CRZO_R2_CRZO_FH_SPARE_2;                                   /* 4B40, 0x1A014B40 */
    REG_CRZO_R2_CRZO_FH_SPARE_3                               CRZO_R2_CRZO_FH_SPARE_3;                                   /* 4B44, 0x1A014B44 */
    REG_CRZO_R2_CRZO_FH_SPARE_4                               CRZO_R2_CRZO_FH_SPARE_4;                                   /* 4B48, 0x1A014B48 */
    REG_CRZO_R2_CRZO_FH_SPARE_5                               CRZO_R2_CRZO_FH_SPARE_5;                                   /* 4B4C, 0x1A014B4C */
    REG_CRZO_R2_CRZO_FH_SPARE_6                               CRZO_R2_CRZO_FH_SPARE_6;                                   /* 4B50, 0x1A014B50 */
    REG_CRZO_R2_CRZO_FH_SPARE_7                               CRZO_R2_CRZO_FH_SPARE_7;                                   /* 4B54, 0x1A014B54 */
    REG_CRZO_R2_CRZO_FH_SPARE_8                               CRZO_R2_CRZO_FH_SPARE_8;                                   /* 4B58, 0x1A014B58 */
    REG_CRZO_R2_CRZO_FH_SPARE_9                               CRZO_R2_CRZO_FH_SPARE_9;                                   /* 4B5C, 0x1A014B5C */
    REG_CRZO_R2_CRZO_FH_SPARE_10                              CRZO_R2_CRZO_FH_SPARE_10;                                  /* 4B60, 0x1A014B60 */
    REG_CRZO_R2_CRZO_FH_SPARE_11                              CRZO_R2_CRZO_FH_SPARE_11;                                  /* 4B64, 0x1A014B64 */
    REG_CRZO_R2_CRZO_FH_SPARE_12                              CRZO_R2_CRZO_FH_SPARE_12;                                  /* 4B68, 0x1A014B68 */
    REG_CRZO_R2_CRZO_FH_SPARE_13                              CRZO_R2_CRZO_FH_SPARE_13;                                  /* 4B6C, 0x1A014B6C */
    REG_CRZO_R2_CRZO_FH_SPARE_14                              CRZO_R2_CRZO_FH_SPARE_14;                                  /* 4B70, 0x1A014B70 */
    REG_CRZO_R2_CRZO_FH_SPARE_15                              CRZO_R2_CRZO_FH_SPARE_15;                                  /* 4B74, 0x1A014B74 */
    REG_CRZO_R2_CRZO_FH_SPARE_16                              CRZO_R2_CRZO_FH_SPARE_16;                                  /* 4B78, 0x1A014B78 */
    UINT32                                                    rsv_4B7C;                                                  /* 4B7C, 0x1A014B7C */
    REG_CRZBO_R2_CRZBO_BASE_ADDR                              CRZBO_R2_CRZBO_BASE_ADDR;                                  /* 4B80, 0x1A014B80 */
    REG_CRZBO_R2_CRZBO_OFST_ADDR                              CRZBO_R2_CRZBO_OFST_ADDR;                                  /* 4B84, 0x1A014B84 */
    REG_CRZBO_R2_CRZBO_DRS                                    CRZBO_R2_CRZBO_DRS;                                        /* 4B88, 0x1A014B88 */
    REG_CRZBO_R2_CRZBO_XSIZE                                  CRZBO_R2_CRZBO_XSIZE;                                      /* 4B8C, 0x1A014B8C */
    REG_CRZBO_R2_CRZBO_YSIZE                                  CRZBO_R2_CRZBO_YSIZE;                                      /* 4B90, 0x1A014B90 */
    REG_CRZBO_R2_CRZBO_STRIDE                                 CRZBO_R2_CRZBO_STRIDE;                                     /* 4B94, 0x1A014B94 */
    REG_CRZBO_R2_CRZBO_CON                                    CRZBO_R2_CRZBO_CON;                                        /* 4B98, 0x1A014B98 */
    REG_CRZBO_R2_CRZBO_CON2                                   CRZBO_R2_CRZBO_CON2;                                       /* 4B9C, 0x1A014B9C */
    REG_CRZBO_R2_CRZBO_CON3                                   CRZBO_R2_CRZBO_CON3;                                       /* 4BA0, 0x1A014BA0 */
    REG_CRZBO_R2_CRZBO_CROP                                   CRZBO_R2_CRZBO_CROP;                                       /* 4BA4, 0x1A014BA4 */
    REG_CRZBO_R2_CRZBO_CON4                                   CRZBO_R2_CRZBO_CON4;                                       /* 4BA8, 0x1A014BA8 */
    REG_CRZBO_R2_CRZBO_FH_BASE_ADDR                           CRZBO_R2_CRZBO_FH_BASE_ADDR;                               /* 4BAC, 0x1A014BAC */
    REG_CRZBO_R2_CRZBO_FH_SPARE_2                             CRZBO_R2_CRZBO_FH_SPARE_2;                                 /* 4BB0, 0x1A014BB0 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_3                             CRZBO_R2_CRZBO_FH_SPARE_3;                                 /* 4BB4, 0x1A014BB4 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_4                             CRZBO_R2_CRZBO_FH_SPARE_4;                                 /* 4BB8, 0x1A014BB8 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_5                             CRZBO_R2_CRZBO_FH_SPARE_5;                                 /* 4BBC, 0x1A014BBC */
    REG_CRZBO_R2_CRZBO_FH_SPARE_6                             CRZBO_R2_CRZBO_FH_SPARE_6;                                 /* 4BC0, 0x1A014BC0 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_7                             CRZBO_R2_CRZBO_FH_SPARE_7;                                 /* 4BC4, 0x1A014BC4 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_8                             CRZBO_R2_CRZBO_FH_SPARE_8;                                 /* 4BC8, 0x1A014BC8 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_9                             CRZBO_R2_CRZBO_FH_SPARE_9;                                 /* 4BCC, 0x1A014BCC */
    REG_CRZBO_R2_CRZBO_FH_SPARE_10                            CRZBO_R2_CRZBO_FH_SPARE_10;                                /* 4BD0, 0x1A014BD0 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_11                            CRZBO_R2_CRZBO_FH_SPARE_11;                                /* 4BD4, 0x1A014BD4 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_12                            CRZBO_R2_CRZBO_FH_SPARE_12;                                /* 4BD8, 0x1A014BD8 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_13                            CRZBO_R2_CRZBO_FH_SPARE_13;                                /* 4BDC, 0x1A014BDC */
    REG_CRZBO_R2_CRZBO_FH_SPARE_14                            CRZBO_R2_CRZBO_FH_SPARE_14;                                /* 4BE0, 0x1A014BE0 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_15                            CRZBO_R2_CRZBO_FH_SPARE_15;                                /* 4BE4, 0x1A014BE4 */
    REG_CRZBO_R2_CRZBO_FH_SPARE_16                            CRZBO_R2_CRZBO_FH_SPARE_16;                                /* 4BE8, 0x1A014BE8 */
    UINT32                                                    rsv_4BEC;                                                  /* 4BEC, 0x1A014BEC */
    REG_RSSO_R2_RSSO_BASE_ADDR                                RSSO_R2_RSSO_BASE_ADDR;                                    /* 4BF0, 0x1A014BF0 */
    REG_RSSO_R2_RSSO_OFST_ADDR                                RSSO_R2_RSSO_OFST_ADDR;                                    /* 4BF4, 0x1A014BF4 */
    REG_RSSO_R2_RSSO_DRS                                      RSSO_R2_RSSO_DRS;                                          /* 4BF8, 0x1A014BF8 */
    REG_RSSO_R2_RSSO_XSIZE                                    RSSO_R2_RSSO_XSIZE;                                        /* 4BFC, 0x1A014BFC */
    REG_RSSO_R2_RSSO_YSIZE                                    RSSO_R2_RSSO_YSIZE;                                        /* 4C00, 0x1A014C00 */
    REG_RSSO_R2_RSSO_STRIDE                                   RSSO_R2_RSSO_STRIDE;                                       /* 4C04, 0x1A014C04 */
    REG_RSSO_R2_RSSO_CON                                      RSSO_R2_RSSO_CON;                                          /* 4C08, 0x1A014C08 */
    REG_RSSO_R2_RSSO_CON2                                     RSSO_R2_RSSO_CON2;                                         /* 4C0C, 0x1A014C0C */
    REG_RSSO_R2_RSSO_CON3                                     RSSO_R2_RSSO_CON3;                                         /* 4C10, 0x1A014C10 */
    REG_RSSO_R2_RSSO_CROP                                     RSSO_R2_RSSO_CROP;                                         /* 4C14, 0x1A014C14 */
    REG_RSSO_R2_RSSO_CON4                                     RSSO_R2_RSSO_CON4;                                         /* 4C18, 0x1A014C18 */
    REG_RSSO_R2_RSSO_FH_BASE_ADDR                             RSSO_R2_RSSO_FH_BASE_ADDR;                                 /* 4C1C, 0x1A014C1C */
    REG_RSSO_R2_RSSO_FH_SPARE_2                               RSSO_R2_RSSO_FH_SPARE_2;                                   /* 4C20, 0x1A014C20 */
    REG_RSSO_R2_RSSO_FH_SPARE_3                               RSSO_R2_RSSO_FH_SPARE_3;                                   /* 4C24, 0x1A014C24 */
    REG_RSSO_R2_RSSO_FH_SPARE_4                               RSSO_R2_RSSO_FH_SPARE_4;                                   /* 4C28, 0x1A014C28 */
    REG_RSSO_R2_RSSO_FH_SPARE_5                               RSSO_R2_RSSO_FH_SPARE_5;                                   /* 4C2C, 0x1A014C2C */
    REG_RSSO_R2_RSSO_FH_SPARE_6                               RSSO_R2_RSSO_FH_SPARE_6;                                   /* 4C30, 0x1A014C30 */
    REG_RSSO_R2_RSSO_FH_SPARE_7                               RSSO_R2_RSSO_FH_SPARE_7;                                   /* 4C34, 0x1A014C34 */
    REG_RSSO_R2_RSSO_FH_SPARE_8                               RSSO_R2_RSSO_FH_SPARE_8;                                   /* 4C38, 0x1A014C38 */
    REG_RSSO_R2_RSSO_FH_SPARE_9                               RSSO_R2_RSSO_FH_SPARE_9;                                   /* 4C3C, 0x1A014C3C */
    REG_RSSO_R2_RSSO_FH_SPARE_10                              RSSO_R2_RSSO_FH_SPARE_10;                                  /* 4C40, 0x1A014C40 */
    REG_RSSO_R2_RSSO_FH_SPARE_11                              RSSO_R2_RSSO_FH_SPARE_11;                                  /* 4C44, 0x1A014C44 */
    REG_RSSO_R2_RSSO_FH_SPARE_12                              RSSO_R2_RSSO_FH_SPARE_12;                                  /* 4C48, 0x1A014C48 */
    REG_RSSO_R2_RSSO_FH_SPARE_13                              RSSO_R2_RSSO_FH_SPARE_13;                                  /* 4C4C, 0x1A014C4C */
    REG_RSSO_R2_RSSO_FH_SPARE_14                              RSSO_R2_RSSO_FH_SPARE_14;                                  /* 4C50, 0x1A014C50 */
    REG_RSSO_R2_RSSO_FH_SPARE_15                              RSSO_R2_RSSO_FH_SPARE_15;                                  /* 4C54, 0x1A014C54 */
    REG_RSSO_R2_RSSO_FH_SPARE_16                              RSSO_R2_RSSO_FH_SPARE_16;                                  /* 4C58, 0x1A014C58 */
    UINT32                                                    rsv_4C5C[270];                                             /* 4C5C..5093, 0x1A014C5C..1A015093 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2              CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2;                  /* 5094, 0x1A015094 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21;                        /* 5098, 0x1A015098 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22;                        /* 509C, 0x1A01509C */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23;                        /* 50A0, 0x1A0150A0 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24;                        /* 50A4, 0x1A0150A4 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25;                        /* 50A8, 0x1A0150A8 */
    REG_CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26                    CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26;                        /* 50AC, 0x1A0150AC */
    // UINT32                                                    rsv_50B0[980];                                             /* 50B0..5FFF, 0x1A0150B0..1A015FFF */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_0;                                        /* 50B0, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_1;                                        /* 50B4, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_2;                                        /* 50B8, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_3;                                        /* 50BC, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_4;                                        /* 50C0, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_5;                                        /* 50C4, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_6;                                        /* 50C8, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_A_7;                                        /* 50CC, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_0;                                        /* 50D0, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_1;                                        /* 50D4, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_2;                                        /* 50D8, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_3;                                        /* 50DC, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_4;                                        /* 50E0, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_5;                                        /* 50E4, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_6;                                        /* 50E8, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_A_7;                                        /* 50EC, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_0[12];                              /* 50F0..511C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_1[12];                              /* 5120..514C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_2[12];                              /* 5150..517C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_3[12];                              /* 5180..51AC, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_4[12];                              /* 51B0..51DC, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_5[12];                              /* 51E0..520C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_6[12];                              /* 5210..523C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_A_7[12];                              /* 5240..526C, 0x1A051A18 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_0;                                        /* 5270, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_1;                                        /* 5274, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_2;                                        /* 5278, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_3;                                        /* 527C, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_4;                                        /* 5280, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_5;                                        /* 5284, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_6;                                        /* 5288, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_A_7;                                        /* 528C, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_0;                                        /* 5290, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_1;                                        /* 5294, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_2;                                        /* 5298, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_3;                                        /* 529C, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_4;                                        /* 52A0, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_5;                                        /* 52A4, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_6;                                        /* 52A8, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_A_7;                                        /* 52AC, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_0[18];                              /* 52B0..52F4, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_1[18];                              /* 52F8..533C, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_2[18];                              /* 5340..5384, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_3[18];                              /* 5388..53CC, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_4[18];                              /* 53D0..5414, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_5[18];                              /* 5418..545C, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_6[18];                              /* 5460..54A4, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_A_7[18];                              /* 54A8..54EC, 0x1A051B18 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_0;                                        /* 54F0, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_1;                                        /* 54F4, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_2;                                        /* 54F8, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_3;                                        /* 54FC, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_4;                                        /* 5500, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_5;                                        /* 5504, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_6;                                        /* 5508, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               SV_DMA_IMGO_BA_B_7;                                        /* 550C, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_0;                                        /* 5510, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_1;                                        /* 5514, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_2;                                        /* 5518, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_3;                                        /* 551C, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_4;                                        /* 5520, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_5;                                        /* 5524, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_6;                                        /* 5528, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              SV_DMA_FH_IMGO_B_7;                                        /* 552C, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_0[12];                              /* 5530..555C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_1[12];                              /* 5560..558C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_2[12];                              /* 5590..55BC, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_3[12];                              /* 55C0..55EC, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_4[12];                              /* 55F0..561C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_5[12];                              /* 5620..564C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_6[12];                              /* 5650..567C, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           SV_DMA_FH_IMGO_SPARE_B_7[12];                              /* 5680..56AC, 0x1A051A18 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_0;                                        /* 56B0, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_1;                                        /* 56B4, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_2;                                        /* 56B8, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_3;                                        /* 56BC, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_4;                                        /* 56C0, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_5;                                        /* 56C4, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_6;                                        /* 56C8, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               SV_DMA_UFEO_BA_B_7;                                        /* 56CC, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_0;                                        /* 56D0, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_1;                                        /* 56D4, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_2;                                        /* 56D8, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_3;                                        /* 56DC, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_4;                                        /* 56E0, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_5;                                        /* 56E4, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_6;                                        /* 56E8, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              SV_DMA_FH_UFEO_B_7;                                        /* 56EC, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_0[18];                              /* 56F0..5734, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_1[18];                              /* 5738..577C, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_2[18];                              /* 5780..57C4, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_3[18];                              /* 57C8..580C, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_4[18];                              /* 5810..5854, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_5[18];                              /* 5858..589C, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_6[18];                              /* 58A0..58E4, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           SV_DMA_FH_UFEO_SPARE_B_7[18];                              /* 58E8..592C, 0x1A051B18 */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_0;                                         /* 5930, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_1;                                         /* 5934, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_2;                                         /* 5938, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_3;                                         /* 593C, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_4;                                         /* 5940, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_5;                                         /* 5944, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_6;                                         /* 5948, 0x1A05102C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_7;                                         /* 594C, 0x1A05102C */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_0;                                   /* 5950, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_1;                                   /* 5954, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_2;                                   /* 5958, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_3;                                   /* 595C, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_4;                                   /* 5960, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_5;                                   /* 5964, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_6;                                   /* 5968, 0x1A051804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_A_7;                                   /* 596C, 0x1A051804 */

    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_0;                                   /* 5970, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_1;                                   /* 5974, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_2;                                   /* 5978, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_3;                                   /* 597C, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_4;                                   /* 5980, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_5;                                   /* 5984, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_6;                                   /* 5988, 0x1A052804 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               SV_DMA_FH_IMGO_BASE_B_7;                                   /* 598C, 0x1A052804 */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_0;                                       /* 5990, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_1;                                       /* 5994, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_2;                                       /* 5998, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_3;                                       /* 599C, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_4;                                       /* 59A0, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_5;                                       /* 59A4, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_6;                                       /* 59A8, 0x1A05202C */
    REG_CAMSV_IMGO_FBC                                        SV_FBC_RCNT_INC_B_7;                                       /* 59AC, 0x1A05202C */

    REG_CAMSV_DMA_RSV2                                        SV_MODULE_EN_A_0;                                          /* 59B0, 0x1A0517B4 */
    REG_CAMSV_DMA_RSV3                                        SV_MODULE_EN_A_1;                                          /* 59B4, 0x1A0517B8 */
    REG_CAMSV_DMA_RSV4                                        SV_MODULE_EN_B_0;                                          /* 59B8, 0x1A0517BC */
    REG_CAMSV_DMA_RSV5                                        SV_MODULE_EN_B_1;                                          /* 59BC, 0x1A0517C0 */

    REG_CAMSV_DMA_RSV2                                        SV_TG_SUB_PERIOD_A_0;                                      /* 59C0, 0x1A0527B4 */
    REG_CAMSV_DMA_RSV3                                        SV_TG_SUB_PERIOD_A_1;                                      /* 59C4, 0x1A0527B8 */
    REG_CAMSV_DMA_RSV4                                        SV_TG_SUB_PERIOD_B_0;                                      /* 59C8, 0x1A0527BC */
    REG_CAMSV_DMA_RSV5                                        SV_TG_SUB_PERIOD_B_1;                                      /* 59CC, 0x1A0527C0 */

    REG_CAMSV_DMA_RSV2                                        SV_SPARE_0_A_0;                                            /* 59D0, 0x1A0537B4 */
    REG_CAMSV_DMA_RSV3                                        SV_SPARE_0_A_1;                                            /* 59D4, 0x1A0537B8 */
    REG_CAMSV_DMA_RSV4                                        SV_SPARE_0_B_0;                                            /* 59D8, 0x1A0537BC */
    REG_CAMSV_DMA_RSV5                                        SV_SPARE_0_B_1;                                            /* 59DC, 0x1A0537C0 */

    REG_CAMSV_DMA_RSV2                                        SV_SPARE_1_A_0;                                            /* 59E0, 0x1A0547B4 */
    REG_CAMSV_DMA_RSV3                                        SV_SPARE_1_A_1;                                            /* 59E4, 0x1A0547B8 */
    REG_CAMSV_DMA_RSV4                                        SV_SPARE_1_B_0;                                            /* 59E8, 0x1A0547BC */
    REG_CAMSV_DMA_RSV5                                        SV_SPARE_1_B_1;                                            /* 59EC, 0x1A0547C0 */

    REG_CAMSV_DMA_RSV2                                        SV_120FPS_CAMA_CHANGE;                                     /* 59F0, 0x1A0557B4 */
    REG_CAMSV_DMA_RSV3                                        SV_120FPS_CAMB_CHANGE;                                     /* 59F4, 0x1A0557B8 */
    REG_CAMCTL_R1_CAMCTL_DMA_EN                               CAM_DMA_EN;                                                /* 59F8, 0x1A010014 */

    UINT32                                                    rsv_59FC[385];
    REG_LTMTC_R1_LTMTC_CURVE                                  LTMTC_R1_LTMTC_CURVE[1782];                                /* 6000..7BD7, 0x1A016000..1A017BD7 */
    UINT32                                                    rsv_7BD8[10];                                              /* 7BD8..7BFF, 1A017BD8..1A017BFF */
    //below para is over 0x7C00, for CQ baseaddr only.
    //in order to reduce memory space, because of inner register is at + 0x8000, a special flag will be set when over 0x8000.
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR_INNER;
    MUINT32                                                   CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR_INNER;
    MUINT32                                                   TWIN_CQ_THR0_ADDR;
    MUINT32                                                   TWIN_CQ_THR1_ADDR;
    MUINT32                                                   TWIN_CQ_THR10_ADDR;
}cam_reg_t;

typedef volatile struct _camsv_reg_t_   /* 0x1A051000..0x1A051B63 */
{
    REG_CAMSV_TOP_DEBUG                                       CAMSV_TOP_DEBUG;                                     /* 0000, 0x1A051000 */
    REG_CAMSV_TOP_DEBUG_1                                     CAMSV_TOP_DEBUG_1;                                   /* 0004, 0x1A051004 */
    REG_CAMSV_TOP_DEBUG_2                                     CAMSV_TOP_DEBUG_2;                                   /* 0008, 0x1A051008 */
    REG_CAMSV_TOP_DEBUG_3                                     CAMSV_TOP_DEBUG_3;                                   /* 000C, 0x1A05100C */
    REG_CAMSV_MODULE_EN                                       CAMSV_MODULE_EN;                                     /* 0010, 0x1A051010 */
    REG_CAMSV_FMT_SEL                                         CAMSV_FMT_SEL;                                       /* 0014, 0x1A051014 */
    REG_CAMSV_INT_EN                                          CAMSV_INT_EN;                                        /* 0018, 0x1A051018 */
    REG_CAMSV_INT_STATUS                                      CAMSV_INT_STATUS;                                    /* 001C, 0x1A05101C */
    REG_CAMSV_SW_CTL                                          CAMSV_SW_CTL;                                        /* 0020, 0x1A051020 */
    REG_CAMSV_SPARE0                                          CAMSV_SPARE0;                                        /* 0024, 0x1A051024 */
    REG_CAMSV_SPARE1                                          CAMSV_SPARE1;                                        /* 0028, 0x1A051028 */
    REG_CAMSV_IMGO_FBC                                        CAMSV_IMGO_FBC;                                      /* 002C, 0x1A05102C */
    REG_CAMSV_CLK_EN                                          CAMSV_CLK_EN;                                        /* 0030, 0x1A051030 */
    REG_CAMSV_DBG_SET                                         CAMSV_DBG_SET;                                       /* 0034, 0x1A051034 */
    REG_CAMSV_DBG_PORT                                        CAMSV_DBG_PORT;                                      /* 0038, 0x1A051038 */
    REG_CAMSV_DATE_CODE                                       CAMSV_DATE_CODE;                                     /* 003C, 0x1A05103C */
    REG_CAMSV_PROJ_CODE                                       CAMSV_PROJ_CODE;                                     /* 0040, 0x1A051040 */
    REG_CAMSV_DCM_DIS                                         CAMSV_DCM_DIS;                                       /* 0044, 0x1A051044 */
    REG_CAMSV_DCM_STATUS                                      CAMSV_DCM_STATUS;                                    /* 0048, 0x1A051048 */
    REG_CAMSV_PAK                                             CAMSV_PAK;                                           /* 004C, 0x1A05104C */
    REG_CAMSV_CCU_INT_EN                                      CAMSV_CCU_INT_EN;                                    /* 0050, 0x1A051050 */
    REG_CAMSV_CCU_INT_STATUS                                  CAMSV_CCU_INT_STATUS;                                /* 0054, 0x1A051054 */
    UINT32                                                    rsv_0058[54];                                              /* 0058..012F, 0x1A051058..1A05112F */
    REG_CAMSV_TG_SEN_MODE                                     CAMSV_TG_SEN_MODE;                                         /* 0130, 0x1A051130 */
    REG_CAMSV_TG_VF_CON                                       CAMSV_TG_VF_CON;                                           /* 0134, 0x1A051134 */
    REG_CAMSV_TG_SEN_GRAB_PXL                                 CAMSV_TG_SEN_GRAB_PXL;                                     /* 0138, 0x1A051138 */
    REG_CAMSV_TG_SEN_GRAB_LIN                                 CAMSV_TG_SEN_GRAB_LIN;                                     /* 013C, 0x1A05113C */
    REG_CAMSV_TG_PATH_CFG                                     CAMSV_TG_PATH_CFG;                                         /* 0140, 0x1A051140 */
    REG_CAMSV_TG_MEMIN_CTL                                    CAMSV_TG_MEMIN_CTL;                                        /* 0144, 0x1A051144 */
    REG_CAMSV_TG_INT1                                         CAMSV_TG_INT1;                                             /* 0148, 0x1A051148 */
    REG_CAMSV_TG_INT2                                         CAMSV_TG_INT2;                                             /* 014C, 0x1A05114C */
    REG_CAMSV_TG_SOF_CNT                                      CAMSV_TG_SOF_CNT;                                          /* 0150, 0x1A051150 */
    REG_CAMSV_TG_SOT_CNT                                      CAMSV_TG_SOT_CNT;                                          /* 0154, 0x1A051154 */
    REG_CAMSV_TG_EOT_CNT                                      CAMSV_TG_EOT_CNT;                                          /* 0158, 0x1A051158 */
    REG_CAMSV_TG_ERR_CTL                                      CAMSV_TG_ERR_CTL;                                          /* 015C, 0x1A05115C */
    REG_CAMSV_TG_DAT_NO                                       CAMSV_TG_DAT_NO;                                           /* 0160, 0x1A051160 */
    REG_CAMSV_TG_FRM_CNT_ST                                   CAMSV_TG_FRM_CNT_ST;                                       /* 0164, 0x1A051164 */
    REG_CAMSV_TG_FRMSIZE_ST                                   CAMSV_TG_FRMSIZE_ST;                                       /* 0168, 0x1A051168 */
    REG_CAMSV_TG_INTER_ST                                     CAMSV_TG_INTER_ST;                                         /* 016C, 0x1A05116C */
    UINT32                                                    rsv_0170[7];                                               /* 0170..018B, 0x1A051170..1A05118B */
    REG_CAMSV_TG_XENON_FLASH_CTL                              CAMSV_TG_XENON_FLASH_CTL;                                  /* 018C, 0x1A05118C */
    UINT32                                                    rsv_0190;                                                  /* 0190, 0x1A051190 */
    REG_CAMSV_TG_TIME_STAMP_CNT                               CAMSV_TG_TIME_STAMP_CNT;                                   /* 0194, 0x1A051194 */
    REG_CAMSV_TG_CQ_TIMING                                    CAMSV_TG_CQ_TIMING;                                        /* 0198, 0x1A051198 */
    REG_CAMSV_TG_CQ_NUM                                       CAMSV_TG_CQ_NUM;                                           /* 019C, 0x1A05119C */
    REG_CAMSV_TG_TIME_STAMP                                   CAMSV_TG_TIME_STAMP;                                       /* 01A0, 0x1A0511A0 */
    REG_CAMSV_TG_SUB_PERIOD                                   CAMSV_TG_SUB_PERIOD;                                       /* 01A4, 0x1A0511A4 */
    REG_CAMSV_TG_DAT_NO_R                                     CAMSV_TG_DAT_NO_R;                                         /* 01A8, 0x1A0511A8 */
    REG_CAMSV_TG_FRMSIZE_ST_R                                 CAMSV_TG_FRMSIZE_ST_R;                                     /* 01AC, 0x1A0511AC */
    REG_CAMSV_TG_TIME_STAMP_CTL                               CAMSV_TG_TIME_STAMP_CTL;                                   /* 01B0, 0x1A0511B0 */
    REG_CAMSV_TG_TIME_STAMP_MSB                               CAMSV_TG_TIME_STAMP_MSB;                                   /* 01B4, 0x1A0511B4 */
    UINT32                                                    rsv_01B8[70];                                              /* 01B8..02CF, 0x1A0511B8..1A0512CF */
    REG_CAMSV_PAK_CON                                         CAMSV_PAK_CON;                                       /* 02D0, 0x1A0512D0 */
    UINT32                                                    rsv_02D4[3];                                               /* 02D4..02DF, 0x1A0512D4..1A0512DF */
    REG_CAMSV_UFE_CON                                         CAMSV_UFE_CON;                                       /* 02E0, 0x1A0512E0 */
    REG_CAMSV_UFE_SET                                         CAMSV_UFE_SET;                                       /* 02E4, 0x1A0512E4 */
    UINT32                                                    rsv_02E8[70];                                              /* 02E8..03FF, 0x1A0512E8..1A0513FF */
    REG_CAMSV_DMA_SOFT_RSTSTAT                                CAMSV_DMA_SOFT_RSTSTAT;                                    /* 0400, 0x1A051400 */
    REG_CAMSV_CQ0I_BASE_ADDR                                  CAMSV_CQ0I_BASE_ADDR;                                      /* 0404, 0x1A051404 */
    REG_CAMSV_CQ0I_XSIZE                                      CAMSV_CQ0I_XSIZE;                                          /* 0408, 0x1A051408 */
    REG_CAMSV_VERTICAL_FLIP_EN                                CAMSV_VERTICAL_FLIP_EN;                                    /* 040C, 0x1A05140C */
    REG_CAMSV_DMA_SOFT_RESET                                  CAMSV_DMA_SOFT_RESET;                                      /* 0410, 0x1A051410 */
    REG_CAMSV_LAST_ULTRA_EN                                   CAMSV_LAST_ULTRA_EN;                                       /* 0414, 0x1A051414 */
    REG_CAMSV_SPECIAL_FUN_EN                                  CAMSV_SPECIAL_FUN_EN;                                      /* 0418, 0x1A051418 */
    UINT32                                                    rsv_041C;                                                  /* 041C, 0x1A05141C */
    REG_CAMSV_IMGO_BASE_ADDR                                  CAMSV_IMGO_BASE_ADDR;                                      /* 0420, 0x1A051420 */
    UINT32                                                    rsv_0424;                                                  /* 0424, 0x1A051424 */
    REG_CAMSV_IMGO_OFST_ADDR                                  CAMSV_IMGO_OFST_ADDR;                                      /* 0428, 0x1A051428 */
    UINT32                                                    rsv_042C;                                                  /* 042C, 0x1A05142C */
    REG_CAMSV_IMGO_XSIZE                                      CAMSV_IMGO_XSIZE;                                          /* 0430, 0x1A051430 */
    REG_CAMSV_IMGO_YSIZE                                      CAMSV_IMGO_YSIZE;                                          /* 0434, 0x1A051434 */
    REG_CAMSV_IMGO_STRIDE                                     CAMSV_IMGO_STRIDE;                                         /* 0438, 0x1A051438 */
    REG_CAMSV_IMGO_CON                                        CAMSV_IMGO_CON;                                            /* 043C, 0x1A05143C */
    REG_CAMSV_IMGO_CON2                                       CAMSV_IMGO_CON2;                                           /* 0440, 0x1A051440 */
    REG_CAMSV_IMGO_CON3                                       CAMSV_IMGO_CON3;                                           /* 0444, 0x1A051444 */
    REG_CAMSV_IMGO_CROP                                       CAMSV_IMGO_CROP;                                           /* 0448, 0x1A051448 */
    UINT32                                                    rsv_044C[49];                                              /* 044C..050F, 0x1A05144C..1A05150F */
    REG_CAMSV_UFEO_BASE_ADDR                                  CAMSV_UFEO_BASE_ADDR;                                      /* 0510, 0x1A051510 */
    UINT32                                                    rsv_0514;                                                  /* 0514, 0x1A051514 */
    REG_CAMSV_UFEO_OFST_ADDR                                  CAMSV_UFEO_OFST_ADDR;                                      /* 0518, 0x1A051518 */
    UINT32                                                    rsv_051C;                                                  /* 051C, 0x1A05151C */
    REG_CAMSV_UFEO_XSIZE                                      CAMSV_UFEO_XSIZE;                                          /* 0520, 0x1A051520 */
    REG_CAMSV_UFEO_YSIZE                                      CAMSV_UFEO_YSIZE;                                          /* 0524, 0x1A051524 */
    REG_CAMSV_UFEO_STRIDE                                     CAMSV_UFEO_STRIDE;                                         /* 0528, 0x1A051528 */
    REG_CAMSV_UFEO_CON                                        CAMSV_UFEO_CON;                                            /* 052C, 0x1A05152C */
    REG_CAMSV_UFEO_CON2                                       CAMSV_UFEO_CON2;                                           /* 0530, 0x1A051530 */
    REG_CAMSV_UFEO_CON3                                       CAMSV_UFEO_CON3;                                           /* 0534, 0x1A051534 */
    REG_CAMSV_UFEO_CROP                                       CAMSV_UFEO_CROP;                                           /* 0538, 0x1A051538 */
    UINT32                                                    rsv_053C[133];                                             /* 053C..074F, 0x1A05153C..1A05174F */
    REG_CAMSV_DMA_ERR_CTRL                                    CAMSV_DMA_ERR_CTRL;                                        /* 0750, 0x1A051750 */
    UINT32                                                    rsv_0754[3];                                               /* 0754..075F, 0x1A051754..1A05175F */
    REG_CAMSV_IMGO_ERR_STAT                                   CAMSV_IMGO_ERR_STAT;                                       /* 0760, 0x1A051760 */
    UINT32                                                    rsv_0764[18];                                              /* 0764..07AB, 0x1A051764..1A0517AB */
    REG_CAMSV_DMA_DEBUG_ADDR                                  CAMSV_DMA_DEBUG_ADDR;                                      /* 07AC, 0x1A0517AC */
    REG_CAMSV_DMA_RSV1                                        CAMSV_DMA_RSV1;                                            /* 07B0, 0x1A0517B0 */
    REG_CAMSV_DMA_RSV2                                        CAMSV_DMA_RSV2;                                            /* 07B4, 0x1A0517B4 */
    REG_CAMSV_DMA_RSV3                                        CAMSV_DMA_RSV3;                                            /* 07B8, 0x1A0517B8 */
    REG_CAMSV_DMA_RSV4                                        CAMSV_DMA_RSV4;                                            /* 07BC, 0x1A0517BC */
    REG_CAMSV_DMA_RSV5                                        CAMSV_DMA_RSV5;                                            /* 07C0, 0x1A0517C0 */
    REG_CAMSV_DMA_RSV6                                        CAMSV_DMA_RSV6;                                            /* 07C4, 0x1A0517C4 */
    REG_CAMSV_DMA_DEBUG_SEL                                   CAMSV_DMA_DEBUG_SEL;                                       /* 07C8, 0x1A0517C8 */
    REG_CAMSV_DMA_BW_SELF_TEST                                CAMSV_DMA_BW_SELF_TEST;                                    /* 07CC, 0x1A0517CC */
    UINT32                                                    rsv_07D0[12];                                              /* 07D0..07FF, 0x1A0517D0..1A0517FF */
    REG_CAMSV_DMA_FRAME_HEADER_EN                             CAMSV_DMA_FRAME_HEADER_EN;                                 /* 0800, 0x1A051800 */
    REG_CAMSV_IMGO_FH_BASE_ADDR                               CAMSV_IMGO_FH_BASE_ADDR;                                   /* 0804, 0x1A051804 */
    UINT32                                                    rsv_0808[4];                                               /* 0808..0817, 0x1A051808..1A051817 */
    REG_CAMSV_UFEO_FH_BASE_ADDR                               CAMSV_UFEO_FH_BASE_ADDR;                                   /* 0818, 0x1A051818 */
    UINT32                                                    rsv_081C[6];                                               /* 081C..0833, 0x1A05181C..1A051833 */
    REG_CAMSV_IMGO_FH_SPARE_2                                 CAMSV_IMGO_FH_SPARE_2;                                     /* 0834, 0x1A051834 */
    REG_CAMSV_IMGO_FH_SPARE_3                                 CAMSV_IMGO_FH_SPARE_3;                                     /* 0838, 0x1A051838 */
    REG_CAMSV_IMGO_FH_SPARE_4                                 CAMSV_IMGO_FH_SPARE_4;                                     /* 083C, 0x1A05183C */
    REG_CAMSV_IMGO_FH_SPARE_5                                 CAMSV_IMGO_FH_SPARE_5;                                     /* 0840, 0x1A051840 */
    REG_CAMSV_IMGO_FH_SPARE_6                                 CAMSV_IMGO_FH_SPARE_6;                                     /* 0844, 0x1A051844 */
    REG_CAMSV_IMGO_FH_SPARE_7                                 CAMSV_IMGO_FH_SPARE_7;                                     /* 0848, 0x1A051848 */
    REG_CAMSV_IMGO_FH_SPARE_8                                 CAMSV_IMGO_FH_SPARE_8;                                     /* 084C, 0x1A05184C */
    REG_CAMSV_IMGO_FH_SPARE_9                                 CAMSV_IMGO_FH_SPARE_9;                                     /* 0850, 0x1A051850 */
    REG_CAMSV_IMGO_FH_SPARE_10                                CAMSV_IMGO_FH_SPARE_10;                                    /* 0854, 0x1A051854 */
    REG_CAMSV_IMGO_FH_SPARE_11                                CAMSV_IMGO_FH_SPARE_11;                                    /* 0858, 0x1A051858 */
    REG_CAMSV_IMGO_FH_SPARE_12                                CAMSV_IMGO_FH_SPARE_12;                                    /* 085C, 0x1A05185C */
    REG_CAMSV_IMGO_FH_SPARE_13                                CAMSV_IMGO_FH_SPARE_13;                                    /* 0860, 0x1A051860 */
    REG_CAMSV_IMGO_FH_SPARE_14                                CAMSV_IMGO_FH_SPARE_14;                                    /* 0864, 0x1A051864 */
    REG_CAMSV_IMGO_FH_SPARE_15                                CAMSV_IMGO_FH_SPARE_15;                                    /* 0868, 0x1A051868 */
    REG_CAMSV_IMGO_FH_SPARE_16                                CAMSV_IMGO_FH_SPARE_16;                                    /* 086C, 0x1A05186C */
    UINT32                                                    rsv_0870[65];                                              /* 0870..0973, 0x1A051870..1A051973 */
    REG_CAMSV_UFEO_FH_SPARE_2                                 CAMSV_UFEO_FH_SPARE_2;                                     /* 0974, 0x1A051974 */
    REG_CAMSV_UFEO_FH_SPARE_3                                 CAMSV_UFEO_FH_SPARE_3;                                     /* 0978, 0x1A051978 */
    REG_CAMSV_UFEO_FH_SPARE_4                                 CAMSV_UFEO_FH_SPARE_4;                                     /* 097C, 0x1A05197C */
    REG_CAMSV_UFEO_FH_SPARE_5                                 CAMSV_UFEO_FH_SPARE_5;                                     /* 0980, 0x1A051980 */
    REG_CAMSV_UFEO_FH_SPARE_6                                 CAMSV_UFEO_FH_SPARE_6;                                     /* 0984, 0x1A051984 */
    REG_CAMSV_UFEO_FH_SPARE_7                                 CAMSV_UFEO_FH_SPARE_7;                                     /* 0988, 0x1A051988 */
    REG_CAMSV_UFEO_FH_SPARE_8                                 CAMSV_UFEO_FH_SPARE_8;                                     /* 098C, 0x1A05198C */
    REG_CAMSV_UFEO_FH_SPARE_9                                 CAMSV_UFEO_FH_SPARE_9;                                     /* 0990, 0x1A051990 */
    REG_CAMSV_UFEO_FH_SPARE_10                                CAMSV_UFEO_FH_SPARE_10;                                    /* 0994, 0x1A051994 */
    REG_CAMSV_UFEO_FH_SPARE_11                                CAMSV_UFEO_FH_SPARE_11;                                    /* 0998, 0x1A051998 */
    REG_CAMSV_UFEO_FH_SPARE_12                                CAMSV_UFEO_FH_SPARE_12;                                    /* 099C, 0x1A05199C */
    REG_CAMSV_UFEO_FH_SPARE_13                                CAMSV_UFEO_FH_SPARE_13;                                    /* 09A0, 0x1A0519A0 */
    REG_CAMSV_UFEO_FH_SPARE_14                                CAMSV_UFEO_FH_SPARE_14;                                    /* 09A4, 0x1A0519A4 */
    REG_CAMSV_UFEO_FH_SPARE_15                                CAMSV_UFEO_FH_SPARE_15;                                    /* 09A8, 0x1A0519A8 */
    REG_CAMSV_UFEO_FH_SPARE_16                                CAMSV_UFEO_FH_SPARE_16;                                    /* 09AC, 0x1A0519AC */
    UINT32                                                    rsv_09B0[20];                                              /* 09B0..09FF, 0x1A0519B0..1A0519FF */
    REG_CAMSV_FBC_IMGO_CTL1                                   CAMSV_FBC_IMGO_CTL1;                                       /* 0A00, 0x1A051A00 */
    REG_CAMSV_FBC_IMGO_CTL2                                   CAMSV_FBC_IMGO_CTL2;                                       /* 0A04, 0x1A051A04 */
    REG_CAMSV_FBC_IMGO_ENQ_ADDR                               CAMSV_FBC_IMGO_ENQ_ADDR;                                   /* 0A08, 0x1A051A08 */
    REG_CAMSV_FBC_IMGO_CUR_ADDR                               CAMSV_FBC_IMGO_CUR_ADDR;                                   /* 0A0C, 0x1A051A0C */
    REG_CAMSV_FBC_IMGO_ENQ_HADDR                              CAMSV_FBC_IMGO_ENQ_HADDR;                                  /* 0A10, 0x1A051A10 */
    REG_CAMSV_FBC_IMGO_CUR_HADDR                              CAMSV_FBC_IMGO_CUR_HADDR;                                  /* 0A14, 0x1A051A14 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_0                           CAMSV_FBC_IMGO_ENQ_HEADER_0;                               /* 0A18, 0x1A051A18 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_0                           CAMSV_FBC_IMGO_CUR_HEADER_0;                               /* 0A1C, 0x1A051A1C */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_1                           CAMSV_FBC_IMGO_ENQ_HEADER_1;                               /* 0A20, 0x1A051A20 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_1                           CAMSV_FBC_IMGO_CUR_HEADER_1;                               /* 0A24, 0x1A051A24 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_2                           CAMSV_FBC_IMGO_ENQ_HEADER_2;                               /* 0A28, 0x1A051A28 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_2                           CAMSV_FBC_IMGO_CUR_HEADER_2;                               /* 0A2C, 0x1A051A2C */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_3                           CAMSV_FBC_IMGO_ENQ_HEADER_3;                               /* 0A30, 0x1A051A30 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_3                           CAMSV_FBC_IMGO_CUR_HEADER_3;                               /* 0A34, 0x1A051A34 */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_4                           CAMSV_FBC_IMGO_ENQ_HEADER_4;                               /* 0A38, 0x1A051A38 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_4                           CAMSV_FBC_IMGO_CUR_HEADER_4;                               /* 0A3C, 0x1A051A3C */
    REG_CAMSV_FBC_IMGO_ENQ_HEADER_5                           CAMSV_FBC_IMGO_ENQ_HEADER_5;                               /* 0A40, 0x1A051A40 */
    REG_CAMSV_FBC_IMGO_CUR_HEADER_5                           CAMSV_FBC_IMGO_CUR_HEADER_5;                               /* 0A44, 0x1A051A44 */
    UINT32                                                    rsv_0A48[46];                                              /* 0A48..0AFF, 0x1A051A48..1A051AFF */
    REG_CAMSV_FBC_UFEO_CTL1                                   CAMSV_FBC_UFEO_CTL1;                                       /* 0B00, 0x1A051B00 */
    REG_CAMSV_FBC_UFEO_CTL2                                   CAMSV_FBC_UFEO_CTL2;                                       /* 0B04, 0x1A051B04 */
    REG_CAMSV_FBC_UFEO_ENQ_ADDR                               CAMSV_FBC_UFEO_ENQ_ADDR;                                   /* 0B08, 0x1A051B08 */
    REG_CAMSV_FBC_UFEO_CUR_ADDR                               CAMSV_FBC_UFEO_CUR_ADDR;                                   /* 0B0C, 0x1A051B0C */
    REG_CAMSV_FBC_UFEO_ENQ_HADDR                              CAMSV_FBC_UFEO_ENQ_HADDR;                                  /* 0B10, 0x1A051B10 */
    REG_CAMSV_FBC_UFEO_CUR_HADDR                              CAMSV_FBC_UFEO_CUR_HADDR;                                  /* 0B14, 0x1A051B14 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_0                           CAMSV_FBC_UFEO_ENQ_HEADER_0;                               /* 0B18, 0x1A051B18 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_0                           CAMSV_FBC_UFEO_CUR_HEADER_0;                               /* 0B1C, 0x1A051B1C */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_1                           CAMSV_FBC_UFEO_ENQ_HEADER_1;                               /* 0B20, 0x1A051B20 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_1                           CAMSV_FBC_UFEO_CUR_HEADER_1;                               /* 0B24, 0x1A051B24 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_2                           CAMSV_FBC_UFEO_ENQ_HEADER_2;                               /* 0B28, 0x1A051B28 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_2                           CAMSV_FBC_UFEO_CUR_HEADER_2;                               /* 0B2C, 0x1A051B2C */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_3                           CAMSV_FBC_UFEO_ENQ_HEADER_3;                               /* 0B30, 0x1A051B30 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_3                           CAMSV_FBC_UFEO_CUR_HEADER_3;                               /* 0B34, 0x1A051B34 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_4                           CAMSV_FBC_UFEO_ENQ_HEADER_4;                               /* 0B38, 0x1A051B38 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_4                           CAMSV_FBC_UFEO_CUR_HEADER_4;                               /* 0B3C, 0x1A051B3C */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_5                           CAMSV_FBC_UFEO_ENQ_HEADER_5;                               /* 0B40, 0x1A051B40 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_5                           CAMSV_FBC_UFEO_CUR_HEADER_5;                               /* 0B44, 0x1A051B44 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_6                           CAMSV_FBC_UFEO_ENQ_HEADER_6;                               /* 0B48, 0x1A051B48 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_6                           CAMSV_FBC_UFEO_CUR_HEADER_6;                               /* 0B4C, 0x1A051B4C */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_7                           CAMSV_FBC_UFEO_ENQ_HEADER_7;                               /* 0B50, 0x1A051B50 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_7                           CAMSV_FBC_UFEO_CUR_HEADER_7;                               /* 0B54, 0x1A051B54 */
    REG_CAMSV_FBC_UFEO_ENQ_HEADER_8                           CAMSV_FBC_UFEO_ENQ_HEADER_8;                               /* 0B58, 0x1A051B58 */
    REG_CAMSV_FBC_UFEO_CUR_HEADER_8                           CAMSV_FBC_UFEO_CUR_HEADER_8;                               /* 0B5C, 0x1A051B5C */
    UINT32                                                    rsv_0B60;                                                  /* 0B60, 1A051B60 */
}camsv_reg_t;

typedef volatile struct _camadl_reg_t_  /* 0x1A050000..0x1A0503FF */
{
    REG_CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT                     CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT;                         /* 0000, 0x1A050000 */
    REG_CAMADL_R1_CAMADL_VERTICAL_FLIP_EN                     CAMADL_R1_CAMADL_VERTICAL_FLIP_EN;                         /* 0004, 0x1A050004 */
    REG_CAMADL_R1_CAMADL_DMA_SOFT_RESET                       CAMADL_R1_CAMADL_DMA_SOFT_RESET;                           /* 0008, 0x1A050008 */
    REG_CAMADL_R1_CAMADL_LAST_ULTRA_EN                        CAMADL_R1_CAMADL_LAST_ULTRA_EN;                            /* 000C, 0x1A05000C */
    REG_CAMADL_R1_CAMADL_SPECIAL_FUN_EN                       CAMADL_R1_CAMADL_SPECIAL_FUN_EN;                           /* 0010, 0x1A050010 */
    REG_CAMADL_R1_CAMADL_IPUO_RING                            CAMADL_R1_CAMADL_IPUO_RING;                                /* 0014, 0x1A050014 */
    REG_CAMADL_R1_CAMADL_IPUI_RING                            CAMADL_R1_CAMADL_IPUI_RING;                                /* 0018, 0x1A050018 */
    UINT32                                                    rsv_001C[5];                                               /* 001C..002F, 0x1A05001C..1A05002F */
    REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR                       CAMADL_R1_CAMADL_IPUO_BASE_ADDR;                           /* 0030, 0x1A050030 */
    REG_CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2                     CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2;                         /* 0034, 0x1A050034 */
    REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR                       CAMADL_R1_CAMADL_IPUO_OFST_ADDR;                           /* 0038, 0x1A050038 */
    REG_CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2                     CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2;                         /* 003C, 0x1A05003C */
    REG_CAMADL_R1_CAMADL_IPUO_XSIZE                           CAMADL_R1_CAMADL_IPUO_XSIZE;                               /* 0040, 0x1A050040 */
    REG_CAMADL_R1_CAMADL_IPUO_YSIZE                           CAMADL_R1_CAMADL_IPUO_YSIZE;                               /* 0044, 0x1A050044 */
    REG_CAMADL_R1_CAMADL_IPUO_STRIDE                          CAMADL_R1_CAMADL_IPUO_STRIDE;                              /* 0048, 0x1A050048 */
    REG_CAMADL_R1_CAMADL_IPUO_CON                             CAMADL_R1_CAMADL_IPUO_CON;                                 /* 004C, 0x1A05004C */
    REG_CAMADL_R1_CAMADL_IPUO_CON2                            CAMADL_R1_CAMADL_IPUO_CON2;                                /* 0050, 0x1A050050 */
    REG_CAMADL_R1_CAMADL_IPUO_CON3                            CAMADL_R1_CAMADL_IPUO_CON3;                                /* 0054, 0x1A050054 */
    UINT32                                                    rsv_0058[14];                                              /* 0058..008F, 0x1A050058..1A05008F */
    REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR                       CAMADL_R1_CAMADL_IPUI_BASE_ADDR;                           /* 0090, 0x1A050090 */
    REG_CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2                     CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2;                         /* 0094, 0x1A050094 */
    REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR                       CAMADL_R1_CAMADL_IPUI_OFST_ADDR;                           /* 0098, 0x1A050098 */
    REG_CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2                     CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2;                         /* 009C, 0x1A05009C */
    REG_CAMADL_R1_CAMADL_IPUI_XSIZE                           CAMADL_R1_CAMADL_IPUI_XSIZE;                               /* 00A0, 0x1A0500A0 */
    REG_CAMADL_R1_CAMADL_IPUI_YSIZE                           CAMADL_R1_CAMADL_IPUI_YSIZE;                               /* 00A4, 0x1A0500A4 */
    REG_CAMADL_R1_CAMADL_IPUI_STRIDE                          CAMADL_R1_CAMADL_IPUI_STRIDE;                              /* 00A8, 0x1A0500A8 */
    REG_CAMADL_R1_CAMADL_IPUI_CON                             CAMADL_R1_CAMADL_IPUI_CON;                                 /* 00AC, 0x1A0500AC */
    REG_CAMADL_R1_CAMADL_IPUI_CON2                            CAMADL_R1_CAMADL_IPUI_CON2;                                /* 00B0, 0x1A0500B0 */
    REG_CAMADL_R1_CAMADL_IPUI_CON3                            CAMADL_R1_CAMADL_IPUI_CON3;                                /* 00B4, 0x1A0500B4 */
    UINT32                                                    rsv_00B8[18];                                              /* 00B8..00FF, 0x1A0500B8..1A0500FF */
    REG_CAMADL_R1_CAMADL_DMA_ERR_CTRL                         CAMADL_R1_CAMADL_DMA_ERR_CTRL;                             /* 0100, 0x1A050100 */
    REG_CAMADL_R1_CAMADL_IPUO_ERR_STAT                        CAMADL_R1_CAMADL_IPUO_ERR_STAT;                            /* 0104, 0x1A050104 */
    REG_CAMADL_R1_CAMADL_IPUI_ERR_STAT                        CAMADL_R1_CAMADL_IPUI_ERR_STAT;                            /* 0108, 0x1A050108 */
    REG_CAMADL_R1_CAMADL_DMA_DEBUG_ADDR                       CAMADL_R1_CAMADL_DMA_DEBUG_ADDR;                           /* 010C, 0x1A05010C */
    REG_CAMADL_R1_CAMADL_DMA_RSV1                             CAMADL_R1_CAMADL_DMA_RSV1;                                 /* 0110, 0x1A050110 */
    REG_CAMADL_R1_CAMADL_DMA_RSV2                             CAMADL_R1_CAMADL_DMA_RSV2;                                 /* 0114, 0x1A050114 */
    REG_CAMADL_R1_CAMADL_DMA_RSV3                             CAMADL_R1_CAMADL_DMA_RSV3;                                 /* 0118, 0x1A050118 */
    REG_CAMADL_R1_CAMADL_DMA_RSV4                             CAMADL_R1_CAMADL_DMA_RSV4;                                 /* 011C, 0x1A05011C */
    REG_CAMADL_R1_CAMADL_DMA_RSV5                             CAMADL_R1_CAMADL_DMA_RSV5;                                 /* 0120, 0x1A050120 */
    REG_CAMADL_R1_CAMADL_DMA_RSV6                             CAMADL_R1_CAMADL_DMA_RSV6;                                 /* 0124, 0x1A050124 */
    REG_CAMADL_R1_CAMADL_DMA_DEBUG_SEL                        CAMADL_R1_CAMADL_DMA_DEBUG_SEL;                            /* 0128, 0x1A050128 */
    REG_CAMADL_R1_CAMADL_DMA_BW_SELF_TEST                     CAMADL_R1_CAMADL_DMA_BW_SELF_TEST;                         /* 012C, 0x1A05012C */
    UINT32                                                    rsv_0130[116];                                             /* 0130..02FF, 0x1A050130..1A0502FF */
    REG_CAMADL_R1_CAMADL_ADL_RESET                            CAMADL_R1_CAMADL_ADL_RESET;                                /* 0300, 0x1A050300 */
    REG_CAMADL_R1_CAMADL_ADL_CTL                              CAMADL_R1_CAMADL_ADL_CTL;                                  /* 0304, 0x1A050304 */
    UINT32                                                    rsv_0308[10];                                              /* 0308..032F, 0x1A050308..1A05032F */
    REG_CAMADL_R1_CAMADL_ADL_CROP_IN_START                    CAMADL_R1_CAMADL_ADL_CROP_IN_START;                        /* 0330, 0x1A050330 */
    REG_CAMADL_R1_CAMADL_ADL_CROP_IN_END                      CAMADL_R1_CAMADL_ADL_CROP_IN_END;                          /* 0334, 0x1A050334 */
    REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_START                   CAMADL_R1_CAMADL_ADL_CROP_OUT_START;                       /* 0338, 0x1A050338 */
    REG_CAMADL_R1_CAMADL_ADL_CROP_OUT_END                     CAMADL_R1_CAMADL_ADL_CROP_OUT_END;                         /* 033C, 0x1A05033C */
    REG_CAMADL_R1_CAMADL_ADL_DMA_ST                           CAMADL_R1_CAMADL_ADL_DMA_ST;                               /* 0340, 0x1A050340 */
    REG_CAMADL_R1_CAMADL_ADL_DCM_DIS                          CAMADL_R1_CAMADL_ADL_DCM_DIS;                              /* 0344, 0x1A050344 */
    REG_CAMADL_R1_CAMADL_ADL_DCM_ST                           CAMADL_R1_CAMADL_ADL_DCM_ST;                               /* 0348, 0x1A050348 */
    REG_CAMADL_R1_CAMADL_ADL_DMA_ERR_ST                       CAMADL_R1_CAMADL_ADL_DMA_ERR_ST;                           /* 034C, 0x1A05034C */
    REG_CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG                      CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG;                          /* 0350, 0x1A050350 */
    REG_CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG                      CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG;                          /* 0354, 0x1A050354 */
    UINT32                                                    rsv_0358[6];                                               /* 0358..036F, 0x1A050358..1A05036F */
    REG_CAMADL_R1_CAMADL_ADL_SPARE                            CAMADL_R1_CAMADL_ADL_SPARE;                                /* 0370, 0x1A050370 */
    UINT32                                                    rsv_0374[3];                                               /* 0374..037F, 0x1A050374..1A05037F */
    REG_CAMADL_R1_CAMADL_ADL_INFO00                           CAMADL_R1_CAMADL_ADL_INFO00;                               /* 0380, 0x1A050380 */
    REG_CAMADL_R1_CAMADL_ADL_INFO01                           CAMADL_R1_CAMADL_ADL_INFO01;                               /* 0384, 0x1A050384 */
    REG_CAMADL_R1_CAMADL_ADL_INFO02                           CAMADL_R1_CAMADL_ADL_INFO02;                               /* 0388, 0x1A050388 */
    REG_CAMADL_R1_CAMADL_ADL_INFO03                           CAMADL_R1_CAMADL_ADL_INFO03;                               /* 038C, 0x1A05038C */
    REG_CAMADL_R1_CAMADL_ADL_INFO04                           CAMADL_R1_CAMADL_ADL_INFO04;                               /* 0390, 0x1A050390 */
    REG_CAMADL_R1_CAMADL_ADL_INFO05                           CAMADL_R1_CAMADL_ADL_INFO05;                               /* 0394, 0x1A050394 */
    REG_CAMADL_R1_CAMADL_ADL_INFO06                           CAMADL_R1_CAMADL_ADL_INFO06;                               /* 0398, 0x1A050398 */
    REG_CAMADL_R1_CAMADL_ADL_INFO07                           CAMADL_R1_CAMADL_ADL_INFO07;                               /* 039C, 0x1A05039C */
    REG_CAMADL_R1_CAMADL_ADL_INFO08                           CAMADL_R1_CAMADL_ADL_INFO08;                               /* 03A0, 0x1A0503A0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO09                           CAMADL_R1_CAMADL_ADL_INFO09;                               /* 03A4, 0x1A0503A4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO10                           CAMADL_R1_CAMADL_ADL_INFO10;                               /* 03A8, 0x1A0503A8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO11                           CAMADL_R1_CAMADL_ADL_INFO11;                               /* 03AC, 0x1A0503AC */
    REG_CAMADL_R1_CAMADL_ADL_INFO12                           CAMADL_R1_CAMADL_ADL_INFO12;                               /* 03B0, 0x1A0503B0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO13                           CAMADL_R1_CAMADL_ADL_INFO13;                               /* 03B4, 0x1A0503B4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO14                           CAMADL_R1_CAMADL_ADL_INFO14;                               /* 03B8, 0x1A0503B8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO15                           CAMADL_R1_CAMADL_ADL_INFO15;                               /* 03BC, 0x1A0503BC */
    REG_CAMADL_R1_CAMADL_ADL_INFO16                           CAMADL_R1_CAMADL_ADL_INFO16;                               /* 03C0, 0x1A0503C0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO17                           CAMADL_R1_CAMADL_ADL_INFO17;                               /* 03C4, 0x1A0503C4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO18                           CAMADL_R1_CAMADL_ADL_INFO18;                               /* 03C8, 0x1A0503C8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO19                           CAMADL_R1_CAMADL_ADL_INFO19;                               /* 03CC, 0x1A0503CC */
    REG_CAMADL_R1_CAMADL_ADL_INFO20                           CAMADL_R1_CAMADL_ADL_INFO20;                               /* 03D0, 0x1A0503D0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO21                           CAMADL_R1_CAMADL_ADL_INFO21;                               /* 03D4, 0x1A0503D4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO22                           CAMADL_R1_CAMADL_ADL_INFO22;                               /* 03D8, 0x1A0503D8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO23                           CAMADL_R1_CAMADL_ADL_INFO23;                               /* 03DC, 0x1A0503DC */
    REG_CAMADL_R1_CAMADL_ADL_INFO24                           CAMADL_R1_CAMADL_ADL_INFO24;                               /* 03E0, 0x1A0503E0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO25                           CAMADL_R1_CAMADL_ADL_INFO25;                               /* 03E4, 0x1A0503E4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO26                           CAMADL_R1_CAMADL_ADL_INFO26;                               /* 03E8, 0x1A0503E8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO27                           CAMADL_R1_CAMADL_ADL_INFO27;                               /* 03EC, 0x1A0503EC */
    REG_CAMADL_R1_CAMADL_ADL_INFO28                           CAMADL_R1_CAMADL_ADL_INFO28;                               /* 03F0, 0x1A0503F0 */
    REG_CAMADL_R1_CAMADL_ADL_INFO29                           CAMADL_R1_CAMADL_ADL_INFO29;                               /* 03F4, 0x1A0503F4 */
    REG_CAMADL_R1_CAMADL_ADL_INFO30                           CAMADL_R1_CAMADL_ADL_INFO30;                               /* 03F8, 0x1A0503F8 */
    REG_CAMADL_R1_CAMADL_ADL_INFO31                           CAMADL_R1_CAMADL_ADL_INFO31;                               /* 03FC, 0x1A0503FC */
}camadl_reg_t;

/* auto insert ralf auto gen above */

#endif // _ISP_REG_CAM_H_
