{"Source Block": ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@218:252@HdlStmProcess", "            end\n        end\n    end\nend\n\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_cur_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n\n        drop_frame_reg <= 1'b0;\n        overflow_reg <= 1'b0;\n        bad_frame_reg <= 1'b0;\n        good_frame_reg <= 1'b0;\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_cur_reg <= wr_ptr_cur_next;\n        wr_ptr_gray_reg <= wr_ptr_gray_next;\n\n        drop_frame_reg <= drop_frame_next;\n        overflow_reg <= overflow_next;\n        bad_frame_reg <= bad_frame_next;\n        good_frame_reg <= good_frame_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tkeep, input_axis_tdata};\n    end\nend\n\n// pointer synchronization\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        rd_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_fifo_64.v@151:183", "            end\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_cur_reg <= {ADDR_WIDTH+1{1'b0}};\n\n        drop_frame_reg <= 1'b0;\n        overflow_reg <= 1'b0;\n        bad_frame_reg <= 1'b0;\n        good_frame_reg <= 1'b0;\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_cur_reg <= wr_ptr_cur_next;\n\n        drop_frame_reg <= drop_frame_next;\n        overflow_reg <= overflow_next;\n        bad_frame_reg <= bad_frame_next;\n        good_frame_reg <= good_frame_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tkeep, input_axis_tdata};\n    end\nend\n\n// Read logic\nalways @* begin\n    read = 1'b0;\n\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@213:247", "            end\n        end\n    end\nend\n\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_cur_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n\n        drop_frame_reg <= 1'b0;\n        overflow_reg <= 1'b0;\n        bad_frame_reg <= 1'b0;\n        good_frame_reg <= 1'b0;\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_cur_reg <= wr_ptr_cur_next;\n        wr_ptr_gray_reg <= wr_ptr_gray_next;\n\n        drop_frame_reg <= drop_frame_next;\n        overflow_reg <= overflow_next;\n        bad_frame_reg <= bad_frame_next;\n        good_frame_reg <= good_frame_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tdata};\n    end\nend\n\n// pointer synchronization\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        rd_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@146:178", "            end\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_cur_reg <= {ADDR_WIDTH+1{1'b0}};\n\n        drop_frame_reg <= 1'b0;\n        overflow_reg <= 1'b0;\n        bad_frame_reg <= 1'b0;\n        good_frame_reg <= 1'b0;\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_cur_reg <= wr_ptr_cur_next;\n\n        drop_frame_reg <= drop_frame_next;\n        overflow_reg <= overflow_next;\n        bad_frame_reg <= bad_frame_next;\n        good_frame_reg <= good_frame_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tdata};\n    end\nend\n\n// Read logic\nalways @* begin\n    read = 1'b0;\n\n"]], "Diff Content": {"Delete": [[245, "        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tkeep, input_axis_tdata};\n"]], "Add": [[245, "        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= mem_write_data;\n"]]}}