#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Oct  8 23:30:12 2019
# Process ID: 1720
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6269.438 ; gain = 87.633 ; free physical = 5284 ; free virtual = 8599
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adder_datapath' is not ideal for floorplanning, since the cellview 'adder_datapath' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6574.609 ; gain = 0.000 ; free physical = 4917 ; free virtual = 8287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6677.863 ; gain = 378.410 ; free physical = 4827 ; free virtual = 8201
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tester_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_datapath
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tester_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tester_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tester_time_synth.sdf", for root module "tester/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tester_time_synth.sdf", for root module "tester/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.adder_datapath
Compiling architecture behavioral of entity xil_defaultlib.tester
Built simulation snapshot tester_time_synth

****** Webtalk v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/xsim.dir/tester_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/xsim.dir/tester_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct  8 23:35:37 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  8 23:35:37 2019...
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 7050.465 ; gain = 0.000 ; free physical = 4284 ; free virtual = 7810
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tester_time_synth -key {Post-Synthesis:sim_1:Timing:tester} -tclbatch {tester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7111.273 ; gain = 51.836 ; free physical = 4211 ; free virtual = 7748
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tester_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 7111.273 ; gain = 811.820 ; free physical = 4211 ; free virtual = 7748
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7246.598 ; gain = 113.066 ; free physical = 4142 ; free virtual = 7682
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: adder_datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 7255.223 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7659
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7255.223 ; gain = 0.000 ; free physical = 4134 ; free virtual = 7684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7255.223 ; gain = 0.000 ; free physical = 4131 ; free virtual = 7681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7255.223 ; gain = 0.000 ; free physical = 4131 ; free virtual = 7681
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7295.035 ; gain = 0.000 ; free physical = 4053 ; free virtual = 7603
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7297.035 ; gain = 41.812 ; free physical = 4017 ; free virtual = 7567
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7297.035 ; gain = 41.812 ; free physical = 4017 ; free virtual = 7567
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adder_datapath' is not ideal for floorplanning, since the cellview 'adder_datapath' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7297.035 ; gain = 0.000 ; free physical = 4028 ; free virtual = 7579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7404.848 ; gain = 105.812 ; free physical = 3989 ; free virtual = 7541
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7510.199 ; gain = 0.000 ; free physical = 3696 ; free virtual = 7455
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 12:54:22 2019...
