// Code your design here
module mux2to1_with_dff(
  input wire [1:0] a,
  input wire select,
  input wire clk,
  output reg out
);

  always @(posedge clk) begin
    if (select == 1'b0)
      out <= a[0];
    else
      out <= a[1];
  end

endmodule
