
test-19.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ae4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  08010c88  08010c88  00011c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080111a8  080111a8  00013494  2**0
                  CONTENTS
  4 .ARM          00000008  080111a8  080111a8  000121a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080111b0  080111b0  00013494  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080111b0  080111b0  000121b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080111b4  080111b4  000121b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000494  20000000  080111b8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  20000494  0801164c  00013494  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a40  0801164c  00013a40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013494  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021d79  00000000  00000000  000134c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004780  00000000  00000000  0003523d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  000399c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c1  00000000  00000000  0003b330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d1eb  00000000  00000000  0003c6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eb83  00000000  00000000  000598dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f45d  00000000  00000000  0007845f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001178bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e3c  00000000  00000000  00117900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  0011f73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000494 	.word	0x20000494
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010c6c 	.word	0x08010c6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000498 	.word	0x20000498
 80001dc:	08010c6c 	.word	0x08010c6c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <_ZN12ColoredBlockC1EP12ConveyorBelt>:
 * @date Jun 6, 2024
 */

#include "ColoredBlock.h"

ColoredBlock::ColoredBlock(ConveyorBelt* conveyor)
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <_ZN12ColoredBlockC1EP12ConveyorBelt+0x28>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f04f 0200 	mov.w	r2, #0
 8000f5e:	605a      	str	r2, [r3, #4]
{
	// TODO Auto-generated constructor stub
}
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	08010da8 	.word	0x08010da8

08000f74 <_ZN12ColoredBlock15update_positionEf>:

void ColoredBlock::update_position(float new_position)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	ed87 0a00 	vstr	s0, [r7]
	position = new_position;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	605a      	str	r2, [r3, #4]
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_ZN12ColoredBlock12update_colorEb>:

void ColoredBlock::update_color(bool new_color)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	70fb      	strb	r3, [r7, #3]
	color = new_color;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	78fa      	ldrb	r2, [r7, #3]
 8000fa2:	721a      	strb	r2, [r3, #8]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <_ZN12ColoredBlockD1Ev>:

ColoredBlock::~ColoredBlock()
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	4a04      	ldr	r2, [pc, #16]	@ (8000fcc <_ZN12ColoredBlockD1Ev+0x1c>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	601a      	str	r2, [r3, #0]
{
}
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	08010da8 	.word	0x08010da8

08000fd0 <_ZN12ColoredBlockD0Ev>:
ColoredBlock::~ColoredBlock()
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
}
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ffe9 	bl	8000fb0 <_ZN12ColoredBlockD1Ev>
 8000fde:	210c      	movs	r1, #12
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f00c ffcc 	bl	800df7e <_ZdlPvj>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <_ZN12ConveyorBeltC1EP13PololuEncoderf>:
 * @date Jun 6, 2024
 */

#include "ConveyorBelt.h"

ConveyorBelt::ConveyorBelt(PololuEncoder* encoder,
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	ed87 0a01 	vstr	s0, [r7, #4]
						   float roller_diameter_mm)
							: encoder(encoder),
							  roller_diameter_mm(roller_diameter_mm)
 8000ffe:	4a0b      	ldr	r2, [pc, #44]	@ (800102c <_ZN12ConveyorBeltC1EP13PololuEncoderf+0x3c>)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	601a      	str	r2, [r3, #0]
							: encoder(encoder),
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	605a      	str	r2, [r3, #4]
							  roller_diameter_mm(roller_diameter_mm)
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001012:	edc7 7a00 	vstr	s15, [r7]
 8001016:	783b      	ldrb	r3, [r7, #0]
 8001018:	b2da      	uxtb	r2, r3
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	721a      	strb	r2, [r3, #8]
{
}
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4618      	mov	r0, r3
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	08010db8 	.word	0x08010db8

08001030 <_ZN12ConveyorBelt12get_positionEv>:

float ConveyorBelt::get_position()
{
 8001030:	b5b0      	push	{r4, r5, r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	// Get the latest encoder position in ticks
	// encoder->update();
	int32_t encoder_count = encoder->get_position();
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fa85 	bl	800154c <_ZN13PololuEncoder12get_positionEv>
 8001042:	60f8      	str	r0, [r7, #12]

	// Convert that to a number of revolutions, then a linear position
	float revolutions = encoder_count/(encoder->gear_ratio * (float)encoder->CPR);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	ed93 7a03 	vldr	s14, [r3, #12]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001066:	ee27 7a27 	vmul.f32	s14, s14, s15
 800106a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106e:	edc7 7a02 	vstr	s15, [r7, #8]
	linear_position = revolutions*3.14159*2*roller_diameter_mm/2;
 8001072:	68b8      	ldr	r0, [r7, #8]
 8001074:	f7ff fa70 	bl	8000558 <__aeabi_f2d>
 8001078:	a31b      	add	r3, pc, #108	@ (adr r3, 80010e8 <_ZN12ConveyorBelt12get_positionEv+0xb8>)
 800107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107e:	f7ff fac3 	bl	8000608 <__aeabi_dmul>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	f7ff f905 	bl	800029c <__adddf3>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4614      	mov	r4, r2
 8001098:	461d      	mov	r5, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	7a1b      	ldrb	r3, [r3, #8]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa48 	bl	8000534 <__aeabi_i2d>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4620      	mov	r0, r4
 80010aa:	4629      	mov	r1, r5
 80010ac:	f7ff faac 	bl	8000608 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010c0:	f7ff fbcc 	bl	800085c <__aeabi_ddiv>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f7ff fd74 	bl	8000bb8 <__aeabi_d2f>
 80010d0:	4602      	mov	r2, r0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	60da      	str	r2, [r3, #12]
	return linear_position;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	ee07 3a90 	vmov	s15, r3
}
 80010de:	eeb0 0a67 	vmov.f32	s0, s15
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bdb0      	pop	{r4, r5, r7, pc}
 80010e8:	f01b866e 	.word	0xf01b866e
 80010ec:	400921f9 	.word	0x400921f9

080010f0 <_ZN12ConveyorBeltD1Ev>:
    int string_length = snprintf(my_message, MESSAGE_LENGTH, "Conveyor Belt Position: %*.3f mm.\r\n",
                             VALUE_WIDTH, linear_position);
    HAL_UART_Transmit(uart_handle, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
}

ConveyorBelt::~ConveyorBelt()
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	4a04      	ldr	r2, [pc, #16]	@ (800110c <_ZN12ConveyorBeltD1Ev+0x1c>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	601a      	str	r2, [r3, #0]
{
	// Nothing needed
}
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	08010db8 	.word	0x08010db8

08001110 <_ZN12ConveyorBeltD0Ev>:
ConveyorBelt::~ConveyorBelt()
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
}
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ffe9 	bl	80010f0 <_ZN12ConveyorBeltD1Ev>
 800111e:	2110      	movs	r1, #16
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f00c ff2c 	bl	800df7e <_ZdlPvj>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <_ZN12MotorControlC1EP15TB6612FNG_MotorP13PololuEncodermfff>:
 * @date Jun 2, 2024
 */

#include "MotorControl.h"

MotorControl::MotorControl(
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	61f8      	str	r0, [r7, #28]
 8001138:	61b9      	str	r1, [r7, #24]
 800113a:	617a      	str	r2, [r7, #20]
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001142:	edc7 0a02 	vstr	s1, [r7, #8]
 8001146:	ed87 1a01 	vstr	s2, [r7, #4]
		: motor(motor),
		  encoder(encoder),
		  control_frequency_Hz(control_frequency_Hz),
		  K_P(K_P),
		  K_I(K_I),
		  K_D(K_D)
 800114a:	4a16      	ldr	r2, [pc, #88]	@ (80011a4 <_ZN12MotorControlC1EP15TB6612FNG_MotorP13PololuEncodermfff+0x74>)
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	601a      	str	r2, [r3, #0]
		: motor(motor),
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	605a      	str	r2, [r3, #4]
		  encoder(encoder),
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	609a      	str	r2, [r3, #8]
		  control_frequency_Hz(control_frequency_Hz),
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	60da      	str	r2, [r3, #12]
		  K_P(K_P),
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	611a      	str	r2, [r3, #16]
		  K_I(K_I),
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	68ba      	ldr	r2, [r7, #8]
 800116c:	615a      	str	r2, [r3, #20]
		  K_D(K_D)
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	619a      	str	r2, [r3, #24]
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	61da      	str	r2, [r3, #28]
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	621a      	str	r2, [r3, #32]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	625a      	str	r2, [r3, #36]	@ 0x24
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	2200      	movs	r2, #0
 8001190:	859a      	strh	r2, [r3, #44]	@ 0x2c
{
	reinitialize();
 8001192:	69f8      	ldr	r0, [r7, #28]
 8001194:	f000 f8ff 	bl	8001396 <_ZN12MotorControl12reinitializeEv>
}
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	4618      	mov	r0, r3
 800119c:	3720      	adds	r7, #32
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	08010dc8 	.word	0x08010dc8

080011a8 <_ZN12MotorControlD1Ev>:

MotorControl::~MotorControl()
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	4a06      	ldr	r2, [pc, #24]	@ (80011cc <_ZN12MotorControlD1Ev+0x24>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	601a      	str	r2, [r3, #0]
{
	motor->stop();
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 fd3b 	bl	8002c36 <_ZN15TB6612FNG_Motor4stopEv>
}
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	08010dc8 	.word	0x08010dc8

080011d0 <_ZN12MotorControlD0Ev>:
MotorControl::~MotorControl()
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
}
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff ffe5 	bl	80011a8 <_ZN12MotorControlD1Ev>
 80011de:	2134      	movs	r1, #52	@ 0x34
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f00c fecc 	bl	800df7e <_ZdlPvj>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_ZN12MotorControl3runEf>:
    HAL_UART_Transmit(uart_handle, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
    encoder->debug_message(uart_handle);
}

void MotorControl::run(float setpoint)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	ed87 0a00 	vstr	s0, [r7]
	// Store to the class
	SP = setpoint;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	631a      	str	r2, [r3, #48]	@ 0x30

	// Grab the latest data from the encoder.
	encoder->update();
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f946 	bl	8001498 <_ZN13PololuEncoder6updateEv>
	float process_value = encoder->get_speed(control_frequency_Hz);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689a      	ldr	r2, [r3, #8]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	4619      	mov	r1, r3
 8001216:	4610      	mov	r0, r2
 8001218:	f000 f9a4 	bl	8001564 <_ZN13PololuEncoder9get_speedEm>
 800121c:	ed87 0a03 	vstr	s0, [r7, #12]

	// Get the effort and send to motor
	get_effort_sat(setpoint, process_value);
 8001220:	edd7 0a03 	vldr	s1, [r7, #12]
 8001224:	ed97 0a00 	vldr	s0, [r7]
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 f80f 	bl	800124c <_ZN12MotorControl14get_effort_satEff>
	motor->set_duty(effort, saturation_limit);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6858      	ldr	r0, [r3, #4]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f9b3 102c 	ldrsh.w	r1, [r3, #44]	@ 0x2c
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800123e:	461a      	mov	r2, r3
 8001240:	f001 fc7a 	bl	8002b38 <_ZN15TB6612FNG_Motor8set_dutyEss>
}
 8001244:	bf00      	nop
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <_ZN12MotorControl14get_effort_satEff>:

int16_t MotorControl::get_effort_sat(
					float setpoint,
					float process_value
					)
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	@ 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	ed87 0a02 	vstr	s0, [r7, #8]
 8001258:	edc7 0a01 	vstr	s1, [r7, #4]
	// Calculating error for P control
	error = setpoint - process_value; // RPM, a float
 800125c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001260:	edd7 7a01 	vldr	s15, [r7, #4]
 8001264:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	edc3 7a08 	vstr	s15, [r3, #32]

	// Calculating running error for I control
	running_error += error/(control_frequency_Hz); // RPM*s, float arithmetic cast to an int
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	ed93 6a08 	vldr	s12, [r3, #32]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001286:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800128a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
//	{
//		running_error += 0;
//	}

	// Calculating error slope for D control
	error_slope = (error-last_error)*((float)control_frequency_Hz); // RPM/s, a float
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	ed93 7a08 	vldr	s14, [r3, #32]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	edd3 7a07 	vldr	s15, [r3, #28]
 80012a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	ee07 3a90 	vmov	s15, r3
 80012ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	last_error = error;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6a1a      	ldr	r2, [r3, #32]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	61da      	str	r2, [r3, #28]

	// Controller effort
    float P_effort = K_P*error;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	ed93 7a04 	vldr	s14, [r3, #16]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	edd3 7a08 	vldr	s15, [r3, #32]
 80012ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d2:	edc7 7a07 	vstr	s15, [r7, #28]
    float I_effort = K_I*running_error;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	ed93 7a05 	vldr	s14, [r3, #20]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e6:	edc7 7a06 	vstr	s15, [r7, #24]
    float D_effort = K_D*error_slope;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fa:	edc7 7a05 	vstr	s15, [r7, #20]
    float effort_unsat = P_effort + I_effort + D_effort;
 80012fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8001302:	edd7 7a06 	vldr	s15, [r7, #24]
 8001306:	ee77 7a27 	vadd.f32	s15, s14, s15
 800130a:	ed97 7a05 	vldr	s14, [r7, #20]
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	edc7 7a04 	vstr	s15, [r7, #16]

    // Saturation
	if (effort_unsat > (float)saturation_limit)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800131c:	ee07 3a90 	vmov	s15, r3
 8001320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001324:	ed97 7a04 	vldr	s14, [r7, #16]
 8001328:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001330:	dd05      	ble.n	800133e <_ZN12MotorControl14get_effort_satEff+0xf2>
	{
		effort = saturation_limit;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	859a      	strh	r2, [r3, #44]	@ 0x2c
 800133c:	e022      	b.n	8001384 <_ZN12MotorControl14get_effort_satEff+0x138>
	}
	else if (effort_unsat < -1*(float)saturation_limit)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134c:	eef1 7a67 	vneg.f32	s15, s15
 8001350:	ed97 7a04 	vldr	s14, [r7, #16]
 8001354:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	d509      	bpl.n	8001372 <_ZN12MotorControl14get_effort_satEff+0x126>
	{
		effort = -saturation_limit;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001364:	b29b      	uxth	r3, r3
 8001366:	425b      	negs	r3, r3
 8001368:	b29b      	uxth	r3, r3
 800136a:	b21a      	sxth	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8001370:	e008      	b.n	8001384 <_ZN12MotorControl14get_effort_satEff+0x138>
	}
	else
	{
		effort = (int16_t)effort_unsat;
 8001372:	edd7 7a04 	vldr	s15, [r7, #16]
 8001376:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800137a:	ee17 3a90 	vmov	r3, s15
 800137e:	b21a      	sxth	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	859a      	strh	r2, [r3, #44]	@ 0x2c
	}

	return effort;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <_ZN12MotorControl12reinitializeEv>:

void MotorControl::reinitialize()
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
	// Stop motor
	motor->set_duty(0);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2264      	movs	r2, #100	@ 0x64
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f001 fbc6 	bl	8002b38 <_ZN15TB6612FNG_Motor8set_dutyEss>

	// Reset important stuff
	last_error = 0;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	61da      	str	r2, [r3, #28]
    error = 0;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f04f 0200 	mov.w	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
    effort = 0;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    running_error = 0; // Most important
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24

    // Grab the new saturation limit.
    saturation_limit = motor->timer_handle->Instance->ARR; // Assuming no prescalar is used.
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb>:
 * @date Jun 2, 2024
 */

#include "PololuEncoder.h"

PololuEncoder::PololuEncoder(
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	4611      	mov	r1, r2
 80013f0:	ed87 0a00 	vstr	s0, [r7]
 80013f4:	461a      	mov	r2, r3
 80013f6:	460b      	mov	r3, r1
 80013f8:	80fb      	strh	r3, [r7, #6]
 80013fa:	4613      	mov	r3, r2
 80013fc:	717b      	strb	r3, [r7, #5]
		)
		: timer_handle(timer_handle),
		  CPR(CPR),
		  gear_ratio(gear_ratio),
		  timer_bit_size(timer_bit_size),
		  interrupt_mode(interrupt_mode)
 80013fe:	4a25      	ldr	r2, [pc, #148]	@ (8001494 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0xb0>)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	601a      	str	r2, [r3, #0]
		: timer_handle(timer_handle),
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	605a      	str	r2, [r3, #4]
		  CPR(CPR),
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	88fa      	ldrh	r2, [r7, #6]
 800140e:	811a      	strh	r2, [r3, #8]
		  gear_ratio(gear_ratio),
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	60da      	str	r2, [r3, #12]
		  timer_bit_size(timer_bit_size),
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	797a      	ldrb	r2, [r7, #5]
 800141a:	741a      	strb	r2, [r3, #16]
		  interrupt_mode(interrupt_mode)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	7e3a      	ldrb	r2, [r7, #24]
 8001420:	745a      	strb	r2, [r3, #17]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2200      	movs	r2, #0
 8001426:	825a      	strh	r2, [r3, #18]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2200      	movs	r2, #0
 800142c:	829a      	strh	r2, [r3, #20]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2200      	movs	r2, #0
 8001432:	82da      	strh	r2, [r3, #22]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
{
	// Start encoder
	if (interrupt_mode)
 8001442:	7e3b      	ldrb	r3, [r7, #24]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d004      	beq.n	8001452 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x6e>
	{
		HAL_TIM_Encoder_Start_IT(timer_handle, TIM_CHANNEL_ALL);
 8001448:	213c      	movs	r1, #60	@ 0x3c
 800144a:	68b8      	ldr	r0, [r7, #8]
 800144c:	f006 f851 	bl	80074f2 <HAL_TIM_Encoder_Start_IT>
 8001450:	e003      	b.n	800145a <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x76>
	}
	else
	{
		HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 8001452:	213c      	movs	r1, #60	@ 0x3c
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f005 ff27 	bl	80072a8 <HAL_TIM_Encoder_Start>
	}

	// Number of bits for the select timer
	if (timer_bit_size == 32)
 800145a:	797b      	ldrb	r3, [r7, #5]
 800145c:	2b20      	cmp	r3, #32
 800145e:	d104      	bne.n	800146a <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x86>
	{
		max_count = 0xffffffff;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f04f 32ff 	mov.w	r2, #4294967295
 8001466:	621a      	str	r2, [r3, #32]
 8001468:	e003      	b.n	8001472 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x8e>
	}
	else
	{
		max_count = 0xffff;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001470:	621a      	str	r2, [r3, #32]
	}

	// Set pertinent values for later.
	half_max_count = max_count/2;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	085b      	lsrs	r3, r3, #1
 8001478:	461a      	mov	r2, r3
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	625a      	str	r2, [r3, #36]	@ 0x24
	neg_half_max_count = -half_max_count;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001482:	425a      	negs	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	08010dd8 	.word	0x08010dd8

08001498 <_ZN13PololuEncoder6updateEv>:

void PololuEncoder::update()
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	// Read encoder
	if (not interrupt_mode)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	7c5b      	ldrb	r3, [r3, #17]
 80014a4:	f083 0301 	eor.w	r3, r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d006      	beq.n	80014bc <_ZN13PololuEncoder6updateEv+0x24>
	{
		count = __HAL_TIM_GET_COUNTER(timer_handle);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	82da      	strh	r2, [r3, #22]
	}
	delta = (int32_t) (count-last_count);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	8ada      	ldrh	r2, [r3, #22]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	8a9b      	ldrh	r3, [r3, #20]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	825a      	strh	r2, [r3, #18]
	last_count = count;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	8ada      	ldrh	r2, [r3, #22]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	829a      	strh	r2, [r3, #20]

	// Fix delta from timer overflow
	if (delta > half_max_count)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014dc:	461a      	mov	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e2:	429a      	cmp	r2, r3
 80014e4:	dd0e      	ble.n	8001504 <_ZN13PololuEncoder6updateEv+0x6c>
	{
		// We've overflowed in the negative direction.
		delta -= max_count + 1;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a1b      	ldr	r3, [r3, #32]
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	3b01      	subs	r3, #1
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	825a      	strh	r2, [r3, #18]
 8001502:	e015      	b.n	8001530 <_ZN13PololuEncoder6updateEv+0x98>
	}
	else if (delta < neg_half_max_count)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800150a:	461a      	mov	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001510:	429a      	cmp	r2, r3
 8001512:	da0d      	bge.n	8001530 <_ZN13PololuEncoder6updateEv+0x98>
	{
	    // We've overflowed in the positive direciton.
		delta += max_count + 1;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800151a:	b29a      	uxth	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	b29b      	uxth	r3, r3
 8001522:	4413      	add	r3, r2
 8001524:	b29b      	uxth	r3, r3
 8001526:	3301      	adds	r3, #1
 8001528:	b29b      	uxth	r3, r3
 800152a:	b21a      	sxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	825a      	strh	r2, [r3, #18]
	}

	// Finish up
	position += delta;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800153a:	441a      	add	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	619a      	str	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <_ZN13PololuEncoder12get_positionEv>:
{
	position = 0;
}

int32_t PololuEncoder::get_position()
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	return position;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	699b      	ldr	r3, [r3, #24]
}
 8001558:	4618      	mov	r0, r3
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <_ZN13PololuEncoder9get_speedEm>:
{
	return delta;
}

float PololuEncoder::get_speed(uint32_t control_frequency_Hz)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	float numerator = delta*(float)control_frequency_Hz*60;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001574:	ee07 3a90 	vmov	s15, r3
 8001578:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	ee07 3a90 	vmov	s15, r3
 8001582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80015dc <_ZN13PololuEncoder9get_speedEm+0x78>
 800158e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001592:	edc7 7a03 	vstr	s15, [r7, #12]
	float denominator = (float)CPR*gear_ratio;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80015aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ae:	edc7 7a02 	vstr	s15, [r7, #8]
    speed = numerator/denominator; //RPM
 80015b2:	edd7 6a03 	vldr	s13, [r7, #12]
 80015b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80015ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a07 	vstr	s15, [r3, #28]
    return speed;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	ee07 3a90 	vmov	s15, r3
}
 80015cc:	eeb0 0a67 	vmov.f32	s0, s15
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	42700000 	.word	0x42700000

080015e0 <_ZN13PololuEncoderD1Ev>:
                             VALUE_WIDTH, delta,
							 VALUE_WIDTH+3, speed);
    HAL_UART_Transmit(uart_handle, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
}

PololuEncoder::~PololuEncoder()
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4a0c      	ldr	r2, [pc, #48]	@ (800161c <_ZN13PololuEncoderD1Ev+0x3c>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	601a      	str	r2, [r3, #0]
{
	// Stop encoder
	if (interrupt_mode)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7c5b      	ldrb	r3, [r3, #17]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d006      	beq.n	8001604 <_ZN13PololuEncoderD1Ev+0x24>
	{
		HAL_TIM_Encoder_Stop_IT(timer_handle, TIM_CHANNEL_ALL);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	213c      	movs	r1, #60	@ 0x3c
 80015fc:	4618      	mov	r0, r3
 80015fe:	f006 f826 	bl	800764e <HAL_TIM_Encoder_Stop_IT>
 8001602:	e005      	b.n	8001610 <_ZN13PololuEncoderD1Ev+0x30>
	}
	else
	{
		HAL_TIM_Encoder_Stop(timer_handle, TIM_CHANNEL_ALL);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	213c      	movs	r1, #60	@ 0x3c
 800160a:	4618      	mov	r0, r3
 800160c:	f005 feda 	bl	80073c4 <HAL_TIM_Encoder_Stop>
	}
}
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	08010dd8 	.word	0x08010dd8

08001620 <_ZN13PololuEncoderD0Ev>:
PololuEncoder::~PololuEncoder()
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
}
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ffd9 	bl	80015e0 <_ZN13PololuEncoderD1Ev>
 800162e:	212c      	movs	r1, #44	@ 0x2c
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f00c fca4 	bl	800df7e <_ZdlPvj>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <_ZN11PololuServoC1EP17TIM_HandleTypeDefmtmtttt>:
 * @date Jun 3, 2024
 */

#include "PololuServo.h"

PololuServo::PololuServo(TIM_HandleTypeDef* timer_handle,
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	807b      	strh	r3, [r7, #2]
						  PWM_period_us(PWM_period_us),
						  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
						  maximum_angle_magnitude(maximum_angle_magnitude),
						  full_left_pulse_width_us(full_left_pulse_width_us),
						  neutral_pulse_width_us(neutral_pulse_width_us),
						  full_right_pulse_width_us(full_right_pulse_width_us)
 800164e:	4a1e      	ldr	r2, [pc, #120]	@ (80016c8 <_ZN11PololuServoC1EP17TIM_HandleTypeDefmtmtttt+0x88>)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	601a      	str	r2, [r3, #0]
						: timer_handle(timer_handle),
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	605a      	str	r2, [r3, #4]
						  timer_channel(timer_channel),
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	609a      	str	r2, [r3, #8]
						  PWM_period_us(PWM_period_us),
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	887a      	ldrh	r2, [r7, #2]
 8001664:	819a      	strh	r2, [r3, #12]
						  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	611a      	str	r2, [r3, #16]
						  maximum_angle_magnitude(maximum_angle_magnitude),
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	8bba      	ldrh	r2, [r7, #28]
 8001670:	829a      	strh	r2, [r3, #20]
						  full_left_pulse_width_us(full_left_pulse_width_us),
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	8c3a      	ldrh	r2, [r7, #32]
 8001676:	82da      	strh	r2, [r3, #22]
						  neutral_pulse_width_us(neutral_pulse_width_us),
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800167c:	831a      	strh	r2, [r3, #24]
						  full_right_pulse_width_us(full_right_pulse_width_us)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001682:	835a      	strh	r2, [r3, #26]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800168a:	839a      	strh	r2, [r3, #28]
{
	// Set correct PWM period.
	timer_handle->Instance->ARR = autoreload_value;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	8b9a      	ldrh	r2, [r3, #28]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	62da      	str	r2, [r3, #44]	@ 0x2c
	timer_handle->Instance->PSC = (CPU_clock_speed_MHz * PWM_period_us)/autoreload_value;
 8001696:	887b      	ldrh	r3, [r7, #2]
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	fb03 f202 	mul.w	r2, r3, r2
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	8b9b      	ldrh	r3, [r3, #28]
 80016a2:	4619      	mov	r1, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fbb2 f2f1 	udiv	r2, r2, r1
 80016ac:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_TIM_PWM_Start(timer_handle, timer_channel);
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	68b8      	ldr	r0, [r7, #8]
 80016b2:	f005 fa1d 	bl	8006af0 <HAL_TIM_PWM_Start>

	// Home servo
	set_position(0);
 80016b6:	2100      	movs	r1, #0
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f000 f807 	bl	80016cc <_ZN11PololuServo12set_positionEs>
}
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4618      	mov	r0, r3
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	08010de8 	.word	0x08010de8

080016cc <_ZN11PololuServo12set_positionEs>:

void PololuServo::set_position(int16_t position_deg) // should be int8_t
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
	// Saturate requested position
	if (position_deg > maximum_angle_magnitude){
 80016d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	8a92      	ldrh	r2, [r2, #20]
 80016e0:	4293      	cmp	r3, r2
 80016e2:	dd03      	ble.n	80016ec <_ZN11PololuServo12set_positionEs+0x20>
		position_deg = maximum_angle_magnitude;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	8a9b      	ldrh	r3, [r3, #20]
 80016e8:	807b      	strh	r3, [r7, #2]
 80016ea:	e00b      	b.n	8001704 <_ZN11PololuServo12set_positionEs+0x38>
	}
	else if (position_deg < -maximum_angle_magnitude)
 80016ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	8a9b      	ldrh	r3, [r3, #20]
 80016f4:	425b      	negs	r3, r3
 80016f6:	429a      	cmp	r2, r3
 80016f8:	da04      	bge.n	8001704 <_ZN11PololuServo12set_positionEs+0x38>
	{
		position_deg = -maximum_angle_magnitude;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	8a9b      	ldrh	r3, [r3, #20]
 80016fe:	425b      	negs	r3, r3
 8001700:	b29b      	uxth	r3, r3
 8001702:	807b      	strh	r3, [r7, #2]
	}

	// Convert the postion requested from degrees to a pulse width in microseconds.
	float slope;
	if (position_deg>=0)
 8001704:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db18      	blt.n	800173e <_ZN11PololuServo12set_positionEs+0x72>
	{
		slope = ((float)full_right_pulse_width_us - (float)neutral_pulse_width_us)/(float)maximum_angle_magnitude;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	8b5b      	ldrh	r3, [r3, #26]
 8001710:	ee07 3a90 	vmov	s15, r3
 8001714:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	8b1b      	ldrh	r3, [r3, #24]
 800171c:	ee07 3a90 	vmov	s15, r3
 8001720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001724:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	8a9b      	ldrh	r3, [r3, #20]
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001738:	edc7 7a03 	vstr	s15, [r7, #12]
 800173c:	e017      	b.n	800176e <_ZN11PololuServo12set_positionEs+0xa2>
	}
	else
	{
		slope = ((float)neutral_pulse_width_us - (float)full_left_pulse_width_us)/(float)maximum_angle_magnitude;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	8b1b      	ldrh	r3, [r3, #24]
 8001742:	ee07 3a90 	vmov	s15, r3
 8001746:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	8adb      	ldrh	r3, [r3, #22]
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001756:	ee77 6a67 	vsub.f32	s13, s14, s15
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	8a9b      	ldrh	r3, [r3, #20]
 800175e:	ee07 3a90 	vmov	s15, r3
 8001762:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001766:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800176a:	edc7 7a03 	vstr	s15, [r7, #12]
	//	{
	//		slope *= -1;
	//	}

	// Calculate compare value from pulse width
	uint16_t pulse_width = slope*position_deg + neutral_pulse_width_us;
 800176e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001772:	ee07 3a90 	vmov	s15, r3
 8001776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800177a:	edd7 7a03 	vldr	s15, [r7, #12]
 800177e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	8b1b      	ldrh	r3, [r3, #24]
 8001786:	ee07 3a90 	vmov	s15, r3
 800178a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800178e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001796:	ee17 3a90 	vmov	r3, s15
 800179a:	817b      	strh	r3, [r7, #10]
	uint16_t compare_value = pulse_width*autoreload_value/PWM_period_us;
 800179c:	897b      	ldrh	r3, [r7, #10]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	8b92      	ldrh	r2, [r2, #28]
 80017a2:	fb02 f303 	mul.w	r3, r2, r3
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	8992      	ldrh	r2, [r2, #12]
 80017aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80017ae:	813b      	strh	r3, [r7, #8]
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d105      	bne.n	80017c4 <_ZN11PololuServo12set_positionEs+0xf8>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	893a      	ldrh	r2, [r7, #8]
 80017c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017c2:	e018      	b.n	80017f6 <_ZN11PololuServo12set_positionEs+0x12a>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d105      	bne.n	80017d8 <_ZN11PololuServo12set_positionEs+0x10c>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	893a      	ldrh	r2, [r7, #8]
 80017d4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80017d6:	e00e      	b.n	80017f6 <_ZN11PololuServo12set_positionEs+0x12a>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	2b08      	cmp	r3, #8
 80017de:	d105      	bne.n	80017ec <_ZN11PololuServo12set_positionEs+0x120>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	893a      	ldrh	r2, [r7, #8]
 80017e8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80017ea:	e004      	b.n	80017f6 <_ZN11PololuServo12set_positionEs+0x12a>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	893a      	ldrh	r2, [r7, #8]
 80017f4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <_ZN11PololuServoD1Ev>:

PololuServo::~PololuServo() {
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <_ZN11PololuServoD1Ev+0x1c>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	08010de8 	.word	0x08010de8

08001824 <_ZN11PololuServoD0Ev>:
PololuServo::~PololuServo() {
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
}
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ffe9 	bl	8001804 <_ZN11PololuServoD1Ev>
 8001832:	2120      	movs	r1, #32
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f00c fba2 	bl	800df7e <_ZdlPvj>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>:
 * @param neutral_us_width Width of the neutral signal in microseconds.
 * @param full_forward_us_width Width of the full forward signal in microseconds.
 * @param rescale_forward_magnitude Maximum value for rescaling the forward signal. Overridden if fed into RemoteControlControl.
 * @param rescale_reverse_magnitude Minimum value for rescaling the reverse signal. Overridden if fed into RemoteControlControl.
 */
RCChannel::RCChannel(
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	4613      	mov	r3, r2
 8001852:	80fb      	strh	r3, [r7, #6]
	full_reverse_us_width(full_reverse_us_width),
	neutral_us_width(neutral_us_width),
	full_forward_us_width(full_forward_us_width),
	rescale_forward_magnitude(rescale_forward_magnitude),
	rescale_reverse_magnitude(rescale_reverse_magnitude),
	saturate(saturate)
 8001854:	4a3c      	ldr	r2, [pc, #240]	@ (8001948 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0x104>)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2200      	movs	r2, #0
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2200      	movs	r2, #0
 8001870:	611a      	str	r2, [r3, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2200      	movs	r2, #0
 8001876:	615a      	str	r2, [r3, #20]
	pin_group(pin_group),
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	619a      	str	r2, [r3, #24]
	pin(pin),
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	88fa      	ldrh	r2, [r7, #6]
 8001882:	839a      	strh	r2, [r3, #28]
	timer_handle(timer_handle),
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	621a      	str	r2, [r3, #32]
	timer_channel(timer_channel),
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6a3a      	ldr	r2, [r7, #32]
 800188e:	625a      	str	r2, [r3, #36]	@ 0x24
	RC_signal_period_us(RC_signal_period_us),
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001894:	629a      	str	r2, [r3, #40]	@ 0x28
	CPU_clock_speed_MHz(CPU_clock_speed_MHz),
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800189a:	62da      	str	r2, [r3, #44]	@ 0x2c
	full_reverse_us_width(full_reverse_us_width),
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018a0:	631a      	str	r2, [r3, #48]	@ 0x30
	neutral_us_width(neutral_us_width),
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018a6:	635a      	str	r2, [r3, #52]	@ 0x34
	full_forward_us_width(full_forward_us_width),
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ac:	639a      	str	r2, [r3, #56]	@ 0x38
	rescale_forward_magnitude(rescale_forward_magnitude),
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80018b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	rescale_reverse_magnitude(rescale_reverse_magnitude),
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80018b8:	641a      	str	r2, [r3, #64]	@ 0x40
	saturate(saturate)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
{
	// Critical. Starts the first interrupt.
	HAL_TIM_IC_Start_IT(timer_handle, timer_channel);
 80018cc:	6a39      	ldr	r1, [r7, #32]
 80018ce:	6838      	ldr	r0, [r7, #0]
 80018d0:	f005 fa7c 	bl	8006dcc <HAL_TIM_IC_Start_IT>

	// Set minuend depending on whether it's a 16-bit or 32-bit timer.
	// This is specific to the STM32F411CUE6!!
	if (((timer_handle->Instance) == TIM2) or ((timer_handle->Instance) == TIM5))
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018dc:	d004      	beq.n	80018e8 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xa4>
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0x108>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d104      	bne.n	80018f2 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xae>
	{
		minuend = 0xffffffff;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f04f 32ff 	mov.w	r2, #4294967295
 80018ee:	649a      	str	r2, [r3, #72]	@ 0x48
 80018f0:	e003      	b.n	80018fa <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xb6>
	}
	else
	{
		minuend = 0xffff;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018f8:	649a      	str	r2, [r3, #72]	@ 0x48
	}

	// For later scaling
	uint32_t prescalar = timer_handle->Instance->PSC + 1;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001900:	3301      	adds	r3, #1
 8001902:	617b      	str	r3, [r7, #20]
	float refClock = CPU_clock_speed_MHz/prescalar;
 8001904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	fbb2 f3f3 	udiv	r3, r2, r3
 800190c:	ee07 3a90 	vmov	s15, r3
 8001910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001914:	edc7 7a04 	vstr	s15, [r7, #16]
	mFactor = 1/refClock;
 8001918:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800191c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

	// Needed later
	forward_range = full_forward_us_width - neutral_us_width;
 800192a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800192c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800192e:	1ad2      	subs	r2, r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	659a      	str	r2, [r3, #88]	@ 0x58
	reverse_range = neutral_us_width - full_reverse_us_width;
 8001934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001938:	1ad2      	subs	r2, r2, r3
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	655a      	str	r2, [r3, #84]	@ 0x54
}
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	08010df8 	.word	0x08010df8
 800194c:	40000c00 	.word	0x40000c00

08001950 <_ZN9RCChannel8callbackEv>:
 * 
 * @note This function assumes that the timer handle and channel have been properly initialized.
 * Please set the associated timer channel to input capture mode, direct. 
 * Leave the auto-reload value as large as possible.
 */
void RCChannel::callback(){
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	// Was it a rising edge or a falling edge?
	GPIO_PinState pinState = HAL_GPIO_ReadPin(pin_group, pin);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	699a      	ldr	r2, [r3, #24]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	8b9b      	ldrh	r3, [r3, #28]
 8001960:	4619      	mov	r1, r3
 8001962:	4610      	mov	r0, r2
 8001964:	f003 f84c 	bl	8004a00 <HAL_GPIO_ReadPin>
 8001968:	4603      	mov	r3, r0
 800196a:	73fb      	strb	r3, [r7, #15]

	if(pinState == GPIO_PIN_SET) // Rising edge
 800196c:	7bfb      	ldrb	r3, [r7, #15]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d10c      	bne.n	800198c <_ZN9RCChannel8callbackEv+0x3c>
		{
			// Read
			first_value = HAL_TIM_ReadCapturedValue(timer_handle, timer_channel);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a1a      	ldr	r2, [r3, #32]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197a:	4619      	mov	r1, r3
 800197c:	4610      	mov	r0, r2
 800197e:	f006 fa31 	bl	8007de4 <HAL_TIM_ReadCapturedValue>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	605a      	str	r2, [r3, #4]
		}

 	// Finally
 	first_capture = true;
 	}
}
 800198a:	e07a      	b.n	8001a82 <_ZN9RCChannel8callbackEv+0x132>
 		second_value = HAL_TIM_ReadCapturedValue(timer_handle, timer_channel);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1a      	ldr	r2, [r3, #32]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001994:	4619      	mov	r1, r3
 8001996:	4610      	mov	r0, r2
 8001998:	f006 fa24 	bl	8007de4 <HAL_TIM_ReadCapturedValue>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 		if(first_value > second_value)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dd0c      	ble.n	80019ca <_ZN9RCChannel8callbackEv+0x7a>
 			difference = minuend - first_value + second_value + 1;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	6852      	ldr	r2, [r2, #4]
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6892      	ldr	r2, [r2, #8]
 80019be:	4413      	add	r3, r2
 80019c0:	3301      	adds	r3, #1
 80019c2:	461a      	mov	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	e006      	b.n	80019d8 <_ZN9RCChannel8callbackEv+0x88>
 			difference = second_value - first_value;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	1ad2      	subs	r2, r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	60da      	str	r2, [r3, #12]
 		us_width = difference;//*mFactor;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	611a      	str	r2, [r3, #16]
		int32_t centered_value = us_width - neutral_us_width;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	60bb      	str	r3, [r7, #8]
 		if(centered_value >= 0)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	db23      	blt.n	8001a3a <_ZN9RCChannel8callbackEv+0xea>
 			value = centered_value*rescale_forward_magnitude/forward_range;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	fb03 f202 	mul.w	r2, r3, r2
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	615a      	str	r2, [r3, #20]
			if(value>rescale_forward_magnitude && saturate)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a10:	429a      	cmp	r2, r3
 8001a12:	dd0d      	ble.n	8001a30 <_ZN9RCChannel8callbackEv+0xe0>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <_ZN9RCChannel8callbackEv+0xe0>
				value = rescale_forward_magnitude;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	615a      	str	r2, [r3, #20]
	 			saturate_flag = true;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001a2e:	e024      	b.n	8001a7a <_ZN9RCChannel8callbackEv+0x12a>
	 			saturate_flag = false;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001a38:	e01f      	b.n	8001a7a <_ZN9RCChannel8callbackEv+0x12a>
			value =  centered_value*rescale_reverse_magnitude/reverse_range;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	fb03 f202 	mul.w	r2, r3, r2
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a48:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	615a      	str	r2, [r3, #20]
	 		if(value<-rescale_reverse_magnitude)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	695a      	ldr	r2, [r3, #20]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	425b      	negs	r3, r3
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	da09      	bge.n	8001a72 <_ZN9RCChannel8callbackEv+0x122>
	 			value = -rescale_reverse_magnitude;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	425a      	negs	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	615a      	str	r2, [r3, #20]
	 			saturate_flag = true;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001a70:	e003      	b.n	8001a7a <_ZN9RCChannel8callbackEv+0x12a>
	 			saturate_flag = false;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 	first_capture = true;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <_ZN9RCChannelD1Ev>:
/**
 * @brief Destructor for the RCChannel class.
 * 
 * This destructor stops the interrupts for the RCChannel object.
 */
RCChannel::~RCChannel() {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	4a07      	ldr	r2, [pc, #28]	@ (8001ab4 <_ZN9RCChannelD1Ev+0x28>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	601a      	str	r2, [r3, #0]
	// Stop interrupts
	HAL_TIM_IC_Stop_IT(timer_handle, timer_channel);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a1a      	ldr	r2, [r3, #32]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	f005 faab 	bl	8007000 <HAL_TIM_IC_Stop_IT>
}
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4618      	mov	r0, r3
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	08010df8 	.word	0x08010df8

08001ab8 <_ZN9RCChannelD0Ev>:
RCChannel::~RCChannel() {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
}
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff ffe3 	bl	8001a8c <_ZN9RCChannelD1Ev>
 8001ac6:	215c      	movs	r1, #92	@ 0x5c
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f00c fa58 	bl	800df7e <_ZdlPvj>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_ZN20RemoteControlControlC1EP9RCChannelP12MotorControlt>:
/**
 * @brief Constructs a RemoteControlControl object with the given remote control channel and motor driver.
 * @param rc_channel Pointer to the RCChannel object.
 * @param motor Pointer to a TB6612FNG_Motor object.
 */
RemoteControlControl::RemoteControlControl(
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	807b      	strh	r3, [r7, #2]
		RCChannel* rc_channel,
		MotorControl* motor_controller,
		uint16_t maximum_speed)
	: rc_channel(rc_channel),
	  motor_controller(motor_controller),
	  maximum_speed(maximum_speed)
 8001ae6:	4a09      	ldr	r2, [pc, #36]	@ (8001b0c <_ZN20RemoteControlControlC1EP9RCChannelP12MotorControlt+0x34>)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	601a      	str	r2, [r3, #0]
	: rc_channel(rc_channel),
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	605a      	str	r2, [r3, #4]
	  motor_controller(motor_controller),
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	609a      	str	r2, [r3, #8]
	  maximum_speed(maximum_speed)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	819a      	strh	r2, [r3, #12]
{
//	// Reassign the magnitudes.
//	rc_channel->rescale_forward_magnitude = maximum_speed;
//	rc_channel->rescale_reverse_magnitude = maximum_speed;
}
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	4618      	mov	r0, r3
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	08010e08 	.word	0x08010e08

08001b10 <_ZN20RemoteControlControlD1Ev>:


/**
 * @brief Destructs the RemoteControlControl object and releases any dynamically allocated resources.
 */
RemoteControlControl::~RemoteControlControl()
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	4a13      	ldr	r2, [pc, #76]	@ (8001b68 <_ZN20RemoteControlControlD1Ev+0x58>)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	601a      	str	r2, [r3, #0]
{
	// Deallocate memory for rc_channel if it was dynamically allocated
	if (rc_channel != nullptr)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d00b      	beq.n	8001b3e <_ZN20RemoteControlControlD1Ev+0x2e>
	{
		delete rc_channel;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d004      	beq.n	8001b38 <_ZN20RemoteControlControlD1Ev+0x28>
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	3204      	adds	r2, #4
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	4790      	blx	r2
		rc_channel = nullptr; // Optional: Set to nullptr to avoid dangling pointers
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	605a      	str	r2, [r3, #4]
	}

	// Deallocate memory for motor if it was dynamically allocated
	if (motor_controller != nullptr)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00b      	beq.n	8001b5e <_ZN20RemoteControlControlD1Ev+0x4e>
	{
		delete motor_controller;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d004      	beq.n	8001b58 <_ZN20RemoteControlControlD1Ev+0x48>
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	3204      	adds	r2, #4
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	4790      	blx	r2
		motor_controller = nullptr; // Optional: Set to nullptr to avoid dangling pointers
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
	}
}
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	08010e08 	.word	0x08010e08

08001b6c <_ZN20RemoteControlControlD0Ev>:
RemoteControlControl::~RemoteControlControl()
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
}
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ffcb 	bl	8001b10 <_ZN20RemoteControlControlD1Ev>
 8001b7a:	2114      	movs	r1, #20
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f00c f9fe 	bl	800df7e <_ZdlPvj>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <_ZN17SparkFun_APDS9960C1EP17I2C_HandleTypeDef>:
 #include "SparkFunAPDS9960.h"

/**
 * @brief Constructor - Instantiates SparkFun_APDS9960 object
 */
SparkFun_APDS9960::SparkFun_APDS9960(I2C_HandleTypeDef* I2C_handle)
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
: I2C_handle(I2C_handle)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
{
    gesture_ud_delta_ = 0;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    gesture_lr_delta_ = 0;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    gesture_ud_count_ = 0;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    gesture_lr_count_ = 0;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    gesture_near_count_ = 0;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    gesture_far_count_ = 0;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    gesture_state_ = 0;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    gesture_motion_ = DIR_NONE;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <_ZN17SparkFun_APDS99604initEv>:
 * @brief Configures I2C communications and initializes registers to defaults
 *
 * @return True if initialized successfully. False otherwise.
 */
bool SparkFun_APDS9960::init()
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

    /* Initialize I2C */
    // Wire.begin();

    /* Read ID register and check against known values for APDS-9960 */
    if( !wireReadDataByte(APDS9960_ID, id) ) {
 8001bf4:	f107 030f 	add.w	r3, r7, #15
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	2192      	movs	r1, #146	@ 0x92
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 feee 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8001c02:	4603      	mov	r3, r0
 8001c04:	f083 0301 	eor.w	r3, r3, #1
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <_ZN17SparkFun_APDS99604initEv+0x26>
        return false;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e182      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !(id == APDS9960_ID_1 || id == APDS9960_ID_2) ) {
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	2bab      	cmp	r3, #171	@ 0xab
 8001c16:	d004      	beq.n	8001c22 <_ZN17SparkFun_APDS99604initEv+0x36>
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	2b9c      	cmp	r3, #156	@ 0x9c
 8001c1c:	d001      	beq.n	8001c22 <_ZN17SparkFun_APDS99604initEv+0x36>
        return false;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e17a      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }

    /* Set ENABLE register to 0 (disable all features) */
    if( !setMode(ALL, OFF) ) {
 8001c22:	2200      	movs	r2, #0
 8001c24:	2107      	movs	r1, #7
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f992 	bl	8001f50 <_ZN17SparkFun_APDS99607setModeEhh>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f083 0301 	eor.w	r3, r3, #1
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <_ZN17SparkFun_APDS99604initEv+0x50>
        return false;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	e16d      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }

    /* Set default values for ambient light and proximity registers */
    if( !wireWriteDataByte(APDS9960_ATIME, DEFAULT_ATIME) ) {
 8001c3c:	22db      	movs	r2, #219	@ 0xdb
 8001c3e:	2181      	movs	r1, #129	@ 0x81
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 fea8 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f083 0301 	eor.w	r3, r3, #1
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <_ZN17SparkFun_APDS99604initEv+0x6a>
        return false;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e160      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_WTIME, DEFAULT_WTIME) ) {
 8001c56:	22f6      	movs	r2, #246	@ 0xf6
 8001c58:	2183      	movs	r1, #131	@ 0x83
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 fe9b 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f083 0301 	eor.w	r3, r3, #1
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <_ZN17SparkFun_APDS99604initEv+0x84>
        return false;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e153      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_PPULSE, DEFAULT_PROX_PPULSE) ) {
 8001c70:	2287      	movs	r2, #135	@ 0x87
 8001c72:	218e      	movs	r1, #142	@ 0x8e
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 fe8e 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	f083 0301 	eor.w	r3, r3, #1
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <_ZN17SparkFun_APDS99604initEv+0x9e>
        return false;
 8001c86:	2300      	movs	r3, #0
 8001c88:	e146      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_POFFSET_UR, DEFAULT_POFFSET_UR) ) {
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	219d      	movs	r1, #157	@ 0x9d
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 fe81 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f083 0301 	eor.w	r3, r3, #1
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <_ZN17SparkFun_APDS99604initEv+0xb8>
        return false;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e139      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_POFFSET_DL, DEFAULT_POFFSET_DL) ) {
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	219e      	movs	r1, #158	@ 0x9e
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 fe74 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f083 0301 	eor.w	r3, r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <_ZN17SparkFun_APDS99604initEv+0xd2>
        return false;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	e12c      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_CONFIG1, DEFAULT_CONFIG1) ) {
 8001cbe:	2260      	movs	r2, #96	@ 0x60
 8001cc0:	218d      	movs	r1, #141	@ 0x8d
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 fe67 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	f083 0301 	eor.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <_ZN17SparkFun_APDS99604initEv+0xec>
        return false;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e11f      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setLEDDrive(DEFAULT_LDRIVE) ) {
 8001cd8:	2100      	movs	r1, #0
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 fb81 	bl	80023e2 <_ZN17SparkFun_APDS996011setLEDDriveEh>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f083 0301 	eor.w	r3, r3, #1
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <_ZN17SparkFun_APDS99604initEv+0x104>
        return false;
 8001cec:	2300      	movs	r3, #0
 8001cee:	e113      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setProximityGain(DEFAULT_PGAIN) ) {
 8001cf0:	2102      	movs	r1, #2
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 fbae 	bl	8002454 <_ZN17SparkFun_APDS996016setProximityGainEh>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f083 0301 	eor.w	r3, r3, #1
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <_ZN17SparkFun_APDS99604initEv+0x11c>
        return false;
 8001d04:	2300      	movs	r3, #0
 8001d06:	e107      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setAmbientLightGain(DEFAULT_AGAIN) ) {
 8001d08:	2101      	movs	r1, #1
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 fbdb 	bl	80024c6 <_ZN17SparkFun_APDS996019setAmbientLightGainEh>
 8001d10:	4603      	mov	r3, r0
 8001d12:	f083 0301 	eor.w	r3, r3, #1
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <_ZN17SparkFun_APDS99604initEv+0x134>
        return false;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e0fb      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setProxIntLowThresh(DEFAULT_PILT) ) {
 8001d20:	2100      	movs	r1, #0
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 fb2b 	bl	800237e <_ZN17SparkFun_APDS996019setProxIntLowThreshEh>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	f083 0301 	eor.w	r3, r3, #1
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <_ZN17SparkFun_APDS99604initEv+0x14c>
        return false;
 8001d34:	2300      	movs	r3, #0
 8001d36:	e0ef      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setProxIntHighThresh(DEFAULT_PIHT) ) {
 8001d38:	2132      	movs	r1, #50	@ 0x32
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 fb38 	bl	80023b0 <_ZN17SparkFun_APDS996020setProxIntHighThreshEh>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f083 0301 	eor.w	r3, r3, #1
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <_ZN17SparkFun_APDS99604initEv+0x164>
        return false;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	e0e3      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setLightIntLowThreshold(DEFAULT_AILT) ) {
 8001d50:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 fcc6 	bl	80026e6 <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f083 0301 	eor.w	r3, r3, #1
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <_ZN17SparkFun_APDS99604initEv+0x17e>
        return false;
 8001d66:	2300      	movs	r3, #0
 8001d68:	e0d6      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setLightIntHighThreshold(DEFAULT_AIHT) ) {
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 fce7 	bl	8002740 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt>
 8001d72:	4603      	mov	r3, r0
 8001d74:	f083 0301 	eor.w	r3, r3, #1
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <_ZN17SparkFun_APDS99604initEv+0x196>
        return false;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e0ca      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_PERS, DEFAULT_PERS) ) {
 8001d82:	2211      	movs	r2, #17
 8001d84:	218c      	movs	r1, #140	@ 0x8c
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 fe05 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f083 0301 	eor.w	r3, r3, #1
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <_ZN17SparkFun_APDS99604initEv+0x1b0>
        return false;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e0bd      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_CONFIG2, DEFAULT_CONFIG2) ) {
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2190      	movs	r1, #144	@ 0x90
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fdf8 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001da6:	4603      	mov	r3, r0
 8001da8:	f083 0301 	eor.w	r3, r3, #1
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <_ZN17SparkFun_APDS99604initEv+0x1ca>
        return false;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e0b0      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_CONFIG3, DEFAULT_CONFIG3) ) {
 8001db6:	2200      	movs	r2, #0
 8001db8:	219f      	movs	r1, #159	@ 0x9f
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 fdeb 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f083 0301 	eor.w	r3, r3, #1
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <_ZN17SparkFun_APDS99604initEv+0x1e4>
        return false;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	e0a3      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }

    /* Set default values for gesture sense registers */
    if( !setGestureEnterThresh(DEFAULT_GPENTH) ) {
 8001dd0:	2128      	movs	r1, #40	@ 0x28
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 fbad 	bl	8002532 <_ZN17SparkFun_APDS996021setGestureEnterThreshEh>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	f083 0301 	eor.w	r3, r3, #1
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <_ZN17SparkFun_APDS99604initEv+0x1fc>
        return false;
 8001de4:	2300      	movs	r3, #0
 8001de6:	e097      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setGestureExitThresh(DEFAULT_GEXTH) ) {
 8001de8:	211e      	movs	r1, #30
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 fbba 	bl	8002564 <_ZN17SparkFun_APDS996020setGestureExitThreshEh>
 8001df0:	4603      	mov	r3, r0
 8001df2:	f083 0301 	eor.w	r3, r3, #1
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <_ZN17SparkFun_APDS99604initEv+0x214>
        return false;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	e08b      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GCONF1, DEFAULT_GCONF1) ) {
 8001e00:	2240      	movs	r2, #64	@ 0x40
 8001e02:	21a2      	movs	r1, #162	@ 0xa2
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 fdc6 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f083 0301 	eor.w	r3, r3, #1
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <_ZN17SparkFun_APDS99604initEv+0x22e>
        return false;
 8001e16:	2300      	movs	r3, #0
 8001e18:	e07e      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setGestureGain(DEFAULT_GGAIN) ) {
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 fbba 	bl	8002596 <_ZN17SparkFun_APDS996014setGestureGainEh>
 8001e22:	4603      	mov	r3, r0
 8001e24:	f083 0301 	eor.w	r3, r3, #1
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <_ZN17SparkFun_APDS99604initEv+0x246>
        return false;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	e072      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setGestureLEDDrive(DEFAULT_GLDRIVE) ) {
 8001e32:	2100      	movs	r1, #0
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 fbe7 	bl	8002608 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	f083 0301 	eor.w	r3, r3, #1
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <_ZN17SparkFun_APDS99604initEv+0x25e>
        return false;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e066      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setGestureWaitTime(DEFAULT_GWTIME) ) {
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 fc14 	bl	800267a <_ZN17SparkFun_APDS996018setGestureWaitTimeEh>
 8001e52:	4603      	mov	r3, r0
 8001e54:	f083 0301 	eor.w	r3, r3, #1
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <_ZN17SparkFun_APDS99604initEv+0x276>
        return false;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e05a      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GOFFSET_U, DEFAULT_GOFFSET) ) {
 8001e62:	2200      	movs	r2, #0
 8001e64:	21a4      	movs	r1, #164	@ 0xa4
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 fd95 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	f083 0301 	eor.w	r3, r3, #1
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <_ZN17SparkFun_APDS99604initEv+0x290>
        return false;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	e04d      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GOFFSET_D, DEFAULT_GOFFSET) ) {
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	21a5      	movs	r1, #165	@ 0xa5
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fd88 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f083 0301 	eor.w	r3, r3, #1
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <_ZN17SparkFun_APDS99604initEv+0x2aa>
        return false;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e040      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GOFFSET_L, DEFAULT_GOFFSET) ) {
 8001e96:	2200      	movs	r2, #0
 8001e98:	21a7      	movs	r1, #167	@ 0xa7
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 fd7b 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <_ZN17SparkFun_APDS99604initEv+0x2c4>
        return false;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e033      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GOFFSET_R, DEFAULT_GOFFSET) ) {
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	21a9      	movs	r1, #169	@ 0xa9
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 fd6e 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f083 0301 	eor.w	r3, r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <_ZN17SparkFun_APDS99604initEv+0x2de>
        return false;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e026      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GPULSE, DEFAULT_GPULSE) ) {
 8001eca:	22c9      	movs	r2, #201	@ 0xc9
 8001ecc:	21a6      	movs	r1, #166	@ 0xa6
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 fd61 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f083 0301 	eor.w	r3, r3, #1
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <_ZN17SparkFun_APDS99604initEv+0x2f8>
        return false;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e019      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !wireWriteDataByte(APDS9960_GCONF3, DEFAULT_GCONF3) ) {
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	21aa      	movs	r1, #170	@ 0xaa
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 fd54 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f083 0301 	eor.w	r3, r3, #1
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <_ZN17SparkFun_APDS99604initEv+0x312>
        return false;
 8001efa:	2300      	movs	r3, #0
 8001efc:	e00c      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
    }
    if( !setGestureIntEnable(DEFAULT_GIEN) ) {
 8001efe:	2100      	movs	r1, #0
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 fcbc 	bl	800287e <_ZN17SparkFun_APDS996019setGestureIntEnableEh>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f083 0301 	eor.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <_ZN17SparkFun_APDS99604initEv+0x32a>
        return false;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e000      	b.n	8001f18 <_ZN17SparkFun_APDS99604initEv+0x32c>
        Serial.print(": 0x");
        Serial.println(val, HEX);
    }
#endif

    return true;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <_ZN17SparkFun_APDS99607getModeEv>:
 * @brief Reads and returns the contents of the ENABLE register
 *
 * @return Contents of the ENABLE register. 0xFF if error.
 */
uint8_t SparkFun_APDS9960::getMode()
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
    uint8_t enable_value;

    /* Read current ENABLE register */
    if( !wireReadDataByte(APDS9960_ENABLE, enable_value) ) {
 8001f28:	f107 030f 	add.w	r3, r7, #15
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2180      	movs	r1, #128	@ 0x80
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 fd54 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f083 0301 	eor.w	r3, r3, #1
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <_ZN17SparkFun_APDS99607getModeEv+0x26>
        return ERROR;
 8001f42:	23ff      	movs	r3, #255	@ 0xff
 8001f44:	e000      	b.n	8001f48 <_ZN17SparkFun_APDS99607getModeEv+0x28>
    }

    return enable_value;
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_ZN17SparkFun_APDS99607setModeEhh>:
 * @param[in] mode which feature to enable
 * @param[in] enable ON (1) or OFF (0)
 * @return True if operation success. False otherwise.
 */
bool SparkFun_APDS9960::setMode(uint8_t mode, uint8_t enable)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70fb      	strb	r3, [r7, #3]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	70bb      	strb	r3, [r7, #2]
    uint8_t reg_val;

    /* Read current ENABLE register */
    reg_val = getMode();
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffdd 	bl	8001f20 <_ZN17SparkFun_APDS99607getModeEv>
 8001f66:	4603      	mov	r3, r0
 8001f68:	73fb      	strb	r3, [r7, #15]
    if( reg_val == ERROR ) {
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	2bff      	cmp	r3, #255	@ 0xff
 8001f6e:	d101      	bne.n	8001f74 <_ZN17SparkFun_APDS99607setModeEhh+0x24>
        return false;
 8001f70:	2300      	movs	r3, #0
 8001f72:	e03b      	b.n	8001fec <_ZN17SparkFun_APDS99607setModeEhh+0x9c>
    }

    /* Change bit(s) in ENABLE register */
    enable = enable & 0x01;
 8001f74:	78bb      	ldrb	r3, [r7, #2]
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	70bb      	strb	r3, [r7, #2]
    if( mode >= 0 && mode <= 6 ) {
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2b06      	cmp	r3, #6
 8001f80:	d81a      	bhi.n	8001fb8 <_ZN17SparkFun_APDS99607setModeEhh+0x68>
        if (enable) {
 8001f82:	78bb      	ldrb	r3, [r7, #2]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00a      	beq.n	8001f9e <_ZN17SparkFun_APDS99607setModeEhh+0x4e>
            reg_val |= (1 << mode);
 8001f88:	78fb      	ldrb	r3, [r7, #3]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	b25a      	sxtb	r2, r3
 8001f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	b25b      	sxtb	r3, r3
 8001f9a:	73fb      	strb	r3, [r7, #15]
 8001f9c:	e017      	b.n	8001fce <_ZN17SparkFun_APDS99607setModeEhh+0x7e>
        } else {
            reg_val &= ~(1 << mode);
 8001f9e:	78fb      	ldrb	r3, [r7, #3]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	b25a      	sxtb	r2, r3
 8001fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	b25b      	sxtb	r3, r3
 8001fb4:	73fb      	strb	r3, [r7, #15]
 8001fb6:	e00a      	b.n	8001fce <_ZN17SparkFun_APDS99607setModeEhh+0x7e>
        }
    } else if( mode == ALL ) {
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	2b07      	cmp	r3, #7
 8001fbc:	d107      	bne.n	8001fce <_ZN17SparkFun_APDS99607setModeEhh+0x7e>
        if (enable) {
 8001fbe:	78bb      	ldrb	r3, [r7, #2]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d002      	beq.n	8001fca <_ZN17SparkFun_APDS99607setModeEhh+0x7a>
            reg_val = 0x7F;
 8001fc4:	237f      	movs	r3, #127	@ 0x7f
 8001fc6:	73fb      	strb	r3, [r7, #15]
 8001fc8:	e001      	b.n	8001fce <_ZN17SparkFun_APDS99607setModeEhh+0x7e>
        } else {
            reg_val = 0x00;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	73fb      	strb	r3, [r7, #15]
        }
    }

    /* Write value back to ENABLE register */
    if( !wireWriteDataByte(APDS9960_ENABLE, reg_val) ) {
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2180      	movs	r1, #128	@ 0x80
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 fcde 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	f083 0301 	eor.w	r3, r3, #1
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <_ZN17SparkFun_APDS99607setModeEhh+0x9a>
        return false;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <_ZN17SparkFun_APDS99607setModeEhh+0x9c>
    }

    return true;
 8001fea:	2301      	movs	r3, #1
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_ZN17SparkFun_APDS996017enableLightSensorEb>:
 *
 * @param[in] interrupts true to enable hardware interrupt on high or low light
 * @return True if sensor enabled correctly. False on error.
 */
bool SparkFun_APDS9960::enableLightSensor(bool interrupts)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	70fb      	strb	r3, [r7, #3]

    /* Set default gain, interrupts, enable power, and enable sensor */
    if( !setAmbientLightGain(DEFAULT_AGAIN) ) {
 8002000:	2101      	movs	r1, #1
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 fa5f 	bl	80024c6 <_ZN17SparkFun_APDS996019setAmbientLightGainEh>
 8002008:	4603      	mov	r3, r0
 800200a:	f083 0301 	eor.w	r3, r3, #1
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x24>
        return false;
 8002014:	2300      	movs	r3, #0
 8002016:	e033      	b.n	8002080 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8c>
    }
    if( interrupts ) {
 8002018:	78fb      	ldrb	r3, [r7, #3]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00b      	beq.n	8002036 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x42>
        if( !setAmbientLightIntEnable(1) ) {
 800201e:	2101      	movs	r1, #1
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 fbba 	bl	800279a <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh>
 8002026:	4603      	mov	r3, r0
 8002028:	f083 0301 	eor.w	r3, r3, #1
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00d      	beq.n	800204e <_ZN17SparkFun_APDS996017enableLightSensorEb+0x5a>
            return false;
 8002032:	2300      	movs	r3, #0
 8002034:	e024      	b.n	8002080 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8c>
        }
    } else {
        if( !setAmbientLightIntEnable(0) ) {
 8002036:	2100      	movs	r1, #0
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 fbae 	bl	800279a <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh>
 800203e:	4603      	mov	r3, r0
 8002040:	f083 0301 	eor.w	r3, r3, #1
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <_ZN17SparkFun_APDS996017enableLightSensorEb+0x5a>
            return false;
 800204a:	2300      	movs	r3, #0
 800204c:	e018      	b.n	8002080 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8c>
        }
    }
    if( !enablePower() ){
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f86d 	bl	800212e <_ZN17SparkFun_APDS996011enablePowerEv>
 8002054:	4603      	mov	r3, r0
 8002056:	f083 0301 	eor.w	r3, r3, #1
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x70>
        return false;
 8002060:	2300      	movs	r3, #0
 8002062:	e00d      	b.n	8002080 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8c>
    }
    if( !setMode(AMBIENT_LIGHT, 1) ) {
 8002064:	2201      	movs	r2, #1
 8002066:	2101      	movs	r1, #1
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f7ff ff71 	bl	8001f50 <_ZN17SparkFun_APDS99607setModeEhh>
 800206e:	4603      	mov	r3, r0
 8002070:	f083 0301 	eor.w	r3, r3, #1
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8a>
        return false;
 800207a:	2300      	movs	r3, #0
 800207c:	e000      	b.n	8002080 <_ZN17SparkFun_APDS996017enableLightSensorEb+0x8c>
    }

    return true;
 800207e:	2301      	movs	r3, #1

}
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_ZN17SparkFun_APDS996022disableProximitySensorEv>:
 * @brief Ends the proximity sensor on the APDS-9960
 *
 * @return True if sensor disabled correctly. False on error.
 */
bool SparkFun_APDS9960::disableProximitySensor()
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
	if( !setProximityIntEnable(0) ) {
 8002090:	2100      	movs	r1, #0
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 fbba 	bl	800280c <_ZN17SparkFun_APDS996021setProximityIntEnableEh>
 8002098:	4603      	mov	r3, r0
 800209a:	f083 0301 	eor.w	r3, r3, #1
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <_ZN17SparkFun_APDS996022disableProximitySensorEv+0x20>
		return false;
 80020a4:	2300      	movs	r3, #0
 80020a6:	e00d      	b.n	80020c4 <_ZN17SparkFun_APDS996022disableProximitySensorEv+0x3c>
	}
	if( !setMode(PROXIMITY, 0) ) {
 80020a8:	2200      	movs	r2, #0
 80020aa:	2102      	movs	r1, #2
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ff4f 	bl	8001f50 <_ZN17SparkFun_APDS99607setModeEhh>
 80020b2:	4603      	mov	r3, r0
 80020b4:	f083 0301 	eor.w	r3, r3, #1
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <_ZN17SparkFun_APDS996022disableProximitySensorEv+0x3a>
		return false;
 80020be:	2300      	movs	r3, #0
 80020c0:	e000      	b.n	80020c4 <_ZN17SparkFun_APDS996022disableProximitySensorEv+0x3c>
	}

	return true;
 80020c2:	2301      	movs	r3, #1
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <_ZN17SparkFun_APDS996020disableGestureSensorEv>:
 * @brief Ends the gesture recognition engine on the APDS-9960
 *
 * @return True if engine disabled correctly. False on error.
 */
bool SparkFun_APDS9960::disableGestureSensor()
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    resetGestureParameters();
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f920 	bl	800231a <_ZN17SparkFun_APDS996022resetGestureParametersEv>
    if( !setGestureIntEnable(0) ) {
 80020da:	2100      	movs	r1, #0
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 fbce 	bl	800287e <_ZN17SparkFun_APDS996019setGestureIntEnableEh>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f083 0301 	eor.w	r3, r3, #1
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x26>
        return false;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e019      	b.n	8002126 <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x5a>
    }
    if( !setGestureMode(0) ) {
 80020f2:	2100      	movs	r1, #0
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 fbfb 	bl	80028f0 <_ZN17SparkFun_APDS996014setGestureModeEh>
 80020fa:	4603      	mov	r3, r0
 80020fc:	f083 0301 	eor.w	r3, r3, #1
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x3e>
        return false;
 8002106:	2300      	movs	r3, #0
 8002108:	e00d      	b.n	8002126 <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x5a>
    }
    if( !setMode(GESTURE, 0) ) {
 800210a:	2200      	movs	r2, #0
 800210c:	2106      	movs	r1, #6
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ff1e 	bl	8001f50 <_ZN17SparkFun_APDS99607setModeEhh>
 8002114:	4603      	mov	r3, r0
 8002116:	f083 0301 	eor.w	r3, r3, #1
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x58>
        return false;
 8002120:	2300      	movs	r3, #0
 8002122:	e000      	b.n	8002126 <_ZN17SparkFun_APDS996020disableGestureSensorEv+0x5a>
    }

    return true;
 8002124:	2301      	movs	r3, #1
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <_ZN17SparkFun_APDS996011enablePowerEv>:
 * Turn the APDS-9960 on
 *
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::enablePower()
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
    if( !setMode(POWER, 1) ) {
 8002136:	2201      	movs	r2, #1
 8002138:	2100      	movs	r1, #0
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff ff08 	bl	8001f50 <_ZN17SparkFun_APDS99607setModeEhh>
 8002140:	4603      	mov	r3, r0
 8002142:	f083 0301 	eor.w	r3, r3, #1
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <_ZN17SparkFun_APDS996011enablePowerEv+0x22>
        return false;
 800214c:	2300      	movs	r3, #0
 800214e:	e000      	b.n	8002152 <_ZN17SparkFun_APDS996011enablePowerEv+0x24>
    }

    return true;
 8002150:	2301      	movs	r3, #1
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <_ZN17SparkFun_APDS996016readAmbientLightERt>:
 *
 * @param[out] val value of the light sensor.
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::readAmbientLight(uint16_t &val)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b084      	sub	sp, #16
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	6039      	str	r1, [r7, #0]
    uint8_t val_byte;
    val = 0;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	2200      	movs	r2, #0
 8002168:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, low byte register */
    if( !wireReadDataByte(APDS9960_CDATAL, val_byte) ) {
 800216a:	f107 030f 	add.w	r3, r7, #15
 800216e:	461a      	mov	r2, r3
 8002170:	2194      	movs	r1, #148	@ 0x94
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 fc33 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002178:	4603      	mov	r3, r0
 800217a:	f083 0301 	eor.w	r3, r3, #1
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <_ZN17SparkFun_APDS996016readAmbientLightERt+0x2e>
        return false;
 8002184:	2300      	movs	r3, #0
 8002186:	e01c      	b.n	80021c2 <_ZN17SparkFun_APDS996016readAmbientLightERt+0x68>
    }
    val = val_byte;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	461a      	mov	r2, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, high byte register */
    if( !wireReadDataByte(APDS9960_CDATAH, val_byte) ) {
 8002190:	f107 030f 	add.w	r3, r7, #15
 8002194:	461a      	mov	r2, r3
 8002196:	2195      	movs	r1, #149	@ 0x95
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 fc20 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 800219e:	4603      	mov	r3, r0
 80021a0:	f083 0301 	eor.w	r3, r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <_ZN17SparkFun_APDS996016readAmbientLightERt+0x54>
        return false;
 80021aa:	2300      	movs	r3, #0
 80021ac:	e009      	b.n	80021c2 <_ZN17SparkFun_APDS996016readAmbientLightERt+0x68>
    }
    val = val + ((uint16_t)val_byte << 8);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	881a      	ldrh	r2, [r3, #0]
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	801a      	strh	r2, [r3, #0]

    return true;
 80021c0:	2301      	movs	r3, #1
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <_ZN17SparkFun_APDS996012readRedLightERt>:
 *
 * @param[out] val value of the light sensor.
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::readRedLight(uint16_t &val)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
    uint8_t val_byte;
    val = 0;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	2200      	movs	r2, #0
 80021d8:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, low byte register */
    if( !wireReadDataByte(APDS9960_RDATAL, val_byte) ) {
 80021da:	f107 030f 	add.w	r3, r7, #15
 80021de:	461a      	mov	r2, r3
 80021e0:	2196      	movs	r1, #150	@ 0x96
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 fbfb 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80021e8:	4603      	mov	r3, r0
 80021ea:	f083 0301 	eor.w	r3, r3, #1
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <_ZN17SparkFun_APDS996012readRedLightERt+0x2e>
        return false;
 80021f4:	2300      	movs	r3, #0
 80021f6:	e01c      	b.n	8002232 <_ZN17SparkFun_APDS996012readRedLightERt+0x68>
    }
    val = val_byte;
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	461a      	mov	r2, r3
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, high byte register */
    if( !wireReadDataByte(APDS9960_RDATAH, val_byte) ) {
 8002200:	f107 030f 	add.w	r3, r7, #15
 8002204:	461a      	mov	r2, r3
 8002206:	2197      	movs	r1, #151	@ 0x97
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 fbe8 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 800220e:	4603      	mov	r3, r0
 8002210:	f083 0301 	eor.w	r3, r3, #1
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <_ZN17SparkFun_APDS996012readRedLightERt+0x54>
        return false;
 800221a:	2300      	movs	r3, #0
 800221c:	e009      	b.n	8002232 <_ZN17SparkFun_APDS996012readRedLightERt+0x68>
    }
    val = val + ((uint16_t)val_byte << 8);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	881a      	ldrh	r2, [r3, #0]
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	b29b      	uxth	r3, r3
 8002228:	4413      	add	r3, r2
 800222a:	b29a      	uxth	r2, r3
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	801a      	strh	r2, [r3, #0]

    return true;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <_ZN17SparkFun_APDS996014readGreenLightERt>:
 *
 * @param[out] val value of the light sensor.
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::readGreenLight(uint16_t &val)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	6039      	str	r1, [r7, #0]
    uint8_t val_byte;
    val = 0;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	2200      	movs	r2, #0
 8002248:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, low byte register */
    if( !wireReadDataByte(APDS9960_GDATAL, val_byte) ) {
 800224a:	f107 030f 	add.w	r3, r7, #15
 800224e:	461a      	mov	r2, r3
 8002250:	2198      	movs	r1, #152	@ 0x98
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 fbc3 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002258:	4603      	mov	r3, r0
 800225a:	f083 0301 	eor.w	r3, r3, #1
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <_ZN17SparkFun_APDS996014readGreenLightERt+0x2e>
        return false;
 8002264:	2300      	movs	r3, #0
 8002266:	e01c      	b.n	80022a2 <_ZN17SparkFun_APDS996014readGreenLightERt+0x68>
    }
    val = val_byte;
 8002268:	7bfb      	ldrb	r3, [r7, #15]
 800226a:	461a      	mov	r2, r3
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, high byte register */
    if( !wireReadDataByte(APDS9960_GDATAH, val_byte) ) {
 8002270:	f107 030f 	add.w	r3, r7, #15
 8002274:	461a      	mov	r2, r3
 8002276:	2199      	movs	r1, #153	@ 0x99
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 fbb0 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 800227e:	4603      	mov	r3, r0
 8002280:	f083 0301 	eor.w	r3, r3, #1
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <_ZN17SparkFun_APDS996014readGreenLightERt+0x54>
        return false;
 800228a:	2300      	movs	r3, #0
 800228c:	e009      	b.n	80022a2 <_ZN17SparkFun_APDS996014readGreenLightERt+0x68>
    }
    val = val + ((uint16_t)val_byte << 8);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	881a      	ldrh	r2, [r3, #0]
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	021b      	lsls	r3, r3, #8
 8002296:	b29b      	uxth	r3, r3
 8002298:	4413      	add	r3, r2
 800229a:	b29a      	uxth	r2, r3
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	801a      	strh	r2, [r3, #0]

    return true;
 80022a0:	2301      	movs	r3, #1
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_ZN17SparkFun_APDS996013readBlueLightERt>:
 *
 * @param[out] val value of the light sensor.
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::readBlueLight(uint16_t &val)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
 80022b2:	6039      	str	r1, [r7, #0]
    uint8_t val_byte;
    val = 0;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2200      	movs	r2, #0
 80022b8:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, low byte register */
    if( !wireReadDataByte(APDS9960_BDATAL, val_byte) ) {
 80022ba:	f107 030f 	add.w	r3, r7, #15
 80022be:	461a      	mov	r2, r3
 80022c0:	219a      	movs	r1, #154	@ 0x9a
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fb8b 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f083 0301 	eor.w	r3, r3, #1
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <_ZN17SparkFun_APDS996013readBlueLightERt+0x2e>
        return false;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e01c      	b.n	8002312 <_ZN17SparkFun_APDS996013readBlueLightERt+0x68>
    }
    val = val_byte;
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	461a      	mov	r2, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	801a      	strh	r2, [r3, #0]

    /* Read value from clear channel, high byte register */
    if( !wireReadDataByte(APDS9960_BDATAH, val_byte) ) {
 80022e0:	f107 030f 	add.w	r3, r7, #15
 80022e4:	461a      	mov	r2, r3
 80022e6:	219b      	movs	r1, #155	@ 0x9b
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 fb78 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f083 0301 	eor.w	r3, r3, #1
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <_ZN17SparkFun_APDS996013readBlueLightERt+0x54>
        return false;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e009      	b.n	8002312 <_ZN17SparkFun_APDS996013readBlueLightERt+0x68>
    }
    val = val + ((uint16_t)val_byte << 8);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	881a      	ldrh	r2, [r3, #0]
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	b29b      	uxth	r3, r3
 8002308:	4413      	add	r3, r2
 800230a:	b29a      	uxth	r2, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	801a      	strh	r2, [r3, #0]

    return true;
 8002310:	2301      	movs	r3, #1
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <_ZN17SparkFun_APDS996022resetGestureParametersEv>:

/**
 * @brief Resets all the parameters in the gesture data member
 */
void SparkFun_APDS9960::resetGestureParameters()
{
 800231a:	b480      	push	{r7}
 800231c:	b083      	sub	sp, #12
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
    gesture_data_.index = 0;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    gesture_data_.total_gestures = 0;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    gesture_ud_delta_ = 0;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    gesture_lr_delta_ = 0;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    gesture_ud_count_ = 0;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    gesture_lr_count_ = 0;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    gesture_near_count_ = 0;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    gesture_far_count_ = 0;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    gesture_state_ = 0;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    gesture_motion_ = DIR_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <_ZN17SparkFun_APDS996019setProxIntLowThreshEh>:
 *
 * @param[in] threshold the lower proximity threshold
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setProxIntLowThresh(uint8_t threshold)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	460b      	mov	r3, r1
 8002388:	70fb      	strb	r3, [r7, #3]
    if( !wireWriteDataByte(APDS9960_PILT, threshold) ) {
 800238a:	78fb      	ldrb	r3, [r7, #3]
 800238c:	461a      	mov	r2, r3
 800238e:	2189      	movs	r1, #137	@ 0x89
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 fb00 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002396:	4603      	mov	r3, r0
 8002398:	f083 0301 	eor.w	r3, r3, #1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <_ZN17SparkFun_APDS996019setProxIntLowThreshEh+0x28>
        return false;
 80023a2:	2300      	movs	r3, #0
 80023a4:	e000      	b.n	80023a8 <_ZN17SparkFun_APDS996019setProxIntLowThreshEh+0x2a>
    }

    return true;
 80023a6:	2301      	movs	r3, #1
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <_ZN17SparkFun_APDS996020setProxIntHighThreshEh>:
 *
 * @param[in] threshold the high proximity threshold
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setProxIntHighThresh(uint8_t threshold)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
    if( !wireWriteDataByte(APDS9960_PIHT, threshold) ) {
 80023bc:	78fb      	ldrb	r3, [r7, #3]
 80023be:	461a      	mov	r2, r3
 80023c0:	218b      	movs	r1, #139	@ 0x8b
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 fae7 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80023c8:	4603      	mov	r3, r0
 80023ca:	f083 0301 	eor.w	r3, r3, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <_ZN17SparkFun_APDS996020setProxIntHighThreshEh+0x28>
        return false;
 80023d4:	2300      	movs	r3, #0
 80023d6:	e000      	b.n	80023da <_ZN17SparkFun_APDS996020setProxIntHighThreshEh+0x2a>
    }

    return true;
 80023d8:	2301      	movs	r3, #1
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <_ZN17SparkFun_APDS996011setLEDDriveEh>:
 *
 * @param[in] drive the value (0-3) for the LED drive strength
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setLEDDrive(uint8_t drive)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b084      	sub	sp, #16
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from CONTROL register */
    if( !wireReadDataByte(APDS9960_CONTROL, val) ) {
 80023ee:	f107 030f 	add.w	r3, r7, #15
 80023f2:	461a      	mov	r2, r3
 80023f4:	218f      	movs	r1, #143	@ 0x8f
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 faf1 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80023fc:	4603      	mov	r3, r0
 80023fe:	f083 0301 	eor.w	r3, r3, #1
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <_ZN17SparkFun_APDS996011setLEDDriveEh+0x2a>
        return false;
 8002408:	2300      	movs	r3, #0
 800240a:	e01f      	b.n	800244c <_ZN17SparkFun_APDS996011setLEDDriveEh+0x6a>
    }

    /* Set bits in register to given value */
    drive &= 0b00000011;
 800240c:	78fb      	ldrb	r3, [r7, #3]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	70fb      	strb	r3, [r7, #3]
    drive = drive << 6;
 8002414:	78fb      	ldrb	r3, [r7, #3]
 8002416:	019b      	lsls	r3, r3, #6
 8002418:	70fb      	strb	r3, [r7, #3]
    val &= 0b00111111;
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002420:	b2db      	uxtb	r3, r3
 8002422:	73fb      	strb	r3, [r7, #15]
    val |= drive;
 8002424:	7bfa      	ldrb	r2, [r7, #15]
 8002426:	78fb      	ldrb	r3, [r7, #3]
 8002428:	4313      	orrs	r3, r2
 800242a:	b2db      	uxtb	r3, r3
 800242c:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into CONTROL register */
    if( !wireWriteDataByte(APDS9960_CONTROL, val) ) {
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	461a      	mov	r2, r3
 8002432:	218f      	movs	r1, #143	@ 0x8f
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f000 faae 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 800243a:	4603      	mov	r3, r0
 800243c:	f083 0301 	eor.w	r3, r3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <_ZN17SparkFun_APDS996011setLEDDriveEh+0x68>
        return false;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <_ZN17SparkFun_APDS996011setLEDDriveEh+0x6a>
    }

    return true;
 800244a:	2301      	movs	r3, #1
}
 800244c:	4618      	mov	r0, r3
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <_ZN17SparkFun_APDS996016setProximityGainEh>:
 *
 * @param[in] drive the value (0-3) for the gain
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setProximityGain(uint8_t drive)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from CONTROL register */
    if( !wireReadDataByte(APDS9960_CONTROL, val) ) {
 8002460:	f107 030f 	add.w	r3, r7, #15
 8002464:	461a      	mov	r2, r3
 8002466:	218f      	movs	r1, #143	@ 0x8f
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 fab8 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 800246e:	4603      	mov	r3, r0
 8002470:	f083 0301 	eor.w	r3, r3, #1
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <_ZN17SparkFun_APDS996016setProximityGainEh+0x2a>
        return false;
 800247a:	2300      	movs	r3, #0
 800247c:	e01f      	b.n	80024be <_ZN17SparkFun_APDS996016setProximityGainEh+0x6a>
    }

    /* Set bits in register to given value */
    drive &= 0b00000011;
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	70fb      	strb	r3, [r7, #3]
    drive = drive << 2;
 8002486:	78fb      	ldrb	r3, [r7, #3]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	70fb      	strb	r3, [r7, #3]
    val &= 0b11110011;
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	f023 030c 	bic.w	r3, r3, #12
 8002492:	b2db      	uxtb	r3, r3
 8002494:	73fb      	strb	r3, [r7, #15]
    val |= drive;
 8002496:	7bfa      	ldrb	r2, [r7, #15]
 8002498:	78fb      	ldrb	r3, [r7, #3]
 800249a:	4313      	orrs	r3, r2
 800249c:	b2db      	uxtb	r3, r3
 800249e:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into CONTROL register */
    if( !wireWriteDataByte(APDS9960_CONTROL, val) ) {
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	461a      	mov	r2, r3
 80024a4:	218f      	movs	r1, #143	@ 0x8f
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fa75 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80024ac:	4603      	mov	r3, r0
 80024ae:	f083 0301 	eor.w	r3, r3, #1
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <_ZN17SparkFun_APDS996016setProximityGainEh+0x68>
        return false;
 80024b8:	2300      	movs	r3, #0
 80024ba:	e000      	b.n	80024be <_ZN17SparkFun_APDS996016setProximityGainEh+0x6a>
    }

    return true;
 80024bc:	2301      	movs	r3, #1
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <_ZN17SparkFun_APDS996019setAmbientLightGainEh>:
 *
 * @param[in] drive the value (0-3) for the gain
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setAmbientLightGain(uint8_t drive)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	460b      	mov	r3, r1
 80024d0:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from CONTROL register */
    if( !wireReadDataByte(APDS9960_CONTROL, val) ) {
 80024d2:	f107 030f 	add.w	r3, r7, #15
 80024d6:	461a      	mov	r2, r3
 80024d8:	218f      	movs	r1, #143	@ 0x8f
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 fa7f 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f083 0301 	eor.w	r3, r3, #1
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <_ZN17SparkFun_APDS996019setAmbientLightGainEh+0x2a>
        return false;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e01c      	b.n	800252a <_ZN17SparkFun_APDS996019setAmbientLightGainEh+0x64>
    }

    /* Set bits in register to given value */
    drive &= 0b00000011;
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	70fb      	strb	r3, [r7, #3]
    val &= 0b11111100;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	f023 0303 	bic.w	r3, r3, #3
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	73fb      	strb	r3, [r7, #15]
    val |= drive;
 8002502:	7bfa      	ldrb	r2, [r7, #15]
 8002504:	78fb      	ldrb	r3, [r7, #3]
 8002506:	4313      	orrs	r3, r2
 8002508:	b2db      	uxtb	r3, r3
 800250a:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into CONTROL register */
    if( !wireWriteDataByte(APDS9960_CONTROL, val) ) {
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	461a      	mov	r2, r3
 8002510:	218f      	movs	r1, #143	@ 0x8f
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 fa3f 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002518:	4603      	mov	r3, r0
 800251a:	f083 0301 	eor.w	r3, r3, #1
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <_ZN17SparkFun_APDS996019setAmbientLightGainEh+0x62>
        return false;
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <_ZN17SparkFun_APDS996019setAmbientLightGainEh+0x64>
    }

    return true;
 8002528:	2301      	movs	r3, #1
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <_ZN17SparkFun_APDS996021setGestureEnterThreshEh>:
 *
 * @param[in] threshold proximity value needed to start gesture mode
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureEnterThresh(uint8_t threshold)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
 800253a:	460b      	mov	r3, r1
 800253c:	70fb      	strb	r3, [r7, #3]
    if( !wireWriteDataByte(APDS9960_GPENTH, threshold) ) {
 800253e:	78fb      	ldrb	r3, [r7, #3]
 8002540:	461a      	mov	r2, r3
 8002542:	21a0      	movs	r1, #160	@ 0xa0
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 fa26 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 800254a:	4603      	mov	r3, r0
 800254c:	f083 0301 	eor.w	r3, r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <_ZN17SparkFun_APDS996021setGestureEnterThreshEh+0x28>
        return false;
 8002556:	2300      	movs	r3, #0
 8002558:	e000      	b.n	800255c <_ZN17SparkFun_APDS996021setGestureEnterThreshEh+0x2a>
    }

    return true;
 800255a:	2301      	movs	r3, #1
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <_ZN17SparkFun_APDS996020setGestureExitThreshEh>:
 *
 * @param[in] threshold proximity value needed to end gesture mode
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureExitThresh(uint8_t threshold)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	70fb      	strb	r3, [r7, #3]
    if( !wireWriteDataByte(APDS9960_GEXTH, threshold) ) {
 8002570:	78fb      	ldrb	r3, [r7, #3]
 8002572:	461a      	mov	r2, r3
 8002574:	21a1      	movs	r1, #161	@ 0xa1
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 fa0d 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 800257c:	4603      	mov	r3, r0
 800257e:	f083 0301 	eor.w	r3, r3, #1
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <_ZN17SparkFun_APDS996020setGestureExitThreshEh+0x28>
        return false;
 8002588:	2300      	movs	r3, #0
 800258a:	e000      	b.n	800258e <_ZN17SparkFun_APDS996020setGestureExitThreshEh+0x2a>
    }

    return true;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <_ZN17SparkFun_APDS996014setGestureGainEh>:
 *
 * @param[in] gain the value for the photodiode gain
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureGain(uint8_t gain)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	460b      	mov	r3, r1
 80025a0:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from GCONF2 register */
    if( !wireReadDataByte(APDS9960_GCONF2, val) ) {
 80025a2:	f107 030f 	add.w	r3, r7, #15
 80025a6:	461a      	mov	r2, r3
 80025a8:	21a3      	movs	r1, #163	@ 0xa3
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 fa17 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f083 0301 	eor.w	r3, r3, #1
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <_ZN17SparkFun_APDS996014setGestureGainEh+0x2a>
        return false;
 80025bc:	2300      	movs	r3, #0
 80025be:	e01f      	b.n	8002600 <_ZN17SparkFun_APDS996014setGestureGainEh+0x6a>
    }

    /* Set bits in register to given value */
    gain &= 0b00000011;
 80025c0:	78fb      	ldrb	r3, [r7, #3]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	70fb      	strb	r3, [r7, #3]
    gain = gain << 5;
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	015b      	lsls	r3, r3, #5
 80025cc:	70fb      	strb	r3, [r7, #3]
    val &= 0b10011111;
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	73fb      	strb	r3, [r7, #15]
    val |= gain;
 80025d8:	7bfa      	ldrb	r2, [r7, #15]
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	4313      	orrs	r3, r2
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into GCONF2 register */
    if( !wireWriteDataByte(APDS9960_GCONF2, val) ) {
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	461a      	mov	r2, r3
 80025e6:	21a3      	movs	r1, #163	@ 0xa3
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f9d4 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80025ee:	4603      	mov	r3, r0
 80025f0:	f083 0301 	eor.w	r3, r3, #1
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <_ZN17SparkFun_APDS996014setGestureGainEh+0x68>
        return false;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e000      	b.n	8002600 <_ZN17SparkFun_APDS996014setGestureGainEh+0x6a>
    }

    return true;
 80025fe:	2301      	movs	r3, #1
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh>:
 *
 * @param[in] drive the value for the LED drive current
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureLEDDrive(uint8_t drive)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from GCONF2 register */
    if( !wireReadDataByte(APDS9960_GCONF2, val) ) {
 8002614:	f107 030f 	add.w	r3, r7, #15
 8002618:	461a      	mov	r2, r3
 800261a:	21a3      	movs	r1, #163	@ 0xa3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f9de 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002622:	4603      	mov	r3, r0
 8002624:	f083 0301 	eor.w	r3, r3, #1
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh+0x2a>
        return false;
 800262e:	2300      	movs	r3, #0
 8002630:	e01f      	b.n	8002672 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh+0x6a>
    }

    /* Set bits in register to given value */
    drive &= 0b00000011;
 8002632:	78fb      	ldrb	r3, [r7, #3]
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	70fb      	strb	r3, [r7, #3]
    drive = drive << 3;
 800263a:	78fb      	ldrb	r3, [r7, #3]
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	70fb      	strb	r3, [r7, #3]
    val &= 0b11100111;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	f023 0318 	bic.w	r3, r3, #24
 8002646:	b2db      	uxtb	r3, r3
 8002648:	73fb      	strb	r3, [r7, #15]
    val |= drive;
 800264a:	7bfa      	ldrb	r2, [r7, #15]
 800264c:	78fb      	ldrb	r3, [r7, #3]
 800264e:	4313      	orrs	r3, r2
 8002650:	b2db      	uxtb	r3, r3
 8002652:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into GCONF2 register */
    if( !wireWriteDataByte(APDS9960_GCONF2, val) ) {
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	461a      	mov	r2, r3
 8002658:	21a3      	movs	r1, #163	@ 0xa3
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f99b 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002660:	4603      	mov	r3, r0
 8002662:	f083 0301 	eor.w	r3, r3, #1
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh+0x68>
        return false;
 800266c:	2300      	movs	r3, #0
 800266e:	e000      	b.n	8002672 <_ZN17SparkFun_APDS996018setGestureLEDDriveEh+0x6a>
    }

    return true;
 8002670:	2301      	movs	r3, #1
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <_ZN17SparkFun_APDS996018setGestureWaitTimeEh>:
 *
 * @param[in] the value for the wait time
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureWaitTime(uint8_t time)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b084      	sub	sp, #16
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
 8002682:	460b      	mov	r3, r1
 8002684:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from GCONF2 register */
    if( !wireReadDataByte(APDS9960_GCONF2, val) ) {
 8002686:	f107 030f 	add.w	r3, r7, #15
 800268a:	461a      	mov	r2, r3
 800268c:	21a3      	movs	r1, #163	@ 0xa3
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f9a5 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002694:	4603      	mov	r3, r0
 8002696:	f083 0301 	eor.w	r3, r3, #1
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <_ZN17SparkFun_APDS996018setGestureWaitTimeEh+0x2a>
        return false;
 80026a0:	2300      	movs	r3, #0
 80026a2:	e01c      	b.n	80026de <_ZN17SparkFun_APDS996018setGestureWaitTimeEh+0x64>
    }

    /* Set bits in register to given value */
    time &= 0b00000111;
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	70fb      	strb	r3, [r7, #3]
    val &= 0b11111000;
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	f023 0307 	bic.w	r3, r3, #7
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	73fb      	strb	r3, [r7, #15]
    val |= time;
 80026b6:	7bfa      	ldrb	r2, [r7, #15]
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into GCONF2 register */
    if( !wireWriteDataByte(APDS9960_GCONF2, val) ) {
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	461a      	mov	r2, r3
 80026c4:	21a3      	movs	r1, #163	@ 0xa3
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f965 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f083 0301 	eor.w	r3, r3, #1
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <_ZN17SparkFun_APDS996018setGestureWaitTimeEh+0x62>
        return false;
 80026d8:	2300      	movs	r3, #0
 80026da:	e000      	b.n	80026de <_ZN17SparkFun_APDS996018setGestureWaitTimeEh+0x64>
    }

    return true;
 80026dc:	2301      	movs	r3, #1
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt>:
 *
 * @param[in] threshold low threshold value for interrupt to trigger
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setLightIntLowThreshold(uint16_t threshold)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	460b      	mov	r3, r1
 80026f0:	807b      	strh	r3, [r7, #2]
    uint8_t val_low;
    uint8_t val_high;

    /* Break 16-bit threshold into 2 8-bit values */
    val_low = threshold & 0x00FF;
 80026f2:	887b      	ldrh	r3, [r7, #2]
 80026f4:	73fb      	strb	r3, [r7, #15]
    val_high = (threshold & 0xFF00) >> 8;
 80026f6:	887b      	ldrh	r3, [r7, #2]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	73bb      	strb	r3, [r7, #14]

    /* Write low byte */
    if( !wireWriteDataByte(APDS9960_AILTL, val_low) ) {
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	461a      	mov	r2, r3
 8002702:	2184      	movs	r1, #132	@ 0x84
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f946 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 800270a:	4603      	mov	r3, r0
 800270c:	f083 0301 	eor.w	r3, r3, #1
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt+0x34>
        return false;
 8002716:	2300      	movs	r3, #0
 8002718:	e00e      	b.n	8002738 <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt+0x52>
    }

    /* Write high byte */
    if( !wireWriteDataByte(APDS9960_AILTH, val_high) ) {
 800271a:	7bbb      	ldrb	r3, [r7, #14]
 800271c:	461a      	mov	r2, r3
 800271e:	2185      	movs	r1, #133	@ 0x85
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f938 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002726:	4603      	mov	r3, r0
 8002728:	f083 0301 	eor.w	r3, r3, #1
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt+0x50>
        return false;
 8002732:	2300      	movs	r3, #0
 8002734:	e000      	b.n	8002738 <_ZN17SparkFun_APDS996023setLightIntLowThresholdEt+0x52>
    }

    return true;
 8002736:	2301      	movs	r3, #1
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt>:
 *
 * @param[in] threshold high threshold value for interrupt to trigger
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setLightIntHighThreshold(uint16_t threshold)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	807b      	strh	r3, [r7, #2]
    uint8_t val_low;
    uint8_t val_high;

    /* Break 16-bit threshold into 2 8-bit values */
    val_low = threshold & 0x00FF;
 800274c:	887b      	ldrh	r3, [r7, #2]
 800274e:	73fb      	strb	r3, [r7, #15]
    val_high = (threshold & 0xFF00) >> 8;
 8002750:	887b      	ldrh	r3, [r7, #2]
 8002752:	0a1b      	lsrs	r3, r3, #8
 8002754:	b29b      	uxth	r3, r3
 8002756:	73bb      	strb	r3, [r7, #14]

    /* Write low byte */
    if( !wireWriteDataByte(APDS9960_AIHTL, val_low) ) {
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	461a      	mov	r2, r3
 800275c:	2186      	movs	r1, #134	@ 0x86
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f919 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002764:	4603      	mov	r3, r0
 8002766:	f083 0301 	eor.w	r3, r3, #1
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt+0x34>
        return false;
 8002770:	2300      	movs	r3, #0
 8002772:	e00e      	b.n	8002792 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt+0x52>
    }

    /* Write high byte */
    if( !wireWriteDataByte(APDS9960_AIHTH, val_high) ) {
 8002774:	7bbb      	ldrb	r3, [r7, #14]
 8002776:	461a      	mov	r2, r3
 8002778:	2187      	movs	r1, #135	@ 0x87
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f90b 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002780:	4603      	mov	r3, r0
 8002782:	f083 0301 	eor.w	r3, r3, #1
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt+0x50>
        return false;
 800278c:	2300      	movs	r3, #0
 800278e:	e000      	b.n	8002792 <_ZN17SparkFun_APDS996024setLightIntHighThresholdEt+0x52>
    }

    return true;
 8002790:	2301      	movs	r3, #1
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh>:
 *
 * @param[in] enable 1 to enable interrupts, 0 to turn them off
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setAmbientLightIntEnable(uint8_t enable)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
 80027a2:	460b      	mov	r3, r1
 80027a4:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from ENABLE register */
    if( !wireReadDataByte(APDS9960_ENABLE, val) ) {
 80027a6:	f107 030f 	add.w	r3, r7, #15
 80027aa:	461a      	mov	r2, r3
 80027ac:	2180      	movs	r1, #128	@ 0x80
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f915 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 80027b4:	4603      	mov	r3, r0
 80027b6:	f083 0301 	eor.w	r3, r3, #1
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh+0x2a>
        return false;
 80027c0:	2300      	movs	r3, #0
 80027c2:	e01f      	b.n	8002804 <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh+0x6a>
    }

    /* Set bits in register to given value */
    enable &= 0b00000001;
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	70fb      	strb	r3, [r7, #3]
    enable = enable << 4;
 80027cc:	78fb      	ldrb	r3, [r7, #3]
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	70fb      	strb	r3, [r7, #3]
    val &= 0b11101111;
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	f023 0310 	bic.w	r3, r3, #16
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	73fb      	strb	r3, [r7, #15]
    val |= enable;
 80027dc:	7bfa      	ldrb	r2, [r7, #15]
 80027de:	78fb      	ldrb	r3, [r7, #3]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into ENABLE register */
    if( !wireWriteDataByte(APDS9960_ENABLE, val) ) {
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	461a      	mov	r2, r3
 80027ea:	2180      	movs	r1, #128	@ 0x80
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 f8d2 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80027f2:	4603      	mov	r3, r0
 80027f4:	f083 0301 	eor.w	r3, r3, #1
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh+0x68>
        return false;
 80027fe:	2300      	movs	r3, #0
 8002800:	e000      	b.n	8002804 <_ZN17SparkFun_APDS996024setAmbientLightIntEnableEh+0x6a>
    }

    return true;
 8002802:	2301      	movs	r3, #1
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <_ZN17SparkFun_APDS996021setProximityIntEnableEh>:
 *
 * @param[in] enable 1 to enable interrupts, 0 to turn them off
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setProximityIntEnable(uint8_t enable)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from ENABLE register */
    if( !wireReadDataByte(APDS9960_ENABLE, val) ) {
 8002818:	f107 030f 	add.w	r3, r7, #15
 800281c:	461a      	mov	r2, r3
 800281e:	2180      	movs	r1, #128	@ 0x80
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f8dc 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002826:	4603      	mov	r3, r0
 8002828:	f083 0301 	eor.w	r3, r3, #1
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <_ZN17SparkFun_APDS996021setProximityIntEnableEh+0x2a>
        return false;
 8002832:	2300      	movs	r3, #0
 8002834:	e01f      	b.n	8002876 <_ZN17SparkFun_APDS996021setProximityIntEnableEh+0x6a>
    }

    /* Set bits in register to given value */
    enable &= 0b00000001;
 8002836:	78fb      	ldrb	r3, [r7, #3]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	70fb      	strb	r3, [r7, #3]
    enable = enable << 5;
 800283e:	78fb      	ldrb	r3, [r7, #3]
 8002840:	015b      	lsls	r3, r3, #5
 8002842:	70fb      	strb	r3, [r7, #3]
    val &= 0b11011111;
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	f023 0320 	bic.w	r3, r3, #32
 800284a:	b2db      	uxtb	r3, r3
 800284c:	73fb      	strb	r3, [r7, #15]
    val |= enable;
 800284e:	7bfa      	ldrb	r2, [r7, #15]
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	4313      	orrs	r3, r2
 8002854:	b2db      	uxtb	r3, r3
 8002856:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into ENABLE register */
    if( !wireWriteDataByte(APDS9960_ENABLE, val) ) {
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	461a      	mov	r2, r3
 800285c:	2180      	movs	r1, #128	@ 0x80
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f899 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002864:	4603      	mov	r3, r0
 8002866:	f083 0301 	eor.w	r3, r3, #1
 800286a:	b2db      	uxtb	r3, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <_ZN17SparkFun_APDS996021setProximityIntEnableEh+0x68>
        return false;
 8002870:	2300      	movs	r3, #0
 8002872:	e000      	b.n	8002876 <_ZN17SparkFun_APDS996021setProximityIntEnableEh+0x6a>
    }

    return true;
 8002874:	2301      	movs	r3, #1
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <_ZN17SparkFun_APDS996019setGestureIntEnableEh>:
 *
 * @param[in] enable 1 to enable interrupts, 0 to turn them off
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureIntEnable(uint8_t enable)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b084      	sub	sp, #16
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
 8002886:	460b      	mov	r3, r1
 8002888:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from GCONF4 register */
    if( !wireReadDataByte(APDS9960_GCONF4, val) ) {
 800288a:	f107 030f 	add.w	r3, r7, #15
 800288e:	461a      	mov	r2, r3
 8002890:	21ab      	movs	r1, #171	@ 0xab
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f8a3 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 8002898:	4603      	mov	r3, r0
 800289a:	f083 0301 	eor.w	r3, r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <_ZN17SparkFun_APDS996019setGestureIntEnableEh+0x2a>
        return false;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e01f      	b.n	80028e8 <_ZN17SparkFun_APDS996019setGestureIntEnableEh+0x6a>
    }

    /* Set bits in register to given value */
    enable &= 0b00000001;
 80028a8:	78fb      	ldrb	r3, [r7, #3]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	70fb      	strb	r3, [r7, #3]
    enable = enable << 1;
 80028b0:	78fb      	ldrb	r3, [r7, #3]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	70fb      	strb	r3, [r7, #3]
    val &= 0b11111101;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
 80028b8:	f023 0302 	bic.w	r3, r3, #2
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	73fb      	strb	r3, [r7, #15]
    val |= enable;
 80028c0:	7bfa      	ldrb	r2, [r7, #15]
 80028c2:	78fb      	ldrb	r3, [r7, #3]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into GCONF4 register */
    if( !wireWriteDataByte(APDS9960_GCONF4, val) ) {
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	461a      	mov	r2, r3
 80028ce:	21ab      	movs	r1, #171	@ 0xab
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 f860 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 80028d6:	4603      	mov	r3, r0
 80028d8:	f083 0301 	eor.w	r3, r3, #1
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <_ZN17SparkFun_APDS996019setGestureIntEnableEh+0x68>
        return false;
 80028e2:	2300      	movs	r3, #0
 80028e4:	e000      	b.n	80028e8 <_ZN17SparkFun_APDS996019setGestureIntEnableEh+0x6a>
    }

    return true;
 80028e6:	2301      	movs	r3, #1
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <_ZN17SparkFun_APDS996014setGestureModeEh>:
 *
 * @param[in] mode 1 to enter gesture state machine, 0 to exit.
 * @return True if operation successful. False otherwise.
 */
bool SparkFun_APDS9960::setGestureMode(uint8_t mode)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
    uint8_t val;

    /* Read value from GCONF4 register */
    if( !wireReadDataByte(APDS9960_GCONF4, val) ) {
 80028fc:	f107 030f 	add.w	r3, r7, #15
 8002900:	461a      	mov	r2, r3
 8002902:	21ab      	movs	r1, #171	@ 0xab
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f86a 	bl	80029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>
 800290a:	4603      	mov	r3, r0
 800290c:	f083 0301 	eor.w	r3, r3, #1
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <_ZN17SparkFun_APDS996014setGestureModeEh+0x2a>
        return false;
 8002916:	2300      	movs	r3, #0
 8002918:	e01c      	b.n	8002954 <_ZN17SparkFun_APDS996014setGestureModeEh+0x64>
    }

    /* Set bits in register to given value */
    mode &= 0b00000001;
 800291a:	78fb      	ldrb	r3, [r7, #3]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	70fb      	strb	r3, [r7, #3]
    val &= 0b11111110;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	73fb      	strb	r3, [r7, #15]
    val |= mode;
 800292c:	7bfa      	ldrb	r2, [r7, #15]
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	4313      	orrs	r3, r2
 8002932:	b2db      	uxtb	r3, r3
 8002934:	73fb      	strb	r3, [r7, #15]

    /* Write register value back into GCONF4 register */
    if( !wireWriteDataByte(APDS9960_GCONF4, val) ) {
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	461a      	mov	r2, r3
 800293a:	21ab      	movs	r1, #171	@ 0xab
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f82a 	bl	8002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>
 8002942:	4603      	mov	r3, r0
 8002944:	f083 0301 	eor.w	r3, r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <_ZN17SparkFun_APDS996014setGestureModeEh+0x62>
        return false;
 800294e:	2300      	movs	r3, #0
 8002950:	e000      	b.n	8002954 <_ZN17SparkFun_APDS996014setGestureModeEh+0x64>
    }

    return true;
 8002952:	2301      	movs	r3, #1
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <_ZN17SparkFun_APDS996013wireWriteByteEh>:
 *
 * @param[in] val the 1-byte value to write to the I2C device
 * @return True if successful write operation. False otherwise.
 */
bool SparkFun_APDS9960::wireWriteByte(uint8_t val)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af02      	add	r7, sp, #8
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit(I2C_handle, APDS9960_I2C_ADDR << 1, &val, 1, HAL_MAX_DELAY);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800296e:	1cfa      	adds	r2, r7, #3
 8002970:	f04f 33ff 	mov.w	r3, #4294967295
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	2301      	movs	r3, #1
 8002978:	2172      	movs	r1, #114	@ 0x72
 800297a:	f002 f9e9 	bl	8004d50 <HAL_I2C_Master_Transmit>
 800297e:	4603      	mov	r3, r0
 8002980:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <_ZN17SparkFun_APDS996013wireWriteByteEh+0x30>
        return false;
 8002988:	2300      	movs	r3, #0
 800298a:	e000      	b.n	800298e <_ZN17SparkFun_APDS996013wireWriteByteEh+0x32>
    }

    return true;
 800298c:	2301      	movs	r3, #1
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh>:
 * @param[in] reg the register in the I2C device to write to
 * @param[in] val the 1-byte value to write to the I2C device
 * @return True if successful write operation. False otherwise.
 */
bool SparkFun_APDS9960::wireWriteDataByte(uint8_t reg, uint8_t val)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b086      	sub	sp, #24
 800299a:	af02      	add	r7, sp, #8
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	460b      	mov	r3, r1
 80029a0:	70fb      	strb	r3, [r7, #3]
 80029a2:	4613      	mov	r3, r2
 80029a4:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = {reg, val};
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	733b      	strb	r3, [r7, #12]
 80029aa:	78bb      	ldrb	r3, [r7, #2]
 80029ac:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit(I2C_handle, APDS9960_I2C_ADDR << 1, data, 2, HAL_MAX_DELAY);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 80029b4:	f107 020c 	add.w	r2, r7, #12
 80029b8:	f04f 33ff 	mov.w	r3, #4294967295
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2302      	movs	r3, #2
 80029c0:	2172      	movs	r1, #114	@ 0x72
 80029c2:	f002 f9c5 	bl	8004d50 <HAL_I2C_Master_Transmit>
 80029c6:	4603      	mov	r3, r0
 80029c8:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh+0x3e>
        return false;
 80029d0:	2300      	movs	r3, #0
 80029d2:	e000      	b.n	80029d6 <_ZN17SparkFun_APDS996017wireWriteDataByteEhh+0x40>
    }

    return true;
 80029d4:	2301      	movs	r3, #1
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <_ZN17SparkFun_APDS996016wireReadDataByteEhRh>:
 * @param[in] reg the register to read from
 * @param[out] the value returned from the register
 * @return True if successful read operation. False otherwise.
 */
bool SparkFun_APDS9960::wireReadDataByte(uint8_t reg, uint8_t &val)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b08a      	sub	sp, #40	@ 0x28
 80029e2:	af04      	add	r7, sp, #16
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	460b      	mov	r3, r1
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	72fb      	strb	r3, [r7, #11]
    uint8_t receivedData;

    /* Indicate which register we want to read from */
    if (!wireWriteByte(reg)) {
 80029ec:	7afb      	ldrb	r3, [r7, #11]
 80029ee:	4619      	mov	r1, r3
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f7ff ffb3 	bl	800295c <_ZN17SparkFun_APDS996013wireWriteByteEh>
 80029f6:	4603      	mov	r3, r0
 80029f8:	f083 0301 	eor.w	r3, r3, #1
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <_ZN17SparkFun_APDS996016wireReadDataByteEhRh+0x28>
        return false;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e01b      	b.n	8002a3e <_ZN17SparkFun_APDS996016wireReadDataByteEhRh+0x60>
    }

    /* Read from register */
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(I2C_handle, APDS9960_I2C_ADDR << 1, reg, I2C_MEMADD_SIZE_8BIT, &receivedData, 1, HAL_MAX_DELAY);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 8002a0c:	7afb      	ldrb	r3, [r7, #11]
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	f04f 33ff 	mov.w	r3, #4294967295
 8002a14:	9302      	str	r3, [sp, #8]
 8002a16:	2301      	movs	r3, #1
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	f107 0316 	add.w	r3, r7, #22
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2301      	movs	r3, #1
 8002a22:	2172      	movs	r1, #114	@ 0x72
 8002a24:	f002 fcc4 	bl	80053b0 <HAL_I2C_Mem_Read>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8002a2c:	7dfb      	ldrb	r3, [r7, #23]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <_ZN17SparkFun_APDS996016wireReadDataByteEhRh+0x58>
        return false;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e003      	b.n	8002a3e <_ZN17SparkFun_APDS996016wireReadDataByteEhRh+0x60>
    }

    val = receivedData;
 8002a36:	7dba      	ldrb	r2, [r7, #22]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	701a      	strb	r2, [r3, #0]

    return true;
 8002a3c:	2301      	movs	r3, #1
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
	...

08002a48 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm>:
 * @param timer_channel The channel number to be used with the timer (like TIM_CHANNEL_1).
 * @param CPU_clock_speed_MHz The CPU clock speed in MHz (like 96).
 * @param PWM_frequency_Hz The PWM frequency in Hz (20,000 to 100,000 allowed).
 */

TB6612FNG_Motor::TB6612FNG_Motor(
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80fb      	strh	r3, [r7, #6]

	: IN1_pin_group(IN1_pin_group), IN1_pin(IN1_pin),
	  IN2_pin_group(IN2_pin_group), IN2_pin(IN2_pin),
	  timer_handle(timer_handle), timer_channel(timer_channel),
	  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
	  PWM_frequency_Hz(PWM_frequency_Hz)
 8002a58:	4a23      	ldr	r2, [pc, #140]	@ (8002ae8 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa0>)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	601a      	str	r2, [r3, #0]
	: IN1_pin_group(IN1_pin_group), IN1_pin(IN1_pin),
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	605a      	str	r2, [r3, #4]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	88fa      	ldrh	r2, [r7, #6]
 8002a68:	811a      	strh	r2, [r3, #8]
	  IN2_pin_group(IN2_pin_group), IN2_pin(IN2_pin),
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	60da      	str	r2, [r3, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8b3a      	ldrh	r2, [r7, #24]
 8002a74:	821a      	strh	r2, [r3, #16]
	  timer_handle(timer_handle), timer_channel(timer_channel),
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	615a      	str	r2, [r3, #20]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a3a      	ldr	r2, [r7, #32]
 8002a80:	619a      	str	r2, [r3, #24]
	  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a86:	61da      	str	r2, [r3, #28]
	  PWM_frequency_Hz(PWM_frequency_Hz)
 8002a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	841a      	strh	r2, [r3, #32]
{
	// Make sure the motor is off to start
	stop();
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 f8d0 	bl	8002c36 <_ZN15TB6612FNG_Motor4stopEv>

	// Make sure the PWM frequency is within bounds
	if(PWM_frequency_Hz < 20000)
 8002a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a98:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d803      	bhi.n	8002aa8 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x60>
	{
		// Too low. Human can hear this.
		PWM_frequency_Hz = 20000;
 8002aa0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002aa6:	e005      	b.n	8002ab4 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x6c>
	}
	else if(PWM_frequency_Hz > 100000)
 8002aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aaa:	4a10      	ldr	r2, [pc, #64]	@ (8002aec <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d901      	bls.n	8002ab4 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x6c>
	{
		// Very high. May interfere with other tasks.
		PWM_frequency_Hz = 100000;
 8002ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8002aec <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa4>)
 8002ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

	// Set the auto-reload value based on the CPU clock speed and the desired PWM frequency
	auto_reload_value =( CPU_clock_speed_MHz * 1000000 / PWM_frequency_Hz ) - 1;
 8002ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8002af0 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa8>)
 8002ab8:	fb03 f202 	mul.w	r2, r3, r2
 8002abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	845a      	strh	r2, [r3, #34]	@ 0x22
	timer_handle->Instance->ARR = auto_reload_value;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Start the PWM generation
	start();
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 f89d 	bl	8002c16 <_ZN15TB6612FNG_Motor5startEv>
}
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	08010e18 	.word	0x08010e18
 8002aec:	000186a0 	.word	0x000186a0
 8002af0:	000f4240 	.word	0x000f4240

08002af4 <_ZN15TB6612FNG_MotorD1Ev>:

/**
 * @brief Destructor for the TB6612FNG_Motor class.
 */
TB6612FNG_Motor::~TB6612FNG_Motor()
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	4a05      	ldr	r2, [pc, #20]	@ (8002b14 <_ZN15TB6612FNG_MotorD1Ev+0x20>)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	601a      	str	r2, [r3, #0]
{
	stop();
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f897 	bl	8002c36 <_ZN15TB6612FNG_Motor4stopEv>
}
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	08010e18 	.word	0x08010e18

08002b18 <_ZN15TB6612FNG_MotorD0Ev>:
TB6612FNG_Motor::~TB6612FNG_Motor()
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
}
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff ffe7 	bl	8002af4 <_ZN15TB6612FNG_MotorD1Ev>
 8002b26:	2124      	movs	r1, #36	@ 0x24
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f00b fa28 	bl	800df7e <_ZdlPvj>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_ZN15TB6612FNG_Motor8set_dutyEss>:
/**
 * @brief Sets the duty cycle of the motor.
 * @param speed The duty cycle value, ranging from -100 to 100 by default.
 */
void TB6612FNG_Motor::set_duty(int16_t duty, int16_t maximum_value)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	460b      	mov	r3, r1
 8002b42:	807b      	strh	r3, [r7, #2]
 8002b44:	4613      	mov	r3, r2
 8002b46:	803b      	strh	r3, [r7, #0]
	// Raise the appropriate pins
	if(duty >= 0)
 8002b48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	db10      	blt.n	8002b72 <_ZN15TB6612FNG_Motor8set_dutyEss+0x3a>
	{
		HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_SET);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6858      	ldr	r0, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	891b      	ldrh	r3, [r3, #8]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f001 ff68 	bl	8004a30 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_RESET);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68d8      	ldr	r0, [r3, #12]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	8a1b      	ldrh	r3, [r3, #16]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	f001 ff60 	bl	8004a30 <HAL_GPIO_WritePin>
 8002b70:	e00f      	b.n	8002b92 <_ZN15TB6612FNG_Motor8set_dutyEss+0x5a>
	}
	else
	{
		HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_RESET);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6858      	ldr	r0, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	891b      	ldrh	r3, [r3, #8]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f001 ff57 	bl	8004a30 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_SET);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68d8      	ldr	r0, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	8a1b      	ldrh	r3, [r3, #16]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	f001 ff4f 	bl	8004a30 <HAL_GPIO_WritePin>
	}

	uint16_t duty_magnitude;
	if(duty<0)
 8002b92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	da03      	bge.n	8002ba2 <_ZN15TB6612FNG_Motor8set_dutyEss+0x6a>
	{
		duty_magnitude = duty*-1;
 8002b9a:	887b      	ldrh	r3, [r7, #2]
 8002b9c:	425b      	negs	r3, r3
 8002b9e:	81fb      	strh	r3, [r7, #14]
 8002ba0:	e001      	b.n	8002ba6 <_ZN15TB6612FNG_Motor8set_dutyEss+0x6e>
	}
	else
	{
		duty_magnitude = duty;
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	81fb      	strh	r3, [r7, #14]
	}

	// Check if duty cycle is within bounds
	if(duty_magnitude > maximum_value)
 8002ba6:	89fa      	ldrh	r2, [r7, #14]
 8002ba8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	dd01      	ble.n	8002bb4 <_ZN15TB6612FNG_Motor8set_dutyEss+0x7c>
	{
		duty = maximum_value;
 8002bb0:	883b      	ldrh	r3, [r7, #0]
 8002bb2:	807b      	strh	r3, [r7, #2]
	}


	// Set the compare value
	uint16_t compare_value = duty_magnitude * auto_reload_value / maximum_value;
 8002bb4:	89fb      	ldrh	r3, [r7, #14]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8002bba:	fb03 f202 	mul.w	r2, r3, r2
 8002bbe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002bc2:	fb92 f3f3 	sdiv	r3, r2, r3
 8002bc6:	81bb      	strh	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d105      	bne.n	8002bdc <_ZN15TB6612FNG_Motor8set_dutyEss+0xa4>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	89ba      	ldrh	r2, [r7, #12]
 8002bd8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002bda:	e018      	b.n	8002c0e <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	2b04      	cmp	r3, #4
 8002be2:	d105      	bne.n	8002bf0 <_ZN15TB6612FNG_Motor8set_dutyEss+0xb8>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	89ba      	ldrh	r2, [r7, #12]
 8002bec:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002bee:	e00e      	b.n	8002c0e <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	d105      	bne.n	8002c04 <_ZN15TB6612FNG_Motor8set_dutyEss+0xcc>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	89ba      	ldrh	r2, [r7, #12]
 8002c00:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002c02:	e004      	b.n	8002c0e <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(timer_handle, timer_channel, compare_value);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	89ba      	ldrh	r2, [r7, #12]
 8002c0c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <_ZN15TB6612FNG_Motor5startEv>:

/**
 * @brief starts the motor by starting PWM generation.
 */
void TB6612FNG_Motor::start()
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(timer_handle, timer_channel);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	4619      	mov	r1, r3
 8002c28:	4610      	mov	r0, r2
 8002c2a:	f003 ff61 	bl	8006af0 <HAL_TIM_PWM_Start>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <_ZN15TB6612FNG_Motor4stopEv>:

/**
 * @brief stops the motor by stopping PWM generation.
 */
void TB6612FNG_Motor::stop()
{	
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_RESET);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6858      	ldr	r0, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	891b      	ldrh	r3, [r3, #8]
 8002c46:	2200      	movs	r2, #0
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f001 fef1 	bl	8004a30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_RESET);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68d8      	ldr	r0, [r3, #12]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	8a1b      	ldrh	r3, [r3, #16]
 8002c56:	2200      	movs	r2, #0
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f001 fee9 	bl	8004a30 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(timer_handle, timer_channel);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f003 fff1 	bl	8006c50 <HAL_TIM_PWM_Stop>
}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <HAL_GPIO_EXTI_Callback>:
void I2C_Scan(UART_HandleTypeDef* uart_handle);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	80fb      	strh	r3, [r7, #6]
   // Your interrupt handling code here
	if(initialized)
 8002c82:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <HAL_GPIO_EXTI_Callback+0x24>
	{
		if(GPIO_PIN == GPIO_PIN_13)
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c90:	d104      	bne.n	8002c9c <HAL_GPIO_EXTI_Callback+0x24>
		{
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002c92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c96:	4804      	ldr	r0, [pc, #16]	@ (8002ca8 <HAL_GPIO_EXTI_Callback+0x30>)
 8002c98:	f001 fee3 	bl	8004a62 <HAL_GPIO_TogglePin>
		}
	}
}
 8002c9c:	bf00      	nop
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	200006d0 	.word	0x200006d0
 8002ca8:	40020400 	.word	0x40020400

08002cac <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
	if (initialized) // Timers must be initalized before this code can run successfully.
 8002cb4:	4b12      	ldr	r3, [pc, #72]	@ (8002d00 <HAL_TIM_IC_CaptureCallback+0x54>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d01d      	beq.n	8002cf8 <HAL_TIM_IC_CaptureCallback+0x4c>
	{
		if((htim->Instance = TIM1))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a11      	ldr	r2, [pc, #68]	@ (8002d04 <HAL_TIM_IC_CaptureCallback+0x58>)
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	bf14      	ite	ne
 8002cca:	2301      	movne	r3, #1
 8002ccc:	2300      	moveq	r3, #0
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d011      	beq.n	8002cf8 <HAL_TIM_IC_CaptureCallback+0x4c>
		{
			if ( htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 )
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	7f1b      	ldrb	r3, [r3, #28]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d104      	bne.n	8002ce6 <HAL_TIM_IC_CaptureCallback+0x3a>
			{
				SteeringChannel->callback();
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fe35 	bl	8001950 <_ZN9RCChannel8callbackEv>
			}

			if ( htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	7f1b      	ldrb	r3, [r3, #28]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d104      	bne.n	8002cf8 <HAL_TIM_IC_CaptureCallback+0x4c>
			{
				ThrottleChannel->callback();
 8002cee:	4b07      	ldr	r3, [pc, #28]	@ (8002d0c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7fe fe2c 	bl	8001950 <_ZN9RCChannel8callbackEv>
			}
		}
	}
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	200006d0 	.word	0x200006d0
 8002d04:	40010000 	.word	0x40010000
 8002d08:	200006dc 	.word	0x200006dc
 8002d0c:	200006d8 	.word	0x200006d8

08002d10 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // Not needed
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a07      	ldr	r2, [pc, #28]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d106      	bne.n	8002d30 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		My_Encoder->count = __HAL_TIM_GET_COUNTER(htim);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	b292      	uxth	r2, r2
 8002d2e:	82da      	strh	r2, [r3, #22]
	}
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	40000c00 	.word	0x40000c00
 8002d40:	200006e4 	.word	0x200006e4

08002d44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d48:	b0a7      	sub	sp, #156	@ 0x9c
 8002d4a:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d4c:	f001 fb2c 	bl	80043a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d50:	f000 fbfc 	bl	800354c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d54:	f000 fef6 	bl	8003b44 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8002d58:	f000 fec6 	bl	8003ae8 <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 8002d5c:	f000 fd38 	bl	80037d0 <_ZL12MX_TIM2_Initv>
  MX_TIM5_Init();
 8002d60:	f000 fe64 	bl	8003a2c <_ZL12MX_TIM5_Initv>
  MX_TIM1_Init();
 8002d64:	f000 fc98 	bl	8003698 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8002d68:	f000 fdc0 	bl	80038ec <_ZL12MX_TIM3_Initv>
  MX_I2C1_Init();
 8002d6c:	f000 fc60 	bl	8003630 <_ZL12MX_I2C1_Initv>
		  GPIOB, GPIO_PIN_14,
		  GPIOB, GPIO_PIN_15,
		  &htim2, TIM_CHANNEL_1,
		  CPU_CLOCK_SPEED_MHZ,
		  MOTOR_PWM_HZ
		  );
 8002d70:	2024      	movs	r0, #36	@ 0x24
 8002d72:	f00b f906 	bl	800df82 <_Znwj>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461c      	mov	r4, r3
 8002d7a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002d7e:	9304      	str	r3, [sp, #16]
 8002d80:	2364      	movs	r3, #100	@ 0x64
 8002d82:	9303      	str	r3, [sp, #12]
 8002d84:	2300      	movs	r3, #0
 8002d86:	9302      	str	r3, [sp, #8]
 8002d88:	4bad      	ldr	r3, [pc, #692]	@ (8003040 <main+0x2fc>)
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	4bac      	ldr	r3, [pc, #688]	@ (8003044 <main+0x300>)
 8002d94:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d98:	49aa      	ldr	r1, [pc, #680]	@ (8003044 <main+0x300>)
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	f7ff fe54 	bl	8002a48 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm>
  My_Motor = new TB6612FNG_Motor
 8002da0:	4ba9      	ldr	r3, [pc, #676]	@ (8003048 <main+0x304>)
 8002da2:	601c      	str	r4, [r3, #0]
  		  1520,      // Calibrated neutral
  		  2035,      // Calibrated full left
  		  10000,       // New max positive
		  10000,       // New max negative (magnitude)
		  true     // Saturate if signal is over full? True by default. False good for debugging.
		  );
 8002da4:	205c      	movs	r0, #92	@ 0x5c
 8002da6:	f00b f8ec 	bl	800df82 <_Znwj>
 8002daa:	4603      	mov	r3, r0
 8002dac:	461c      	mov	r4, r3
 8002dae:	2301      	movs	r3, #1
 8002db0:	9308      	str	r3, [sp, #32]
 8002db2:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002db6:	9307      	str	r3, [sp, #28]
 8002db8:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002dbc:	9306      	str	r3, [sp, #24]
 8002dbe:	f240 73f3 	movw	r3, #2035	@ 0x7f3
 8002dc2:	9305      	str	r3, [sp, #20]
 8002dc4:	f44f 63be 	mov.w	r3, #1520	@ 0x5f0
 8002dc8:	9304      	str	r3, [sp, #16]
 8002dca:	f240 33ea 	movw	r3, #1002	@ 0x3ea
 8002dce:	9303      	str	r3, [sp, #12]
 8002dd0:	2364      	movs	r3, #100	@ 0x64
 8002dd2:	9302      	str	r3, [sp, #8]
 8002dd4:	f244 435c 	movw	r3, #17500	@ 0x445c
 8002dd8:	9301      	str	r3, [sp, #4]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9300      	str	r3, [sp, #0]
 8002dde:	4b9b      	ldr	r3, [pc, #620]	@ (800304c <main+0x308>)
 8002de0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002de4:	499a      	ldr	r1, [pc, #616]	@ (8003050 <main+0x30c>)
 8002de6:	4620      	mov	r0, r4
 8002de8:	f7fe fd2c 	bl	8001844 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>
  SteeringChannel = new RCChannel
 8002dec:	4b99      	ldr	r3, [pc, #612]	@ (8003054 <main+0x310>)
 8002dee:	601c      	str	r4, [r3, #0]
		  		  1533,  // Calibrated neutral
		  		  2017,  // Calibrated full speed
		  		  10000,   // New max positive
				  10000,    // New max negative (magnitude)
				  true  // Saturate if signal is over full? True by default. False good for debugging.
		  	  	  );
 8002df0:	205c      	movs	r0, #92	@ 0x5c
 8002df2:	f00b f8c6 	bl	800df82 <_Znwj>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461c      	mov	r4, r3
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	9308      	str	r3, [sp, #32]
 8002dfe:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002e02:	9307      	str	r3, [sp, #28]
 8002e04:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002e08:	9306      	str	r3, [sp, #24]
 8002e0a:	f240 73e1 	movw	r3, #2017	@ 0x7e1
 8002e0e:	9305      	str	r3, [sp, #20]
 8002e10:	f240 53fd 	movw	r3, #1533	@ 0x5fd
 8002e14:	9304      	str	r3, [sp, #16]
 8002e16:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8002e1a:	9303      	str	r3, [sp, #12]
 8002e1c:	2364      	movs	r3, #100	@ 0x64
 8002e1e:	9302      	str	r3, [sp, #8]
 8002e20:	f244 435c 	movw	r3, #17500	@ 0x445c
 8002e24:	9301      	str	r3, [sp, #4]
 8002e26:	2304      	movs	r3, #4
 8002e28:	9300      	str	r3, [sp, #0]
 8002e2a:	4b88      	ldr	r3, [pc, #544]	@ (800304c <main+0x308>)
 8002e2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e30:	4987      	ldr	r1, [pc, #540]	@ (8003050 <main+0x30c>)
 8002e32:	4620      	mov	r0, r4
 8002e34:	f7fe fd06 	bl	8001844 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>
  ThrottleChannel = new RCChannel
 8002e38:	4b87      	ldr	r3, [pc, #540]	@ (8003058 <main+0x314>)
 8002e3a:	601c      	str	r4, [r3, #0]
		  &htim5,
		  20,
		  488.3f,
		  16,
		  false // true doesn't work yet!
		  );
 8002e3c:	202c      	movs	r0, #44	@ 0x2c
 8002e3e:	f00b f8a0 	bl	800df82 <_Znwj>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461c      	mov	r4, r3
 8002e46:	2300      	movs	r3, #0
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	2310      	movs	r3, #16
 8002e4c:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 800305c <main+0x318>
 8002e50:	2214      	movs	r2, #20
 8002e52:	4983      	ldr	r1, [pc, #524]	@ (8003060 <main+0x31c>)
 8002e54:	4620      	mov	r0, r4
 8002e56:	f7fe fac5 	bl	80013e4 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb>
  My_Encoder = new PololuEncoder
 8002e5a:	4b82      	ldr	r3, [pc, #520]	@ (8003064 <main+0x320>)
 8002e5c:	601c      	str	r4, [r3, #0]
		  My_Encoder,
		  CONTROL_FREQUENCY_HZ,
		  100.0f,
		  650.0f,
		  0.0f
		  );
 8002e5e:	2034      	movs	r0, #52	@ 0x34
 8002e60:	f00b f88f 	bl	800df82 <_Znwj>
 8002e64:	4603      	mov	r3, r0
 8002e66:	461c      	mov	r4, r3
 8002e68:	4b77      	ldr	r3, [pc, #476]	@ (8003048 <main+0x304>)
 8002e6a:	6819      	ldr	r1, [r3, #0]
 8002e6c:	4b7d      	ldr	r3, [pc, #500]	@ (8003064 <main+0x320>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	ed9f 1a7d 	vldr	s2, [pc, #500]	@ 8003068 <main+0x324>
 8002e74:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 800306c <main+0x328>
 8002e78:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8003070 <main+0x32c>
 8002e7c:	2308      	movs	r3, #8
 8002e7e:	4620      	mov	r0, r4
 8002e80:	f7fe f956 	bl	8001130 <_ZN12MotorControlC1EP15TB6612FNG_MotorP13PololuEncodermfff>
  My_Controller = new MotorControl
 8002e84:	4b7b      	ldr	r3, [pc, #492]	@ (8003074 <main+0x330>)
 8002e86:	601c      	str	r4, [r3, #0]
  Throttle = new RemoteControlControl
		  (
		  ThrottleChannel,
		  My_Controller,
		  30
		  );
 8002e88:	2014      	movs	r0, #20
 8002e8a:	f00b f87a 	bl	800df82 <_Znwj>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461c      	mov	r4, r3
 8002e92:	4b71      	ldr	r3, [pc, #452]	@ (8003058 <main+0x314>)
 8002e94:	6819      	ldr	r1, [r3, #0]
 8002e96:	4b77      	ldr	r3, [pc, #476]	@ (8003074 <main+0x330>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	231e      	movs	r3, #30
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	f7fe fe1b 	bl	8001ad8 <_ZN20RemoteControlControlC1EP9RCChannelP12MotorControlt>
  Throttle = new RemoteControlControl
 8002ea2:	4b75      	ldr	r3, [pc, #468]	@ (8003078 <main+0x334>)
 8002ea4:	601c      	str	r4, [r3, #0]
	  	  CPU_CLOCK_SPEED_MHZ,
		  60,
		  1000,
		  1500,
		  2000
		  );
 8002ea6:	2020      	movs	r0, #32
 8002ea8:	f00b f86b 	bl	800df82 <_Znwj>
 8002eac:	4603      	mov	r3, r0
 8002eae:	461c      	mov	r4, r3
 8002eb0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002eb4:	9304      	str	r3, [sp, #16]
 8002eb6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002eba:	9303      	str	r3, [sp, #12]
 8002ebc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ec0:	9302      	str	r3, [sp, #8]
 8002ec2:	233c      	movs	r3, #60	@ 0x3c
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	2364      	movs	r3, #100	@ 0x64
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	f244 435c 	movw	r3, #17500	@ 0x445c
 8002ece:	2200      	movs	r2, #0
 8002ed0:	496a      	ldr	r1, [pc, #424]	@ (800307c <main+0x338>)
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	f7fe fbb4 	bl	8001640 <_ZN11PololuServoC1EP17TIM_HandleTypeDefmtmtttt>
  My_Servo = new PololuServo
 8002ed8:	4b69      	ldr	r3, [pc, #420]	@ (8003080 <main+0x33c>)
 8002eda:	601c      	str	r4, [r3, #0]
//		  (
//		  &hi2c1,
//		  0x29
//		  );

  My_Conveyor = new ConveyorBelt(My_Encoder, 38.1f);
 8002edc:	2010      	movs	r0, #16
 8002ede:	f00b f850 	bl	800df82 <_Znwj>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	461c      	mov	r4, r3
 8002ee6:	4b5f      	ldr	r3, [pc, #380]	@ (8003064 <main+0x320>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8003084 <main+0x340>
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	f7fe f87d 	bl	8000ff0 <_ZN12ConveyorBeltC1EP13PololuEncoderf>
 8002ef6:	4b64      	ldr	r3, [pc, #400]	@ (8003088 <main+0x344>)
 8002ef8:	601c      	str	r4, [r3, #0]

  // Not shutdown pin for ToF_Sensor
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002efa:	2201      	movs	r2, #1
 8002efc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f00:	4850      	ldr	r0, [pc, #320]	@ (8003044 <main+0x300>)
 8002f02:	f001 fd95 	bl	8004a30 <HAL_GPIO_WritePin>
  VL53L0X_Init();
 8002f06:	f000 fe77 	bl	8003bf8 <_ZL12VL53L0X_Initv>

  // Color sensor
  My_Color_Sensor = new SparkFun_APDS9960(&hi2c1);
 8002f0a:	20a8      	movs	r0, #168	@ 0xa8
 8002f0c:	f00b f839 	bl	800df82 <_Znwj>
 8002f10:	4603      	mov	r3, r0
 8002f12:	461c      	mov	r4, r3
 8002f14:	495d      	ldr	r1, [pc, #372]	@ (800308c <main+0x348>)
 8002f16:	4620      	mov	r0, r4
 8002f18:	f7fe fe38 	bl	8001b8c <_ZN17SparkFun_APDS9960C1EP17I2C_HandleTypeDef>
 8002f1c:	4b5c      	ldr	r3, [pc, #368]	@ (8003090 <main+0x34c>)
 8002f1e:	601c      	str	r4, [r3, #0]
  //I2C_Scan(&huart2);

  My_Color_Sensor->init();
 8002f20:	4b5b      	ldr	r3, [pc, #364]	@ (8003090 <main+0x34c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7fe fe61 	bl	8001bec <_ZN17SparkFun_APDS99604initEv>
  My_Color_Sensor->disableProximitySensor();
 8002f2a:	4b59      	ldr	r3, [pc, #356]	@ (8003090 <main+0x34c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff f8aa 	bl	8002088 <_ZN17SparkFun_APDS996022disableProximitySensorEv>
  My_Color_Sensor->disableGestureSensor();
 8002f34:	4b56      	ldr	r3, [pc, #344]	@ (8003090 <main+0x34c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff f8c7 	bl	80020cc <_ZN17SparkFun_APDS996020disableGestureSensorEv>
  My_Color_Sensor->enableLightSensor();
 8002f3e:	4b54      	ldr	r3, [pc, #336]	@ (8003090 <main+0x34c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2100      	movs	r1, #0
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff f855 	bl	8001ff4 <_ZN17SparkFun_APDS996017enableLightSensorEb>
//  I2C_Scan(&huart2);

  uint16_t ambient_light, red_light, green_light, blue_light;


  uint8_t task = 0; // Start on task 0
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  int number_of_states = 5;
 8002f50:	2305      	movs	r3, #5
 8002f52:	65fb      	str	r3, [r7, #92]	@ 0x5c

  number_of_states += 1;
 8002f54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f56:	3301      	adds	r3, #1
 8002f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t last_tick_state[number_of_states] = {0};
 8002f5a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8002f5c:	1e4b      	subs	r3, r1, #1
 8002f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f60:	460a      	mov	r2, r1
 8002f62:	2300      	movs	r3, #0
 8002f64:	4690      	mov	r8, r2
 8002f66:	4699      	mov	r9, r3
 8002f68:	f04f 0200 	mov.w	r2, #0
 8002f6c:	f04f 0300 	mov.w	r3, #0
 8002f70:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8002f74:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002f78:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613a      	str	r2, [r7, #16]
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002f90:	4648      	mov	r0, r9
 8002f92:	0143      	lsls	r3, r0, #5
 8002f94:	4640      	mov	r0, r8
 8002f96:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f9a:	4640      	mov	r0, r8
 8002f9c:	0142      	lsls	r2, r0, #5
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	3307      	adds	r3, #7
 8002fa4:	08db      	lsrs	r3, r3, #3
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	ebad 0d03 	sub.w	sp, sp, r3
 8002fac:	ab0a      	add	r3, sp, #40	@ 0x28
 8002fae:	3303      	adds	r3, #3
 8002fb0:	089b      	lsrs	r3, r3, #2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fb8:	3901      	subs	r1, #1
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	1d1a      	adds	r2, r3, #4
 8002fc0:	1e4b      	subs	r3, r1, #1
 8002fc2:	e003      	b.n	8002fcc <main+0x288>
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	6011      	str	r1, [r2, #0]
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	3204      	adds	r2, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	daf9      	bge.n	8002fc4 <main+0x280>
  uint16_t task_frequencies[number_of_states] = {0};
 8002fd0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8002fd2:	1e4b      	subs	r3, r1, #1
 8002fd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fd6:	460a      	mov	r2, r1
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60ba      	str	r2, [r7, #8]
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	f04f 0300 	mov.w	r3, #0
 8002fe6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002fea:	4648      	mov	r0, r9
 8002fec:	0103      	lsls	r3, r0, #4
 8002fee:	4640      	mov	r0, r8
 8002ff0:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8002ff4:	4640      	mov	r0, r8
 8002ff6:	0102      	lsls	r2, r0, #4
 8002ff8:	460a      	mov	r2, r1
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	603a      	str	r2, [r7, #0]
 8002ffe:	607b      	str	r3, [r7, #4]
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	f04f 0300 	mov.w	r3, #0
 8003008:	e9d7 8900 	ldrd	r8, r9, [r7]
 800300c:	4648      	mov	r0, r9
 800300e:	0103      	lsls	r3, r0, #4
 8003010:	4640      	mov	r0, r8
 8003012:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8003016:	4640      	mov	r0, r8
 8003018:	0102      	lsls	r2, r0, #4
 800301a:	460b      	mov	r3, r1
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	3307      	adds	r3, #7
 8003020:	08db      	lsrs	r3, r3, #3
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	ebad 0d03 	sub.w	sp, sp, r3
 8003028:	ab0a      	add	r3, sp, #40	@ 0x28
 800302a:	3301      	adds	r3, #1
 800302c:	085b      	lsrs	r3, r3, #1
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003034:	3901      	subs	r1, #1
 8003036:	2200      	movs	r2, #0
 8003038:	801a      	strh	r2, [r3, #0]
 800303a:	1c9a      	adds	r2, r3, #2
 800303c:	1e4b      	subs	r3, r1, #1
 800303e:	e02d      	b.n	800309c <main+0x358>
 8003040:	2000054c 	.word	0x2000054c
 8003044:	40020400 	.word	0x40020400
 8003048:	200006d4 	.word	0x200006d4
 800304c:	20000504 	.word	0x20000504
 8003050:	40020000 	.word	0x40020000
 8003054:	200006dc 	.word	0x200006dc
 8003058:	200006d8 	.word	0x200006d8
 800305c:	43f42666 	.word	0x43f42666
 8003060:	200005dc 	.word	0x200005dc
 8003064:	200006e4 	.word	0x200006e4
 8003068:	00000000 	.word	0x00000000
 800306c:	44228000 	.word	0x44228000
 8003070:	42c80000 	.word	0x42c80000
 8003074:	200006e8 	.word	0x200006e8
 8003078:	200006e0 	.word	0x200006e0
 800307c:	20000594 	.word	0x20000594
 8003080:	200006ec 	.word	0x200006ec
 8003084:	42186666 	.word	0x42186666
 8003088:	2000089c 	.word	0x2000089c
 800308c:	200004b0 	.word	0x200004b0
 8003090:	200008a0 	.word	0x200008a0
 8003094:	2100      	movs	r1, #0
 8003096:	8011      	strh	r1, [r2, #0]
 8003098:	3b01      	subs	r3, #1
 800309a:	3202      	adds	r2, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	daf9      	bge.n	8003094 <main+0x350>
  task_frequencies[1] = CONTROL_FREQUENCY_HZ; // Hz
 80030a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030a2:	2208      	movs	r2, #8
 80030a4:	805a      	strh	r2, [r3, #2]
  task_frequencies[2] = 2; // Hz
 80030a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030a8:	2202      	movs	r2, #2
 80030aa:	809a      	strh	r2, [r3, #4]
  task_frequencies[3] = 10; // Hz
 80030ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030ae:	220a      	movs	r2, #10
 80030b0:	80da      	strh	r2, [r3, #6]
  task_frequencies[4] = 2; // Hz
 80030b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030b4:	2202      	movs	r2, #2
 80030b6:	811a      	strh	r2, [r3, #8]
  uint16_t task_periods[number_of_states] = {0};
 80030b8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80030ba:	1e4b      	subs	r3, r1, #1
 80030bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030be:	460a      	mov	r2, r1
 80030c0:	2300      	movs	r3, #0
 80030c2:	4615      	mov	r5, r2
 80030c4:	461e      	mov	r6, r3
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	0133      	lsls	r3, r6, #4
 80030d0:	ea43 7315 	orr.w	r3, r3, r5, lsr #28
 80030d4:	012a      	lsls	r2, r5, #4
 80030d6:	460a      	mov	r2, r1
 80030d8:	2300      	movs	r3, #0
 80030da:	4692      	mov	sl, r2
 80030dc:	469b      	mov	fp, r3
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	ea4f 130b 	mov.w	r3, fp, lsl #4
 80030ea:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 80030ee:	ea4f 120a 	mov.w	r2, sl, lsl #4
 80030f2:	460b      	mov	r3, r1
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	3307      	adds	r3, #7
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	ebad 0d03 	sub.w	sp, sp, r3
 8003100:	ab0a      	add	r3, sp, #40	@ 0x28
 8003102:	3301      	adds	r3, #1
 8003104:	085b      	lsrs	r3, r3, #1
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	647b      	str	r3, [r7, #68]	@ 0x44
 800310a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800310c:	3901      	subs	r1, #1
 800310e:	2200      	movs	r2, #0
 8003110:	801a      	strh	r2, [r3, #0]
 8003112:	1c9a      	adds	r2, r3, #2
 8003114:	1e4b      	subs	r3, r1, #1
 8003116:	e003      	b.n	8003120 <main+0x3dc>
 8003118:	2100      	movs	r1, #0
 800311a:	8011      	strh	r1, [r2, #0]
 800311c:	3b01      	subs	r3, #1
 800311e:	3202      	adds	r2, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	daf9      	bge.n	8003118 <main+0x3d4>

  // Loop to calculate periods based on frequencies
  for (int index = 0; index < number_of_states; index++) {
 8003124:	2300      	movs	r3, #0
 8003126:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003128:	e01c      	b.n	8003164 <main+0x420>
      if (task_frequencies[index] != 0) {
 800312a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800312c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800312e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00e      	beq.n	8003154 <main+0x410>
          task_periods[index] = 1000 / task_frequencies[index];
 8003136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003138:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800313a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800313e:	461a      	mov	r2, r3
 8003140:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003144:	fb93 f3f2 	sdiv	r3, r3, r2
 8003148:	b299      	uxth	r1, r3
 800314a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800314c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800314e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003152:	e004      	b.n	800315e <main+0x41a>
      } else {
          task_periods[index] = 0; // Avoid division by zero
 8003154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003156:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003158:	2100      	movs	r1, #0
 800315a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int index = 0; index < number_of_states; index++) {
 800315e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003160:	3301      	adds	r3, #1
 8003162:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003164:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003168:	429a      	cmp	r2, r3
 800316a:	dbde      	blt.n	800312a <main+0x3e6>
      }
  }

  uint16_t range_reading = -1;
 800316c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003170:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  uint16_t block_range_mm = 50; //Threshold
 8003174:	2332      	movs	r3, #50	@ 0x32
 8003176:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  float distance_from_ToF_to_color_sensor = 42.0f;
 800317a:	4bad      	ldr	r3, [pc, #692]	@ (8003430 <main+0x6ec>)
 800317c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  bool ready_for_new_block = true;
 800317e:	2301      	movs	r3, #1
 8003180:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t current_tick = HAL_GetTick();
 8003184:	f001 f976 	bl	8004474 <HAL_GetTick>
 8003188:	63b8      	str	r0, [r7, #56]	@ 0x38

	  switch(task)
 800318a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800318e:	2b04      	cmp	r3, #4
 8003190:	f200 81ca 	bhi.w	8003528 <main+0x7e4>
 8003194:	a201      	add	r2, pc, #4	@ (adr r2, 800319c <main+0x458>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	080031b1 	.word	0x080031b1
 80031a0:	080031f5 	.word	0x080031f5
 80031a4:	08003221 	.word	0x08003221
 80031a8:	080032cb 	.word	0x080032cb
 80031ac:	080034e9 	.word	0x080034e9
	  {
	  	  case 0:
	  		  // Init
	  		  My_Servo->set_position(0);
 80031b0:	4ba0      	ldr	r3, [pc, #640]	@ (8003434 <main+0x6f0>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2100      	movs	r1, #0
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe fa88 	bl	80016cc <_ZN11PololuServo12set_positionEs>
	  		  HAL_Delay(300);
 80031bc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80031c0:	f001 f964 	bl	800448c <HAL_Delay>
	  		  My_Controller->run(0);
 80031c4:	4b9c      	ldr	r3, [pc, #624]	@ (8003438 <main+0x6f4>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 800343c <main+0x6f8>
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fe f80f 	bl	80011f0 <_ZN12MotorControl3runEf>
	  		  My_Servo->set_position(0);
 80031d2:	4b98      	ldr	r3, [pc, #608]	@ (8003434 <main+0x6f0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2100      	movs	r1, #0
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fe fa77 	bl	80016cc <_ZN11PololuServo12set_positionEs>
	  		  HAL_Delay(500);
 80031de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031e2:	f001 f953 	bl	800448c <HAL_Delay>
	  		  initialized = true;
 80031e6:	4b96      	ldr	r3, [pc, #600]	@ (8003440 <main+0x6fc>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	701a      	strb	r2, [r3, #0]

	  		  // State change
	  		  task = 1;
 80031ec:	2301      	movs	r3, #1
 80031ee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  		  break;
 80031f2:	e19d      	b.n	8003530 <main+0x7ec>

	  	  case 1: // Motor Controller
	  		  if (current_tick - last_tick_state[1] >= task_periods[1])
 80031f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031fe:	8852      	ldrh	r2, [r2, #2]
 8003200:	4293      	cmp	r3, r2
 8003202:	d309      	bcc.n	8003218 <main+0x4d4>
	  		  {
	  			  last_tick_state[1] = current_tick;
 8003204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003206:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003208:	605a      	str	r2, [r3, #4]
	  			  //Throttle->update_motor();

		  		  // Set speed
		  		  My_Controller->run(-15); // RPM
 800320a:	4b8b      	ldr	r3, [pc, #556]	@ (8003438 <main+0x6f4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	eeba 0a0e 	vmov.f32	s0, #174	@ 0xc1700000 -15.0
 8003212:	4618      	mov	r0, r3
 8003214:	f7fd ffec 	bl	80011f0 <_ZN12MotorControl3runEf>
	  		  }

	  		  // State change
	  		  task = 2;
 8003218:	2302      	movs	r3, #2
 800321a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  		  break;
 800321e:	e187      	b.n	8003530 <main+0x7ec>

	  	  case 2: // ToF Sensor
			  if (current_tick - last_tick_state[2] >= task_periods[2])
 8003220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800322a:	8892      	ldrh	r2, [r2, #4]
 800322c:	4293      	cmp	r3, r2
 800322e:	d348      	bcc.n	80032c2 <main+0x57e>
			  {
				  last_tick_state[2] = current_tick;
 8003230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003232:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003234:	609a      	str	r2, [r3, #8]
				  //range_reading = My_ToF_Sensor->read(&huart2, true);

				  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8003236:	4b83      	ldr	r3, [pc, #524]	@ (8003444 <main+0x700>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4983      	ldr	r1, [pc, #524]	@ (8003448 <main+0x704>)
 800323c:	4618      	mov	r0, r3
 800323e:	f007 f967 	bl	800a510 <VL53L0X_PerformSingleRangingMeasurement>
//					} else {
//						int string_length = sprintf(my_message, "Error\r\n");
//						HAL_UART_Transmit(&huart2, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
//					}

					if(ready_for_new_block)
 8003242:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003246:	2b00      	cmp	r3, #0
 8003248:	d03b      	beq.n	80032c2 <main+0x57e>
					{

						if(RangingData.RangeMilliMeter <= block_range_mm)
 800324a:	4b7f      	ldr	r3, [pc, #508]	@ (8003448 <main+0x704>)
 800324c:	891b      	ldrh	r3, [r3, #8]
 800324e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8003252:	429a      	cmp	r2, r3
 8003254:	d335      	bcc.n	80032c2 <main+0x57e>
						{
							// Debug message
							int string_length = sprintf(my_message, "A block was found\r\n");
 8003256:	497d      	ldr	r1, [pc, #500]	@ (800344c <main+0x708>)
 8003258:	487d      	ldr	r0, [pc, #500]	@ (8003450 <main+0x70c>)
 800325a:	f00b fc8d 	bl	800eb78 <siprintf>
 800325e:	6238      	str	r0, [r7, #32]
							HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	b29a      	uxth	r2, r3
 8003264:	f04f 33ff 	mov.w	r3, #4294967295
 8003268:	4979      	ldr	r1, [pc, #484]	@ (8003450 <main+0x70c>)
 800326a:	487a      	ldr	r0, [pc, #488]	@ (8003454 <main+0x710>)
 800326c:	f005 fae4 	bl	8008838 <HAL_UART_Transmit>

							// Store the current encoder posiiton for later.
							first_position = My_Conveyor->get_position();
 8003270:	4b79      	ldr	r3, [pc, #484]	@ (8003458 <main+0x714>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4618      	mov	r0, r3
 8003276:	f7fd fedb 	bl	8001030 <_ZN12ConveyorBelt12get_positionEv>
 800327a:	ed87 0a18 	vstr	s0, [r7, #96]	@ 0x60
							string_length = sprintf(my_message, "Block position: %.3f mm.\r\n", first_position);
 800327e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003280:	f7fd f96a 	bl	8000558 <__aeabi_f2d>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4974      	ldr	r1, [pc, #464]	@ (800345c <main+0x718>)
 800328a:	4871      	ldr	r0, [pc, #452]	@ (8003450 <main+0x70c>)
 800328c:	f00b fc74 	bl	800eb78 <siprintf>
 8003290:	6238      	str	r0, [r7, #32]
							HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	b29a      	uxth	r2, r3
 8003296:	f04f 33ff 	mov.w	r3, #4294967295
 800329a:	496d      	ldr	r1, [pc, #436]	@ (8003450 <main+0x70c>)
 800329c:	486d      	ldr	r0, [pc, #436]	@ (8003454 <main+0x710>)
 800329e:	f005 facb 	bl	8008838 <HAL_UART_Transmit>

							// Stop checking for blocks.
							ready_for_new_block = false;
 80032a2:	2300      	movs	r3, #0
 80032a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

							// Create a new block instance
							My_Block = new ColoredBlock(My_Conveyor);
 80032a8:	200c      	movs	r0, #12
 80032aa:	f00a fe6a 	bl	800df82 <_Znwj>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461c      	mov	r4, r3
 80032b2:	4b69      	ldr	r3, [pc, #420]	@ (8003458 <main+0x714>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4619      	mov	r1, r3
 80032b8:	4620      	mov	r0, r4
 80032ba:	f7fd fe45 	bl	8000f48 <_ZN12ColoredBlockC1EP12ConveyorBelt>
 80032be:	4b68      	ldr	r3, [pc, #416]	@ (8003460 <main+0x71c>)
 80032c0:	601c      	str	r4, [r3, #0]
						}
					}
			  }

			  // State Changes
			  task = 3;
 80032c2:	2303      	movs	r3, #3
 80032c4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			  break;
 80032c8:	e132      	b.n	8003530 <main+0x7ec>

	  	  case 3: // Color Sensor
			  if (current_tick - last_tick_state[3] >= task_periods[3])
 80032ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032d4:	88d2      	ldrh	r2, [r2, #6]
 80032d6:	4293      	cmp	r3, r2
 80032d8:	f0c0 8102 	bcc.w	80034e0 <main+0x79c>
			  {
				  last_tick_state[3] = current_tick;
 80032dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032e0:	60da      	str	r2, [r3, #12]

				  if (not ready_for_new_block)
 80032e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80032e6:	f083 0301 	eor.w	r3, r3, #1
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 80f7 	beq.w	80034e0 <main+0x79c>
				  {
					  // Debug message
					  second_position = My_Conveyor->get_position();
 80032f2:	4b59      	ldr	r3, [pc, #356]	@ (8003458 <main+0x714>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7fd fe9a 	bl	8001030 <_ZN12ConveyorBelt12get_positionEv>
 80032fc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
					  int string_length = sprintf(my_message, "Block position: %.2f mm.\r\n", fabs(second_position-first_position));
 8003300:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003304:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003308:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330c:	eef0 7ae7 	vabs.f32	s15, s15
 8003310:	ee17 0a90 	vmov	r0, s15
 8003314:	f7fd f920 	bl	8000558 <__aeabi_f2d>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4951      	ldr	r1, [pc, #324]	@ (8003464 <main+0x720>)
 800331e:	484c      	ldr	r0, [pc, #304]	@ (8003450 <main+0x70c>)
 8003320:	f00b fc2a 	bl	800eb78 <siprintf>
 8003324:	6338      	str	r0, [r7, #48]	@ 0x30
					  HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 8003326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003328:	b29a      	uxth	r2, r3
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
 800332e:	4948      	ldr	r1, [pc, #288]	@ (8003450 <main+0x70c>)
 8003330:	4848      	ldr	r0, [pc, #288]	@ (8003454 <main+0x710>)
 8003332:	f005 fa81 	bl	8008838 <HAL_UART_Transmit>

					  if (fabs(second_position-first_position) >= distance_from_ToF_to_color_sensor)
 8003336:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800333a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800333e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003342:	eef0 7ae7 	vabs.f32	s15, s15
 8003346:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800334a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800334e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003352:	f200 80c5 	bhi.w	80034e0 <main+0x79c>
					  {
						   // Debug message
							string_length = sprintf(my_message, "Block has reached color sensor \r\n");
 8003356:	4944      	ldr	r1, [pc, #272]	@ (8003468 <main+0x724>)
 8003358:	483d      	ldr	r0, [pc, #244]	@ (8003450 <main+0x70c>)
 800335a:	f00b fc0d 	bl	800eb78 <siprintf>
 800335e:	6338      	str	r0, [r7, #48]	@ 0x30
							HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 8003360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003362:	b29a      	uxth	r2, r3
 8003364:	f04f 33ff 	mov.w	r3, #4294967295
 8003368:	4939      	ldr	r1, [pc, #228]	@ (8003450 <main+0x70c>)
 800336a:	483a      	ldr	r0, [pc, #232]	@ (8003454 <main+0x710>)
 800336c:	f005 fa64 	bl	8008838 <HAL_UART_Transmit>

						  // Update position of block
						  My_Block->update_position(My_Conveyor->get_position()-first_position);
 8003370:	4b3b      	ldr	r3, [pc, #236]	@ (8003460 <main+0x71c>)
 8003372:	681c      	ldr	r4, [r3, #0]
 8003374:	4b38      	ldr	r3, [pc, #224]	@ (8003458 <main+0x714>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f7fd fe59 	bl	8001030 <_ZN12ConveyorBelt12get_positionEv>
 800337e:	eeb0 7a40 	vmov.f32	s14, s0
 8003382:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003386:	ee77 7a67 	vsub.f32	s15, s14, s15
 800338a:	eeb0 0a67 	vmov.f32	s0, s15
 800338e:	4620      	mov	r0, r4
 8003390:	f7fd fdf0 	bl	8000f74 <_ZN12ColoredBlock15update_positionEf>
//						   My_Color_Sensor->readAmbientLight(ambient_light);
//						   My_Color_Sensor->readRedLight(red_light);
//						   My_Color_Sensor->readGreenLight(green_light);
//						   My_Color_Sensor->readBlueLight(blue_light);

							bool success = My_Color_Sensor->readAmbientLight(ambient_light) &&
 8003394:	4b35      	ldr	r3, [pc, #212]	@ (800346c <main+0x728>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f107 021e 	add.w	r2, r7, #30
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fedb 	bl	800215a <_ZN17SparkFun_APDS996016readAmbientLightERt>
 80033a4:	4603      	mov	r3, r0
										   My_Color_Sensor->readRedLight(red_light) &&
										   My_Color_Sensor->readGreenLight(green_light) &&
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d022      	beq.n	80033f0 <main+0x6ac>
										   My_Color_Sensor->readRedLight(red_light) &&
 80033aa:	4b30      	ldr	r3, [pc, #192]	@ (800346c <main+0x728>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f107 021c 	add.w	r2, r7, #28
 80033b2:	4611      	mov	r1, r2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe ff08 	bl	80021ca <_ZN17SparkFun_APDS996012readRedLightERt>
 80033ba:	4603      	mov	r3, r0
							bool success = My_Color_Sensor->readAmbientLight(ambient_light) &&
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d017      	beq.n	80033f0 <main+0x6ac>
										   My_Color_Sensor->readGreenLight(green_light) &&
 80033c0:	4b2a      	ldr	r3, [pc, #168]	@ (800346c <main+0x728>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f107 021a 	add.w	r2, r7, #26
 80033c8:	4611      	mov	r1, r2
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fe ff35 	bl	800223a <_ZN17SparkFun_APDS996014readGreenLightERt>
 80033d0:	4603      	mov	r3, r0
										   My_Color_Sensor->readRedLight(red_light) &&
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00c      	beq.n	80033f0 <main+0x6ac>
										   My_Color_Sensor->readBlueLight(blue_light);
 80033d6:	4b25      	ldr	r3, [pc, #148]	@ (800346c <main+0x728>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f107 0218 	add.w	r2, r7, #24
 80033de:	4611      	mov	r1, r2
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7fe ff62 	bl	80022aa <_ZN17SparkFun_APDS996013readBlueLightERt>
 80033e6:	4603      	mov	r3, r0
										   My_Color_Sensor->readGreenLight(green_light) &&
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <main+0x6ac>
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <main+0x6ae>
 80033f0:	2300      	movs	r3, #0
										   My_Color_Sensor->readBlueLight(blue_light);
 80033f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


							if (success) {
 80033f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d03a      	beq.n	8003474 <main+0x730>
								int string_length = sprintf(my_message, "Ambient: %u, Red: %u, Green: %u, Blue: %u\r\n", ambient_light, red_light, green_light, blue_light);
 80033fe:	8bfb      	ldrh	r3, [r7, #30]
 8003400:	4619      	mov	r1, r3
 8003402:	8bbb      	ldrh	r3, [r7, #28]
 8003404:	4618      	mov	r0, r3
 8003406:	8b7b      	ldrh	r3, [r7, #26]
 8003408:	8b3a      	ldrh	r2, [r7, #24]
 800340a:	9201      	str	r2, [sp, #4]
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	4603      	mov	r3, r0
 8003410:	460a      	mov	r2, r1
 8003412:	4917      	ldr	r1, [pc, #92]	@ (8003470 <main+0x72c>)
 8003414:	480e      	ldr	r0, [pc, #56]	@ (8003450 <main+0x70c>)
 8003416:	f00b fbaf 	bl	800eb78 <siprintf>
 800341a:	6278      	str	r0, [r7, #36]	@ 0x24
								HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	b29a      	uxth	r2, r3
 8003420:	f04f 33ff 	mov.w	r3, #4294967295
 8003424:	490a      	ldr	r1, [pc, #40]	@ (8003450 <main+0x70c>)
 8003426:	480b      	ldr	r0, [pc, #44]	@ (8003454 <main+0x710>)
 8003428:	f005 fa06 	bl	8008838 <HAL_UART_Transmit>
 800342c:	e02f      	b.n	800348e <main+0x74a>
 800342e:	bf00      	nop
 8003430:	42280000 	.word	0x42280000
 8003434:	200006ec 	.word	0x200006ec
 8003438:	200006e8 	.word	0x200006e8
 800343c:	00000000 	.word	0x00000000
 8003440:	200006d0 	.word	0x200006d0
 8003444:	20000000 	.word	0x20000000
 8003448:	200006f0 	.word	0x200006f0
 800344c:	08010c88 	.word	0x08010c88
 8003450:	2000066c 	.word	0x2000066c
 8003454:	20000624 	.word	0x20000624
 8003458:	2000089c 	.word	0x2000089c
 800345c:	08010c9c 	.word	0x08010c9c
 8003460:	200008a4 	.word	0x200008a4
 8003464:	08010cb8 	.word	0x08010cb8
 8003468:	08010cd4 	.word	0x08010cd4
 800346c:	200008a0 	.word	0x200008a0
 8003470:	08010cf8 	.word	0x08010cf8
							} else {
								int string_length = sprintf(my_message, "Error reading light values!\r\n");
 8003474:	492f      	ldr	r1, [pc, #188]	@ (8003534 <main+0x7f0>)
 8003476:	4830      	ldr	r0, [pc, #192]	@ (8003538 <main+0x7f4>)
 8003478:	f00b fb7e 	bl	800eb78 <siprintf>
 800347c:	62b8      	str	r0, [r7, #40]	@ 0x28
								HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
 800347e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003480:	b29a      	uxth	r2, r3
 8003482:	f04f 33ff 	mov.w	r3, #4294967295
 8003486:	492c      	ldr	r1, [pc, #176]	@ (8003538 <main+0x7f4>)
 8003488:	482c      	ldr	r0, [pc, #176]	@ (800353c <main+0x7f8>)
 800348a:	f005 f9d5 	bl	8008838 <HAL_UART_Transmit>
							}

						  // Update the color of the block
						  My_Block->update_color(red_light >= 100);
 800348e:	4b2c      	ldr	r3, [pc, #176]	@ (8003540 <main+0x7fc>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	8bbb      	ldrh	r3, [r7, #28]
 8003494:	2b63      	cmp	r3, #99	@ 0x63
 8003496:	bf8c      	ite	hi
 8003498:	2301      	movhi	r3, #1
 800349a:	2300      	movls	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	4619      	mov	r1, r3
 80034a0:	4610      	mov	r0, r2
 80034a2:	f7fd fd76 	bl	8000f92 <_ZN12ColoredBlock12update_colorEb>

						  // Read for new block
						  ready_for_new_block = true;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

						  // Servo Position
						  if (red_light >= 100)
 80034ac:	8bbb      	ldrh	r3, [r7, #28]
 80034ae:	2b63      	cmp	r3, #99	@ 0x63
 80034b0:	d907      	bls.n	80034c2 <main+0x77e>
						  {
							  My_Servo->set_position(-35);
 80034b2:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <main+0x800>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fe f906 	bl	80016cc <_ZN11PololuServo12set_positionEs>
 80034c0:	e005      	b.n	80034ce <main+0x78a>
						  }
						  else
						  {
							  My_Servo->set_position(40);
 80034c2:	4b20      	ldr	r3, [pc, #128]	@ (8003544 <main+0x800>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2128      	movs	r1, #40	@ 0x28
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe f8ff 	bl	80016cc <_ZN11PololuServo12set_positionEs>
						  }

						  // Delete object
						  delete My_Block;
 80034ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003540 <main+0x7fc>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <main+0x79c>
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	3204      	adds	r2, #4
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	4790      	blx	r2
					  }
				  }
	  		  }

	  		 // State changes
	  		 task = 4;
 80034e0:	2304      	movs	r3, #4
 80034e2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  		 break;
 80034e6:	e023      	b.n	8003530 <main+0x7ec>

	  	  case 4: // Debug messages
	  		  if (current_tick - last_tick_state[4] >= task_periods[4])
 80034e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034f2:	8912      	ldrh	r2, [r2, #8]
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d313      	bcc.n	8003520 <main+0x7dc>
	  		  {
	  			  last_tick_state[4] = current_tick;
 80034f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034fc:	611a      	str	r2, [r3, #16]
//						int string_length = sprintf(my_message, "Error reading light values!\r\n");
//						HAL_UART_Transmit(&huart2, (uint8_t *)my_message, string_length, HAL_MAX_DELAY);
//					}

	  			  // Is a block within range?
				  if (range_reading < block_range_mm)
 80034fe:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003502:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003506:	429a      	cmp	r2, r3
 8003508:	d20a      	bcs.n	8003520 <main+0x7dc>
				  {
					  sprintf(my_message, "A block is within range\r\n");
 800350a:	490f      	ldr	r1, [pc, #60]	@ (8003548 <main+0x804>)
 800350c:	480a      	ldr	r0, [pc, #40]	@ (8003538 <main+0x7f4>)
 800350e:	f00b fb33 	bl	800eb78 <siprintf>
					  HAL_UART_Transmit(&huart2, (uint8_t*)my_message, MESSAGE_LENGTH, HAL_MAX_DELAY);
 8003512:	f04f 33ff 	mov.w	r3, #4294967295
 8003516:	2264      	movs	r2, #100	@ 0x64
 8003518:	4907      	ldr	r1, [pc, #28]	@ (8003538 <main+0x7f4>)
 800351a:	4808      	ldr	r0, [pc, #32]	@ (800353c <main+0x7f8>)
 800351c:	f005 f98c 	bl	8008838 <HAL_UART_Transmit>
				  }
	  		  }

	  		  // State change
	  		  task = 1;
 8003520:	2301      	movs	r3, #1
 8003522:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  		  break;
 8003526:	e003      	b.n	8003530 <main+0x7ec>

	  	  default:
	  		  task = 0;
 8003528:	2300      	movs	r3, #0
 800352a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  		  break;
 800352e:	bf00      	nop
	  }
  }
 8003530:	e628      	b.n	8003184 <main+0x440>
 8003532:	bf00      	nop
 8003534:	08010d24 	.word	0x08010d24
 8003538:	2000066c 	.word	0x2000066c
 800353c:	20000624 	.word	0x20000624
 8003540:	200008a4 	.word	0x200008a4
 8003544:	200006ec 	.word	0x200006ec
 8003548:	08010d44 	.word	0x08010d44

0800354c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b094      	sub	sp, #80	@ 0x50
 8003550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003552:	f107 0320 	add.w	r3, r7, #32
 8003556:	2230      	movs	r2, #48	@ 0x30
 8003558:	2100      	movs	r1, #0
 800355a:	4618      	mov	r0, r3
 800355c:	f00b fb6f 	bl	800ec3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003560:	f107 030c 	add.w	r3, r7, #12
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	4b2c      	ldr	r3, [pc, #176]	@ (8003628 <_Z18SystemClock_Configv+0xdc>)
 8003576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003578:	4a2b      	ldr	r2, [pc, #172]	@ (8003628 <_Z18SystemClock_Configv+0xdc>)
 800357a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003580:	4b29      	ldr	r3, [pc, #164]	@ (8003628 <_Z18SystemClock_Configv+0xdc>)
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800358c:	2300      	movs	r3, #0
 800358e:	607b      	str	r3, [r7, #4]
 8003590:	4b26      	ldr	r3, [pc, #152]	@ (800362c <_Z18SystemClock_Configv+0xe0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a25      	ldr	r2, [pc, #148]	@ (800362c <_Z18SystemClock_Configv+0xe0>)
 8003596:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800359a:	6013      	str	r3, [r2, #0]
 800359c:	4b23      	ldr	r3, [pc, #140]	@ (800362c <_Z18SystemClock_Configv+0xe0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80035a4:	607b      	str	r3, [r7, #4]
 80035a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035a8:	2302      	movs	r3, #2
 80035aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035ac:	2301      	movs	r3, #1
 80035ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035b0:	2310      	movs	r3, #16
 80035b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035b4:	2302      	movs	r3, #2
 80035b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80035b8:	2300      	movs	r3, #0
 80035ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80035bc:	2308      	movs	r3, #8
 80035be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80035c0:	2364      	movs	r3, #100	@ 0x64
 80035c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80035c4:	2302      	movs	r3, #2
 80035c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80035c8:	2304      	movs	r3, #4
 80035ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035cc:	f107 0320 	add.w	r3, r7, #32
 80035d0:	4618      	mov	r0, r3
 80035d2:	f002 fd8d 	bl	80060f0 <HAL_RCC_OscConfig>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	bf14      	ite	ne
 80035dc:	2301      	movne	r3, #1
 80035de:	2300      	moveq	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80035e6:	f000 fb73 	bl	8003cd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035ea:	230f      	movs	r3, #15
 80035ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035ee:	2302      	movs	r3, #2
 80035f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035f2:	2300      	movs	r3, #0
 80035f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003600:	f107 030c 	add.w	r3, r7, #12
 8003604:	2103      	movs	r1, #3
 8003606:	4618      	mov	r0, r3
 8003608:	f002 ffea 	bl	80065e0 <HAL_RCC_ClockConfig>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	bf14      	ite	ne
 8003612:	2301      	movne	r3, #1
 8003614:	2300      	moveq	r3, #0
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 800361c:	f000 fb58 	bl	8003cd0 <Error_Handler>
  }
}
 8003620:	bf00      	nop
 8003622:	3750      	adds	r7, #80	@ 0x50
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40023800 	.word	0x40023800
 800362c:	40007000 	.word	0x40007000

08003630 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003634:	4b15      	ldr	r3, [pc, #84]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003636:	4a16      	ldr	r2, [pc, #88]	@ (8003690 <_ZL12MX_I2C1_Initv+0x60>)
 8003638:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800363a:	4b14      	ldr	r3, [pc, #80]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 800363c:	4a15      	ldr	r2, [pc, #84]	@ (8003694 <_ZL12MX_I2C1_Initv+0x64>)
 800363e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003640:	4b12      	ldr	r3, [pc, #72]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003646:	4b11      	ldr	r3, [pc, #68]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003648:	2200      	movs	r2, #0
 800364a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800364c:	4b0f      	ldr	r3, [pc, #60]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 800364e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003652:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003654:	4b0d      	ldr	r3, [pc, #52]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003656:	2200      	movs	r2, #0
 8003658:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800365a:	4b0c      	ldr	r3, [pc, #48]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 800365c:	2200      	movs	r2, #0
 800365e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003660:	4b0a      	ldr	r3, [pc, #40]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003666:	4b09      	ldr	r3, [pc, #36]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 8003668:	2200      	movs	r2, #0
 800366a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800366c:	4807      	ldr	r0, [pc, #28]	@ (800368c <_ZL12MX_I2C1_Initv+0x5c>)
 800366e:	f001 fa2b 	bl	8004ac8 <HAL_I2C_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8003682:	f000 fb25 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	200004b0 	.word	0x200004b0
 8003690:	40005400 	.word	0x40005400
 8003694:	000186a0 	.word	0x000186a0

08003698 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	@ 0x28
 800369c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800369e:	f107 0318 	add.w	r3, r7, #24
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	605a      	str	r2, [r3, #4]
 80036a8:	609a      	str	r2, [r3, #8]
 80036aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036ac:	f107 0310 	add.w	r3, r7, #16
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80036b6:	463b      	mov	r3, r7
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036c2:	4b41      	ldr	r3, [pc, #260]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036c4:	4a41      	ldr	r2, [pc, #260]	@ (80037cc <_ZL12MX_TIM1_Initv+0x134>)
 80036c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80036c8:	4b3f      	ldr	r3, [pc, #252]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036ca:	2263      	movs	r2, #99	@ 0x63
 80036cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ce:	4b3e      	ldr	r3, [pc, #248]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80036d4:	4b3c      	ldr	r3, [pc, #240]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036dc:	4b3a      	ldr	r3, [pc, #232]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036de:	2200      	movs	r2, #0
 80036e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80036e2:	4b39      	ldr	r3, [pc, #228]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036e8:	4b37      	ldr	r3, [pc, #220]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80036ee:	4836      	ldr	r0, [pc, #216]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80036f0:	f003 f956 	bl	80069a0 <HAL_TIM_Base_Init>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bf14      	ite	ne
 80036fa:	2301      	movne	r3, #1
 80036fc:	2300      	moveq	r3, #0
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <_ZL12MX_TIM1_Initv+0x70>
  {
    Error_Handler();
 8003704:	f000 fae4 	bl	8003cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800370c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800370e:	f107 0318 	add.w	r3, r7, #24
 8003712:	4619      	mov	r1, r3
 8003714:	482c      	ldr	r0, [pc, #176]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 8003716:	f004 fa9d 	bl	8007c54 <HAL_TIM_ConfigClockSource>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf14      	ite	ne
 8003720:	2301      	movne	r3, #1
 8003722:	2300      	moveq	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <_ZL12MX_TIM1_Initv+0x96>
  {
    Error_Handler();
 800372a:	f000 fad1 	bl	8003cd0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800372e:	4826      	ldr	r0, [pc, #152]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 8003730:	f003 faf2 	bl	8006d18 <HAL_TIM_IC_Init>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <_ZL12MX_TIM1_Initv+0xb0>
  {
    Error_Handler();
 8003744:	f000 fac4 	bl	8003cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003750:	f107 0310 	add.w	r3, r7, #16
 8003754:	4619      	mov	r1, r3
 8003756:	481c      	ldr	r0, [pc, #112]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 8003758:	f004 ff9c 	bl	8008694 <HAL_TIMEx_MasterConfigSynchronization>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <_ZL12MX_TIM1_Initv+0xd8>
  {
    Error_Handler();
 800376c:	f000 fab0 	bl	8003cd0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003770:	230a      	movs	r3, #10
 8003772:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003774:	2301      	movs	r3, #1
 8003776:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003778:	2300      	movs	r3, #0
 800377a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003780:	463b      	mov	r3, r7
 8003782:	2200      	movs	r2, #0
 8003784:	4619      	mov	r1, r3
 8003786:	4810      	ldr	r0, [pc, #64]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 8003788:	f004 f906 	bl	8007998 <HAL_TIM_IC_ConfigChannel>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	bf14      	ite	ne
 8003792:	2301      	movne	r3, #1
 8003794:	2300      	moveq	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <_ZL12MX_TIM1_Initv+0x108>
  {
    Error_Handler();
 800379c:	f000 fa98 	bl	8003cd0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80037a0:	463b      	mov	r3, r7
 80037a2:	2204      	movs	r2, #4
 80037a4:	4619      	mov	r1, r3
 80037a6:	4808      	ldr	r0, [pc, #32]	@ (80037c8 <_ZL12MX_TIM1_Initv+0x130>)
 80037a8:	f004 f8f6 	bl	8007998 <HAL_TIM_IC_ConfigChannel>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	bf14      	ite	ne
 80037b2:	2301      	movne	r3, #1
 80037b4:	2300      	moveq	r3, #0
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <_ZL12MX_TIM1_Initv+0x128>
  {
    Error_Handler();
 80037bc:	f000 fa88 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80037c0:	bf00      	nop
 80037c2:	3728      	adds	r7, #40	@ 0x28
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	20000504 	.word	0x20000504
 80037cc:	40010000 	.word	0x40010000

080037d0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08e      	sub	sp, #56	@ 0x38
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037da:	2200      	movs	r2, #0
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	605a      	str	r2, [r3, #4]
 80037e0:	609a      	str	r2, [r3, #8]
 80037e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037e4:	f107 0320 	add.w	r3, r7, #32
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037ee:	1d3b      	adds	r3, r7, #4
 80037f0:	2200      	movs	r2, #0
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	605a      	str	r2, [r3, #4]
 80037f6:	609a      	str	r2, [r3, #8]
 80037f8:	60da      	str	r2, [r3, #12]
 80037fa:	611a      	str	r2, [r3, #16]
 80037fc:	615a      	str	r2, [r3, #20]
 80037fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003800:	4b39      	ldr	r3, [pc, #228]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003802:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003806:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003808:	4b37      	ldr	r3, [pc, #220]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 800380a:	2200      	movs	r2, #0
 800380c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800380e:	4b36      	ldr	r3, [pc, #216]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8003814:	4b34      	ldr	r3, [pc, #208]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003816:	f241 3287 	movw	r2, #4999	@ 0x1387
 800381a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800381c:	4b32      	ldr	r3, [pc, #200]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 800381e:	2200      	movs	r2, #0
 8003820:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003822:	4b31      	ldr	r3, [pc, #196]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003824:	2200      	movs	r2, #0
 8003826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003828:	482f      	ldr	r0, [pc, #188]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 800382a:	f003 f8b9 	bl	80069a0 <HAL_TIM_Base_Init>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf14      	ite	ne
 8003834:	2301      	movne	r3, #1
 8003836:	2300      	moveq	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 800383e:	f000 fa47 	bl	8003cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003842:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003846:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003848:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800384c:	4619      	mov	r1, r3
 800384e:	4826      	ldr	r0, [pc, #152]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003850:	f004 fa00 	bl	8007c54 <HAL_TIM_ConfigClockSource>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	bf14      	ite	ne
 800385a:	2301      	movne	r3, #1
 800385c:	2300      	moveq	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8003864:	f000 fa34 	bl	8003cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003868:	481f      	ldr	r0, [pc, #124]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 800386a:	f003 f8e8 	bl	8006a3e <HAL_TIM_PWM_Init>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <_ZL12MX_TIM2_Initv+0xb2>
  {
    Error_Handler();
 800387e:	f000 fa27 	bl	8003cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003882:	2300      	movs	r3, #0
 8003884:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800388a:	f107 0320 	add.w	r3, r7, #32
 800388e:	4619      	mov	r1, r3
 8003890:	4815      	ldr	r0, [pc, #84]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 8003892:	f004 feff 	bl	8008694 <HAL_TIMEx_MasterConfigSynchronization>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	bf14      	ite	ne
 800389c:	2301      	movne	r3, #1
 800389e:	2300      	moveq	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 80038a6:	f000 fa13 	bl	8003cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038aa:	2360      	movs	r3, #96	@ 0x60
 80038ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038b6:	2300      	movs	r3, #0
 80038b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038ba:	1d3b      	adds	r3, r7, #4
 80038bc:	2200      	movs	r2, #0
 80038be:	4619      	mov	r1, r3
 80038c0:	4809      	ldr	r0, [pc, #36]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 80038c2:	f004 f905 	bl	8007ad0 <HAL_TIM_PWM_ConfigChannel>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	bf14      	ite	ne
 80038cc:	2301      	movne	r3, #1
 80038ce:	2300      	moveq	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <_ZL12MX_TIM2_Initv+0x10a>
  {
    Error_Handler();
 80038d6:	f000 f9fb 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80038da:	4803      	ldr	r0, [pc, #12]	@ (80038e8 <_ZL12MX_TIM2_Initv+0x118>)
 80038dc:	f000 fb50 	bl	8003f80 <HAL_TIM_MspPostInit>

}
 80038e0:	bf00      	nop
 80038e2:	3738      	adds	r7, #56	@ 0x38
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	2000054c 	.word	0x2000054c

080038ec <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b08e      	sub	sp, #56	@ 0x38
 80038f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038f6:	2200      	movs	r2, #0
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	605a      	str	r2, [r3, #4]
 80038fc:	609a      	str	r2, [r3, #8]
 80038fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003900:	f107 0320 	add.w	r3, r7, #32
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800390a:	1d3b      	adds	r3, r7, #4
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	60da      	str	r2, [r3, #12]
 8003916:	611a      	str	r2, [r3, #16]
 8003918:	615a      	str	r2, [r3, #20]
 800391a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800391c:	4b41      	ldr	r3, [pc, #260]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 800391e:	4a42      	ldr	r2, [pc, #264]	@ (8003a28 <_ZL12MX_TIM3_Initv+0x13c>)
 8003920:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003922:	4b40      	ldr	r3, [pc, #256]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003924:	2200      	movs	r2, #0
 8003926:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003928:	4b3e      	ldr	r3, [pc, #248]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 800392e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003930:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003934:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003936:	4b3b      	ldr	r3, [pc, #236]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003938:	2200      	movs	r2, #0
 800393a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393c:	4b39      	ldr	r3, [pc, #228]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 800393e:	2200      	movs	r2, #0
 8003940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003942:	4838      	ldr	r0, [pc, #224]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003944:	f003 f82c 	bl	80069a0 <HAL_TIM_Base_Init>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	bf14      	ite	ne
 800394e:	2301      	movne	r3, #1
 8003950:	2300      	moveq	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8003958:	f000 f9ba 	bl	8003cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800395c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003960:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003962:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003966:	4619      	mov	r1, r3
 8003968:	482e      	ldr	r0, [pc, #184]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 800396a:	f004 f973 	bl	8007c54 <HAL_TIM_ConfigClockSource>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	bf14      	ite	ne
 8003974:	2301      	movne	r3, #1
 8003976:	2300      	moveq	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 800397e:	f000 f9a7 	bl	8003cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003982:	4828      	ldr	r0, [pc, #160]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003984:	f003 f85b 	bl	8006a3e <HAL_TIM_PWM_Init>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	bf14      	ite	ne
 800398e:	2301      	movne	r3, #1
 8003990:	2300      	moveq	r3, #0
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <_ZL12MX_TIM3_Initv+0xb0>
  {
    Error_Handler();
 8003998:	f000 f99a 	bl	8003cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800399c:	2300      	movs	r3, #0
 800399e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039a4:	f107 0320 	add.w	r3, r7, #32
 80039a8:	4619      	mov	r1, r3
 80039aa:	481e      	ldr	r0, [pc, #120]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 80039ac:	f004 fe72 	bl	8008694 <HAL_TIMEx_MasterConfigSynchronization>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	bf14      	ite	ne
 80039b6:	2301      	movne	r3, #1
 80039b8:	2300      	moveq	r3, #0
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 80039c0:	f000 f986 	bl	8003cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039c4:	2360      	movs	r3, #96	@ 0x60
 80039c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039d4:	1d3b      	adds	r3, r7, #4
 80039d6:	2200      	movs	r2, #0
 80039d8:	4619      	mov	r1, r3
 80039da:	4812      	ldr	r0, [pc, #72]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 80039dc:	f004 f878 	bl	8007ad0 <HAL_TIM_PWM_ConfigChannel>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	bf14      	ite	ne
 80039e6:	2301      	movne	r3, #1
 80039e8:	2300      	moveq	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <_ZL12MX_TIM3_Initv+0x108>
  {
    Error_Handler();
 80039f0:	f000 f96e 	bl	8003cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039f4:	1d3b      	adds	r3, r7, #4
 80039f6:	2204      	movs	r2, #4
 80039f8:	4619      	mov	r1, r3
 80039fa:	480a      	ldr	r0, [pc, #40]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 80039fc:	f004 f868 	bl	8007ad0 <HAL_TIM_PWM_ConfigChannel>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	bf14      	ite	ne
 8003a06:	2301      	movne	r3, #1
 8003a08:	2300      	moveq	r3, #0
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <_ZL12MX_TIM3_Initv+0x128>
  {
    Error_Handler();
 8003a10:	f000 f95e 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003a14:	4803      	ldr	r0, [pc, #12]	@ (8003a24 <_ZL12MX_TIM3_Initv+0x138>)
 8003a16:	f000 fab3 	bl	8003f80 <HAL_TIM_MspPostInit>

}
 8003a1a:	bf00      	nop
 8003a1c:	3738      	adds	r7, #56	@ 0x38
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000594 	.word	0x20000594
 8003a28:	40000400 	.word	0x40000400

08003a2c <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b08c      	sub	sp, #48	@ 0x30
 8003a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003a32:	f107 030c 	add.w	r3, r7, #12
 8003a36:	2224      	movs	r2, #36	@ 0x24
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f00b f8ff 	bl	800ec3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a40:	1d3b      	adds	r3, r7, #4
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a48:	4b25      	ldr	r3, [pc, #148]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a4a:	4a26      	ldr	r2, [pc, #152]	@ (8003ae4 <_ZL12MX_TIM5_Initv+0xb8>)
 8003a4c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003a4e:	4b24      	ldr	r3, [pc, #144]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a54:	4b22      	ldr	r3, [pc, #136]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003a5a:	4b21      	ldr	r3, [pc, #132]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a60:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a62:	4b1f      	ldr	r3, [pc, #124]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003a76:	2301      	movs	r3, #1
 8003a78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003a82:	2300      	movs	r3, #0
 8003a84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003a86:	2301      	movs	r3, #1
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003a92:	f107 030c 	add.w	r3, r7, #12
 8003a96:	4619      	mov	r1, r3
 8003a98:	4811      	ldr	r0, [pc, #68]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003a9a:	f003 fb5f 	bl	800715c <HAL_TIM_Encoder_Init>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <_ZL12MX_TIM5_Initv+0x86>
  {
    Error_Handler();
 8003aae:	f000 f90f 	bl	8003cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003aba:	1d3b      	adds	r3, r7, #4
 8003abc:	4619      	mov	r1, r3
 8003abe:	4808      	ldr	r0, [pc, #32]	@ (8003ae0 <_ZL12MX_TIM5_Initv+0xb4>)
 8003ac0:	f004 fde8 	bl	8008694 <HAL_TIMEx_MasterConfigSynchronization>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	bf14      	ite	ne
 8003aca:	2301      	movne	r3, #1
 8003acc:	2300      	moveq	r3, #0
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <_ZL12MX_TIM5_Initv+0xac>
  {
    Error_Handler();
 8003ad4:	f000 f8fc 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003ad8:	bf00      	nop
 8003ada:	3730      	adds	r7, #48	@ 0x30
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	200005dc 	.word	0x200005dc
 8003ae4:	40000c00 	.word	0x40000c00

08003ae8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003aec:	4b13      	ldr	r3, [pc, #76]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003aee:	4a14      	ldr	r2, [pc, #80]	@ (8003b40 <_ZL19MX_USART2_UART_Initv+0x58>)
 8003af0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003af2:	4b12      	ldr	r3, [pc, #72]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003af8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003afa:	4b10      	ldr	r3, [pc, #64]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b00:	4b0e      	ldr	r3, [pc, #56]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b06:	4b0d      	ldr	r3, [pc, #52]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b0e:	220c      	movs	r2, #12
 8003b10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b12:	4b0a      	ldr	r3, [pc, #40]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b18:	4b08      	ldr	r3, [pc, #32]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b1e:	4807      	ldr	r0, [pc, #28]	@ (8003b3c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003b20:	f004 fe3a 	bl	8008798 <HAL_UART_Init>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	bf14      	ite	ne
 8003b2a:	2301      	movne	r3, #1
 8003b2c:	2300      	moveq	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8003b34:	f000 f8cc 	bl	8003cd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b38:	bf00      	nop
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000624 	.word	0x20000624
 8003b40:	40004400 	.word	0x40004400

08003b44 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b088      	sub	sp, #32
 8003b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4a:	f107 030c 	add.w	r3, r7, #12
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	605a      	str	r2, [r3, #4]
 8003b54:	609a      	str	r2, [r3, #8]
 8003b56:	60da      	str	r2, [r3, #12]
 8003b58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	4b24      	ldr	r3, [pc, #144]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b62:	4a23      	ldr	r2, [pc, #140]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b6a:	4b21      	ldr	r3, [pc, #132]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b80:	f043 0302 	orr.w	r3, r3, #2
 8003b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b86:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf0 <_ZL12MX_GPIO_Initv+0xac>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	607b      	str	r3, [r7, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8003b92:	2200      	movs	r2, #0
 8003b94:	f44f 4154 	mov.w	r1, #54272	@ 0xd400
 8003b98:	4816      	ldr	r0, [pc, #88]	@ (8003bf4 <_ZL12MX_GPIO_Initv+0xb0>)
 8003b9a:	f000 ff49 	bl	8004a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8003b9e:	f44f 4354 	mov.w	r3, #54272	@ 0xd400
 8003ba2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	480f      	ldr	r0, [pc, #60]	@ (8003bf4 <_ZL12MX_GPIO_Initv+0xb0>)
 8003bb8:	f000 fd9e 	bl	80046f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bc2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003bc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bcc:	f107 030c 	add.w	r3, r7, #12
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4808      	ldr	r0, [pc, #32]	@ (8003bf4 <_ZL12MX_GPIO_Initv+0xb0>)
 8003bd4:	f000 fd90 	bl	80046f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2100      	movs	r1, #0
 8003bdc:	2028      	movs	r0, #40	@ 0x28
 8003bde:	f000 fd54 	bl	800468a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003be2:	2028      	movs	r0, #40	@ 0x28
 8003be4:	f000 fd6d 	bl	80046c2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003be8:	bf00      	nop
 8003bea:	3720      	adds	r7, #32
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	40020400 	.word	0x40020400

08003bf8 <_ZL12VL53L0X_Initv>:
    HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), HAL_MAX_DELAY);
    HAL_Delay(1000); // Unnecessary
}

// VL53L0X time-of-flight sensor initialization
static void VL53L0X_Init(void) {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	Dev->I2cHandle = &hi2c1;
 8003bfe:	4b32      	ldr	r3, [pc, #200]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a32      	ldr	r2, [pc, #200]	@ (8003ccc <_ZL12VL53L0X_Initv+0xd4>)
 8003c04:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	Dev->I2cDevAddr = 0x29 << 1;
 8003c08:	4b2f      	ldr	r3, [pc, #188]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2252      	movs	r2, #82	@ 0x52
 8003c0e:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

	VL53L0X_WaitDeviceBooted(Dev);
 8003c12:	4b2d      	ldr	r3, [pc, #180]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f005 fcc2 	bl	80095a0 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit(Dev);
 8003c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f005 f9d9 	bl	8008fd8 <VL53L0X_DataInit>
	VL53L0X_StaticInit(Dev);
 8003c26:	4b28      	ldr	r3, [pc, #160]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f005 fb38 	bl	80092a0 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8003c30:	4b25      	ldr	r3, [pc, #148]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	1c7a      	adds	r2, r7, #1
 8003c36:	1cb9      	adds	r1, r7, #2
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f006 f9cf 	bl	8009fdc <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8003c3e:	4b22      	ldr	r3, [pc, #136]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	1cfa      	adds	r2, r7, #3
 8003c44:	1d39      	adds	r1, r7, #4
 8003c46:	4618      	mov	r0, r3
 8003c48:	f006 fe4a 	bl	800a8e0 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2100      	movs	r1, #0
 8003c52:	4618      	mov	r0, r3
 8003c54:	f005 fd42 	bl	80096dc <VL53L0X_SetDeviceMode>

	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8003c58:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4618      	mov	r0, r3
 8003c62:	f005 ffb5 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8003c66:	4b18      	ldr	r3, [pc, #96]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f005 ffae 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t) (0.1*65536));
 8003c74:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f641 1299 	movw	r2, #6553	@ 0x1999
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f006 f856 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (60*65536));
 8003c84:	4b10      	ldr	r3, [pc, #64]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f006 f84e 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f005 fd7b 	bl	8009798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8003ca2:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2212      	movs	r2, #18
 8003ca8:	2100      	movs	r1, #0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f005 fd9a 	bl	80097e4 <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8003cb0:	4b05      	ldr	r3, [pc, #20]	@ (8003cc8 <_ZL12VL53L0X_Initv+0xd0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	220e      	movs	r2, #14
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f005 fd93 	bl	80097e4 <VL53L0X_SetVcselPulsePeriod>
}
 8003cbe:	bf00      	nop
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20000000 	.word	0x20000000
 8003ccc:	200004b0 	.word	0x200004b0

08003cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd4:	b672      	cpsid	i
}
 8003cd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cd8:	bf00      	nop
 8003cda:	e7fd      	b.n	8003cd8 <Error_Handler+0x8>

08003cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	607b      	str	r3, [r7, #4]
 8003ce6:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	4a0f      	ldr	r2, [pc, #60]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfa:	607b      	str	r3, [r7, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	603b      	str	r3, [r7, #0]
 8003d02:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	4a08      	ldr	r2, [pc, #32]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d0e:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800

08003d2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b08a      	sub	sp, #40	@ 0x28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d34:	f107 0314 	add.w	r3, r7, #20
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
 8003d3e:	609a      	str	r2, [r3, #8]
 8003d40:	60da      	str	r2, [r3, #12]
 8003d42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a19      	ldr	r2, [pc, #100]	@ (8003db0 <HAL_I2C_MspInit+0x84>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d12c      	bne.n	8003da8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	4b18      	ldr	r3, [pc, #96]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d56:	4a17      	ldr	r2, [pc, #92]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d58:	f043 0302 	orr.w	r3, r3, #2
 8003d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d5e:	4b15      	ldr	r3, [pc, #84]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d6a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d70:	2312      	movs	r3, #18
 8003d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	4619      	mov	r1, r3
 8003d86:	480c      	ldr	r0, [pc, #48]	@ (8003db8 <HAL_I2C_MspInit+0x8c>)
 8003d88:	f000 fcb6 	bl	80046f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	4b08      	ldr	r3, [pc, #32]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d94:	4a07      	ldr	r2, [pc, #28]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d9c:	4b05      	ldr	r3, [pc, #20]	@ (8003db4 <HAL_I2C_MspInit+0x88>)
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003da8:	bf00      	nop
 8003daa:	3728      	adds	r7, #40	@ 0x28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40005400 	.word	0x40005400
 8003db4:	40023800 	.word	0x40023800
 8003db8:	40020400 	.word	0x40020400

08003dbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08c      	sub	sp, #48	@ 0x30
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc4:	f107 031c 	add.w	r3, r7, #28
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	60da      	str	r2, [r3, #12]
 8003dd2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a3d      	ldr	r2, [pc, #244]	@ (8003ed0 <HAL_TIM_Base_MspInit+0x114>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d14d      	bne.n	8003e7a <HAL_TIM_Base_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003dde:	2300      	movs	r3, #0
 8003de0:	61bb      	str	r3, [r7, #24]
 8003de2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de6:	4a3b      	ldr	r2, [pc, #236]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dee:	4b39      	ldr	r3, [pc, #228]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	61bb      	str	r3, [r7, #24]
 8003df8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	4b35      	ldr	r3, [pc, #212]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e02:	4a34      	ldr	r2, [pc, #208]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e0a:	4b32      	ldr	r3, [pc, #200]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e20:	2300      	movs	r3, #0
 8003e22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e24:	2300      	movs	r3, #0
 8003e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2c:	f107 031c 	add.w	r3, r7, #28
 8003e30:	4619      	mov	r1, r3
 8003e32:	4829      	ldr	r0, [pc, #164]	@ (8003ed8 <HAL_TIM_Base_MspInit+0x11c>)
 8003e34:	f000 fc60 	bl	80046f8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	2018      	movs	r0, #24
 8003e3e:	f000 fc24 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003e42:	2018      	movs	r0, #24
 8003e44:	f000 fc3d 	bl	80046c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	2019      	movs	r0, #25
 8003e4e:	f000 fc1c 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003e52:	2019      	movs	r0, #25
 8003e54:	f000 fc35 	bl	80046c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	201a      	movs	r0, #26
 8003e5e:	f000 fc14 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003e62:	201a      	movs	r0, #26
 8003e64:	f000 fc2d 	bl	80046c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	201b      	movs	r0, #27
 8003e6e:	f000 fc0c 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003e72:	201b      	movs	r0, #27
 8003e74:	f000 fc25 	bl	80046c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003e78:	e026      	b.n	8003ec8 <HAL_TIM_Base_MspInit+0x10c>
  else if(htim_base->Instance==TIM2)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e82:	d10e      	bne.n	8003ea2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e84:	2300      	movs	r3, #0
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	4a11      	ldr	r2, [pc, #68]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e94:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	693b      	ldr	r3, [r7, #16]
}
 8003ea0:	e012      	b.n	8003ec8 <HAL_TIM_Base_MspInit+0x10c>
  else if(htim_base->Instance==TIM3)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8003edc <HAL_TIM_Base_MspInit+0x120>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d10d      	bne.n	8003ec8 <HAL_TIM_Base_MspInit+0x10c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	4b08      	ldr	r3, [pc, #32]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	4a07      	ldr	r2, [pc, #28]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003eb6:	f043 0302 	orr.w	r3, r3, #2
 8003eba:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ebc:	4b05      	ldr	r3, [pc, #20]	@ (8003ed4 <HAL_TIM_Base_MspInit+0x118>)
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
}
 8003ec8:	bf00      	nop
 8003eca:	3730      	adds	r7, #48	@ 0x30
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40020000 	.word	0x40020000
 8003edc:	40000400 	.word	0x40000400

08003ee0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08a      	sub	sp, #40	@ 0x28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	60da      	str	r2, [r3, #12]
 8003ef6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f74 <HAL_TIM_Encoder_MspInit+0x94>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d133      	bne.n	8003f6a <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	4b1c      	ldr	r3, [pc, #112]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f0c:	f043 0308 	orr.w	r3, r3, #8
 8003f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f12:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	4b15      	ldr	r3, [pc, #84]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	4a14      	ldr	r2, [pc, #80]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f28:	f043 0301 	orr.w	r3, r3, #1
 8003f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f2e:	4b12      	ldr	r3, [pc, #72]	@ (8003f78 <HAL_TIM_Encoder_MspInit+0x98>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f3e:	2302      	movs	r3, #2
 8003f40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f42:	2300      	movs	r3, #0
 8003f44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f46:	2300      	movs	r3, #0
 8003f48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f4e:	f107 0314 	add.w	r3, r7, #20
 8003f52:	4619      	mov	r1, r3
 8003f54:	4809      	ldr	r0, [pc, #36]	@ (8003f7c <HAL_TIM_Encoder_MspInit+0x9c>)
 8003f56:	f000 fbcf 	bl	80046f8 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	2032      	movs	r0, #50	@ 0x32
 8003f60:	f000 fb93 	bl	800468a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003f64:	2032      	movs	r0, #50	@ 0x32
 8003f66:	f000 fbac 	bl	80046c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003f6a:	bf00      	nop
 8003f6c:	3728      	adds	r7, #40	@ 0x28
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	40000c00 	.word	0x40000c00
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	40020000 	.word	0x40020000

08003f80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08a      	sub	sp, #40	@ 0x28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	609a      	str	r2, [r3, #8]
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fa0:	d11f      	bne.n	8003fe2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	4b22      	ldr	r3, [pc, #136]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003faa:	4a21      	ldr	r2, [pc, #132]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	613b      	str	r3, [r7, #16]
 8003fbc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4816      	ldr	r0, [pc, #88]	@ (8004034 <HAL_TIM_MspPostInit+0xb4>)
 8003fdc:	f000 fb8c 	bl	80046f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003fe0:	e022      	b.n	8004028 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a14      	ldr	r2, [pc, #80]	@ (8004038 <HAL_TIM_MspPostInit+0xb8>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d11d      	bne.n	8004028 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff4:	4a0e      	ldr	r2, [pc, #56]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003ff6:	f043 0302 	orr.w	r3, r3, #2
 8003ffa:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8004030 <HAL_TIM_MspPostInit+0xb0>)
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004008:	2330      	movs	r3, #48	@ 0x30
 800400a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800400c:	2302      	movs	r3, #2
 800400e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004014:	2300      	movs	r3, #0
 8004016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004018:	2302      	movs	r3, #2
 800401a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401c:	f107 0314 	add.w	r3, r7, #20
 8004020:	4619      	mov	r1, r3
 8004022:	4806      	ldr	r0, [pc, #24]	@ (800403c <HAL_TIM_MspPostInit+0xbc>)
 8004024:	f000 fb68 	bl	80046f8 <HAL_GPIO_Init>
}
 8004028:	bf00      	nop
 800402a:	3728      	adds	r7, #40	@ 0x28
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	40020000 	.word	0x40020000
 8004038:	40000400 	.word	0x40000400
 800403c:	40020400 	.word	0x40020400

08004040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08a      	sub	sp, #40	@ 0x28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	605a      	str	r2, [r3, #4]
 8004052:	609a      	str	r2, [r3, #8]
 8004054:	60da      	str	r2, [r3, #12]
 8004056:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a19      	ldr	r2, [pc, #100]	@ (80040c4 <HAL_UART_MspInit+0x84>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d12b      	bne.n	80040ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
 8004066:	4b18      	ldr	r3, [pc, #96]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 800406c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004070:	6413      	str	r3, [r2, #64]	@ 0x40
 8004072:	4b15      	ldr	r3, [pc, #84]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407a:	613b      	str	r3, [r7, #16]
 800407c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800407e:	2300      	movs	r3, #0
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	4a10      	ldr	r2, [pc, #64]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	6313      	str	r3, [r2, #48]	@ 0x30
 800408e:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <HAL_UART_MspInit+0x88>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	60fb      	str	r3, [r7, #12]
 8004098:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800409a:	230c      	movs	r3, #12
 800409c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800409e:	2302      	movs	r3, #2
 80040a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040a6:	2303      	movs	r3, #3
 80040a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80040aa:	2307      	movs	r3, #7
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ae:	f107 0314 	add.w	r3, r7, #20
 80040b2:	4619      	mov	r1, r3
 80040b4:	4805      	ldr	r0, [pc, #20]	@ (80040cc <HAL_UART_MspInit+0x8c>)
 80040b6:	f000 fb1f 	bl	80046f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80040ba:	bf00      	nop
 80040bc:	3728      	adds	r7, #40	@ 0x28
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40004400 	.word	0x40004400
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40020000 	.word	0x40020000

080040d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040d4:	bf00      	nop
 80040d6:	e7fd      	b.n	80040d4 <NMI_Handler+0x4>

080040d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040dc:	bf00      	nop
 80040de:	e7fd      	b.n	80040dc <HardFault_Handler+0x4>

080040e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040e4:	bf00      	nop
 80040e6:	e7fd      	b.n	80040e4 <MemManage_Handler+0x4>

080040e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <BusFault_Handler+0x4>

080040f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <UsageFault_Handler+0x4>

080040f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004106:	b480      	push	{r7}
 8004108:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004118:	bf00      	nop
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004126:	f000 f991 	bl	800444c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800412a:	bf00      	nop
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004134:	4802      	ldr	r0, [pc, #8]	@ (8004140 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004136:	f003 fb3f 	bl	80077b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20000504 	.word	0x20000504

08004144 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004148:	4802      	ldr	r0, [pc, #8]	@ (8004154 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800414a:	f003 fb35 	bl	80077b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800414e:	bf00      	nop
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000504 	.word	0x20000504

08004158 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800415c:	4802      	ldr	r0, [pc, #8]	@ (8004168 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800415e:	f003 fb2b 	bl	80077b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004162:	bf00      	nop
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	20000504 	.word	0x20000504

0800416c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004170:	4802      	ldr	r0, [pc, #8]	@ (800417c <TIM1_CC_IRQHandler+0x10>)
 8004172:	f003 fb21 	bl	80077b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004176:	bf00      	nop
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	20000504 	.word	0x20000504

08004180 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004184:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004188:	f000 fc86 	bl	8004a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800418c:	bf00      	nop
 800418e:	bd80      	pop	{r7, pc}

08004190 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004194:	4802      	ldr	r0, [pc, #8]	@ (80041a0 <TIM5_IRQHandler+0x10>)
 8004196:	f003 fb0f 	bl	80077b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800419a:	bf00      	nop
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	200005dc 	.word	0x200005dc

080041a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return 1;
 80041a8:	2301      	movs	r3, #1
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <_kill>:

int _kill(int pid, int sig)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80041be:	f00a fde5 	bl	800ed8c <__errno>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2216      	movs	r2, #22
 80041c6:	601a      	str	r2, [r3, #0]
  return -1;
 80041c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <_exit>:

void _exit (int status)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041dc:	f04f 31ff 	mov.w	r1, #4294967295
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff ffe7 	bl	80041b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041e6:	bf00      	nop
 80041e8:	e7fd      	b.n	80041e6 <_exit+0x12>

080041ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b086      	sub	sp, #24
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	60f8      	str	r0, [r7, #12]
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	e00a      	b.n	8004212 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041fc:	f3af 8000 	nop.w
 8004200:	4601      	mov	r1, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	60ba      	str	r2, [r7, #8]
 8004208:	b2ca      	uxtb	r2, r1
 800420a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	3301      	adds	r3, #1
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	dbf0      	blt.n	80041fc <_read+0x12>
  }

  return len;
 800421a:	687b      	ldr	r3, [r7, #4]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	e009      	b.n	800424a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	60ba      	str	r2, [r7, #8]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	3301      	adds	r3, #1
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	429a      	cmp	r2, r3
 8004250:	dbf1      	blt.n	8004236 <_write+0x12>
  }
  return len;
 8004252:	687b      	ldr	r3, [r7, #4]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <_close>:

int _close(int file)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004264:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004268:	4618      	mov	r0, r3
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004284:	605a      	str	r2, [r3, #4]
  return 0;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <_isatty>:

int _isatty(int file)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800429c:	2301      	movs	r3, #1
}
 800429e:	4618      	mov	r0, r3
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042cc:	4a14      	ldr	r2, [pc, #80]	@ (8004320 <_sbrk+0x5c>)
 80042ce:	4b15      	ldr	r3, [pc, #84]	@ (8004324 <_sbrk+0x60>)
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042d8:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <_sbrk+0x64>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d102      	bne.n	80042e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042e0:	4b11      	ldr	r3, [pc, #68]	@ (8004328 <_sbrk+0x64>)
 80042e2:	4a12      	ldr	r2, [pc, #72]	@ (800432c <_sbrk+0x68>)
 80042e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042e6:	4b10      	ldr	r3, [pc, #64]	@ (8004328 <_sbrk+0x64>)
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d207      	bcs.n	8004304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042f4:	f00a fd4a 	bl	800ed8c <__errno>
 80042f8:	4603      	mov	r3, r0
 80042fa:	220c      	movs	r2, #12
 80042fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004302:	e009      	b.n	8004318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004304:	4b08      	ldr	r3, [pc, #32]	@ (8004328 <_sbrk+0x64>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800430a:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <_sbrk+0x64>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4413      	add	r3, r2
 8004312:	4a05      	ldr	r2, [pc, #20]	@ (8004328 <_sbrk+0x64>)
 8004314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004316:	68fb      	ldr	r3, [r7, #12]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3718      	adds	r7, #24
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	20020000 	.word	0x20020000
 8004324:	00000400 	.word	0x00000400
 8004328:	200008a8 	.word	0x200008a8
 800432c:	20000a40 	.word	0x20000a40

08004330 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004334:	4b06      	ldr	r3, [pc, #24]	@ (8004350 <SystemInit+0x20>)
 8004336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433a:	4a05      	ldr	r2, [pc, #20]	@ (8004350 <SystemInit+0x20>)
 800433c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004340:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004344:	bf00      	nop
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	e000ed00 	.word	0xe000ed00

08004354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800438c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004358:	f7ff ffea 	bl	8004330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800435c:	480c      	ldr	r0, [pc, #48]	@ (8004390 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800435e:	490d      	ldr	r1, [pc, #52]	@ (8004394 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004360:	4a0d      	ldr	r2, [pc, #52]	@ (8004398 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004364:	e002      	b.n	800436c <LoopCopyDataInit>

08004366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800436a:	3304      	adds	r3, #4

0800436c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800436c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800436e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004370:	d3f9      	bcc.n	8004366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004372:	4a0a      	ldr	r2, [pc, #40]	@ (800439c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004374:	4c0a      	ldr	r4, [pc, #40]	@ (80043a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004378:	e001      	b.n	800437e <LoopFillZerobss>

0800437a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800437a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800437c:	3204      	adds	r2, #4

0800437e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800437e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004380:	d3fb      	bcc.n	800437a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004382:	f00a fd09 	bl	800ed98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004386:	f7fe fcdd 	bl	8002d44 <main>
  bx  lr    
 800438a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800438c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004394:	20000494 	.word	0x20000494
  ldr r2, =_sidata
 8004398:	080111b8 	.word	0x080111b8
  ldr r2, =_sbss
 800439c:	20000494 	.word	0x20000494
  ldr r4, =_ebss
 80043a0:	20000a40 	.word	0x20000a40

080043a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043a4:	e7fe      	b.n	80043a4 <ADC_IRQHandler>
	...

080043a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043ac:	4b0e      	ldr	r3, [pc, #56]	@ (80043e8 <HAL_Init+0x40>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a0d      	ldr	r2, [pc, #52]	@ (80043e8 <HAL_Init+0x40>)
 80043b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043b8:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <HAL_Init+0x40>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a0a      	ldr	r2, [pc, #40]	@ (80043e8 <HAL_Init+0x40>)
 80043be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043c4:	4b08      	ldr	r3, [pc, #32]	@ (80043e8 <HAL_Init+0x40>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a07      	ldr	r2, [pc, #28]	@ (80043e8 <HAL_Init+0x40>)
 80043ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043d0:	2003      	movs	r0, #3
 80043d2:	f000 f94f 	bl	8004674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043d6:	200f      	movs	r0, #15
 80043d8:	f000 f808 	bl	80043ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043dc:	f7ff fc7e 	bl	8003cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40023c00 	.word	0x40023c00

080043ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043f4:	4b12      	ldr	r3, [pc, #72]	@ (8004440 <HAL_InitTick+0x54>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	4b12      	ldr	r3, [pc, #72]	@ (8004444 <HAL_InitTick+0x58>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	4619      	mov	r1, r3
 80043fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004402:	fbb3 f3f1 	udiv	r3, r3, r1
 8004406:	fbb2 f3f3 	udiv	r3, r2, r3
 800440a:	4618      	mov	r0, r3
 800440c:	f000 f967 	bl	80046de <HAL_SYSTICK_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e00e      	b.n	8004438 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b0f      	cmp	r3, #15
 800441e:	d80a      	bhi.n	8004436 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004420:	2200      	movs	r2, #0
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	f04f 30ff 	mov.w	r0, #4294967295
 8004428:	f000 f92f 	bl	800468a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800442c:	4a06      	ldr	r2, [pc, #24]	@ (8004448 <HAL_InitTick+0x5c>)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	e000      	b.n	8004438 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
}
 8004438:	4618      	mov	r0, r3
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	20000004 	.word	0x20000004
 8004444:	2000000c 	.word	0x2000000c
 8004448:	20000008 	.word	0x20000008

0800444c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004450:	4b06      	ldr	r3, [pc, #24]	@ (800446c <HAL_IncTick+0x20>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	461a      	mov	r2, r3
 8004456:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <HAL_IncTick+0x24>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4413      	add	r3, r2
 800445c:	4a04      	ldr	r2, [pc, #16]	@ (8004470 <HAL_IncTick+0x24>)
 800445e:	6013      	str	r3, [r2, #0]
}
 8004460:	bf00      	nop
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	2000000c 	.word	0x2000000c
 8004470:	200008ac 	.word	0x200008ac

08004474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  return uwTick;
 8004478:	4b03      	ldr	r3, [pc, #12]	@ (8004488 <HAL_GetTick+0x14>)
 800447a:	681b      	ldr	r3, [r3, #0]
}
 800447c:	4618      	mov	r0, r3
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	200008ac 	.word	0x200008ac

0800448c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004494:	f7ff ffee 	bl	8004474 <HAL_GetTick>
 8004498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a4:	d005      	beq.n	80044b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044a6:	4b0a      	ldr	r3, [pc, #40]	@ (80044d0 <HAL_Delay+0x44>)
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4413      	add	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80044b2:	bf00      	nop
 80044b4:	f7ff ffde 	bl	8004474 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d8f7      	bhi.n	80044b4 <HAL_Delay+0x28>
  {
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	2000000c 	.word	0x2000000c

080044d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f003 0307 	and.w	r3, r3, #7
 80044e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f0:	4013      	ands	r3, r2
 80044f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004506:	4a04      	ldr	r2, [pc, #16]	@ (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	60d3      	str	r3, [r2, #12]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004520:	4b04      	ldr	r3, [pc, #16]	@ (8004534 <__NVIC_GetPriorityGrouping+0x18>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	f003 0307 	and.w	r3, r3, #7
}
 800452a:	4618      	mov	r0, r3
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	e000ed00 	.word	0xe000ed00

08004538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	2b00      	cmp	r3, #0
 8004548:	db0b      	blt.n	8004562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	f003 021f 	and.w	r2, r3, #31
 8004550:	4907      	ldr	r1, [pc, #28]	@ (8004570 <__NVIC_EnableIRQ+0x38>)
 8004552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	2001      	movs	r0, #1
 800455a:	fa00 f202 	lsl.w	r2, r0, r2
 800455e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000e100 	.word	0xe000e100

08004574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	6039      	str	r1, [r7, #0]
 800457e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004584:	2b00      	cmp	r3, #0
 8004586:	db0a      	blt.n	800459e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	b2da      	uxtb	r2, r3
 800458c:	490c      	ldr	r1, [pc, #48]	@ (80045c0 <__NVIC_SetPriority+0x4c>)
 800458e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004592:	0112      	lsls	r2, r2, #4
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	440b      	add	r3, r1
 8004598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800459c:	e00a      	b.n	80045b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	4908      	ldr	r1, [pc, #32]	@ (80045c4 <__NVIC_SetPriority+0x50>)
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	3b04      	subs	r3, #4
 80045ac:	0112      	lsls	r2, r2, #4
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	440b      	add	r3, r1
 80045b2:	761a      	strb	r2, [r3, #24]
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	e000e100 	.word	0xe000e100
 80045c4:	e000ed00 	.word	0xe000ed00

080045c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b089      	sub	sp, #36	@ 0x24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f1c3 0307 	rsb	r3, r3, #7
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	bf28      	it	cs
 80045e6:	2304      	movcs	r3, #4
 80045e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3304      	adds	r3, #4
 80045ee:	2b06      	cmp	r3, #6
 80045f0:	d902      	bls.n	80045f8 <NVIC_EncodePriority+0x30>
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3b03      	subs	r3, #3
 80045f6:	e000      	b.n	80045fa <NVIC_EncodePriority+0x32>
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43da      	mvns	r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	401a      	ands	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004610:	f04f 31ff 	mov.w	r1, #4294967295
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	43d9      	mvns	r1, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004620:	4313      	orrs	r3, r2
         );
}
 8004622:	4618      	mov	r0, r3
 8004624:	3724      	adds	r7, #36	@ 0x24
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3b01      	subs	r3, #1
 800463c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004640:	d301      	bcc.n	8004646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004642:	2301      	movs	r3, #1
 8004644:	e00f      	b.n	8004666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004646:	4a0a      	ldr	r2, [pc, #40]	@ (8004670 <SysTick_Config+0x40>)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3b01      	subs	r3, #1
 800464c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800464e:	210f      	movs	r1, #15
 8004650:	f04f 30ff 	mov.w	r0, #4294967295
 8004654:	f7ff ff8e 	bl	8004574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004658:	4b05      	ldr	r3, [pc, #20]	@ (8004670 <SysTick_Config+0x40>)
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800465e:	4b04      	ldr	r3, [pc, #16]	@ (8004670 <SysTick_Config+0x40>)
 8004660:	2207      	movs	r2, #7
 8004662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	e000e010 	.word	0xe000e010

08004674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f7ff ff29 	bl	80044d4 <__NVIC_SetPriorityGrouping>
}
 8004682:	bf00      	nop
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800468a:	b580      	push	{r7, lr}
 800468c:	b086      	sub	sp, #24
 800468e:	af00      	add	r7, sp, #0
 8004690:	4603      	mov	r3, r0
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
 8004696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800469c:	f7ff ff3e 	bl	800451c <__NVIC_GetPriorityGrouping>
 80046a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	6978      	ldr	r0, [r7, #20]
 80046a8:	f7ff ff8e 	bl	80045c8 <NVIC_EncodePriority>
 80046ac:	4602      	mov	r2, r0
 80046ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b2:	4611      	mov	r1, r2
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff ff5d 	bl	8004574 <__NVIC_SetPriority>
}
 80046ba:	bf00      	nop
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b082      	sub	sp, #8
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	4603      	mov	r3, r0
 80046ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff ff31 	bl	8004538 <__NVIC_EnableIRQ>
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff ffa2 	bl	8004630 <SysTick_Config>
 80046ec:	4603      	mov	r3, r0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3708      	adds	r7, #8
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b089      	sub	sp, #36	@ 0x24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004702:	2300      	movs	r3, #0
 8004704:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800470a:	2300      	movs	r3, #0
 800470c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800470e:	2300      	movs	r3, #0
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	e159      	b.n	80049c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004714:	2201      	movs	r2, #1
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	4013      	ands	r3, r2
 8004726:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	429a      	cmp	r2, r3
 800472e:	f040 8148 	bne.w	80049c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	2b01      	cmp	r3, #1
 800473c:	d005      	beq.n	800474a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004746:	2b02      	cmp	r3, #2
 8004748:	d130      	bne.n	80047ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	2203      	movs	r2, #3
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43db      	mvns	r3, r3
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	4013      	ands	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4313      	orrs	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004780:	2201      	movs	r2, #1
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	43db      	mvns	r3, r3
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4013      	ands	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 0201 	and.w	r2, r3, #1
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f003 0303 	and.w	r3, r3, #3
 80047b4:	2b03      	cmp	r3, #3
 80047b6:	d017      	beq.n	80047e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	2203      	movs	r2, #3
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f003 0303 	and.w	r3, r3, #3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d123      	bne.n	800483c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	08da      	lsrs	r2, r3, #3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	3208      	adds	r2, #8
 80047fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	220f      	movs	r2, #15
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	43db      	mvns	r3, r3
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	4013      	ands	r3, r2
 8004816:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4313      	orrs	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	08da      	lsrs	r2, r3, #3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3208      	adds	r2, #8
 8004836:	69b9      	ldr	r1, [r7, #24]
 8004838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	2203      	movs	r2, #3
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	4013      	ands	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f003 0203 	and.w	r2, r3, #3
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 80a2 	beq.w	80049c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800487e:	2300      	movs	r3, #0
 8004880:	60fb      	str	r3, [r7, #12]
 8004882:	4b57      	ldr	r3, [pc, #348]	@ (80049e0 <HAL_GPIO_Init+0x2e8>)
 8004884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004886:	4a56      	ldr	r2, [pc, #344]	@ (80049e0 <HAL_GPIO_Init+0x2e8>)
 8004888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800488c:	6453      	str	r3, [r2, #68]	@ 0x44
 800488e:	4b54      	ldr	r3, [pc, #336]	@ (80049e0 <HAL_GPIO_Init+0x2e8>)
 8004890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800489a:	4a52      	ldr	r2, [pc, #328]	@ (80049e4 <HAL_GPIO_Init+0x2ec>)
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	089b      	lsrs	r3, r3, #2
 80048a0:	3302      	adds	r3, #2
 80048a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	220f      	movs	r2, #15
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	43db      	mvns	r3, r3
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	4013      	ands	r3, r2
 80048bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a49      	ldr	r2, [pc, #292]	@ (80049e8 <HAL_GPIO_Init+0x2f0>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d019      	beq.n	80048fa <HAL_GPIO_Init+0x202>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a48      	ldr	r2, [pc, #288]	@ (80049ec <HAL_GPIO_Init+0x2f4>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d013      	beq.n	80048f6 <HAL_GPIO_Init+0x1fe>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a47      	ldr	r2, [pc, #284]	@ (80049f0 <HAL_GPIO_Init+0x2f8>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00d      	beq.n	80048f2 <HAL_GPIO_Init+0x1fa>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a46      	ldr	r2, [pc, #280]	@ (80049f4 <HAL_GPIO_Init+0x2fc>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d007      	beq.n	80048ee <HAL_GPIO_Init+0x1f6>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a45      	ldr	r2, [pc, #276]	@ (80049f8 <HAL_GPIO_Init+0x300>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d101      	bne.n	80048ea <HAL_GPIO_Init+0x1f2>
 80048e6:	2304      	movs	r3, #4
 80048e8:	e008      	b.n	80048fc <HAL_GPIO_Init+0x204>
 80048ea:	2307      	movs	r3, #7
 80048ec:	e006      	b.n	80048fc <HAL_GPIO_Init+0x204>
 80048ee:	2303      	movs	r3, #3
 80048f0:	e004      	b.n	80048fc <HAL_GPIO_Init+0x204>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e002      	b.n	80048fc <HAL_GPIO_Init+0x204>
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <HAL_GPIO_Init+0x204>
 80048fa:	2300      	movs	r3, #0
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	f002 0203 	and.w	r2, r2, #3
 8004902:	0092      	lsls	r2, r2, #2
 8004904:	4093      	lsls	r3, r2
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	4313      	orrs	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800490c:	4935      	ldr	r1, [pc, #212]	@ (80049e4 <HAL_GPIO_Init+0x2ec>)
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	089b      	lsrs	r3, r3, #2
 8004912:	3302      	adds	r3, #2
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800491a:	4b38      	ldr	r3, [pc, #224]	@ (80049fc <HAL_GPIO_Init+0x304>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	43db      	mvns	r3, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4013      	ands	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800493e:	4a2f      	ldr	r2, [pc, #188]	@ (80049fc <HAL_GPIO_Init+0x304>)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004944:	4b2d      	ldr	r3, [pc, #180]	@ (80049fc <HAL_GPIO_Init+0x304>)
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	43db      	mvns	r3, r3
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	4013      	ands	r3, r2
 8004952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004968:	4a24      	ldr	r2, [pc, #144]	@ (80049fc <HAL_GPIO_Init+0x304>)
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800496e:	4b23      	ldr	r3, [pc, #140]	@ (80049fc <HAL_GPIO_Init+0x304>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	43db      	mvns	r3, r3
 8004978:	69ba      	ldr	r2, [r7, #24]
 800497a:	4013      	ands	r3, r2
 800497c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004992:	4a1a      	ldr	r2, [pc, #104]	@ (80049fc <HAL_GPIO_Init+0x304>)
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004998:	4b18      	ldr	r3, [pc, #96]	@ (80049fc <HAL_GPIO_Init+0x304>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	43db      	mvns	r3, r3
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4013      	ands	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80049b4:	69ba      	ldr	r2, [r7, #24]
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049bc:	4a0f      	ldr	r2, [pc, #60]	@ (80049fc <HAL_GPIO_Init+0x304>)
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	3301      	adds	r3, #1
 80049c6:	61fb      	str	r3, [r7, #28]
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	2b0f      	cmp	r3, #15
 80049cc:	f67f aea2 	bls.w	8004714 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop
 80049d4:	3724      	adds	r7, #36	@ 0x24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	40023800 	.word	0x40023800
 80049e4:	40013800 	.word	0x40013800
 80049e8:	40020000 	.word	0x40020000
 80049ec:	40020400 	.word	0x40020400
 80049f0:	40020800 	.word	0x40020800
 80049f4:	40020c00 	.word	0x40020c00
 80049f8:	40021000 	.word	0x40021000
 80049fc:	40013c00 	.word	0x40013c00

08004a00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691a      	ldr	r2, [r3, #16]
 8004a10:	887b      	ldrh	r3, [r7, #2]
 8004a12:	4013      	ands	r3, r2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
 8004a1c:	e001      	b.n	8004a22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	807b      	strh	r3, [r7, #2]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a40:	787b      	ldrb	r3, [r7, #1]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a46:	887a      	ldrh	r2, [r7, #2]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a4c:	e003      	b.n	8004a56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a4e:	887b      	ldrh	r3, [r7, #2]
 8004a50:	041a      	lsls	r2, r3, #16
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	619a      	str	r2, [r3, #24]
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b085      	sub	sp, #20
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a74:	887a      	ldrh	r2, [r7, #2]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	041a      	lsls	r2, r3, #16
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	43d9      	mvns	r1, r3
 8004a80:	887b      	ldrh	r3, [r7, #2]
 8004a82:	400b      	ands	r3, r1
 8004a84:	431a      	orrs	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	619a      	str	r2, [r3, #24]
}
 8004a8a:	bf00      	nop
 8004a8c:	3714      	adds	r7, #20
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
	...

08004a98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004aa2:	4b08      	ldr	r3, [pc, #32]	@ (8004ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004aa4:	695a      	ldr	r2, [r3, #20]
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d006      	beq.n	8004abc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aae:	4a05      	ldr	r2, [pc, #20]	@ (8004ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ab4:	88fb      	ldrh	r3, [r7, #6]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fe f8de 	bl	8002c78 <HAL_GPIO_EXTI_Callback>
  }
}
 8004abc:	bf00      	nop
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40013c00 	.word	0x40013c00

08004ac8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e12b      	b.n	8004d32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff f91c 	bl	8003d2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2224      	movs	r2, #36	@ 0x24
 8004af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0201 	bic.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b2c:	f001 ff10 	bl	8006950 <HAL_RCC_GetPCLK1Freq>
 8004b30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4a81      	ldr	r2, [pc, #516]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d807      	bhi.n	8004b4c <HAL_I2C_Init+0x84>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4a80      	ldr	r2, [pc, #512]	@ (8004d40 <HAL_I2C_Init+0x278>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	bf94      	ite	ls
 8004b44:	2301      	movls	r3, #1
 8004b46:	2300      	movhi	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	e006      	b.n	8004b5a <HAL_I2C_Init+0x92>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	4a7d      	ldr	r2, [pc, #500]	@ (8004d44 <HAL_I2C_Init+0x27c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	bf94      	ite	ls
 8004b54:	2301      	movls	r3, #1
 8004b56:	2300      	movhi	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e0e7      	b.n	8004d32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	4a78      	ldr	r2, [pc, #480]	@ (8004d48 <HAL_I2C_Init+0x280>)
 8004b66:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6a:	0c9b      	lsrs	r3, r3, #18
 8004b6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	4a6a      	ldr	r2, [pc, #424]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d802      	bhi.n	8004b9c <HAL_I2C_Init+0xd4>
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	e009      	b.n	8004bb0 <HAL_I2C_Init+0xe8>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
 8004ba6:	4a69      	ldr	r2, [pc, #420]	@ (8004d4c <HAL_I2C_Init+0x284>)
 8004ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bac:	099b      	lsrs	r3, r3, #6
 8004bae:	3301      	adds	r3, #1
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004bc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	495c      	ldr	r1, [pc, #368]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004bcc:	428b      	cmp	r3, r1
 8004bce:	d819      	bhi.n	8004c04 <HAL_I2C_Init+0x13c>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	1e59      	subs	r1, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bde:	1c59      	adds	r1, r3, #1
 8004be0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004be4:	400b      	ands	r3, r1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <HAL_I2C_Init+0x138>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	1e59      	subs	r1, r3, #1
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	005b      	lsls	r3, r3, #1
 8004bf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfe:	e051      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c00:	2304      	movs	r3, #4
 8004c02:	e04f      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d111      	bne.n	8004c30 <HAL_I2C_Init+0x168>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	1e58      	subs	r0, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6859      	ldr	r1, [r3, #4]
 8004c14:	460b      	mov	r3, r1
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	440b      	add	r3, r1
 8004c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c1e:	3301      	adds	r3, #1
 8004c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e012      	b.n	8004c56 <HAL_I2C_Init+0x18e>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	1e58      	subs	r0, r3, #1
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6859      	ldr	r1, [r3, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	0099      	lsls	r1, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c46:	3301      	adds	r3, #1
 8004c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bf0c      	ite	eq
 8004c50:	2301      	moveq	r3, #1
 8004c52:	2300      	movne	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_I2C_Init+0x196>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e022      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10e      	bne.n	8004c84 <HAL_I2C_Init+0x1bc>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	1e58      	subs	r0, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6859      	ldr	r1, [r3, #4]
 8004c6e:	460b      	mov	r3, r1
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	440b      	add	r3, r1
 8004c74:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c78:	3301      	adds	r3, #1
 8004c7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c82:	e00f      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	1e58      	subs	r0, r3, #1
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6859      	ldr	r1, [r3, #4]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	0099      	lsls	r1, r3, #2
 8004c94:	440b      	add	r3, r1
 8004c96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	6809      	ldr	r1, [r1, #0]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69da      	ldr	r2, [r3, #28]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004cd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6911      	ldr	r1, [r2, #16]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	68d2      	ldr	r2, [r2, #12]
 8004cde:	4311      	orrs	r1, r2
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695a      	ldr	r2, [r3, #20]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2220      	movs	r2, #32
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	000186a0 	.word	0x000186a0
 8004d40:	001e847f 	.word	0x001e847f
 8004d44:	003d08ff 	.word	0x003d08ff
 8004d48:	431bde83 	.word	0x431bde83
 8004d4c:	10624dd3 	.word	0x10624dd3

08004d50 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b088      	sub	sp, #32
 8004d54:	af02      	add	r7, sp, #8
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	607a      	str	r2, [r7, #4]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	817b      	strh	r3, [r7, #10]
 8004d60:	4613      	mov	r3, r2
 8004d62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d64:	f7ff fb86 	bl	8004474 <HAL_GetTick>
 8004d68:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b20      	cmp	r3, #32
 8004d74:	f040 80e0 	bne.w	8004f38 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	2319      	movs	r3, #25
 8004d7e:	2201      	movs	r2, #1
 8004d80:	4970      	ldr	r1, [pc, #448]	@ (8004f44 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f000 ff7e 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d8e:	2302      	movs	r3, #2
 8004d90:	e0d3      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d101      	bne.n	8004da0 <HAL_I2C_Master_Transmit+0x50>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e0cc      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d007      	beq.n	8004dc6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0201 	orr.w	r2, r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dd4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2221      	movs	r2, #33	@ 0x21
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2210      	movs	r2, #16
 8004de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	893a      	ldrh	r2, [r7, #8]
 8004df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	4a50      	ldr	r2, [pc, #320]	@ (8004f48 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e08:	8979      	ldrh	r1, [r7, #10]
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	6a3a      	ldr	r2, [r7, #32]
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 fd00 	bl	8005814 <I2C_MasterRequestWrite>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e08d      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e1e:	2300      	movs	r3, #0
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	695b      	ldr	r3, [r3, #20]
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e34:	e066      	b.n	8004f04 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	6a39      	ldr	r1, [r7, #32]
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f001 f83c 	bl	8005eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00d      	beq.n	8004e62 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d107      	bne.n	8004e5e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e06b      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	781a      	ldrb	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b04      	cmp	r3, #4
 8004e9e:	d11b      	bne.n	8004ed8 <HAL_I2C_Master_Transmit+0x188>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d017      	beq.n	8004ed8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	781a      	ldrb	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	6a39      	ldr	r1, [r7, #32]
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f001 f833 	bl	8005f48 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00d      	beq.n	8004f04 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d107      	bne.n	8004f00 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004efe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e01a      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d194      	bne.n	8004e36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	e000      	b.n	8004f3a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f38:	2302      	movs	r3, #2
  }
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3718      	adds	r7, #24
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	00100002 	.word	0x00100002
 8004f48:	ffff0000 	.word	0xffff0000

08004f4c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b08c      	sub	sp, #48	@ 0x30
 8004f50:	af02      	add	r7, sp, #8
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	607a      	str	r2, [r7, #4]
 8004f56:	461a      	mov	r2, r3
 8004f58:	460b      	mov	r3, r1
 8004f5a:	817b      	strh	r3, [r7, #10]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f60:	f7ff fa88 	bl	8004474 <HAL_GetTick>
 8004f64:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b20      	cmp	r3, #32
 8004f70:	f040 8217 	bne.w	80053a2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	2319      	movs	r3, #25
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	497c      	ldr	r1, [pc, #496]	@ (8005170 <HAL_I2C_Master_Receive+0x224>)
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 fe80 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	e20a      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_I2C_Master_Receive+0x50>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e203      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d007      	beq.n	8004fc2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0201 	orr.w	r2, r2, #1
 8004fc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2222      	movs	r2, #34	@ 0x22
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2210      	movs	r2, #16
 8004fde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	893a      	ldrh	r2, [r7, #8]
 8004ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4a5c      	ldr	r2, [pc, #368]	@ (8005174 <HAL_I2C_Master_Receive+0x228>)
 8005002:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005004:	8979      	ldrh	r1, [r7, #10]
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 fc84 	bl	8005918 <I2C_MasterRequestRead>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e1c4      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501e:	2b00      	cmp	r3, #0
 8005020:	d113      	bne.n	800504a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005022:	2300      	movs	r3, #0
 8005024:	623b      	str	r3, [r7, #32]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	623b      	str	r3, [r7, #32]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	e198      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800504e:	2b01      	cmp	r3, #1
 8005050:	d11b      	bne.n	800508a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005060:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005062:	2300      	movs	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	61fb      	str	r3, [r7, #28]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	61fb      	str	r3, [r7, #28]
 8005076:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	e178      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508e:	2b02      	cmp	r3, #2
 8005090:	d11b      	bne.n	80050ca <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050b2:	2300      	movs	r3, #0
 80050b4:	61bb      	str	r3, [r7, #24]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	e158      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050da:	2300      	movs	r3, #0
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050f0:	e144      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	f200 80f1 	bhi.w	80052de <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005100:	2b01      	cmp	r3, #1
 8005102:	d123      	bne.n	800514c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005106:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 ff65 	bl	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e145      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691a      	ldr	r2, [r3, #16]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005134:	3b01      	subs	r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800514a:	e117      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005150:	2b02      	cmp	r3, #2
 8005152:	d14e      	bne.n	80051f2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515a:	2200      	movs	r2, #0
 800515c:	4906      	ldr	r1, [pc, #24]	@ (8005178 <HAL_I2C_Master_Receive+0x22c>)
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 fd90 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d008      	beq.n	800517c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e11a      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
 800516e:	bf00      	nop
 8005170:	00100002 	.word	0x00100002
 8005174:	ffff0000 	.word	0xffff0000
 8005178:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800518a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	691a      	ldr	r2, [r3, #16]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a8:	3b01      	subs	r3, #1
 80051aa:	b29a      	uxth	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	691a      	ldr	r2, [r3, #16]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051f0:	e0c4      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	2200      	movs	r2, #0
 80051fa:	496c      	ldr	r1, [pc, #432]	@ (80053ac <HAL_I2C_Master_Receive+0x460>)
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 fd41 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e0cb      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800521a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	1c5a      	adds	r2, r3, #1
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	2200      	movs	r2, #0
 8005256:	4955      	ldr	r1, [pc, #340]	@ (80053ac <HAL_I2C_Master_Receive+0x460>)
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fd13 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e09d      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005276:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005294:	3b01      	subs	r3, #1
 8005296:	b29a      	uxth	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	691a      	ldr	r2, [r3, #16]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b4:	b2d2      	uxtb	r2, r2
 80052b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052dc:	e04e      	b.n	800537c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 fe78 	bl	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e058      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005304:	1c5a      	adds	r2, r3, #1
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530e:	3b01      	subs	r3, #1
 8005310:	b29a      	uxth	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b04      	cmp	r3, #4
 8005330:	d124      	bne.n	800537c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005336:	2b03      	cmp	r3, #3
 8005338:	d107      	bne.n	800534a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005348:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	691a      	ldr	r2, [r3, #16]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005354:	b2d2      	uxtb	r2, r2
 8005356:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005380:	2b00      	cmp	r3, #0
 8005382:	f47f aeb6 	bne.w	80050f2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	e000      	b.n	80053a4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80053a2:	2302      	movs	r3, #2
  }
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3728      	adds	r7, #40	@ 0x28
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	00010004 	.word	0x00010004

080053b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b08c      	sub	sp, #48	@ 0x30
 80053b4:	af02      	add	r7, sp, #8
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	4608      	mov	r0, r1
 80053ba:	4611      	mov	r1, r2
 80053bc:	461a      	mov	r2, r3
 80053be:	4603      	mov	r3, r0
 80053c0:	817b      	strh	r3, [r7, #10]
 80053c2:	460b      	mov	r3, r1
 80053c4:	813b      	strh	r3, [r7, #8]
 80053c6:	4613      	mov	r3, r2
 80053c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053ca:	f7ff f853 	bl	8004474 <HAL_GetTick>
 80053ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b20      	cmp	r3, #32
 80053da:	f040 8214 	bne.w	8005806 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	9300      	str	r3, [sp, #0]
 80053e2:	2319      	movs	r3, #25
 80053e4:	2201      	movs	r2, #1
 80053e6:	497b      	ldr	r1, [pc, #492]	@ (80055d4 <HAL_I2C_Mem_Read+0x224>)
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f000 fc4b 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d001      	beq.n	80053f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053f4:	2302      	movs	r3, #2
 80053f6:	e207      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_I2C_Mem_Read+0x56>
 8005402:	2302      	movs	r3, #2
 8005404:	e200      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b01      	cmp	r3, #1
 800541a:	d007      	beq.n	800542c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0201 	orr.w	r2, r2, #1
 800542a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800543a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2222      	movs	r2, #34	@ 0x22
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2240      	movs	r2, #64	@ 0x40
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005456:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800545c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005462:	b29a      	uxth	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	4a5b      	ldr	r2, [pc, #364]	@ (80055d8 <HAL_I2C_Mem_Read+0x228>)
 800546c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800546e:	88f8      	ldrh	r0, [r7, #6]
 8005470:	893a      	ldrh	r2, [r7, #8]
 8005472:	8979      	ldrh	r1, [r7, #10]
 8005474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005476:	9301      	str	r3, [sp, #4]
 8005478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	4603      	mov	r3, r0
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 fb18 	bl	8005ab4 <I2C_RequestMemoryRead>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e1bc      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005492:	2b00      	cmp	r3, #0
 8005494:	d113      	bne.n	80054be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005496:	2300      	movs	r3, #0
 8005498:	623b      	str	r3, [r7, #32]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	623b      	str	r3, [r7, #32]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	623b      	str	r3, [r7, #32]
 80054aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	e190      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d11b      	bne.n	80054fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d6:	2300      	movs	r3, #0
 80054d8:	61fb      	str	r3, [r7, #28]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	61fb      	str	r3, [r7, #28]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	61fb      	str	r3, [r7, #28]
 80054ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	e170      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005502:	2b02      	cmp	r3, #2
 8005504:	d11b      	bne.n	800553e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005514:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005524:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005526:	2300      	movs	r3, #0
 8005528:	61bb      	str	r3, [r7, #24]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	61bb      	str	r3, [r7, #24]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	61bb      	str	r3, [r7, #24]
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	e150      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553e:	2300      	movs	r3, #0
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005554:	e144      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555a:	2b03      	cmp	r3, #3
 800555c:	f200 80f1 	bhi.w	8005742 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005564:	2b01      	cmp	r3, #1
 8005566:	d123      	bne.n	80055b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800556a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fd33 	bl	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e145      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691a      	ldr	r2, [r3, #16]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055ae:	e117      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d14e      	bne.n	8005656 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055be:	2200      	movs	r2, #0
 80055c0:	4906      	ldr	r1, [pc, #24]	@ (80055dc <HAL_I2C_Mem_Read+0x22c>)
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fb5e 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d008      	beq.n	80055e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e11a      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
 80055d2:	bf00      	nop
 80055d4:	00100002 	.word	0x00100002
 80055d8:	ffff0000 	.word	0xffff0000
 80055dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691a      	ldr	r2, [r3, #16]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005618:	b29b      	uxth	r3, r3
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	691a      	ldr	r2, [r3, #16]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005634:	1c5a      	adds	r2, r3, #1
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800563e:	3b01      	subs	r3, #1
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b29a      	uxth	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005654:	e0c4      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565c:	2200      	movs	r2, #0
 800565e:	496c      	ldr	r1, [pc, #432]	@ (8005810 <HAL_I2C_Mem_Read+0x460>)
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 fb0f 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e0cb      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800567e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691a      	ldr	r2, [r3, #16]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005692:	1c5a      	adds	r2, r3, #1
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	3b01      	subs	r3, #1
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	2200      	movs	r2, #0
 80056ba:	4955      	ldr	r1, [pc, #340]	@ (8005810 <HAL_I2C_Mem_Read+0x460>)
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 fae1 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e09d      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	1c5a      	adds	r2, r3, #1
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f8:	3b01      	subs	r3, #1
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	691a      	ldr	r2, [r3, #16]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	3b01      	subs	r3, #1
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005740:	e04e      	b.n	80057e0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005744:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fc46 	bl	8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e058      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	691a      	ldr	r2, [r3, #16]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005760:	b2d2      	uxtb	r2, r2
 8005762:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005768:	1c5a      	adds	r2, r3, #1
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b29a      	uxth	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	f003 0304 	and.w	r3, r3, #4
 8005792:	2b04      	cmp	r3, #4
 8005794:	d124      	bne.n	80057e0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800579a:	2b03      	cmp	r3, #3
 800579c:	d107      	bne.n	80057ae <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f47f aeb6 	bne.w	8005556 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2220      	movs	r2, #32
 80057ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	e000      	b.n	8005808 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005806:	2302      	movs	r3, #2
  }
}
 8005808:	4618      	mov	r0, r3
 800580a:	3728      	adds	r7, #40	@ 0x28
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	00010004 	.word	0x00010004

08005814 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af02      	add	r7, sp, #8
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	607a      	str	r2, [r7, #4]
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	460b      	mov	r3, r1
 8005822:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005828:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2b08      	cmp	r3, #8
 800582e:	d006      	beq.n	800583e <I2C_MasterRequestWrite+0x2a>
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d003      	beq.n	800583e <I2C_MasterRequestWrite+0x2a>
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800583c:	d108      	bne.n	8005850 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	e00b      	b.n	8005868 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005854:	2b12      	cmp	r3, #18
 8005856:	d107      	bne.n	8005868 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005866:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 fa05 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00d      	beq.n	800589c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800588e:	d103      	bne.n	8005898 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005896:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e035      	b.n	8005908 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058a4:	d108      	bne.n	80058b8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058a6:	897b      	ldrh	r3, [r7, #10]
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058b4:	611a      	str	r2, [r3, #16]
 80058b6:	e01b      	b.n	80058f0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80058b8:	897b      	ldrh	r3, [r7, #10]
 80058ba:	11db      	asrs	r3, r3, #7
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	f003 0306 	and.w	r3, r3, #6
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	f063 030f 	orn	r3, r3, #15
 80058c8:	b2da      	uxtb	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	490e      	ldr	r1, [pc, #56]	@ (8005910 <I2C_MasterRequestWrite+0xfc>)
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 fa4e 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e010      	b.n	8005908 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80058e6:	897b      	ldrh	r3, [r7, #10]
 80058e8:	b2da      	uxtb	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	4907      	ldr	r1, [pc, #28]	@ (8005914 <I2C_MasterRequestWrite+0x100>)
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 fa3e 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	00010008 	.word	0x00010008
 8005914:	00010002 	.word	0x00010002

08005918 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b088      	sub	sp, #32
 800591c:	af02      	add	r7, sp, #8
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	460b      	mov	r3, r1
 8005926:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800593c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b08      	cmp	r3, #8
 8005942:	d006      	beq.n	8005952 <I2C_MasterRequestRead+0x3a>
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d003      	beq.n	8005952 <I2C_MasterRequestRead+0x3a>
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005950:	d108      	bne.n	8005964 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005960:	601a      	str	r2, [r3, #0]
 8005962:	e00b      	b.n	800597c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005968:	2b11      	cmp	r3, #17
 800596a:	d107      	bne.n	800597c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800597a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f97b 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00d      	beq.n	80059b0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059a2:	d103      	bne.n	80059ac <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e079      	b.n	8005aa4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059b8:	d108      	bne.n	80059cc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059ba:	897b      	ldrh	r3, [r7, #10]
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	611a      	str	r2, [r3, #16]
 80059ca:	e05f      	b.n	8005a8c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059cc:	897b      	ldrh	r3, [r7, #10]
 80059ce:	11db      	asrs	r3, r3, #7
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f003 0306 	and.w	r3, r3, #6
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	f063 030f 	orn	r3, r3, #15
 80059dc:	b2da      	uxtb	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	4930      	ldr	r1, [pc, #192]	@ (8005aac <I2C_MasterRequestRead+0x194>)
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 f9c4 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d001      	beq.n	80059fa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e054      	b.n	8005aa4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059fa:	897b      	ldrh	r3, [r7, #10]
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	4929      	ldr	r1, [pc, #164]	@ (8005ab0 <I2C_MasterRequestRead+0x198>)
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 f9b4 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e044      	b.n	8005aa4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	613b      	str	r3, [r7, #16]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	613b      	str	r3, [r7, #16]
 8005a2e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a3e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 f919 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00d      	beq.n	8005a74 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a66:	d103      	bne.n	8005a70 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a6e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e017      	b.n	8005aa4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005a74:	897b      	ldrh	r3, [r7, #10]
 8005a76:	11db      	asrs	r3, r3, #7
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	f003 0306 	and.w	r3, r3, #6
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	f063 030e 	orn	r3, r3, #14
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	4907      	ldr	r1, [pc, #28]	@ (8005ab0 <I2C_MasterRequestRead+0x198>)
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f970 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e000      	b.n	8005aa4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3718      	adds	r7, #24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	00010008 	.word	0x00010008
 8005ab0:	00010002 	.word	0x00010002

08005ab4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b088      	sub	sp, #32
 8005ab8:	af02      	add	r7, sp, #8
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	4608      	mov	r0, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	817b      	strh	r3, [r7, #10]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	813b      	strh	r3, [r7, #8]
 8005aca:	4613      	mov	r3, r2
 8005acc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005adc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f8c2 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00d      	beq.n	8005b22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b14:	d103      	bne.n	8005b1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e0aa      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b22:	897b      	ldrh	r3, [r7, #10]
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	461a      	mov	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	6a3a      	ldr	r2, [r7, #32]
 8005b36:	4952      	ldr	r1, [pc, #328]	@ (8005c80 <I2C_RequestMemoryRead+0x1cc>)
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 f91d 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d001      	beq.n	8005b48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e097      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b60:	6a39      	ldr	r1, [r7, #32]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 f9a8 	bl	8005eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00d      	beq.n	8005b8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d107      	bne.n	8005b86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e076      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d105      	bne.n	8005b9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b90:	893b      	ldrh	r3, [r7, #8]
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	611a      	str	r2, [r3, #16]
 8005b9a:	e021      	b.n	8005be0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b9c:	893b      	ldrh	r3, [r7, #8]
 8005b9e:	0a1b      	lsrs	r3, r3, #8
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bac:	6a39      	ldr	r1, [r7, #32]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f982 	bl	8005eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00d      	beq.n	8005bd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d107      	bne.n	8005bd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e050      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bd6:	893b      	ldrh	r3, [r7, #8]
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be2:	6a39      	ldr	r1, [r7, #32]
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 f967 	bl	8005eb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00d      	beq.n	8005c0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	d107      	bne.n	8005c08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e035      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 f82b 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00d      	beq.n	8005c50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c42:	d103      	bne.n	8005c4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e013      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c50:	897b      	ldrh	r3, [r7, #10]
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	6a3a      	ldr	r2, [r7, #32]
 8005c64:	4906      	ldr	r1, [pc, #24]	@ (8005c80 <I2C_RequestMemoryRead+0x1cc>)
 8005c66:	68f8      	ldr	r0, [r7, #12]
 8005c68:	f000 f886 	bl	8005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d001      	beq.n	8005c76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e000      	b.n	8005c78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3718      	adds	r7, #24
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	00010002 	.word	0x00010002

08005c84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	603b      	str	r3, [r7, #0]
 8005c90:	4613      	mov	r3, r2
 8005c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c94:	e048      	b.n	8005d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d044      	beq.n	8005d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fe fbe9 	bl	8004474 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d139      	bne.n	8005d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	0c1b      	lsrs	r3, r3, #16
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d10d      	bne.n	8005cda <I2C_WaitOnFlagUntilTimeout+0x56>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	43da      	mvns	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	bf0c      	ite	eq
 8005cd0:	2301      	moveq	r3, #1
 8005cd2:	2300      	movne	r3, #0
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	e00c      	b.n	8005cf4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	43da      	mvns	r2, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	bf0c      	ite	eq
 8005cec:	2301      	moveq	r3, #1
 8005cee:	2300      	movne	r3, #0
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	79fb      	ldrb	r3, [r7, #7]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d116      	bne.n	8005d28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d14:	f043 0220 	orr.w	r2, r3, #32
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e023      	b.n	8005d70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	0c1b      	lsrs	r3, r3, #16
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d10d      	bne.n	8005d4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	43da      	mvns	r2, r3
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	bf0c      	ite	eq
 8005d44:	2301      	moveq	r3, #1
 8005d46:	2300      	movne	r3, #0
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	e00c      	b.n	8005d68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	43da      	mvns	r2, r3
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	461a      	mov	r2, r3
 8005d68:	79fb      	ldrb	r3, [r7, #7]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d093      	beq.n	8005c96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d86:	e071      	b.n	8005e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d96:	d123      	bne.n	8005de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005db0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dcc:	f043 0204 	orr.w	r2, r3, #4
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e067      	b.n	8005eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de6:	d041      	beq.n	8005e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de8:	f7fe fb44 	bl	8004474 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d302      	bcc.n	8005dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d136      	bne.n	8005e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d10c      	bne.n	8005e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	43da      	mvns	r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4013      	ands	r3, r2
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	bf14      	ite	ne
 8005e1a:	2301      	movne	r3, #1
 8005e1c:	2300      	moveq	r3, #0
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	e00b      	b.n	8005e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	43da      	mvns	r2, r3
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	bf14      	ite	ne
 8005e34:	2301      	movne	r3, #1
 8005e36:	2300      	moveq	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d016      	beq.n	8005e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2220      	movs	r2, #32
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e58:	f043 0220 	orr.w	r2, r3, #32
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e021      	b.n	8005eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	0c1b      	lsrs	r3, r3, #16
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d10c      	bne.n	8005e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	43da      	mvns	r2, r3
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	4013      	ands	r3, r2
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	bf14      	ite	ne
 8005e88:	2301      	movne	r3, #1
 8005e8a:	2300      	moveq	r3, #0
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	e00b      	b.n	8005ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	43da      	mvns	r2, r3
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	bf14      	ite	ne
 8005ea2:	2301      	movne	r3, #1
 8005ea4:	2300      	moveq	r3, #0
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f47f af6d 	bne.w	8005d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ec4:	e034      	b.n	8005f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 f8e3 	bl	8006092 <I2C_IsAcknowledgeFailed>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e034      	b.n	8005f40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005edc:	d028      	beq.n	8005f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ede:	f7fe fac9 	bl	8004474 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d302      	bcc.n	8005ef4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d11d      	bne.n	8005f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005efe:	2b80      	cmp	r3, #128	@ 0x80
 8005f00:	d016      	beq.n	8005f30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1c:	f043 0220 	orr.w	r2, r3, #32
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e007      	b.n	8005f40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3a:	2b80      	cmp	r3, #128	@ 0x80
 8005f3c:	d1c3      	bne.n	8005ec6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f54:	e034      	b.n	8005fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 f89b 	bl	8006092 <I2C_IsAcknowledgeFailed>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d001      	beq.n	8005f66 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e034      	b.n	8005fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6c:	d028      	beq.n	8005fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f6e:	f7fe fa81 	bl	8004474 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d302      	bcc.n	8005f84 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d11d      	bne.n	8005fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	f003 0304 	and.w	r3, r3, #4
 8005f8e:	2b04      	cmp	r3, #4
 8005f90:	d016      	beq.n	8005fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fac:	f043 0220 	orr.w	r2, r3, #32
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e007      	b.n	8005fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d1c3      	bne.n	8005f56 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fe4:	e049      	b.n	800607a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	695b      	ldr	r3, [r3, #20]
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	2b10      	cmp	r3, #16
 8005ff2:	d119      	bne.n	8006028 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0210 	mvn.w	r2, #16
 8005ffc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2200      	movs	r2, #0
 8006002:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2220      	movs	r2, #32
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e030      	b.n	800608a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006028:	f7fe fa24 	bl	8004474 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	429a      	cmp	r2, r3
 8006036:	d302      	bcc.n	800603e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d11d      	bne.n	800607a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006048:	2b40      	cmp	r3, #64	@ 0x40
 800604a:	d016      	beq.n	800607a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2220      	movs	r2, #32
 8006056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006066:	f043 0220 	orr.w	r2, r3, #32
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e007      	b.n	800608a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006084:	2b40      	cmp	r3, #64	@ 0x40
 8006086:	d1ae      	bne.n	8005fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006092:	b480      	push	{r7}
 8006094:	b083      	sub	sp, #12
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a8:	d11b      	bne.n	80060e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2220      	movs	r2, #32
 80060be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ce:	f043 0204 	orr.w	r2, r3, #4
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d101      	bne.n	8006102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e267      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d075      	beq.n	80061fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800610e:	4b88      	ldr	r3, [pc, #544]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 030c 	and.w	r3, r3, #12
 8006116:	2b04      	cmp	r3, #4
 8006118:	d00c      	beq.n	8006134 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800611a:	4b85      	ldr	r3, [pc, #532]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006122:	2b08      	cmp	r3, #8
 8006124:	d112      	bne.n	800614c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006126:	4b82      	ldr	r3, [pc, #520]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800612e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006132:	d10b      	bne.n	800614c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006134:	4b7e      	ldr	r3, [pc, #504]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d05b      	beq.n	80061f8 <HAL_RCC_OscConfig+0x108>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d157      	bne.n	80061f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e242      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006154:	d106      	bne.n	8006164 <HAL_RCC_OscConfig+0x74>
 8006156:	4b76      	ldr	r3, [pc, #472]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a75      	ldr	r2, [pc, #468]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800615c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006160:	6013      	str	r3, [r2, #0]
 8006162:	e01d      	b.n	80061a0 <HAL_RCC_OscConfig+0xb0>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800616c:	d10c      	bne.n	8006188 <HAL_RCC_OscConfig+0x98>
 800616e:	4b70      	ldr	r3, [pc, #448]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a6f      	ldr	r2, [pc, #444]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006174:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006178:	6013      	str	r3, [r2, #0]
 800617a:	4b6d      	ldr	r3, [pc, #436]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a6c      	ldr	r2, [pc, #432]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	e00b      	b.n	80061a0 <HAL_RCC_OscConfig+0xb0>
 8006188:	4b69      	ldr	r3, [pc, #420]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a68      	ldr	r2, [pc, #416]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800618e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006192:	6013      	str	r3, [r2, #0]
 8006194:	4b66      	ldr	r3, [pc, #408]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a65      	ldr	r2, [pc, #404]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800619a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800619e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d013      	beq.n	80061d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a8:	f7fe f964 	bl	8004474 <HAL_GetTick>
 80061ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ae:	e008      	b.n	80061c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061b0:	f7fe f960 	bl	8004474 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b64      	cmp	r3, #100	@ 0x64
 80061bc:	d901      	bls.n	80061c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e207      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061c2:	4b5b      	ldr	r3, [pc, #364]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d0f0      	beq.n	80061b0 <HAL_RCC_OscConfig+0xc0>
 80061ce:	e014      	b.n	80061fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d0:	f7fe f950 	bl	8004474 <HAL_GetTick>
 80061d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061d6:	e008      	b.n	80061ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061d8:	f7fe f94c 	bl	8004474 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b64      	cmp	r3, #100	@ 0x64
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e1f3      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061ea:	4b51      	ldr	r3, [pc, #324]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1f0      	bne.n	80061d8 <HAL_RCC_OscConfig+0xe8>
 80061f6:	e000      	b.n	80061fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d063      	beq.n	80062ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006206:	4b4a      	ldr	r3, [pc, #296]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 030c 	and.w	r3, r3, #12
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00b      	beq.n	800622a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006212:	4b47      	ldr	r3, [pc, #284]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800621a:	2b08      	cmp	r3, #8
 800621c:	d11c      	bne.n	8006258 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800621e:	4b44      	ldr	r3, [pc, #272]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d116      	bne.n	8006258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800622a:	4b41      	ldr	r3, [pc, #260]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <HAL_RCC_OscConfig+0x152>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d001      	beq.n	8006242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e1c7      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006242:	4b3b      	ldr	r3, [pc, #236]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	4937      	ldr	r1, [pc, #220]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006252:	4313      	orrs	r3, r2
 8006254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006256:	e03a      	b.n	80062ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d020      	beq.n	80062a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006260:	4b34      	ldr	r3, [pc, #208]	@ (8006334 <HAL_RCC_OscConfig+0x244>)
 8006262:	2201      	movs	r2, #1
 8006264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006266:	f7fe f905 	bl	8004474 <HAL_GetTick>
 800626a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800626c:	e008      	b.n	8006280 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800626e:	f7fe f901 	bl	8004474 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	2b02      	cmp	r3, #2
 800627a:	d901      	bls.n	8006280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e1a8      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006280:	4b2b      	ldr	r3, [pc, #172]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0302 	and.w	r3, r3, #2
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0f0      	beq.n	800626e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800628c:	4b28      	ldr	r3, [pc, #160]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	4925      	ldr	r1, [pc, #148]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 800629c:	4313      	orrs	r3, r2
 800629e:	600b      	str	r3, [r1, #0]
 80062a0:	e015      	b.n	80062ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062a2:	4b24      	ldr	r3, [pc, #144]	@ (8006334 <HAL_RCC_OscConfig+0x244>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a8:	f7fe f8e4 	bl	8004474 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062b0:	f7fe f8e0 	bl	8004474 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e187      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1f0      	bne.n	80062b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0308 	and.w	r3, r3, #8
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d036      	beq.n	8006348 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d016      	beq.n	8006310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062e2:	4b15      	ldr	r3, [pc, #84]	@ (8006338 <HAL_RCC_OscConfig+0x248>)
 80062e4:	2201      	movs	r2, #1
 80062e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e8:	f7fe f8c4 	bl	8004474 <HAL_GetTick>
 80062ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062f0:	f7fe f8c0 	bl	8004474 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e167      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006302:	4b0b      	ldr	r3, [pc, #44]	@ (8006330 <HAL_RCC_OscConfig+0x240>)
 8006304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006306:	f003 0302 	and.w	r3, r3, #2
 800630a:	2b00      	cmp	r3, #0
 800630c:	d0f0      	beq.n	80062f0 <HAL_RCC_OscConfig+0x200>
 800630e:	e01b      	b.n	8006348 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006310:	4b09      	ldr	r3, [pc, #36]	@ (8006338 <HAL_RCC_OscConfig+0x248>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006316:	f7fe f8ad 	bl	8004474 <HAL_GetTick>
 800631a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800631c:	e00e      	b.n	800633c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800631e:	f7fe f8a9 	bl	8004474 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d907      	bls.n	800633c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e150      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
 8006330:	40023800 	.word	0x40023800
 8006334:	42470000 	.word	0x42470000
 8006338:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800633c:	4b88      	ldr	r3, [pc, #544]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800633e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1ea      	bne.n	800631e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0304 	and.w	r3, r3, #4
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 8097 	beq.w	8006484 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006356:	2300      	movs	r3, #0
 8006358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800635a:	4b81      	ldr	r3, [pc, #516]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800635c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10f      	bne.n	8006386 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006366:	2300      	movs	r3, #0
 8006368:	60bb      	str	r3, [r7, #8]
 800636a:	4b7d      	ldr	r3, [pc, #500]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800636c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636e:	4a7c      	ldr	r2, [pc, #496]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006374:	6413      	str	r3, [r2, #64]	@ 0x40
 8006376:	4b7a      	ldr	r3, [pc, #488]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800637e:	60bb      	str	r3, [r7, #8]
 8006380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006382:	2301      	movs	r3, #1
 8006384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006386:	4b77      	ldr	r3, [pc, #476]	@ (8006564 <HAL_RCC_OscConfig+0x474>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800638e:	2b00      	cmp	r3, #0
 8006390:	d118      	bne.n	80063c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006392:	4b74      	ldr	r3, [pc, #464]	@ (8006564 <HAL_RCC_OscConfig+0x474>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a73      	ldr	r2, [pc, #460]	@ (8006564 <HAL_RCC_OscConfig+0x474>)
 8006398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800639c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800639e:	f7fe f869 	bl	8004474 <HAL_GetTick>
 80063a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063a4:	e008      	b.n	80063b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a6:	f7fe f865 	bl	8004474 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e10c      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063b8:	4b6a      	ldr	r3, [pc, #424]	@ (8006564 <HAL_RCC_OscConfig+0x474>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0f0      	beq.n	80063a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d106      	bne.n	80063da <HAL_RCC_OscConfig+0x2ea>
 80063cc:	4b64      	ldr	r3, [pc, #400]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d0:	4a63      	ldr	r2, [pc, #396]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063d2:	f043 0301 	orr.w	r3, r3, #1
 80063d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063d8:	e01c      	b.n	8006414 <HAL_RCC_OscConfig+0x324>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2b05      	cmp	r3, #5
 80063e0:	d10c      	bne.n	80063fc <HAL_RCC_OscConfig+0x30c>
 80063e2:	4b5f      	ldr	r3, [pc, #380]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063e8:	f043 0304 	orr.w	r3, r3, #4
 80063ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80063ee:	4b5c      	ldr	r3, [pc, #368]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063f4:	f043 0301 	orr.w	r3, r3, #1
 80063f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80063fa:	e00b      	b.n	8006414 <HAL_RCC_OscConfig+0x324>
 80063fc:	4b58      	ldr	r3, [pc, #352]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80063fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006400:	4a57      	ldr	r2, [pc, #348]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006402:	f023 0301 	bic.w	r3, r3, #1
 8006406:	6713      	str	r3, [r2, #112]	@ 0x70
 8006408:	4b55      	ldr	r3, [pc, #340]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800640a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640c:	4a54      	ldr	r2, [pc, #336]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800640e:	f023 0304 	bic.w	r3, r3, #4
 8006412:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d015      	beq.n	8006448 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800641c:	f7fe f82a 	bl	8004474 <HAL_GetTick>
 8006420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006422:	e00a      	b.n	800643a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006424:	f7fe f826 	bl	8004474 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006432:	4293      	cmp	r3, r2
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e0cb      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800643a:	4b49      	ldr	r3, [pc, #292]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800643c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800643e:	f003 0302 	and.w	r3, r3, #2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0ee      	beq.n	8006424 <HAL_RCC_OscConfig+0x334>
 8006446:	e014      	b.n	8006472 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006448:	f7fe f814 	bl	8004474 <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800644e:	e00a      	b.n	8006466 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006450:	f7fe f810 	bl	8004474 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800645e:	4293      	cmp	r3, r2
 8006460:	d901      	bls.n	8006466 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e0b5      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006466:	4b3e      	ldr	r3, [pc, #248]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800646a:	f003 0302 	and.w	r3, r3, #2
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1ee      	bne.n	8006450 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006472:	7dfb      	ldrb	r3, [r7, #23]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d105      	bne.n	8006484 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006478:	4b39      	ldr	r3, [pc, #228]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800647a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647c:	4a38      	ldr	r2, [pc, #224]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800647e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006482:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	2b00      	cmp	r3, #0
 800648a:	f000 80a1 	beq.w	80065d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800648e:	4b34      	ldr	r3, [pc, #208]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	f003 030c 	and.w	r3, r3, #12
 8006496:	2b08      	cmp	r3, #8
 8006498:	d05c      	beq.n	8006554 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d141      	bne.n	8006526 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064a2:	4b31      	ldr	r3, [pc, #196]	@ (8006568 <HAL_RCC_OscConfig+0x478>)
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a8:	f7fd ffe4 	bl	8004474 <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064b0:	f7fd ffe0 	bl	8004474 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e087      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064c2:	4b27      	ldr	r3, [pc, #156]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1f0      	bne.n	80064b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	69da      	ldr	r2, [r3, #28]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	431a      	orrs	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064dc:	019b      	lsls	r3, r3, #6
 80064de:	431a      	orrs	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e4:	085b      	lsrs	r3, r3, #1
 80064e6:	3b01      	subs	r3, #1
 80064e8:	041b      	lsls	r3, r3, #16
 80064ea:	431a      	orrs	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f0:	061b      	lsls	r3, r3, #24
 80064f2:	491b      	ldr	r1, [pc, #108]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 80064f4:	4313      	orrs	r3, r2
 80064f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006568 <HAL_RCC_OscConfig+0x478>)
 80064fa:	2201      	movs	r2, #1
 80064fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064fe:	f7fd ffb9 	bl	8004474 <HAL_GetTick>
 8006502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006504:	e008      	b.n	8006518 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006506:	f7fd ffb5 	bl	8004474 <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	2b02      	cmp	r3, #2
 8006512:	d901      	bls.n	8006518 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006514:	2303      	movs	r3, #3
 8006516:	e05c      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006518:	4b11      	ldr	r3, [pc, #68]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d0f0      	beq.n	8006506 <HAL_RCC_OscConfig+0x416>
 8006524:	e054      	b.n	80065d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006526:	4b10      	ldr	r3, [pc, #64]	@ (8006568 <HAL_RCC_OscConfig+0x478>)
 8006528:	2200      	movs	r2, #0
 800652a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800652c:	f7fd ffa2 	bl	8004474 <HAL_GetTick>
 8006530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006534:	f7fd ff9e 	bl	8004474 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b02      	cmp	r3, #2
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e045      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006546:	4b06      	ldr	r3, [pc, #24]	@ (8006560 <HAL_RCC_OscConfig+0x470>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f0      	bne.n	8006534 <HAL_RCC_OscConfig+0x444>
 8006552:	e03d      	b.n	80065d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	2b01      	cmp	r3, #1
 800655a:	d107      	bne.n	800656c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e038      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
 8006560:	40023800 	.word	0x40023800
 8006564:	40007000 	.word	0x40007000
 8006568:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800656c:	4b1b      	ldr	r3, [pc, #108]	@ (80065dc <HAL_RCC_OscConfig+0x4ec>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d028      	beq.n	80065cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006584:	429a      	cmp	r2, r3
 8006586:	d121      	bne.n	80065cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006592:	429a      	cmp	r2, r3
 8006594:	d11a      	bne.n	80065cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800659c:	4013      	ands	r3, r2
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80065a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d111      	bne.n	80065cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b2:	085b      	lsrs	r3, r3, #1
 80065b4:	3b01      	subs	r3, #1
 80065b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d107      	bne.n	80065cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d001      	beq.n	80065d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e000      	b.n	80065d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3718      	adds	r7, #24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	40023800 	.word	0x40023800

080065e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e0cc      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065f4:	4b68      	ldr	r3, [pc, #416]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0307 	and.w	r3, r3, #7
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d90c      	bls.n	800661c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006602:	4b65      	ldr	r3, [pc, #404]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 8006604:	683a      	ldr	r2, [r7, #0]
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800660a:	4b63      	ldr	r3, [pc, #396]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0307 	and.w	r3, r3, #7
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	429a      	cmp	r2, r3
 8006616:	d001      	beq.n	800661c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e0b8      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0302 	and.w	r3, r3, #2
 8006624:	2b00      	cmp	r3, #0
 8006626:	d020      	beq.n	800666a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0304 	and.w	r3, r3, #4
 8006630:	2b00      	cmp	r3, #0
 8006632:	d005      	beq.n	8006640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006634:	4b59      	ldr	r3, [pc, #356]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	4a58      	ldr	r2, [pc, #352]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 800663a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800663e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b00      	cmp	r3, #0
 800664a:	d005      	beq.n	8006658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800664c:	4b53      	ldr	r3, [pc, #332]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	4a52      	ldr	r2, [pc, #328]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006652:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006658:	4b50      	ldr	r3, [pc, #320]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	494d      	ldr	r1, [pc, #308]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006666:	4313      	orrs	r3, r2
 8006668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d044      	beq.n	8006700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d107      	bne.n	800668e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800667e:	4b47      	ldr	r3, [pc, #284]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d119      	bne.n	80066be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e07f      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	2b02      	cmp	r3, #2
 8006694:	d003      	beq.n	800669e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800669a:	2b03      	cmp	r3, #3
 800669c:	d107      	bne.n	80066ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800669e:	4b3f      	ldr	r3, [pc, #252]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d109      	bne.n	80066be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e06f      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ae:	4b3b      	ldr	r3, [pc, #236]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e067      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066be:	4b37      	ldr	r3, [pc, #220]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f023 0203 	bic.w	r2, r3, #3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	4934      	ldr	r1, [pc, #208]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066d0:	f7fd fed0 	bl	8004474 <HAL_GetTick>
 80066d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066d6:	e00a      	b.n	80066ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066d8:	f7fd fecc 	bl	8004474 <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e04f      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066ee:	4b2b      	ldr	r3, [pc, #172]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 020c 	and.w	r2, r3, #12
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d1eb      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006700:	4b25      	ldr	r3, [pc, #148]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0307 	and.w	r3, r3, #7
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	429a      	cmp	r2, r3
 800670c:	d20c      	bcs.n	8006728 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800670e:	4b22      	ldr	r3, [pc, #136]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006716:	4b20      	ldr	r3, [pc, #128]	@ (8006798 <HAL_RCC_ClockConfig+0x1b8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0307 	and.w	r3, r3, #7
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d001      	beq.n	8006728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e032      	b.n	800678e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0304 	and.w	r3, r3, #4
 8006730:	2b00      	cmp	r3, #0
 8006732:	d008      	beq.n	8006746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006734:	4b19      	ldr	r3, [pc, #100]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	4916      	ldr	r1, [pc, #88]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006742:	4313      	orrs	r3, r2
 8006744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b00      	cmp	r3, #0
 8006750:	d009      	beq.n	8006766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006752:	4b12      	ldr	r3, [pc, #72]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	490e      	ldr	r1, [pc, #56]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 8006762:	4313      	orrs	r3, r2
 8006764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006766:	f000 f821 	bl	80067ac <HAL_RCC_GetSysClockFreq>
 800676a:	4602      	mov	r2, r0
 800676c:	4b0b      	ldr	r3, [pc, #44]	@ (800679c <HAL_RCC_ClockConfig+0x1bc>)
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	091b      	lsrs	r3, r3, #4
 8006772:	f003 030f 	and.w	r3, r3, #15
 8006776:	490a      	ldr	r1, [pc, #40]	@ (80067a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006778:	5ccb      	ldrb	r3, [r1, r3]
 800677a:	fa22 f303 	lsr.w	r3, r2, r3
 800677e:	4a09      	ldr	r2, [pc, #36]	@ (80067a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006782:	4b09      	ldr	r3, [pc, #36]	@ (80067a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4618      	mov	r0, r3
 8006788:	f7fd fe30 	bl	80043ec <HAL_InitTick>

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40023c00 	.word	0x40023c00
 800679c:	40023800 	.word	0x40023800
 80067a0:	08010e20 	.word	0x08010e20
 80067a4:	20000004 	.word	0x20000004
 80067a8:	20000008 	.word	0x20000008

080067ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067b0:	b090      	sub	sp, #64	@ 0x40
 80067b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067b4:	2300      	movs	r3, #0
 80067b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80067b8:	2300      	movs	r3, #0
 80067ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067bc:	2300      	movs	r3, #0
 80067be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80067c0:	2300      	movs	r3, #0
 80067c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067c4:	4b59      	ldr	r3, [pc, #356]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f003 030c 	and.w	r3, r3, #12
 80067cc:	2b08      	cmp	r3, #8
 80067ce:	d00d      	beq.n	80067ec <HAL_RCC_GetSysClockFreq+0x40>
 80067d0:	2b08      	cmp	r3, #8
 80067d2:	f200 80a1 	bhi.w	8006918 <HAL_RCC_GetSysClockFreq+0x16c>
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d002      	beq.n	80067e0 <HAL_RCC_GetSysClockFreq+0x34>
 80067da:	2b04      	cmp	r3, #4
 80067dc:	d003      	beq.n	80067e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80067de:	e09b      	b.n	8006918 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067e0:	4b53      	ldr	r3, [pc, #332]	@ (8006930 <HAL_RCC_GetSysClockFreq+0x184>)
 80067e2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80067e4:	e09b      	b.n	800691e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067e6:	4b53      	ldr	r3, [pc, #332]	@ (8006934 <HAL_RCC_GetSysClockFreq+0x188>)
 80067e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067ea:	e098      	b.n	800691e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067ec:	4b4f      	ldr	r3, [pc, #316]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067f6:	4b4d      	ldr	r3, [pc, #308]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d028      	beq.n	8006854 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006802:	4b4a      	ldr	r3, [pc, #296]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	099b      	lsrs	r3, r3, #6
 8006808:	2200      	movs	r2, #0
 800680a:	623b      	str	r3, [r7, #32]
 800680c:	627a      	str	r2, [r7, #36]	@ 0x24
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006814:	2100      	movs	r1, #0
 8006816:	4b47      	ldr	r3, [pc, #284]	@ (8006934 <HAL_RCC_GetSysClockFreq+0x188>)
 8006818:	fb03 f201 	mul.w	r2, r3, r1
 800681c:	2300      	movs	r3, #0
 800681e:	fb00 f303 	mul.w	r3, r0, r3
 8006822:	4413      	add	r3, r2
 8006824:	4a43      	ldr	r2, [pc, #268]	@ (8006934 <HAL_RCC_GetSysClockFreq+0x188>)
 8006826:	fba0 1202 	umull	r1, r2, r0, r2
 800682a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800682c:	460a      	mov	r2, r1
 800682e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006832:	4413      	add	r3, r2
 8006834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006838:	2200      	movs	r2, #0
 800683a:	61bb      	str	r3, [r7, #24]
 800683c:	61fa      	str	r2, [r7, #28]
 800683e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006842:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006846:	f7fa fa07 	bl	8000c58 <__aeabi_uldivmod>
 800684a:	4602      	mov	r2, r0
 800684c:	460b      	mov	r3, r1
 800684e:	4613      	mov	r3, r2
 8006850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006852:	e053      	b.n	80068fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006854:	4b35      	ldr	r3, [pc, #212]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	099b      	lsrs	r3, r3, #6
 800685a:	2200      	movs	r2, #0
 800685c:	613b      	str	r3, [r7, #16]
 800685e:	617a      	str	r2, [r7, #20]
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006866:	f04f 0b00 	mov.w	fp, #0
 800686a:	4652      	mov	r2, sl
 800686c:	465b      	mov	r3, fp
 800686e:	f04f 0000 	mov.w	r0, #0
 8006872:	f04f 0100 	mov.w	r1, #0
 8006876:	0159      	lsls	r1, r3, #5
 8006878:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800687c:	0150      	lsls	r0, r2, #5
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	ebb2 080a 	subs.w	r8, r2, sl
 8006886:	eb63 090b 	sbc.w	r9, r3, fp
 800688a:	f04f 0200 	mov.w	r2, #0
 800688e:	f04f 0300 	mov.w	r3, #0
 8006892:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006896:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800689a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800689e:	ebb2 0408 	subs.w	r4, r2, r8
 80068a2:	eb63 0509 	sbc.w	r5, r3, r9
 80068a6:	f04f 0200 	mov.w	r2, #0
 80068aa:	f04f 0300 	mov.w	r3, #0
 80068ae:	00eb      	lsls	r3, r5, #3
 80068b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068b4:	00e2      	lsls	r2, r4, #3
 80068b6:	4614      	mov	r4, r2
 80068b8:	461d      	mov	r5, r3
 80068ba:	eb14 030a 	adds.w	r3, r4, sl
 80068be:	603b      	str	r3, [r7, #0]
 80068c0:	eb45 030b 	adc.w	r3, r5, fp
 80068c4:	607b      	str	r3, [r7, #4]
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	f04f 0300 	mov.w	r3, #0
 80068ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068d2:	4629      	mov	r1, r5
 80068d4:	028b      	lsls	r3, r1, #10
 80068d6:	4621      	mov	r1, r4
 80068d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068dc:	4621      	mov	r1, r4
 80068de:	028a      	lsls	r2, r1, #10
 80068e0:	4610      	mov	r0, r2
 80068e2:	4619      	mov	r1, r3
 80068e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e6:	2200      	movs	r2, #0
 80068e8:	60bb      	str	r3, [r7, #8]
 80068ea:	60fa      	str	r2, [r7, #12]
 80068ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068f0:	f7fa f9b2 	bl	8000c58 <__aeabi_uldivmod>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	4613      	mov	r3, r2
 80068fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80068fc:	4b0b      	ldr	r3, [pc, #44]	@ (800692c <HAL_RCC_GetSysClockFreq+0x180>)
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	0c1b      	lsrs	r3, r3, #16
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	3301      	adds	r3, #1
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800690c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	fbb2 f3f3 	udiv	r3, r2, r3
 8006914:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006916:	e002      	b.n	800691e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006918:	4b05      	ldr	r3, [pc, #20]	@ (8006930 <HAL_RCC_GetSysClockFreq+0x184>)
 800691a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800691c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800691e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006920:	4618      	mov	r0, r3
 8006922:	3740      	adds	r7, #64	@ 0x40
 8006924:	46bd      	mov	sp, r7
 8006926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800692a:	bf00      	nop
 800692c:	40023800 	.word	0x40023800
 8006930:	00f42400 	.word	0x00f42400
 8006934:	017d7840 	.word	0x017d7840

08006938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006938:	b480      	push	{r7}
 800693a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800693c:	4b03      	ldr	r3, [pc, #12]	@ (800694c <HAL_RCC_GetHCLKFreq+0x14>)
 800693e:	681b      	ldr	r3, [r3, #0]
}
 8006940:	4618      	mov	r0, r3
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	20000004 	.word	0x20000004

08006950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006954:	f7ff fff0 	bl	8006938 <HAL_RCC_GetHCLKFreq>
 8006958:	4602      	mov	r2, r0
 800695a:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	0a9b      	lsrs	r3, r3, #10
 8006960:	f003 0307 	and.w	r3, r3, #7
 8006964:	4903      	ldr	r1, [pc, #12]	@ (8006974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006966:	5ccb      	ldrb	r3, [r1, r3]
 8006968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800696c:	4618      	mov	r0, r3
 800696e:	bd80      	pop	{r7, pc}
 8006970:	40023800 	.word	0x40023800
 8006974:	08010e30 	.word	0x08010e30

08006978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800697c:	f7ff ffdc 	bl	8006938 <HAL_RCC_GetHCLKFreq>
 8006980:	4602      	mov	r2, r0
 8006982:	4b05      	ldr	r3, [pc, #20]	@ (8006998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	0b5b      	lsrs	r3, r3, #13
 8006988:	f003 0307 	and.w	r3, r3, #7
 800698c:	4903      	ldr	r1, [pc, #12]	@ (800699c <HAL_RCC_GetPCLK2Freq+0x24>)
 800698e:	5ccb      	ldrb	r3, [r1, r3]
 8006990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006994:	4618      	mov	r0, r3
 8006996:	bd80      	pop	{r7, pc}
 8006998:	40023800 	.word	0x40023800
 800699c:	08010e30 	.word	0x08010e30

080069a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d101      	bne.n	80069b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e041      	b.n	8006a36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7fd f9f8 	bl	8003dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	3304      	adds	r3, #4
 80069dc:	4619      	mov	r1, r3
 80069de:	4610      	mov	r0, r2
 80069e0:	f001 fa62 	bl	8007ea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3708      	adds	r7, #8
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b082      	sub	sp, #8
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d101      	bne.n	8006a50 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e041      	b.n	8006ad4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d106      	bne.n	8006a6a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 f839 	bl	8006adc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2202      	movs	r2, #2
 8006a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	4610      	mov	r0, r2
 8006a7e:	f001 fa13 	bl	8007ea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ae4:	bf00      	nop
 8006ae6:	370c      	adds	r7, #12
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d109      	bne.n	8006b14 <HAL_TIM_PWM_Start+0x24>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	bf14      	ite	ne
 8006b0c:	2301      	movne	r3, #1
 8006b0e:	2300      	moveq	r3, #0
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	e022      	b.n	8006b5a <HAL_TIM_PWM_Start+0x6a>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d109      	bne.n	8006b2e <HAL_TIM_PWM_Start+0x3e>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	bf14      	ite	ne
 8006b26:	2301      	movne	r3, #1
 8006b28:	2300      	moveq	r3, #0
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	e015      	b.n	8006b5a <HAL_TIM_PWM_Start+0x6a>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	d109      	bne.n	8006b48 <HAL_TIM_PWM_Start+0x58>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	bf14      	ite	ne
 8006b40:	2301      	movne	r3, #1
 8006b42:	2300      	moveq	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	e008      	b.n	8006b5a <HAL_TIM_PWM_Start+0x6a>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	bf14      	ite	ne
 8006b54:	2301      	movne	r3, #1
 8006b56:	2300      	moveq	r3, #0
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d001      	beq.n	8006b62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e068      	b.n	8006c34 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d104      	bne.n	8006b72 <HAL_TIM_PWM_Start+0x82>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b70:	e013      	b.n	8006b9a <HAL_TIM_PWM_Start+0xaa>
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	2b04      	cmp	r3, #4
 8006b76:	d104      	bne.n	8006b82 <HAL_TIM_PWM_Start+0x92>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b80:	e00b      	b.n	8006b9a <HAL_TIM_PWM_Start+0xaa>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b08      	cmp	r3, #8
 8006b86:	d104      	bne.n	8006b92 <HAL_TIM_PWM_Start+0xa2>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b90:	e003      	b.n	8006b9a <HAL_TIM_PWM_Start+0xaa>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2202      	movs	r2, #2
 8006b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	6839      	ldr	r1, [r7, #0]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f001 fd50 	bl	8008648 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a23      	ldr	r2, [pc, #140]	@ (8006c3c <HAL_TIM_PWM_Start+0x14c>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d107      	bne.n	8006bc2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8006c3c <HAL_TIM_PWM_Start+0x14c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d018      	beq.n	8006bfe <HAL_TIM_PWM_Start+0x10e>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd4:	d013      	beq.n	8006bfe <HAL_TIM_PWM_Start+0x10e>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a19      	ldr	r2, [pc, #100]	@ (8006c40 <HAL_TIM_PWM_Start+0x150>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d00e      	beq.n	8006bfe <HAL_TIM_PWM_Start+0x10e>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a17      	ldr	r2, [pc, #92]	@ (8006c44 <HAL_TIM_PWM_Start+0x154>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d009      	beq.n	8006bfe <HAL_TIM_PWM_Start+0x10e>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a16      	ldr	r2, [pc, #88]	@ (8006c48 <HAL_TIM_PWM_Start+0x158>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d004      	beq.n	8006bfe <HAL_TIM_PWM_Start+0x10e>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a14      	ldr	r2, [pc, #80]	@ (8006c4c <HAL_TIM_PWM_Start+0x15c>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d111      	bne.n	8006c22 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f003 0307 	and.w	r3, r3, #7
 8006c08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2b06      	cmp	r3, #6
 8006c0e:	d010      	beq.n	8006c32 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f042 0201 	orr.w	r2, r2, #1
 8006c1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c20:	e007      	b.n	8006c32 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0201 	orr.w	r2, r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	40010000 	.word	0x40010000
 8006c40:	40000400 	.word	0x40000400
 8006c44:	40000800 	.word	0x40000800
 8006c48:	40000c00 	.word	0x40000c00
 8006c4c:	40014000 	.word	0x40014000

08006c50 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	6839      	ldr	r1, [r7, #0]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f001 fcf0 	bl	8008648 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a29      	ldr	r2, [pc, #164]	@ (8006d14 <HAL_TIM_PWM_Stop+0xc4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d117      	bne.n	8006ca2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6a1a      	ldr	r2, [r3, #32]
 8006c78:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d10f      	bne.n	8006ca2 <HAL_TIM_PWM_Stop+0x52>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6a1a      	ldr	r2, [r3, #32]
 8006c88:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d107      	bne.n	8006ca2 <HAL_TIM_PWM_Stop+0x52>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ca0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	6a1a      	ldr	r2, [r3, #32]
 8006ca8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006cac:	4013      	ands	r3, r2
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10f      	bne.n	8006cd2 <HAL_TIM_PWM_Stop+0x82>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	6a1a      	ldr	r2, [r3, #32]
 8006cb8:	f240 4344 	movw	r3, #1092	@ 0x444
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d107      	bne.n	8006cd2 <HAL_TIM_PWM_Stop+0x82>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0201 	bic.w	r2, r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <HAL_TIM_PWM_Stop+0x92>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ce0:	e013      	b.n	8006d0a <HAL_TIM_PWM_Stop+0xba>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b04      	cmp	r3, #4
 8006ce6:	d104      	bne.n	8006cf2 <HAL_TIM_PWM_Stop+0xa2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cf0:	e00b      	b.n	8006d0a <HAL_TIM_PWM_Stop+0xba>
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d104      	bne.n	8006d02 <HAL_TIM_PWM_Stop+0xb2>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d00:	e003      	b.n	8006d0a <HAL_TIM_PWM_Stop+0xba>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	40010000 	.word	0x40010000

08006d18 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e041      	b.n	8006dae <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d106      	bne.n	8006d44 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f839 	bl	8006db6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	3304      	adds	r3, #4
 8006d54:	4619      	mov	r1, r3
 8006d56:	4610      	mov	r0, r2
 8006d58:	f001 f8a6 	bl	8007ea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006db6:	b480      	push	{r7}
 8006db8:	b083      	sub	sp, #12
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
	...

08006dcc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d104      	bne.n	8006dea <HAL_TIM_IC_Start_IT+0x1e>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	e013      	b.n	8006e12 <HAL_TIM_IC_Start_IT+0x46>
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b04      	cmp	r3, #4
 8006dee:	d104      	bne.n	8006dfa <HAL_TIM_IC_Start_IT+0x2e>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	e00b      	b.n	8006e12 <HAL_TIM_IC_Start_IT+0x46>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d104      	bne.n	8006e0a <HAL_TIM_IC_Start_IT+0x3e>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	e003      	b.n	8006e12 <HAL_TIM_IC_Start_IT+0x46>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d104      	bne.n	8006e24 <HAL_TIM_IC_Start_IT+0x58>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	e013      	b.n	8006e4c <HAL_TIM_IC_Start_IT+0x80>
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d104      	bne.n	8006e34 <HAL_TIM_IC_Start_IT+0x68>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	e00b      	b.n	8006e4c <HAL_TIM_IC_Start_IT+0x80>
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	d104      	bne.n	8006e44 <HAL_TIM_IC_Start_IT+0x78>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	e003      	b.n	8006e4c <HAL_TIM_IC_Start_IT+0x80>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e4e:	7bbb      	ldrb	r3, [r7, #14]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d102      	bne.n	8006e5a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e54:	7b7b      	ldrb	r3, [r7, #13]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d001      	beq.n	8006e5e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e0c2      	b.n	8006fe4 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d104      	bne.n	8006e6e <HAL_TIM_IC_Start_IT+0xa2>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2202      	movs	r2, #2
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e6c:	e013      	b.n	8006e96 <HAL_TIM_IC_Start_IT+0xca>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	d104      	bne.n	8006e7e <HAL_TIM_IC_Start_IT+0xb2>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e7c:	e00b      	b.n	8006e96 <HAL_TIM_IC_Start_IT+0xca>
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	2b08      	cmp	r3, #8
 8006e82:	d104      	bne.n	8006e8e <HAL_TIM_IC_Start_IT+0xc2>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e8c:	e003      	b.n	8006e96 <HAL_TIM_IC_Start_IT+0xca>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2202      	movs	r2, #2
 8006e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d104      	bne.n	8006ea6 <HAL_TIM_IC_Start_IT+0xda>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ea4:	e013      	b.n	8006ece <HAL_TIM_IC_Start_IT+0x102>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d104      	bne.n	8006eb6 <HAL_TIM_IC_Start_IT+0xea>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006eb4:	e00b      	b.n	8006ece <HAL_TIM_IC_Start_IT+0x102>
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	2b08      	cmp	r3, #8
 8006eba:	d104      	bne.n	8006ec6 <HAL_TIM_IC_Start_IT+0xfa>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2202      	movs	r2, #2
 8006ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ec4:	e003      	b.n	8006ece <HAL_TIM_IC_Start_IT+0x102>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2202      	movs	r2, #2
 8006eca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b0c      	cmp	r3, #12
 8006ed2:	d841      	bhi.n	8006f58 <HAL_TIM_IC_Start_IT+0x18c>
 8006ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8006edc <HAL_TIM_IC_Start_IT+0x110>)
 8006ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eda:	bf00      	nop
 8006edc:	08006f11 	.word	0x08006f11
 8006ee0:	08006f59 	.word	0x08006f59
 8006ee4:	08006f59 	.word	0x08006f59
 8006ee8:	08006f59 	.word	0x08006f59
 8006eec:	08006f23 	.word	0x08006f23
 8006ef0:	08006f59 	.word	0x08006f59
 8006ef4:	08006f59 	.word	0x08006f59
 8006ef8:	08006f59 	.word	0x08006f59
 8006efc:	08006f35 	.word	0x08006f35
 8006f00:	08006f59 	.word	0x08006f59
 8006f04:	08006f59 	.word	0x08006f59
 8006f08:	08006f59 	.word	0x08006f59
 8006f0c:	08006f47 	.word	0x08006f47
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f042 0202 	orr.w	r2, r2, #2
 8006f1e:	60da      	str	r2, [r3, #12]
      break;
 8006f20:	e01d      	b.n	8006f5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68da      	ldr	r2, [r3, #12]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f042 0204 	orr.w	r2, r2, #4
 8006f30:	60da      	str	r2, [r3, #12]
      break;
 8006f32:	e014      	b.n	8006f5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0208 	orr.w	r2, r2, #8
 8006f42:	60da      	str	r2, [r3, #12]
      break;
 8006f44:	e00b      	b.n	8006f5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68da      	ldr	r2, [r3, #12]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f042 0210 	orr.w	r2, r2, #16
 8006f54:	60da      	str	r2, [r3, #12]
      break;
 8006f56:	e002      	b.n	8006f5e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d13e      	bne.n	8006fe2 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f001 fb6b 	bl	8008648 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a1d      	ldr	r2, [pc, #116]	@ (8006fec <HAL_TIM_IC_Start_IT+0x220>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d018      	beq.n	8006fae <HAL_TIM_IC_Start_IT+0x1e2>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f84:	d013      	beq.n	8006fae <HAL_TIM_IC_Start_IT+0x1e2>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a19      	ldr	r2, [pc, #100]	@ (8006ff0 <HAL_TIM_IC_Start_IT+0x224>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00e      	beq.n	8006fae <HAL_TIM_IC_Start_IT+0x1e2>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <HAL_TIM_IC_Start_IT+0x228>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d009      	beq.n	8006fae <HAL_TIM_IC_Start_IT+0x1e2>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ff8 <HAL_TIM_IC_Start_IT+0x22c>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d004      	beq.n	8006fae <HAL_TIM_IC_Start_IT+0x1e2>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a14      	ldr	r2, [pc, #80]	@ (8006ffc <HAL_TIM_IC_Start_IT+0x230>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d111      	bne.n	8006fd2 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f003 0307 	and.w	r3, r3, #7
 8006fb8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2b06      	cmp	r3, #6
 8006fbe:	d010      	beq.n	8006fe2 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f042 0201 	orr.w	r2, r2, #1
 8006fce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd0:	e007      	b.n	8006fe2 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f042 0201 	orr.w	r2, r2, #1
 8006fe0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40000400 	.word	0x40000400
 8006ff4:	40000800 	.word	0x40000800
 8006ff8:	40000c00 	.word	0x40000c00
 8006ffc:	40014000 	.word	0x40014000

08007000 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800700a:	2300      	movs	r3, #0
 800700c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b0c      	cmp	r3, #12
 8007012:	d841      	bhi.n	8007098 <HAL_TIM_IC_Stop_IT+0x98>
 8007014:	a201      	add	r2, pc, #4	@ (adr r2, 800701c <HAL_TIM_IC_Stop_IT+0x1c>)
 8007016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701a:	bf00      	nop
 800701c:	08007051 	.word	0x08007051
 8007020:	08007099 	.word	0x08007099
 8007024:	08007099 	.word	0x08007099
 8007028:	08007099 	.word	0x08007099
 800702c:	08007063 	.word	0x08007063
 8007030:	08007099 	.word	0x08007099
 8007034:	08007099 	.word	0x08007099
 8007038:	08007099 	.word	0x08007099
 800703c:	08007075 	.word	0x08007075
 8007040:	08007099 	.word	0x08007099
 8007044:	08007099 	.word	0x08007099
 8007048:	08007099 	.word	0x08007099
 800704c:	08007087 	.word	0x08007087
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68da      	ldr	r2, [r3, #12]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 0202 	bic.w	r2, r2, #2
 800705e:	60da      	str	r2, [r3, #12]
      break;
 8007060:	e01d      	b.n	800709e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68da      	ldr	r2, [r3, #12]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 0204 	bic.w	r2, r2, #4
 8007070:	60da      	str	r2, [r3, #12]
      break;
 8007072:	e014      	b.n	800709e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0208 	bic.w	r2, r2, #8
 8007082:	60da      	str	r2, [r3, #12]
      break;
 8007084:	e00b      	b.n	800709e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68da      	ldr	r2, [r3, #12]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 0210 	bic.w	r2, r2, #16
 8007094:	60da      	str	r2, [r3, #12]
      break;
 8007096:	e002      	b.n	800709e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	73fb      	strb	r3, [r7, #15]
      break;
 800709c:	bf00      	nop
  }

  if (status == HAL_OK)
 800709e:	7bfb      	ldrb	r3, [r7, #15]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d156      	bne.n	8007152 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2200      	movs	r2, #0
 80070aa:	6839      	ldr	r1, [r7, #0]
 80070ac:	4618      	mov	r0, r3
 80070ae:	f001 facb 	bl	8008648 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6a1a      	ldr	r2, [r3, #32]
 80070b8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80070bc:	4013      	ands	r3, r2
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d10f      	bne.n	80070e2 <HAL_TIM_IC_Stop_IT+0xe2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	6a1a      	ldr	r2, [r3, #32]
 80070c8:	f240 4344 	movw	r3, #1092	@ 0x444
 80070cc:	4013      	ands	r3, r2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d107      	bne.n	80070e2 <HAL_TIM_IC_Stop_IT+0xe2>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 0201 	bic.w	r2, r2, #1
 80070e0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_IC_Stop_IT+0xf2>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070f0:	e013      	b.n	800711a <HAL_TIM_IC_Stop_IT+0x11a>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b04      	cmp	r3, #4
 80070f6:	d104      	bne.n	8007102 <HAL_TIM_IC_Stop_IT+0x102>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007100:	e00b      	b.n	800711a <HAL_TIM_IC_Stop_IT+0x11a>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b08      	cmp	r3, #8
 8007106:	d104      	bne.n	8007112 <HAL_TIM_IC_Stop_IT+0x112>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007110:	e003      	b.n	800711a <HAL_TIM_IC_Stop_IT+0x11a>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d104      	bne.n	800712a <HAL_TIM_IC_Stop_IT+0x12a>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007128:	e013      	b.n	8007152 <HAL_TIM_IC_Stop_IT+0x152>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b04      	cmp	r3, #4
 800712e:	d104      	bne.n	800713a <HAL_TIM_IC_Stop_IT+0x13a>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007138:	e00b      	b.n	8007152 <HAL_TIM_IC_Stop_IT+0x152>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b08      	cmp	r3, #8
 800713e:	d104      	bne.n	800714a <HAL_TIM_IC_Stop_IT+0x14a>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007148:	e003      	b.n	8007152 <HAL_TIM_IC_Stop_IT+0x152>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8007152:	7bfb      	ldrb	r3, [r7, #15]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e097      	b.n	80072a0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	d106      	bne.n	800718a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7fc feab 	bl	8003ee0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2202      	movs	r2, #2
 800718e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	6812      	ldr	r2, [r2, #0]
 800719c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071a0:	f023 0307 	bic.w	r3, r3, #7
 80071a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	3304      	adds	r3, #4
 80071ae:	4619      	mov	r1, r3
 80071b0:	4610      	mov	r0, r2
 80071b2:	f000 fe79 	bl	8007ea8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071de:	f023 0303 	bic.w	r3, r3, #3
 80071e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	689a      	ldr	r2, [r3, #8]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	021b      	lsls	r3, r3, #8
 80071ee:	4313      	orrs	r3, r2
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80071fc:	f023 030c 	bic.w	r3, r3, #12
 8007200:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007208:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800720c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	68da      	ldr	r2, [r3, #12]
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	021b      	lsls	r3, r3, #8
 8007218:	4313      	orrs	r3, r2
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	4313      	orrs	r3, r2
 800721e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	011a      	lsls	r2, r3, #4
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	031b      	lsls	r3, r3, #12
 800722c:	4313      	orrs	r3, r2
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	4313      	orrs	r3, r2
 8007232:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800723a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007242:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	4313      	orrs	r3, r2
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4313      	orrs	r3, r2
 8007254:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3718      	adds	r7, #24
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80072c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80072d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d110      	bne.n	80072fa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d102      	bne.n	80072e4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80072de:	7b7b      	ldrb	r3, [r7, #13]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d001      	beq.n	80072e8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e069      	b.n	80073bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2202      	movs	r2, #2
 80072ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2202      	movs	r2, #2
 80072f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072f8:	e031      	b.n	800735e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b04      	cmp	r3, #4
 80072fe:	d110      	bne.n	8007322 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d102      	bne.n	800730c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007306:	7b3b      	ldrb	r3, [r7, #12]
 8007308:	2b01      	cmp	r3, #1
 800730a:	d001      	beq.n	8007310 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e055      	b.n	80073bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2202      	movs	r2, #2
 800731c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007320:	e01d      	b.n	800735e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007322:	7bfb      	ldrb	r3, [r7, #15]
 8007324:	2b01      	cmp	r3, #1
 8007326:	d108      	bne.n	800733a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007328:	7bbb      	ldrb	r3, [r7, #14]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d105      	bne.n	800733a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800732e:	7b7b      	ldrb	r3, [r7, #13]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d102      	bne.n	800733a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007334:	7b3b      	ldrb	r3, [r7, #12]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d001      	beq.n	800733e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e03e      	b.n	80073bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2202      	movs	r2, #2
 8007342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2202      	movs	r2, #2
 800734a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2202      	movs	r2, #2
 8007352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2202      	movs	r2, #2
 800735a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d003      	beq.n	800736c <HAL_TIM_Encoder_Start+0xc4>
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	2b04      	cmp	r3, #4
 8007368:	d008      	beq.n	800737c <HAL_TIM_Encoder_Start+0xd4>
 800736a:	e00f      	b.n	800738c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2201      	movs	r2, #1
 8007372:	2100      	movs	r1, #0
 8007374:	4618      	mov	r0, r3
 8007376:	f001 f967 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 800737a:	e016      	b.n	80073aa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2201      	movs	r2, #1
 8007382:	2104      	movs	r1, #4
 8007384:	4618      	mov	r0, r3
 8007386:	f001 f95f 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 800738a:	e00e      	b.n	80073aa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2201      	movs	r2, #1
 8007392:	2100      	movs	r1, #0
 8007394:	4618      	mov	r0, r3
 8007396:	f001 f957 	bl	8008648 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2201      	movs	r2, #1
 80073a0:	2104      	movs	r1, #4
 80073a2:	4618      	mov	r0, r3
 80073a4:	f001 f950 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 80073a8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f042 0201 	orr.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d003      	beq.n	80073dc <HAL_TIM_Encoder_Stop+0x18>
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	2b04      	cmp	r3, #4
 80073d8:	d008      	beq.n	80073ec <HAL_TIM_Encoder_Stop+0x28>
 80073da:	e00f      	b.n	80073fc <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2200      	movs	r2, #0
 80073e2:	2100      	movs	r1, #0
 80073e4:	4618      	mov	r0, r3
 80073e6:	f001 f92f 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 80073ea:	e016      	b.n	800741a <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2200      	movs	r2, #0
 80073f2:	2104      	movs	r1, #4
 80073f4:	4618      	mov	r0, r3
 80073f6:	f001 f927 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 80073fa:	e00e      	b.n	800741a <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2200      	movs	r2, #0
 8007402:	2100      	movs	r1, #0
 8007404:	4618      	mov	r0, r3
 8007406:	f001 f91f 	bl	8008648 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2200      	movs	r2, #0
 8007410:	2104      	movs	r1, #4
 8007412:	4618      	mov	r0, r3
 8007414:	f001 f918 	bl	8008648 <TIM_CCxChannelCmd>
      break;
 8007418:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6a1a      	ldr	r2, [r3, #32]
 8007420:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007424:	4013      	ands	r3, r2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d10f      	bne.n	800744a <HAL_TIM_Encoder_Stop+0x86>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	6a1a      	ldr	r2, [r3, #32]
 8007430:	f240 4344 	movw	r3, #1092	@ 0x444
 8007434:	4013      	ands	r3, r2
 8007436:	2b00      	cmp	r3, #0
 8007438:	d107      	bne.n	800744a <HAL_TIM_Encoder_Stop+0x86>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0201 	bic.w	r2, r2, #1
 8007448:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <HAL_TIM_Encoder_Stop+0x92>
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	2b04      	cmp	r3, #4
 8007454:	d138      	bne.n	80074c8 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d104      	bne.n	8007466 <HAL_TIM_Encoder_Stop+0xa2>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007464:	e013      	b.n	800748e <HAL_TIM_Encoder_Stop+0xca>
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	2b04      	cmp	r3, #4
 800746a:	d104      	bne.n	8007476 <HAL_TIM_Encoder_Stop+0xb2>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007474:	e00b      	b.n	800748e <HAL_TIM_Encoder_Stop+0xca>
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	2b08      	cmp	r3, #8
 800747a:	d104      	bne.n	8007486 <HAL_TIM_Encoder_Stop+0xc2>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007484:	e003      	b.n	800748e <HAL_TIM_Encoder_Stop+0xca>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <HAL_TIM_Encoder_Stop+0xda>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800749c:	e024      	b.n	80074e8 <HAL_TIM_Encoder_Stop+0x124>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	d104      	bne.n	80074ae <HAL_TIM_Encoder_Stop+0xea>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074ac:	e01c      	b.n	80074e8 <HAL_TIM_Encoder_Stop+0x124>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d104      	bne.n	80074be <HAL_TIM_Encoder_Stop+0xfa>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074bc:	e014      	b.n	80074e8 <HAL_TIM_Encoder_Stop+0x124>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074c6:	e00f      	b.n	80074e8 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3708      	adds	r7, #8
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b084      	sub	sp, #16
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
 80074fa:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007502:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800750a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007512:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800751a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d110      	bne.n	8007544 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007522:	7bfb      	ldrb	r3, [r7, #15]
 8007524:	2b01      	cmp	r3, #1
 8007526:	d102      	bne.n	800752e <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007528:	7b7b      	ldrb	r3, [r7, #13]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d001      	beq.n	8007532 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e089      	b.n	8007646 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2202      	movs	r2, #2
 8007536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2202      	movs	r2, #2
 800753e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007542:	e031      	b.n	80075a8 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	2b04      	cmp	r3, #4
 8007548:	d110      	bne.n	800756c <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800754a:	7bbb      	ldrb	r3, [r7, #14]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d102      	bne.n	8007556 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007550:	7b3b      	ldrb	r3, [r7, #12]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d001      	beq.n	800755a <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e075      	b.n	8007646 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2202      	movs	r2, #2
 800755e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2202      	movs	r2, #2
 8007566:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800756a:	e01d      	b.n	80075a8 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800756c:	7bfb      	ldrb	r3, [r7, #15]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d108      	bne.n	8007584 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007572:	7bbb      	ldrb	r3, [r7, #14]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d105      	bne.n	8007584 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007578:	7b7b      	ldrb	r3, [r7, #13]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d102      	bne.n	8007584 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800757e:	7b3b      	ldrb	r3, [r7, #12]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d001      	beq.n	8007588 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e05e      	b.n	8007646 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2202      	movs	r2, #2
 800759c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2202      	movs	r2, #2
 80075a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d003      	beq.n	80075b6 <HAL_TIM_Encoder_Start_IT+0xc4>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d010      	beq.n	80075d6 <HAL_TIM_Encoder_Start_IT+0xe4>
 80075b4:	e01f      	b.n	80075f6 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2201      	movs	r2, #1
 80075bc:	2100      	movs	r1, #0
 80075be:	4618      	mov	r0, r3
 80075c0:	f001 f842 	bl	8008648 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68da      	ldr	r2, [r3, #12]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f042 0202 	orr.w	r2, r2, #2
 80075d2:	60da      	str	r2, [r3, #12]
      break;
 80075d4:	e02e      	b.n	8007634 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2201      	movs	r2, #1
 80075dc:	2104      	movs	r1, #4
 80075de:	4618      	mov	r0, r3
 80075e0:	f001 f832 	bl	8008648 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f042 0204 	orr.w	r2, r2, #4
 80075f2:	60da      	str	r2, [r3, #12]
      break;
 80075f4:	e01e      	b.n	8007634 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2201      	movs	r2, #1
 80075fc:	2100      	movs	r1, #0
 80075fe:	4618      	mov	r0, r3
 8007600:	f001 f822 	bl	8008648 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2201      	movs	r2, #1
 800760a:	2104      	movs	r1, #4
 800760c:	4618      	mov	r0, r3
 800760e:	f001 f81b 	bl	8008648 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68da      	ldr	r2, [r3, #12]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f042 0202 	orr.w	r2, r2, #2
 8007620:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68da      	ldr	r2, [r3, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f042 0204 	orr.w	r2, r2, #4
 8007630:	60da      	str	r2, [r3, #12]
      break;
 8007632:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f042 0201 	orr.w	r2, r2, #1
 8007642:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b082      	sub	sp, #8
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
 8007656:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10f      	bne.n	800767e <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2200      	movs	r2, #0
 8007664:	2100      	movs	r1, #0
 8007666:	4618      	mov	r0, r3
 8007668:	f000 ffee 	bl	8008648 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68da      	ldr	r2, [r3, #12]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f022 0202 	bic.w	r2, r2, #2
 800767a:	60da      	str	r2, [r3, #12]
 800767c:	e030      	b.n	80076e0 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	2b04      	cmp	r3, #4
 8007682:	d10f      	bne.n	80076a4 <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2200      	movs	r2, #0
 800768a:	2104      	movs	r1, #4
 800768c:	4618      	mov	r0, r3
 800768e:	f000 ffdb 	bl	8008648 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68da      	ldr	r2, [r3, #12]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 0204 	bic.w	r2, r2, #4
 80076a0:	60da      	str	r2, [r3, #12]
 80076a2:	e01d      	b.n	80076e0 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2200      	movs	r2, #0
 80076aa:	2100      	movs	r1, #0
 80076ac:	4618      	mov	r0, r3
 80076ae:	f000 ffcb 	bl	8008648 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2200      	movs	r2, #0
 80076b8:	2104      	movs	r1, #4
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 ffc4 	bl	8008648 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68da      	ldr	r2, [r3, #12]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f022 0202 	bic.w	r2, r2, #2
 80076ce:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68da      	ldr	r2, [r3, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 0204 	bic.w	r2, r2, #4
 80076de:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6a1a      	ldr	r2, [r3, #32]
 80076e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80076ea:	4013      	ands	r3, r2
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d10f      	bne.n	8007710 <HAL_TIM_Encoder_Stop_IT+0xc2>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	6a1a      	ldr	r2, [r3, #32]
 80076f6:	f240 4344 	movw	r3, #1092	@ 0x444
 80076fa:	4013      	ands	r3, r2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d107      	bne.n	8007710 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 0201 	bic.w	r2, r2, #1
 800770e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d002      	beq.n	800771c <HAL_TIM_Encoder_Stop_IT+0xce>
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	2b04      	cmp	r3, #4
 800771a:	d138      	bne.n	800778e <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d104      	bne.n	800772c <HAL_TIM_Encoder_Stop_IT+0xde>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800772a:	e013      	b.n	8007754 <HAL_TIM_Encoder_Stop_IT+0x106>
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2b04      	cmp	r3, #4
 8007730:	d104      	bne.n	800773c <HAL_TIM_Encoder_Stop_IT+0xee>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800773a:	e00b      	b.n	8007754 <HAL_TIM_Encoder_Stop_IT+0x106>
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b08      	cmp	r3, #8
 8007740:	d104      	bne.n	800774c <HAL_TIM_Encoder_Stop_IT+0xfe>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800774a:	e003      	b.n	8007754 <HAL_TIM_Encoder_Stop_IT+0x106>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d104      	bne.n	8007764 <HAL_TIM_Encoder_Stop_IT+0x116>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007762:	e024      	b.n	80077ae <HAL_TIM_Encoder_Stop_IT+0x160>
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	2b04      	cmp	r3, #4
 8007768:	d104      	bne.n	8007774 <HAL_TIM_Encoder_Stop_IT+0x126>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007772:	e01c      	b.n	80077ae <HAL_TIM_Encoder_Stop_IT+0x160>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	2b08      	cmp	r3, #8
 8007778:	d104      	bne.n	8007784 <HAL_TIM_Encoder_Stop_IT+0x136>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007782:	e014      	b.n	80077ae <HAL_TIM_Encoder_Stop_IT+0x160>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800778c:	e00f      	b.n	80077ae <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 80077ae:	2300      	movs	r3, #0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3708      	adds	r7, #8
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	f003 0302 	and.w	r3, r3, #2
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d020      	beq.n	800781c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f003 0302 	and.w	r3, r3, #2
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d01b      	beq.n	800781c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f06f 0202 	mvn.w	r2, #2
 80077ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2201      	movs	r2, #1
 80077f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	f003 0303 	and.w	r3, r3, #3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7fb fa52 	bl	8002cac <HAL_TIM_IC_CaptureCallback>
 8007808:	e005      	b.n	8007816 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fb2e 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 fb35 	bl	8007e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f003 0304 	and.w	r3, r3, #4
 8007822:	2b00      	cmp	r3, #0
 8007824:	d020      	beq.n	8007868 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f003 0304 	and.w	r3, r3, #4
 800782c:	2b00      	cmp	r3, #0
 800782e:	d01b      	beq.n	8007868 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f06f 0204 	mvn.w	r2, #4
 8007838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2202      	movs	r2, #2
 800783e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800784a:	2b00      	cmp	r3, #0
 800784c:	d003      	beq.n	8007856 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f7fb fa2c 	bl	8002cac <HAL_TIM_IC_CaptureCallback>
 8007854:	e005      	b.n	8007862 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 fb08 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fb0f 	bl	8007e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	f003 0308 	and.w	r3, r3, #8
 800786e:	2b00      	cmp	r3, #0
 8007870:	d020      	beq.n	80078b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f003 0308 	and.w	r3, r3, #8
 8007878:	2b00      	cmp	r3, #0
 800787a:	d01b      	beq.n	80078b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f06f 0208 	mvn.w	r2, #8
 8007884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2204      	movs	r2, #4
 800788a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	69db      	ldr	r3, [r3, #28]
 8007892:	f003 0303 	and.w	r3, r3, #3
 8007896:	2b00      	cmp	r3, #0
 8007898:	d003      	beq.n	80078a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7fb fa06 	bl	8002cac <HAL_TIM_IC_CaptureCallback>
 80078a0:	e005      	b.n	80078ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fae2 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fae9 	bl	8007e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	f003 0310 	and.w	r3, r3, #16
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d020      	beq.n	8007900 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f003 0310 	and.w	r3, r3, #16
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d01b      	beq.n	8007900 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f06f 0210 	mvn.w	r2, #16
 80078d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2208      	movs	r2, #8
 80078d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f7fb f9e0 	bl	8002cac <HAL_TIM_IC_CaptureCallback>
 80078ec:	e005      	b.n	80078fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fabc 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fac3 	bl	8007e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00c      	beq.n	8007924 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	2b00      	cmp	r3, #0
 8007912:	d007      	beq.n	8007924 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f06f 0201 	mvn.w	r2, #1
 800791c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f7fb f9f6 	bl	8002d10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00c      	beq.n	8007948 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007934:	2b00      	cmp	r3, #0
 8007936:	d007      	beq.n	8007948 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 ff1e 	bl	8008784 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00c      	beq.n	800796c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007958:	2b00      	cmp	r3, #0
 800795a:	d007      	beq.n	800796c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 fa94 	bl	8007e94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f003 0320 	and.w	r3, r3, #32
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00c      	beq.n	8007990 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f003 0320 	and.w	r3, r3, #32
 800797c:	2b00      	cmp	r3, #0
 800797e:	d007      	beq.n	8007990 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0220 	mvn.w	r2, #32
 8007988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 fef0 	bl	8008770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007990:	bf00      	nop
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079a4:	2300      	movs	r3, #0
 80079a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d101      	bne.n	80079b6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80079b2:	2302      	movs	r3, #2
 80079b4:	e088      	b.n	8007ac8 <HAL_TIM_IC_ConfigChannel+0x130>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d11b      	bne.n	80079fc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80079d4:	f000 fc80 	bl	80082d8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	699a      	ldr	r2, [r3, #24]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f022 020c 	bic.w	r2, r2, #12
 80079e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	6999      	ldr	r1, [r3, #24]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	689a      	ldr	r2, [r3, #8]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	430a      	orrs	r2, r1
 80079f8:	619a      	str	r2, [r3, #24]
 80079fa:	e060      	b.n	8007abe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b04      	cmp	r3, #4
 8007a00:	d11c      	bne.n	8007a3c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007a12:	f000 fcf8 	bl	8008406 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	699a      	ldr	r2, [r3, #24]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007a24:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6999      	ldr	r1, [r3, #24]
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	021a      	lsls	r2, r3, #8
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	619a      	str	r2, [r3, #24]
 8007a3a:	e040      	b.n	8007abe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b08      	cmp	r3, #8
 8007a40:	d11b      	bne.n	8007a7a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007a52:	f000 fd45 	bl	80084e0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	69da      	ldr	r2, [r3, #28]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 020c 	bic.w	r2, r2, #12
 8007a64:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	69d9      	ldr	r1, [r3, #28]
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	430a      	orrs	r2, r1
 8007a76:	61da      	str	r2, [r3, #28]
 8007a78:	e021      	b.n	8007abe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b0c      	cmp	r3, #12
 8007a7e:	d11c      	bne.n	8007aba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007a90:	f000 fd62 	bl	8008558 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	69da      	ldr	r2, [r3, #28]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007aa2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69d9      	ldr	r1, [r3, #28]
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	021a      	lsls	r2, r3, #8
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	61da      	str	r2, [r3, #28]
 8007ab8:	e001      	b.n	8007abe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007adc:	2300      	movs	r3, #0
 8007ade:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d101      	bne.n	8007aee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007aea:	2302      	movs	r3, #2
 8007aec:	e0ae      	b.n	8007c4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b0c      	cmp	r3, #12
 8007afa:	f200 809f 	bhi.w	8007c3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007afe:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b39 	.word	0x08007b39
 8007b08:	08007c3d 	.word	0x08007c3d
 8007b0c:	08007c3d 	.word	0x08007c3d
 8007b10:	08007c3d 	.word	0x08007c3d
 8007b14:	08007b79 	.word	0x08007b79
 8007b18:	08007c3d 	.word	0x08007c3d
 8007b1c:	08007c3d 	.word	0x08007c3d
 8007b20:	08007c3d 	.word	0x08007c3d
 8007b24:	08007bbb 	.word	0x08007bbb
 8007b28:	08007c3d 	.word	0x08007c3d
 8007b2c:	08007c3d 	.word	0x08007c3d
 8007b30:	08007c3d 	.word	0x08007c3d
 8007b34:	08007bfb 	.word	0x08007bfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68b9      	ldr	r1, [r7, #8]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 fa3e 	bl	8007fc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	699a      	ldr	r2, [r3, #24]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0208 	orr.w	r2, r2, #8
 8007b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699a      	ldr	r2, [r3, #24]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0204 	bic.w	r2, r2, #4
 8007b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6999      	ldr	r1, [r3, #24]
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691a      	ldr	r2, [r3, #16]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	619a      	str	r2, [r3, #24]
      break;
 8007b76:	e064      	b.n	8007c42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68b9      	ldr	r1, [r7, #8]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fa84 	bl	800808c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	699a      	ldr	r2, [r3, #24]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699a      	ldr	r2, [r3, #24]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ba2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6999      	ldr	r1, [r3, #24]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	021a      	lsls	r2, r3, #8
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	619a      	str	r2, [r3, #24]
      break;
 8007bb8:	e043      	b.n	8007c42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 facf 	bl	8008164 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69da      	ldr	r2, [r3, #28]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f042 0208 	orr.w	r2, r2, #8
 8007bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69da      	ldr	r2, [r3, #28]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 0204 	bic.w	r2, r2, #4
 8007be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69d9      	ldr	r1, [r3, #28]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	430a      	orrs	r2, r1
 8007bf6:	61da      	str	r2, [r3, #28]
      break;
 8007bf8:	e023      	b.n	8007c42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68b9      	ldr	r1, [r7, #8]
 8007c00:	4618      	mov	r0, r3
 8007c02:	f000 fb19 	bl	8008238 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69da      	ldr	r2, [r3, #28]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	69da      	ldr	r2, [r3, #28]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	69d9      	ldr	r1, [r3, #28]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	021a      	lsls	r2, r3, #8
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	61da      	str	r2, [r3, #28]
      break;
 8007c3a:	e002      	b.n	8007c42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d101      	bne.n	8007c70 <HAL_TIM_ConfigClockSource+0x1c>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	e0b4      	b.n	8007dda <HAL_TIM_ConfigClockSource+0x186>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ca8:	d03e      	beq.n	8007d28 <HAL_TIM_ConfigClockSource+0xd4>
 8007caa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cae:	f200 8087 	bhi.w	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cb6:	f000 8086 	beq.w	8007dc6 <HAL_TIM_ConfigClockSource+0x172>
 8007cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cbe:	d87f      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cc0:	2b70      	cmp	r3, #112	@ 0x70
 8007cc2:	d01a      	beq.n	8007cfa <HAL_TIM_ConfigClockSource+0xa6>
 8007cc4:	2b70      	cmp	r3, #112	@ 0x70
 8007cc6:	d87b      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cc8:	2b60      	cmp	r3, #96	@ 0x60
 8007cca:	d050      	beq.n	8007d6e <HAL_TIM_ConfigClockSource+0x11a>
 8007ccc:	2b60      	cmp	r3, #96	@ 0x60
 8007cce:	d877      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cd0:	2b50      	cmp	r3, #80	@ 0x50
 8007cd2:	d03c      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0xfa>
 8007cd4:	2b50      	cmp	r3, #80	@ 0x50
 8007cd6:	d873      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cd8:	2b40      	cmp	r3, #64	@ 0x40
 8007cda:	d058      	beq.n	8007d8e <HAL_TIM_ConfigClockSource+0x13a>
 8007cdc:	2b40      	cmp	r3, #64	@ 0x40
 8007cde:	d86f      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ce0:	2b30      	cmp	r3, #48	@ 0x30
 8007ce2:	d064      	beq.n	8007dae <HAL_TIM_ConfigClockSource+0x15a>
 8007ce4:	2b30      	cmp	r3, #48	@ 0x30
 8007ce6:	d86b      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007ce8:	2b20      	cmp	r3, #32
 8007cea:	d060      	beq.n	8007dae <HAL_TIM_ConfigClockSource+0x15a>
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d867      	bhi.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d05c      	beq.n	8007dae <HAL_TIM_ConfigClockSource+0x15a>
 8007cf4:	2b10      	cmp	r3, #16
 8007cf6:	d05a      	beq.n	8007dae <HAL_TIM_ConfigClockSource+0x15a>
 8007cf8:	e062      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d0a:	f000 fc7d 	bl	8008608 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68ba      	ldr	r2, [r7, #8]
 8007d24:	609a      	str	r2, [r3, #8]
      break;
 8007d26:	e04f      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d38:	f000 fc66 	bl	8008608 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	689a      	ldr	r2, [r3, #8]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d4a:	609a      	str	r2, [r3, #8]
      break;
 8007d4c:	e03c      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	f000 fb24 	bl	80083a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2150      	movs	r1, #80	@ 0x50
 8007d66:	4618      	mov	r0, r3
 8007d68:	f000 fc33 	bl	80085d2 <TIM_ITRx_SetConfig>
      break;
 8007d6c:	e02c      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	f000 fb80 	bl	8008480 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2160      	movs	r1, #96	@ 0x60
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fc23 	bl	80085d2 <TIM_ITRx_SetConfig>
      break;
 8007d8c:	e01c      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	f000 fb04 	bl	80083a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2140      	movs	r1, #64	@ 0x40
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 fc13 	bl	80085d2 <TIM_ITRx_SetConfig>
      break;
 8007dac:	e00c      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4619      	mov	r1, r3
 8007db8:	4610      	mov	r0, r2
 8007dba:	f000 fc0a 	bl	80085d2 <TIM_ITRx_SetConfig>
      break;
 8007dbe:	e003      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8007dc4:	e000      	b.n	8007dc8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007dc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
	...

08007de4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007dee:	2300      	movs	r3, #0
 8007df0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	2b0c      	cmp	r3, #12
 8007df6:	d831      	bhi.n	8007e5c <HAL_TIM_ReadCapturedValue+0x78>
 8007df8:	a201      	add	r2, pc, #4	@ (adr r2, 8007e00 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfe:	bf00      	nop
 8007e00:	08007e35 	.word	0x08007e35
 8007e04:	08007e5d 	.word	0x08007e5d
 8007e08:	08007e5d 	.word	0x08007e5d
 8007e0c:	08007e5d 	.word	0x08007e5d
 8007e10:	08007e3f 	.word	0x08007e3f
 8007e14:	08007e5d 	.word	0x08007e5d
 8007e18:	08007e5d 	.word	0x08007e5d
 8007e1c:	08007e5d 	.word	0x08007e5d
 8007e20:	08007e49 	.word	0x08007e49
 8007e24:	08007e5d 	.word	0x08007e5d
 8007e28:	08007e5d 	.word	0x08007e5d
 8007e2c:	08007e5d 	.word	0x08007e5d
 8007e30:	08007e53 	.word	0x08007e53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e3a:	60fb      	str	r3, [r7, #12]

      break;
 8007e3c:	e00f      	b.n	8007e5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	60fb      	str	r3, [r7, #12]

      break;
 8007e46:	e00a      	b.n	8007e5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e4e:	60fb      	str	r3, [r7, #12]

      break;
 8007e50:	e005      	b.n	8007e5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e58:	60fb      	str	r3, [r7, #12]

      break;
 8007e5a:	e000      	b.n	8007e5e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007e5c:	bf00      	nop
  }

  return tmpreg;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a3a      	ldr	r2, [pc, #232]	@ (8007fa4 <TIM_Base_SetConfig+0xfc>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00f      	beq.n	8007ee0 <TIM_Base_SetConfig+0x38>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ec6:	d00b      	beq.n	8007ee0 <TIM_Base_SetConfig+0x38>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a37      	ldr	r2, [pc, #220]	@ (8007fa8 <TIM_Base_SetConfig+0x100>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d007      	beq.n	8007ee0 <TIM_Base_SetConfig+0x38>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a36      	ldr	r2, [pc, #216]	@ (8007fac <TIM_Base_SetConfig+0x104>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_Base_SetConfig+0x38>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a35      	ldr	r2, [pc, #212]	@ (8007fb0 <TIM_Base_SetConfig+0x108>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d108      	bne.n	8007ef2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8007fa4 <TIM_Base_SetConfig+0xfc>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d01b      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f00:	d017      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a28      	ldr	r2, [pc, #160]	@ (8007fa8 <TIM_Base_SetConfig+0x100>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d013      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a27      	ldr	r2, [pc, #156]	@ (8007fac <TIM_Base_SetConfig+0x104>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d00f      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a26      	ldr	r2, [pc, #152]	@ (8007fb0 <TIM_Base_SetConfig+0x108>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d00b      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a25      	ldr	r2, [pc, #148]	@ (8007fb4 <TIM_Base_SetConfig+0x10c>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d007      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a24      	ldr	r2, [pc, #144]	@ (8007fb8 <TIM_Base_SetConfig+0x110>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d003      	beq.n	8007f32 <TIM_Base_SetConfig+0x8a>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a23      	ldr	r2, [pc, #140]	@ (8007fbc <TIM_Base_SetConfig+0x114>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d108      	bne.n	8007f44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	689a      	ldr	r2, [r3, #8]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa4 <TIM_Base_SetConfig+0xfc>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d103      	bne.n	8007f78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	691a      	ldr	r2, [r3, #16]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d105      	bne.n	8007f96 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f023 0201 	bic.w	r2, r3, #1
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	611a      	str	r2, [r3, #16]
  }
}
 8007f96:	bf00      	nop
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	40010000 	.word	0x40010000
 8007fa8:	40000400 	.word	0x40000400
 8007fac:	40000800 	.word	0x40000800
 8007fb0:	40000c00 	.word	0x40000c00
 8007fb4:	40014000 	.word	0x40014000
 8007fb8:	40014400 	.word	0x40014400
 8007fbc:	40014800 	.word	0x40014800

08007fc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a1b      	ldr	r3, [r3, #32]
 8007fd4:	f023 0201 	bic.w	r2, r3, #1
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	699b      	ldr	r3, [r3, #24]
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f023 0303 	bic.w	r3, r3, #3
 8007ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f023 0302 	bic.w	r3, r3, #2
 8008008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a1c      	ldr	r2, [pc, #112]	@ (8008088 <TIM_OC1_SetConfig+0xc8>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d10c      	bne.n	8008036 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f023 0308 	bic.w	r3, r3, #8
 8008022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	4313      	orrs	r3, r2
 800802c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f023 0304 	bic.w	r3, r3, #4
 8008034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a13      	ldr	r2, [pc, #76]	@ (8008088 <TIM_OC1_SetConfig+0xc8>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d111      	bne.n	8008062 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008044:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800804c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	695b      	ldr	r3, [r3, #20]
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	4313      	orrs	r3, r2
 8008056:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4313      	orrs	r3, r2
 8008060:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	621a      	str	r2, [r3, #32]
}
 800807c:	bf00      	nop
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	40010000 	.word	0x40010000

0800808c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a1b      	ldr	r3, [r3, #32]
 80080a0:	f023 0210 	bic.w	r2, r3, #16
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	699b      	ldr	r3, [r3, #24]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	021b      	lsls	r3, r3, #8
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	f023 0320 	bic.w	r3, r3, #32
 80080d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008160 <TIM_OC2_SetConfig+0xd4>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d10d      	bne.n	8008108 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	011b      	lsls	r3, r3, #4
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008106:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a15      	ldr	r2, [pc, #84]	@ (8008160 <TIM_OC2_SetConfig+0xd4>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d113      	bne.n	8008138 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008116:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800811e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	695b      	ldr	r3, [r3, #20]
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	4313      	orrs	r3, r2
 800812a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	693a      	ldr	r2, [r7, #16]
 8008134:	4313      	orrs	r3, r2
 8008136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	693a      	ldr	r2, [r7, #16]
 800813c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	685a      	ldr	r2, [r3, #4]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	621a      	str	r2, [r3, #32]
}
 8008152:	bf00      	nop
 8008154:	371c      	adds	r7, #28
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	40010000 	.word	0x40010000

08008164 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f023 0303 	bic.w	r3, r3, #3
 800819a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80081ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	021b      	lsls	r3, r3, #8
 80081b4:	697a      	ldr	r2, [r7, #20]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a1d      	ldr	r2, [pc, #116]	@ (8008234 <TIM_OC3_SetConfig+0xd0>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d10d      	bne.n	80081de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80081c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	021b      	lsls	r3, r3, #8
 80081d0:	697a      	ldr	r2, [r7, #20]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80081dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a14      	ldr	r2, [pc, #80]	@ (8008234 <TIM_OC3_SetConfig+0xd0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d113      	bne.n	800820e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	011b      	lsls	r3, r3, #4
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	4313      	orrs	r3, r2
 8008200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	699b      	ldr	r3, [r3, #24]
 8008206:	011b      	lsls	r3, r3, #4
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	4313      	orrs	r3, r2
 800820c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	693a      	ldr	r2, [r7, #16]
 8008212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	68fa      	ldr	r2, [r7, #12]
 8008218:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	685a      	ldr	r2, [r3, #4]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	697a      	ldr	r2, [r7, #20]
 8008226:	621a      	str	r2, [r3, #32]
}
 8008228:	bf00      	nop
 800822a:	371c      	adds	r7, #28
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr
 8008234:	40010000 	.word	0x40010000

08008238 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6a1b      	ldr	r3, [r3, #32]
 800824c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	69db      	ldr	r3, [r3, #28]
 800825e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800826e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	021b      	lsls	r3, r3, #8
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	4313      	orrs	r3, r2
 800827a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008282:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	031b      	lsls	r3, r3, #12
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	4313      	orrs	r3, r2
 800828e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a10      	ldr	r2, [pc, #64]	@ (80082d4 <TIM_OC4_SetConfig+0x9c>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d109      	bne.n	80082ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800829e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	695b      	ldr	r3, [r3, #20]
 80082a4:	019b      	lsls	r3, r3, #6
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	685a      	ldr	r2, [r3, #4]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	621a      	str	r2, [r3, #32]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000

080082d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6a1b      	ldr	r3, [r3, #32]
 80082f0:	f023 0201 	bic.w	r2, r3, #1
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	699b      	ldr	r3, [r3, #24]
 80082fc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	4a24      	ldr	r2, [pc, #144]	@ (8008394 <TIM_TI1_SetConfig+0xbc>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d013      	beq.n	800832e <TIM_TI1_SetConfig+0x56>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830c:	d00f      	beq.n	800832e <TIM_TI1_SetConfig+0x56>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4a21      	ldr	r2, [pc, #132]	@ (8008398 <TIM_TI1_SetConfig+0xc0>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d00b      	beq.n	800832e <TIM_TI1_SetConfig+0x56>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4a20      	ldr	r2, [pc, #128]	@ (800839c <TIM_TI1_SetConfig+0xc4>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d007      	beq.n	800832e <TIM_TI1_SetConfig+0x56>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	4a1f      	ldr	r2, [pc, #124]	@ (80083a0 <TIM_TI1_SetConfig+0xc8>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d003      	beq.n	800832e <TIM_TI1_SetConfig+0x56>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	4a1e      	ldr	r2, [pc, #120]	@ (80083a4 <TIM_TI1_SetConfig+0xcc>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d101      	bne.n	8008332 <TIM_TI1_SetConfig+0x5a>
 800832e:	2301      	movs	r3, #1
 8008330:	e000      	b.n	8008334 <TIM_TI1_SetConfig+0x5c>
 8008332:	2300      	movs	r3, #0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d008      	beq.n	800834a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	f023 0303 	bic.w	r3, r3, #3
 800833e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4313      	orrs	r3, r2
 8008346:	617b      	str	r3, [r7, #20]
 8008348:	e003      	b.n	8008352 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	f043 0301 	orr.w	r3, r3, #1
 8008350:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008358:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	011b      	lsls	r3, r3, #4
 800835e:	b2db      	uxtb	r3, r3
 8008360:	697a      	ldr	r2, [r7, #20]
 8008362:	4313      	orrs	r3, r2
 8008364:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	f023 030a 	bic.w	r3, r3, #10
 800836c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f003 030a 	and.w	r3, r3, #10
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	4313      	orrs	r3, r2
 8008378:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	693a      	ldr	r2, [r7, #16]
 8008384:	621a      	str	r2, [r3, #32]
}
 8008386:	bf00      	nop
 8008388:	371c      	adds	r7, #28
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40010000 	.word	0x40010000
 8008398:	40000400 	.word	0x40000400
 800839c:	40000800 	.word	0x40000800
 80083a0:	40000c00 	.word	0x40000c00
 80083a4:	40014000 	.word	0x40014000

080083a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b087      	sub	sp, #28
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6a1b      	ldr	r3, [r3, #32]
 80083b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	f023 0201 	bic.w	r2, r3, #1
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	011b      	lsls	r3, r3, #4
 80083d8:	693a      	ldr	r2, [r7, #16]
 80083da:	4313      	orrs	r3, r2
 80083dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f023 030a 	bic.w	r3, r3, #10
 80083e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80083e6:	697a      	ldr	r2, [r7, #20]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	621a      	str	r2, [r3, #32]
}
 80083fa:	bf00      	nop
 80083fc:	371c      	adds	r7, #28
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr

08008406 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008406:	b480      	push	{r7}
 8008408:	b087      	sub	sp, #28
 800840a:	af00      	add	r7, sp, #0
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	607a      	str	r2, [r7, #4]
 8008412:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6a1b      	ldr	r3, [r3, #32]
 8008418:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	f023 0210 	bic.w	r2, r3, #16
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	699b      	ldr	r3, [r3, #24]
 800842a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008432:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	021b      	lsls	r3, r3, #8
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	4313      	orrs	r3, r2
 800843c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008444:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	031b      	lsls	r3, r3, #12
 800844a:	b29b      	uxth	r3, r3
 800844c:	693a      	ldr	r2, [r7, #16]
 800844e:	4313      	orrs	r3, r2
 8008450:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008458:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	011b      	lsls	r3, r3, #4
 800845e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	4313      	orrs	r3, r2
 8008466:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	697a      	ldr	r2, [r7, #20]
 8008472:	621a      	str	r2, [r3, #32]
}
 8008474:	bf00      	nop
 8008476:	371c      	adds	r7, #28
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008480:	b480      	push	{r7}
 8008482:	b087      	sub	sp, #28
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6a1b      	ldr	r3, [r3, #32]
 8008490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	f023 0210 	bic.w	r2, r3, #16
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	031b      	lsls	r3, r3, #12
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	011b      	lsls	r3, r3, #4
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	4313      	orrs	r3, r2
 80084c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	621a      	str	r2, [r3, #32]
}
 80084d4:	bf00      	nop
 80084d6:	371c      	adds	r7, #28
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b087      	sub	sp, #28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	607a      	str	r2, [r7, #4]
 80084ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6a1b      	ldr	r3, [r3, #32]
 80084f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	69db      	ldr	r3, [r3, #28]
 8008504:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f023 0303 	bic.w	r3, r3, #3
 800850c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800850e:	693a      	ldr	r2, [r7, #16]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4313      	orrs	r3, r2
 8008514:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800851c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	011b      	lsls	r3, r3, #4
 8008522:	b2db      	uxtb	r3, r3
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008530:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	021b      	lsls	r3, r3, #8
 8008536:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800853a:	697a      	ldr	r2, [r7, #20]
 800853c:	4313      	orrs	r3, r2
 800853e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	693a      	ldr	r2, [r7, #16]
 8008544:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	697a      	ldr	r2, [r7, #20]
 800854a:	621a      	str	r2, [r3, #32]
}
 800854c:	bf00      	nop
 800854e:	371c      	adds	r7, #28
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008558:	b480      	push	{r7}
 800855a:	b087      	sub	sp, #28
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
 8008564:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6a1b      	ldr	r3, [r3, #32]
 800856a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6a1b      	ldr	r3, [r3, #32]
 8008570:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008584:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	021b      	lsls	r3, r3, #8
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	4313      	orrs	r3, r2
 800858e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008596:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	031b      	lsls	r3, r3, #12
 800859c:	b29b      	uxth	r3, r3
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	4313      	orrs	r3, r2
 80085a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80085aa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	031b      	lsls	r3, r3, #12
 80085b0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	693a      	ldr	r2, [r7, #16]
 80085be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	621a      	str	r2, [r3, #32]
}
 80085c6:	bf00      	nop
 80085c8:	371c      	adds	r7, #28
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b085      	sub	sp, #20
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
 80085da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085ea:	683a      	ldr	r2, [r7, #0]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	f043 0307 	orr.w	r3, r3, #7
 80085f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	609a      	str	r2, [r3, #8]
}
 80085fc:	bf00      	nop
 80085fe:	3714      	adds	r7, #20
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
 8008614:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008622:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	021a      	lsls	r2, r3, #8
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	431a      	orrs	r2, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4313      	orrs	r3, r2
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	4313      	orrs	r3, r2
 8008634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	609a      	str	r2, [r3, #8]
}
 800863c:	bf00      	nop
 800863e:	371c      	adds	r7, #28
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f003 031f 	and.w	r3, r3, #31
 800865a:	2201      	movs	r2, #1
 800865c:	fa02 f303 	lsl.w	r3, r2, r3
 8008660:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6a1a      	ldr	r2, [r3, #32]
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	43db      	mvns	r3, r3
 800866a:	401a      	ands	r2, r3
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6a1a      	ldr	r2, [r3, #32]
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f003 031f 	and.w	r3, r3, #31
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	fa01 f303 	lsl.w	r3, r1, r3
 8008680:	431a      	orrs	r2, r3
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	621a      	str	r2, [r3, #32]
}
 8008686:	bf00      	nop
 8008688:	371c      	adds	r7, #28
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr
	...

08008694 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d101      	bne.n	80086ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086a8:	2302      	movs	r3, #2
 80086aa:	e050      	b.n	800874e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2202      	movs	r2, #2
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	4313      	orrs	r3, r2
 80086dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68fa      	ldr	r2, [r7, #12]
 80086e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a1c      	ldr	r2, [pc, #112]	@ (800875c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d018      	beq.n	8008722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086f8:	d013      	beq.n	8008722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a18      	ldr	r2, [pc, #96]	@ (8008760 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d00e      	beq.n	8008722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a16      	ldr	r2, [pc, #88]	@ (8008764 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d009      	beq.n	8008722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a15      	ldr	r2, [pc, #84]	@ (8008768 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d004      	beq.n	8008722 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a13      	ldr	r2, [pc, #76]	@ (800876c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d10c      	bne.n	800873c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008728:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	68ba      	ldr	r2, [r7, #8]
 8008730:	4313      	orrs	r3, r2
 8008732:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	4618      	mov	r0, r3
 8008750:	3714      	adds	r7, #20
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr
 800875a:	bf00      	nop
 800875c:	40010000 	.word	0x40010000
 8008760:	40000400 	.word	0x40000400
 8008764:	40000800 	.word	0x40000800
 8008768:	40000c00 	.word	0x40000c00
 800876c:	40014000 	.word	0x40014000

08008770 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800878c:	bf00      	nop
 800878e:	370c      	adds	r7, #12
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d101      	bne.n	80087aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e042      	b.n	8008830 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d106      	bne.n	80087c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f7fb fc3e 	bl	8004040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2224      	movs	r2, #36	@ 0x24
 80087c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68da      	ldr	r2, [r3, #12]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80087da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 f973 	bl	8008ac8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	691a      	ldr	r2, [r3, #16]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695a      	ldr	r2, [r3, #20]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008800:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008810:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2220      	movs	r2, #32
 8008824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08a      	sub	sp, #40	@ 0x28
 800883c:	af02      	add	r7, sp, #8
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	603b      	str	r3, [r7, #0]
 8008844:	4613      	mov	r3, r2
 8008846:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008848:	2300      	movs	r3, #0
 800884a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b20      	cmp	r3, #32
 8008856:	d175      	bne.n	8008944 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d002      	beq.n	8008864 <HAL_UART_Transmit+0x2c>
 800885e:	88fb      	ldrh	r3, [r7, #6]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e06e      	b.n	8008946 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2221      	movs	r2, #33	@ 0x21
 8008872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008876:	f7fb fdfd 	bl	8004474 <HAL_GetTick>
 800887a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	88fa      	ldrh	r2, [r7, #6]
 8008880:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	88fa      	ldrh	r2, [r7, #6]
 8008886:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008890:	d108      	bne.n	80088a4 <HAL_UART_Transmit+0x6c>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	691b      	ldr	r3, [r3, #16]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d104      	bne.n	80088a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800889a:	2300      	movs	r3, #0
 800889c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	61bb      	str	r3, [r7, #24]
 80088a2:	e003      	b.n	80088ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088a8:	2300      	movs	r3, #0
 80088aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088ac:	e02e      	b.n	800890c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	9300      	str	r3, [sp, #0]
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	2200      	movs	r2, #0
 80088b6:	2180      	movs	r1, #128	@ 0x80
 80088b8:	68f8      	ldr	r0, [r7, #12]
 80088ba:	f000 f848 	bl	800894e <UART_WaitOnFlagUntilTimeout>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d005      	beq.n	80088d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2220      	movs	r2, #32
 80088c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80088cc:	2303      	movs	r3, #3
 80088ce:	e03a      	b.n	8008946 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d10b      	bne.n	80088ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	461a      	mov	r2, r3
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	3302      	adds	r3, #2
 80088ea:	61bb      	str	r3, [r7, #24]
 80088ec:	e007      	b.n	80088fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	781a      	ldrb	r2, [r3, #0]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	3301      	adds	r3, #1
 80088fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008902:	b29b      	uxth	r3, r3
 8008904:	3b01      	subs	r3, #1
 8008906:	b29a      	uxth	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008910:	b29b      	uxth	r3, r3
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1cb      	bne.n	80088ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	2200      	movs	r2, #0
 800891e:	2140      	movs	r1, #64	@ 0x40
 8008920:	68f8      	ldr	r0, [r7, #12]
 8008922:	f000 f814 	bl	800894e <UART_WaitOnFlagUntilTimeout>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e006      	b.n	8008946 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2220      	movs	r2, #32
 800893c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	e000      	b.n	8008946 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008944:	2302      	movs	r3, #2
  }
}
 8008946:	4618      	mov	r0, r3
 8008948:	3720      	adds	r7, #32
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800894e:	b580      	push	{r7, lr}
 8008950:	b086      	sub	sp, #24
 8008952:	af00      	add	r7, sp, #0
 8008954:	60f8      	str	r0, [r7, #12]
 8008956:	60b9      	str	r1, [r7, #8]
 8008958:	603b      	str	r3, [r7, #0]
 800895a:	4613      	mov	r3, r2
 800895c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800895e:	e03b      	b.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008966:	d037      	beq.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008968:	f7fb fd84 	bl	8004474 <HAL_GetTick>
 800896c:	4602      	mov	r2, r0
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	6a3a      	ldr	r2, [r7, #32]
 8008974:	429a      	cmp	r2, r3
 8008976:	d302      	bcc.n	800897e <UART_WaitOnFlagUntilTimeout+0x30>
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d101      	bne.n	8008982 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	e03a      	b.n	80089f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	f003 0304 	and.w	r3, r3, #4
 800898c:	2b00      	cmp	r3, #0
 800898e:	d023      	beq.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	2b80      	cmp	r3, #128	@ 0x80
 8008994:	d020      	beq.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2b40      	cmp	r3, #64	@ 0x40
 800899a:	d01d      	beq.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f003 0308 	and.w	r3, r3, #8
 80089a6:	2b08      	cmp	r3, #8
 80089a8:	d116      	bne.n	80089d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	617b      	str	r3, [r7, #20]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	617b      	str	r3, [r7, #20]
 80089be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089c0:	68f8      	ldr	r0, [r7, #12]
 80089c2:	f000 f81d 	bl	8008a00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2208      	movs	r2, #8
 80089ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	e00f      	b.n	80089f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	4013      	ands	r3, r2
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	bf0c      	ite	eq
 80089e8:	2301      	moveq	r3, #1
 80089ea:	2300      	movne	r3, #0
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	461a      	mov	r2, r3
 80089f0:	79fb      	ldrb	r3, [r7, #7]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d0b4      	beq.n	8008960 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3718      	adds	r7, #24
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b095      	sub	sp, #84	@ 0x54
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	330c      	adds	r3, #12
 8008a0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	330c      	adds	r3, #12
 8008a26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a28:	643a      	str	r2, [r7, #64]	@ 0x40
 8008a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e5      	bne.n	8008a08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3314      	adds	r3, #20
 8008a42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	e853 3f00 	ldrex	r3, [r3]
 8008a4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	f023 0301 	bic.w	r3, r3, #1
 8008a52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3314      	adds	r3, #20
 8008a5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e5      	bne.n	8008a3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d119      	bne.n	8008aac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	330c      	adds	r3, #12
 8008a7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	e853 3f00 	ldrex	r3, [r3]
 8008a86:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	f023 0310 	bic.w	r3, r3, #16
 8008a8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	330c      	adds	r3, #12
 8008a96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a98:	61ba      	str	r2, [r7, #24]
 8008a9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9c:	6979      	ldr	r1, [r7, #20]
 8008a9e:	69ba      	ldr	r2, [r7, #24]
 8008aa0:	e841 2300 	strex	r3, r2, [r1]
 8008aa4:	613b      	str	r3, [r7, #16]
   return(result);
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1e5      	bne.n	8008a78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2220      	movs	r2, #32
 8008ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008aba:	bf00      	nop
 8008abc:	3754      	adds	r7, #84	@ 0x54
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr
	...

08008ac8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008acc:	b0c0      	sub	sp, #256	@ 0x100
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae4:	68d9      	ldr	r1, [r3, #12]
 8008ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	ea40 0301 	orr.w	r3, r0, r1
 8008af0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008af6:	689a      	ldr	r2, [r3, #8]
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b04:	695b      	ldr	r3, [r3, #20]
 8008b06:	431a      	orrs	r2, r3
 8008b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008b20:	f021 010c 	bic.w	r1, r1, #12
 8008b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b2e:	430b      	orrs	r3, r1
 8008b30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b42:	6999      	ldr	r1, [r3, #24]
 8008b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	ea40 0301 	orr.w	r3, r0, r1
 8008b4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	4b8f      	ldr	r3, [pc, #572]	@ (8008d94 <UART_SetConfig+0x2cc>)
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d005      	beq.n	8008b68 <UART_SetConfig+0xa0>
 8008b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	4b8d      	ldr	r3, [pc, #564]	@ (8008d98 <UART_SetConfig+0x2d0>)
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d104      	bne.n	8008b72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b68:	f7fd ff06 	bl	8006978 <HAL_RCC_GetPCLK2Freq>
 8008b6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b70:	e003      	b.n	8008b7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b72:	f7fd feed 	bl	8006950 <HAL_RCC_GetPCLK1Freq>
 8008b76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b7e:	69db      	ldr	r3, [r3, #28]
 8008b80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b84:	f040 810c 	bne.w	8008da0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b9a:	4622      	mov	r2, r4
 8008b9c:	462b      	mov	r3, r5
 8008b9e:	1891      	adds	r1, r2, r2
 8008ba0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008ba2:	415b      	adcs	r3, r3
 8008ba4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ba6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008baa:	4621      	mov	r1, r4
 8008bac:	eb12 0801 	adds.w	r8, r2, r1
 8008bb0:	4629      	mov	r1, r5
 8008bb2:	eb43 0901 	adc.w	r9, r3, r1
 8008bb6:	f04f 0200 	mov.w	r2, #0
 8008bba:	f04f 0300 	mov.w	r3, #0
 8008bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bca:	4690      	mov	r8, r2
 8008bcc:	4699      	mov	r9, r3
 8008bce:	4623      	mov	r3, r4
 8008bd0:	eb18 0303 	adds.w	r3, r8, r3
 8008bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008bd8:	462b      	mov	r3, r5
 8008bda:	eb49 0303 	adc.w	r3, r9, r3
 8008bde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008bee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008bf2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008bf6:	460b      	mov	r3, r1
 8008bf8:	18db      	adds	r3, r3, r3
 8008bfa:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	eb42 0303 	adc.w	r3, r2, r3
 8008c02:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008c08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008c0c:	f7f8 f824 	bl	8000c58 <__aeabi_uldivmod>
 8008c10:	4602      	mov	r2, r0
 8008c12:	460b      	mov	r3, r1
 8008c14:	4b61      	ldr	r3, [pc, #388]	@ (8008d9c <UART_SetConfig+0x2d4>)
 8008c16:	fba3 2302 	umull	r2, r3, r3, r2
 8008c1a:	095b      	lsrs	r3, r3, #5
 8008c1c:	011c      	lsls	r4, r3, #4
 8008c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c22:	2200      	movs	r2, #0
 8008c24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c28:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008c2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008c30:	4642      	mov	r2, r8
 8008c32:	464b      	mov	r3, r9
 8008c34:	1891      	adds	r1, r2, r2
 8008c36:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008c38:	415b      	adcs	r3, r3
 8008c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008c40:	4641      	mov	r1, r8
 8008c42:	eb12 0a01 	adds.w	sl, r2, r1
 8008c46:	4649      	mov	r1, r9
 8008c48:	eb43 0b01 	adc.w	fp, r3, r1
 8008c4c:	f04f 0200 	mov.w	r2, #0
 8008c50:	f04f 0300 	mov.w	r3, #0
 8008c54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c60:	4692      	mov	sl, r2
 8008c62:	469b      	mov	fp, r3
 8008c64:	4643      	mov	r3, r8
 8008c66:	eb1a 0303 	adds.w	r3, sl, r3
 8008c6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c6e:	464b      	mov	r3, r9
 8008c70:	eb4b 0303 	adc.w	r3, fp, r3
 8008c74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c84:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	18db      	adds	r3, r3, r3
 8008c90:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c92:	4613      	mov	r3, r2
 8008c94:	eb42 0303 	adc.w	r3, r2, r3
 8008c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008ca2:	f7f7 ffd9 	bl	8000c58 <__aeabi_uldivmod>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4611      	mov	r1, r2
 8008cac:	4b3b      	ldr	r3, [pc, #236]	@ (8008d9c <UART_SetConfig+0x2d4>)
 8008cae:	fba3 2301 	umull	r2, r3, r3, r1
 8008cb2:	095b      	lsrs	r3, r3, #5
 8008cb4:	2264      	movs	r2, #100	@ 0x64
 8008cb6:	fb02 f303 	mul.w	r3, r2, r3
 8008cba:	1acb      	subs	r3, r1, r3
 8008cbc:	00db      	lsls	r3, r3, #3
 8008cbe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008cc2:	4b36      	ldr	r3, [pc, #216]	@ (8008d9c <UART_SetConfig+0x2d4>)
 8008cc4:	fba3 2302 	umull	r2, r3, r3, r2
 8008cc8:	095b      	lsrs	r3, r3, #5
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008cd0:	441c      	add	r4, r3
 8008cd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cdc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008ce0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	464b      	mov	r3, r9
 8008ce8:	1891      	adds	r1, r2, r2
 8008cea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008cec:	415b      	adcs	r3, r3
 8008cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008cf4:	4641      	mov	r1, r8
 8008cf6:	1851      	adds	r1, r2, r1
 8008cf8:	6339      	str	r1, [r7, #48]	@ 0x30
 8008cfa:	4649      	mov	r1, r9
 8008cfc:	414b      	adcs	r3, r1
 8008cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d00:	f04f 0200 	mov.w	r2, #0
 8008d04:	f04f 0300 	mov.w	r3, #0
 8008d08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008d0c:	4659      	mov	r1, fp
 8008d0e:	00cb      	lsls	r3, r1, #3
 8008d10:	4651      	mov	r1, sl
 8008d12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d16:	4651      	mov	r1, sl
 8008d18:	00ca      	lsls	r2, r1, #3
 8008d1a:	4610      	mov	r0, r2
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	4603      	mov	r3, r0
 8008d20:	4642      	mov	r2, r8
 8008d22:	189b      	adds	r3, r3, r2
 8008d24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d28:	464b      	mov	r3, r9
 8008d2a:	460a      	mov	r2, r1
 8008d2c:	eb42 0303 	adc.w	r3, r2, r3
 8008d30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008d40:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008d44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d48:	460b      	mov	r3, r1
 8008d4a:	18db      	adds	r3, r3, r3
 8008d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d4e:	4613      	mov	r3, r2
 8008d50:	eb42 0303 	adc.w	r3, r2, r3
 8008d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d5e:	f7f7 ff7b 	bl	8000c58 <__aeabi_uldivmod>
 8008d62:	4602      	mov	r2, r0
 8008d64:	460b      	mov	r3, r1
 8008d66:	4b0d      	ldr	r3, [pc, #52]	@ (8008d9c <UART_SetConfig+0x2d4>)
 8008d68:	fba3 1302 	umull	r1, r3, r3, r2
 8008d6c:	095b      	lsrs	r3, r3, #5
 8008d6e:	2164      	movs	r1, #100	@ 0x64
 8008d70:	fb01 f303 	mul.w	r3, r1, r3
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	00db      	lsls	r3, r3, #3
 8008d78:	3332      	adds	r3, #50	@ 0x32
 8008d7a:	4a08      	ldr	r2, [pc, #32]	@ (8008d9c <UART_SetConfig+0x2d4>)
 8008d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d80:	095b      	lsrs	r3, r3, #5
 8008d82:	f003 0207 	and.w	r2, r3, #7
 8008d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4422      	add	r2, r4
 8008d8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d90:	e106      	b.n	8008fa0 <UART_SetConfig+0x4d8>
 8008d92:	bf00      	nop
 8008d94:	40011000 	.word	0x40011000
 8008d98:	40011400 	.word	0x40011400
 8008d9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008da4:	2200      	movs	r2, #0
 8008da6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008daa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008dae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008db2:	4642      	mov	r2, r8
 8008db4:	464b      	mov	r3, r9
 8008db6:	1891      	adds	r1, r2, r2
 8008db8:	6239      	str	r1, [r7, #32]
 8008dba:	415b      	adcs	r3, r3
 8008dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008dbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008dc2:	4641      	mov	r1, r8
 8008dc4:	1854      	adds	r4, r2, r1
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	eb43 0501 	adc.w	r5, r3, r1
 8008dcc:	f04f 0200 	mov.w	r2, #0
 8008dd0:	f04f 0300 	mov.w	r3, #0
 8008dd4:	00eb      	lsls	r3, r5, #3
 8008dd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008dda:	00e2      	lsls	r2, r4, #3
 8008ddc:	4614      	mov	r4, r2
 8008dde:	461d      	mov	r5, r3
 8008de0:	4643      	mov	r3, r8
 8008de2:	18e3      	adds	r3, r4, r3
 8008de4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008de8:	464b      	mov	r3, r9
 8008dea:	eb45 0303 	adc.w	r3, r5, r3
 8008dee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008dfe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008e02:	f04f 0200 	mov.w	r2, #0
 8008e06:	f04f 0300 	mov.w	r3, #0
 8008e0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008e0e:	4629      	mov	r1, r5
 8008e10:	008b      	lsls	r3, r1, #2
 8008e12:	4621      	mov	r1, r4
 8008e14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e18:	4621      	mov	r1, r4
 8008e1a:	008a      	lsls	r2, r1, #2
 8008e1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008e20:	f7f7 ff1a 	bl	8000c58 <__aeabi_uldivmod>
 8008e24:	4602      	mov	r2, r0
 8008e26:	460b      	mov	r3, r1
 8008e28:	4b60      	ldr	r3, [pc, #384]	@ (8008fac <UART_SetConfig+0x4e4>)
 8008e2a:	fba3 2302 	umull	r2, r3, r3, r2
 8008e2e:	095b      	lsrs	r3, r3, #5
 8008e30:	011c      	lsls	r4, r3, #4
 8008e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e36:	2200      	movs	r2, #0
 8008e38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008e40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008e44:	4642      	mov	r2, r8
 8008e46:	464b      	mov	r3, r9
 8008e48:	1891      	adds	r1, r2, r2
 8008e4a:	61b9      	str	r1, [r7, #24]
 8008e4c:	415b      	adcs	r3, r3
 8008e4e:	61fb      	str	r3, [r7, #28]
 8008e50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e54:	4641      	mov	r1, r8
 8008e56:	1851      	adds	r1, r2, r1
 8008e58:	6139      	str	r1, [r7, #16]
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	414b      	adcs	r3, r1
 8008e5e:	617b      	str	r3, [r7, #20]
 8008e60:	f04f 0200 	mov.w	r2, #0
 8008e64:	f04f 0300 	mov.w	r3, #0
 8008e68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e6c:	4659      	mov	r1, fp
 8008e6e:	00cb      	lsls	r3, r1, #3
 8008e70:	4651      	mov	r1, sl
 8008e72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e76:	4651      	mov	r1, sl
 8008e78:	00ca      	lsls	r2, r1, #3
 8008e7a:	4610      	mov	r0, r2
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4603      	mov	r3, r0
 8008e80:	4642      	mov	r2, r8
 8008e82:	189b      	adds	r3, r3, r2
 8008e84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e88:	464b      	mov	r3, r9
 8008e8a:	460a      	mov	r2, r1
 8008e8c:	eb42 0303 	adc.w	r3, r2, r3
 8008e90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008ea0:	f04f 0200 	mov.w	r2, #0
 8008ea4:	f04f 0300 	mov.w	r3, #0
 8008ea8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008eac:	4649      	mov	r1, r9
 8008eae:	008b      	lsls	r3, r1, #2
 8008eb0:	4641      	mov	r1, r8
 8008eb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008eb6:	4641      	mov	r1, r8
 8008eb8:	008a      	lsls	r2, r1, #2
 8008eba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008ebe:	f7f7 fecb 	bl	8000c58 <__aeabi_uldivmod>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	4b38      	ldr	r3, [pc, #224]	@ (8008fac <UART_SetConfig+0x4e4>)
 8008eca:	fba3 2301 	umull	r2, r3, r3, r1
 8008ece:	095b      	lsrs	r3, r3, #5
 8008ed0:	2264      	movs	r2, #100	@ 0x64
 8008ed2:	fb02 f303 	mul.w	r3, r2, r3
 8008ed6:	1acb      	subs	r3, r1, r3
 8008ed8:	011b      	lsls	r3, r3, #4
 8008eda:	3332      	adds	r3, #50	@ 0x32
 8008edc:	4a33      	ldr	r2, [pc, #204]	@ (8008fac <UART_SetConfig+0x4e4>)
 8008ede:	fba2 2303 	umull	r2, r3, r2, r3
 8008ee2:	095b      	lsrs	r3, r3, #5
 8008ee4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ee8:	441c      	add	r4, r3
 8008eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eee:	2200      	movs	r2, #0
 8008ef0:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ef2:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ef4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008ef8:	4642      	mov	r2, r8
 8008efa:	464b      	mov	r3, r9
 8008efc:	1891      	adds	r1, r2, r2
 8008efe:	60b9      	str	r1, [r7, #8]
 8008f00:	415b      	adcs	r3, r3
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f08:	4641      	mov	r1, r8
 8008f0a:	1851      	adds	r1, r2, r1
 8008f0c:	6039      	str	r1, [r7, #0]
 8008f0e:	4649      	mov	r1, r9
 8008f10:	414b      	adcs	r3, r1
 8008f12:	607b      	str	r3, [r7, #4]
 8008f14:	f04f 0200 	mov.w	r2, #0
 8008f18:	f04f 0300 	mov.w	r3, #0
 8008f1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008f20:	4659      	mov	r1, fp
 8008f22:	00cb      	lsls	r3, r1, #3
 8008f24:	4651      	mov	r1, sl
 8008f26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f2a:	4651      	mov	r1, sl
 8008f2c:	00ca      	lsls	r2, r1, #3
 8008f2e:	4610      	mov	r0, r2
 8008f30:	4619      	mov	r1, r3
 8008f32:	4603      	mov	r3, r0
 8008f34:	4642      	mov	r2, r8
 8008f36:	189b      	adds	r3, r3, r2
 8008f38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	460a      	mov	r2, r1
 8008f3e:	eb42 0303 	adc.w	r3, r2, r3
 8008f42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f50:	f04f 0200 	mov.w	r2, #0
 8008f54:	f04f 0300 	mov.w	r3, #0
 8008f58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f5c:	4649      	mov	r1, r9
 8008f5e:	008b      	lsls	r3, r1, #2
 8008f60:	4641      	mov	r1, r8
 8008f62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f66:	4641      	mov	r1, r8
 8008f68:	008a      	lsls	r2, r1, #2
 8008f6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f6e:	f7f7 fe73 	bl	8000c58 <__aeabi_uldivmod>
 8008f72:	4602      	mov	r2, r0
 8008f74:	460b      	mov	r3, r1
 8008f76:	4b0d      	ldr	r3, [pc, #52]	@ (8008fac <UART_SetConfig+0x4e4>)
 8008f78:	fba3 1302 	umull	r1, r3, r3, r2
 8008f7c:	095b      	lsrs	r3, r3, #5
 8008f7e:	2164      	movs	r1, #100	@ 0x64
 8008f80:	fb01 f303 	mul.w	r3, r1, r3
 8008f84:	1ad3      	subs	r3, r2, r3
 8008f86:	011b      	lsls	r3, r3, #4
 8008f88:	3332      	adds	r3, #50	@ 0x32
 8008f8a:	4a08      	ldr	r2, [pc, #32]	@ (8008fac <UART_SetConfig+0x4e4>)
 8008f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f90:	095b      	lsrs	r3, r3, #5
 8008f92:	f003 020f 	and.w	r2, r3, #15
 8008f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4422      	add	r2, r4
 8008f9e:	609a      	str	r2, [r3, #8]
}
 8008fa0:	bf00      	nop
 8008fa2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fac:	51eb851f 	.word	0x51eb851f

08008fb0 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f001 fca2 	bl	800a90a <VL53L0X_get_offset_calibration_data_micro_meter>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8008fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3710      	adds	r7, #16
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
	...

08008fd8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8008fd8:	b5b0      	push	{r4, r5, r7, lr}
 8008fda:	b096      	sub	sp, #88	@ 0x58
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8008fe6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d107      	bne.n	8008ffe <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8008fee:	2200      	movs	r2, #0
 8008ff0:	2188      	movs	r1, #136	@ 0x88
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f004 fe96 	bl	800dd24 <VL53L0X_WrByte>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800900c:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009016:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a9e      	ldr	r2, [pc, #632]	@ (8009298 <VL53L0X_DataInit+0x2c0>)
 800901e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a9d      	ldr	r2, [pc, #628]	@ (800929c <VL53L0X_DataInit+0x2c4>)
 8009026:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009030:	f107 0310 	add.w	r3, r7, #16
 8009034:	4619      	mov	r1, r3
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fac0 	bl	80095bc <VL53L0X_GetDeviceParameters>
 800903c:	4603      	mov	r3, r0
 800903e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8009042:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009046:	2b00      	cmp	r3, #0
 8009048:	d112      	bne.n	8009070 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800904a:	2300      	movs	r3, #0
 800904c:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800904e:	2300      	movs	r3, #0
 8009050:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f103 0410 	add.w	r4, r3, #16
 8009058:	f107 0510 	add.w	r5, r7, #16
 800905c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800905e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009060:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009064:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009066:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009068:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800906c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2264      	movs	r2, #100	@ 0x64
 8009074:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800907e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8009088:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8009092:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800909e:	2201      	movs	r2, #1
 80090a0:	2180      	movs	r1, #128	@ 0x80
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f004 fe3e 	bl	800dd24 <VL53L0X_WrByte>
 80090a8:	4603      	mov	r3, r0
 80090aa:	461a      	mov	r2, r3
 80090ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090b0:	4313      	orrs	r3, r2
 80090b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090b6:	2201      	movs	r2, #1
 80090b8:	21ff      	movs	r1, #255	@ 0xff
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f004 fe32 	bl	800dd24 <VL53L0X_WrByte>
 80090c0:	4603      	mov	r3, r0
 80090c2:	461a      	mov	r2, r3
 80090c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090c8:	4313      	orrs	r3, r2
 80090ca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80090ce:	2200      	movs	r2, #0
 80090d0:	2100      	movs	r1, #0
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f004 fe26 	bl	800dd24 <VL53L0X_WrByte>
 80090d8:	4603      	mov	r3, r0
 80090da:	461a      	mov	r2, r3
 80090dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090e0:	4313      	orrs	r3, r2
 80090e2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 80090e6:	f107 030f 	add.w	r3, r7, #15
 80090ea:	461a      	mov	r2, r3
 80090ec:	2191      	movs	r1, #145	@ 0x91
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f004 fe9a 	bl	800de28 <VL53L0X_RdByte>
 80090f4:	4603      	mov	r3, r0
 80090f6:	461a      	mov	r2, r3
 80090f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090fc:	4313      	orrs	r3, r2
 80090fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8009102:	7bfa      	ldrb	r2, [r7, #15]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800910a:	2201      	movs	r2, #1
 800910c:	2100      	movs	r1, #0
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f004 fe08 	bl	800dd24 <VL53L0X_WrByte>
 8009114:	4603      	mov	r3, r0
 8009116:	461a      	mov	r2, r3
 8009118:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800911c:	4313      	orrs	r3, r2
 800911e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009122:	2200      	movs	r2, #0
 8009124:	21ff      	movs	r1, #255	@ 0xff
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f004 fdfc 	bl	800dd24 <VL53L0X_WrByte>
 800912c:	4603      	mov	r3, r0
 800912e:	461a      	mov	r2, r3
 8009130:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009134:	4313      	orrs	r3, r2
 8009136:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800913a:	2200      	movs	r2, #0
 800913c:	2180      	movs	r1, #128	@ 0x80
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f004 fdf0 	bl	800dd24 <VL53L0X_WrByte>
 8009144:	4603      	mov	r3, r0
 8009146:	461a      	mov	r2, r3
 8009148:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800914c:	4313      	orrs	r3, r2
 800914e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009152:	2300      	movs	r3, #0
 8009154:	653b      	str	r3, [r7, #80]	@ 0x50
 8009156:	e014      	b.n	8009182 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8009158:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800915c:	2b00      	cmp	r3, #0
 800915e:	d114      	bne.n	800918a <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8009160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009162:	b29b      	uxth	r3, r3
 8009164:	2201      	movs	r2, #1
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 fd31 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
 800916e:	4603      	mov	r3, r0
 8009170:	461a      	mov	r2, r3
 8009172:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009176:	4313      	orrs	r3, r2
 8009178:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800917c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800917e:	3301      	adds	r3, #1
 8009180:	653b      	str	r3, [r7, #80]	@ 0x50
 8009182:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009184:	2b05      	cmp	r3, #5
 8009186:	dde7      	ble.n	8009158 <VL53L0X_DataInit+0x180>
 8009188:	e000      	b.n	800918c <VL53L0X_DataInit+0x1b4>
		else
			break;
 800918a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800918c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009190:	2b00      	cmp	r3, #0
 8009192:	d107      	bne.n	80091a4 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009194:	2200      	movs	r2, #0
 8009196:	2102      	movs	r1, #2
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fd19 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
 800919e:	4603      	mov	r3, r0
 80091a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80091a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d107      	bne.n	80091bc <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80091ac:	2200      	movs	r2, #0
 80091ae:	2103      	movs	r1, #3
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 fd0d 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
 80091b6:	4603      	mov	r3, r0
 80091b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80091bc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d107      	bne.n	80091d4 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80091c4:	2200      	movs	r2, #0
 80091c6:	2104      	movs	r1, #4
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 fd01 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
 80091ce:	4603      	mov	r3, r0
 80091d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80091d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d107      	bne.n	80091ec <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80091dc:	2200      	movs	r2, #0
 80091de:	2105      	movs	r1, #5
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 fcf5 	bl	8009bd0 <VL53L0X_SetLimitCheckEnable>
 80091e6:	4603      	mov	r3, r0
 80091e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80091ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d108      	bne.n	8009206 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80091f4:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 80091f8:	2100      	movs	r1, #0
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 fd98 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
 8009200:	4603      	mov	r3, r0
 8009202:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009206:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800920a:	2b00      	cmp	r3, #0
 800920c:	d108      	bne.n	8009220 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800920e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009212:	2101      	movs	r1, #1
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 fd8b 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
 800921a:	4603      	mov	r3, r0
 800921c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009220:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009224:	2b00      	cmp	r3, #0
 8009226:	d108      	bne.n	800923a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009228:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800922c:	2102      	movs	r1, #2
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 fd7e 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
 8009234:	4603      	mov	r3, r0
 8009236:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800923a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800923e:	2b00      	cmp	r3, #0
 8009240:	d107      	bne.n	8009252 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009242:	2200      	movs	r2, #0
 8009244:	2103      	movs	r1, #3
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 fd72 	bl	8009d30 <VL53L0X_SetLimitCheckValue>
 800924c:	4603      	mov	r3, r0
 800924e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009252:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009256:	2b00      	cmp	r3, #0
 8009258:	d10f      	bne.n	800927a <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	22ff      	movs	r2, #255	@ 0xff
 800925e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009262:	22ff      	movs	r2, #255	@ 0xff
 8009264:	2101      	movs	r1, #1
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f004 fd5c 	bl	800dd24 <VL53L0X_WrByte>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800927a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800927e:	2b00      	cmp	r3, #0
 8009280:	d103      	bne.n	800928a <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800928a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800928e:	4618      	mov	r0, r3
 8009290:	3758      	adds	r7, #88	@ 0x58
 8009292:	46bd      	mov	sp, r7
 8009294:	bdb0      	pop	{r4, r5, r7, pc}
 8009296:	bf00      	nop
 8009298:	00016b85 	.word	0x00016b85
 800929c:	000970a4 	.word	0x000970a4

080092a0 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80092a0:	b5b0      	push	{r4, r5, r7, lr}
 80092a2:	b09e      	sub	sp, #120	@ 0x78
 80092a4:	af02      	add	r7, sp, #8
 80092a6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092a8:	2300      	movs	r3, #0
 80092aa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80092ae:	f107 031c 	add.w	r3, r7, #28
 80092b2:	2240      	movs	r2, #64	@ 0x40
 80092b4:	2100      	movs	r1, #0
 80092b6:	4618      	mov	r0, r3
 80092b8:	f005 fcc1 	bl	800ec3e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80092bc:	2300      	movs	r3, #0
 80092be:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80092c0:	2300      	movs	r3, #0
 80092c2:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80092c4:	2300      	movs	r3, #0
 80092c6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 80092ca:	2300      	movs	r3, #0
 80092cc:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 80092ce:	2300      	movs	r3, #0
 80092d0:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80092d2:	2300      	movs	r3, #0
 80092d4:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80092d6:	2300      	movs	r3, #0
 80092d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80092dc:	2101      	movs	r1, #1
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f002 fa69 	bl	800b7b6 <VL53L0X_get_info_from_device>
 80092e4:	4603      	mov	r3, r0
 80092e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80092f0:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80092f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80092fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009300:	2b01      	cmp	r3, #1
 8009302:	d80d      	bhi.n	8009320 <VL53L0X_StaticInit+0x80>
 8009304:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009308:	2b01      	cmp	r3, #1
 800930a:	d102      	bne.n	8009312 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800930c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800930e:	2b20      	cmp	r3, #32
 8009310:	d806      	bhi.n	8009320 <VL53L0X_StaticInit+0x80>
 8009312:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10e      	bne.n	8009338 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800931a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800931c:	2b0c      	cmp	r3, #12
 800931e:	d90b      	bls.n	8009338 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8009320:	f107 0218 	add.w	r2, r7, #24
 8009324:	f107 0314 	add.w	r3, r7, #20
 8009328:	4619      	mov	r1, r3
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f001 fce8 	bl	800ad00 <VL53L0X_perform_ref_spad_management>
 8009330:	4603      	mov	r3, r0
 8009332:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8009336:	e009      	b.n	800934c <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8009338:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800933c:	461a      	mov	r2, r3
 800933e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f001 fee9 	bl	800b118 <VL53L0X_set_reference_spads>
 8009346:	4603      	mov	r3, r0
 8009348:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800934c:	4b93      	ldr	r3, [pc, #588]	@ (800959c <VL53L0X_StaticInit+0x2fc>)
 800934e:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8009350:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10f      	bne.n	8009378 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800935e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8009362:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009366:	2b00      	cmp	r3, #0
 8009368:	d104      	bne.n	8009374 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8009370:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009372:	e001      	b.n	8009378 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8009374:	4b89      	ldr	r3, [pc, #548]	@ (800959c <VL53L0X_StaticInit+0x2fc>)
 8009376:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8009378:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800937c:	2b00      	cmp	r3, #0
 800937e:	d106      	bne.n	800938e <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8009380:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f003 fdb8 	bl	800cef8 <VL53L0X_load_tuning_settings>
 8009388:	4603      	mov	r3, r0
 800938a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800938e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10a      	bne.n	80093ac <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8009396:	2300      	movs	r3, #0
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	2304      	movs	r3, #4
 800939c:	2200      	movs	r2, #0
 800939e:	2100      	movs	r1, #0
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f001 f8e5 	bl	800a570 <VL53L0X_SetGpioConfig>
 80093a6:	4603      	mov	r3, r0
 80093a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093ac:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d121      	bne.n	80093f8 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80093b4:	2201      	movs	r2, #1
 80093b6:	21ff      	movs	r1, #255	@ 0xff
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f004 fcb3 	bl	800dd24 <VL53L0X_WrByte>
 80093be:	4603      	mov	r3, r0
 80093c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80093c4:	f107 031a 	add.w	r3, r7, #26
 80093c8:	461a      	mov	r2, r3
 80093ca:	2184      	movs	r1, #132	@ 0x84
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f004 fd55 	bl	800de7c <VL53L0X_RdWord>
 80093d2:	4603      	mov	r3, r0
 80093d4:	461a      	mov	r2, r3
 80093d6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80093da:	4313      	orrs	r3, r2
 80093dc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80093e0:	2200      	movs	r2, #0
 80093e2:	21ff      	movs	r1, #255	@ 0xff
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f004 fc9d 	bl	800dd24 <VL53L0X_WrByte>
 80093ea:	4603      	mov	r3, r0
 80093ec:	461a      	mov	r2, r3
 80093ee:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80093f2:	4313      	orrs	r3, r2
 80093f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093f8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d104      	bne.n	800940a <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8009400:	8b7b      	ldrh	r3, [r7, #26]
 8009402:	011a      	lsls	r2, r3, #4
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800940a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800940e:	2b00      	cmp	r3, #0
 8009410:	d108      	bne.n	8009424 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009412:	f107 031c 	add.w	r3, r7, #28
 8009416:	4619      	mov	r1, r3
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 f8cf 	bl	80095bc <VL53L0X_GetDeviceParameters>
 800941e:	4603      	mov	r3, r0
 8009420:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8009424:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009428:	2b00      	cmp	r3, #0
 800942a:	d110      	bne.n	800944e <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800942c:	f107 0319 	add.w	r3, r7, #25
 8009430:	4619      	mov	r1, r3
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f991 	bl	800975a <VL53L0X_GetFractionEnable>
 8009438:	4603      	mov	r3, r0
 800943a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800943e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009442:	2b00      	cmp	r3, #0
 8009444:	d103      	bne.n	800944e <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8009446:	7e7a      	ldrb	r2, [r7, #25]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800944e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10e      	bne.n	8009474 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f103 0410 	add.w	r4, r3, #16
 800945c:	f107 051c 	add.w	r5, r7, #28
 8009460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009464:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009466:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800946a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800946c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009470:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8009474:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009478:	2b00      	cmp	r3, #0
 800947a:	d111      	bne.n	80094a0 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 800947c:	f107 0319 	add.w	r3, r7, #25
 8009480:	461a      	mov	r2, r3
 8009482:	2101      	movs	r1, #1
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f004 fccf 	bl	800de28 <VL53L0X_RdByte>
 800948a:	4603      	mov	r3, r0
 800948c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8009490:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009494:	2b00      	cmp	r3, #0
 8009496:	d103      	bne.n	80094a0 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8009498:	7e7a      	ldrb	r2, [r7, #25]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80094a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d107      	bne.n	80094b8 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80094a8:	2200      	movs	r2, #0
 80094aa:	2100      	movs	r1, #0
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 f9c9 	bl	8009844 <VL53L0X_SetSequenceStepEnable>
 80094b2:	4603      	mov	r3, r0
 80094b4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80094b8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d107      	bne.n	80094d0 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80094c0:	2200      	movs	r2, #0
 80094c2:	2102      	movs	r1, #2
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 f9bd 	bl	8009844 <VL53L0X_SetSequenceStepEnable>
 80094ca:	4603      	mov	r3, r0
 80094cc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80094d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d103      	bne.n	80094e0 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2203      	movs	r2, #3
 80094dc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80094e0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d109      	bne.n	80094fc <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 80094e8:	f107 0313 	add.w	r3, r7, #19
 80094ec:	461a      	mov	r2, r3
 80094ee:	2100      	movs	r1, #0
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 f98f 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 80094f6:	4603      	mov	r3, r0
 80094f8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80094fc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009500:	2b00      	cmp	r3, #0
 8009502:	d103      	bne.n	800950c <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009504:	7cfa      	ldrb	r2, [r7, #19]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800950c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009510:	2b00      	cmp	r3, #0
 8009512:	d109      	bne.n	8009528 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8009514:	f107 0313 	add.w	r3, r7, #19
 8009518:	461a      	mov	r2, r3
 800951a:	2101      	movs	r1, #1
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 f979 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 8009522:	4603      	mov	r3, r0
 8009524:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009528:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800952c:	2b00      	cmp	r3, #0
 800952e:	d103      	bne.n	8009538 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009530:	7cfa      	ldrb	r2, [r7, #19]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009538:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800953c:	2b00      	cmp	r3, #0
 800953e:	d109      	bne.n	8009554 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8009540:	f107 030c 	add.w	r3, r7, #12
 8009544:	461a      	mov	r2, r3
 8009546:	2103      	movs	r1, #3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f002 feb3 	bl	800c2b4 <get_sequence_step_timeout>
 800954e:	4603      	mov	r3, r0
 8009550:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009554:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009558:	2b00      	cmp	r3, #0
 800955a:	d103      	bne.n	8009564 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009564:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009568:	2b00      	cmp	r3, #0
 800956a:	d109      	bne.n	8009580 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 800956c:	f107 030c 	add.w	r3, r7, #12
 8009570:	461a      	mov	r2, r3
 8009572:	2104      	movs	r1, #4
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f002 fe9d 	bl	800c2b4 <get_sequence_step_timeout>
 800957a:	4603      	mov	r3, r0
 800957c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009580:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8009584:	2b00      	cmp	r3, #0
 8009586:	d103      	bne.n	8009590 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009590:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8009594:	4618      	mov	r0, r3
 8009596:	3770      	adds	r7, #112	@ 0x70
 8009598:	46bd      	mov	sp, r7
 800959a:	bdb0      	pop	{r4, r5, r7, pc}
 800959c:	20000010 	.word	0x20000010

080095a0 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 80095a8:	239d      	movs	r3, #157	@ 0x9d
 80095aa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 80095ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095c6:	2300      	movs	r3, #0
 80095c8:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	4619      	mov	r1, r3
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 f8b0 	bl	8009734 <VL53L0X_GetDeviceMode>
 80095d4:	4603      	mov	r3, r0
 80095d6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80095d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d107      	bne.n	80095f0 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	3308      	adds	r3, #8
 80095e4:	4619      	mov	r1, r3
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 fa76 	bl	8009ad8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80095ec:	4603      	mov	r3, r0
 80095ee:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80095f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d102      	bne.n	80095fe <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	2200      	movs	r2, #0
 80095fc:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80095fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d107      	bne.n	8009616 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	3310      	adds	r3, #16
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 faac 	bl	8009b6a <VL53L0X_GetXTalkCompensationRateMegaCps>
 8009612:	4603      	mov	r3, r0
 8009614:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8009616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d107      	bne.n	800962e <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	3314      	adds	r3, #20
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f7ff fcc3 	bl	8008fb0 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800962a:	4603      	mov	r3, r0
 800962c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800962e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d134      	bne.n	80096a0 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009636:	2300      	movs	r3, #0
 8009638:	60bb      	str	r3, [r7, #8]
 800963a:	e02a      	b.n	8009692 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800963c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d12a      	bne.n	800969a <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	b299      	uxth	r1, r3
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	3308      	adds	r3, #8
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	683a      	ldr	r2, [r7, #0]
 8009650:	4413      	add	r3, r2
 8009652:	3304      	adds	r3, #4
 8009654:	461a      	mov	r2, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 fbcc 	bl	8009df4 <VL53L0X_GetLimitCheckValue>
 800965c:	4603      	mov	r3, r0
 800965e:	461a      	mov	r2, r3
 8009660:	7bfb      	ldrb	r3, [r7, #15]
 8009662:	4313      	orrs	r3, r2
 8009664:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8009666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d117      	bne.n	800969e <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	b299      	uxth	r1, r3
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	3318      	adds	r3, #24
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	4413      	add	r3, r2
 800967a:	461a      	mov	r2, r3
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fb33 	bl	8009ce8 <VL53L0X_GetLimitCheckEnable>
 8009682:	4603      	mov	r3, r0
 8009684:	461a      	mov	r2, r3
 8009686:	7bfb      	ldrb	r3, [r7, #15]
 8009688:	4313      	orrs	r3, r2
 800968a:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	3301      	adds	r3, #1
 8009690:	60bb      	str	r3, [r7, #8]
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	2b05      	cmp	r3, #5
 8009696:	ddd1      	ble.n	800963c <VL53L0X_GetDeviceParameters+0x80>
 8009698:	e002      	b.n	80096a0 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800969a:	bf00      	nop
 800969c:	e000      	b.n	80096a0 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800969e:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80096a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d107      	bne.n	80096b8 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	333c      	adds	r3, #60	@ 0x3c
 80096ac:	4619      	mov	r1, r3
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 fc2e 	bl	8009f10 <VL53L0X_GetWrapAroundCheckEnable>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80096b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d107      	bne.n	80096d0 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	3304      	adds	r3, #4
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f879 	bl	80097be <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80096cc:	4603      	mov	r3, r0
 80096ce:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80096d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3710      	adds	r7, #16
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80096dc:	b480      	push	{r7}
 80096de:	b085      	sub	sp, #20
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096e8:	2300      	movs	r3, #0
 80096ea:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80096ec:	78fb      	ldrb	r3, [r7, #3]
 80096ee:	2b15      	cmp	r3, #21
 80096f0:	bf8c      	ite	hi
 80096f2:	2201      	movhi	r2, #1
 80096f4:	2200      	movls	r2, #0
 80096f6:	b2d2      	uxtb	r2, r2
 80096f8:	2a00      	cmp	r2, #0
 80096fa:	d10f      	bne.n	800971c <VL53L0X_SetDeviceMode+0x40>
 80096fc:	4a0c      	ldr	r2, [pc, #48]	@ (8009730 <VL53L0X_SetDeviceMode+0x54>)
 80096fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009702:	f003 0301 	and.w	r3, r3, #1
 8009706:	2b00      	cmp	r3, #0
 8009708:	bf14      	ite	ne
 800970a:	2301      	movne	r3, #1
 800970c:	2300      	moveq	r3, #0
 800970e:	b2db      	uxtb	r3, r3
 8009710:	2b00      	cmp	r3, #0
 8009712:	d003      	beq.n	800971c <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	78fa      	ldrb	r2, [r7, #3]
 8009718:	741a      	strb	r2, [r3, #16]
		break;
 800971a:	e001      	b.n	8009720 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800971c:	23f8      	movs	r3, #248	@ 0xf8
 800971e:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009720:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr
 8009730:	0030000b 	.word	0x0030000b

08009734 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8009734:	b480      	push	{r7}
 8009736:	b085      	sub	sp, #20
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800973e:	2300      	movs	r3, #0
 8009740:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	7c1a      	ldrb	r2, [r3, #16]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800974a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800974e:	4618      	mov	r0, r3
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr

0800975a <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b084      	sub	sp, #16
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009764:	2300      	movs	r3, #0
 8009766:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8009768:	683a      	ldr	r2, [r7, #0]
 800976a:	2109      	movs	r1, #9
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f004 fb5b 	bl	800de28 <VL53L0X_RdByte>
 8009772:	4603      	mov	r3, r0
 8009774:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d106      	bne.n	800978c <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	f003 0301 	and.w	r3, r3, #1
 8009786:	b2da      	uxtb	r2, r3
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800978c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009790:	4618      	mov	r0, r3
 8009792:	3710      	adds	r7, #16
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097a2:	2300      	movs	r3, #0
 80097a4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80097a6:	6839      	ldr	r1, [r7, #0]
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f003 fa13 	bl	800cbd4 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80097ae:	4603      	mov	r3, r0
 80097b0:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80097b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3710      	adds	r7, #16
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80097be:	b580      	push	{r7, lr}
 80097c0:	b084      	sub	sp, #16
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097c8:	2300      	movs	r3, #0
 80097ca:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80097cc:	6839      	ldr	r1, [r7, #0]
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f003 fae0 	bl	800cd94 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80097d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	460b      	mov	r3, r1
 80097ee:	70fb      	strb	r3, [r7, #3]
 80097f0:	4613      	mov	r3, r2
 80097f2:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097f4:	2300      	movs	r3, #0
 80097f6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80097f8:	78ba      	ldrb	r2, [r7, #2]
 80097fa:	78fb      	ldrb	r3, [r7, #3]
 80097fc:	4619      	mov	r1, r3
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f002 ff2a 	bl	800c658 <VL53L0X_set_vcsel_pulse_period>
 8009804:	4603      	mov	r3, r0
 8009806:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8009808:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800980c:	4618      	mov	r0, r3
 800980e:	3710      	adds	r7, #16
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	460b      	mov	r3, r1
 800981e:	607a      	str	r2, [r7, #4]
 8009820:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009822:	2300      	movs	r3, #0
 8009824:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8009826:	7afb      	ldrb	r3, [r7, #11]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	4619      	mov	r1, r3
 800982c:	68f8      	ldr	r0, [r7, #12]
 800982e:	f003 f99a 	bl	800cb66 <VL53L0X_get_vcsel_pulse_period>
 8009832:	4603      	mov	r3, r0
 8009834:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8009836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3718      	adds	r7, #24
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	460b      	mov	r3, r1
 800984e:	70fb      	strb	r3, [r7, #3]
 8009850:	4613      	mov	r3, r2
 8009852:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009854:	2300      	movs	r3, #0
 8009856:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009858:	2300      	movs	r3, #0
 800985a:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800985c:	2300      	movs	r3, #0
 800985e:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009860:	f107 030f 	add.w	r3, r7, #15
 8009864:	461a      	mov	r2, r3
 8009866:	2101      	movs	r1, #1
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f004 fadd 	bl	800de28 <VL53L0X_RdByte>
 800986e:	4603      	mov	r3, r0
 8009870:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8009872:	7bfb      	ldrb	r3, [r7, #15]
 8009874:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8009876:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d159      	bne.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800987e:	78bb      	ldrb	r3, [r7, #2]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d12b      	bne.n	80098dc <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8009884:	78fb      	ldrb	r3, [r7, #3]
 8009886:	2b04      	cmp	r3, #4
 8009888:	d825      	bhi.n	80098d6 <VL53L0X_SetSequenceStepEnable+0x92>
 800988a:	a201      	add	r2, pc, #4	@ (adr r2, 8009890 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800988c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009890:	080098a5 	.word	0x080098a5
 8009894:	080098af 	.word	0x080098af
 8009898:	080098b9 	.word	0x080098b9
 800989c:	080098c3 	.word	0x080098c3
 80098a0:	080098cd 	.word	0x080098cd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80098a4:	7dbb      	ldrb	r3, [r7, #22]
 80098a6:	f043 0310 	orr.w	r3, r3, #16
 80098aa:	75bb      	strb	r3, [r7, #22]
				break;
 80098ac:	e041      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80098ae:	7dbb      	ldrb	r3, [r7, #22]
 80098b0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80098b4:	75bb      	strb	r3, [r7, #22]
				break;
 80098b6:	e03c      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80098b8:	7dbb      	ldrb	r3, [r7, #22]
 80098ba:	f043 0304 	orr.w	r3, r3, #4
 80098be:	75bb      	strb	r3, [r7, #22]
				break;
 80098c0:	e037      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80098c2:	7dbb      	ldrb	r3, [r7, #22]
 80098c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098c8:	75bb      	strb	r3, [r7, #22]
				break;
 80098ca:	e032      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80098cc:	7dbb      	ldrb	r3, [r7, #22]
 80098ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098d2:	75bb      	strb	r3, [r7, #22]
				break;
 80098d4:	e02d      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80098d6:	23fc      	movs	r3, #252	@ 0xfc
 80098d8:	75fb      	strb	r3, [r7, #23]
 80098da:	e02a      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80098dc:	78fb      	ldrb	r3, [r7, #3]
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d825      	bhi.n	800992e <VL53L0X_SetSequenceStepEnable+0xea>
 80098e2:	a201      	add	r2, pc, #4	@ (adr r2, 80098e8 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80098e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e8:	080098fd 	.word	0x080098fd
 80098ec:	08009907 	.word	0x08009907
 80098f0:	08009911 	.word	0x08009911
 80098f4:	0800991b 	.word	0x0800991b
 80098f8:	08009925 	.word	0x08009925
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80098fc:	7dbb      	ldrb	r3, [r7, #22]
 80098fe:	f023 0310 	bic.w	r3, r3, #16
 8009902:	75bb      	strb	r3, [r7, #22]
				break;
 8009904:	e015      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8009906:	7dbb      	ldrb	r3, [r7, #22]
 8009908:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800990c:	75bb      	strb	r3, [r7, #22]
				break;
 800990e:	e010      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8009910:	7dbb      	ldrb	r3, [r7, #22]
 8009912:	f023 0304 	bic.w	r3, r3, #4
 8009916:	75bb      	strb	r3, [r7, #22]
				break;
 8009918:	e00b      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800991a:	7dbb      	ldrb	r3, [r7, #22]
 800991c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009920:	75bb      	strb	r3, [r7, #22]
				break;
 8009922:	e006      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8009924:	7dbb      	ldrb	r3, [r7, #22]
 8009926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800992a:	75bb      	strb	r3, [r7, #22]
				break;
 800992c:	e001      	b.n	8009932 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800992e:	23fc      	movs	r3, #252	@ 0xfc
 8009930:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8009932:	7bfb      	ldrb	r3, [r7, #15]
 8009934:	7dba      	ldrb	r2, [r7, #22]
 8009936:	429a      	cmp	r2, r3
 8009938:	d01e      	beq.n	8009978 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800993a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d107      	bne.n	8009952 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8009942:	7dbb      	ldrb	r3, [r7, #22]
 8009944:	461a      	mov	r2, r3
 8009946:	2101      	movs	r1, #1
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f004 f9eb 	bl	800dd24 <VL53L0X_WrByte>
 800994e:	4603      	mov	r3, r0
 8009950:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8009952:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d103      	bne.n	8009962 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	7dba      	ldrb	r2, [r7, #22]
 800995e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8009962:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d106      	bne.n	8009978 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8009970:	6939      	ldr	r1, [r7, #16]
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7ff ff10 	bl	8009798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8009978:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800997c:	4618      	mov	r0, r3
 800997e:	3718      	adds	r7, #24
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8009984:	b480      	push	{r7}
 8009986:	b087      	sub	sp, #28
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	607b      	str	r3, [r7, #4]
 800998e:	460b      	mov	r3, r1
 8009990:	72fb      	strb	r3, [r7, #11]
 8009992:	4613      	mov	r3, r2
 8009994:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009996:	2300      	movs	r3, #0
 8009998:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80099a0:	7afb      	ldrb	r3, [r7, #11]
 80099a2:	2b04      	cmp	r3, #4
 80099a4:	d836      	bhi.n	8009a14 <sequence_step_enabled+0x90>
 80099a6:	a201      	add	r2, pc, #4	@ (adr r2, 80099ac <sequence_step_enabled+0x28>)
 80099a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ac:	080099c1 	.word	0x080099c1
 80099b0:	080099d3 	.word	0x080099d3
 80099b4:	080099e5 	.word	0x080099e5
 80099b8:	080099f7 	.word	0x080099f7
 80099bc:	08009a09 	.word	0x08009a09
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80099c0:	7abb      	ldrb	r3, [r7, #10]
 80099c2:	111b      	asrs	r3, r3, #4
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	701a      	strb	r2, [r3, #0]
		break;
 80099d0:	e022      	b.n	8009a18 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80099d2:	7abb      	ldrb	r3, [r7, #10]
 80099d4:	10db      	asrs	r3, r3, #3
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	f003 0301 	and.w	r3, r3, #1
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	701a      	strb	r2, [r3, #0]
		break;
 80099e2:	e019      	b.n	8009a18 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80099e4:	7abb      	ldrb	r3, [r7, #10]
 80099e6:	109b      	asrs	r3, r3, #2
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	b2da      	uxtb	r2, r3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	701a      	strb	r2, [r3, #0]
		break;
 80099f4:	e010      	b.n	8009a18 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80099f6:	7abb      	ldrb	r3, [r7, #10]
 80099f8:	119b      	asrs	r3, r3, #6
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	f003 0301 	and.w	r3, r3, #1
 8009a00:	b2da      	uxtb	r2, r3
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	701a      	strb	r2, [r3, #0]
		break;
 8009a06:	e007      	b.n	8009a18 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8009a08:	7abb      	ldrb	r3, [r7, #10]
 8009a0a:	09db      	lsrs	r3, r3, #7
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	701a      	strb	r2, [r3, #0]
		break;
 8009a12:	e001      	b.n	8009a18 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009a14:	23fc      	movs	r3, #252	@ 0xfc
 8009a16:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009a18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	371c      	adds	r7, #28
 8009a20:	46bd      	mov	sp, r7
 8009a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a26:	4770      	bx	lr

08009a28 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a32:	2300      	movs	r3, #0
 8009a34:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009a3a:	f107 030e 	add.w	r3, r7, #14
 8009a3e:	461a      	mov	r2, r3
 8009a40:	2101      	movs	r1, #1
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f004 f9f0 	bl	800de28 <VL53L0X_RdByte>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8009a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d107      	bne.n	8009a64 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8009a54:	7bba      	ldrb	r2, [r7, #14]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2100      	movs	r1, #0
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7ff ff92 	bl	8009984 <sequence_step_enabled>
 8009a60:	4603      	mov	r3, r0
 8009a62:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d108      	bne.n	8009a7e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8009a6c:	7bba      	ldrb	r2, [r7, #14]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	3302      	adds	r3, #2
 8009a72:	2101      	movs	r1, #1
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f7ff ff85 	bl	8009984 <sequence_step_enabled>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d108      	bne.n	8009a98 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8009a86:	7bba      	ldrb	r2, [r7, #14]
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	2102      	movs	r1, #2
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f7ff ff78 	bl	8009984 <sequence_step_enabled>
 8009a94:	4603      	mov	r3, r0
 8009a96:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d108      	bne.n	8009ab2 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8009aa0:	7bba      	ldrb	r2, [r7, #14]
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	3303      	adds	r3, #3
 8009aa6:	2103      	movs	r1, #3
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7ff ff6b 	bl	8009984 <sequence_step_enabled>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d108      	bne.n	8009acc <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8009aba:	7bba      	ldrb	r2, [r7, #14]
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	3304      	adds	r3, #4
 8009ac0:	2104      	movs	r1, #4
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f7ff ff5e 	bl	8009984 <sequence_step_enabled>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3710      	adds	r7, #16
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8009ae6:	f107 030c 	add.w	r3, r7, #12
 8009aea:	461a      	mov	r2, r3
 8009aec:	21f8      	movs	r1, #248	@ 0xf8
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f004 f9c4 	bl	800de7c <VL53L0X_RdWord>
 8009af4:	4603      	mov	r3, r0
 8009af6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8009af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d108      	bne.n	8009b12 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8009b00:	f107 0308 	add.w	r3, r7, #8
 8009b04:	461a      	mov	r2, r3
 8009b06:	2104      	movs	r1, #4
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f004 f9ed 	bl	800dee8 <VL53L0X_RdDWord>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10c      	bne.n	8009b34 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8009b1a:	89bb      	ldrh	r3, [r7, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d005      	beq.n	8009b2c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	89ba      	ldrh	r2, [r7, #12]
 8009b24:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3710      	adds	r7, #16
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b085      	sub	sp, #20
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	7f1b      	ldrb	r3, [r3, #28]
 8009b52:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	7bba      	ldrb	r2, [r7, #14]
 8009b58:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8009b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3714      	adds	r7, #20
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8009b6a:	b580      	push	{r7, lr}
 8009b6c:	b086      	sub	sp, #24
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
 8009b72:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b74:	2300      	movs	r3, #0
 8009b76:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8009b78:	f107 030e 	add.w	r3, r7, #14
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	2120      	movs	r1, #32
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f004 f97b 	bl	800de7c <VL53L0X_RdWord>
 8009b86:	4603      	mov	r3, r0
 8009b88:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8009b8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d118      	bne.n	8009bc4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8009b92:	89fb      	ldrh	r3, [r7, #14]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d109      	bne.n	8009bac <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6a1b      	ldr	r3, [r3, #32]
 8009b9c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	771a      	strb	r2, [r3, #28]
 8009baa:	e00b      	b.n	8009bc4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8009bac:	89fb      	ldrh	r3, [r7, #14]
 8009bae:	00db      	lsls	r3, r3, #3
 8009bb0:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	693a      	ldr	r2, [r7, #16]
 8009bb6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	693a      	ldr	r2, [r7, #16]
 8009bbc:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009bc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3718      	adds	r7, #24
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	460b      	mov	r3, r1
 8009bda:	807b      	strh	r3, [r7, #2]
 8009bdc:	4613      	mov	r3, r2
 8009bde:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009be0:	2300      	movs	r3, #0
 8009be2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8009be4:	2300      	movs	r3, #0
 8009be6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8009be8:	2300      	movs	r3, #0
 8009bea:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8009bec:	2300      	movs	r3, #0
 8009bee:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009bf0:	887b      	ldrh	r3, [r7, #2]
 8009bf2:	2b05      	cmp	r3, #5
 8009bf4:	d902      	bls.n	8009bfc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009bf6:	23fc      	movs	r3, #252	@ 0xfc
 8009bf8:	75fb      	strb	r3, [r7, #23]
 8009bfa:	e05b      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8009bfc:	787b      	ldrb	r3, [r7, #1]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d106      	bne.n	8009c10 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8009c02:	2300      	movs	r3, #0
 8009c04:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8009c06:	2300      	movs	r3, #0
 8009c08:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	73bb      	strb	r3, [r7, #14]
 8009c0e:	e00a      	b.n	8009c26 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c10:	887b      	ldrh	r3, [r7, #2]
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	330c      	adds	r3, #12
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	4413      	add	r3, r2
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8009c22:	2301      	movs	r3, #1
 8009c24:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8009c26:	887b      	ldrh	r3, [r7, #2]
 8009c28:	2b05      	cmp	r3, #5
 8009c2a:	d841      	bhi.n	8009cb0 <VL53L0X_SetLimitCheckEnable+0xe0>
 8009c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c34 <VL53L0X_SetLimitCheckEnable+0x64>)
 8009c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c32:	bf00      	nop
 8009c34:	08009c4d 	.word	0x08009c4d
 8009c38:	08009c57 	.word	0x08009c57
 8009c3c:	08009c6d 	.word	0x08009c6d
 8009c40:	08009c77 	.word	0x08009c77
 8009c44:	08009c81 	.word	0x08009c81
 8009c48:	08009c99 	.word	0x08009c99

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	7bfa      	ldrb	r2, [r7, #15]
 8009c50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8009c54:	e02e      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	2144      	movs	r1, #68	@ 0x44
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f004 f883 	bl	800dd6c <VL53L0X_WrWord>
 8009c66:	4603      	mov	r3, r0
 8009c68:	75fb      	strb	r3, [r7, #23]

			break;
 8009c6a:	e023      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	7bfa      	ldrb	r2, [r7, #15]
 8009c70:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8009c74:	e01e      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	7bfa      	ldrb	r2, [r7, #15]
 8009c7a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8009c7e:	e019      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8009c80:	7bbb      	ldrb	r3, [r7, #14]
 8009c82:	005b      	lsls	r3, r3, #1
 8009c84:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009c86:	7b7b      	ldrb	r3, [r7, #13]
 8009c88:	22fe      	movs	r2, #254	@ 0xfe
 8009c8a:	2160      	movs	r1, #96	@ 0x60
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f004 f897 	bl	800ddc0 <VL53L0X_UpdateByte>
 8009c92:	4603      	mov	r3, r0
 8009c94:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8009c96:	e00d      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8009c98:	7bbb      	ldrb	r3, [r7, #14]
 8009c9a:	011b      	lsls	r3, r3, #4
 8009c9c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009c9e:	7b7b      	ldrb	r3, [r7, #13]
 8009ca0:	22ef      	movs	r2, #239	@ 0xef
 8009ca2:	2160      	movs	r1, #96	@ 0x60
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f004 f88b 	bl	800ddc0 <VL53L0X_UpdateByte>
 8009caa:	4603      	mov	r3, r0
 8009cac:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8009cae:	e001      	b.n	8009cb4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009cb0:	23fc      	movs	r3, #252	@ 0xfc
 8009cb2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10f      	bne.n	8009cdc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8009cbc:	787b      	ldrb	r3, [r7, #1]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d106      	bne.n	8009cd0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009cc2:	887b      	ldrh	r3, [r7, #2]
 8009cc4:	687a      	ldr	r2, [r7, #4]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8009cce:	e005      	b.n	8009cdc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009cd0:	887b      	ldrh	r3, [r7, #2]
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009cdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3718      	adds	r7, #24
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b087      	sub	sp, #28
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	607a      	str	r2, [r7, #4]
 8009cf4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009cfa:	897b      	ldrh	r3, [r7, #10]
 8009cfc:	2b05      	cmp	r3, #5
 8009cfe:	d905      	bls.n	8009d0c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009d00:	23fc      	movs	r3, #252	@ 0xfc
 8009d02:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2200      	movs	r2, #0
 8009d08:	701a      	strb	r2, [r3, #0]
 8009d0a:	e008      	b.n	8009d1e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009d0c:	897b      	ldrh	r3, [r7, #10]
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	4413      	add	r3, r2
 8009d12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d16:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	7dba      	ldrb	r2, [r7, #22]
 8009d1c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009d1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	371c      	adds	r7, #28
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr
	...

08009d30 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b086      	sub	sp, #24
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	460b      	mov	r3, r1
 8009d3a:	607a      	str	r2, [r7, #4]
 8009d3c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8009d42:	897b      	ldrh	r3, [r7, #10]
 8009d44:	68fa      	ldr	r2, [r7, #12]
 8009d46:	4413      	add	r3, r2
 8009d48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d4c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8009d4e:	7dbb      	ldrb	r3, [r7, #22]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d107      	bne.n	8009d64 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009d54:	897b      	ldrh	r3, [r7, #10]
 8009d56:	68fa      	ldr	r2, [r7, #12]
 8009d58:	330c      	adds	r3, #12
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	605a      	str	r2, [r3, #4]
 8009d62:	e040      	b.n	8009de6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8009d64:	897b      	ldrh	r3, [r7, #10]
 8009d66:	2b05      	cmp	r3, #5
 8009d68:	d830      	bhi.n	8009dcc <VL53L0X_SetLimitCheckValue+0x9c>
 8009d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d70 <VL53L0X_SetLimitCheckValue+0x40>)
 8009d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d70:	08009d89 	.word	0x08009d89
 8009d74:	08009d91 	.word	0x08009d91
 8009d78:	08009da7 	.word	0x08009da7
 8009d7c:	08009daf 	.word	0x08009daf
 8009d80:	08009db7 	.word	0x08009db7
 8009d84:	08009db7 	.word	0x08009db7

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8009d8e:	e01f      	b.n	8009dd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	461a      	mov	r2, r3
 8009d98:	2144      	movs	r1, #68	@ 0x44
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	f003 ffe6 	bl	800dd6c <VL53L0X_WrWord>
 8009da0:	4603      	mov	r3, r0
 8009da2:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009da4:	e014      	b.n	8009dd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8009dac:	e010      	b.n	8009dd0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8009db4:	e00c      	b.n	8009dd0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	2164      	movs	r1, #100	@ 0x64
 8009dc0:	68f8      	ldr	r0, [r7, #12]
 8009dc2:	f003 ffd3 	bl	800dd6c <VL53L0X_WrWord>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009dca:	e001      	b.n	8009dd0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009dcc:	23fc      	movs	r3, #252	@ 0xfc
 8009dce:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009dd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d106      	bne.n	8009de6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009dd8:	897b      	ldrh	r3, [r7, #10]
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	330c      	adds	r3, #12
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	4413      	add	r3, r2
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009de6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop

08009df4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b088      	sub	sp, #32
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	607a      	str	r2, [r7, #4]
 8009e00:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e02:	2300      	movs	r3, #0
 8009e04:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8009e0a:	897b      	ldrh	r3, [r7, #10]
 8009e0c:	2b05      	cmp	r3, #5
 8009e0e:	d847      	bhi.n	8009ea0 <VL53L0X_GetLimitCheckValue+0xac>
 8009e10:	a201      	add	r2, pc, #4	@ (adr r2, 8009e18 <VL53L0X_GetLimitCheckValue+0x24>)
 8009e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e16:	bf00      	nop
 8009e18:	08009e31 	.word	0x08009e31
 8009e1c:	08009e3d 	.word	0x08009e3d
 8009e20:	08009e63 	.word	0x08009e63
 8009e24:	08009e6f 	.word	0x08009e6f
 8009e28:	08009e7b 	.word	0x08009e7b
 8009e2c:	08009e7b 	.word	0x08009e7b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e34:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8009e36:	2300      	movs	r3, #0
 8009e38:	77bb      	strb	r3, [r7, #30]
		break;
 8009e3a:	e033      	b.n	8009ea4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009e3c:	f107 0316 	add.w	r3, r7, #22
 8009e40:	461a      	mov	r2, r3
 8009e42:	2144      	movs	r1, #68	@ 0x44
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f004 f819 	bl	800de7c <VL53L0X_RdWord>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009e4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d102      	bne.n	8009e5c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009e56:	8afb      	ldrh	r3, [r7, #22]
 8009e58:	025b      	lsls	r3, r3, #9
 8009e5a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	77bb      	strb	r3, [r7, #30]
		break;
 8009e60:	e020      	b.n	8009ea4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e66:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	77bb      	strb	r3, [r7, #30]
		break;
 8009e6c:	e01a      	b.n	8009ea4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e72:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8009e74:	2300      	movs	r3, #0
 8009e76:	77bb      	strb	r3, [r7, #30]
		break;
 8009e78:	e014      	b.n	8009ea4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009e7a:	f107 0316 	add.w	r3, r7, #22
 8009e7e:	461a      	mov	r2, r3
 8009e80:	2164      	movs	r1, #100	@ 0x64
 8009e82:	68f8      	ldr	r0, [r7, #12]
 8009e84:	f003 fffa 	bl	800de7c <VL53L0X_RdWord>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009e8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d102      	bne.n	8009e9a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009e94:	8afb      	ldrh	r3, [r7, #22]
 8009e96:	025b      	lsls	r3, r3, #9
 8009e98:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	77bb      	strb	r3, [r7, #30]
		break;
 8009e9e:	e001      	b.n	8009ea4 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009ea0:	23fc      	movs	r3, #252	@ 0xfc
 8009ea2:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009ea4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d12a      	bne.n	8009f02 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8009eac:	7fbb      	ldrb	r3, [r7, #30]
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d124      	bne.n	8009efc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d110      	bne.n	8009eda <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8009eb8:	897b      	ldrh	r3, [r7, #10]
 8009eba:	68fa      	ldr	r2, [r7, #12]
 8009ebc:	330c      	adds	r3, #12
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	4413      	add	r3, r2
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	69ba      	ldr	r2, [r7, #24]
 8009eca:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009ecc:	897b      	ldrh	r3, [r7, #10]
 8009ece:	68fa      	ldr	r2, [r7, #12]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8009ed8:	e013      	b.n	8009f02 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	69ba      	ldr	r2, [r7, #24]
 8009ede:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009ee0:	897b      	ldrh	r3, [r7, #10]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	330c      	adds	r3, #12
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	4413      	add	r3, r2
 8009eea:	69ba      	ldr	r2, [r7, #24]
 8009eec:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009eee:	897b      	ldrh	r3, [r7, #10]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8009efa:	e002      	b.n	8009f02 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	69ba      	ldr	r2, [r7, #24]
 8009f00:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009f02:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3720      	adds	r7, #32
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop

08009f10 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8009f1e:	f107 030e 	add.w	r3, r7, #14
 8009f22:	461a      	mov	r2, r3
 8009f24:	2101      	movs	r1, #1
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f003 ff7e 	bl	800de28 <VL53L0X_RdByte>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8009f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d10e      	bne.n	8009f56 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8009f38:	7bba      	ldrb	r2, [r7, #14]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8009f40:	7bbb      	ldrb	r3, [r7, #14]
 8009f42:	b25b      	sxtb	r3, r3
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	da03      	bge.n	8009f50 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	701a      	strb	r2, [r3, #0]
 8009f4e:	e002      	b.n	8009f56 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	2200      	movs	r2, #0
 8009f54:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d104      	bne.n	8009f68 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	781a      	ldrb	r2, [r3, #0]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009f68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3710      	adds	r7, #16
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8009f80:	f107 030e 	add.w	r3, r7, #14
 8009f84:	4619      	mov	r1, r3
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f7ff fbd4 	bl	8009734 <VL53L0X_GetDeviceMode>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d107      	bne.n	8009fa8 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d104      	bne.n	8009fa8 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f898 	bl	800a0d4 <VL53L0X_StartMeasurement>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d104      	bne.n	8009fba <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f001 fb33 	bl	800b61c <VL53L0X_measurement_poll_for_completion>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8009fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d106      	bne.n	8009fd0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8009fc2:	7bbb      	ldrb	r3, [r7, #14]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d103      	bne.n	8009fd0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2203      	movs	r2, #3
 8009fcc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8009fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8009fec:	2301      	movs	r3, #1
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	68b9      	ldr	r1, [r7, #8]
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f001 fad5 	bl	800b5a2 <VL53L0X_perform_ref_calibration>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8009ffc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a000:	4618      	mov	r0, r3
 800a002:	3718      	adds	r7, #24
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b086      	sub	sp, #24
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	460b      	mov	r3, r1
 800a012:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a014:	2300      	movs	r3, #0
 800a016:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800a01e:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800a020:	7dbb      	ldrb	r3, [r7, #22]
 800a022:	2b01      	cmp	r3, #1
 800a024:	d005      	beq.n	800a032 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800a026:	7dbb      	ldrb	r3, [r7, #22]
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d002      	beq.n	800a032 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800a02c:	7dbb      	ldrb	r3, [r7, #22]
 800a02e:	2b03      	cmp	r3, #3
 800a030:	d147      	bne.n	800a0c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800a032:	f107 030c 	add.w	r3, r7, #12
 800a036:	f107 0210 	add.w	r2, r7, #16
 800a03a:	2101      	movs	r1, #1
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fbb9 	bl	800a7b4 <VL53L0X_GetInterruptThresholds>
 800a042:	4603      	mov	r3, r0
 800a044:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800a04c:	d803      	bhi.n	800a056 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800a04e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800a050:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800a054:	d935      	bls.n	800a0c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800a056:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d131      	bne.n	800a0c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800a05e:	78fb      	ldrb	r3, [r7, #3]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d006      	beq.n	800a072 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800a064:	491a      	ldr	r1, [pc, #104]	@ (800a0d0 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f002 ff46 	bl	800cef8 <VL53L0X_load_tuning_settings>
 800a06c:	4603      	mov	r3, r0
 800a06e:	75fb      	strb	r3, [r7, #23]
 800a070:	e027      	b.n	800a0c2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800a072:	2204      	movs	r2, #4
 800a074:	21ff      	movs	r1, #255	@ 0xff
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f003 fe54 	bl	800dd24 <VL53L0X_WrByte>
 800a07c:	4603      	mov	r3, r0
 800a07e:	461a      	mov	r2, r3
 800a080:	7dfb      	ldrb	r3, [r7, #23]
 800a082:	4313      	orrs	r3, r2
 800a084:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800a086:	2200      	movs	r2, #0
 800a088:	2170      	movs	r1, #112	@ 0x70
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f003 fe4a 	bl	800dd24 <VL53L0X_WrByte>
 800a090:	4603      	mov	r3, r0
 800a092:	461a      	mov	r2, r3
 800a094:	7dfb      	ldrb	r3, [r7, #23]
 800a096:	4313      	orrs	r3, r2
 800a098:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a09a:	2200      	movs	r2, #0
 800a09c:	21ff      	movs	r1, #255	@ 0xff
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f003 fe40 	bl	800dd24 <VL53L0X_WrByte>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	7dfb      	ldrb	r3, [r7, #23]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	2180      	movs	r1, #128	@ 0x80
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f003 fe36 	bl	800dd24 <VL53L0X_WrByte>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800a0c2:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3718      	adds	r7, #24
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20000104 	.word	0x20000104

0800a0d4 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b086      	sub	sp, #24
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800a0e4:	f107 030e 	add.w	r3, r7, #14
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f7ff fb22 	bl	8009734 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	2180      	movs	r1, #128	@ 0x80
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f003 fe15 	bl	800dd24 <VL53L0X_WrByte>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a0fe:	2201      	movs	r2, #1
 800a100:	21ff      	movs	r1, #255	@ 0xff
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f003 fe0e 	bl	800dd24 <VL53L0X_WrByte>
 800a108:	4603      	mov	r3, r0
 800a10a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a10c:	2200      	movs	r2, #0
 800a10e:	2100      	movs	r1, #0
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f003 fe07 	bl	800dd24 <VL53L0X_WrByte>
 800a116:	4603      	mov	r3, r0
 800a118:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800a120:	461a      	mov	r2, r3
 800a122:	2191      	movs	r1, #145	@ 0x91
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f003 fdfd 	bl	800dd24 <VL53L0X_WrByte>
 800a12a:	4603      	mov	r3, r0
 800a12c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a12e:	2201      	movs	r2, #1
 800a130:	2100      	movs	r1, #0
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f003 fdf6 	bl	800dd24 <VL53L0X_WrByte>
 800a138:	4603      	mov	r3, r0
 800a13a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a13c:	2200      	movs	r2, #0
 800a13e:	21ff      	movs	r1, #255	@ 0xff
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f003 fdef 	bl	800dd24 <VL53L0X_WrByte>
 800a146:	4603      	mov	r3, r0
 800a148:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a14a:	2200      	movs	r2, #0
 800a14c:	2180      	movs	r1, #128	@ 0x80
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f003 fde8 	bl	800dd24 <VL53L0X_WrByte>
 800a154:	4603      	mov	r3, r0
 800a156:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800a158:	7bbb      	ldrb	r3, [r7, #14]
 800a15a:	2b03      	cmp	r3, #3
 800a15c:	d054      	beq.n	800a208 <VL53L0X_StartMeasurement+0x134>
 800a15e:	2b03      	cmp	r3, #3
 800a160:	dc6c      	bgt.n	800a23c <VL53L0X_StartMeasurement+0x168>
 800a162:	2b00      	cmp	r3, #0
 800a164:	d002      	beq.n	800a16c <VL53L0X_StartMeasurement+0x98>
 800a166:	2b01      	cmp	r3, #1
 800a168:	d034      	beq.n	800a1d4 <VL53L0X_StartMeasurement+0x100>
 800a16a:	e067      	b.n	800a23c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800a16c:	2201      	movs	r2, #1
 800a16e:	2100      	movs	r1, #0
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f003 fdd7 	bl	800dd24 <VL53L0X_WrByte>
 800a176:	4603      	mov	r3, r0
 800a178:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
 800a17c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800a17e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d15d      	bne.n	800a242 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800a186:	2300      	movs	r3, #0
 800a188:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d008      	beq.n	800a1a2 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800a190:	f107 030d 	add.w	r3, r7, #13
 800a194:	461a      	mov	r2, r3
 800a196:	2100      	movs	r1, #0
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f003 fe45 	bl	800de28 <VL53L0X_RdByte>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800a1a8:	7b7a      	ldrb	r2, [r7, #13]
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a1b0:	7bfa      	ldrb	r2, [r7, #15]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d107      	bne.n	800a1c6 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800a1b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d103      	bne.n	800a1c6 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a1c4:	d3e1      	bcc.n	800a18a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a1cc:	d339      	bcc.n	800a242 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800a1ce:	23f9      	movs	r3, #249	@ 0xf9
 800a1d0:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800a1d2:	e036      	b.n	800a242 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a1d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d105      	bne.n	800a1e8 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a1dc:	2101      	movs	r1, #1
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f7ff ff12 	bl	800a008 <VL53L0X_CheckAndLoadInterruptSettings>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a1e8:	2202      	movs	r2, #2
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f003 fd99 	bl	800dd24 <VL53L0X_WrByte>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800a1f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d123      	bne.n	800a246 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2204      	movs	r2, #4
 800a202:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800a206:	e01e      	b.n	800a246 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a208:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d105      	bne.n	800a21c <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a210:	2101      	movs	r1, #1
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f7ff fef8 	bl	800a008 <VL53L0X_CheckAndLoadInterruptSettings>
 800a218:	4603      	mov	r3, r0
 800a21a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a21c:	2204      	movs	r2, #4
 800a21e:	2100      	movs	r1, #0
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f003 fd7f 	bl	800dd24 <VL53L0X_WrByte>
 800a226:	4603      	mov	r3, r0
 800a228:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800a22a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10b      	bne.n	800a24a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2204      	movs	r2, #4
 800a236:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800a23a:	e006      	b.n	800a24a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a23c:	23f8      	movs	r3, #248	@ 0xf8
 800a23e:	75fb      	strb	r3, [r7, #23]
 800a240:	e004      	b.n	800a24c <VL53L0X_StartMeasurement+0x178>
		break;
 800a242:	bf00      	nop
 800a244:	e002      	b.n	800a24c <VL53L0X_StartMeasurement+0x178>
		break;
 800a246:	bf00      	nop
 800a248:	e000      	b.n	800a24c <VL53L0X_StartMeasurement+0x178>
		break;
 800a24a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800a24c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3718      	adds	r7, #24
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a262:	2300      	movs	r3, #0
 800a264:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800a26c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800a26e:	7bbb      	ldrb	r3, [r7, #14]
 800a270:	2b04      	cmp	r3, #4
 800a272:	d112      	bne.n	800a29a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800a274:	f107 0308 	add.w	r3, r7, #8
 800a278:	4619      	mov	r1, r3
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fb0e 	bl	800a89c <VL53L0X_GetInterruptMaskStatus>
 800a280:	4603      	mov	r3, r0
 800a282:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	2b04      	cmp	r3, #4
 800a288:	d103      	bne.n	800a292 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	2201      	movs	r2, #1
 800a28e:	701a      	strb	r2, [r3, #0]
 800a290:	e01c      	b.n	800a2cc <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	2200      	movs	r2, #0
 800a296:	701a      	strb	r2, [r3, #0]
 800a298:	e018      	b.n	800a2cc <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800a29a:	f107 030d 	add.w	r3, r7, #13
 800a29e:	461a      	mov	r2, r3
 800a2a0:	2114      	movs	r1, #20
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f003 fdc0 	bl	800de28 <VL53L0X_RdByte>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800a2ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d10b      	bne.n	800a2cc <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800a2b4:	7b7b      	ldrb	r3, [r7, #13]
 800a2b6:	f003 0301 	and.w	r3, r3, #1
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d003      	beq.n	800a2c6 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	701a      	strb	r2, [r3, #0]
 800a2c4:	e002      	b.n	800a2cc <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a2cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3710      	adds	r7, #16
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a2d8:	b5b0      	push	{r4, r5, r7, lr}
 800a2da:	b096      	sub	sp, #88	@ 0x58
 800a2dc:	af02      	add	r7, sp, #8
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800a2e8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800a2ec:	230c      	movs	r3, #12
 800a2ee:	2114      	movs	r1, #20
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f003 fceb 	bl	800dccc <VL53L0X_ReadMulti>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800a2fc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800a300:	2b00      	cmp	r3, #0
 800a302:	f040 80c8 	bne.w	800a496 <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2200      	movs	r2, #0
 800a30a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	2200      	movs	r2, #0
 800a310:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800a312:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a316:	021b      	lsls	r3, r3, #8
 800a318:	b29b      	uxth	r3, r3
 800a31a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a31e:	4413      	add	r3, r2
 800a320:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	2200      	movs	r2, #0
 800a328:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800a32a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a32e:	021b      	lsls	r3, r3, #8
 800a330:	b29b      	uxth	r3, r3
 800a332:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a336:	4413      	add	r3, r2
 800a338:	b29b      	uxth	r3, r3
 800a33a:	025b      	lsls	r3, r3, #9
 800a33c:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a342:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800a344:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a348:	021b      	lsls	r3, r3, #8
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800a350:	4413      	add	r3, r2
 800a352:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800a356:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a35a:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800a360:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a364:	021b      	lsls	r3, r3, #8
 800a366:	b29b      	uxth	r3, r3
 800a368:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800a36c:	4413      	add	r3, r2
 800a36e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800a378:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800a37a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a37e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 800a388:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800a390:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800a394:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a396:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a39a:	d046      	beq.n	800a42a <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800a39c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a39e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800a3a2:	fb02 f303 	mul.w	r3, r2, r3
 800a3a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a3aa:	4a58      	ldr	r2, [pc, #352]	@ (800a50c <VL53L0X_GetRangingMeasurementData+0x234>)
 800a3ac:	fb82 1203 	smull	r1, r2, r2, r3
 800a3b0:	1192      	asrs	r2, r2, #6
 800a3b2:	17db      	asrs	r3, r3, #31
 800a3b4:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800a3b6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a1b      	ldr	r3, [r3, #32]
 800a3be:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	7f1b      	ldrb	r3, [r3, #28]
 800a3c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800a3c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d02c      	beq.n	800a42a <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800a3d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a3d2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800a3d6:	fb02 f303 	mul.w	r3, r2, r3
 800a3da:	121a      	asrs	r2, r3, #8
					<= 0) {
 800a3dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d10d      	bne.n	800a3fe <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800a3e2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d004      	beq.n	800a3f4 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800a3ea:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800a3ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800a3f2:	e016      	b.n	800a422 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800a3f4:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800a3f8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800a3fc:	e011      	b.n	800a422 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800a3fe:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a402:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a404:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800a408:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a40a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800a40e:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800a412:	121b      	asrs	r3, r3, #8
 800a414:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800a416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a418:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800a41a:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800a41e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800a422:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a426:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800a42a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d00d      	beq.n	800a44e <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800a432:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a436:	089b      	lsrs	r3, r3, #2
 800a438:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800a43e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a442:	b2db      	uxtb	r3, r3
 800a444:	019b      	lsls	r3, r3, #6
 800a446:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	75da      	strb	r2, [r3, #23]
 800a44c:	e006      	b.n	800a45c <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800a454:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	2200      	movs	r2, #0
 800a45a:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800a45c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800a460:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800a464:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 800a468:	9301      	str	r3, [sp, #4]
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	4613      	mov	r3, r2
 800a470:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f003 f9de 	bl	800d834 <VL53L0X_get_pal_range_status>
 800a478:	4603      	mov	r3, r0
 800a47a:	461a      	mov	r2, r3
 800a47c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a480:	4313      	orrs	r3, r2
 800a482:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800a486:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d103      	bne.n	800a496 <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800a48e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a496:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d12f      	bne.n	800a4fe <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f107 040c 	add.w	r4, r7, #12
 800a4a4:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 800a4a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a4aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a4ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a4b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800a4b8:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800a4be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800a4c6:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800a4cc:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800a4d2:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800a4d8:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800a4de:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800a4e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 800a4ee:	f107 050c 	add.w	r5, r7, #12
 800a4f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a4f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a4f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a4fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a4fe:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800a502:	4618      	mov	r0, r3
 800a504:	3750      	adds	r7, #80	@ 0x50
 800a506:	46bd      	mov	sp, r7
 800a508:	bdb0      	pop	{r4, r5, r7, pc}
 800a50a:	bf00      	nop
 800a50c:	10624dd3 	.word	0x10624dd3

0800a510 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a51a:	2300      	movs	r3, #0
 800a51c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800a51e:	2100      	movs	r1, #0
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f7ff f8db 	bl	80096dc <VL53L0X_SetDeviceMode>
 800a526:	4603      	mov	r3, r0
 800a528:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a52a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d104      	bne.n	800a53c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7ff fd1e 	bl	8009f74 <VL53L0X_PerformSingleMeasurement>
 800a538:	4603      	mov	r3, r0
 800a53a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a53c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d105      	bne.n	800a550 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800a544:	6839      	ldr	r1, [r7, #0]
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7ff fec6 	bl	800a2d8 <VL53L0X_GetRangingMeasurementData>
 800a54c:	4603      	mov	r3, r0
 800a54e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800a550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d105      	bne.n	800a564 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a558:	2100      	movs	r1, #0
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f95e 	bl	800a81c <VL53L0X_ClearInterruptMask>
 800a560:	4603      	mov	r3, r0
 800a562:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800a564:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	4608      	mov	r0, r1
 800a57a:	4611      	mov	r1, r2
 800a57c:	461a      	mov	r2, r3
 800a57e:	4603      	mov	r3, r0
 800a580:	70fb      	strb	r3, [r7, #3]
 800a582:	460b      	mov	r3, r1
 800a584:	70bb      	strb	r3, [r7, #2]
 800a586:	4613      	mov	r3, r2
 800a588:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a58a:	2300      	movs	r3, #0
 800a58c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800a58e:	78fb      	ldrb	r3, [r7, #3]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d002      	beq.n	800a59a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800a594:	23f6      	movs	r3, #246	@ 0xf6
 800a596:	73fb      	strb	r3, [r7, #15]
 800a598:	e105      	b.n	800a7a6 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800a59a:	78bb      	ldrb	r3, [r7, #2]
 800a59c:	2b14      	cmp	r3, #20
 800a59e:	d110      	bne.n	800a5c2 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a5a0:	7e3b      	ldrb	r3, [r7, #24]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d102      	bne.n	800a5ac <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800a5a6:	2310      	movs	r3, #16
 800a5a8:	73bb      	strb	r3, [r7, #14]
 800a5aa:	e001      	b.n	800a5b0 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800a5b0:	7bbb      	ldrb	r3, [r7, #14]
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	2184      	movs	r1, #132	@ 0x84
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f003 fbb4 	bl	800dd24 <VL53L0X_WrByte>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	73fb      	strb	r3, [r7, #15]
 800a5c0:	e0f1      	b.n	800a7a6 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800a5c2:	78bb      	ldrb	r3, [r7, #2]
 800a5c4:	2b15      	cmp	r3, #21
 800a5c6:	f040 8097 	bne.w	800a6f8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	21ff      	movs	r1, #255	@ 0xff
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f003 fba8 	bl	800dd24 <VL53L0X_WrByte>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	461a      	mov	r2, r3
 800a5d8:	7bfb      	ldrb	r3, [r7, #15]
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a5de:	2200      	movs	r2, #0
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f003 fb9e 	bl	800dd24 <VL53L0X_WrByte>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	7bfb      	ldrb	r3, [r7, #15]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	21ff      	movs	r1, #255	@ 0xff
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f003 fb94 	bl	800dd24 <VL53L0X_WrByte>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	461a      	mov	r2, r3
 800a600:	7bfb      	ldrb	r3, [r7, #15]
 800a602:	4313      	orrs	r3, r2
 800a604:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a606:	2201      	movs	r2, #1
 800a608:	2180      	movs	r1, #128	@ 0x80
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f003 fb8a 	bl	800dd24 <VL53L0X_WrByte>
 800a610:	4603      	mov	r3, r0
 800a612:	461a      	mov	r2, r3
 800a614:	7bfb      	ldrb	r3, [r7, #15]
 800a616:	4313      	orrs	r3, r2
 800a618:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800a61a:	2202      	movs	r2, #2
 800a61c:	2185      	movs	r1, #133	@ 0x85
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f003 fb80 	bl	800dd24 <VL53L0X_WrByte>
 800a624:	4603      	mov	r3, r0
 800a626:	461a      	mov	r2, r3
 800a628:	7bfb      	ldrb	r3, [r7, #15]
 800a62a:	4313      	orrs	r3, r2
 800a62c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800a62e:	2204      	movs	r2, #4
 800a630:	21ff      	movs	r1, #255	@ 0xff
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f003 fb76 	bl	800dd24 <VL53L0X_WrByte>
 800a638:	4603      	mov	r3, r0
 800a63a:	461a      	mov	r2, r3
 800a63c:	7bfb      	ldrb	r3, [r7, #15]
 800a63e:	4313      	orrs	r3, r2
 800a640:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800a642:	2200      	movs	r2, #0
 800a644:	21cd      	movs	r1, #205	@ 0xcd
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f003 fb6c 	bl	800dd24 <VL53L0X_WrByte>
 800a64c:	4603      	mov	r3, r0
 800a64e:	461a      	mov	r2, r3
 800a650:	7bfb      	ldrb	r3, [r7, #15]
 800a652:	4313      	orrs	r3, r2
 800a654:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800a656:	2211      	movs	r2, #17
 800a658:	21cc      	movs	r1, #204	@ 0xcc
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f003 fb62 	bl	800dd24 <VL53L0X_WrByte>
 800a660:	4603      	mov	r3, r0
 800a662:	461a      	mov	r2, r3
 800a664:	7bfb      	ldrb	r3, [r7, #15]
 800a666:	4313      	orrs	r3, r2
 800a668:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800a66a:	2207      	movs	r2, #7
 800a66c:	21ff      	movs	r1, #255	@ 0xff
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f003 fb58 	bl	800dd24 <VL53L0X_WrByte>
 800a674:	4603      	mov	r3, r0
 800a676:	461a      	mov	r2, r3
 800a678:	7bfb      	ldrb	r3, [r7, #15]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800a67e:	2200      	movs	r2, #0
 800a680:	21be      	movs	r1, #190	@ 0xbe
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f003 fb4e 	bl	800dd24 <VL53L0X_WrByte>
 800a688:	4603      	mov	r3, r0
 800a68a:	461a      	mov	r2, r3
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	4313      	orrs	r3, r2
 800a690:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800a692:	2206      	movs	r2, #6
 800a694:	21ff      	movs	r1, #255	@ 0xff
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f003 fb44 	bl	800dd24 <VL53L0X_WrByte>
 800a69c:	4603      	mov	r3, r0
 800a69e:	461a      	mov	r2, r3
 800a6a0:	7bfb      	ldrb	r3, [r7, #15]
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800a6a6:	2209      	movs	r2, #9
 800a6a8:	21cc      	movs	r1, #204	@ 0xcc
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f003 fb3a 	bl	800dd24 <VL53L0X_WrByte>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	461a      	mov	r2, r3
 800a6b4:	7bfb      	ldrb	r3, [r7, #15]
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	21ff      	movs	r1, #255	@ 0xff
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f003 fb30 	bl	800dd24 <VL53L0X_WrByte>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	7bfb      	ldrb	r3, [r7, #15]
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	21ff      	movs	r1, #255	@ 0xff
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f003 fb26 	bl	800dd24 <VL53L0X_WrByte>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	461a      	mov	r2, r3
 800a6dc:	7bfb      	ldrb	r3, [r7, #15]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f003 fb1c 	bl	800dd24 <VL53L0X_WrByte>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	73fb      	strb	r3, [r7, #15]
 800a6f6:	e056      	b.n	800a7a6 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800a6f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d120      	bne.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800a700:	787b      	ldrb	r3, [r7, #1]
 800a702:	2b04      	cmp	r3, #4
 800a704:	d81b      	bhi.n	800a73e <VL53L0X_SetGpioConfig+0x1ce>
 800a706:	a201      	add	r2, pc, #4	@ (adr r2, 800a70c <VL53L0X_SetGpioConfig+0x19c>)
 800a708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70c:	0800a721 	.word	0x0800a721
 800a710:	0800a727 	.word	0x0800a727
 800a714:	0800a72d 	.word	0x0800a72d
 800a718:	0800a733 	.word	0x0800a733
 800a71c:	0800a739 	.word	0x0800a739
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800a720:	2300      	movs	r3, #0
 800a722:	73bb      	strb	r3, [r7, #14]
				break;
 800a724:	e00d      	b.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800a726:	2301      	movs	r3, #1
 800a728:	73bb      	strb	r3, [r7, #14]
				break;
 800a72a:	e00a      	b.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800a72c:	2302      	movs	r3, #2
 800a72e:	73bb      	strb	r3, [r7, #14]
				break;
 800a730:	e007      	b.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800a732:	2303      	movs	r3, #3
 800a734:	73bb      	strb	r3, [r7, #14]
				break;
 800a736:	e004      	b.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800a738:	2304      	movs	r3, #4
 800a73a:	73bb      	strb	r3, [r7, #14]
				break;
 800a73c:	e001      	b.n	800a742 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800a73e:	23f5      	movs	r3, #245	@ 0xf5
 800a740:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800a742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d107      	bne.n	800a75a <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800a74a:	7bbb      	ldrb	r3, [r7, #14]
 800a74c:	461a      	mov	r2, r3
 800a74e:	210a      	movs	r1, #10
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f003 fae7 	bl	800dd24 <VL53L0X_WrByte>
 800a756:	4603      	mov	r3, r0
 800a758:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800a75a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d10f      	bne.n	800a782 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a762:	7e3b      	ldrb	r3, [r7, #24]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d102      	bne.n	800a76e <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800a768:	2300      	movs	r3, #0
 800a76a:	73bb      	strb	r3, [r7, #14]
 800a76c:	e001      	b.n	800a772 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800a76e:	2310      	movs	r3, #16
 800a770:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800a772:	7bbb      	ldrb	r3, [r7, #14]
 800a774:	22ef      	movs	r2, #239	@ 0xef
 800a776:	2184      	movs	r1, #132	@ 0x84
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f003 fb21 	bl	800ddc0 <VL53L0X_UpdateByte>
 800a77e:	4603      	mov	r3, r0
 800a780:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800a782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d103      	bne.n	800a792 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	787a      	ldrb	r2, [r7, #1]
 800a78e:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800a792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d105      	bne.n	800a7a6 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a79a:	2100      	movs	r1, #0
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f83d 	bl	800a81c <VL53L0X_ClearInterruptMask>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a7a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop

0800a7b4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b086      	sub	sp, #24
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	60f8      	str	r0, [r7, #12]
 800a7bc:	607a      	str	r2, [r7, #4]
 800a7be:	603b      	str	r3, [r7, #0]
 800a7c0:	460b      	mov	r3, r1
 800a7c2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800a7c8:	f107 0314 	add.w	r3, r7, #20
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	210e      	movs	r1, #14
 800a7d0:	68f8      	ldr	r0, [r7, #12]
 800a7d2:	f003 fb53 	bl	800de7c <VL53L0X_RdWord>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a7da:	8abb      	ldrh	r3, [r7, #20]
 800a7dc:	045a      	lsls	r2, r3, #17
 800a7de:	4b0e      	ldr	r3, [pc, #56]	@ (800a818 <VL53L0X_GetInterruptThresholds+0x64>)
 800a7e0:	4013      	ands	r3, r2
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800a7e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d10e      	bne.n	800a80c <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800a7ee:	f107 0314 	add.w	r3, r7, #20
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	210c      	movs	r1, #12
 800a7f6:	68f8      	ldr	r0, [r7, #12]
 800a7f8:	f003 fb40 	bl	800de7c <VL53L0X_RdWord>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a800:	8abb      	ldrh	r3, [r7, #20]
 800a802:	045a      	lsls	r2, r3, #17
 800a804:	4b04      	ldr	r3, [pc, #16]	@ (800a818 <VL53L0X_GetInterruptThresholds+0x64>)
 800a806:	4013      	ands	r3, r2
		*pThresholdHigh =
 800a808:	683a      	ldr	r2, [r7, #0]
 800a80a:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a80c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	1ffe0000 	.word	0x1ffe0000

0800a81c <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b084      	sub	sp, #16
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a826:	2300      	movs	r3, #0
 800a828:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800a82a:	2300      	movs	r3, #0
 800a82c:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800a82e:	2201      	movs	r2, #1
 800a830:	210b      	movs	r1, #11
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f003 fa76 	bl	800dd24 <VL53L0X_WrByte>
 800a838:	4603      	mov	r3, r0
 800a83a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800a83c:	2200      	movs	r2, #0
 800a83e:	210b      	movs	r1, #11
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f003 fa6f 	bl	800dd24 <VL53L0X_WrByte>
 800a846:	4603      	mov	r3, r0
 800a848:	461a      	mov	r2, r3
 800a84a:	7bfb      	ldrb	r3, [r7, #15]
 800a84c:	4313      	orrs	r3, r2
 800a84e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800a850:	f107 030d 	add.w	r3, r7, #13
 800a854:	461a      	mov	r2, r3
 800a856:	2113      	movs	r1, #19
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f003 fae5 	bl	800de28 <VL53L0X_RdByte>
 800a85e:	4603      	mov	r3, r0
 800a860:	461a      	mov	r2, r3
 800a862:	7bfb      	ldrb	r3, [r7, #15]
 800a864:	4313      	orrs	r3, r2
 800a866:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800a868:	7bbb      	ldrb	r3, [r7, #14]
 800a86a:	3301      	adds	r3, #1
 800a86c:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800a86e:	7b7b      	ldrb	r3, [r7, #13]
 800a870:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800a874:	2b00      	cmp	r3, #0
 800a876:	d006      	beq.n	800a886 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800a878:	7bbb      	ldrb	r3, [r7, #14]
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d803      	bhi.n	800a886 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800a87e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d0d3      	beq.n	800a82e <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800a886:	7bbb      	ldrb	r3, [r7, #14]
 800a888:	2b02      	cmp	r3, #2
 800a88a:	d901      	bls.n	800a890 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800a88c:	23f4      	movs	r3, #244	@ 0xf4
 800a88e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a890:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800a8aa:	f107 030e 	add.w	r3, r7, #14
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	2113      	movs	r1, #19
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f003 fab8 	bl	800de28 <VL53L0X_RdByte>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800a8bc:	7bbb      	ldrb	r3, [r7, #14]
 800a8be:	f003 0207 	and.w	r2, r3, #7
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800a8c6:	7bbb      	ldrb	r3, [r7, #14]
 800a8c8:	f003 0318 	and.w	r3, r3, #24
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d001      	beq.n	800a8d4 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800a8d0:	23fa      	movs	r3, #250	@ 0xfa
 800a8d2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a8d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	60f8      	str	r0, [r7, #12]
 800a8e8:	60b9      	str	r1, [r7, #8]
 800a8ea:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	68b9      	ldr	r1, [r7, #8]
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f000 fa03 	bl	800ad00 <VL53L0X_perform_ref_spad_management>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800a8fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a902:	4618      	mov	r0, r3
 800a904:	3718      	adds	r7, #24
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800a90a:	b580      	push	{r7, lr}
 800a90c:	b084      	sub	sp, #16
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
 800a912:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a914:	2300      	movs	r3, #0
 800a916:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800a918:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800a91c:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800a91e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a922:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800a924:	f107 0308 	add.w	r3, r7, #8
 800a928:	461a      	mov	r2, r3
 800a92a:	2128      	movs	r1, #40	@ 0x28
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f003 faa5 	bl	800de7c <VL53L0X_RdWord>
 800a932:	4603      	mov	r3, r0
 800a934:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800a936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d11e      	bne.n	800a97c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800a93e:	893b      	ldrh	r3, [r7, #8]
 800a940:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a944:	b29b      	uxth	r3, r3
 800a946:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800a948:	893b      	ldrh	r3, [r7, #8]
 800a94a:	461a      	mov	r2, r3
 800a94c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a950:	429a      	cmp	r2, r3
 800a952:	dd0b      	ble.n	800a96c <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800a954:	893a      	ldrh	r2, [r7, #8]
 800a956:	897b      	ldrh	r3, [r7, #10]
 800a958:	1ad3      	subs	r3, r2, r3
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	b21b      	sxth	r3, r3
 800a95e:	461a      	mov	r2, r3
					* 250;
 800a960:	23fa      	movs	r3, #250	@ 0xfa
 800a962:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	601a      	str	r2, [r3, #0]
 800a96a:	e007      	b.n	800a97c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800a96c:	893b      	ldrh	r3, [r7, #8]
 800a96e:	b21b      	sxth	r3, r3
 800a970:	461a      	mov	r2, r3
 800a972:	23fa      	movs	r3, #250	@ 0xfa
 800a974:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800a97c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a980:	4618      	mov	r0, r3
 800a982:	3710      	adds	r7, #16
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800a988:	b480      	push	{r7}
 800a98a:	b08b      	sub	sp, #44	@ 0x2c
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	607a      	str	r2, [r7, #4]
 800a994:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800a996:	2308      	movs	r3, #8
 800a998:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800a99a:	2300      	movs	r3, #0
 800a99c:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a4:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800a9a6:	687a      	ldr	r2, [r7, #4]
 800a9a8:	69bb      	ldr	r3, [r7, #24]
 800a9aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ae:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	69ba      	ldr	r2, [r7, #24]
 800a9b4:	fbb3 f2f2 	udiv	r2, r3, r2
 800a9b8:	69b9      	ldr	r1, [r7, #24]
 800a9ba:	fb01 f202 	mul.w	r2, r1, r2
 800a9be:	1a9b      	subs	r3, r3, r2
 800a9c0:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9c6:	e030      	b.n	800aa2a <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800a9cc:	68fa      	ldr	r2, [r7, #12]
 800a9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d0:	4413      	add	r3, r2
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800a9d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d11e      	bne.n	800aa1c <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800a9de:	7ffa      	ldrb	r2, [r7, #31]
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	fa42 f303 	asr.w	r3, r2, r3
 800a9e6:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800a9ec:	e016      	b.n	800aa1c <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800a9ee:	7ffb      	ldrb	r3, [r7, #31]
 800a9f0:	f003 0301 	and.w	r3, r3, #1
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d00b      	beq.n	800aa10 <get_next_good_spad+0x88>
				success = 1;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800a9fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9fe:	69ba      	ldr	r2, [r7, #24]
 800aa00:	fb03 f202 	mul.w	r2, r3, r2
 800aa04:	6a3b      	ldr	r3, [r7, #32]
 800aa06:	4413      	add	r3, r2
 800aa08:	461a      	mov	r2, r3
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	601a      	str	r2, [r3, #0]
				break;
 800aa0e:	e009      	b.n	800aa24 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800aa10:	7ffb      	ldrb	r3, [r7, #31]
 800aa12:	085b      	lsrs	r3, r3, #1
 800aa14:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800aa1c:	6a3a      	ldr	r2, [r7, #32]
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d3e4      	bcc.n	800a9ee <get_next_good_spad+0x66>
				coarseIndex++) {
 800aa24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa26:	3301      	adds	r3, #1
 800aa28:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800aa2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d202      	bcs.n	800aa38 <get_next_good_spad+0xb0>
 800aa32:	7fbb      	ldrb	r3, [r7, #30]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d0c7      	beq.n	800a9c8 <get_next_good_spad+0x40>
		}
	}
}
 800aa38:	bf00      	nop
 800aa3a:	372c      	adds	r7, #44	@ 0x2c
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	099b      	lsrs	r3, r3, #6
 800aa54:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800aa56:	4a07      	ldr	r2, [pc, #28]	@ (800aa74 <is_aperture+0x30>)
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d101      	bne.n	800aa66 <is_aperture+0x22>
		isAperture = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800aa66:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3714      	adds	r7, #20
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr
 800aa74:	200002bc 	.word	0x200002bc

0800aa78 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b089      	sub	sp, #36	@ 0x24
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	60f8      	str	r0, [r7, #12]
 800aa80:	60b9      	str	r1, [r7, #8]
 800aa82:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800aa84:	2300      	movs	r3, #0
 800aa86:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800aa88:	2308      	movs	r3, #8
 800aa8a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	69bb      	ldr	r3, [r7, #24]
 800aa90:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa94:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	69ba      	ldr	r2, [r7, #24]
 800aa9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa9e:	69b9      	ldr	r1, [r7, #24]
 800aaa0:	fb01 f202 	mul.w	r2, r1, r2
 800aaa4:	1a9b      	subs	r3, r3, r2
 800aaa6:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800aaa8:	697a      	ldr	r2, [r7, #20]
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d302      	bcc.n	800aab6 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800aab0:	23ce      	movs	r3, #206	@ 0xce
 800aab2:	77fb      	strb	r3, [r7, #31]
 800aab4:	e010      	b.n	800aad8 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	4413      	add	r3, r2
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	b25a      	sxtb	r2, r3
 800aac0:	2101      	movs	r1, #1
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	fa01 f303 	lsl.w	r3, r1, r3
 800aac8:	b25b      	sxtb	r3, r3
 800aaca:	4313      	orrs	r3, r2
 800aacc:	b259      	sxtb	r1, r3
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	4413      	add	r3, r2
 800aad4:	b2ca      	uxtb	r2, r1
 800aad6:	701a      	strb	r2, [r3, #0]

	return status;
 800aad8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3724      	adds	r7, #36	@ 0x24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b084      	sub	sp, #16
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800aaf2:	2306      	movs	r3, #6
 800aaf4:	683a      	ldr	r2, [r7, #0]
 800aaf6:	21b0      	movs	r1, #176	@ 0xb0
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f003 f8b7 	bl	800dc6c <VL53L0X_WriteMulti>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800ab02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3710      	adds	r7, #16
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}

0800ab0e <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800ab0e:	b580      	push	{r7, lr}
 800ab10:	b084      	sub	sp, #16
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
 800ab16:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800ab18:	2306      	movs	r3, #6
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	21b0      	movs	r1, #176	@ 0xb0
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f003 f8d4 	bl	800dccc <VL53L0X_ReadMulti>
 800ab24:	4603      	mov	r3, r0
 800ab26:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800ab28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b08c      	sub	sp, #48	@ 0x30
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	607a      	str	r2, [r7, #4]
 800ab3e:	603b      	str	r3, [r7, #0]
 800ab40:	460b      	mov	r3, r1
 800ab42:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ab44:	2300      	movs	r3, #0
 800ab46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800ab4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab4c:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab50:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800ab52:	2300      	movs	r3, #0
 800ab54:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab56:	e02b      	b.n	800abb0 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800ab58:	f107 031c 	add.w	r3, r7, #28
 800ab5c:	6a3a      	ldr	r2, [r7, #32]
 800ab5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f7ff ff11 	bl	800a988 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab6c:	d103      	bne.n	800ab76 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ab6e:	23ce      	movs	r3, #206	@ 0xce
 800ab70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800ab74:	e020      	b.n	800abb8 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800ab76:	69fb      	ldr	r3, [r7, #28]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab7c:	4413      	add	r3, r2
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7ff ff60 	bl	800aa44 <is_aperture>
 800ab84:	4603      	mov	r3, r0
 800ab86:	461a      	mov	r2, r3
 800ab88:	7afb      	ldrb	r3, [r7, #11]
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d003      	beq.n	800ab96 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ab8e:	23ce      	movs	r3, #206	@ 0xce
 800ab90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800ab94:	e010      	b.n	800abb8 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800ab9a:	6a3a      	ldr	r2, [r7, #32]
 800ab9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ab9e:	6838      	ldr	r0, [r7, #0]
 800aba0:	f7ff ff6a 	bl	800aa78 <enable_spad_bit>
		currentSpad++;
 800aba4:	6a3b      	ldr	r3, [r7, #32]
 800aba6:	3301      	adds	r3, #1
 800aba8:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800abaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abac:	3301      	adds	r3, #1
 800abae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d3cf      	bcc.n	800ab58 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800abb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abba:	6a3a      	ldr	r2, [r7, #32]
 800abbc:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800abbe:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d106      	bne.n	800abd4 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800abc6:	6839      	ldr	r1, [r7, #0]
 800abc8:	68f8      	ldr	r0, [r7, #12]
 800abca:	f7ff ff8d 	bl	800aae8 <set_ref_spad_map>
 800abce:	4603      	mov	r3, r0
 800abd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800abd4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d121      	bne.n	800ac20 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800abdc:	f107 0314 	add.w	r3, r7, #20
 800abe0:	4619      	mov	r1, r3
 800abe2:	68f8      	ldr	r0, [r7, #12]
 800abe4:	f7ff ff93 	bl	800ab0e <get_ref_spad_map>
 800abe8:	4603      	mov	r3, r0
 800abea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800abee:	2300      	movs	r3, #0
 800abf0:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800abf2:	e011      	b.n	800ac18 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf8:	4413      	add	r3, r2
 800abfa:	781a      	ldrb	r2, [r3, #0]
 800abfc:	f107 0114 	add.w	r1, r7, #20
 800ac00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac02:	440b      	add	r3, r1
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d003      	beq.n	800ac12 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ac0a:	23ce      	movs	r3, #206	@ 0xce
 800ac0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800ac10:	e006      	b.n	800ac20 <enable_ref_spads+0xec>
			}
			i++;
 800ac12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac14:	3301      	adds	r3, #1
 800ac16:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800ac18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d3e9      	bcc.n	800abf4 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800ac20:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3730      	adds	r7, #48	@ 0x30
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08a      	sub	sp, #40	@ 0x28
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ac36:	2300      	movs	r3, #0
 800ac38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800ac48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800ac4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d107      	bne.n	800ac64 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800ac54:	22c0      	movs	r2, #192	@ 0xc0
 800ac56:	2101      	movs	r1, #1
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f003 f863 	bl	800dd24 <VL53L0X_WrByte>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800ac64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d108      	bne.n	800ac7e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800ac6c:	f107 0308 	add.w	r3, r7, #8
 800ac70:	4619      	mov	r1, r3
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f7ff fc4c 	bl	800a510 <VL53L0X_PerformSingleRangingMeasurement>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800ac7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d107      	bne.n	800ac96 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ac86:	2201      	movs	r2, #1
 800ac88:	21ff      	movs	r1, #255	@ 0xff
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f003 f84a 	bl	800dd24 <VL53L0X_WrByte>
 800ac90:	4603      	mov	r3, r0
 800ac92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 800ac96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d107      	bne.n	800acae <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	21b6      	movs	r1, #182	@ 0xb6
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f003 f8ea 	bl	800de7c <VL53L0X_RdWord>
 800aca8:	4603      	mov	r3, r0
 800acaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800acae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d107      	bne.n	800acc6 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800acb6:	2200      	movs	r2, #0
 800acb8:	21ff      	movs	r1, #255	@ 0xff
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f003 f832 	bl	800dd24 <VL53L0X_WrByte>
 800acc0:	4603      	mov	r3, r0
 800acc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800acc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800acca:	2b00      	cmp	r3, #0
 800accc:	d112      	bne.n	800acf4 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800acce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800acd2:	461a      	mov	r2, r3
 800acd4:	2101      	movs	r1, #1
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f003 f824 	bl	800dd24 <VL53L0X_WrByte>
 800acdc:	4603      	mov	r3, r0
 800acde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800ace2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d104      	bne.n	800acf4 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800acf0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 800acf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3728      	adds	r7, #40	@ 0x28
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800ad00:	b590      	push	{r4, r7, lr}
 800ad02:	b09d      	sub	sp, #116	@ 0x74
 800ad04:	af06      	add	r7, sp, #24
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800ad12:	23b4      	movs	r3, #180	@ 0xb4
 800ad14:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800ad18:	2303      	movs	r3, #3
 800ad1a:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 800ad1c:	232c      	movs	r3, #44	@ 0x2c
 800ad1e:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800ad20:	2300      	movs	r3, #0
 800ad22:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 800ad24:	2300      	movs	r3, #0
 800ad26:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800ad2c:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800ad30:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800ad32:	2300      	movs	r3, #0
 800ad34:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800ad36:	2300      	movs	r3, #0
 800ad38:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800ad3a:	2306      	movs	r3, #6
 800ad3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 800ad42:	2300      	movs	r3, #0
 800ad44:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800ad46:	2300      	movs	r3, #0
 800ad48:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800ad50:	2300      	movs	r3, #0
 800ad52:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800ad54:	2300      	movs	r3, #0
 800ad56:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 800ad64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800ad66:	2300      	movs	r3, #0
 800ad68:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad6a:	e009      	b.n	800ad80 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800ad6c:	68fa      	ldr	r2, [r7, #12]
 800ad6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad70:	4413      	add	r3, r2
 800ad72:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800ad76:	2200      	movs	r2, #0
 800ad78:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800ad7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d3f1      	bcc.n	800ad6c <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ad88:	2201      	movs	r2, #1
 800ad8a:	21ff      	movs	r1, #255	@ 0xff
 800ad8c:	68f8      	ldr	r0, [r7, #12]
 800ad8e:	f002 ffc9 	bl	800dd24 <VL53L0X_WrByte>
 800ad92:	4603      	mov	r3, r0
 800ad94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800ad98:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d107      	bne.n	800adb0 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800ada0:	2200      	movs	r2, #0
 800ada2:	214f      	movs	r1, #79	@ 0x4f
 800ada4:	68f8      	ldr	r0, [r7, #12]
 800ada6:	f002 ffbd 	bl	800dd24 <VL53L0X_WrByte>
 800adaa:	4603      	mov	r3, r0
 800adac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800adb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d107      	bne.n	800adc8 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800adb8:	222c      	movs	r2, #44	@ 0x2c
 800adba:	214e      	movs	r1, #78	@ 0x4e
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f002 ffb1 	bl	800dd24 <VL53L0X_WrByte>
 800adc2:	4603      	mov	r3, r0
 800adc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800adc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d107      	bne.n	800ade0 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800add0:	2200      	movs	r2, #0
 800add2:	21ff      	movs	r1, #255	@ 0xff
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f002 ffa5 	bl	800dd24 <VL53L0X_WrByte>
 800adda:	4603      	mov	r3, r0
 800addc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800ade0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d109      	bne.n	800adfc <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800ade8:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800adec:	461a      	mov	r2, r3
 800adee:	21b6      	movs	r1, #182	@ 0xb6
 800adf0:	68f8      	ldr	r0, [r7, #12]
 800adf2:	f002 ff97 	bl	800dd24 <VL53L0X_WrByte>
 800adf6:	4603      	mov	r3, r0
 800adf8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800adfc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d107      	bne.n	800ae14 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800ae04:	2200      	movs	r2, #0
 800ae06:	2180      	movs	r1, #128	@ 0x80
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f002 ff8b 	bl	800dd24 <VL53L0X_WrByte>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800ae14:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d10a      	bne.n	800ae32 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800ae1c:	f107 0210 	add.w	r2, r7, #16
 800ae20:	f107 0111 	add.w	r1, r7, #17
 800ae24:	2300      	movs	r3, #0
 800ae26:	68f8      	ldr	r0, [r7, #12]
 800ae28:	f000 fbbb 	bl	800b5a2 <VL53L0X_perform_ref_calibration>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800ae32:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d121      	bne.n	800ae7e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 800ae3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae40:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800ae42:	2300      	movs	r3, #0
 800ae44:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800ae46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae48:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 800ae56:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800ae5a:	f107 0218 	add.w	r2, r7, #24
 800ae5e:	9204      	str	r2, [sp, #16]
 800ae60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae62:	9203      	str	r2, [sp, #12]
 800ae64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ae66:	9202      	str	r2, [sp, #8]
 800ae68:	9301      	str	r3, [sp, #4]
 800ae6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae6c:	9300      	str	r3, [sp, #0]
 800ae6e:	4623      	mov	r3, r4
 800ae70:	4602      	mov	r2, r0
 800ae72:	68f8      	ldr	r0, [r7, #12]
 800ae74:	f7ff fe5e 	bl	800ab34 <enable_ref_spads>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ae7e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d174      	bne.n	800af70 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800ae86:	69bb      	ldr	r3, [r7, #24]
 800ae88:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 800ae8a:	f107 0312 	add.w	r3, r7, #18
 800ae8e:	4619      	mov	r1, r3
 800ae90:	68f8      	ldr	r0, [r7, #12]
 800ae92:	f7ff fecb 	bl	800ac2c <perform_ref_signal_measurement>
 800ae96:	4603      	mov	r3, r0
 800ae98:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800ae9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d161      	bne.n	800af68 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800aea4:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800aea6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d25d      	bcs.n	800af68 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800aeac:	2300      	movs	r3, #0
 800aeae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aeb0:	e009      	b.n	800aec6 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800aeb2:	68fa      	ldr	r2, [r7, #12]
 800aeb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aeb6:	4413      	add	r3, r2
 800aeb8:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800aebc:	2200      	movs	r2, #0
 800aebe:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800aec0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aec2:	3301      	adds	r3, #1
 800aec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aec6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d3f1      	bcc.n	800aeb2 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800aece:	e002      	b.n	800aed6 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800aed0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aed2:	3301      	adds	r3, #1
 800aed4:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800aed6:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800aeda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aedc:	4413      	add	r3, r2
 800aede:	4618      	mov	r0, r3
 800aee0:	f7ff fdb0 	bl	800aa44 <is_aperture>
 800aee4:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d103      	bne.n	800aef2 <VL53L0X_perform_ref_spad_management+0x1f2>
 800aeea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aeec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d3ee      	bcc.n	800aed0 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800aef2:	2301      	movs	r3, #1
 800aef4:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800aef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aef8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800af06:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800af0a:	f107 0218 	add.w	r2, r7, #24
 800af0e:	9204      	str	r2, [sp, #16]
 800af10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af12:	9203      	str	r2, [sp, #12]
 800af14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800af16:	9202      	str	r2, [sp, #8]
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	4623      	mov	r3, r4
 800af20:	4602      	mov	r2, r0
 800af22:	68f8      	ldr	r0, [r7, #12]
 800af24:	f7ff fe06 	bl	800ab34 <enable_ref_spads>
 800af28:	4603      	mov	r3, r0
 800af2a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800af2e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800af32:	2b00      	cmp	r3, #0
 800af34:	d11b      	bne.n	800af6e <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800af3a:	f107 0312 	add.w	r3, r7, #18
 800af3e:	4619      	mov	r1, r3
 800af40:	68f8      	ldr	r0, [r7, #12]
 800af42:	f7ff fe73 	bl	800ac2c <perform_ref_signal_measurement>
 800af46:	4603      	mov	r3, r0
 800af48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800af4c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800af50:	2b00      	cmp	r3, #0
 800af52:	d10c      	bne.n	800af6e <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800af54:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800af56:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800af58:	429a      	cmp	r2, r3
 800af5a:	d208      	bcs.n	800af6e <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800af5c:	2301      	movs	r3, #1
 800af5e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 800af62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af64:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800af66:	e002      	b.n	800af6e <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800af68:	2300      	movs	r3, #0
 800af6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af6c:	e000      	b.n	800af70 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800af6e:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800af70:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800af74:	2b00      	cmp	r3, #0
 800af76:	f040 80af 	bne.w	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800af7a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800af7c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800af7e:	429a      	cmp	r2, r3
 800af80:	f240 80aa 	bls.w	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800af84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af86:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 800af8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af8c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 800af94:	f107 031c 	add.w	r3, r7, #28
 800af98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af9a:	4618      	mov	r0, r3
 800af9c:	f003 ff2b 	bl	800edf6 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800afa0:	8a7b      	ldrh	r3, [r7, #18]
 800afa2:	461a      	mov	r2, r3
 800afa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800afa6:	1ad3      	subs	r3, r2, r3
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	bfb8      	it	lt
 800afac:	425b      	neglt	r3, r3
 800afae:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800afb6:	e086      	b.n	800b0c6 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 800afbe:	f107 0314 	add.w	r3, r7, #20
 800afc2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800afc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afc6:	f7ff fcdf 	bl	800a988 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd0:	d103      	bne.n	800afda <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800afd2:	23ce      	movs	r3, #206	@ 0xce
 800afd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 800afd8:	e07e      	b.n	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800afda:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800afde:	697a      	ldr	r2, [r7, #20]
 800afe0:	4413      	add	r3, r2
 800afe2:	4618      	mov	r0, r3
 800afe4:	f7ff fd2e 	bl	800aa44 <is_aperture>
 800afe8:	4603      	mov	r3, r0
 800afea:	461a      	mov	r2, r3
 800afec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afee:	4293      	cmp	r3, r2
 800aff0:	d003      	beq.n	800affa <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800aff2:	2301      	movs	r3, #1
 800aff4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 800aff8:	e06e      	b.n	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800affa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800affc:	3301      	adds	r3, #1
 800affe:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 800b00a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b00c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b00e:	4618      	mov	r0, r3
 800b010:	f7ff fd32 	bl	800aa78 <enable_spad_bit>
 800b014:	4603      	mov	r3, r0
 800b016:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800b01a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d10c      	bne.n	800b03c <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800b022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b024:	3301      	adds	r3, #1
 800b026:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 800b02e:	4619      	mov	r1, r3
 800b030:	68f8      	ldr	r0, [r7, #12]
 800b032:	f7ff fd59 	bl	800aae8 <set_ref_spad_map>
 800b036:	4603      	mov	r3, r0
 800b038:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800b03c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800b040:	2b00      	cmp	r3, #0
 800b042:	d146      	bne.n	800b0d2 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800b044:	f107 0312 	add.w	r3, r7, #18
 800b048:	4619      	mov	r1, r3
 800b04a:	68f8      	ldr	r0, [r7, #12]
 800b04c:	f7ff fdee 	bl	800ac2c <perform_ref_signal_measurement>
 800b050:	4603      	mov	r3, r0
 800b052:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800b056:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d13b      	bne.n	800b0d6 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800b05e:	8a7b      	ldrh	r3, [r7, #18]
 800b060:	461a      	mov	r2, r3
 800b062:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b064:	1ad3      	subs	r3, r2, r3
 800b066:	2b00      	cmp	r3, #0
 800b068:	bfb8      	it	lt
 800b06a:	425b      	neglt	r3, r3
 800b06c:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 800b06e:	8a7b      	ldrh	r3, [r7, #18]
 800b070:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b072:	429a      	cmp	r2, r3
 800b074:	d21c      	bcs.n	800b0b0 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800b076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d914      	bls.n	800b0a8 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800b07e:	f107 031c 	add.w	r3, r7, #28
 800b082:	4619      	mov	r1, r3
 800b084:	68f8      	ldr	r0, [r7, #12]
 800b086:	f7ff fd2f 	bl	800aae8 <set_ref_spad_map>
 800b08a:	4603      	mov	r3, r0
 800b08c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 800b096:	f107 011c 	add.w	r1, r7, #28
 800b09a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b09c:	4618      	mov	r0, r3
 800b09e:	f003 feaa 	bl	800edf6 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800b0a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ae:	e00a      	b.n	800b0c6 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800b0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b2:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 800b0ba:	f107 031c 	add.w	r3, r7, #28
 800b0be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f003 fe98 	bl	800edf6 <memcpy>
		while (!complete) {
 800b0c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f43f af74 	beq.w	800afb8 <VL53L0X_perform_ref_spad_management+0x2b8>
 800b0d0:	e002      	b.n	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800b0d2:	bf00      	nop
 800b0d4:	e000      	b.n	800b0d8 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800b0d6:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b0d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d115      	bne.n	800b10c <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b0e4:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800b0ec:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	b2da      	uxtb	r2, r3
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	781a      	ldrb	r2, [r3, #0]
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800b10c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800b110:	4618      	mov	r0, r3
 800b112:	375c      	adds	r7, #92	@ 0x5c
 800b114:	46bd      	mov	sp, r7
 800b116:	bd90      	pop	{r4, r7, pc}

0800b118 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800b118:	b590      	push	{r4, r7, lr}
 800b11a:	b093      	sub	sp, #76	@ 0x4c
 800b11c:	af06      	add	r7, sp, #24
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	60b9      	str	r1, [r7, #8]
 800b122:	4613      	mov	r3, r2
 800b124:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b126:	2300      	movs	r3, #0
 800b128:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 800b12c:	2300      	movs	r3, #0
 800b12e:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 800b130:	23b4      	movs	r3, #180	@ 0xb4
 800b132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800b136:	2306      	movs	r3, #6
 800b138:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800b13a:	232c      	movs	r3, #44	@ 0x2c
 800b13c:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b13e:	2201      	movs	r2, #1
 800b140:	21ff      	movs	r1, #255	@ 0xff
 800b142:	68f8      	ldr	r0, [r7, #12]
 800b144:	f002 fdee 	bl	800dd24 <VL53L0X_WrByte>
 800b148:	4603      	mov	r3, r0
 800b14a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b14e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b152:	2b00      	cmp	r3, #0
 800b154:	d107      	bne.n	800b166 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800b156:	2200      	movs	r2, #0
 800b158:	214f      	movs	r1, #79	@ 0x4f
 800b15a:	68f8      	ldr	r0, [r7, #12]
 800b15c:	f002 fde2 	bl	800dd24 <VL53L0X_WrByte>
 800b160:	4603      	mov	r3, r0
 800b162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800b166:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d107      	bne.n	800b17e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800b16e:	222c      	movs	r2, #44	@ 0x2c
 800b170:	214e      	movs	r1, #78	@ 0x4e
 800b172:	68f8      	ldr	r0, [r7, #12]
 800b174:	f002 fdd6 	bl	800dd24 <VL53L0X_WrByte>
 800b178:	4603      	mov	r3, r0
 800b17a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800b17e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b182:	2b00      	cmp	r3, #0
 800b184:	d107      	bne.n	800b196 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b186:	2200      	movs	r2, #0
 800b188:	21ff      	movs	r1, #255	@ 0xff
 800b18a:	68f8      	ldr	r0, [r7, #12]
 800b18c:	f002 fdca 	bl	800dd24 <VL53L0X_WrByte>
 800b190:	4603      	mov	r3, r0
 800b192:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b196:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d109      	bne.n	800b1b2 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800b19e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	21b6      	movs	r1, #182	@ 0xb6
 800b1a6:	68f8      	ldr	r0, [r7, #12]
 800b1a8:	f002 fdbc 	bl	800dd24 <VL53L0X_WrByte>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1b6:	e009      	b.n	800b1cc <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1bc:	4413      	add	r3, r2
 800b1be:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1ce:	69fb      	ldr	r3, [r7, #28]
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d3f1      	bcc.n	800b1b8 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800b1d4:	79fb      	ldrb	r3, [r7, #7]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d011      	beq.n	800b1fe <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b1da:	e002      	b.n	800b1e2 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800b1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1de:	3301      	adds	r3, #1
 800b1e0:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b1e2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e8:	4413      	add	r3, r2
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7ff fc2a 	bl	800aa44 <is_aperture>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d103      	bne.n	800b1fe <VL53L0X_set_reference_spads+0xe6>
 800b1f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d3ee      	bcc.n	800b1dc <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 800b20a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b20e:	79f9      	ldrb	r1, [r7, #7]
 800b210:	f107 0214 	add.w	r2, r7, #20
 800b214:	9204      	str	r2, [sp, #16]
 800b216:	68ba      	ldr	r2, [r7, #8]
 800b218:	9203      	str	r2, [sp, #12]
 800b21a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b21c:	9202      	str	r2, [sp, #8]
 800b21e:	9301      	str	r3, [sp, #4]
 800b220:	69fb      	ldr	r3, [r7, #28]
 800b222:	9300      	str	r3, [sp, #0]
 800b224:	4623      	mov	r3, r4
 800b226:	4602      	mov	r2, r0
 800b228:	68f8      	ldr	r0, [r7, #12]
 800b22a:	f7ff fc83 	bl	800ab34 <enable_ref_spads>
 800b22e:	4603      	mov	r3, r0
 800b230:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800b234:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d10c      	bne.n	800b256 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	b2da      	uxtb	r2, r3
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	79fa      	ldrb	r2, [r7, #7]
 800b252:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800b256:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3734      	adds	r7, #52	@ 0x34
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd90      	pop	{r4, r7, pc}

0800b262 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b084      	sub	sp, #16
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
 800b26a:	460b      	mov	r3, r1
 800b26c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b26e:	2300      	movs	r3, #0
 800b270:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d10a      	bne.n	800b290 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800b27a:	78fb      	ldrb	r3, [r7, #3]
 800b27c:	f043 0301 	orr.w	r3, r3, #1
 800b280:	b2db      	uxtb	r3, r3
 800b282:	461a      	mov	r2, r3
 800b284:	2100      	movs	r1, #0
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f002 fd4c 	bl	800dd24 <VL53L0X_WrByte>
 800b28c:	4603      	mov	r3, r0
 800b28e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800b290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d104      	bne.n	800b2a2 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 f9bf 	bl	800b61c <VL53L0X_measurement_poll_for_completion>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b2a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d105      	bne.n	800b2b6 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7ff fab5 	bl	800a81c <VL53L0X_ClearInterruptMask>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b2b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d106      	bne.n	800b2cc <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800b2be:	2200      	movs	r2, #0
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f002 fd2e 	bl	800dd24 <VL53L0X_WrByte>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	73fb      	strb	r3, [r7, #15]

	return Status;
 800b2cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	4608      	mov	r0, r1
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	70fb      	strb	r3, [r7, #3]
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	70bb      	strb	r3, [r7, #2]
 800b2ee:	4613      	mov	r3, r2
 800b2f0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	21ff      	movs	r1, #255	@ 0xff
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f002 fd10 	bl	800dd24 <VL53L0X_WrByte>
 800b304:	4603      	mov	r3, r0
 800b306:	461a      	mov	r2, r3
 800b308:	7bfb      	ldrb	r3, [r7, #15]
 800b30a:	4313      	orrs	r3, r2
 800b30c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b30e:	2200      	movs	r2, #0
 800b310:	2100      	movs	r1, #0
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f002 fd06 	bl	800dd24 <VL53L0X_WrByte>
 800b318:	4603      	mov	r3, r0
 800b31a:	461a      	mov	r2, r3
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
 800b31e:	4313      	orrs	r3, r2
 800b320:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b322:	2200      	movs	r2, #0
 800b324:	21ff      	movs	r1, #255	@ 0xff
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f002 fcfc 	bl	800dd24 <VL53L0X_WrByte>
 800b32c:	4603      	mov	r3, r0
 800b32e:	461a      	mov	r2, r3
 800b330:	7bfb      	ldrb	r3, [r7, #15]
 800b332:	4313      	orrs	r3, r2
 800b334:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800b336:	78fb      	ldrb	r3, [r7, #3]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d01e      	beq.n	800b37a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800b33c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d009      	beq.n	800b358 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800b344:	69ba      	ldr	r2, [r7, #24]
 800b346:	21cb      	movs	r1, #203	@ 0xcb
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f002 fd6d 	bl	800de28 <VL53L0X_RdByte>
 800b34e:	4603      	mov	r3, r0
 800b350:	461a      	mov	r2, r3
 800b352:	7bfb      	ldrb	r3, [r7, #15]
 800b354:	4313      	orrs	r3, r2
 800b356:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b358:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d02a      	beq.n	800b3b6 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800b360:	f107 030e 	add.w	r3, r7, #14
 800b364:	461a      	mov	r2, r3
 800b366:	21ee      	movs	r1, #238	@ 0xee
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f002 fd5d 	bl	800de28 <VL53L0X_RdByte>
 800b36e:	4603      	mov	r3, r0
 800b370:	461a      	mov	r2, r3
 800b372:	7bfb      	ldrb	r3, [r7, #15]
 800b374:	4313      	orrs	r3, r2
 800b376:	73fb      	strb	r3, [r7, #15]
 800b378:	e01d      	b.n	800b3b6 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800b37a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00a      	beq.n	800b398 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800b382:	78bb      	ldrb	r3, [r7, #2]
 800b384:	461a      	mov	r2, r3
 800b386:	21cb      	movs	r1, #203	@ 0xcb
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f002 fccb 	bl	800dd24 <VL53L0X_WrByte>
 800b38e:	4603      	mov	r3, r0
 800b390:	461a      	mov	r2, r3
 800b392:	7bfb      	ldrb	r3, [r7, #15]
 800b394:	4313      	orrs	r3, r2
 800b396:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b398:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d00a      	beq.n	800b3b6 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800b3a0:	787b      	ldrb	r3, [r7, #1]
 800b3a2:	2280      	movs	r2, #128	@ 0x80
 800b3a4:	21ee      	movs	r1, #238	@ 0xee
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f002 fd0a 	bl	800ddc0 <VL53L0X_UpdateByte>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	7bfb      	ldrb	r3, [r7, #15]
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	21ff      	movs	r1, #255	@ 0xff
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f002 fcb2 	bl	800dd24 <VL53L0X_WrByte>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	7bfb      	ldrb	r3, [r7, #15]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b3ca:	2201      	movs	r2, #1
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f002 fca8 	bl	800dd24 <VL53L0X_WrByte>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	461a      	mov	r2, r3
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b3de:	2200      	movs	r2, #0
 800b3e0:	21ff      	movs	r1, #255	@ 0xff
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f002 fc9e 	bl	800dd24 <VL53L0X_WrByte>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	7bfb      	ldrb	r3, [r7, #15]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800b3f2:	7bbb      	ldrb	r3, [r7, #14]
 800b3f4:	f023 0310 	bic.w	r3, r3, #16
 800b3f8:	b2da      	uxtb	r2, r3
 800b3fa:	69fb      	ldr	r3, [r7, #28]
 800b3fc:	701a      	strb	r2, [r3, #0]

	return Status;
 800b3fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b402:	4618      	mov	r0, r3
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b40a:	b580      	push	{r7, lr}
 800b40c:	b08a      	sub	sp, #40	@ 0x28
 800b40e:	af04      	add	r7, sp, #16
 800b410:	60f8      	str	r0, [r7, #12]
 800b412:	60b9      	str	r1, [r7, #8]
 800b414:	4611      	mov	r1, r2
 800b416:	461a      	mov	r2, r3
 800b418:	460b      	mov	r3, r1
 800b41a:	71fb      	strb	r3, [r7, #7]
 800b41c:	4613      	mov	r3, r2
 800b41e:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b420:	2300      	movs	r3, #0
 800b422:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b424:	2300      	movs	r3, #0
 800b426:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b428:	2300      	movs	r3, #0
 800b42a:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b42c:	2300      	movs	r3, #0
 800b42e:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800b430:	2300      	movs	r3, #0
 800b432:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b434:	79bb      	ldrb	r3, [r7, #6]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d003      	beq.n	800b442 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800b440:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800b442:	2201      	movs	r2, #1
 800b444:	2101      	movs	r1, #1
 800b446:	68f8      	ldr	r0, [r7, #12]
 800b448:	f002 fc6c 	bl	800dd24 <VL53L0X_WrByte>
 800b44c:	4603      	mov	r3, r0
 800b44e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b450:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d105      	bne.n	800b464 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800b458:	2140      	movs	r1, #64	@ 0x40
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f7ff ff01 	bl	800b262 <VL53L0X_perform_single_ref_calibration>
 800b460:	4603      	mov	r3, r0
 800b462:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b464:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d115      	bne.n	800b498 <VL53L0X_perform_vhv_calibration+0x8e>
 800b46c:	79fb      	ldrb	r3, [r7, #7]
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d112      	bne.n	800b498 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b472:	7d39      	ldrb	r1, [r7, #20]
 800b474:	7d7a      	ldrb	r2, [r7, #21]
 800b476:	2300      	movs	r3, #0
 800b478:	9303      	str	r3, [sp, #12]
 800b47a:	2301      	movs	r3, #1
 800b47c:	9302      	str	r3, [sp, #8]
 800b47e:	f107 0313 	add.w	r3, r7, #19
 800b482:	9301      	str	r3, [sp, #4]
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	9300      	str	r3, [sp, #0]
 800b488:	460b      	mov	r3, r1
 800b48a:	2101      	movs	r1, #1
 800b48c:	68f8      	ldr	r0, [r7, #12]
 800b48e:	f7ff ff23 	bl	800b2d8 <VL53L0X_ref_calibration_io>
 800b492:	4603      	mov	r3, r0
 800b494:	75fb      	strb	r3, [r7, #23]
 800b496:	e002      	b.n	800b49e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	2200      	movs	r2, #0
 800b49c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b49e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d112      	bne.n	800b4cc <VL53L0X_perform_vhv_calibration+0xc2>
 800b4a6:	79bb      	ldrb	r3, [r7, #6]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d00f      	beq.n	800b4cc <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b4ac:	7dbb      	ldrb	r3, [r7, #22]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	f002 fc36 	bl	800dd24 <VL53L0X_WrByte>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b4bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d103      	bne.n	800b4cc <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	7dba      	ldrb	r2, [r7, #22]
 800b4c8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800b4cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b08a      	sub	sp, #40	@ 0x28
 800b4dc:	af04      	add	r7, sp, #16
 800b4de:	60f8      	str	r0, [r7, #12]
 800b4e0:	60b9      	str	r1, [r7, #8]
 800b4e2:	4611      	mov	r1, r2
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	71fb      	strb	r3, [r7, #7]
 800b4ea:	4613      	mov	r3, r2
 800b4ec:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b4fe:	79bb      	ldrb	r3, [r7, #6]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d003      	beq.n	800b50c <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800b50a:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800b50c:	2202      	movs	r2, #2
 800b50e:	2101      	movs	r1, #1
 800b510:	68f8      	ldr	r0, [r7, #12]
 800b512:	f002 fc07 	bl	800dd24 <VL53L0X_WrByte>
 800b516:	4603      	mov	r3, r0
 800b518:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b51a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d105      	bne.n	800b52e <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800b522:	2100      	movs	r1, #0
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff fe9c 	bl	800b262 <VL53L0X_perform_single_ref_calibration>
 800b52a:	4603      	mov	r3, r0
 800b52c:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b52e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d115      	bne.n	800b562 <VL53L0X_perform_phase_calibration+0x8a>
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d112      	bne.n	800b562 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b53c:	7d39      	ldrb	r1, [r7, #20]
 800b53e:	7d7a      	ldrb	r2, [r7, #21]
 800b540:	2301      	movs	r3, #1
 800b542:	9303      	str	r3, [sp, #12]
 800b544:	2300      	movs	r3, #0
 800b546:	9302      	str	r3, [sp, #8]
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	9301      	str	r3, [sp, #4]
 800b54c:	f107 0313 	add.w	r3, r7, #19
 800b550:	9300      	str	r3, [sp, #0]
 800b552:	460b      	mov	r3, r1
 800b554:	2101      	movs	r1, #1
 800b556:	68f8      	ldr	r0, [r7, #12]
 800b558:	f7ff febe 	bl	800b2d8 <VL53L0X_ref_calibration_io>
 800b55c:	4603      	mov	r3, r0
 800b55e:	75fb      	strb	r3, [r7, #23]
 800b560:	e002      	b.n	800b568 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	2200      	movs	r2, #0
 800b566:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b568:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d112      	bne.n	800b596 <VL53L0X_perform_phase_calibration+0xbe>
 800b570:	79bb      	ldrb	r3, [r7, #6]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d00f      	beq.n	800b596 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b576:	7dbb      	ldrb	r3, [r7, #22]
 800b578:	461a      	mov	r2, r3
 800b57a:	2101      	movs	r1, #1
 800b57c:	68f8      	ldr	r0, [r7, #12]
 800b57e:	f002 fbd1 	bl	800dd24 <VL53L0X_WrByte>
 800b582:	4603      	mov	r3, r0
 800b584:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b586:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d103      	bne.n	800b596 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	7dba      	ldrb	r2, [r7, #22]
 800b592:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800b596:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}

0800b5a2 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b086      	sub	sp, #24
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	60f8      	str	r0, [r7, #12]
 800b5aa:	60b9      	str	r1, [r7, #8]
 800b5ac:	607a      	str	r2, [r7, #4]
 800b5ae:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800b5be:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800b5c0:	78fa      	ldrb	r2, [r7, #3]
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	68b9      	ldr	r1, [r7, #8]
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f7ff ff1f 	bl	800b40a <VL53L0X_perform_vhv_calibration>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800b5d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d107      	bne.n	800b5e8 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800b5d8:	78fa      	ldrb	r2, [r7, #3]
 800b5da:	2300      	movs	r3, #0
 800b5dc:	6879      	ldr	r1, [r7, #4]
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f7ff ff7a 	bl	800b4d8 <VL53L0X_perform_phase_calibration>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800b5e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d10f      	bne.n	800b610 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b5f0:	7dbb      	ldrb	r3, [r7, #22]
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	2101      	movs	r1, #1
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f002 fb94 	bl	800dd24 <VL53L0X_WrByte>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b600:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d103      	bne.n	800b610 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	7dba      	ldrb	r2, [r7, #22]
 800b60c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800b610:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b614:	4618      	mov	r0, r3
 800b616:	3718      	adds	r7, #24
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b086      	sub	sp, #24
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b624:	2300      	movs	r3, #0
 800b626:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800b628:	2300      	movs	r3, #0
 800b62a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800b62c:	2300      	movs	r3, #0
 800b62e:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b630:	f107 030f 	add.w	r3, r7, #15
 800b634:	4619      	mov	r1, r3
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f7fe fe0e 	bl	800a258 <VL53L0X_GetMeasurementDataReady>
 800b63c:	4603      	mov	r3, r0
 800b63e:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800b640:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d110      	bne.n	800b66a <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800b648:	7bfb      	ldrb	r3, [r7, #15]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d00f      	beq.n	800b66e <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	3301      	adds	r3, #1
 800b652:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b65a:	d302      	bcc.n	800b662 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b65c:	23f9      	movs	r3, #249	@ 0xf9
 800b65e:	75fb      	strb	r3, [r7, #23]
			break;
 800b660:	e006      	b.n	800b670 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f002 fc7c 	bl	800df60 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b668:	e7e2      	b.n	800b630 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800b66a:	bf00      	nop
 800b66c:	e000      	b.n	800b670 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800b66e:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800b670:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b674:	4618      	mov	r0, r3
 800b676:	3718      	adds	r7, #24
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b085      	sub	sp, #20
 800b680:	af00      	add	r7, sp, #0
 800b682:	4603      	mov	r3, r0
 800b684:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b686:	2300      	movs	r3, #0
 800b688:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b68a:	79fb      	ldrb	r3, [r7, #7]
 800b68c:	3301      	adds	r3, #1
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	005b      	lsls	r3, r3, #1
 800b692:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b694:	7bfb      	ldrb	r3, [r7, #15]
}
 800b696:	4618      	mov	r0, r3
 800b698:	3714      	adds	r7, #20
 800b69a:	46bd      	mov	sp, r7
 800b69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a0:	4770      	bx	lr

0800b6a2 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800b6a2:	b480      	push	{r7}
 800b6a4:	b085      	sub	sp, #20
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800b6b0:	79fb      	ldrb	r3, [r7, #7]
 800b6b2:	085b      	lsrs	r3, r3, #1
 800b6b4:	b2db      	uxtb	r3, r3
 800b6b6:	3b01      	subs	r3, #1
 800b6b8:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800b6ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3714      	adds	r7, #20
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b085      	sub	sp, #20
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800b6d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b6d8:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800b6da:	e002      	b.n	800b6e2 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	089b      	lsrs	r3, r3, #2
 800b6e0:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800b6e2:	68ba      	ldr	r2, [r7, #8]
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d8f8      	bhi.n	800b6dc <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800b6ea:	e017      	b.n	800b71c <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d30b      	bcc.n	800b710 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800b6f8:	68fa      	ldr	r2, [r7, #12]
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	1ad3      	subs	r3, r2, r3
 800b702:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	085b      	lsrs	r3, r3, #1
 800b708:	68ba      	ldr	r2, [r7, #8]
 800b70a:	4413      	add	r3, r2
 800b70c:	60fb      	str	r3, [r7, #12]
 800b70e:	e002      	b.n	800b716 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	085b      	lsrs	r3, r3, #1
 800b714:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	089b      	lsrs	r3, r3, #2
 800b71a:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d1e4      	bne.n	800b6ec <VL53L0X_isqrt+0x24>
	}

	return res;
 800b722:	68fb      	ldr	r3, [r7, #12]
}
 800b724:	4618      	mov	r0, r3
 800b726:	3714      	adds	r7, #20
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b086      	sub	sp, #24
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b738:	2300      	movs	r3, #0
 800b73a:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800b73c:	2200      	movs	r2, #0
 800b73e:	2183      	movs	r1, #131	@ 0x83
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f002 faef 	bl	800dd24 <VL53L0X_WrByte>
 800b746:	4603      	mov	r3, r0
 800b748:	461a      	mov	r2, r3
 800b74a:	7dfb      	ldrb	r3, [r7, #23]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800b750:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d11e      	bne.n	800b796 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800b758:	2300      	movs	r3, #0
 800b75a:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800b75c:	f107 030f 	add.w	r3, r7, #15
 800b760:	461a      	mov	r2, r3
 800b762:	2183      	movs	r1, #131	@ 0x83
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f002 fb5f 	bl	800de28 <VL53L0X_RdByte>
 800b76a:	4603      	mov	r3, r0
 800b76c:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800b76e:	7bfb      	ldrb	r3, [r7, #15]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10a      	bne.n	800b78a <VL53L0X_device_read_strobe+0x5a>
 800b774:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d106      	bne.n	800b78a <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	3301      	adds	r3, #1
 800b780:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b788:	d3e8      	bcc.n	800b75c <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b790:	d301      	bcc.n	800b796 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b792:	23f9      	movs	r3, #249	@ 0xf9
 800b794:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800b796:	2201      	movs	r2, #1
 800b798:	2183      	movs	r1, #131	@ 0x83
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f002 fac2 	bl	800dd24 <VL53L0X_WrByte>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	7dfb      	ldrb	r3, [r7, #23]
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800b7aa:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3718      	adds	r7, #24
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}

0800b7b6 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b098      	sub	sp, #96	@ 0x60
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
 800b7be:	460b      	mov	r3, r1
 800b7c0:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800b7e6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800b7ea:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800b7fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800b802:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b806:	2b07      	cmp	r3, #7
 800b808:	f000 8408 	beq.w	800c01c <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b80c:	2201      	movs	r2, #1
 800b80e:	2180      	movs	r1, #128	@ 0x80
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f002 fa87 	bl	800dd24 <VL53L0X_WrByte>
 800b816:	4603      	mov	r3, r0
 800b818:	461a      	mov	r2, r3
 800b81a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b81e:	4313      	orrs	r3, r2
 800b820:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b824:	2201      	movs	r2, #1
 800b826:	21ff      	movs	r1, #255	@ 0xff
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f002 fa7b 	bl	800dd24 <VL53L0X_WrByte>
 800b82e:	4603      	mov	r3, r0
 800b830:	461a      	mov	r2, r3
 800b832:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b836:	4313      	orrs	r3, r2
 800b838:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b83c:	2200      	movs	r2, #0
 800b83e:	2100      	movs	r1, #0
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f002 fa6f 	bl	800dd24 <VL53L0X_WrByte>
 800b846:	4603      	mov	r3, r0
 800b848:	461a      	mov	r2, r3
 800b84a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b84e:	4313      	orrs	r3, r2
 800b850:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800b854:	2206      	movs	r2, #6
 800b856:	21ff      	movs	r1, #255	@ 0xff
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f002 fa63 	bl	800dd24 <VL53L0X_WrByte>
 800b85e:	4603      	mov	r3, r0
 800b860:	461a      	mov	r2, r3
 800b862:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b866:	4313      	orrs	r3, r2
 800b868:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800b86c:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800b870:	461a      	mov	r2, r3
 800b872:	2183      	movs	r1, #131	@ 0x83
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f002 fad7 	bl	800de28 <VL53L0X_RdByte>
 800b87a:	4603      	mov	r3, r0
 800b87c:	461a      	mov	r2, r3
 800b87e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b882:	4313      	orrs	r3, r2
 800b884:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800b888:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b88c:	f043 0304 	orr.w	r3, r3, #4
 800b890:	b2db      	uxtb	r3, r3
 800b892:	461a      	mov	r2, r3
 800b894:	2183      	movs	r1, #131	@ 0x83
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f002 fa44 	bl	800dd24 <VL53L0X_WrByte>
 800b89c:	4603      	mov	r3, r0
 800b89e:	461a      	mov	r2, r3
 800b8a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800b8aa:	2207      	movs	r2, #7
 800b8ac:	21ff      	movs	r1, #255	@ 0xff
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f002 fa38 	bl	800dd24 <VL53L0X_WrByte>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	2181      	movs	r1, #129	@ 0x81
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f002 fa2c 	bl	800dd24 <VL53L0X_WrByte>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f002 fb40 	bl	800df60 <VL53L0X_PollingDelay>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	461a      	mov	r2, r3
 800b8e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	2180      	movs	r1, #128	@ 0x80
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	f002 fa16 	bl	800dd24 <VL53L0X_WrByte>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b900:	4313      	orrs	r3, r2
 800b902:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800b906:	78fb      	ldrb	r3, [r7, #3]
 800b908:	f003 0301 	and.w	r3, r3, #1
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f000 8098 	beq.w	800ba42 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800b912:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b916:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	f040 8091 	bne.w	800ba42 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800b920:	226b      	movs	r2, #107	@ 0x6b
 800b922:	2194      	movs	r1, #148	@ 0x94
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f002 f9fd 	bl	800dd24 <VL53L0X_WrByte>
 800b92a:	4603      	mov	r3, r0
 800b92c:	461a      	mov	r2, r3
 800b92e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b932:	4313      	orrs	r3, r2
 800b934:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f7ff fef9 	bl	800b730 <VL53L0X_device_read_strobe>
 800b93e:	4603      	mov	r3, r0
 800b940:	461a      	mov	r2, r3
 800b942:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b946:	4313      	orrs	r3, r2
 800b948:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b94c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b950:	461a      	mov	r2, r3
 800b952:	2190      	movs	r1, #144	@ 0x90
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f002 fac7 	bl	800dee8 <VL53L0X_RdDWord>
 800b95a:	4603      	mov	r3, r0
 800b95c:	461a      	mov	r2, r3
 800b95e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b962:	4313      	orrs	r3, r2
 800b964:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800b968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96a:	0a1b      	lsrs	r3, r3, #8
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b972:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800b976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b978:	0bdb      	lsrs	r3, r3, #15
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	f003 0301 	and.w	r3, r3, #1
 800b980:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800b984:	2224      	movs	r2, #36	@ 0x24
 800b986:	2194      	movs	r1, #148	@ 0x94
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f002 f9cb 	bl	800dd24 <VL53L0X_WrByte>
 800b98e:	4603      	mov	r3, r0
 800b990:	461a      	mov	r2, r3
 800b992:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b996:	4313      	orrs	r3, r2
 800b998:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f7ff fec7 	bl	800b730 <VL53L0X_device_read_strobe>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	461a      	mov	r2, r3
 800b9a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9aa:	4313      	orrs	r3, r2
 800b9ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b9b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	2190      	movs	r1, #144	@ 0x90
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f002 fa95 	bl	800dee8 <VL53L0X_RdDWord>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	461a      	mov	r2, r3
 800b9c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ce:	0e1b      	lsrs	r3, r3, #24
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800b9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d6:	0c1b      	lsrs	r3, r3, #16
 800b9d8:	b2db      	uxtb	r3, r3
 800b9da:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800b9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9de:	0a1b      	lsrs	r3, r3, #8
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800b9ea:	2225      	movs	r2, #37	@ 0x25
 800b9ec:	2194      	movs	r1, #148	@ 0x94
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f002 f998 	bl	800dd24 <VL53L0X_WrByte>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f7ff fe94 	bl	800b730 <VL53L0X_device_read_strobe>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba10:	4313      	orrs	r3, r2
 800ba12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ba16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	2190      	movs	r1, #144	@ 0x90
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f002 fa62 	bl	800dee8 <VL53L0X_RdDWord>
 800ba24:	4603      	mov	r3, r0
 800ba26:	461a      	mov	r2, r3
 800ba28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800ba32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba34:	0e1b      	lsrs	r3, r3, #24
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800ba3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba3c:	0c1b      	lsrs	r3, r3, #16
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800ba42:	78fb      	ldrb	r3, [r7, #3]
 800ba44:	f003 0302 	and.w	r3, r3, #2
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f000 8189 	beq.w	800bd60 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800ba4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ba52:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	f040 8182 	bne.w	800bd60 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800ba5c:	2202      	movs	r2, #2
 800ba5e:	2194      	movs	r1, #148	@ 0x94
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f002 f95f 	bl	800dd24 <VL53L0X_WrByte>
 800ba66:	4603      	mov	r3, r0
 800ba68:	461a      	mov	r2, r3
 800ba6a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba6e:	4313      	orrs	r3, r2
 800ba70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f7ff fe5b 	bl	800b730 <VL53L0X_device_read_strobe>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba82:	4313      	orrs	r3, r2
 800ba84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800ba88:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	2190      	movs	r1, #144	@ 0x90
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f002 f9c9 	bl	800de28 <VL53L0X_RdByte>
 800ba96:	4603      	mov	r3, r0
 800ba98:	461a      	mov	r2, r3
 800ba9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800baa4:	227b      	movs	r2, #123	@ 0x7b
 800baa6:	2194      	movs	r1, #148	@ 0x94
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f002 f93b 	bl	800dd24 <VL53L0X_WrByte>
 800baae:	4603      	mov	r3, r0
 800bab0:	461a      	mov	r2, r3
 800bab2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bab6:	4313      	orrs	r3, r2
 800bab8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f7ff fe37 	bl	800b730 <VL53L0X_device_read_strobe>
 800bac2:	4603      	mov	r3, r0
 800bac4:	461a      	mov	r2, r3
 800bac6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800baca:	4313      	orrs	r3, r2
 800bacc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800bad0:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800bad4:	461a      	mov	r2, r3
 800bad6:	2190      	movs	r1, #144	@ 0x90
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	f002 f9a5 	bl	800de28 <VL53L0X_RdByte>
 800bade:	4603      	mov	r3, r0
 800bae0:	461a      	mov	r2, r3
 800bae2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bae6:	4313      	orrs	r3, r2
 800bae8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800baec:	2277      	movs	r2, #119	@ 0x77
 800baee:	2194      	movs	r1, #148	@ 0x94
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f002 f917 	bl	800dd24 <VL53L0X_WrByte>
 800baf6:	4603      	mov	r3, r0
 800baf8:	461a      	mov	r2, r3
 800bafa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bafe:	4313      	orrs	r3, r2
 800bb00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f7ff fe13 	bl	800b730 <VL53L0X_device_read_strobe>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb12:	4313      	orrs	r3, r2
 800bb14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bb18:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	2190      	movs	r1, #144	@ 0x90
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f002 f9e1 	bl	800dee8 <VL53L0X_RdDWord>
 800bb26:	4603      	mov	r3, r0
 800bb28:	461a      	mov	r2, r3
 800bb2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800bb34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb36:	0e5b      	lsrs	r3, r3, #25
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800bb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb44:	0c9b      	lsrs	r3, r3, #18
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800bb50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb52:	0adb      	lsrs	r3, r3, #11
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800bb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb60:	091b      	lsrs	r3, r3, #4
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800bb6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	00db      	lsls	r3, r3, #3
 800bb72:	b2db      	uxtb	r3, r3
 800bb74:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800bb7e:	2278      	movs	r2, #120	@ 0x78
 800bb80:	2194      	movs	r1, #148	@ 0x94
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f002 f8ce 	bl	800dd24 <VL53L0X_WrByte>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb90:	4313      	orrs	r3, r2
 800bb92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f7ff fdca 	bl	800b730 <VL53L0X_device_read_strobe>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	461a      	mov	r2, r3
 800bba0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bba4:	4313      	orrs	r3, r2
 800bba6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bbaa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bbae:	461a      	mov	r2, r3
 800bbb0:	2190      	movs	r1, #144	@ 0x90
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f002 f998 	bl	800dee8 <VL53L0X_RdDWord>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	461a      	mov	r2, r3
 800bbbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bbc0:	4313      	orrs	r3, r2
 800bbc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800bbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc8:	0f5b      	lsrs	r3, r3, #29
 800bbca:	b2db      	uxtb	r3, r3
 800bbcc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbd0:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800bbd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bbd6:	4413      	add	r3, r2
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800bbdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbde:	0d9b      	lsrs	r3, r3, #22
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbe6:	b2db      	uxtb	r3, r3
 800bbe8:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800bbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbec:	0bdb      	lsrs	r3, r3, #15
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800bbf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbfa:	0a1b      	lsrs	r3, r3, #8
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800bc06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc08:	085b      	lsrs	r3, r3, #1
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800bc14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	019b      	lsls	r3, r3, #6
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800bc26:	2279      	movs	r2, #121	@ 0x79
 800bc28:	2194      	movs	r1, #148	@ 0x94
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f002 f87a 	bl	800dd24 <VL53L0X_WrByte>
 800bc30:	4603      	mov	r3, r0
 800bc32:	461a      	mov	r2, r3
 800bc34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f7ff fd76 	bl	800b730 <VL53L0X_device_read_strobe>
 800bc44:	4603      	mov	r3, r0
 800bc46:	461a      	mov	r2, r3
 800bc48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc4c:	4313      	orrs	r3, r2
 800bc4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bc52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bc56:	461a      	mov	r2, r3
 800bc58:	2190      	movs	r1, #144	@ 0x90
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f002 f944 	bl	800dee8 <VL53L0X_RdDWord>
 800bc60:	4603      	mov	r3, r0
 800bc62:	461a      	mov	r2, r3
 800bc64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800bc6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc70:	0e9b      	lsrs	r3, r3, #26
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc78:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800bc7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bc7e:	4413      	add	r3, r2
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800bc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc86:	0cdb      	lsrs	r3, r3, #19
 800bc88:	b2db      	uxtb	r3, r3
 800bc8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800bc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc94:	0b1b      	lsrs	r3, r3, #12
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800bca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca2:	095b      	lsrs	r3, r3, #5
 800bca4:	b2db      	uxtb	r3, r3
 800bca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800bcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb0:	b2db      	uxtb	r3, r3
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800bcba:	b2db      	uxtb	r3, r3
 800bcbc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800bcc0:	227a      	movs	r2, #122	@ 0x7a
 800bcc2:	2194      	movs	r1, #148	@ 0x94
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f002 f82d 	bl	800dd24 <VL53L0X_WrByte>
 800bcca:	4603      	mov	r3, r0
 800bccc:	461a      	mov	r2, r3
 800bcce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f7ff fd29 	bl	800b730 <VL53L0X_device_read_strobe>
 800bcde:	4603      	mov	r3, r0
 800bce0:	461a      	mov	r2, r3
 800bce2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bce6:	4313      	orrs	r3, r2
 800bce8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bcec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	2190      	movs	r1, #144	@ 0x90
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f002 f8f7 	bl	800dee8 <VL53L0X_RdDWord>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	461a      	mov	r2, r3
 800bcfe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd02:	4313      	orrs	r3, r2
 800bd04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800bd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd0a:	0f9b      	lsrs	r3, r3, #30
 800bd0c:	b2db      	uxtb	r3, r3
 800bd0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd12:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800bd14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bd18:	4413      	add	r3, r2
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800bd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd20:	0ddb      	lsrs	r3, r3, #23
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800bd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2e:	0c1b      	lsrs	r3, r3, #16
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	0a5b      	lsrs	r3, r3, #9
 800bd3e:	b2db      	uxtb	r3, r3
 800bd40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd44:	b2db      	uxtb	r3, r3
 800bd46:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd4c:	089b      	lsrs	r3, r3, #2
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 800bd60:	78fb      	ldrb	r3, [r7, #3]
 800bd62:	f003 0304 	and.w	r3, r3, #4
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	f000 80f1 	beq.w	800bf4e <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800bd6c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bd70:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	f040 80ea 	bne.w	800bf4e <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800bd7a:	227b      	movs	r2, #123	@ 0x7b
 800bd7c:	2194      	movs	r1, #148	@ 0x94
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f001 ffd0 	bl	800dd24 <VL53L0X_WrByte>
 800bd84:	4603      	mov	r3, r0
 800bd86:	461a      	mov	r2, r3
 800bd88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f7ff fccc 	bl	800b730 <VL53L0X_device_read_strobe>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bda0:	4313      	orrs	r3, r2
 800bda2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800bda6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bdaa:	461a      	mov	r2, r3
 800bdac:	2190      	movs	r1, #144	@ 0x90
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f002 f89a 	bl	800dee8 <VL53L0X_RdDWord>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bdbc:	4313      	orrs	r3, r2
 800bdbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800bdc2:	227c      	movs	r2, #124	@ 0x7c
 800bdc4:	2194      	movs	r1, #148	@ 0x94
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f001 ffac 	bl	800dd24 <VL53L0X_WrByte>
 800bdcc:	4603      	mov	r3, r0
 800bdce:	461a      	mov	r2, r3
 800bdd0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f7ff fca8 	bl	800b730 <VL53L0X_device_read_strobe>
 800bde0:	4603      	mov	r3, r0
 800bde2:	461a      	mov	r2, r3
 800bde4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bde8:	4313      	orrs	r3, r2
 800bdea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800bdee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	2190      	movs	r1, #144	@ 0x90
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f002 f876 	bl	800dee8 <VL53L0X_RdDWord>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	461a      	mov	r2, r3
 800be00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be04:	4313      	orrs	r3, r2
 800be06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800be0a:	2273      	movs	r2, #115	@ 0x73
 800be0c:	2194      	movs	r1, #148	@ 0x94
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f001 ff88 	bl	800dd24 <VL53L0X_WrByte>
 800be14:	4603      	mov	r3, r0
 800be16:	461a      	mov	r2, r3
 800be18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be1c:	4313      	orrs	r3, r2
 800be1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f7ff fc84 	bl	800b730 <VL53L0X_device_read_strobe>
 800be28:	4603      	mov	r3, r0
 800be2a:	461a      	mov	r2, r3
 800be2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be30:	4313      	orrs	r3, r2
 800be32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800be36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800be3a:	461a      	mov	r2, r3
 800be3c:	2190      	movs	r1, #144	@ 0x90
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f002 f852 	bl	800dee8 <VL53L0X_RdDWord>
 800be44:	4603      	mov	r3, r0
 800be46:	461a      	mov	r2, r3
 800be48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be4c:	4313      	orrs	r3, r2
 800be4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800be52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be54:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800be56:	b29b      	uxth	r3, r3
 800be58:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800be5a:	2274      	movs	r2, #116	@ 0x74
 800be5c:	2194      	movs	r1, #148	@ 0x94
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f001 ff60 	bl	800dd24 <VL53L0X_WrByte>
 800be64:	4603      	mov	r3, r0
 800be66:	461a      	mov	r2, r3
 800be68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be6c:	4313      	orrs	r3, r2
 800be6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f7ff fc5c 	bl	800b730 <VL53L0X_device_read_strobe>
 800be78:	4603      	mov	r3, r0
 800be7a:	461a      	mov	r2, r3
 800be7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be80:	4313      	orrs	r3, r2
 800be82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800be86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800be8a:	461a      	mov	r2, r3
 800be8c:	2190      	movs	r1, #144	@ 0x90
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f002 f82a 	bl	800dee8 <VL53L0X_RdDWord>
 800be94:	4603      	mov	r3, r0
 800be96:	461a      	mov	r2, r3
 800be98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be9c:	4313      	orrs	r3, r2
 800be9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800bea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea4:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800bea6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bea8:	4313      	orrs	r3, r2
 800beaa:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800beac:	2275      	movs	r2, #117	@ 0x75
 800beae:	2194      	movs	r1, #148	@ 0x94
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f001 ff37 	bl	800dd24 <VL53L0X_WrByte>
 800beb6:	4603      	mov	r3, r0
 800beb8:	461a      	mov	r2, r3
 800beba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bebe:	4313      	orrs	r3, r2
 800bec0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f7ff fc33 	bl	800b730 <VL53L0X_device_read_strobe>
 800beca:	4603      	mov	r3, r0
 800becc:	461a      	mov	r2, r3
 800bece:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bed2:	4313      	orrs	r3, r2
 800bed4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bed8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bedc:	461a      	mov	r2, r3
 800bede:	2190      	movs	r1, #144	@ 0x90
 800bee0:	6878      	ldr	r0, [r7, #4]
 800bee2:	f002 f801 	bl	800dee8 <VL53L0X_RdDWord>
 800bee6:	4603      	mov	r3, r0
 800bee8:	461a      	mov	r2, r3
 800beea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800beee:	4313      	orrs	r3, r2
 800bef0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800bef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef6:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800bef8:	b29b      	uxth	r3, r3
 800befa:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800befc:	2276      	movs	r2, #118	@ 0x76
 800befe:	2194      	movs	r1, #148	@ 0x94
 800bf00:	6878      	ldr	r0, [r7, #4]
 800bf02:	f001 ff0f 	bl	800dd24 <VL53L0X_WrByte>
 800bf06:	4603      	mov	r3, r0
 800bf08:	461a      	mov	r2, r3
 800bf0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f7ff fc0b 	bl	800b730 <VL53L0X_device_read_strobe>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf22:	4313      	orrs	r3, r2
 800bf24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bf28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	2190      	movs	r1, #144	@ 0x90
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f001 ffd9 	bl	800dee8 <VL53L0X_RdDWord>
 800bf36:	4603      	mov	r3, r0
 800bf38:	461a      	mov	r2, r3
 800bf3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800bf44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf46:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800bf48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bf4a:	4313      	orrs	r3, r2
 800bf4c:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800bf4e:	2200      	movs	r2, #0
 800bf50:	2181      	movs	r1, #129	@ 0x81
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f001 fee6 	bl	800dd24 <VL53L0X_WrByte>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf60:	4313      	orrs	r3, r2
 800bf62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800bf66:	2206      	movs	r2, #6
 800bf68:	21ff      	movs	r1, #255	@ 0xff
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f001 feda 	bl	800dd24 <VL53L0X_WrByte>
 800bf70:	4603      	mov	r3, r0
 800bf72:	461a      	mov	r2, r3
 800bf74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800bf7e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800bf82:	461a      	mov	r2, r3
 800bf84:	2183      	movs	r1, #131	@ 0x83
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f001 ff4e 	bl	800de28 <VL53L0X_RdByte>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	461a      	mov	r2, r3
 800bf90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bf94:	4313      	orrs	r3, r2
 800bf96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800bf9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bf9e:	f023 0304 	bic.w	r3, r3, #4
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	2183      	movs	r1, #131	@ 0x83
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f001 febb 	bl	800dd24 <VL53L0X_WrByte>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	21ff      	movs	r1, #255	@ 0xff
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f001 feaf 	bl	800dd24 <VL53L0X_WrByte>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	461a      	mov	r2, r3
 800bfca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f001 fea3 	bl	800dd24 <VL53L0X_WrByte>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bfec:	2200      	movs	r2, #0
 800bfee:	21ff      	movs	r1, #255	@ 0xff
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f001 fe97 	bl	800dd24 <VL53L0X_WrByte>
 800bff6:	4603      	mov	r3, r0
 800bff8:	461a      	mov	r2, r3
 800bffa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bffe:	4313      	orrs	r3, r2
 800c000:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800c004:	2200      	movs	r2, #0
 800c006:	2180      	movs	r1, #128	@ 0x80
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f001 fe8b 	bl	800dd24 <VL53L0X_WrByte>
 800c00e:	4603      	mov	r3, r0
 800c010:	461a      	mov	r2, r3
 800c012:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c016:	4313      	orrs	r3, r2
 800c018:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800c01c:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800c020:	2b00      	cmp	r3, #0
 800c022:	f040 808f 	bne.w	800c144 <VL53L0X_get_info_from_device+0x98e>
 800c026:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c02a:	2b07      	cmp	r3, #7
 800c02c:	f000 808a 	beq.w	800c144 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800c030:	78fb      	ldrb	r3, [r7, #3]
 800c032:	f003 0301 	and.w	r3, r3, #1
 800c036:	2b00      	cmp	r3, #0
 800c038:	d024      	beq.n	800c084 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c03a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c03e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c042:	2b00      	cmp	r3, #0
 800c044:	d11e      	bne.n	800c084 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800c04c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800c056:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800c05a:	2300      	movs	r3, #0
 800c05c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c05e:	e00e      	b.n	800c07e <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800c060:	f107 0208 	add.w	r2, r7, #8
 800c064:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c066:	4413      	add	r3, r2
 800c068:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800c06a:	687a      	ldr	r2, [r7, #4]
 800c06c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c06e:	4413      	add	r3, r2
 800c070:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800c074:	460a      	mov	r2, r1
 800c076:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800c078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c07a:	3301      	adds	r3, #1
 800c07c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c07e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c080:	2b05      	cmp	r3, #5
 800c082:	dded      	ble.n	800c060 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800c084:	78fb      	ldrb	r3, [r7, #3]
 800c086:	f003 0302 	and.w	r3, r3, #2
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d018      	beq.n	800c0c0 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800c08e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c092:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800c096:	2b00      	cmp	r3, #0
 800c098:	d112      	bne.n	800c0c0 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c09a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0a4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	33f3      	adds	r3, #243	@ 0xf3
 800c0b2:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800c0b4:	f107 0310 	add.w	r3, r7, #16
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c0bc:	f002 fe93 	bl	800ede6 <strcpy>

		}

		if (((option & 4) == 4) &&
 800c0c0:	78fb      	ldrb	r3, [r7, #3]
 800c0c2:	f003 0304 	and.w	r3, r3, #4
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d030      	beq.n	800c12c <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800c0ca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c0ce:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d12a      	bne.n	800c12c <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800c0e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0e8:	025b      	lsls	r3, r3, #9
 800c0ea:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0f0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800c0fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d011      	beq.n	800c124 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800c100:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c102:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c104:	1ad3      	subs	r3, r2, r3
 800c106:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800c108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c10a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c10e:	fb02 f303 	mul.w	r3, r2, r3
 800c112:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800c114:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800c118:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800c11c:	425b      	negs	r3, r3
 800c11e:	b29b      	uxth	r3, r3
 800c120:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 800c124:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800c12c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c130:	78fb      	ldrb	r3, [r7, #3]
 800c132:	4313      	orrs	r3, r2
 800c134:	b2db      	uxtb	r3, r3
 800c136:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800c13a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c144:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3760      	adds	r7, #96	@ 0x60
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800c150:	b480      	push	{r7}
 800c152:	b087      	sub	sp, #28
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
 800c158:	460b      	mov	r3, r1
 800c15a:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800c15c:	f240 6277 	movw	r2, #1655	@ 0x677
 800c160:	f04f 0300 	mov.w	r3, #0
 800c164:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800c168:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800c16c:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800c16e:	78fb      	ldrb	r3, [r7, #3]
 800c170:	68fa      	ldr	r2, [r7, #12]
 800c172:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800c176:	693a      	ldr	r2, [r7, #16]
 800c178:	fb02 f303 	mul.w	r3, r2, r3
 800c17c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800c17e:	68bb      	ldr	r3, [r7, #8]
}
 800c180:	4618      	mov	r0, r3
 800c182:	371c      	adds	r7, #28
 800c184:	46bd      	mov	sp, r7
 800c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18a:	4770      	bx	lr

0800c18c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b087      	sub	sp, #28
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800c194:	2300      	movs	r3, #0
 800c196:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800c198:	2300      	movs	r3, #0
 800c19a:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800c19c:	2300      	movs	r3, #0
 800c19e:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d015      	beq.n	800c1d2 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c1ac:	e005      	b.n	800c1ba <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	085b      	lsrs	r3, r3, #1
 800c1b2:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800c1b4:	89fb      	ldrh	r3, [r7, #14]
 800c1b6:	3301      	adds	r3, #1
 800c1b8:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	2bff      	cmp	r3, #255	@ 0xff
 800c1be:	d8f6      	bhi.n	800c1ae <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800c1c0:	89fb      	ldrh	r3, [r7, #14]
 800c1c2:	021b      	lsls	r3, r3, #8
 800c1c4:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800c1ce:	4413      	add	r3, r2
 800c1d0:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800c1d2:	8afb      	ldrh	r3, [r7, #22]

}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	371c      	adds	r7, #28
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr

0800c1e0 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b085      	sub	sp, #20
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c1ee:	88fb      	ldrh	r3, [r7, #6]
 800c1f0:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800c1f2:	88fa      	ldrh	r2, [r7, #6]
 800c1f4:	0a12      	lsrs	r2, r2, #8
 800c1f6:	b292      	uxth	r2, r2
 800c1f8:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c1fa:	3301      	adds	r3, #1
 800c1fc:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
}
 800c200:	4618      	mov	r0, r3
 800c202:	3714      	adds	r7, #20
 800c204:	46bd      	mov	sp, r7
 800c206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20a:	4770      	bx	lr

0800c20c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b088      	sub	sp, #32
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	4613      	mov	r3, r2
 800c218:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800c21a:	2300      	movs	r3, #0
 800c21c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c21e:	79fb      	ldrb	r3, [r7, #7]
 800c220:	4619      	mov	r1, r3
 800c222:	68f8      	ldr	r0, [r7, #12]
 800c224:	f7ff ff94 	bl	800c150 <VL53L0X_calc_macro_period_ps>
 800c228:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800c230:	4a0a      	ldr	r2, [pc, #40]	@ (800c25c <VL53L0X_calc_timeout_mclks+0x50>)
 800c232:	fba2 2303 	umull	r2, r3, r2, r3
 800c236:	099b      	lsrs	r3, r3, #6
 800c238:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c240:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	085b      	lsrs	r3, r3, #1
 800c248:	441a      	add	r2, r3
	timeout_period_mclks =
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c250:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800c252:	69fb      	ldr	r3, [r7, #28]
}
 800c254:	4618      	mov	r0, r3
 800c256:	3720      	adds	r7, #32
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	10624dd3 	.word	0x10624dd3

0800c260 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b086      	sub	sp, #24
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	460b      	mov	r3, r1
 800c26a:	807b      	strh	r3, [r7, #2]
 800c26c:	4613      	mov	r3, r2
 800c26e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800c270:	2300      	movs	r3, #0
 800c272:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c274:	787b      	ldrb	r3, [r7, #1]
 800c276:	4619      	mov	r1, r3
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f7ff ff69 	bl	800c150 <VL53L0X_calc_macro_period_ps>
 800c27e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800c286:	4a0a      	ldr	r2, [pc, #40]	@ (800c2b0 <VL53L0X_calc_timeout_us+0x50>)
 800c288:	fba2 2303 	umull	r2, r3, r2, r3
 800c28c:	099b      	lsrs	r3, r3, #6
 800c28e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800c290:	887b      	ldrh	r3, [r7, #2]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	fb02 f303 	mul.w	r3, r2, r3
 800c298:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800c29c:	4a04      	ldr	r2, [pc, #16]	@ (800c2b0 <VL53L0X_calc_timeout_us+0x50>)
 800c29e:	fba2 2303 	umull	r2, r3, r2, r3
 800c2a2:	099b      	lsrs	r3, r3, #6
 800c2a4:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800c2a6:	697b      	ldr	r3, [r7, #20]
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3718      	adds	r7, #24
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	10624dd3 	.word	0x10624dd3

0800c2b4 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b08c      	sub	sp, #48	@ 0x30
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	607a      	str	r2, [r7, #4]
 800c2c0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c2da:	7afb      	ldrb	r3, [r7, #11]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d005      	beq.n	800c2ec <get_sequence_step_timeout+0x38>
 800c2e0:	7afb      	ldrb	r3, [r7, #11]
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d002      	beq.n	800c2ec <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c2e6:	7afb      	ldrb	r3, [r7, #11]
 800c2e8:	2b02      	cmp	r3, #2
 800c2ea:	d127      	bne.n	800c33c <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c2ec:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	2100      	movs	r1, #0
 800c2f4:	68f8      	ldr	r0, [r7, #12]
 800c2f6:	f7fd fa8d 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800c300:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c304:	2b00      	cmp	r3, #0
 800c306:	d109      	bne.n	800c31c <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800c308:	f107 0320 	add.w	r3, r7, #32
 800c30c:	461a      	mov	r2, r3
 800c30e:	2146      	movs	r1, #70	@ 0x46
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	f001 fd89 	bl	800de28 <VL53L0X_RdByte>
 800c316:	4603      	mov	r3, r0
 800c318:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800c31c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c320:	4618      	mov	r0, r3
 800c322:	f7ff ff5d 	bl	800c1e0 <VL53L0X_decode_timeout>
 800c326:	4603      	mov	r3, r0
 800c328:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c32a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800c32e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c330:	4619      	mov	r1, r3
 800c332:	68f8      	ldr	r0, [r7, #12]
 800c334:	f7ff ff94 	bl	800c260 <VL53L0X_calc_timeout_us>
 800c338:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c33a:	e092      	b.n	800c462 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c33c:	7afb      	ldrb	r3, [r7, #11]
 800c33e:	2b03      	cmp	r3, #3
 800c340:	d135      	bne.n	800c3ae <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c342:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800c346:	461a      	mov	r2, r3
 800c348:	2100      	movs	r1, #0
 800c34a:	68f8      	ldr	r0, [r7, #12]
 800c34c:	f7fd fa62 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c350:	4603      	mov	r3, r0
 800c352:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c356:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	f040 8081 	bne.w	800c462 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c360:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800c364:	461a      	mov	r2, r3
 800c366:	2100      	movs	r1, #0
 800c368:	68f8      	ldr	r0, [r7, #12]
 800c36a:	f7fd fa53 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c36e:	4603      	mov	r3, r0
 800c370:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800c374:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d109      	bne.n	800c390 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800c37c:	f107 031e 	add.w	r3, r7, #30
 800c380:	461a      	mov	r2, r3
 800c382:	2151      	movs	r1, #81	@ 0x51
 800c384:	68f8      	ldr	r0, [r7, #12]
 800c386:	f001 fd79 	bl	800de7c <VL53L0X_RdWord>
 800c38a:	4603      	mov	r3, r0
 800c38c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c390:	8bfb      	ldrh	r3, [r7, #30]
 800c392:	4618      	mov	r0, r3
 800c394:	f7ff ff24 	bl	800c1e0 <VL53L0X_decode_timeout>
 800c398:	4603      	mov	r3, r0
 800c39a:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c39c:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800c3a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f7ff ff5b 	bl	800c260 <VL53L0X_calc_timeout_us>
 800c3aa:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c3ac:	e059      	b.n	800c462 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c3ae:	7afb      	ldrb	r3, [r7, #11]
 800c3b0:	2b04      	cmp	r3, #4
 800c3b2:	d156      	bne.n	800c462 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c3b4:	f107 0314 	add.w	r3, r7, #20
 800c3b8:	4619      	mov	r1, r3
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f7fd fb34 	bl	8009a28 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800c3c4:	7dfb      	ldrb	r3, [r7, #23]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d01d      	beq.n	800c406 <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c3ca:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	68f8      	ldr	r0, [r7, #12]
 800c3d4:	f7fd fa1e 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800c3de:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10f      	bne.n	800c406 <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800c3e6:	f107 031e 	add.w	r3, r7, #30
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	2151      	movs	r1, #81	@ 0x51
 800c3ee:	68f8      	ldr	r0, [r7, #12]
 800c3f0:	f001 fd44 	bl	800de7c <VL53L0X_RdWord>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c3fa:	8bfb      	ldrh	r3, [r7, #30]
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7ff feef 	bl	800c1e0 <VL53L0X_decode_timeout>
 800c402:	4603      	mov	r3, r0
 800c404:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c406:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d109      	bne.n	800c422 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c40e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800c412:	461a      	mov	r2, r3
 800c414:	2101      	movs	r1, #1
 800c416:	68f8      	ldr	r0, [r7, #12]
 800c418:	f7fd f9fc 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c41c:	4603      	mov	r3, r0
 800c41e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c422:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c426:	2b00      	cmp	r3, #0
 800c428:	d10f      	bne.n	800c44a <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800c42a:	f107 031c 	add.w	r3, r7, #28
 800c42e:	461a      	mov	r2, r3
 800c430:	2171      	movs	r1, #113	@ 0x71
 800c432:	68f8      	ldr	r0, [r7, #12]
 800c434:	f001 fd22 	bl	800de7c <VL53L0X_RdWord>
 800c438:	4603      	mov	r3, r0
 800c43a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c43e:	8bbb      	ldrh	r3, [r7, #28]
 800c440:	4618      	mov	r0, r3
 800c442:	f7ff fecd 	bl	800c1e0 <VL53L0X_decode_timeout>
 800c446:	4603      	mov	r3, r0
 800c448:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800c44a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c44c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c44e:	1ad3      	subs	r3, r2, r3
 800c450:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c452:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800c456:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c458:	4619      	mov	r1, r3
 800c45a:	68f8      	ldr	r0, [r7, #12]
 800c45c:	f7ff ff00 	bl	800c260 <VL53L0X_calc_timeout_us>
 800c460:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c466:	601a      	str	r2, [r3, #0]

	return Status;
 800c468:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3730      	adds	r7, #48	@ 0x30
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b08a      	sub	sp, #40	@ 0x28
 800c478:	af00      	add	r7, sp, #0
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	460b      	mov	r3, r1
 800c47e:	607a      	str	r2, [r7, #4]
 800c480:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c482:	2300      	movs	r3, #0
 800c484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c488:	7afb      	ldrb	r3, [r7, #11]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d005      	beq.n	800c49a <set_sequence_step_timeout+0x26>
 800c48e:	7afb      	ldrb	r3, [r7, #11]
 800c490:	2b01      	cmp	r3, #1
 800c492:	d002      	beq.n	800c49a <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c494:	7afb      	ldrb	r3, [r7, #11]
 800c496:	2b02      	cmp	r3, #2
 800c498:	d138      	bne.n	800c50c <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c49a:	f107 031b 	add.w	r3, r7, #27
 800c49e:	461a      	mov	r2, r3
 800c4a0:	2100      	movs	r1, #0
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7fd f9b6 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800c4ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d11a      	bne.n	800c4ec <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800c4b6:	7efb      	ldrb	r3, [r7, #27]
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	6879      	ldr	r1, [r7, #4]
 800c4bc:	68f8      	ldr	r0, [r7, #12]
 800c4be:	f7ff fea5 	bl	800c20c <VL53L0X_calc_timeout_mclks>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800c4c6:	8bbb      	ldrh	r3, [r7, #28]
 800c4c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4cc:	d903      	bls.n	800c4d6 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800c4ce:	23ff      	movs	r3, #255	@ 0xff
 800c4d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c4d4:	e004      	b.n	800c4e0 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800c4d6:	8bbb      	ldrh	r3, [r7, #28]
 800c4d8:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c4e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c4e4:	b29a      	uxth	r2, r3
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c4ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	f040 80ab 	bne.w	800c64c <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800c4f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	2146      	movs	r1, #70	@ 0x46
 800c4fe:	68f8      	ldr	r0, [r7, #12]
 800c500:	f001 fc10 	bl	800dd24 <VL53L0X_WrByte>
 800c504:	4603      	mov	r3, r0
 800c506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800c50a:	e09f      	b.n	800c64c <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c50c:	7afb      	ldrb	r3, [r7, #11]
 800c50e:	2b03      	cmp	r3, #3
 800c510:	d135      	bne.n	800c57e <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800c512:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c516:	2b00      	cmp	r3, #0
 800c518:	d11b      	bne.n	800c552 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c51a:	f107 031b 	add.w	r3, r7, #27
 800c51e:	461a      	mov	r2, r3
 800c520:	2100      	movs	r1, #0
 800c522:	68f8      	ldr	r0, [r7, #12]
 800c524:	f7fd f976 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c528:	4603      	mov	r3, r0
 800c52a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c52e:	7efb      	ldrb	r3, [r7, #27]
 800c530:	461a      	mov	r2, r3
 800c532:	6879      	ldr	r1, [r7, #4]
 800c534:	68f8      	ldr	r0, [r7, #12]
 800c536:	f7ff fe69 	bl	800c20c <VL53L0X_calc_timeout_mclks>
 800c53a:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800c53c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800c53e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c540:	4618      	mov	r0, r3
 800c542:	f7ff fe23 	bl	800c18c <VL53L0X_encode_timeout>
 800c546:	4603      	mov	r3, r0
 800c548:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c54a:	8b3a      	ldrh	r2, [r7, #24]
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c552:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c556:	2b00      	cmp	r3, #0
 800c558:	d108      	bne.n	800c56c <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800c55a:	8b3b      	ldrh	r3, [r7, #24]
 800c55c:	461a      	mov	r2, r3
 800c55e:	2151      	movs	r1, #81	@ 0x51
 800c560:	68f8      	ldr	r0, [r7, #12]
 800c562:	f001 fc03 	bl	800dd6c <VL53L0X_WrWord>
 800c566:	4603      	mov	r3, r0
 800c568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c56c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c570:	2b00      	cmp	r3, #0
 800c572:	d16b      	bne.n	800c64c <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800c57c:	e066      	b.n	800c64c <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c57e:	7afb      	ldrb	r3, [r7, #11]
 800c580:	2b04      	cmp	r3, #4
 800c582:	d160      	bne.n	800c646 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800c584:	f107 0310 	add.w	r3, r7, #16
 800c588:	4619      	mov	r1, r3
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f7fd fa4c 	bl	8009a28 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800c590:	2300      	movs	r3, #0
 800c592:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800c594:	7cfb      	ldrb	r3, [r7, #19]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d01d      	beq.n	800c5d6 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c59a:	f107 031b 	add.w	r3, r7, #27
 800c59e:	461a      	mov	r2, r3
 800c5a0:	2100      	movs	r1, #0
 800c5a2:	68f8      	ldr	r0, [r7, #12]
 800c5a4:	f7fd f936 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800c5ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d10f      	bne.n	800c5d6 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800c5b6:	f107 0318 	add.w	r3, r7, #24
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	2151      	movs	r1, #81	@ 0x51
 800c5be:	68f8      	ldr	r0, [r7, #12]
 800c5c0:	f001 fc5c 	bl	800de7c <VL53L0X_RdWord>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800c5ca:	8b3b      	ldrh	r3, [r7, #24]
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f7ff fe07 	bl	800c1e0 <VL53L0X_decode_timeout>
 800c5d2:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800c5d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800c5d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d109      	bne.n	800c5f2 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c5de:	f107 031b 	add.w	r3, r7, #27
 800c5e2:	461a      	mov	r2, r3
 800c5e4:	2101      	movs	r1, #1
 800c5e6:	68f8      	ldr	r0, [r7, #12]
 800c5e8:	f7fd f914 	bl	8009814 <VL53L0X_GetVcselPulsePeriod>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800c5f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d128      	bne.n	800c64c <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c5fa:	7efb      	ldrb	r3, [r7, #27]
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	6879      	ldr	r1, [r7, #4]
 800c600:	68f8      	ldr	r0, [r7, #12]
 800c602:	f7ff fe03 	bl	800c20c <VL53L0X_calc_timeout_mclks>
 800c606:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800c608:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c60a:	6a3a      	ldr	r2, [r7, #32]
 800c60c:	4413      	add	r3, r2
 800c60e:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800c610:	6a38      	ldr	r0, [r7, #32]
 800c612:	f7ff fdbb 	bl	800c18c <VL53L0X_encode_timeout>
 800c616:	4603      	mov	r3, r0
 800c618:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800c61a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d108      	bne.n	800c634 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800c622:	8bfb      	ldrh	r3, [r7, #30]
 800c624:	461a      	mov	r2, r3
 800c626:	2171      	movs	r1, #113	@ 0x71
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f001 fb9f 	bl	800dd6c <VL53L0X_WrWord>
 800c62e:	4603      	mov	r3, r0
 800c630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800c634:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d107      	bne.n	800c64c <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800c644:	e002      	b.n	800c64c <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c646:	23fc      	movs	r3, #252	@ 0xfc
 800c648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800c64c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c650:	4618      	mov	r0, r3
 800c652:	3728      	adds	r7, #40	@ 0x28
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b08a      	sub	sp, #40	@ 0x28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	460b      	mov	r3, r1
 800c662:	70fb      	strb	r3, [r7, #3]
 800c664:	4613      	mov	r3, r2
 800c666:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c668:	2300      	movs	r3, #0
 800c66a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800c66e:	230c      	movs	r3, #12
 800c670:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800c674:	2312      	movs	r3, #18
 800c676:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800c67a:	2308      	movs	r3, #8
 800c67c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800c680:	230e      	movs	r3, #14
 800c682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800c686:	2300      	movs	r3, #0
 800c688:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800c68a:	78bb      	ldrb	r3, [r7, #2]
 800c68c:	f003 0301 	and.w	r3, r3, #1
 800c690:	b2db      	uxtb	r3, r3
 800c692:	2b00      	cmp	r3, #0
 800c694:	d003      	beq.n	800c69e <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c696:	23fc      	movs	r3, #252	@ 0xfc
 800c698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c69c:	e020      	b.n	800c6e0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800c69e:	78fb      	ldrb	r3, [r7, #3]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d10d      	bne.n	800c6c0 <VL53L0X_set_vcsel_pulse_period+0x68>
 800c6a4:	78ba      	ldrb	r2, [r7, #2]
 800c6a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d304      	bcc.n	800c6b8 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800c6ae:	78ba      	ldrb	r2, [r7, #2]
 800c6b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d903      	bls.n	800c6c0 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c6b8:	23fc      	movs	r3, #252	@ 0xfc
 800c6ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c6be:	e00f      	b.n	800c6e0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800c6c0:	78fb      	ldrb	r3, [r7, #3]
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d10c      	bne.n	800c6e0 <VL53L0X_set_vcsel_pulse_period+0x88>
 800c6c6:	78ba      	ldrb	r2, [r7, #2]
 800c6c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d304      	bcc.n	800c6da <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800c6d0:	78ba      	ldrb	r2, [r7, #2]
 800c6d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d902      	bls.n	800c6e0 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c6da:	23fc      	movs	r3, #252	@ 0xfc
 800c6dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800c6e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d002      	beq.n	800c6ee <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800c6e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c6ec:	e237      	b.n	800cb5e <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800c6ee:	78fb      	ldrb	r3, [r7, #3]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d150      	bne.n	800c796 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800c6f4:	78bb      	ldrb	r3, [r7, #2]
 800c6f6:	2b0c      	cmp	r3, #12
 800c6f8:	d110      	bne.n	800c71c <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800c6fa:	2218      	movs	r2, #24
 800c6fc:	2157      	movs	r1, #87	@ 0x57
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f001 fb10 	bl	800dd24 <VL53L0X_WrByte>
 800c704:	4603      	mov	r3, r0
 800c706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800c70a:	2208      	movs	r2, #8
 800c70c:	2156      	movs	r1, #86	@ 0x56
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	f001 fb08 	bl	800dd24 <VL53L0X_WrByte>
 800c714:	4603      	mov	r3, r0
 800c716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c71a:	e17f      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800c71c:	78bb      	ldrb	r3, [r7, #2]
 800c71e:	2b0e      	cmp	r3, #14
 800c720:	d110      	bne.n	800c744 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800c722:	2230      	movs	r2, #48	@ 0x30
 800c724:	2157      	movs	r1, #87	@ 0x57
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f001 fafc 	bl	800dd24 <VL53L0X_WrByte>
 800c72c:	4603      	mov	r3, r0
 800c72e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800c732:	2208      	movs	r2, #8
 800c734:	2156      	movs	r1, #86	@ 0x56
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f001 faf4 	bl	800dd24 <VL53L0X_WrByte>
 800c73c:	4603      	mov	r3, r0
 800c73e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c742:	e16b      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800c744:	78bb      	ldrb	r3, [r7, #2]
 800c746:	2b10      	cmp	r3, #16
 800c748:	d110      	bne.n	800c76c <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800c74a:	2240      	movs	r2, #64	@ 0x40
 800c74c:	2157      	movs	r1, #87	@ 0x57
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f001 fae8 	bl	800dd24 <VL53L0X_WrByte>
 800c754:	4603      	mov	r3, r0
 800c756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800c75a:	2208      	movs	r2, #8
 800c75c:	2156      	movs	r1, #86	@ 0x56
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f001 fae0 	bl	800dd24 <VL53L0X_WrByte>
 800c764:	4603      	mov	r3, r0
 800c766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c76a:	e157      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800c76c:	78bb      	ldrb	r3, [r7, #2]
 800c76e:	2b12      	cmp	r3, #18
 800c770:	f040 8154 	bne.w	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800c774:	2250      	movs	r2, #80	@ 0x50
 800c776:	2157      	movs	r1, #87	@ 0x57
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f001 fad3 	bl	800dd24 <VL53L0X_WrByte>
 800c77e:	4603      	mov	r3, r0
 800c780:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800c784:	2208      	movs	r2, #8
 800c786:	2156      	movs	r1, #86	@ 0x56
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f001 facb 	bl	800dd24 <VL53L0X_WrByte>
 800c78e:	4603      	mov	r3, r0
 800c790:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c794:	e142      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800c796:	78fb      	ldrb	r3, [r7, #3]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	f040 813f 	bne.w	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800c79e:	78bb      	ldrb	r3, [r7, #2]
 800c7a0:	2b08      	cmp	r3, #8
 800c7a2:	d14c      	bne.n	800c83e <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800c7a4:	2210      	movs	r2, #16
 800c7a6:	2148      	movs	r1, #72	@ 0x48
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f001 fabb 	bl	800dd24 <VL53L0X_WrByte>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800c7b4:	2208      	movs	r2, #8
 800c7b6:	2147      	movs	r1, #71	@ 0x47
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f001 fab3 	bl	800dd24 <VL53L0X_WrByte>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c7c4:	2202      	movs	r2, #2
 800c7c6:	2132      	movs	r1, #50	@ 0x32
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f001 faab 	bl	800dd24 <VL53L0X_WrByte>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	461a      	mov	r2, r3
 800c7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7d6:	4313      	orrs	r3, r2
 800c7d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800c7dc:	220c      	movs	r2, #12
 800c7de:	2130      	movs	r1, #48	@ 0x30
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f001 fa9f 	bl	800dd24 <VL53L0X_WrByte>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7ee:	4313      	orrs	r3, r2
 800c7f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	21ff      	movs	r1, #255	@ 0xff
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f001 fa93 	bl	800dd24 <VL53L0X_WrByte>
 800c7fe:	4603      	mov	r3, r0
 800c800:	461a      	mov	r2, r3
 800c802:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c806:	4313      	orrs	r3, r2
 800c808:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c80c:	2230      	movs	r2, #48	@ 0x30
 800c80e:	2130      	movs	r1, #48	@ 0x30
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f001 fa87 	bl	800dd24 <VL53L0X_WrByte>
 800c816:	4603      	mov	r3, r0
 800c818:	461a      	mov	r2, r3
 800c81a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c81e:	4313      	orrs	r3, r2
 800c820:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c824:	2200      	movs	r2, #0
 800c826:	21ff      	movs	r1, #255	@ 0xff
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f001 fa7b 	bl	800dd24 <VL53L0X_WrByte>
 800c82e:	4603      	mov	r3, r0
 800c830:	461a      	mov	r2, r3
 800c832:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c836:	4313      	orrs	r3, r2
 800c838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c83c:	e0ee      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800c83e:	78bb      	ldrb	r3, [r7, #2]
 800c840:	2b0a      	cmp	r3, #10
 800c842:	d14c      	bne.n	800c8de <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800c844:	2228      	movs	r2, #40	@ 0x28
 800c846:	2148      	movs	r1, #72	@ 0x48
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f001 fa6b 	bl	800dd24 <VL53L0X_WrByte>
 800c84e:	4603      	mov	r3, r0
 800c850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800c854:	2208      	movs	r2, #8
 800c856:	2147      	movs	r1, #71	@ 0x47
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f001 fa63 	bl	800dd24 <VL53L0X_WrByte>
 800c85e:	4603      	mov	r3, r0
 800c860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c864:	2203      	movs	r2, #3
 800c866:	2132      	movs	r1, #50	@ 0x32
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f001 fa5b 	bl	800dd24 <VL53L0X_WrByte>
 800c86e:	4603      	mov	r3, r0
 800c870:	461a      	mov	r2, r3
 800c872:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c876:	4313      	orrs	r3, r2
 800c878:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800c87c:	2209      	movs	r2, #9
 800c87e:	2130      	movs	r1, #48	@ 0x30
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f001 fa4f 	bl	800dd24 <VL53L0X_WrByte>
 800c886:	4603      	mov	r3, r0
 800c888:	461a      	mov	r2, r3
 800c88a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c88e:	4313      	orrs	r3, r2
 800c890:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c894:	2201      	movs	r2, #1
 800c896:	21ff      	movs	r1, #255	@ 0xff
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f001 fa43 	bl	800dd24 <VL53L0X_WrByte>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c8ac:	2220      	movs	r2, #32
 800c8ae:	2130      	movs	r1, #48	@ 0x30
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f001 fa37 	bl	800dd24 <VL53L0X_WrByte>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	21ff      	movs	r1, #255	@ 0xff
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f001 fa2b 	bl	800dd24 <VL53L0X_WrByte>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c8dc:	e09e      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800c8de:	78bb      	ldrb	r3, [r7, #2]
 800c8e0:	2b0c      	cmp	r3, #12
 800c8e2:	d14c      	bne.n	800c97e <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800c8e4:	2238      	movs	r2, #56	@ 0x38
 800c8e6:	2148      	movs	r1, #72	@ 0x48
 800c8e8:	6878      	ldr	r0, [r7, #4]
 800c8ea:	f001 fa1b 	bl	800dd24 <VL53L0X_WrByte>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800c8f4:	2208      	movs	r2, #8
 800c8f6:	2147      	movs	r1, #71	@ 0x47
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f001 fa13 	bl	800dd24 <VL53L0X_WrByte>
 800c8fe:	4603      	mov	r3, r0
 800c900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c904:	2203      	movs	r2, #3
 800c906:	2132      	movs	r1, #50	@ 0x32
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f001 fa0b 	bl	800dd24 <VL53L0X_WrByte>
 800c90e:	4603      	mov	r3, r0
 800c910:	461a      	mov	r2, r3
 800c912:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c916:	4313      	orrs	r3, r2
 800c918:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800c91c:	2208      	movs	r2, #8
 800c91e:	2130      	movs	r1, #48	@ 0x30
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f001 f9ff 	bl	800dd24 <VL53L0X_WrByte>
 800c926:	4603      	mov	r3, r0
 800c928:	461a      	mov	r2, r3
 800c92a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c92e:	4313      	orrs	r3, r2
 800c930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c934:	2201      	movs	r2, #1
 800c936:	21ff      	movs	r1, #255	@ 0xff
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f001 f9f3 	bl	800dd24 <VL53L0X_WrByte>
 800c93e:	4603      	mov	r3, r0
 800c940:	461a      	mov	r2, r3
 800c942:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c946:	4313      	orrs	r3, r2
 800c948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c94c:	2220      	movs	r2, #32
 800c94e:	2130      	movs	r1, #48	@ 0x30
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f001 f9e7 	bl	800dd24 <VL53L0X_WrByte>
 800c956:	4603      	mov	r3, r0
 800c958:	461a      	mov	r2, r3
 800c95a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c95e:	4313      	orrs	r3, r2
 800c960:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c964:	2200      	movs	r2, #0
 800c966:	21ff      	movs	r1, #255	@ 0xff
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f001 f9db 	bl	800dd24 <VL53L0X_WrByte>
 800c96e:	4603      	mov	r3, r0
 800c970:	461a      	mov	r2, r3
 800c972:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c976:	4313      	orrs	r3, r2
 800c978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c97c:	e04e      	b.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800c97e:	78bb      	ldrb	r3, [r7, #2]
 800c980:	2b0e      	cmp	r3, #14
 800c982:	d14b      	bne.n	800ca1c <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800c984:	2248      	movs	r2, #72	@ 0x48
 800c986:	2148      	movs	r1, #72	@ 0x48
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f001 f9cb 	bl	800dd24 <VL53L0X_WrByte>
 800c98e:	4603      	mov	r3, r0
 800c990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800c994:	2208      	movs	r2, #8
 800c996:	2147      	movs	r1, #71	@ 0x47
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f001 f9c3 	bl	800dd24 <VL53L0X_WrByte>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c9a4:	2203      	movs	r2, #3
 800c9a6:	2132      	movs	r1, #50	@ 0x32
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f001 f9bb 	bl	800dd24 <VL53L0X_WrByte>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9b6:	4313      	orrs	r3, r2
 800c9b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800c9bc:	2207      	movs	r2, #7
 800c9be:	2130      	movs	r1, #48	@ 0x30
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f001 f9af 	bl	800dd24 <VL53L0X_WrByte>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c9d4:	2201      	movs	r2, #1
 800c9d6:	21ff      	movs	r1, #255	@ 0xff
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f001 f9a3 	bl	800dd24 <VL53L0X_WrByte>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c9ec:	2220      	movs	r2, #32
 800c9ee:	2130      	movs	r1, #48	@ 0x30
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f001 f997 	bl	800dd24 <VL53L0X_WrByte>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9fe:	4313      	orrs	r3, r2
 800ca00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ca04:	2200      	movs	r2, #0
 800ca06:	21ff      	movs	r1, #255	@ 0xff
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f001 f98b 	bl	800dd24 <VL53L0X_WrByte>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	461a      	mov	r2, r3
 800ca12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca16:	4313      	orrs	r3, r2
 800ca18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800ca1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d17e      	bne.n	800cb22 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800ca24:	78bb      	ldrb	r3, [r7, #2]
 800ca26:	4618      	mov	r0, r3
 800ca28:	f7fe fe3b 	bl	800b6a2 <VL53L0X_encode_vcsel_period>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800ca32:	78fb      	ldrb	r3, [r7, #3]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d045      	beq.n	800cac8 <VL53L0X_set_vcsel_pulse_period+0x470>
 800ca3c:	e06e      	b.n	800cb1c <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800ca3e:	f107 0314 	add.w	r3, r7, #20
 800ca42:	461a      	mov	r2, r3
 800ca44:	2103      	movs	r1, #3
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f7ff fc34 	bl	800c2b4 <get_sequence_step_timeout>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800ca52:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d109      	bne.n	800ca6e <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800ca5a:	f107 0310 	add.w	r3, r7, #16
 800ca5e:	461a      	mov	r2, r3
 800ca60:	2102      	movs	r1, #2
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f7ff fc26 	bl	800c2b4 <get_sequence_step_timeout>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800ca6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d109      	bne.n	800ca8a <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800ca76:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	2150      	movs	r1, #80	@ 0x50
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f001 f950 	bl	800dd24 <VL53L0X_WrByte>
 800ca84:	4603      	mov	r3, r0
 800ca86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800ca8a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d108      	bne.n	800caa4 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	461a      	mov	r2, r3
 800ca96:	2103      	movs	r1, #3
 800ca98:	6878      	ldr	r0, [r7, #4]
 800ca9a:	f7ff fceb 	bl	800c474 <set_sequence_step_timeout>
 800ca9e:	4603      	mov	r3, r0
 800caa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800caa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d108      	bne.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	461a      	mov	r2, r3
 800cab0:	2102      	movs	r1, #2
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f7ff fcde 	bl	800c474 <set_sequence_step_timeout>
 800cab8:	4603      	mov	r3, r0
 800caba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	78ba      	ldrb	r2, [r7, #2]
 800cac2:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800cac6:	e02c      	b.n	800cb22 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800cac8:	f107 0318 	add.w	r3, r7, #24
 800cacc:	461a      	mov	r2, r3
 800cace:	2104      	movs	r1, #4
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f7ff fbef 	bl	800c2b4 <get_sequence_step_timeout>
 800cad6:	4603      	mov	r3, r0
 800cad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800cadc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d109      	bne.n	800caf8 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800cae4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800cae8:	461a      	mov	r2, r3
 800caea:	2170      	movs	r1, #112	@ 0x70
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f001 f919 	bl	800dd24 <VL53L0X_WrByte>
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800caf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d108      	bne.n	800cb12 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800cb00:	69bb      	ldr	r3, [r7, #24]
 800cb02:	461a      	mov	r2, r3
 800cb04:	2104      	movs	r1, #4
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f7ff fcb4 	bl	800c474 <set_sequence_step_timeout>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	78ba      	ldrb	r2, [r7, #2]
 800cb16:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800cb1a:	e002      	b.n	800cb22 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cb1c:	23fc      	movs	r3, #252	@ 0xfc
 800cb1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800cb22:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d109      	bne.n	800cb3e <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	695b      	ldr	r3, [r3, #20]
 800cb2e:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800cb30:	69f9      	ldr	r1, [r7, #28]
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f7fc fe30 	bl	8009798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800cb3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d109      	bne.n	800cb5a <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800cb46:	f107 010f 	add.w	r1, r7, #15
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f7fe fcc2 	bl	800b4d8 <VL53L0X_perform_phase_calibration>
 800cb54:	4603      	mov	r3, r0
 800cb56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800cb5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3728      	adds	r7, #40	@ 0x28
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b086      	sub	sp, #24
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	60f8      	str	r0, [r7, #12]
 800cb6e:	460b      	mov	r3, r1
 800cb70:	607a      	str	r2, [r7, #4]
 800cb72:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cb74:	2300      	movs	r3, #0
 800cb76:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800cb78:	7afb      	ldrb	r3, [r7, #11]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d002      	beq.n	800cb84 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800cb7e:	2b01      	cmp	r3, #1
 800cb80:	d00a      	beq.n	800cb98 <VL53L0X_get_vcsel_pulse_period+0x32>
 800cb82:	e013      	b.n	800cbac <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800cb84:	f107 0316 	add.w	r3, r7, #22
 800cb88:	461a      	mov	r2, r3
 800cb8a:	2150      	movs	r1, #80	@ 0x50
 800cb8c:	68f8      	ldr	r0, [r7, #12]
 800cb8e:	f001 f94b 	bl	800de28 <VL53L0X_RdByte>
 800cb92:	4603      	mov	r3, r0
 800cb94:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800cb96:	e00b      	b.n	800cbb0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800cb98:	f107 0316 	add.w	r3, r7, #22
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	2170      	movs	r1, #112	@ 0x70
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f001 f941 	bl	800de28 <VL53L0X_RdByte>
 800cba6:	4603      	mov	r3, r0
 800cba8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800cbaa:	e001      	b.n	800cbb0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cbac:	23fc      	movs	r3, #252	@ 0xfc
 800cbae:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800cbb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d107      	bne.n	800cbc8 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800cbb8:	7dbb      	ldrb	r3, [r7, #22]
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7fe fd5e 	bl	800b67c <VL53L0X_decode_vcsel_period>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	701a      	strb	r2, [r3, #0]

	return Status;
 800cbc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3718      	adds	r7, #24
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b092      	sub	sp, #72	@ 0x48
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800cbe4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800cbe8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800cbea:	f240 7376 	movw	r3, #1910	@ 0x776
 800cbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800cbf0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800cbf4:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800cbf6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800cbfa:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800cbfc:	f240 234e 	movw	r3, #590	@ 0x24e
 800cc00:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800cc02:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800cc06:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800cc08:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800cc0c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800cc0e:	f240 2326 	movw	r3, #550	@ 0x226
 800cc12:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800cc14:	2300      	movs	r3, #0
 800cc16:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800cc18:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800cc1c:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800cc22:	683a      	ldr	r2, [r7, #0]
 800cc24:	6a3b      	ldr	r3, [r7, #32]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d205      	bcs.n	800cc36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cc2a:	23fc      	movs	r3, #252	@ 0xfc
 800cc2c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800cc30:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cc34:	e0aa      	b.n	800cd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800cc36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc3a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800cc3c:	683a      	ldr	r2, [r7, #0]
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800cc42:	f107 0314 	add.w	r3, r7, #20
 800cc46:	4619      	mov	r1, r3
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f7fc feed 	bl	8009a28 <VL53L0X_GetSequenceStepEnables>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800cc54:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d15b      	bne.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800cc5c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d105      	bne.n	800cc6e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800cc62:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d102      	bne.n	800cc6e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800cc68:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d052      	beq.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800cc6e:	f107 0310 	add.w	r3, r7, #16
 800cc72:	461a      	mov	r2, r3
 800cc74:	2102      	movs	r1, #2
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f7ff fb1c 	bl	800c2b4 <get_sequence_step_timeout>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800cc82:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d002      	beq.n	800cc90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800cc8a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cc8e:	e07d      	b.n	800cd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800cc90:	7d3b      	ldrb	r3, [r7, #20]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d00f      	beq.n	800ccb6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800cc96:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800cc98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc9a:	4413      	add	r3, r2
 800cc9c:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800cc9e:	69fa      	ldr	r2, [r7, #28]
 800cca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cca2:	429a      	cmp	r2, r3
 800cca4:	d204      	bcs.n	800ccb0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800cca6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cca8:	69fb      	ldr	r3, [r7, #28]
 800ccaa:	1ad3      	subs	r3, r2, r3
 800ccac:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccae:	e002      	b.n	800ccb6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ccb0:	23fc      	movs	r3, #252	@ 0xfc
 800ccb2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800ccb6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d002      	beq.n	800ccc4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800ccbe:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800ccc2:	e063      	b.n	800cd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800ccc4:	7dbb      	ldrb	r3, [r7, #22]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d011      	beq.n	800ccee <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800ccca:	693a      	ldr	r2, [r7, #16]
 800cccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccce:	4413      	add	r3, r2
 800ccd0:	005b      	lsls	r3, r3, #1
 800ccd2:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ccd4:	69fa      	ldr	r2, [r7, #28]
 800ccd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccd8:	429a      	cmp	r2, r3
 800ccda:	d204      	bcs.n	800cce6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800ccdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ccde:	69fb      	ldr	r3, [r7, #28]
 800cce0:	1ad3      	subs	r3, r2, r3
 800cce2:	643b      	str	r3, [r7, #64]	@ 0x40
 800cce4:	e016      	b.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cce6:	23fc      	movs	r3, #252	@ 0xfc
 800cce8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ccec:	e012      	b.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800ccee:	7d7b      	ldrb	r3, [r7, #21]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d00f      	beq.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ccf8:	4413      	add	r3, r2
 800ccfa:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ccfc:	69fa      	ldr	r2, [r7, #28]
 800ccfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d204      	bcs.n	800cd0e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800cd04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd06:	69fb      	ldr	r3, [r7, #28]
 800cd08:	1ad3      	subs	r3, r2, r3
 800cd0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd0c:	e002      	b.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cd0e:	23fc      	movs	r3, #252	@ 0xfc
 800cd10:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800cd14:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d002      	beq.n	800cd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800cd1c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cd20:	e034      	b.n	800cd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800cd22:	7dfb      	ldrb	r3, [r7, #23]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d019      	beq.n	800cd5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800cd28:	f107 030c 	add.w	r3, r7, #12
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	2103      	movs	r1, #3
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f7ff fabf 	bl	800c2b4 <get_sequence_step_timeout>
 800cd36:	4603      	mov	r3, r0
 800cd38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd40:	4413      	add	r3, r2
 800cd42:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800cd44:	69fa      	ldr	r2, [r7, #28]
 800cd46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d204      	bcs.n	800cd56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800cd4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	1ad3      	subs	r3, r2, r3
 800cd52:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd54:	e002      	b.n	800cd5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cd56:	23fc      	movs	r3, #252	@ 0xfc
 800cd58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800cd5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d111      	bne.n	800cd88 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800cd64:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d00e      	beq.n	800cd88 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800cd6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd6e:	1ad3      	subs	r3, r2, r3
 800cd70:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800cd72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd74:	2104      	movs	r1, #4
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f7ff fb7c 	bl	800c474 <set_sequence_step_timeout>
 800cd7c:	4603      	mov	r3, r0
 800cd7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	683a      	ldr	r2, [r7, #0]
 800cd86:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800cd88:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3748      	adds	r7, #72	@ 0x48
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b090      	sub	sp, #64	@ 0x40
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800cda4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800cda8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800cdaa:	f240 7376 	movw	r3, #1910	@ 0x776
 800cdae:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800cdb0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800cdb4:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800cdb6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800cdba:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800cdbc:	f240 234e 	movw	r3, #590	@ 0x24e
 800cdc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800cdc2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800cdc6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800cdc8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800cdcc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800cdce:	f240 2326 	movw	r3, #550	@ 0x226
 800cdd2:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800cdd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cdda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cddc:	441a      	add	r2, r3
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800cde2:	f107 0318 	add.w	r3, r7, #24
 800cde6:	4619      	mov	r1, r3
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f7fc fe1d 	bl	8009a28 <VL53L0X_GetSequenceStepEnables>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800cdf4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d002      	beq.n	800ce02 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800cdfc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ce00:	e075      	b.n	800ceee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800ce02:	7e3b      	ldrb	r3, [r7, #24]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d105      	bne.n	800ce14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800ce08:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d102      	bne.n	800ce14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800ce0e:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d030      	beq.n	800ce76 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800ce14:	f107 0310 	add.w	r3, r7, #16
 800ce18:	461a      	mov	r2, r3
 800ce1a:	2102      	movs	r1, #2
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f7ff fa49 	bl	800c2b4 <get_sequence_step_timeout>
 800ce22:	4603      	mov	r3, r0
 800ce24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800ce28:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d122      	bne.n	800ce76 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ce30:	7e3b      	ldrb	r3, [r7, #24]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d007      	beq.n	800ce46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ce3a:	6939      	ldr	r1, [r7, #16]
 800ce3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce3e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce40:	441a      	add	r2, r3
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ce46:	7ebb      	ldrb	r3, [r7, #26]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d009      	beq.n	800ce60 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800ce50:	6939      	ldr	r1, [r7, #16]
 800ce52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce54:	440b      	add	r3, r1
 800ce56:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce58:	441a      	add	r2, r3
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	601a      	str	r2, [r3, #0]
 800ce5e:	e00a      	b.n	800ce76 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800ce60:	7e7b      	ldrb	r3, [r7, #25]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d007      	beq.n	800ce76 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ce6a:	6939      	ldr	r1, [r7, #16]
 800ce6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ce70:	441a      	add	r2, r3
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ce76:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d114      	bne.n	800cea8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800ce7e:	7efb      	ldrb	r3, [r7, #27]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d011      	beq.n	800cea8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800ce84:	f107 030c 	add.w	r3, r7, #12
 800ce88:	461a      	mov	r2, r3
 800ce8a:	2103      	movs	r1, #3
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f7ff fa11 	bl	800c2b4 <get_sequence_step_timeout>
 800ce92:	4603      	mov	r3, r0
 800ce94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800ce9c:	68f9      	ldr	r1, [r7, #12]
 800ce9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800cea2:	441a      	add	r2, r3
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cea8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d114      	bne.n	800ceda <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800ceb0:	7f3b      	ldrb	r3, [r7, #28]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d011      	beq.n	800ceda <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800ceb6:	f107 0314 	add.w	r3, r7, #20
 800ceba:	461a      	mov	r2, r3
 800cebc:	2104      	movs	r1, #4
 800cebe:	6878      	ldr	r0, [r7, #4]
 800cec0:	f7ff f9f8 	bl	800c2b4 <get_sequence_step_timeout>
 800cec4:	4603      	mov	r3, r0
 800cec6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800cece:	6979      	ldr	r1, [r7, #20]
 800ced0:	6a3b      	ldr	r3, [r7, #32]
 800ced2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ced4:	441a      	add	r2, r3
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ceda:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d103      	bne.n	800ceea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	681a      	ldr	r2, [r3, #0]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ceea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3740      	adds	r7, #64	@ 0x40
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
	...

0800cef8 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b088      	sub	sp, #32
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
 800cf00:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf02:	2300      	movs	r3, #0
 800cf04:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800cf06:	2300      	movs	r3, #0
 800cf08:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800cf0a:	e0c6      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800cf0c:	697b      	ldr	r3, [r7, #20]
 800cf0e:	683a      	ldr	r2, [r7, #0]
 800cf10:	4413      	add	r3, r2
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	74fb      	strb	r3, [r7, #19]
		Index++;
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800cf1c:	7cfb      	ldrb	r3, [r7, #19]
 800cf1e:	2bff      	cmp	r3, #255	@ 0xff
 800cf20:	f040 808d 	bne.w	800d03e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	683a      	ldr	r2, [r7, #0]
 800cf28:	4413      	add	r3, r2
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	747b      	strb	r3, [r7, #17]
			Index++;
 800cf2e:	697b      	ldr	r3, [r7, #20]
 800cf30:	3301      	adds	r3, #1
 800cf32:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800cf34:	7c7b      	ldrb	r3, [r7, #17]
 800cf36:	2b03      	cmp	r3, #3
 800cf38:	d87e      	bhi.n	800d038 <VL53L0X_load_tuning_settings+0x140>
 800cf3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cf40 <VL53L0X_load_tuning_settings+0x48>)
 800cf3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf40:	0800cf51 	.word	0x0800cf51
 800cf44:	0800cf8b 	.word	0x0800cf8b
 800cf48:	0800cfc5 	.word	0x0800cfc5
 800cf4c:	0800cfff 	.word	0x0800cfff
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800cf50:	697b      	ldr	r3, [r7, #20]
 800cf52:	683a      	ldr	r2, [r7, #0]
 800cf54:	4413      	add	r3, r2
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	743b      	strb	r3, [r7, #16]
				Index++;
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	3301      	adds	r3, #1
 800cf5e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	683a      	ldr	r2, [r7, #0]
 800cf64:	4413      	add	r3, r2
 800cf66:	781b      	ldrb	r3, [r3, #0]
 800cf68:	73fb      	strb	r3, [r7, #15]
				Index++;
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	3301      	adds	r3, #1
 800cf6e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800cf70:	7c3b      	ldrb	r3, [r7, #16]
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	021b      	lsls	r3, r3, #8
 800cf76:	b29a      	uxth	r2, r3
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	4413      	add	r3, r2
 800cf7e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	89ba      	ldrh	r2, [r7, #12]
 800cf84:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800cf88:	e087      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	683a      	ldr	r2, [r7, #0]
 800cf8e:	4413      	add	r3, r2
 800cf90:	781b      	ldrb	r3, [r3, #0]
 800cf92:	743b      	strb	r3, [r7, #16]
				Index++;
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	3301      	adds	r3, #1
 800cf98:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	683a      	ldr	r2, [r7, #0]
 800cf9e:	4413      	add	r3, r2
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800cfa4:	697b      	ldr	r3, [r7, #20]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800cfaa:	7c3b      	ldrb	r3, [r7, #16]
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	021b      	lsls	r3, r3, #8
 800cfb0:	b29a      	uxth	r2, r3
 800cfb2:	7bfb      	ldrb	r3, [r7, #15]
 800cfb4:	b29b      	uxth	r3, r3
 800cfb6:	4413      	add	r3, r2
 800cfb8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	89ba      	ldrh	r2, [r7, #12]
 800cfbe:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800cfc2:	e06a      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	683a      	ldr	r2, [r7, #0]
 800cfc8:	4413      	add	r3, r2
 800cfca:	781b      	ldrb	r3, [r3, #0]
 800cfcc:	743b      	strb	r3, [r7, #16]
				Index++;
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	3301      	adds	r3, #1
 800cfd2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	683a      	ldr	r2, [r7, #0]
 800cfd8:	4413      	add	r3, r2
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	73fb      	strb	r3, [r7, #15]
				Index++;
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	3301      	adds	r3, #1
 800cfe2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800cfe4:	7c3b      	ldrb	r3, [r7, #16]
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	021b      	lsls	r3, r3, #8
 800cfea:	b29a      	uxth	r2, r3
 800cfec:	7bfb      	ldrb	r3, [r7, #15]
 800cfee:	b29b      	uxth	r3, r3
 800cff0:	4413      	add	r3, r2
 800cff2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	89ba      	ldrh	r2, [r7, #12]
 800cff8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800cffc:	e04d      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	683a      	ldr	r2, [r7, #0]
 800d002:	4413      	add	r3, r2
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	743b      	strb	r3, [r7, #16]
				Index++;
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	3301      	adds	r3, #1
 800d00c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	683a      	ldr	r2, [r7, #0]
 800d012:	4413      	add	r3, r2
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d018:	697b      	ldr	r3, [r7, #20]
 800d01a:	3301      	adds	r3, #1
 800d01c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d01e:	7c3b      	ldrb	r3, [r7, #16]
 800d020:	b29b      	uxth	r3, r3
 800d022:	021b      	lsls	r3, r3, #8
 800d024:	b29a      	uxth	r2, r3
 800d026:	7bfb      	ldrb	r3, [r7, #15]
 800d028:	b29b      	uxth	r3, r3
 800d02a:	4413      	add	r3, r2
 800d02c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	89ba      	ldrh	r2, [r7, #12]
 800d032:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800d036:	e030      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d038:	23fc      	movs	r3, #252	@ 0xfc
 800d03a:	77fb      	strb	r3, [r7, #31]
 800d03c:	e02d      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800d03e:	7cfb      	ldrb	r3, [r7, #19]
 800d040:	2b04      	cmp	r3, #4
 800d042:	d828      	bhi.n	800d096 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	683a      	ldr	r2, [r7, #0]
 800d048:	4413      	add	r3, r2
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	3301      	adds	r3, #1
 800d052:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800d054:	2300      	movs	r3, #0
 800d056:	61bb      	str	r3, [r7, #24]
 800d058:	e00f      	b.n	800d07a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	683a      	ldr	r2, [r7, #0]
 800d05e:	4413      	add	r3, r2
 800d060:	7819      	ldrb	r1, [r3, #0]
 800d062:	f107 0208 	add.w	r2, r7, #8
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	4413      	add	r3, r2
 800d06a:	460a      	mov	r2, r1
 800d06c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	3301      	adds	r3, #1
 800d072:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800d074:	69bb      	ldr	r3, [r7, #24]
 800d076:	3301      	adds	r3, #1
 800d078:	61bb      	str	r3, [r7, #24]
 800d07a:	7cfb      	ldrb	r3, [r7, #19]
 800d07c:	69ba      	ldr	r2, [r7, #24]
 800d07e:	429a      	cmp	r2, r3
 800d080:	dbeb      	blt.n	800d05a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800d082:	7cfb      	ldrb	r3, [r7, #19]
 800d084:	f107 0208 	add.w	r2, r7, #8
 800d088:	7cb9      	ldrb	r1, [r7, #18]
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f000 fdee 	bl	800dc6c <VL53L0X_WriteMulti>
 800d090:	4603      	mov	r3, r0
 800d092:	77fb      	strb	r3, [r7, #31]
 800d094:	e001      	b.n	800d09a <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d096:	23fc      	movs	r3, #252	@ 0xfc
 800d098:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	683a      	ldr	r2, [r7, #0]
 800d09e:	4413      	add	r3, r2
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d004      	beq.n	800d0b0 <VL53L0X_load_tuning_settings+0x1b8>
 800d0a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f43f af2e 	beq.w	800cf0c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d0b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3720      	adds	r7, #32
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b088      	sub	sp, #32
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	60f8      	str	r0, [r7, #12]
 800d0c4:	60b9      	str	r1, [r7, #8]
 800d0c6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800d0d2:	f107 0313 	add.w	r3, r7, #19
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	68f8      	ldr	r0, [r7, #12]
 800d0da:	f7fc fd31 	bl	8009b40 <VL53L0X_GetXTalkCompensationEnable>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800d0e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d111      	bne.n	800d10e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800d0ea:	7cfb      	ldrb	r3, [r7, #19]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d00e      	beq.n	800d10e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6a1b      	ldr	r3, [r3, #32]
 800d0f4:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	8a9b      	ldrh	r3, [r3, #20]
 800d0fa:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800d0fc:	69bb      	ldr	r3, [r7, #24]
 800d0fe:	fb02 f303 	mul.w	r3, r2, r3
 800d102:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800d104:	697b      	ldr	r3, [r7, #20]
 800d106:	3380      	adds	r3, #128	@ 0x80
 800d108:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800d10e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d112:	4618      	mov	r0, r3
 800d114:	3720      	adds	r7, #32
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b086      	sub	sp, #24
 800d11e:	af00      	add	r7, sp, #0
 800d120:	60f8      	str	r0, [r7, #12]
 800d122:	60b9      	str	r1, [r7, #8]
 800d124:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d126:	2300      	movs	r3, #0
 800d128:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800d132:	f107 0310 	add.w	r3, r7, #16
 800d136:	461a      	mov	r2, r3
 800d138:	68b9      	ldr	r1, [r7, #8]
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f7ff ffbe 	bl	800d0bc <VL53L0X_get_total_xtalk_rate>
 800d140:	4603      	mov	r3, r0
 800d142:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800d144:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d105      	bne.n	800d158 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681a      	ldr	r2, [r3, #0]
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	441a      	add	r2, r3
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	601a      	str	r2, [r3, #0]

	return Status;
 800d158:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3718      	adds	r7, #24
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b09a      	sub	sp, #104	@ 0x68
 800d168:	af00      	add	r7, sp, #0
 800d16a:	60f8      	str	r0, [r7, #12]
 800d16c:	60b9      	str	r1, [r7, #8]
 800d16e:	607a      	str	r2, [r7, #4]
 800d170:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800d172:	2312      	movs	r3, #18
 800d174:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800d176:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d17a:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800d17c:	2342      	movs	r3, #66	@ 0x42
 800d17e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800d180:	2306      	movs	r3, #6
 800d182:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800d184:	2307      	movs	r3, #7
 800d186:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d188:	2300      	movs	r3, #0
 800d18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800d194:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800d19c:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800d19e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1a2:	fb02 f303 	mul.w	r3, r2, r3
 800d1a6:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800d1a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1aa:	3380      	adds	r3, #128	@ 0x80
 800d1ac:	0a1b      	lsrs	r3, r3, #8
 800d1ae:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800d1b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d1b4:	fb02 f303 	mul.w	r3, r2, r3
 800d1b8:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d01a      	beq.n	800d1fa <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	029b      	lsls	r3, r3, #10
 800d1c8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800d1ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1d0:	4413      	add	r3, r2
 800d1d2:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800d1d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1dc:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800d1de:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d1e0:	4613      	mov	r3, r2
 800d1e2:	005b      	lsls	r3, r3, #1
 800d1e4:	4413      	add	r3, r2
 800d1e6:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800d1e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1ea:	fb03 f303 	mul.w	r3, r3, r3
 800d1ee:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800d1f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1f2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d1f6:	0c1b      	lsrs	r3, r3, #16
 800d1f8:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d1fe:	fb02 f303 	mul.w	r3, r2, r3
 800d202:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800d204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d206:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d20a:	0c1b      	lsrs	r3, r3, #16
 800d20c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800d20e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d210:	fb03 f303 	mul.w	r3, r3, r3
 800d214:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800d216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d218:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d21c:	0c1b      	lsrs	r3, r3, #16
 800d21e:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800d220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d222:	085a      	lsrs	r2, r3, #1
 800d224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d226:	441a      	add	r2, r3
 800d228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d22a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d22e:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800d230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d232:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d234:	fb02 f303 	mul.w	r3, r2, r3
 800d238:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800d23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d23c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d240:	d302      	bcc.n	800d248 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800d242:	4b54      	ldr	r3, [pc, #336]	@ (800d394 <VL53L0X_calc_dmax+0x230>)
 800d244:	663b      	str	r3, [r7, #96]	@ 0x60
 800d246:	e015      	b.n	800d274 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800d248:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d24a:	085a      	lsrs	r2, r3, #1
 800d24c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d24e:	441a      	add	r2, r3
 800d250:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d252:	fbb2 f3f3 	udiv	r3, r2, r3
 800d256:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800d258:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d25a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d25c:	fb02 f303 	mul.w	r3, r2, r3
 800d260:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800d262:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d264:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d268:	0c1b      	lsrs	r3, r3, #16
 800d26a:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800d26c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d26e:	fb03 f303 	mul.w	r3, r3, r3
 800d272:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800d274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d276:	039b      	lsls	r3, r3, #14
 800d278:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d27c:	4a46      	ldr	r2, [pc, #280]	@ (800d398 <VL53L0X_calc_dmax+0x234>)
 800d27e:	fba2 2303 	umull	r2, r3, r2, r3
 800d282:	099b      	lsrs	r3, r3, #6
 800d284:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800d286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d288:	fb03 f303 	mul.w	r3, r3, r3
 800d28c:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800d28e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d290:	fb03 f303 	mul.w	r3, r3, r3
 800d294:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800d296:	6a3b      	ldr	r3, [r7, #32]
 800d298:	3308      	adds	r3, #8
 800d29a:	091b      	lsrs	r3, r3, #4
 800d29c:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800d29e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2a0:	6a3b      	ldr	r3, [r7, #32]
 800d2a2:	1ad3      	subs	r3, r2, r3
 800d2a4:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800d2a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2a8:	4613      	mov	r3, r2
 800d2aa:	005b      	lsls	r3, r3, #1
 800d2ac:	4413      	add	r3, r2
 800d2ae:	011b      	lsls	r3, r3, #4
 800d2b0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d2b8:	0b9b      	lsrs	r3, r3, #14
 800d2ba:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800d2bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d2be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2c0:	4413      	add	r3, r2
 800d2c2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800d2c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d2c6:	085b      	lsrs	r3, r3, #1
 800d2c8:	69ba      	ldr	r2, [r7, #24]
 800d2ca:	4413      	add	r3, r2
 800d2cc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800d2ce:	69ba      	ldr	r2, [r7, #24]
 800d2d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2d6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800d2d8:	69bb      	ldr	r3, [r7, #24]
 800d2da:	039b      	lsls	r3, r3, #14
 800d2dc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800d2de:	69fb      	ldr	r3, [r7, #28]
 800d2e0:	085b      	lsrs	r3, r3, #1
 800d2e2:	69ba      	ldr	r2, [r7, #24]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800d2e8:	69ba      	ldr	r2, [r7, #24]
 800d2ea:	69fb      	ldr	r3, [r7, #28]
 800d2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2f0:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800d2f2:	69bb      	ldr	r3, [r7, #24]
 800d2f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d2f6:	fb02 f303 	mul.w	r3, r2, r3
 800d2fa:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d302:	4a25      	ldr	r2, [pc, #148]	@ (800d398 <VL53L0X_calc_dmax+0x234>)
 800d304:	fba2 2303 	umull	r2, r3, r2, r3
 800d308:	099b      	lsrs	r3, r3, #6
 800d30a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	011b      	lsls	r3, r3, #4
 800d310:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800d312:	69bb      	ldr	r3, [r7, #24]
 800d314:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d318:	4a1f      	ldr	r2, [pc, #124]	@ (800d398 <VL53L0X_calc_dmax+0x234>)
 800d31a:	fba2 2303 	umull	r2, r3, r2, r3
 800d31e:	099b      	lsrs	r3, r3, #6
 800d320:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800d322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d324:	3380      	adds	r3, #128	@ 0x80
 800d326:	0a1b      	lsrs	r3, r3, #8
 800d328:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d008      	beq.n	800d342 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	085a      	lsrs	r2, r3, #1
 800d334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d336:	441a      	add	r2, r3
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d33e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d340:	e001      	b.n	800d346 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800d342:	2300      	movs	r3, #0
 800d344:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800d346:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d348:	f7fe f9be 	bl	800b6c8 <VL53L0X_isqrt>
 800d34c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800d34e:	69bb      	ldr	r3, [r7, #24]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d008      	beq.n	800d366 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800d354:	69bb      	ldr	r3, [r7, #24]
 800d356:	085a      	lsrs	r2, r3, #1
 800d358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d35a:	441a      	add	r2, r3
 800d35c:	69bb      	ldr	r3, [r7, #24]
 800d35e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d362:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d364:	e001      	b.n	800d36a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800d366:	2300      	movs	r3, #0
 800d368:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800d36a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800d36c:	f7fe f9ac 	bl	800b6c8 <VL53L0X_isqrt>
 800d370:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800d372:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d374:	693a      	ldr	r2, [r7, #16]
 800d376:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800d378:	693a      	ldr	r2, [r7, #16]
 800d37a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d902      	bls.n	800d386 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800d380:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d382:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d384:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800d386:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3768      	adds	r7, #104	@ 0x68
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
 800d392:	bf00      	nop
 800d394:	fff00000 	.word	0xfff00000
 800d398:	10624dd3 	.word	0x10624dd3

0800d39c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b0b4      	sub	sp, #208	@ 0xd0
 800d3a0:	af04      	add	r7, sp, #16
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	607a      	str	r2, [r7, #4]
 800d3a8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800d3aa:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800d3ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800d3b2:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800d3b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800d3ba:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800d3be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800d3c2:	f241 235c 	movw	r3, #4700	@ 0x125c
 800d3c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800d3ca:	4b9e      	ldr	r3, [pc, #632]	@ (800d644 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800d3cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800d3d0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800d3d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800d3d6:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800d3da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e2:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800d3e4:	4b98      	ldr	r3, [pc, #608]	@ (800d648 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800d3e6:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800d3e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3ec:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800d3ee:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800d3f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800d3f4:	f240 6377 	movw	r3, #1655	@ 0x677
 800d3f8:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	6a1b      	ldr	r3, [r3, #32]
 800d404:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	691b      	ldr	r3, [r3, #16]
 800d40a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d40e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800d412:	0c1b      	lsrs	r3, r3, #16
 800d414:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	68db      	ldr	r3, [r3, #12]
 800d41a:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800d41c:	f107 0310 	add.w	r3, r7, #16
 800d420:	461a      	mov	r2, r3
 800d422:	68b9      	ldr	r1, [r7, #8]
 800d424:	68f8      	ldr	r0, [r7, #12]
 800d426:	f7ff fe78 	bl	800d11a <VL53L0X_get_total_signal_rate>
 800d42a:	4603      	mov	r3, r0
 800d42c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800d430:	f107 0314 	add.w	r3, r7, #20
 800d434:	461a      	mov	r2, r3
 800d436:	68b9      	ldr	r1, [r7, #8]
 800d438:	68f8      	ldr	r0, [r7, #12]
 800d43a:	f7ff fe3f 	bl	800d0bc <VL53L0X_get_total_xtalk_rate>
 800d43e:	4603      	mov	r3, r0
 800d440:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d44a:	fb02 f303 	mul.w	r3, r2, r3
 800d44e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800d450:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d452:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d456:	0c1b      	lsrs	r3, r3, #16
 800d458:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d460:	fb02 f303 	mul.w	r3, r2, r3
 800d464:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800d468:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800d46c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d46e:	429a      	cmp	r2, r3
 800d470:	d902      	bls.n	800d478 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800d472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d474:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800d478:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d168      	bne.n	800d552 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d486:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800d490:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800d494:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800d498:	461a      	mov	r2, r3
 800d49a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800d49e:	68f8      	ldr	r0, [r7, #12]
 800d4a0:	f7fe feb4 	bl	800c20c <VL53L0X_calc_timeout_mclks>
 800d4a4:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d4ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800d4b6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800d4ba:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d4be:	461a      	mov	r2, r3
 800d4c0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800d4c4:	68f8      	ldr	r0, [r7, #12]
 800d4c6:	f7fe fea1 	bl	800c20c <VL53L0X_calc_timeout_mclks>
 800d4ca:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800d4cc:	2303      	movs	r3, #3
 800d4ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800d4d2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800d4d6:	2b08      	cmp	r3, #8
 800d4d8:	d102      	bne.n	800d4e0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800d4da:	2302      	movs	r3, #2
 800d4dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800d4e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4e4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800d4e6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d4ea:	fb02 f303 	mul.w	r3, r2, r3
 800d4ee:	02db      	lsls	r3, r3, #11
 800d4f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800d4f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d4f8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d4fc:	4a53      	ldr	r2, [pc, #332]	@ (800d64c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d4fe:	fba2 2303 	umull	r2, r3, r2, r3
 800d502:	099b      	lsrs	r3, r3, #6
 800d504:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800d508:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d50c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d50e:	fb02 f303 	mul.w	r3, r2, r3
 800d512:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800d516:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d51a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d51e:	4a4b      	ldr	r2, [pc, #300]	@ (800d64c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d520:	fba2 2303 	umull	r2, r3, r2, r3
 800d524:	099b      	lsrs	r3, r3, #6
 800d526:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	3380      	adds	r3, #128	@ 0x80
 800d52e:	0a1b      	lsrs	r3, r3, #8
 800d530:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800d532:	693a      	ldr	r2, [r7, #16]
 800d534:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d538:	fb02 f303 	mul.w	r3, r2, r3
 800d53c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800d540:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800d544:	3380      	adds	r3, #128	@ 0x80
 800d546:	0a1b      	lsrs	r3, r3, #8
 800d548:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	021b      	lsls	r3, r3, #8
 800d550:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800d552:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800d556:	2b00      	cmp	r3, #0
 800d558:	d002      	beq.n	800d560 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800d55a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800d55e:	e15e      	b.n	800d81e <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800d560:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d562:	2b00      	cmp	r3, #0
 800d564:	d10c      	bne.n	800d580 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d56c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d574:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	2200      	movs	r2, #0
 800d57c:	601a      	str	r2, [r3, #0]
 800d57e:	e14c      	b.n	800d81a <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800d580:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800d584:	2b00      	cmp	r3, #0
 800d586:	d102      	bne.n	800d58e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800d588:	2301      	movs	r3, #1
 800d58a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800d58e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d592:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800d594:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d596:	041a      	lsls	r2, r3, #16
 800d598:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d59a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d59e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800d5a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d5a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d902      	bls.n	800d5b2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800d5ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800d5b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d5b6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800d5ba:	fb02 f303 	mul.w	r3, r2, r3
 800d5be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800d5c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800d5c6:	4613      	mov	r3, r2
 800d5c8:	005b      	lsls	r3, r3, #1
 800d5ca:	4413      	add	r3, r2
 800d5cc:	009b      	lsls	r3, r3, #2
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7fe f87a 	bl	800b6c8 <VL53L0X_isqrt>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	005b      	lsls	r3, r3, #1
 800d5d8:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	891b      	ldrh	r3, [r3, #8]
 800d5de:	461a      	mov	r2, r3
 800d5e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d5e2:	fb02 f303 	mul.w	r3, r2, r3
 800d5e6:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d5e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5ea:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800d5ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d5f0:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d5f2:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800d5f4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d5f8:	4a14      	ldr	r2, [pc, #80]	@ (800d64c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d5fa:	fba2 2303 	umull	r2, r3, r2, r3
 800d5fe:	099b      	lsrs	r3, r3, #6
 800d600:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800d602:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d604:	041b      	lsls	r3, r3, #16
 800d606:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d60a:	4a10      	ldr	r2, [pc, #64]	@ (800d64c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d60c:	fba2 2303 	umull	r2, r3, r2, r3
 800d610:	099b      	lsrs	r3, r3, #6
 800d612:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800d614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d616:	021b      	lsls	r3, r3, #8
 800d618:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800d61a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d61e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d622:	2b00      	cmp	r3, #0
 800d624:	bfb8      	it	lt
 800d626:	425b      	neglt	r3, r3
 800d628:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800d62a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d62c:	021b      	lsls	r3, r3, #8
 800d62e:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	7e1b      	ldrb	r3, [r3, #24]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d00b      	beq.n	800d650 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800d638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800d63c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d640:	e033      	b.n	800d6aa <VL53L0X_calc_sigma_estimate+0x30e>
 800d642:	bf00      	nop
 800d644:	028f87ae 	.word	0x028f87ae
 800d648:	0006999a 	.word	0x0006999a
 800d64c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800d650:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d652:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d656:	fbb2 f3f3 	udiv	r3, r2, r3
 800d65a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800d65e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d660:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800d664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d668:	fb02 f303 	mul.w	r3, r2, r3
 800d66c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800d670:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d674:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d676:	4413      	add	r3, r2
 800d678:	0c1b      	lsrs	r3, r3, #16
 800d67a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800d67e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d682:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800d686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800d68a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d68e:	085b      	lsrs	r3, r3, #1
 800d690:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800d694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d698:	fb03 f303 	mul.w	r3, r3, r3
 800d69c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800d6a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6a4:	0b9b      	lsrs	r3, r3, #14
 800d6a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800d6aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6b0:	fb02 f303 	mul.w	r3, r2, r3
 800d6b4:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800d6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d6bc:	0c1b      	lsrs	r3, r3, #16
 800d6be:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800d6c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c2:	fb03 f303 	mul.w	r3, r3, r3
 800d6c6:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800d6c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d6cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800d6ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800d6d4:	0c1b      	lsrs	r3, r3, #16
 800d6d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800d6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6da:	fb03 f303 	mul.w	r3, r3, r3
 800d6de:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800d6e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e4:	4413      	add	r3, r2
 800d6e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800d6e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6ea:	f7fd ffed 	bl	800b6c8 <VL53L0X_isqrt>
 800d6ee:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800d6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f2:	041b      	lsls	r3, r3, #16
 800d6f4:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800d6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f8:	3332      	adds	r3, #50	@ 0x32
 800d6fa:	4a4b      	ldr	r2, [pc, #300]	@ (800d828 <VL53L0X_calc_sigma_estimate+0x48c>)
 800d6fc:	fba2 2303 	umull	r2, r3, r2, r3
 800d700:	095a      	lsrs	r2, r3, #5
 800d702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d704:	fbb2 f3f3 	udiv	r3, r2, r3
 800d708:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800d70c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d710:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800d714:	fb02 f303 	mul.w	r3, r2, r3
 800d718:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800d71c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d720:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800d724:	3308      	adds	r3, #8
 800d726:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800d72a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d72e:	4a3f      	ldr	r2, [pc, #252]	@ (800d82c <VL53L0X_calc_sigma_estimate+0x490>)
 800d730:	fba2 2303 	umull	r2, r3, r2, r3
 800d734:	0b5b      	lsrs	r3, r3, #13
 800d736:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800d73a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d73e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d740:	429a      	cmp	r2, r3
 800d742:	d902      	bls.n	800d74a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800d744:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d746:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800d74a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d74e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d752:	4413      	add	r3, r2
 800d754:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800d758:	4a35      	ldr	r2, [pc, #212]	@ (800d830 <VL53L0X_calc_sigma_estimate+0x494>)
 800d75a:	fba2 2303 	umull	r2, r3, r2, r3
 800d75e:	099b      	lsrs	r3, r3, #6
 800d760:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800d762:	6a3b      	ldr	r3, [r7, #32]
 800d764:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800d766:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d76a:	441a      	add	r2, r3
 800d76c:	6a3b      	ldr	r3, [r7, #32]
 800d76e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d772:	4618      	mov	r0, r3
 800d774:	f7fd ffa8 	bl	800b6c8 <VL53L0X_isqrt>
 800d778:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800d77a:	69fb      	ldr	r3, [r7, #28]
 800d77c:	021b      	lsls	r3, r3, #8
 800d77e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800d780:	69fb      	ldr	r3, [r7, #28]
 800d782:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d786:	4a2a      	ldr	r2, [pc, #168]	@ (800d830 <VL53L0X_calc_sigma_estimate+0x494>)
 800d788:	fba2 2303 	umull	r2, r3, r2, r3
 800d78c:	099b      	lsrs	r3, r3, #6
 800d78e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800d790:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d794:	fb03 f303 	mul.w	r3, r3, r3
 800d798:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800d79a:	69fb      	ldr	r3, [r7, #28]
 800d79c:	fb03 f303 	mul.w	r3, r3, r3
 800d7a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800d7a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7a6:	4413      	add	r3, r2
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7fd ff8d 	bl	800b6c8 <VL53L0X_isqrt>
 800d7ae:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800d7b0:	69bb      	ldr	r3, [r7, #24]
 800d7b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d7b6:	fb02 f303 	mul.w	r3, r2, r3
 800d7ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800d7be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d009      	beq.n	800d7d8 <VL53L0X_calc_sigma_estimate+0x43c>
 800d7c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d005      	beq.n	800d7d8 <VL53L0X_calc_sigma_estimate+0x43c>
 800d7cc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800d7d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d903      	bls.n	800d7e0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800d7d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d7dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800d7e6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681a      	ldr	r2, [r3, #0]
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800d7f2:	6939      	ldr	r1, [r7, #16]
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	9303      	str	r3, [sp, #12]
 800d7f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d7fc:	9302      	str	r3, [sp, #8]
 800d7fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d802:	9301      	str	r3, [sp, #4]
 800d804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d806:	9300      	str	r3, [sp, #0]
 800d808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d80c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d80e:	68f8      	ldr	r0, [r7, #12]
 800d810:	f7ff fca8 	bl	800d164 <VL53L0X_calc_dmax>
 800d814:	4603      	mov	r3, r0
 800d816:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d81a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800d81e:	4618      	mov	r0, r3
 800d820:	37c0      	adds	r7, #192	@ 0xc0
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
 800d826:	bf00      	nop
 800d828:	51eb851f 	.word	0x51eb851f
 800d82c:	d1b71759 	.word	0xd1b71759
 800d830:	10624dd3 	.word	0x10624dd3

0800d834 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b090      	sub	sp, #64	@ 0x40
 800d838:	af00      	add	r7, sp, #0
 800d83a:	60f8      	str	r0, [r7, #12]
 800d83c:	607a      	str	r2, [r7, #4]
 800d83e:	461a      	mov	r2, r3
 800d840:	460b      	mov	r3, r1
 800d842:	72fb      	strb	r3, [r7, #11]
 800d844:	4613      	mov	r3, r2
 800d846:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d848:	2300      	movs	r3, #0
 800d84a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800d84e:	2300      	movs	r3, #0
 800d850:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800d854:	2300      	movs	r3, #0
 800d856:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800d85a:	2300      	movs	r3, #0
 800d85c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800d860:	2300      	movs	r3, #0
 800d862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800d866:	2300      	movs	r3, #0
 800d868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800d86c:	2300      	movs	r3, #0
 800d86e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800d872:	2300      	movs	r3, #0
 800d874:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800d878:	2300      	movs	r3, #0
 800d87a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800d87e:	2300      	movs	r3, #0
 800d880:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800d882:	2300      	movs	r3, #0
 800d884:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800d886:	7afb      	ldrb	r3, [r7, #11]
 800d888:	10db      	asrs	r3, r3, #3
 800d88a:	b2db      	uxtb	r3, r3
 800d88c:	f003 030f 	and.w	r3, r3, #15
 800d890:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800d894:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d017      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
 800d89c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8a0:	2b05      	cmp	r3, #5
 800d8a2:	d013      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800d8a4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8a8:	2b07      	cmp	r3, #7
 800d8aa:	d00f      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800d8ac:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8b0:	2b0c      	cmp	r3, #12
 800d8b2:	d00b      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800d8b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8b8:	2b0d      	cmp	r3, #13
 800d8ba:	d007      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800d8bc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8c0:	2b0e      	cmp	r3, #14
 800d8c2:	d003      	beq.n	800d8cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800d8c4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d8c8:	2b0f      	cmp	r3, #15
 800d8ca:	d103      	bne.n	800d8d4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800d8d2:	e002      	b.n	800d8da <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d8da:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d109      	bne.n	800d8f6 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d8e2:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800d8e6:	461a      	mov	r2, r3
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	68f8      	ldr	r0, [r7, #12]
 800d8ec:	f7fc f9fc 	bl	8009ce8 <VL53L0X_GetLimitCheckEnable>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800d8f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d02e      	beq.n	800d95c <VL53L0X_get_pal_range_status+0x128>
 800d8fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d902:	2b00      	cmp	r3, #0
 800d904:	d12a      	bne.n	800d95c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800d906:	f107 0310 	add.w	r3, r7, #16
 800d90a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800d90e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d910:	68f8      	ldr	r0, [r7, #12]
 800d912:	f7ff fd43 	bl	800d39c <VL53L0X_calc_sigma_estimate>
 800d916:	4603      	mov	r3, r0
 800d918:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800d91c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d920:	2b00      	cmp	r3, #0
 800d922:	d103      	bne.n	800d92c <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	b29a      	uxth	r2, r3
 800d928:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d92a:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800d92c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d930:	2b00      	cmp	r3, #0
 800d932:	d113      	bne.n	800d95c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800d934:	f107 0320 	add.w	r3, r7, #32
 800d938:	461a      	mov	r2, r3
 800d93a:	2100      	movs	r1, #0
 800d93c:	68f8      	ldr	r0, [r7, #12]
 800d93e:	f7fc fa59 	bl	8009df4 <VL53L0X_GetLimitCheckValue>
 800d942:	4603      	mov	r3, r0
 800d944:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800d948:	6a3b      	ldr	r3, [r7, #32]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d006      	beq.n	800d95c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800d94e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d950:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800d952:	429a      	cmp	r2, r3
 800d954:	d902      	bls.n	800d95c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800d956:	2301      	movs	r3, #1
 800d958:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d95c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d960:	2b00      	cmp	r3, #0
 800d962:	d109      	bne.n	800d978 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d964:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800d968:	461a      	mov	r2, r3
 800d96a:	2102      	movs	r1, #2
 800d96c:	68f8      	ldr	r0, [r7, #12]
 800d96e:	f7fc f9bb 	bl	8009ce8 <VL53L0X_GetLimitCheckEnable>
 800d972:	4603      	mov	r3, r0
 800d974:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800d978:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d044      	beq.n	800da0a <VL53L0X_get_pal_range_status+0x1d6>
 800d980:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d984:	2b00      	cmp	r3, #0
 800d986:	d140      	bne.n	800da0a <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800d988:	f107 031c 	add.w	r3, r7, #28
 800d98c:	461a      	mov	r2, r3
 800d98e:	2102      	movs	r1, #2
 800d990:	68f8      	ldr	r0, [r7, #12]
 800d992:	f7fc fa2f 	bl	8009df4 <VL53L0X_GetLimitCheckValue>
 800d996:	4603      	mov	r3, r0
 800d998:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800d99c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d107      	bne.n	800d9b4 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	21ff      	movs	r1, #255	@ 0xff
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f000 f9bb 	bl	800dd24 <VL53L0X_WrByte>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800d9b4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d109      	bne.n	800d9d0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800d9bc:	f107 0316 	add.w	r3, r7, #22
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	21b6      	movs	r1, #182	@ 0xb6
 800d9c4:	68f8      	ldr	r0, [r7, #12]
 800d9c6:	f000 fa59 	bl	800de7c <VL53L0X_RdWord>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800d9d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d107      	bne.n	800d9e8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d9d8:	2200      	movs	r2, #0
 800d9da:	21ff      	movs	r1, #255	@ 0xff
 800d9dc:	68f8      	ldr	r0, [r7, #12]
 800d9de:	f000 f9a1 	bl	800dd24 <VL53L0X_WrByte>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800d9e8:	8afb      	ldrh	r3, [r7, #22]
 800d9ea:	025b      	lsls	r3, r3, #9
 800d9ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9f2:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800d9f6:	69fb      	ldr	r3, [r7, #28]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d006      	beq.n	800da0a <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800d9fc:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800d9fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da00:	429a      	cmp	r2, r3
 800da02:	d902      	bls.n	800da0a <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800da04:	2301      	movs	r3, #1
 800da06:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800da0a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d109      	bne.n	800da26 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800da12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800da16:	461a      	mov	r2, r3
 800da18:	2103      	movs	r1, #3
 800da1a:	68f8      	ldr	r0, [r7, #12]
 800da1c:	f7fc f964 	bl	8009ce8 <VL53L0X_GetLimitCheckEnable>
 800da20:	4603      	mov	r3, r0
 800da22:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800da26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d023      	beq.n	800da76 <VL53L0X_get_pal_range_status+0x242>
 800da2e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800da32:	2b00      	cmp	r3, #0
 800da34:	d11f      	bne.n	800da76 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800da36:	893b      	ldrh	r3, [r7, #8]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d102      	bne.n	800da42 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800da3c:	2300      	movs	r3, #0
 800da3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800da40:	e005      	b.n	800da4e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	021a      	lsls	r2, r3, #8
 800da46:	893b      	ldrh	r3, [r7, #8]
 800da48:	fbb2 f3f3 	udiv	r3, r2, r3
 800da4c:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800da4e:	f107 0318 	add.w	r3, r7, #24
 800da52:	461a      	mov	r2, r3
 800da54:	2103      	movs	r1, #3
 800da56:	68f8      	ldr	r0, [r7, #12]
 800da58:	f7fc f9cc 	bl	8009df4 <VL53L0X_GetLimitCheckValue>
 800da5c:	4603      	mov	r3, r0
 800da5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800da62:	69bb      	ldr	r3, [r7, #24]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d006      	beq.n	800da76 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800da68:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800da6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d202      	bcs.n	800da76 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800da70:	2301      	movs	r3, #1
 800da72:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800da76:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d14a      	bne.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800da7e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800da82:	2b01      	cmp	r3, #1
 800da84:	d103      	bne.n	800da8e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800da86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da88:	22ff      	movs	r2, #255	@ 0xff
 800da8a:	701a      	strb	r2, [r3, #0]
 800da8c:	e042      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800da8e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800da92:	2b01      	cmp	r3, #1
 800da94:	d007      	beq.n	800daa6 <VL53L0X_get_pal_range_status+0x272>
 800da96:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800da9a:	2b02      	cmp	r3, #2
 800da9c:	d003      	beq.n	800daa6 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800da9e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800daa2:	2b03      	cmp	r3, #3
 800daa4:	d103      	bne.n	800daae <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800daa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800daa8:	2205      	movs	r2, #5
 800daaa:	701a      	strb	r2, [r3, #0]
 800daac:	e032      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800daae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dab2:	2b06      	cmp	r3, #6
 800dab4:	d003      	beq.n	800dabe <VL53L0X_get_pal_range_status+0x28a>
 800dab6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800daba:	2b09      	cmp	r3, #9
 800dabc:	d103      	bne.n	800dac6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800dabe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dac0:	2204      	movs	r2, #4
 800dac2:	701a      	strb	r2, [r3, #0]
 800dac4:	e026      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800dac6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800daca:	2b08      	cmp	r3, #8
 800dacc:	d007      	beq.n	800dade <VL53L0X_get_pal_range_status+0x2aa>
 800dace:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800dad2:	2b0a      	cmp	r3, #10
 800dad4:	d003      	beq.n	800dade <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800dad6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d103      	bne.n	800dae6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800dade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dae0:	2203      	movs	r2, #3
 800dae2:	701a      	strb	r2, [r3, #0]
 800dae4:	e016      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800dae6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800daea:	2b04      	cmp	r3, #4
 800daec:	d003      	beq.n	800daf6 <VL53L0X_get_pal_range_status+0x2c2>
 800daee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800daf2:	2b01      	cmp	r3, #1
 800daf4:	d103      	bne.n	800dafe <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800daf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800daf8:	2202      	movs	r2, #2
 800dafa:	701a      	strb	r2, [r3, #0]
 800dafc:	e00a      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800dafe:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800db02:	2b01      	cmp	r3, #1
 800db04:	d103      	bne.n	800db0e <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800db06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db08:	2201      	movs	r2, #1
 800db0a:	701a      	strb	r2, [r3, #0]
 800db0c:	e002      	b.n	800db14 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800db0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db10:	2200      	movs	r2, #0
 800db12:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800db14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d102      	bne.n	800db22 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800db1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db1e:	2200      	movs	r2, #0
 800db20:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800db22:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800db26:	461a      	mov	r2, r3
 800db28:	2101      	movs	r1, #1
 800db2a:	68f8      	ldr	r0, [r7, #12]
 800db2c:	f7fc f8dc 	bl	8009ce8 <VL53L0X_GetLimitCheckEnable>
 800db30:	4603      	mov	r3, r0
 800db32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800db36:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d14f      	bne.n	800dbde <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800db3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800db42:	2b00      	cmp	r3, #0
 800db44:	d003      	beq.n	800db4e <VL53L0X_get_pal_range_status+0x31a>
 800db46:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d103      	bne.n	800db56 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800db4e:	2301      	movs	r3, #1
 800db50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800db54:	e002      	b.n	800db5c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800db56:	2300      	movs	r3, #0
 800db58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800db62:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800db66:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800db6a:	2b04      	cmp	r3, #4
 800db6c:	d003      	beq.n	800db76 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800db6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800db72:	2b00      	cmp	r3, #0
 800db74:	d103      	bne.n	800db7e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800db76:	2301      	movs	r3, #1
 800db78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800db7c:	e002      	b.n	800db84 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800db7e:	2300      	movs	r3, #0
 800db80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800db8a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800db8e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800db92:	2b00      	cmp	r3, #0
 800db94:	d003      	beq.n	800db9e <VL53L0X_get_pal_range_status+0x36a>
 800db96:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	d103      	bne.n	800dba6 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800db9e:	2301      	movs	r3, #1
 800dba0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800dba4:	e002      	b.n	800dbac <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800dba6:	2300      	movs	r3, #0
 800dba8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800dbb2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800dbb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d003      	beq.n	800dbc6 <VL53L0X_get_pal_range_status+0x392>
 800dbbe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d103      	bne.n	800dbce <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800dbcc:	e002      	b.n	800dbd4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800dbda:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800dbde:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	3740      	adds	r7, #64	@ 0x40
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dbea:	b580      	push	{r7, lr}
 800dbec:	b088      	sub	sp, #32
 800dbee:	af02      	add	r7, sp, #8
 800dbf0:	60f8      	str	r0, [r7, #12]
 800dbf2:	60b9      	str	r1, [r7, #8]
 800dbf4:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	330a      	adds	r3, #10
 800dbfa:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800dc08:	4619      	mov	r1, r3
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	b29a      	uxth	r2, r3
 800dc0e:	697b      	ldr	r3, [r7, #20]
 800dc10:	9300      	str	r3, [sp, #0]
 800dc12:	4613      	mov	r3, r2
 800dc14:	68ba      	ldr	r2, [r7, #8]
 800dc16:	f7f7 f89b 	bl	8004d50 <HAL_I2C_Master_Transmit>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dc1e:	693b      	ldr	r3, [r7, #16]
}
 800dc20:	4618      	mov	r0, r3
 800dc22:	3718      	adds	r7, #24
 800dc24:	46bd      	mov	sp, r7
 800dc26:	bd80      	pop	{r7, pc}

0800dc28 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b088      	sub	sp, #32
 800dc2c:	af02      	add	r7, sp, #8
 800dc2e:	60f8      	str	r0, [r7, #12]
 800dc30:	60b9      	str	r1, [r7, #8]
 800dc32:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	330a      	adds	r3, #10
 800dc38:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800dc46:	f043 0301 	orr.w	r3, r3, #1
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	9300      	str	r3, [sp, #0]
 800dc56:	4613      	mov	r3, r2
 800dc58:	68ba      	ldr	r2, [r7, #8]
 800dc5a:	f7f7 f977 	bl	8004f4c <HAL_I2C_Master_Receive>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dc62:	693b      	ldr	r3, [r7, #16]
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	3718      	adds	r7, #24
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bd80      	pop	{r7, pc}

0800dc6c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b086      	sub	sp, #24
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	60f8      	str	r0, [r7, #12]
 800dc74:	607a      	str	r2, [r7, #4]
 800dc76:	603b      	str	r3, [r7, #0]
 800dc78:	460b      	mov	r3, r1
 800dc7a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	2b3f      	cmp	r3, #63	@ 0x3f
 800dc84:	d902      	bls.n	800dc8c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800dc86:	f06f 0303 	mvn.w	r3, #3
 800dc8a:	e016      	b.n	800dcba <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800dc8c:	4a0d      	ldr	r2, [pc, #52]	@ (800dcc4 <VL53L0X_WriteMulti+0x58>)
 800dc8e:	7afb      	ldrb	r3, [r7, #11]
 800dc90:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800dc92:	683a      	ldr	r2, [r7, #0]
 800dc94:	6879      	ldr	r1, [r7, #4]
 800dc96:	480c      	ldr	r0, [pc, #48]	@ (800dcc8 <VL53L0X_WriteMulti+0x5c>)
 800dc98:	f001 f8ad 	bl	800edf6 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	3301      	adds	r3, #1
 800dca0:	461a      	mov	r2, r3
 800dca2:	4908      	ldr	r1, [pc, #32]	@ (800dcc4 <VL53L0X_WriteMulti+0x58>)
 800dca4:	68f8      	ldr	r0, [r7, #12]
 800dca6:	f7ff ffa0 	bl	800dbea <_I2CWrite>
 800dcaa:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d001      	beq.n	800dcb6 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dcb2:	23ec      	movs	r3, #236	@ 0xec
 800dcb4:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800dcb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3718      	adds	r7, #24
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	200008b0 	.word	0x200008b0
 800dcc8:	200008b1 	.word	0x200008b1

0800dccc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b086      	sub	sp, #24
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	60f8      	str	r0, [r7, #12]
 800dcd4:	607a      	str	r2, [r7, #4]
 800dcd6:	603b      	str	r3, [r7, #0]
 800dcd8:	460b      	mov	r3, r1
 800dcda:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dcdc:	2300      	movs	r3, #0
 800dcde:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800dce0:	f107 030b 	add.w	r3, r7, #11
 800dce4:	2201      	movs	r2, #1
 800dce6:	4619      	mov	r1, r3
 800dce8:	68f8      	ldr	r0, [r7, #12]
 800dcea:	f7ff ff7e 	bl	800dbea <_I2CWrite>
 800dcee:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dcf0:	693b      	ldr	r3, [r7, #16]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d002      	beq.n	800dcfc <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dcf6:	23ec      	movs	r3, #236	@ 0xec
 800dcf8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dcfa:	e00c      	b.n	800dd16 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800dcfc:	683a      	ldr	r2, [r7, #0]
 800dcfe:	6879      	ldr	r1, [r7, #4]
 800dd00:	68f8      	ldr	r0, [r7, #12]
 800dd02:	f7ff ff91 	bl	800dc28 <_I2CRead>
 800dd06:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dd08:	693b      	ldr	r3, [r7, #16]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d002      	beq.n	800dd14 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dd0e:	23ec      	movs	r3, #236	@ 0xec
 800dd10:	75fb      	strb	r3, [r7, #23]
 800dd12:	e000      	b.n	800dd16 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800dd14:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800dd16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3718      	adds	r7, #24
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
	...

0800dd24 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b084      	sub	sp, #16
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	460b      	mov	r3, r1
 800dd2e:	70fb      	strb	r3, [r7, #3]
 800dd30:	4613      	mov	r3, r2
 800dd32:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd34:	2300      	movs	r3, #0
 800dd36:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800dd38:	4a0b      	ldr	r2, [pc, #44]	@ (800dd68 <VL53L0X_WrByte+0x44>)
 800dd3a:	78fb      	ldrb	r3, [r7, #3]
 800dd3c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800dd3e:	4a0a      	ldr	r2, [pc, #40]	@ (800dd68 <VL53L0X_WrByte+0x44>)
 800dd40:	78bb      	ldrb	r3, [r7, #2]
 800dd42:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800dd44:	2202      	movs	r2, #2
 800dd46:	4908      	ldr	r1, [pc, #32]	@ (800dd68 <VL53L0X_WrByte+0x44>)
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f7ff ff4e 	bl	800dbea <_I2CWrite>
 800dd4e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d001      	beq.n	800dd5a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dd56:	23ec      	movs	r3, #236	@ 0xec
 800dd58:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800dd5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd5e:	4618      	mov	r0, r3
 800dd60:	3710      	adds	r7, #16
 800dd62:	46bd      	mov	sp, r7
 800dd64:	bd80      	pop	{r7, pc}
 800dd66:	bf00      	nop
 800dd68:	200008b0 	.word	0x200008b0

0800dd6c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	460b      	mov	r3, r1
 800dd76:	70fb      	strb	r3, [r7, #3]
 800dd78:	4613      	mov	r3, r2
 800dd7a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800dd80:	4a0e      	ldr	r2, [pc, #56]	@ (800ddbc <VL53L0X_WrWord+0x50>)
 800dd82:	78fb      	ldrb	r3, [r7, #3]
 800dd84:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800dd86:	883b      	ldrh	r3, [r7, #0]
 800dd88:	0a1b      	lsrs	r3, r3, #8
 800dd8a:	b29b      	uxth	r3, r3
 800dd8c:	b2da      	uxtb	r2, r3
 800dd8e:	4b0b      	ldr	r3, [pc, #44]	@ (800ddbc <VL53L0X_WrWord+0x50>)
 800dd90:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800dd92:	883b      	ldrh	r3, [r7, #0]
 800dd94:	b2da      	uxtb	r2, r3
 800dd96:	4b09      	ldr	r3, [pc, #36]	@ (800ddbc <VL53L0X_WrWord+0x50>)
 800dd98:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800dd9a:	2203      	movs	r2, #3
 800dd9c:	4907      	ldr	r1, [pc, #28]	@ (800ddbc <VL53L0X_WrWord+0x50>)
 800dd9e:	6878      	ldr	r0, [r7, #4]
 800dda0:	f7ff ff23 	bl	800dbea <_I2CWrite>
 800dda4:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d001      	beq.n	800ddb0 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ddac:	23ec      	movs	r3, #236	@ 0xec
 800ddae:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ddb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	3710      	adds	r7, #16
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	bd80      	pop	{r7, pc}
 800ddbc:	200008b0 	.word	0x200008b0

0800ddc0 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b084      	sub	sp, #16
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	4608      	mov	r0, r1
 800ddca:	4611      	mov	r1, r2
 800ddcc:	461a      	mov	r2, r3
 800ddce:	4603      	mov	r3, r0
 800ddd0:	70fb      	strb	r3, [r7, #3]
 800ddd2:	460b      	mov	r3, r1
 800ddd4:	70bb      	strb	r3, [r7, #2]
 800ddd6:	4613      	mov	r3, r2
 800ddd8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ddda:	2300      	movs	r3, #0
 800dddc:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800ddde:	f107 020e 	add.w	r2, r7, #14
 800dde2:	78fb      	ldrb	r3, [r7, #3]
 800dde4:	4619      	mov	r1, r3
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 f81e 	bl	800de28 <VL53L0X_RdByte>
 800ddec:	4603      	mov	r3, r0
 800ddee:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800ddf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d110      	bne.n	800de1a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800ddf8:	7bba      	ldrb	r2, [r7, #14]
 800ddfa:	78bb      	ldrb	r3, [r7, #2]
 800ddfc:	4013      	ands	r3, r2
 800ddfe:	b2da      	uxtb	r2, r3
 800de00:	787b      	ldrb	r3, [r7, #1]
 800de02:	4313      	orrs	r3, r2
 800de04:	b2db      	uxtb	r3, r3
 800de06:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800de08:	7bba      	ldrb	r2, [r7, #14]
 800de0a:	78fb      	ldrb	r3, [r7, #3]
 800de0c:	4619      	mov	r1, r3
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f7ff ff88 	bl	800dd24 <VL53L0X_WrByte>
 800de14:	4603      	mov	r3, r0
 800de16:	73fb      	strb	r3, [r7, #15]
 800de18:	e000      	b.n	800de1c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800de1a:	bf00      	nop
done:
    return Status;
 800de1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de20:	4618      	mov	r0, r3
 800de22:	3710      	adds	r7, #16
 800de24:	46bd      	mov	sp, r7
 800de26:	bd80      	pop	{r7, pc}

0800de28 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800de28:	b580      	push	{r7, lr}
 800de2a:	b086      	sub	sp, #24
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	60f8      	str	r0, [r7, #12]
 800de30:	460b      	mov	r3, r1
 800de32:	607a      	str	r2, [r7, #4]
 800de34:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800de36:	2300      	movs	r3, #0
 800de38:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800de3a:	f107 030b 	add.w	r3, r7, #11
 800de3e:	2201      	movs	r2, #1
 800de40:	4619      	mov	r1, r3
 800de42:	68f8      	ldr	r0, [r7, #12]
 800de44:	f7ff fed1 	bl	800dbea <_I2CWrite>
 800de48:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d002      	beq.n	800de56 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800de50:	23ec      	movs	r3, #236	@ 0xec
 800de52:	75fb      	strb	r3, [r7, #23]
        goto done;
 800de54:	e00c      	b.n	800de70 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800de56:	2201      	movs	r2, #1
 800de58:	6879      	ldr	r1, [r7, #4]
 800de5a:	68f8      	ldr	r0, [r7, #12]
 800de5c:	f7ff fee4 	bl	800dc28 <_I2CRead>
 800de60:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d002      	beq.n	800de6e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800de68:	23ec      	movs	r3, #236	@ 0xec
 800de6a:	75fb      	strb	r3, [r7, #23]
 800de6c:	e000      	b.n	800de70 <VL53L0X_RdByte+0x48>
    }
done:
 800de6e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800de70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de74:	4618      	mov	r0, r3
 800de76:	3718      	adds	r7, #24
 800de78:	46bd      	mov	sp, r7
 800de7a:	bd80      	pop	{r7, pc}

0800de7c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b086      	sub	sp, #24
 800de80:	af00      	add	r7, sp, #0
 800de82:	60f8      	str	r0, [r7, #12]
 800de84:	460b      	mov	r3, r1
 800de86:	607a      	str	r2, [r7, #4]
 800de88:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800de8a:	2300      	movs	r3, #0
 800de8c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800de8e:	f107 030b 	add.w	r3, r7, #11
 800de92:	2201      	movs	r2, #1
 800de94:	4619      	mov	r1, r3
 800de96:	68f8      	ldr	r0, [r7, #12]
 800de98:	f7ff fea7 	bl	800dbea <_I2CWrite>
 800de9c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d002      	beq.n	800deaa <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dea4:	23ec      	movs	r3, #236	@ 0xec
 800dea6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dea8:	e015      	b.n	800ded6 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800deaa:	2202      	movs	r2, #2
 800deac:	490d      	ldr	r1, [pc, #52]	@ (800dee4 <VL53L0X_RdWord+0x68>)
 800deae:	68f8      	ldr	r0, [r7, #12]
 800deb0:	f7ff feba 	bl	800dc28 <_I2CRead>
 800deb4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800deb6:	693b      	ldr	r3, [r7, #16]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d002      	beq.n	800dec2 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800debc:	23ec      	movs	r3, #236	@ 0xec
 800debe:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dec0:	e009      	b.n	800ded6 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800dec2:	4b08      	ldr	r3, [pc, #32]	@ (800dee4 <VL53L0X_RdWord+0x68>)
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	021b      	lsls	r3, r3, #8
 800dec8:	b29b      	uxth	r3, r3
 800deca:	4a06      	ldr	r2, [pc, #24]	@ (800dee4 <VL53L0X_RdWord+0x68>)
 800decc:	7852      	ldrb	r2, [r2, #1]
 800dece:	4413      	add	r3, r2
 800ded0:	b29a      	uxth	r2, r3
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800ded6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800deda:	4618      	mov	r0, r3
 800dedc:	3718      	adds	r7, #24
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd80      	pop	{r7, pc}
 800dee2:	bf00      	nop
 800dee4:	200008b0 	.word	0x200008b0

0800dee8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800dee8:	b580      	push	{r7, lr}
 800deea:	b086      	sub	sp, #24
 800deec:	af00      	add	r7, sp, #0
 800deee:	60f8      	str	r0, [r7, #12]
 800def0:	460b      	mov	r3, r1
 800def2:	607a      	str	r2, [r7, #4]
 800def4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800def6:	2300      	movs	r3, #0
 800def8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800defa:	f107 030b 	add.w	r3, r7, #11
 800defe:	2201      	movs	r2, #1
 800df00:	4619      	mov	r1, r3
 800df02:	68f8      	ldr	r0, [r7, #12]
 800df04:	f7ff fe71 	bl	800dbea <_I2CWrite>
 800df08:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800df0a:	693b      	ldr	r3, [r7, #16]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d002      	beq.n	800df16 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df10:	23ec      	movs	r3, #236	@ 0xec
 800df12:	75fb      	strb	r3, [r7, #23]
        goto done;
 800df14:	e01b      	b.n	800df4e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800df16:	2204      	movs	r2, #4
 800df18:	4910      	ldr	r1, [pc, #64]	@ (800df5c <VL53L0X_RdDWord+0x74>)
 800df1a:	68f8      	ldr	r0, [r7, #12]
 800df1c:	f7ff fe84 	bl	800dc28 <_I2CRead>
 800df20:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d002      	beq.n	800df2e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df28:	23ec      	movs	r3, #236	@ 0xec
 800df2a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800df2c:	e00f      	b.n	800df4e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800df2e:	4b0b      	ldr	r3, [pc, #44]	@ (800df5c <VL53L0X_RdDWord+0x74>)
 800df30:	781b      	ldrb	r3, [r3, #0]
 800df32:	061a      	lsls	r2, r3, #24
 800df34:	4b09      	ldr	r3, [pc, #36]	@ (800df5c <VL53L0X_RdDWord+0x74>)
 800df36:	785b      	ldrb	r3, [r3, #1]
 800df38:	041b      	lsls	r3, r3, #16
 800df3a:	441a      	add	r2, r3
 800df3c:	4b07      	ldr	r3, [pc, #28]	@ (800df5c <VL53L0X_RdDWord+0x74>)
 800df3e:	789b      	ldrb	r3, [r3, #2]
 800df40:	021b      	lsls	r3, r3, #8
 800df42:	4413      	add	r3, r2
 800df44:	4a05      	ldr	r2, [pc, #20]	@ (800df5c <VL53L0X_RdDWord+0x74>)
 800df46:	78d2      	ldrb	r2, [r2, #3]
 800df48:	441a      	add	r2, r3
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800df4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df52:	4618      	mov	r0, r3
 800df54:	3718      	adds	r7, #24
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
 800df5a:	bf00      	nop
 800df5c:	200008b0 	.word	0x200008b0

0800df60 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800df60:	b580      	push	{r7, lr}
 800df62:	b084      	sub	sp, #16
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800df68:	2300      	movs	r3, #0
 800df6a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800df6c:	2002      	movs	r0, #2
 800df6e:	f7f6 fa8d 	bl	800448c <HAL_Delay>
    return status;
 800df72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800df76:	4618      	mov	r0, r3
 800df78:	3710      	adds	r7, #16
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}

0800df7e <_ZdlPvj>:
 800df7e:	f000 b811 	b.w	800dfa4 <_ZdlPv>

0800df82 <_Znwj>:
 800df82:	2801      	cmp	r0, #1
 800df84:	bf38      	it	cc
 800df86:	2001      	movcc	r0, #1
 800df88:	b510      	push	{r4, lr}
 800df8a:	4604      	mov	r4, r0
 800df8c:	4620      	mov	r0, r4
 800df8e:	f000 f81b 	bl	800dfc8 <malloc>
 800df92:	b100      	cbz	r0, 800df96 <_Znwj+0x14>
 800df94:	bd10      	pop	{r4, pc}
 800df96:	f000 f807 	bl	800dfa8 <_ZSt15get_new_handlerv>
 800df9a:	b908      	cbnz	r0, 800dfa0 <_Znwj+0x1e>
 800df9c:	f000 f80c 	bl	800dfb8 <abort>
 800dfa0:	4780      	blx	r0
 800dfa2:	e7f3      	b.n	800df8c <_Znwj+0xa>

0800dfa4 <_ZdlPv>:
 800dfa4:	f000 b818 	b.w	800dfd8 <free>

0800dfa8 <_ZSt15get_new_handlerv>:
 800dfa8:	4b02      	ldr	r3, [pc, #8]	@ (800dfb4 <_ZSt15get_new_handlerv+0xc>)
 800dfaa:	6818      	ldr	r0, [r3, #0]
 800dfac:	f3bf 8f5b 	dmb	ish
 800dfb0:	4770      	bx	lr
 800dfb2:	bf00      	nop
 800dfb4:	200008f0 	.word	0x200008f0

0800dfb8 <abort>:
 800dfb8:	b508      	push	{r3, lr}
 800dfba:	2006      	movs	r0, #6
 800dfbc:	f000 fe70 	bl	800eca0 <raise>
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	f7f6 f907 	bl	80041d4 <_exit>
	...

0800dfc8 <malloc>:
 800dfc8:	4b02      	ldr	r3, [pc, #8]	@ (800dfd4 <malloc+0xc>)
 800dfca:	4601      	mov	r1, r0
 800dfcc:	6818      	ldr	r0, [r3, #0]
 800dfce:	f000 b82d 	b.w	800e02c <_malloc_r>
 800dfd2:	bf00      	nop
 800dfd4:	200002d8 	.word	0x200002d8

0800dfd8 <free>:
 800dfd8:	4b02      	ldr	r3, [pc, #8]	@ (800dfe4 <free+0xc>)
 800dfda:	4601      	mov	r1, r0
 800dfdc:	6818      	ldr	r0, [r3, #0]
 800dfde:	f001 bd67 	b.w	800fab0 <_free_r>
 800dfe2:	bf00      	nop
 800dfe4:	200002d8 	.word	0x200002d8

0800dfe8 <sbrk_aligned>:
 800dfe8:	b570      	push	{r4, r5, r6, lr}
 800dfea:	4e0f      	ldr	r6, [pc, #60]	@ (800e028 <sbrk_aligned+0x40>)
 800dfec:	460c      	mov	r4, r1
 800dfee:	6831      	ldr	r1, [r6, #0]
 800dff0:	4605      	mov	r5, r0
 800dff2:	b911      	cbnz	r1, 800dffa <sbrk_aligned+0x12>
 800dff4:	f000 fea8 	bl	800ed48 <_sbrk_r>
 800dff8:	6030      	str	r0, [r6, #0]
 800dffa:	4621      	mov	r1, r4
 800dffc:	4628      	mov	r0, r5
 800dffe:	f000 fea3 	bl	800ed48 <_sbrk_r>
 800e002:	1c43      	adds	r3, r0, #1
 800e004:	d103      	bne.n	800e00e <sbrk_aligned+0x26>
 800e006:	f04f 34ff 	mov.w	r4, #4294967295
 800e00a:	4620      	mov	r0, r4
 800e00c:	bd70      	pop	{r4, r5, r6, pc}
 800e00e:	1cc4      	adds	r4, r0, #3
 800e010:	f024 0403 	bic.w	r4, r4, #3
 800e014:	42a0      	cmp	r0, r4
 800e016:	d0f8      	beq.n	800e00a <sbrk_aligned+0x22>
 800e018:	1a21      	subs	r1, r4, r0
 800e01a:	4628      	mov	r0, r5
 800e01c:	f000 fe94 	bl	800ed48 <_sbrk_r>
 800e020:	3001      	adds	r0, #1
 800e022:	d1f2      	bne.n	800e00a <sbrk_aligned+0x22>
 800e024:	e7ef      	b.n	800e006 <sbrk_aligned+0x1e>
 800e026:	bf00      	nop
 800e028:	200008f4 	.word	0x200008f4

0800e02c <_malloc_r>:
 800e02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e030:	1ccd      	adds	r5, r1, #3
 800e032:	f025 0503 	bic.w	r5, r5, #3
 800e036:	3508      	adds	r5, #8
 800e038:	2d0c      	cmp	r5, #12
 800e03a:	bf38      	it	cc
 800e03c:	250c      	movcc	r5, #12
 800e03e:	2d00      	cmp	r5, #0
 800e040:	4606      	mov	r6, r0
 800e042:	db01      	blt.n	800e048 <_malloc_r+0x1c>
 800e044:	42a9      	cmp	r1, r5
 800e046:	d904      	bls.n	800e052 <_malloc_r+0x26>
 800e048:	230c      	movs	r3, #12
 800e04a:	6033      	str	r3, [r6, #0]
 800e04c:	2000      	movs	r0, #0
 800e04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e052:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e128 <_malloc_r+0xfc>
 800e056:	f000 f869 	bl	800e12c <__malloc_lock>
 800e05a:	f8d8 3000 	ldr.w	r3, [r8]
 800e05e:	461c      	mov	r4, r3
 800e060:	bb44      	cbnz	r4, 800e0b4 <_malloc_r+0x88>
 800e062:	4629      	mov	r1, r5
 800e064:	4630      	mov	r0, r6
 800e066:	f7ff ffbf 	bl	800dfe8 <sbrk_aligned>
 800e06a:	1c43      	adds	r3, r0, #1
 800e06c:	4604      	mov	r4, r0
 800e06e:	d158      	bne.n	800e122 <_malloc_r+0xf6>
 800e070:	f8d8 4000 	ldr.w	r4, [r8]
 800e074:	4627      	mov	r7, r4
 800e076:	2f00      	cmp	r7, #0
 800e078:	d143      	bne.n	800e102 <_malloc_r+0xd6>
 800e07a:	2c00      	cmp	r4, #0
 800e07c:	d04b      	beq.n	800e116 <_malloc_r+0xea>
 800e07e:	6823      	ldr	r3, [r4, #0]
 800e080:	4639      	mov	r1, r7
 800e082:	4630      	mov	r0, r6
 800e084:	eb04 0903 	add.w	r9, r4, r3
 800e088:	f000 fe5e 	bl	800ed48 <_sbrk_r>
 800e08c:	4581      	cmp	r9, r0
 800e08e:	d142      	bne.n	800e116 <_malloc_r+0xea>
 800e090:	6821      	ldr	r1, [r4, #0]
 800e092:	1a6d      	subs	r5, r5, r1
 800e094:	4629      	mov	r1, r5
 800e096:	4630      	mov	r0, r6
 800e098:	f7ff ffa6 	bl	800dfe8 <sbrk_aligned>
 800e09c:	3001      	adds	r0, #1
 800e09e:	d03a      	beq.n	800e116 <_malloc_r+0xea>
 800e0a0:	6823      	ldr	r3, [r4, #0]
 800e0a2:	442b      	add	r3, r5
 800e0a4:	6023      	str	r3, [r4, #0]
 800e0a6:	f8d8 3000 	ldr.w	r3, [r8]
 800e0aa:	685a      	ldr	r2, [r3, #4]
 800e0ac:	bb62      	cbnz	r2, 800e108 <_malloc_r+0xdc>
 800e0ae:	f8c8 7000 	str.w	r7, [r8]
 800e0b2:	e00f      	b.n	800e0d4 <_malloc_r+0xa8>
 800e0b4:	6822      	ldr	r2, [r4, #0]
 800e0b6:	1b52      	subs	r2, r2, r5
 800e0b8:	d420      	bmi.n	800e0fc <_malloc_r+0xd0>
 800e0ba:	2a0b      	cmp	r2, #11
 800e0bc:	d917      	bls.n	800e0ee <_malloc_r+0xc2>
 800e0be:	1961      	adds	r1, r4, r5
 800e0c0:	42a3      	cmp	r3, r4
 800e0c2:	6025      	str	r5, [r4, #0]
 800e0c4:	bf18      	it	ne
 800e0c6:	6059      	strne	r1, [r3, #4]
 800e0c8:	6863      	ldr	r3, [r4, #4]
 800e0ca:	bf08      	it	eq
 800e0cc:	f8c8 1000 	streq.w	r1, [r8]
 800e0d0:	5162      	str	r2, [r4, r5]
 800e0d2:	604b      	str	r3, [r1, #4]
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	f000 f82f 	bl	800e138 <__malloc_unlock>
 800e0da:	f104 000b 	add.w	r0, r4, #11
 800e0de:	1d23      	adds	r3, r4, #4
 800e0e0:	f020 0007 	bic.w	r0, r0, #7
 800e0e4:	1ac2      	subs	r2, r0, r3
 800e0e6:	bf1c      	itt	ne
 800e0e8:	1a1b      	subne	r3, r3, r0
 800e0ea:	50a3      	strne	r3, [r4, r2]
 800e0ec:	e7af      	b.n	800e04e <_malloc_r+0x22>
 800e0ee:	6862      	ldr	r2, [r4, #4]
 800e0f0:	42a3      	cmp	r3, r4
 800e0f2:	bf0c      	ite	eq
 800e0f4:	f8c8 2000 	streq.w	r2, [r8]
 800e0f8:	605a      	strne	r2, [r3, #4]
 800e0fa:	e7eb      	b.n	800e0d4 <_malloc_r+0xa8>
 800e0fc:	4623      	mov	r3, r4
 800e0fe:	6864      	ldr	r4, [r4, #4]
 800e100:	e7ae      	b.n	800e060 <_malloc_r+0x34>
 800e102:	463c      	mov	r4, r7
 800e104:	687f      	ldr	r7, [r7, #4]
 800e106:	e7b6      	b.n	800e076 <_malloc_r+0x4a>
 800e108:	461a      	mov	r2, r3
 800e10a:	685b      	ldr	r3, [r3, #4]
 800e10c:	42a3      	cmp	r3, r4
 800e10e:	d1fb      	bne.n	800e108 <_malloc_r+0xdc>
 800e110:	2300      	movs	r3, #0
 800e112:	6053      	str	r3, [r2, #4]
 800e114:	e7de      	b.n	800e0d4 <_malloc_r+0xa8>
 800e116:	230c      	movs	r3, #12
 800e118:	6033      	str	r3, [r6, #0]
 800e11a:	4630      	mov	r0, r6
 800e11c:	f000 f80c 	bl	800e138 <__malloc_unlock>
 800e120:	e794      	b.n	800e04c <_malloc_r+0x20>
 800e122:	6005      	str	r5, [r0, #0]
 800e124:	e7d6      	b.n	800e0d4 <_malloc_r+0xa8>
 800e126:	bf00      	nop
 800e128:	200008f8 	.word	0x200008f8

0800e12c <__malloc_lock>:
 800e12c:	4801      	ldr	r0, [pc, #4]	@ (800e134 <__malloc_lock+0x8>)
 800e12e:	f000 be58 	b.w	800ede2 <__retarget_lock_acquire_recursive>
 800e132:	bf00      	nop
 800e134:	20000a3c 	.word	0x20000a3c

0800e138 <__malloc_unlock>:
 800e138:	4801      	ldr	r0, [pc, #4]	@ (800e140 <__malloc_unlock+0x8>)
 800e13a:	f000 be53 	b.w	800ede4 <__retarget_lock_release_recursive>
 800e13e:	bf00      	nop
 800e140:	20000a3c 	.word	0x20000a3c

0800e144 <__cvt>:
 800e144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e148:	ec57 6b10 	vmov	r6, r7, d0
 800e14c:	2f00      	cmp	r7, #0
 800e14e:	460c      	mov	r4, r1
 800e150:	4619      	mov	r1, r3
 800e152:	463b      	mov	r3, r7
 800e154:	bfbb      	ittet	lt
 800e156:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e15a:	461f      	movlt	r7, r3
 800e15c:	2300      	movge	r3, #0
 800e15e:	232d      	movlt	r3, #45	@ 0x2d
 800e160:	700b      	strb	r3, [r1, #0]
 800e162:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e164:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e168:	4691      	mov	r9, r2
 800e16a:	f023 0820 	bic.w	r8, r3, #32
 800e16e:	bfbc      	itt	lt
 800e170:	4632      	movlt	r2, r6
 800e172:	4616      	movlt	r6, r2
 800e174:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e178:	d005      	beq.n	800e186 <__cvt+0x42>
 800e17a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e17e:	d100      	bne.n	800e182 <__cvt+0x3e>
 800e180:	3401      	adds	r4, #1
 800e182:	2102      	movs	r1, #2
 800e184:	e000      	b.n	800e188 <__cvt+0x44>
 800e186:	2103      	movs	r1, #3
 800e188:	ab03      	add	r3, sp, #12
 800e18a:	9301      	str	r3, [sp, #4]
 800e18c:	ab02      	add	r3, sp, #8
 800e18e:	9300      	str	r3, [sp, #0]
 800e190:	ec47 6b10 	vmov	d0, r6, r7
 800e194:	4653      	mov	r3, sl
 800e196:	4622      	mov	r2, r4
 800e198:	f000 fec6 	bl	800ef28 <_dtoa_r>
 800e19c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e1a0:	4605      	mov	r5, r0
 800e1a2:	d119      	bne.n	800e1d8 <__cvt+0x94>
 800e1a4:	f019 0f01 	tst.w	r9, #1
 800e1a8:	d00e      	beq.n	800e1c8 <__cvt+0x84>
 800e1aa:	eb00 0904 	add.w	r9, r0, r4
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	4630      	mov	r0, r6
 800e1b4:	4639      	mov	r1, r7
 800e1b6:	f7f2 fc8f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e1ba:	b108      	cbz	r0, 800e1c0 <__cvt+0x7c>
 800e1bc:	f8cd 900c 	str.w	r9, [sp, #12]
 800e1c0:	2230      	movs	r2, #48	@ 0x30
 800e1c2:	9b03      	ldr	r3, [sp, #12]
 800e1c4:	454b      	cmp	r3, r9
 800e1c6:	d31e      	bcc.n	800e206 <__cvt+0xc2>
 800e1c8:	9b03      	ldr	r3, [sp, #12]
 800e1ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e1cc:	1b5b      	subs	r3, r3, r5
 800e1ce:	4628      	mov	r0, r5
 800e1d0:	6013      	str	r3, [r2, #0]
 800e1d2:	b004      	add	sp, #16
 800e1d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e1dc:	eb00 0904 	add.w	r9, r0, r4
 800e1e0:	d1e5      	bne.n	800e1ae <__cvt+0x6a>
 800e1e2:	7803      	ldrb	r3, [r0, #0]
 800e1e4:	2b30      	cmp	r3, #48	@ 0x30
 800e1e6:	d10a      	bne.n	800e1fe <__cvt+0xba>
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	4630      	mov	r0, r6
 800e1ee:	4639      	mov	r1, r7
 800e1f0:	f7f2 fc72 	bl	8000ad8 <__aeabi_dcmpeq>
 800e1f4:	b918      	cbnz	r0, 800e1fe <__cvt+0xba>
 800e1f6:	f1c4 0401 	rsb	r4, r4, #1
 800e1fa:	f8ca 4000 	str.w	r4, [sl]
 800e1fe:	f8da 3000 	ldr.w	r3, [sl]
 800e202:	4499      	add	r9, r3
 800e204:	e7d3      	b.n	800e1ae <__cvt+0x6a>
 800e206:	1c59      	adds	r1, r3, #1
 800e208:	9103      	str	r1, [sp, #12]
 800e20a:	701a      	strb	r2, [r3, #0]
 800e20c:	e7d9      	b.n	800e1c2 <__cvt+0x7e>

0800e20e <__exponent>:
 800e20e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e210:	2900      	cmp	r1, #0
 800e212:	bfba      	itte	lt
 800e214:	4249      	neglt	r1, r1
 800e216:	232d      	movlt	r3, #45	@ 0x2d
 800e218:	232b      	movge	r3, #43	@ 0x2b
 800e21a:	2909      	cmp	r1, #9
 800e21c:	7002      	strb	r2, [r0, #0]
 800e21e:	7043      	strb	r3, [r0, #1]
 800e220:	dd29      	ble.n	800e276 <__exponent+0x68>
 800e222:	f10d 0307 	add.w	r3, sp, #7
 800e226:	461d      	mov	r5, r3
 800e228:	270a      	movs	r7, #10
 800e22a:	461a      	mov	r2, r3
 800e22c:	fbb1 f6f7 	udiv	r6, r1, r7
 800e230:	fb07 1416 	mls	r4, r7, r6, r1
 800e234:	3430      	adds	r4, #48	@ 0x30
 800e236:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e23a:	460c      	mov	r4, r1
 800e23c:	2c63      	cmp	r4, #99	@ 0x63
 800e23e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e242:	4631      	mov	r1, r6
 800e244:	dcf1      	bgt.n	800e22a <__exponent+0x1c>
 800e246:	3130      	adds	r1, #48	@ 0x30
 800e248:	1e94      	subs	r4, r2, #2
 800e24a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e24e:	1c41      	adds	r1, r0, #1
 800e250:	4623      	mov	r3, r4
 800e252:	42ab      	cmp	r3, r5
 800e254:	d30a      	bcc.n	800e26c <__exponent+0x5e>
 800e256:	f10d 0309 	add.w	r3, sp, #9
 800e25a:	1a9b      	subs	r3, r3, r2
 800e25c:	42ac      	cmp	r4, r5
 800e25e:	bf88      	it	hi
 800e260:	2300      	movhi	r3, #0
 800e262:	3302      	adds	r3, #2
 800e264:	4403      	add	r3, r0
 800e266:	1a18      	subs	r0, r3, r0
 800e268:	b003      	add	sp, #12
 800e26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e26c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e270:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e274:	e7ed      	b.n	800e252 <__exponent+0x44>
 800e276:	2330      	movs	r3, #48	@ 0x30
 800e278:	3130      	adds	r1, #48	@ 0x30
 800e27a:	7083      	strb	r3, [r0, #2]
 800e27c:	70c1      	strb	r1, [r0, #3]
 800e27e:	1d03      	adds	r3, r0, #4
 800e280:	e7f1      	b.n	800e266 <__exponent+0x58>
	...

0800e284 <_printf_float>:
 800e284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e288:	b08d      	sub	sp, #52	@ 0x34
 800e28a:	460c      	mov	r4, r1
 800e28c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e290:	4616      	mov	r6, r2
 800e292:	461f      	mov	r7, r3
 800e294:	4605      	mov	r5, r0
 800e296:	f000 fd0b 	bl	800ecb0 <_localeconv_r>
 800e29a:	6803      	ldr	r3, [r0, #0]
 800e29c:	9304      	str	r3, [sp, #16]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f7f1 ffee 	bl	8000280 <strlen>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2a8:	f8d8 3000 	ldr.w	r3, [r8]
 800e2ac:	9005      	str	r0, [sp, #20]
 800e2ae:	3307      	adds	r3, #7
 800e2b0:	f023 0307 	bic.w	r3, r3, #7
 800e2b4:	f103 0208 	add.w	r2, r3, #8
 800e2b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e2bc:	f8d4 b000 	ldr.w	fp, [r4]
 800e2c0:	f8c8 2000 	str.w	r2, [r8]
 800e2c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e2c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e2cc:	9307      	str	r3, [sp, #28]
 800e2ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800e2d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e2d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e2da:	4b9c      	ldr	r3, [pc, #624]	@ (800e54c <_printf_float+0x2c8>)
 800e2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e2e0:	f7f2 fc2c 	bl	8000b3c <__aeabi_dcmpun>
 800e2e4:	bb70      	cbnz	r0, 800e344 <_printf_float+0xc0>
 800e2e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e2ea:	4b98      	ldr	r3, [pc, #608]	@ (800e54c <_printf_float+0x2c8>)
 800e2ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f0:	f7f2 fc06 	bl	8000b00 <__aeabi_dcmple>
 800e2f4:	bb30      	cbnz	r0, 800e344 <_printf_float+0xc0>
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	4640      	mov	r0, r8
 800e2fc:	4649      	mov	r1, r9
 800e2fe:	f7f2 fbf5 	bl	8000aec <__aeabi_dcmplt>
 800e302:	b110      	cbz	r0, 800e30a <_printf_float+0x86>
 800e304:	232d      	movs	r3, #45	@ 0x2d
 800e306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e30a:	4a91      	ldr	r2, [pc, #580]	@ (800e550 <_printf_float+0x2cc>)
 800e30c:	4b91      	ldr	r3, [pc, #580]	@ (800e554 <_printf_float+0x2d0>)
 800e30e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e312:	bf94      	ite	ls
 800e314:	4690      	movls	r8, r2
 800e316:	4698      	movhi	r8, r3
 800e318:	2303      	movs	r3, #3
 800e31a:	6123      	str	r3, [r4, #16]
 800e31c:	f02b 0304 	bic.w	r3, fp, #4
 800e320:	6023      	str	r3, [r4, #0]
 800e322:	f04f 0900 	mov.w	r9, #0
 800e326:	9700      	str	r7, [sp, #0]
 800e328:	4633      	mov	r3, r6
 800e32a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e32c:	4621      	mov	r1, r4
 800e32e:	4628      	mov	r0, r5
 800e330:	f000 f9d2 	bl	800e6d8 <_printf_common>
 800e334:	3001      	adds	r0, #1
 800e336:	f040 808d 	bne.w	800e454 <_printf_float+0x1d0>
 800e33a:	f04f 30ff 	mov.w	r0, #4294967295
 800e33e:	b00d      	add	sp, #52	@ 0x34
 800e340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e344:	4642      	mov	r2, r8
 800e346:	464b      	mov	r3, r9
 800e348:	4640      	mov	r0, r8
 800e34a:	4649      	mov	r1, r9
 800e34c:	f7f2 fbf6 	bl	8000b3c <__aeabi_dcmpun>
 800e350:	b140      	cbz	r0, 800e364 <_printf_float+0xe0>
 800e352:	464b      	mov	r3, r9
 800e354:	2b00      	cmp	r3, #0
 800e356:	bfbc      	itt	lt
 800e358:	232d      	movlt	r3, #45	@ 0x2d
 800e35a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e35e:	4a7e      	ldr	r2, [pc, #504]	@ (800e558 <_printf_float+0x2d4>)
 800e360:	4b7e      	ldr	r3, [pc, #504]	@ (800e55c <_printf_float+0x2d8>)
 800e362:	e7d4      	b.n	800e30e <_printf_float+0x8a>
 800e364:	6863      	ldr	r3, [r4, #4]
 800e366:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e36a:	9206      	str	r2, [sp, #24]
 800e36c:	1c5a      	adds	r2, r3, #1
 800e36e:	d13b      	bne.n	800e3e8 <_printf_float+0x164>
 800e370:	2306      	movs	r3, #6
 800e372:	6063      	str	r3, [r4, #4]
 800e374:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e378:	2300      	movs	r3, #0
 800e37a:	6022      	str	r2, [r4, #0]
 800e37c:	9303      	str	r3, [sp, #12]
 800e37e:	ab0a      	add	r3, sp, #40	@ 0x28
 800e380:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e384:	ab09      	add	r3, sp, #36	@ 0x24
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	6861      	ldr	r1, [r4, #4]
 800e38a:	ec49 8b10 	vmov	d0, r8, r9
 800e38e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e392:	4628      	mov	r0, r5
 800e394:	f7ff fed6 	bl	800e144 <__cvt>
 800e398:	9b06      	ldr	r3, [sp, #24]
 800e39a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e39c:	2b47      	cmp	r3, #71	@ 0x47
 800e39e:	4680      	mov	r8, r0
 800e3a0:	d129      	bne.n	800e3f6 <_printf_float+0x172>
 800e3a2:	1cc8      	adds	r0, r1, #3
 800e3a4:	db02      	blt.n	800e3ac <_printf_float+0x128>
 800e3a6:	6863      	ldr	r3, [r4, #4]
 800e3a8:	4299      	cmp	r1, r3
 800e3aa:	dd41      	ble.n	800e430 <_printf_float+0x1ac>
 800e3ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800e3b0:	fa5f fa8a 	uxtb.w	sl, sl
 800e3b4:	3901      	subs	r1, #1
 800e3b6:	4652      	mov	r2, sl
 800e3b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e3bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e3be:	f7ff ff26 	bl	800e20e <__exponent>
 800e3c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e3c4:	1813      	adds	r3, r2, r0
 800e3c6:	2a01      	cmp	r2, #1
 800e3c8:	4681      	mov	r9, r0
 800e3ca:	6123      	str	r3, [r4, #16]
 800e3cc:	dc02      	bgt.n	800e3d4 <_printf_float+0x150>
 800e3ce:	6822      	ldr	r2, [r4, #0]
 800e3d0:	07d2      	lsls	r2, r2, #31
 800e3d2:	d501      	bpl.n	800e3d8 <_printf_float+0x154>
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	6123      	str	r3, [r4, #16]
 800e3d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d0a2      	beq.n	800e326 <_printf_float+0xa2>
 800e3e0:	232d      	movs	r3, #45	@ 0x2d
 800e3e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3e6:	e79e      	b.n	800e326 <_printf_float+0xa2>
 800e3e8:	9a06      	ldr	r2, [sp, #24]
 800e3ea:	2a47      	cmp	r2, #71	@ 0x47
 800e3ec:	d1c2      	bne.n	800e374 <_printf_float+0xf0>
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d1c0      	bne.n	800e374 <_printf_float+0xf0>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	e7bd      	b.n	800e372 <_printf_float+0xee>
 800e3f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e3fa:	d9db      	bls.n	800e3b4 <_printf_float+0x130>
 800e3fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e400:	d118      	bne.n	800e434 <_printf_float+0x1b0>
 800e402:	2900      	cmp	r1, #0
 800e404:	6863      	ldr	r3, [r4, #4]
 800e406:	dd0b      	ble.n	800e420 <_printf_float+0x19c>
 800e408:	6121      	str	r1, [r4, #16]
 800e40a:	b913      	cbnz	r3, 800e412 <_printf_float+0x18e>
 800e40c:	6822      	ldr	r2, [r4, #0]
 800e40e:	07d0      	lsls	r0, r2, #31
 800e410:	d502      	bpl.n	800e418 <_printf_float+0x194>
 800e412:	3301      	adds	r3, #1
 800e414:	440b      	add	r3, r1
 800e416:	6123      	str	r3, [r4, #16]
 800e418:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e41a:	f04f 0900 	mov.w	r9, #0
 800e41e:	e7db      	b.n	800e3d8 <_printf_float+0x154>
 800e420:	b913      	cbnz	r3, 800e428 <_printf_float+0x1a4>
 800e422:	6822      	ldr	r2, [r4, #0]
 800e424:	07d2      	lsls	r2, r2, #31
 800e426:	d501      	bpl.n	800e42c <_printf_float+0x1a8>
 800e428:	3302      	adds	r3, #2
 800e42a:	e7f4      	b.n	800e416 <_printf_float+0x192>
 800e42c:	2301      	movs	r3, #1
 800e42e:	e7f2      	b.n	800e416 <_printf_float+0x192>
 800e430:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e436:	4299      	cmp	r1, r3
 800e438:	db05      	blt.n	800e446 <_printf_float+0x1c2>
 800e43a:	6823      	ldr	r3, [r4, #0]
 800e43c:	6121      	str	r1, [r4, #16]
 800e43e:	07d8      	lsls	r0, r3, #31
 800e440:	d5ea      	bpl.n	800e418 <_printf_float+0x194>
 800e442:	1c4b      	adds	r3, r1, #1
 800e444:	e7e7      	b.n	800e416 <_printf_float+0x192>
 800e446:	2900      	cmp	r1, #0
 800e448:	bfd4      	ite	le
 800e44a:	f1c1 0202 	rsble	r2, r1, #2
 800e44e:	2201      	movgt	r2, #1
 800e450:	4413      	add	r3, r2
 800e452:	e7e0      	b.n	800e416 <_printf_float+0x192>
 800e454:	6823      	ldr	r3, [r4, #0]
 800e456:	055a      	lsls	r2, r3, #21
 800e458:	d407      	bmi.n	800e46a <_printf_float+0x1e6>
 800e45a:	6923      	ldr	r3, [r4, #16]
 800e45c:	4642      	mov	r2, r8
 800e45e:	4631      	mov	r1, r6
 800e460:	4628      	mov	r0, r5
 800e462:	47b8      	blx	r7
 800e464:	3001      	adds	r0, #1
 800e466:	d12b      	bne.n	800e4c0 <_printf_float+0x23c>
 800e468:	e767      	b.n	800e33a <_printf_float+0xb6>
 800e46a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e46e:	f240 80dd 	bls.w	800e62c <_printf_float+0x3a8>
 800e472:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e476:	2200      	movs	r2, #0
 800e478:	2300      	movs	r3, #0
 800e47a:	f7f2 fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800e47e:	2800      	cmp	r0, #0
 800e480:	d033      	beq.n	800e4ea <_printf_float+0x266>
 800e482:	4a37      	ldr	r2, [pc, #220]	@ (800e560 <_printf_float+0x2dc>)
 800e484:	2301      	movs	r3, #1
 800e486:	4631      	mov	r1, r6
 800e488:	4628      	mov	r0, r5
 800e48a:	47b8      	blx	r7
 800e48c:	3001      	adds	r0, #1
 800e48e:	f43f af54 	beq.w	800e33a <_printf_float+0xb6>
 800e492:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e496:	4543      	cmp	r3, r8
 800e498:	db02      	blt.n	800e4a0 <_printf_float+0x21c>
 800e49a:	6823      	ldr	r3, [r4, #0]
 800e49c:	07d8      	lsls	r0, r3, #31
 800e49e:	d50f      	bpl.n	800e4c0 <_printf_float+0x23c>
 800e4a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4a4:	4631      	mov	r1, r6
 800e4a6:	4628      	mov	r0, r5
 800e4a8:	47b8      	blx	r7
 800e4aa:	3001      	adds	r0, #1
 800e4ac:	f43f af45 	beq.w	800e33a <_printf_float+0xb6>
 800e4b0:	f04f 0900 	mov.w	r9, #0
 800e4b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800e4b8:	f104 0a1a 	add.w	sl, r4, #26
 800e4bc:	45c8      	cmp	r8, r9
 800e4be:	dc09      	bgt.n	800e4d4 <_printf_float+0x250>
 800e4c0:	6823      	ldr	r3, [r4, #0]
 800e4c2:	079b      	lsls	r3, r3, #30
 800e4c4:	f100 8103 	bmi.w	800e6ce <_printf_float+0x44a>
 800e4c8:	68e0      	ldr	r0, [r4, #12]
 800e4ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4cc:	4298      	cmp	r0, r3
 800e4ce:	bfb8      	it	lt
 800e4d0:	4618      	movlt	r0, r3
 800e4d2:	e734      	b.n	800e33e <_printf_float+0xba>
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	4652      	mov	r2, sl
 800e4d8:	4631      	mov	r1, r6
 800e4da:	4628      	mov	r0, r5
 800e4dc:	47b8      	blx	r7
 800e4de:	3001      	adds	r0, #1
 800e4e0:	f43f af2b 	beq.w	800e33a <_printf_float+0xb6>
 800e4e4:	f109 0901 	add.w	r9, r9, #1
 800e4e8:	e7e8      	b.n	800e4bc <_printf_float+0x238>
 800e4ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	dc39      	bgt.n	800e564 <_printf_float+0x2e0>
 800e4f0:	4a1b      	ldr	r2, [pc, #108]	@ (800e560 <_printf_float+0x2dc>)
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	4631      	mov	r1, r6
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	47b8      	blx	r7
 800e4fa:	3001      	adds	r0, #1
 800e4fc:	f43f af1d 	beq.w	800e33a <_printf_float+0xb6>
 800e500:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e504:	ea59 0303 	orrs.w	r3, r9, r3
 800e508:	d102      	bne.n	800e510 <_printf_float+0x28c>
 800e50a:	6823      	ldr	r3, [r4, #0]
 800e50c:	07d9      	lsls	r1, r3, #31
 800e50e:	d5d7      	bpl.n	800e4c0 <_printf_float+0x23c>
 800e510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e514:	4631      	mov	r1, r6
 800e516:	4628      	mov	r0, r5
 800e518:	47b8      	blx	r7
 800e51a:	3001      	adds	r0, #1
 800e51c:	f43f af0d 	beq.w	800e33a <_printf_float+0xb6>
 800e520:	f04f 0a00 	mov.w	sl, #0
 800e524:	f104 0b1a 	add.w	fp, r4, #26
 800e528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e52a:	425b      	negs	r3, r3
 800e52c:	4553      	cmp	r3, sl
 800e52e:	dc01      	bgt.n	800e534 <_printf_float+0x2b0>
 800e530:	464b      	mov	r3, r9
 800e532:	e793      	b.n	800e45c <_printf_float+0x1d8>
 800e534:	2301      	movs	r3, #1
 800e536:	465a      	mov	r2, fp
 800e538:	4631      	mov	r1, r6
 800e53a:	4628      	mov	r0, r5
 800e53c:	47b8      	blx	r7
 800e53e:	3001      	adds	r0, #1
 800e540:	f43f aefb 	beq.w	800e33a <_printf_float+0xb6>
 800e544:	f10a 0a01 	add.w	sl, sl, #1
 800e548:	e7ee      	b.n	800e528 <_printf_float+0x2a4>
 800e54a:	bf00      	nop
 800e54c:	7fefffff 	.word	0x7fefffff
 800e550:	08010e38 	.word	0x08010e38
 800e554:	08010e3c 	.word	0x08010e3c
 800e558:	08010e40 	.word	0x08010e40
 800e55c:	08010e44 	.word	0x08010e44
 800e560:	08010e48 	.word	0x08010e48
 800e564:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e566:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e56a:	4553      	cmp	r3, sl
 800e56c:	bfa8      	it	ge
 800e56e:	4653      	movge	r3, sl
 800e570:	2b00      	cmp	r3, #0
 800e572:	4699      	mov	r9, r3
 800e574:	dc36      	bgt.n	800e5e4 <_printf_float+0x360>
 800e576:	f04f 0b00 	mov.w	fp, #0
 800e57a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e57e:	f104 021a 	add.w	r2, r4, #26
 800e582:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e584:	9306      	str	r3, [sp, #24]
 800e586:	eba3 0309 	sub.w	r3, r3, r9
 800e58a:	455b      	cmp	r3, fp
 800e58c:	dc31      	bgt.n	800e5f2 <_printf_float+0x36e>
 800e58e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e590:	459a      	cmp	sl, r3
 800e592:	dc3a      	bgt.n	800e60a <_printf_float+0x386>
 800e594:	6823      	ldr	r3, [r4, #0]
 800e596:	07da      	lsls	r2, r3, #31
 800e598:	d437      	bmi.n	800e60a <_printf_float+0x386>
 800e59a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e59c:	ebaa 0903 	sub.w	r9, sl, r3
 800e5a0:	9b06      	ldr	r3, [sp, #24]
 800e5a2:	ebaa 0303 	sub.w	r3, sl, r3
 800e5a6:	4599      	cmp	r9, r3
 800e5a8:	bfa8      	it	ge
 800e5aa:	4699      	movge	r9, r3
 800e5ac:	f1b9 0f00 	cmp.w	r9, #0
 800e5b0:	dc33      	bgt.n	800e61a <_printf_float+0x396>
 800e5b2:	f04f 0800 	mov.w	r8, #0
 800e5b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e5ba:	f104 0b1a 	add.w	fp, r4, #26
 800e5be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5c0:	ebaa 0303 	sub.w	r3, sl, r3
 800e5c4:	eba3 0309 	sub.w	r3, r3, r9
 800e5c8:	4543      	cmp	r3, r8
 800e5ca:	f77f af79 	ble.w	800e4c0 <_printf_float+0x23c>
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	465a      	mov	r2, fp
 800e5d2:	4631      	mov	r1, r6
 800e5d4:	4628      	mov	r0, r5
 800e5d6:	47b8      	blx	r7
 800e5d8:	3001      	adds	r0, #1
 800e5da:	f43f aeae 	beq.w	800e33a <_printf_float+0xb6>
 800e5de:	f108 0801 	add.w	r8, r8, #1
 800e5e2:	e7ec      	b.n	800e5be <_printf_float+0x33a>
 800e5e4:	4642      	mov	r2, r8
 800e5e6:	4631      	mov	r1, r6
 800e5e8:	4628      	mov	r0, r5
 800e5ea:	47b8      	blx	r7
 800e5ec:	3001      	adds	r0, #1
 800e5ee:	d1c2      	bne.n	800e576 <_printf_float+0x2f2>
 800e5f0:	e6a3      	b.n	800e33a <_printf_float+0xb6>
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	4631      	mov	r1, r6
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	9206      	str	r2, [sp, #24]
 800e5fa:	47b8      	blx	r7
 800e5fc:	3001      	adds	r0, #1
 800e5fe:	f43f ae9c 	beq.w	800e33a <_printf_float+0xb6>
 800e602:	9a06      	ldr	r2, [sp, #24]
 800e604:	f10b 0b01 	add.w	fp, fp, #1
 800e608:	e7bb      	b.n	800e582 <_printf_float+0x2fe>
 800e60a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e60e:	4631      	mov	r1, r6
 800e610:	4628      	mov	r0, r5
 800e612:	47b8      	blx	r7
 800e614:	3001      	adds	r0, #1
 800e616:	d1c0      	bne.n	800e59a <_printf_float+0x316>
 800e618:	e68f      	b.n	800e33a <_printf_float+0xb6>
 800e61a:	9a06      	ldr	r2, [sp, #24]
 800e61c:	464b      	mov	r3, r9
 800e61e:	4442      	add	r2, r8
 800e620:	4631      	mov	r1, r6
 800e622:	4628      	mov	r0, r5
 800e624:	47b8      	blx	r7
 800e626:	3001      	adds	r0, #1
 800e628:	d1c3      	bne.n	800e5b2 <_printf_float+0x32e>
 800e62a:	e686      	b.n	800e33a <_printf_float+0xb6>
 800e62c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e630:	f1ba 0f01 	cmp.w	sl, #1
 800e634:	dc01      	bgt.n	800e63a <_printf_float+0x3b6>
 800e636:	07db      	lsls	r3, r3, #31
 800e638:	d536      	bpl.n	800e6a8 <_printf_float+0x424>
 800e63a:	2301      	movs	r3, #1
 800e63c:	4642      	mov	r2, r8
 800e63e:	4631      	mov	r1, r6
 800e640:	4628      	mov	r0, r5
 800e642:	47b8      	blx	r7
 800e644:	3001      	adds	r0, #1
 800e646:	f43f ae78 	beq.w	800e33a <_printf_float+0xb6>
 800e64a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e64e:	4631      	mov	r1, r6
 800e650:	4628      	mov	r0, r5
 800e652:	47b8      	blx	r7
 800e654:	3001      	adds	r0, #1
 800e656:	f43f ae70 	beq.w	800e33a <_printf_float+0xb6>
 800e65a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e65e:	2200      	movs	r2, #0
 800e660:	2300      	movs	r3, #0
 800e662:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e666:	f7f2 fa37 	bl	8000ad8 <__aeabi_dcmpeq>
 800e66a:	b9c0      	cbnz	r0, 800e69e <_printf_float+0x41a>
 800e66c:	4653      	mov	r3, sl
 800e66e:	f108 0201 	add.w	r2, r8, #1
 800e672:	4631      	mov	r1, r6
 800e674:	4628      	mov	r0, r5
 800e676:	47b8      	blx	r7
 800e678:	3001      	adds	r0, #1
 800e67a:	d10c      	bne.n	800e696 <_printf_float+0x412>
 800e67c:	e65d      	b.n	800e33a <_printf_float+0xb6>
 800e67e:	2301      	movs	r3, #1
 800e680:	465a      	mov	r2, fp
 800e682:	4631      	mov	r1, r6
 800e684:	4628      	mov	r0, r5
 800e686:	47b8      	blx	r7
 800e688:	3001      	adds	r0, #1
 800e68a:	f43f ae56 	beq.w	800e33a <_printf_float+0xb6>
 800e68e:	f108 0801 	add.w	r8, r8, #1
 800e692:	45d0      	cmp	r8, sl
 800e694:	dbf3      	blt.n	800e67e <_printf_float+0x3fa>
 800e696:	464b      	mov	r3, r9
 800e698:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e69c:	e6df      	b.n	800e45e <_printf_float+0x1da>
 800e69e:	f04f 0800 	mov.w	r8, #0
 800e6a2:	f104 0b1a 	add.w	fp, r4, #26
 800e6a6:	e7f4      	b.n	800e692 <_printf_float+0x40e>
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	4642      	mov	r2, r8
 800e6ac:	e7e1      	b.n	800e672 <_printf_float+0x3ee>
 800e6ae:	2301      	movs	r3, #1
 800e6b0:	464a      	mov	r2, r9
 800e6b2:	4631      	mov	r1, r6
 800e6b4:	4628      	mov	r0, r5
 800e6b6:	47b8      	blx	r7
 800e6b8:	3001      	adds	r0, #1
 800e6ba:	f43f ae3e 	beq.w	800e33a <_printf_float+0xb6>
 800e6be:	f108 0801 	add.w	r8, r8, #1
 800e6c2:	68e3      	ldr	r3, [r4, #12]
 800e6c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6c6:	1a5b      	subs	r3, r3, r1
 800e6c8:	4543      	cmp	r3, r8
 800e6ca:	dcf0      	bgt.n	800e6ae <_printf_float+0x42a>
 800e6cc:	e6fc      	b.n	800e4c8 <_printf_float+0x244>
 800e6ce:	f04f 0800 	mov.w	r8, #0
 800e6d2:	f104 0919 	add.w	r9, r4, #25
 800e6d6:	e7f4      	b.n	800e6c2 <_printf_float+0x43e>

0800e6d8 <_printf_common>:
 800e6d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6dc:	4616      	mov	r6, r2
 800e6de:	4698      	mov	r8, r3
 800e6e0:	688a      	ldr	r2, [r1, #8]
 800e6e2:	690b      	ldr	r3, [r1, #16]
 800e6e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e6e8:	4293      	cmp	r3, r2
 800e6ea:	bfb8      	it	lt
 800e6ec:	4613      	movlt	r3, r2
 800e6ee:	6033      	str	r3, [r6, #0]
 800e6f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e6f4:	4607      	mov	r7, r0
 800e6f6:	460c      	mov	r4, r1
 800e6f8:	b10a      	cbz	r2, 800e6fe <_printf_common+0x26>
 800e6fa:	3301      	adds	r3, #1
 800e6fc:	6033      	str	r3, [r6, #0]
 800e6fe:	6823      	ldr	r3, [r4, #0]
 800e700:	0699      	lsls	r1, r3, #26
 800e702:	bf42      	ittt	mi
 800e704:	6833      	ldrmi	r3, [r6, #0]
 800e706:	3302      	addmi	r3, #2
 800e708:	6033      	strmi	r3, [r6, #0]
 800e70a:	6825      	ldr	r5, [r4, #0]
 800e70c:	f015 0506 	ands.w	r5, r5, #6
 800e710:	d106      	bne.n	800e720 <_printf_common+0x48>
 800e712:	f104 0a19 	add.w	sl, r4, #25
 800e716:	68e3      	ldr	r3, [r4, #12]
 800e718:	6832      	ldr	r2, [r6, #0]
 800e71a:	1a9b      	subs	r3, r3, r2
 800e71c:	42ab      	cmp	r3, r5
 800e71e:	dc26      	bgt.n	800e76e <_printf_common+0x96>
 800e720:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e724:	6822      	ldr	r2, [r4, #0]
 800e726:	3b00      	subs	r3, #0
 800e728:	bf18      	it	ne
 800e72a:	2301      	movne	r3, #1
 800e72c:	0692      	lsls	r2, r2, #26
 800e72e:	d42b      	bmi.n	800e788 <_printf_common+0xb0>
 800e730:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e734:	4641      	mov	r1, r8
 800e736:	4638      	mov	r0, r7
 800e738:	47c8      	blx	r9
 800e73a:	3001      	adds	r0, #1
 800e73c:	d01e      	beq.n	800e77c <_printf_common+0xa4>
 800e73e:	6823      	ldr	r3, [r4, #0]
 800e740:	6922      	ldr	r2, [r4, #16]
 800e742:	f003 0306 	and.w	r3, r3, #6
 800e746:	2b04      	cmp	r3, #4
 800e748:	bf02      	ittt	eq
 800e74a:	68e5      	ldreq	r5, [r4, #12]
 800e74c:	6833      	ldreq	r3, [r6, #0]
 800e74e:	1aed      	subeq	r5, r5, r3
 800e750:	68a3      	ldr	r3, [r4, #8]
 800e752:	bf0c      	ite	eq
 800e754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e758:	2500      	movne	r5, #0
 800e75a:	4293      	cmp	r3, r2
 800e75c:	bfc4      	itt	gt
 800e75e:	1a9b      	subgt	r3, r3, r2
 800e760:	18ed      	addgt	r5, r5, r3
 800e762:	2600      	movs	r6, #0
 800e764:	341a      	adds	r4, #26
 800e766:	42b5      	cmp	r5, r6
 800e768:	d11a      	bne.n	800e7a0 <_printf_common+0xc8>
 800e76a:	2000      	movs	r0, #0
 800e76c:	e008      	b.n	800e780 <_printf_common+0xa8>
 800e76e:	2301      	movs	r3, #1
 800e770:	4652      	mov	r2, sl
 800e772:	4641      	mov	r1, r8
 800e774:	4638      	mov	r0, r7
 800e776:	47c8      	blx	r9
 800e778:	3001      	adds	r0, #1
 800e77a:	d103      	bne.n	800e784 <_printf_common+0xac>
 800e77c:	f04f 30ff 	mov.w	r0, #4294967295
 800e780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e784:	3501      	adds	r5, #1
 800e786:	e7c6      	b.n	800e716 <_printf_common+0x3e>
 800e788:	18e1      	adds	r1, r4, r3
 800e78a:	1c5a      	adds	r2, r3, #1
 800e78c:	2030      	movs	r0, #48	@ 0x30
 800e78e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e792:	4422      	add	r2, r4
 800e794:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e798:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e79c:	3302      	adds	r3, #2
 800e79e:	e7c7      	b.n	800e730 <_printf_common+0x58>
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	4622      	mov	r2, r4
 800e7a4:	4641      	mov	r1, r8
 800e7a6:	4638      	mov	r0, r7
 800e7a8:	47c8      	blx	r9
 800e7aa:	3001      	adds	r0, #1
 800e7ac:	d0e6      	beq.n	800e77c <_printf_common+0xa4>
 800e7ae:	3601      	adds	r6, #1
 800e7b0:	e7d9      	b.n	800e766 <_printf_common+0x8e>
	...

0800e7b4 <_printf_i>:
 800e7b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e7b8:	7e0f      	ldrb	r7, [r1, #24]
 800e7ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e7bc:	2f78      	cmp	r7, #120	@ 0x78
 800e7be:	4691      	mov	r9, r2
 800e7c0:	4680      	mov	r8, r0
 800e7c2:	460c      	mov	r4, r1
 800e7c4:	469a      	mov	sl, r3
 800e7c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e7ca:	d807      	bhi.n	800e7dc <_printf_i+0x28>
 800e7cc:	2f62      	cmp	r7, #98	@ 0x62
 800e7ce:	d80a      	bhi.n	800e7e6 <_printf_i+0x32>
 800e7d0:	2f00      	cmp	r7, #0
 800e7d2:	f000 80d2 	beq.w	800e97a <_printf_i+0x1c6>
 800e7d6:	2f58      	cmp	r7, #88	@ 0x58
 800e7d8:	f000 80b9 	beq.w	800e94e <_printf_i+0x19a>
 800e7dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e7e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e7e4:	e03a      	b.n	800e85c <_printf_i+0xa8>
 800e7e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e7ea:	2b15      	cmp	r3, #21
 800e7ec:	d8f6      	bhi.n	800e7dc <_printf_i+0x28>
 800e7ee:	a101      	add	r1, pc, #4	@ (adr r1, 800e7f4 <_printf_i+0x40>)
 800e7f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e7f4:	0800e84d 	.word	0x0800e84d
 800e7f8:	0800e861 	.word	0x0800e861
 800e7fc:	0800e7dd 	.word	0x0800e7dd
 800e800:	0800e7dd 	.word	0x0800e7dd
 800e804:	0800e7dd 	.word	0x0800e7dd
 800e808:	0800e7dd 	.word	0x0800e7dd
 800e80c:	0800e861 	.word	0x0800e861
 800e810:	0800e7dd 	.word	0x0800e7dd
 800e814:	0800e7dd 	.word	0x0800e7dd
 800e818:	0800e7dd 	.word	0x0800e7dd
 800e81c:	0800e7dd 	.word	0x0800e7dd
 800e820:	0800e961 	.word	0x0800e961
 800e824:	0800e88b 	.word	0x0800e88b
 800e828:	0800e91b 	.word	0x0800e91b
 800e82c:	0800e7dd 	.word	0x0800e7dd
 800e830:	0800e7dd 	.word	0x0800e7dd
 800e834:	0800e983 	.word	0x0800e983
 800e838:	0800e7dd 	.word	0x0800e7dd
 800e83c:	0800e88b 	.word	0x0800e88b
 800e840:	0800e7dd 	.word	0x0800e7dd
 800e844:	0800e7dd 	.word	0x0800e7dd
 800e848:	0800e923 	.word	0x0800e923
 800e84c:	6833      	ldr	r3, [r6, #0]
 800e84e:	1d1a      	adds	r2, r3, #4
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	6032      	str	r2, [r6, #0]
 800e854:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e858:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e85c:	2301      	movs	r3, #1
 800e85e:	e09d      	b.n	800e99c <_printf_i+0x1e8>
 800e860:	6833      	ldr	r3, [r6, #0]
 800e862:	6820      	ldr	r0, [r4, #0]
 800e864:	1d19      	adds	r1, r3, #4
 800e866:	6031      	str	r1, [r6, #0]
 800e868:	0606      	lsls	r6, r0, #24
 800e86a:	d501      	bpl.n	800e870 <_printf_i+0xbc>
 800e86c:	681d      	ldr	r5, [r3, #0]
 800e86e:	e003      	b.n	800e878 <_printf_i+0xc4>
 800e870:	0645      	lsls	r5, r0, #25
 800e872:	d5fb      	bpl.n	800e86c <_printf_i+0xb8>
 800e874:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e878:	2d00      	cmp	r5, #0
 800e87a:	da03      	bge.n	800e884 <_printf_i+0xd0>
 800e87c:	232d      	movs	r3, #45	@ 0x2d
 800e87e:	426d      	negs	r5, r5
 800e880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e884:	4859      	ldr	r0, [pc, #356]	@ (800e9ec <_printf_i+0x238>)
 800e886:	230a      	movs	r3, #10
 800e888:	e011      	b.n	800e8ae <_printf_i+0xfa>
 800e88a:	6821      	ldr	r1, [r4, #0]
 800e88c:	6833      	ldr	r3, [r6, #0]
 800e88e:	0608      	lsls	r0, r1, #24
 800e890:	f853 5b04 	ldr.w	r5, [r3], #4
 800e894:	d402      	bmi.n	800e89c <_printf_i+0xe8>
 800e896:	0649      	lsls	r1, r1, #25
 800e898:	bf48      	it	mi
 800e89a:	b2ad      	uxthmi	r5, r5
 800e89c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e89e:	4853      	ldr	r0, [pc, #332]	@ (800e9ec <_printf_i+0x238>)
 800e8a0:	6033      	str	r3, [r6, #0]
 800e8a2:	bf14      	ite	ne
 800e8a4:	230a      	movne	r3, #10
 800e8a6:	2308      	moveq	r3, #8
 800e8a8:	2100      	movs	r1, #0
 800e8aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e8ae:	6866      	ldr	r6, [r4, #4]
 800e8b0:	60a6      	str	r6, [r4, #8]
 800e8b2:	2e00      	cmp	r6, #0
 800e8b4:	bfa2      	ittt	ge
 800e8b6:	6821      	ldrge	r1, [r4, #0]
 800e8b8:	f021 0104 	bicge.w	r1, r1, #4
 800e8bc:	6021      	strge	r1, [r4, #0]
 800e8be:	b90d      	cbnz	r5, 800e8c4 <_printf_i+0x110>
 800e8c0:	2e00      	cmp	r6, #0
 800e8c2:	d04b      	beq.n	800e95c <_printf_i+0x1a8>
 800e8c4:	4616      	mov	r6, r2
 800e8c6:	fbb5 f1f3 	udiv	r1, r5, r3
 800e8ca:	fb03 5711 	mls	r7, r3, r1, r5
 800e8ce:	5dc7      	ldrb	r7, [r0, r7]
 800e8d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e8d4:	462f      	mov	r7, r5
 800e8d6:	42bb      	cmp	r3, r7
 800e8d8:	460d      	mov	r5, r1
 800e8da:	d9f4      	bls.n	800e8c6 <_printf_i+0x112>
 800e8dc:	2b08      	cmp	r3, #8
 800e8de:	d10b      	bne.n	800e8f8 <_printf_i+0x144>
 800e8e0:	6823      	ldr	r3, [r4, #0]
 800e8e2:	07df      	lsls	r7, r3, #31
 800e8e4:	d508      	bpl.n	800e8f8 <_printf_i+0x144>
 800e8e6:	6923      	ldr	r3, [r4, #16]
 800e8e8:	6861      	ldr	r1, [r4, #4]
 800e8ea:	4299      	cmp	r1, r3
 800e8ec:	bfde      	ittt	le
 800e8ee:	2330      	movle	r3, #48	@ 0x30
 800e8f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e8f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e8f8:	1b92      	subs	r2, r2, r6
 800e8fa:	6122      	str	r2, [r4, #16]
 800e8fc:	f8cd a000 	str.w	sl, [sp]
 800e900:	464b      	mov	r3, r9
 800e902:	aa03      	add	r2, sp, #12
 800e904:	4621      	mov	r1, r4
 800e906:	4640      	mov	r0, r8
 800e908:	f7ff fee6 	bl	800e6d8 <_printf_common>
 800e90c:	3001      	adds	r0, #1
 800e90e:	d14a      	bne.n	800e9a6 <_printf_i+0x1f2>
 800e910:	f04f 30ff 	mov.w	r0, #4294967295
 800e914:	b004      	add	sp, #16
 800e916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e91a:	6823      	ldr	r3, [r4, #0]
 800e91c:	f043 0320 	orr.w	r3, r3, #32
 800e920:	6023      	str	r3, [r4, #0]
 800e922:	4833      	ldr	r0, [pc, #204]	@ (800e9f0 <_printf_i+0x23c>)
 800e924:	2778      	movs	r7, #120	@ 0x78
 800e926:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e92a:	6823      	ldr	r3, [r4, #0]
 800e92c:	6831      	ldr	r1, [r6, #0]
 800e92e:	061f      	lsls	r7, r3, #24
 800e930:	f851 5b04 	ldr.w	r5, [r1], #4
 800e934:	d402      	bmi.n	800e93c <_printf_i+0x188>
 800e936:	065f      	lsls	r7, r3, #25
 800e938:	bf48      	it	mi
 800e93a:	b2ad      	uxthmi	r5, r5
 800e93c:	6031      	str	r1, [r6, #0]
 800e93e:	07d9      	lsls	r1, r3, #31
 800e940:	bf44      	itt	mi
 800e942:	f043 0320 	orrmi.w	r3, r3, #32
 800e946:	6023      	strmi	r3, [r4, #0]
 800e948:	b11d      	cbz	r5, 800e952 <_printf_i+0x19e>
 800e94a:	2310      	movs	r3, #16
 800e94c:	e7ac      	b.n	800e8a8 <_printf_i+0xf4>
 800e94e:	4827      	ldr	r0, [pc, #156]	@ (800e9ec <_printf_i+0x238>)
 800e950:	e7e9      	b.n	800e926 <_printf_i+0x172>
 800e952:	6823      	ldr	r3, [r4, #0]
 800e954:	f023 0320 	bic.w	r3, r3, #32
 800e958:	6023      	str	r3, [r4, #0]
 800e95a:	e7f6      	b.n	800e94a <_printf_i+0x196>
 800e95c:	4616      	mov	r6, r2
 800e95e:	e7bd      	b.n	800e8dc <_printf_i+0x128>
 800e960:	6833      	ldr	r3, [r6, #0]
 800e962:	6825      	ldr	r5, [r4, #0]
 800e964:	6961      	ldr	r1, [r4, #20]
 800e966:	1d18      	adds	r0, r3, #4
 800e968:	6030      	str	r0, [r6, #0]
 800e96a:	062e      	lsls	r6, r5, #24
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	d501      	bpl.n	800e974 <_printf_i+0x1c0>
 800e970:	6019      	str	r1, [r3, #0]
 800e972:	e002      	b.n	800e97a <_printf_i+0x1c6>
 800e974:	0668      	lsls	r0, r5, #25
 800e976:	d5fb      	bpl.n	800e970 <_printf_i+0x1bc>
 800e978:	8019      	strh	r1, [r3, #0]
 800e97a:	2300      	movs	r3, #0
 800e97c:	6123      	str	r3, [r4, #16]
 800e97e:	4616      	mov	r6, r2
 800e980:	e7bc      	b.n	800e8fc <_printf_i+0x148>
 800e982:	6833      	ldr	r3, [r6, #0]
 800e984:	1d1a      	adds	r2, r3, #4
 800e986:	6032      	str	r2, [r6, #0]
 800e988:	681e      	ldr	r6, [r3, #0]
 800e98a:	6862      	ldr	r2, [r4, #4]
 800e98c:	2100      	movs	r1, #0
 800e98e:	4630      	mov	r0, r6
 800e990:	f7f1 fc26 	bl	80001e0 <memchr>
 800e994:	b108      	cbz	r0, 800e99a <_printf_i+0x1e6>
 800e996:	1b80      	subs	r0, r0, r6
 800e998:	6060      	str	r0, [r4, #4]
 800e99a:	6863      	ldr	r3, [r4, #4]
 800e99c:	6123      	str	r3, [r4, #16]
 800e99e:	2300      	movs	r3, #0
 800e9a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e9a4:	e7aa      	b.n	800e8fc <_printf_i+0x148>
 800e9a6:	6923      	ldr	r3, [r4, #16]
 800e9a8:	4632      	mov	r2, r6
 800e9aa:	4649      	mov	r1, r9
 800e9ac:	4640      	mov	r0, r8
 800e9ae:	47d0      	blx	sl
 800e9b0:	3001      	adds	r0, #1
 800e9b2:	d0ad      	beq.n	800e910 <_printf_i+0x15c>
 800e9b4:	6823      	ldr	r3, [r4, #0]
 800e9b6:	079b      	lsls	r3, r3, #30
 800e9b8:	d413      	bmi.n	800e9e2 <_printf_i+0x22e>
 800e9ba:	68e0      	ldr	r0, [r4, #12]
 800e9bc:	9b03      	ldr	r3, [sp, #12]
 800e9be:	4298      	cmp	r0, r3
 800e9c0:	bfb8      	it	lt
 800e9c2:	4618      	movlt	r0, r3
 800e9c4:	e7a6      	b.n	800e914 <_printf_i+0x160>
 800e9c6:	2301      	movs	r3, #1
 800e9c8:	4632      	mov	r2, r6
 800e9ca:	4649      	mov	r1, r9
 800e9cc:	4640      	mov	r0, r8
 800e9ce:	47d0      	blx	sl
 800e9d0:	3001      	adds	r0, #1
 800e9d2:	d09d      	beq.n	800e910 <_printf_i+0x15c>
 800e9d4:	3501      	adds	r5, #1
 800e9d6:	68e3      	ldr	r3, [r4, #12]
 800e9d8:	9903      	ldr	r1, [sp, #12]
 800e9da:	1a5b      	subs	r3, r3, r1
 800e9dc:	42ab      	cmp	r3, r5
 800e9de:	dcf2      	bgt.n	800e9c6 <_printf_i+0x212>
 800e9e0:	e7eb      	b.n	800e9ba <_printf_i+0x206>
 800e9e2:	2500      	movs	r5, #0
 800e9e4:	f104 0619 	add.w	r6, r4, #25
 800e9e8:	e7f5      	b.n	800e9d6 <_printf_i+0x222>
 800e9ea:	bf00      	nop
 800e9ec:	08010e4a 	.word	0x08010e4a
 800e9f0:	08010e5b 	.word	0x08010e5b

0800e9f4 <std>:
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	b510      	push	{r4, lr}
 800e9f8:	4604      	mov	r4, r0
 800e9fa:	e9c0 3300 	strd	r3, r3, [r0]
 800e9fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea02:	6083      	str	r3, [r0, #8]
 800ea04:	8181      	strh	r1, [r0, #12]
 800ea06:	6643      	str	r3, [r0, #100]	@ 0x64
 800ea08:	81c2      	strh	r2, [r0, #14]
 800ea0a:	6183      	str	r3, [r0, #24]
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	2208      	movs	r2, #8
 800ea10:	305c      	adds	r0, #92	@ 0x5c
 800ea12:	f000 f914 	bl	800ec3e <memset>
 800ea16:	4b0d      	ldr	r3, [pc, #52]	@ (800ea4c <std+0x58>)
 800ea18:	6263      	str	r3, [r4, #36]	@ 0x24
 800ea1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ea50 <std+0x5c>)
 800ea1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ea1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ea54 <std+0x60>)
 800ea20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ea22:	4b0d      	ldr	r3, [pc, #52]	@ (800ea58 <std+0x64>)
 800ea24:	6323      	str	r3, [r4, #48]	@ 0x30
 800ea26:	4b0d      	ldr	r3, [pc, #52]	@ (800ea5c <std+0x68>)
 800ea28:	6224      	str	r4, [r4, #32]
 800ea2a:	429c      	cmp	r4, r3
 800ea2c:	d006      	beq.n	800ea3c <std+0x48>
 800ea2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ea32:	4294      	cmp	r4, r2
 800ea34:	d002      	beq.n	800ea3c <std+0x48>
 800ea36:	33d0      	adds	r3, #208	@ 0xd0
 800ea38:	429c      	cmp	r4, r3
 800ea3a:	d105      	bne.n	800ea48 <std+0x54>
 800ea3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ea40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea44:	f000 b9cc 	b.w	800ede0 <__retarget_lock_init_recursive>
 800ea48:	bd10      	pop	{r4, pc}
 800ea4a:	bf00      	nop
 800ea4c:	0800ebb9 	.word	0x0800ebb9
 800ea50:	0800ebdb 	.word	0x0800ebdb
 800ea54:	0800ec13 	.word	0x0800ec13
 800ea58:	0800ec37 	.word	0x0800ec37
 800ea5c:	200008fc 	.word	0x200008fc

0800ea60 <stdio_exit_handler>:
 800ea60:	4a02      	ldr	r2, [pc, #8]	@ (800ea6c <stdio_exit_handler+0xc>)
 800ea62:	4903      	ldr	r1, [pc, #12]	@ (800ea70 <stdio_exit_handler+0x10>)
 800ea64:	4803      	ldr	r0, [pc, #12]	@ (800ea74 <stdio_exit_handler+0x14>)
 800ea66:	f000 b869 	b.w	800eb3c <_fwalk_sglue>
 800ea6a:	bf00      	nop
 800ea6c:	200002cc 	.word	0x200002cc
 800ea70:	08010601 	.word	0x08010601
 800ea74:	200002dc 	.word	0x200002dc

0800ea78 <cleanup_stdio>:
 800ea78:	6841      	ldr	r1, [r0, #4]
 800ea7a:	4b0c      	ldr	r3, [pc, #48]	@ (800eaac <cleanup_stdio+0x34>)
 800ea7c:	4299      	cmp	r1, r3
 800ea7e:	b510      	push	{r4, lr}
 800ea80:	4604      	mov	r4, r0
 800ea82:	d001      	beq.n	800ea88 <cleanup_stdio+0x10>
 800ea84:	f001 fdbc 	bl	8010600 <_fflush_r>
 800ea88:	68a1      	ldr	r1, [r4, #8]
 800ea8a:	4b09      	ldr	r3, [pc, #36]	@ (800eab0 <cleanup_stdio+0x38>)
 800ea8c:	4299      	cmp	r1, r3
 800ea8e:	d002      	beq.n	800ea96 <cleanup_stdio+0x1e>
 800ea90:	4620      	mov	r0, r4
 800ea92:	f001 fdb5 	bl	8010600 <_fflush_r>
 800ea96:	68e1      	ldr	r1, [r4, #12]
 800ea98:	4b06      	ldr	r3, [pc, #24]	@ (800eab4 <cleanup_stdio+0x3c>)
 800ea9a:	4299      	cmp	r1, r3
 800ea9c:	d004      	beq.n	800eaa8 <cleanup_stdio+0x30>
 800ea9e:	4620      	mov	r0, r4
 800eaa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eaa4:	f001 bdac 	b.w	8010600 <_fflush_r>
 800eaa8:	bd10      	pop	{r4, pc}
 800eaaa:	bf00      	nop
 800eaac:	200008fc 	.word	0x200008fc
 800eab0:	20000964 	.word	0x20000964
 800eab4:	200009cc 	.word	0x200009cc

0800eab8 <global_stdio_init.part.0>:
 800eab8:	b510      	push	{r4, lr}
 800eaba:	4b0b      	ldr	r3, [pc, #44]	@ (800eae8 <global_stdio_init.part.0+0x30>)
 800eabc:	4c0b      	ldr	r4, [pc, #44]	@ (800eaec <global_stdio_init.part.0+0x34>)
 800eabe:	4a0c      	ldr	r2, [pc, #48]	@ (800eaf0 <global_stdio_init.part.0+0x38>)
 800eac0:	601a      	str	r2, [r3, #0]
 800eac2:	4620      	mov	r0, r4
 800eac4:	2200      	movs	r2, #0
 800eac6:	2104      	movs	r1, #4
 800eac8:	f7ff ff94 	bl	800e9f4 <std>
 800eacc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ead0:	2201      	movs	r2, #1
 800ead2:	2109      	movs	r1, #9
 800ead4:	f7ff ff8e 	bl	800e9f4 <std>
 800ead8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eadc:	2202      	movs	r2, #2
 800eade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eae2:	2112      	movs	r1, #18
 800eae4:	f7ff bf86 	b.w	800e9f4 <std>
 800eae8:	20000a34 	.word	0x20000a34
 800eaec:	200008fc 	.word	0x200008fc
 800eaf0:	0800ea61 	.word	0x0800ea61

0800eaf4 <__sfp_lock_acquire>:
 800eaf4:	4801      	ldr	r0, [pc, #4]	@ (800eafc <__sfp_lock_acquire+0x8>)
 800eaf6:	f000 b974 	b.w	800ede2 <__retarget_lock_acquire_recursive>
 800eafa:	bf00      	nop
 800eafc:	20000a3d 	.word	0x20000a3d

0800eb00 <__sfp_lock_release>:
 800eb00:	4801      	ldr	r0, [pc, #4]	@ (800eb08 <__sfp_lock_release+0x8>)
 800eb02:	f000 b96f 	b.w	800ede4 <__retarget_lock_release_recursive>
 800eb06:	bf00      	nop
 800eb08:	20000a3d 	.word	0x20000a3d

0800eb0c <__sinit>:
 800eb0c:	b510      	push	{r4, lr}
 800eb0e:	4604      	mov	r4, r0
 800eb10:	f7ff fff0 	bl	800eaf4 <__sfp_lock_acquire>
 800eb14:	6a23      	ldr	r3, [r4, #32]
 800eb16:	b11b      	cbz	r3, 800eb20 <__sinit+0x14>
 800eb18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb1c:	f7ff bff0 	b.w	800eb00 <__sfp_lock_release>
 800eb20:	4b04      	ldr	r3, [pc, #16]	@ (800eb34 <__sinit+0x28>)
 800eb22:	6223      	str	r3, [r4, #32]
 800eb24:	4b04      	ldr	r3, [pc, #16]	@ (800eb38 <__sinit+0x2c>)
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d1f5      	bne.n	800eb18 <__sinit+0xc>
 800eb2c:	f7ff ffc4 	bl	800eab8 <global_stdio_init.part.0>
 800eb30:	e7f2      	b.n	800eb18 <__sinit+0xc>
 800eb32:	bf00      	nop
 800eb34:	0800ea79 	.word	0x0800ea79
 800eb38:	20000a34 	.word	0x20000a34

0800eb3c <_fwalk_sglue>:
 800eb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb40:	4607      	mov	r7, r0
 800eb42:	4688      	mov	r8, r1
 800eb44:	4614      	mov	r4, r2
 800eb46:	2600      	movs	r6, #0
 800eb48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eb4c:	f1b9 0901 	subs.w	r9, r9, #1
 800eb50:	d505      	bpl.n	800eb5e <_fwalk_sglue+0x22>
 800eb52:	6824      	ldr	r4, [r4, #0]
 800eb54:	2c00      	cmp	r4, #0
 800eb56:	d1f7      	bne.n	800eb48 <_fwalk_sglue+0xc>
 800eb58:	4630      	mov	r0, r6
 800eb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb5e:	89ab      	ldrh	r3, [r5, #12]
 800eb60:	2b01      	cmp	r3, #1
 800eb62:	d907      	bls.n	800eb74 <_fwalk_sglue+0x38>
 800eb64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb68:	3301      	adds	r3, #1
 800eb6a:	d003      	beq.n	800eb74 <_fwalk_sglue+0x38>
 800eb6c:	4629      	mov	r1, r5
 800eb6e:	4638      	mov	r0, r7
 800eb70:	47c0      	blx	r8
 800eb72:	4306      	orrs	r6, r0
 800eb74:	3568      	adds	r5, #104	@ 0x68
 800eb76:	e7e9      	b.n	800eb4c <_fwalk_sglue+0x10>

0800eb78 <siprintf>:
 800eb78:	b40e      	push	{r1, r2, r3}
 800eb7a:	b500      	push	{lr}
 800eb7c:	b09c      	sub	sp, #112	@ 0x70
 800eb7e:	ab1d      	add	r3, sp, #116	@ 0x74
 800eb80:	9002      	str	r0, [sp, #8]
 800eb82:	9006      	str	r0, [sp, #24]
 800eb84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eb88:	4809      	ldr	r0, [pc, #36]	@ (800ebb0 <siprintf+0x38>)
 800eb8a:	9107      	str	r1, [sp, #28]
 800eb8c:	9104      	str	r1, [sp, #16]
 800eb8e:	4909      	ldr	r1, [pc, #36]	@ (800ebb4 <siprintf+0x3c>)
 800eb90:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb94:	9105      	str	r1, [sp, #20]
 800eb96:	6800      	ldr	r0, [r0, #0]
 800eb98:	9301      	str	r3, [sp, #4]
 800eb9a:	a902      	add	r1, sp, #8
 800eb9c:	f001 fbb0 	bl	8010300 <_svfiprintf_r>
 800eba0:	9b02      	ldr	r3, [sp, #8]
 800eba2:	2200      	movs	r2, #0
 800eba4:	701a      	strb	r2, [r3, #0]
 800eba6:	b01c      	add	sp, #112	@ 0x70
 800eba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebac:	b003      	add	sp, #12
 800ebae:	4770      	bx	lr
 800ebb0:	200002d8 	.word	0x200002d8
 800ebb4:	ffff0208 	.word	0xffff0208

0800ebb8 <__sread>:
 800ebb8:	b510      	push	{r4, lr}
 800ebba:	460c      	mov	r4, r1
 800ebbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebc0:	f000 f89c 	bl	800ecfc <_read_r>
 800ebc4:	2800      	cmp	r0, #0
 800ebc6:	bfab      	itete	ge
 800ebc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ebca:	89a3      	ldrhlt	r3, [r4, #12]
 800ebcc:	181b      	addge	r3, r3, r0
 800ebce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ebd2:	bfac      	ite	ge
 800ebd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ebd6:	81a3      	strhlt	r3, [r4, #12]
 800ebd8:	bd10      	pop	{r4, pc}

0800ebda <__swrite>:
 800ebda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebde:	461f      	mov	r7, r3
 800ebe0:	898b      	ldrh	r3, [r1, #12]
 800ebe2:	05db      	lsls	r3, r3, #23
 800ebe4:	4605      	mov	r5, r0
 800ebe6:	460c      	mov	r4, r1
 800ebe8:	4616      	mov	r6, r2
 800ebea:	d505      	bpl.n	800ebf8 <__swrite+0x1e>
 800ebec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebf0:	2302      	movs	r3, #2
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	f000 f870 	bl	800ecd8 <_lseek_r>
 800ebf8:	89a3      	ldrh	r3, [r4, #12]
 800ebfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ec02:	81a3      	strh	r3, [r4, #12]
 800ec04:	4632      	mov	r2, r6
 800ec06:	463b      	mov	r3, r7
 800ec08:	4628      	mov	r0, r5
 800ec0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0e:	f000 b8ab 	b.w	800ed68 <_write_r>

0800ec12 <__sseek>:
 800ec12:	b510      	push	{r4, lr}
 800ec14:	460c      	mov	r4, r1
 800ec16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec1a:	f000 f85d 	bl	800ecd8 <_lseek_r>
 800ec1e:	1c43      	adds	r3, r0, #1
 800ec20:	89a3      	ldrh	r3, [r4, #12]
 800ec22:	bf15      	itete	ne
 800ec24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ec26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ec2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ec2e:	81a3      	strheq	r3, [r4, #12]
 800ec30:	bf18      	it	ne
 800ec32:	81a3      	strhne	r3, [r4, #12]
 800ec34:	bd10      	pop	{r4, pc}

0800ec36 <__sclose>:
 800ec36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec3a:	f000 b83d 	b.w	800ecb8 <_close_r>

0800ec3e <memset>:
 800ec3e:	4402      	add	r2, r0
 800ec40:	4603      	mov	r3, r0
 800ec42:	4293      	cmp	r3, r2
 800ec44:	d100      	bne.n	800ec48 <memset+0xa>
 800ec46:	4770      	bx	lr
 800ec48:	f803 1b01 	strb.w	r1, [r3], #1
 800ec4c:	e7f9      	b.n	800ec42 <memset+0x4>

0800ec4e <_raise_r>:
 800ec4e:	291f      	cmp	r1, #31
 800ec50:	b538      	push	{r3, r4, r5, lr}
 800ec52:	4605      	mov	r5, r0
 800ec54:	460c      	mov	r4, r1
 800ec56:	d904      	bls.n	800ec62 <_raise_r+0x14>
 800ec58:	2316      	movs	r3, #22
 800ec5a:	6003      	str	r3, [r0, #0]
 800ec5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec60:	bd38      	pop	{r3, r4, r5, pc}
 800ec62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ec64:	b112      	cbz	r2, 800ec6c <_raise_r+0x1e>
 800ec66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ec6a:	b94b      	cbnz	r3, 800ec80 <_raise_r+0x32>
 800ec6c:	4628      	mov	r0, r5
 800ec6e:	f000 f869 	bl	800ed44 <_getpid_r>
 800ec72:	4622      	mov	r2, r4
 800ec74:	4601      	mov	r1, r0
 800ec76:	4628      	mov	r0, r5
 800ec78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec7c:	f000 b850 	b.w	800ed20 <_kill_r>
 800ec80:	2b01      	cmp	r3, #1
 800ec82:	d00a      	beq.n	800ec9a <_raise_r+0x4c>
 800ec84:	1c59      	adds	r1, r3, #1
 800ec86:	d103      	bne.n	800ec90 <_raise_r+0x42>
 800ec88:	2316      	movs	r3, #22
 800ec8a:	6003      	str	r3, [r0, #0]
 800ec8c:	2001      	movs	r0, #1
 800ec8e:	e7e7      	b.n	800ec60 <_raise_r+0x12>
 800ec90:	2100      	movs	r1, #0
 800ec92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ec96:	4620      	mov	r0, r4
 800ec98:	4798      	blx	r3
 800ec9a:	2000      	movs	r0, #0
 800ec9c:	e7e0      	b.n	800ec60 <_raise_r+0x12>
	...

0800eca0 <raise>:
 800eca0:	4b02      	ldr	r3, [pc, #8]	@ (800ecac <raise+0xc>)
 800eca2:	4601      	mov	r1, r0
 800eca4:	6818      	ldr	r0, [r3, #0]
 800eca6:	f7ff bfd2 	b.w	800ec4e <_raise_r>
 800ecaa:	bf00      	nop
 800ecac:	200002d8 	.word	0x200002d8

0800ecb0 <_localeconv_r>:
 800ecb0:	4800      	ldr	r0, [pc, #0]	@ (800ecb4 <_localeconv_r+0x4>)
 800ecb2:	4770      	bx	lr
 800ecb4:	20000418 	.word	0x20000418

0800ecb8 <_close_r>:
 800ecb8:	b538      	push	{r3, r4, r5, lr}
 800ecba:	4d06      	ldr	r5, [pc, #24]	@ (800ecd4 <_close_r+0x1c>)
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	4604      	mov	r4, r0
 800ecc0:	4608      	mov	r0, r1
 800ecc2:	602b      	str	r3, [r5, #0]
 800ecc4:	f7f5 faca 	bl	800425c <_close>
 800ecc8:	1c43      	adds	r3, r0, #1
 800ecca:	d102      	bne.n	800ecd2 <_close_r+0x1a>
 800eccc:	682b      	ldr	r3, [r5, #0]
 800ecce:	b103      	cbz	r3, 800ecd2 <_close_r+0x1a>
 800ecd0:	6023      	str	r3, [r4, #0]
 800ecd2:	bd38      	pop	{r3, r4, r5, pc}
 800ecd4:	20000a38 	.word	0x20000a38

0800ecd8 <_lseek_r>:
 800ecd8:	b538      	push	{r3, r4, r5, lr}
 800ecda:	4d07      	ldr	r5, [pc, #28]	@ (800ecf8 <_lseek_r+0x20>)
 800ecdc:	4604      	mov	r4, r0
 800ecde:	4608      	mov	r0, r1
 800ece0:	4611      	mov	r1, r2
 800ece2:	2200      	movs	r2, #0
 800ece4:	602a      	str	r2, [r5, #0]
 800ece6:	461a      	mov	r2, r3
 800ece8:	f7f5 fadf 	bl	80042aa <_lseek>
 800ecec:	1c43      	adds	r3, r0, #1
 800ecee:	d102      	bne.n	800ecf6 <_lseek_r+0x1e>
 800ecf0:	682b      	ldr	r3, [r5, #0]
 800ecf2:	b103      	cbz	r3, 800ecf6 <_lseek_r+0x1e>
 800ecf4:	6023      	str	r3, [r4, #0]
 800ecf6:	bd38      	pop	{r3, r4, r5, pc}
 800ecf8:	20000a38 	.word	0x20000a38

0800ecfc <_read_r>:
 800ecfc:	b538      	push	{r3, r4, r5, lr}
 800ecfe:	4d07      	ldr	r5, [pc, #28]	@ (800ed1c <_read_r+0x20>)
 800ed00:	4604      	mov	r4, r0
 800ed02:	4608      	mov	r0, r1
 800ed04:	4611      	mov	r1, r2
 800ed06:	2200      	movs	r2, #0
 800ed08:	602a      	str	r2, [r5, #0]
 800ed0a:	461a      	mov	r2, r3
 800ed0c:	f7f5 fa6d 	bl	80041ea <_read>
 800ed10:	1c43      	adds	r3, r0, #1
 800ed12:	d102      	bne.n	800ed1a <_read_r+0x1e>
 800ed14:	682b      	ldr	r3, [r5, #0]
 800ed16:	b103      	cbz	r3, 800ed1a <_read_r+0x1e>
 800ed18:	6023      	str	r3, [r4, #0]
 800ed1a:	bd38      	pop	{r3, r4, r5, pc}
 800ed1c:	20000a38 	.word	0x20000a38

0800ed20 <_kill_r>:
 800ed20:	b538      	push	{r3, r4, r5, lr}
 800ed22:	4d07      	ldr	r5, [pc, #28]	@ (800ed40 <_kill_r+0x20>)
 800ed24:	2300      	movs	r3, #0
 800ed26:	4604      	mov	r4, r0
 800ed28:	4608      	mov	r0, r1
 800ed2a:	4611      	mov	r1, r2
 800ed2c:	602b      	str	r3, [r5, #0]
 800ed2e:	f7f5 fa41 	bl	80041b4 <_kill>
 800ed32:	1c43      	adds	r3, r0, #1
 800ed34:	d102      	bne.n	800ed3c <_kill_r+0x1c>
 800ed36:	682b      	ldr	r3, [r5, #0]
 800ed38:	b103      	cbz	r3, 800ed3c <_kill_r+0x1c>
 800ed3a:	6023      	str	r3, [r4, #0]
 800ed3c:	bd38      	pop	{r3, r4, r5, pc}
 800ed3e:	bf00      	nop
 800ed40:	20000a38 	.word	0x20000a38

0800ed44 <_getpid_r>:
 800ed44:	f7f5 ba2e 	b.w	80041a4 <_getpid>

0800ed48 <_sbrk_r>:
 800ed48:	b538      	push	{r3, r4, r5, lr}
 800ed4a:	4d06      	ldr	r5, [pc, #24]	@ (800ed64 <_sbrk_r+0x1c>)
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	4604      	mov	r4, r0
 800ed50:	4608      	mov	r0, r1
 800ed52:	602b      	str	r3, [r5, #0]
 800ed54:	f7f5 fab6 	bl	80042c4 <_sbrk>
 800ed58:	1c43      	adds	r3, r0, #1
 800ed5a:	d102      	bne.n	800ed62 <_sbrk_r+0x1a>
 800ed5c:	682b      	ldr	r3, [r5, #0]
 800ed5e:	b103      	cbz	r3, 800ed62 <_sbrk_r+0x1a>
 800ed60:	6023      	str	r3, [r4, #0]
 800ed62:	bd38      	pop	{r3, r4, r5, pc}
 800ed64:	20000a38 	.word	0x20000a38

0800ed68 <_write_r>:
 800ed68:	b538      	push	{r3, r4, r5, lr}
 800ed6a:	4d07      	ldr	r5, [pc, #28]	@ (800ed88 <_write_r+0x20>)
 800ed6c:	4604      	mov	r4, r0
 800ed6e:	4608      	mov	r0, r1
 800ed70:	4611      	mov	r1, r2
 800ed72:	2200      	movs	r2, #0
 800ed74:	602a      	str	r2, [r5, #0]
 800ed76:	461a      	mov	r2, r3
 800ed78:	f7f5 fa54 	bl	8004224 <_write>
 800ed7c:	1c43      	adds	r3, r0, #1
 800ed7e:	d102      	bne.n	800ed86 <_write_r+0x1e>
 800ed80:	682b      	ldr	r3, [r5, #0]
 800ed82:	b103      	cbz	r3, 800ed86 <_write_r+0x1e>
 800ed84:	6023      	str	r3, [r4, #0]
 800ed86:	bd38      	pop	{r3, r4, r5, pc}
 800ed88:	20000a38 	.word	0x20000a38

0800ed8c <__errno>:
 800ed8c:	4b01      	ldr	r3, [pc, #4]	@ (800ed94 <__errno+0x8>)
 800ed8e:	6818      	ldr	r0, [r3, #0]
 800ed90:	4770      	bx	lr
 800ed92:	bf00      	nop
 800ed94:	200002d8 	.word	0x200002d8

0800ed98 <__libc_init_array>:
 800ed98:	b570      	push	{r4, r5, r6, lr}
 800ed9a:	4d0d      	ldr	r5, [pc, #52]	@ (800edd0 <__libc_init_array+0x38>)
 800ed9c:	4c0d      	ldr	r4, [pc, #52]	@ (800edd4 <__libc_init_array+0x3c>)
 800ed9e:	1b64      	subs	r4, r4, r5
 800eda0:	10a4      	asrs	r4, r4, #2
 800eda2:	2600      	movs	r6, #0
 800eda4:	42a6      	cmp	r6, r4
 800eda6:	d109      	bne.n	800edbc <__libc_init_array+0x24>
 800eda8:	4d0b      	ldr	r5, [pc, #44]	@ (800edd8 <__libc_init_array+0x40>)
 800edaa:	4c0c      	ldr	r4, [pc, #48]	@ (800eddc <__libc_init_array+0x44>)
 800edac:	f001 ff5e 	bl	8010c6c <_init>
 800edb0:	1b64      	subs	r4, r4, r5
 800edb2:	10a4      	asrs	r4, r4, #2
 800edb4:	2600      	movs	r6, #0
 800edb6:	42a6      	cmp	r6, r4
 800edb8:	d105      	bne.n	800edc6 <__libc_init_array+0x2e>
 800edba:	bd70      	pop	{r4, r5, r6, pc}
 800edbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800edc0:	4798      	blx	r3
 800edc2:	3601      	adds	r6, #1
 800edc4:	e7ee      	b.n	800eda4 <__libc_init_array+0xc>
 800edc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800edca:	4798      	blx	r3
 800edcc:	3601      	adds	r6, #1
 800edce:	e7f2      	b.n	800edb6 <__libc_init_array+0x1e>
 800edd0:	080111b0 	.word	0x080111b0
 800edd4:	080111b0 	.word	0x080111b0
 800edd8:	080111b0 	.word	0x080111b0
 800eddc:	080111b4 	.word	0x080111b4

0800ede0 <__retarget_lock_init_recursive>:
 800ede0:	4770      	bx	lr

0800ede2 <__retarget_lock_acquire_recursive>:
 800ede2:	4770      	bx	lr

0800ede4 <__retarget_lock_release_recursive>:
 800ede4:	4770      	bx	lr

0800ede6 <strcpy>:
 800ede6:	4603      	mov	r3, r0
 800ede8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800edec:	f803 2b01 	strb.w	r2, [r3], #1
 800edf0:	2a00      	cmp	r2, #0
 800edf2:	d1f9      	bne.n	800ede8 <strcpy+0x2>
 800edf4:	4770      	bx	lr

0800edf6 <memcpy>:
 800edf6:	440a      	add	r2, r1
 800edf8:	4291      	cmp	r1, r2
 800edfa:	f100 33ff 	add.w	r3, r0, #4294967295
 800edfe:	d100      	bne.n	800ee02 <memcpy+0xc>
 800ee00:	4770      	bx	lr
 800ee02:	b510      	push	{r4, lr}
 800ee04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee08:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee0c:	4291      	cmp	r1, r2
 800ee0e:	d1f9      	bne.n	800ee04 <memcpy+0xe>
 800ee10:	bd10      	pop	{r4, pc}

0800ee12 <quorem>:
 800ee12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee16:	6903      	ldr	r3, [r0, #16]
 800ee18:	690c      	ldr	r4, [r1, #16]
 800ee1a:	42a3      	cmp	r3, r4
 800ee1c:	4607      	mov	r7, r0
 800ee1e:	db7e      	blt.n	800ef1e <quorem+0x10c>
 800ee20:	3c01      	subs	r4, #1
 800ee22:	f101 0814 	add.w	r8, r1, #20
 800ee26:	00a3      	lsls	r3, r4, #2
 800ee28:	f100 0514 	add.w	r5, r0, #20
 800ee2c:	9300      	str	r3, [sp, #0]
 800ee2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee32:	9301      	str	r3, [sp, #4]
 800ee34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ee38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	429a      	cmp	r2, r3
 800ee40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ee44:	fbb2 f6f3 	udiv	r6, r2, r3
 800ee48:	d32e      	bcc.n	800eea8 <quorem+0x96>
 800ee4a:	f04f 0a00 	mov.w	sl, #0
 800ee4e:	46c4      	mov	ip, r8
 800ee50:	46ae      	mov	lr, r5
 800ee52:	46d3      	mov	fp, sl
 800ee54:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee58:	b298      	uxth	r0, r3
 800ee5a:	fb06 a000 	mla	r0, r6, r0, sl
 800ee5e:	0c02      	lsrs	r2, r0, #16
 800ee60:	0c1b      	lsrs	r3, r3, #16
 800ee62:	fb06 2303 	mla	r3, r6, r3, r2
 800ee66:	f8de 2000 	ldr.w	r2, [lr]
 800ee6a:	b280      	uxth	r0, r0
 800ee6c:	b292      	uxth	r2, r2
 800ee6e:	1a12      	subs	r2, r2, r0
 800ee70:	445a      	add	r2, fp
 800ee72:	f8de 0000 	ldr.w	r0, [lr]
 800ee76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ee80:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ee84:	b292      	uxth	r2, r2
 800ee86:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ee8a:	45e1      	cmp	r9, ip
 800ee8c:	f84e 2b04 	str.w	r2, [lr], #4
 800ee90:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ee94:	d2de      	bcs.n	800ee54 <quorem+0x42>
 800ee96:	9b00      	ldr	r3, [sp, #0]
 800ee98:	58eb      	ldr	r3, [r5, r3]
 800ee9a:	b92b      	cbnz	r3, 800eea8 <quorem+0x96>
 800ee9c:	9b01      	ldr	r3, [sp, #4]
 800ee9e:	3b04      	subs	r3, #4
 800eea0:	429d      	cmp	r5, r3
 800eea2:	461a      	mov	r2, r3
 800eea4:	d32f      	bcc.n	800ef06 <quorem+0xf4>
 800eea6:	613c      	str	r4, [r7, #16]
 800eea8:	4638      	mov	r0, r7
 800eeaa:	f001 f8c5 	bl	8010038 <__mcmp>
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	db25      	blt.n	800eefe <quorem+0xec>
 800eeb2:	4629      	mov	r1, r5
 800eeb4:	2000      	movs	r0, #0
 800eeb6:	f858 2b04 	ldr.w	r2, [r8], #4
 800eeba:	f8d1 c000 	ldr.w	ip, [r1]
 800eebe:	fa1f fe82 	uxth.w	lr, r2
 800eec2:	fa1f f38c 	uxth.w	r3, ip
 800eec6:	eba3 030e 	sub.w	r3, r3, lr
 800eeca:	4403      	add	r3, r0
 800eecc:	0c12      	lsrs	r2, r2, #16
 800eece:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eed2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eed6:	b29b      	uxth	r3, r3
 800eed8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eedc:	45c1      	cmp	r9, r8
 800eede:	f841 3b04 	str.w	r3, [r1], #4
 800eee2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eee6:	d2e6      	bcs.n	800eeb6 <quorem+0xa4>
 800eee8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eeec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eef0:	b922      	cbnz	r2, 800eefc <quorem+0xea>
 800eef2:	3b04      	subs	r3, #4
 800eef4:	429d      	cmp	r5, r3
 800eef6:	461a      	mov	r2, r3
 800eef8:	d30b      	bcc.n	800ef12 <quorem+0x100>
 800eefa:	613c      	str	r4, [r7, #16]
 800eefc:	3601      	adds	r6, #1
 800eefe:	4630      	mov	r0, r6
 800ef00:	b003      	add	sp, #12
 800ef02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef06:	6812      	ldr	r2, [r2, #0]
 800ef08:	3b04      	subs	r3, #4
 800ef0a:	2a00      	cmp	r2, #0
 800ef0c:	d1cb      	bne.n	800eea6 <quorem+0x94>
 800ef0e:	3c01      	subs	r4, #1
 800ef10:	e7c6      	b.n	800eea0 <quorem+0x8e>
 800ef12:	6812      	ldr	r2, [r2, #0]
 800ef14:	3b04      	subs	r3, #4
 800ef16:	2a00      	cmp	r2, #0
 800ef18:	d1ef      	bne.n	800eefa <quorem+0xe8>
 800ef1a:	3c01      	subs	r4, #1
 800ef1c:	e7ea      	b.n	800eef4 <quorem+0xe2>
 800ef1e:	2000      	movs	r0, #0
 800ef20:	e7ee      	b.n	800ef00 <quorem+0xee>
 800ef22:	0000      	movs	r0, r0
 800ef24:	0000      	movs	r0, r0
	...

0800ef28 <_dtoa_r>:
 800ef28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef2c:	69c7      	ldr	r7, [r0, #28]
 800ef2e:	b099      	sub	sp, #100	@ 0x64
 800ef30:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ef34:	ec55 4b10 	vmov	r4, r5, d0
 800ef38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ef3a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ef3c:	4683      	mov	fp, r0
 800ef3e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ef40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ef42:	b97f      	cbnz	r7, 800ef64 <_dtoa_r+0x3c>
 800ef44:	2010      	movs	r0, #16
 800ef46:	f7ff f83f 	bl	800dfc8 <malloc>
 800ef4a:	4602      	mov	r2, r0
 800ef4c:	f8cb 001c 	str.w	r0, [fp, #28]
 800ef50:	b920      	cbnz	r0, 800ef5c <_dtoa_r+0x34>
 800ef52:	4ba7      	ldr	r3, [pc, #668]	@ (800f1f0 <_dtoa_r+0x2c8>)
 800ef54:	21ef      	movs	r1, #239	@ 0xef
 800ef56:	48a7      	ldr	r0, [pc, #668]	@ (800f1f4 <_dtoa_r+0x2cc>)
 800ef58:	f001 fb94 	bl	8010684 <__assert_func>
 800ef5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ef60:	6007      	str	r7, [r0, #0]
 800ef62:	60c7      	str	r7, [r0, #12]
 800ef64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ef68:	6819      	ldr	r1, [r3, #0]
 800ef6a:	b159      	cbz	r1, 800ef84 <_dtoa_r+0x5c>
 800ef6c:	685a      	ldr	r2, [r3, #4]
 800ef6e:	604a      	str	r2, [r1, #4]
 800ef70:	2301      	movs	r3, #1
 800ef72:	4093      	lsls	r3, r2
 800ef74:	608b      	str	r3, [r1, #8]
 800ef76:	4658      	mov	r0, fp
 800ef78:	f000 fe24 	bl	800fbc4 <_Bfree>
 800ef7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ef80:	2200      	movs	r2, #0
 800ef82:	601a      	str	r2, [r3, #0]
 800ef84:	1e2b      	subs	r3, r5, #0
 800ef86:	bfb9      	ittee	lt
 800ef88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ef8c:	9303      	strlt	r3, [sp, #12]
 800ef8e:	2300      	movge	r3, #0
 800ef90:	6033      	strge	r3, [r6, #0]
 800ef92:	9f03      	ldr	r7, [sp, #12]
 800ef94:	4b98      	ldr	r3, [pc, #608]	@ (800f1f8 <_dtoa_r+0x2d0>)
 800ef96:	bfbc      	itt	lt
 800ef98:	2201      	movlt	r2, #1
 800ef9a:	6032      	strlt	r2, [r6, #0]
 800ef9c:	43bb      	bics	r3, r7
 800ef9e:	d112      	bne.n	800efc6 <_dtoa_r+0x9e>
 800efa0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800efa2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800efa6:	6013      	str	r3, [r2, #0]
 800efa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800efac:	4323      	orrs	r3, r4
 800efae:	f000 854d 	beq.w	800fa4c <_dtoa_r+0xb24>
 800efb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800efb4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f20c <_dtoa_r+0x2e4>
 800efb8:	2b00      	cmp	r3, #0
 800efba:	f000 854f 	beq.w	800fa5c <_dtoa_r+0xb34>
 800efbe:	f10a 0303 	add.w	r3, sl, #3
 800efc2:	f000 bd49 	b.w	800fa58 <_dtoa_r+0xb30>
 800efc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800efca:	2200      	movs	r2, #0
 800efcc:	ec51 0b17 	vmov	r0, r1, d7
 800efd0:	2300      	movs	r3, #0
 800efd2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800efd6:	f7f1 fd7f 	bl	8000ad8 <__aeabi_dcmpeq>
 800efda:	4680      	mov	r8, r0
 800efdc:	b158      	cbz	r0, 800eff6 <_dtoa_r+0xce>
 800efde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800efe0:	2301      	movs	r3, #1
 800efe2:	6013      	str	r3, [r2, #0]
 800efe4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800efe6:	b113      	cbz	r3, 800efee <_dtoa_r+0xc6>
 800efe8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800efea:	4b84      	ldr	r3, [pc, #528]	@ (800f1fc <_dtoa_r+0x2d4>)
 800efec:	6013      	str	r3, [r2, #0]
 800efee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f210 <_dtoa_r+0x2e8>
 800eff2:	f000 bd33 	b.w	800fa5c <_dtoa_r+0xb34>
 800eff6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800effa:	aa16      	add	r2, sp, #88	@ 0x58
 800effc:	a917      	add	r1, sp, #92	@ 0x5c
 800effe:	4658      	mov	r0, fp
 800f000:	f001 f8ca 	bl	8010198 <__d2b>
 800f004:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f008:	4681      	mov	r9, r0
 800f00a:	2e00      	cmp	r6, #0
 800f00c:	d077      	beq.n	800f0fe <_dtoa_r+0x1d6>
 800f00e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f010:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f018:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f01c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f020:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f024:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f028:	4619      	mov	r1, r3
 800f02a:	2200      	movs	r2, #0
 800f02c:	4b74      	ldr	r3, [pc, #464]	@ (800f200 <_dtoa_r+0x2d8>)
 800f02e:	f7f1 f933 	bl	8000298 <__aeabi_dsub>
 800f032:	a369      	add	r3, pc, #420	@ (adr r3, 800f1d8 <_dtoa_r+0x2b0>)
 800f034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f038:	f7f1 fae6 	bl	8000608 <__aeabi_dmul>
 800f03c:	a368      	add	r3, pc, #416	@ (adr r3, 800f1e0 <_dtoa_r+0x2b8>)
 800f03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f042:	f7f1 f92b 	bl	800029c <__adddf3>
 800f046:	4604      	mov	r4, r0
 800f048:	4630      	mov	r0, r6
 800f04a:	460d      	mov	r5, r1
 800f04c:	f7f1 fa72 	bl	8000534 <__aeabi_i2d>
 800f050:	a365      	add	r3, pc, #404	@ (adr r3, 800f1e8 <_dtoa_r+0x2c0>)
 800f052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f056:	f7f1 fad7 	bl	8000608 <__aeabi_dmul>
 800f05a:	4602      	mov	r2, r0
 800f05c:	460b      	mov	r3, r1
 800f05e:	4620      	mov	r0, r4
 800f060:	4629      	mov	r1, r5
 800f062:	f7f1 f91b 	bl	800029c <__adddf3>
 800f066:	4604      	mov	r4, r0
 800f068:	460d      	mov	r5, r1
 800f06a:	f7f1 fd7d 	bl	8000b68 <__aeabi_d2iz>
 800f06e:	2200      	movs	r2, #0
 800f070:	4607      	mov	r7, r0
 800f072:	2300      	movs	r3, #0
 800f074:	4620      	mov	r0, r4
 800f076:	4629      	mov	r1, r5
 800f078:	f7f1 fd38 	bl	8000aec <__aeabi_dcmplt>
 800f07c:	b140      	cbz	r0, 800f090 <_dtoa_r+0x168>
 800f07e:	4638      	mov	r0, r7
 800f080:	f7f1 fa58 	bl	8000534 <__aeabi_i2d>
 800f084:	4622      	mov	r2, r4
 800f086:	462b      	mov	r3, r5
 800f088:	f7f1 fd26 	bl	8000ad8 <__aeabi_dcmpeq>
 800f08c:	b900      	cbnz	r0, 800f090 <_dtoa_r+0x168>
 800f08e:	3f01      	subs	r7, #1
 800f090:	2f16      	cmp	r7, #22
 800f092:	d851      	bhi.n	800f138 <_dtoa_r+0x210>
 800f094:	4b5b      	ldr	r3, [pc, #364]	@ (800f204 <_dtoa_r+0x2dc>)
 800f096:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f09e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f0a2:	f7f1 fd23 	bl	8000aec <__aeabi_dcmplt>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d048      	beq.n	800f13c <_dtoa_r+0x214>
 800f0aa:	3f01      	subs	r7, #1
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800f0b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f0b2:	1b9b      	subs	r3, r3, r6
 800f0b4:	1e5a      	subs	r2, r3, #1
 800f0b6:	bf44      	itt	mi
 800f0b8:	f1c3 0801 	rsbmi	r8, r3, #1
 800f0bc:	2300      	movmi	r3, #0
 800f0be:	9208      	str	r2, [sp, #32]
 800f0c0:	bf54      	ite	pl
 800f0c2:	f04f 0800 	movpl.w	r8, #0
 800f0c6:	9308      	strmi	r3, [sp, #32]
 800f0c8:	2f00      	cmp	r7, #0
 800f0ca:	db39      	blt.n	800f140 <_dtoa_r+0x218>
 800f0cc:	9b08      	ldr	r3, [sp, #32]
 800f0ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f0d0:	443b      	add	r3, r7
 800f0d2:	9308      	str	r3, [sp, #32]
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0da:	2b09      	cmp	r3, #9
 800f0dc:	d864      	bhi.n	800f1a8 <_dtoa_r+0x280>
 800f0de:	2b05      	cmp	r3, #5
 800f0e0:	bfc4      	itt	gt
 800f0e2:	3b04      	subgt	r3, #4
 800f0e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f0e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0e8:	f1a3 0302 	sub.w	r3, r3, #2
 800f0ec:	bfcc      	ite	gt
 800f0ee:	2400      	movgt	r4, #0
 800f0f0:	2401      	movle	r4, #1
 800f0f2:	2b03      	cmp	r3, #3
 800f0f4:	d863      	bhi.n	800f1be <_dtoa_r+0x296>
 800f0f6:	e8df f003 	tbb	[pc, r3]
 800f0fa:	372a      	.short	0x372a
 800f0fc:	5535      	.short	0x5535
 800f0fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f102:	441e      	add	r6, r3
 800f104:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f108:	2b20      	cmp	r3, #32
 800f10a:	bfc1      	itttt	gt
 800f10c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f110:	409f      	lslgt	r7, r3
 800f112:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f116:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f11a:	bfd6      	itet	le
 800f11c:	f1c3 0320 	rsble	r3, r3, #32
 800f120:	ea47 0003 	orrgt.w	r0, r7, r3
 800f124:	fa04 f003 	lslle.w	r0, r4, r3
 800f128:	f7f1 f9f4 	bl	8000514 <__aeabi_ui2d>
 800f12c:	2201      	movs	r2, #1
 800f12e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f132:	3e01      	subs	r6, #1
 800f134:	9214      	str	r2, [sp, #80]	@ 0x50
 800f136:	e777      	b.n	800f028 <_dtoa_r+0x100>
 800f138:	2301      	movs	r3, #1
 800f13a:	e7b8      	b.n	800f0ae <_dtoa_r+0x186>
 800f13c:	9012      	str	r0, [sp, #72]	@ 0x48
 800f13e:	e7b7      	b.n	800f0b0 <_dtoa_r+0x188>
 800f140:	427b      	negs	r3, r7
 800f142:	930a      	str	r3, [sp, #40]	@ 0x28
 800f144:	2300      	movs	r3, #0
 800f146:	eba8 0807 	sub.w	r8, r8, r7
 800f14a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f14c:	e7c4      	b.n	800f0d8 <_dtoa_r+0x1b0>
 800f14e:	2300      	movs	r3, #0
 800f150:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f154:	2b00      	cmp	r3, #0
 800f156:	dc35      	bgt.n	800f1c4 <_dtoa_r+0x29c>
 800f158:	2301      	movs	r3, #1
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	9307      	str	r3, [sp, #28]
 800f15e:	461a      	mov	r2, r3
 800f160:	920e      	str	r2, [sp, #56]	@ 0x38
 800f162:	e00b      	b.n	800f17c <_dtoa_r+0x254>
 800f164:	2301      	movs	r3, #1
 800f166:	e7f3      	b.n	800f150 <_dtoa_r+0x228>
 800f168:	2300      	movs	r3, #0
 800f16a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f16c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f16e:	18fb      	adds	r3, r7, r3
 800f170:	9300      	str	r3, [sp, #0]
 800f172:	3301      	adds	r3, #1
 800f174:	2b01      	cmp	r3, #1
 800f176:	9307      	str	r3, [sp, #28]
 800f178:	bfb8      	it	lt
 800f17a:	2301      	movlt	r3, #1
 800f17c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f180:	2100      	movs	r1, #0
 800f182:	2204      	movs	r2, #4
 800f184:	f102 0514 	add.w	r5, r2, #20
 800f188:	429d      	cmp	r5, r3
 800f18a:	d91f      	bls.n	800f1cc <_dtoa_r+0x2a4>
 800f18c:	6041      	str	r1, [r0, #4]
 800f18e:	4658      	mov	r0, fp
 800f190:	f000 fcd8 	bl	800fb44 <_Balloc>
 800f194:	4682      	mov	sl, r0
 800f196:	2800      	cmp	r0, #0
 800f198:	d13c      	bne.n	800f214 <_dtoa_r+0x2ec>
 800f19a:	4b1b      	ldr	r3, [pc, #108]	@ (800f208 <_dtoa_r+0x2e0>)
 800f19c:	4602      	mov	r2, r0
 800f19e:	f240 11af 	movw	r1, #431	@ 0x1af
 800f1a2:	e6d8      	b.n	800ef56 <_dtoa_r+0x2e>
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	e7e0      	b.n	800f16a <_dtoa_r+0x242>
 800f1a8:	2401      	movs	r4, #1
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f1b0:	f04f 33ff 	mov.w	r3, #4294967295
 800f1b4:	9300      	str	r3, [sp, #0]
 800f1b6:	9307      	str	r3, [sp, #28]
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	2312      	movs	r3, #18
 800f1bc:	e7d0      	b.n	800f160 <_dtoa_r+0x238>
 800f1be:	2301      	movs	r3, #1
 800f1c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1c2:	e7f5      	b.n	800f1b0 <_dtoa_r+0x288>
 800f1c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1c6:	9300      	str	r3, [sp, #0]
 800f1c8:	9307      	str	r3, [sp, #28]
 800f1ca:	e7d7      	b.n	800f17c <_dtoa_r+0x254>
 800f1cc:	3101      	adds	r1, #1
 800f1ce:	0052      	lsls	r2, r2, #1
 800f1d0:	e7d8      	b.n	800f184 <_dtoa_r+0x25c>
 800f1d2:	bf00      	nop
 800f1d4:	f3af 8000 	nop.w
 800f1d8:	636f4361 	.word	0x636f4361
 800f1dc:	3fd287a7 	.word	0x3fd287a7
 800f1e0:	8b60c8b3 	.word	0x8b60c8b3
 800f1e4:	3fc68a28 	.word	0x3fc68a28
 800f1e8:	509f79fb 	.word	0x509f79fb
 800f1ec:	3fd34413 	.word	0x3fd34413
 800f1f0:	08010e79 	.word	0x08010e79
 800f1f4:	08010e90 	.word	0x08010e90
 800f1f8:	7ff00000 	.word	0x7ff00000
 800f1fc:	08010e49 	.word	0x08010e49
 800f200:	3ff80000 	.word	0x3ff80000
 800f204:	08010f88 	.word	0x08010f88
 800f208:	08010ee8 	.word	0x08010ee8
 800f20c:	08010e75 	.word	0x08010e75
 800f210:	08010e48 	.word	0x08010e48
 800f214:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f218:	6018      	str	r0, [r3, #0]
 800f21a:	9b07      	ldr	r3, [sp, #28]
 800f21c:	2b0e      	cmp	r3, #14
 800f21e:	f200 80a4 	bhi.w	800f36a <_dtoa_r+0x442>
 800f222:	2c00      	cmp	r4, #0
 800f224:	f000 80a1 	beq.w	800f36a <_dtoa_r+0x442>
 800f228:	2f00      	cmp	r7, #0
 800f22a:	dd33      	ble.n	800f294 <_dtoa_r+0x36c>
 800f22c:	4bad      	ldr	r3, [pc, #692]	@ (800f4e4 <_dtoa_r+0x5bc>)
 800f22e:	f007 020f 	and.w	r2, r7, #15
 800f232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f236:	ed93 7b00 	vldr	d7, [r3]
 800f23a:	05f8      	lsls	r0, r7, #23
 800f23c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f240:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f244:	d516      	bpl.n	800f274 <_dtoa_r+0x34c>
 800f246:	4ba8      	ldr	r3, [pc, #672]	@ (800f4e8 <_dtoa_r+0x5c0>)
 800f248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f24c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f250:	f7f1 fb04 	bl	800085c <__aeabi_ddiv>
 800f254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f258:	f004 040f 	and.w	r4, r4, #15
 800f25c:	2603      	movs	r6, #3
 800f25e:	4da2      	ldr	r5, [pc, #648]	@ (800f4e8 <_dtoa_r+0x5c0>)
 800f260:	b954      	cbnz	r4, 800f278 <_dtoa_r+0x350>
 800f262:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f26a:	f7f1 faf7 	bl	800085c <__aeabi_ddiv>
 800f26e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f272:	e028      	b.n	800f2c6 <_dtoa_r+0x39e>
 800f274:	2602      	movs	r6, #2
 800f276:	e7f2      	b.n	800f25e <_dtoa_r+0x336>
 800f278:	07e1      	lsls	r1, r4, #31
 800f27a:	d508      	bpl.n	800f28e <_dtoa_r+0x366>
 800f27c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f280:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f284:	f7f1 f9c0 	bl	8000608 <__aeabi_dmul>
 800f288:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f28c:	3601      	adds	r6, #1
 800f28e:	1064      	asrs	r4, r4, #1
 800f290:	3508      	adds	r5, #8
 800f292:	e7e5      	b.n	800f260 <_dtoa_r+0x338>
 800f294:	f000 80d2 	beq.w	800f43c <_dtoa_r+0x514>
 800f298:	427c      	negs	r4, r7
 800f29a:	4b92      	ldr	r3, [pc, #584]	@ (800f4e4 <_dtoa_r+0x5bc>)
 800f29c:	4d92      	ldr	r5, [pc, #584]	@ (800f4e8 <_dtoa_r+0x5c0>)
 800f29e:	f004 020f 	and.w	r2, r4, #15
 800f2a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2ae:	f7f1 f9ab 	bl	8000608 <__aeabi_dmul>
 800f2b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2b6:	1124      	asrs	r4, r4, #4
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	2602      	movs	r6, #2
 800f2bc:	2c00      	cmp	r4, #0
 800f2be:	f040 80b2 	bne.w	800f426 <_dtoa_r+0x4fe>
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d1d3      	bne.n	800f26e <_dtoa_r+0x346>
 800f2c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f2c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	f000 80b7 	beq.w	800f440 <_dtoa_r+0x518>
 800f2d2:	4b86      	ldr	r3, [pc, #536]	@ (800f4ec <_dtoa_r+0x5c4>)
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	4620      	mov	r0, r4
 800f2d8:	4629      	mov	r1, r5
 800f2da:	f7f1 fc07 	bl	8000aec <__aeabi_dcmplt>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	f000 80ae 	beq.w	800f440 <_dtoa_r+0x518>
 800f2e4:	9b07      	ldr	r3, [sp, #28]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	f000 80aa 	beq.w	800f440 <_dtoa_r+0x518>
 800f2ec:	9b00      	ldr	r3, [sp, #0]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	dd37      	ble.n	800f362 <_dtoa_r+0x43a>
 800f2f2:	1e7b      	subs	r3, r7, #1
 800f2f4:	9304      	str	r3, [sp, #16]
 800f2f6:	4620      	mov	r0, r4
 800f2f8:	4b7d      	ldr	r3, [pc, #500]	@ (800f4f0 <_dtoa_r+0x5c8>)
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	4629      	mov	r1, r5
 800f2fe:	f7f1 f983 	bl	8000608 <__aeabi_dmul>
 800f302:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f306:	9c00      	ldr	r4, [sp, #0]
 800f308:	3601      	adds	r6, #1
 800f30a:	4630      	mov	r0, r6
 800f30c:	f7f1 f912 	bl	8000534 <__aeabi_i2d>
 800f310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f314:	f7f1 f978 	bl	8000608 <__aeabi_dmul>
 800f318:	4b76      	ldr	r3, [pc, #472]	@ (800f4f4 <_dtoa_r+0x5cc>)
 800f31a:	2200      	movs	r2, #0
 800f31c:	f7f0 ffbe 	bl	800029c <__adddf3>
 800f320:	4605      	mov	r5, r0
 800f322:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f326:	2c00      	cmp	r4, #0
 800f328:	f040 808d 	bne.w	800f446 <_dtoa_r+0x51e>
 800f32c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f330:	4b71      	ldr	r3, [pc, #452]	@ (800f4f8 <_dtoa_r+0x5d0>)
 800f332:	2200      	movs	r2, #0
 800f334:	f7f0 ffb0 	bl	8000298 <__aeabi_dsub>
 800f338:	4602      	mov	r2, r0
 800f33a:	460b      	mov	r3, r1
 800f33c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f340:	462a      	mov	r2, r5
 800f342:	4633      	mov	r3, r6
 800f344:	f7f1 fbf0 	bl	8000b28 <__aeabi_dcmpgt>
 800f348:	2800      	cmp	r0, #0
 800f34a:	f040 828b 	bne.w	800f864 <_dtoa_r+0x93c>
 800f34e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f352:	462a      	mov	r2, r5
 800f354:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f358:	f7f1 fbc8 	bl	8000aec <__aeabi_dcmplt>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	f040 8128 	bne.w	800f5b2 <_dtoa_r+0x68a>
 800f362:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f366:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f36a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	f2c0 815a 	blt.w	800f626 <_dtoa_r+0x6fe>
 800f372:	2f0e      	cmp	r7, #14
 800f374:	f300 8157 	bgt.w	800f626 <_dtoa_r+0x6fe>
 800f378:	4b5a      	ldr	r3, [pc, #360]	@ (800f4e4 <_dtoa_r+0x5bc>)
 800f37a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f37e:	ed93 7b00 	vldr	d7, [r3]
 800f382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f384:	2b00      	cmp	r3, #0
 800f386:	ed8d 7b00 	vstr	d7, [sp]
 800f38a:	da03      	bge.n	800f394 <_dtoa_r+0x46c>
 800f38c:	9b07      	ldr	r3, [sp, #28]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	f340 8101 	ble.w	800f596 <_dtoa_r+0x66e>
 800f394:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f398:	4656      	mov	r6, sl
 800f39a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f39e:	4620      	mov	r0, r4
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	f7f1 fa5b 	bl	800085c <__aeabi_ddiv>
 800f3a6:	f7f1 fbdf 	bl	8000b68 <__aeabi_d2iz>
 800f3aa:	4680      	mov	r8, r0
 800f3ac:	f7f1 f8c2 	bl	8000534 <__aeabi_i2d>
 800f3b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3b4:	f7f1 f928 	bl	8000608 <__aeabi_dmul>
 800f3b8:	4602      	mov	r2, r0
 800f3ba:	460b      	mov	r3, r1
 800f3bc:	4620      	mov	r0, r4
 800f3be:	4629      	mov	r1, r5
 800f3c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f3c4:	f7f0 ff68 	bl	8000298 <__aeabi_dsub>
 800f3c8:	f806 4b01 	strb.w	r4, [r6], #1
 800f3cc:	9d07      	ldr	r5, [sp, #28]
 800f3ce:	eba6 040a 	sub.w	r4, r6, sl
 800f3d2:	42a5      	cmp	r5, r4
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	460b      	mov	r3, r1
 800f3d8:	f040 8117 	bne.w	800f60a <_dtoa_r+0x6e2>
 800f3dc:	f7f0 ff5e 	bl	800029c <__adddf3>
 800f3e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3e4:	4604      	mov	r4, r0
 800f3e6:	460d      	mov	r5, r1
 800f3e8:	f7f1 fb9e 	bl	8000b28 <__aeabi_dcmpgt>
 800f3ec:	2800      	cmp	r0, #0
 800f3ee:	f040 80f9 	bne.w	800f5e4 <_dtoa_r+0x6bc>
 800f3f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3f6:	4620      	mov	r0, r4
 800f3f8:	4629      	mov	r1, r5
 800f3fa:	f7f1 fb6d 	bl	8000ad8 <__aeabi_dcmpeq>
 800f3fe:	b118      	cbz	r0, 800f408 <_dtoa_r+0x4e0>
 800f400:	f018 0f01 	tst.w	r8, #1
 800f404:	f040 80ee 	bne.w	800f5e4 <_dtoa_r+0x6bc>
 800f408:	4649      	mov	r1, r9
 800f40a:	4658      	mov	r0, fp
 800f40c:	f000 fbda 	bl	800fbc4 <_Bfree>
 800f410:	2300      	movs	r3, #0
 800f412:	7033      	strb	r3, [r6, #0]
 800f414:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f416:	3701      	adds	r7, #1
 800f418:	601f      	str	r7, [r3, #0]
 800f41a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	f000 831d 	beq.w	800fa5c <_dtoa_r+0xb34>
 800f422:	601e      	str	r6, [r3, #0]
 800f424:	e31a      	b.n	800fa5c <_dtoa_r+0xb34>
 800f426:	07e2      	lsls	r2, r4, #31
 800f428:	d505      	bpl.n	800f436 <_dtoa_r+0x50e>
 800f42a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f42e:	f7f1 f8eb 	bl	8000608 <__aeabi_dmul>
 800f432:	3601      	adds	r6, #1
 800f434:	2301      	movs	r3, #1
 800f436:	1064      	asrs	r4, r4, #1
 800f438:	3508      	adds	r5, #8
 800f43a:	e73f      	b.n	800f2bc <_dtoa_r+0x394>
 800f43c:	2602      	movs	r6, #2
 800f43e:	e742      	b.n	800f2c6 <_dtoa_r+0x39e>
 800f440:	9c07      	ldr	r4, [sp, #28]
 800f442:	9704      	str	r7, [sp, #16]
 800f444:	e761      	b.n	800f30a <_dtoa_r+0x3e2>
 800f446:	4b27      	ldr	r3, [pc, #156]	@ (800f4e4 <_dtoa_r+0x5bc>)
 800f448:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f44a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f44e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f452:	4454      	add	r4, sl
 800f454:	2900      	cmp	r1, #0
 800f456:	d053      	beq.n	800f500 <_dtoa_r+0x5d8>
 800f458:	4928      	ldr	r1, [pc, #160]	@ (800f4fc <_dtoa_r+0x5d4>)
 800f45a:	2000      	movs	r0, #0
 800f45c:	f7f1 f9fe 	bl	800085c <__aeabi_ddiv>
 800f460:	4633      	mov	r3, r6
 800f462:	462a      	mov	r2, r5
 800f464:	f7f0 ff18 	bl	8000298 <__aeabi_dsub>
 800f468:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f46c:	4656      	mov	r6, sl
 800f46e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f472:	f7f1 fb79 	bl	8000b68 <__aeabi_d2iz>
 800f476:	4605      	mov	r5, r0
 800f478:	f7f1 f85c 	bl	8000534 <__aeabi_i2d>
 800f47c:	4602      	mov	r2, r0
 800f47e:	460b      	mov	r3, r1
 800f480:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f484:	f7f0 ff08 	bl	8000298 <__aeabi_dsub>
 800f488:	3530      	adds	r5, #48	@ 0x30
 800f48a:	4602      	mov	r2, r0
 800f48c:	460b      	mov	r3, r1
 800f48e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f492:	f806 5b01 	strb.w	r5, [r6], #1
 800f496:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f49a:	f7f1 fb27 	bl	8000aec <__aeabi_dcmplt>
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	d171      	bne.n	800f586 <_dtoa_r+0x65e>
 800f4a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f4a6:	4911      	ldr	r1, [pc, #68]	@ (800f4ec <_dtoa_r+0x5c4>)
 800f4a8:	2000      	movs	r0, #0
 800f4aa:	f7f0 fef5 	bl	8000298 <__aeabi_dsub>
 800f4ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f4b2:	f7f1 fb1b 	bl	8000aec <__aeabi_dcmplt>
 800f4b6:	2800      	cmp	r0, #0
 800f4b8:	f040 8095 	bne.w	800f5e6 <_dtoa_r+0x6be>
 800f4bc:	42a6      	cmp	r6, r4
 800f4be:	f43f af50 	beq.w	800f362 <_dtoa_r+0x43a>
 800f4c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800f4f0 <_dtoa_r+0x5c8>)
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f7f1 f89d 	bl	8000608 <__aeabi_dmul>
 800f4ce:	4b08      	ldr	r3, [pc, #32]	@ (800f4f0 <_dtoa_r+0x5c8>)
 800f4d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4da:	f7f1 f895 	bl	8000608 <__aeabi_dmul>
 800f4de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4e2:	e7c4      	b.n	800f46e <_dtoa_r+0x546>
 800f4e4:	08010f88 	.word	0x08010f88
 800f4e8:	08010f60 	.word	0x08010f60
 800f4ec:	3ff00000 	.word	0x3ff00000
 800f4f0:	40240000 	.word	0x40240000
 800f4f4:	401c0000 	.word	0x401c0000
 800f4f8:	40140000 	.word	0x40140000
 800f4fc:	3fe00000 	.word	0x3fe00000
 800f500:	4631      	mov	r1, r6
 800f502:	4628      	mov	r0, r5
 800f504:	f7f1 f880 	bl	8000608 <__aeabi_dmul>
 800f508:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f50c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f50e:	4656      	mov	r6, sl
 800f510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f514:	f7f1 fb28 	bl	8000b68 <__aeabi_d2iz>
 800f518:	4605      	mov	r5, r0
 800f51a:	f7f1 f80b 	bl	8000534 <__aeabi_i2d>
 800f51e:	4602      	mov	r2, r0
 800f520:	460b      	mov	r3, r1
 800f522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f526:	f7f0 feb7 	bl	8000298 <__aeabi_dsub>
 800f52a:	3530      	adds	r5, #48	@ 0x30
 800f52c:	f806 5b01 	strb.w	r5, [r6], #1
 800f530:	4602      	mov	r2, r0
 800f532:	460b      	mov	r3, r1
 800f534:	42a6      	cmp	r6, r4
 800f536:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f53a:	f04f 0200 	mov.w	r2, #0
 800f53e:	d124      	bne.n	800f58a <_dtoa_r+0x662>
 800f540:	4bac      	ldr	r3, [pc, #688]	@ (800f7f4 <_dtoa_r+0x8cc>)
 800f542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f546:	f7f0 fea9 	bl	800029c <__adddf3>
 800f54a:	4602      	mov	r2, r0
 800f54c:	460b      	mov	r3, r1
 800f54e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f552:	f7f1 fae9 	bl	8000b28 <__aeabi_dcmpgt>
 800f556:	2800      	cmp	r0, #0
 800f558:	d145      	bne.n	800f5e6 <_dtoa_r+0x6be>
 800f55a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f55e:	49a5      	ldr	r1, [pc, #660]	@ (800f7f4 <_dtoa_r+0x8cc>)
 800f560:	2000      	movs	r0, #0
 800f562:	f7f0 fe99 	bl	8000298 <__aeabi_dsub>
 800f566:	4602      	mov	r2, r0
 800f568:	460b      	mov	r3, r1
 800f56a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f56e:	f7f1 fabd 	bl	8000aec <__aeabi_dcmplt>
 800f572:	2800      	cmp	r0, #0
 800f574:	f43f aef5 	beq.w	800f362 <_dtoa_r+0x43a>
 800f578:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f57a:	1e73      	subs	r3, r6, #1
 800f57c:	9315      	str	r3, [sp, #84]	@ 0x54
 800f57e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f582:	2b30      	cmp	r3, #48	@ 0x30
 800f584:	d0f8      	beq.n	800f578 <_dtoa_r+0x650>
 800f586:	9f04      	ldr	r7, [sp, #16]
 800f588:	e73e      	b.n	800f408 <_dtoa_r+0x4e0>
 800f58a:	4b9b      	ldr	r3, [pc, #620]	@ (800f7f8 <_dtoa_r+0x8d0>)
 800f58c:	f7f1 f83c 	bl	8000608 <__aeabi_dmul>
 800f590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f594:	e7bc      	b.n	800f510 <_dtoa_r+0x5e8>
 800f596:	d10c      	bne.n	800f5b2 <_dtoa_r+0x68a>
 800f598:	4b98      	ldr	r3, [pc, #608]	@ (800f7fc <_dtoa_r+0x8d4>)
 800f59a:	2200      	movs	r2, #0
 800f59c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f5a0:	f7f1 f832 	bl	8000608 <__aeabi_dmul>
 800f5a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f5a8:	f7f1 fab4 	bl	8000b14 <__aeabi_dcmpge>
 800f5ac:	2800      	cmp	r0, #0
 800f5ae:	f000 8157 	beq.w	800f860 <_dtoa_r+0x938>
 800f5b2:	2400      	movs	r4, #0
 800f5b4:	4625      	mov	r5, r4
 800f5b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5b8:	43db      	mvns	r3, r3
 800f5ba:	9304      	str	r3, [sp, #16]
 800f5bc:	4656      	mov	r6, sl
 800f5be:	2700      	movs	r7, #0
 800f5c0:	4621      	mov	r1, r4
 800f5c2:	4658      	mov	r0, fp
 800f5c4:	f000 fafe 	bl	800fbc4 <_Bfree>
 800f5c8:	2d00      	cmp	r5, #0
 800f5ca:	d0dc      	beq.n	800f586 <_dtoa_r+0x65e>
 800f5cc:	b12f      	cbz	r7, 800f5da <_dtoa_r+0x6b2>
 800f5ce:	42af      	cmp	r7, r5
 800f5d0:	d003      	beq.n	800f5da <_dtoa_r+0x6b2>
 800f5d2:	4639      	mov	r1, r7
 800f5d4:	4658      	mov	r0, fp
 800f5d6:	f000 faf5 	bl	800fbc4 <_Bfree>
 800f5da:	4629      	mov	r1, r5
 800f5dc:	4658      	mov	r0, fp
 800f5de:	f000 faf1 	bl	800fbc4 <_Bfree>
 800f5e2:	e7d0      	b.n	800f586 <_dtoa_r+0x65e>
 800f5e4:	9704      	str	r7, [sp, #16]
 800f5e6:	4633      	mov	r3, r6
 800f5e8:	461e      	mov	r6, r3
 800f5ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f5ee:	2a39      	cmp	r2, #57	@ 0x39
 800f5f0:	d107      	bne.n	800f602 <_dtoa_r+0x6da>
 800f5f2:	459a      	cmp	sl, r3
 800f5f4:	d1f8      	bne.n	800f5e8 <_dtoa_r+0x6c0>
 800f5f6:	9a04      	ldr	r2, [sp, #16]
 800f5f8:	3201      	adds	r2, #1
 800f5fa:	9204      	str	r2, [sp, #16]
 800f5fc:	2230      	movs	r2, #48	@ 0x30
 800f5fe:	f88a 2000 	strb.w	r2, [sl]
 800f602:	781a      	ldrb	r2, [r3, #0]
 800f604:	3201      	adds	r2, #1
 800f606:	701a      	strb	r2, [r3, #0]
 800f608:	e7bd      	b.n	800f586 <_dtoa_r+0x65e>
 800f60a:	4b7b      	ldr	r3, [pc, #492]	@ (800f7f8 <_dtoa_r+0x8d0>)
 800f60c:	2200      	movs	r2, #0
 800f60e:	f7f0 fffb 	bl	8000608 <__aeabi_dmul>
 800f612:	2200      	movs	r2, #0
 800f614:	2300      	movs	r3, #0
 800f616:	4604      	mov	r4, r0
 800f618:	460d      	mov	r5, r1
 800f61a:	f7f1 fa5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800f61e:	2800      	cmp	r0, #0
 800f620:	f43f aebb 	beq.w	800f39a <_dtoa_r+0x472>
 800f624:	e6f0      	b.n	800f408 <_dtoa_r+0x4e0>
 800f626:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f628:	2a00      	cmp	r2, #0
 800f62a:	f000 80db 	beq.w	800f7e4 <_dtoa_r+0x8bc>
 800f62e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f630:	2a01      	cmp	r2, #1
 800f632:	f300 80bf 	bgt.w	800f7b4 <_dtoa_r+0x88c>
 800f636:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f638:	2a00      	cmp	r2, #0
 800f63a:	f000 80b7 	beq.w	800f7ac <_dtoa_r+0x884>
 800f63e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f642:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f644:	4646      	mov	r6, r8
 800f646:	9a08      	ldr	r2, [sp, #32]
 800f648:	2101      	movs	r1, #1
 800f64a:	441a      	add	r2, r3
 800f64c:	4658      	mov	r0, fp
 800f64e:	4498      	add	r8, r3
 800f650:	9208      	str	r2, [sp, #32]
 800f652:	f000 fb6b 	bl	800fd2c <__i2b>
 800f656:	4605      	mov	r5, r0
 800f658:	b15e      	cbz	r6, 800f672 <_dtoa_r+0x74a>
 800f65a:	9b08      	ldr	r3, [sp, #32]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	dd08      	ble.n	800f672 <_dtoa_r+0x74a>
 800f660:	42b3      	cmp	r3, r6
 800f662:	9a08      	ldr	r2, [sp, #32]
 800f664:	bfa8      	it	ge
 800f666:	4633      	movge	r3, r6
 800f668:	eba8 0803 	sub.w	r8, r8, r3
 800f66c:	1af6      	subs	r6, r6, r3
 800f66e:	1ad3      	subs	r3, r2, r3
 800f670:	9308      	str	r3, [sp, #32]
 800f672:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f674:	b1f3      	cbz	r3, 800f6b4 <_dtoa_r+0x78c>
 800f676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f678:	2b00      	cmp	r3, #0
 800f67a:	f000 80b7 	beq.w	800f7ec <_dtoa_r+0x8c4>
 800f67e:	b18c      	cbz	r4, 800f6a4 <_dtoa_r+0x77c>
 800f680:	4629      	mov	r1, r5
 800f682:	4622      	mov	r2, r4
 800f684:	4658      	mov	r0, fp
 800f686:	f000 fc11 	bl	800feac <__pow5mult>
 800f68a:	464a      	mov	r2, r9
 800f68c:	4601      	mov	r1, r0
 800f68e:	4605      	mov	r5, r0
 800f690:	4658      	mov	r0, fp
 800f692:	f000 fb61 	bl	800fd58 <__multiply>
 800f696:	4649      	mov	r1, r9
 800f698:	9004      	str	r0, [sp, #16]
 800f69a:	4658      	mov	r0, fp
 800f69c:	f000 fa92 	bl	800fbc4 <_Bfree>
 800f6a0:	9b04      	ldr	r3, [sp, #16]
 800f6a2:	4699      	mov	r9, r3
 800f6a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6a6:	1b1a      	subs	r2, r3, r4
 800f6a8:	d004      	beq.n	800f6b4 <_dtoa_r+0x78c>
 800f6aa:	4649      	mov	r1, r9
 800f6ac:	4658      	mov	r0, fp
 800f6ae:	f000 fbfd 	bl	800feac <__pow5mult>
 800f6b2:	4681      	mov	r9, r0
 800f6b4:	2101      	movs	r1, #1
 800f6b6:	4658      	mov	r0, fp
 800f6b8:	f000 fb38 	bl	800fd2c <__i2b>
 800f6bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6be:	4604      	mov	r4, r0
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	f000 81cf 	beq.w	800fa64 <_dtoa_r+0xb3c>
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	4601      	mov	r1, r0
 800f6ca:	4658      	mov	r0, fp
 800f6cc:	f000 fbee 	bl	800feac <__pow5mult>
 800f6d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6d2:	2b01      	cmp	r3, #1
 800f6d4:	4604      	mov	r4, r0
 800f6d6:	f300 8095 	bgt.w	800f804 <_dtoa_r+0x8dc>
 800f6da:	9b02      	ldr	r3, [sp, #8]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	f040 8087 	bne.w	800f7f0 <_dtoa_r+0x8c8>
 800f6e2:	9b03      	ldr	r3, [sp, #12]
 800f6e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	f040 8089 	bne.w	800f800 <_dtoa_r+0x8d8>
 800f6ee:	9b03      	ldr	r3, [sp, #12]
 800f6f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f6f4:	0d1b      	lsrs	r3, r3, #20
 800f6f6:	051b      	lsls	r3, r3, #20
 800f6f8:	b12b      	cbz	r3, 800f706 <_dtoa_r+0x7de>
 800f6fa:	9b08      	ldr	r3, [sp, #32]
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	9308      	str	r3, [sp, #32]
 800f700:	f108 0801 	add.w	r8, r8, #1
 800f704:	2301      	movs	r3, #1
 800f706:	930a      	str	r3, [sp, #40]	@ 0x28
 800f708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	f000 81b0 	beq.w	800fa70 <_dtoa_r+0xb48>
 800f710:	6923      	ldr	r3, [r4, #16]
 800f712:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f716:	6918      	ldr	r0, [r3, #16]
 800f718:	f000 fabc 	bl	800fc94 <__hi0bits>
 800f71c:	f1c0 0020 	rsb	r0, r0, #32
 800f720:	9b08      	ldr	r3, [sp, #32]
 800f722:	4418      	add	r0, r3
 800f724:	f010 001f 	ands.w	r0, r0, #31
 800f728:	d077      	beq.n	800f81a <_dtoa_r+0x8f2>
 800f72a:	f1c0 0320 	rsb	r3, r0, #32
 800f72e:	2b04      	cmp	r3, #4
 800f730:	dd6b      	ble.n	800f80a <_dtoa_r+0x8e2>
 800f732:	9b08      	ldr	r3, [sp, #32]
 800f734:	f1c0 001c 	rsb	r0, r0, #28
 800f738:	4403      	add	r3, r0
 800f73a:	4480      	add	r8, r0
 800f73c:	4406      	add	r6, r0
 800f73e:	9308      	str	r3, [sp, #32]
 800f740:	f1b8 0f00 	cmp.w	r8, #0
 800f744:	dd05      	ble.n	800f752 <_dtoa_r+0x82a>
 800f746:	4649      	mov	r1, r9
 800f748:	4642      	mov	r2, r8
 800f74a:	4658      	mov	r0, fp
 800f74c:	f000 fc08 	bl	800ff60 <__lshift>
 800f750:	4681      	mov	r9, r0
 800f752:	9b08      	ldr	r3, [sp, #32]
 800f754:	2b00      	cmp	r3, #0
 800f756:	dd05      	ble.n	800f764 <_dtoa_r+0x83c>
 800f758:	4621      	mov	r1, r4
 800f75a:	461a      	mov	r2, r3
 800f75c:	4658      	mov	r0, fp
 800f75e:	f000 fbff 	bl	800ff60 <__lshift>
 800f762:	4604      	mov	r4, r0
 800f764:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f766:	2b00      	cmp	r3, #0
 800f768:	d059      	beq.n	800f81e <_dtoa_r+0x8f6>
 800f76a:	4621      	mov	r1, r4
 800f76c:	4648      	mov	r0, r9
 800f76e:	f000 fc63 	bl	8010038 <__mcmp>
 800f772:	2800      	cmp	r0, #0
 800f774:	da53      	bge.n	800f81e <_dtoa_r+0x8f6>
 800f776:	1e7b      	subs	r3, r7, #1
 800f778:	9304      	str	r3, [sp, #16]
 800f77a:	4649      	mov	r1, r9
 800f77c:	2300      	movs	r3, #0
 800f77e:	220a      	movs	r2, #10
 800f780:	4658      	mov	r0, fp
 800f782:	f000 fa41 	bl	800fc08 <__multadd>
 800f786:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f788:	4681      	mov	r9, r0
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f000 8172 	beq.w	800fa74 <_dtoa_r+0xb4c>
 800f790:	2300      	movs	r3, #0
 800f792:	4629      	mov	r1, r5
 800f794:	220a      	movs	r2, #10
 800f796:	4658      	mov	r0, fp
 800f798:	f000 fa36 	bl	800fc08 <__multadd>
 800f79c:	9b00      	ldr	r3, [sp, #0]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	4605      	mov	r5, r0
 800f7a2:	dc67      	bgt.n	800f874 <_dtoa_r+0x94c>
 800f7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7a6:	2b02      	cmp	r3, #2
 800f7a8:	dc41      	bgt.n	800f82e <_dtoa_r+0x906>
 800f7aa:	e063      	b.n	800f874 <_dtoa_r+0x94c>
 800f7ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f7ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f7b2:	e746      	b.n	800f642 <_dtoa_r+0x71a>
 800f7b4:	9b07      	ldr	r3, [sp, #28]
 800f7b6:	1e5c      	subs	r4, r3, #1
 800f7b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7ba:	42a3      	cmp	r3, r4
 800f7bc:	bfbf      	itttt	lt
 800f7be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f7c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f7c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f7c4:	1ae3      	sublt	r3, r4, r3
 800f7c6:	bfb4      	ite	lt
 800f7c8:	18d2      	addlt	r2, r2, r3
 800f7ca:	1b1c      	subge	r4, r3, r4
 800f7cc:	9b07      	ldr	r3, [sp, #28]
 800f7ce:	bfbc      	itt	lt
 800f7d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f7d2:	2400      	movlt	r4, #0
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	bfb5      	itete	lt
 800f7d8:	eba8 0603 	sublt.w	r6, r8, r3
 800f7dc:	9b07      	ldrge	r3, [sp, #28]
 800f7de:	2300      	movlt	r3, #0
 800f7e0:	4646      	movge	r6, r8
 800f7e2:	e730      	b.n	800f646 <_dtoa_r+0x71e>
 800f7e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f7e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f7e8:	4646      	mov	r6, r8
 800f7ea:	e735      	b.n	800f658 <_dtoa_r+0x730>
 800f7ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f7ee:	e75c      	b.n	800f6aa <_dtoa_r+0x782>
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	e788      	b.n	800f706 <_dtoa_r+0x7de>
 800f7f4:	3fe00000 	.word	0x3fe00000
 800f7f8:	40240000 	.word	0x40240000
 800f7fc:	40140000 	.word	0x40140000
 800f800:	9b02      	ldr	r3, [sp, #8]
 800f802:	e780      	b.n	800f706 <_dtoa_r+0x7de>
 800f804:	2300      	movs	r3, #0
 800f806:	930a      	str	r3, [sp, #40]	@ 0x28
 800f808:	e782      	b.n	800f710 <_dtoa_r+0x7e8>
 800f80a:	d099      	beq.n	800f740 <_dtoa_r+0x818>
 800f80c:	9a08      	ldr	r2, [sp, #32]
 800f80e:	331c      	adds	r3, #28
 800f810:	441a      	add	r2, r3
 800f812:	4498      	add	r8, r3
 800f814:	441e      	add	r6, r3
 800f816:	9208      	str	r2, [sp, #32]
 800f818:	e792      	b.n	800f740 <_dtoa_r+0x818>
 800f81a:	4603      	mov	r3, r0
 800f81c:	e7f6      	b.n	800f80c <_dtoa_r+0x8e4>
 800f81e:	9b07      	ldr	r3, [sp, #28]
 800f820:	9704      	str	r7, [sp, #16]
 800f822:	2b00      	cmp	r3, #0
 800f824:	dc20      	bgt.n	800f868 <_dtoa_r+0x940>
 800f826:	9300      	str	r3, [sp, #0]
 800f828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f82a:	2b02      	cmp	r3, #2
 800f82c:	dd1e      	ble.n	800f86c <_dtoa_r+0x944>
 800f82e:	9b00      	ldr	r3, [sp, #0]
 800f830:	2b00      	cmp	r3, #0
 800f832:	f47f aec0 	bne.w	800f5b6 <_dtoa_r+0x68e>
 800f836:	4621      	mov	r1, r4
 800f838:	2205      	movs	r2, #5
 800f83a:	4658      	mov	r0, fp
 800f83c:	f000 f9e4 	bl	800fc08 <__multadd>
 800f840:	4601      	mov	r1, r0
 800f842:	4604      	mov	r4, r0
 800f844:	4648      	mov	r0, r9
 800f846:	f000 fbf7 	bl	8010038 <__mcmp>
 800f84a:	2800      	cmp	r0, #0
 800f84c:	f77f aeb3 	ble.w	800f5b6 <_dtoa_r+0x68e>
 800f850:	4656      	mov	r6, sl
 800f852:	2331      	movs	r3, #49	@ 0x31
 800f854:	f806 3b01 	strb.w	r3, [r6], #1
 800f858:	9b04      	ldr	r3, [sp, #16]
 800f85a:	3301      	adds	r3, #1
 800f85c:	9304      	str	r3, [sp, #16]
 800f85e:	e6ae      	b.n	800f5be <_dtoa_r+0x696>
 800f860:	9c07      	ldr	r4, [sp, #28]
 800f862:	9704      	str	r7, [sp, #16]
 800f864:	4625      	mov	r5, r4
 800f866:	e7f3      	b.n	800f850 <_dtoa_r+0x928>
 800f868:	9b07      	ldr	r3, [sp, #28]
 800f86a:	9300      	str	r3, [sp, #0]
 800f86c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f86e:	2b00      	cmp	r3, #0
 800f870:	f000 8104 	beq.w	800fa7c <_dtoa_r+0xb54>
 800f874:	2e00      	cmp	r6, #0
 800f876:	dd05      	ble.n	800f884 <_dtoa_r+0x95c>
 800f878:	4629      	mov	r1, r5
 800f87a:	4632      	mov	r2, r6
 800f87c:	4658      	mov	r0, fp
 800f87e:	f000 fb6f 	bl	800ff60 <__lshift>
 800f882:	4605      	mov	r5, r0
 800f884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f886:	2b00      	cmp	r3, #0
 800f888:	d05a      	beq.n	800f940 <_dtoa_r+0xa18>
 800f88a:	6869      	ldr	r1, [r5, #4]
 800f88c:	4658      	mov	r0, fp
 800f88e:	f000 f959 	bl	800fb44 <_Balloc>
 800f892:	4606      	mov	r6, r0
 800f894:	b928      	cbnz	r0, 800f8a2 <_dtoa_r+0x97a>
 800f896:	4b84      	ldr	r3, [pc, #528]	@ (800faa8 <_dtoa_r+0xb80>)
 800f898:	4602      	mov	r2, r0
 800f89a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f89e:	f7ff bb5a 	b.w	800ef56 <_dtoa_r+0x2e>
 800f8a2:	692a      	ldr	r2, [r5, #16]
 800f8a4:	3202      	adds	r2, #2
 800f8a6:	0092      	lsls	r2, r2, #2
 800f8a8:	f105 010c 	add.w	r1, r5, #12
 800f8ac:	300c      	adds	r0, #12
 800f8ae:	f7ff faa2 	bl	800edf6 <memcpy>
 800f8b2:	2201      	movs	r2, #1
 800f8b4:	4631      	mov	r1, r6
 800f8b6:	4658      	mov	r0, fp
 800f8b8:	f000 fb52 	bl	800ff60 <__lshift>
 800f8bc:	f10a 0301 	add.w	r3, sl, #1
 800f8c0:	9307      	str	r3, [sp, #28]
 800f8c2:	9b00      	ldr	r3, [sp, #0]
 800f8c4:	4453      	add	r3, sl
 800f8c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f8c8:	9b02      	ldr	r3, [sp, #8]
 800f8ca:	f003 0301 	and.w	r3, r3, #1
 800f8ce:	462f      	mov	r7, r5
 800f8d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8d2:	4605      	mov	r5, r0
 800f8d4:	9b07      	ldr	r3, [sp, #28]
 800f8d6:	4621      	mov	r1, r4
 800f8d8:	3b01      	subs	r3, #1
 800f8da:	4648      	mov	r0, r9
 800f8dc:	9300      	str	r3, [sp, #0]
 800f8de:	f7ff fa98 	bl	800ee12 <quorem>
 800f8e2:	4639      	mov	r1, r7
 800f8e4:	9002      	str	r0, [sp, #8]
 800f8e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f8ea:	4648      	mov	r0, r9
 800f8ec:	f000 fba4 	bl	8010038 <__mcmp>
 800f8f0:	462a      	mov	r2, r5
 800f8f2:	9008      	str	r0, [sp, #32]
 800f8f4:	4621      	mov	r1, r4
 800f8f6:	4658      	mov	r0, fp
 800f8f8:	f000 fbba 	bl	8010070 <__mdiff>
 800f8fc:	68c2      	ldr	r2, [r0, #12]
 800f8fe:	4606      	mov	r6, r0
 800f900:	bb02      	cbnz	r2, 800f944 <_dtoa_r+0xa1c>
 800f902:	4601      	mov	r1, r0
 800f904:	4648      	mov	r0, r9
 800f906:	f000 fb97 	bl	8010038 <__mcmp>
 800f90a:	4602      	mov	r2, r0
 800f90c:	4631      	mov	r1, r6
 800f90e:	4658      	mov	r0, fp
 800f910:	920e      	str	r2, [sp, #56]	@ 0x38
 800f912:	f000 f957 	bl	800fbc4 <_Bfree>
 800f916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f918:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f91a:	9e07      	ldr	r6, [sp, #28]
 800f91c:	ea43 0102 	orr.w	r1, r3, r2
 800f920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f922:	4319      	orrs	r1, r3
 800f924:	d110      	bne.n	800f948 <_dtoa_r+0xa20>
 800f926:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f92a:	d029      	beq.n	800f980 <_dtoa_r+0xa58>
 800f92c:	9b08      	ldr	r3, [sp, #32]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	dd02      	ble.n	800f938 <_dtoa_r+0xa10>
 800f932:	9b02      	ldr	r3, [sp, #8]
 800f934:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f938:	9b00      	ldr	r3, [sp, #0]
 800f93a:	f883 8000 	strb.w	r8, [r3]
 800f93e:	e63f      	b.n	800f5c0 <_dtoa_r+0x698>
 800f940:	4628      	mov	r0, r5
 800f942:	e7bb      	b.n	800f8bc <_dtoa_r+0x994>
 800f944:	2201      	movs	r2, #1
 800f946:	e7e1      	b.n	800f90c <_dtoa_r+0x9e4>
 800f948:	9b08      	ldr	r3, [sp, #32]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	db04      	blt.n	800f958 <_dtoa_r+0xa30>
 800f94e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f950:	430b      	orrs	r3, r1
 800f952:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f954:	430b      	orrs	r3, r1
 800f956:	d120      	bne.n	800f99a <_dtoa_r+0xa72>
 800f958:	2a00      	cmp	r2, #0
 800f95a:	dded      	ble.n	800f938 <_dtoa_r+0xa10>
 800f95c:	4649      	mov	r1, r9
 800f95e:	2201      	movs	r2, #1
 800f960:	4658      	mov	r0, fp
 800f962:	f000 fafd 	bl	800ff60 <__lshift>
 800f966:	4621      	mov	r1, r4
 800f968:	4681      	mov	r9, r0
 800f96a:	f000 fb65 	bl	8010038 <__mcmp>
 800f96e:	2800      	cmp	r0, #0
 800f970:	dc03      	bgt.n	800f97a <_dtoa_r+0xa52>
 800f972:	d1e1      	bne.n	800f938 <_dtoa_r+0xa10>
 800f974:	f018 0f01 	tst.w	r8, #1
 800f978:	d0de      	beq.n	800f938 <_dtoa_r+0xa10>
 800f97a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f97e:	d1d8      	bne.n	800f932 <_dtoa_r+0xa0a>
 800f980:	9a00      	ldr	r2, [sp, #0]
 800f982:	2339      	movs	r3, #57	@ 0x39
 800f984:	7013      	strb	r3, [r2, #0]
 800f986:	4633      	mov	r3, r6
 800f988:	461e      	mov	r6, r3
 800f98a:	3b01      	subs	r3, #1
 800f98c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f990:	2a39      	cmp	r2, #57	@ 0x39
 800f992:	d052      	beq.n	800fa3a <_dtoa_r+0xb12>
 800f994:	3201      	adds	r2, #1
 800f996:	701a      	strb	r2, [r3, #0]
 800f998:	e612      	b.n	800f5c0 <_dtoa_r+0x698>
 800f99a:	2a00      	cmp	r2, #0
 800f99c:	dd07      	ble.n	800f9ae <_dtoa_r+0xa86>
 800f99e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f9a2:	d0ed      	beq.n	800f980 <_dtoa_r+0xa58>
 800f9a4:	9a00      	ldr	r2, [sp, #0]
 800f9a6:	f108 0301 	add.w	r3, r8, #1
 800f9aa:	7013      	strb	r3, [r2, #0]
 800f9ac:	e608      	b.n	800f5c0 <_dtoa_r+0x698>
 800f9ae:	9b07      	ldr	r3, [sp, #28]
 800f9b0:	9a07      	ldr	r2, [sp, #28]
 800f9b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f9b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	d028      	beq.n	800fa0e <_dtoa_r+0xae6>
 800f9bc:	4649      	mov	r1, r9
 800f9be:	2300      	movs	r3, #0
 800f9c0:	220a      	movs	r2, #10
 800f9c2:	4658      	mov	r0, fp
 800f9c4:	f000 f920 	bl	800fc08 <__multadd>
 800f9c8:	42af      	cmp	r7, r5
 800f9ca:	4681      	mov	r9, r0
 800f9cc:	f04f 0300 	mov.w	r3, #0
 800f9d0:	f04f 020a 	mov.w	r2, #10
 800f9d4:	4639      	mov	r1, r7
 800f9d6:	4658      	mov	r0, fp
 800f9d8:	d107      	bne.n	800f9ea <_dtoa_r+0xac2>
 800f9da:	f000 f915 	bl	800fc08 <__multadd>
 800f9de:	4607      	mov	r7, r0
 800f9e0:	4605      	mov	r5, r0
 800f9e2:	9b07      	ldr	r3, [sp, #28]
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	9307      	str	r3, [sp, #28]
 800f9e8:	e774      	b.n	800f8d4 <_dtoa_r+0x9ac>
 800f9ea:	f000 f90d 	bl	800fc08 <__multadd>
 800f9ee:	4629      	mov	r1, r5
 800f9f0:	4607      	mov	r7, r0
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	220a      	movs	r2, #10
 800f9f6:	4658      	mov	r0, fp
 800f9f8:	f000 f906 	bl	800fc08 <__multadd>
 800f9fc:	4605      	mov	r5, r0
 800f9fe:	e7f0      	b.n	800f9e2 <_dtoa_r+0xaba>
 800fa00:	9b00      	ldr	r3, [sp, #0]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	bfcc      	ite	gt
 800fa06:	461e      	movgt	r6, r3
 800fa08:	2601      	movle	r6, #1
 800fa0a:	4456      	add	r6, sl
 800fa0c:	2700      	movs	r7, #0
 800fa0e:	4649      	mov	r1, r9
 800fa10:	2201      	movs	r2, #1
 800fa12:	4658      	mov	r0, fp
 800fa14:	f000 faa4 	bl	800ff60 <__lshift>
 800fa18:	4621      	mov	r1, r4
 800fa1a:	4681      	mov	r9, r0
 800fa1c:	f000 fb0c 	bl	8010038 <__mcmp>
 800fa20:	2800      	cmp	r0, #0
 800fa22:	dcb0      	bgt.n	800f986 <_dtoa_r+0xa5e>
 800fa24:	d102      	bne.n	800fa2c <_dtoa_r+0xb04>
 800fa26:	f018 0f01 	tst.w	r8, #1
 800fa2a:	d1ac      	bne.n	800f986 <_dtoa_r+0xa5e>
 800fa2c:	4633      	mov	r3, r6
 800fa2e:	461e      	mov	r6, r3
 800fa30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa34:	2a30      	cmp	r2, #48	@ 0x30
 800fa36:	d0fa      	beq.n	800fa2e <_dtoa_r+0xb06>
 800fa38:	e5c2      	b.n	800f5c0 <_dtoa_r+0x698>
 800fa3a:	459a      	cmp	sl, r3
 800fa3c:	d1a4      	bne.n	800f988 <_dtoa_r+0xa60>
 800fa3e:	9b04      	ldr	r3, [sp, #16]
 800fa40:	3301      	adds	r3, #1
 800fa42:	9304      	str	r3, [sp, #16]
 800fa44:	2331      	movs	r3, #49	@ 0x31
 800fa46:	f88a 3000 	strb.w	r3, [sl]
 800fa4a:	e5b9      	b.n	800f5c0 <_dtoa_r+0x698>
 800fa4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fa4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800faac <_dtoa_r+0xb84>
 800fa52:	b11b      	cbz	r3, 800fa5c <_dtoa_r+0xb34>
 800fa54:	f10a 0308 	add.w	r3, sl, #8
 800fa58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fa5a:	6013      	str	r3, [r2, #0]
 800fa5c:	4650      	mov	r0, sl
 800fa5e:	b019      	add	sp, #100	@ 0x64
 800fa60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa66:	2b01      	cmp	r3, #1
 800fa68:	f77f ae37 	ble.w	800f6da <_dtoa_r+0x7b2>
 800fa6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa70:	2001      	movs	r0, #1
 800fa72:	e655      	b.n	800f720 <_dtoa_r+0x7f8>
 800fa74:	9b00      	ldr	r3, [sp, #0]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	f77f aed6 	ble.w	800f828 <_dtoa_r+0x900>
 800fa7c:	4656      	mov	r6, sl
 800fa7e:	4621      	mov	r1, r4
 800fa80:	4648      	mov	r0, r9
 800fa82:	f7ff f9c6 	bl	800ee12 <quorem>
 800fa86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fa8a:	f806 8b01 	strb.w	r8, [r6], #1
 800fa8e:	9b00      	ldr	r3, [sp, #0]
 800fa90:	eba6 020a 	sub.w	r2, r6, sl
 800fa94:	4293      	cmp	r3, r2
 800fa96:	ddb3      	ble.n	800fa00 <_dtoa_r+0xad8>
 800fa98:	4649      	mov	r1, r9
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	220a      	movs	r2, #10
 800fa9e:	4658      	mov	r0, fp
 800faa0:	f000 f8b2 	bl	800fc08 <__multadd>
 800faa4:	4681      	mov	r9, r0
 800faa6:	e7ea      	b.n	800fa7e <_dtoa_r+0xb56>
 800faa8:	08010ee8 	.word	0x08010ee8
 800faac:	08010e6c 	.word	0x08010e6c

0800fab0 <_free_r>:
 800fab0:	b538      	push	{r3, r4, r5, lr}
 800fab2:	4605      	mov	r5, r0
 800fab4:	2900      	cmp	r1, #0
 800fab6:	d041      	beq.n	800fb3c <_free_r+0x8c>
 800fab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fabc:	1f0c      	subs	r4, r1, #4
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	bfb8      	it	lt
 800fac2:	18e4      	addlt	r4, r4, r3
 800fac4:	f7fe fb32 	bl	800e12c <__malloc_lock>
 800fac8:	4a1d      	ldr	r2, [pc, #116]	@ (800fb40 <_free_r+0x90>)
 800faca:	6813      	ldr	r3, [r2, #0]
 800facc:	b933      	cbnz	r3, 800fadc <_free_r+0x2c>
 800face:	6063      	str	r3, [r4, #4]
 800fad0:	6014      	str	r4, [r2, #0]
 800fad2:	4628      	mov	r0, r5
 800fad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fad8:	f7fe bb2e 	b.w	800e138 <__malloc_unlock>
 800fadc:	42a3      	cmp	r3, r4
 800fade:	d908      	bls.n	800faf2 <_free_r+0x42>
 800fae0:	6820      	ldr	r0, [r4, #0]
 800fae2:	1821      	adds	r1, r4, r0
 800fae4:	428b      	cmp	r3, r1
 800fae6:	bf01      	itttt	eq
 800fae8:	6819      	ldreq	r1, [r3, #0]
 800faea:	685b      	ldreq	r3, [r3, #4]
 800faec:	1809      	addeq	r1, r1, r0
 800faee:	6021      	streq	r1, [r4, #0]
 800faf0:	e7ed      	b.n	800face <_free_r+0x1e>
 800faf2:	461a      	mov	r2, r3
 800faf4:	685b      	ldr	r3, [r3, #4]
 800faf6:	b10b      	cbz	r3, 800fafc <_free_r+0x4c>
 800faf8:	42a3      	cmp	r3, r4
 800fafa:	d9fa      	bls.n	800faf2 <_free_r+0x42>
 800fafc:	6811      	ldr	r1, [r2, #0]
 800fafe:	1850      	adds	r0, r2, r1
 800fb00:	42a0      	cmp	r0, r4
 800fb02:	d10b      	bne.n	800fb1c <_free_r+0x6c>
 800fb04:	6820      	ldr	r0, [r4, #0]
 800fb06:	4401      	add	r1, r0
 800fb08:	1850      	adds	r0, r2, r1
 800fb0a:	4283      	cmp	r3, r0
 800fb0c:	6011      	str	r1, [r2, #0]
 800fb0e:	d1e0      	bne.n	800fad2 <_free_r+0x22>
 800fb10:	6818      	ldr	r0, [r3, #0]
 800fb12:	685b      	ldr	r3, [r3, #4]
 800fb14:	6053      	str	r3, [r2, #4]
 800fb16:	4408      	add	r0, r1
 800fb18:	6010      	str	r0, [r2, #0]
 800fb1a:	e7da      	b.n	800fad2 <_free_r+0x22>
 800fb1c:	d902      	bls.n	800fb24 <_free_r+0x74>
 800fb1e:	230c      	movs	r3, #12
 800fb20:	602b      	str	r3, [r5, #0]
 800fb22:	e7d6      	b.n	800fad2 <_free_r+0x22>
 800fb24:	6820      	ldr	r0, [r4, #0]
 800fb26:	1821      	adds	r1, r4, r0
 800fb28:	428b      	cmp	r3, r1
 800fb2a:	bf04      	itt	eq
 800fb2c:	6819      	ldreq	r1, [r3, #0]
 800fb2e:	685b      	ldreq	r3, [r3, #4]
 800fb30:	6063      	str	r3, [r4, #4]
 800fb32:	bf04      	itt	eq
 800fb34:	1809      	addeq	r1, r1, r0
 800fb36:	6021      	streq	r1, [r4, #0]
 800fb38:	6054      	str	r4, [r2, #4]
 800fb3a:	e7ca      	b.n	800fad2 <_free_r+0x22>
 800fb3c:	bd38      	pop	{r3, r4, r5, pc}
 800fb3e:	bf00      	nop
 800fb40:	200008f8 	.word	0x200008f8

0800fb44 <_Balloc>:
 800fb44:	b570      	push	{r4, r5, r6, lr}
 800fb46:	69c6      	ldr	r6, [r0, #28]
 800fb48:	4604      	mov	r4, r0
 800fb4a:	460d      	mov	r5, r1
 800fb4c:	b976      	cbnz	r6, 800fb6c <_Balloc+0x28>
 800fb4e:	2010      	movs	r0, #16
 800fb50:	f7fe fa3a 	bl	800dfc8 <malloc>
 800fb54:	4602      	mov	r2, r0
 800fb56:	61e0      	str	r0, [r4, #28]
 800fb58:	b920      	cbnz	r0, 800fb64 <_Balloc+0x20>
 800fb5a:	4b18      	ldr	r3, [pc, #96]	@ (800fbbc <_Balloc+0x78>)
 800fb5c:	4818      	ldr	r0, [pc, #96]	@ (800fbc0 <_Balloc+0x7c>)
 800fb5e:	216b      	movs	r1, #107	@ 0x6b
 800fb60:	f000 fd90 	bl	8010684 <__assert_func>
 800fb64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fb68:	6006      	str	r6, [r0, #0]
 800fb6a:	60c6      	str	r6, [r0, #12]
 800fb6c:	69e6      	ldr	r6, [r4, #28]
 800fb6e:	68f3      	ldr	r3, [r6, #12]
 800fb70:	b183      	cbz	r3, 800fb94 <_Balloc+0x50>
 800fb72:	69e3      	ldr	r3, [r4, #28]
 800fb74:	68db      	ldr	r3, [r3, #12]
 800fb76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fb7a:	b9b8      	cbnz	r0, 800fbac <_Balloc+0x68>
 800fb7c:	2101      	movs	r1, #1
 800fb7e:	fa01 f605 	lsl.w	r6, r1, r5
 800fb82:	1d72      	adds	r2, r6, #5
 800fb84:	0092      	lsls	r2, r2, #2
 800fb86:	4620      	mov	r0, r4
 800fb88:	f000 fd9a 	bl	80106c0 <_calloc_r>
 800fb8c:	b160      	cbz	r0, 800fba8 <_Balloc+0x64>
 800fb8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fb92:	e00e      	b.n	800fbb2 <_Balloc+0x6e>
 800fb94:	2221      	movs	r2, #33	@ 0x21
 800fb96:	2104      	movs	r1, #4
 800fb98:	4620      	mov	r0, r4
 800fb9a:	f000 fd91 	bl	80106c0 <_calloc_r>
 800fb9e:	69e3      	ldr	r3, [r4, #28]
 800fba0:	60f0      	str	r0, [r6, #12]
 800fba2:	68db      	ldr	r3, [r3, #12]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d1e4      	bne.n	800fb72 <_Balloc+0x2e>
 800fba8:	2000      	movs	r0, #0
 800fbaa:	bd70      	pop	{r4, r5, r6, pc}
 800fbac:	6802      	ldr	r2, [r0, #0]
 800fbae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fbb8:	e7f7      	b.n	800fbaa <_Balloc+0x66>
 800fbba:	bf00      	nop
 800fbbc:	08010e79 	.word	0x08010e79
 800fbc0:	08010ef9 	.word	0x08010ef9

0800fbc4 <_Bfree>:
 800fbc4:	b570      	push	{r4, r5, r6, lr}
 800fbc6:	69c6      	ldr	r6, [r0, #28]
 800fbc8:	4605      	mov	r5, r0
 800fbca:	460c      	mov	r4, r1
 800fbcc:	b976      	cbnz	r6, 800fbec <_Bfree+0x28>
 800fbce:	2010      	movs	r0, #16
 800fbd0:	f7fe f9fa 	bl	800dfc8 <malloc>
 800fbd4:	4602      	mov	r2, r0
 800fbd6:	61e8      	str	r0, [r5, #28]
 800fbd8:	b920      	cbnz	r0, 800fbe4 <_Bfree+0x20>
 800fbda:	4b09      	ldr	r3, [pc, #36]	@ (800fc00 <_Bfree+0x3c>)
 800fbdc:	4809      	ldr	r0, [pc, #36]	@ (800fc04 <_Bfree+0x40>)
 800fbde:	218f      	movs	r1, #143	@ 0x8f
 800fbe0:	f000 fd50 	bl	8010684 <__assert_func>
 800fbe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbe8:	6006      	str	r6, [r0, #0]
 800fbea:	60c6      	str	r6, [r0, #12]
 800fbec:	b13c      	cbz	r4, 800fbfe <_Bfree+0x3a>
 800fbee:	69eb      	ldr	r3, [r5, #28]
 800fbf0:	6862      	ldr	r2, [r4, #4]
 800fbf2:	68db      	ldr	r3, [r3, #12]
 800fbf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fbf8:	6021      	str	r1, [r4, #0]
 800fbfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fbfe:	bd70      	pop	{r4, r5, r6, pc}
 800fc00:	08010e79 	.word	0x08010e79
 800fc04:	08010ef9 	.word	0x08010ef9

0800fc08 <__multadd>:
 800fc08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc0c:	690d      	ldr	r5, [r1, #16]
 800fc0e:	4607      	mov	r7, r0
 800fc10:	460c      	mov	r4, r1
 800fc12:	461e      	mov	r6, r3
 800fc14:	f101 0c14 	add.w	ip, r1, #20
 800fc18:	2000      	movs	r0, #0
 800fc1a:	f8dc 3000 	ldr.w	r3, [ip]
 800fc1e:	b299      	uxth	r1, r3
 800fc20:	fb02 6101 	mla	r1, r2, r1, r6
 800fc24:	0c1e      	lsrs	r6, r3, #16
 800fc26:	0c0b      	lsrs	r3, r1, #16
 800fc28:	fb02 3306 	mla	r3, r2, r6, r3
 800fc2c:	b289      	uxth	r1, r1
 800fc2e:	3001      	adds	r0, #1
 800fc30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fc34:	4285      	cmp	r5, r0
 800fc36:	f84c 1b04 	str.w	r1, [ip], #4
 800fc3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fc3e:	dcec      	bgt.n	800fc1a <__multadd+0x12>
 800fc40:	b30e      	cbz	r6, 800fc86 <__multadd+0x7e>
 800fc42:	68a3      	ldr	r3, [r4, #8]
 800fc44:	42ab      	cmp	r3, r5
 800fc46:	dc19      	bgt.n	800fc7c <__multadd+0x74>
 800fc48:	6861      	ldr	r1, [r4, #4]
 800fc4a:	4638      	mov	r0, r7
 800fc4c:	3101      	adds	r1, #1
 800fc4e:	f7ff ff79 	bl	800fb44 <_Balloc>
 800fc52:	4680      	mov	r8, r0
 800fc54:	b928      	cbnz	r0, 800fc62 <__multadd+0x5a>
 800fc56:	4602      	mov	r2, r0
 800fc58:	4b0c      	ldr	r3, [pc, #48]	@ (800fc8c <__multadd+0x84>)
 800fc5a:	480d      	ldr	r0, [pc, #52]	@ (800fc90 <__multadd+0x88>)
 800fc5c:	21ba      	movs	r1, #186	@ 0xba
 800fc5e:	f000 fd11 	bl	8010684 <__assert_func>
 800fc62:	6922      	ldr	r2, [r4, #16]
 800fc64:	3202      	adds	r2, #2
 800fc66:	f104 010c 	add.w	r1, r4, #12
 800fc6a:	0092      	lsls	r2, r2, #2
 800fc6c:	300c      	adds	r0, #12
 800fc6e:	f7ff f8c2 	bl	800edf6 <memcpy>
 800fc72:	4621      	mov	r1, r4
 800fc74:	4638      	mov	r0, r7
 800fc76:	f7ff ffa5 	bl	800fbc4 <_Bfree>
 800fc7a:	4644      	mov	r4, r8
 800fc7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fc80:	3501      	adds	r5, #1
 800fc82:	615e      	str	r6, [r3, #20]
 800fc84:	6125      	str	r5, [r4, #16]
 800fc86:	4620      	mov	r0, r4
 800fc88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc8c:	08010ee8 	.word	0x08010ee8
 800fc90:	08010ef9 	.word	0x08010ef9

0800fc94 <__hi0bits>:
 800fc94:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fc98:	4603      	mov	r3, r0
 800fc9a:	bf36      	itet	cc
 800fc9c:	0403      	lslcc	r3, r0, #16
 800fc9e:	2000      	movcs	r0, #0
 800fca0:	2010      	movcc	r0, #16
 800fca2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fca6:	bf3c      	itt	cc
 800fca8:	021b      	lslcc	r3, r3, #8
 800fcaa:	3008      	addcc	r0, #8
 800fcac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fcb0:	bf3c      	itt	cc
 800fcb2:	011b      	lslcc	r3, r3, #4
 800fcb4:	3004      	addcc	r0, #4
 800fcb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcba:	bf3c      	itt	cc
 800fcbc:	009b      	lslcc	r3, r3, #2
 800fcbe:	3002      	addcc	r0, #2
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	db05      	blt.n	800fcd0 <__hi0bits+0x3c>
 800fcc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fcc8:	f100 0001 	add.w	r0, r0, #1
 800fccc:	bf08      	it	eq
 800fcce:	2020      	moveq	r0, #32
 800fcd0:	4770      	bx	lr

0800fcd2 <__lo0bits>:
 800fcd2:	6803      	ldr	r3, [r0, #0]
 800fcd4:	4602      	mov	r2, r0
 800fcd6:	f013 0007 	ands.w	r0, r3, #7
 800fcda:	d00b      	beq.n	800fcf4 <__lo0bits+0x22>
 800fcdc:	07d9      	lsls	r1, r3, #31
 800fcde:	d421      	bmi.n	800fd24 <__lo0bits+0x52>
 800fce0:	0798      	lsls	r0, r3, #30
 800fce2:	bf49      	itett	mi
 800fce4:	085b      	lsrmi	r3, r3, #1
 800fce6:	089b      	lsrpl	r3, r3, #2
 800fce8:	2001      	movmi	r0, #1
 800fcea:	6013      	strmi	r3, [r2, #0]
 800fcec:	bf5c      	itt	pl
 800fcee:	6013      	strpl	r3, [r2, #0]
 800fcf0:	2002      	movpl	r0, #2
 800fcf2:	4770      	bx	lr
 800fcf4:	b299      	uxth	r1, r3
 800fcf6:	b909      	cbnz	r1, 800fcfc <__lo0bits+0x2a>
 800fcf8:	0c1b      	lsrs	r3, r3, #16
 800fcfa:	2010      	movs	r0, #16
 800fcfc:	b2d9      	uxtb	r1, r3
 800fcfe:	b909      	cbnz	r1, 800fd04 <__lo0bits+0x32>
 800fd00:	3008      	adds	r0, #8
 800fd02:	0a1b      	lsrs	r3, r3, #8
 800fd04:	0719      	lsls	r1, r3, #28
 800fd06:	bf04      	itt	eq
 800fd08:	091b      	lsreq	r3, r3, #4
 800fd0a:	3004      	addeq	r0, #4
 800fd0c:	0799      	lsls	r1, r3, #30
 800fd0e:	bf04      	itt	eq
 800fd10:	089b      	lsreq	r3, r3, #2
 800fd12:	3002      	addeq	r0, #2
 800fd14:	07d9      	lsls	r1, r3, #31
 800fd16:	d403      	bmi.n	800fd20 <__lo0bits+0x4e>
 800fd18:	085b      	lsrs	r3, r3, #1
 800fd1a:	f100 0001 	add.w	r0, r0, #1
 800fd1e:	d003      	beq.n	800fd28 <__lo0bits+0x56>
 800fd20:	6013      	str	r3, [r2, #0]
 800fd22:	4770      	bx	lr
 800fd24:	2000      	movs	r0, #0
 800fd26:	4770      	bx	lr
 800fd28:	2020      	movs	r0, #32
 800fd2a:	4770      	bx	lr

0800fd2c <__i2b>:
 800fd2c:	b510      	push	{r4, lr}
 800fd2e:	460c      	mov	r4, r1
 800fd30:	2101      	movs	r1, #1
 800fd32:	f7ff ff07 	bl	800fb44 <_Balloc>
 800fd36:	4602      	mov	r2, r0
 800fd38:	b928      	cbnz	r0, 800fd46 <__i2b+0x1a>
 800fd3a:	4b05      	ldr	r3, [pc, #20]	@ (800fd50 <__i2b+0x24>)
 800fd3c:	4805      	ldr	r0, [pc, #20]	@ (800fd54 <__i2b+0x28>)
 800fd3e:	f240 1145 	movw	r1, #325	@ 0x145
 800fd42:	f000 fc9f 	bl	8010684 <__assert_func>
 800fd46:	2301      	movs	r3, #1
 800fd48:	6144      	str	r4, [r0, #20]
 800fd4a:	6103      	str	r3, [r0, #16]
 800fd4c:	bd10      	pop	{r4, pc}
 800fd4e:	bf00      	nop
 800fd50:	08010ee8 	.word	0x08010ee8
 800fd54:	08010ef9 	.word	0x08010ef9

0800fd58 <__multiply>:
 800fd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd5c:	4614      	mov	r4, r2
 800fd5e:	690a      	ldr	r2, [r1, #16]
 800fd60:	6923      	ldr	r3, [r4, #16]
 800fd62:	429a      	cmp	r2, r3
 800fd64:	bfa8      	it	ge
 800fd66:	4623      	movge	r3, r4
 800fd68:	460f      	mov	r7, r1
 800fd6a:	bfa4      	itt	ge
 800fd6c:	460c      	movge	r4, r1
 800fd6e:	461f      	movge	r7, r3
 800fd70:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fd74:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800fd78:	68a3      	ldr	r3, [r4, #8]
 800fd7a:	6861      	ldr	r1, [r4, #4]
 800fd7c:	eb0a 0609 	add.w	r6, sl, r9
 800fd80:	42b3      	cmp	r3, r6
 800fd82:	b085      	sub	sp, #20
 800fd84:	bfb8      	it	lt
 800fd86:	3101      	addlt	r1, #1
 800fd88:	f7ff fedc 	bl	800fb44 <_Balloc>
 800fd8c:	b930      	cbnz	r0, 800fd9c <__multiply+0x44>
 800fd8e:	4602      	mov	r2, r0
 800fd90:	4b44      	ldr	r3, [pc, #272]	@ (800fea4 <__multiply+0x14c>)
 800fd92:	4845      	ldr	r0, [pc, #276]	@ (800fea8 <__multiply+0x150>)
 800fd94:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fd98:	f000 fc74 	bl	8010684 <__assert_func>
 800fd9c:	f100 0514 	add.w	r5, r0, #20
 800fda0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fda4:	462b      	mov	r3, r5
 800fda6:	2200      	movs	r2, #0
 800fda8:	4543      	cmp	r3, r8
 800fdaa:	d321      	bcc.n	800fdf0 <__multiply+0x98>
 800fdac:	f107 0114 	add.w	r1, r7, #20
 800fdb0:	f104 0214 	add.w	r2, r4, #20
 800fdb4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800fdb8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800fdbc:	9302      	str	r3, [sp, #8]
 800fdbe:	1b13      	subs	r3, r2, r4
 800fdc0:	3b15      	subs	r3, #21
 800fdc2:	f023 0303 	bic.w	r3, r3, #3
 800fdc6:	3304      	adds	r3, #4
 800fdc8:	f104 0715 	add.w	r7, r4, #21
 800fdcc:	42ba      	cmp	r2, r7
 800fdce:	bf38      	it	cc
 800fdd0:	2304      	movcc	r3, #4
 800fdd2:	9301      	str	r3, [sp, #4]
 800fdd4:	9b02      	ldr	r3, [sp, #8]
 800fdd6:	9103      	str	r1, [sp, #12]
 800fdd8:	428b      	cmp	r3, r1
 800fdda:	d80c      	bhi.n	800fdf6 <__multiply+0x9e>
 800fddc:	2e00      	cmp	r6, #0
 800fdde:	dd03      	ble.n	800fde8 <__multiply+0x90>
 800fde0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d05b      	beq.n	800fea0 <__multiply+0x148>
 800fde8:	6106      	str	r6, [r0, #16]
 800fdea:	b005      	add	sp, #20
 800fdec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf0:	f843 2b04 	str.w	r2, [r3], #4
 800fdf4:	e7d8      	b.n	800fda8 <__multiply+0x50>
 800fdf6:	f8b1 a000 	ldrh.w	sl, [r1]
 800fdfa:	f1ba 0f00 	cmp.w	sl, #0
 800fdfe:	d024      	beq.n	800fe4a <__multiply+0xf2>
 800fe00:	f104 0e14 	add.w	lr, r4, #20
 800fe04:	46a9      	mov	r9, r5
 800fe06:	f04f 0c00 	mov.w	ip, #0
 800fe0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fe0e:	f8d9 3000 	ldr.w	r3, [r9]
 800fe12:	fa1f fb87 	uxth.w	fp, r7
 800fe16:	b29b      	uxth	r3, r3
 800fe18:	fb0a 330b 	mla	r3, sl, fp, r3
 800fe1c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800fe20:	f8d9 7000 	ldr.w	r7, [r9]
 800fe24:	4463      	add	r3, ip
 800fe26:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fe2a:	fb0a c70b 	mla	r7, sl, fp, ip
 800fe2e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800fe32:	b29b      	uxth	r3, r3
 800fe34:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fe38:	4572      	cmp	r2, lr
 800fe3a:	f849 3b04 	str.w	r3, [r9], #4
 800fe3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fe42:	d8e2      	bhi.n	800fe0a <__multiply+0xb2>
 800fe44:	9b01      	ldr	r3, [sp, #4]
 800fe46:	f845 c003 	str.w	ip, [r5, r3]
 800fe4a:	9b03      	ldr	r3, [sp, #12]
 800fe4c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fe50:	3104      	adds	r1, #4
 800fe52:	f1b9 0f00 	cmp.w	r9, #0
 800fe56:	d021      	beq.n	800fe9c <__multiply+0x144>
 800fe58:	682b      	ldr	r3, [r5, #0]
 800fe5a:	f104 0c14 	add.w	ip, r4, #20
 800fe5e:	46ae      	mov	lr, r5
 800fe60:	f04f 0a00 	mov.w	sl, #0
 800fe64:	f8bc b000 	ldrh.w	fp, [ip]
 800fe68:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800fe6c:	fb09 770b 	mla	r7, r9, fp, r7
 800fe70:	4457      	add	r7, sl
 800fe72:	b29b      	uxth	r3, r3
 800fe74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fe78:	f84e 3b04 	str.w	r3, [lr], #4
 800fe7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fe80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe84:	f8be 3000 	ldrh.w	r3, [lr]
 800fe88:	fb09 330a 	mla	r3, r9, sl, r3
 800fe8c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800fe90:	4562      	cmp	r2, ip
 800fe92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe96:	d8e5      	bhi.n	800fe64 <__multiply+0x10c>
 800fe98:	9f01      	ldr	r7, [sp, #4]
 800fe9a:	51eb      	str	r3, [r5, r7]
 800fe9c:	3504      	adds	r5, #4
 800fe9e:	e799      	b.n	800fdd4 <__multiply+0x7c>
 800fea0:	3e01      	subs	r6, #1
 800fea2:	e79b      	b.n	800fddc <__multiply+0x84>
 800fea4:	08010ee8 	.word	0x08010ee8
 800fea8:	08010ef9 	.word	0x08010ef9

0800feac <__pow5mult>:
 800feac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800feb0:	4615      	mov	r5, r2
 800feb2:	f012 0203 	ands.w	r2, r2, #3
 800feb6:	4607      	mov	r7, r0
 800feb8:	460e      	mov	r6, r1
 800feba:	d007      	beq.n	800fecc <__pow5mult+0x20>
 800febc:	4c25      	ldr	r4, [pc, #148]	@ (800ff54 <__pow5mult+0xa8>)
 800febe:	3a01      	subs	r2, #1
 800fec0:	2300      	movs	r3, #0
 800fec2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fec6:	f7ff fe9f 	bl	800fc08 <__multadd>
 800feca:	4606      	mov	r6, r0
 800fecc:	10ad      	asrs	r5, r5, #2
 800fece:	d03d      	beq.n	800ff4c <__pow5mult+0xa0>
 800fed0:	69fc      	ldr	r4, [r7, #28]
 800fed2:	b97c      	cbnz	r4, 800fef4 <__pow5mult+0x48>
 800fed4:	2010      	movs	r0, #16
 800fed6:	f7fe f877 	bl	800dfc8 <malloc>
 800feda:	4602      	mov	r2, r0
 800fedc:	61f8      	str	r0, [r7, #28]
 800fede:	b928      	cbnz	r0, 800feec <__pow5mult+0x40>
 800fee0:	4b1d      	ldr	r3, [pc, #116]	@ (800ff58 <__pow5mult+0xac>)
 800fee2:	481e      	ldr	r0, [pc, #120]	@ (800ff5c <__pow5mult+0xb0>)
 800fee4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fee8:	f000 fbcc 	bl	8010684 <__assert_func>
 800feec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fef0:	6004      	str	r4, [r0, #0]
 800fef2:	60c4      	str	r4, [r0, #12]
 800fef4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fef8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fefc:	b94c      	cbnz	r4, 800ff12 <__pow5mult+0x66>
 800fefe:	f240 2171 	movw	r1, #625	@ 0x271
 800ff02:	4638      	mov	r0, r7
 800ff04:	f7ff ff12 	bl	800fd2c <__i2b>
 800ff08:	2300      	movs	r3, #0
 800ff0a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ff0e:	4604      	mov	r4, r0
 800ff10:	6003      	str	r3, [r0, #0]
 800ff12:	f04f 0900 	mov.w	r9, #0
 800ff16:	07eb      	lsls	r3, r5, #31
 800ff18:	d50a      	bpl.n	800ff30 <__pow5mult+0x84>
 800ff1a:	4631      	mov	r1, r6
 800ff1c:	4622      	mov	r2, r4
 800ff1e:	4638      	mov	r0, r7
 800ff20:	f7ff ff1a 	bl	800fd58 <__multiply>
 800ff24:	4631      	mov	r1, r6
 800ff26:	4680      	mov	r8, r0
 800ff28:	4638      	mov	r0, r7
 800ff2a:	f7ff fe4b 	bl	800fbc4 <_Bfree>
 800ff2e:	4646      	mov	r6, r8
 800ff30:	106d      	asrs	r5, r5, #1
 800ff32:	d00b      	beq.n	800ff4c <__pow5mult+0xa0>
 800ff34:	6820      	ldr	r0, [r4, #0]
 800ff36:	b938      	cbnz	r0, 800ff48 <__pow5mult+0x9c>
 800ff38:	4622      	mov	r2, r4
 800ff3a:	4621      	mov	r1, r4
 800ff3c:	4638      	mov	r0, r7
 800ff3e:	f7ff ff0b 	bl	800fd58 <__multiply>
 800ff42:	6020      	str	r0, [r4, #0]
 800ff44:	f8c0 9000 	str.w	r9, [r0]
 800ff48:	4604      	mov	r4, r0
 800ff4a:	e7e4      	b.n	800ff16 <__pow5mult+0x6a>
 800ff4c:	4630      	mov	r0, r6
 800ff4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff52:	bf00      	nop
 800ff54:	08010f54 	.word	0x08010f54
 800ff58:	08010e79 	.word	0x08010e79
 800ff5c:	08010ef9 	.word	0x08010ef9

0800ff60 <__lshift>:
 800ff60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff64:	460c      	mov	r4, r1
 800ff66:	6849      	ldr	r1, [r1, #4]
 800ff68:	6923      	ldr	r3, [r4, #16]
 800ff6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ff6e:	68a3      	ldr	r3, [r4, #8]
 800ff70:	4607      	mov	r7, r0
 800ff72:	4691      	mov	r9, r2
 800ff74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff78:	f108 0601 	add.w	r6, r8, #1
 800ff7c:	42b3      	cmp	r3, r6
 800ff7e:	db0b      	blt.n	800ff98 <__lshift+0x38>
 800ff80:	4638      	mov	r0, r7
 800ff82:	f7ff fddf 	bl	800fb44 <_Balloc>
 800ff86:	4605      	mov	r5, r0
 800ff88:	b948      	cbnz	r0, 800ff9e <__lshift+0x3e>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	4b28      	ldr	r3, [pc, #160]	@ (8010030 <__lshift+0xd0>)
 800ff8e:	4829      	ldr	r0, [pc, #164]	@ (8010034 <__lshift+0xd4>)
 800ff90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ff94:	f000 fb76 	bl	8010684 <__assert_func>
 800ff98:	3101      	adds	r1, #1
 800ff9a:	005b      	lsls	r3, r3, #1
 800ff9c:	e7ee      	b.n	800ff7c <__lshift+0x1c>
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	f100 0114 	add.w	r1, r0, #20
 800ffa4:	f100 0210 	add.w	r2, r0, #16
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	4553      	cmp	r3, sl
 800ffac:	db33      	blt.n	8010016 <__lshift+0xb6>
 800ffae:	6920      	ldr	r0, [r4, #16]
 800ffb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ffb4:	f104 0314 	add.w	r3, r4, #20
 800ffb8:	f019 091f 	ands.w	r9, r9, #31
 800ffbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ffc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ffc4:	d02b      	beq.n	801001e <__lshift+0xbe>
 800ffc6:	f1c9 0e20 	rsb	lr, r9, #32
 800ffca:	468a      	mov	sl, r1
 800ffcc:	2200      	movs	r2, #0
 800ffce:	6818      	ldr	r0, [r3, #0]
 800ffd0:	fa00 f009 	lsl.w	r0, r0, r9
 800ffd4:	4310      	orrs	r0, r2
 800ffd6:	f84a 0b04 	str.w	r0, [sl], #4
 800ffda:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffde:	459c      	cmp	ip, r3
 800ffe0:	fa22 f20e 	lsr.w	r2, r2, lr
 800ffe4:	d8f3      	bhi.n	800ffce <__lshift+0x6e>
 800ffe6:	ebac 0304 	sub.w	r3, ip, r4
 800ffea:	3b15      	subs	r3, #21
 800ffec:	f023 0303 	bic.w	r3, r3, #3
 800fff0:	3304      	adds	r3, #4
 800fff2:	f104 0015 	add.w	r0, r4, #21
 800fff6:	4584      	cmp	ip, r0
 800fff8:	bf38      	it	cc
 800fffa:	2304      	movcc	r3, #4
 800fffc:	50ca      	str	r2, [r1, r3]
 800fffe:	b10a      	cbz	r2, 8010004 <__lshift+0xa4>
 8010000:	f108 0602 	add.w	r6, r8, #2
 8010004:	3e01      	subs	r6, #1
 8010006:	4638      	mov	r0, r7
 8010008:	612e      	str	r6, [r5, #16]
 801000a:	4621      	mov	r1, r4
 801000c:	f7ff fdda 	bl	800fbc4 <_Bfree>
 8010010:	4628      	mov	r0, r5
 8010012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010016:	f842 0f04 	str.w	r0, [r2, #4]!
 801001a:	3301      	adds	r3, #1
 801001c:	e7c5      	b.n	800ffaa <__lshift+0x4a>
 801001e:	3904      	subs	r1, #4
 8010020:	f853 2b04 	ldr.w	r2, [r3], #4
 8010024:	f841 2f04 	str.w	r2, [r1, #4]!
 8010028:	459c      	cmp	ip, r3
 801002a:	d8f9      	bhi.n	8010020 <__lshift+0xc0>
 801002c:	e7ea      	b.n	8010004 <__lshift+0xa4>
 801002e:	bf00      	nop
 8010030:	08010ee8 	.word	0x08010ee8
 8010034:	08010ef9 	.word	0x08010ef9

08010038 <__mcmp>:
 8010038:	690a      	ldr	r2, [r1, #16]
 801003a:	4603      	mov	r3, r0
 801003c:	6900      	ldr	r0, [r0, #16]
 801003e:	1a80      	subs	r0, r0, r2
 8010040:	b530      	push	{r4, r5, lr}
 8010042:	d10e      	bne.n	8010062 <__mcmp+0x2a>
 8010044:	3314      	adds	r3, #20
 8010046:	3114      	adds	r1, #20
 8010048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801004c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010058:	4295      	cmp	r5, r2
 801005a:	d003      	beq.n	8010064 <__mcmp+0x2c>
 801005c:	d205      	bcs.n	801006a <__mcmp+0x32>
 801005e:	f04f 30ff 	mov.w	r0, #4294967295
 8010062:	bd30      	pop	{r4, r5, pc}
 8010064:	42a3      	cmp	r3, r4
 8010066:	d3f3      	bcc.n	8010050 <__mcmp+0x18>
 8010068:	e7fb      	b.n	8010062 <__mcmp+0x2a>
 801006a:	2001      	movs	r0, #1
 801006c:	e7f9      	b.n	8010062 <__mcmp+0x2a>
	...

08010070 <__mdiff>:
 8010070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010074:	4689      	mov	r9, r1
 8010076:	4606      	mov	r6, r0
 8010078:	4611      	mov	r1, r2
 801007a:	4648      	mov	r0, r9
 801007c:	4614      	mov	r4, r2
 801007e:	f7ff ffdb 	bl	8010038 <__mcmp>
 8010082:	1e05      	subs	r5, r0, #0
 8010084:	d112      	bne.n	80100ac <__mdiff+0x3c>
 8010086:	4629      	mov	r1, r5
 8010088:	4630      	mov	r0, r6
 801008a:	f7ff fd5b 	bl	800fb44 <_Balloc>
 801008e:	4602      	mov	r2, r0
 8010090:	b928      	cbnz	r0, 801009e <__mdiff+0x2e>
 8010092:	4b3f      	ldr	r3, [pc, #252]	@ (8010190 <__mdiff+0x120>)
 8010094:	f240 2137 	movw	r1, #567	@ 0x237
 8010098:	483e      	ldr	r0, [pc, #248]	@ (8010194 <__mdiff+0x124>)
 801009a:	f000 faf3 	bl	8010684 <__assert_func>
 801009e:	2301      	movs	r3, #1
 80100a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80100a4:	4610      	mov	r0, r2
 80100a6:	b003      	add	sp, #12
 80100a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100ac:	bfbc      	itt	lt
 80100ae:	464b      	movlt	r3, r9
 80100b0:	46a1      	movlt	r9, r4
 80100b2:	4630      	mov	r0, r6
 80100b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80100b8:	bfba      	itte	lt
 80100ba:	461c      	movlt	r4, r3
 80100bc:	2501      	movlt	r5, #1
 80100be:	2500      	movge	r5, #0
 80100c0:	f7ff fd40 	bl	800fb44 <_Balloc>
 80100c4:	4602      	mov	r2, r0
 80100c6:	b918      	cbnz	r0, 80100d0 <__mdiff+0x60>
 80100c8:	4b31      	ldr	r3, [pc, #196]	@ (8010190 <__mdiff+0x120>)
 80100ca:	f240 2145 	movw	r1, #581	@ 0x245
 80100ce:	e7e3      	b.n	8010098 <__mdiff+0x28>
 80100d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80100d4:	6926      	ldr	r6, [r4, #16]
 80100d6:	60c5      	str	r5, [r0, #12]
 80100d8:	f109 0310 	add.w	r3, r9, #16
 80100dc:	f109 0514 	add.w	r5, r9, #20
 80100e0:	f104 0e14 	add.w	lr, r4, #20
 80100e4:	f100 0b14 	add.w	fp, r0, #20
 80100e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80100ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80100f0:	9301      	str	r3, [sp, #4]
 80100f2:	46d9      	mov	r9, fp
 80100f4:	f04f 0c00 	mov.w	ip, #0
 80100f8:	9b01      	ldr	r3, [sp, #4]
 80100fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80100fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010102:	9301      	str	r3, [sp, #4]
 8010104:	fa1f f38a 	uxth.w	r3, sl
 8010108:	4619      	mov	r1, r3
 801010a:	b283      	uxth	r3, r0
 801010c:	1acb      	subs	r3, r1, r3
 801010e:	0c00      	lsrs	r0, r0, #16
 8010110:	4463      	add	r3, ip
 8010112:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010116:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801011a:	b29b      	uxth	r3, r3
 801011c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010120:	4576      	cmp	r6, lr
 8010122:	f849 3b04 	str.w	r3, [r9], #4
 8010126:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801012a:	d8e5      	bhi.n	80100f8 <__mdiff+0x88>
 801012c:	1b33      	subs	r3, r6, r4
 801012e:	3b15      	subs	r3, #21
 8010130:	f023 0303 	bic.w	r3, r3, #3
 8010134:	3415      	adds	r4, #21
 8010136:	3304      	adds	r3, #4
 8010138:	42a6      	cmp	r6, r4
 801013a:	bf38      	it	cc
 801013c:	2304      	movcc	r3, #4
 801013e:	441d      	add	r5, r3
 8010140:	445b      	add	r3, fp
 8010142:	461e      	mov	r6, r3
 8010144:	462c      	mov	r4, r5
 8010146:	4544      	cmp	r4, r8
 8010148:	d30e      	bcc.n	8010168 <__mdiff+0xf8>
 801014a:	f108 0103 	add.w	r1, r8, #3
 801014e:	1b49      	subs	r1, r1, r5
 8010150:	f021 0103 	bic.w	r1, r1, #3
 8010154:	3d03      	subs	r5, #3
 8010156:	45a8      	cmp	r8, r5
 8010158:	bf38      	it	cc
 801015a:	2100      	movcc	r1, #0
 801015c:	440b      	add	r3, r1
 801015e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010162:	b191      	cbz	r1, 801018a <__mdiff+0x11a>
 8010164:	6117      	str	r7, [r2, #16]
 8010166:	e79d      	b.n	80100a4 <__mdiff+0x34>
 8010168:	f854 1b04 	ldr.w	r1, [r4], #4
 801016c:	46e6      	mov	lr, ip
 801016e:	0c08      	lsrs	r0, r1, #16
 8010170:	fa1c fc81 	uxtah	ip, ip, r1
 8010174:	4471      	add	r1, lr
 8010176:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801017a:	b289      	uxth	r1, r1
 801017c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010180:	f846 1b04 	str.w	r1, [r6], #4
 8010184:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010188:	e7dd      	b.n	8010146 <__mdiff+0xd6>
 801018a:	3f01      	subs	r7, #1
 801018c:	e7e7      	b.n	801015e <__mdiff+0xee>
 801018e:	bf00      	nop
 8010190:	08010ee8 	.word	0x08010ee8
 8010194:	08010ef9 	.word	0x08010ef9

08010198 <__d2b>:
 8010198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801019c:	460f      	mov	r7, r1
 801019e:	2101      	movs	r1, #1
 80101a0:	ec59 8b10 	vmov	r8, r9, d0
 80101a4:	4616      	mov	r6, r2
 80101a6:	f7ff fccd 	bl	800fb44 <_Balloc>
 80101aa:	4604      	mov	r4, r0
 80101ac:	b930      	cbnz	r0, 80101bc <__d2b+0x24>
 80101ae:	4602      	mov	r2, r0
 80101b0:	4b23      	ldr	r3, [pc, #140]	@ (8010240 <__d2b+0xa8>)
 80101b2:	4824      	ldr	r0, [pc, #144]	@ (8010244 <__d2b+0xac>)
 80101b4:	f240 310f 	movw	r1, #783	@ 0x30f
 80101b8:	f000 fa64 	bl	8010684 <__assert_func>
 80101bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80101c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80101c4:	b10d      	cbz	r5, 80101ca <__d2b+0x32>
 80101c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80101ca:	9301      	str	r3, [sp, #4]
 80101cc:	f1b8 0300 	subs.w	r3, r8, #0
 80101d0:	d023      	beq.n	801021a <__d2b+0x82>
 80101d2:	4668      	mov	r0, sp
 80101d4:	9300      	str	r3, [sp, #0]
 80101d6:	f7ff fd7c 	bl	800fcd2 <__lo0bits>
 80101da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80101de:	b1d0      	cbz	r0, 8010216 <__d2b+0x7e>
 80101e0:	f1c0 0320 	rsb	r3, r0, #32
 80101e4:	fa02 f303 	lsl.w	r3, r2, r3
 80101e8:	430b      	orrs	r3, r1
 80101ea:	40c2      	lsrs	r2, r0
 80101ec:	6163      	str	r3, [r4, #20]
 80101ee:	9201      	str	r2, [sp, #4]
 80101f0:	9b01      	ldr	r3, [sp, #4]
 80101f2:	61a3      	str	r3, [r4, #24]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	bf0c      	ite	eq
 80101f8:	2201      	moveq	r2, #1
 80101fa:	2202      	movne	r2, #2
 80101fc:	6122      	str	r2, [r4, #16]
 80101fe:	b1a5      	cbz	r5, 801022a <__d2b+0x92>
 8010200:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010204:	4405      	add	r5, r0
 8010206:	603d      	str	r5, [r7, #0]
 8010208:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801020c:	6030      	str	r0, [r6, #0]
 801020e:	4620      	mov	r0, r4
 8010210:	b003      	add	sp, #12
 8010212:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010216:	6161      	str	r1, [r4, #20]
 8010218:	e7ea      	b.n	80101f0 <__d2b+0x58>
 801021a:	a801      	add	r0, sp, #4
 801021c:	f7ff fd59 	bl	800fcd2 <__lo0bits>
 8010220:	9b01      	ldr	r3, [sp, #4]
 8010222:	6163      	str	r3, [r4, #20]
 8010224:	3020      	adds	r0, #32
 8010226:	2201      	movs	r2, #1
 8010228:	e7e8      	b.n	80101fc <__d2b+0x64>
 801022a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801022e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010232:	6038      	str	r0, [r7, #0]
 8010234:	6918      	ldr	r0, [r3, #16]
 8010236:	f7ff fd2d 	bl	800fc94 <__hi0bits>
 801023a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801023e:	e7e5      	b.n	801020c <__d2b+0x74>
 8010240:	08010ee8 	.word	0x08010ee8
 8010244:	08010ef9 	.word	0x08010ef9

08010248 <__ssputs_r>:
 8010248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801024c:	688e      	ldr	r6, [r1, #8]
 801024e:	461f      	mov	r7, r3
 8010250:	42be      	cmp	r6, r7
 8010252:	680b      	ldr	r3, [r1, #0]
 8010254:	4682      	mov	sl, r0
 8010256:	460c      	mov	r4, r1
 8010258:	4690      	mov	r8, r2
 801025a:	d82d      	bhi.n	80102b8 <__ssputs_r+0x70>
 801025c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010260:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010264:	d026      	beq.n	80102b4 <__ssputs_r+0x6c>
 8010266:	6965      	ldr	r5, [r4, #20]
 8010268:	6909      	ldr	r1, [r1, #16]
 801026a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801026e:	eba3 0901 	sub.w	r9, r3, r1
 8010272:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010276:	1c7b      	adds	r3, r7, #1
 8010278:	444b      	add	r3, r9
 801027a:	106d      	asrs	r5, r5, #1
 801027c:	429d      	cmp	r5, r3
 801027e:	bf38      	it	cc
 8010280:	461d      	movcc	r5, r3
 8010282:	0553      	lsls	r3, r2, #21
 8010284:	d527      	bpl.n	80102d6 <__ssputs_r+0x8e>
 8010286:	4629      	mov	r1, r5
 8010288:	f7fd fed0 	bl	800e02c <_malloc_r>
 801028c:	4606      	mov	r6, r0
 801028e:	b360      	cbz	r0, 80102ea <__ssputs_r+0xa2>
 8010290:	6921      	ldr	r1, [r4, #16]
 8010292:	464a      	mov	r2, r9
 8010294:	f7fe fdaf 	bl	800edf6 <memcpy>
 8010298:	89a3      	ldrh	r3, [r4, #12]
 801029a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801029e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80102a2:	81a3      	strh	r3, [r4, #12]
 80102a4:	6126      	str	r6, [r4, #16]
 80102a6:	6165      	str	r5, [r4, #20]
 80102a8:	444e      	add	r6, r9
 80102aa:	eba5 0509 	sub.w	r5, r5, r9
 80102ae:	6026      	str	r6, [r4, #0]
 80102b0:	60a5      	str	r5, [r4, #8]
 80102b2:	463e      	mov	r6, r7
 80102b4:	42be      	cmp	r6, r7
 80102b6:	d900      	bls.n	80102ba <__ssputs_r+0x72>
 80102b8:	463e      	mov	r6, r7
 80102ba:	6820      	ldr	r0, [r4, #0]
 80102bc:	4632      	mov	r2, r6
 80102be:	4641      	mov	r1, r8
 80102c0:	f000 f9c6 	bl	8010650 <memmove>
 80102c4:	68a3      	ldr	r3, [r4, #8]
 80102c6:	1b9b      	subs	r3, r3, r6
 80102c8:	60a3      	str	r3, [r4, #8]
 80102ca:	6823      	ldr	r3, [r4, #0]
 80102cc:	4433      	add	r3, r6
 80102ce:	6023      	str	r3, [r4, #0]
 80102d0:	2000      	movs	r0, #0
 80102d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102d6:	462a      	mov	r2, r5
 80102d8:	f000 fa18 	bl	801070c <_realloc_r>
 80102dc:	4606      	mov	r6, r0
 80102de:	2800      	cmp	r0, #0
 80102e0:	d1e0      	bne.n	80102a4 <__ssputs_r+0x5c>
 80102e2:	6921      	ldr	r1, [r4, #16]
 80102e4:	4650      	mov	r0, sl
 80102e6:	f7ff fbe3 	bl	800fab0 <_free_r>
 80102ea:	230c      	movs	r3, #12
 80102ec:	f8ca 3000 	str.w	r3, [sl]
 80102f0:	89a3      	ldrh	r3, [r4, #12]
 80102f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102f6:	81a3      	strh	r3, [r4, #12]
 80102f8:	f04f 30ff 	mov.w	r0, #4294967295
 80102fc:	e7e9      	b.n	80102d2 <__ssputs_r+0x8a>
	...

08010300 <_svfiprintf_r>:
 8010300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010304:	4698      	mov	r8, r3
 8010306:	898b      	ldrh	r3, [r1, #12]
 8010308:	061b      	lsls	r3, r3, #24
 801030a:	b09d      	sub	sp, #116	@ 0x74
 801030c:	4607      	mov	r7, r0
 801030e:	460d      	mov	r5, r1
 8010310:	4614      	mov	r4, r2
 8010312:	d510      	bpl.n	8010336 <_svfiprintf_r+0x36>
 8010314:	690b      	ldr	r3, [r1, #16]
 8010316:	b973      	cbnz	r3, 8010336 <_svfiprintf_r+0x36>
 8010318:	2140      	movs	r1, #64	@ 0x40
 801031a:	f7fd fe87 	bl	800e02c <_malloc_r>
 801031e:	6028      	str	r0, [r5, #0]
 8010320:	6128      	str	r0, [r5, #16]
 8010322:	b930      	cbnz	r0, 8010332 <_svfiprintf_r+0x32>
 8010324:	230c      	movs	r3, #12
 8010326:	603b      	str	r3, [r7, #0]
 8010328:	f04f 30ff 	mov.w	r0, #4294967295
 801032c:	b01d      	add	sp, #116	@ 0x74
 801032e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010332:	2340      	movs	r3, #64	@ 0x40
 8010334:	616b      	str	r3, [r5, #20]
 8010336:	2300      	movs	r3, #0
 8010338:	9309      	str	r3, [sp, #36]	@ 0x24
 801033a:	2320      	movs	r3, #32
 801033c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010340:	f8cd 800c 	str.w	r8, [sp, #12]
 8010344:	2330      	movs	r3, #48	@ 0x30
 8010346:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80104e4 <_svfiprintf_r+0x1e4>
 801034a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801034e:	f04f 0901 	mov.w	r9, #1
 8010352:	4623      	mov	r3, r4
 8010354:	469a      	mov	sl, r3
 8010356:	f813 2b01 	ldrb.w	r2, [r3], #1
 801035a:	b10a      	cbz	r2, 8010360 <_svfiprintf_r+0x60>
 801035c:	2a25      	cmp	r2, #37	@ 0x25
 801035e:	d1f9      	bne.n	8010354 <_svfiprintf_r+0x54>
 8010360:	ebba 0b04 	subs.w	fp, sl, r4
 8010364:	d00b      	beq.n	801037e <_svfiprintf_r+0x7e>
 8010366:	465b      	mov	r3, fp
 8010368:	4622      	mov	r2, r4
 801036a:	4629      	mov	r1, r5
 801036c:	4638      	mov	r0, r7
 801036e:	f7ff ff6b 	bl	8010248 <__ssputs_r>
 8010372:	3001      	adds	r0, #1
 8010374:	f000 80a7 	beq.w	80104c6 <_svfiprintf_r+0x1c6>
 8010378:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801037a:	445a      	add	r2, fp
 801037c:	9209      	str	r2, [sp, #36]	@ 0x24
 801037e:	f89a 3000 	ldrb.w	r3, [sl]
 8010382:	2b00      	cmp	r3, #0
 8010384:	f000 809f 	beq.w	80104c6 <_svfiprintf_r+0x1c6>
 8010388:	2300      	movs	r3, #0
 801038a:	f04f 32ff 	mov.w	r2, #4294967295
 801038e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010392:	f10a 0a01 	add.w	sl, sl, #1
 8010396:	9304      	str	r3, [sp, #16]
 8010398:	9307      	str	r3, [sp, #28]
 801039a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801039e:	931a      	str	r3, [sp, #104]	@ 0x68
 80103a0:	4654      	mov	r4, sl
 80103a2:	2205      	movs	r2, #5
 80103a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103a8:	484e      	ldr	r0, [pc, #312]	@ (80104e4 <_svfiprintf_r+0x1e4>)
 80103aa:	f7ef ff19 	bl	80001e0 <memchr>
 80103ae:	9a04      	ldr	r2, [sp, #16]
 80103b0:	b9d8      	cbnz	r0, 80103ea <_svfiprintf_r+0xea>
 80103b2:	06d0      	lsls	r0, r2, #27
 80103b4:	bf44      	itt	mi
 80103b6:	2320      	movmi	r3, #32
 80103b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80103bc:	0711      	lsls	r1, r2, #28
 80103be:	bf44      	itt	mi
 80103c0:	232b      	movmi	r3, #43	@ 0x2b
 80103c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80103c6:	f89a 3000 	ldrb.w	r3, [sl]
 80103ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80103cc:	d015      	beq.n	80103fa <_svfiprintf_r+0xfa>
 80103ce:	9a07      	ldr	r2, [sp, #28]
 80103d0:	4654      	mov	r4, sl
 80103d2:	2000      	movs	r0, #0
 80103d4:	f04f 0c0a 	mov.w	ip, #10
 80103d8:	4621      	mov	r1, r4
 80103da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103de:	3b30      	subs	r3, #48	@ 0x30
 80103e0:	2b09      	cmp	r3, #9
 80103e2:	d94b      	bls.n	801047c <_svfiprintf_r+0x17c>
 80103e4:	b1b0      	cbz	r0, 8010414 <_svfiprintf_r+0x114>
 80103e6:	9207      	str	r2, [sp, #28]
 80103e8:	e014      	b.n	8010414 <_svfiprintf_r+0x114>
 80103ea:	eba0 0308 	sub.w	r3, r0, r8
 80103ee:	fa09 f303 	lsl.w	r3, r9, r3
 80103f2:	4313      	orrs	r3, r2
 80103f4:	9304      	str	r3, [sp, #16]
 80103f6:	46a2      	mov	sl, r4
 80103f8:	e7d2      	b.n	80103a0 <_svfiprintf_r+0xa0>
 80103fa:	9b03      	ldr	r3, [sp, #12]
 80103fc:	1d19      	adds	r1, r3, #4
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	9103      	str	r1, [sp, #12]
 8010402:	2b00      	cmp	r3, #0
 8010404:	bfbb      	ittet	lt
 8010406:	425b      	neglt	r3, r3
 8010408:	f042 0202 	orrlt.w	r2, r2, #2
 801040c:	9307      	strge	r3, [sp, #28]
 801040e:	9307      	strlt	r3, [sp, #28]
 8010410:	bfb8      	it	lt
 8010412:	9204      	strlt	r2, [sp, #16]
 8010414:	7823      	ldrb	r3, [r4, #0]
 8010416:	2b2e      	cmp	r3, #46	@ 0x2e
 8010418:	d10a      	bne.n	8010430 <_svfiprintf_r+0x130>
 801041a:	7863      	ldrb	r3, [r4, #1]
 801041c:	2b2a      	cmp	r3, #42	@ 0x2a
 801041e:	d132      	bne.n	8010486 <_svfiprintf_r+0x186>
 8010420:	9b03      	ldr	r3, [sp, #12]
 8010422:	1d1a      	adds	r2, r3, #4
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	9203      	str	r2, [sp, #12]
 8010428:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801042c:	3402      	adds	r4, #2
 801042e:	9305      	str	r3, [sp, #20]
 8010430:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80104f4 <_svfiprintf_r+0x1f4>
 8010434:	7821      	ldrb	r1, [r4, #0]
 8010436:	2203      	movs	r2, #3
 8010438:	4650      	mov	r0, sl
 801043a:	f7ef fed1 	bl	80001e0 <memchr>
 801043e:	b138      	cbz	r0, 8010450 <_svfiprintf_r+0x150>
 8010440:	9b04      	ldr	r3, [sp, #16]
 8010442:	eba0 000a 	sub.w	r0, r0, sl
 8010446:	2240      	movs	r2, #64	@ 0x40
 8010448:	4082      	lsls	r2, r0
 801044a:	4313      	orrs	r3, r2
 801044c:	3401      	adds	r4, #1
 801044e:	9304      	str	r3, [sp, #16]
 8010450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010454:	4824      	ldr	r0, [pc, #144]	@ (80104e8 <_svfiprintf_r+0x1e8>)
 8010456:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801045a:	2206      	movs	r2, #6
 801045c:	f7ef fec0 	bl	80001e0 <memchr>
 8010460:	2800      	cmp	r0, #0
 8010462:	d036      	beq.n	80104d2 <_svfiprintf_r+0x1d2>
 8010464:	4b21      	ldr	r3, [pc, #132]	@ (80104ec <_svfiprintf_r+0x1ec>)
 8010466:	bb1b      	cbnz	r3, 80104b0 <_svfiprintf_r+0x1b0>
 8010468:	9b03      	ldr	r3, [sp, #12]
 801046a:	3307      	adds	r3, #7
 801046c:	f023 0307 	bic.w	r3, r3, #7
 8010470:	3308      	adds	r3, #8
 8010472:	9303      	str	r3, [sp, #12]
 8010474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010476:	4433      	add	r3, r6
 8010478:	9309      	str	r3, [sp, #36]	@ 0x24
 801047a:	e76a      	b.n	8010352 <_svfiprintf_r+0x52>
 801047c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010480:	460c      	mov	r4, r1
 8010482:	2001      	movs	r0, #1
 8010484:	e7a8      	b.n	80103d8 <_svfiprintf_r+0xd8>
 8010486:	2300      	movs	r3, #0
 8010488:	3401      	adds	r4, #1
 801048a:	9305      	str	r3, [sp, #20]
 801048c:	4619      	mov	r1, r3
 801048e:	f04f 0c0a 	mov.w	ip, #10
 8010492:	4620      	mov	r0, r4
 8010494:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010498:	3a30      	subs	r2, #48	@ 0x30
 801049a:	2a09      	cmp	r2, #9
 801049c:	d903      	bls.n	80104a6 <_svfiprintf_r+0x1a6>
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d0c6      	beq.n	8010430 <_svfiprintf_r+0x130>
 80104a2:	9105      	str	r1, [sp, #20]
 80104a4:	e7c4      	b.n	8010430 <_svfiprintf_r+0x130>
 80104a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80104aa:	4604      	mov	r4, r0
 80104ac:	2301      	movs	r3, #1
 80104ae:	e7f0      	b.n	8010492 <_svfiprintf_r+0x192>
 80104b0:	ab03      	add	r3, sp, #12
 80104b2:	9300      	str	r3, [sp, #0]
 80104b4:	462a      	mov	r2, r5
 80104b6:	4b0e      	ldr	r3, [pc, #56]	@ (80104f0 <_svfiprintf_r+0x1f0>)
 80104b8:	a904      	add	r1, sp, #16
 80104ba:	4638      	mov	r0, r7
 80104bc:	f7fd fee2 	bl	800e284 <_printf_float>
 80104c0:	1c42      	adds	r2, r0, #1
 80104c2:	4606      	mov	r6, r0
 80104c4:	d1d6      	bne.n	8010474 <_svfiprintf_r+0x174>
 80104c6:	89ab      	ldrh	r3, [r5, #12]
 80104c8:	065b      	lsls	r3, r3, #25
 80104ca:	f53f af2d 	bmi.w	8010328 <_svfiprintf_r+0x28>
 80104ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80104d0:	e72c      	b.n	801032c <_svfiprintf_r+0x2c>
 80104d2:	ab03      	add	r3, sp, #12
 80104d4:	9300      	str	r3, [sp, #0]
 80104d6:	462a      	mov	r2, r5
 80104d8:	4b05      	ldr	r3, [pc, #20]	@ (80104f0 <_svfiprintf_r+0x1f0>)
 80104da:	a904      	add	r1, sp, #16
 80104dc:	4638      	mov	r0, r7
 80104de:	f7fe f969 	bl	800e7b4 <_printf_i>
 80104e2:	e7ed      	b.n	80104c0 <_svfiprintf_r+0x1c0>
 80104e4:	08011050 	.word	0x08011050
 80104e8:	0801105a 	.word	0x0801105a
 80104ec:	0800e285 	.word	0x0800e285
 80104f0:	08010249 	.word	0x08010249
 80104f4:	08011056 	.word	0x08011056

080104f8 <__sflush_r>:
 80104f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80104fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010500:	0716      	lsls	r6, r2, #28
 8010502:	4605      	mov	r5, r0
 8010504:	460c      	mov	r4, r1
 8010506:	d454      	bmi.n	80105b2 <__sflush_r+0xba>
 8010508:	684b      	ldr	r3, [r1, #4]
 801050a:	2b00      	cmp	r3, #0
 801050c:	dc02      	bgt.n	8010514 <__sflush_r+0x1c>
 801050e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010510:	2b00      	cmp	r3, #0
 8010512:	dd48      	ble.n	80105a6 <__sflush_r+0xae>
 8010514:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010516:	2e00      	cmp	r6, #0
 8010518:	d045      	beq.n	80105a6 <__sflush_r+0xae>
 801051a:	2300      	movs	r3, #0
 801051c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010520:	682f      	ldr	r7, [r5, #0]
 8010522:	6a21      	ldr	r1, [r4, #32]
 8010524:	602b      	str	r3, [r5, #0]
 8010526:	d030      	beq.n	801058a <__sflush_r+0x92>
 8010528:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801052a:	89a3      	ldrh	r3, [r4, #12]
 801052c:	0759      	lsls	r1, r3, #29
 801052e:	d505      	bpl.n	801053c <__sflush_r+0x44>
 8010530:	6863      	ldr	r3, [r4, #4]
 8010532:	1ad2      	subs	r2, r2, r3
 8010534:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010536:	b10b      	cbz	r3, 801053c <__sflush_r+0x44>
 8010538:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801053a:	1ad2      	subs	r2, r2, r3
 801053c:	2300      	movs	r3, #0
 801053e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010540:	6a21      	ldr	r1, [r4, #32]
 8010542:	4628      	mov	r0, r5
 8010544:	47b0      	blx	r6
 8010546:	1c43      	adds	r3, r0, #1
 8010548:	89a3      	ldrh	r3, [r4, #12]
 801054a:	d106      	bne.n	801055a <__sflush_r+0x62>
 801054c:	6829      	ldr	r1, [r5, #0]
 801054e:	291d      	cmp	r1, #29
 8010550:	d82b      	bhi.n	80105aa <__sflush_r+0xb2>
 8010552:	4a2a      	ldr	r2, [pc, #168]	@ (80105fc <__sflush_r+0x104>)
 8010554:	410a      	asrs	r2, r1
 8010556:	07d6      	lsls	r6, r2, #31
 8010558:	d427      	bmi.n	80105aa <__sflush_r+0xb2>
 801055a:	2200      	movs	r2, #0
 801055c:	6062      	str	r2, [r4, #4]
 801055e:	04d9      	lsls	r1, r3, #19
 8010560:	6922      	ldr	r2, [r4, #16]
 8010562:	6022      	str	r2, [r4, #0]
 8010564:	d504      	bpl.n	8010570 <__sflush_r+0x78>
 8010566:	1c42      	adds	r2, r0, #1
 8010568:	d101      	bne.n	801056e <__sflush_r+0x76>
 801056a:	682b      	ldr	r3, [r5, #0]
 801056c:	b903      	cbnz	r3, 8010570 <__sflush_r+0x78>
 801056e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010570:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010572:	602f      	str	r7, [r5, #0]
 8010574:	b1b9      	cbz	r1, 80105a6 <__sflush_r+0xae>
 8010576:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801057a:	4299      	cmp	r1, r3
 801057c:	d002      	beq.n	8010584 <__sflush_r+0x8c>
 801057e:	4628      	mov	r0, r5
 8010580:	f7ff fa96 	bl	800fab0 <_free_r>
 8010584:	2300      	movs	r3, #0
 8010586:	6363      	str	r3, [r4, #52]	@ 0x34
 8010588:	e00d      	b.n	80105a6 <__sflush_r+0xae>
 801058a:	2301      	movs	r3, #1
 801058c:	4628      	mov	r0, r5
 801058e:	47b0      	blx	r6
 8010590:	4602      	mov	r2, r0
 8010592:	1c50      	adds	r0, r2, #1
 8010594:	d1c9      	bne.n	801052a <__sflush_r+0x32>
 8010596:	682b      	ldr	r3, [r5, #0]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d0c6      	beq.n	801052a <__sflush_r+0x32>
 801059c:	2b1d      	cmp	r3, #29
 801059e:	d001      	beq.n	80105a4 <__sflush_r+0xac>
 80105a0:	2b16      	cmp	r3, #22
 80105a2:	d11e      	bne.n	80105e2 <__sflush_r+0xea>
 80105a4:	602f      	str	r7, [r5, #0]
 80105a6:	2000      	movs	r0, #0
 80105a8:	e022      	b.n	80105f0 <__sflush_r+0xf8>
 80105aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105ae:	b21b      	sxth	r3, r3
 80105b0:	e01b      	b.n	80105ea <__sflush_r+0xf2>
 80105b2:	690f      	ldr	r7, [r1, #16]
 80105b4:	2f00      	cmp	r7, #0
 80105b6:	d0f6      	beq.n	80105a6 <__sflush_r+0xae>
 80105b8:	0793      	lsls	r3, r2, #30
 80105ba:	680e      	ldr	r6, [r1, #0]
 80105bc:	bf08      	it	eq
 80105be:	694b      	ldreq	r3, [r1, #20]
 80105c0:	600f      	str	r7, [r1, #0]
 80105c2:	bf18      	it	ne
 80105c4:	2300      	movne	r3, #0
 80105c6:	eba6 0807 	sub.w	r8, r6, r7
 80105ca:	608b      	str	r3, [r1, #8]
 80105cc:	f1b8 0f00 	cmp.w	r8, #0
 80105d0:	dde9      	ble.n	80105a6 <__sflush_r+0xae>
 80105d2:	6a21      	ldr	r1, [r4, #32]
 80105d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80105d6:	4643      	mov	r3, r8
 80105d8:	463a      	mov	r2, r7
 80105da:	4628      	mov	r0, r5
 80105dc:	47b0      	blx	r6
 80105de:	2800      	cmp	r0, #0
 80105e0:	dc08      	bgt.n	80105f4 <__sflush_r+0xfc>
 80105e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105ea:	81a3      	strh	r3, [r4, #12]
 80105ec:	f04f 30ff 	mov.w	r0, #4294967295
 80105f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105f4:	4407      	add	r7, r0
 80105f6:	eba8 0800 	sub.w	r8, r8, r0
 80105fa:	e7e7      	b.n	80105cc <__sflush_r+0xd4>
 80105fc:	dfbffffe 	.word	0xdfbffffe

08010600 <_fflush_r>:
 8010600:	b538      	push	{r3, r4, r5, lr}
 8010602:	690b      	ldr	r3, [r1, #16]
 8010604:	4605      	mov	r5, r0
 8010606:	460c      	mov	r4, r1
 8010608:	b913      	cbnz	r3, 8010610 <_fflush_r+0x10>
 801060a:	2500      	movs	r5, #0
 801060c:	4628      	mov	r0, r5
 801060e:	bd38      	pop	{r3, r4, r5, pc}
 8010610:	b118      	cbz	r0, 801061a <_fflush_r+0x1a>
 8010612:	6a03      	ldr	r3, [r0, #32]
 8010614:	b90b      	cbnz	r3, 801061a <_fflush_r+0x1a>
 8010616:	f7fe fa79 	bl	800eb0c <__sinit>
 801061a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d0f3      	beq.n	801060a <_fflush_r+0xa>
 8010622:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010624:	07d0      	lsls	r0, r2, #31
 8010626:	d404      	bmi.n	8010632 <_fflush_r+0x32>
 8010628:	0599      	lsls	r1, r3, #22
 801062a:	d402      	bmi.n	8010632 <_fflush_r+0x32>
 801062c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801062e:	f7fe fbd8 	bl	800ede2 <__retarget_lock_acquire_recursive>
 8010632:	4628      	mov	r0, r5
 8010634:	4621      	mov	r1, r4
 8010636:	f7ff ff5f 	bl	80104f8 <__sflush_r>
 801063a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801063c:	07da      	lsls	r2, r3, #31
 801063e:	4605      	mov	r5, r0
 8010640:	d4e4      	bmi.n	801060c <_fflush_r+0xc>
 8010642:	89a3      	ldrh	r3, [r4, #12]
 8010644:	059b      	lsls	r3, r3, #22
 8010646:	d4e1      	bmi.n	801060c <_fflush_r+0xc>
 8010648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801064a:	f7fe fbcb 	bl	800ede4 <__retarget_lock_release_recursive>
 801064e:	e7dd      	b.n	801060c <_fflush_r+0xc>

08010650 <memmove>:
 8010650:	4288      	cmp	r0, r1
 8010652:	b510      	push	{r4, lr}
 8010654:	eb01 0402 	add.w	r4, r1, r2
 8010658:	d902      	bls.n	8010660 <memmove+0x10>
 801065a:	4284      	cmp	r4, r0
 801065c:	4623      	mov	r3, r4
 801065e:	d807      	bhi.n	8010670 <memmove+0x20>
 8010660:	1e43      	subs	r3, r0, #1
 8010662:	42a1      	cmp	r1, r4
 8010664:	d008      	beq.n	8010678 <memmove+0x28>
 8010666:	f811 2b01 	ldrb.w	r2, [r1], #1
 801066a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801066e:	e7f8      	b.n	8010662 <memmove+0x12>
 8010670:	4402      	add	r2, r0
 8010672:	4601      	mov	r1, r0
 8010674:	428a      	cmp	r2, r1
 8010676:	d100      	bne.n	801067a <memmove+0x2a>
 8010678:	bd10      	pop	{r4, pc}
 801067a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801067e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010682:	e7f7      	b.n	8010674 <memmove+0x24>

08010684 <__assert_func>:
 8010684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010686:	4614      	mov	r4, r2
 8010688:	461a      	mov	r2, r3
 801068a:	4b09      	ldr	r3, [pc, #36]	@ (80106b0 <__assert_func+0x2c>)
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	4605      	mov	r5, r0
 8010690:	68d8      	ldr	r0, [r3, #12]
 8010692:	b954      	cbnz	r4, 80106aa <__assert_func+0x26>
 8010694:	4b07      	ldr	r3, [pc, #28]	@ (80106b4 <__assert_func+0x30>)
 8010696:	461c      	mov	r4, r3
 8010698:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801069c:	9100      	str	r1, [sp, #0]
 801069e:	462b      	mov	r3, r5
 80106a0:	4905      	ldr	r1, [pc, #20]	@ (80106b8 <__assert_func+0x34>)
 80106a2:	f000 f86f 	bl	8010784 <fiprintf>
 80106a6:	f7fd fc87 	bl	800dfb8 <abort>
 80106aa:	4b04      	ldr	r3, [pc, #16]	@ (80106bc <__assert_func+0x38>)
 80106ac:	e7f4      	b.n	8010698 <__assert_func+0x14>
 80106ae:	bf00      	nop
 80106b0:	200002d8 	.word	0x200002d8
 80106b4:	080110a6 	.word	0x080110a6
 80106b8:	08011078 	.word	0x08011078
 80106bc:	0801106b 	.word	0x0801106b

080106c0 <_calloc_r>:
 80106c0:	b570      	push	{r4, r5, r6, lr}
 80106c2:	fba1 5402 	umull	r5, r4, r1, r2
 80106c6:	b93c      	cbnz	r4, 80106d8 <_calloc_r+0x18>
 80106c8:	4629      	mov	r1, r5
 80106ca:	f7fd fcaf 	bl	800e02c <_malloc_r>
 80106ce:	4606      	mov	r6, r0
 80106d0:	b928      	cbnz	r0, 80106de <_calloc_r+0x1e>
 80106d2:	2600      	movs	r6, #0
 80106d4:	4630      	mov	r0, r6
 80106d6:	bd70      	pop	{r4, r5, r6, pc}
 80106d8:	220c      	movs	r2, #12
 80106da:	6002      	str	r2, [r0, #0]
 80106dc:	e7f9      	b.n	80106d2 <_calloc_r+0x12>
 80106de:	462a      	mov	r2, r5
 80106e0:	4621      	mov	r1, r4
 80106e2:	f7fe faac 	bl	800ec3e <memset>
 80106e6:	e7f5      	b.n	80106d4 <_calloc_r+0x14>

080106e8 <__ascii_mbtowc>:
 80106e8:	b082      	sub	sp, #8
 80106ea:	b901      	cbnz	r1, 80106ee <__ascii_mbtowc+0x6>
 80106ec:	a901      	add	r1, sp, #4
 80106ee:	b142      	cbz	r2, 8010702 <__ascii_mbtowc+0x1a>
 80106f0:	b14b      	cbz	r3, 8010706 <__ascii_mbtowc+0x1e>
 80106f2:	7813      	ldrb	r3, [r2, #0]
 80106f4:	600b      	str	r3, [r1, #0]
 80106f6:	7812      	ldrb	r2, [r2, #0]
 80106f8:	1e10      	subs	r0, r2, #0
 80106fa:	bf18      	it	ne
 80106fc:	2001      	movne	r0, #1
 80106fe:	b002      	add	sp, #8
 8010700:	4770      	bx	lr
 8010702:	4610      	mov	r0, r2
 8010704:	e7fb      	b.n	80106fe <__ascii_mbtowc+0x16>
 8010706:	f06f 0001 	mvn.w	r0, #1
 801070a:	e7f8      	b.n	80106fe <__ascii_mbtowc+0x16>

0801070c <_realloc_r>:
 801070c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010710:	4680      	mov	r8, r0
 8010712:	4615      	mov	r5, r2
 8010714:	460c      	mov	r4, r1
 8010716:	b921      	cbnz	r1, 8010722 <_realloc_r+0x16>
 8010718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801071c:	4611      	mov	r1, r2
 801071e:	f7fd bc85 	b.w	800e02c <_malloc_r>
 8010722:	b92a      	cbnz	r2, 8010730 <_realloc_r+0x24>
 8010724:	f7ff f9c4 	bl	800fab0 <_free_r>
 8010728:	2400      	movs	r4, #0
 801072a:	4620      	mov	r0, r4
 801072c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010730:	f000 f83a 	bl	80107a8 <_malloc_usable_size_r>
 8010734:	4285      	cmp	r5, r0
 8010736:	4606      	mov	r6, r0
 8010738:	d802      	bhi.n	8010740 <_realloc_r+0x34>
 801073a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801073e:	d8f4      	bhi.n	801072a <_realloc_r+0x1e>
 8010740:	4629      	mov	r1, r5
 8010742:	4640      	mov	r0, r8
 8010744:	f7fd fc72 	bl	800e02c <_malloc_r>
 8010748:	4607      	mov	r7, r0
 801074a:	2800      	cmp	r0, #0
 801074c:	d0ec      	beq.n	8010728 <_realloc_r+0x1c>
 801074e:	42b5      	cmp	r5, r6
 8010750:	462a      	mov	r2, r5
 8010752:	4621      	mov	r1, r4
 8010754:	bf28      	it	cs
 8010756:	4632      	movcs	r2, r6
 8010758:	f7fe fb4d 	bl	800edf6 <memcpy>
 801075c:	4621      	mov	r1, r4
 801075e:	4640      	mov	r0, r8
 8010760:	f7ff f9a6 	bl	800fab0 <_free_r>
 8010764:	463c      	mov	r4, r7
 8010766:	e7e0      	b.n	801072a <_realloc_r+0x1e>

08010768 <__ascii_wctomb>:
 8010768:	4603      	mov	r3, r0
 801076a:	4608      	mov	r0, r1
 801076c:	b141      	cbz	r1, 8010780 <__ascii_wctomb+0x18>
 801076e:	2aff      	cmp	r2, #255	@ 0xff
 8010770:	d904      	bls.n	801077c <__ascii_wctomb+0x14>
 8010772:	228a      	movs	r2, #138	@ 0x8a
 8010774:	601a      	str	r2, [r3, #0]
 8010776:	f04f 30ff 	mov.w	r0, #4294967295
 801077a:	4770      	bx	lr
 801077c:	700a      	strb	r2, [r1, #0]
 801077e:	2001      	movs	r0, #1
 8010780:	4770      	bx	lr
	...

08010784 <fiprintf>:
 8010784:	b40e      	push	{r1, r2, r3}
 8010786:	b503      	push	{r0, r1, lr}
 8010788:	4601      	mov	r1, r0
 801078a:	ab03      	add	r3, sp, #12
 801078c:	4805      	ldr	r0, [pc, #20]	@ (80107a4 <fiprintf+0x20>)
 801078e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010792:	6800      	ldr	r0, [r0, #0]
 8010794:	9301      	str	r3, [sp, #4]
 8010796:	f000 f839 	bl	801080c <_vfiprintf_r>
 801079a:	b002      	add	sp, #8
 801079c:	f85d eb04 	ldr.w	lr, [sp], #4
 80107a0:	b003      	add	sp, #12
 80107a2:	4770      	bx	lr
 80107a4:	200002d8 	.word	0x200002d8

080107a8 <_malloc_usable_size_r>:
 80107a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107ac:	1f18      	subs	r0, r3, #4
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	bfbc      	itt	lt
 80107b2:	580b      	ldrlt	r3, [r1, r0]
 80107b4:	18c0      	addlt	r0, r0, r3
 80107b6:	4770      	bx	lr

080107b8 <__sfputc_r>:
 80107b8:	6893      	ldr	r3, [r2, #8]
 80107ba:	3b01      	subs	r3, #1
 80107bc:	2b00      	cmp	r3, #0
 80107be:	b410      	push	{r4}
 80107c0:	6093      	str	r3, [r2, #8]
 80107c2:	da08      	bge.n	80107d6 <__sfputc_r+0x1e>
 80107c4:	6994      	ldr	r4, [r2, #24]
 80107c6:	42a3      	cmp	r3, r4
 80107c8:	db01      	blt.n	80107ce <__sfputc_r+0x16>
 80107ca:	290a      	cmp	r1, #10
 80107cc:	d103      	bne.n	80107d6 <__sfputc_r+0x1e>
 80107ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107d2:	f000 b933 	b.w	8010a3c <__swbuf_r>
 80107d6:	6813      	ldr	r3, [r2, #0]
 80107d8:	1c58      	adds	r0, r3, #1
 80107da:	6010      	str	r0, [r2, #0]
 80107dc:	7019      	strb	r1, [r3, #0]
 80107de:	4608      	mov	r0, r1
 80107e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107e4:	4770      	bx	lr

080107e6 <__sfputs_r>:
 80107e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107e8:	4606      	mov	r6, r0
 80107ea:	460f      	mov	r7, r1
 80107ec:	4614      	mov	r4, r2
 80107ee:	18d5      	adds	r5, r2, r3
 80107f0:	42ac      	cmp	r4, r5
 80107f2:	d101      	bne.n	80107f8 <__sfputs_r+0x12>
 80107f4:	2000      	movs	r0, #0
 80107f6:	e007      	b.n	8010808 <__sfputs_r+0x22>
 80107f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107fc:	463a      	mov	r2, r7
 80107fe:	4630      	mov	r0, r6
 8010800:	f7ff ffda 	bl	80107b8 <__sfputc_r>
 8010804:	1c43      	adds	r3, r0, #1
 8010806:	d1f3      	bne.n	80107f0 <__sfputs_r+0xa>
 8010808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801080c <_vfiprintf_r>:
 801080c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010810:	460d      	mov	r5, r1
 8010812:	b09d      	sub	sp, #116	@ 0x74
 8010814:	4614      	mov	r4, r2
 8010816:	4698      	mov	r8, r3
 8010818:	4606      	mov	r6, r0
 801081a:	b118      	cbz	r0, 8010824 <_vfiprintf_r+0x18>
 801081c:	6a03      	ldr	r3, [r0, #32]
 801081e:	b90b      	cbnz	r3, 8010824 <_vfiprintf_r+0x18>
 8010820:	f7fe f974 	bl	800eb0c <__sinit>
 8010824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010826:	07d9      	lsls	r1, r3, #31
 8010828:	d405      	bmi.n	8010836 <_vfiprintf_r+0x2a>
 801082a:	89ab      	ldrh	r3, [r5, #12]
 801082c:	059a      	lsls	r2, r3, #22
 801082e:	d402      	bmi.n	8010836 <_vfiprintf_r+0x2a>
 8010830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010832:	f7fe fad6 	bl	800ede2 <__retarget_lock_acquire_recursive>
 8010836:	89ab      	ldrh	r3, [r5, #12]
 8010838:	071b      	lsls	r3, r3, #28
 801083a:	d501      	bpl.n	8010840 <_vfiprintf_r+0x34>
 801083c:	692b      	ldr	r3, [r5, #16]
 801083e:	b99b      	cbnz	r3, 8010868 <_vfiprintf_r+0x5c>
 8010840:	4629      	mov	r1, r5
 8010842:	4630      	mov	r0, r6
 8010844:	f000 f938 	bl	8010ab8 <__swsetup_r>
 8010848:	b170      	cbz	r0, 8010868 <_vfiprintf_r+0x5c>
 801084a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801084c:	07dc      	lsls	r4, r3, #31
 801084e:	d504      	bpl.n	801085a <_vfiprintf_r+0x4e>
 8010850:	f04f 30ff 	mov.w	r0, #4294967295
 8010854:	b01d      	add	sp, #116	@ 0x74
 8010856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801085a:	89ab      	ldrh	r3, [r5, #12]
 801085c:	0598      	lsls	r0, r3, #22
 801085e:	d4f7      	bmi.n	8010850 <_vfiprintf_r+0x44>
 8010860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010862:	f7fe fabf 	bl	800ede4 <__retarget_lock_release_recursive>
 8010866:	e7f3      	b.n	8010850 <_vfiprintf_r+0x44>
 8010868:	2300      	movs	r3, #0
 801086a:	9309      	str	r3, [sp, #36]	@ 0x24
 801086c:	2320      	movs	r3, #32
 801086e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010872:	f8cd 800c 	str.w	r8, [sp, #12]
 8010876:	2330      	movs	r3, #48	@ 0x30
 8010878:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010a28 <_vfiprintf_r+0x21c>
 801087c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010880:	f04f 0901 	mov.w	r9, #1
 8010884:	4623      	mov	r3, r4
 8010886:	469a      	mov	sl, r3
 8010888:	f813 2b01 	ldrb.w	r2, [r3], #1
 801088c:	b10a      	cbz	r2, 8010892 <_vfiprintf_r+0x86>
 801088e:	2a25      	cmp	r2, #37	@ 0x25
 8010890:	d1f9      	bne.n	8010886 <_vfiprintf_r+0x7a>
 8010892:	ebba 0b04 	subs.w	fp, sl, r4
 8010896:	d00b      	beq.n	80108b0 <_vfiprintf_r+0xa4>
 8010898:	465b      	mov	r3, fp
 801089a:	4622      	mov	r2, r4
 801089c:	4629      	mov	r1, r5
 801089e:	4630      	mov	r0, r6
 80108a0:	f7ff ffa1 	bl	80107e6 <__sfputs_r>
 80108a4:	3001      	adds	r0, #1
 80108a6:	f000 80a7 	beq.w	80109f8 <_vfiprintf_r+0x1ec>
 80108aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80108ac:	445a      	add	r2, fp
 80108ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80108b0:	f89a 3000 	ldrb.w	r3, [sl]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	f000 809f 	beq.w	80109f8 <_vfiprintf_r+0x1ec>
 80108ba:	2300      	movs	r3, #0
 80108bc:	f04f 32ff 	mov.w	r2, #4294967295
 80108c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108c4:	f10a 0a01 	add.w	sl, sl, #1
 80108c8:	9304      	str	r3, [sp, #16]
 80108ca:	9307      	str	r3, [sp, #28]
 80108cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80108d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80108d2:	4654      	mov	r4, sl
 80108d4:	2205      	movs	r2, #5
 80108d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108da:	4853      	ldr	r0, [pc, #332]	@ (8010a28 <_vfiprintf_r+0x21c>)
 80108dc:	f7ef fc80 	bl	80001e0 <memchr>
 80108e0:	9a04      	ldr	r2, [sp, #16]
 80108e2:	b9d8      	cbnz	r0, 801091c <_vfiprintf_r+0x110>
 80108e4:	06d1      	lsls	r1, r2, #27
 80108e6:	bf44      	itt	mi
 80108e8:	2320      	movmi	r3, #32
 80108ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108ee:	0713      	lsls	r3, r2, #28
 80108f0:	bf44      	itt	mi
 80108f2:	232b      	movmi	r3, #43	@ 0x2b
 80108f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108f8:	f89a 3000 	ldrb.w	r3, [sl]
 80108fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80108fe:	d015      	beq.n	801092c <_vfiprintf_r+0x120>
 8010900:	9a07      	ldr	r2, [sp, #28]
 8010902:	4654      	mov	r4, sl
 8010904:	2000      	movs	r0, #0
 8010906:	f04f 0c0a 	mov.w	ip, #10
 801090a:	4621      	mov	r1, r4
 801090c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010910:	3b30      	subs	r3, #48	@ 0x30
 8010912:	2b09      	cmp	r3, #9
 8010914:	d94b      	bls.n	80109ae <_vfiprintf_r+0x1a2>
 8010916:	b1b0      	cbz	r0, 8010946 <_vfiprintf_r+0x13a>
 8010918:	9207      	str	r2, [sp, #28]
 801091a:	e014      	b.n	8010946 <_vfiprintf_r+0x13a>
 801091c:	eba0 0308 	sub.w	r3, r0, r8
 8010920:	fa09 f303 	lsl.w	r3, r9, r3
 8010924:	4313      	orrs	r3, r2
 8010926:	9304      	str	r3, [sp, #16]
 8010928:	46a2      	mov	sl, r4
 801092a:	e7d2      	b.n	80108d2 <_vfiprintf_r+0xc6>
 801092c:	9b03      	ldr	r3, [sp, #12]
 801092e:	1d19      	adds	r1, r3, #4
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	9103      	str	r1, [sp, #12]
 8010934:	2b00      	cmp	r3, #0
 8010936:	bfbb      	ittet	lt
 8010938:	425b      	neglt	r3, r3
 801093a:	f042 0202 	orrlt.w	r2, r2, #2
 801093e:	9307      	strge	r3, [sp, #28]
 8010940:	9307      	strlt	r3, [sp, #28]
 8010942:	bfb8      	it	lt
 8010944:	9204      	strlt	r2, [sp, #16]
 8010946:	7823      	ldrb	r3, [r4, #0]
 8010948:	2b2e      	cmp	r3, #46	@ 0x2e
 801094a:	d10a      	bne.n	8010962 <_vfiprintf_r+0x156>
 801094c:	7863      	ldrb	r3, [r4, #1]
 801094e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010950:	d132      	bne.n	80109b8 <_vfiprintf_r+0x1ac>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	1d1a      	adds	r2, r3, #4
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	9203      	str	r2, [sp, #12]
 801095a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801095e:	3402      	adds	r4, #2
 8010960:	9305      	str	r3, [sp, #20]
 8010962:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010a38 <_vfiprintf_r+0x22c>
 8010966:	7821      	ldrb	r1, [r4, #0]
 8010968:	2203      	movs	r2, #3
 801096a:	4650      	mov	r0, sl
 801096c:	f7ef fc38 	bl	80001e0 <memchr>
 8010970:	b138      	cbz	r0, 8010982 <_vfiprintf_r+0x176>
 8010972:	9b04      	ldr	r3, [sp, #16]
 8010974:	eba0 000a 	sub.w	r0, r0, sl
 8010978:	2240      	movs	r2, #64	@ 0x40
 801097a:	4082      	lsls	r2, r0
 801097c:	4313      	orrs	r3, r2
 801097e:	3401      	adds	r4, #1
 8010980:	9304      	str	r3, [sp, #16]
 8010982:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010986:	4829      	ldr	r0, [pc, #164]	@ (8010a2c <_vfiprintf_r+0x220>)
 8010988:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801098c:	2206      	movs	r2, #6
 801098e:	f7ef fc27 	bl	80001e0 <memchr>
 8010992:	2800      	cmp	r0, #0
 8010994:	d03f      	beq.n	8010a16 <_vfiprintf_r+0x20a>
 8010996:	4b26      	ldr	r3, [pc, #152]	@ (8010a30 <_vfiprintf_r+0x224>)
 8010998:	bb1b      	cbnz	r3, 80109e2 <_vfiprintf_r+0x1d6>
 801099a:	9b03      	ldr	r3, [sp, #12]
 801099c:	3307      	adds	r3, #7
 801099e:	f023 0307 	bic.w	r3, r3, #7
 80109a2:	3308      	adds	r3, #8
 80109a4:	9303      	str	r3, [sp, #12]
 80109a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109a8:	443b      	add	r3, r7
 80109aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80109ac:	e76a      	b.n	8010884 <_vfiprintf_r+0x78>
 80109ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80109b2:	460c      	mov	r4, r1
 80109b4:	2001      	movs	r0, #1
 80109b6:	e7a8      	b.n	801090a <_vfiprintf_r+0xfe>
 80109b8:	2300      	movs	r3, #0
 80109ba:	3401      	adds	r4, #1
 80109bc:	9305      	str	r3, [sp, #20]
 80109be:	4619      	mov	r1, r3
 80109c0:	f04f 0c0a 	mov.w	ip, #10
 80109c4:	4620      	mov	r0, r4
 80109c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109ca:	3a30      	subs	r2, #48	@ 0x30
 80109cc:	2a09      	cmp	r2, #9
 80109ce:	d903      	bls.n	80109d8 <_vfiprintf_r+0x1cc>
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d0c6      	beq.n	8010962 <_vfiprintf_r+0x156>
 80109d4:	9105      	str	r1, [sp, #20]
 80109d6:	e7c4      	b.n	8010962 <_vfiprintf_r+0x156>
 80109d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80109dc:	4604      	mov	r4, r0
 80109de:	2301      	movs	r3, #1
 80109e0:	e7f0      	b.n	80109c4 <_vfiprintf_r+0x1b8>
 80109e2:	ab03      	add	r3, sp, #12
 80109e4:	9300      	str	r3, [sp, #0]
 80109e6:	462a      	mov	r2, r5
 80109e8:	4b12      	ldr	r3, [pc, #72]	@ (8010a34 <_vfiprintf_r+0x228>)
 80109ea:	a904      	add	r1, sp, #16
 80109ec:	4630      	mov	r0, r6
 80109ee:	f7fd fc49 	bl	800e284 <_printf_float>
 80109f2:	4607      	mov	r7, r0
 80109f4:	1c78      	adds	r0, r7, #1
 80109f6:	d1d6      	bne.n	80109a6 <_vfiprintf_r+0x19a>
 80109f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109fa:	07d9      	lsls	r1, r3, #31
 80109fc:	d405      	bmi.n	8010a0a <_vfiprintf_r+0x1fe>
 80109fe:	89ab      	ldrh	r3, [r5, #12]
 8010a00:	059a      	lsls	r2, r3, #22
 8010a02:	d402      	bmi.n	8010a0a <_vfiprintf_r+0x1fe>
 8010a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a06:	f7fe f9ed 	bl	800ede4 <__retarget_lock_release_recursive>
 8010a0a:	89ab      	ldrh	r3, [r5, #12]
 8010a0c:	065b      	lsls	r3, r3, #25
 8010a0e:	f53f af1f 	bmi.w	8010850 <_vfiprintf_r+0x44>
 8010a12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a14:	e71e      	b.n	8010854 <_vfiprintf_r+0x48>
 8010a16:	ab03      	add	r3, sp, #12
 8010a18:	9300      	str	r3, [sp, #0]
 8010a1a:	462a      	mov	r2, r5
 8010a1c:	4b05      	ldr	r3, [pc, #20]	@ (8010a34 <_vfiprintf_r+0x228>)
 8010a1e:	a904      	add	r1, sp, #16
 8010a20:	4630      	mov	r0, r6
 8010a22:	f7fd fec7 	bl	800e7b4 <_printf_i>
 8010a26:	e7e4      	b.n	80109f2 <_vfiprintf_r+0x1e6>
 8010a28:	08011050 	.word	0x08011050
 8010a2c:	0801105a 	.word	0x0801105a
 8010a30:	0800e285 	.word	0x0800e285
 8010a34:	080107e7 	.word	0x080107e7
 8010a38:	08011056 	.word	0x08011056

08010a3c <__swbuf_r>:
 8010a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a3e:	460e      	mov	r6, r1
 8010a40:	4614      	mov	r4, r2
 8010a42:	4605      	mov	r5, r0
 8010a44:	b118      	cbz	r0, 8010a4e <__swbuf_r+0x12>
 8010a46:	6a03      	ldr	r3, [r0, #32]
 8010a48:	b90b      	cbnz	r3, 8010a4e <__swbuf_r+0x12>
 8010a4a:	f7fe f85f 	bl	800eb0c <__sinit>
 8010a4e:	69a3      	ldr	r3, [r4, #24]
 8010a50:	60a3      	str	r3, [r4, #8]
 8010a52:	89a3      	ldrh	r3, [r4, #12]
 8010a54:	071a      	lsls	r2, r3, #28
 8010a56:	d501      	bpl.n	8010a5c <__swbuf_r+0x20>
 8010a58:	6923      	ldr	r3, [r4, #16]
 8010a5a:	b943      	cbnz	r3, 8010a6e <__swbuf_r+0x32>
 8010a5c:	4621      	mov	r1, r4
 8010a5e:	4628      	mov	r0, r5
 8010a60:	f000 f82a 	bl	8010ab8 <__swsetup_r>
 8010a64:	b118      	cbz	r0, 8010a6e <__swbuf_r+0x32>
 8010a66:	f04f 37ff 	mov.w	r7, #4294967295
 8010a6a:	4638      	mov	r0, r7
 8010a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a6e:	6823      	ldr	r3, [r4, #0]
 8010a70:	6922      	ldr	r2, [r4, #16]
 8010a72:	1a98      	subs	r0, r3, r2
 8010a74:	6963      	ldr	r3, [r4, #20]
 8010a76:	b2f6      	uxtb	r6, r6
 8010a78:	4283      	cmp	r3, r0
 8010a7a:	4637      	mov	r7, r6
 8010a7c:	dc05      	bgt.n	8010a8a <__swbuf_r+0x4e>
 8010a7e:	4621      	mov	r1, r4
 8010a80:	4628      	mov	r0, r5
 8010a82:	f7ff fdbd 	bl	8010600 <_fflush_r>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	d1ed      	bne.n	8010a66 <__swbuf_r+0x2a>
 8010a8a:	68a3      	ldr	r3, [r4, #8]
 8010a8c:	3b01      	subs	r3, #1
 8010a8e:	60a3      	str	r3, [r4, #8]
 8010a90:	6823      	ldr	r3, [r4, #0]
 8010a92:	1c5a      	adds	r2, r3, #1
 8010a94:	6022      	str	r2, [r4, #0]
 8010a96:	701e      	strb	r6, [r3, #0]
 8010a98:	6962      	ldr	r2, [r4, #20]
 8010a9a:	1c43      	adds	r3, r0, #1
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	d004      	beq.n	8010aaa <__swbuf_r+0x6e>
 8010aa0:	89a3      	ldrh	r3, [r4, #12]
 8010aa2:	07db      	lsls	r3, r3, #31
 8010aa4:	d5e1      	bpl.n	8010a6a <__swbuf_r+0x2e>
 8010aa6:	2e0a      	cmp	r6, #10
 8010aa8:	d1df      	bne.n	8010a6a <__swbuf_r+0x2e>
 8010aaa:	4621      	mov	r1, r4
 8010aac:	4628      	mov	r0, r5
 8010aae:	f7ff fda7 	bl	8010600 <_fflush_r>
 8010ab2:	2800      	cmp	r0, #0
 8010ab4:	d0d9      	beq.n	8010a6a <__swbuf_r+0x2e>
 8010ab6:	e7d6      	b.n	8010a66 <__swbuf_r+0x2a>

08010ab8 <__swsetup_r>:
 8010ab8:	b538      	push	{r3, r4, r5, lr}
 8010aba:	4b29      	ldr	r3, [pc, #164]	@ (8010b60 <__swsetup_r+0xa8>)
 8010abc:	4605      	mov	r5, r0
 8010abe:	6818      	ldr	r0, [r3, #0]
 8010ac0:	460c      	mov	r4, r1
 8010ac2:	b118      	cbz	r0, 8010acc <__swsetup_r+0x14>
 8010ac4:	6a03      	ldr	r3, [r0, #32]
 8010ac6:	b90b      	cbnz	r3, 8010acc <__swsetup_r+0x14>
 8010ac8:	f7fe f820 	bl	800eb0c <__sinit>
 8010acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ad0:	0719      	lsls	r1, r3, #28
 8010ad2:	d422      	bmi.n	8010b1a <__swsetup_r+0x62>
 8010ad4:	06da      	lsls	r2, r3, #27
 8010ad6:	d407      	bmi.n	8010ae8 <__swsetup_r+0x30>
 8010ad8:	2209      	movs	r2, #9
 8010ada:	602a      	str	r2, [r5, #0]
 8010adc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ae0:	81a3      	strh	r3, [r4, #12]
 8010ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8010ae6:	e033      	b.n	8010b50 <__swsetup_r+0x98>
 8010ae8:	0758      	lsls	r0, r3, #29
 8010aea:	d512      	bpl.n	8010b12 <__swsetup_r+0x5a>
 8010aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010aee:	b141      	cbz	r1, 8010b02 <__swsetup_r+0x4a>
 8010af0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010af4:	4299      	cmp	r1, r3
 8010af6:	d002      	beq.n	8010afe <__swsetup_r+0x46>
 8010af8:	4628      	mov	r0, r5
 8010afa:	f7fe ffd9 	bl	800fab0 <_free_r>
 8010afe:	2300      	movs	r3, #0
 8010b00:	6363      	str	r3, [r4, #52]	@ 0x34
 8010b02:	89a3      	ldrh	r3, [r4, #12]
 8010b04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010b08:	81a3      	strh	r3, [r4, #12]
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	6063      	str	r3, [r4, #4]
 8010b0e:	6923      	ldr	r3, [r4, #16]
 8010b10:	6023      	str	r3, [r4, #0]
 8010b12:	89a3      	ldrh	r3, [r4, #12]
 8010b14:	f043 0308 	orr.w	r3, r3, #8
 8010b18:	81a3      	strh	r3, [r4, #12]
 8010b1a:	6923      	ldr	r3, [r4, #16]
 8010b1c:	b94b      	cbnz	r3, 8010b32 <__swsetup_r+0x7a>
 8010b1e:	89a3      	ldrh	r3, [r4, #12]
 8010b20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b28:	d003      	beq.n	8010b32 <__swsetup_r+0x7a>
 8010b2a:	4621      	mov	r1, r4
 8010b2c:	4628      	mov	r0, r5
 8010b2e:	f000 f83f 	bl	8010bb0 <__smakebuf_r>
 8010b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b36:	f013 0201 	ands.w	r2, r3, #1
 8010b3a:	d00a      	beq.n	8010b52 <__swsetup_r+0x9a>
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	60a2      	str	r2, [r4, #8]
 8010b40:	6962      	ldr	r2, [r4, #20]
 8010b42:	4252      	negs	r2, r2
 8010b44:	61a2      	str	r2, [r4, #24]
 8010b46:	6922      	ldr	r2, [r4, #16]
 8010b48:	b942      	cbnz	r2, 8010b5c <__swsetup_r+0xa4>
 8010b4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010b4e:	d1c5      	bne.n	8010adc <__swsetup_r+0x24>
 8010b50:	bd38      	pop	{r3, r4, r5, pc}
 8010b52:	0799      	lsls	r1, r3, #30
 8010b54:	bf58      	it	pl
 8010b56:	6962      	ldrpl	r2, [r4, #20]
 8010b58:	60a2      	str	r2, [r4, #8]
 8010b5a:	e7f4      	b.n	8010b46 <__swsetup_r+0x8e>
 8010b5c:	2000      	movs	r0, #0
 8010b5e:	e7f7      	b.n	8010b50 <__swsetup_r+0x98>
 8010b60:	200002d8 	.word	0x200002d8

08010b64 <__swhatbuf_r>:
 8010b64:	b570      	push	{r4, r5, r6, lr}
 8010b66:	460c      	mov	r4, r1
 8010b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b6c:	2900      	cmp	r1, #0
 8010b6e:	b096      	sub	sp, #88	@ 0x58
 8010b70:	4615      	mov	r5, r2
 8010b72:	461e      	mov	r6, r3
 8010b74:	da0d      	bge.n	8010b92 <__swhatbuf_r+0x2e>
 8010b76:	89a3      	ldrh	r3, [r4, #12]
 8010b78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010b7c:	f04f 0100 	mov.w	r1, #0
 8010b80:	bf14      	ite	ne
 8010b82:	2340      	movne	r3, #64	@ 0x40
 8010b84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010b88:	2000      	movs	r0, #0
 8010b8a:	6031      	str	r1, [r6, #0]
 8010b8c:	602b      	str	r3, [r5, #0]
 8010b8e:	b016      	add	sp, #88	@ 0x58
 8010b90:	bd70      	pop	{r4, r5, r6, pc}
 8010b92:	466a      	mov	r2, sp
 8010b94:	f000 f848 	bl	8010c28 <_fstat_r>
 8010b98:	2800      	cmp	r0, #0
 8010b9a:	dbec      	blt.n	8010b76 <__swhatbuf_r+0x12>
 8010b9c:	9901      	ldr	r1, [sp, #4]
 8010b9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010ba2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010ba6:	4259      	negs	r1, r3
 8010ba8:	4159      	adcs	r1, r3
 8010baa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bae:	e7eb      	b.n	8010b88 <__swhatbuf_r+0x24>

08010bb0 <__smakebuf_r>:
 8010bb0:	898b      	ldrh	r3, [r1, #12]
 8010bb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010bb4:	079d      	lsls	r5, r3, #30
 8010bb6:	4606      	mov	r6, r0
 8010bb8:	460c      	mov	r4, r1
 8010bba:	d507      	bpl.n	8010bcc <__smakebuf_r+0x1c>
 8010bbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010bc0:	6023      	str	r3, [r4, #0]
 8010bc2:	6123      	str	r3, [r4, #16]
 8010bc4:	2301      	movs	r3, #1
 8010bc6:	6163      	str	r3, [r4, #20]
 8010bc8:	b003      	add	sp, #12
 8010bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bcc:	ab01      	add	r3, sp, #4
 8010bce:	466a      	mov	r2, sp
 8010bd0:	f7ff ffc8 	bl	8010b64 <__swhatbuf_r>
 8010bd4:	9f00      	ldr	r7, [sp, #0]
 8010bd6:	4605      	mov	r5, r0
 8010bd8:	4639      	mov	r1, r7
 8010bda:	4630      	mov	r0, r6
 8010bdc:	f7fd fa26 	bl	800e02c <_malloc_r>
 8010be0:	b948      	cbnz	r0, 8010bf6 <__smakebuf_r+0x46>
 8010be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010be6:	059a      	lsls	r2, r3, #22
 8010be8:	d4ee      	bmi.n	8010bc8 <__smakebuf_r+0x18>
 8010bea:	f023 0303 	bic.w	r3, r3, #3
 8010bee:	f043 0302 	orr.w	r3, r3, #2
 8010bf2:	81a3      	strh	r3, [r4, #12]
 8010bf4:	e7e2      	b.n	8010bbc <__smakebuf_r+0xc>
 8010bf6:	89a3      	ldrh	r3, [r4, #12]
 8010bf8:	6020      	str	r0, [r4, #0]
 8010bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bfe:	81a3      	strh	r3, [r4, #12]
 8010c00:	9b01      	ldr	r3, [sp, #4]
 8010c02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c06:	b15b      	cbz	r3, 8010c20 <__smakebuf_r+0x70>
 8010c08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c0c:	4630      	mov	r0, r6
 8010c0e:	f000 f81d 	bl	8010c4c <_isatty_r>
 8010c12:	b128      	cbz	r0, 8010c20 <__smakebuf_r+0x70>
 8010c14:	89a3      	ldrh	r3, [r4, #12]
 8010c16:	f023 0303 	bic.w	r3, r3, #3
 8010c1a:	f043 0301 	orr.w	r3, r3, #1
 8010c1e:	81a3      	strh	r3, [r4, #12]
 8010c20:	89a3      	ldrh	r3, [r4, #12]
 8010c22:	431d      	orrs	r5, r3
 8010c24:	81a5      	strh	r5, [r4, #12]
 8010c26:	e7cf      	b.n	8010bc8 <__smakebuf_r+0x18>

08010c28 <_fstat_r>:
 8010c28:	b538      	push	{r3, r4, r5, lr}
 8010c2a:	4d07      	ldr	r5, [pc, #28]	@ (8010c48 <_fstat_r+0x20>)
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	4604      	mov	r4, r0
 8010c30:	4608      	mov	r0, r1
 8010c32:	4611      	mov	r1, r2
 8010c34:	602b      	str	r3, [r5, #0]
 8010c36:	f7f3 fb1d 	bl	8004274 <_fstat>
 8010c3a:	1c43      	adds	r3, r0, #1
 8010c3c:	d102      	bne.n	8010c44 <_fstat_r+0x1c>
 8010c3e:	682b      	ldr	r3, [r5, #0]
 8010c40:	b103      	cbz	r3, 8010c44 <_fstat_r+0x1c>
 8010c42:	6023      	str	r3, [r4, #0]
 8010c44:	bd38      	pop	{r3, r4, r5, pc}
 8010c46:	bf00      	nop
 8010c48:	20000a38 	.word	0x20000a38

08010c4c <_isatty_r>:
 8010c4c:	b538      	push	{r3, r4, r5, lr}
 8010c4e:	4d06      	ldr	r5, [pc, #24]	@ (8010c68 <_isatty_r+0x1c>)
 8010c50:	2300      	movs	r3, #0
 8010c52:	4604      	mov	r4, r0
 8010c54:	4608      	mov	r0, r1
 8010c56:	602b      	str	r3, [r5, #0]
 8010c58:	f7f3 fb1c 	bl	8004294 <_isatty>
 8010c5c:	1c43      	adds	r3, r0, #1
 8010c5e:	d102      	bne.n	8010c66 <_isatty_r+0x1a>
 8010c60:	682b      	ldr	r3, [r5, #0]
 8010c62:	b103      	cbz	r3, 8010c66 <_isatty_r+0x1a>
 8010c64:	6023      	str	r3, [r4, #0]
 8010c66:	bd38      	pop	{r3, r4, r5, pc}
 8010c68:	20000a38 	.word	0x20000a38

08010c6c <_init>:
 8010c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c6e:	bf00      	nop
 8010c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c72:	bc08      	pop	{r3}
 8010c74:	469e      	mov	lr, r3
 8010c76:	4770      	bx	lr

08010c78 <_fini>:
 8010c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c7a:	bf00      	nop
 8010c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c7e:	bc08      	pop	{r3}
 8010c80:	469e      	mov	lr, r3
 8010c82:	4770      	bx	lr
