$date
	Thu Feb 27 00:13:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testPriorityEncoder $end
$var wire 3 ! o [2:0] $end
$var reg 1 " clk $end
$var reg 8 # i [7:0] $end
$var reg 8 $ p [7:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & o1 $end
$var wire 1 ' o2 $end
$var wire 1 ( o3 $end
$var wire 1 ) p0 $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 - p4 $end
$var wire 1 . p5 $end
$var wire 1 / p6 $end
$var wire 1 0 p7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
1%
bx $
bx #
0"
bx !
$end
#10
b0 #
1"
#20
0"
0%
#30
0'
1&
b101 !
1(
0)
0*
1+
0,
0-
1.
0/
00
b1 #
b100100 $
1"
#40
0"
#50
b111 !
1'
1)
0+
0.
10
b10 #
b10000001 $
1"
#60
0"
#70
0)
1-
b11 #
b1001 $
1"
#80
0"
#90
1*
1+
0-
1/
b100 #
b1100011 $
1"
#100
0"
#110
0*
0+
1-
1.
0/
b101 #
b1101 $
1"
#120
0"
#130
1)
b110 #
b10001101 $
1"
#140
0"
#150
0)
1*
1+
0-
b111 #
b1100101 $
1"
#160
0"
#170
0(
b110 !
1'
0*
0+
1,
0.
1/
00
b1000 #
b10010 $
1"
#180
0"
#190
b111 !
1(
0,
0/
10
b1001 #
b1 $
1"
#200
0"
#210
1-
1.
b1010 #
b1101 $
1"
#220
0"
#230
0(
b110 !
1'
1*
1+
1,
0-
1/
00
b1011 #
b1110110 $
1"
#240
0"
