
blink_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fa8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08009148  08009148  00019148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800962c  0800962c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800962c  0800962c  0001962c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009634  08009634  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009634  08009634  00019634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009638  08009638  00019638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800963c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  200001e0  0800981c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  0800981c  000203dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0bf  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c98  00000000  00000000  0002e2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  0002ff68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca0  00000000  00000000  00030cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018124  00000000  00000000  00031960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec35  00000000  00000000  00049a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b20c  00000000  00000000  000586b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f38c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e38  00000000  00000000  000f3918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009130 	.word	0x08009130

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009130 	.word	0x08009130

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <update_rotary_encoder>:

	uint32_t previous_time;
} rotary_encoder;


void update_rotary_encoder(rotary_encoder* encoder, TIM_HandleTypeDef *htim) {
 8001008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800100c:	b086      	sub	sp, #24
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
	uint32_t current_count = __HAL_TIM_GET_COUNTER(htim);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101a:	613b      	str	r3, [r7, #16]
	uint32_t current_time = HAL_GetTick();
 800101c:	f000 ff18 	bl	8001e50 <HAL_GetTick>
 8001020:	60f8      	str	r0, [r7, #12]

	if (encoder->previous_count == current_count) {
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	429a      	cmp	r2, r3
 800102a:	d103      	bne.n	8001034 <update_rotary_encoder+0x2c>
		encoder->velocity_in_ticks_per_iteration = 0;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	e039      	b.n	80010a8 <update_rotary_encoder+0xa0>

	} else if (current_count > encoder->previous_count) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	429a      	cmp	r2, r3
 800103c:	d91a      	bls.n	8001074 <update_rotary_encoder+0x6c>

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) {
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0310 	and.w	r3, r3, #16
 8001048:	2b10      	cmp	r3, #16
 800104a:	d10b      	bne.n	8001064 <update_rotary_encoder+0x5c>
			// underflow happened, AUTORELOAD value is the max timer register size (2^32 - 1)
			encoder->velocity_in_ticks_per_iteration = -encoder->previous_count - (__HAL_TIM_GET_AUTORELOAD(htim) - current_count);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	1ad2      	subs	r2, r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	461a      	mov	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	e021      	b.n	80010a8 <update_rotary_encoder+0xa0>
		} else {
			encoder->velocity_in_ticks_per_iteration = current_count - encoder->previous_count;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	461a      	mov	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	e019      	b.n	80010a8 <update_rotary_encoder+0xa0>
		}

	} else {

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) {
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0310 	and.w	r3, r3, #16
 800107e:	2b10      	cmp	r3, #16
 8001080:	d107      	bne.n	8001092 <update_rotary_encoder+0x8a>
			encoder->velocity_in_ticks_per_iteration = current_count - encoder->previous_count;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	461a      	mov	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	e00a      	b.n	80010a8 <update_rotary_encoder+0xa0>
		} else {
			// overflow happened, AUTORELOAD value is the max timer register size (2^32 - 1)
			encoder->velocity_in_ticks_per_iteration = (__HAL_TIM_GET_AUTORELOAD(htim) - encoder->previous_count) + current_count;
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	1ad2      	subs	r2, r2, r3
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	4413      	add	r3, r2
 80010a2:	461a      	mov	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	605a      	str	r2, [r3, #4]
		}
	}

	float elapsed_time_seconds;

	if (current_time >= encoder->previous_time) {
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a1b      	ldr	r3, [r3, #32]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d30e      	bcc.n	80010d0 <update_rotary_encoder+0xc8>
		// overflow happened
		elapsed_time_seconds = (current_time - encoder->previous_time) / 1000.0f;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a1b      	ldr	r3, [r3, #32]
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	ee07 3a90 	vmov	s15, r3
 80010be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010c2:	eddf 6a41 	vldr	s13, [pc, #260]	; 80011c8 <update_rotary_encoder+0x1c0>
 80010c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ca:	edc7 7a05 	vstr	s15, [r7, #20]
 80010ce:	e00e      	b.n	80010ee <update_rotary_encoder+0xe6>
	} else {
		elapsed_time_seconds = (UINT32_MAX - current_time + encoder->previous_time) / 1000.0f;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a1a      	ldr	r2, [r3, #32]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	3b01      	subs	r3, #1
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e2:	eddf 6a39 	vldr	s13, [pc, #228]	; 80011c8 <update_rotary_encoder+0x1c0>
 80010e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ea:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	encoder->velocity_in_radian_per_second =  (double) encoder->velocity_in_ticks_per_iteration / ENCODER_TICKS_PER_REVOLUTION * 2 * PI / elapsed_time_seconds;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fa1e 	bl	8000534 <__aeabi_i2d>
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	4b33      	ldr	r3, [pc, #204]	; (80011cc <update_rotary_encoder+0x1c4>)
 80010fe:	f7ff fbad 	bl	800085c <__aeabi_ddiv>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	4610      	mov	r0, r2
 8001108:	4619      	mov	r1, r3
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	f7ff f8c5 	bl	800029c <__adddf3>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4610      	mov	r0, r2
 8001118:	4619      	mov	r1, r3
 800111a:	a329      	add	r3, pc, #164	; (adr r3, 80011c0 <update_rotary_encoder+0x1b8>)
 800111c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001120:	f7ff fa72 	bl	8000608 <__aeabi_dmul>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4692      	mov	sl, r2
 800112a:	469b      	mov	fp, r3
 800112c:	6978      	ldr	r0, [r7, #20]
 800112e:	f7ff fa13 	bl	8000558 <__aeabi_f2d>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4650      	mov	r0, sl
 8001138:	4659      	mov	r1, fp
 800113a:	f7ff fb8f 	bl	800085c <__aeabi_ddiv>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	e9c1 2304 	strd	r2, r3, [r1, #16]

	encoder->angle_in_ticks += encoder->velocity_in_ticks_per_iteration;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	6849      	ldr	r1, [r1, #4]
 8001152:	17c8      	asrs	r0, r1, #31
 8001154:	460c      	mov	r4, r1
 8001156:	4605      	mov	r5, r0
 8001158:	eb12 0804 	adds.w	r8, r2, r4
 800115c:	eb43 0905 	adc.w	r9, r3, r5
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	e9c3 8902 	strd	r8, r9, [r3, #8]
	encoder->angle_in_radian = (double) encoder->angle_in_ticks / ENCODER_TICKS_PER_REVOLUTION * 2 * PI;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	f7ff fa1c 	bl	80005ac <__aeabi_l2d>
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <update_rotary_encoder+0x1c4>)
 800117a:	f7ff fb6f 	bl	800085c <__aeabi_ddiv>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	f7ff f887 	bl	800029c <__adddf3>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	4610      	mov	r0, r2
 8001194:	4619      	mov	r1, r3
 8001196:	a30a      	add	r3, pc, #40	; (adr r3, 80011c0 <update_rotary_encoder+0x1b8>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff fa34 	bl	8000608 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	e9c1 2306 	strd	r2, r3, [r1, #24]

	encoder->previous_count = current_count;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	601a      	str	r2, [r3, #0]
	encoder->previous_time = current_time;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	621a      	str	r2, [r3, #32]
}
 80011b6:	bf00      	nop
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80011c0:	54442d18 	.word	0x54442d18
 80011c4:	400921fb 	.word	0x400921fb
 80011c8:	447a0000 	.word	0x447a0000
 80011cc:	409f4000 	.word	0x409f4000

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b096      	sub	sp, #88	; 0x58
 80011d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d6:	f000 fdd5 	bl	8001d84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011da:	f000 f87b 	bl	80012d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011de:	f000 fa7f 	bl	80016e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011e2:	f000 fa53 	bl	800168c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80011e6:	f000 f989 	bl	80014fc <MX_TIM2_Init>
  MX_ADC1_Init();
 80011ea:	f000 f8dd 	bl	80013a8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80011ee:	f000 f92d 	bl	800144c <MX_TIM1_Init>
  MX_TIM4_Init();
 80011f2:	f000 f9f7 	bl	80015e4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80011f6:	213c      	movs	r1, #60	; 0x3c
 80011f8:	4830      	ldr	r0, [pc, #192]	; (80012bc <main+0xec>)
 80011fa:	f002 f9c1 	bl	8003580 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80011fe:	213c      	movs	r1, #60	; 0x3c
 8001200:	482f      	ldr	r0, [pc, #188]	; (80012c0 <main+0xf0>)
 8001202:	f002 f9bd 	bl	8003580 <HAL_TIM_Encoder_Start_IT>

  rotary_encoder encoder1;
  encoder1.angle_in_ticks = 0;
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	f04f 0300 	mov.w	r3, #0
 800120e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  encoder1.previous_count = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
  encoder1.velocity_in_ticks_per_iteration = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
  encoder1.velocity_in_radian_per_second = 0;
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  encoder1.angle_in_radian = 0;
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	f04f 0300 	mov.w	r3, #0
 800122e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  encoder1.previous_time = HAL_GetTick();
 8001232:	f000 fe0d 	bl	8001e50 <HAL_GetTick>
 8001236:	4603      	mov	r3, r0
 8001238:	64bb      	str	r3, [r7, #72]	; 0x48

  rotary_encoder motor_encoder;
  motor_encoder.angle_in_ticks = 0;
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	f04f 0300 	mov.w	r3, #0
 8001242:	e9c7 2302 	strd	r2, r3, [r7, #8]
  motor_encoder.previous_count = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
  motor_encoder.velocity_in_ticks_per_iteration = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
  motor_encoder.velocity_in_radian_per_second = 0;
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	e9c7 2304 	strd	r2, r3, [r7, #16]
  motor_encoder.angle_in_radian = 0;
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	f04f 0300 	mov.w	r3, #0
 8001262:	e9c7 2306 	strd	r2, r3, [r7, #24]
  motor_encoder.previous_time = HAL_GetTick();
 8001266:	f000 fdf3 	bl	8001e50 <HAL_GetTick>
 800126a:	4603      	mov	r3, r0
 800126c:	623b      	str	r3, [r7, #32]

  // setup motor

  TIM2->CCR3 = 0;
 800126e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001272:	2200      	movs	r2, #0
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001276:	2108      	movs	r1, #8
 8001278:	4812      	ldr	r0, [pc, #72]	; (80012c4 <main+0xf4>)
 800127a:	f002 f82b 	bl	80032d4 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// Encoder loop
	update_rotary_encoder(&encoder1, &htim4);
 800127e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001282:	490f      	ldr	r1, [pc, #60]	; (80012c0 <main+0xf0>)
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff febf 	bl	8001008 <update_rotary_encoder>
	update_rotary_encoder(&motor_encoder, &htim1);
 800128a:	463b      	mov	r3, r7
 800128c:	490b      	ldr	r1, [pc, #44]	; (80012bc <main+0xec>)
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff feba 	bl	8001008 <update_rotary_encoder>

//	// UART communication
	sprintf(uart_message, "motor angle: %f njihalo angle: %f \n\r", motor_encoder.angle_in_radian, encoder1.angle_in_radian);
 8001294:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001298:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800129c:	e9cd 2300 	strd	r2, r3, [sp]
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4908      	ldr	r1, [pc, #32]	; (80012c8 <main+0xf8>)
 80012a6:	4809      	ldr	r0, [pc, #36]	; (80012cc <main+0xfc>)
 80012a8:	f004 f950 	bl	800554c <siprintf>
	HAL_UART_Transmit(&huart2, uart_message, sizeof(uart_message), HAL_MAX_DELAY);
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012b0:	2264      	movs	r2, #100	; 0x64
 80012b2:	4906      	ldr	r1, [pc, #24]	; (80012cc <main+0xfc>)
 80012b4:	4806      	ldr	r0, [pc, #24]	; (80012d0 <main+0x100>)
 80012b6:	f002 ff22 	bl	80040fe <HAL_UART_Transmit>
  {
 80012ba:	e7e0      	b.n	800127e <main+0xae>
 80012bc:	20000244 	.word	0x20000244
 80012c0:	200002d4 	.word	0x200002d4
 80012c4:	2000028c 	.word	0x2000028c
 80012c8:	08009148 	.word	0x08009148
 80012cc:	20000360 	.word	0x20000360
 80012d0:	2000031c 	.word	0x2000031c

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b094      	sub	sp, #80	; 0x50
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0320 	add.w	r3, r7, #32
 80012de:	2230      	movs	r2, #48	; 0x30
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 faaa 	bl	800483c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	f107 030c 	add.w	r3, r7, #12
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f8:	2300      	movs	r3, #0
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <SystemClock_Config+0xcc>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	4a27      	ldr	r2, [pc, #156]	; (80013a0 <SystemClock_Config+0xcc>)
 8001302:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001306:	6413      	str	r3, [r2, #64]	; 0x40
 8001308:	4b25      	ldr	r3, [pc, #148]	; (80013a0 <SystemClock_Config+0xcc>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001314:	2300      	movs	r3, #0
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <SystemClock_Config+0xd0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a21      	ldr	r2, [pc, #132]	; (80013a4 <SystemClock_Config+0xd0>)
 800131e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001322:	6013      	str	r3, [r2, #0]
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <SystemClock_Config+0xd0>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001330:	2302      	movs	r3, #2
 8001332:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001334:	2301      	movs	r3, #1
 8001336:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001338:	2310      	movs	r3, #16
 800133a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133c:	2302      	movs	r3, #2
 800133e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001340:	2300      	movs	r3, #0
 8001342:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001344:	2310      	movs	r3, #16
 8001346:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001348:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800134c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800134e:	2304      	movs	r3, #4
 8001350:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001352:	2304      	movs	r3, #4
 8001354:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001356:	f107 0320 	add.w	r3, r7, #32
 800135a:	4618      	mov	r0, r3
 800135c:	f001 fa7a 	bl	8002854 <HAL_RCC_OscConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001366:	f000 fa51 	bl	800180c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136a:	230f      	movs	r3, #15
 800136c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800136e:	2302      	movs	r3, #2
 8001370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001376:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800137a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	2102      	movs	r1, #2
 8001386:	4618      	mov	r0, r3
 8001388:	f001 fcdc 	bl	8002d44 <HAL_RCC_ClockConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001392:	f000 fa3b 	bl	800180c <Error_Handler>
  }
}
 8001396:	bf00      	nop
 8001398:	3750      	adds	r7, #80	; 0x50
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40007000 	.word	0x40007000

080013a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ae:	463b      	mov	r3, r7
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013ba:	4b21      	ldr	r3, [pc, #132]	; (8001440 <MX_ADC1_Init+0x98>)
 80013bc:	4a21      	ldr	r2, [pc, #132]	; (8001444 <MX_ADC1_Init+0x9c>)
 80013be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c0:	4b1f      	ldr	r3, [pc, #124]	; (8001440 <MX_ADC1_Init+0x98>)
 80013c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80013c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <MX_ADC1_Init+0x98>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013ce:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <MX_ADC1_Init+0x98>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <MX_ADC1_Init+0x98>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013da:	4b19      	ldr	r3, [pc, #100]	; (8001440 <MX_ADC1_Init+0x98>)
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <MX_ADC1_Init+0x98>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013e8:	4b15      	ldr	r3, [pc, #84]	; (8001440 <MX_ADC1_Init+0x98>)
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <MX_ADC1_Init+0xa0>)
 80013ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ee:	4b14      	ldr	r3, [pc, #80]	; (8001440 <MX_ADC1_Init+0x98>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <MX_ADC1_Init+0x98>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013fa:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_ADC1_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001402:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_ADC1_Init+0x98>)
 8001404:	2201      	movs	r2, #1
 8001406:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001408:	480d      	ldr	r0, [pc, #52]	; (8001440 <MX_ADC1_Init+0x98>)
 800140a:	f000 fd2d 	bl	8001e68 <HAL_ADC_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001414:	f000 f9fa 	bl	800180c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001418:	2306      	movs	r3, #6
 800141a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800141c:	2301      	movs	r3, #1
 800141e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001420:	2300      	movs	r3, #0
 8001422:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	4619      	mov	r1, r3
 8001428:	4805      	ldr	r0, [pc, #20]	; (8001440 <MX_ADC1_Init+0x98>)
 800142a:	f000 fd61 	bl	8001ef0 <HAL_ADC_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001434:	f000 f9ea 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200001fc 	.word	0x200001fc
 8001444:	40012000 	.word	0x40012000
 8001448:	0f000001 	.word	0x0f000001

0800144c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08c      	sub	sp, #48	; 0x30
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	2224      	movs	r2, #36	; 0x24
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f003 f9ee 	bl	800483c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <MX_TIM1_Init+0xa8>)
 800146a:	4a23      	ldr	r2, [pc, #140]	; (80014f8 <MX_TIM1_Init+0xac>)
 800146c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800146e:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <MX_TIM1_Init+0xa8>)
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <MX_TIM1_Init+0xa8>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <MX_TIM1_Init+0xa8>)
 800147c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001480:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001482:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <MX_TIM1_Init+0xa8>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <MX_TIM1_Init+0xa8>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148e:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <MX_TIM1_Init+0xa8>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001494:	2301      	movs	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001498:	2302      	movs	r3, #2
 800149a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800149c:	2301      	movs	r3, #1
 800149e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80014a8:	2302      	movs	r3, #2
 80014aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014ac:	2301      	movs	r3, #1
 80014ae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	480d      	ldr	r0, [pc, #52]	; (80014f4 <MX_TIM1_Init+0xa8>)
 80014c0:	f001 ffb8 	bl	8003434 <HAL_TIM_Encoder_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014ca:	f000 f99f 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	4619      	mov	r1, r3
 80014da:	4806      	ldr	r0, [pc, #24]	; (80014f4 <MX_TIM1_Init+0xa8>)
 80014dc:	f002 fd54 	bl	8003f88 <HAL_TIMEx_MasterConfigSynchronization>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80014e6:	f000 f991 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	3730      	adds	r7, #48	; 0x30
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000244 	.word	0x20000244
 80014f8:	40010000 	.word	0x40010000

080014fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08e      	sub	sp, #56	; 0x38
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001510:	f107 0320 	add.w	r3, r7, #32
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	615a      	str	r2, [r3, #20]
 800152a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800152c:	4b2c      	ldr	r3, [pc, #176]	; (80015e0 <MX_TIM2_Init+0xe4>)
 800152e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001532:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001534:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001536:	2253      	movs	r2, #83	; 0x53
 8001538:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <MX_TIM2_Init+0xe4>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001540:	4b27      	ldr	r3, [pc, #156]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001542:	2263      	movs	r2, #99	; 0x63
 8001544:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <MX_TIM2_Init+0xe4>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001552:	4823      	ldr	r0, [pc, #140]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001554:	f001 fe16 	bl	8003184 <HAL_TIM_Base_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800155e:	f000 f955 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001562:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001568:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800156c:	4619      	mov	r1, r3
 800156e:	481c      	ldr	r0, [pc, #112]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001570:	f002 f976 	bl	8003860 <HAL_TIM_ConfigClockSource>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800157a:	f000 f947 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800157e:	4818      	ldr	r0, [pc, #96]	; (80015e0 <MX_TIM2_Init+0xe4>)
 8001580:	f001 fe4f 	bl	8003222 <HAL_TIM_PWM_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800158a:	f000 f93f 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158e:	2300      	movs	r3, #0
 8001590:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001596:	f107 0320 	add.w	r3, r7, #32
 800159a:	4619      	mov	r1, r3
 800159c:	4810      	ldr	r0, [pc, #64]	; (80015e0 <MX_TIM2_Init+0xe4>)
 800159e:	f002 fcf3 	bl	8003f88 <HAL_TIMEx_MasterConfigSynchronization>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80015a8:	f000 f930 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ac:	2360      	movs	r3, #96	; 0x60
 80015ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b4:	2300      	movs	r3, #0
 80015b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2208      	movs	r2, #8
 80015c0:	4619      	mov	r1, r3
 80015c2:	4807      	ldr	r0, [pc, #28]	; (80015e0 <MX_TIM2_Init+0xe4>)
 80015c4:	f002 f88a 	bl	80036dc <HAL_TIM_PWM_ConfigChannel>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80015ce:	f000 f91d 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015d2:	4803      	ldr	r0, [pc, #12]	; (80015e0 <MX_TIM2_Init+0xe4>)
 80015d4:	f000 fa2a 	bl	8001a2c <HAL_TIM_MspPostInit>

}
 80015d8:	bf00      	nop
 80015da:	3738      	adds	r7, #56	; 0x38
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	2000028c 	.word	0x2000028c

080015e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08c      	sub	sp, #48	; 0x30
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	2224      	movs	r2, #36	; 0x24
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 f922 	bl	800483c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001600:	4b20      	ldr	r3, [pc, #128]	; (8001684 <MX_TIM4_Init+0xa0>)
 8001602:	4a21      	ldr	r2, [pc, #132]	; (8001688 <MX_TIM4_Init+0xa4>)
 8001604:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001606:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <MX_TIM4_Init+0xa0>)
 8001608:	2200      	movs	r2, #0
 800160a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160c:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <MX_TIM4_Init+0xa0>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001612:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <MX_TIM4_Init+0xa0>)
 8001614:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001618:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161a:	4b1a      	ldr	r3, [pc, #104]	; (8001684 <MX_TIM4_Init+0xa0>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001620:	4b18      	ldr	r3, [pc, #96]	; (8001684 <MX_TIM4_Init+0xa0>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001626:	2301      	movs	r3, #1
 8001628:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800162a:	2302      	movs	r3, #2
 800162c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800162e:	2301      	movs	r3, #1
 8001630:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800163a:	2302      	movs	r3, #2
 800163c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800163e:	2301      	movs	r3, #1
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001642:	2300      	movs	r3, #0
 8001644:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	4619      	mov	r1, r3
 8001650:	480c      	ldr	r0, [pc, #48]	; (8001684 <MX_TIM4_Init+0xa0>)
 8001652:	f001 feef 	bl	8003434 <HAL_TIM_Encoder_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800165c:	f000 f8d6 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_TIM4_Init+0xa0>)
 800166e:	f002 fc8b 	bl	8003f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001678:	f000 f8c8 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	3730      	adds	r7, #48	; 0x30
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200002d4 	.word	0x200002d4
 8001688:	40000800 	.word	0x40000800

0800168c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <MX_USART2_UART_Init+0x50>)
 8001694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016c4:	f002 fcce 	bl	8004064 <HAL_UART_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ce:	f000 f89d 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	2000031c 	.word	0x2000031c
 80016dc:	40004400 	.word	0x40004400

080016e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
 80016f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	4b40      	ldr	r3, [pc, #256]	; (80017fc <MX_GPIO_Init+0x11c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a3f      	ldr	r2, [pc, #252]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b3d      	ldr	r3, [pc, #244]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	4b39      	ldr	r3, [pc, #228]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a38      	ldr	r2, [pc, #224]	; (80017fc <MX_GPIO_Init+0x11c>)
 800171c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b36      	ldr	r3, [pc, #216]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	4b32      	ldr	r3, [pc, #200]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a31      	ldr	r2, [pc, #196]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b2f      	ldr	r3, [pc, #188]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a2a      	ldr	r2, [pc, #168]	; (80017fc <MX_GPIO_Init+0x11c>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b28      	ldr	r3, [pc, #160]	; (80017fc <MX_GPIO_Init+0x11c>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_ENABLE_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	2122      	movs	r1, #34	; 0x22
 800176a:	4825      	ldr	r0, [pc, #148]	; (8001800 <MX_GPIO_Init+0x120>)
 800176c:	f001 f858 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_ENABLE_CCW_GPIO_Port, MOTOR_ENABLE_CCW_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	2180      	movs	r1, #128	; 0x80
 8001774:	4823      	ldr	r0, [pc, #140]	; (8001804 <MX_GPIO_Init+0x124>)
 8001776:	f001 f853 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_ENABLE_CW_GPIO_Port, MOTOR_ENABLE_CW_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2120      	movs	r1, #32
 800177e:	4822      	ldr	r0, [pc, #136]	; (8001808 <MX_GPIO_Init+0x128>)
 8001780:	f001 f84e 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800178a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	481a      	ldr	r0, [pc, #104]	; (8001804 <MX_GPIO_Init+0x124>)
 800179c:	f000 febc 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_ENABLE_Pin LD2_Pin */
  GPIO_InitStruct.Pin = MOTOR_ENABLE_Pin|LD2_Pin;
 80017a0:	2322      	movs	r3, #34	; 0x22
 80017a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2300      	movs	r3, #0
 80017ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4812      	ldr	r0, [pc, #72]	; (8001800 <MX_GPIO_Init+0x120>)
 80017b8:	f000 feae 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_ENABLE_CCW_Pin */
  GPIO_InitStruct.Pin = MOTOR_ENABLE_CCW_Pin;
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_ENABLE_CCW_GPIO_Port, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	480c      	ldr	r0, [pc, #48]	; (8001804 <MX_GPIO_Init+0x124>)
 80017d4:	f000 fea0 	bl	8002518 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_ENABLE_CW_Pin */
  GPIO_InitStruct.Pin = MOTOR_ENABLE_CW_Pin;
 80017d8:	2320      	movs	r3, #32
 80017da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017dc:	2301      	movs	r3, #1
 80017de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e4:	2300      	movs	r3, #0
 80017e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_ENABLE_CW_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	4619      	mov	r1, r3
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <MX_GPIO_Init+0x128>)
 80017f0:	f000 fe92 	bl	8002518 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017f4:	bf00      	nop
 80017f6:	3728      	adds	r7, #40	; 0x28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020000 	.word	0x40020000
 8001804:	40020800 	.word	0x40020800
 8001808:	40020400 	.word	0x40020400

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001814:	e7fe      	b.n	8001814 <Error_Handler+0x8>
	...

08001818 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <HAL_MspInit+0x4c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <HAL_MspInit+0x4c>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182c:	6453      	str	r3, [r2, #68]	; 0x44
 800182e:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <HAL_MspInit+0x4c>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a08      	ldr	r2, [pc, #32]	; (8001864 <HAL_MspInit+0x4c>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_MspInit+0x4c>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001856:	2007      	movs	r0, #7
 8001858:	f000 fe2a 	bl	80024b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a17      	ldr	r2, [pc, #92]	; (80018e4 <HAL_ADC_MspInit+0x7c>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d127      	bne.n	80018da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	4a15      	ldr	r2, [pc, #84]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 8001894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001898:	6453      	str	r3, [r2, #68]	; 0x44
 800189a:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a0e      	ldr	r2, [pc, #56]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <HAL_ADC_MspInit+0x80>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018c2:	23c0      	movs	r3, #192	; 0xc0
 80018c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c6:	2303      	movs	r3, #3
 80018c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <HAL_ADC_MspInit+0x84>)
 80018d6:	f000 fe1f 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	; 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40012000 	.word	0x40012000
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40020000 	.word	0x40020000

080018f0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	; 0x30
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 031c 	add.w	r3, r7, #28
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a32      	ldr	r2, [pc, #200]	; (80019d8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d12d      	bne.n	800196e <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	4b31      	ldr	r3, [pc, #196]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191a:	4a30      	ldr	r2, [pc, #192]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6453      	str	r3, [r2, #68]	; 0x44
 8001922:	4b2e      	ldr	r3, [pc, #184]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	4b2a      	ldr	r3, [pc, #168]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a29      	ldr	r2, [pc, #164]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b27      	ldr	r3, [pc, #156]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800194a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800194e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800195c:	2301      	movs	r3, #1
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001960:	f107 031c 	add.w	r3, r7, #28
 8001964:	4619      	mov	r1, r3
 8001966:	481e      	ldr	r0, [pc, #120]	; (80019e0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001968:	f000 fdd6 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800196c:	e030      	b.n	80019d0 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a1c      	ldr	r2, [pc, #112]	; (80019e4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d12b      	bne.n	80019d0 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001978:	2300      	movs	r3, #0
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 800197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001980:	4a16      	ldr	r2, [pc, #88]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 8001982:	f043 0304 	orr.w	r3, r3, #4
 8001986:	6413      	str	r3, [r2, #64]	; 0x40
 8001988:	4b14      	ldr	r3, [pc, #80]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 800198a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	613b      	str	r3, [r7, #16]
 8001992:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	4b10      	ldr	r3, [pc, #64]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 800199a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199c:	4a0f      	ldr	r2, [pc, #60]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 800199e:	f043 0302 	orr.w	r3, r3, #2
 80019a2:	6313      	str	r3, [r2, #48]	; 0x30
 80019a4:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_TIM_Encoder_MspInit+0xec>)
 80019a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019b0:	23c0      	movs	r3, #192	; 0xc0
 80019b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019c0:	2302      	movs	r3, #2
 80019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	4619      	mov	r1, r3
 80019ca:	4807      	ldr	r0, [pc, #28]	; (80019e8 <HAL_TIM_Encoder_MspInit+0xf8>)
 80019cc:	f000 fda4 	bl	8002518 <HAL_GPIO_Init>
}
 80019d0:	bf00      	nop
 80019d2:	3730      	adds	r7, #48	; 0x30
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40010000 	.word	0x40010000
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40020000 	.word	0x40020000
 80019e4:	40000800 	.word	0x40000800
 80019e8:	40020400 	.word	0x40020400

080019ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019fc:	d10d      	bne.n	8001a1a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	4a08      	ldr	r2, [pc, #32]	; (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0e:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800

08001a2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a4c:	d11e      	bne.n	8001a8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <HAL_TIM_MspPostInit+0x68>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a0f      	ldr	r2, [pc, #60]	; (8001a94 <HAL_TIM_MspPostInit+0x68>)
 8001a58:	f043 0302 	orr.w	r3, r3, #2
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <HAL_TIM_MspPostInit+0x68>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a80:	f107 030c 	add.w	r3, r7, #12
 8001a84:	4619      	mov	r1, r3
 8001a86:	4804      	ldr	r0, [pc, #16]	; (8001a98 <HAL_TIM_MspPostInit+0x6c>)
 8001a88:	f000 fd46 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a8c:	bf00      	nop
 8001a8e:	3720      	adds	r7, #32
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40020400 	.word	0x40020400

08001a9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a19      	ldr	r2, [pc, #100]	; (8001b20 <HAL_UART_MspInit+0x84>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d12b      	bne.n	8001b16 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	4a17      	ldr	r2, [pc, #92]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001acc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	4a10      	ldr	r2, [pc, #64]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aea:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <HAL_UART_MspInit+0x88>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001af6:	230c      	movs	r3, #12
 8001af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afa:	2302      	movs	r3, #2
 8001afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b02:	2303      	movs	r3, #3
 8001b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b06:	2307      	movs	r3, #7
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4805      	ldr	r0, [pc, #20]	; (8001b28 <HAL_UART_MspInit+0x8c>)
 8001b12:	f000 fd01 	bl	8002518 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b16:	bf00      	nop
 8001b18:	3728      	adds	r7, #40	; 0x28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40004400 	.word	0x40004400
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40020000 	.word	0x40020000

08001b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <NMI_Handler+0x4>

08001b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b36:	e7fe      	b.n	8001b36 <HardFault_Handler+0x4>

08001b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <MemManage_Handler+0x4>

08001b3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b42:	e7fe      	b.n	8001b42 <BusFault_Handler+0x4>

08001b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <UsageFault_Handler+0x4>

08001b4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b78:	f000 f956 	bl	8001e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return 1;
 8001b84:	2301      	movs	r3, #1
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_kill>:

int _kill(int pid, int sig)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b9a:	f002 fe25 	bl	80047e8 <__errno>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2216      	movs	r2, #22
 8001ba2:	601a      	str	r2, [r3, #0]
  return -1;
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_exit>:

void _exit (int status)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff ffe7 	bl	8001b90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bc2:	e7fe      	b.n	8001bc2 <_exit+0x12>

08001bc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	e00a      	b.n	8001bec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bd6:	f3af 8000 	nop.w
 8001bda:	4601      	mov	r1, r0
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	1c5a      	adds	r2, r3, #1
 8001be0:	60ba      	str	r2, [r7, #8]
 8001be2:	b2ca      	uxtb	r2, r1
 8001be4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	3301      	adds	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dbf0      	blt.n	8001bd6 <_read+0x12>
  }

  return len;
 8001bf4:	687b      	ldr	r3, [r7, #4]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e009      	b.n	8001c24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	60ba      	str	r2, [r7, #8]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf1      	blt.n	8001c10 <_write+0x12>
  }
  return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_close>:

int _close(int file)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <_isatty>:

int _isatty(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca8:	4a14      	ldr	r2, [pc, #80]	; (8001cfc <_sbrk+0x5c>)
 8001caa:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <_sbrk+0x60>)
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <_sbrk+0x64>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d102      	bne.n	8001cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <_sbrk+0x64>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <_sbrk+0x68>)
 8001cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <_sbrk+0x64>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d207      	bcs.n	8001ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd0:	f002 fd8a 	bl	80047e8 <__errno>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cde:	e009      	b.n	8001cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce0:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ce6:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <_sbrk+0x64>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	4a05      	ldr	r2, [pc, #20]	; (8001d04 <_sbrk+0x64>)
 8001cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20020000 	.word	0x20020000
 8001d00:	00000400 	.word	0x00000400
 8001d04:	200003c4 	.word	0x200003c4
 8001d08:	200003e0 	.word	0x200003e0

08001d0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <SystemInit+0x20>)
 8001d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d16:	4a05      	ldr	r2, [pc, #20]	; (8001d2c <SystemInit+0x20>)
 8001d18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d34:	480d      	ldr	r0, [pc, #52]	; (8001d6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d36:	490e      	ldr	r1, [pc, #56]	; (8001d70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d38:	4a0e      	ldr	r2, [pc, #56]	; (8001d74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d3c:	e002      	b.n	8001d44 <LoopCopyDataInit>

08001d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d42:	3304      	adds	r3, #4

08001d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d48:	d3f9      	bcc.n	8001d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d4a:	4a0b      	ldr	r2, [pc, #44]	; (8001d78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d4c:	4c0b      	ldr	r4, [pc, #44]	; (8001d7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d50:	e001      	b.n	8001d56 <LoopFillZerobss>

08001d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d54:	3204      	adds	r2, #4

08001d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d58:	d3fb      	bcc.n	8001d52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d5a:	f7ff ffd7 	bl	8001d0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d5e:	f002 fd49 	bl	80047f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d62:	f7ff fa35 	bl	80011d0 <main>
  bx  lr    
 8001d66:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d70:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d74:	0800963c 	.word	0x0800963c
  ldr r2, =_sbss
 8001d78:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d7c:	200003dc 	.word	0x200003dc

08001d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d80:	e7fe      	b.n	8001d80 <ADC_IRQHandler>
	...

08001d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d88:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <HAL_Init+0x40>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	; (8001dc4 <HAL_Init+0x40>)
 8001d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <HAL_Init+0x40>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0a      	ldr	r2, [pc, #40]	; (8001dc4 <HAL_Init+0x40>)
 8001d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <HAL_Init+0x40>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a07      	ldr	r2, [pc, #28]	; (8001dc4 <HAL_Init+0x40>)
 8001da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001daa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dac:	2003      	movs	r0, #3
 8001dae:	f000 fb7f 	bl	80024b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001db2:	2000      	movs	r0, #0
 8001db4:	f000 f808 	bl	8001dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db8:	f7ff fd2e 	bl	8001818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023c00 	.word	0x40023c00

08001dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dd0:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <HAL_InitTick+0x54>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <HAL_InitTick+0x58>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 fb89 	bl	80024fe <HAL_SYSTICK_Config>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e00e      	b.n	8001e14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b0f      	cmp	r3, #15
 8001dfa:	d80a      	bhi.n	8001e12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e04:	f000 fb5f 	bl	80024c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e08:	4a06      	ldr	r2, [pc, #24]	; (8001e24 <HAL_InitTick+0x5c>)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e000      	b.n	8001e14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	20000008 	.word	0x20000008
 8001e24:	20000004 	.word	0x20000004

08001e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <HAL_IncTick+0x20>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <HAL_IncTick+0x24>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <HAL_IncTick+0x24>)
 8001e3a:	6013      	str	r3, [r2, #0]
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000008 	.word	0x20000008
 8001e4c:	200003c8 	.word	0x200003c8

08001e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return uwTick;
 8001e54:	4b03      	ldr	r3, [pc, #12]	; (8001e64 <HAL_GetTick+0x14>)
 8001e56:	681b      	ldr	r3, [r3, #0]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	200003c8 	.word	0x200003c8

08001e68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e033      	b.n	8001ee6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d109      	bne.n	8001e9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff fcee 	bl	8001868 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d118      	bne.n	8001ed8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eae:	f023 0302 	bic.w	r3, r3, #2
 8001eb2:	f043 0202 	orr.w	r2, r3, #2
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f94a 	bl	8002154 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f023 0303 	bic.w	r3, r3, #3
 8001ece:	f043 0201 	orr.w	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ed6:	e001      	b.n	8001edc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1c>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e113      	b.n	8002134 <HAL_ADC_ConfigChannel+0x244>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b09      	cmp	r3, #9
 8001f1a:	d925      	bls.n	8001f68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68d9      	ldr	r1, [r3, #12]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b1e      	subs	r3, #30
 8001f32:	2207      	movs	r2, #7
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	43da      	mvns	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	400a      	ands	r2, r1
 8001f40:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68d9      	ldr	r1, [r3, #12]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	4603      	mov	r3, r0
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4403      	add	r3, r0
 8001f5a:	3b1e      	subs	r3, #30
 8001f5c:	409a      	lsls	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	e022      	b.n	8001fae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6919      	ldr	r1, [r3, #16]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	4613      	mov	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	2207      	movs	r2, #7
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	400a      	ands	r2, r1
 8001f8a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6919      	ldr	r1, [r3, #16]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4403      	add	r3, r0
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d824      	bhi.n	8002000 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3b05      	subs	r3, #5
 8001fc8:	221f      	movs	r2, #31
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	3b05      	subs	r3, #5
 8001ff2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	635a      	str	r2, [r3, #52]	; 0x34
 8001ffe:	e04c      	b.n	800209a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b0c      	cmp	r3, #12
 8002006:	d824      	bhi.n	8002052 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	4613      	mov	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	3b23      	subs	r3, #35	; 0x23
 800201a:	221f      	movs	r2, #31
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43da      	mvns	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	400a      	ands	r2, r1
 8002028:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	b29b      	uxth	r3, r3
 8002036:	4618      	mov	r0, r3
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	3b23      	subs	r3, #35	; 0x23
 8002044:	fa00 f203 	lsl.w	r2, r0, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	631a      	str	r2, [r3, #48]	; 0x30
 8002050:	e023      	b.n	800209a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	3b41      	subs	r3, #65	; 0x41
 8002064:	221f      	movs	r2, #31
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	400a      	ands	r2, r1
 8002072:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	b29b      	uxth	r3, r3
 8002080:	4618      	mov	r0, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3b41      	subs	r3, #65	; 0x41
 800208e:	fa00 f203 	lsl.w	r2, r0, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800209a:	4b29      	ldr	r3, [pc, #164]	; (8002140 <HAL_ADC_ConfigChannel+0x250>)
 800209c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a28      	ldr	r2, [pc, #160]	; (8002144 <HAL_ADC_ConfigChannel+0x254>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d10f      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x1d8>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b12      	cmp	r3, #18
 80020ae:	d10b      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <HAL_ADC_ConfigChannel+0x254>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d12b      	bne.n	800212a <HAL_ADC_ConfigChannel+0x23a>
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_ADC_ConfigChannel+0x258>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d003      	beq.n	80020e4 <HAL_ADC_ConfigChannel+0x1f4>
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b11      	cmp	r3, #17
 80020e2:	d122      	bne.n	800212a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a11      	ldr	r2, [pc, #68]	; (8002148 <HAL_ADC_ConfigChannel+0x258>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d111      	bne.n	800212a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002106:	4b11      	ldr	r3, [pc, #68]	; (800214c <HAL_ADC_ConfigChannel+0x25c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a11      	ldr	r2, [pc, #68]	; (8002150 <HAL_ADC_ConfigChannel+0x260>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	0c9a      	lsrs	r2, r3, #18
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800211c:	e002      	b.n	8002124 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	3b01      	subs	r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f9      	bne.n	800211e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	40012300 	.word	0x40012300
 8002144:	40012000 	.word	0x40012000
 8002148:	10000012 	.word	0x10000012
 800214c:	20000000 	.word	0x20000000
 8002150:	431bde83 	.word	0x431bde83

08002154 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800215c:	4b79      	ldr	r3, [pc, #484]	; (8002344 <ADC_Init+0x1f0>)
 800215e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	431a      	orrs	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002188:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6859      	ldr	r1, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	021a      	lsls	r2, r3, #8
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80021ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6859      	ldr	r1, [r3, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6899      	ldr	r1, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	430a      	orrs	r2, r1
 80021e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e6:	4a58      	ldr	r2, [pc, #352]	; (8002348 <ADC_Init+0x1f4>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d022      	beq.n	8002232 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6899      	ldr	r1, [r3, #8]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800221c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	e00f      	b.n	8002252 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002240:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002250:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0202 	bic.w	r2, r2, #2
 8002260:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6899      	ldr	r1, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	7e1b      	ldrb	r3, [r3, #24]
 800226c:	005a      	lsls	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 3020 	ldrb.w	r3, [r3, #32]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01b      	beq.n	80022b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800228e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800229e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6859      	ldr	r1, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022aa:	3b01      	subs	r3, #1
 80022ac:	035a      	lsls	r2, r3, #13
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	e007      	b.n	80022c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80022d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	051a      	lsls	r2, r3, #20
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6899      	ldr	r1, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800230a:	025a      	lsls	r2, r3, #9
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002322:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	029a      	lsls	r2, r3, #10
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	609a      	str	r2, [r3, #8]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	40012300 	.word	0x40012300
 8002348:	0f000001 	.word	0x0f000001

0800234c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800235c:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <__NVIC_SetPriorityGrouping+0x44>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002368:	4013      	ands	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002374:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800237c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800237e:	4a04      	ldr	r2, [pc, #16]	; (8002390 <__NVIC_SetPriorityGrouping+0x44>)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	60d3      	str	r3, [r2, #12]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002398:	4b04      	ldr	r3, [pc, #16]	; (80023ac <__NVIC_GetPriorityGrouping+0x18>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	0a1b      	lsrs	r3, r3, #8
 800239e:	f003 0307 	and.w	r3, r3, #7
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000ed00 	.word	0xe000ed00

080023b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	4603      	mov	r3, r0
 80023b8:	6039      	str	r1, [r7, #0]
 80023ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	db0a      	blt.n	80023da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	490c      	ldr	r1, [pc, #48]	; (80023fc <__NVIC_SetPriority+0x4c>)
 80023ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ce:	0112      	lsls	r2, r2, #4
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	440b      	add	r3, r1
 80023d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d8:	e00a      	b.n	80023f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	4908      	ldr	r1, [pc, #32]	; (8002400 <__NVIC_SetPriority+0x50>)
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	f003 030f 	and.w	r3, r3, #15
 80023e6:	3b04      	subs	r3, #4
 80023e8:	0112      	lsls	r2, r2, #4
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	440b      	add	r3, r1
 80023ee:	761a      	strb	r2, [r3, #24]
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	e000e100 	.word	0xe000e100
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002404:	b480      	push	{r7}
 8002406:	b089      	sub	sp, #36	; 0x24
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f1c3 0307 	rsb	r3, r3, #7
 800241e:	2b04      	cmp	r3, #4
 8002420:	bf28      	it	cs
 8002422:	2304      	movcs	r3, #4
 8002424:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3304      	adds	r3, #4
 800242a:	2b06      	cmp	r3, #6
 800242c:	d902      	bls.n	8002434 <NVIC_EncodePriority+0x30>
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	3b03      	subs	r3, #3
 8002432:	e000      	b.n	8002436 <NVIC_EncodePriority+0x32>
 8002434:	2300      	movs	r3, #0
 8002436:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	401a      	ands	r2, r3
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800244c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fa01 f303 	lsl.w	r3, r1, r3
 8002456:	43d9      	mvns	r1, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800245c:	4313      	orrs	r3, r2
         );
}
 800245e:	4618      	mov	r0, r3
 8002460:	3724      	adds	r7, #36	; 0x24
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
	...

0800246c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3b01      	subs	r3, #1
 8002478:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800247c:	d301      	bcc.n	8002482 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800247e:	2301      	movs	r3, #1
 8002480:	e00f      	b.n	80024a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002482:	4a0a      	ldr	r2, [pc, #40]	; (80024ac <SysTick_Config+0x40>)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3b01      	subs	r3, #1
 8002488:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800248a:	210f      	movs	r1, #15
 800248c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002490:	f7ff ff8e 	bl	80023b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002494:	4b05      	ldr	r3, [pc, #20]	; (80024ac <SysTick_Config+0x40>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800249a:	4b04      	ldr	r3, [pc, #16]	; (80024ac <SysTick_Config+0x40>)
 800249c:	2207      	movs	r2, #7
 800249e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	e000e010 	.word	0xe000e010

080024b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7ff ff47 	bl	800234c <__NVIC_SetPriorityGrouping>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b086      	sub	sp, #24
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	60b9      	str	r1, [r7, #8]
 80024d0:	607a      	str	r2, [r7, #4]
 80024d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024d8:	f7ff ff5c 	bl	8002394 <__NVIC_GetPriorityGrouping>
 80024dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	68b9      	ldr	r1, [r7, #8]
 80024e2:	6978      	ldr	r0, [r7, #20]
 80024e4:	f7ff ff8e 	bl	8002404 <NVIC_EncodePriority>
 80024e8:	4602      	mov	r2, r0
 80024ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ee:	4611      	mov	r1, r2
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff ff5d 	bl	80023b0 <__NVIC_SetPriority>
}
 80024f6:	bf00      	nop
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ffb0 	bl	800246c <SysTick_Config>
 800250c:	4603      	mov	r3, r0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002518:	b480      	push	{r7}
 800251a:	b089      	sub	sp, #36	; 0x24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002526:	2300      	movs	r3, #0
 8002528:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800252a:	2300      	movs	r3, #0
 800252c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800252e:	2300      	movs	r3, #0
 8002530:	61fb      	str	r3, [r7, #28]
 8002532:	e159      	b.n	80027e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002534:	2201      	movs	r2, #1
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	429a      	cmp	r2, r3
 800254e:	f040 8148 	bne.w	80027e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b01      	cmp	r3, #1
 800255c:	d005      	beq.n	800256a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002566:	2b02      	cmp	r3, #2
 8002568:	d130      	bne.n	80025cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	2203      	movs	r2, #3
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4013      	ands	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4313      	orrs	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025a0:	2201      	movs	r2, #1
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4013      	ands	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	091b      	lsrs	r3, r3, #4
 80025b6:	f003 0201 	and.w	r2, r3, #1
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d017      	beq.n	8002608 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	2203      	movs	r2, #3
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4013      	ands	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d123      	bne.n	800265c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	08da      	lsrs	r2, r3, #3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3208      	adds	r2, #8
 800261c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002620:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	220f      	movs	r2, #15
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	691a      	ldr	r2, [r3, #16]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4313      	orrs	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	08da      	lsrs	r2, r3, #3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	3208      	adds	r2, #8
 8002656:	69b9      	ldr	r1, [r7, #24]
 8002658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	2203      	movs	r2, #3
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0203 	and.w	r2, r3, #3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002698:	2b00      	cmp	r3, #0
 800269a:	f000 80a2 	beq.w	80027e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	4b57      	ldr	r3, [pc, #348]	; (8002800 <HAL_GPIO_Init+0x2e8>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	4a56      	ldr	r2, [pc, #344]	; (8002800 <HAL_GPIO_Init+0x2e8>)
 80026a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026ac:	6453      	str	r3, [r2, #68]	; 0x44
 80026ae:	4b54      	ldr	r3, [pc, #336]	; (8002800 <HAL_GPIO_Init+0x2e8>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026ba:	4a52      	ldr	r2, [pc, #328]	; (8002804 <HAL_GPIO_Init+0x2ec>)
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	089b      	lsrs	r3, r3, #2
 80026c0:	3302      	adds	r3, #2
 80026c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	220f      	movs	r2, #15
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43db      	mvns	r3, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4013      	ands	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a49      	ldr	r2, [pc, #292]	; (8002808 <HAL_GPIO_Init+0x2f0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d019      	beq.n	800271a <HAL_GPIO_Init+0x202>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a48      	ldr	r2, [pc, #288]	; (800280c <HAL_GPIO_Init+0x2f4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d013      	beq.n	8002716 <HAL_GPIO_Init+0x1fe>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a47      	ldr	r2, [pc, #284]	; (8002810 <HAL_GPIO_Init+0x2f8>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d00d      	beq.n	8002712 <HAL_GPIO_Init+0x1fa>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a46      	ldr	r2, [pc, #280]	; (8002814 <HAL_GPIO_Init+0x2fc>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d007      	beq.n	800270e <HAL_GPIO_Init+0x1f6>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a45      	ldr	r2, [pc, #276]	; (8002818 <HAL_GPIO_Init+0x300>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d101      	bne.n	800270a <HAL_GPIO_Init+0x1f2>
 8002706:	2304      	movs	r3, #4
 8002708:	e008      	b.n	800271c <HAL_GPIO_Init+0x204>
 800270a:	2307      	movs	r3, #7
 800270c:	e006      	b.n	800271c <HAL_GPIO_Init+0x204>
 800270e:	2303      	movs	r3, #3
 8002710:	e004      	b.n	800271c <HAL_GPIO_Init+0x204>
 8002712:	2302      	movs	r3, #2
 8002714:	e002      	b.n	800271c <HAL_GPIO_Init+0x204>
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <HAL_GPIO_Init+0x204>
 800271a:	2300      	movs	r3, #0
 800271c:	69fa      	ldr	r2, [r7, #28]
 800271e:	f002 0203 	and.w	r2, r2, #3
 8002722:	0092      	lsls	r2, r2, #2
 8002724:	4093      	lsls	r3, r2
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4313      	orrs	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800272c:	4935      	ldr	r1, [pc, #212]	; (8002804 <HAL_GPIO_Init+0x2ec>)
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	089b      	lsrs	r3, r3, #2
 8002732:	3302      	adds	r3, #2
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800273a:	4b38      	ldr	r3, [pc, #224]	; (800281c <HAL_GPIO_Init+0x304>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800275e:	4a2f      	ldr	r2, [pc, #188]	; (800281c <HAL_GPIO_Init+0x304>)
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002764:	4b2d      	ldr	r3, [pc, #180]	; (800281c <HAL_GPIO_Init+0x304>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d003      	beq.n	8002788 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	4313      	orrs	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002788:	4a24      	ldr	r2, [pc, #144]	; (800281c <HAL_GPIO_Init+0x304>)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800278e:	4b23      	ldr	r3, [pc, #140]	; (800281c <HAL_GPIO_Init+0x304>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027b2:	4a1a      	ldr	r2, [pc, #104]	; (800281c <HAL_GPIO_Init+0x304>)
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027b8:	4b18      	ldr	r3, [pc, #96]	; (800281c <HAL_GPIO_Init+0x304>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027dc:	4a0f      	ldr	r2, [pc, #60]	; (800281c <HAL_GPIO_Init+0x304>)
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3301      	adds	r3, #1
 80027e6:	61fb      	str	r3, [r7, #28]
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	2b0f      	cmp	r3, #15
 80027ec:	f67f aea2 	bls.w	8002534 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027f0:	bf00      	nop
 80027f2:	bf00      	nop
 80027f4:	3724      	adds	r7, #36	; 0x24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40023800 	.word	0x40023800
 8002804:	40013800 	.word	0x40013800
 8002808:	40020000 	.word	0x40020000
 800280c:	40020400 	.word	0x40020400
 8002810:	40020800 	.word	0x40020800
 8002814:	40020c00 	.word	0x40020c00
 8002818:	40021000 	.word	0x40021000
 800281c:	40013c00 	.word	0x40013c00

08002820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
 800282c:	4613      	mov	r3, r2
 800282e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002830:	787b      	ldrb	r3, [r7, #1]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002836:	887a      	ldrh	r2, [r7, #2]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800283c:	e003      	b.n	8002846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800283e:	887b      	ldrh	r3, [r7, #2]
 8002840:	041a      	lsls	r2, r3, #16
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	619a      	str	r2, [r3, #24]
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
	...

08002854 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e267      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	d075      	beq.n	800295e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002872:	4b88      	ldr	r3, [pc, #544]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b04      	cmp	r3, #4
 800287c:	d00c      	beq.n	8002898 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800287e:	4b85      	ldr	r3, [pc, #532]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002886:	2b08      	cmp	r3, #8
 8002888:	d112      	bne.n	80028b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800288a:	4b82      	ldr	r3, [pc, #520]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002892:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002896:	d10b      	bne.n	80028b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002898:	4b7e      	ldr	r3, [pc, #504]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d05b      	beq.n	800295c <HAL_RCC_OscConfig+0x108>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d157      	bne.n	800295c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e242      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b8:	d106      	bne.n	80028c8 <HAL_RCC_OscConfig+0x74>
 80028ba:	4b76      	ldr	r3, [pc, #472]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a75      	ldr	r2, [pc, #468]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e01d      	b.n	8002904 <HAL_RCC_OscConfig+0xb0>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0x98>
 80028d2:	4b70      	ldr	r3, [pc, #448]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a6f      	ldr	r2, [pc, #444]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	4b6d      	ldr	r3, [pc, #436]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a6c      	ldr	r2, [pc, #432]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e00b      	b.n	8002904 <HAL_RCC_OscConfig+0xb0>
 80028ec:	4b69      	ldr	r3, [pc, #420]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a68      	ldr	r2, [pc, #416]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b66      	ldr	r3, [pc, #408]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a65      	ldr	r2, [pc, #404]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80028fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002902:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d013      	beq.n	8002934 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7ff faa0 	bl	8001e50 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002914:	f7ff fa9c 	bl	8001e50 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	; 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e207      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002926:	4b5b      	ldr	r3, [pc, #364]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0xc0>
 8002932:	e014      	b.n	800295e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002934:	f7ff fa8c 	bl	8001e50 <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800293c:	f7ff fa88 	bl	8001e50 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	; 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e1f3      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294e:	4b51      	ldr	r3, [pc, #324]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0xe8>
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d063      	beq.n	8002a32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800296a:	4b4a      	ldr	r3, [pc, #296]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002976:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800297e:	2b08      	cmp	r3, #8
 8002980:	d11c      	bne.n	80029bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002982:	4b44      	ldr	r3, [pc, #272]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d116      	bne.n	80029bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x152>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d001      	beq.n	80029a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e1c7      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b3b      	ldr	r3, [pc, #236]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4937      	ldr	r1, [pc, #220]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c4:	4b34      	ldr	r3, [pc, #208]	; (8002a98 <HAL_RCC_OscConfig+0x244>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ca:	f7ff fa41 	bl	8001e50 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029d2:	f7ff fa3d 	bl	8001e50 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1a8      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	4b2b      	ldr	r3, [pc, #172]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f0:	4b28      	ldr	r3, [pc, #160]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	4925      	ldr	r1, [pc, #148]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <HAL_RCC_OscConfig+0x244>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7ff fa20 	bl	8001e50 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a14:	f7ff fa1c 	bl	8001e50 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e187      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d036      	beq.n	8002aac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d016      	beq.n	8002a74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <HAL_RCC_OscConfig+0x248>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4c:	f7ff fa00 	bl	8001e50 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a54:	f7ff f9fc 	bl	8001e50 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e167      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_OscConfig+0x240>)
 8002a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x200>
 8002a72:	e01b      	b.n	8002aac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <HAL_RCC_OscConfig+0x248>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7a:	f7ff f9e9 	bl	8001e50 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a80:	e00e      	b.n	8002aa0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a82:	f7ff f9e5 	bl	8001e50 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d907      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e150      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	42470000 	.word	0x42470000
 8002a9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa0:	4b88      	ldr	r3, [pc, #544]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1ea      	bne.n	8002a82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 8097 	beq.w	8002be8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aba:	2300      	movs	r3, #0
 8002abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002abe:	4b81      	ldr	r3, [pc, #516]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	4b7d      	ldr	r3, [pc, #500]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	4a7c      	ldr	r2, [pc, #496]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8002ada:	4b7a      	ldr	r3, [pc, #488]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aea:	4b77      	ldr	r3, [pc, #476]	; (8002cc8 <HAL_RCC_OscConfig+0x474>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d118      	bne.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af6:	4b74      	ldr	r3, [pc, #464]	; (8002cc8 <HAL_RCC_OscConfig+0x474>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a73      	ldr	r2, [pc, #460]	; (8002cc8 <HAL_RCC_OscConfig+0x474>)
 8002afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b02:	f7ff f9a5 	bl	8001e50 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0a:	f7ff f9a1 	bl	8001e50 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e10c      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	4b6a      	ldr	r3, [pc, #424]	; (8002cc8 <HAL_RCC_OscConfig+0x474>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x2ea>
 8002b30:	4b64      	ldr	r3, [pc, #400]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b34:	4a63      	ldr	r2, [pc, #396]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b3c:	e01c      	b.n	8002b78 <HAL_RCC_OscConfig+0x324>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b05      	cmp	r3, #5
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x30c>
 8002b46:	4b5f      	ldr	r3, [pc, #380]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4a:	4a5e      	ldr	r2, [pc, #376]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	6713      	str	r3, [r2, #112]	; 0x70
 8002b52:	4b5c      	ldr	r3, [pc, #368]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b56:	4a5b      	ldr	r2, [pc, #364]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0x324>
 8002b60:	4b58      	ldr	r3, [pc, #352]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	4a57      	ldr	r2, [pc, #348]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b66:	f023 0301 	bic.w	r3, r3, #1
 8002b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b6c:	4b55      	ldr	r3, [pc, #340]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b70:	4a54      	ldr	r2, [pc, #336]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002b72:	f023 0304 	bic.w	r3, r3, #4
 8002b76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b80:	f7ff f966 	bl	8001e50 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b86:	e00a      	b.n	8002b9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b88:	f7ff f962 	bl	8001e50 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e0cb      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9e:	4b49      	ldr	r3, [pc, #292]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0ee      	beq.n	8002b88 <HAL_RCC_OscConfig+0x334>
 8002baa:	e014      	b.n	8002bd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bac:	f7ff f950 	bl	8001e50 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7ff f94c 	bl	8001e50 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e0b5      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bca:	4b3e      	ldr	r3, [pc, #248]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1ee      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bd6:	7dfb      	ldrb	r3, [r7, #23]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d105      	bne.n	8002be8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bdc:	4b39      	ldr	r3, [pc, #228]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	4a38      	ldr	r2, [pc, #224]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002be6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80a1 	beq.w	8002d34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bf2:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d05c      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d141      	bne.n	8002c8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c06:	4b31      	ldr	r3, [pc, #196]	; (8002ccc <HAL_RCC_OscConfig+0x478>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7ff f920 	bl	8001e50 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c14:	f7ff f91c 	bl	8001e50 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e087      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	019b      	lsls	r3, r3, #6
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c48:	085b      	lsrs	r3, r3, #1
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	061b      	lsls	r3, r3, #24
 8002c56:	491b      	ldr	r1, [pc, #108]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x478>)
 8002c5e:	2201      	movs	r2, #1
 8002c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c62:	f7ff f8f5 	bl	8001e50 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c6a:	f7ff f8f1 	bl	8001e50 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e05c      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7c:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d0f0      	beq.n	8002c6a <HAL_RCC_OscConfig+0x416>
 8002c88:	e054      	b.n	8002d34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8a:	4b10      	ldr	r3, [pc, #64]	; (8002ccc <HAL_RCC_OscConfig+0x478>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c90:	f7ff f8de 	bl	8001e50 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c98:	f7ff f8da 	bl	8001e50 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e045      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <HAL_RCC_OscConfig+0x470>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x444>
 8002cb6:	e03d      	b.n	8002d34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d107      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e038      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40007000 	.word	0x40007000
 8002ccc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <HAL_RCC_OscConfig+0x4ec>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d028      	beq.n	8002d30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d121      	bne.n	8002d30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d11a      	bne.n	8002d30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d00:	4013      	ands	r3, r2
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d111      	bne.n	8002d30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d16:	085b      	lsrs	r3, r3, #1
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d107      	bne.n	8002d30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0cc      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d58:	4b68      	ldr	r3, [pc, #416]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d90c      	bls.n	8002d80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d66:	4b65      	ldr	r3, [pc, #404]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	4b63      	ldr	r3, [pc, #396]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0b8      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d020      	beq.n	8002dce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d98:	4b59      	ldr	r3, [pc, #356]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4a58      	ldr	r2, [pc, #352]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002da2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db0:	4b53      	ldr	r3, [pc, #332]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a52      	ldr	r2, [pc, #328]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dbc:	4b50      	ldr	r3, [pc, #320]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	494d      	ldr	r1, [pc, #308]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d044      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de2:	4b47      	ldr	r3, [pc, #284]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d119      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e07f      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d003      	beq.n	8002e02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dfe:	2b03      	cmp	r3, #3
 8002e00:	d107      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e02:	4b3f      	ldr	r3, [pc, #252]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d109      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e06f      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e12:	4b3b      	ldr	r3, [pc, #236]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e067      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e22:	4b37      	ldr	r3, [pc, #220]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4934      	ldr	r1, [pc, #208]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e34:	f7ff f80c 	bl	8001e50 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3a:	e00a      	b.n	8002e52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3c:	f7ff f808 	bl	8001e50 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e04f      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e52:	4b2b      	ldr	r3, [pc, #172]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 020c 	and.w	r2, r3, #12
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d1eb      	bne.n	8002e3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e64:	4b25      	ldr	r3, [pc, #148]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	683a      	ldr	r2, [r7, #0]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d20c      	bcs.n	8002e8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e72:	4b22      	ldr	r3, [pc, #136]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	b2d2      	uxtb	r2, r2
 8002e78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7a:	4b20      	ldr	r3, [pc, #128]	; (8002efc <HAL_RCC_ClockConfig+0x1b8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d001      	beq.n	8002e8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e032      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d008      	beq.n	8002eaa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e98:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	4916      	ldr	r1, [pc, #88]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0308 	and.w	r3, r3, #8
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d009      	beq.n	8002eca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eb6:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	490e      	ldr	r1, [pc, #56]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002eca:	f000 f821 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	091b      	lsrs	r3, r3, #4
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	490a      	ldr	r1, [pc, #40]	; (8002f04 <HAL_RCC_ClockConfig+0x1c0>)
 8002edc:	5ccb      	ldrb	r3, [r1, r3]
 8002ede:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee2:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ee6:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fe ff6c 	bl	8001dc8 <HAL_InitTick>

  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40023c00 	.word	0x40023c00
 8002f00:	40023800 	.word	0x40023800
 8002f04:	08009170 	.word	0x08009170
 8002f08:	20000000 	.word	0x20000000
 8002f0c:	20000004 	.word	0x20000004

08002f10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f14:	b094      	sub	sp, #80	; 0x50
 8002f16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	647b      	str	r3, [r7, #68]	; 0x44
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f20:	2300      	movs	r3, #0
 8002f22:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f28:	4b79      	ldr	r3, [pc, #484]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 030c 	and.w	r3, r3, #12
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d00d      	beq.n	8002f50 <HAL_RCC_GetSysClockFreq+0x40>
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	f200 80e1 	bhi.w	80030fc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x34>
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d003      	beq.n	8002f4a <HAL_RCC_GetSysClockFreq+0x3a>
 8002f42:	e0db      	b.n	80030fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f44:	4b73      	ldr	r3, [pc, #460]	; (8003114 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f46:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f48:	e0db      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f4a:	4b73      	ldr	r3, [pc, #460]	; (8003118 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f4e:	e0d8      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f50:	4b6f      	ldr	r3, [pc, #444]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f58:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f5a:	4b6d      	ldr	r3, [pc, #436]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d063      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f66:	4b6a      	ldr	r3, [pc, #424]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	099b      	lsrs	r3, r3, #6
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f70:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f78:	633b      	str	r3, [r7, #48]	; 0x30
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	637b      	str	r3, [r7, #52]	; 0x34
 8002f7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f82:	4622      	mov	r2, r4
 8002f84:	462b      	mov	r3, r5
 8002f86:	f04f 0000 	mov.w	r0, #0
 8002f8a:	f04f 0100 	mov.w	r1, #0
 8002f8e:	0159      	lsls	r1, r3, #5
 8002f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f94:	0150      	lsls	r0, r2, #5
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	1a51      	subs	r1, r2, r1
 8002f9e:	6139      	str	r1, [r7, #16]
 8002fa0:	4629      	mov	r1, r5
 8002fa2:	eb63 0301 	sbc.w	r3, r3, r1
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fb4:	4659      	mov	r1, fp
 8002fb6:	018b      	lsls	r3, r1, #6
 8002fb8:	4651      	mov	r1, sl
 8002fba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fbe:	4651      	mov	r1, sl
 8002fc0:	018a      	lsls	r2, r1, #6
 8002fc2:	4651      	mov	r1, sl
 8002fc4:	ebb2 0801 	subs.w	r8, r2, r1
 8002fc8:	4659      	mov	r1, fp
 8002fca:	eb63 0901 	sbc.w	r9, r3, r1
 8002fce:	f04f 0200 	mov.w	r2, #0
 8002fd2:	f04f 0300 	mov.w	r3, #0
 8002fd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fe2:	4690      	mov	r8, r2
 8002fe4:	4699      	mov	r9, r3
 8002fe6:	4623      	mov	r3, r4
 8002fe8:	eb18 0303 	adds.w	r3, r8, r3
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	462b      	mov	r3, r5
 8002ff0:	eb49 0303 	adc.w	r3, r9, r3
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	f04f 0300 	mov.w	r3, #0
 8002ffe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003002:	4629      	mov	r1, r5
 8003004:	024b      	lsls	r3, r1, #9
 8003006:	4621      	mov	r1, r4
 8003008:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800300c:	4621      	mov	r1, r4
 800300e:	024a      	lsls	r2, r1, #9
 8003010:	4610      	mov	r0, r2
 8003012:	4619      	mov	r1, r3
 8003014:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003016:	2200      	movs	r2, #0
 8003018:	62bb      	str	r3, [r7, #40]	; 0x28
 800301a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800301c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003020:	f7fd fe3a 	bl	8000c98 <__aeabi_uldivmod>
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	4613      	mov	r3, r2
 800302a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800302c:	e058      	b.n	80030e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800302e:	4b38      	ldr	r3, [pc, #224]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	099b      	lsrs	r3, r3, #6
 8003034:	2200      	movs	r2, #0
 8003036:	4618      	mov	r0, r3
 8003038:	4611      	mov	r1, r2
 800303a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800303e:	623b      	str	r3, [r7, #32]
 8003040:	2300      	movs	r3, #0
 8003042:	627b      	str	r3, [r7, #36]	; 0x24
 8003044:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003048:	4642      	mov	r2, r8
 800304a:	464b      	mov	r3, r9
 800304c:	f04f 0000 	mov.w	r0, #0
 8003050:	f04f 0100 	mov.w	r1, #0
 8003054:	0159      	lsls	r1, r3, #5
 8003056:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800305a:	0150      	lsls	r0, r2, #5
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	4641      	mov	r1, r8
 8003062:	ebb2 0a01 	subs.w	sl, r2, r1
 8003066:	4649      	mov	r1, r9
 8003068:	eb63 0b01 	sbc.w	fp, r3, r1
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003078:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800307c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003080:	ebb2 040a 	subs.w	r4, r2, sl
 8003084:	eb63 050b 	sbc.w	r5, r3, fp
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	f04f 0300 	mov.w	r3, #0
 8003090:	00eb      	lsls	r3, r5, #3
 8003092:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003096:	00e2      	lsls	r2, r4, #3
 8003098:	4614      	mov	r4, r2
 800309a:	461d      	mov	r5, r3
 800309c:	4643      	mov	r3, r8
 800309e:	18e3      	adds	r3, r4, r3
 80030a0:	603b      	str	r3, [r7, #0]
 80030a2:	464b      	mov	r3, r9
 80030a4:	eb45 0303 	adc.w	r3, r5, r3
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030b6:	4629      	mov	r1, r5
 80030b8:	028b      	lsls	r3, r1, #10
 80030ba:	4621      	mov	r1, r4
 80030bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030c0:	4621      	mov	r1, r4
 80030c2:	028a      	lsls	r2, r1, #10
 80030c4:	4610      	mov	r0, r2
 80030c6:	4619      	mov	r1, r3
 80030c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030ca:	2200      	movs	r2, #0
 80030cc:	61bb      	str	r3, [r7, #24]
 80030ce:	61fa      	str	r2, [r7, #28]
 80030d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030d4:	f7fd fde0 	bl	8000c98 <__aeabi_uldivmod>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4613      	mov	r3, r2
 80030de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030e0:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	0c1b      	lsrs	r3, r3, #16
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	3301      	adds	r3, #1
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030fa:	e002      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_RCC_GetSysClockFreq+0x204>)
 80030fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003100:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003102:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003104:	4618      	mov	r0, r3
 8003106:	3750      	adds	r7, #80	; 0x50
 8003108:	46bd      	mov	sp, r7
 800310a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800
 8003114:	00f42400 	.word	0x00f42400
 8003118:	007a1200 	.word	0x007a1200

0800311c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003120:	4b03      	ldr	r3, [pc, #12]	; (8003130 <HAL_RCC_GetHCLKFreq+0x14>)
 8003122:	681b      	ldr	r3, [r3, #0]
}
 8003124:	4618      	mov	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000000 	.word	0x20000000

08003134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003138:	f7ff fff0 	bl	800311c <HAL_RCC_GetHCLKFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	0a9b      	lsrs	r3, r3, #10
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4903      	ldr	r1, [pc, #12]	; (8003158 <HAL_RCC_GetPCLK1Freq+0x24>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003150:	4618      	mov	r0, r3
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40023800 	.word	0x40023800
 8003158:	08009180 	.word	0x08009180

0800315c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003160:	f7ff ffdc 	bl	800311c <HAL_RCC_GetHCLKFreq>
 8003164:	4602      	mov	r2, r0
 8003166:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	0b5b      	lsrs	r3, r3, #13
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	4903      	ldr	r1, [pc, #12]	; (8003180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003172:	5ccb      	ldrb	r3, [r1, r3]
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40023800 	.word	0x40023800
 8003180:	08009180 	.word	0x08009180

08003184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e041      	b.n	800321a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fe fc1e 	bl	80019ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3304      	adds	r3, #4
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f000 fc14 	bl	80039f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e041      	b.n	80032b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d106      	bne.n	800324e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 f839 	bl	80032c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2202      	movs	r2, #2
 8003252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	4619      	mov	r1, r3
 8003260:	4610      	mov	r0, r2
 8003262:	f000 fbc5 	bl	80039f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d109      	bne.n	80032f8 <HAL_TIM_PWM_Start+0x24>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	e022      	b.n	800333e <HAL_TIM_PWM_Start+0x6a>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d109      	bne.n	8003312 <HAL_TIM_PWM_Start+0x3e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b01      	cmp	r3, #1
 8003308:	bf14      	ite	ne
 800330a:	2301      	movne	r3, #1
 800330c:	2300      	moveq	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	e015      	b.n	800333e <HAL_TIM_PWM_Start+0x6a>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b08      	cmp	r3, #8
 8003316:	d109      	bne.n	800332c <HAL_TIM_PWM_Start+0x58>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b01      	cmp	r3, #1
 8003322:	bf14      	ite	ne
 8003324:	2301      	movne	r3, #1
 8003326:	2300      	moveq	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	e008      	b.n	800333e <HAL_TIM_PWM_Start+0x6a>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b01      	cmp	r3, #1
 8003336:	bf14      	ite	ne
 8003338:	2301      	movne	r3, #1
 800333a:	2300      	moveq	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e068      	b.n	8003418 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d104      	bne.n	8003356 <HAL_TIM_PWM_Start+0x82>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003354:	e013      	b.n	800337e <HAL_TIM_PWM_Start+0xaa>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2b04      	cmp	r3, #4
 800335a:	d104      	bne.n	8003366 <HAL_TIM_PWM_Start+0x92>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003364:	e00b      	b.n	800337e <HAL_TIM_PWM_Start+0xaa>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	2b08      	cmp	r3, #8
 800336a:	d104      	bne.n	8003376 <HAL_TIM_PWM_Start+0xa2>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003374:	e003      	b.n	800337e <HAL_TIM_PWM_Start+0xaa>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2201      	movs	r2, #1
 8003384:	6839      	ldr	r1, [r7, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f000 fdd8 	bl	8003f3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a23      	ldr	r2, [pc, #140]	; (8003420 <HAL_TIM_PWM_Start+0x14c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d107      	bne.n	80033a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a1d      	ldr	r2, [pc, #116]	; (8003420 <HAL_TIM_PWM_Start+0x14c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d018      	beq.n	80033e2 <HAL_TIM_PWM_Start+0x10e>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b8:	d013      	beq.n	80033e2 <HAL_TIM_PWM_Start+0x10e>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a19      	ldr	r2, [pc, #100]	; (8003424 <HAL_TIM_PWM_Start+0x150>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00e      	beq.n	80033e2 <HAL_TIM_PWM_Start+0x10e>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a17      	ldr	r2, [pc, #92]	; (8003428 <HAL_TIM_PWM_Start+0x154>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d009      	beq.n	80033e2 <HAL_TIM_PWM_Start+0x10e>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a16      	ldr	r2, [pc, #88]	; (800342c <HAL_TIM_PWM_Start+0x158>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d004      	beq.n	80033e2 <HAL_TIM_PWM_Start+0x10e>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a14      	ldr	r2, [pc, #80]	; (8003430 <HAL_TIM_PWM_Start+0x15c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d111      	bne.n	8003406 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2b06      	cmp	r3, #6
 80033f2:	d010      	beq.n	8003416 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003404:	e007      	b.n	8003416 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f042 0201 	orr.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40010000 	.word	0x40010000
 8003424:	40000400 	.word	0x40000400
 8003428:	40000800 	.word	0x40000800
 800342c:	40000c00 	.word	0x40000c00
 8003430:	40014000 	.word	0x40014000

08003434 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e097      	b.n	8003578 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d106      	bne.n	8003462 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7fe fa47 	bl	80018f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2202      	movs	r2, #2
 8003466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003478:	f023 0307 	bic.w	r3, r3, #7
 800347c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	3304      	adds	r3, #4
 8003486:	4619      	mov	r1, r3
 8003488:	4610      	mov	r0, r2
 800348a:	f000 fab1 	bl	80039f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034b6:	f023 0303 	bic.w	r3, r3, #3
 80034ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	021b      	lsls	r3, r3, #8
 80034c6:	4313      	orrs	r3, r2
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80034d4:	f023 030c 	bic.w	r3, r3, #12
 80034d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	021b      	lsls	r3, r3, #8
 80034f0:	4313      	orrs	r3, r2
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	011a      	lsls	r2, r3, #4
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	031b      	lsls	r3, r3, #12
 8003504:	4313      	orrs	r3, r2
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003512:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800351a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	4313      	orrs	r3, r2
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003590:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003598:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80035a0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80035a8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d110      	bne.n	80035d2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d102      	bne.n	80035bc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80035b6:	7b7b      	ldrb	r3, [r7, #13]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d001      	beq.n	80035c0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e089      	b.n	80036d4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035d0:	e031      	b.n	8003636 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b04      	cmp	r3, #4
 80035d6:	d110      	bne.n	80035fa <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80035d8:	7bbb      	ldrb	r3, [r7, #14]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d102      	bne.n	80035e4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80035de:	7b3b      	ldrb	r3, [r7, #12]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d001      	beq.n	80035e8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e075      	b.n	80036d4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035f8:	e01d      	b.n	8003636 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80035fa:	7bfb      	ldrb	r3, [r7, #15]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d108      	bne.n	8003612 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003600:	7bbb      	ldrb	r3, [r7, #14]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d105      	bne.n	8003612 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003606:	7b7b      	ldrb	r3, [r7, #13]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d102      	bne.n	8003612 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800360c:	7b3b      	ldrb	r3, [r7, #12]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d001      	beq.n	8003616 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e05e      	b.n	80036d4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2202      	movs	r2, #2
 800361a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2202      	movs	r2, #2
 8003622:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2202      	movs	r2, #2
 800362a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2202      	movs	r2, #2
 8003632:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_TIM_Encoder_Start_IT+0xc4>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	2b04      	cmp	r3, #4
 8003640:	d010      	beq.n	8003664 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003642:	e01f      	b.n	8003684 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2201      	movs	r2, #1
 800364a:	2100      	movs	r1, #0
 800364c:	4618      	mov	r0, r3
 800364e:	f000 fc75 	bl	8003f3c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0202 	orr.w	r2, r2, #2
 8003660:	60da      	str	r2, [r3, #12]
      break;
 8003662:	e02e      	b.n	80036c2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2201      	movs	r2, #1
 800366a:	2104      	movs	r1, #4
 800366c:	4618      	mov	r0, r3
 800366e:	f000 fc65 	bl	8003f3c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68da      	ldr	r2, [r3, #12]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0204 	orr.w	r2, r2, #4
 8003680:	60da      	str	r2, [r3, #12]
      break;
 8003682:	e01e      	b.n	80036c2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2201      	movs	r2, #1
 800368a:	2100      	movs	r1, #0
 800368c:	4618      	mov	r0, r3
 800368e:	f000 fc55 	bl	8003f3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2201      	movs	r2, #1
 8003698:	2104      	movs	r1, #4
 800369a:	4618      	mov	r0, r3
 800369c:	f000 fc4e 	bl	8003f3c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0202 	orr.w	r2, r2, #2
 80036ae:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0204 	orr.w	r2, r2, #4
 80036be:	60da      	str	r2, [r3, #12]
      break;
 80036c0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f042 0201 	orr.w	r2, r2, #1
 80036d0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e0ae      	b.n	8003858 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b0c      	cmp	r3, #12
 8003706:	f200 809f 	bhi.w	8003848 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800370a:	a201      	add	r2, pc, #4	; (adr r2, 8003710 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800370c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003710:	08003745 	.word	0x08003745
 8003714:	08003849 	.word	0x08003849
 8003718:	08003849 	.word	0x08003849
 800371c:	08003849 	.word	0x08003849
 8003720:	08003785 	.word	0x08003785
 8003724:	08003849 	.word	0x08003849
 8003728:	08003849 	.word	0x08003849
 800372c:	08003849 	.word	0x08003849
 8003730:	080037c7 	.word	0x080037c7
 8003734:	08003849 	.word	0x08003849
 8003738:	08003849 	.word	0x08003849
 800373c:	08003849 	.word	0x08003849
 8003740:	08003807 	.word	0x08003807
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	4618      	mov	r0, r3
 800374c:	f000 f9d0 	bl	8003af0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699a      	ldr	r2, [r3, #24]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0208 	orr.w	r2, r2, #8
 800375e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0204 	bic.w	r2, r2, #4
 800376e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6999      	ldr	r1, [r3, #24]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	619a      	str	r2, [r3, #24]
      break;
 8003782:	e064      	b.n	800384e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68b9      	ldr	r1, [r7, #8]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fa16 	bl	8003bbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699a      	ldr	r2, [r3, #24]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699a      	ldr	r2, [r3, #24]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6999      	ldr	r1, [r3, #24]
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	021a      	lsls	r2, r3, #8
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	619a      	str	r2, [r3, #24]
      break;
 80037c4:	e043      	b.n	800384e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68b9      	ldr	r1, [r7, #8]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fa61 	bl	8003c94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	69da      	ldr	r2, [r3, #28]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0208 	orr.w	r2, r2, #8
 80037e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	69da      	ldr	r2, [r3, #28]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0204 	bic.w	r2, r2, #4
 80037f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69d9      	ldr	r1, [r3, #28]
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	61da      	str	r2, [r3, #28]
      break;
 8003804:	e023      	b.n	800384e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68b9      	ldr	r1, [r7, #8]
 800380c:	4618      	mov	r0, r3
 800380e:	f000 faab 	bl	8003d68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	69da      	ldr	r2, [r3, #28]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	69da      	ldr	r2, [r3, #28]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69d9      	ldr	r1, [r3, #28]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	021a      	lsls	r2, r3, #8
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	61da      	str	r2, [r3, #28]
      break;
 8003846:	e002      	b.n	800384e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	75fb      	strb	r3, [r7, #23]
      break;
 800384c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003856:	7dfb      	ldrb	r3, [r7, #23]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_TIM_ConfigClockSource+0x1c>
 8003878:	2302      	movs	r3, #2
 800387a:	e0b4      	b.n	80039e6 <HAL_TIM_ConfigClockSource+0x186>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800389a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038b4:	d03e      	beq.n	8003934 <HAL_TIM_ConfigClockSource+0xd4>
 80038b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038ba:	f200 8087 	bhi.w	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038c2:	f000 8086 	beq.w	80039d2 <HAL_TIM_ConfigClockSource+0x172>
 80038c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ca:	d87f      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038cc:	2b70      	cmp	r3, #112	; 0x70
 80038ce:	d01a      	beq.n	8003906 <HAL_TIM_ConfigClockSource+0xa6>
 80038d0:	2b70      	cmp	r3, #112	; 0x70
 80038d2:	d87b      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038d4:	2b60      	cmp	r3, #96	; 0x60
 80038d6:	d050      	beq.n	800397a <HAL_TIM_ConfigClockSource+0x11a>
 80038d8:	2b60      	cmp	r3, #96	; 0x60
 80038da:	d877      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038dc:	2b50      	cmp	r3, #80	; 0x50
 80038de:	d03c      	beq.n	800395a <HAL_TIM_ConfigClockSource+0xfa>
 80038e0:	2b50      	cmp	r3, #80	; 0x50
 80038e2:	d873      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038e4:	2b40      	cmp	r3, #64	; 0x40
 80038e6:	d058      	beq.n	800399a <HAL_TIM_ConfigClockSource+0x13a>
 80038e8:	2b40      	cmp	r3, #64	; 0x40
 80038ea:	d86f      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038ec:	2b30      	cmp	r3, #48	; 0x30
 80038ee:	d064      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0x15a>
 80038f0:	2b30      	cmp	r3, #48	; 0x30
 80038f2:	d86b      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038f4:	2b20      	cmp	r3, #32
 80038f6:	d060      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0x15a>
 80038f8:	2b20      	cmp	r3, #32
 80038fa:	d867      	bhi.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d05c      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0x15a>
 8003900:	2b10      	cmp	r3, #16
 8003902:	d05a      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0x15a>
 8003904:	e062      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	6899      	ldr	r1, [r3, #8]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	f000 faf1 	bl	8003efc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	609a      	str	r2, [r3, #8]
      break;
 8003932:	e04f      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6818      	ldr	r0, [r3, #0]
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	6899      	ldr	r1, [r3, #8]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f000 fada 	bl	8003efc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003956:	609a      	str	r2, [r3, #8]
      break;
 8003958:	e03c      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6818      	ldr	r0, [r3, #0]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6859      	ldr	r1, [r3, #4]
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	461a      	mov	r2, r3
 8003968:	f000 fa4e 	bl	8003e08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2150      	movs	r1, #80	; 0x50
 8003972:	4618      	mov	r0, r3
 8003974:	f000 faa7 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003978:	e02c      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	6859      	ldr	r1, [r3, #4]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	461a      	mov	r2, r3
 8003988:	f000 fa6d 	bl	8003e66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2160      	movs	r1, #96	; 0x60
 8003992:	4618      	mov	r0, r3
 8003994:	f000 fa97 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003998:	e01c      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6818      	ldr	r0, [r3, #0]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	6859      	ldr	r1, [r3, #4]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	461a      	mov	r2, r3
 80039a8:	f000 fa2e 	bl	8003e08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2140      	movs	r1, #64	; 0x40
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 fa87 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 80039b8:	e00c      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4619      	mov	r1, r3
 80039c4:	4610      	mov	r0, r2
 80039c6:	f000 fa7e 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 80039ca:	e003      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	73fb      	strb	r3, [r7, #15]
      break;
 80039d0:	e000      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
	...

080039f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a34      	ldr	r2, [pc, #208]	; (8003ad4 <TIM_Base_SetConfig+0xe4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d00f      	beq.n	8003a28 <TIM_Base_SetConfig+0x38>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0e:	d00b      	beq.n	8003a28 <TIM_Base_SetConfig+0x38>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a31      	ldr	r2, [pc, #196]	; (8003ad8 <TIM_Base_SetConfig+0xe8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d007      	beq.n	8003a28 <TIM_Base_SetConfig+0x38>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a30      	ldr	r2, [pc, #192]	; (8003adc <TIM_Base_SetConfig+0xec>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d003      	beq.n	8003a28 <TIM_Base_SetConfig+0x38>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a2f      	ldr	r2, [pc, #188]	; (8003ae0 <TIM_Base_SetConfig+0xf0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d108      	bne.n	8003a3a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a25      	ldr	r2, [pc, #148]	; (8003ad4 <TIM_Base_SetConfig+0xe4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d01b      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a48:	d017      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <TIM_Base_SetConfig+0xe8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d013      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a21      	ldr	r2, [pc, #132]	; (8003adc <TIM_Base_SetConfig+0xec>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d00f      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a20      	ldr	r2, [pc, #128]	; (8003ae0 <TIM_Base_SetConfig+0xf0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d00b      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a1f      	ldr	r2, [pc, #124]	; (8003ae4 <TIM_Base_SetConfig+0xf4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d007      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a1e      	ldr	r2, [pc, #120]	; (8003ae8 <TIM_Base_SetConfig+0xf8>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d003      	beq.n	8003a7a <TIM_Base_SetConfig+0x8a>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a1d      	ldr	r2, [pc, #116]	; (8003aec <TIM_Base_SetConfig+0xfc>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d108      	bne.n	8003a8c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a08      	ldr	r2, [pc, #32]	; (8003ad4 <TIM_Base_SetConfig+0xe4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d103      	bne.n	8003ac0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	615a      	str	r2, [r3, #20]
}
 8003ac6:	bf00      	nop
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40010000 	.word	0x40010000
 8003ad8:	40000400 	.word	0x40000400
 8003adc:	40000800 	.word	0x40000800
 8003ae0:	40000c00 	.word	0x40000c00
 8003ae4:	40014000 	.word	0x40014000
 8003ae8:	40014400 	.word	0x40014400
 8003aec:	40014800 	.word	0x40014800

08003af0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	f023 0201 	bic.w	r2, r3, #1
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
 8003b0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f023 0303 	bic.w	r3, r3, #3
 8003b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f023 0302 	bic.w	r3, r3, #2
 8003b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a1c      	ldr	r2, [pc, #112]	; (8003bb8 <TIM_OC1_SetConfig+0xc8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d10c      	bne.n	8003b66 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 0308 	bic.w	r3, r3, #8
 8003b52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f023 0304 	bic.w	r3, r3, #4
 8003b64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a13      	ldr	r2, [pc, #76]	; (8003bb8 <TIM_OC1_SetConfig+0xc8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d111      	bne.n	8003b92 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	621a      	str	r2, [r3, #32]
}
 8003bac:	bf00      	nop
 8003bae:	371c      	adds	r7, #28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	40010000 	.word	0x40010000

08003bbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	f023 0210 	bic.w	r2, r3, #16
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f023 0320 	bic.w	r3, r3, #32
 8003c06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a1e      	ldr	r2, [pc, #120]	; (8003c90 <TIM_OC2_SetConfig+0xd4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d10d      	bne.n	8003c38 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c36:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a15      	ldr	r2, [pc, #84]	; (8003c90 <TIM_OC2_SetConfig+0xd4>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d113      	bne.n	8003c68 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	621a      	str	r2, [r3, #32]
}
 8003c82:	bf00      	nop
 8003c84:	371c      	adds	r7, #28
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40010000 	.word	0x40010000

08003c94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b087      	sub	sp, #28
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f023 0303 	bic.w	r3, r3, #3
 8003cca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003cdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a1d      	ldr	r2, [pc, #116]	; (8003d64 <TIM_OC3_SetConfig+0xd0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d10d      	bne.n	8003d0e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	021b      	lsls	r3, r3, #8
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a14      	ldr	r2, [pc, #80]	; (8003d64 <TIM_OC3_SetConfig+0xd0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d113      	bne.n	8003d3e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	011b      	lsls	r3, r3, #4
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	621a      	str	r2, [r3, #32]
}
 8003d58:	bf00      	nop
 8003d5a:	371c      	adds	r7, #28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	40010000 	.word	0x40010000

08003d68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b087      	sub	sp, #28
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	021b      	lsls	r3, r3, #8
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003db2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	031b      	lsls	r3, r3, #12
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a10      	ldr	r2, [pc, #64]	; (8003e04 <TIM_OC4_SetConfig+0x9c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d109      	bne.n	8003ddc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	019b      	lsls	r3, r3, #6
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	621a      	str	r2, [r3, #32]
}
 8003df6:	bf00      	nop
 8003df8:	371c      	adds	r7, #28
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	40010000 	.word	0x40010000

08003e08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	f023 0201 	bic.w	r2, r3, #1
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f023 030a 	bic.w	r3, r3, #10
 8003e44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	621a      	str	r2, [r3, #32]
}
 8003e5a:	bf00      	nop
 8003e5c:	371c      	adds	r7, #28
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b087      	sub	sp, #28
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	f023 0210 	bic.w	r2, r3, #16
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	031b      	lsls	r3, r3, #12
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ea2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	621a      	str	r2, [r3, #32]
}
 8003eba:	bf00      	nop
 8003ebc:	371c      	adds	r7, #28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b085      	sub	sp, #20
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
 8003ece:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003edc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	f043 0307 	orr.w	r3, r3, #7
 8003ee8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	609a      	str	r2, [r3, #8]
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	021a      	lsls	r2, r3, #8
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	609a      	str	r2, [r3, #8]
}
 8003f30:	bf00      	nop
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	f003 031f 	and.w	r3, r3, #31
 8003f4e:	2201      	movs	r2, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a1a      	ldr	r2, [r3, #32]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	401a      	ands	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6a1a      	ldr	r2, [r3, #32]
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f003 031f 	and.w	r3, r3, #31
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	fa01 f303 	lsl.w	r3, r1, r3
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	621a      	str	r2, [r3, #32]
}
 8003f7a:	bf00      	nop
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
	...

08003f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e050      	b.n	8004042 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a1c      	ldr	r2, [pc, #112]	; (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d018      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fec:	d013      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a18      	ldr	r2, [pc, #96]	; (8004054 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d00e      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a16      	ldr	r2, [pc, #88]	; (8004058 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d009      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a15      	ldr	r2, [pc, #84]	; (800405c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d004      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a13      	ldr	r2, [pc, #76]	; (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d10c      	bne.n	8004030 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800401c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	4313      	orrs	r3, r2
 8004026:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40010000 	.word	0x40010000
 8004054:	40000400 	.word	0x40000400
 8004058:	40000800 	.word	0x40000800
 800405c:	40000c00 	.word	0x40000c00
 8004060:	40014000 	.word	0x40014000

08004064 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e03f      	b.n	80040f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fd06 	bl	8001a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2224      	movs	r2, #36	; 0x24
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 f929 	bl	8004300 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	691a      	ldr	r2, [r3, #16]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b08a      	sub	sp, #40	; 0x28
 8004102:	af02      	add	r7, sp, #8
 8004104:	60f8      	str	r0, [r7, #12]
 8004106:	60b9      	str	r1, [r7, #8]
 8004108:	603b      	str	r3, [r7, #0]
 800410a:	4613      	mov	r3, r2
 800410c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b20      	cmp	r3, #32
 800411c:	d17c      	bne.n	8004218 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d002      	beq.n	800412a <HAL_UART_Transmit+0x2c>
 8004124:	88fb      	ldrh	r3, [r7, #6]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e075      	b.n	800421a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <HAL_UART_Transmit+0x3e>
 8004138:	2302      	movs	r3, #2
 800413a:	e06e      	b.n	800421a <HAL_UART_Transmit+0x11c>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2221      	movs	r2, #33	; 0x21
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004152:	f7fd fe7d 	bl	8001e50 <HAL_GetTick>
 8004156:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	88fa      	ldrh	r2, [r7, #6]
 800415c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	88fa      	ldrh	r2, [r7, #6]
 8004162:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800416c:	d108      	bne.n	8004180 <HAL_UART_Transmit+0x82>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d104      	bne.n	8004180 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004176:	2300      	movs	r3, #0
 8004178:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	61bb      	str	r3, [r7, #24]
 800417e:	e003      	b.n	8004188 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004184:	2300      	movs	r3, #0
 8004186:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004190:	e02a      	b.n	80041e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2200      	movs	r2, #0
 800419a:	2180      	movs	r1, #128	; 0x80
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 f840 	bl	8004222 <UART_WaitOnFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e036      	b.n	800421a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	3302      	adds	r3, #2
 80041c6:	61bb      	str	r3, [r7, #24]
 80041c8:	e007      	b.n	80041da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	781a      	ldrb	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	3301      	adds	r3, #1
 80041d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041de:	b29b      	uxth	r3, r3
 80041e0:	3b01      	subs	r3, #1
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1cf      	bne.n	8004192 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	2200      	movs	r2, #0
 80041fa:	2140      	movs	r1, #64	; 0x40
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 f810 	bl	8004222 <UART_WaitOnFlagUntilTimeout>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e006      	b.n	800421a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	e000      	b.n	800421a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004218:	2302      	movs	r3, #2
  }
}
 800421a:	4618      	mov	r0, r3
 800421c:	3720      	adds	r7, #32
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b090      	sub	sp, #64	; 0x40
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	603b      	str	r3, [r7, #0]
 800422e:	4613      	mov	r3, r2
 8004230:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004232:	e050      	b.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800423a:	d04c      	beq.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800423c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800423e:	2b00      	cmp	r3, #0
 8004240:	d007      	beq.n	8004252 <UART_WaitOnFlagUntilTimeout+0x30>
 8004242:	f7fd fe05 	bl	8001e50 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800424e:	429a      	cmp	r2, r3
 8004250:	d241      	bcs.n	80042d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	330c      	adds	r3, #12
 8004258:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425c:	e853 3f00 	ldrex	r3, [r3]
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004264:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004268:	63fb      	str	r3, [r7, #60]	; 0x3c
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	330c      	adds	r3, #12
 8004270:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004272:	637a      	str	r2, [r7, #52]	; 0x34
 8004274:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004276:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004278:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800427a:	e841 2300 	strex	r3, r2, [r1]
 800427e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1e5      	bne.n	8004252 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	3314      	adds	r3, #20
 800428c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	e853 3f00 	ldrex	r3, [r3]
 8004294:	613b      	str	r3, [r7, #16]
   return(result);
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f023 0301 	bic.w	r3, r3, #1
 800429c:	63bb      	str	r3, [r7, #56]	; 0x38
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	3314      	adds	r3, #20
 80042a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042a6:	623a      	str	r2, [r7, #32]
 80042a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042aa:	69f9      	ldr	r1, [r7, #28]
 80042ac:	6a3a      	ldr	r2, [r7, #32]
 80042ae:	e841 2300 	strex	r3, r2, [r1]
 80042b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1e5      	bne.n	8004286 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2220      	movs	r2, #32
 80042be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e00f      	b.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4013      	ands	r3, r2
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	bf0c      	ite	eq
 80042e6:	2301      	moveq	r3, #1
 80042e8:	2300      	movne	r3, #0
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	461a      	mov	r2, r3
 80042ee:	79fb      	ldrb	r3, [r7, #7]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d09f      	beq.n	8004234 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3740      	adds	r7, #64	; 0x40
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004304:	b0c0      	sub	sp, #256	; 0x100
 8004306:	af00      	add	r7, sp, #0
 8004308:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800430c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800431c:	68d9      	ldr	r1, [r3, #12]
 800431e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	ea40 0301 	orr.w	r3, r0, r1
 8004328:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800432a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	431a      	orrs	r2, r3
 8004338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	431a      	orrs	r2, r3
 8004340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800434c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004358:	f021 010c 	bic.w	r1, r1, #12
 800435c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004366:	430b      	orrs	r3, r1
 8004368:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800437a:	6999      	ldr	r1, [r3, #24]
 800437c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	ea40 0301 	orr.w	r3, r0, r1
 8004386:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	4b8f      	ldr	r3, [pc, #572]	; (80045cc <UART_SetConfig+0x2cc>)
 8004390:	429a      	cmp	r2, r3
 8004392:	d005      	beq.n	80043a0 <UART_SetConfig+0xa0>
 8004394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	4b8d      	ldr	r3, [pc, #564]	; (80045d0 <UART_SetConfig+0x2d0>)
 800439c:	429a      	cmp	r2, r3
 800439e:	d104      	bne.n	80043aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043a0:	f7fe fedc 	bl	800315c <HAL_RCC_GetPCLK2Freq>
 80043a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80043a8:	e003      	b.n	80043b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043aa:	f7fe fec3 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 80043ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043bc:	f040 810c 	bne.w	80045d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043c4:	2200      	movs	r2, #0
 80043c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80043ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80043ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80043d2:	4622      	mov	r2, r4
 80043d4:	462b      	mov	r3, r5
 80043d6:	1891      	adds	r1, r2, r2
 80043d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80043da:	415b      	adcs	r3, r3
 80043dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80043de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80043e2:	4621      	mov	r1, r4
 80043e4:	eb12 0801 	adds.w	r8, r2, r1
 80043e8:	4629      	mov	r1, r5
 80043ea:	eb43 0901 	adc.w	r9, r3, r1
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004402:	4690      	mov	r8, r2
 8004404:	4699      	mov	r9, r3
 8004406:	4623      	mov	r3, r4
 8004408:	eb18 0303 	adds.w	r3, r8, r3
 800440c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004410:	462b      	mov	r3, r5
 8004412:	eb49 0303 	adc.w	r3, r9, r3
 8004416:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800441a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004426:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800442a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800442e:	460b      	mov	r3, r1
 8004430:	18db      	adds	r3, r3, r3
 8004432:	653b      	str	r3, [r7, #80]	; 0x50
 8004434:	4613      	mov	r3, r2
 8004436:	eb42 0303 	adc.w	r3, r2, r3
 800443a:	657b      	str	r3, [r7, #84]	; 0x54
 800443c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004440:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004444:	f7fc fc28 	bl	8000c98 <__aeabi_uldivmod>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4b61      	ldr	r3, [pc, #388]	; (80045d4 <UART_SetConfig+0x2d4>)
 800444e:	fba3 2302 	umull	r2, r3, r3, r2
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	011c      	lsls	r4, r3, #4
 8004456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800445a:	2200      	movs	r2, #0
 800445c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004460:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004464:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004468:	4642      	mov	r2, r8
 800446a:	464b      	mov	r3, r9
 800446c:	1891      	adds	r1, r2, r2
 800446e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004470:	415b      	adcs	r3, r3
 8004472:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004474:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004478:	4641      	mov	r1, r8
 800447a:	eb12 0a01 	adds.w	sl, r2, r1
 800447e:	4649      	mov	r1, r9
 8004480:	eb43 0b01 	adc.w	fp, r3, r1
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	f04f 0300 	mov.w	r3, #0
 800448c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004490:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004494:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004498:	4692      	mov	sl, r2
 800449a:	469b      	mov	fp, r3
 800449c:	4643      	mov	r3, r8
 800449e:	eb1a 0303 	adds.w	r3, sl, r3
 80044a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044a6:	464b      	mov	r3, r9
 80044a8:	eb4b 0303 	adc.w	r3, fp, r3
 80044ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80044b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80044bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80044c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80044c4:	460b      	mov	r3, r1
 80044c6:	18db      	adds	r3, r3, r3
 80044c8:	643b      	str	r3, [r7, #64]	; 0x40
 80044ca:	4613      	mov	r3, r2
 80044cc:	eb42 0303 	adc.w	r3, r2, r3
 80044d0:	647b      	str	r3, [r7, #68]	; 0x44
 80044d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80044da:	f7fc fbdd 	bl	8000c98 <__aeabi_uldivmod>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	4611      	mov	r1, r2
 80044e4:	4b3b      	ldr	r3, [pc, #236]	; (80045d4 <UART_SetConfig+0x2d4>)
 80044e6:	fba3 2301 	umull	r2, r3, r3, r1
 80044ea:	095b      	lsrs	r3, r3, #5
 80044ec:	2264      	movs	r2, #100	; 0x64
 80044ee:	fb02 f303 	mul.w	r3, r2, r3
 80044f2:	1acb      	subs	r3, r1, r3
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80044fa:	4b36      	ldr	r3, [pc, #216]	; (80045d4 <UART_SetConfig+0x2d4>)
 80044fc:	fba3 2302 	umull	r2, r3, r3, r2
 8004500:	095b      	lsrs	r3, r3, #5
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004508:	441c      	add	r4, r3
 800450a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800450e:	2200      	movs	r2, #0
 8004510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004514:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004518:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800451c:	4642      	mov	r2, r8
 800451e:	464b      	mov	r3, r9
 8004520:	1891      	adds	r1, r2, r2
 8004522:	63b9      	str	r1, [r7, #56]	; 0x38
 8004524:	415b      	adcs	r3, r3
 8004526:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004528:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800452c:	4641      	mov	r1, r8
 800452e:	1851      	adds	r1, r2, r1
 8004530:	6339      	str	r1, [r7, #48]	; 0x30
 8004532:	4649      	mov	r1, r9
 8004534:	414b      	adcs	r3, r1
 8004536:	637b      	str	r3, [r7, #52]	; 0x34
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004544:	4659      	mov	r1, fp
 8004546:	00cb      	lsls	r3, r1, #3
 8004548:	4651      	mov	r1, sl
 800454a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800454e:	4651      	mov	r1, sl
 8004550:	00ca      	lsls	r2, r1, #3
 8004552:	4610      	mov	r0, r2
 8004554:	4619      	mov	r1, r3
 8004556:	4603      	mov	r3, r0
 8004558:	4642      	mov	r2, r8
 800455a:	189b      	adds	r3, r3, r2
 800455c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004560:	464b      	mov	r3, r9
 8004562:	460a      	mov	r2, r1
 8004564:	eb42 0303 	adc.w	r3, r2, r3
 8004568:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800456c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004578:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800457c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004580:	460b      	mov	r3, r1
 8004582:	18db      	adds	r3, r3, r3
 8004584:	62bb      	str	r3, [r7, #40]	; 0x28
 8004586:	4613      	mov	r3, r2
 8004588:	eb42 0303 	adc.w	r3, r2, r3
 800458c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800458e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004592:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004596:	f7fc fb7f 	bl	8000c98 <__aeabi_uldivmod>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4b0d      	ldr	r3, [pc, #52]	; (80045d4 <UART_SetConfig+0x2d4>)
 80045a0:	fba3 1302 	umull	r1, r3, r3, r2
 80045a4:	095b      	lsrs	r3, r3, #5
 80045a6:	2164      	movs	r1, #100	; 0x64
 80045a8:	fb01 f303 	mul.w	r3, r1, r3
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	3332      	adds	r3, #50	; 0x32
 80045b2:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <UART_SetConfig+0x2d4>)
 80045b4:	fba2 2303 	umull	r2, r3, r2, r3
 80045b8:	095b      	lsrs	r3, r3, #5
 80045ba:	f003 0207 	and.w	r2, r3, #7
 80045be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4422      	add	r2, r4
 80045c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045c8:	e105      	b.n	80047d6 <UART_SetConfig+0x4d6>
 80045ca:	bf00      	nop
 80045cc:	40011000 	.word	0x40011000
 80045d0:	40011400 	.word	0x40011400
 80045d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045dc:	2200      	movs	r2, #0
 80045de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80045e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80045e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80045ea:	4642      	mov	r2, r8
 80045ec:	464b      	mov	r3, r9
 80045ee:	1891      	adds	r1, r2, r2
 80045f0:	6239      	str	r1, [r7, #32]
 80045f2:	415b      	adcs	r3, r3
 80045f4:	627b      	str	r3, [r7, #36]	; 0x24
 80045f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045fa:	4641      	mov	r1, r8
 80045fc:	1854      	adds	r4, r2, r1
 80045fe:	4649      	mov	r1, r9
 8004600:	eb43 0501 	adc.w	r5, r3, r1
 8004604:	f04f 0200 	mov.w	r2, #0
 8004608:	f04f 0300 	mov.w	r3, #0
 800460c:	00eb      	lsls	r3, r5, #3
 800460e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004612:	00e2      	lsls	r2, r4, #3
 8004614:	4614      	mov	r4, r2
 8004616:	461d      	mov	r5, r3
 8004618:	4643      	mov	r3, r8
 800461a:	18e3      	adds	r3, r4, r3
 800461c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004620:	464b      	mov	r3, r9
 8004622:	eb45 0303 	adc.w	r3, r5, r3
 8004626:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800462a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004636:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	f04f 0300 	mov.w	r3, #0
 8004642:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004646:	4629      	mov	r1, r5
 8004648:	008b      	lsls	r3, r1, #2
 800464a:	4621      	mov	r1, r4
 800464c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004650:	4621      	mov	r1, r4
 8004652:	008a      	lsls	r2, r1, #2
 8004654:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004658:	f7fc fb1e 	bl	8000c98 <__aeabi_uldivmod>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	4b60      	ldr	r3, [pc, #384]	; (80047e4 <UART_SetConfig+0x4e4>)
 8004662:	fba3 2302 	umull	r2, r3, r3, r2
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	011c      	lsls	r4, r3, #4
 800466a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800466e:	2200      	movs	r2, #0
 8004670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004674:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004678:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800467c:	4642      	mov	r2, r8
 800467e:	464b      	mov	r3, r9
 8004680:	1891      	adds	r1, r2, r2
 8004682:	61b9      	str	r1, [r7, #24]
 8004684:	415b      	adcs	r3, r3
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800468c:	4641      	mov	r1, r8
 800468e:	1851      	adds	r1, r2, r1
 8004690:	6139      	str	r1, [r7, #16]
 8004692:	4649      	mov	r1, r9
 8004694:	414b      	adcs	r3, r1
 8004696:	617b      	str	r3, [r7, #20]
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046a4:	4659      	mov	r1, fp
 80046a6:	00cb      	lsls	r3, r1, #3
 80046a8:	4651      	mov	r1, sl
 80046aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ae:	4651      	mov	r1, sl
 80046b0:	00ca      	lsls	r2, r1, #3
 80046b2:	4610      	mov	r0, r2
 80046b4:	4619      	mov	r1, r3
 80046b6:	4603      	mov	r3, r0
 80046b8:	4642      	mov	r2, r8
 80046ba:	189b      	adds	r3, r3, r2
 80046bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046c0:	464b      	mov	r3, r9
 80046c2:	460a      	mov	r2, r1
 80046c4:	eb42 0303 	adc.w	r3, r2, r3
 80046c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80046cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80046d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80046e4:	4649      	mov	r1, r9
 80046e6:	008b      	lsls	r3, r1, #2
 80046e8:	4641      	mov	r1, r8
 80046ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046ee:	4641      	mov	r1, r8
 80046f0:	008a      	lsls	r2, r1, #2
 80046f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80046f6:	f7fc facf 	bl	8000c98 <__aeabi_uldivmod>
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4b39      	ldr	r3, [pc, #228]	; (80047e4 <UART_SetConfig+0x4e4>)
 8004700:	fba3 1302 	umull	r1, r3, r3, r2
 8004704:	095b      	lsrs	r3, r3, #5
 8004706:	2164      	movs	r1, #100	; 0x64
 8004708:	fb01 f303 	mul.w	r3, r1, r3
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	3332      	adds	r3, #50	; 0x32
 8004712:	4a34      	ldr	r2, [pc, #208]	; (80047e4 <UART_SetConfig+0x4e4>)
 8004714:	fba2 2303 	umull	r2, r3, r2, r3
 8004718:	095b      	lsrs	r3, r3, #5
 800471a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800471e:	441c      	add	r4, r3
 8004720:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004724:	2200      	movs	r2, #0
 8004726:	673b      	str	r3, [r7, #112]	; 0x70
 8004728:	677a      	str	r2, [r7, #116]	; 0x74
 800472a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800472e:	4642      	mov	r2, r8
 8004730:	464b      	mov	r3, r9
 8004732:	1891      	adds	r1, r2, r2
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	415b      	adcs	r3, r3
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800473e:	4641      	mov	r1, r8
 8004740:	1851      	adds	r1, r2, r1
 8004742:	6039      	str	r1, [r7, #0]
 8004744:	4649      	mov	r1, r9
 8004746:	414b      	adcs	r3, r1
 8004748:	607b      	str	r3, [r7, #4]
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	f04f 0300 	mov.w	r3, #0
 8004752:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004756:	4659      	mov	r1, fp
 8004758:	00cb      	lsls	r3, r1, #3
 800475a:	4651      	mov	r1, sl
 800475c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004760:	4651      	mov	r1, sl
 8004762:	00ca      	lsls	r2, r1, #3
 8004764:	4610      	mov	r0, r2
 8004766:	4619      	mov	r1, r3
 8004768:	4603      	mov	r3, r0
 800476a:	4642      	mov	r2, r8
 800476c:	189b      	adds	r3, r3, r2
 800476e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004770:	464b      	mov	r3, r9
 8004772:	460a      	mov	r2, r1
 8004774:	eb42 0303 	adc.w	r3, r2, r3
 8004778:	66fb      	str	r3, [r7, #108]	; 0x6c
 800477a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	663b      	str	r3, [r7, #96]	; 0x60
 8004784:	667a      	str	r2, [r7, #100]	; 0x64
 8004786:	f04f 0200 	mov.w	r2, #0
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004792:	4649      	mov	r1, r9
 8004794:	008b      	lsls	r3, r1, #2
 8004796:	4641      	mov	r1, r8
 8004798:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800479c:	4641      	mov	r1, r8
 800479e:	008a      	lsls	r2, r1, #2
 80047a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80047a4:	f7fc fa78 	bl	8000c98 <__aeabi_uldivmod>
 80047a8:	4602      	mov	r2, r0
 80047aa:	460b      	mov	r3, r1
 80047ac:	4b0d      	ldr	r3, [pc, #52]	; (80047e4 <UART_SetConfig+0x4e4>)
 80047ae:	fba3 1302 	umull	r1, r3, r3, r2
 80047b2:	095b      	lsrs	r3, r3, #5
 80047b4:	2164      	movs	r1, #100	; 0x64
 80047b6:	fb01 f303 	mul.w	r3, r1, r3
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	3332      	adds	r3, #50	; 0x32
 80047c0:	4a08      	ldr	r2, [pc, #32]	; (80047e4 <UART_SetConfig+0x4e4>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	f003 020f 	and.w	r2, r3, #15
 80047cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4422      	add	r2, r4
 80047d4:	609a      	str	r2, [r3, #8]
}
 80047d6:	bf00      	nop
 80047d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80047dc:	46bd      	mov	sp, r7
 80047de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047e2:	bf00      	nop
 80047e4:	51eb851f 	.word	0x51eb851f

080047e8 <__errno>:
 80047e8:	4b01      	ldr	r3, [pc, #4]	; (80047f0 <__errno+0x8>)
 80047ea:	6818      	ldr	r0, [r3, #0]
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	2000000c 	.word	0x2000000c

080047f4 <__libc_init_array>:
 80047f4:	b570      	push	{r4, r5, r6, lr}
 80047f6:	4d0d      	ldr	r5, [pc, #52]	; (800482c <__libc_init_array+0x38>)
 80047f8:	4c0d      	ldr	r4, [pc, #52]	; (8004830 <__libc_init_array+0x3c>)
 80047fa:	1b64      	subs	r4, r4, r5
 80047fc:	10a4      	asrs	r4, r4, #2
 80047fe:	2600      	movs	r6, #0
 8004800:	42a6      	cmp	r6, r4
 8004802:	d109      	bne.n	8004818 <__libc_init_array+0x24>
 8004804:	4d0b      	ldr	r5, [pc, #44]	; (8004834 <__libc_init_array+0x40>)
 8004806:	4c0c      	ldr	r4, [pc, #48]	; (8004838 <__libc_init_array+0x44>)
 8004808:	f004 fc92 	bl	8009130 <_init>
 800480c:	1b64      	subs	r4, r4, r5
 800480e:	10a4      	asrs	r4, r4, #2
 8004810:	2600      	movs	r6, #0
 8004812:	42a6      	cmp	r6, r4
 8004814:	d105      	bne.n	8004822 <__libc_init_array+0x2e>
 8004816:	bd70      	pop	{r4, r5, r6, pc}
 8004818:	f855 3b04 	ldr.w	r3, [r5], #4
 800481c:	4798      	blx	r3
 800481e:	3601      	adds	r6, #1
 8004820:	e7ee      	b.n	8004800 <__libc_init_array+0xc>
 8004822:	f855 3b04 	ldr.w	r3, [r5], #4
 8004826:	4798      	blx	r3
 8004828:	3601      	adds	r6, #1
 800482a:	e7f2      	b.n	8004812 <__libc_init_array+0x1e>
 800482c:	08009634 	.word	0x08009634
 8004830:	08009634 	.word	0x08009634
 8004834:	08009634 	.word	0x08009634
 8004838:	08009638 	.word	0x08009638

0800483c <memset>:
 800483c:	4402      	add	r2, r0
 800483e:	4603      	mov	r3, r0
 8004840:	4293      	cmp	r3, r2
 8004842:	d100      	bne.n	8004846 <memset+0xa>
 8004844:	4770      	bx	lr
 8004846:	f803 1b01 	strb.w	r1, [r3], #1
 800484a:	e7f9      	b.n	8004840 <memset+0x4>

0800484c <__cvt>:
 800484c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004850:	ec55 4b10 	vmov	r4, r5, d0
 8004854:	2d00      	cmp	r5, #0
 8004856:	460e      	mov	r6, r1
 8004858:	4619      	mov	r1, r3
 800485a:	462b      	mov	r3, r5
 800485c:	bfbb      	ittet	lt
 800485e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004862:	461d      	movlt	r5, r3
 8004864:	2300      	movge	r3, #0
 8004866:	232d      	movlt	r3, #45	; 0x2d
 8004868:	700b      	strb	r3, [r1, #0]
 800486a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800486c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004870:	4691      	mov	r9, r2
 8004872:	f023 0820 	bic.w	r8, r3, #32
 8004876:	bfbc      	itt	lt
 8004878:	4622      	movlt	r2, r4
 800487a:	4614      	movlt	r4, r2
 800487c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004880:	d005      	beq.n	800488e <__cvt+0x42>
 8004882:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004886:	d100      	bne.n	800488a <__cvt+0x3e>
 8004888:	3601      	adds	r6, #1
 800488a:	2102      	movs	r1, #2
 800488c:	e000      	b.n	8004890 <__cvt+0x44>
 800488e:	2103      	movs	r1, #3
 8004890:	ab03      	add	r3, sp, #12
 8004892:	9301      	str	r3, [sp, #4]
 8004894:	ab02      	add	r3, sp, #8
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	ec45 4b10 	vmov	d0, r4, r5
 800489c:	4653      	mov	r3, sl
 800489e:	4632      	mov	r2, r6
 80048a0:	f001 fdae 	bl	8006400 <_dtoa_r>
 80048a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80048a8:	4607      	mov	r7, r0
 80048aa:	d102      	bne.n	80048b2 <__cvt+0x66>
 80048ac:	f019 0f01 	tst.w	r9, #1
 80048b0:	d022      	beq.n	80048f8 <__cvt+0xac>
 80048b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80048b6:	eb07 0906 	add.w	r9, r7, r6
 80048ba:	d110      	bne.n	80048de <__cvt+0x92>
 80048bc:	783b      	ldrb	r3, [r7, #0]
 80048be:	2b30      	cmp	r3, #48	; 0x30
 80048c0:	d10a      	bne.n	80048d8 <__cvt+0x8c>
 80048c2:	2200      	movs	r2, #0
 80048c4:	2300      	movs	r3, #0
 80048c6:	4620      	mov	r0, r4
 80048c8:	4629      	mov	r1, r5
 80048ca:	f7fc f905 	bl	8000ad8 <__aeabi_dcmpeq>
 80048ce:	b918      	cbnz	r0, 80048d8 <__cvt+0x8c>
 80048d0:	f1c6 0601 	rsb	r6, r6, #1
 80048d4:	f8ca 6000 	str.w	r6, [sl]
 80048d8:	f8da 3000 	ldr.w	r3, [sl]
 80048dc:	4499      	add	r9, r3
 80048de:	2200      	movs	r2, #0
 80048e0:	2300      	movs	r3, #0
 80048e2:	4620      	mov	r0, r4
 80048e4:	4629      	mov	r1, r5
 80048e6:	f7fc f8f7 	bl	8000ad8 <__aeabi_dcmpeq>
 80048ea:	b108      	cbz	r0, 80048f0 <__cvt+0xa4>
 80048ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80048f0:	2230      	movs	r2, #48	; 0x30
 80048f2:	9b03      	ldr	r3, [sp, #12]
 80048f4:	454b      	cmp	r3, r9
 80048f6:	d307      	bcc.n	8004908 <__cvt+0xbc>
 80048f8:	9b03      	ldr	r3, [sp, #12]
 80048fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048fc:	1bdb      	subs	r3, r3, r7
 80048fe:	4638      	mov	r0, r7
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	b004      	add	sp, #16
 8004904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004908:	1c59      	adds	r1, r3, #1
 800490a:	9103      	str	r1, [sp, #12]
 800490c:	701a      	strb	r2, [r3, #0]
 800490e:	e7f0      	b.n	80048f2 <__cvt+0xa6>

08004910 <__exponent>:
 8004910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004912:	4603      	mov	r3, r0
 8004914:	2900      	cmp	r1, #0
 8004916:	bfb8      	it	lt
 8004918:	4249      	neglt	r1, r1
 800491a:	f803 2b02 	strb.w	r2, [r3], #2
 800491e:	bfb4      	ite	lt
 8004920:	222d      	movlt	r2, #45	; 0x2d
 8004922:	222b      	movge	r2, #43	; 0x2b
 8004924:	2909      	cmp	r1, #9
 8004926:	7042      	strb	r2, [r0, #1]
 8004928:	dd2a      	ble.n	8004980 <__exponent+0x70>
 800492a:	f10d 0407 	add.w	r4, sp, #7
 800492e:	46a4      	mov	ip, r4
 8004930:	270a      	movs	r7, #10
 8004932:	46a6      	mov	lr, r4
 8004934:	460a      	mov	r2, r1
 8004936:	fb91 f6f7 	sdiv	r6, r1, r7
 800493a:	fb07 1516 	mls	r5, r7, r6, r1
 800493e:	3530      	adds	r5, #48	; 0x30
 8004940:	2a63      	cmp	r2, #99	; 0x63
 8004942:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004946:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800494a:	4631      	mov	r1, r6
 800494c:	dcf1      	bgt.n	8004932 <__exponent+0x22>
 800494e:	3130      	adds	r1, #48	; 0x30
 8004950:	f1ae 0502 	sub.w	r5, lr, #2
 8004954:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004958:	1c44      	adds	r4, r0, #1
 800495a:	4629      	mov	r1, r5
 800495c:	4561      	cmp	r1, ip
 800495e:	d30a      	bcc.n	8004976 <__exponent+0x66>
 8004960:	f10d 0209 	add.w	r2, sp, #9
 8004964:	eba2 020e 	sub.w	r2, r2, lr
 8004968:	4565      	cmp	r5, ip
 800496a:	bf88      	it	hi
 800496c:	2200      	movhi	r2, #0
 800496e:	4413      	add	r3, r2
 8004970:	1a18      	subs	r0, r3, r0
 8004972:	b003      	add	sp, #12
 8004974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004976:	f811 2b01 	ldrb.w	r2, [r1], #1
 800497a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800497e:	e7ed      	b.n	800495c <__exponent+0x4c>
 8004980:	2330      	movs	r3, #48	; 0x30
 8004982:	3130      	adds	r1, #48	; 0x30
 8004984:	7083      	strb	r3, [r0, #2]
 8004986:	70c1      	strb	r1, [r0, #3]
 8004988:	1d03      	adds	r3, r0, #4
 800498a:	e7f1      	b.n	8004970 <__exponent+0x60>

0800498c <_printf_float>:
 800498c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004990:	ed2d 8b02 	vpush	{d8}
 8004994:	b08d      	sub	sp, #52	; 0x34
 8004996:	460c      	mov	r4, r1
 8004998:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800499c:	4616      	mov	r6, r2
 800499e:	461f      	mov	r7, r3
 80049a0:	4605      	mov	r5, r0
 80049a2:	f002 fe8b 	bl	80076bc <_localeconv_r>
 80049a6:	f8d0 a000 	ldr.w	sl, [r0]
 80049aa:	4650      	mov	r0, sl
 80049ac:	f7fb fc18 	bl	80001e0 <strlen>
 80049b0:	2300      	movs	r3, #0
 80049b2:	930a      	str	r3, [sp, #40]	; 0x28
 80049b4:	6823      	ldr	r3, [r4, #0]
 80049b6:	9305      	str	r3, [sp, #20]
 80049b8:	f8d8 3000 	ldr.w	r3, [r8]
 80049bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80049c0:	3307      	adds	r3, #7
 80049c2:	f023 0307 	bic.w	r3, r3, #7
 80049c6:	f103 0208 	add.w	r2, r3, #8
 80049ca:	f8c8 2000 	str.w	r2, [r8]
 80049ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80049da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80049de:	9307      	str	r3, [sp, #28]
 80049e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80049e4:	ee08 0a10 	vmov	s16, r0
 80049e8:	4b9f      	ldr	r3, [pc, #636]	; (8004c68 <_printf_float+0x2dc>)
 80049ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049f2:	f7fc f8a3 	bl	8000b3c <__aeabi_dcmpun>
 80049f6:	bb88      	cbnz	r0, 8004a5c <_printf_float+0xd0>
 80049f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049fc:	4b9a      	ldr	r3, [pc, #616]	; (8004c68 <_printf_float+0x2dc>)
 80049fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a02:	f7fc f87d 	bl	8000b00 <__aeabi_dcmple>
 8004a06:	bb48      	cbnz	r0, 8004a5c <_printf_float+0xd0>
 8004a08:	2200      	movs	r2, #0
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	4649      	mov	r1, r9
 8004a10:	f7fc f86c 	bl	8000aec <__aeabi_dcmplt>
 8004a14:	b110      	cbz	r0, 8004a1c <_printf_float+0x90>
 8004a16:	232d      	movs	r3, #45	; 0x2d
 8004a18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a1c:	4b93      	ldr	r3, [pc, #588]	; (8004c6c <_printf_float+0x2e0>)
 8004a1e:	4894      	ldr	r0, [pc, #592]	; (8004c70 <_printf_float+0x2e4>)
 8004a20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004a24:	bf94      	ite	ls
 8004a26:	4698      	movls	r8, r3
 8004a28:	4680      	movhi	r8, r0
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	6123      	str	r3, [r4, #16]
 8004a2e:	9b05      	ldr	r3, [sp, #20]
 8004a30:	f023 0204 	bic.w	r2, r3, #4
 8004a34:	6022      	str	r2, [r4, #0]
 8004a36:	f04f 0900 	mov.w	r9, #0
 8004a3a:	9700      	str	r7, [sp, #0]
 8004a3c:	4633      	mov	r3, r6
 8004a3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004a40:	4621      	mov	r1, r4
 8004a42:	4628      	mov	r0, r5
 8004a44:	f000 f9d8 	bl	8004df8 <_printf_common>
 8004a48:	3001      	adds	r0, #1
 8004a4a:	f040 8090 	bne.w	8004b6e <_printf_float+0x1e2>
 8004a4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a52:	b00d      	add	sp, #52	; 0x34
 8004a54:	ecbd 8b02 	vpop	{d8}
 8004a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a5c:	4642      	mov	r2, r8
 8004a5e:	464b      	mov	r3, r9
 8004a60:	4640      	mov	r0, r8
 8004a62:	4649      	mov	r1, r9
 8004a64:	f7fc f86a 	bl	8000b3c <__aeabi_dcmpun>
 8004a68:	b140      	cbz	r0, 8004a7c <_printf_float+0xf0>
 8004a6a:	464b      	mov	r3, r9
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	bfbc      	itt	lt
 8004a70:	232d      	movlt	r3, #45	; 0x2d
 8004a72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a76:	487f      	ldr	r0, [pc, #508]	; (8004c74 <_printf_float+0x2e8>)
 8004a78:	4b7f      	ldr	r3, [pc, #508]	; (8004c78 <_printf_float+0x2ec>)
 8004a7a:	e7d1      	b.n	8004a20 <_printf_float+0x94>
 8004a7c:	6863      	ldr	r3, [r4, #4]
 8004a7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004a82:	9206      	str	r2, [sp, #24]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	d13f      	bne.n	8004b08 <_printf_float+0x17c>
 8004a88:	2306      	movs	r3, #6
 8004a8a:	6063      	str	r3, [r4, #4]
 8004a8c:	9b05      	ldr	r3, [sp, #20]
 8004a8e:	6861      	ldr	r1, [r4, #4]
 8004a90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004a94:	2300      	movs	r3, #0
 8004a96:	9303      	str	r3, [sp, #12]
 8004a98:	ab0a      	add	r3, sp, #40	; 0x28
 8004a9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004a9e:	ab09      	add	r3, sp, #36	; 0x24
 8004aa0:	ec49 8b10 	vmov	d0, r8, r9
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	6022      	str	r2, [r4, #0]
 8004aa8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004aac:	4628      	mov	r0, r5
 8004aae:	f7ff fecd 	bl	800484c <__cvt>
 8004ab2:	9b06      	ldr	r3, [sp, #24]
 8004ab4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ab6:	2b47      	cmp	r3, #71	; 0x47
 8004ab8:	4680      	mov	r8, r0
 8004aba:	d108      	bne.n	8004ace <_printf_float+0x142>
 8004abc:	1cc8      	adds	r0, r1, #3
 8004abe:	db02      	blt.n	8004ac6 <_printf_float+0x13a>
 8004ac0:	6863      	ldr	r3, [r4, #4]
 8004ac2:	4299      	cmp	r1, r3
 8004ac4:	dd41      	ble.n	8004b4a <_printf_float+0x1be>
 8004ac6:	f1ab 0b02 	sub.w	fp, fp, #2
 8004aca:	fa5f fb8b 	uxtb.w	fp, fp
 8004ace:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ad2:	d820      	bhi.n	8004b16 <_printf_float+0x18a>
 8004ad4:	3901      	subs	r1, #1
 8004ad6:	465a      	mov	r2, fp
 8004ad8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004adc:	9109      	str	r1, [sp, #36]	; 0x24
 8004ade:	f7ff ff17 	bl	8004910 <__exponent>
 8004ae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ae4:	1813      	adds	r3, r2, r0
 8004ae6:	2a01      	cmp	r2, #1
 8004ae8:	4681      	mov	r9, r0
 8004aea:	6123      	str	r3, [r4, #16]
 8004aec:	dc02      	bgt.n	8004af4 <_printf_float+0x168>
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	07d2      	lsls	r2, r2, #31
 8004af2:	d501      	bpl.n	8004af8 <_printf_float+0x16c>
 8004af4:	3301      	adds	r3, #1
 8004af6:	6123      	str	r3, [r4, #16]
 8004af8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d09c      	beq.n	8004a3a <_printf_float+0xae>
 8004b00:	232d      	movs	r3, #45	; 0x2d
 8004b02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b06:	e798      	b.n	8004a3a <_printf_float+0xae>
 8004b08:	9a06      	ldr	r2, [sp, #24]
 8004b0a:	2a47      	cmp	r2, #71	; 0x47
 8004b0c:	d1be      	bne.n	8004a8c <_printf_float+0x100>
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1bc      	bne.n	8004a8c <_printf_float+0x100>
 8004b12:	2301      	movs	r3, #1
 8004b14:	e7b9      	b.n	8004a8a <_printf_float+0xfe>
 8004b16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004b1a:	d118      	bne.n	8004b4e <_printf_float+0x1c2>
 8004b1c:	2900      	cmp	r1, #0
 8004b1e:	6863      	ldr	r3, [r4, #4]
 8004b20:	dd0b      	ble.n	8004b3a <_printf_float+0x1ae>
 8004b22:	6121      	str	r1, [r4, #16]
 8004b24:	b913      	cbnz	r3, 8004b2c <_printf_float+0x1a0>
 8004b26:	6822      	ldr	r2, [r4, #0]
 8004b28:	07d0      	lsls	r0, r2, #31
 8004b2a:	d502      	bpl.n	8004b32 <_printf_float+0x1a6>
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	440b      	add	r3, r1
 8004b30:	6123      	str	r3, [r4, #16]
 8004b32:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b34:	f04f 0900 	mov.w	r9, #0
 8004b38:	e7de      	b.n	8004af8 <_printf_float+0x16c>
 8004b3a:	b913      	cbnz	r3, 8004b42 <_printf_float+0x1b6>
 8004b3c:	6822      	ldr	r2, [r4, #0]
 8004b3e:	07d2      	lsls	r2, r2, #31
 8004b40:	d501      	bpl.n	8004b46 <_printf_float+0x1ba>
 8004b42:	3302      	adds	r3, #2
 8004b44:	e7f4      	b.n	8004b30 <_printf_float+0x1a4>
 8004b46:	2301      	movs	r3, #1
 8004b48:	e7f2      	b.n	8004b30 <_printf_float+0x1a4>
 8004b4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b50:	4299      	cmp	r1, r3
 8004b52:	db05      	blt.n	8004b60 <_printf_float+0x1d4>
 8004b54:	6823      	ldr	r3, [r4, #0]
 8004b56:	6121      	str	r1, [r4, #16]
 8004b58:	07d8      	lsls	r0, r3, #31
 8004b5a:	d5ea      	bpl.n	8004b32 <_printf_float+0x1a6>
 8004b5c:	1c4b      	adds	r3, r1, #1
 8004b5e:	e7e7      	b.n	8004b30 <_printf_float+0x1a4>
 8004b60:	2900      	cmp	r1, #0
 8004b62:	bfd4      	ite	le
 8004b64:	f1c1 0202 	rsble	r2, r1, #2
 8004b68:	2201      	movgt	r2, #1
 8004b6a:	4413      	add	r3, r2
 8004b6c:	e7e0      	b.n	8004b30 <_printf_float+0x1a4>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	055a      	lsls	r2, r3, #21
 8004b72:	d407      	bmi.n	8004b84 <_printf_float+0x1f8>
 8004b74:	6923      	ldr	r3, [r4, #16]
 8004b76:	4642      	mov	r2, r8
 8004b78:	4631      	mov	r1, r6
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	47b8      	blx	r7
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d12c      	bne.n	8004bdc <_printf_float+0x250>
 8004b82:	e764      	b.n	8004a4e <_printf_float+0xc2>
 8004b84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b88:	f240 80e0 	bls.w	8004d4c <_printf_float+0x3c0>
 8004b8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b90:	2200      	movs	r2, #0
 8004b92:	2300      	movs	r3, #0
 8004b94:	f7fb ffa0 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	d034      	beq.n	8004c06 <_printf_float+0x27a>
 8004b9c:	4a37      	ldr	r2, [pc, #220]	; (8004c7c <_printf_float+0x2f0>)
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	47b8      	blx	r7
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	f43f af51 	beq.w	8004a4e <_printf_float+0xc2>
 8004bac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	db02      	blt.n	8004bba <_printf_float+0x22e>
 8004bb4:	6823      	ldr	r3, [r4, #0]
 8004bb6:	07d8      	lsls	r0, r3, #31
 8004bb8:	d510      	bpl.n	8004bdc <_printf_float+0x250>
 8004bba:	ee18 3a10 	vmov	r3, s16
 8004bbe:	4652      	mov	r2, sl
 8004bc0:	4631      	mov	r1, r6
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	47b8      	blx	r7
 8004bc6:	3001      	adds	r0, #1
 8004bc8:	f43f af41 	beq.w	8004a4e <_printf_float+0xc2>
 8004bcc:	f04f 0800 	mov.w	r8, #0
 8004bd0:	f104 091a 	add.w	r9, r4, #26
 8004bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	4543      	cmp	r3, r8
 8004bda:	dc09      	bgt.n	8004bf0 <_printf_float+0x264>
 8004bdc:	6823      	ldr	r3, [r4, #0]
 8004bde:	079b      	lsls	r3, r3, #30
 8004be0:	f100 8105 	bmi.w	8004dee <_printf_float+0x462>
 8004be4:	68e0      	ldr	r0, [r4, #12]
 8004be6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004be8:	4298      	cmp	r0, r3
 8004bea:	bfb8      	it	lt
 8004bec:	4618      	movlt	r0, r3
 8004bee:	e730      	b.n	8004a52 <_printf_float+0xc6>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	464a      	mov	r2, r9
 8004bf4:	4631      	mov	r1, r6
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	47b8      	blx	r7
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	f43f af27 	beq.w	8004a4e <_printf_float+0xc2>
 8004c00:	f108 0801 	add.w	r8, r8, #1
 8004c04:	e7e6      	b.n	8004bd4 <_printf_float+0x248>
 8004c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	dc39      	bgt.n	8004c80 <_printf_float+0x2f4>
 8004c0c:	4a1b      	ldr	r2, [pc, #108]	; (8004c7c <_printf_float+0x2f0>)
 8004c0e:	2301      	movs	r3, #1
 8004c10:	4631      	mov	r1, r6
 8004c12:	4628      	mov	r0, r5
 8004c14:	47b8      	blx	r7
 8004c16:	3001      	adds	r0, #1
 8004c18:	f43f af19 	beq.w	8004a4e <_printf_float+0xc2>
 8004c1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c20:	4313      	orrs	r3, r2
 8004c22:	d102      	bne.n	8004c2a <_printf_float+0x29e>
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	07d9      	lsls	r1, r3, #31
 8004c28:	d5d8      	bpl.n	8004bdc <_printf_float+0x250>
 8004c2a:	ee18 3a10 	vmov	r3, s16
 8004c2e:	4652      	mov	r2, sl
 8004c30:	4631      	mov	r1, r6
 8004c32:	4628      	mov	r0, r5
 8004c34:	47b8      	blx	r7
 8004c36:	3001      	adds	r0, #1
 8004c38:	f43f af09 	beq.w	8004a4e <_printf_float+0xc2>
 8004c3c:	f04f 0900 	mov.w	r9, #0
 8004c40:	f104 0a1a 	add.w	sl, r4, #26
 8004c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c46:	425b      	negs	r3, r3
 8004c48:	454b      	cmp	r3, r9
 8004c4a:	dc01      	bgt.n	8004c50 <_printf_float+0x2c4>
 8004c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c4e:	e792      	b.n	8004b76 <_printf_float+0x1ea>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4652      	mov	r2, sl
 8004c54:	4631      	mov	r1, r6
 8004c56:	4628      	mov	r0, r5
 8004c58:	47b8      	blx	r7
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	f43f aef7 	beq.w	8004a4e <_printf_float+0xc2>
 8004c60:	f109 0901 	add.w	r9, r9, #1
 8004c64:	e7ee      	b.n	8004c44 <_printf_float+0x2b8>
 8004c66:	bf00      	nop
 8004c68:	7fefffff 	.word	0x7fefffff
 8004c6c:	0800918c 	.word	0x0800918c
 8004c70:	08009190 	.word	0x08009190
 8004c74:	08009198 	.word	0x08009198
 8004c78:	08009194 	.word	0x08009194
 8004c7c:	0800919c 	.word	0x0800919c
 8004c80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c84:	429a      	cmp	r2, r3
 8004c86:	bfa8      	it	ge
 8004c88:	461a      	movge	r2, r3
 8004c8a:	2a00      	cmp	r2, #0
 8004c8c:	4691      	mov	r9, r2
 8004c8e:	dc37      	bgt.n	8004d00 <_printf_float+0x374>
 8004c90:	f04f 0b00 	mov.w	fp, #0
 8004c94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c98:	f104 021a 	add.w	r2, r4, #26
 8004c9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c9e:	9305      	str	r3, [sp, #20]
 8004ca0:	eba3 0309 	sub.w	r3, r3, r9
 8004ca4:	455b      	cmp	r3, fp
 8004ca6:	dc33      	bgt.n	8004d10 <_printf_float+0x384>
 8004ca8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cac:	429a      	cmp	r2, r3
 8004cae:	db3b      	blt.n	8004d28 <_printf_float+0x39c>
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	07da      	lsls	r2, r3, #31
 8004cb4:	d438      	bmi.n	8004d28 <_printf_float+0x39c>
 8004cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cb8:	9a05      	ldr	r2, [sp, #20]
 8004cba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cbc:	1a9a      	subs	r2, r3, r2
 8004cbe:	eba3 0901 	sub.w	r9, r3, r1
 8004cc2:	4591      	cmp	r9, r2
 8004cc4:	bfa8      	it	ge
 8004cc6:	4691      	movge	r9, r2
 8004cc8:	f1b9 0f00 	cmp.w	r9, #0
 8004ccc:	dc35      	bgt.n	8004d3a <_printf_float+0x3ae>
 8004cce:	f04f 0800 	mov.w	r8, #0
 8004cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cd6:	f104 0a1a 	add.w	sl, r4, #26
 8004cda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	eba3 0309 	sub.w	r3, r3, r9
 8004ce4:	4543      	cmp	r3, r8
 8004ce6:	f77f af79 	ble.w	8004bdc <_printf_float+0x250>
 8004cea:	2301      	movs	r3, #1
 8004cec:	4652      	mov	r2, sl
 8004cee:	4631      	mov	r1, r6
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	47b8      	blx	r7
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	f43f aeaa 	beq.w	8004a4e <_printf_float+0xc2>
 8004cfa:	f108 0801 	add.w	r8, r8, #1
 8004cfe:	e7ec      	b.n	8004cda <_printf_float+0x34e>
 8004d00:	4613      	mov	r3, r2
 8004d02:	4631      	mov	r1, r6
 8004d04:	4642      	mov	r2, r8
 8004d06:	4628      	mov	r0, r5
 8004d08:	47b8      	blx	r7
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	d1c0      	bne.n	8004c90 <_printf_float+0x304>
 8004d0e:	e69e      	b.n	8004a4e <_printf_float+0xc2>
 8004d10:	2301      	movs	r3, #1
 8004d12:	4631      	mov	r1, r6
 8004d14:	4628      	mov	r0, r5
 8004d16:	9205      	str	r2, [sp, #20]
 8004d18:	47b8      	blx	r7
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	f43f ae97 	beq.w	8004a4e <_printf_float+0xc2>
 8004d20:	9a05      	ldr	r2, [sp, #20]
 8004d22:	f10b 0b01 	add.w	fp, fp, #1
 8004d26:	e7b9      	b.n	8004c9c <_printf_float+0x310>
 8004d28:	ee18 3a10 	vmov	r3, s16
 8004d2c:	4652      	mov	r2, sl
 8004d2e:	4631      	mov	r1, r6
 8004d30:	4628      	mov	r0, r5
 8004d32:	47b8      	blx	r7
 8004d34:	3001      	adds	r0, #1
 8004d36:	d1be      	bne.n	8004cb6 <_printf_float+0x32a>
 8004d38:	e689      	b.n	8004a4e <_printf_float+0xc2>
 8004d3a:	9a05      	ldr	r2, [sp, #20]
 8004d3c:	464b      	mov	r3, r9
 8004d3e:	4442      	add	r2, r8
 8004d40:	4631      	mov	r1, r6
 8004d42:	4628      	mov	r0, r5
 8004d44:	47b8      	blx	r7
 8004d46:	3001      	adds	r0, #1
 8004d48:	d1c1      	bne.n	8004cce <_printf_float+0x342>
 8004d4a:	e680      	b.n	8004a4e <_printf_float+0xc2>
 8004d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d4e:	2a01      	cmp	r2, #1
 8004d50:	dc01      	bgt.n	8004d56 <_printf_float+0x3ca>
 8004d52:	07db      	lsls	r3, r3, #31
 8004d54:	d538      	bpl.n	8004dc8 <_printf_float+0x43c>
 8004d56:	2301      	movs	r3, #1
 8004d58:	4642      	mov	r2, r8
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b8      	blx	r7
 8004d60:	3001      	adds	r0, #1
 8004d62:	f43f ae74 	beq.w	8004a4e <_printf_float+0xc2>
 8004d66:	ee18 3a10 	vmov	r3, s16
 8004d6a:	4652      	mov	r2, sl
 8004d6c:	4631      	mov	r1, r6
 8004d6e:	4628      	mov	r0, r5
 8004d70:	47b8      	blx	r7
 8004d72:	3001      	adds	r0, #1
 8004d74:	f43f ae6b 	beq.w	8004a4e <_printf_float+0xc2>
 8004d78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f7fb feaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d84:	b9d8      	cbnz	r0, 8004dbe <_printf_float+0x432>
 8004d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d88:	f108 0201 	add.w	r2, r8, #1
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	4631      	mov	r1, r6
 8004d90:	4628      	mov	r0, r5
 8004d92:	47b8      	blx	r7
 8004d94:	3001      	adds	r0, #1
 8004d96:	d10e      	bne.n	8004db6 <_printf_float+0x42a>
 8004d98:	e659      	b.n	8004a4e <_printf_float+0xc2>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	4652      	mov	r2, sl
 8004d9e:	4631      	mov	r1, r6
 8004da0:	4628      	mov	r0, r5
 8004da2:	47b8      	blx	r7
 8004da4:	3001      	adds	r0, #1
 8004da6:	f43f ae52 	beq.w	8004a4e <_printf_float+0xc2>
 8004daa:	f108 0801 	add.w	r8, r8, #1
 8004dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004db0:	3b01      	subs	r3, #1
 8004db2:	4543      	cmp	r3, r8
 8004db4:	dcf1      	bgt.n	8004d9a <_printf_float+0x40e>
 8004db6:	464b      	mov	r3, r9
 8004db8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004dbc:	e6dc      	b.n	8004b78 <_printf_float+0x1ec>
 8004dbe:	f04f 0800 	mov.w	r8, #0
 8004dc2:	f104 0a1a 	add.w	sl, r4, #26
 8004dc6:	e7f2      	b.n	8004dae <_printf_float+0x422>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	4642      	mov	r2, r8
 8004dcc:	e7df      	b.n	8004d8e <_printf_float+0x402>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	464a      	mov	r2, r9
 8004dd2:	4631      	mov	r1, r6
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	47b8      	blx	r7
 8004dd8:	3001      	adds	r0, #1
 8004dda:	f43f ae38 	beq.w	8004a4e <_printf_float+0xc2>
 8004dde:	f108 0801 	add.w	r8, r8, #1
 8004de2:	68e3      	ldr	r3, [r4, #12]
 8004de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004de6:	1a5b      	subs	r3, r3, r1
 8004de8:	4543      	cmp	r3, r8
 8004dea:	dcf0      	bgt.n	8004dce <_printf_float+0x442>
 8004dec:	e6fa      	b.n	8004be4 <_printf_float+0x258>
 8004dee:	f04f 0800 	mov.w	r8, #0
 8004df2:	f104 0919 	add.w	r9, r4, #25
 8004df6:	e7f4      	b.n	8004de2 <_printf_float+0x456>

08004df8 <_printf_common>:
 8004df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dfc:	4616      	mov	r6, r2
 8004dfe:	4699      	mov	r9, r3
 8004e00:	688a      	ldr	r2, [r1, #8]
 8004e02:	690b      	ldr	r3, [r1, #16]
 8004e04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	bfb8      	it	lt
 8004e0c:	4613      	movlt	r3, r2
 8004e0e:	6033      	str	r3, [r6, #0]
 8004e10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e14:	4607      	mov	r7, r0
 8004e16:	460c      	mov	r4, r1
 8004e18:	b10a      	cbz	r2, 8004e1e <_printf_common+0x26>
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	6033      	str	r3, [r6, #0]
 8004e1e:	6823      	ldr	r3, [r4, #0]
 8004e20:	0699      	lsls	r1, r3, #26
 8004e22:	bf42      	ittt	mi
 8004e24:	6833      	ldrmi	r3, [r6, #0]
 8004e26:	3302      	addmi	r3, #2
 8004e28:	6033      	strmi	r3, [r6, #0]
 8004e2a:	6825      	ldr	r5, [r4, #0]
 8004e2c:	f015 0506 	ands.w	r5, r5, #6
 8004e30:	d106      	bne.n	8004e40 <_printf_common+0x48>
 8004e32:	f104 0a19 	add.w	sl, r4, #25
 8004e36:	68e3      	ldr	r3, [r4, #12]
 8004e38:	6832      	ldr	r2, [r6, #0]
 8004e3a:	1a9b      	subs	r3, r3, r2
 8004e3c:	42ab      	cmp	r3, r5
 8004e3e:	dc26      	bgt.n	8004e8e <_printf_common+0x96>
 8004e40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e44:	1e13      	subs	r3, r2, #0
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	bf18      	it	ne
 8004e4a:	2301      	movne	r3, #1
 8004e4c:	0692      	lsls	r2, r2, #26
 8004e4e:	d42b      	bmi.n	8004ea8 <_printf_common+0xb0>
 8004e50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e54:	4649      	mov	r1, r9
 8004e56:	4638      	mov	r0, r7
 8004e58:	47c0      	blx	r8
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d01e      	beq.n	8004e9c <_printf_common+0xa4>
 8004e5e:	6823      	ldr	r3, [r4, #0]
 8004e60:	68e5      	ldr	r5, [r4, #12]
 8004e62:	6832      	ldr	r2, [r6, #0]
 8004e64:	f003 0306 	and.w	r3, r3, #6
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	bf08      	it	eq
 8004e6c:	1aad      	subeq	r5, r5, r2
 8004e6e:	68a3      	ldr	r3, [r4, #8]
 8004e70:	6922      	ldr	r2, [r4, #16]
 8004e72:	bf0c      	ite	eq
 8004e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e78:	2500      	movne	r5, #0
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	bfc4      	itt	gt
 8004e7e:	1a9b      	subgt	r3, r3, r2
 8004e80:	18ed      	addgt	r5, r5, r3
 8004e82:	2600      	movs	r6, #0
 8004e84:	341a      	adds	r4, #26
 8004e86:	42b5      	cmp	r5, r6
 8004e88:	d11a      	bne.n	8004ec0 <_printf_common+0xc8>
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	e008      	b.n	8004ea0 <_printf_common+0xa8>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	4652      	mov	r2, sl
 8004e92:	4649      	mov	r1, r9
 8004e94:	4638      	mov	r0, r7
 8004e96:	47c0      	blx	r8
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d103      	bne.n	8004ea4 <_printf_common+0xac>
 8004e9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea4:	3501      	adds	r5, #1
 8004ea6:	e7c6      	b.n	8004e36 <_printf_common+0x3e>
 8004ea8:	18e1      	adds	r1, r4, r3
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	2030      	movs	r0, #48	; 0x30
 8004eae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004eb2:	4422      	add	r2, r4
 8004eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004eb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ebc:	3302      	adds	r3, #2
 8004ebe:	e7c7      	b.n	8004e50 <_printf_common+0x58>
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	4622      	mov	r2, r4
 8004ec4:	4649      	mov	r1, r9
 8004ec6:	4638      	mov	r0, r7
 8004ec8:	47c0      	blx	r8
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d0e6      	beq.n	8004e9c <_printf_common+0xa4>
 8004ece:	3601      	adds	r6, #1
 8004ed0:	e7d9      	b.n	8004e86 <_printf_common+0x8e>
	...

08004ed4 <_printf_i>:
 8004ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed8:	7e0f      	ldrb	r7, [r1, #24]
 8004eda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004edc:	2f78      	cmp	r7, #120	; 0x78
 8004ede:	4691      	mov	r9, r2
 8004ee0:	4680      	mov	r8, r0
 8004ee2:	460c      	mov	r4, r1
 8004ee4:	469a      	mov	sl, r3
 8004ee6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004eea:	d807      	bhi.n	8004efc <_printf_i+0x28>
 8004eec:	2f62      	cmp	r7, #98	; 0x62
 8004eee:	d80a      	bhi.n	8004f06 <_printf_i+0x32>
 8004ef0:	2f00      	cmp	r7, #0
 8004ef2:	f000 80d8 	beq.w	80050a6 <_printf_i+0x1d2>
 8004ef6:	2f58      	cmp	r7, #88	; 0x58
 8004ef8:	f000 80a3 	beq.w	8005042 <_printf_i+0x16e>
 8004efc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f04:	e03a      	b.n	8004f7c <_printf_i+0xa8>
 8004f06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f0a:	2b15      	cmp	r3, #21
 8004f0c:	d8f6      	bhi.n	8004efc <_printf_i+0x28>
 8004f0e:	a101      	add	r1, pc, #4	; (adr r1, 8004f14 <_printf_i+0x40>)
 8004f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f14:	08004f6d 	.word	0x08004f6d
 8004f18:	08004f81 	.word	0x08004f81
 8004f1c:	08004efd 	.word	0x08004efd
 8004f20:	08004efd 	.word	0x08004efd
 8004f24:	08004efd 	.word	0x08004efd
 8004f28:	08004efd 	.word	0x08004efd
 8004f2c:	08004f81 	.word	0x08004f81
 8004f30:	08004efd 	.word	0x08004efd
 8004f34:	08004efd 	.word	0x08004efd
 8004f38:	08004efd 	.word	0x08004efd
 8004f3c:	08004efd 	.word	0x08004efd
 8004f40:	0800508d 	.word	0x0800508d
 8004f44:	08004fb1 	.word	0x08004fb1
 8004f48:	0800506f 	.word	0x0800506f
 8004f4c:	08004efd 	.word	0x08004efd
 8004f50:	08004efd 	.word	0x08004efd
 8004f54:	080050af 	.word	0x080050af
 8004f58:	08004efd 	.word	0x08004efd
 8004f5c:	08004fb1 	.word	0x08004fb1
 8004f60:	08004efd 	.word	0x08004efd
 8004f64:	08004efd 	.word	0x08004efd
 8004f68:	08005077 	.word	0x08005077
 8004f6c:	682b      	ldr	r3, [r5, #0]
 8004f6e:	1d1a      	adds	r2, r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	602a      	str	r2, [r5, #0]
 8004f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e0a3      	b.n	80050c8 <_printf_i+0x1f4>
 8004f80:	6820      	ldr	r0, [r4, #0]
 8004f82:	6829      	ldr	r1, [r5, #0]
 8004f84:	0606      	lsls	r6, r0, #24
 8004f86:	f101 0304 	add.w	r3, r1, #4
 8004f8a:	d50a      	bpl.n	8004fa2 <_printf_i+0xce>
 8004f8c:	680e      	ldr	r6, [r1, #0]
 8004f8e:	602b      	str	r3, [r5, #0]
 8004f90:	2e00      	cmp	r6, #0
 8004f92:	da03      	bge.n	8004f9c <_printf_i+0xc8>
 8004f94:	232d      	movs	r3, #45	; 0x2d
 8004f96:	4276      	negs	r6, r6
 8004f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f9c:	485e      	ldr	r0, [pc, #376]	; (8005118 <_printf_i+0x244>)
 8004f9e:	230a      	movs	r3, #10
 8004fa0:	e019      	b.n	8004fd6 <_printf_i+0x102>
 8004fa2:	680e      	ldr	r6, [r1, #0]
 8004fa4:	602b      	str	r3, [r5, #0]
 8004fa6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004faa:	bf18      	it	ne
 8004fac:	b236      	sxthne	r6, r6
 8004fae:	e7ef      	b.n	8004f90 <_printf_i+0xbc>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	6820      	ldr	r0, [r4, #0]
 8004fb4:	1d19      	adds	r1, r3, #4
 8004fb6:	6029      	str	r1, [r5, #0]
 8004fb8:	0601      	lsls	r1, r0, #24
 8004fba:	d501      	bpl.n	8004fc0 <_printf_i+0xec>
 8004fbc:	681e      	ldr	r6, [r3, #0]
 8004fbe:	e002      	b.n	8004fc6 <_printf_i+0xf2>
 8004fc0:	0646      	lsls	r6, r0, #25
 8004fc2:	d5fb      	bpl.n	8004fbc <_printf_i+0xe8>
 8004fc4:	881e      	ldrh	r6, [r3, #0]
 8004fc6:	4854      	ldr	r0, [pc, #336]	; (8005118 <_printf_i+0x244>)
 8004fc8:	2f6f      	cmp	r7, #111	; 0x6f
 8004fca:	bf0c      	ite	eq
 8004fcc:	2308      	moveq	r3, #8
 8004fce:	230a      	movne	r3, #10
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fd6:	6865      	ldr	r5, [r4, #4]
 8004fd8:	60a5      	str	r5, [r4, #8]
 8004fda:	2d00      	cmp	r5, #0
 8004fdc:	bfa2      	ittt	ge
 8004fde:	6821      	ldrge	r1, [r4, #0]
 8004fe0:	f021 0104 	bicge.w	r1, r1, #4
 8004fe4:	6021      	strge	r1, [r4, #0]
 8004fe6:	b90e      	cbnz	r6, 8004fec <_printf_i+0x118>
 8004fe8:	2d00      	cmp	r5, #0
 8004fea:	d04d      	beq.n	8005088 <_printf_i+0x1b4>
 8004fec:	4615      	mov	r5, r2
 8004fee:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ff2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ff6:	5dc7      	ldrb	r7, [r0, r7]
 8004ff8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ffc:	4637      	mov	r7, r6
 8004ffe:	42bb      	cmp	r3, r7
 8005000:	460e      	mov	r6, r1
 8005002:	d9f4      	bls.n	8004fee <_printf_i+0x11a>
 8005004:	2b08      	cmp	r3, #8
 8005006:	d10b      	bne.n	8005020 <_printf_i+0x14c>
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	07de      	lsls	r6, r3, #31
 800500c:	d508      	bpl.n	8005020 <_printf_i+0x14c>
 800500e:	6923      	ldr	r3, [r4, #16]
 8005010:	6861      	ldr	r1, [r4, #4]
 8005012:	4299      	cmp	r1, r3
 8005014:	bfde      	ittt	le
 8005016:	2330      	movle	r3, #48	; 0x30
 8005018:	f805 3c01 	strble.w	r3, [r5, #-1]
 800501c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005020:	1b52      	subs	r2, r2, r5
 8005022:	6122      	str	r2, [r4, #16]
 8005024:	f8cd a000 	str.w	sl, [sp]
 8005028:	464b      	mov	r3, r9
 800502a:	aa03      	add	r2, sp, #12
 800502c:	4621      	mov	r1, r4
 800502e:	4640      	mov	r0, r8
 8005030:	f7ff fee2 	bl	8004df8 <_printf_common>
 8005034:	3001      	adds	r0, #1
 8005036:	d14c      	bne.n	80050d2 <_printf_i+0x1fe>
 8005038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800503c:	b004      	add	sp, #16
 800503e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005042:	4835      	ldr	r0, [pc, #212]	; (8005118 <_printf_i+0x244>)
 8005044:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005048:	6829      	ldr	r1, [r5, #0]
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005050:	6029      	str	r1, [r5, #0]
 8005052:	061d      	lsls	r5, r3, #24
 8005054:	d514      	bpl.n	8005080 <_printf_i+0x1ac>
 8005056:	07df      	lsls	r7, r3, #31
 8005058:	bf44      	itt	mi
 800505a:	f043 0320 	orrmi.w	r3, r3, #32
 800505e:	6023      	strmi	r3, [r4, #0]
 8005060:	b91e      	cbnz	r6, 800506a <_printf_i+0x196>
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	f023 0320 	bic.w	r3, r3, #32
 8005068:	6023      	str	r3, [r4, #0]
 800506a:	2310      	movs	r3, #16
 800506c:	e7b0      	b.n	8004fd0 <_printf_i+0xfc>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	f043 0320 	orr.w	r3, r3, #32
 8005074:	6023      	str	r3, [r4, #0]
 8005076:	2378      	movs	r3, #120	; 0x78
 8005078:	4828      	ldr	r0, [pc, #160]	; (800511c <_printf_i+0x248>)
 800507a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800507e:	e7e3      	b.n	8005048 <_printf_i+0x174>
 8005080:	0659      	lsls	r1, r3, #25
 8005082:	bf48      	it	mi
 8005084:	b2b6      	uxthmi	r6, r6
 8005086:	e7e6      	b.n	8005056 <_printf_i+0x182>
 8005088:	4615      	mov	r5, r2
 800508a:	e7bb      	b.n	8005004 <_printf_i+0x130>
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	6826      	ldr	r6, [r4, #0]
 8005090:	6961      	ldr	r1, [r4, #20]
 8005092:	1d18      	adds	r0, r3, #4
 8005094:	6028      	str	r0, [r5, #0]
 8005096:	0635      	lsls	r5, r6, #24
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	d501      	bpl.n	80050a0 <_printf_i+0x1cc>
 800509c:	6019      	str	r1, [r3, #0]
 800509e:	e002      	b.n	80050a6 <_printf_i+0x1d2>
 80050a0:	0670      	lsls	r0, r6, #25
 80050a2:	d5fb      	bpl.n	800509c <_printf_i+0x1c8>
 80050a4:	8019      	strh	r1, [r3, #0]
 80050a6:	2300      	movs	r3, #0
 80050a8:	6123      	str	r3, [r4, #16]
 80050aa:	4615      	mov	r5, r2
 80050ac:	e7ba      	b.n	8005024 <_printf_i+0x150>
 80050ae:	682b      	ldr	r3, [r5, #0]
 80050b0:	1d1a      	adds	r2, r3, #4
 80050b2:	602a      	str	r2, [r5, #0]
 80050b4:	681d      	ldr	r5, [r3, #0]
 80050b6:	6862      	ldr	r2, [r4, #4]
 80050b8:	2100      	movs	r1, #0
 80050ba:	4628      	mov	r0, r5
 80050bc:	f7fb f898 	bl	80001f0 <memchr>
 80050c0:	b108      	cbz	r0, 80050c6 <_printf_i+0x1f2>
 80050c2:	1b40      	subs	r0, r0, r5
 80050c4:	6060      	str	r0, [r4, #4]
 80050c6:	6863      	ldr	r3, [r4, #4]
 80050c8:	6123      	str	r3, [r4, #16]
 80050ca:	2300      	movs	r3, #0
 80050cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d0:	e7a8      	b.n	8005024 <_printf_i+0x150>
 80050d2:	6923      	ldr	r3, [r4, #16]
 80050d4:	462a      	mov	r2, r5
 80050d6:	4649      	mov	r1, r9
 80050d8:	4640      	mov	r0, r8
 80050da:	47d0      	blx	sl
 80050dc:	3001      	adds	r0, #1
 80050de:	d0ab      	beq.n	8005038 <_printf_i+0x164>
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	079b      	lsls	r3, r3, #30
 80050e4:	d413      	bmi.n	800510e <_printf_i+0x23a>
 80050e6:	68e0      	ldr	r0, [r4, #12]
 80050e8:	9b03      	ldr	r3, [sp, #12]
 80050ea:	4298      	cmp	r0, r3
 80050ec:	bfb8      	it	lt
 80050ee:	4618      	movlt	r0, r3
 80050f0:	e7a4      	b.n	800503c <_printf_i+0x168>
 80050f2:	2301      	movs	r3, #1
 80050f4:	4632      	mov	r2, r6
 80050f6:	4649      	mov	r1, r9
 80050f8:	4640      	mov	r0, r8
 80050fa:	47d0      	blx	sl
 80050fc:	3001      	adds	r0, #1
 80050fe:	d09b      	beq.n	8005038 <_printf_i+0x164>
 8005100:	3501      	adds	r5, #1
 8005102:	68e3      	ldr	r3, [r4, #12]
 8005104:	9903      	ldr	r1, [sp, #12]
 8005106:	1a5b      	subs	r3, r3, r1
 8005108:	42ab      	cmp	r3, r5
 800510a:	dcf2      	bgt.n	80050f2 <_printf_i+0x21e>
 800510c:	e7eb      	b.n	80050e6 <_printf_i+0x212>
 800510e:	2500      	movs	r5, #0
 8005110:	f104 0619 	add.w	r6, r4, #25
 8005114:	e7f5      	b.n	8005102 <_printf_i+0x22e>
 8005116:	bf00      	nop
 8005118:	0800919e 	.word	0x0800919e
 800511c:	080091af 	.word	0x080091af

08005120 <_scanf_float>:
 8005120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005124:	b087      	sub	sp, #28
 8005126:	4617      	mov	r7, r2
 8005128:	9303      	str	r3, [sp, #12]
 800512a:	688b      	ldr	r3, [r1, #8]
 800512c:	1e5a      	subs	r2, r3, #1
 800512e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005132:	bf83      	ittte	hi
 8005134:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005138:	195b      	addhi	r3, r3, r5
 800513a:	9302      	strhi	r3, [sp, #8]
 800513c:	2300      	movls	r3, #0
 800513e:	bf86      	itte	hi
 8005140:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005144:	608b      	strhi	r3, [r1, #8]
 8005146:	9302      	strls	r3, [sp, #8]
 8005148:	680b      	ldr	r3, [r1, #0]
 800514a:	468b      	mov	fp, r1
 800514c:	2500      	movs	r5, #0
 800514e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005152:	f84b 3b1c 	str.w	r3, [fp], #28
 8005156:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800515a:	4680      	mov	r8, r0
 800515c:	460c      	mov	r4, r1
 800515e:	465e      	mov	r6, fp
 8005160:	46aa      	mov	sl, r5
 8005162:	46a9      	mov	r9, r5
 8005164:	9501      	str	r5, [sp, #4]
 8005166:	68a2      	ldr	r2, [r4, #8]
 8005168:	b152      	cbz	r2, 8005180 <_scanf_float+0x60>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b4e      	cmp	r3, #78	; 0x4e
 8005170:	d864      	bhi.n	800523c <_scanf_float+0x11c>
 8005172:	2b40      	cmp	r3, #64	; 0x40
 8005174:	d83c      	bhi.n	80051f0 <_scanf_float+0xd0>
 8005176:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800517a:	b2c8      	uxtb	r0, r1
 800517c:	280e      	cmp	r0, #14
 800517e:	d93a      	bls.n	80051f6 <_scanf_float+0xd6>
 8005180:	f1b9 0f00 	cmp.w	r9, #0
 8005184:	d003      	beq.n	800518e <_scanf_float+0x6e>
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800518c:	6023      	str	r3, [r4, #0]
 800518e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005192:	f1ba 0f01 	cmp.w	sl, #1
 8005196:	f200 8113 	bhi.w	80053c0 <_scanf_float+0x2a0>
 800519a:	455e      	cmp	r6, fp
 800519c:	f200 8105 	bhi.w	80053aa <_scanf_float+0x28a>
 80051a0:	2501      	movs	r5, #1
 80051a2:	4628      	mov	r0, r5
 80051a4:	b007      	add	sp, #28
 80051a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051aa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80051ae:	2a0d      	cmp	r2, #13
 80051b0:	d8e6      	bhi.n	8005180 <_scanf_float+0x60>
 80051b2:	a101      	add	r1, pc, #4	; (adr r1, 80051b8 <_scanf_float+0x98>)
 80051b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80051b8:	080052f7 	.word	0x080052f7
 80051bc:	08005181 	.word	0x08005181
 80051c0:	08005181 	.word	0x08005181
 80051c4:	08005181 	.word	0x08005181
 80051c8:	08005357 	.word	0x08005357
 80051cc:	0800532f 	.word	0x0800532f
 80051d0:	08005181 	.word	0x08005181
 80051d4:	08005181 	.word	0x08005181
 80051d8:	08005305 	.word	0x08005305
 80051dc:	08005181 	.word	0x08005181
 80051e0:	08005181 	.word	0x08005181
 80051e4:	08005181 	.word	0x08005181
 80051e8:	08005181 	.word	0x08005181
 80051ec:	080052bd 	.word	0x080052bd
 80051f0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80051f4:	e7db      	b.n	80051ae <_scanf_float+0x8e>
 80051f6:	290e      	cmp	r1, #14
 80051f8:	d8c2      	bhi.n	8005180 <_scanf_float+0x60>
 80051fa:	a001      	add	r0, pc, #4	; (adr r0, 8005200 <_scanf_float+0xe0>)
 80051fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005200:	080052af 	.word	0x080052af
 8005204:	08005181 	.word	0x08005181
 8005208:	080052af 	.word	0x080052af
 800520c:	08005343 	.word	0x08005343
 8005210:	08005181 	.word	0x08005181
 8005214:	0800525d 	.word	0x0800525d
 8005218:	08005299 	.word	0x08005299
 800521c:	08005299 	.word	0x08005299
 8005220:	08005299 	.word	0x08005299
 8005224:	08005299 	.word	0x08005299
 8005228:	08005299 	.word	0x08005299
 800522c:	08005299 	.word	0x08005299
 8005230:	08005299 	.word	0x08005299
 8005234:	08005299 	.word	0x08005299
 8005238:	08005299 	.word	0x08005299
 800523c:	2b6e      	cmp	r3, #110	; 0x6e
 800523e:	d809      	bhi.n	8005254 <_scanf_float+0x134>
 8005240:	2b60      	cmp	r3, #96	; 0x60
 8005242:	d8b2      	bhi.n	80051aa <_scanf_float+0x8a>
 8005244:	2b54      	cmp	r3, #84	; 0x54
 8005246:	d077      	beq.n	8005338 <_scanf_float+0x218>
 8005248:	2b59      	cmp	r3, #89	; 0x59
 800524a:	d199      	bne.n	8005180 <_scanf_float+0x60>
 800524c:	2d07      	cmp	r5, #7
 800524e:	d197      	bne.n	8005180 <_scanf_float+0x60>
 8005250:	2508      	movs	r5, #8
 8005252:	e029      	b.n	80052a8 <_scanf_float+0x188>
 8005254:	2b74      	cmp	r3, #116	; 0x74
 8005256:	d06f      	beq.n	8005338 <_scanf_float+0x218>
 8005258:	2b79      	cmp	r3, #121	; 0x79
 800525a:	e7f6      	b.n	800524a <_scanf_float+0x12a>
 800525c:	6821      	ldr	r1, [r4, #0]
 800525e:	05c8      	lsls	r0, r1, #23
 8005260:	d51a      	bpl.n	8005298 <_scanf_float+0x178>
 8005262:	9b02      	ldr	r3, [sp, #8]
 8005264:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005268:	6021      	str	r1, [r4, #0]
 800526a:	f109 0901 	add.w	r9, r9, #1
 800526e:	b11b      	cbz	r3, 8005278 <_scanf_float+0x158>
 8005270:	3b01      	subs	r3, #1
 8005272:	3201      	adds	r2, #1
 8005274:	9302      	str	r3, [sp, #8]
 8005276:	60a2      	str	r2, [r4, #8]
 8005278:	68a3      	ldr	r3, [r4, #8]
 800527a:	3b01      	subs	r3, #1
 800527c:	60a3      	str	r3, [r4, #8]
 800527e:	6923      	ldr	r3, [r4, #16]
 8005280:	3301      	adds	r3, #1
 8005282:	6123      	str	r3, [r4, #16]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3b01      	subs	r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	607b      	str	r3, [r7, #4]
 800528c:	f340 8084 	ble.w	8005398 <_scanf_float+0x278>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	3301      	adds	r3, #1
 8005294:	603b      	str	r3, [r7, #0]
 8005296:	e766      	b.n	8005166 <_scanf_float+0x46>
 8005298:	eb1a 0f05 	cmn.w	sl, r5
 800529c:	f47f af70 	bne.w	8005180 <_scanf_float+0x60>
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80052a6:	6022      	str	r2, [r4, #0]
 80052a8:	f806 3b01 	strb.w	r3, [r6], #1
 80052ac:	e7e4      	b.n	8005278 <_scanf_float+0x158>
 80052ae:	6822      	ldr	r2, [r4, #0]
 80052b0:	0610      	lsls	r0, r2, #24
 80052b2:	f57f af65 	bpl.w	8005180 <_scanf_float+0x60>
 80052b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ba:	e7f4      	b.n	80052a6 <_scanf_float+0x186>
 80052bc:	f1ba 0f00 	cmp.w	sl, #0
 80052c0:	d10e      	bne.n	80052e0 <_scanf_float+0x1c0>
 80052c2:	f1b9 0f00 	cmp.w	r9, #0
 80052c6:	d10e      	bne.n	80052e6 <_scanf_float+0x1c6>
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80052ce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052d2:	d108      	bne.n	80052e6 <_scanf_float+0x1c6>
 80052d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80052d8:	6022      	str	r2, [r4, #0]
 80052da:	f04f 0a01 	mov.w	sl, #1
 80052de:	e7e3      	b.n	80052a8 <_scanf_float+0x188>
 80052e0:	f1ba 0f02 	cmp.w	sl, #2
 80052e4:	d055      	beq.n	8005392 <_scanf_float+0x272>
 80052e6:	2d01      	cmp	r5, #1
 80052e8:	d002      	beq.n	80052f0 <_scanf_float+0x1d0>
 80052ea:	2d04      	cmp	r5, #4
 80052ec:	f47f af48 	bne.w	8005180 <_scanf_float+0x60>
 80052f0:	3501      	adds	r5, #1
 80052f2:	b2ed      	uxtb	r5, r5
 80052f4:	e7d8      	b.n	80052a8 <_scanf_float+0x188>
 80052f6:	f1ba 0f01 	cmp.w	sl, #1
 80052fa:	f47f af41 	bne.w	8005180 <_scanf_float+0x60>
 80052fe:	f04f 0a02 	mov.w	sl, #2
 8005302:	e7d1      	b.n	80052a8 <_scanf_float+0x188>
 8005304:	b97d      	cbnz	r5, 8005326 <_scanf_float+0x206>
 8005306:	f1b9 0f00 	cmp.w	r9, #0
 800530a:	f47f af3c 	bne.w	8005186 <_scanf_float+0x66>
 800530e:	6822      	ldr	r2, [r4, #0]
 8005310:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005314:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005318:	f47f af39 	bne.w	800518e <_scanf_float+0x6e>
 800531c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005320:	6022      	str	r2, [r4, #0]
 8005322:	2501      	movs	r5, #1
 8005324:	e7c0      	b.n	80052a8 <_scanf_float+0x188>
 8005326:	2d03      	cmp	r5, #3
 8005328:	d0e2      	beq.n	80052f0 <_scanf_float+0x1d0>
 800532a:	2d05      	cmp	r5, #5
 800532c:	e7de      	b.n	80052ec <_scanf_float+0x1cc>
 800532e:	2d02      	cmp	r5, #2
 8005330:	f47f af26 	bne.w	8005180 <_scanf_float+0x60>
 8005334:	2503      	movs	r5, #3
 8005336:	e7b7      	b.n	80052a8 <_scanf_float+0x188>
 8005338:	2d06      	cmp	r5, #6
 800533a:	f47f af21 	bne.w	8005180 <_scanf_float+0x60>
 800533e:	2507      	movs	r5, #7
 8005340:	e7b2      	b.n	80052a8 <_scanf_float+0x188>
 8005342:	6822      	ldr	r2, [r4, #0]
 8005344:	0591      	lsls	r1, r2, #22
 8005346:	f57f af1b 	bpl.w	8005180 <_scanf_float+0x60>
 800534a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800534e:	6022      	str	r2, [r4, #0]
 8005350:	f8cd 9004 	str.w	r9, [sp, #4]
 8005354:	e7a8      	b.n	80052a8 <_scanf_float+0x188>
 8005356:	6822      	ldr	r2, [r4, #0]
 8005358:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800535c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005360:	d006      	beq.n	8005370 <_scanf_float+0x250>
 8005362:	0550      	lsls	r0, r2, #21
 8005364:	f57f af0c 	bpl.w	8005180 <_scanf_float+0x60>
 8005368:	f1b9 0f00 	cmp.w	r9, #0
 800536c:	f43f af0f 	beq.w	800518e <_scanf_float+0x6e>
 8005370:	0591      	lsls	r1, r2, #22
 8005372:	bf58      	it	pl
 8005374:	9901      	ldrpl	r1, [sp, #4]
 8005376:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800537a:	bf58      	it	pl
 800537c:	eba9 0101 	subpl.w	r1, r9, r1
 8005380:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005384:	bf58      	it	pl
 8005386:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800538a:	6022      	str	r2, [r4, #0]
 800538c:	f04f 0900 	mov.w	r9, #0
 8005390:	e78a      	b.n	80052a8 <_scanf_float+0x188>
 8005392:	f04f 0a03 	mov.w	sl, #3
 8005396:	e787      	b.n	80052a8 <_scanf_float+0x188>
 8005398:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800539c:	4639      	mov	r1, r7
 800539e:	4640      	mov	r0, r8
 80053a0:	4798      	blx	r3
 80053a2:	2800      	cmp	r0, #0
 80053a4:	f43f aedf 	beq.w	8005166 <_scanf_float+0x46>
 80053a8:	e6ea      	b.n	8005180 <_scanf_float+0x60>
 80053aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053b2:	463a      	mov	r2, r7
 80053b4:	4640      	mov	r0, r8
 80053b6:	4798      	blx	r3
 80053b8:	6923      	ldr	r3, [r4, #16]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	6123      	str	r3, [r4, #16]
 80053be:	e6ec      	b.n	800519a <_scanf_float+0x7a>
 80053c0:	1e6b      	subs	r3, r5, #1
 80053c2:	2b06      	cmp	r3, #6
 80053c4:	d825      	bhi.n	8005412 <_scanf_float+0x2f2>
 80053c6:	2d02      	cmp	r5, #2
 80053c8:	d836      	bhi.n	8005438 <_scanf_float+0x318>
 80053ca:	455e      	cmp	r6, fp
 80053cc:	f67f aee8 	bls.w	80051a0 <_scanf_float+0x80>
 80053d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053d8:	463a      	mov	r2, r7
 80053da:	4640      	mov	r0, r8
 80053dc:	4798      	blx	r3
 80053de:	6923      	ldr	r3, [r4, #16]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	6123      	str	r3, [r4, #16]
 80053e4:	e7f1      	b.n	80053ca <_scanf_float+0x2aa>
 80053e6:	9802      	ldr	r0, [sp, #8]
 80053e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053ec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80053f0:	9002      	str	r0, [sp, #8]
 80053f2:	463a      	mov	r2, r7
 80053f4:	4640      	mov	r0, r8
 80053f6:	4798      	blx	r3
 80053f8:	6923      	ldr	r3, [r4, #16]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	6123      	str	r3, [r4, #16]
 80053fe:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005402:	fa5f fa8a 	uxtb.w	sl, sl
 8005406:	f1ba 0f02 	cmp.w	sl, #2
 800540a:	d1ec      	bne.n	80053e6 <_scanf_float+0x2c6>
 800540c:	3d03      	subs	r5, #3
 800540e:	b2ed      	uxtb	r5, r5
 8005410:	1b76      	subs	r6, r6, r5
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	05da      	lsls	r2, r3, #23
 8005416:	d52f      	bpl.n	8005478 <_scanf_float+0x358>
 8005418:	055b      	lsls	r3, r3, #21
 800541a:	d510      	bpl.n	800543e <_scanf_float+0x31e>
 800541c:	455e      	cmp	r6, fp
 800541e:	f67f aebf 	bls.w	80051a0 <_scanf_float+0x80>
 8005422:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005426:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800542a:	463a      	mov	r2, r7
 800542c:	4640      	mov	r0, r8
 800542e:	4798      	blx	r3
 8005430:	6923      	ldr	r3, [r4, #16]
 8005432:	3b01      	subs	r3, #1
 8005434:	6123      	str	r3, [r4, #16]
 8005436:	e7f1      	b.n	800541c <_scanf_float+0x2fc>
 8005438:	46aa      	mov	sl, r5
 800543a:	9602      	str	r6, [sp, #8]
 800543c:	e7df      	b.n	80053fe <_scanf_float+0x2de>
 800543e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005442:	6923      	ldr	r3, [r4, #16]
 8005444:	2965      	cmp	r1, #101	; 0x65
 8005446:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800544a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	d00c      	beq.n	800546c <_scanf_float+0x34c>
 8005452:	2945      	cmp	r1, #69	; 0x45
 8005454:	d00a      	beq.n	800546c <_scanf_float+0x34c>
 8005456:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800545a:	463a      	mov	r2, r7
 800545c:	4640      	mov	r0, r8
 800545e:	4798      	blx	r3
 8005460:	6923      	ldr	r3, [r4, #16]
 8005462:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005466:	3b01      	subs	r3, #1
 8005468:	1eb5      	subs	r5, r6, #2
 800546a:	6123      	str	r3, [r4, #16]
 800546c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005470:	463a      	mov	r2, r7
 8005472:	4640      	mov	r0, r8
 8005474:	4798      	blx	r3
 8005476:	462e      	mov	r6, r5
 8005478:	6825      	ldr	r5, [r4, #0]
 800547a:	f015 0510 	ands.w	r5, r5, #16
 800547e:	d159      	bne.n	8005534 <_scanf_float+0x414>
 8005480:	7035      	strb	r5, [r6, #0]
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800548c:	d11b      	bne.n	80054c6 <_scanf_float+0x3a6>
 800548e:	9b01      	ldr	r3, [sp, #4]
 8005490:	454b      	cmp	r3, r9
 8005492:	eba3 0209 	sub.w	r2, r3, r9
 8005496:	d123      	bne.n	80054e0 <_scanf_float+0x3c0>
 8005498:	2200      	movs	r2, #0
 800549a:	4659      	mov	r1, fp
 800549c:	4640      	mov	r0, r8
 800549e:	f000 fe99 	bl	80061d4 <_strtod_r>
 80054a2:	6822      	ldr	r2, [r4, #0]
 80054a4:	9b03      	ldr	r3, [sp, #12]
 80054a6:	f012 0f02 	tst.w	r2, #2
 80054aa:	ec57 6b10 	vmov	r6, r7, d0
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	d021      	beq.n	80054f6 <_scanf_float+0x3d6>
 80054b2:	9903      	ldr	r1, [sp, #12]
 80054b4:	1d1a      	adds	r2, r3, #4
 80054b6:	600a      	str	r2, [r1, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	e9c3 6700 	strd	r6, r7, [r3]
 80054be:	68e3      	ldr	r3, [r4, #12]
 80054c0:	3301      	adds	r3, #1
 80054c2:	60e3      	str	r3, [r4, #12]
 80054c4:	e66d      	b.n	80051a2 <_scanf_float+0x82>
 80054c6:	9b04      	ldr	r3, [sp, #16]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d0e5      	beq.n	8005498 <_scanf_float+0x378>
 80054cc:	9905      	ldr	r1, [sp, #20]
 80054ce:	230a      	movs	r3, #10
 80054d0:	462a      	mov	r2, r5
 80054d2:	3101      	adds	r1, #1
 80054d4:	4640      	mov	r0, r8
 80054d6:	f000 ff05 	bl	80062e4 <_strtol_r>
 80054da:	9b04      	ldr	r3, [sp, #16]
 80054dc:	9e05      	ldr	r6, [sp, #20]
 80054de:	1ac2      	subs	r2, r0, r3
 80054e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80054e4:	429e      	cmp	r6, r3
 80054e6:	bf28      	it	cs
 80054e8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80054ec:	4912      	ldr	r1, [pc, #72]	; (8005538 <_scanf_float+0x418>)
 80054ee:	4630      	mov	r0, r6
 80054f0:	f000 f82c 	bl	800554c <siprintf>
 80054f4:	e7d0      	b.n	8005498 <_scanf_float+0x378>
 80054f6:	9903      	ldr	r1, [sp, #12]
 80054f8:	f012 0f04 	tst.w	r2, #4
 80054fc:	f103 0204 	add.w	r2, r3, #4
 8005500:	600a      	str	r2, [r1, #0]
 8005502:	d1d9      	bne.n	80054b8 <_scanf_float+0x398>
 8005504:	f8d3 8000 	ldr.w	r8, [r3]
 8005508:	ee10 2a10 	vmov	r2, s0
 800550c:	ee10 0a10 	vmov	r0, s0
 8005510:	463b      	mov	r3, r7
 8005512:	4639      	mov	r1, r7
 8005514:	f7fb fb12 	bl	8000b3c <__aeabi_dcmpun>
 8005518:	b128      	cbz	r0, 8005526 <_scanf_float+0x406>
 800551a:	4808      	ldr	r0, [pc, #32]	; (800553c <_scanf_float+0x41c>)
 800551c:	f000 f810 	bl	8005540 <nanf>
 8005520:	ed88 0a00 	vstr	s0, [r8]
 8005524:	e7cb      	b.n	80054be <_scanf_float+0x39e>
 8005526:	4630      	mov	r0, r6
 8005528:	4639      	mov	r1, r7
 800552a:	f7fb fb65 	bl	8000bf8 <__aeabi_d2f>
 800552e:	f8c8 0000 	str.w	r0, [r8]
 8005532:	e7c4      	b.n	80054be <_scanf_float+0x39e>
 8005534:	2500      	movs	r5, #0
 8005536:	e634      	b.n	80051a2 <_scanf_float+0x82>
 8005538:	080091c0 	.word	0x080091c0
 800553c:	080095c8 	.word	0x080095c8

08005540 <nanf>:
 8005540:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005548 <nanf+0x8>
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	7fc00000 	.word	0x7fc00000

0800554c <siprintf>:
 800554c:	b40e      	push	{r1, r2, r3}
 800554e:	b500      	push	{lr}
 8005550:	b09c      	sub	sp, #112	; 0x70
 8005552:	ab1d      	add	r3, sp, #116	; 0x74
 8005554:	9002      	str	r0, [sp, #8]
 8005556:	9006      	str	r0, [sp, #24]
 8005558:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800555c:	4809      	ldr	r0, [pc, #36]	; (8005584 <siprintf+0x38>)
 800555e:	9107      	str	r1, [sp, #28]
 8005560:	9104      	str	r1, [sp, #16]
 8005562:	4909      	ldr	r1, [pc, #36]	; (8005588 <siprintf+0x3c>)
 8005564:	f853 2b04 	ldr.w	r2, [r3], #4
 8005568:	9105      	str	r1, [sp, #20]
 800556a:	6800      	ldr	r0, [r0, #0]
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	a902      	add	r1, sp, #8
 8005570:	f002 fee4 	bl	800833c <_svfiprintf_r>
 8005574:	9b02      	ldr	r3, [sp, #8]
 8005576:	2200      	movs	r2, #0
 8005578:	701a      	strb	r2, [r3, #0]
 800557a:	b01c      	add	sp, #112	; 0x70
 800557c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005580:	b003      	add	sp, #12
 8005582:	4770      	bx	lr
 8005584:	2000000c 	.word	0x2000000c
 8005588:	ffff0208 	.word	0xffff0208

0800558c <sulp>:
 800558c:	b570      	push	{r4, r5, r6, lr}
 800558e:	4604      	mov	r4, r0
 8005590:	460d      	mov	r5, r1
 8005592:	ec45 4b10 	vmov	d0, r4, r5
 8005596:	4616      	mov	r6, r2
 8005598:	f002 fc2e 	bl	8007df8 <__ulp>
 800559c:	ec51 0b10 	vmov	r0, r1, d0
 80055a0:	b17e      	cbz	r6, 80055c2 <sulp+0x36>
 80055a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80055a6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	dd09      	ble.n	80055c2 <sulp+0x36>
 80055ae:	051b      	lsls	r3, r3, #20
 80055b0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80055b4:	2400      	movs	r4, #0
 80055b6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80055ba:	4622      	mov	r2, r4
 80055bc:	462b      	mov	r3, r5
 80055be:	f7fb f823 	bl	8000608 <__aeabi_dmul>
 80055c2:	bd70      	pop	{r4, r5, r6, pc}
 80055c4:	0000      	movs	r0, r0
	...

080055c8 <_strtod_l>:
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055cc:	ed2d 8b02 	vpush	{d8}
 80055d0:	b09d      	sub	sp, #116	; 0x74
 80055d2:	461f      	mov	r7, r3
 80055d4:	2300      	movs	r3, #0
 80055d6:	9318      	str	r3, [sp, #96]	; 0x60
 80055d8:	4ba2      	ldr	r3, [pc, #648]	; (8005864 <_strtod_l+0x29c>)
 80055da:	9213      	str	r2, [sp, #76]	; 0x4c
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	9305      	str	r3, [sp, #20]
 80055e0:	4604      	mov	r4, r0
 80055e2:	4618      	mov	r0, r3
 80055e4:	4688      	mov	r8, r1
 80055e6:	f7fa fdfb 	bl	80001e0 <strlen>
 80055ea:	f04f 0a00 	mov.w	sl, #0
 80055ee:	4605      	mov	r5, r0
 80055f0:	f04f 0b00 	mov.w	fp, #0
 80055f4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80055f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055fa:	781a      	ldrb	r2, [r3, #0]
 80055fc:	2a2b      	cmp	r2, #43	; 0x2b
 80055fe:	d04e      	beq.n	800569e <_strtod_l+0xd6>
 8005600:	d83b      	bhi.n	800567a <_strtod_l+0xb2>
 8005602:	2a0d      	cmp	r2, #13
 8005604:	d834      	bhi.n	8005670 <_strtod_l+0xa8>
 8005606:	2a08      	cmp	r2, #8
 8005608:	d834      	bhi.n	8005674 <_strtod_l+0xac>
 800560a:	2a00      	cmp	r2, #0
 800560c:	d03e      	beq.n	800568c <_strtod_l+0xc4>
 800560e:	2300      	movs	r3, #0
 8005610:	930a      	str	r3, [sp, #40]	; 0x28
 8005612:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005614:	7833      	ldrb	r3, [r6, #0]
 8005616:	2b30      	cmp	r3, #48	; 0x30
 8005618:	f040 80b0 	bne.w	800577c <_strtod_l+0x1b4>
 800561c:	7873      	ldrb	r3, [r6, #1]
 800561e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005622:	2b58      	cmp	r3, #88	; 0x58
 8005624:	d168      	bne.n	80056f8 <_strtod_l+0x130>
 8005626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	ab18      	add	r3, sp, #96	; 0x60
 800562c:	9702      	str	r7, [sp, #8]
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	4a8d      	ldr	r2, [pc, #564]	; (8005868 <_strtod_l+0x2a0>)
 8005632:	ab19      	add	r3, sp, #100	; 0x64
 8005634:	a917      	add	r1, sp, #92	; 0x5c
 8005636:	4620      	mov	r0, r4
 8005638:	f001 fd38 	bl	80070ac <__gethex>
 800563c:	f010 0707 	ands.w	r7, r0, #7
 8005640:	4605      	mov	r5, r0
 8005642:	d005      	beq.n	8005650 <_strtod_l+0x88>
 8005644:	2f06      	cmp	r7, #6
 8005646:	d12c      	bne.n	80056a2 <_strtod_l+0xda>
 8005648:	3601      	adds	r6, #1
 800564a:	2300      	movs	r3, #0
 800564c:	9617      	str	r6, [sp, #92]	; 0x5c
 800564e:	930a      	str	r3, [sp, #40]	; 0x28
 8005650:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005652:	2b00      	cmp	r3, #0
 8005654:	f040 8590 	bne.w	8006178 <_strtod_l+0xbb0>
 8005658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565a:	b1eb      	cbz	r3, 8005698 <_strtod_l+0xd0>
 800565c:	4652      	mov	r2, sl
 800565e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005662:	ec43 2b10 	vmov	d0, r2, r3
 8005666:	b01d      	add	sp, #116	; 0x74
 8005668:	ecbd 8b02 	vpop	{d8}
 800566c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005670:	2a20      	cmp	r2, #32
 8005672:	d1cc      	bne.n	800560e <_strtod_l+0x46>
 8005674:	3301      	adds	r3, #1
 8005676:	9317      	str	r3, [sp, #92]	; 0x5c
 8005678:	e7be      	b.n	80055f8 <_strtod_l+0x30>
 800567a:	2a2d      	cmp	r2, #45	; 0x2d
 800567c:	d1c7      	bne.n	800560e <_strtod_l+0x46>
 800567e:	2201      	movs	r2, #1
 8005680:	920a      	str	r2, [sp, #40]	; 0x28
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	9217      	str	r2, [sp, #92]	; 0x5c
 8005686:	785b      	ldrb	r3, [r3, #1]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1c2      	bne.n	8005612 <_strtod_l+0x4a>
 800568c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800568e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005692:	2b00      	cmp	r3, #0
 8005694:	f040 856e 	bne.w	8006174 <_strtod_l+0xbac>
 8005698:	4652      	mov	r2, sl
 800569a:	465b      	mov	r3, fp
 800569c:	e7e1      	b.n	8005662 <_strtod_l+0x9a>
 800569e:	2200      	movs	r2, #0
 80056a0:	e7ee      	b.n	8005680 <_strtod_l+0xb8>
 80056a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80056a4:	b13a      	cbz	r2, 80056b6 <_strtod_l+0xee>
 80056a6:	2135      	movs	r1, #53	; 0x35
 80056a8:	a81a      	add	r0, sp, #104	; 0x68
 80056aa:	f002 fcb0 	bl	800800e <__copybits>
 80056ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80056b0:	4620      	mov	r0, r4
 80056b2:	f002 f86f 	bl	8007794 <_Bfree>
 80056b6:	3f01      	subs	r7, #1
 80056b8:	2f04      	cmp	r7, #4
 80056ba:	d806      	bhi.n	80056ca <_strtod_l+0x102>
 80056bc:	e8df f007 	tbb	[pc, r7]
 80056c0:	1714030a 	.word	0x1714030a
 80056c4:	0a          	.byte	0x0a
 80056c5:	00          	.byte	0x00
 80056c6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80056ca:	0728      	lsls	r0, r5, #28
 80056cc:	d5c0      	bpl.n	8005650 <_strtod_l+0x88>
 80056ce:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80056d2:	e7bd      	b.n	8005650 <_strtod_l+0x88>
 80056d4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80056d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80056e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80056e6:	e7f0      	b.n	80056ca <_strtod_l+0x102>
 80056e8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800586c <_strtod_l+0x2a4>
 80056ec:	e7ed      	b.n	80056ca <_strtod_l+0x102>
 80056ee:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80056f2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80056f6:	e7e8      	b.n	80056ca <_strtod_l+0x102>
 80056f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80056fe:	785b      	ldrb	r3, [r3, #1]
 8005700:	2b30      	cmp	r3, #48	; 0x30
 8005702:	d0f9      	beq.n	80056f8 <_strtod_l+0x130>
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0a3      	beq.n	8005650 <_strtod_l+0x88>
 8005708:	2301      	movs	r3, #1
 800570a:	f04f 0900 	mov.w	r9, #0
 800570e:	9304      	str	r3, [sp, #16]
 8005710:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005712:	9308      	str	r3, [sp, #32]
 8005714:	f8cd 901c 	str.w	r9, [sp, #28]
 8005718:	464f      	mov	r7, r9
 800571a:	220a      	movs	r2, #10
 800571c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800571e:	7806      	ldrb	r6, [r0, #0]
 8005720:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005724:	b2d9      	uxtb	r1, r3
 8005726:	2909      	cmp	r1, #9
 8005728:	d92a      	bls.n	8005780 <_strtod_l+0x1b8>
 800572a:	9905      	ldr	r1, [sp, #20]
 800572c:	462a      	mov	r2, r5
 800572e:	f002 ff1f 	bl	8008570 <strncmp>
 8005732:	b398      	cbz	r0, 800579c <_strtod_l+0x1d4>
 8005734:	2000      	movs	r0, #0
 8005736:	4632      	mov	r2, r6
 8005738:	463d      	mov	r5, r7
 800573a:	9005      	str	r0, [sp, #20]
 800573c:	4603      	mov	r3, r0
 800573e:	2a65      	cmp	r2, #101	; 0x65
 8005740:	d001      	beq.n	8005746 <_strtod_l+0x17e>
 8005742:	2a45      	cmp	r2, #69	; 0x45
 8005744:	d118      	bne.n	8005778 <_strtod_l+0x1b0>
 8005746:	b91d      	cbnz	r5, 8005750 <_strtod_l+0x188>
 8005748:	9a04      	ldr	r2, [sp, #16]
 800574a:	4302      	orrs	r2, r0
 800574c:	d09e      	beq.n	800568c <_strtod_l+0xc4>
 800574e:	2500      	movs	r5, #0
 8005750:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005754:	f108 0201 	add.w	r2, r8, #1
 8005758:	9217      	str	r2, [sp, #92]	; 0x5c
 800575a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800575e:	2a2b      	cmp	r2, #43	; 0x2b
 8005760:	d075      	beq.n	800584e <_strtod_l+0x286>
 8005762:	2a2d      	cmp	r2, #45	; 0x2d
 8005764:	d07b      	beq.n	800585e <_strtod_l+0x296>
 8005766:	f04f 0c00 	mov.w	ip, #0
 800576a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800576e:	2909      	cmp	r1, #9
 8005770:	f240 8082 	bls.w	8005878 <_strtod_l+0x2b0>
 8005774:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005778:	2600      	movs	r6, #0
 800577a:	e09d      	b.n	80058b8 <_strtod_l+0x2f0>
 800577c:	2300      	movs	r3, #0
 800577e:	e7c4      	b.n	800570a <_strtod_l+0x142>
 8005780:	2f08      	cmp	r7, #8
 8005782:	bfd8      	it	le
 8005784:	9907      	ldrle	r1, [sp, #28]
 8005786:	f100 0001 	add.w	r0, r0, #1
 800578a:	bfda      	itte	le
 800578c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005790:	9307      	strle	r3, [sp, #28]
 8005792:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005796:	3701      	adds	r7, #1
 8005798:	9017      	str	r0, [sp, #92]	; 0x5c
 800579a:	e7bf      	b.n	800571c <_strtod_l+0x154>
 800579c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800579e:	195a      	adds	r2, r3, r5
 80057a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80057a2:	5d5a      	ldrb	r2, [r3, r5]
 80057a4:	2f00      	cmp	r7, #0
 80057a6:	d037      	beq.n	8005818 <_strtod_l+0x250>
 80057a8:	9005      	str	r0, [sp, #20]
 80057aa:	463d      	mov	r5, r7
 80057ac:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80057b0:	2b09      	cmp	r3, #9
 80057b2:	d912      	bls.n	80057da <_strtod_l+0x212>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e7c2      	b.n	800573e <_strtod_l+0x176>
 80057b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80057ba:	1c5a      	adds	r2, r3, #1
 80057bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80057be:	785a      	ldrb	r2, [r3, #1]
 80057c0:	3001      	adds	r0, #1
 80057c2:	2a30      	cmp	r2, #48	; 0x30
 80057c4:	d0f8      	beq.n	80057b8 <_strtod_l+0x1f0>
 80057c6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80057ca:	2b08      	cmp	r3, #8
 80057cc:	f200 84d9 	bhi.w	8006182 <_strtod_l+0xbba>
 80057d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80057d2:	9005      	str	r0, [sp, #20]
 80057d4:	2000      	movs	r0, #0
 80057d6:	9308      	str	r3, [sp, #32]
 80057d8:	4605      	mov	r5, r0
 80057da:	3a30      	subs	r2, #48	; 0x30
 80057dc:	f100 0301 	add.w	r3, r0, #1
 80057e0:	d014      	beq.n	800580c <_strtod_l+0x244>
 80057e2:	9905      	ldr	r1, [sp, #20]
 80057e4:	4419      	add	r1, r3
 80057e6:	9105      	str	r1, [sp, #20]
 80057e8:	462b      	mov	r3, r5
 80057ea:	eb00 0e05 	add.w	lr, r0, r5
 80057ee:	210a      	movs	r1, #10
 80057f0:	4573      	cmp	r3, lr
 80057f2:	d113      	bne.n	800581c <_strtod_l+0x254>
 80057f4:	182b      	adds	r3, r5, r0
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	f105 0501 	add.w	r5, r5, #1
 80057fc:	4405      	add	r5, r0
 80057fe:	dc1c      	bgt.n	800583a <_strtod_l+0x272>
 8005800:	9907      	ldr	r1, [sp, #28]
 8005802:	230a      	movs	r3, #10
 8005804:	fb03 2301 	mla	r3, r3, r1, r2
 8005808:	9307      	str	r3, [sp, #28]
 800580a:	2300      	movs	r3, #0
 800580c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800580e:	1c51      	adds	r1, r2, #1
 8005810:	9117      	str	r1, [sp, #92]	; 0x5c
 8005812:	7852      	ldrb	r2, [r2, #1]
 8005814:	4618      	mov	r0, r3
 8005816:	e7c9      	b.n	80057ac <_strtod_l+0x1e4>
 8005818:	4638      	mov	r0, r7
 800581a:	e7d2      	b.n	80057c2 <_strtod_l+0x1fa>
 800581c:	2b08      	cmp	r3, #8
 800581e:	dc04      	bgt.n	800582a <_strtod_l+0x262>
 8005820:	9e07      	ldr	r6, [sp, #28]
 8005822:	434e      	muls	r6, r1
 8005824:	9607      	str	r6, [sp, #28]
 8005826:	3301      	adds	r3, #1
 8005828:	e7e2      	b.n	80057f0 <_strtod_l+0x228>
 800582a:	f103 0c01 	add.w	ip, r3, #1
 800582e:	f1bc 0f10 	cmp.w	ip, #16
 8005832:	bfd8      	it	le
 8005834:	fb01 f909 	mulle.w	r9, r1, r9
 8005838:	e7f5      	b.n	8005826 <_strtod_l+0x25e>
 800583a:	2d10      	cmp	r5, #16
 800583c:	bfdc      	itt	le
 800583e:	230a      	movle	r3, #10
 8005840:	fb03 2909 	mlale	r9, r3, r9, r2
 8005844:	e7e1      	b.n	800580a <_strtod_l+0x242>
 8005846:	2300      	movs	r3, #0
 8005848:	9305      	str	r3, [sp, #20]
 800584a:	2301      	movs	r3, #1
 800584c:	e77c      	b.n	8005748 <_strtod_l+0x180>
 800584e:	f04f 0c00 	mov.w	ip, #0
 8005852:	f108 0202 	add.w	r2, r8, #2
 8005856:	9217      	str	r2, [sp, #92]	; 0x5c
 8005858:	f898 2002 	ldrb.w	r2, [r8, #2]
 800585c:	e785      	b.n	800576a <_strtod_l+0x1a2>
 800585e:	f04f 0c01 	mov.w	ip, #1
 8005862:	e7f6      	b.n	8005852 <_strtod_l+0x28a>
 8005864:	08009410 	.word	0x08009410
 8005868:	080091c8 	.word	0x080091c8
 800586c:	7ff00000 	.word	0x7ff00000
 8005870:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005872:	1c51      	adds	r1, r2, #1
 8005874:	9117      	str	r1, [sp, #92]	; 0x5c
 8005876:	7852      	ldrb	r2, [r2, #1]
 8005878:	2a30      	cmp	r2, #48	; 0x30
 800587a:	d0f9      	beq.n	8005870 <_strtod_l+0x2a8>
 800587c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005880:	2908      	cmp	r1, #8
 8005882:	f63f af79 	bhi.w	8005778 <_strtod_l+0x1b0>
 8005886:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800588a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800588c:	9206      	str	r2, [sp, #24]
 800588e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005890:	1c51      	adds	r1, r2, #1
 8005892:	9117      	str	r1, [sp, #92]	; 0x5c
 8005894:	7852      	ldrb	r2, [r2, #1]
 8005896:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800589a:	2e09      	cmp	r6, #9
 800589c:	d937      	bls.n	800590e <_strtod_l+0x346>
 800589e:	9e06      	ldr	r6, [sp, #24]
 80058a0:	1b89      	subs	r1, r1, r6
 80058a2:	2908      	cmp	r1, #8
 80058a4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80058a8:	dc02      	bgt.n	80058b0 <_strtod_l+0x2e8>
 80058aa:	4576      	cmp	r6, lr
 80058ac:	bfa8      	it	ge
 80058ae:	4676      	movge	r6, lr
 80058b0:	f1bc 0f00 	cmp.w	ip, #0
 80058b4:	d000      	beq.n	80058b8 <_strtod_l+0x2f0>
 80058b6:	4276      	negs	r6, r6
 80058b8:	2d00      	cmp	r5, #0
 80058ba:	d14d      	bne.n	8005958 <_strtod_l+0x390>
 80058bc:	9904      	ldr	r1, [sp, #16]
 80058be:	4301      	orrs	r1, r0
 80058c0:	f47f aec6 	bne.w	8005650 <_strtod_l+0x88>
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f47f aee1 	bne.w	800568c <_strtod_l+0xc4>
 80058ca:	2a69      	cmp	r2, #105	; 0x69
 80058cc:	d027      	beq.n	800591e <_strtod_l+0x356>
 80058ce:	dc24      	bgt.n	800591a <_strtod_l+0x352>
 80058d0:	2a49      	cmp	r2, #73	; 0x49
 80058d2:	d024      	beq.n	800591e <_strtod_l+0x356>
 80058d4:	2a4e      	cmp	r2, #78	; 0x4e
 80058d6:	f47f aed9 	bne.w	800568c <_strtod_l+0xc4>
 80058da:	499f      	ldr	r1, [pc, #636]	; (8005b58 <_strtod_l+0x590>)
 80058dc:	a817      	add	r0, sp, #92	; 0x5c
 80058de:	f001 fe3d 	bl	800755c <__match>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	f43f aed2 	beq.w	800568c <_strtod_l+0xc4>
 80058e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	2b28      	cmp	r3, #40	; 0x28
 80058ee:	d12d      	bne.n	800594c <_strtod_l+0x384>
 80058f0:	499a      	ldr	r1, [pc, #616]	; (8005b5c <_strtod_l+0x594>)
 80058f2:	aa1a      	add	r2, sp, #104	; 0x68
 80058f4:	a817      	add	r0, sp, #92	; 0x5c
 80058f6:	f001 fe45 	bl	8007584 <__hexnan>
 80058fa:	2805      	cmp	r0, #5
 80058fc:	d126      	bne.n	800594c <_strtod_l+0x384>
 80058fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005900:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005904:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005908:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800590c:	e6a0      	b.n	8005650 <_strtod_l+0x88>
 800590e:	210a      	movs	r1, #10
 8005910:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005914:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005918:	e7b9      	b.n	800588e <_strtod_l+0x2c6>
 800591a:	2a6e      	cmp	r2, #110	; 0x6e
 800591c:	e7db      	b.n	80058d6 <_strtod_l+0x30e>
 800591e:	4990      	ldr	r1, [pc, #576]	; (8005b60 <_strtod_l+0x598>)
 8005920:	a817      	add	r0, sp, #92	; 0x5c
 8005922:	f001 fe1b 	bl	800755c <__match>
 8005926:	2800      	cmp	r0, #0
 8005928:	f43f aeb0 	beq.w	800568c <_strtod_l+0xc4>
 800592c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800592e:	498d      	ldr	r1, [pc, #564]	; (8005b64 <_strtod_l+0x59c>)
 8005930:	3b01      	subs	r3, #1
 8005932:	a817      	add	r0, sp, #92	; 0x5c
 8005934:	9317      	str	r3, [sp, #92]	; 0x5c
 8005936:	f001 fe11 	bl	800755c <__match>
 800593a:	b910      	cbnz	r0, 8005942 <_strtod_l+0x37a>
 800593c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800593e:	3301      	adds	r3, #1
 8005940:	9317      	str	r3, [sp, #92]	; 0x5c
 8005942:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005b74 <_strtod_l+0x5ac>
 8005946:	f04f 0a00 	mov.w	sl, #0
 800594a:	e681      	b.n	8005650 <_strtod_l+0x88>
 800594c:	4886      	ldr	r0, [pc, #536]	; (8005b68 <_strtod_l+0x5a0>)
 800594e:	f002 fdf7 	bl	8008540 <nan>
 8005952:	ec5b ab10 	vmov	sl, fp, d0
 8005956:	e67b      	b.n	8005650 <_strtod_l+0x88>
 8005958:	9b05      	ldr	r3, [sp, #20]
 800595a:	9807      	ldr	r0, [sp, #28]
 800595c:	1af3      	subs	r3, r6, r3
 800595e:	2f00      	cmp	r7, #0
 8005960:	bf08      	it	eq
 8005962:	462f      	moveq	r7, r5
 8005964:	2d10      	cmp	r5, #16
 8005966:	9306      	str	r3, [sp, #24]
 8005968:	46a8      	mov	r8, r5
 800596a:	bfa8      	it	ge
 800596c:	f04f 0810 	movge.w	r8, #16
 8005970:	f7fa fdd0 	bl	8000514 <__aeabi_ui2d>
 8005974:	2d09      	cmp	r5, #9
 8005976:	4682      	mov	sl, r0
 8005978:	468b      	mov	fp, r1
 800597a:	dd13      	ble.n	80059a4 <_strtod_l+0x3dc>
 800597c:	4b7b      	ldr	r3, [pc, #492]	; (8005b6c <_strtod_l+0x5a4>)
 800597e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005982:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005986:	f7fa fe3f 	bl	8000608 <__aeabi_dmul>
 800598a:	4682      	mov	sl, r0
 800598c:	4648      	mov	r0, r9
 800598e:	468b      	mov	fp, r1
 8005990:	f7fa fdc0 	bl	8000514 <__aeabi_ui2d>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4650      	mov	r0, sl
 800599a:	4659      	mov	r1, fp
 800599c:	f7fa fc7e 	bl	800029c <__adddf3>
 80059a0:	4682      	mov	sl, r0
 80059a2:	468b      	mov	fp, r1
 80059a4:	2d0f      	cmp	r5, #15
 80059a6:	dc38      	bgt.n	8005a1a <_strtod_l+0x452>
 80059a8:	9b06      	ldr	r3, [sp, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f43f ae50 	beq.w	8005650 <_strtod_l+0x88>
 80059b0:	dd24      	ble.n	80059fc <_strtod_l+0x434>
 80059b2:	2b16      	cmp	r3, #22
 80059b4:	dc0b      	bgt.n	80059ce <_strtod_l+0x406>
 80059b6:	496d      	ldr	r1, [pc, #436]	; (8005b6c <_strtod_l+0x5a4>)
 80059b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80059bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059c0:	4652      	mov	r2, sl
 80059c2:	465b      	mov	r3, fp
 80059c4:	f7fa fe20 	bl	8000608 <__aeabi_dmul>
 80059c8:	4682      	mov	sl, r0
 80059ca:	468b      	mov	fp, r1
 80059cc:	e640      	b.n	8005650 <_strtod_l+0x88>
 80059ce:	9a06      	ldr	r2, [sp, #24]
 80059d0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80059d4:	4293      	cmp	r3, r2
 80059d6:	db20      	blt.n	8005a1a <_strtod_l+0x452>
 80059d8:	4c64      	ldr	r4, [pc, #400]	; (8005b6c <_strtod_l+0x5a4>)
 80059da:	f1c5 050f 	rsb	r5, r5, #15
 80059de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80059e2:	4652      	mov	r2, sl
 80059e4:	465b      	mov	r3, fp
 80059e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059ea:	f7fa fe0d 	bl	8000608 <__aeabi_dmul>
 80059ee:	9b06      	ldr	r3, [sp, #24]
 80059f0:	1b5d      	subs	r5, r3, r5
 80059f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80059f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80059fa:	e7e3      	b.n	80059c4 <_strtod_l+0x3fc>
 80059fc:	9b06      	ldr	r3, [sp, #24]
 80059fe:	3316      	adds	r3, #22
 8005a00:	db0b      	blt.n	8005a1a <_strtod_l+0x452>
 8005a02:	9b05      	ldr	r3, [sp, #20]
 8005a04:	1b9e      	subs	r6, r3, r6
 8005a06:	4b59      	ldr	r3, [pc, #356]	; (8005b6c <_strtod_l+0x5a4>)
 8005a08:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005a0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005a10:	4650      	mov	r0, sl
 8005a12:	4659      	mov	r1, fp
 8005a14:	f7fa ff22 	bl	800085c <__aeabi_ddiv>
 8005a18:	e7d6      	b.n	80059c8 <_strtod_l+0x400>
 8005a1a:	9b06      	ldr	r3, [sp, #24]
 8005a1c:	eba5 0808 	sub.w	r8, r5, r8
 8005a20:	4498      	add	r8, r3
 8005a22:	f1b8 0f00 	cmp.w	r8, #0
 8005a26:	dd74      	ble.n	8005b12 <_strtod_l+0x54a>
 8005a28:	f018 030f 	ands.w	r3, r8, #15
 8005a2c:	d00a      	beq.n	8005a44 <_strtod_l+0x47c>
 8005a2e:	494f      	ldr	r1, [pc, #316]	; (8005b6c <_strtod_l+0x5a4>)
 8005a30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a34:	4652      	mov	r2, sl
 8005a36:	465b      	mov	r3, fp
 8005a38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a3c:	f7fa fde4 	bl	8000608 <__aeabi_dmul>
 8005a40:	4682      	mov	sl, r0
 8005a42:	468b      	mov	fp, r1
 8005a44:	f038 080f 	bics.w	r8, r8, #15
 8005a48:	d04f      	beq.n	8005aea <_strtod_l+0x522>
 8005a4a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005a4e:	dd22      	ble.n	8005a96 <_strtod_l+0x4ce>
 8005a50:	2500      	movs	r5, #0
 8005a52:	462e      	mov	r6, r5
 8005a54:	9507      	str	r5, [sp, #28]
 8005a56:	9505      	str	r5, [sp, #20]
 8005a58:	2322      	movs	r3, #34	; 0x22
 8005a5a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005b74 <_strtod_l+0x5ac>
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	f04f 0a00 	mov.w	sl, #0
 8005a64:	9b07      	ldr	r3, [sp, #28]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f43f adf2 	beq.w	8005650 <_strtod_l+0x88>
 8005a6c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a6e:	4620      	mov	r0, r4
 8005a70:	f001 fe90 	bl	8007794 <_Bfree>
 8005a74:	9905      	ldr	r1, [sp, #20]
 8005a76:	4620      	mov	r0, r4
 8005a78:	f001 fe8c 	bl	8007794 <_Bfree>
 8005a7c:	4631      	mov	r1, r6
 8005a7e:	4620      	mov	r0, r4
 8005a80:	f001 fe88 	bl	8007794 <_Bfree>
 8005a84:	9907      	ldr	r1, [sp, #28]
 8005a86:	4620      	mov	r0, r4
 8005a88:	f001 fe84 	bl	8007794 <_Bfree>
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f001 fe80 	bl	8007794 <_Bfree>
 8005a94:	e5dc      	b.n	8005650 <_strtod_l+0x88>
 8005a96:	4b36      	ldr	r3, [pc, #216]	; (8005b70 <_strtod_l+0x5a8>)
 8005a98:	9304      	str	r3, [sp, #16]
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005aa0:	4650      	mov	r0, sl
 8005aa2:	4659      	mov	r1, fp
 8005aa4:	4699      	mov	r9, r3
 8005aa6:	f1b8 0f01 	cmp.w	r8, #1
 8005aaa:	dc21      	bgt.n	8005af0 <_strtod_l+0x528>
 8005aac:	b10b      	cbz	r3, 8005ab2 <_strtod_l+0x4ea>
 8005aae:	4682      	mov	sl, r0
 8005ab0:	468b      	mov	fp, r1
 8005ab2:	4b2f      	ldr	r3, [pc, #188]	; (8005b70 <_strtod_l+0x5a8>)
 8005ab4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005ab8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005abc:	4652      	mov	r2, sl
 8005abe:	465b      	mov	r3, fp
 8005ac0:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005ac4:	f7fa fda0 	bl	8000608 <__aeabi_dmul>
 8005ac8:	4b2a      	ldr	r3, [pc, #168]	; (8005b74 <_strtod_l+0x5ac>)
 8005aca:	460a      	mov	r2, r1
 8005acc:	400b      	ands	r3, r1
 8005ace:	492a      	ldr	r1, [pc, #168]	; (8005b78 <_strtod_l+0x5b0>)
 8005ad0:	428b      	cmp	r3, r1
 8005ad2:	4682      	mov	sl, r0
 8005ad4:	d8bc      	bhi.n	8005a50 <_strtod_l+0x488>
 8005ad6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005ada:	428b      	cmp	r3, r1
 8005adc:	bf86      	itte	hi
 8005ade:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005b7c <_strtod_l+0x5b4>
 8005ae2:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8005ae6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005aea:	2300      	movs	r3, #0
 8005aec:	9304      	str	r3, [sp, #16]
 8005aee:	e084      	b.n	8005bfa <_strtod_l+0x632>
 8005af0:	f018 0f01 	tst.w	r8, #1
 8005af4:	d005      	beq.n	8005b02 <_strtod_l+0x53a>
 8005af6:	9b04      	ldr	r3, [sp, #16]
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f7fa fd84 	bl	8000608 <__aeabi_dmul>
 8005b00:	2301      	movs	r3, #1
 8005b02:	9a04      	ldr	r2, [sp, #16]
 8005b04:	3208      	adds	r2, #8
 8005b06:	f109 0901 	add.w	r9, r9, #1
 8005b0a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b0e:	9204      	str	r2, [sp, #16]
 8005b10:	e7c9      	b.n	8005aa6 <_strtod_l+0x4de>
 8005b12:	d0ea      	beq.n	8005aea <_strtod_l+0x522>
 8005b14:	f1c8 0800 	rsb	r8, r8, #0
 8005b18:	f018 020f 	ands.w	r2, r8, #15
 8005b1c:	d00a      	beq.n	8005b34 <_strtod_l+0x56c>
 8005b1e:	4b13      	ldr	r3, [pc, #76]	; (8005b6c <_strtod_l+0x5a4>)
 8005b20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b24:	4650      	mov	r0, sl
 8005b26:	4659      	mov	r1, fp
 8005b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2c:	f7fa fe96 	bl	800085c <__aeabi_ddiv>
 8005b30:	4682      	mov	sl, r0
 8005b32:	468b      	mov	fp, r1
 8005b34:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005b38:	d0d7      	beq.n	8005aea <_strtod_l+0x522>
 8005b3a:	f1b8 0f1f 	cmp.w	r8, #31
 8005b3e:	dd1f      	ble.n	8005b80 <_strtod_l+0x5b8>
 8005b40:	2500      	movs	r5, #0
 8005b42:	462e      	mov	r6, r5
 8005b44:	9507      	str	r5, [sp, #28]
 8005b46:	9505      	str	r5, [sp, #20]
 8005b48:	2322      	movs	r3, #34	; 0x22
 8005b4a:	f04f 0a00 	mov.w	sl, #0
 8005b4e:	f04f 0b00 	mov.w	fp, #0
 8005b52:	6023      	str	r3, [r4, #0]
 8005b54:	e786      	b.n	8005a64 <_strtod_l+0x49c>
 8005b56:	bf00      	nop
 8005b58:	08009199 	.word	0x08009199
 8005b5c:	080091dc 	.word	0x080091dc
 8005b60:	08009191 	.word	0x08009191
 8005b64:	0800931c 	.word	0x0800931c
 8005b68:	080095c8 	.word	0x080095c8
 8005b6c:	080094a8 	.word	0x080094a8
 8005b70:	08009480 	.word	0x08009480
 8005b74:	7ff00000 	.word	0x7ff00000
 8005b78:	7ca00000 	.word	0x7ca00000
 8005b7c:	7fefffff 	.word	0x7fefffff
 8005b80:	f018 0310 	ands.w	r3, r8, #16
 8005b84:	bf18      	it	ne
 8005b86:	236a      	movne	r3, #106	; 0x6a
 8005b88:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005f38 <_strtod_l+0x970>
 8005b8c:	9304      	str	r3, [sp, #16]
 8005b8e:	4650      	mov	r0, sl
 8005b90:	4659      	mov	r1, fp
 8005b92:	2300      	movs	r3, #0
 8005b94:	f018 0f01 	tst.w	r8, #1
 8005b98:	d004      	beq.n	8005ba4 <_strtod_l+0x5dc>
 8005b9a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005b9e:	f7fa fd33 	bl	8000608 <__aeabi_dmul>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005ba8:	f109 0908 	add.w	r9, r9, #8
 8005bac:	d1f2      	bne.n	8005b94 <_strtod_l+0x5cc>
 8005bae:	b10b      	cbz	r3, 8005bb4 <_strtod_l+0x5ec>
 8005bb0:	4682      	mov	sl, r0
 8005bb2:	468b      	mov	fp, r1
 8005bb4:	9b04      	ldr	r3, [sp, #16]
 8005bb6:	b1c3      	cbz	r3, 8005bea <_strtod_l+0x622>
 8005bb8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005bbc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	4659      	mov	r1, fp
 8005bc4:	dd11      	ble.n	8005bea <_strtod_l+0x622>
 8005bc6:	2b1f      	cmp	r3, #31
 8005bc8:	f340 8124 	ble.w	8005e14 <_strtod_l+0x84c>
 8005bcc:	2b34      	cmp	r3, #52	; 0x34
 8005bce:	bfde      	ittt	le
 8005bd0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005bd4:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8005bd8:	fa03 f202 	lslle.w	r2, r3, r2
 8005bdc:	f04f 0a00 	mov.w	sl, #0
 8005be0:	bfcc      	ite	gt
 8005be2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005be6:	ea02 0b01 	andle.w	fp, r2, r1
 8005bea:	2200      	movs	r2, #0
 8005bec:	2300      	movs	r3, #0
 8005bee:	4650      	mov	r0, sl
 8005bf0:	4659      	mov	r1, fp
 8005bf2:	f7fa ff71 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	d1a2      	bne.n	8005b40 <_strtod_l+0x578>
 8005bfa:	9b07      	ldr	r3, [sp, #28]
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	9908      	ldr	r1, [sp, #32]
 8005c00:	462b      	mov	r3, r5
 8005c02:	463a      	mov	r2, r7
 8005c04:	4620      	mov	r0, r4
 8005c06:	f001 fe2d 	bl	8007864 <__s2b>
 8005c0a:	9007      	str	r0, [sp, #28]
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	f43f af1f 	beq.w	8005a50 <_strtod_l+0x488>
 8005c12:	9b05      	ldr	r3, [sp, #20]
 8005c14:	1b9e      	subs	r6, r3, r6
 8005c16:	9b06      	ldr	r3, [sp, #24]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	bfb4      	ite	lt
 8005c1c:	4633      	movlt	r3, r6
 8005c1e:	2300      	movge	r3, #0
 8005c20:	930c      	str	r3, [sp, #48]	; 0x30
 8005c22:	9b06      	ldr	r3, [sp, #24]
 8005c24:	2500      	movs	r5, #0
 8005c26:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005c2a:	9312      	str	r3, [sp, #72]	; 0x48
 8005c2c:	462e      	mov	r6, r5
 8005c2e:	9b07      	ldr	r3, [sp, #28]
 8005c30:	4620      	mov	r0, r4
 8005c32:	6859      	ldr	r1, [r3, #4]
 8005c34:	f001 fd6e 	bl	8007714 <_Balloc>
 8005c38:	9005      	str	r0, [sp, #20]
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	f43f af0c 	beq.w	8005a58 <_strtod_l+0x490>
 8005c40:	9b07      	ldr	r3, [sp, #28]
 8005c42:	691a      	ldr	r2, [r3, #16]
 8005c44:	3202      	adds	r2, #2
 8005c46:	f103 010c 	add.w	r1, r3, #12
 8005c4a:	0092      	lsls	r2, r2, #2
 8005c4c:	300c      	adds	r0, #12
 8005c4e:	f001 fd53 	bl	80076f8 <memcpy>
 8005c52:	ec4b ab10 	vmov	d0, sl, fp
 8005c56:	aa1a      	add	r2, sp, #104	; 0x68
 8005c58:	a919      	add	r1, sp, #100	; 0x64
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	f002 f948 	bl	8007ef0 <__d2b>
 8005c60:	ec4b ab18 	vmov	d8, sl, fp
 8005c64:	9018      	str	r0, [sp, #96]	; 0x60
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f43f aef6 	beq.w	8005a58 <_strtod_l+0x490>
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f001 fe92 	bl	8007998 <__i2b>
 8005c74:	4606      	mov	r6, r0
 8005c76:	2800      	cmp	r0, #0
 8005c78:	f43f aeee 	beq.w	8005a58 <_strtod_l+0x490>
 8005c7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c7e:	9904      	ldr	r1, [sp, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	bfab      	itete	ge
 8005c84:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005c86:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005c88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005c8a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005c8e:	bfac      	ite	ge
 8005c90:	eb03 0902 	addge.w	r9, r3, r2
 8005c94:	1ad7      	sublt	r7, r2, r3
 8005c96:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005c98:	eba3 0801 	sub.w	r8, r3, r1
 8005c9c:	4490      	add	r8, r2
 8005c9e:	4ba1      	ldr	r3, [pc, #644]	; (8005f24 <_strtod_l+0x95c>)
 8005ca0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8005ca4:	4598      	cmp	r8, r3
 8005ca6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005caa:	f280 80c7 	bge.w	8005e3c <_strtod_l+0x874>
 8005cae:	eba3 0308 	sub.w	r3, r3, r8
 8005cb2:	2b1f      	cmp	r3, #31
 8005cb4:	eba2 0203 	sub.w	r2, r2, r3
 8005cb8:	f04f 0101 	mov.w	r1, #1
 8005cbc:	f300 80b1 	bgt.w	8005e22 <_strtod_l+0x85a>
 8005cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc4:	930d      	str	r3, [sp, #52]	; 0x34
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	9308      	str	r3, [sp, #32]
 8005cca:	eb09 0802 	add.w	r8, r9, r2
 8005cce:	9b04      	ldr	r3, [sp, #16]
 8005cd0:	45c1      	cmp	r9, r8
 8005cd2:	4417      	add	r7, r2
 8005cd4:	441f      	add	r7, r3
 8005cd6:	464b      	mov	r3, r9
 8005cd8:	bfa8      	it	ge
 8005cda:	4643      	movge	r3, r8
 8005cdc:	42bb      	cmp	r3, r7
 8005cde:	bfa8      	it	ge
 8005ce0:	463b      	movge	r3, r7
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	bfc2      	ittt	gt
 8005ce6:	eba8 0803 	subgt.w	r8, r8, r3
 8005cea:	1aff      	subgt	r7, r7, r3
 8005cec:	eba9 0903 	subgt.w	r9, r9, r3
 8005cf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	dd17      	ble.n	8005d26 <_strtod_l+0x75e>
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f001 ff0c 	bl	8007b18 <__pow5mult>
 8005d00:	4606      	mov	r6, r0
 8005d02:	2800      	cmp	r0, #0
 8005d04:	f43f aea8 	beq.w	8005a58 <_strtod_l+0x490>
 8005d08:	4601      	mov	r1, r0
 8005d0a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f001 fe59 	bl	80079c4 <__multiply>
 8005d12:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d14:	2800      	cmp	r0, #0
 8005d16:	f43f ae9f 	beq.w	8005a58 <_strtod_l+0x490>
 8005d1a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f001 fd39 	bl	8007794 <_Bfree>
 8005d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d24:	9318      	str	r3, [sp, #96]	; 0x60
 8005d26:	f1b8 0f00 	cmp.w	r8, #0
 8005d2a:	f300 808c 	bgt.w	8005e46 <_strtod_l+0x87e>
 8005d2e:	9b06      	ldr	r3, [sp, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	dd08      	ble.n	8005d46 <_strtod_l+0x77e>
 8005d34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d36:	9905      	ldr	r1, [sp, #20]
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f001 feed 	bl	8007b18 <__pow5mult>
 8005d3e:	9005      	str	r0, [sp, #20]
 8005d40:	2800      	cmp	r0, #0
 8005d42:	f43f ae89 	beq.w	8005a58 <_strtod_l+0x490>
 8005d46:	2f00      	cmp	r7, #0
 8005d48:	dd08      	ble.n	8005d5c <_strtod_l+0x794>
 8005d4a:	9905      	ldr	r1, [sp, #20]
 8005d4c:	463a      	mov	r2, r7
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f001 ff3c 	bl	8007bcc <__lshift>
 8005d54:	9005      	str	r0, [sp, #20]
 8005d56:	2800      	cmp	r0, #0
 8005d58:	f43f ae7e 	beq.w	8005a58 <_strtod_l+0x490>
 8005d5c:	f1b9 0f00 	cmp.w	r9, #0
 8005d60:	dd08      	ble.n	8005d74 <_strtod_l+0x7ac>
 8005d62:	4631      	mov	r1, r6
 8005d64:	464a      	mov	r2, r9
 8005d66:	4620      	mov	r0, r4
 8005d68:	f001 ff30 	bl	8007bcc <__lshift>
 8005d6c:	4606      	mov	r6, r0
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f43f ae72 	beq.w	8005a58 <_strtod_l+0x490>
 8005d74:	9a05      	ldr	r2, [sp, #20]
 8005d76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f001 ffb3 	bl	8007ce4 <__mdiff>
 8005d7e:	4605      	mov	r5, r0
 8005d80:	2800      	cmp	r0, #0
 8005d82:	f43f ae69 	beq.w	8005a58 <_strtod_l+0x490>
 8005d86:	68c3      	ldr	r3, [r0, #12]
 8005d88:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	60c3      	str	r3, [r0, #12]
 8005d8e:	4631      	mov	r1, r6
 8005d90:	f001 ff8c 	bl	8007cac <__mcmp>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	da60      	bge.n	8005e5a <_strtod_l+0x892>
 8005d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d9a:	ea53 030a 	orrs.w	r3, r3, sl
 8005d9e:	f040 8082 	bne.w	8005ea6 <_strtod_l+0x8de>
 8005da2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d17d      	bne.n	8005ea6 <_strtod_l+0x8de>
 8005daa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005dae:	0d1b      	lsrs	r3, r3, #20
 8005db0:	051b      	lsls	r3, r3, #20
 8005db2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005db6:	d976      	bls.n	8005ea6 <_strtod_l+0x8de>
 8005db8:	696b      	ldr	r3, [r5, #20]
 8005dba:	b913      	cbnz	r3, 8005dc2 <_strtod_l+0x7fa>
 8005dbc:	692b      	ldr	r3, [r5, #16]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	dd71      	ble.n	8005ea6 <_strtod_l+0x8de>
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	f001 ff00 	bl	8007bcc <__lshift>
 8005dcc:	4631      	mov	r1, r6
 8005dce:	4605      	mov	r5, r0
 8005dd0:	f001 ff6c 	bl	8007cac <__mcmp>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	dd66      	ble.n	8005ea6 <_strtod_l+0x8de>
 8005dd8:	9904      	ldr	r1, [sp, #16]
 8005dda:	4a53      	ldr	r2, [pc, #332]	; (8005f28 <_strtod_l+0x960>)
 8005ddc:	465b      	mov	r3, fp
 8005dde:	2900      	cmp	r1, #0
 8005de0:	f000 8081 	beq.w	8005ee6 <_strtod_l+0x91e>
 8005de4:	ea02 010b 	and.w	r1, r2, fp
 8005de8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005dec:	dc7b      	bgt.n	8005ee6 <_strtod_l+0x91e>
 8005dee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005df2:	f77f aea9 	ble.w	8005b48 <_strtod_l+0x580>
 8005df6:	4b4d      	ldr	r3, [pc, #308]	; (8005f2c <_strtod_l+0x964>)
 8005df8:	4650      	mov	r0, sl
 8005dfa:	4659      	mov	r1, fp
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f7fa fc03 	bl	8000608 <__aeabi_dmul>
 8005e02:	460b      	mov	r3, r1
 8005e04:	4303      	orrs	r3, r0
 8005e06:	bf08      	it	eq
 8005e08:	2322      	moveq	r3, #34	; 0x22
 8005e0a:	4682      	mov	sl, r0
 8005e0c:	468b      	mov	fp, r1
 8005e0e:	bf08      	it	eq
 8005e10:	6023      	streq	r3, [r4, #0]
 8005e12:	e62b      	b.n	8005a6c <_strtod_l+0x4a4>
 8005e14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e18:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1c:	ea03 0a0a 	and.w	sl, r3, sl
 8005e20:	e6e3      	b.n	8005bea <_strtod_l+0x622>
 8005e22:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005e26:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005e2a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005e2e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005e32:	fa01 f308 	lsl.w	r3, r1, r8
 8005e36:	9308      	str	r3, [sp, #32]
 8005e38:	910d      	str	r1, [sp, #52]	; 0x34
 8005e3a:	e746      	b.n	8005cca <_strtod_l+0x702>
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9308      	str	r3, [sp, #32]
 8005e40:	2301      	movs	r3, #1
 8005e42:	930d      	str	r3, [sp, #52]	; 0x34
 8005e44:	e741      	b.n	8005cca <_strtod_l+0x702>
 8005e46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e48:	4642      	mov	r2, r8
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f001 febe 	bl	8007bcc <__lshift>
 8005e50:	9018      	str	r0, [sp, #96]	; 0x60
 8005e52:	2800      	cmp	r0, #0
 8005e54:	f47f af6b 	bne.w	8005d2e <_strtod_l+0x766>
 8005e58:	e5fe      	b.n	8005a58 <_strtod_l+0x490>
 8005e5a:	465f      	mov	r7, fp
 8005e5c:	d16e      	bne.n	8005f3c <_strtod_l+0x974>
 8005e5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e64:	b342      	cbz	r2, 8005eb8 <_strtod_l+0x8f0>
 8005e66:	4a32      	ldr	r2, [pc, #200]	; (8005f30 <_strtod_l+0x968>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d128      	bne.n	8005ebe <_strtod_l+0x8f6>
 8005e6c:	9b04      	ldr	r3, [sp, #16]
 8005e6e:	4651      	mov	r1, sl
 8005e70:	b1eb      	cbz	r3, 8005eae <_strtod_l+0x8e6>
 8005e72:	4b2d      	ldr	r3, [pc, #180]	; (8005f28 <_strtod_l+0x960>)
 8005e74:	403b      	ands	r3, r7
 8005e76:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e7e:	d819      	bhi.n	8005eb4 <_strtod_l+0x8ec>
 8005e80:	0d1b      	lsrs	r3, r3, #20
 8005e82:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005e86:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8a:	4299      	cmp	r1, r3
 8005e8c:	d117      	bne.n	8005ebe <_strtod_l+0x8f6>
 8005e8e:	4b29      	ldr	r3, [pc, #164]	; (8005f34 <_strtod_l+0x96c>)
 8005e90:	429f      	cmp	r7, r3
 8005e92:	d102      	bne.n	8005e9a <_strtod_l+0x8d2>
 8005e94:	3101      	adds	r1, #1
 8005e96:	f43f addf 	beq.w	8005a58 <_strtod_l+0x490>
 8005e9a:	4b23      	ldr	r3, [pc, #140]	; (8005f28 <_strtod_l+0x960>)
 8005e9c:	403b      	ands	r3, r7
 8005e9e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005ea2:	f04f 0a00 	mov.w	sl, #0
 8005ea6:	9b04      	ldr	r3, [sp, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1a4      	bne.n	8005df6 <_strtod_l+0x82e>
 8005eac:	e5de      	b.n	8005a6c <_strtod_l+0x4a4>
 8005eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005eb2:	e7ea      	b.n	8005e8a <_strtod_l+0x8c2>
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	e7e8      	b.n	8005e8a <_strtod_l+0x8c2>
 8005eb8:	ea53 030a 	orrs.w	r3, r3, sl
 8005ebc:	d08c      	beq.n	8005dd8 <_strtod_l+0x810>
 8005ebe:	9b08      	ldr	r3, [sp, #32]
 8005ec0:	b1db      	cbz	r3, 8005efa <_strtod_l+0x932>
 8005ec2:	423b      	tst	r3, r7
 8005ec4:	d0ef      	beq.n	8005ea6 <_strtod_l+0x8de>
 8005ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ec8:	9a04      	ldr	r2, [sp, #16]
 8005eca:	4650      	mov	r0, sl
 8005ecc:	4659      	mov	r1, fp
 8005ece:	b1c3      	cbz	r3, 8005f02 <_strtod_l+0x93a>
 8005ed0:	f7ff fb5c 	bl	800558c <sulp>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	ec51 0b18 	vmov	r0, r1, d8
 8005edc:	f7fa f9de 	bl	800029c <__adddf3>
 8005ee0:	4682      	mov	sl, r0
 8005ee2:	468b      	mov	fp, r1
 8005ee4:	e7df      	b.n	8005ea6 <_strtod_l+0x8de>
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005eec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005ef0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005ef4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005ef8:	e7d5      	b.n	8005ea6 <_strtod_l+0x8de>
 8005efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005efc:	ea13 0f0a 	tst.w	r3, sl
 8005f00:	e7e0      	b.n	8005ec4 <_strtod_l+0x8fc>
 8005f02:	f7ff fb43 	bl	800558c <sulp>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	ec51 0b18 	vmov	r0, r1, d8
 8005f0e:	f7fa f9c3 	bl	8000298 <__aeabi_dsub>
 8005f12:	2200      	movs	r2, #0
 8005f14:	2300      	movs	r3, #0
 8005f16:	4682      	mov	sl, r0
 8005f18:	468b      	mov	fp, r1
 8005f1a:	f7fa fddd 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	d0c1      	beq.n	8005ea6 <_strtod_l+0x8de>
 8005f22:	e611      	b.n	8005b48 <_strtod_l+0x580>
 8005f24:	fffffc02 	.word	0xfffffc02
 8005f28:	7ff00000 	.word	0x7ff00000
 8005f2c:	39500000 	.word	0x39500000
 8005f30:	000fffff 	.word	0x000fffff
 8005f34:	7fefffff 	.word	0x7fefffff
 8005f38:	080091f0 	.word	0x080091f0
 8005f3c:	4631      	mov	r1, r6
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f002 f832 	bl	8007fa8 <__ratio>
 8005f44:	ec59 8b10 	vmov	r8, r9, d0
 8005f48:	ee10 0a10 	vmov	r0, s0
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f52:	4649      	mov	r1, r9
 8005f54:	f7fa fdd4 	bl	8000b00 <__aeabi_dcmple>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d07a      	beq.n	8006052 <_strtod_l+0xa8a>
 8005f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d04a      	beq.n	8005ff8 <_strtod_l+0xa30>
 8005f62:	4b95      	ldr	r3, [pc, #596]	; (80061b8 <_strtod_l+0xbf0>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005f6a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80061b8 <_strtod_l+0xbf0>
 8005f6e:	f04f 0800 	mov.w	r8, #0
 8005f72:	4b92      	ldr	r3, [pc, #584]	; (80061bc <_strtod_l+0xbf4>)
 8005f74:	403b      	ands	r3, r7
 8005f76:	930d      	str	r3, [sp, #52]	; 0x34
 8005f78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f7a:	4b91      	ldr	r3, [pc, #580]	; (80061c0 <_strtod_l+0xbf8>)
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	f040 80b0 	bne.w	80060e2 <_strtod_l+0xb1a>
 8005f82:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f86:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005f8a:	ec4b ab10 	vmov	d0, sl, fp
 8005f8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005f92:	f001 ff31 	bl	8007df8 <__ulp>
 8005f96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f9a:	ec53 2b10 	vmov	r2, r3, d0
 8005f9e:	f7fa fb33 	bl	8000608 <__aeabi_dmul>
 8005fa2:	4652      	mov	r2, sl
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	f7fa f979 	bl	800029c <__adddf3>
 8005faa:	460b      	mov	r3, r1
 8005fac:	4983      	ldr	r1, [pc, #524]	; (80061bc <_strtod_l+0xbf4>)
 8005fae:	4a85      	ldr	r2, [pc, #532]	; (80061c4 <_strtod_l+0xbfc>)
 8005fb0:	4019      	ands	r1, r3
 8005fb2:	4291      	cmp	r1, r2
 8005fb4:	4682      	mov	sl, r0
 8005fb6:	d960      	bls.n	800607a <_strtod_l+0xab2>
 8005fb8:	ee18 3a90 	vmov	r3, s17
 8005fbc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d104      	bne.n	8005fce <_strtod_l+0xa06>
 8005fc4:	ee18 3a10 	vmov	r3, s16
 8005fc8:	3301      	adds	r3, #1
 8005fca:	f43f ad45 	beq.w	8005a58 <_strtod_l+0x490>
 8005fce:	f8df b200 	ldr.w	fp, [pc, #512]	; 80061d0 <_strtod_l+0xc08>
 8005fd2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005fd6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005fd8:	4620      	mov	r0, r4
 8005fda:	f001 fbdb 	bl	8007794 <_Bfree>
 8005fde:	9905      	ldr	r1, [sp, #20]
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f001 fbd7 	bl	8007794 <_Bfree>
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	4620      	mov	r0, r4
 8005fea:	f001 fbd3 	bl	8007794 <_Bfree>
 8005fee:	4629      	mov	r1, r5
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f001 fbcf 	bl	8007794 <_Bfree>
 8005ff6:	e61a      	b.n	8005c2e <_strtod_l+0x666>
 8005ff8:	f1ba 0f00 	cmp.w	sl, #0
 8005ffc:	d11b      	bne.n	8006036 <_strtod_l+0xa6e>
 8005ffe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006002:	b9f3      	cbnz	r3, 8006042 <_strtod_l+0xa7a>
 8006004:	4b6c      	ldr	r3, [pc, #432]	; (80061b8 <_strtod_l+0xbf0>)
 8006006:	2200      	movs	r2, #0
 8006008:	4640      	mov	r0, r8
 800600a:	4649      	mov	r1, r9
 800600c:	f7fa fd6e 	bl	8000aec <__aeabi_dcmplt>
 8006010:	b9d0      	cbnz	r0, 8006048 <_strtod_l+0xa80>
 8006012:	4640      	mov	r0, r8
 8006014:	4649      	mov	r1, r9
 8006016:	4b6c      	ldr	r3, [pc, #432]	; (80061c8 <_strtod_l+0xc00>)
 8006018:	2200      	movs	r2, #0
 800601a:	f7fa faf5 	bl	8000608 <__aeabi_dmul>
 800601e:	4680      	mov	r8, r0
 8006020:	4689      	mov	r9, r1
 8006022:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006026:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800602a:	9315      	str	r3, [sp, #84]	; 0x54
 800602c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006030:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006034:	e79d      	b.n	8005f72 <_strtod_l+0x9aa>
 8006036:	f1ba 0f01 	cmp.w	sl, #1
 800603a:	d102      	bne.n	8006042 <_strtod_l+0xa7a>
 800603c:	2f00      	cmp	r7, #0
 800603e:	f43f ad83 	beq.w	8005b48 <_strtod_l+0x580>
 8006042:	4b62      	ldr	r3, [pc, #392]	; (80061cc <_strtod_l+0xc04>)
 8006044:	2200      	movs	r2, #0
 8006046:	e78e      	b.n	8005f66 <_strtod_l+0x99e>
 8006048:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80061c8 <_strtod_l+0xc00>
 800604c:	f04f 0800 	mov.w	r8, #0
 8006050:	e7e7      	b.n	8006022 <_strtod_l+0xa5a>
 8006052:	4b5d      	ldr	r3, [pc, #372]	; (80061c8 <_strtod_l+0xc00>)
 8006054:	4640      	mov	r0, r8
 8006056:	4649      	mov	r1, r9
 8006058:	2200      	movs	r2, #0
 800605a:	f7fa fad5 	bl	8000608 <__aeabi_dmul>
 800605e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006060:	4680      	mov	r8, r0
 8006062:	4689      	mov	r9, r1
 8006064:	b933      	cbnz	r3, 8006074 <_strtod_l+0xaac>
 8006066:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800606a:	900e      	str	r0, [sp, #56]	; 0x38
 800606c:	930f      	str	r3, [sp, #60]	; 0x3c
 800606e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006072:	e7dd      	b.n	8006030 <_strtod_l+0xa68>
 8006074:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006078:	e7f9      	b.n	800606e <_strtod_l+0xaa6>
 800607a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800607e:	9b04      	ldr	r3, [sp, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1a8      	bne.n	8005fd6 <_strtod_l+0xa0e>
 8006084:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006088:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800608a:	0d1b      	lsrs	r3, r3, #20
 800608c:	051b      	lsls	r3, r3, #20
 800608e:	429a      	cmp	r2, r3
 8006090:	d1a1      	bne.n	8005fd6 <_strtod_l+0xa0e>
 8006092:	4640      	mov	r0, r8
 8006094:	4649      	mov	r1, r9
 8006096:	f7fa fe17 	bl	8000cc8 <__aeabi_d2lz>
 800609a:	f7fa fa87 	bl	80005ac <__aeabi_l2d>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4640      	mov	r0, r8
 80060a4:	4649      	mov	r1, r9
 80060a6:	f7fa f8f7 	bl	8000298 <__aeabi_dsub>
 80060aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060b0:	ea43 030a 	orr.w	r3, r3, sl
 80060b4:	4313      	orrs	r3, r2
 80060b6:	4680      	mov	r8, r0
 80060b8:	4689      	mov	r9, r1
 80060ba:	d055      	beq.n	8006168 <_strtod_l+0xba0>
 80060bc:	a336      	add	r3, pc, #216	; (adr r3, 8006198 <_strtod_l+0xbd0>)
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	f7fa fd13 	bl	8000aec <__aeabi_dcmplt>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	f47f acd0 	bne.w	8005a6c <_strtod_l+0x4a4>
 80060cc:	a334      	add	r3, pc, #208	; (adr r3, 80061a0 <_strtod_l+0xbd8>)
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	4640      	mov	r0, r8
 80060d4:	4649      	mov	r1, r9
 80060d6:	f7fa fd27 	bl	8000b28 <__aeabi_dcmpgt>
 80060da:	2800      	cmp	r0, #0
 80060dc:	f43f af7b 	beq.w	8005fd6 <_strtod_l+0xa0e>
 80060e0:	e4c4      	b.n	8005a6c <_strtod_l+0x4a4>
 80060e2:	9b04      	ldr	r3, [sp, #16]
 80060e4:	b333      	cbz	r3, 8006134 <_strtod_l+0xb6c>
 80060e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060e8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80060ec:	d822      	bhi.n	8006134 <_strtod_l+0xb6c>
 80060ee:	a32e      	add	r3, pc, #184	; (adr r3, 80061a8 <_strtod_l+0xbe0>)
 80060f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f4:	4640      	mov	r0, r8
 80060f6:	4649      	mov	r1, r9
 80060f8:	f7fa fd02 	bl	8000b00 <__aeabi_dcmple>
 80060fc:	b1a0      	cbz	r0, 8006128 <_strtod_l+0xb60>
 80060fe:	4649      	mov	r1, r9
 8006100:	4640      	mov	r0, r8
 8006102:	f7fa fd59 	bl	8000bb8 <__aeabi_d2uiz>
 8006106:	2801      	cmp	r0, #1
 8006108:	bf38      	it	cc
 800610a:	2001      	movcc	r0, #1
 800610c:	f7fa fa02 	bl	8000514 <__aeabi_ui2d>
 8006110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006112:	4680      	mov	r8, r0
 8006114:	4689      	mov	r9, r1
 8006116:	bb23      	cbnz	r3, 8006162 <_strtod_l+0xb9a>
 8006118:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800611c:	9010      	str	r0, [sp, #64]	; 0x40
 800611e:	9311      	str	r3, [sp, #68]	; 0x44
 8006120:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006124:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800612a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800612c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006130:	1a9b      	subs	r3, r3, r2
 8006132:	9309      	str	r3, [sp, #36]	; 0x24
 8006134:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006138:	eeb0 0a48 	vmov.f32	s0, s16
 800613c:	eef0 0a68 	vmov.f32	s1, s17
 8006140:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006144:	f001 fe58 	bl	8007df8 <__ulp>
 8006148:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800614c:	ec53 2b10 	vmov	r2, r3, d0
 8006150:	f7fa fa5a 	bl	8000608 <__aeabi_dmul>
 8006154:	ec53 2b18 	vmov	r2, r3, d8
 8006158:	f7fa f8a0 	bl	800029c <__adddf3>
 800615c:	4682      	mov	sl, r0
 800615e:	468b      	mov	fp, r1
 8006160:	e78d      	b.n	800607e <_strtod_l+0xab6>
 8006162:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006166:	e7db      	b.n	8006120 <_strtod_l+0xb58>
 8006168:	a311      	add	r3, pc, #68	; (adr r3, 80061b0 <_strtod_l+0xbe8>)
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	f7fa fcbd 	bl	8000aec <__aeabi_dcmplt>
 8006172:	e7b2      	b.n	80060da <_strtod_l+0xb12>
 8006174:	2300      	movs	r3, #0
 8006176:	930a      	str	r3, [sp, #40]	; 0x28
 8006178:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800617a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	f7ff ba6b 	b.w	8005658 <_strtod_l+0x90>
 8006182:	2a65      	cmp	r2, #101	; 0x65
 8006184:	f43f ab5f 	beq.w	8005846 <_strtod_l+0x27e>
 8006188:	2a45      	cmp	r2, #69	; 0x45
 800618a:	f43f ab5c 	beq.w	8005846 <_strtod_l+0x27e>
 800618e:	2301      	movs	r3, #1
 8006190:	f7ff bb94 	b.w	80058bc <_strtod_l+0x2f4>
 8006194:	f3af 8000 	nop.w
 8006198:	94a03595 	.word	0x94a03595
 800619c:	3fdfffff 	.word	0x3fdfffff
 80061a0:	35afe535 	.word	0x35afe535
 80061a4:	3fe00000 	.word	0x3fe00000
 80061a8:	ffc00000 	.word	0xffc00000
 80061ac:	41dfffff 	.word	0x41dfffff
 80061b0:	94a03595 	.word	0x94a03595
 80061b4:	3fcfffff 	.word	0x3fcfffff
 80061b8:	3ff00000 	.word	0x3ff00000
 80061bc:	7ff00000 	.word	0x7ff00000
 80061c0:	7fe00000 	.word	0x7fe00000
 80061c4:	7c9fffff 	.word	0x7c9fffff
 80061c8:	3fe00000 	.word	0x3fe00000
 80061cc:	bff00000 	.word	0xbff00000
 80061d0:	7fefffff 	.word	0x7fefffff

080061d4 <_strtod_r>:
 80061d4:	4b01      	ldr	r3, [pc, #4]	; (80061dc <_strtod_r+0x8>)
 80061d6:	f7ff b9f7 	b.w	80055c8 <_strtod_l>
 80061da:	bf00      	nop
 80061dc:	20000074 	.word	0x20000074

080061e0 <_strtol_l.constprop.0>:
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e6:	d001      	beq.n	80061ec <_strtol_l.constprop.0+0xc>
 80061e8:	2b24      	cmp	r3, #36	; 0x24
 80061ea:	d906      	bls.n	80061fa <_strtol_l.constprop.0+0x1a>
 80061ec:	f7fe fafc 	bl	80047e8 <__errno>
 80061f0:	2316      	movs	r3, #22
 80061f2:	6003      	str	r3, [r0, #0]
 80061f4:	2000      	movs	r0, #0
 80061f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80062e0 <_strtol_l.constprop.0+0x100>
 80061fe:	460d      	mov	r5, r1
 8006200:	462e      	mov	r6, r5
 8006202:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006206:	f814 700c 	ldrb.w	r7, [r4, ip]
 800620a:	f017 0708 	ands.w	r7, r7, #8
 800620e:	d1f7      	bne.n	8006200 <_strtol_l.constprop.0+0x20>
 8006210:	2c2d      	cmp	r4, #45	; 0x2d
 8006212:	d132      	bne.n	800627a <_strtol_l.constprop.0+0x9a>
 8006214:	782c      	ldrb	r4, [r5, #0]
 8006216:	2701      	movs	r7, #1
 8006218:	1cb5      	adds	r5, r6, #2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d05b      	beq.n	80062d6 <_strtol_l.constprop.0+0xf6>
 800621e:	2b10      	cmp	r3, #16
 8006220:	d109      	bne.n	8006236 <_strtol_l.constprop.0+0x56>
 8006222:	2c30      	cmp	r4, #48	; 0x30
 8006224:	d107      	bne.n	8006236 <_strtol_l.constprop.0+0x56>
 8006226:	782c      	ldrb	r4, [r5, #0]
 8006228:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800622c:	2c58      	cmp	r4, #88	; 0x58
 800622e:	d14d      	bne.n	80062cc <_strtol_l.constprop.0+0xec>
 8006230:	786c      	ldrb	r4, [r5, #1]
 8006232:	2310      	movs	r3, #16
 8006234:	3502      	adds	r5, #2
 8006236:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800623a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800623e:	f04f 0c00 	mov.w	ip, #0
 8006242:	fbb8 f9f3 	udiv	r9, r8, r3
 8006246:	4666      	mov	r6, ip
 8006248:	fb03 8a19 	mls	sl, r3, r9, r8
 800624c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006250:	f1be 0f09 	cmp.w	lr, #9
 8006254:	d816      	bhi.n	8006284 <_strtol_l.constprop.0+0xa4>
 8006256:	4674      	mov	r4, lr
 8006258:	42a3      	cmp	r3, r4
 800625a:	dd24      	ble.n	80062a6 <_strtol_l.constprop.0+0xc6>
 800625c:	f1bc 0f00 	cmp.w	ip, #0
 8006260:	db1e      	blt.n	80062a0 <_strtol_l.constprop.0+0xc0>
 8006262:	45b1      	cmp	r9, r6
 8006264:	d31c      	bcc.n	80062a0 <_strtol_l.constprop.0+0xc0>
 8006266:	d101      	bne.n	800626c <_strtol_l.constprop.0+0x8c>
 8006268:	45a2      	cmp	sl, r4
 800626a:	db19      	blt.n	80062a0 <_strtol_l.constprop.0+0xc0>
 800626c:	fb06 4603 	mla	r6, r6, r3, r4
 8006270:	f04f 0c01 	mov.w	ip, #1
 8006274:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006278:	e7e8      	b.n	800624c <_strtol_l.constprop.0+0x6c>
 800627a:	2c2b      	cmp	r4, #43	; 0x2b
 800627c:	bf04      	itt	eq
 800627e:	782c      	ldrbeq	r4, [r5, #0]
 8006280:	1cb5      	addeq	r5, r6, #2
 8006282:	e7ca      	b.n	800621a <_strtol_l.constprop.0+0x3a>
 8006284:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006288:	f1be 0f19 	cmp.w	lr, #25
 800628c:	d801      	bhi.n	8006292 <_strtol_l.constprop.0+0xb2>
 800628e:	3c37      	subs	r4, #55	; 0x37
 8006290:	e7e2      	b.n	8006258 <_strtol_l.constprop.0+0x78>
 8006292:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006296:	f1be 0f19 	cmp.w	lr, #25
 800629a:	d804      	bhi.n	80062a6 <_strtol_l.constprop.0+0xc6>
 800629c:	3c57      	subs	r4, #87	; 0x57
 800629e:	e7db      	b.n	8006258 <_strtol_l.constprop.0+0x78>
 80062a0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80062a4:	e7e6      	b.n	8006274 <_strtol_l.constprop.0+0x94>
 80062a6:	f1bc 0f00 	cmp.w	ip, #0
 80062aa:	da05      	bge.n	80062b8 <_strtol_l.constprop.0+0xd8>
 80062ac:	2322      	movs	r3, #34	; 0x22
 80062ae:	6003      	str	r3, [r0, #0]
 80062b0:	4646      	mov	r6, r8
 80062b2:	b942      	cbnz	r2, 80062c6 <_strtol_l.constprop.0+0xe6>
 80062b4:	4630      	mov	r0, r6
 80062b6:	e79e      	b.n	80061f6 <_strtol_l.constprop.0+0x16>
 80062b8:	b107      	cbz	r7, 80062bc <_strtol_l.constprop.0+0xdc>
 80062ba:	4276      	negs	r6, r6
 80062bc:	2a00      	cmp	r2, #0
 80062be:	d0f9      	beq.n	80062b4 <_strtol_l.constprop.0+0xd4>
 80062c0:	f1bc 0f00 	cmp.w	ip, #0
 80062c4:	d000      	beq.n	80062c8 <_strtol_l.constprop.0+0xe8>
 80062c6:	1e69      	subs	r1, r5, #1
 80062c8:	6011      	str	r1, [r2, #0]
 80062ca:	e7f3      	b.n	80062b4 <_strtol_l.constprop.0+0xd4>
 80062cc:	2430      	movs	r4, #48	; 0x30
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1b1      	bne.n	8006236 <_strtol_l.constprop.0+0x56>
 80062d2:	2308      	movs	r3, #8
 80062d4:	e7af      	b.n	8006236 <_strtol_l.constprop.0+0x56>
 80062d6:	2c30      	cmp	r4, #48	; 0x30
 80062d8:	d0a5      	beq.n	8006226 <_strtol_l.constprop.0+0x46>
 80062da:	230a      	movs	r3, #10
 80062dc:	e7ab      	b.n	8006236 <_strtol_l.constprop.0+0x56>
 80062de:	bf00      	nop
 80062e0:	08009219 	.word	0x08009219

080062e4 <_strtol_r>:
 80062e4:	f7ff bf7c 	b.w	80061e0 <_strtol_l.constprop.0>

080062e8 <quorem>:
 80062e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	6903      	ldr	r3, [r0, #16]
 80062ee:	690c      	ldr	r4, [r1, #16]
 80062f0:	42a3      	cmp	r3, r4
 80062f2:	4607      	mov	r7, r0
 80062f4:	f2c0 8081 	blt.w	80063fa <quorem+0x112>
 80062f8:	3c01      	subs	r4, #1
 80062fa:	f101 0814 	add.w	r8, r1, #20
 80062fe:	f100 0514 	add.w	r5, r0, #20
 8006302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006306:	9301      	str	r3, [sp, #4]
 8006308:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800630c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006310:	3301      	adds	r3, #1
 8006312:	429a      	cmp	r2, r3
 8006314:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006318:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800631c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006320:	d331      	bcc.n	8006386 <quorem+0x9e>
 8006322:	f04f 0e00 	mov.w	lr, #0
 8006326:	4640      	mov	r0, r8
 8006328:	46ac      	mov	ip, r5
 800632a:	46f2      	mov	sl, lr
 800632c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006330:	b293      	uxth	r3, r2
 8006332:	fb06 e303 	mla	r3, r6, r3, lr
 8006336:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800633a:	b29b      	uxth	r3, r3
 800633c:	ebaa 0303 	sub.w	r3, sl, r3
 8006340:	f8dc a000 	ldr.w	sl, [ip]
 8006344:	0c12      	lsrs	r2, r2, #16
 8006346:	fa13 f38a 	uxtah	r3, r3, sl
 800634a:	fb06 e202 	mla	r2, r6, r2, lr
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	9b00      	ldr	r3, [sp, #0]
 8006352:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006356:	b292      	uxth	r2, r2
 8006358:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800635c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006360:	f8bd 3000 	ldrh.w	r3, [sp]
 8006364:	4581      	cmp	r9, r0
 8006366:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800636a:	f84c 3b04 	str.w	r3, [ip], #4
 800636e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006372:	d2db      	bcs.n	800632c <quorem+0x44>
 8006374:	f855 300b 	ldr.w	r3, [r5, fp]
 8006378:	b92b      	cbnz	r3, 8006386 <quorem+0x9e>
 800637a:	9b01      	ldr	r3, [sp, #4]
 800637c:	3b04      	subs	r3, #4
 800637e:	429d      	cmp	r5, r3
 8006380:	461a      	mov	r2, r3
 8006382:	d32e      	bcc.n	80063e2 <quorem+0xfa>
 8006384:	613c      	str	r4, [r7, #16]
 8006386:	4638      	mov	r0, r7
 8006388:	f001 fc90 	bl	8007cac <__mcmp>
 800638c:	2800      	cmp	r0, #0
 800638e:	db24      	blt.n	80063da <quorem+0xf2>
 8006390:	3601      	adds	r6, #1
 8006392:	4628      	mov	r0, r5
 8006394:	f04f 0c00 	mov.w	ip, #0
 8006398:	f858 2b04 	ldr.w	r2, [r8], #4
 800639c:	f8d0 e000 	ldr.w	lr, [r0]
 80063a0:	b293      	uxth	r3, r2
 80063a2:	ebac 0303 	sub.w	r3, ip, r3
 80063a6:	0c12      	lsrs	r2, r2, #16
 80063a8:	fa13 f38e 	uxtah	r3, r3, lr
 80063ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063ba:	45c1      	cmp	r9, r8
 80063bc:	f840 3b04 	str.w	r3, [r0], #4
 80063c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063c4:	d2e8      	bcs.n	8006398 <quorem+0xb0>
 80063c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ce:	b922      	cbnz	r2, 80063da <quorem+0xf2>
 80063d0:	3b04      	subs	r3, #4
 80063d2:	429d      	cmp	r5, r3
 80063d4:	461a      	mov	r2, r3
 80063d6:	d30a      	bcc.n	80063ee <quorem+0x106>
 80063d8:	613c      	str	r4, [r7, #16]
 80063da:	4630      	mov	r0, r6
 80063dc:	b003      	add	sp, #12
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e2:	6812      	ldr	r2, [r2, #0]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	2a00      	cmp	r2, #0
 80063e8:	d1cc      	bne.n	8006384 <quorem+0x9c>
 80063ea:	3c01      	subs	r4, #1
 80063ec:	e7c7      	b.n	800637e <quorem+0x96>
 80063ee:	6812      	ldr	r2, [r2, #0]
 80063f0:	3b04      	subs	r3, #4
 80063f2:	2a00      	cmp	r2, #0
 80063f4:	d1f0      	bne.n	80063d8 <quorem+0xf0>
 80063f6:	3c01      	subs	r4, #1
 80063f8:	e7eb      	b.n	80063d2 <quorem+0xea>
 80063fa:	2000      	movs	r0, #0
 80063fc:	e7ee      	b.n	80063dc <quorem+0xf4>
	...

08006400 <_dtoa_r>:
 8006400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006404:	ed2d 8b04 	vpush	{d8-d9}
 8006408:	ec57 6b10 	vmov	r6, r7, d0
 800640c:	b093      	sub	sp, #76	; 0x4c
 800640e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006410:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006414:	9106      	str	r1, [sp, #24]
 8006416:	ee10 aa10 	vmov	sl, s0
 800641a:	4604      	mov	r4, r0
 800641c:	9209      	str	r2, [sp, #36]	; 0x24
 800641e:	930c      	str	r3, [sp, #48]	; 0x30
 8006420:	46bb      	mov	fp, r7
 8006422:	b975      	cbnz	r5, 8006442 <_dtoa_r+0x42>
 8006424:	2010      	movs	r0, #16
 8006426:	f001 f94d 	bl	80076c4 <malloc>
 800642a:	4602      	mov	r2, r0
 800642c:	6260      	str	r0, [r4, #36]	; 0x24
 800642e:	b920      	cbnz	r0, 800643a <_dtoa_r+0x3a>
 8006430:	4ba7      	ldr	r3, [pc, #668]	; (80066d0 <_dtoa_r+0x2d0>)
 8006432:	21ea      	movs	r1, #234	; 0xea
 8006434:	48a7      	ldr	r0, [pc, #668]	; (80066d4 <_dtoa_r+0x2d4>)
 8006436:	f002 f8bd 	bl	80085b4 <__assert_func>
 800643a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800643e:	6005      	str	r5, [r0, #0]
 8006440:	60c5      	str	r5, [r0, #12]
 8006442:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006444:	6819      	ldr	r1, [r3, #0]
 8006446:	b151      	cbz	r1, 800645e <_dtoa_r+0x5e>
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	604a      	str	r2, [r1, #4]
 800644c:	2301      	movs	r3, #1
 800644e:	4093      	lsls	r3, r2
 8006450:	608b      	str	r3, [r1, #8]
 8006452:	4620      	mov	r0, r4
 8006454:	f001 f99e 	bl	8007794 <_Bfree>
 8006458:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800645a:	2200      	movs	r2, #0
 800645c:	601a      	str	r2, [r3, #0]
 800645e:	1e3b      	subs	r3, r7, #0
 8006460:	bfaa      	itet	ge
 8006462:	2300      	movge	r3, #0
 8006464:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006468:	f8c8 3000 	strge.w	r3, [r8]
 800646c:	4b9a      	ldr	r3, [pc, #616]	; (80066d8 <_dtoa_r+0x2d8>)
 800646e:	bfbc      	itt	lt
 8006470:	2201      	movlt	r2, #1
 8006472:	f8c8 2000 	strlt.w	r2, [r8]
 8006476:	ea33 030b 	bics.w	r3, r3, fp
 800647a:	d11b      	bne.n	80064b4 <_dtoa_r+0xb4>
 800647c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800647e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006488:	4333      	orrs	r3, r6
 800648a:	f000 8592 	beq.w	8006fb2 <_dtoa_r+0xbb2>
 800648e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006490:	b963      	cbnz	r3, 80064ac <_dtoa_r+0xac>
 8006492:	4b92      	ldr	r3, [pc, #584]	; (80066dc <_dtoa_r+0x2dc>)
 8006494:	e022      	b.n	80064dc <_dtoa_r+0xdc>
 8006496:	4b92      	ldr	r3, [pc, #584]	; (80066e0 <_dtoa_r+0x2e0>)
 8006498:	9301      	str	r3, [sp, #4]
 800649a:	3308      	adds	r3, #8
 800649c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	9801      	ldr	r0, [sp, #4]
 80064a2:	b013      	add	sp, #76	; 0x4c
 80064a4:	ecbd 8b04 	vpop	{d8-d9}
 80064a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ac:	4b8b      	ldr	r3, [pc, #556]	; (80066dc <_dtoa_r+0x2dc>)
 80064ae:	9301      	str	r3, [sp, #4]
 80064b0:	3303      	adds	r3, #3
 80064b2:	e7f3      	b.n	800649c <_dtoa_r+0x9c>
 80064b4:	2200      	movs	r2, #0
 80064b6:	2300      	movs	r3, #0
 80064b8:	4650      	mov	r0, sl
 80064ba:	4659      	mov	r1, fp
 80064bc:	f7fa fb0c 	bl	8000ad8 <__aeabi_dcmpeq>
 80064c0:	ec4b ab19 	vmov	d9, sl, fp
 80064c4:	4680      	mov	r8, r0
 80064c6:	b158      	cbz	r0, 80064e0 <_dtoa_r+0xe0>
 80064c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064ca:	2301      	movs	r3, #1
 80064cc:	6013      	str	r3, [r2, #0]
 80064ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 856b 	beq.w	8006fac <_dtoa_r+0xbac>
 80064d6:	4883      	ldr	r0, [pc, #524]	; (80066e4 <_dtoa_r+0x2e4>)
 80064d8:	6018      	str	r0, [r3, #0]
 80064da:	1e43      	subs	r3, r0, #1
 80064dc:	9301      	str	r3, [sp, #4]
 80064de:	e7df      	b.n	80064a0 <_dtoa_r+0xa0>
 80064e0:	ec4b ab10 	vmov	d0, sl, fp
 80064e4:	aa10      	add	r2, sp, #64	; 0x40
 80064e6:	a911      	add	r1, sp, #68	; 0x44
 80064e8:	4620      	mov	r0, r4
 80064ea:	f001 fd01 	bl	8007ef0 <__d2b>
 80064ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80064f2:	ee08 0a10 	vmov	s16, r0
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	f000 8084 	beq.w	8006604 <_dtoa_r+0x204>
 80064fc:	ee19 3a90 	vmov	r3, s19
 8006500:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006504:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006508:	4656      	mov	r6, sl
 800650a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800650e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006512:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006516:	4b74      	ldr	r3, [pc, #464]	; (80066e8 <_dtoa_r+0x2e8>)
 8006518:	2200      	movs	r2, #0
 800651a:	4630      	mov	r0, r6
 800651c:	4639      	mov	r1, r7
 800651e:	f7f9 febb 	bl	8000298 <__aeabi_dsub>
 8006522:	a365      	add	r3, pc, #404	; (adr r3, 80066b8 <_dtoa_r+0x2b8>)
 8006524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006528:	f7fa f86e 	bl	8000608 <__aeabi_dmul>
 800652c:	a364      	add	r3, pc, #400	; (adr r3, 80066c0 <_dtoa_r+0x2c0>)
 800652e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006532:	f7f9 feb3 	bl	800029c <__adddf3>
 8006536:	4606      	mov	r6, r0
 8006538:	4628      	mov	r0, r5
 800653a:	460f      	mov	r7, r1
 800653c:	f7f9 fffa 	bl	8000534 <__aeabi_i2d>
 8006540:	a361      	add	r3, pc, #388	; (adr r3, 80066c8 <_dtoa_r+0x2c8>)
 8006542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006546:	f7fa f85f 	bl	8000608 <__aeabi_dmul>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4630      	mov	r0, r6
 8006550:	4639      	mov	r1, r7
 8006552:	f7f9 fea3 	bl	800029c <__adddf3>
 8006556:	4606      	mov	r6, r0
 8006558:	460f      	mov	r7, r1
 800655a:	f7fa fb05 	bl	8000b68 <__aeabi_d2iz>
 800655e:	2200      	movs	r2, #0
 8006560:	9000      	str	r0, [sp, #0]
 8006562:	2300      	movs	r3, #0
 8006564:	4630      	mov	r0, r6
 8006566:	4639      	mov	r1, r7
 8006568:	f7fa fac0 	bl	8000aec <__aeabi_dcmplt>
 800656c:	b150      	cbz	r0, 8006584 <_dtoa_r+0x184>
 800656e:	9800      	ldr	r0, [sp, #0]
 8006570:	f7f9 ffe0 	bl	8000534 <__aeabi_i2d>
 8006574:	4632      	mov	r2, r6
 8006576:	463b      	mov	r3, r7
 8006578:	f7fa faae 	bl	8000ad8 <__aeabi_dcmpeq>
 800657c:	b910      	cbnz	r0, 8006584 <_dtoa_r+0x184>
 800657e:	9b00      	ldr	r3, [sp, #0]
 8006580:	3b01      	subs	r3, #1
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	9b00      	ldr	r3, [sp, #0]
 8006586:	2b16      	cmp	r3, #22
 8006588:	d85a      	bhi.n	8006640 <_dtoa_r+0x240>
 800658a:	9a00      	ldr	r2, [sp, #0]
 800658c:	4b57      	ldr	r3, [pc, #348]	; (80066ec <_dtoa_r+0x2ec>)
 800658e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006596:	ec51 0b19 	vmov	r0, r1, d9
 800659a:	f7fa faa7 	bl	8000aec <__aeabi_dcmplt>
 800659e:	2800      	cmp	r0, #0
 80065a0:	d050      	beq.n	8006644 <_dtoa_r+0x244>
 80065a2:	9b00      	ldr	r3, [sp, #0]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	2300      	movs	r3, #0
 80065aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80065ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ae:	1b5d      	subs	r5, r3, r5
 80065b0:	1e6b      	subs	r3, r5, #1
 80065b2:	9305      	str	r3, [sp, #20]
 80065b4:	bf45      	ittet	mi
 80065b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80065ba:	9304      	strmi	r3, [sp, #16]
 80065bc:	2300      	movpl	r3, #0
 80065be:	2300      	movmi	r3, #0
 80065c0:	bf4c      	ite	mi
 80065c2:	9305      	strmi	r3, [sp, #20]
 80065c4:	9304      	strpl	r3, [sp, #16]
 80065c6:	9b00      	ldr	r3, [sp, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	db3d      	blt.n	8006648 <_dtoa_r+0x248>
 80065cc:	9b05      	ldr	r3, [sp, #20]
 80065ce:	9a00      	ldr	r2, [sp, #0]
 80065d0:	920a      	str	r2, [sp, #40]	; 0x28
 80065d2:	4413      	add	r3, r2
 80065d4:	9305      	str	r3, [sp, #20]
 80065d6:	2300      	movs	r3, #0
 80065d8:	9307      	str	r3, [sp, #28]
 80065da:	9b06      	ldr	r3, [sp, #24]
 80065dc:	2b09      	cmp	r3, #9
 80065de:	f200 8089 	bhi.w	80066f4 <_dtoa_r+0x2f4>
 80065e2:	2b05      	cmp	r3, #5
 80065e4:	bfc4      	itt	gt
 80065e6:	3b04      	subgt	r3, #4
 80065e8:	9306      	strgt	r3, [sp, #24]
 80065ea:	9b06      	ldr	r3, [sp, #24]
 80065ec:	f1a3 0302 	sub.w	r3, r3, #2
 80065f0:	bfcc      	ite	gt
 80065f2:	2500      	movgt	r5, #0
 80065f4:	2501      	movle	r5, #1
 80065f6:	2b03      	cmp	r3, #3
 80065f8:	f200 8087 	bhi.w	800670a <_dtoa_r+0x30a>
 80065fc:	e8df f003 	tbb	[pc, r3]
 8006600:	59383a2d 	.word	0x59383a2d
 8006604:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006608:	441d      	add	r5, r3
 800660a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800660e:	2b20      	cmp	r3, #32
 8006610:	bfc1      	itttt	gt
 8006612:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006616:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800661a:	fa0b f303 	lslgt.w	r3, fp, r3
 800661e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006622:	bfda      	itte	le
 8006624:	f1c3 0320 	rsble	r3, r3, #32
 8006628:	fa06 f003 	lslle.w	r0, r6, r3
 800662c:	4318      	orrgt	r0, r3
 800662e:	f7f9 ff71 	bl	8000514 <__aeabi_ui2d>
 8006632:	2301      	movs	r3, #1
 8006634:	4606      	mov	r6, r0
 8006636:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800663a:	3d01      	subs	r5, #1
 800663c:	930e      	str	r3, [sp, #56]	; 0x38
 800663e:	e76a      	b.n	8006516 <_dtoa_r+0x116>
 8006640:	2301      	movs	r3, #1
 8006642:	e7b2      	b.n	80065aa <_dtoa_r+0x1aa>
 8006644:	900b      	str	r0, [sp, #44]	; 0x2c
 8006646:	e7b1      	b.n	80065ac <_dtoa_r+0x1ac>
 8006648:	9b04      	ldr	r3, [sp, #16]
 800664a:	9a00      	ldr	r2, [sp, #0]
 800664c:	1a9b      	subs	r3, r3, r2
 800664e:	9304      	str	r3, [sp, #16]
 8006650:	4253      	negs	r3, r2
 8006652:	9307      	str	r3, [sp, #28]
 8006654:	2300      	movs	r3, #0
 8006656:	930a      	str	r3, [sp, #40]	; 0x28
 8006658:	e7bf      	b.n	80065da <_dtoa_r+0x1da>
 800665a:	2300      	movs	r3, #0
 800665c:	9308      	str	r3, [sp, #32]
 800665e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006660:	2b00      	cmp	r3, #0
 8006662:	dc55      	bgt.n	8006710 <_dtoa_r+0x310>
 8006664:	2301      	movs	r3, #1
 8006666:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800666a:	461a      	mov	r2, r3
 800666c:	9209      	str	r2, [sp, #36]	; 0x24
 800666e:	e00c      	b.n	800668a <_dtoa_r+0x28a>
 8006670:	2301      	movs	r3, #1
 8006672:	e7f3      	b.n	800665c <_dtoa_r+0x25c>
 8006674:	2300      	movs	r3, #0
 8006676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006678:	9308      	str	r3, [sp, #32]
 800667a:	9b00      	ldr	r3, [sp, #0]
 800667c:	4413      	add	r3, r2
 800667e:	9302      	str	r3, [sp, #8]
 8006680:	3301      	adds	r3, #1
 8006682:	2b01      	cmp	r3, #1
 8006684:	9303      	str	r3, [sp, #12]
 8006686:	bfb8      	it	lt
 8006688:	2301      	movlt	r3, #1
 800668a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800668c:	2200      	movs	r2, #0
 800668e:	6042      	str	r2, [r0, #4]
 8006690:	2204      	movs	r2, #4
 8006692:	f102 0614 	add.w	r6, r2, #20
 8006696:	429e      	cmp	r6, r3
 8006698:	6841      	ldr	r1, [r0, #4]
 800669a:	d93d      	bls.n	8006718 <_dtoa_r+0x318>
 800669c:	4620      	mov	r0, r4
 800669e:	f001 f839 	bl	8007714 <_Balloc>
 80066a2:	9001      	str	r0, [sp, #4]
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d13b      	bne.n	8006720 <_dtoa_r+0x320>
 80066a8:	4b11      	ldr	r3, [pc, #68]	; (80066f0 <_dtoa_r+0x2f0>)
 80066aa:	4602      	mov	r2, r0
 80066ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066b0:	e6c0      	b.n	8006434 <_dtoa_r+0x34>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e7df      	b.n	8006676 <_dtoa_r+0x276>
 80066b6:	bf00      	nop
 80066b8:	636f4361 	.word	0x636f4361
 80066bc:	3fd287a7 	.word	0x3fd287a7
 80066c0:	8b60c8b3 	.word	0x8b60c8b3
 80066c4:	3fc68a28 	.word	0x3fc68a28
 80066c8:	509f79fb 	.word	0x509f79fb
 80066cc:	3fd34413 	.word	0x3fd34413
 80066d0:	08009326 	.word	0x08009326
 80066d4:	0800933d 	.word	0x0800933d
 80066d8:	7ff00000 	.word	0x7ff00000
 80066dc:	08009322 	.word	0x08009322
 80066e0:	08009319 	.word	0x08009319
 80066e4:	0800919d 	.word	0x0800919d
 80066e8:	3ff80000 	.word	0x3ff80000
 80066ec:	080094a8 	.word	0x080094a8
 80066f0:	08009398 	.word	0x08009398
 80066f4:	2501      	movs	r5, #1
 80066f6:	2300      	movs	r3, #0
 80066f8:	9306      	str	r3, [sp, #24]
 80066fa:	9508      	str	r5, [sp, #32]
 80066fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006700:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006704:	2200      	movs	r2, #0
 8006706:	2312      	movs	r3, #18
 8006708:	e7b0      	b.n	800666c <_dtoa_r+0x26c>
 800670a:	2301      	movs	r3, #1
 800670c:	9308      	str	r3, [sp, #32]
 800670e:	e7f5      	b.n	80066fc <_dtoa_r+0x2fc>
 8006710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006712:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006716:	e7b8      	b.n	800668a <_dtoa_r+0x28a>
 8006718:	3101      	adds	r1, #1
 800671a:	6041      	str	r1, [r0, #4]
 800671c:	0052      	lsls	r2, r2, #1
 800671e:	e7b8      	b.n	8006692 <_dtoa_r+0x292>
 8006720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006722:	9a01      	ldr	r2, [sp, #4]
 8006724:	601a      	str	r2, [r3, #0]
 8006726:	9b03      	ldr	r3, [sp, #12]
 8006728:	2b0e      	cmp	r3, #14
 800672a:	f200 809d 	bhi.w	8006868 <_dtoa_r+0x468>
 800672e:	2d00      	cmp	r5, #0
 8006730:	f000 809a 	beq.w	8006868 <_dtoa_r+0x468>
 8006734:	9b00      	ldr	r3, [sp, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	dd32      	ble.n	80067a0 <_dtoa_r+0x3a0>
 800673a:	4ab7      	ldr	r2, [pc, #732]	; (8006a18 <_dtoa_r+0x618>)
 800673c:	f003 030f 	and.w	r3, r3, #15
 8006740:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006744:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006748:	9b00      	ldr	r3, [sp, #0]
 800674a:	05d8      	lsls	r0, r3, #23
 800674c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006750:	d516      	bpl.n	8006780 <_dtoa_r+0x380>
 8006752:	4bb2      	ldr	r3, [pc, #712]	; (8006a1c <_dtoa_r+0x61c>)
 8006754:	ec51 0b19 	vmov	r0, r1, d9
 8006758:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800675c:	f7fa f87e 	bl	800085c <__aeabi_ddiv>
 8006760:	f007 070f 	and.w	r7, r7, #15
 8006764:	4682      	mov	sl, r0
 8006766:	468b      	mov	fp, r1
 8006768:	2503      	movs	r5, #3
 800676a:	4eac      	ldr	r6, [pc, #688]	; (8006a1c <_dtoa_r+0x61c>)
 800676c:	b957      	cbnz	r7, 8006784 <_dtoa_r+0x384>
 800676e:	4642      	mov	r2, r8
 8006770:	464b      	mov	r3, r9
 8006772:	4650      	mov	r0, sl
 8006774:	4659      	mov	r1, fp
 8006776:	f7fa f871 	bl	800085c <__aeabi_ddiv>
 800677a:	4682      	mov	sl, r0
 800677c:	468b      	mov	fp, r1
 800677e:	e028      	b.n	80067d2 <_dtoa_r+0x3d2>
 8006780:	2502      	movs	r5, #2
 8006782:	e7f2      	b.n	800676a <_dtoa_r+0x36a>
 8006784:	07f9      	lsls	r1, r7, #31
 8006786:	d508      	bpl.n	800679a <_dtoa_r+0x39a>
 8006788:	4640      	mov	r0, r8
 800678a:	4649      	mov	r1, r9
 800678c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006790:	f7f9 ff3a 	bl	8000608 <__aeabi_dmul>
 8006794:	3501      	adds	r5, #1
 8006796:	4680      	mov	r8, r0
 8006798:	4689      	mov	r9, r1
 800679a:	107f      	asrs	r7, r7, #1
 800679c:	3608      	adds	r6, #8
 800679e:	e7e5      	b.n	800676c <_dtoa_r+0x36c>
 80067a0:	f000 809b 	beq.w	80068da <_dtoa_r+0x4da>
 80067a4:	9b00      	ldr	r3, [sp, #0]
 80067a6:	4f9d      	ldr	r7, [pc, #628]	; (8006a1c <_dtoa_r+0x61c>)
 80067a8:	425e      	negs	r6, r3
 80067aa:	4b9b      	ldr	r3, [pc, #620]	; (8006a18 <_dtoa_r+0x618>)
 80067ac:	f006 020f 	and.w	r2, r6, #15
 80067b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	ec51 0b19 	vmov	r0, r1, d9
 80067bc:	f7f9 ff24 	bl	8000608 <__aeabi_dmul>
 80067c0:	1136      	asrs	r6, r6, #4
 80067c2:	4682      	mov	sl, r0
 80067c4:	468b      	mov	fp, r1
 80067c6:	2300      	movs	r3, #0
 80067c8:	2502      	movs	r5, #2
 80067ca:	2e00      	cmp	r6, #0
 80067cc:	d17a      	bne.n	80068c4 <_dtoa_r+0x4c4>
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1d3      	bne.n	800677a <_dtoa_r+0x37a>
 80067d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 8082 	beq.w	80068de <_dtoa_r+0x4de>
 80067da:	4b91      	ldr	r3, [pc, #580]	; (8006a20 <_dtoa_r+0x620>)
 80067dc:	2200      	movs	r2, #0
 80067de:	4650      	mov	r0, sl
 80067e0:	4659      	mov	r1, fp
 80067e2:	f7fa f983 	bl	8000aec <__aeabi_dcmplt>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d079      	beq.n	80068de <_dtoa_r+0x4de>
 80067ea:	9b03      	ldr	r3, [sp, #12]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d076      	beq.n	80068de <_dtoa_r+0x4de>
 80067f0:	9b02      	ldr	r3, [sp, #8]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	dd36      	ble.n	8006864 <_dtoa_r+0x464>
 80067f6:	9b00      	ldr	r3, [sp, #0]
 80067f8:	4650      	mov	r0, sl
 80067fa:	4659      	mov	r1, fp
 80067fc:	1e5f      	subs	r7, r3, #1
 80067fe:	2200      	movs	r2, #0
 8006800:	4b88      	ldr	r3, [pc, #544]	; (8006a24 <_dtoa_r+0x624>)
 8006802:	f7f9 ff01 	bl	8000608 <__aeabi_dmul>
 8006806:	9e02      	ldr	r6, [sp, #8]
 8006808:	4682      	mov	sl, r0
 800680a:	468b      	mov	fp, r1
 800680c:	3501      	adds	r5, #1
 800680e:	4628      	mov	r0, r5
 8006810:	f7f9 fe90 	bl	8000534 <__aeabi_i2d>
 8006814:	4652      	mov	r2, sl
 8006816:	465b      	mov	r3, fp
 8006818:	f7f9 fef6 	bl	8000608 <__aeabi_dmul>
 800681c:	4b82      	ldr	r3, [pc, #520]	; (8006a28 <_dtoa_r+0x628>)
 800681e:	2200      	movs	r2, #0
 8006820:	f7f9 fd3c 	bl	800029c <__adddf3>
 8006824:	46d0      	mov	r8, sl
 8006826:	46d9      	mov	r9, fp
 8006828:	4682      	mov	sl, r0
 800682a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800682e:	2e00      	cmp	r6, #0
 8006830:	d158      	bne.n	80068e4 <_dtoa_r+0x4e4>
 8006832:	4b7e      	ldr	r3, [pc, #504]	; (8006a2c <_dtoa_r+0x62c>)
 8006834:	2200      	movs	r2, #0
 8006836:	4640      	mov	r0, r8
 8006838:	4649      	mov	r1, r9
 800683a:	f7f9 fd2d 	bl	8000298 <__aeabi_dsub>
 800683e:	4652      	mov	r2, sl
 8006840:	465b      	mov	r3, fp
 8006842:	4680      	mov	r8, r0
 8006844:	4689      	mov	r9, r1
 8006846:	f7fa f96f 	bl	8000b28 <__aeabi_dcmpgt>
 800684a:	2800      	cmp	r0, #0
 800684c:	f040 8295 	bne.w	8006d7a <_dtoa_r+0x97a>
 8006850:	4652      	mov	r2, sl
 8006852:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006856:	4640      	mov	r0, r8
 8006858:	4649      	mov	r1, r9
 800685a:	f7fa f947 	bl	8000aec <__aeabi_dcmplt>
 800685e:	2800      	cmp	r0, #0
 8006860:	f040 8289 	bne.w	8006d76 <_dtoa_r+0x976>
 8006864:	ec5b ab19 	vmov	sl, fp, d9
 8006868:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800686a:	2b00      	cmp	r3, #0
 800686c:	f2c0 8148 	blt.w	8006b00 <_dtoa_r+0x700>
 8006870:	9a00      	ldr	r2, [sp, #0]
 8006872:	2a0e      	cmp	r2, #14
 8006874:	f300 8144 	bgt.w	8006b00 <_dtoa_r+0x700>
 8006878:	4b67      	ldr	r3, [pc, #412]	; (8006a18 <_dtoa_r+0x618>)
 800687a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800687e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006884:	2b00      	cmp	r3, #0
 8006886:	f280 80d5 	bge.w	8006a34 <_dtoa_r+0x634>
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	2b00      	cmp	r3, #0
 800688e:	f300 80d1 	bgt.w	8006a34 <_dtoa_r+0x634>
 8006892:	f040 826f 	bne.w	8006d74 <_dtoa_r+0x974>
 8006896:	4b65      	ldr	r3, [pc, #404]	; (8006a2c <_dtoa_r+0x62c>)
 8006898:	2200      	movs	r2, #0
 800689a:	4640      	mov	r0, r8
 800689c:	4649      	mov	r1, r9
 800689e:	f7f9 feb3 	bl	8000608 <__aeabi_dmul>
 80068a2:	4652      	mov	r2, sl
 80068a4:	465b      	mov	r3, fp
 80068a6:	f7fa f935 	bl	8000b14 <__aeabi_dcmpge>
 80068aa:	9e03      	ldr	r6, [sp, #12]
 80068ac:	4637      	mov	r7, r6
 80068ae:	2800      	cmp	r0, #0
 80068b0:	f040 8245 	bne.w	8006d3e <_dtoa_r+0x93e>
 80068b4:	9d01      	ldr	r5, [sp, #4]
 80068b6:	2331      	movs	r3, #49	; 0x31
 80068b8:	f805 3b01 	strb.w	r3, [r5], #1
 80068bc:	9b00      	ldr	r3, [sp, #0]
 80068be:	3301      	adds	r3, #1
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	e240      	b.n	8006d46 <_dtoa_r+0x946>
 80068c4:	07f2      	lsls	r2, r6, #31
 80068c6:	d505      	bpl.n	80068d4 <_dtoa_r+0x4d4>
 80068c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068cc:	f7f9 fe9c 	bl	8000608 <__aeabi_dmul>
 80068d0:	3501      	adds	r5, #1
 80068d2:	2301      	movs	r3, #1
 80068d4:	1076      	asrs	r6, r6, #1
 80068d6:	3708      	adds	r7, #8
 80068d8:	e777      	b.n	80067ca <_dtoa_r+0x3ca>
 80068da:	2502      	movs	r5, #2
 80068dc:	e779      	b.n	80067d2 <_dtoa_r+0x3d2>
 80068de:	9f00      	ldr	r7, [sp, #0]
 80068e0:	9e03      	ldr	r6, [sp, #12]
 80068e2:	e794      	b.n	800680e <_dtoa_r+0x40e>
 80068e4:	9901      	ldr	r1, [sp, #4]
 80068e6:	4b4c      	ldr	r3, [pc, #304]	; (8006a18 <_dtoa_r+0x618>)
 80068e8:	4431      	add	r1, r6
 80068ea:	910d      	str	r1, [sp, #52]	; 0x34
 80068ec:	9908      	ldr	r1, [sp, #32]
 80068ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80068f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068f6:	2900      	cmp	r1, #0
 80068f8:	d043      	beq.n	8006982 <_dtoa_r+0x582>
 80068fa:	494d      	ldr	r1, [pc, #308]	; (8006a30 <_dtoa_r+0x630>)
 80068fc:	2000      	movs	r0, #0
 80068fe:	f7f9 ffad 	bl	800085c <__aeabi_ddiv>
 8006902:	4652      	mov	r2, sl
 8006904:	465b      	mov	r3, fp
 8006906:	f7f9 fcc7 	bl	8000298 <__aeabi_dsub>
 800690a:	9d01      	ldr	r5, [sp, #4]
 800690c:	4682      	mov	sl, r0
 800690e:	468b      	mov	fp, r1
 8006910:	4649      	mov	r1, r9
 8006912:	4640      	mov	r0, r8
 8006914:	f7fa f928 	bl	8000b68 <__aeabi_d2iz>
 8006918:	4606      	mov	r6, r0
 800691a:	f7f9 fe0b 	bl	8000534 <__aeabi_i2d>
 800691e:	4602      	mov	r2, r0
 8006920:	460b      	mov	r3, r1
 8006922:	4640      	mov	r0, r8
 8006924:	4649      	mov	r1, r9
 8006926:	f7f9 fcb7 	bl	8000298 <__aeabi_dsub>
 800692a:	3630      	adds	r6, #48	; 0x30
 800692c:	f805 6b01 	strb.w	r6, [r5], #1
 8006930:	4652      	mov	r2, sl
 8006932:	465b      	mov	r3, fp
 8006934:	4680      	mov	r8, r0
 8006936:	4689      	mov	r9, r1
 8006938:	f7fa f8d8 	bl	8000aec <__aeabi_dcmplt>
 800693c:	2800      	cmp	r0, #0
 800693e:	d163      	bne.n	8006a08 <_dtoa_r+0x608>
 8006940:	4642      	mov	r2, r8
 8006942:	464b      	mov	r3, r9
 8006944:	4936      	ldr	r1, [pc, #216]	; (8006a20 <_dtoa_r+0x620>)
 8006946:	2000      	movs	r0, #0
 8006948:	f7f9 fca6 	bl	8000298 <__aeabi_dsub>
 800694c:	4652      	mov	r2, sl
 800694e:	465b      	mov	r3, fp
 8006950:	f7fa f8cc 	bl	8000aec <__aeabi_dcmplt>
 8006954:	2800      	cmp	r0, #0
 8006956:	f040 80b5 	bne.w	8006ac4 <_dtoa_r+0x6c4>
 800695a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800695c:	429d      	cmp	r5, r3
 800695e:	d081      	beq.n	8006864 <_dtoa_r+0x464>
 8006960:	4b30      	ldr	r3, [pc, #192]	; (8006a24 <_dtoa_r+0x624>)
 8006962:	2200      	movs	r2, #0
 8006964:	4650      	mov	r0, sl
 8006966:	4659      	mov	r1, fp
 8006968:	f7f9 fe4e 	bl	8000608 <__aeabi_dmul>
 800696c:	4b2d      	ldr	r3, [pc, #180]	; (8006a24 <_dtoa_r+0x624>)
 800696e:	4682      	mov	sl, r0
 8006970:	468b      	mov	fp, r1
 8006972:	4640      	mov	r0, r8
 8006974:	4649      	mov	r1, r9
 8006976:	2200      	movs	r2, #0
 8006978:	f7f9 fe46 	bl	8000608 <__aeabi_dmul>
 800697c:	4680      	mov	r8, r0
 800697e:	4689      	mov	r9, r1
 8006980:	e7c6      	b.n	8006910 <_dtoa_r+0x510>
 8006982:	4650      	mov	r0, sl
 8006984:	4659      	mov	r1, fp
 8006986:	f7f9 fe3f 	bl	8000608 <__aeabi_dmul>
 800698a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800698c:	9d01      	ldr	r5, [sp, #4]
 800698e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006990:	4682      	mov	sl, r0
 8006992:	468b      	mov	fp, r1
 8006994:	4649      	mov	r1, r9
 8006996:	4640      	mov	r0, r8
 8006998:	f7fa f8e6 	bl	8000b68 <__aeabi_d2iz>
 800699c:	4606      	mov	r6, r0
 800699e:	f7f9 fdc9 	bl	8000534 <__aeabi_i2d>
 80069a2:	3630      	adds	r6, #48	; 0x30
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	4640      	mov	r0, r8
 80069aa:	4649      	mov	r1, r9
 80069ac:	f7f9 fc74 	bl	8000298 <__aeabi_dsub>
 80069b0:	f805 6b01 	strb.w	r6, [r5], #1
 80069b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069b6:	429d      	cmp	r5, r3
 80069b8:	4680      	mov	r8, r0
 80069ba:	4689      	mov	r9, r1
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	d124      	bne.n	8006a0c <_dtoa_r+0x60c>
 80069c2:	4b1b      	ldr	r3, [pc, #108]	; (8006a30 <_dtoa_r+0x630>)
 80069c4:	4650      	mov	r0, sl
 80069c6:	4659      	mov	r1, fp
 80069c8:	f7f9 fc68 	bl	800029c <__adddf3>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	4640      	mov	r0, r8
 80069d2:	4649      	mov	r1, r9
 80069d4:	f7fa f8a8 	bl	8000b28 <__aeabi_dcmpgt>
 80069d8:	2800      	cmp	r0, #0
 80069da:	d173      	bne.n	8006ac4 <_dtoa_r+0x6c4>
 80069dc:	4652      	mov	r2, sl
 80069de:	465b      	mov	r3, fp
 80069e0:	4913      	ldr	r1, [pc, #76]	; (8006a30 <_dtoa_r+0x630>)
 80069e2:	2000      	movs	r0, #0
 80069e4:	f7f9 fc58 	bl	8000298 <__aeabi_dsub>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4640      	mov	r0, r8
 80069ee:	4649      	mov	r1, r9
 80069f0:	f7fa f87c 	bl	8000aec <__aeabi_dcmplt>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f43f af35 	beq.w	8006864 <_dtoa_r+0x464>
 80069fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80069fc:	1e6b      	subs	r3, r5, #1
 80069fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a04:	2b30      	cmp	r3, #48	; 0x30
 8006a06:	d0f8      	beq.n	80069fa <_dtoa_r+0x5fa>
 8006a08:	9700      	str	r7, [sp, #0]
 8006a0a:	e049      	b.n	8006aa0 <_dtoa_r+0x6a0>
 8006a0c:	4b05      	ldr	r3, [pc, #20]	; (8006a24 <_dtoa_r+0x624>)
 8006a0e:	f7f9 fdfb 	bl	8000608 <__aeabi_dmul>
 8006a12:	4680      	mov	r8, r0
 8006a14:	4689      	mov	r9, r1
 8006a16:	e7bd      	b.n	8006994 <_dtoa_r+0x594>
 8006a18:	080094a8 	.word	0x080094a8
 8006a1c:	08009480 	.word	0x08009480
 8006a20:	3ff00000 	.word	0x3ff00000
 8006a24:	40240000 	.word	0x40240000
 8006a28:	401c0000 	.word	0x401c0000
 8006a2c:	40140000 	.word	0x40140000
 8006a30:	3fe00000 	.word	0x3fe00000
 8006a34:	9d01      	ldr	r5, [sp, #4]
 8006a36:	4656      	mov	r6, sl
 8006a38:	465f      	mov	r7, fp
 8006a3a:	4642      	mov	r2, r8
 8006a3c:	464b      	mov	r3, r9
 8006a3e:	4630      	mov	r0, r6
 8006a40:	4639      	mov	r1, r7
 8006a42:	f7f9 ff0b 	bl	800085c <__aeabi_ddiv>
 8006a46:	f7fa f88f 	bl	8000b68 <__aeabi_d2iz>
 8006a4a:	4682      	mov	sl, r0
 8006a4c:	f7f9 fd72 	bl	8000534 <__aeabi_i2d>
 8006a50:	4642      	mov	r2, r8
 8006a52:	464b      	mov	r3, r9
 8006a54:	f7f9 fdd8 	bl	8000608 <__aeabi_dmul>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	4639      	mov	r1, r7
 8006a60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006a64:	f7f9 fc18 	bl	8000298 <__aeabi_dsub>
 8006a68:	f805 6b01 	strb.w	r6, [r5], #1
 8006a6c:	9e01      	ldr	r6, [sp, #4]
 8006a6e:	9f03      	ldr	r7, [sp, #12]
 8006a70:	1bae      	subs	r6, r5, r6
 8006a72:	42b7      	cmp	r7, r6
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	d135      	bne.n	8006ae6 <_dtoa_r+0x6e6>
 8006a7a:	f7f9 fc0f 	bl	800029c <__adddf3>
 8006a7e:	4642      	mov	r2, r8
 8006a80:	464b      	mov	r3, r9
 8006a82:	4606      	mov	r6, r0
 8006a84:	460f      	mov	r7, r1
 8006a86:	f7fa f84f 	bl	8000b28 <__aeabi_dcmpgt>
 8006a8a:	b9d0      	cbnz	r0, 8006ac2 <_dtoa_r+0x6c2>
 8006a8c:	4642      	mov	r2, r8
 8006a8e:	464b      	mov	r3, r9
 8006a90:	4630      	mov	r0, r6
 8006a92:	4639      	mov	r1, r7
 8006a94:	f7fa f820 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a98:	b110      	cbz	r0, 8006aa0 <_dtoa_r+0x6a0>
 8006a9a:	f01a 0f01 	tst.w	sl, #1
 8006a9e:	d110      	bne.n	8006ac2 <_dtoa_r+0x6c2>
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	ee18 1a10 	vmov	r1, s16
 8006aa6:	f000 fe75 	bl	8007794 <_Bfree>
 8006aaa:	2300      	movs	r3, #0
 8006aac:	9800      	ldr	r0, [sp, #0]
 8006aae:	702b      	strb	r3, [r5, #0]
 8006ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	6018      	str	r0, [r3, #0]
 8006ab6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f43f acf1 	beq.w	80064a0 <_dtoa_r+0xa0>
 8006abe:	601d      	str	r5, [r3, #0]
 8006ac0:	e4ee      	b.n	80064a0 <_dtoa_r+0xa0>
 8006ac2:	9f00      	ldr	r7, [sp, #0]
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	461d      	mov	r5, r3
 8006ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006acc:	2a39      	cmp	r2, #57	; 0x39
 8006ace:	d106      	bne.n	8006ade <_dtoa_r+0x6de>
 8006ad0:	9a01      	ldr	r2, [sp, #4]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d1f7      	bne.n	8006ac6 <_dtoa_r+0x6c6>
 8006ad6:	9901      	ldr	r1, [sp, #4]
 8006ad8:	2230      	movs	r2, #48	; 0x30
 8006ada:	3701      	adds	r7, #1
 8006adc:	700a      	strb	r2, [r1, #0]
 8006ade:	781a      	ldrb	r2, [r3, #0]
 8006ae0:	3201      	adds	r2, #1
 8006ae2:	701a      	strb	r2, [r3, #0]
 8006ae4:	e790      	b.n	8006a08 <_dtoa_r+0x608>
 8006ae6:	4ba6      	ldr	r3, [pc, #664]	; (8006d80 <_dtoa_r+0x980>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f7f9 fd8d 	bl	8000608 <__aeabi_dmul>
 8006aee:	2200      	movs	r2, #0
 8006af0:	2300      	movs	r3, #0
 8006af2:	4606      	mov	r6, r0
 8006af4:	460f      	mov	r7, r1
 8006af6:	f7f9 ffef 	bl	8000ad8 <__aeabi_dcmpeq>
 8006afa:	2800      	cmp	r0, #0
 8006afc:	d09d      	beq.n	8006a3a <_dtoa_r+0x63a>
 8006afe:	e7cf      	b.n	8006aa0 <_dtoa_r+0x6a0>
 8006b00:	9a08      	ldr	r2, [sp, #32]
 8006b02:	2a00      	cmp	r2, #0
 8006b04:	f000 80d7 	beq.w	8006cb6 <_dtoa_r+0x8b6>
 8006b08:	9a06      	ldr	r2, [sp, #24]
 8006b0a:	2a01      	cmp	r2, #1
 8006b0c:	f300 80ba 	bgt.w	8006c84 <_dtoa_r+0x884>
 8006b10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b12:	2a00      	cmp	r2, #0
 8006b14:	f000 80b2 	beq.w	8006c7c <_dtoa_r+0x87c>
 8006b18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b1c:	9e07      	ldr	r6, [sp, #28]
 8006b1e:	9d04      	ldr	r5, [sp, #16]
 8006b20:	9a04      	ldr	r2, [sp, #16]
 8006b22:	441a      	add	r2, r3
 8006b24:	9204      	str	r2, [sp, #16]
 8006b26:	9a05      	ldr	r2, [sp, #20]
 8006b28:	2101      	movs	r1, #1
 8006b2a:	441a      	add	r2, r3
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	9205      	str	r2, [sp, #20]
 8006b30:	f000 ff32 	bl	8007998 <__i2b>
 8006b34:	4607      	mov	r7, r0
 8006b36:	2d00      	cmp	r5, #0
 8006b38:	dd0c      	ble.n	8006b54 <_dtoa_r+0x754>
 8006b3a:	9b05      	ldr	r3, [sp, #20]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	dd09      	ble.n	8006b54 <_dtoa_r+0x754>
 8006b40:	42ab      	cmp	r3, r5
 8006b42:	9a04      	ldr	r2, [sp, #16]
 8006b44:	bfa8      	it	ge
 8006b46:	462b      	movge	r3, r5
 8006b48:	1ad2      	subs	r2, r2, r3
 8006b4a:	9204      	str	r2, [sp, #16]
 8006b4c:	9a05      	ldr	r2, [sp, #20]
 8006b4e:	1aed      	subs	r5, r5, r3
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	9305      	str	r3, [sp, #20]
 8006b54:	9b07      	ldr	r3, [sp, #28]
 8006b56:	b31b      	cbz	r3, 8006ba0 <_dtoa_r+0x7a0>
 8006b58:	9b08      	ldr	r3, [sp, #32]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f000 80af 	beq.w	8006cbe <_dtoa_r+0x8be>
 8006b60:	2e00      	cmp	r6, #0
 8006b62:	dd13      	ble.n	8006b8c <_dtoa_r+0x78c>
 8006b64:	4639      	mov	r1, r7
 8006b66:	4632      	mov	r2, r6
 8006b68:	4620      	mov	r0, r4
 8006b6a:	f000 ffd5 	bl	8007b18 <__pow5mult>
 8006b6e:	ee18 2a10 	vmov	r2, s16
 8006b72:	4601      	mov	r1, r0
 8006b74:	4607      	mov	r7, r0
 8006b76:	4620      	mov	r0, r4
 8006b78:	f000 ff24 	bl	80079c4 <__multiply>
 8006b7c:	ee18 1a10 	vmov	r1, s16
 8006b80:	4680      	mov	r8, r0
 8006b82:	4620      	mov	r0, r4
 8006b84:	f000 fe06 	bl	8007794 <_Bfree>
 8006b88:	ee08 8a10 	vmov	s16, r8
 8006b8c:	9b07      	ldr	r3, [sp, #28]
 8006b8e:	1b9a      	subs	r2, r3, r6
 8006b90:	d006      	beq.n	8006ba0 <_dtoa_r+0x7a0>
 8006b92:	ee18 1a10 	vmov	r1, s16
 8006b96:	4620      	mov	r0, r4
 8006b98:	f000 ffbe 	bl	8007b18 <__pow5mult>
 8006b9c:	ee08 0a10 	vmov	s16, r0
 8006ba0:	2101      	movs	r1, #1
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fef8 	bl	8007998 <__i2b>
 8006ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	4606      	mov	r6, r0
 8006bae:	f340 8088 	ble.w	8006cc2 <_dtoa_r+0x8c2>
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	4601      	mov	r1, r0
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	f000 ffae 	bl	8007b18 <__pow5mult>
 8006bbc:	9b06      	ldr	r3, [sp, #24]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	4606      	mov	r6, r0
 8006bc2:	f340 8081 	ble.w	8006cc8 <_dtoa_r+0x8c8>
 8006bc6:	f04f 0800 	mov.w	r8, #0
 8006bca:	6933      	ldr	r3, [r6, #16]
 8006bcc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006bd0:	6918      	ldr	r0, [r3, #16]
 8006bd2:	f000 fe91 	bl	80078f8 <__hi0bits>
 8006bd6:	f1c0 0020 	rsb	r0, r0, #32
 8006bda:	9b05      	ldr	r3, [sp, #20]
 8006bdc:	4418      	add	r0, r3
 8006bde:	f010 001f 	ands.w	r0, r0, #31
 8006be2:	f000 8092 	beq.w	8006d0a <_dtoa_r+0x90a>
 8006be6:	f1c0 0320 	rsb	r3, r0, #32
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	f340 808a 	ble.w	8006d04 <_dtoa_r+0x904>
 8006bf0:	f1c0 001c 	rsb	r0, r0, #28
 8006bf4:	9b04      	ldr	r3, [sp, #16]
 8006bf6:	4403      	add	r3, r0
 8006bf8:	9304      	str	r3, [sp, #16]
 8006bfa:	9b05      	ldr	r3, [sp, #20]
 8006bfc:	4403      	add	r3, r0
 8006bfe:	4405      	add	r5, r0
 8006c00:	9305      	str	r3, [sp, #20]
 8006c02:	9b04      	ldr	r3, [sp, #16]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dd07      	ble.n	8006c18 <_dtoa_r+0x818>
 8006c08:	ee18 1a10 	vmov	r1, s16
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	4620      	mov	r0, r4
 8006c10:	f000 ffdc 	bl	8007bcc <__lshift>
 8006c14:	ee08 0a10 	vmov	s16, r0
 8006c18:	9b05      	ldr	r3, [sp, #20]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dd05      	ble.n	8006c2a <_dtoa_r+0x82a>
 8006c1e:	4631      	mov	r1, r6
 8006c20:	461a      	mov	r2, r3
 8006c22:	4620      	mov	r0, r4
 8006c24:	f000 ffd2 	bl	8007bcc <__lshift>
 8006c28:	4606      	mov	r6, r0
 8006c2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d06e      	beq.n	8006d0e <_dtoa_r+0x90e>
 8006c30:	ee18 0a10 	vmov	r0, s16
 8006c34:	4631      	mov	r1, r6
 8006c36:	f001 f839 	bl	8007cac <__mcmp>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	da67      	bge.n	8006d0e <_dtoa_r+0x90e>
 8006c3e:	9b00      	ldr	r3, [sp, #0]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	ee18 1a10 	vmov	r1, s16
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	220a      	movs	r2, #10
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 fdc3 	bl	80077d8 <__multadd>
 8006c52:	9b08      	ldr	r3, [sp, #32]
 8006c54:	ee08 0a10 	vmov	s16, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 81b1 	beq.w	8006fc0 <_dtoa_r+0xbc0>
 8006c5e:	2300      	movs	r3, #0
 8006c60:	4639      	mov	r1, r7
 8006c62:	220a      	movs	r2, #10
 8006c64:	4620      	mov	r0, r4
 8006c66:	f000 fdb7 	bl	80077d8 <__multadd>
 8006c6a:	9b02      	ldr	r3, [sp, #8]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	4607      	mov	r7, r0
 8006c70:	f300 808e 	bgt.w	8006d90 <_dtoa_r+0x990>
 8006c74:	9b06      	ldr	r3, [sp, #24]
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	dc51      	bgt.n	8006d1e <_dtoa_r+0x91e>
 8006c7a:	e089      	b.n	8006d90 <_dtoa_r+0x990>
 8006c7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c82:	e74b      	b.n	8006b1c <_dtoa_r+0x71c>
 8006c84:	9b03      	ldr	r3, [sp, #12]
 8006c86:	1e5e      	subs	r6, r3, #1
 8006c88:	9b07      	ldr	r3, [sp, #28]
 8006c8a:	42b3      	cmp	r3, r6
 8006c8c:	bfbf      	itttt	lt
 8006c8e:	9b07      	ldrlt	r3, [sp, #28]
 8006c90:	9607      	strlt	r6, [sp, #28]
 8006c92:	1af2      	sublt	r2, r6, r3
 8006c94:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c96:	bfb6      	itet	lt
 8006c98:	189b      	addlt	r3, r3, r2
 8006c9a:	1b9e      	subge	r6, r3, r6
 8006c9c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006c9e:	9b03      	ldr	r3, [sp, #12]
 8006ca0:	bfb8      	it	lt
 8006ca2:	2600      	movlt	r6, #0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	bfb7      	itett	lt
 8006ca8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006cac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006cb0:	1a9d      	sublt	r5, r3, r2
 8006cb2:	2300      	movlt	r3, #0
 8006cb4:	e734      	b.n	8006b20 <_dtoa_r+0x720>
 8006cb6:	9e07      	ldr	r6, [sp, #28]
 8006cb8:	9d04      	ldr	r5, [sp, #16]
 8006cba:	9f08      	ldr	r7, [sp, #32]
 8006cbc:	e73b      	b.n	8006b36 <_dtoa_r+0x736>
 8006cbe:	9a07      	ldr	r2, [sp, #28]
 8006cc0:	e767      	b.n	8006b92 <_dtoa_r+0x792>
 8006cc2:	9b06      	ldr	r3, [sp, #24]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	dc18      	bgt.n	8006cfa <_dtoa_r+0x8fa>
 8006cc8:	f1ba 0f00 	cmp.w	sl, #0
 8006ccc:	d115      	bne.n	8006cfa <_dtoa_r+0x8fa>
 8006cce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cd2:	b993      	cbnz	r3, 8006cfa <_dtoa_r+0x8fa>
 8006cd4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006cd8:	0d1b      	lsrs	r3, r3, #20
 8006cda:	051b      	lsls	r3, r3, #20
 8006cdc:	b183      	cbz	r3, 8006d00 <_dtoa_r+0x900>
 8006cde:	9b04      	ldr	r3, [sp, #16]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	9304      	str	r3, [sp, #16]
 8006ce4:	9b05      	ldr	r3, [sp, #20]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	9305      	str	r3, [sp, #20]
 8006cea:	f04f 0801 	mov.w	r8, #1
 8006cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f47f af6a 	bne.w	8006bca <_dtoa_r+0x7ca>
 8006cf6:	2001      	movs	r0, #1
 8006cf8:	e76f      	b.n	8006bda <_dtoa_r+0x7da>
 8006cfa:	f04f 0800 	mov.w	r8, #0
 8006cfe:	e7f6      	b.n	8006cee <_dtoa_r+0x8ee>
 8006d00:	4698      	mov	r8, r3
 8006d02:	e7f4      	b.n	8006cee <_dtoa_r+0x8ee>
 8006d04:	f43f af7d 	beq.w	8006c02 <_dtoa_r+0x802>
 8006d08:	4618      	mov	r0, r3
 8006d0a:	301c      	adds	r0, #28
 8006d0c:	e772      	b.n	8006bf4 <_dtoa_r+0x7f4>
 8006d0e:	9b03      	ldr	r3, [sp, #12]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	dc37      	bgt.n	8006d84 <_dtoa_r+0x984>
 8006d14:	9b06      	ldr	r3, [sp, #24]
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	dd34      	ble.n	8006d84 <_dtoa_r+0x984>
 8006d1a:	9b03      	ldr	r3, [sp, #12]
 8006d1c:	9302      	str	r3, [sp, #8]
 8006d1e:	9b02      	ldr	r3, [sp, #8]
 8006d20:	b96b      	cbnz	r3, 8006d3e <_dtoa_r+0x93e>
 8006d22:	4631      	mov	r1, r6
 8006d24:	2205      	movs	r2, #5
 8006d26:	4620      	mov	r0, r4
 8006d28:	f000 fd56 	bl	80077d8 <__multadd>
 8006d2c:	4601      	mov	r1, r0
 8006d2e:	4606      	mov	r6, r0
 8006d30:	ee18 0a10 	vmov	r0, s16
 8006d34:	f000 ffba 	bl	8007cac <__mcmp>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	f73f adbb 	bgt.w	80068b4 <_dtoa_r+0x4b4>
 8006d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d40:	9d01      	ldr	r5, [sp, #4]
 8006d42:	43db      	mvns	r3, r3
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	f04f 0800 	mov.w	r8, #0
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	f000 fd21 	bl	8007794 <_Bfree>
 8006d52:	2f00      	cmp	r7, #0
 8006d54:	f43f aea4 	beq.w	8006aa0 <_dtoa_r+0x6a0>
 8006d58:	f1b8 0f00 	cmp.w	r8, #0
 8006d5c:	d005      	beq.n	8006d6a <_dtoa_r+0x96a>
 8006d5e:	45b8      	cmp	r8, r7
 8006d60:	d003      	beq.n	8006d6a <_dtoa_r+0x96a>
 8006d62:	4641      	mov	r1, r8
 8006d64:	4620      	mov	r0, r4
 8006d66:	f000 fd15 	bl	8007794 <_Bfree>
 8006d6a:	4639      	mov	r1, r7
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f000 fd11 	bl	8007794 <_Bfree>
 8006d72:	e695      	b.n	8006aa0 <_dtoa_r+0x6a0>
 8006d74:	2600      	movs	r6, #0
 8006d76:	4637      	mov	r7, r6
 8006d78:	e7e1      	b.n	8006d3e <_dtoa_r+0x93e>
 8006d7a:	9700      	str	r7, [sp, #0]
 8006d7c:	4637      	mov	r7, r6
 8006d7e:	e599      	b.n	80068b4 <_dtoa_r+0x4b4>
 8006d80:	40240000 	.word	0x40240000
 8006d84:	9b08      	ldr	r3, [sp, #32]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f000 80ca 	beq.w	8006f20 <_dtoa_r+0xb20>
 8006d8c:	9b03      	ldr	r3, [sp, #12]
 8006d8e:	9302      	str	r3, [sp, #8]
 8006d90:	2d00      	cmp	r5, #0
 8006d92:	dd05      	ble.n	8006da0 <_dtoa_r+0x9a0>
 8006d94:	4639      	mov	r1, r7
 8006d96:	462a      	mov	r2, r5
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f000 ff17 	bl	8007bcc <__lshift>
 8006d9e:	4607      	mov	r7, r0
 8006da0:	f1b8 0f00 	cmp.w	r8, #0
 8006da4:	d05b      	beq.n	8006e5e <_dtoa_r+0xa5e>
 8006da6:	6879      	ldr	r1, [r7, #4]
 8006da8:	4620      	mov	r0, r4
 8006daa:	f000 fcb3 	bl	8007714 <_Balloc>
 8006dae:	4605      	mov	r5, r0
 8006db0:	b928      	cbnz	r0, 8006dbe <_dtoa_r+0x9be>
 8006db2:	4b87      	ldr	r3, [pc, #540]	; (8006fd0 <_dtoa_r+0xbd0>)
 8006db4:	4602      	mov	r2, r0
 8006db6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006dba:	f7ff bb3b 	b.w	8006434 <_dtoa_r+0x34>
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	3202      	adds	r2, #2
 8006dc2:	0092      	lsls	r2, r2, #2
 8006dc4:	f107 010c 	add.w	r1, r7, #12
 8006dc8:	300c      	adds	r0, #12
 8006dca:	f000 fc95 	bl	80076f8 <memcpy>
 8006dce:	2201      	movs	r2, #1
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	f000 fefa 	bl	8007bcc <__lshift>
 8006dd8:	9b01      	ldr	r3, [sp, #4]
 8006dda:	f103 0901 	add.w	r9, r3, #1
 8006dde:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006de2:	4413      	add	r3, r2
 8006de4:	9305      	str	r3, [sp, #20]
 8006de6:	f00a 0301 	and.w	r3, sl, #1
 8006dea:	46b8      	mov	r8, r7
 8006dec:	9304      	str	r3, [sp, #16]
 8006dee:	4607      	mov	r7, r0
 8006df0:	4631      	mov	r1, r6
 8006df2:	ee18 0a10 	vmov	r0, s16
 8006df6:	f7ff fa77 	bl	80062e8 <quorem>
 8006dfa:	4641      	mov	r1, r8
 8006dfc:	9002      	str	r0, [sp, #8]
 8006dfe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006e02:	ee18 0a10 	vmov	r0, s16
 8006e06:	f000 ff51 	bl	8007cac <__mcmp>
 8006e0a:	463a      	mov	r2, r7
 8006e0c:	9003      	str	r0, [sp, #12]
 8006e0e:	4631      	mov	r1, r6
 8006e10:	4620      	mov	r0, r4
 8006e12:	f000 ff67 	bl	8007ce4 <__mdiff>
 8006e16:	68c2      	ldr	r2, [r0, #12]
 8006e18:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8006e1c:	4605      	mov	r5, r0
 8006e1e:	bb02      	cbnz	r2, 8006e62 <_dtoa_r+0xa62>
 8006e20:	4601      	mov	r1, r0
 8006e22:	ee18 0a10 	vmov	r0, s16
 8006e26:	f000 ff41 	bl	8007cac <__mcmp>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	4620      	mov	r0, r4
 8006e30:	9207      	str	r2, [sp, #28]
 8006e32:	f000 fcaf 	bl	8007794 <_Bfree>
 8006e36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006e3a:	ea43 0102 	orr.w	r1, r3, r2
 8006e3e:	9b04      	ldr	r3, [sp, #16]
 8006e40:	430b      	orrs	r3, r1
 8006e42:	464d      	mov	r5, r9
 8006e44:	d10f      	bne.n	8006e66 <_dtoa_r+0xa66>
 8006e46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e4a:	d02a      	beq.n	8006ea2 <_dtoa_r+0xaa2>
 8006e4c:	9b03      	ldr	r3, [sp, #12]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	dd02      	ble.n	8006e58 <_dtoa_r+0xa58>
 8006e52:	9b02      	ldr	r3, [sp, #8]
 8006e54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006e58:	f88b a000 	strb.w	sl, [fp]
 8006e5c:	e775      	b.n	8006d4a <_dtoa_r+0x94a>
 8006e5e:	4638      	mov	r0, r7
 8006e60:	e7ba      	b.n	8006dd8 <_dtoa_r+0x9d8>
 8006e62:	2201      	movs	r2, #1
 8006e64:	e7e2      	b.n	8006e2c <_dtoa_r+0xa2c>
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	db04      	blt.n	8006e76 <_dtoa_r+0xa76>
 8006e6c:	9906      	ldr	r1, [sp, #24]
 8006e6e:	430b      	orrs	r3, r1
 8006e70:	9904      	ldr	r1, [sp, #16]
 8006e72:	430b      	orrs	r3, r1
 8006e74:	d122      	bne.n	8006ebc <_dtoa_r+0xabc>
 8006e76:	2a00      	cmp	r2, #0
 8006e78:	ddee      	ble.n	8006e58 <_dtoa_r+0xa58>
 8006e7a:	ee18 1a10 	vmov	r1, s16
 8006e7e:	2201      	movs	r2, #1
 8006e80:	4620      	mov	r0, r4
 8006e82:	f000 fea3 	bl	8007bcc <__lshift>
 8006e86:	4631      	mov	r1, r6
 8006e88:	ee08 0a10 	vmov	s16, r0
 8006e8c:	f000 ff0e 	bl	8007cac <__mcmp>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	dc03      	bgt.n	8006e9c <_dtoa_r+0xa9c>
 8006e94:	d1e0      	bne.n	8006e58 <_dtoa_r+0xa58>
 8006e96:	f01a 0f01 	tst.w	sl, #1
 8006e9a:	d0dd      	beq.n	8006e58 <_dtoa_r+0xa58>
 8006e9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ea0:	d1d7      	bne.n	8006e52 <_dtoa_r+0xa52>
 8006ea2:	2339      	movs	r3, #57	; 0x39
 8006ea4:	f88b 3000 	strb.w	r3, [fp]
 8006ea8:	462b      	mov	r3, r5
 8006eaa:	461d      	mov	r5, r3
 8006eac:	3b01      	subs	r3, #1
 8006eae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006eb2:	2a39      	cmp	r2, #57	; 0x39
 8006eb4:	d071      	beq.n	8006f9a <_dtoa_r+0xb9a>
 8006eb6:	3201      	adds	r2, #1
 8006eb8:	701a      	strb	r2, [r3, #0]
 8006eba:	e746      	b.n	8006d4a <_dtoa_r+0x94a>
 8006ebc:	2a00      	cmp	r2, #0
 8006ebe:	dd07      	ble.n	8006ed0 <_dtoa_r+0xad0>
 8006ec0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ec4:	d0ed      	beq.n	8006ea2 <_dtoa_r+0xaa2>
 8006ec6:	f10a 0301 	add.w	r3, sl, #1
 8006eca:	f88b 3000 	strb.w	r3, [fp]
 8006ece:	e73c      	b.n	8006d4a <_dtoa_r+0x94a>
 8006ed0:	9b05      	ldr	r3, [sp, #20]
 8006ed2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006ed6:	4599      	cmp	r9, r3
 8006ed8:	d047      	beq.n	8006f6a <_dtoa_r+0xb6a>
 8006eda:	ee18 1a10 	vmov	r1, s16
 8006ede:	2300      	movs	r3, #0
 8006ee0:	220a      	movs	r2, #10
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f000 fc78 	bl	80077d8 <__multadd>
 8006ee8:	45b8      	cmp	r8, r7
 8006eea:	ee08 0a10 	vmov	s16, r0
 8006eee:	f04f 0300 	mov.w	r3, #0
 8006ef2:	f04f 020a 	mov.w	r2, #10
 8006ef6:	4641      	mov	r1, r8
 8006ef8:	4620      	mov	r0, r4
 8006efa:	d106      	bne.n	8006f0a <_dtoa_r+0xb0a>
 8006efc:	f000 fc6c 	bl	80077d8 <__multadd>
 8006f00:	4680      	mov	r8, r0
 8006f02:	4607      	mov	r7, r0
 8006f04:	f109 0901 	add.w	r9, r9, #1
 8006f08:	e772      	b.n	8006df0 <_dtoa_r+0x9f0>
 8006f0a:	f000 fc65 	bl	80077d8 <__multadd>
 8006f0e:	4639      	mov	r1, r7
 8006f10:	4680      	mov	r8, r0
 8006f12:	2300      	movs	r3, #0
 8006f14:	220a      	movs	r2, #10
 8006f16:	4620      	mov	r0, r4
 8006f18:	f000 fc5e 	bl	80077d8 <__multadd>
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	e7f1      	b.n	8006f04 <_dtoa_r+0xb04>
 8006f20:	9b03      	ldr	r3, [sp, #12]
 8006f22:	9302      	str	r3, [sp, #8]
 8006f24:	9d01      	ldr	r5, [sp, #4]
 8006f26:	ee18 0a10 	vmov	r0, s16
 8006f2a:	4631      	mov	r1, r6
 8006f2c:	f7ff f9dc 	bl	80062e8 <quorem>
 8006f30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006f34:	9b01      	ldr	r3, [sp, #4]
 8006f36:	f805 ab01 	strb.w	sl, [r5], #1
 8006f3a:	1aea      	subs	r2, r5, r3
 8006f3c:	9b02      	ldr	r3, [sp, #8]
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	dd09      	ble.n	8006f56 <_dtoa_r+0xb56>
 8006f42:	ee18 1a10 	vmov	r1, s16
 8006f46:	2300      	movs	r3, #0
 8006f48:	220a      	movs	r2, #10
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	f000 fc44 	bl	80077d8 <__multadd>
 8006f50:	ee08 0a10 	vmov	s16, r0
 8006f54:	e7e7      	b.n	8006f26 <_dtoa_r+0xb26>
 8006f56:	9b02      	ldr	r3, [sp, #8]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bfc8      	it	gt
 8006f5c:	461d      	movgt	r5, r3
 8006f5e:	9b01      	ldr	r3, [sp, #4]
 8006f60:	bfd8      	it	le
 8006f62:	2501      	movle	r5, #1
 8006f64:	441d      	add	r5, r3
 8006f66:	f04f 0800 	mov.w	r8, #0
 8006f6a:	ee18 1a10 	vmov	r1, s16
 8006f6e:	2201      	movs	r2, #1
 8006f70:	4620      	mov	r0, r4
 8006f72:	f000 fe2b 	bl	8007bcc <__lshift>
 8006f76:	4631      	mov	r1, r6
 8006f78:	ee08 0a10 	vmov	s16, r0
 8006f7c:	f000 fe96 	bl	8007cac <__mcmp>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	dc91      	bgt.n	8006ea8 <_dtoa_r+0xaa8>
 8006f84:	d102      	bne.n	8006f8c <_dtoa_r+0xb8c>
 8006f86:	f01a 0f01 	tst.w	sl, #1
 8006f8a:	d18d      	bne.n	8006ea8 <_dtoa_r+0xaa8>
 8006f8c:	462b      	mov	r3, r5
 8006f8e:	461d      	mov	r5, r3
 8006f90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f94:	2a30      	cmp	r2, #48	; 0x30
 8006f96:	d0fa      	beq.n	8006f8e <_dtoa_r+0xb8e>
 8006f98:	e6d7      	b.n	8006d4a <_dtoa_r+0x94a>
 8006f9a:	9a01      	ldr	r2, [sp, #4]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d184      	bne.n	8006eaa <_dtoa_r+0xaaa>
 8006fa0:	9b00      	ldr	r3, [sp, #0]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	2331      	movs	r3, #49	; 0x31
 8006fa8:	7013      	strb	r3, [r2, #0]
 8006faa:	e6ce      	b.n	8006d4a <_dtoa_r+0x94a>
 8006fac:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <_dtoa_r+0xbd4>)
 8006fae:	f7ff ba95 	b.w	80064dc <_dtoa_r+0xdc>
 8006fb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f47f aa6e 	bne.w	8006496 <_dtoa_r+0x96>
 8006fba:	4b07      	ldr	r3, [pc, #28]	; (8006fd8 <_dtoa_r+0xbd8>)
 8006fbc:	f7ff ba8e 	b.w	80064dc <_dtoa_r+0xdc>
 8006fc0:	9b02      	ldr	r3, [sp, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	dcae      	bgt.n	8006f24 <_dtoa_r+0xb24>
 8006fc6:	9b06      	ldr	r3, [sp, #24]
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	f73f aea8 	bgt.w	8006d1e <_dtoa_r+0x91e>
 8006fce:	e7a9      	b.n	8006f24 <_dtoa_r+0xb24>
 8006fd0:	08009398 	.word	0x08009398
 8006fd4:	0800919c 	.word	0x0800919c
 8006fd8:	08009319 	.word	0x08009319

08006fdc <rshift>:
 8006fdc:	6903      	ldr	r3, [r0, #16]
 8006fde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006fe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fe6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006fea:	f100 0414 	add.w	r4, r0, #20
 8006fee:	dd45      	ble.n	800707c <rshift+0xa0>
 8006ff0:	f011 011f 	ands.w	r1, r1, #31
 8006ff4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006ff8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006ffc:	d10c      	bne.n	8007018 <rshift+0x3c>
 8006ffe:	f100 0710 	add.w	r7, r0, #16
 8007002:	4629      	mov	r1, r5
 8007004:	42b1      	cmp	r1, r6
 8007006:	d334      	bcc.n	8007072 <rshift+0x96>
 8007008:	1a9b      	subs	r3, r3, r2
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	1eea      	subs	r2, r5, #3
 800700e:	4296      	cmp	r6, r2
 8007010:	bf38      	it	cc
 8007012:	2300      	movcc	r3, #0
 8007014:	4423      	add	r3, r4
 8007016:	e015      	b.n	8007044 <rshift+0x68>
 8007018:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800701c:	f1c1 0820 	rsb	r8, r1, #32
 8007020:	40cf      	lsrs	r7, r1
 8007022:	f105 0e04 	add.w	lr, r5, #4
 8007026:	46a1      	mov	r9, r4
 8007028:	4576      	cmp	r6, lr
 800702a:	46f4      	mov	ip, lr
 800702c:	d815      	bhi.n	800705a <rshift+0x7e>
 800702e:	1a9a      	subs	r2, r3, r2
 8007030:	0092      	lsls	r2, r2, #2
 8007032:	3a04      	subs	r2, #4
 8007034:	3501      	adds	r5, #1
 8007036:	42ae      	cmp	r6, r5
 8007038:	bf38      	it	cc
 800703a:	2200      	movcc	r2, #0
 800703c:	18a3      	adds	r3, r4, r2
 800703e:	50a7      	str	r7, [r4, r2]
 8007040:	b107      	cbz	r7, 8007044 <rshift+0x68>
 8007042:	3304      	adds	r3, #4
 8007044:	1b1a      	subs	r2, r3, r4
 8007046:	42a3      	cmp	r3, r4
 8007048:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800704c:	bf08      	it	eq
 800704e:	2300      	moveq	r3, #0
 8007050:	6102      	str	r2, [r0, #16]
 8007052:	bf08      	it	eq
 8007054:	6143      	streq	r3, [r0, #20]
 8007056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800705a:	f8dc c000 	ldr.w	ip, [ip]
 800705e:	fa0c fc08 	lsl.w	ip, ip, r8
 8007062:	ea4c 0707 	orr.w	r7, ip, r7
 8007066:	f849 7b04 	str.w	r7, [r9], #4
 800706a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800706e:	40cf      	lsrs	r7, r1
 8007070:	e7da      	b.n	8007028 <rshift+0x4c>
 8007072:	f851 cb04 	ldr.w	ip, [r1], #4
 8007076:	f847 cf04 	str.w	ip, [r7, #4]!
 800707a:	e7c3      	b.n	8007004 <rshift+0x28>
 800707c:	4623      	mov	r3, r4
 800707e:	e7e1      	b.n	8007044 <rshift+0x68>

08007080 <__hexdig_fun>:
 8007080:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007084:	2b09      	cmp	r3, #9
 8007086:	d802      	bhi.n	800708e <__hexdig_fun+0xe>
 8007088:	3820      	subs	r0, #32
 800708a:	b2c0      	uxtb	r0, r0
 800708c:	4770      	bx	lr
 800708e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007092:	2b05      	cmp	r3, #5
 8007094:	d801      	bhi.n	800709a <__hexdig_fun+0x1a>
 8007096:	3847      	subs	r0, #71	; 0x47
 8007098:	e7f7      	b.n	800708a <__hexdig_fun+0xa>
 800709a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800709e:	2b05      	cmp	r3, #5
 80070a0:	d801      	bhi.n	80070a6 <__hexdig_fun+0x26>
 80070a2:	3827      	subs	r0, #39	; 0x27
 80070a4:	e7f1      	b.n	800708a <__hexdig_fun+0xa>
 80070a6:	2000      	movs	r0, #0
 80070a8:	4770      	bx	lr
	...

080070ac <__gethex>:
 80070ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b0:	ed2d 8b02 	vpush	{d8}
 80070b4:	b089      	sub	sp, #36	; 0x24
 80070b6:	ee08 0a10 	vmov	s16, r0
 80070ba:	9304      	str	r3, [sp, #16]
 80070bc:	4bb4      	ldr	r3, [pc, #720]	; (8007390 <__gethex+0x2e4>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	9301      	str	r3, [sp, #4]
 80070c2:	4618      	mov	r0, r3
 80070c4:	468b      	mov	fp, r1
 80070c6:	4690      	mov	r8, r2
 80070c8:	f7f9 f88a 	bl	80001e0 <strlen>
 80070cc:	9b01      	ldr	r3, [sp, #4]
 80070ce:	f8db 2000 	ldr.w	r2, [fp]
 80070d2:	4403      	add	r3, r0
 80070d4:	4682      	mov	sl, r0
 80070d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80070da:	9305      	str	r3, [sp, #20]
 80070dc:	1c93      	adds	r3, r2, #2
 80070de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80070e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80070e6:	32fe      	adds	r2, #254	; 0xfe
 80070e8:	18d1      	adds	r1, r2, r3
 80070ea:	461f      	mov	r7, r3
 80070ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80070f0:	9100      	str	r1, [sp, #0]
 80070f2:	2830      	cmp	r0, #48	; 0x30
 80070f4:	d0f8      	beq.n	80070e8 <__gethex+0x3c>
 80070f6:	f7ff ffc3 	bl	8007080 <__hexdig_fun>
 80070fa:	4604      	mov	r4, r0
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d13a      	bne.n	8007176 <__gethex+0xca>
 8007100:	9901      	ldr	r1, [sp, #4]
 8007102:	4652      	mov	r2, sl
 8007104:	4638      	mov	r0, r7
 8007106:	f001 fa33 	bl	8008570 <strncmp>
 800710a:	4605      	mov	r5, r0
 800710c:	2800      	cmp	r0, #0
 800710e:	d168      	bne.n	80071e2 <__gethex+0x136>
 8007110:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007114:	eb07 060a 	add.w	r6, r7, sl
 8007118:	f7ff ffb2 	bl	8007080 <__hexdig_fun>
 800711c:	2800      	cmp	r0, #0
 800711e:	d062      	beq.n	80071e6 <__gethex+0x13a>
 8007120:	4633      	mov	r3, r6
 8007122:	7818      	ldrb	r0, [r3, #0]
 8007124:	2830      	cmp	r0, #48	; 0x30
 8007126:	461f      	mov	r7, r3
 8007128:	f103 0301 	add.w	r3, r3, #1
 800712c:	d0f9      	beq.n	8007122 <__gethex+0x76>
 800712e:	f7ff ffa7 	bl	8007080 <__hexdig_fun>
 8007132:	2301      	movs	r3, #1
 8007134:	fab0 f480 	clz	r4, r0
 8007138:	0964      	lsrs	r4, r4, #5
 800713a:	4635      	mov	r5, r6
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	463a      	mov	r2, r7
 8007140:	4616      	mov	r6, r2
 8007142:	3201      	adds	r2, #1
 8007144:	7830      	ldrb	r0, [r6, #0]
 8007146:	f7ff ff9b 	bl	8007080 <__hexdig_fun>
 800714a:	2800      	cmp	r0, #0
 800714c:	d1f8      	bne.n	8007140 <__gethex+0x94>
 800714e:	9901      	ldr	r1, [sp, #4]
 8007150:	4652      	mov	r2, sl
 8007152:	4630      	mov	r0, r6
 8007154:	f001 fa0c 	bl	8008570 <strncmp>
 8007158:	b980      	cbnz	r0, 800717c <__gethex+0xd0>
 800715a:	b94d      	cbnz	r5, 8007170 <__gethex+0xc4>
 800715c:	eb06 050a 	add.w	r5, r6, sl
 8007160:	462a      	mov	r2, r5
 8007162:	4616      	mov	r6, r2
 8007164:	3201      	adds	r2, #1
 8007166:	7830      	ldrb	r0, [r6, #0]
 8007168:	f7ff ff8a 	bl	8007080 <__hexdig_fun>
 800716c:	2800      	cmp	r0, #0
 800716e:	d1f8      	bne.n	8007162 <__gethex+0xb6>
 8007170:	1bad      	subs	r5, r5, r6
 8007172:	00ad      	lsls	r5, r5, #2
 8007174:	e004      	b.n	8007180 <__gethex+0xd4>
 8007176:	2400      	movs	r4, #0
 8007178:	4625      	mov	r5, r4
 800717a:	e7e0      	b.n	800713e <__gethex+0x92>
 800717c:	2d00      	cmp	r5, #0
 800717e:	d1f7      	bne.n	8007170 <__gethex+0xc4>
 8007180:	7833      	ldrb	r3, [r6, #0]
 8007182:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007186:	2b50      	cmp	r3, #80	; 0x50
 8007188:	d13b      	bne.n	8007202 <__gethex+0x156>
 800718a:	7873      	ldrb	r3, [r6, #1]
 800718c:	2b2b      	cmp	r3, #43	; 0x2b
 800718e:	d02c      	beq.n	80071ea <__gethex+0x13e>
 8007190:	2b2d      	cmp	r3, #45	; 0x2d
 8007192:	d02e      	beq.n	80071f2 <__gethex+0x146>
 8007194:	1c71      	adds	r1, r6, #1
 8007196:	f04f 0900 	mov.w	r9, #0
 800719a:	7808      	ldrb	r0, [r1, #0]
 800719c:	f7ff ff70 	bl	8007080 <__hexdig_fun>
 80071a0:	1e43      	subs	r3, r0, #1
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b18      	cmp	r3, #24
 80071a6:	d82c      	bhi.n	8007202 <__gethex+0x156>
 80071a8:	f1a0 0210 	sub.w	r2, r0, #16
 80071ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80071b0:	f7ff ff66 	bl	8007080 <__hexdig_fun>
 80071b4:	1e43      	subs	r3, r0, #1
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b18      	cmp	r3, #24
 80071ba:	d91d      	bls.n	80071f8 <__gethex+0x14c>
 80071bc:	f1b9 0f00 	cmp.w	r9, #0
 80071c0:	d000      	beq.n	80071c4 <__gethex+0x118>
 80071c2:	4252      	negs	r2, r2
 80071c4:	4415      	add	r5, r2
 80071c6:	f8cb 1000 	str.w	r1, [fp]
 80071ca:	b1e4      	cbz	r4, 8007206 <__gethex+0x15a>
 80071cc:	9b00      	ldr	r3, [sp, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	bf14      	ite	ne
 80071d2:	2700      	movne	r7, #0
 80071d4:	2706      	moveq	r7, #6
 80071d6:	4638      	mov	r0, r7
 80071d8:	b009      	add	sp, #36	; 0x24
 80071da:	ecbd 8b02 	vpop	{d8}
 80071de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e2:	463e      	mov	r6, r7
 80071e4:	4625      	mov	r5, r4
 80071e6:	2401      	movs	r4, #1
 80071e8:	e7ca      	b.n	8007180 <__gethex+0xd4>
 80071ea:	f04f 0900 	mov.w	r9, #0
 80071ee:	1cb1      	adds	r1, r6, #2
 80071f0:	e7d3      	b.n	800719a <__gethex+0xee>
 80071f2:	f04f 0901 	mov.w	r9, #1
 80071f6:	e7fa      	b.n	80071ee <__gethex+0x142>
 80071f8:	230a      	movs	r3, #10
 80071fa:	fb03 0202 	mla	r2, r3, r2, r0
 80071fe:	3a10      	subs	r2, #16
 8007200:	e7d4      	b.n	80071ac <__gethex+0x100>
 8007202:	4631      	mov	r1, r6
 8007204:	e7df      	b.n	80071c6 <__gethex+0x11a>
 8007206:	1bf3      	subs	r3, r6, r7
 8007208:	3b01      	subs	r3, #1
 800720a:	4621      	mov	r1, r4
 800720c:	2b07      	cmp	r3, #7
 800720e:	dc0b      	bgt.n	8007228 <__gethex+0x17c>
 8007210:	ee18 0a10 	vmov	r0, s16
 8007214:	f000 fa7e 	bl	8007714 <_Balloc>
 8007218:	4604      	mov	r4, r0
 800721a:	b940      	cbnz	r0, 800722e <__gethex+0x182>
 800721c:	4b5d      	ldr	r3, [pc, #372]	; (8007394 <__gethex+0x2e8>)
 800721e:	4602      	mov	r2, r0
 8007220:	21de      	movs	r1, #222	; 0xde
 8007222:	485d      	ldr	r0, [pc, #372]	; (8007398 <__gethex+0x2ec>)
 8007224:	f001 f9c6 	bl	80085b4 <__assert_func>
 8007228:	3101      	adds	r1, #1
 800722a:	105b      	asrs	r3, r3, #1
 800722c:	e7ee      	b.n	800720c <__gethex+0x160>
 800722e:	f100 0914 	add.w	r9, r0, #20
 8007232:	f04f 0b00 	mov.w	fp, #0
 8007236:	f1ca 0301 	rsb	r3, sl, #1
 800723a:	f8cd 9008 	str.w	r9, [sp, #8]
 800723e:	f8cd b000 	str.w	fp, [sp]
 8007242:	9306      	str	r3, [sp, #24]
 8007244:	42b7      	cmp	r7, r6
 8007246:	d340      	bcc.n	80072ca <__gethex+0x21e>
 8007248:	9802      	ldr	r0, [sp, #8]
 800724a:	9b00      	ldr	r3, [sp, #0]
 800724c:	f840 3b04 	str.w	r3, [r0], #4
 8007250:	eba0 0009 	sub.w	r0, r0, r9
 8007254:	1080      	asrs	r0, r0, #2
 8007256:	0146      	lsls	r6, r0, #5
 8007258:	6120      	str	r0, [r4, #16]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fb4c 	bl	80078f8 <__hi0bits>
 8007260:	1a30      	subs	r0, r6, r0
 8007262:	f8d8 6000 	ldr.w	r6, [r8]
 8007266:	42b0      	cmp	r0, r6
 8007268:	dd63      	ble.n	8007332 <__gethex+0x286>
 800726a:	1b87      	subs	r7, r0, r6
 800726c:	4639      	mov	r1, r7
 800726e:	4620      	mov	r0, r4
 8007270:	f000 fef0 	bl	8008054 <__any_on>
 8007274:	4682      	mov	sl, r0
 8007276:	b1a8      	cbz	r0, 80072a4 <__gethex+0x1f8>
 8007278:	1e7b      	subs	r3, r7, #1
 800727a:	1159      	asrs	r1, r3, #5
 800727c:	f003 021f 	and.w	r2, r3, #31
 8007280:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007284:	f04f 0a01 	mov.w	sl, #1
 8007288:	fa0a f202 	lsl.w	r2, sl, r2
 800728c:	420a      	tst	r2, r1
 800728e:	d009      	beq.n	80072a4 <__gethex+0x1f8>
 8007290:	4553      	cmp	r3, sl
 8007292:	dd05      	ble.n	80072a0 <__gethex+0x1f4>
 8007294:	1eb9      	subs	r1, r7, #2
 8007296:	4620      	mov	r0, r4
 8007298:	f000 fedc 	bl	8008054 <__any_on>
 800729c:	2800      	cmp	r0, #0
 800729e:	d145      	bne.n	800732c <__gethex+0x280>
 80072a0:	f04f 0a02 	mov.w	sl, #2
 80072a4:	4639      	mov	r1, r7
 80072a6:	4620      	mov	r0, r4
 80072a8:	f7ff fe98 	bl	8006fdc <rshift>
 80072ac:	443d      	add	r5, r7
 80072ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072b2:	42ab      	cmp	r3, r5
 80072b4:	da4c      	bge.n	8007350 <__gethex+0x2a4>
 80072b6:	ee18 0a10 	vmov	r0, s16
 80072ba:	4621      	mov	r1, r4
 80072bc:	f000 fa6a 	bl	8007794 <_Bfree>
 80072c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80072c2:	2300      	movs	r3, #0
 80072c4:	6013      	str	r3, [r2, #0]
 80072c6:	27a3      	movs	r7, #163	; 0xa3
 80072c8:	e785      	b.n	80071d6 <__gethex+0x12a>
 80072ca:	1e73      	subs	r3, r6, #1
 80072cc:	9a05      	ldr	r2, [sp, #20]
 80072ce:	9303      	str	r3, [sp, #12]
 80072d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d019      	beq.n	800730c <__gethex+0x260>
 80072d8:	f1bb 0f20 	cmp.w	fp, #32
 80072dc:	d107      	bne.n	80072ee <__gethex+0x242>
 80072de:	9b02      	ldr	r3, [sp, #8]
 80072e0:	9a00      	ldr	r2, [sp, #0]
 80072e2:	f843 2b04 	str.w	r2, [r3], #4
 80072e6:	9302      	str	r3, [sp, #8]
 80072e8:	2300      	movs	r3, #0
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	469b      	mov	fp, r3
 80072ee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80072f2:	f7ff fec5 	bl	8007080 <__hexdig_fun>
 80072f6:	9b00      	ldr	r3, [sp, #0]
 80072f8:	f000 000f 	and.w	r0, r0, #15
 80072fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8007300:	4303      	orrs	r3, r0
 8007302:	9300      	str	r3, [sp, #0]
 8007304:	f10b 0b04 	add.w	fp, fp, #4
 8007308:	9b03      	ldr	r3, [sp, #12]
 800730a:	e00d      	b.n	8007328 <__gethex+0x27c>
 800730c:	9b03      	ldr	r3, [sp, #12]
 800730e:	9a06      	ldr	r2, [sp, #24]
 8007310:	4413      	add	r3, r2
 8007312:	42bb      	cmp	r3, r7
 8007314:	d3e0      	bcc.n	80072d8 <__gethex+0x22c>
 8007316:	4618      	mov	r0, r3
 8007318:	9901      	ldr	r1, [sp, #4]
 800731a:	9307      	str	r3, [sp, #28]
 800731c:	4652      	mov	r2, sl
 800731e:	f001 f927 	bl	8008570 <strncmp>
 8007322:	9b07      	ldr	r3, [sp, #28]
 8007324:	2800      	cmp	r0, #0
 8007326:	d1d7      	bne.n	80072d8 <__gethex+0x22c>
 8007328:	461e      	mov	r6, r3
 800732a:	e78b      	b.n	8007244 <__gethex+0x198>
 800732c:	f04f 0a03 	mov.w	sl, #3
 8007330:	e7b8      	b.n	80072a4 <__gethex+0x1f8>
 8007332:	da0a      	bge.n	800734a <__gethex+0x29e>
 8007334:	1a37      	subs	r7, r6, r0
 8007336:	4621      	mov	r1, r4
 8007338:	ee18 0a10 	vmov	r0, s16
 800733c:	463a      	mov	r2, r7
 800733e:	f000 fc45 	bl	8007bcc <__lshift>
 8007342:	1bed      	subs	r5, r5, r7
 8007344:	4604      	mov	r4, r0
 8007346:	f100 0914 	add.w	r9, r0, #20
 800734a:	f04f 0a00 	mov.w	sl, #0
 800734e:	e7ae      	b.n	80072ae <__gethex+0x202>
 8007350:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007354:	42a8      	cmp	r0, r5
 8007356:	dd72      	ble.n	800743e <__gethex+0x392>
 8007358:	1b45      	subs	r5, r0, r5
 800735a:	42ae      	cmp	r6, r5
 800735c:	dc36      	bgt.n	80073cc <__gethex+0x320>
 800735e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d02a      	beq.n	80073bc <__gethex+0x310>
 8007366:	2b03      	cmp	r3, #3
 8007368:	d02c      	beq.n	80073c4 <__gethex+0x318>
 800736a:	2b01      	cmp	r3, #1
 800736c:	d11c      	bne.n	80073a8 <__gethex+0x2fc>
 800736e:	42ae      	cmp	r6, r5
 8007370:	d11a      	bne.n	80073a8 <__gethex+0x2fc>
 8007372:	2e01      	cmp	r6, #1
 8007374:	d112      	bne.n	800739c <__gethex+0x2f0>
 8007376:	9a04      	ldr	r2, [sp, #16]
 8007378:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800737c:	6013      	str	r3, [r2, #0]
 800737e:	2301      	movs	r3, #1
 8007380:	6123      	str	r3, [r4, #16]
 8007382:	f8c9 3000 	str.w	r3, [r9]
 8007386:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007388:	2762      	movs	r7, #98	; 0x62
 800738a:	601c      	str	r4, [r3, #0]
 800738c:	e723      	b.n	80071d6 <__gethex+0x12a>
 800738e:	bf00      	nop
 8007390:	08009410 	.word	0x08009410
 8007394:	08009398 	.word	0x08009398
 8007398:	080093a9 	.word	0x080093a9
 800739c:	1e71      	subs	r1, r6, #1
 800739e:	4620      	mov	r0, r4
 80073a0:	f000 fe58 	bl	8008054 <__any_on>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d1e6      	bne.n	8007376 <__gethex+0x2ca>
 80073a8:	ee18 0a10 	vmov	r0, s16
 80073ac:	4621      	mov	r1, r4
 80073ae:	f000 f9f1 	bl	8007794 <_Bfree>
 80073b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80073b4:	2300      	movs	r3, #0
 80073b6:	6013      	str	r3, [r2, #0]
 80073b8:	2750      	movs	r7, #80	; 0x50
 80073ba:	e70c      	b.n	80071d6 <__gethex+0x12a>
 80073bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f2      	bne.n	80073a8 <__gethex+0x2fc>
 80073c2:	e7d8      	b.n	8007376 <__gethex+0x2ca>
 80073c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1d5      	bne.n	8007376 <__gethex+0x2ca>
 80073ca:	e7ed      	b.n	80073a8 <__gethex+0x2fc>
 80073cc:	1e6f      	subs	r7, r5, #1
 80073ce:	f1ba 0f00 	cmp.w	sl, #0
 80073d2:	d131      	bne.n	8007438 <__gethex+0x38c>
 80073d4:	b127      	cbz	r7, 80073e0 <__gethex+0x334>
 80073d6:	4639      	mov	r1, r7
 80073d8:	4620      	mov	r0, r4
 80073da:	f000 fe3b 	bl	8008054 <__any_on>
 80073de:	4682      	mov	sl, r0
 80073e0:	117b      	asrs	r3, r7, #5
 80073e2:	2101      	movs	r1, #1
 80073e4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80073e8:	f007 071f 	and.w	r7, r7, #31
 80073ec:	fa01 f707 	lsl.w	r7, r1, r7
 80073f0:	421f      	tst	r7, r3
 80073f2:	4629      	mov	r1, r5
 80073f4:	4620      	mov	r0, r4
 80073f6:	bf18      	it	ne
 80073f8:	f04a 0a02 	orrne.w	sl, sl, #2
 80073fc:	1b76      	subs	r6, r6, r5
 80073fe:	f7ff fded 	bl	8006fdc <rshift>
 8007402:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007406:	2702      	movs	r7, #2
 8007408:	f1ba 0f00 	cmp.w	sl, #0
 800740c:	d048      	beq.n	80074a0 <__gethex+0x3f4>
 800740e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007412:	2b02      	cmp	r3, #2
 8007414:	d015      	beq.n	8007442 <__gethex+0x396>
 8007416:	2b03      	cmp	r3, #3
 8007418:	d017      	beq.n	800744a <__gethex+0x39e>
 800741a:	2b01      	cmp	r3, #1
 800741c:	d109      	bne.n	8007432 <__gethex+0x386>
 800741e:	f01a 0f02 	tst.w	sl, #2
 8007422:	d006      	beq.n	8007432 <__gethex+0x386>
 8007424:	f8d9 0000 	ldr.w	r0, [r9]
 8007428:	ea4a 0a00 	orr.w	sl, sl, r0
 800742c:	f01a 0f01 	tst.w	sl, #1
 8007430:	d10e      	bne.n	8007450 <__gethex+0x3a4>
 8007432:	f047 0710 	orr.w	r7, r7, #16
 8007436:	e033      	b.n	80074a0 <__gethex+0x3f4>
 8007438:	f04f 0a01 	mov.w	sl, #1
 800743c:	e7d0      	b.n	80073e0 <__gethex+0x334>
 800743e:	2701      	movs	r7, #1
 8007440:	e7e2      	b.n	8007408 <__gethex+0x35c>
 8007442:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007444:	f1c3 0301 	rsb	r3, r3, #1
 8007448:	9315      	str	r3, [sp, #84]	; 0x54
 800744a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0f0      	beq.n	8007432 <__gethex+0x386>
 8007450:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007454:	f104 0314 	add.w	r3, r4, #20
 8007458:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800745c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007460:	f04f 0c00 	mov.w	ip, #0
 8007464:	4618      	mov	r0, r3
 8007466:	f853 2b04 	ldr.w	r2, [r3], #4
 800746a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800746e:	d01c      	beq.n	80074aa <__gethex+0x3fe>
 8007470:	3201      	adds	r2, #1
 8007472:	6002      	str	r2, [r0, #0]
 8007474:	2f02      	cmp	r7, #2
 8007476:	f104 0314 	add.w	r3, r4, #20
 800747a:	d13f      	bne.n	80074fc <__gethex+0x450>
 800747c:	f8d8 2000 	ldr.w	r2, [r8]
 8007480:	3a01      	subs	r2, #1
 8007482:	42b2      	cmp	r2, r6
 8007484:	d10a      	bne.n	800749c <__gethex+0x3f0>
 8007486:	1171      	asrs	r1, r6, #5
 8007488:	2201      	movs	r2, #1
 800748a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800748e:	f006 061f 	and.w	r6, r6, #31
 8007492:	fa02 f606 	lsl.w	r6, r2, r6
 8007496:	421e      	tst	r6, r3
 8007498:	bf18      	it	ne
 800749a:	4617      	movne	r7, r2
 800749c:	f047 0720 	orr.w	r7, r7, #32
 80074a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80074a2:	601c      	str	r4, [r3, #0]
 80074a4:	9b04      	ldr	r3, [sp, #16]
 80074a6:	601d      	str	r5, [r3, #0]
 80074a8:	e695      	b.n	80071d6 <__gethex+0x12a>
 80074aa:	4299      	cmp	r1, r3
 80074ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80074b0:	d8d8      	bhi.n	8007464 <__gethex+0x3b8>
 80074b2:	68a3      	ldr	r3, [r4, #8]
 80074b4:	459b      	cmp	fp, r3
 80074b6:	db19      	blt.n	80074ec <__gethex+0x440>
 80074b8:	6861      	ldr	r1, [r4, #4]
 80074ba:	ee18 0a10 	vmov	r0, s16
 80074be:	3101      	adds	r1, #1
 80074c0:	f000 f928 	bl	8007714 <_Balloc>
 80074c4:	4681      	mov	r9, r0
 80074c6:	b918      	cbnz	r0, 80074d0 <__gethex+0x424>
 80074c8:	4b1a      	ldr	r3, [pc, #104]	; (8007534 <__gethex+0x488>)
 80074ca:	4602      	mov	r2, r0
 80074cc:	2184      	movs	r1, #132	; 0x84
 80074ce:	e6a8      	b.n	8007222 <__gethex+0x176>
 80074d0:	6922      	ldr	r2, [r4, #16]
 80074d2:	3202      	adds	r2, #2
 80074d4:	f104 010c 	add.w	r1, r4, #12
 80074d8:	0092      	lsls	r2, r2, #2
 80074da:	300c      	adds	r0, #12
 80074dc:	f000 f90c 	bl	80076f8 <memcpy>
 80074e0:	4621      	mov	r1, r4
 80074e2:	ee18 0a10 	vmov	r0, s16
 80074e6:	f000 f955 	bl	8007794 <_Bfree>
 80074ea:	464c      	mov	r4, r9
 80074ec:	6923      	ldr	r3, [r4, #16]
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074f4:	6122      	str	r2, [r4, #16]
 80074f6:	2201      	movs	r2, #1
 80074f8:	615a      	str	r2, [r3, #20]
 80074fa:	e7bb      	b.n	8007474 <__gethex+0x3c8>
 80074fc:	6922      	ldr	r2, [r4, #16]
 80074fe:	455a      	cmp	r2, fp
 8007500:	dd0b      	ble.n	800751a <__gethex+0x46e>
 8007502:	2101      	movs	r1, #1
 8007504:	4620      	mov	r0, r4
 8007506:	f7ff fd69 	bl	8006fdc <rshift>
 800750a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800750e:	3501      	adds	r5, #1
 8007510:	42ab      	cmp	r3, r5
 8007512:	f6ff aed0 	blt.w	80072b6 <__gethex+0x20a>
 8007516:	2701      	movs	r7, #1
 8007518:	e7c0      	b.n	800749c <__gethex+0x3f0>
 800751a:	f016 061f 	ands.w	r6, r6, #31
 800751e:	d0fa      	beq.n	8007516 <__gethex+0x46a>
 8007520:	4453      	add	r3, sl
 8007522:	f1c6 0620 	rsb	r6, r6, #32
 8007526:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800752a:	f000 f9e5 	bl	80078f8 <__hi0bits>
 800752e:	42b0      	cmp	r0, r6
 8007530:	dbe7      	blt.n	8007502 <__gethex+0x456>
 8007532:	e7f0      	b.n	8007516 <__gethex+0x46a>
 8007534:	08009398 	.word	0x08009398

08007538 <L_shift>:
 8007538:	f1c2 0208 	rsb	r2, r2, #8
 800753c:	0092      	lsls	r2, r2, #2
 800753e:	b570      	push	{r4, r5, r6, lr}
 8007540:	f1c2 0620 	rsb	r6, r2, #32
 8007544:	6843      	ldr	r3, [r0, #4]
 8007546:	6804      	ldr	r4, [r0, #0]
 8007548:	fa03 f506 	lsl.w	r5, r3, r6
 800754c:	432c      	orrs	r4, r5
 800754e:	40d3      	lsrs	r3, r2
 8007550:	6004      	str	r4, [r0, #0]
 8007552:	f840 3f04 	str.w	r3, [r0, #4]!
 8007556:	4288      	cmp	r0, r1
 8007558:	d3f4      	bcc.n	8007544 <L_shift+0xc>
 800755a:	bd70      	pop	{r4, r5, r6, pc}

0800755c <__match>:
 800755c:	b530      	push	{r4, r5, lr}
 800755e:	6803      	ldr	r3, [r0, #0]
 8007560:	3301      	adds	r3, #1
 8007562:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007566:	b914      	cbnz	r4, 800756e <__match+0x12>
 8007568:	6003      	str	r3, [r0, #0]
 800756a:	2001      	movs	r0, #1
 800756c:	bd30      	pop	{r4, r5, pc}
 800756e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007572:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007576:	2d19      	cmp	r5, #25
 8007578:	bf98      	it	ls
 800757a:	3220      	addls	r2, #32
 800757c:	42a2      	cmp	r2, r4
 800757e:	d0f0      	beq.n	8007562 <__match+0x6>
 8007580:	2000      	movs	r0, #0
 8007582:	e7f3      	b.n	800756c <__match+0x10>

08007584 <__hexnan>:
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	680b      	ldr	r3, [r1, #0]
 800758a:	115e      	asrs	r6, r3, #5
 800758c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007590:	f013 031f 	ands.w	r3, r3, #31
 8007594:	b087      	sub	sp, #28
 8007596:	bf18      	it	ne
 8007598:	3604      	addne	r6, #4
 800759a:	2500      	movs	r5, #0
 800759c:	1f37      	subs	r7, r6, #4
 800759e:	4690      	mov	r8, r2
 80075a0:	6802      	ldr	r2, [r0, #0]
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	4682      	mov	sl, r0
 80075a6:	f846 5c04 	str.w	r5, [r6, #-4]
 80075aa:	46b9      	mov	r9, r7
 80075ac:	463c      	mov	r4, r7
 80075ae:	9502      	str	r5, [sp, #8]
 80075b0:	46ab      	mov	fp, r5
 80075b2:	7851      	ldrb	r1, [r2, #1]
 80075b4:	1c53      	adds	r3, r2, #1
 80075b6:	9303      	str	r3, [sp, #12]
 80075b8:	b341      	cbz	r1, 800760c <__hexnan+0x88>
 80075ba:	4608      	mov	r0, r1
 80075bc:	9205      	str	r2, [sp, #20]
 80075be:	9104      	str	r1, [sp, #16]
 80075c0:	f7ff fd5e 	bl	8007080 <__hexdig_fun>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	d14f      	bne.n	8007668 <__hexnan+0xe4>
 80075c8:	9904      	ldr	r1, [sp, #16]
 80075ca:	9a05      	ldr	r2, [sp, #20]
 80075cc:	2920      	cmp	r1, #32
 80075ce:	d818      	bhi.n	8007602 <__hexnan+0x7e>
 80075d0:	9b02      	ldr	r3, [sp, #8]
 80075d2:	459b      	cmp	fp, r3
 80075d4:	dd13      	ble.n	80075fe <__hexnan+0x7a>
 80075d6:	454c      	cmp	r4, r9
 80075d8:	d206      	bcs.n	80075e8 <__hexnan+0x64>
 80075da:	2d07      	cmp	r5, #7
 80075dc:	dc04      	bgt.n	80075e8 <__hexnan+0x64>
 80075de:	462a      	mov	r2, r5
 80075e0:	4649      	mov	r1, r9
 80075e2:	4620      	mov	r0, r4
 80075e4:	f7ff ffa8 	bl	8007538 <L_shift>
 80075e8:	4544      	cmp	r4, r8
 80075ea:	d950      	bls.n	800768e <__hexnan+0x10a>
 80075ec:	2300      	movs	r3, #0
 80075ee:	f1a4 0904 	sub.w	r9, r4, #4
 80075f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80075f6:	f8cd b008 	str.w	fp, [sp, #8]
 80075fa:	464c      	mov	r4, r9
 80075fc:	461d      	mov	r5, r3
 80075fe:	9a03      	ldr	r2, [sp, #12]
 8007600:	e7d7      	b.n	80075b2 <__hexnan+0x2e>
 8007602:	2929      	cmp	r1, #41	; 0x29
 8007604:	d156      	bne.n	80076b4 <__hexnan+0x130>
 8007606:	3202      	adds	r2, #2
 8007608:	f8ca 2000 	str.w	r2, [sl]
 800760c:	f1bb 0f00 	cmp.w	fp, #0
 8007610:	d050      	beq.n	80076b4 <__hexnan+0x130>
 8007612:	454c      	cmp	r4, r9
 8007614:	d206      	bcs.n	8007624 <__hexnan+0xa0>
 8007616:	2d07      	cmp	r5, #7
 8007618:	dc04      	bgt.n	8007624 <__hexnan+0xa0>
 800761a:	462a      	mov	r2, r5
 800761c:	4649      	mov	r1, r9
 800761e:	4620      	mov	r0, r4
 8007620:	f7ff ff8a 	bl	8007538 <L_shift>
 8007624:	4544      	cmp	r4, r8
 8007626:	d934      	bls.n	8007692 <__hexnan+0x10e>
 8007628:	f1a8 0204 	sub.w	r2, r8, #4
 800762c:	4623      	mov	r3, r4
 800762e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007632:	f842 1f04 	str.w	r1, [r2, #4]!
 8007636:	429f      	cmp	r7, r3
 8007638:	d2f9      	bcs.n	800762e <__hexnan+0xaa>
 800763a:	1b3b      	subs	r3, r7, r4
 800763c:	f023 0303 	bic.w	r3, r3, #3
 8007640:	3304      	adds	r3, #4
 8007642:	3401      	adds	r4, #1
 8007644:	3e03      	subs	r6, #3
 8007646:	42b4      	cmp	r4, r6
 8007648:	bf88      	it	hi
 800764a:	2304      	movhi	r3, #4
 800764c:	4443      	add	r3, r8
 800764e:	2200      	movs	r2, #0
 8007650:	f843 2b04 	str.w	r2, [r3], #4
 8007654:	429f      	cmp	r7, r3
 8007656:	d2fb      	bcs.n	8007650 <__hexnan+0xcc>
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	b91b      	cbnz	r3, 8007664 <__hexnan+0xe0>
 800765c:	4547      	cmp	r7, r8
 800765e:	d127      	bne.n	80076b0 <__hexnan+0x12c>
 8007660:	2301      	movs	r3, #1
 8007662:	603b      	str	r3, [r7, #0]
 8007664:	2005      	movs	r0, #5
 8007666:	e026      	b.n	80076b6 <__hexnan+0x132>
 8007668:	3501      	adds	r5, #1
 800766a:	2d08      	cmp	r5, #8
 800766c:	f10b 0b01 	add.w	fp, fp, #1
 8007670:	dd06      	ble.n	8007680 <__hexnan+0xfc>
 8007672:	4544      	cmp	r4, r8
 8007674:	d9c3      	bls.n	80075fe <__hexnan+0x7a>
 8007676:	2300      	movs	r3, #0
 8007678:	f844 3c04 	str.w	r3, [r4, #-4]
 800767c:	2501      	movs	r5, #1
 800767e:	3c04      	subs	r4, #4
 8007680:	6822      	ldr	r2, [r4, #0]
 8007682:	f000 000f 	and.w	r0, r0, #15
 8007686:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800768a:	6022      	str	r2, [r4, #0]
 800768c:	e7b7      	b.n	80075fe <__hexnan+0x7a>
 800768e:	2508      	movs	r5, #8
 8007690:	e7b5      	b.n	80075fe <__hexnan+0x7a>
 8007692:	9b01      	ldr	r3, [sp, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0df      	beq.n	8007658 <__hexnan+0xd4>
 8007698:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800769c:	f1c3 0320 	rsb	r3, r3, #32
 80076a0:	fa22 f303 	lsr.w	r3, r2, r3
 80076a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80076a8:	401a      	ands	r2, r3
 80076aa:	f846 2c04 	str.w	r2, [r6, #-4]
 80076ae:	e7d3      	b.n	8007658 <__hexnan+0xd4>
 80076b0:	3f04      	subs	r7, #4
 80076b2:	e7d1      	b.n	8007658 <__hexnan+0xd4>
 80076b4:	2004      	movs	r0, #4
 80076b6:	b007      	add	sp, #28
 80076b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080076bc <_localeconv_r>:
 80076bc:	4800      	ldr	r0, [pc, #0]	; (80076c0 <_localeconv_r+0x4>)
 80076be:	4770      	bx	lr
 80076c0:	20000164 	.word	0x20000164

080076c4 <malloc>:
 80076c4:	4b02      	ldr	r3, [pc, #8]	; (80076d0 <malloc+0xc>)
 80076c6:	4601      	mov	r1, r0
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	f000 bd67 	b.w	800819c <_malloc_r>
 80076ce:	bf00      	nop
 80076d0:	2000000c 	.word	0x2000000c

080076d4 <__ascii_mbtowc>:
 80076d4:	b082      	sub	sp, #8
 80076d6:	b901      	cbnz	r1, 80076da <__ascii_mbtowc+0x6>
 80076d8:	a901      	add	r1, sp, #4
 80076da:	b142      	cbz	r2, 80076ee <__ascii_mbtowc+0x1a>
 80076dc:	b14b      	cbz	r3, 80076f2 <__ascii_mbtowc+0x1e>
 80076de:	7813      	ldrb	r3, [r2, #0]
 80076e0:	600b      	str	r3, [r1, #0]
 80076e2:	7812      	ldrb	r2, [r2, #0]
 80076e4:	1e10      	subs	r0, r2, #0
 80076e6:	bf18      	it	ne
 80076e8:	2001      	movne	r0, #1
 80076ea:	b002      	add	sp, #8
 80076ec:	4770      	bx	lr
 80076ee:	4610      	mov	r0, r2
 80076f0:	e7fb      	b.n	80076ea <__ascii_mbtowc+0x16>
 80076f2:	f06f 0001 	mvn.w	r0, #1
 80076f6:	e7f8      	b.n	80076ea <__ascii_mbtowc+0x16>

080076f8 <memcpy>:
 80076f8:	440a      	add	r2, r1
 80076fa:	4291      	cmp	r1, r2
 80076fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007700:	d100      	bne.n	8007704 <memcpy+0xc>
 8007702:	4770      	bx	lr
 8007704:	b510      	push	{r4, lr}
 8007706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800770a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800770e:	4291      	cmp	r1, r2
 8007710:	d1f9      	bne.n	8007706 <memcpy+0xe>
 8007712:	bd10      	pop	{r4, pc}

08007714 <_Balloc>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007718:	4604      	mov	r4, r0
 800771a:	460d      	mov	r5, r1
 800771c:	b976      	cbnz	r6, 800773c <_Balloc+0x28>
 800771e:	2010      	movs	r0, #16
 8007720:	f7ff ffd0 	bl	80076c4 <malloc>
 8007724:	4602      	mov	r2, r0
 8007726:	6260      	str	r0, [r4, #36]	; 0x24
 8007728:	b920      	cbnz	r0, 8007734 <_Balloc+0x20>
 800772a:	4b18      	ldr	r3, [pc, #96]	; (800778c <_Balloc+0x78>)
 800772c:	4818      	ldr	r0, [pc, #96]	; (8007790 <_Balloc+0x7c>)
 800772e:	2166      	movs	r1, #102	; 0x66
 8007730:	f000 ff40 	bl	80085b4 <__assert_func>
 8007734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007738:	6006      	str	r6, [r0, #0]
 800773a:	60c6      	str	r6, [r0, #12]
 800773c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800773e:	68f3      	ldr	r3, [r6, #12]
 8007740:	b183      	cbz	r3, 8007764 <_Balloc+0x50>
 8007742:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800774a:	b9b8      	cbnz	r0, 800777c <_Balloc+0x68>
 800774c:	2101      	movs	r1, #1
 800774e:	fa01 f605 	lsl.w	r6, r1, r5
 8007752:	1d72      	adds	r2, r6, #5
 8007754:	0092      	lsls	r2, r2, #2
 8007756:	4620      	mov	r0, r4
 8007758:	f000 fc9d 	bl	8008096 <_calloc_r>
 800775c:	b160      	cbz	r0, 8007778 <_Balloc+0x64>
 800775e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007762:	e00e      	b.n	8007782 <_Balloc+0x6e>
 8007764:	2221      	movs	r2, #33	; 0x21
 8007766:	2104      	movs	r1, #4
 8007768:	4620      	mov	r0, r4
 800776a:	f000 fc94 	bl	8008096 <_calloc_r>
 800776e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007770:	60f0      	str	r0, [r6, #12]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1e4      	bne.n	8007742 <_Balloc+0x2e>
 8007778:	2000      	movs	r0, #0
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	6802      	ldr	r2, [r0, #0]
 800777e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007782:	2300      	movs	r3, #0
 8007784:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007788:	e7f7      	b.n	800777a <_Balloc+0x66>
 800778a:	bf00      	nop
 800778c:	08009326 	.word	0x08009326
 8007790:	08009424 	.word	0x08009424

08007794 <_Bfree>:
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007798:	4605      	mov	r5, r0
 800779a:	460c      	mov	r4, r1
 800779c:	b976      	cbnz	r6, 80077bc <_Bfree+0x28>
 800779e:	2010      	movs	r0, #16
 80077a0:	f7ff ff90 	bl	80076c4 <malloc>
 80077a4:	4602      	mov	r2, r0
 80077a6:	6268      	str	r0, [r5, #36]	; 0x24
 80077a8:	b920      	cbnz	r0, 80077b4 <_Bfree+0x20>
 80077aa:	4b09      	ldr	r3, [pc, #36]	; (80077d0 <_Bfree+0x3c>)
 80077ac:	4809      	ldr	r0, [pc, #36]	; (80077d4 <_Bfree+0x40>)
 80077ae:	218a      	movs	r1, #138	; 0x8a
 80077b0:	f000 ff00 	bl	80085b4 <__assert_func>
 80077b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077b8:	6006      	str	r6, [r0, #0]
 80077ba:	60c6      	str	r6, [r0, #12]
 80077bc:	b13c      	cbz	r4, 80077ce <_Bfree+0x3a>
 80077be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077c0:	6862      	ldr	r2, [r4, #4]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077c8:	6021      	str	r1, [r4, #0]
 80077ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077ce:	bd70      	pop	{r4, r5, r6, pc}
 80077d0:	08009326 	.word	0x08009326
 80077d4:	08009424 	.word	0x08009424

080077d8 <__multadd>:
 80077d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077dc:	690d      	ldr	r5, [r1, #16]
 80077de:	4607      	mov	r7, r0
 80077e0:	460c      	mov	r4, r1
 80077e2:	461e      	mov	r6, r3
 80077e4:	f101 0c14 	add.w	ip, r1, #20
 80077e8:	2000      	movs	r0, #0
 80077ea:	f8dc 3000 	ldr.w	r3, [ip]
 80077ee:	b299      	uxth	r1, r3
 80077f0:	fb02 6101 	mla	r1, r2, r1, r6
 80077f4:	0c1e      	lsrs	r6, r3, #16
 80077f6:	0c0b      	lsrs	r3, r1, #16
 80077f8:	fb02 3306 	mla	r3, r2, r6, r3
 80077fc:	b289      	uxth	r1, r1
 80077fe:	3001      	adds	r0, #1
 8007800:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007804:	4285      	cmp	r5, r0
 8007806:	f84c 1b04 	str.w	r1, [ip], #4
 800780a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800780e:	dcec      	bgt.n	80077ea <__multadd+0x12>
 8007810:	b30e      	cbz	r6, 8007856 <__multadd+0x7e>
 8007812:	68a3      	ldr	r3, [r4, #8]
 8007814:	42ab      	cmp	r3, r5
 8007816:	dc19      	bgt.n	800784c <__multadd+0x74>
 8007818:	6861      	ldr	r1, [r4, #4]
 800781a:	4638      	mov	r0, r7
 800781c:	3101      	adds	r1, #1
 800781e:	f7ff ff79 	bl	8007714 <_Balloc>
 8007822:	4680      	mov	r8, r0
 8007824:	b928      	cbnz	r0, 8007832 <__multadd+0x5a>
 8007826:	4602      	mov	r2, r0
 8007828:	4b0c      	ldr	r3, [pc, #48]	; (800785c <__multadd+0x84>)
 800782a:	480d      	ldr	r0, [pc, #52]	; (8007860 <__multadd+0x88>)
 800782c:	21b5      	movs	r1, #181	; 0xb5
 800782e:	f000 fec1 	bl	80085b4 <__assert_func>
 8007832:	6922      	ldr	r2, [r4, #16]
 8007834:	3202      	adds	r2, #2
 8007836:	f104 010c 	add.w	r1, r4, #12
 800783a:	0092      	lsls	r2, r2, #2
 800783c:	300c      	adds	r0, #12
 800783e:	f7ff ff5b 	bl	80076f8 <memcpy>
 8007842:	4621      	mov	r1, r4
 8007844:	4638      	mov	r0, r7
 8007846:	f7ff ffa5 	bl	8007794 <_Bfree>
 800784a:	4644      	mov	r4, r8
 800784c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007850:	3501      	adds	r5, #1
 8007852:	615e      	str	r6, [r3, #20]
 8007854:	6125      	str	r5, [r4, #16]
 8007856:	4620      	mov	r0, r4
 8007858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800785c:	08009398 	.word	0x08009398
 8007860:	08009424 	.word	0x08009424

08007864 <__s2b>:
 8007864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007868:	460c      	mov	r4, r1
 800786a:	4615      	mov	r5, r2
 800786c:	461f      	mov	r7, r3
 800786e:	2209      	movs	r2, #9
 8007870:	3308      	adds	r3, #8
 8007872:	4606      	mov	r6, r0
 8007874:	fb93 f3f2 	sdiv	r3, r3, r2
 8007878:	2100      	movs	r1, #0
 800787a:	2201      	movs	r2, #1
 800787c:	429a      	cmp	r2, r3
 800787e:	db09      	blt.n	8007894 <__s2b+0x30>
 8007880:	4630      	mov	r0, r6
 8007882:	f7ff ff47 	bl	8007714 <_Balloc>
 8007886:	b940      	cbnz	r0, 800789a <__s2b+0x36>
 8007888:	4602      	mov	r2, r0
 800788a:	4b19      	ldr	r3, [pc, #100]	; (80078f0 <__s2b+0x8c>)
 800788c:	4819      	ldr	r0, [pc, #100]	; (80078f4 <__s2b+0x90>)
 800788e:	21ce      	movs	r1, #206	; 0xce
 8007890:	f000 fe90 	bl	80085b4 <__assert_func>
 8007894:	0052      	lsls	r2, r2, #1
 8007896:	3101      	adds	r1, #1
 8007898:	e7f0      	b.n	800787c <__s2b+0x18>
 800789a:	9b08      	ldr	r3, [sp, #32]
 800789c:	6143      	str	r3, [r0, #20]
 800789e:	2d09      	cmp	r5, #9
 80078a0:	f04f 0301 	mov.w	r3, #1
 80078a4:	6103      	str	r3, [r0, #16]
 80078a6:	dd16      	ble.n	80078d6 <__s2b+0x72>
 80078a8:	f104 0909 	add.w	r9, r4, #9
 80078ac:	46c8      	mov	r8, r9
 80078ae:	442c      	add	r4, r5
 80078b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80078b4:	4601      	mov	r1, r0
 80078b6:	3b30      	subs	r3, #48	; 0x30
 80078b8:	220a      	movs	r2, #10
 80078ba:	4630      	mov	r0, r6
 80078bc:	f7ff ff8c 	bl	80077d8 <__multadd>
 80078c0:	45a0      	cmp	r8, r4
 80078c2:	d1f5      	bne.n	80078b0 <__s2b+0x4c>
 80078c4:	f1a5 0408 	sub.w	r4, r5, #8
 80078c8:	444c      	add	r4, r9
 80078ca:	1b2d      	subs	r5, r5, r4
 80078cc:	1963      	adds	r3, r4, r5
 80078ce:	42bb      	cmp	r3, r7
 80078d0:	db04      	blt.n	80078dc <__s2b+0x78>
 80078d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d6:	340a      	adds	r4, #10
 80078d8:	2509      	movs	r5, #9
 80078da:	e7f6      	b.n	80078ca <__s2b+0x66>
 80078dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078e0:	4601      	mov	r1, r0
 80078e2:	3b30      	subs	r3, #48	; 0x30
 80078e4:	220a      	movs	r2, #10
 80078e6:	4630      	mov	r0, r6
 80078e8:	f7ff ff76 	bl	80077d8 <__multadd>
 80078ec:	e7ee      	b.n	80078cc <__s2b+0x68>
 80078ee:	bf00      	nop
 80078f0:	08009398 	.word	0x08009398
 80078f4:	08009424 	.word	0x08009424

080078f8 <__hi0bits>:
 80078f8:	0c03      	lsrs	r3, r0, #16
 80078fa:	041b      	lsls	r3, r3, #16
 80078fc:	b9d3      	cbnz	r3, 8007934 <__hi0bits+0x3c>
 80078fe:	0400      	lsls	r0, r0, #16
 8007900:	2310      	movs	r3, #16
 8007902:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007906:	bf04      	itt	eq
 8007908:	0200      	lsleq	r0, r0, #8
 800790a:	3308      	addeq	r3, #8
 800790c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007910:	bf04      	itt	eq
 8007912:	0100      	lsleq	r0, r0, #4
 8007914:	3304      	addeq	r3, #4
 8007916:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800791a:	bf04      	itt	eq
 800791c:	0080      	lsleq	r0, r0, #2
 800791e:	3302      	addeq	r3, #2
 8007920:	2800      	cmp	r0, #0
 8007922:	db05      	blt.n	8007930 <__hi0bits+0x38>
 8007924:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007928:	f103 0301 	add.w	r3, r3, #1
 800792c:	bf08      	it	eq
 800792e:	2320      	moveq	r3, #32
 8007930:	4618      	mov	r0, r3
 8007932:	4770      	bx	lr
 8007934:	2300      	movs	r3, #0
 8007936:	e7e4      	b.n	8007902 <__hi0bits+0xa>

08007938 <__lo0bits>:
 8007938:	6803      	ldr	r3, [r0, #0]
 800793a:	f013 0207 	ands.w	r2, r3, #7
 800793e:	4601      	mov	r1, r0
 8007940:	d00b      	beq.n	800795a <__lo0bits+0x22>
 8007942:	07da      	lsls	r2, r3, #31
 8007944:	d423      	bmi.n	800798e <__lo0bits+0x56>
 8007946:	0798      	lsls	r0, r3, #30
 8007948:	bf49      	itett	mi
 800794a:	085b      	lsrmi	r3, r3, #1
 800794c:	089b      	lsrpl	r3, r3, #2
 800794e:	2001      	movmi	r0, #1
 8007950:	600b      	strmi	r3, [r1, #0]
 8007952:	bf5c      	itt	pl
 8007954:	600b      	strpl	r3, [r1, #0]
 8007956:	2002      	movpl	r0, #2
 8007958:	4770      	bx	lr
 800795a:	b298      	uxth	r0, r3
 800795c:	b9a8      	cbnz	r0, 800798a <__lo0bits+0x52>
 800795e:	0c1b      	lsrs	r3, r3, #16
 8007960:	2010      	movs	r0, #16
 8007962:	b2da      	uxtb	r2, r3
 8007964:	b90a      	cbnz	r2, 800796a <__lo0bits+0x32>
 8007966:	3008      	adds	r0, #8
 8007968:	0a1b      	lsrs	r3, r3, #8
 800796a:	071a      	lsls	r2, r3, #28
 800796c:	bf04      	itt	eq
 800796e:	091b      	lsreq	r3, r3, #4
 8007970:	3004      	addeq	r0, #4
 8007972:	079a      	lsls	r2, r3, #30
 8007974:	bf04      	itt	eq
 8007976:	089b      	lsreq	r3, r3, #2
 8007978:	3002      	addeq	r0, #2
 800797a:	07da      	lsls	r2, r3, #31
 800797c:	d403      	bmi.n	8007986 <__lo0bits+0x4e>
 800797e:	085b      	lsrs	r3, r3, #1
 8007980:	f100 0001 	add.w	r0, r0, #1
 8007984:	d005      	beq.n	8007992 <__lo0bits+0x5a>
 8007986:	600b      	str	r3, [r1, #0]
 8007988:	4770      	bx	lr
 800798a:	4610      	mov	r0, r2
 800798c:	e7e9      	b.n	8007962 <__lo0bits+0x2a>
 800798e:	2000      	movs	r0, #0
 8007990:	4770      	bx	lr
 8007992:	2020      	movs	r0, #32
 8007994:	4770      	bx	lr
	...

08007998 <__i2b>:
 8007998:	b510      	push	{r4, lr}
 800799a:	460c      	mov	r4, r1
 800799c:	2101      	movs	r1, #1
 800799e:	f7ff feb9 	bl	8007714 <_Balloc>
 80079a2:	4602      	mov	r2, r0
 80079a4:	b928      	cbnz	r0, 80079b2 <__i2b+0x1a>
 80079a6:	4b05      	ldr	r3, [pc, #20]	; (80079bc <__i2b+0x24>)
 80079a8:	4805      	ldr	r0, [pc, #20]	; (80079c0 <__i2b+0x28>)
 80079aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079ae:	f000 fe01 	bl	80085b4 <__assert_func>
 80079b2:	2301      	movs	r3, #1
 80079b4:	6144      	str	r4, [r0, #20]
 80079b6:	6103      	str	r3, [r0, #16]
 80079b8:	bd10      	pop	{r4, pc}
 80079ba:	bf00      	nop
 80079bc:	08009398 	.word	0x08009398
 80079c0:	08009424 	.word	0x08009424

080079c4 <__multiply>:
 80079c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c8:	4691      	mov	r9, r2
 80079ca:	690a      	ldr	r2, [r1, #16]
 80079cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	bfb8      	it	lt
 80079d4:	460b      	movlt	r3, r1
 80079d6:	460c      	mov	r4, r1
 80079d8:	bfbc      	itt	lt
 80079da:	464c      	movlt	r4, r9
 80079dc:	4699      	movlt	r9, r3
 80079de:	6927      	ldr	r7, [r4, #16]
 80079e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079e4:	68a3      	ldr	r3, [r4, #8]
 80079e6:	6861      	ldr	r1, [r4, #4]
 80079e8:	eb07 060a 	add.w	r6, r7, sl
 80079ec:	42b3      	cmp	r3, r6
 80079ee:	b085      	sub	sp, #20
 80079f0:	bfb8      	it	lt
 80079f2:	3101      	addlt	r1, #1
 80079f4:	f7ff fe8e 	bl	8007714 <_Balloc>
 80079f8:	b930      	cbnz	r0, 8007a08 <__multiply+0x44>
 80079fa:	4602      	mov	r2, r0
 80079fc:	4b44      	ldr	r3, [pc, #272]	; (8007b10 <__multiply+0x14c>)
 80079fe:	4845      	ldr	r0, [pc, #276]	; (8007b14 <__multiply+0x150>)
 8007a00:	f240 115d 	movw	r1, #349	; 0x15d
 8007a04:	f000 fdd6 	bl	80085b4 <__assert_func>
 8007a08:	f100 0514 	add.w	r5, r0, #20
 8007a0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a10:	462b      	mov	r3, r5
 8007a12:	2200      	movs	r2, #0
 8007a14:	4543      	cmp	r3, r8
 8007a16:	d321      	bcc.n	8007a5c <__multiply+0x98>
 8007a18:	f104 0314 	add.w	r3, r4, #20
 8007a1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007a20:	f109 0314 	add.w	r3, r9, #20
 8007a24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007a28:	9202      	str	r2, [sp, #8]
 8007a2a:	1b3a      	subs	r2, r7, r4
 8007a2c:	3a15      	subs	r2, #21
 8007a2e:	f022 0203 	bic.w	r2, r2, #3
 8007a32:	3204      	adds	r2, #4
 8007a34:	f104 0115 	add.w	r1, r4, #21
 8007a38:	428f      	cmp	r7, r1
 8007a3a:	bf38      	it	cc
 8007a3c:	2204      	movcc	r2, #4
 8007a3e:	9201      	str	r2, [sp, #4]
 8007a40:	9a02      	ldr	r2, [sp, #8]
 8007a42:	9303      	str	r3, [sp, #12]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d80c      	bhi.n	8007a62 <__multiply+0x9e>
 8007a48:	2e00      	cmp	r6, #0
 8007a4a:	dd03      	ble.n	8007a54 <__multiply+0x90>
 8007a4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d05a      	beq.n	8007b0a <__multiply+0x146>
 8007a54:	6106      	str	r6, [r0, #16]
 8007a56:	b005      	add	sp, #20
 8007a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5c:	f843 2b04 	str.w	r2, [r3], #4
 8007a60:	e7d8      	b.n	8007a14 <__multiply+0x50>
 8007a62:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a66:	f1ba 0f00 	cmp.w	sl, #0
 8007a6a:	d024      	beq.n	8007ab6 <__multiply+0xf2>
 8007a6c:	f104 0e14 	add.w	lr, r4, #20
 8007a70:	46a9      	mov	r9, r5
 8007a72:	f04f 0c00 	mov.w	ip, #0
 8007a76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a7a:	f8d9 1000 	ldr.w	r1, [r9]
 8007a7e:	fa1f fb82 	uxth.w	fp, r2
 8007a82:	b289      	uxth	r1, r1
 8007a84:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a8c:	f8d9 2000 	ldr.w	r2, [r9]
 8007a90:	4461      	add	r1, ip
 8007a92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a96:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a9e:	b289      	uxth	r1, r1
 8007aa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007aa4:	4577      	cmp	r7, lr
 8007aa6:	f849 1b04 	str.w	r1, [r9], #4
 8007aaa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007aae:	d8e2      	bhi.n	8007a76 <__multiply+0xb2>
 8007ab0:	9a01      	ldr	r2, [sp, #4]
 8007ab2:	f845 c002 	str.w	ip, [r5, r2]
 8007ab6:	9a03      	ldr	r2, [sp, #12]
 8007ab8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007abc:	3304      	adds	r3, #4
 8007abe:	f1b9 0f00 	cmp.w	r9, #0
 8007ac2:	d020      	beq.n	8007b06 <__multiply+0x142>
 8007ac4:	6829      	ldr	r1, [r5, #0]
 8007ac6:	f104 0c14 	add.w	ip, r4, #20
 8007aca:	46ae      	mov	lr, r5
 8007acc:	f04f 0a00 	mov.w	sl, #0
 8007ad0:	f8bc b000 	ldrh.w	fp, [ip]
 8007ad4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007ad8:	fb09 220b 	mla	r2, r9, fp, r2
 8007adc:	4492      	add	sl, r2
 8007ade:	b289      	uxth	r1, r1
 8007ae0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ae4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ae8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007aec:	f8be 1000 	ldrh.w	r1, [lr]
 8007af0:	0c12      	lsrs	r2, r2, #16
 8007af2:	fb09 1102 	mla	r1, r9, r2, r1
 8007af6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007afa:	4567      	cmp	r7, ip
 8007afc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007b00:	d8e6      	bhi.n	8007ad0 <__multiply+0x10c>
 8007b02:	9a01      	ldr	r2, [sp, #4]
 8007b04:	50a9      	str	r1, [r5, r2]
 8007b06:	3504      	adds	r5, #4
 8007b08:	e79a      	b.n	8007a40 <__multiply+0x7c>
 8007b0a:	3e01      	subs	r6, #1
 8007b0c:	e79c      	b.n	8007a48 <__multiply+0x84>
 8007b0e:	bf00      	nop
 8007b10:	08009398 	.word	0x08009398
 8007b14:	08009424 	.word	0x08009424

08007b18 <__pow5mult>:
 8007b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b1c:	4615      	mov	r5, r2
 8007b1e:	f012 0203 	ands.w	r2, r2, #3
 8007b22:	4606      	mov	r6, r0
 8007b24:	460f      	mov	r7, r1
 8007b26:	d007      	beq.n	8007b38 <__pow5mult+0x20>
 8007b28:	4c25      	ldr	r4, [pc, #148]	; (8007bc0 <__pow5mult+0xa8>)
 8007b2a:	3a01      	subs	r2, #1
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b32:	f7ff fe51 	bl	80077d8 <__multadd>
 8007b36:	4607      	mov	r7, r0
 8007b38:	10ad      	asrs	r5, r5, #2
 8007b3a:	d03d      	beq.n	8007bb8 <__pow5mult+0xa0>
 8007b3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b3e:	b97c      	cbnz	r4, 8007b60 <__pow5mult+0x48>
 8007b40:	2010      	movs	r0, #16
 8007b42:	f7ff fdbf 	bl	80076c4 <malloc>
 8007b46:	4602      	mov	r2, r0
 8007b48:	6270      	str	r0, [r6, #36]	; 0x24
 8007b4a:	b928      	cbnz	r0, 8007b58 <__pow5mult+0x40>
 8007b4c:	4b1d      	ldr	r3, [pc, #116]	; (8007bc4 <__pow5mult+0xac>)
 8007b4e:	481e      	ldr	r0, [pc, #120]	; (8007bc8 <__pow5mult+0xb0>)
 8007b50:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007b54:	f000 fd2e 	bl	80085b4 <__assert_func>
 8007b58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b5c:	6004      	str	r4, [r0, #0]
 8007b5e:	60c4      	str	r4, [r0, #12]
 8007b60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b68:	b94c      	cbnz	r4, 8007b7e <__pow5mult+0x66>
 8007b6a:	f240 2171 	movw	r1, #625	; 0x271
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f7ff ff12 	bl	8007998 <__i2b>
 8007b74:	2300      	movs	r3, #0
 8007b76:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	6003      	str	r3, [r0, #0]
 8007b7e:	f04f 0900 	mov.w	r9, #0
 8007b82:	07eb      	lsls	r3, r5, #31
 8007b84:	d50a      	bpl.n	8007b9c <__pow5mult+0x84>
 8007b86:	4639      	mov	r1, r7
 8007b88:	4622      	mov	r2, r4
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f7ff ff1a 	bl	80079c4 <__multiply>
 8007b90:	4639      	mov	r1, r7
 8007b92:	4680      	mov	r8, r0
 8007b94:	4630      	mov	r0, r6
 8007b96:	f7ff fdfd 	bl	8007794 <_Bfree>
 8007b9a:	4647      	mov	r7, r8
 8007b9c:	106d      	asrs	r5, r5, #1
 8007b9e:	d00b      	beq.n	8007bb8 <__pow5mult+0xa0>
 8007ba0:	6820      	ldr	r0, [r4, #0]
 8007ba2:	b938      	cbnz	r0, 8007bb4 <__pow5mult+0x9c>
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4630      	mov	r0, r6
 8007baa:	f7ff ff0b 	bl	80079c4 <__multiply>
 8007bae:	6020      	str	r0, [r4, #0]
 8007bb0:	f8c0 9000 	str.w	r9, [r0]
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	e7e4      	b.n	8007b82 <__pow5mult+0x6a>
 8007bb8:	4638      	mov	r0, r7
 8007bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bbe:	bf00      	nop
 8007bc0:	08009570 	.word	0x08009570
 8007bc4:	08009326 	.word	0x08009326
 8007bc8:	08009424 	.word	0x08009424

08007bcc <__lshift>:
 8007bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd0:	460c      	mov	r4, r1
 8007bd2:	6849      	ldr	r1, [r1, #4]
 8007bd4:	6923      	ldr	r3, [r4, #16]
 8007bd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bda:	68a3      	ldr	r3, [r4, #8]
 8007bdc:	4607      	mov	r7, r0
 8007bde:	4691      	mov	r9, r2
 8007be0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007be4:	f108 0601 	add.w	r6, r8, #1
 8007be8:	42b3      	cmp	r3, r6
 8007bea:	db0b      	blt.n	8007c04 <__lshift+0x38>
 8007bec:	4638      	mov	r0, r7
 8007bee:	f7ff fd91 	bl	8007714 <_Balloc>
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	b948      	cbnz	r0, 8007c0a <__lshift+0x3e>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	4b2a      	ldr	r3, [pc, #168]	; (8007ca4 <__lshift+0xd8>)
 8007bfa:	482b      	ldr	r0, [pc, #172]	; (8007ca8 <__lshift+0xdc>)
 8007bfc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007c00:	f000 fcd8 	bl	80085b4 <__assert_func>
 8007c04:	3101      	adds	r1, #1
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	e7ee      	b.n	8007be8 <__lshift+0x1c>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	f100 0114 	add.w	r1, r0, #20
 8007c10:	f100 0210 	add.w	r2, r0, #16
 8007c14:	4618      	mov	r0, r3
 8007c16:	4553      	cmp	r3, sl
 8007c18:	db37      	blt.n	8007c8a <__lshift+0xbe>
 8007c1a:	6920      	ldr	r0, [r4, #16]
 8007c1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c20:	f104 0314 	add.w	r3, r4, #20
 8007c24:	f019 091f 	ands.w	r9, r9, #31
 8007c28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007c30:	d02f      	beq.n	8007c92 <__lshift+0xc6>
 8007c32:	f1c9 0e20 	rsb	lr, r9, #32
 8007c36:	468a      	mov	sl, r1
 8007c38:	f04f 0c00 	mov.w	ip, #0
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	fa02 f209 	lsl.w	r2, r2, r9
 8007c42:	ea42 020c 	orr.w	r2, r2, ip
 8007c46:	f84a 2b04 	str.w	r2, [sl], #4
 8007c4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c4e:	4298      	cmp	r0, r3
 8007c50:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007c54:	d8f2      	bhi.n	8007c3c <__lshift+0x70>
 8007c56:	1b03      	subs	r3, r0, r4
 8007c58:	3b15      	subs	r3, #21
 8007c5a:	f023 0303 	bic.w	r3, r3, #3
 8007c5e:	3304      	adds	r3, #4
 8007c60:	f104 0215 	add.w	r2, r4, #21
 8007c64:	4290      	cmp	r0, r2
 8007c66:	bf38      	it	cc
 8007c68:	2304      	movcc	r3, #4
 8007c6a:	f841 c003 	str.w	ip, [r1, r3]
 8007c6e:	f1bc 0f00 	cmp.w	ip, #0
 8007c72:	d001      	beq.n	8007c78 <__lshift+0xac>
 8007c74:	f108 0602 	add.w	r6, r8, #2
 8007c78:	3e01      	subs	r6, #1
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	612e      	str	r6, [r5, #16]
 8007c7e:	4621      	mov	r1, r4
 8007c80:	f7ff fd88 	bl	8007794 <_Bfree>
 8007c84:	4628      	mov	r0, r5
 8007c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c8e:	3301      	adds	r3, #1
 8007c90:	e7c1      	b.n	8007c16 <__lshift+0x4a>
 8007c92:	3904      	subs	r1, #4
 8007c94:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c98:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c9c:	4298      	cmp	r0, r3
 8007c9e:	d8f9      	bhi.n	8007c94 <__lshift+0xc8>
 8007ca0:	e7ea      	b.n	8007c78 <__lshift+0xac>
 8007ca2:	bf00      	nop
 8007ca4:	08009398 	.word	0x08009398
 8007ca8:	08009424 	.word	0x08009424

08007cac <__mcmp>:
 8007cac:	b530      	push	{r4, r5, lr}
 8007cae:	6902      	ldr	r2, [r0, #16]
 8007cb0:	690c      	ldr	r4, [r1, #16]
 8007cb2:	1b12      	subs	r2, r2, r4
 8007cb4:	d10e      	bne.n	8007cd4 <__mcmp+0x28>
 8007cb6:	f100 0314 	add.w	r3, r0, #20
 8007cba:	3114      	adds	r1, #20
 8007cbc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007cc0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007cc4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007cc8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ccc:	42a5      	cmp	r5, r4
 8007cce:	d003      	beq.n	8007cd8 <__mcmp+0x2c>
 8007cd0:	d305      	bcc.n	8007cde <__mcmp+0x32>
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	bd30      	pop	{r4, r5, pc}
 8007cd8:	4283      	cmp	r3, r0
 8007cda:	d3f3      	bcc.n	8007cc4 <__mcmp+0x18>
 8007cdc:	e7fa      	b.n	8007cd4 <__mcmp+0x28>
 8007cde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ce2:	e7f7      	b.n	8007cd4 <__mcmp+0x28>

08007ce4 <__mdiff>:
 8007ce4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce8:	460c      	mov	r4, r1
 8007cea:	4606      	mov	r6, r0
 8007cec:	4611      	mov	r1, r2
 8007cee:	4620      	mov	r0, r4
 8007cf0:	4690      	mov	r8, r2
 8007cf2:	f7ff ffdb 	bl	8007cac <__mcmp>
 8007cf6:	1e05      	subs	r5, r0, #0
 8007cf8:	d110      	bne.n	8007d1c <__mdiff+0x38>
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	f7ff fd09 	bl	8007714 <_Balloc>
 8007d02:	b930      	cbnz	r0, 8007d12 <__mdiff+0x2e>
 8007d04:	4b3a      	ldr	r3, [pc, #232]	; (8007df0 <__mdiff+0x10c>)
 8007d06:	4602      	mov	r2, r0
 8007d08:	f240 2132 	movw	r1, #562	; 0x232
 8007d0c:	4839      	ldr	r0, [pc, #228]	; (8007df4 <__mdiff+0x110>)
 8007d0e:	f000 fc51 	bl	80085b4 <__assert_func>
 8007d12:	2301      	movs	r3, #1
 8007d14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1c:	bfa4      	itt	ge
 8007d1e:	4643      	movge	r3, r8
 8007d20:	46a0      	movge	r8, r4
 8007d22:	4630      	mov	r0, r6
 8007d24:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007d28:	bfa6      	itte	ge
 8007d2a:	461c      	movge	r4, r3
 8007d2c:	2500      	movge	r5, #0
 8007d2e:	2501      	movlt	r5, #1
 8007d30:	f7ff fcf0 	bl	8007714 <_Balloc>
 8007d34:	b920      	cbnz	r0, 8007d40 <__mdiff+0x5c>
 8007d36:	4b2e      	ldr	r3, [pc, #184]	; (8007df0 <__mdiff+0x10c>)
 8007d38:	4602      	mov	r2, r0
 8007d3a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007d3e:	e7e5      	b.n	8007d0c <__mdiff+0x28>
 8007d40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007d44:	6926      	ldr	r6, [r4, #16]
 8007d46:	60c5      	str	r5, [r0, #12]
 8007d48:	f104 0914 	add.w	r9, r4, #20
 8007d4c:	f108 0514 	add.w	r5, r8, #20
 8007d50:	f100 0e14 	add.w	lr, r0, #20
 8007d54:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007d58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d5c:	f108 0210 	add.w	r2, r8, #16
 8007d60:	46f2      	mov	sl, lr
 8007d62:	2100      	movs	r1, #0
 8007d64:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d6c:	fa1f f883 	uxth.w	r8, r3
 8007d70:	fa11 f18b 	uxtah	r1, r1, fp
 8007d74:	0c1b      	lsrs	r3, r3, #16
 8007d76:	eba1 0808 	sub.w	r8, r1, r8
 8007d7a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d7e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d82:	fa1f f888 	uxth.w	r8, r8
 8007d86:	1419      	asrs	r1, r3, #16
 8007d88:	454e      	cmp	r6, r9
 8007d8a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d8e:	f84a 3b04 	str.w	r3, [sl], #4
 8007d92:	d8e7      	bhi.n	8007d64 <__mdiff+0x80>
 8007d94:	1b33      	subs	r3, r6, r4
 8007d96:	3b15      	subs	r3, #21
 8007d98:	f023 0303 	bic.w	r3, r3, #3
 8007d9c:	3304      	adds	r3, #4
 8007d9e:	3415      	adds	r4, #21
 8007da0:	42a6      	cmp	r6, r4
 8007da2:	bf38      	it	cc
 8007da4:	2304      	movcc	r3, #4
 8007da6:	441d      	add	r5, r3
 8007da8:	4473      	add	r3, lr
 8007daa:	469e      	mov	lr, r3
 8007dac:	462e      	mov	r6, r5
 8007dae:	4566      	cmp	r6, ip
 8007db0:	d30e      	bcc.n	8007dd0 <__mdiff+0xec>
 8007db2:	f10c 0203 	add.w	r2, ip, #3
 8007db6:	1b52      	subs	r2, r2, r5
 8007db8:	f022 0203 	bic.w	r2, r2, #3
 8007dbc:	3d03      	subs	r5, #3
 8007dbe:	45ac      	cmp	ip, r5
 8007dc0:	bf38      	it	cc
 8007dc2:	2200      	movcc	r2, #0
 8007dc4:	441a      	add	r2, r3
 8007dc6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007dca:	b17b      	cbz	r3, 8007dec <__mdiff+0x108>
 8007dcc:	6107      	str	r7, [r0, #16]
 8007dce:	e7a3      	b.n	8007d18 <__mdiff+0x34>
 8007dd0:	f856 8b04 	ldr.w	r8, [r6], #4
 8007dd4:	fa11 f288 	uxtah	r2, r1, r8
 8007dd8:	1414      	asrs	r4, r2, #16
 8007dda:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007dde:	b292      	uxth	r2, r2
 8007de0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007de4:	f84e 2b04 	str.w	r2, [lr], #4
 8007de8:	1421      	asrs	r1, r4, #16
 8007dea:	e7e0      	b.n	8007dae <__mdiff+0xca>
 8007dec:	3f01      	subs	r7, #1
 8007dee:	e7ea      	b.n	8007dc6 <__mdiff+0xe2>
 8007df0:	08009398 	.word	0x08009398
 8007df4:	08009424 	.word	0x08009424

08007df8 <__ulp>:
 8007df8:	b082      	sub	sp, #8
 8007dfa:	ed8d 0b00 	vstr	d0, [sp]
 8007dfe:	9b01      	ldr	r3, [sp, #4]
 8007e00:	4912      	ldr	r1, [pc, #72]	; (8007e4c <__ulp+0x54>)
 8007e02:	4019      	ands	r1, r3
 8007e04:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007e08:	2900      	cmp	r1, #0
 8007e0a:	dd05      	ble.n	8007e18 <__ulp+0x20>
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	ec43 2b10 	vmov	d0, r2, r3
 8007e14:	b002      	add	sp, #8
 8007e16:	4770      	bx	lr
 8007e18:	4249      	negs	r1, r1
 8007e1a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007e1e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007e22:	f04f 0200 	mov.w	r2, #0
 8007e26:	f04f 0300 	mov.w	r3, #0
 8007e2a:	da04      	bge.n	8007e36 <__ulp+0x3e>
 8007e2c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007e30:	fa41 f300 	asr.w	r3, r1, r0
 8007e34:	e7ec      	b.n	8007e10 <__ulp+0x18>
 8007e36:	f1a0 0114 	sub.w	r1, r0, #20
 8007e3a:	291e      	cmp	r1, #30
 8007e3c:	bfda      	itte	le
 8007e3e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007e42:	fa20 f101 	lsrle.w	r1, r0, r1
 8007e46:	2101      	movgt	r1, #1
 8007e48:	460a      	mov	r2, r1
 8007e4a:	e7e1      	b.n	8007e10 <__ulp+0x18>
 8007e4c:	7ff00000 	.word	0x7ff00000

08007e50 <__b2d>:
 8007e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e52:	6905      	ldr	r5, [r0, #16]
 8007e54:	f100 0714 	add.w	r7, r0, #20
 8007e58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007e5c:	1f2e      	subs	r6, r5, #4
 8007e5e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007e62:	4620      	mov	r0, r4
 8007e64:	f7ff fd48 	bl	80078f8 <__hi0bits>
 8007e68:	f1c0 0320 	rsb	r3, r0, #32
 8007e6c:	280a      	cmp	r0, #10
 8007e6e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007eec <__b2d+0x9c>
 8007e72:	600b      	str	r3, [r1, #0]
 8007e74:	dc14      	bgt.n	8007ea0 <__b2d+0x50>
 8007e76:	f1c0 0e0b 	rsb	lr, r0, #11
 8007e7a:	fa24 f10e 	lsr.w	r1, r4, lr
 8007e7e:	42b7      	cmp	r7, r6
 8007e80:	ea41 030c 	orr.w	r3, r1, ip
 8007e84:	bf34      	ite	cc
 8007e86:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e8a:	2100      	movcs	r1, #0
 8007e8c:	3015      	adds	r0, #21
 8007e8e:	fa04 f000 	lsl.w	r0, r4, r0
 8007e92:	fa21 f10e 	lsr.w	r1, r1, lr
 8007e96:	ea40 0201 	orr.w	r2, r0, r1
 8007e9a:	ec43 2b10 	vmov	d0, r2, r3
 8007e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ea0:	42b7      	cmp	r7, r6
 8007ea2:	bf3a      	itte	cc
 8007ea4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007ea8:	f1a5 0608 	subcc.w	r6, r5, #8
 8007eac:	2100      	movcs	r1, #0
 8007eae:	380b      	subs	r0, #11
 8007eb0:	d017      	beq.n	8007ee2 <__b2d+0x92>
 8007eb2:	f1c0 0c20 	rsb	ip, r0, #32
 8007eb6:	fa04 f500 	lsl.w	r5, r4, r0
 8007eba:	42be      	cmp	r6, r7
 8007ebc:	fa21 f40c 	lsr.w	r4, r1, ip
 8007ec0:	ea45 0504 	orr.w	r5, r5, r4
 8007ec4:	bf8c      	ite	hi
 8007ec6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007eca:	2400      	movls	r4, #0
 8007ecc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007ed0:	fa01 f000 	lsl.w	r0, r1, r0
 8007ed4:	fa24 f40c 	lsr.w	r4, r4, ip
 8007ed8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007edc:	ea40 0204 	orr.w	r2, r0, r4
 8007ee0:	e7db      	b.n	8007e9a <__b2d+0x4a>
 8007ee2:	ea44 030c 	orr.w	r3, r4, ip
 8007ee6:	460a      	mov	r2, r1
 8007ee8:	e7d7      	b.n	8007e9a <__b2d+0x4a>
 8007eea:	bf00      	nop
 8007eec:	3ff00000 	.word	0x3ff00000

08007ef0 <__d2b>:
 8007ef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ef4:	4689      	mov	r9, r1
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	ec57 6b10 	vmov	r6, r7, d0
 8007efc:	4690      	mov	r8, r2
 8007efe:	f7ff fc09 	bl	8007714 <_Balloc>
 8007f02:	4604      	mov	r4, r0
 8007f04:	b930      	cbnz	r0, 8007f14 <__d2b+0x24>
 8007f06:	4602      	mov	r2, r0
 8007f08:	4b25      	ldr	r3, [pc, #148]	; (8007fa0 <__d2b+0xb0>)
 8007f0a:	4826      	ldr	r0, [pc, #152]	; (8007fa4 <__d2b+0xb4>)
 8007f0c:	f240 310a 	movw	r1, #778	; 0x30a
 8007f10:	f000 fb50 	bl	80085b4 <__assert_func>
 8007f14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007f18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f1c:	bb35      	cbnz	r5, 8007f6c <__d2b+0x7c>
 8007f1e:	2e00      	cmp	r6, #0
 8007f20:	9301      	str	r3, [sp, #4]
 8007f22:	d028      	beq.n	8007f76 <__d2b+0x86>
 8007f24:	4668      	mov	r0, sp
 8007f26:	9600      	str	r6, [sp, #0]
 8007f28:	f7ff fd06 	bl	8007938 <__lo0bits>
 8007f2c:	9900      	ldr	r1, [sp, #0]
 8007f2e:	b300      	cbz	r0, 8007f72 <__d2b+0x82>
 8007f30:	9a01      	ldr	r2, [sp, #4]
 8007f32:	f1c0 0320 	rsb	r3, r0, #32
 8007f36:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3a:	430b      	orrs	r3, r1
 8007f3c:	40c2      	lsrs	r2, r0
 8007f3e:	6163      	str	r3, [r4, #20]
 8007f40:	9201      	str	r2, [sp, #4]
 8007f42:	9b01      	ldr	r3, [sp, #4]
 8007f44:	61a3      	str	r3, [r4, #24]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bf14      	ite	ne
 8007f4a:	2202      	movne	r2, #2
 8007f4c:	2201      	moveq	r2, #1
 8007f4e:	6122      	str	r2, [r4, #16]
 8007f50:	b1d5      	cbz	r5, 8007f88 <__d2b+0x98>
 8007f52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f56:	4405      	add	r5, r0
 8007f58:	f8c9 5000 	str.w	r5, [r9]
 8007f5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f60:	f8c8 0000 	str.w	r0, [r8]
 8007f64:	4620      	mov	r0, r4
 8007f66:	b003      	add	sp, #12
 8007f68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f70:	e7d5      	b.n	8007f1e <__d2b+0x2e>
 8007f72:	6161      	str	r1, [r4, #20]
 8007f74:	e7e5      	b.n	8007f42 <__d2b+0x52>
 8007f76:	a801      	add	r0, sp, #4
 8007f78:	f7ff fcde 	bl	8007938 <__lo0bits>
 8007f7c:	9b01      	ldr	r3, [sp, #4]
 8007f7e:	6163      	str	r3, [r4, #20]
 8007f80:	2201      	movs	r2, #1
 8007f82:	6122      	str	r2, [r4, #16]
 8007f84:	3020      	adds	r0, #32
 8007f86:	e7e3      	b.n	8007f50 <__d2b+0x60>
 8007f88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f90:	f8c9 0000 	str.w	r0, [r9]
 8007f94:	6918      	ldr	r0, [r3, #16]
 8007f96:	f7ff fcaf 	bl	80078f8 <__hi0bits>
 8007f9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f9e:	e7df      	b.n	8007f60 <__d2b+0x70>
 8007fa0:	08009398 	.word	0x08009398
 8007fa4:	08009424 	.word	0x08009424

08007fa8 <__ratio>:
 8007fa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fac:	4688      	mov	r8, r1
 8007fae:	4669      	mov	r1, sp
 8007fb0:	4681      	mov	r9, r0
 8007fb2:	f7ff ff4d 	bl	8007e50 <__b2d>
 8007fb6:	a901      	add	r1, sp, #4
 8007fb8:	4640      	mov	r0, r8
 8007fba:	ec55 4b10 	vmov	r4, r5, d0
 8007fbe:	f7ff ff47 	bl	8007e50 <__b2d>
 8007fc2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007fc6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007fca:	eba3 0c02 	sub.w	ip, r3, r2
 8007fce:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007fd2:	1a9b      	subs	r3, r3, r2
 8007fd4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007fd8:	ec51 0b10 	vmov	r0, r1, d0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	bfd6      	itet	le
 8007fe0:	460a      	movle	r2, r1
 8007fe2:	462a      	movgt	r2, r5
 8007fe4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fe8:	468b      	mov	fp, r1
 8007fea:	462f      	mov	r7, r5
 8007fec:	bfd4      	ite	le
 8007fee:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007ff2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	ee10 2a10 	vmov	r2, s0
 8007ffc:	465b      	mov	r3, fp
 8007ffe:	4639      	mov	r1, r7
 8008000:	f7f8 fc2c 	bl	800085c <__aeabi_ddiv>
 8008004:	ec41 0b10 	vmov	d0, r0, r1
 8008008:	b003      	add	sp, #12
 800800a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800800e <__copybits>:
 800800e:	3901      	subs	r1, #1
 8008010:	b570      	push	{r4, r5, r6, lr}
 8008012:	1149      	asrs	r1, r1, #5
 8008014:	6914      	ldr	r4, [r2, #16]
 8008016:	3101      	adds	r1, #1
 8008018:	f102 0314 	add.w	r3, r2, #20
 800801c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008020:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008024:	1f05      	subs	r5, r0, #4
 8008026:	42a3      	cmp	r3, r4
 8008028:	d30c      	bcc.n	8008044 <__copybits+0x36>
 800802a:	1aa3      	subs	r3, r4, r2
 800802c:	3b11      	subs	r3, #17
 800802e:	f023 0303 	bic.w	r3, r3, #3
 8008032:	3211      	adds	r2, #17
 8008034:	42a2      	cmp	r2, r4
 8008036:	bf88      	it	hi
 8008038:	2300      	movhi	r3, #0
 800803a:	4418      	add	r0, r3
 800803c:	2300      	movs	r3, #0
 800803e:	4288      	cmp	r0, r1
 8008040:	d305      	bcc.n	800804e <__copybits+0x40>
 8008042:	bd70      	pop	{r4, r5, r6, pc}
 8008044:	f853 6b04 	ldr.w	r6, [r3], #4
 8008048:	f845 6f04 	str.w	r6, [r5, #4]!
 800804c:	e7eb      	b.n	8008026 <__copybits+0x18>
 800804e:	f840 3b04 	str.w	r3, [r0], #4
 8008052:	e7f4      	b.n	800803e <__copybits+0x30>

08008054 <__any_on>:
 8008054:	f100 0214 	add.w	r2, r0, #20
 8008058:	6900      	ldr	r0, [r0, #16]
 800805a:	114b      	asrs	r3, r1, #5
 800805c:	4298      	cmp	r0, r3
 800805e:	b510      	push	{r4, lr}
 8008060:	db11      	blt.n	8008086 <__any_on+0x32>
 8008062:	dd0a      	ble.n	800807a <__any_on+0x26>
 8008064:	f011 011f 	ands.w	r1, r1, #31
 8008068:	d007      	beq.n	800807a <__any_on+0x26>
 800806a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800806e:	fa24 f001 	lsr.w	r0, r4, r1
 8008072:	fa00 f101 	lsl.w	r1, r0, r1
 8008076:	428c      	cmp	r4, r1
 8008078:	d10b      	bne.n	8008092 <__any_on+0x3e>
 800807a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800807e:	4293      	cmp	r3, r2
 8008080:	d803      	bhi.n	800808a <__any_on+0x36>
 8008082:	2000      	movs	r0, #0
 8008084:	bd10      	pop	{r4, pc}
 8008086:	4603      	mov	r3, r0
 8008088:	e7f7      	b.n	800807a <__any_on+0x26>
 800808a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800808e:	2900      	cmp	r1, #0
 8008090:	d0f5      	beq.n	800807e <__any_on+0x2a>
 8008092:	2001      	movs	r0, #1
 8008094:	e7f6      	b.n	8008084 <__any_on+0x30>

08008096 <_calloc_r>:
 8008096:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008098:	fba1 2402 	umull	r2, r4, r1, r2
 800809c:	b94c      	cbnz	r4, 80080b2 <_calloc_r+0x1c>
 800809e:	4611      	mov	r1, r2
 80080a0:	9201      	str	r2, [sp, #4]
 80080a2:	f000 f87b 	bl	800819c <_malloc_r>
 80080a6:	9a01      	ldr	r2, [sp, #4]
 80080a8:	4605      	mov	r5, r0
 80080aa:	b930      	cbnz	r0, 80080ba <_calloc_r+0x24>
 80080ac:	4628      	mov	r0, r5
 80080ae:	b003      	add	sp, #12
 80080b0:	bd30      	pop	{r4, r5, pc}
 80080b2:	220c      	movs	r2, #12
 80080b4:	6002      	str	r2, [r0, #0]
 80080b6:	2500      	movs	r5, #0
 80080b8:	e7f8      	b.n	80080ac <_calloc_r+0x16>
 80080ba:	4621      	mov	r1, r4
 80080bc:	f7fc fbbe 	bl	800483c <memset>
 80080c0:	e7f4      	b.n	80080ac <_calloc_r+0x16>
	...

080080c4 <_free_r>:
 80080c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080c6:	2900      	cmp	r1, #0
 80080c8:	d044      	beq.n	8008154 <_free_r+0x90>
 80080ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ce:	9001      	str	r0, [sp, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f1a1 0404 	sub.w	r4, r1, #4
 80080d6:	bfb8      	it	lt
 80080d8:	18e4      	addlt	r4, r4, r3
 80080da:	f000 fab5 	bl	8008648 <__malloc_lock>
 80080de:	4a1e      	ldr	r2, [pc, #120]	; (8008158 <_free_r+0x94>)
 80080e0:	9801      	ldr	r0, [sp, #4]
 80080e2:	6813      	ldr	r3, [r2, #0]
 80080e4:	b933      	cbnz	r3, 80080f4 <_free_r+0x30>
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	6014      	str	r4, [r2, #0]
 80080ea:	b003      	add	sp, #12
 80080ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080f0:	f000 bab0 	b.w	8008654 <__malloc_unlock>
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	d908      	bls.n	800810a <_free_r+0x46>
 80080f8:	6825      	ldr	r5, [r4, #0]
 80080fa:	1961      	adds	r1, r4, r5
 80080fc:	428b      	cmp	r3, r1
 80080fe:	bf01      	itttt	eq
 8008100:	6819      	ldreq	r1, [r3, #0]
 8008102:	685b      	ldreq	r3, [r3, #4]
 8008104:	1949      	addeq	r1, r1, r5
 8008106:	6021      	streq	r1, [r4, #0]
 8008108:	e7ed      	b.n	80080e6 <_free_r+0x22>
 800810a:	461a      	mov	r2, r3
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	b10b      	cbz	r3, 8008114 <_free_r+0x50>
 8008110:	42a3      	cmp	r3, r4
 8008112:	d9fa      	bls.n	800810a <_free_r+0x46>
 8008114:	6811      	ldr	r1, [r2, #0]
 8008116:	1855      	adds	r5, r2, r1
 8008118:	42a5      	cmp	r5, r4
 800811a:	d10b      	bne.n	8008134 <_free_r+0x70>
 800811c:	6824      	ldr	r4, [r4, #0]
 800811e:	4421      	add	r1, r4
 8008120:	1854      	adds	r4, r2, r1
 8008122:	42a3      	cmp	r3, r4
 8008124:	6011      	str	r1, [r2, #0]
 8008126:	d1e0      	bne.n	80080ea <_free_r+0x26>
 8008128:	681c      	ldr	r4, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	6053      	str	r3, [r2, #4]
 800812e:	4421      	add	r1, r4
 8008130:	6011      	str	r1, [r2, #0]
 8008132:	e7da      	b.n	80080ea <_free_r+0x26>
 8008134:	d902      	bls.n	800813c <_free_r+0x78>
 8008136:	230c      	movs	r3, #12
 8008138:	6003      	str	r3, [r0, #0]
 800813a:	e7d6      	b.n	80080ea <_free_r+0x26>
 800813c:	6825      	ldr	r5, [r4, #0]
 800813e:	1961      	adds	r1, r4, r5
 8008140:	428b      	cmp	r3, r1
 8008142:	bf04      	itt	eq
 8008144:	6819      	ldreq	r1, [r3, #0]
 8008146:	685b      	ldreq	r3, [r3, #4]
 8008148:	6063      	str	r3, [r4, #4]
 800814a:	bf04      	itt	eq
 800814c:	1949      	addeq	r1, r1, r5
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	6054      	str	r4, [r2, #4]
 8008152:	e7ca      	b.n	80080ea <_free_r+0x26>
 8008154:	b003      	add	sp, #12
 8008156:	bd30      	pop	{r4, r5, pc}
 8008158:	200003cc 	.word	0x200003cc

0800815c <sbrk_aligned>:
 800815c:	b570      	push	{r4, r5, r6, lr}
 800815e:	4e0e      	ldr	r6, [pc, #56]	; (8008198 <sbrk_aligned+0x3c>)
 8008160:	460c      	mov	r4, r1
 8008162:	6831      	ldr	r1, [r6, #0]
 8008164:	4605      	mov	r5, r0
 8008166:	b911      	cbnz	r1, 800816e <sbrk_aligned+0x12>
 8008168:	f000 f9f2 	bl	8008550 <_sbrk_r>
 800816c:	6030      	str	r0, [r6, #0]
 800816e:	4621      	mov	r1, r4
 8008170:	4628      	mov	r0, r5
 8008172:	f000 f9ed 	bl	8008550 <_sbrk_r>
 8008176:	1c43      	adds	r3, r0, #1
 8008178:	d00a      	beq.n	8008190 <sbrk_aligned+0x34>
 800817a:	1cc4      	adds	r4, r0, #3
 800817c:	f024 0403 	bic.w	r4, r4, #3
 8008180:	42a0      	cmp	r0, r4
 8008182:	d007      	beq.n	8008194 <sbrk_aligned+0x38>
 8008184:	1a21      	subs	r1, r4, r0
 8008186:	4628      	mov	r0, r5
 8008188:	f000 f9e2 	bl	8008550 <_sbrk_r>
 800818c:	3001      	adds	r0, #1
 800818e:	d101      	bne.n	8008194 <sbrk_aligned+0x38>
 8008190:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008194:	4620      	mov	r0, r4
 8008196:	bd70      	pop	{r4, r5, r6, pc}
 8008198:	200003d0 	.word	0x200003d0

0800819c <_malloc_r>:
 800819c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a0:	1ccd      	adds	r5, r1, #3
 80081a2:	f025 0503 	bic.w	r5, r5, #3
 80081a6:	3508      	adds	r5, #8
 80081a8:	2d0c      	cmp	r5, #12
 80081aa:	bf38      	it	cc
 80081ac:	250c      	movcc	r5, #12
 80081ae:	2d00      	cmp	r5, #0
 80081b0:	4607      	mov	r7, r0
 80081b2:	db01      	blt.n	80081b8 <_malloc_r+0x1c>
 80081b4:	42a9      	cmp	r1, r5
 80081b6:	d905      	bls.n	80081c4 <_malloc_r+0x28>
 80081b8:	230c      	movs	r3, #12
 80081ba:	603b      	str	r3, [r7, #0]
 80081bc:	2600      	movs	r6, #0
 80081be:	4630      	mov	r0, r6
 80081c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081c4:	4e2e      	ldr	r6, [pc, #184]	; (8008280 <_malloc_r+0xe4>)
 80081c6:	f000 fa3f 	bl	8008648 <__malloc_lock>
 80081ca:	6833      	ldr	r3, [r6, #0]
 80081cc:	461c      	mov	r4, r3
 80081ce:	bb34      	cbnz	r4, 800821e <_malloc_r+0x82>
 80081d0:	4629      	mov	r1, r5
 80081d2:	4638      	mov	r0, r7
 80081d4:	f7ff ffc2 	bl	800815c <sbrk_aligned>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	4604      	mov	r4, r0
 80081dc:	d14d      	bne.n	800827a <_malloc_r+0xde>
 80081de:	6834      	ldr	r4, [r6, #0]
 80081e0:	4626      	mov	r6, r4
 80081e2:	2e00      	cmp	r6, #0
 80081e4:	d140      	bne.n	8008268 <_malloc_r+0xcc>
 80081e6:	6823      	ldr	r3, [r4, #0]
 80081e8:	4631      	mov	r1, r6
 80081ea:	4638      	mov	r0, r7
 80081ec:	eb04 0803 	add.w	r8, r4, r3
 80081f0:	f000 f9ae 	bl	8008550 <_sbrk_r>
 80081f4:	4580      	cmp	r8, r0
 80081f6:	d13a      	bne.n	800826e <_malloc_r+0xd2>
 80081f8:	6821      	ldr	r1, [r4, #0]
 80081fa:	3503      	adds	r5, #3
 80081fc:	1a6d      	subs	r5, r5, r1
 80081fe:	f025 0503 	bic.w	r5, r5, #3
 8008202:	3508      	adds	r5, #8
 8008204:	2d0c      	cmp	r5, #12
 8008206:	bf38      	it	cc
 8008208:	250c      	movcc	r5, #12
 800820a:	4629      	mov	r1, r5
 800820c:	4638      	mov	r0, r7
 800820e:	f7ff ffa5 	bl	800815c <sbrk_aligned>
 8008212:	3001      	adds	r0, #1
 8008214:	d02b      	beq.n	800826e <_malloc_r+0xd2>
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	442b      	add	r3, r5
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	e00e      	b.n	800823c <_malloc_r+0xa0>
 800821e:	6822      	ldr	r2, [r4, #0]
 8008220:	1b52      	subs	r2, r2, r5
 8008222:	d41e      	bmi.n	8008262 <_malloc_r+0xc6>
 8008224:	2a0b      	cmp	r2, #11
 8008226:	d916      	bls.n	8008256 <_malloc_r+0xba>
 8008228:	1961      	adds	r1, r4, r5
 800822a:	42a3      	cmp	r3, r4
 800822c:	6025      	str	r5, [r4, #0]
 800822e:	bf18      	it	ne
 8008230:	6059      	strne	r1, [r3, #4]
 8008232:	6863      	ldr	r3, [r4, #4]
 8008234:	bf08      	it	eq
 8008236:	6031      	streq	r1, [r6, #0]
 8008238:	5162      	str	r2, [r4, r5]
 800823a:	604b      	str	r3, [r1, #4]
 800823c:	4638      	mov	r0, r7
 800823e:	f104 060b 	add.w	r6, r4, #11
 8008242:	f000 fa07 	bl	8008654 <__malloc_unlock>
 8008246:	f026 0607 	bic.w	r6, r6, #7
 800824a:	1d23      	adds	r3, r4, #4
 800824c:	1af2      	subs	r2, r6, r3
 800824e:	d0b6      	beq.n	80081be <_malloc_r+0x22>
 8008250:	1b9b      	subs	r3, r3, r6
 8008252:	50a3      	str	r3, [r4, r2]
 8008254:	e7b3      	b.n	80081be <_malloc_r+0x22>
 8008256:	6862      	ldr	r2, [r4, #4]
 8008258:	42a3      	cmp	r3, r4
 800825a:	bf0c      	ite	eq
 800825c:	6032      	streq	r2, [r6, #0]
 800825e:	605a      	strne	r2, [r3, #4]
 8008260:	e7ec      	b.n	800823c <_malloc_r+0xa0>
 8008262:	4623      	mov	r3, r4
 8008264:	6864      	ldr	r4, [r4, #4]
 8008266:	e7b2      	b.n	80081ce <_malloc_r+0x32>
 8008268:	4634      	mov	r4, r6
 800826a:	6876      	ldr	r6, [r6, #4]
 800826c:	e7b9      	b.n	80081e2 <_malloc_r+0x46>
 800826e:	230c      	movs	r3, #12
 8008270:	603b      	str	r3, [r7, #0]
 8008272:	4638      	mov	r0, r7
 8008274:	f000 f9ee 	bl	8008654 <__malloc_unlock>
 8008278:	e7a1      	b.n	80081be <_malloc_r+0x22>
 800827a:	6025      	str	r5, [r4, #0]
 800827c:	e7de      	b.n	800823c <_malloc_r+0xa0>
 800827e:	bf00      	nop
 8008280:	200003cc 	.word	0x200003cc

08008284 <__ssputs_r>:
 8008284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	688e      	ldr	r6, [r1, #8]
 800828a:	429e      	cmp	r6, r3
 800828c:	4682      	mov	sl, r0
 800828e:	460c      	mov	r4, r1
 8008290:	4690      	mov	r8, r2
 8008292:	461f      	mov	r7, r3
 8008294:	d838      	bhi.n	8008308 <__ssputs_r+0x84>
 8008296:	898a      	ldrh	r2, [r1, #12]
 8008298:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800829c:	d032      	beq.n	8008304 <__ssputs_r+0x80>
 800829e:	6825      	ldr	r5, [r4, #0]
 80082a0:	6909      	ldr	r1, [r1, #16]
 80082a2:	eba5 0901 	sub.w	r9, r5, r1
 80082a6:	6965      	ldr	r5, [r4, #20]
 80082a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082b0:	3301      	adds	r3, #1
 80082b2:	444b      	add	r3, r9
 80082b4:	106d      	asrs	r5, r5, #1
 80082b6:	429d      	cmp	r5, r3
 80082b8:	bf38      	it	cc
 80082ba:	461d      	movcc	r5, r3
 80082bc:	0553      	lsls	r3, r2, #21
 80082be:	d531      	bpl.n	8008324 <__ssputs_r+0xa0>
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7ff ff6b 	bl	800819c <_malloc_r>
 80082c6:	4606      	mov	r6, r0
 80082c8:	b950      	cbnz	r0, 80082e0 <__ssputs_r+0x5c>
 80082ca:	230c      	movs	r3, #12
 80082cc:	f8ca 3000 	str.w	r3, [sl]
 80082d0:	89a3      	ldrh	r3, [r4, #12]
 80082d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e0:	6921      	ldr	r1, [r4, #16]
 80082e2:	464a      	mov	r2, r9
 80082e4:	f7ff fa08 	bl	80076f8 <memcpy>
 80082e8:	89a3      	ldrh	r3, [r4, #12]
 80082ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082f2:	81a3      	strh	r3, [r4, #12]
 80082f4:	6126      	str	r6, [r4, #16]
 80082f6:	6165      	str	r5, [r4, #20]
 80082f8:	444e      	add	r6, r9
 80082fa:	eba5 0509 	sub.w	r5, r5, r9
 80082fe:	6026      	str	r6, [r4, #0]
 8008300:	60a5      	str	r5, [r4, #8]
 8008302:	463e      	mov	r6, r7
 8008304:	42be      	cmp	r6, r7
 8008306:	d900      	bls.n	800830a <__ssputs_r+0x86>
 8008308:	463e      	mov	r6, r7
 800830a:	6820      	ldr	r0, [r4, #0]
 800830c:	4632      	mov	r2, r6
 800830e:	4641      	mov	r1, r8
 8008310:	f000 f980 	bl	8008614 <memmove>
 8008314:	68a3      	ldr	r3, [r4, #8]
 8008316:	1b9b      	subs	r3, r3, r6
 8008318:	60a3      	str	r3, [r4, #8]
 800831a:	6823      	ldr	r3, [r4, #0]
 800831c:	4433      	add	r3, r6
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	2000      	movs	r0, #0
 8008322:	e7db      	b.n	80082dc <__ssputs_r+0x58>
 8008324:	462a      	mov	r2, r5
 8008326:	f000 f99b 	bl	8008660 <_realloc_r>
 800832a:	4606      	mov	r6, r0
 800832c:	2800      	cmp	r0, #0
 800832e:	d1e1      	bne.n	80082f4 <__ssputs_r+0x70>
 8008330:	6921      	ldr	r1, [r4, #16]
 8008332:	4650      	mov	r0, sl
 8008334:	f7ff fec6 	bl	80080c4 <_free_r>
 8008338:	e7c7      	b.n	80082ca <__ssputs_r+0x46>
	...

0800833c <_svfiprintf_r>:
 800833c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008340:	4698      	mov	r8, r3
 8008342:	898b      	ldrh	r3, [r1, #12]
 8008344:	061b      	lsls	r3, r3, #24
 8008346:	b09d      	sub	sp, #116	; 0x74
 8008348:	4607      	mov	r7, r0
 800834a:	460d      	mov	r5, r1
 800834c:	4614      	mov	r4, r2
 800834e:	d50e      	bpl.n	800836e <_svfiprintf_r+0x32>
 8008350:	690b      	ldr	r3, [r1, #16]
 8008352:	b963      	cbnz	r3, 800836e <_svfiprintf_r+0x32>
 8008354:	2140      	movs	r1, #64	; 0x40
 8008356:	f7ff ff21 	bl	800819c <_malloc_r>
 800835a:	6028      	str	r0, [r5, #0]
 800835c:	6128      	str	r0, [r5, #16]
 800835e:	b920      	cbnz	r0, 800836a <_svfiprintf_r+0x2e>
 8008360:	230c      	movs	r3, #12
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008368:	e0d1      	b.n	800850e <_svfiprintf_r+0x1d2>
 800836a:	2340      	movs	r3, #64	; 0x40
 800836c:	616b      	str	r3, [r5, #20]
 800836e:	2300      	movs	r3, #0
 8008370:	9309      	str	r3, [sp, #36]	; 0x24
 8008372:	2320      	movs	r3, #32
 8008374:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008378:	f8cd 800c 	str.w	r8, [sp, #12]
 800837c:	2330      	movs	r3, #48	; 0x30
 800837e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008528 <_svfiprintf_r+0x1ec>
 8008382:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008386:	f04f 0901 	mov.w	r9, #1
 800838a:	4623      	mov	r3, r4
 800838c:	469a      	mov	sl, r3
 800838e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008392:	b10a      	cbz	r2, 8008398 <_svfiprintf_r+0x5c>
 8008394:	2a25      	cmp	r2, #37	; 0x25
 8008396:	d1f9      	bne.n	800838c <_svfiprintf_r+0x50>
 8008398:	ebba 0b04 	subs.w	fp, sl, r4
 800839c:	d00b      	beq.n	80083b6 <_svfiprintf_r+0x7a>
 800839e:	465b      	mov	r3, fp
 80083a0:	4622      	mov	r2, r4
 80083a2:	4629      	mov	r1, r5
 80083a4:	4638      	mov	r0, r7
 80083a6:	f7ff ff6d 	bl	8008284 <__ssputs_r>
 80083aa:	3001      	adds	r0, #1
 80083ac:	f000 80aa 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083b2:	445a      	add	r2, fp
 80083b4:	9209      	str	r2, [sp, #36]	; 0x24
 80083b6:	f89a 3000 	ldrb.w	r3, [sl]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f000 80a2 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083c0:	2300      	movs	r3, #0
 80083c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083ca:	f10a 0a01 	add.w	sl, sl, #1
 80083ce:	9304      	str	r3, [sp, #16]
 80083d0:	9307      	str	r3, [sp, #28]
 80083d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083d6:	931a      	str	r3, [sp, #104]	; 0x68
 80083d8:	4654      	mov	r4, sl
 80083da:	2205      	movs	r2, #5
 80083dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e0:	4851      	ldr	r0, [pc, #324]	; (8008528 <_svfiprintf_r+0x1ec>)
 80083e2:	f7f7 ff05 	bl	80001f0 <memchr>
 80083e6:	9a04      	ldr	r2, [sp, #16]
 80083e8:	b9d8      	cbnz	r0, 8008422 <_svfiprintf_r+0xe6>
 80083ea:	06d0      	lsls	r0, r2, #27
 80083ec:	bf44      	itt	mi
 80083ee:	2320      	movmi	r3, #32
 80083f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f4:	0711      	lsls	r1, r2, #28
 80083f6:	bf44      	itt	mi
 80083f8:	232b      	movmi	r3, #43	; 0x2b
 80083fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083fe:	f89a 3000 	ldrb.w	r3, [sl]
 8008402:	2b2a      	cmp	r3, #42	; 0x2a
 8008404:	d015      	beq.n	8008432 <_svfiprintf_r+0xf6>
 8008406:	9a07      	ldr	r2, [sp, #28]
 8008408:	4654      	mov	r4, sl
 800840a:	2000      	movs	r0, #0
 800840c:	f04f 0c0a 	mov.w	ip, #10
 8008410:	4621      	mov	r1, r4
 8008412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008416:	3b30      	subs	r3, #48	; 0x30
 8008418:	2b09      	cmp	r3, #9
 800841a:	d94e      	bls.n	80084ba <_svfiprintf_r+0x17e>
 800841c:	b1b0      	cbz	r0, 800844c <_svfiprintf_r+0x110>
 800841e:	9207      	str	r2, [sp, #28]
 8008420:	e014      	b.n	800844c <_svfiprintf_r+0x110>
 8008422:	eba0 0308 	sub.w	r3, r0, r8
 8008426:	fa09 f303 	lsl.w	r3, r9, r3
 800842a:	4313      	orrs	r3, r2
 800842c:	9304      	str	r3, [sp, #16]
 800842e:	46a2      	mov	sl, r4
 8008430:	e7d2      	b.n	80083d8 <_svfiprintf_r+0x9c>
 8008432:	9b03      	ldr	r3, [sp, #12]
 8008434:	1d19      	adds	r1, r3, #4
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	9103      	str	r1, [sp, #12]
 800843a:	2b00      	cmp	r3, #0
 800843c:	bfbb      	ittet	lt
 800843e:	425b      	neglt	r3, r3
 8008440:	f042 0202 	orrlt.w	r2, r2, #2
 8008444:	9307      	strge	r3, [sp, #28]
 8008446:	9307      	strlt	r3, [sp, #28]
 8008448:	bfb8      	it	lt
 800844a:	9204      	strlt	r2, [sp, #16]
 800844c:	7823      	ldrb	r3, [r4, #0]
 800844e:	2b2e      	cmp	r3, #46	; 0x2e
 8008450:	d10c      	bne.n	800846c <_svfiprintf_r+0x130>
 8008452:	7863      	ldrb	r3, [r4, #1]
 8008454:	2b2a      	cmp	r3, #42	; 0x2a
 8008456:	d135      	bne.n	80084c4 <_svfiprintf_r+0x188>
 8008458:	9b03      	ldr	r3, [sp, #12]
 800845a:	1d1a      	adds	r2, r3, #4
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	9203      	str	r2, [sp, #12]
 8008460:	2b00      	cmp	r3, #0
 8008462:	bfb8      	it	lt
 8008464:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008468:	3402      	adds	r4, #2
 800846a:	9305      	str	r3, [sp, #20]
 800846c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008538 <_svfiprintf_r+0x1fc>
 8008470:	7821      	ldrb	r1, [r4, #0]
 8008472:	2203      	movs	r2, #3
 8008474:	4650      	mov	r0, sl
 8008476:	f7f7 febb 	bl	80001f0 <memchr>
 800847a:	b140      	cbz	r0, 800848e <_svfiprintf_r+0x152>
 800847c:	2340      	movs	r3, #64	; 0x40
 800847e:	eba0 000a 	sub.w	r0, r0, sl
 8008482:	fa03 f000 	lsl.w	r0, r3, r0
 8008486:	9b04      	ldr	r3, [sp, #16]
 8008488:	4303      	orrs	r3, r0
 800848a:	3401      	adds	r4, #1
 800848c:	9304      	str	r3, [sp, #16]
 800848e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008492:	4826      	ldr	r0, [pc, #152]	; (800852c <_svfiprintf_r+0x1f0>)
 8008494:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008498:	2206      	movs	r2, #6
 800849a:	f7f7 fea9 	bl	80001f0 <memchr>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d038      	beq.n	8008514 <_svfiprintf_r+0x1d8>
 80084a2:	4b23      	ldr	r3, [pc, #140]	; (8008530 <_svfiprintf_r+0x1f4>)
 80084a4:	bb1b      	cbnz	r3, 80084ee <_svfiprintf_r+0x1b2>
 80084a6:	9b03      	ldr	r3, [sp, #12]
 80084a8:	3307      	adds	r3, #7
 80084aa:	f023 0307 	bic.w	r3, r3, #7
 80084ae:	3308      	adds	r3, #8
 80084b0:	9303      	str	r3, [sp, #12]
 80084b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b4:	4433      	add	r3, r6
 80084b6:	9309      	str	r3, [sp, #36]	; 0x24
 80084b8:	e767      	b.n	800838a <_svfiprintf_r+0x4e>
 80084ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80084be:	460c      	mov	r4, r1
 80084c0:	2001      	movs	r0, #1
 80084c2:	e7a5      	b.n	8008410 <_svfiprintf_r+0xd4>
 80084c4:	2300      	movs	r3, #0
 80084c6:	3401      	adds	r4, #1
 80084c8:	9305      	str	r3, [sp, #20]
 80084ca:	4619      	mov	r1, r3
 80084cc:	f04f 0c0a 	mov.w	ip, #10
 80084d0:	4620      	mov	r0, r4
 80084d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084d6:	3a30      	subs	r2, #48	; 0x30
 80084d8:	2a09      	cmp	r2, #9
 80084da:	d903      	bls.n	80084e4 <_svfiprintf_r+0x1a8>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d0c5      	beq.n	800846c <_svfiprintf_r+0x130>
 80084e0:	9105      	str	r1, [sp, #20]
 80084e2:	e7c3      	b.n	800846c <_svfiprintf_r+0x130>
 80084e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80084e8:	4604      	mov	r4, r0
 80084ea:	2301      	movs	r3, #1
 80084ec:	e7f0      	b.n	80084d0 <_svfiprintf_r+0x194>
 80084ee:	ab03      	add	r3, sp, #12
 80084f0:	9300      	str	r3, [sp, #0]
 80084f2:	462a      	mov	r2, r5
 80084f4:	4b0f      	ldr	r3, [pc, #60]	; (8008534 <_svfiprintf_r+0x1f8>)
 80084f6:	a904      	add	r1, sp, #16
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7fc fa47 	bl	800498c <_printf_float>
 80084fe:	1c42      	adds	r2, r0, #1
 8008500:	4606      	mov	r6, r0
 8008502:	d1d6      	bne.n	80084b2 <_svfiprintf_r+0x176>
 8008504:	89ab      	ldrh	r3, [r5, #12]
 8008506:	065b      	lsls	r3, r3, #25
 8008508:	f53f af2c 	bmi.w	8008364 <_svfiprintf_r+0x28>
 800850c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800850e:	b01d      	add	sp, #116	; 0x74
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	ab03      	add	r3, sp, #12
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	462a      	mov	r2, r5
 800851a:	4b06      	ldr	r3, [pc, #24]	; (8008534 <_svfiprintf_r+0x1f8>)
 800851c:	a904      	add	r1, sp, #16
 800851e:	4638      	mov	r0, r7
 8008520:	f7fc fcd8 	bl	8004ed4 <_printf_i>
 8008524:	e7eb      	b.n	80084fe <_svfiprintf_r+0x1c2>
 8008526:	bf00      	nop
 8008528:	0800957c 	.word	0x0800957c
 800852c:	08009586 	.word	0x08009586
 8008530:	0800498d 	.word	0x0800498d
 8008534:	08008285 	.word	0x08008285
 8008538:	08009582 	.word	0x08009582
 800853c:	00000000 	.word	0x00000000

08008540 <nan>:
 8008540:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008548 <nan+0x8>
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	00000000 	.word	0x00000000
 800854c:	7ff80000 	.word	0x7ff80000

08008550 <_sbrk_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d06      	ldr	r5, [pc, #24]	; (800856c <_sbrk_r+0x1c>)
 8008554:	2300      	movs	r3, #0
 8008556:	4604      	mov	r4, r0
 8008558:	4608      	mov	r0, r1
 800855a:	602b      	str	r3, [r5, #0]
 800855c:	f7f9 fba0 	bl	8001ca0 <_sbrk>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	d102      	bne.n	800856a <_sbrk_r+0x1a>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	b103      	cbz	r3, 800856a <_sbrk_r+0x1a>
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	200003d4 	.word	0x200003d4

08008570 <strncmp>:
 8008570:	b510      	push	{r4, lr}
 8008572:	b17a      	cbz	r2, 8008594 <strncmp+0x24>
 8008574:	4603      	mov	r3, r0
 8008576:	3901      	subs	r1, #1
 8008578:	1884      	adds	r4, r0, r2
 800857a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800857e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008582:	4290      	cmp	r0, r2
 8008584:	d101      	bne.n	800858a <strncmp+0x1a>
 8008586:	42a3      	cmp	r3, r4
 8008588:	d101      	bne.n	800858e <strncmp+0x1e>
 800858a:	1a80      	subs	r0, r0, r2
 800858c:	bd10      	pop	{r4, pc}
 800858e:	2800      	cmp	r0, #0
 8008590:	d1f3      	bne.n	800857a <strncmp+0xa>
 8008592:	e7fa      	b.n	800858a <strncmp+0x1a>
 8008594:	4610      	mov	r0, r2
 8008596:	e7f9      	b.n	800858c <strncmp+0x1c>

08008598 <__ascii_wctomb>:
 8008598:	b149      	cbz	r1, 80085ae <__ascii_wctomb+0x16>
 800859a:	2aff      	cmp	r2, #255	; 0xff
 800859c:	bf85      	ittet	hi
 800859e:	238a      	movhi	r3, #138	; 0x8a
 80085a0:	6003      	strhi	r3, [r0, #0]
 80085a2:	700a      	strbls	r2, [r1, #0]
 80085a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80085a8:	bf98      	it	ls
 80085aa:	2001      	movls	r0, #1
 80085ac:	4770      	bx	lr
 80085ae:	4608      	mov	r0, r1
 80085b0:	4770      	bx	lr
	...

080085b4 <__assert_func>:
 80085b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085b6:	4614      	mov	r4, r2
 80085b8:	461a      	mov	r2, r3
 80085ba:	4b09      	ldr	r3, [pc, #36]	; (80085e0 <__assert_func+0x2c>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4605      	mov	r5, r0
 80085c0:	68d8      	ldr	r0, [r3, #12]
 80085c2:	b14c      	cbz	r4, 80085d8 <__assert_func+0x24>
 80085c4:	4b07      	ldr	r3, [pc, #28]	; (80085e4 <__assert_func+0x30>)
 80085c6:	9100      	str	r1, [sp, #0]
 80085c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085cc:	4906      	ldr	r1, [pc, #24]	; (80085e8 <__assert_func+0x34>)
 80085ce:	462b      	mov	r3, r5
 80085d0:	f000 f80e 	bl	80085f0 <fiprintf>
 80085d4:	f000 fa8c 	bl	8008af0 <abort>
 80085d8:	4b04      	ldr	r3, [pc, #16]	; (80085ec <__assert_func+0x38>)
 80085da:	461c      	mov	r4, r3
 80085dc:	e7f3      	b.n	80085c6 <__assert_func+0x12>
 80085de:	bf00      	nop
 80085e0:	2000000c 	.word	0x2000000c
 80085e4:	0800958d 	.word	0x0800958d
 80085e8:	0800959a 	.word	0x0800959a
 80085ec:	080095c8 	.word	0x080095c8

080085f0 <fiprintf>:
 80085f0:	b40e      	push	{r1, r2, r3}
 80085f2:	b503      	push	{r0, r1, lr}
 80085f4:	4601      	mov	r1, r0
 80085f6:	ab03      	add	r3, sp, #12
 80085f8:	4805      	ldr	r0, [pc, #20]	; (8008610 <fiprintf+0x20>)
 80085fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80085fe:	6800      	ldr	r0, [r0, #0]
 8008600:	9301      	str	r3, [sp, #4]
 8008602:	f000 f885 	bl	8008710 <_vfiprintf_r>
 8008606:	b002      	add	sp, #8
 8008608:	f85d eb04 	ldr.w	lr, [sp], #4
 800860c:	b003      	add	sp, #12
 800860e:	4770      	bx	lr
 8008610:	2000000c 	.word	0x2000000c

08008614 <memmove>:
 8008614:	4288      	cmp	r0, r1
 8008616:	b510      	push	{r4, lr}
 8008618:	eb01 0402 	add.w	r4, r1, r2
 800861c:	d902      	bls.n	8008624 <memmove+0x10>
 800861e:	4284      	cmp	r4, r0
 8008620:	4623      	mov	r3, r4
 8008622:	d807      	bhi.n	8008634 <memmove+0x20>
 8008624:	1e43      	subs	r3, r0, #1
 8008626:	42a1      	cmp	r1, r4
 8008628:	d008      	beq.n	800863c <memmove+0x28>
 800862a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800862e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008632:	e7f8      	b.n	8008626 <memmove+0x12>
 8008634:	4402      	add	r2, r0
 8008636:	4601      	mov	r1, r0
 8008638:	428a      	cmp	r2, r1
 800863a:	d100      	bne.n	800863e <memmove+0x2a>
 800863c:	bd10      	pop	{r4, pc}
 800863e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008642:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008646:	e7f7      	b.n	8008638 <memmove+0x24>

08008648 <__malloc_lock>:
 8008648:	4801      	ldr	r0, [pc, #4]	; (8008650 <__malloc_lock+0x8>)
 800864a:	f000 bc11 	b.w	8008e70 <__retarget_lock_acquire_recursive>
 800864e:	bf00      	nop
 8008650:	200003d8 	.word	0x200003d8

08008654 <__malloc_unlock>:
 8008654:	4801      	ldr	r0, [pc, #4]	; (800865c <__malloc_unlock+0x8>)
 8008656:	f000 bc0c 	b.w	8008e72 <__retarget_lock_release_recursive>
 800865a:	bf00      	nop
 800865c:	200003d8 	.word	0x200003d8

08008660 <_realloc_r>:
 8008660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008664:	4680      	mov	r8, r0
 8008666:	4614      	mov	r4, r2
 8008668:	460e      	mov	r6, r1
 800866a:	b921      	cbnz	r1, 8008676 <_realloc_r+0x16>
 800866c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008670:	4611      	mov	r1, r2
 8008672:	f7ff bd93 	b.w	800819c <_malloc_r>
 8008676:	b92a      	cbnz	r2, 8008684 <_realloc_r+0x24>
 8008678:	f7ff fd24 	bl	80080c4 <_free_r>
 800867c:	4625      	mov	r5, r4
 800867e:	4628      	mov	r0, r5
 8008680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008684:	f000 fc5c 	bl	8008f40 <_malloc_usable_size_r>
 8008688:	4284      	cmp	r4, r0
 800868a:	4607      	mov	r7, r0
 800868c:	d802      	bhi.n	8008694 <_realloc_r+0x34>
 800868e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008692:	d812      	bhi.n	80086ba <_realloc_r+0x5a>
 8008694:	4621      	mov	r1, r4
 8008696:	4640      	mov	r0, r8
 8008698:	f7ff fd80 	bl	800819c <_malloc_r>
 800869c:	4605      	mov	r5, r0
 800869e:	2800      	cmp	r0, #0
 80086a0:	d0ed      	beq.n	800867e <_realloc_r+0x1e>
 80086a2:	42bc      	cmp	r4, r7
 80086a4:	4622      	mov	r2, r4
 80086a6:	4631      	mov	r1, r6
 80086a8:	bf28      	it	cs
 80086aa:	463a      	movcs	r2, r7
 80086ac:	f7ff f824 	bl	80076f8 <memcpy>
 80086b0:	4631      	mov	r1, r6
 80086b2:	4640      	mov	r0, r8
 80086b4:	f7ff fd06 	bl	80080c4 <_free_r>
 80086b8:	e7e1      	b.n	800867e <_realloc_r+0x1e>
 80086ba:	4635      	mov	r5, r6
 80086bc:	e7df      	b.n	800867e <_realloc_r+0x1e>

080086be <__sfputc_r>:
 80086be:	6893      	ldr	r3, [r2, #8]
 80086c0:	3b01      	subs	r3, #1
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	b410      	push	{r4}
 80086c6:	6093      	str	r3, [r2, #8]
 80086c8:	da08      	bge.n	80086dc <__sfputc_r+0x1e>
 80086ca:	6994      	ldr	r4, [r2, #24]
 80086cc:	42a3      	cmp	r3, r4
 80086ce:	db01      	blt.n	80086d4 <__sfputc_r+0x16>
 80086d0:	290a      	cmp	r1, #10
 80086d2:	d103      	bne.n	80086dc <__sfputc_r+0x1e>
 80086d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d8:	f000 b94a 	b.w	8008970 <__swbuf_r>
 80086dc:	6813      	ldr	r3, [r2, #0]
 80086de:	1c58      	adds	r0, r3, #1
 80086e0:	6010      	str	r0, [r2, #0]
 80086e2:	7019      	strb	r1, [r3, #0]
 80086e4:	4608      	mov	r0, r1
 80086e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <__sfputs_r>:
 80086ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ee:	4606      	mov	r6, r0
 80086f0:	460f      	mov	r7, r1
 80086f2:	4614      	mov	r4, r2
 80086f4:	18d5      	adds	r5, r2, r3
 80086f6:	42ac      	cmp	r4, r5
 80086f8:	d101      	bne.n	80086fe <__sfputs_r+0x12>
 80086fa:	2000      	movs	r0, #0
 80086fc:	e007      	b.n	800870e <__sfputs_r+0x22>
 80086fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008702:	463a      	mov	r2, r7
 8008704:	4630      	mov	r0, r6
 8008706:	f7ff ffda 	bl	80086be <__sfputc_r>
 800870a:	1c43      	adds	r3, r0, #1
 800870c:	d1f3      	bne.n	80086f6 <__sfputs_r+0xa>
 800870e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008710 <_vfiprintf_r>:
 8008710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	460d      	mov	r5, r1
 8008716:	b09d      	sub	sp, #116	; 0x74
 8008718:	4614      	mov	r4, r2
 800871a:	4698      	mov	r8, r3
 800871c:	4606      	mov	r6, r0
 800871e:	b118      	cbz	r0, 8008728 <_vfiprintf_r+0x18>
 8008720:	6983      	ldr	r3, [r0, #24]
 8008722:	b90b      	cbnz	r3, 8008728 <_vfiprintf_r+0x18>
 8008724:	f000 fb06 	bl	8008d34 <__sinit>
 8008728:	4b89      	ldr	r3, [pc, #548]	; (8008950 <_vfiprintf_r+0x240>)
 800872a:	429d      	cmp	r5, r3
 800872c:	d11b      	bne.n	8008766 <_vfiprintf_r+0x56>
 800872e:	6875      	ldr	r5, [r6, #4]
 8008730:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008732:	07d9      	lsls	r1, r3, #31
 8008734:	d405      	bmi.n	8008742 <_vfiprintf_r+0x32>
 8008736:	89ab      	ldrh	r3, [r5, #12]
 8008738:	059a      	lsls	r2, r3, #22
 800873a:	d402      	bmi.n	8008742 <_vfiprintf_r+0x32>
 800873c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800873e:	f000 fb97 	bl	8008e70 <__retarget_lock_acquire_recursive>
 8008742:	89ab      	ldrh	r3, [r5, #12]
 8008744:	071b      	lsls	r3, r3, #28
 8008746:	d501      	bpl.n	800874c <_vfiprintf_r+0x3c>
 8008748:	692b      	ldr	r3, [r5, #16]
 800874a:	b9eb      	cbnz	r3, 8008788 <_vfiprintf_r+0x78>
 800874c:	4629      	mov	r1, r5
 800874e:	4630      	mov	r0, r6
 8008750:	f000 f960 	bl	8008a14 <__swsetup_r>
 8008754:	b1c0      	cbz	r0, 8008788 <_vfiprintf_r+0x78>
 8008756:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008758:	07dc      	lsls	r4, r3, #31
 800875a:	d50e      	bpl.n	800877a <_vfiprintf_r+0x6a>
 800875c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008760:	b01d      	add	sp, #116	; 0x74
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008766:	4b7b      	ldr	r3, [pc, #492]	; (8008954 <_vfiprintf_r+0x244>)
 8008768:	429d      	cmp	r5, r3
 800876a:	d101      	bne.n	8008770 <_vfiprintf_r+0x60>
 800876c:	68b5      	ldr	r5, [r6, #8]
 800876e:	e7df      	b.n	8008730 <_vfiprintf_r+0x20>
 8008770:	4b79      	ldr	r3, [pc, #484]	; (8008958 <_vfiprintf_r+0x248>)
 8008772:	429d      	cmp	r5, r3
 8008774:	bf08      	it	eq
 8008776:	68f5      	ldreq	r5, [r6, #12]
 8008778:	e7da      	b.n	8008730 <_vfiprintf_r+0x20>
 800877a:	89ab      	ldrh	r3, [r5, #12]
 800877c:	0598      	lsls	r0, r3, #22
 800877e:	d4ed      	bmi.n	800875c <_vfiprintf_r+0x4c>
 8008780:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008782:	f000 fb76 	bl	8008e72 <__retarget_lock_release_recursive>
 8008786:	e7e9      	b.n	800875c <_vfiprintf_r+0x4c>
 8008788:	2300      	movs	r3, #0
 800878a:	9309      	str	r3, [sp, #36]	; 0x24
 800878c:	2320      	movs	r3, #32
 800878e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008792:	f8cd 800c 	str.w	r8, [sp, #12]
 8008796:	2330      	movs	r3, #48	; 0x30
 8008798:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800895c <_vfiprintf_r+0x24c>
 800879c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087a0:	f04f 0901 	mov.w	r9, #1
 80087a4:	4623      	mov	r3, r4
 80087a6:	469a      	mov	sl, r3
 80087a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087ac:	b10a      	cbz	r2, 80087b2 <_vfiprintf_r+0xa2>
 80087ae:	2a25      	cmp	r2, #37	; 0x25
 80087b0:	d1f9      	bne.n	80087a6 <_vfiprintf_r+0x96>
 80087b2:	ebba 0b04 	subs.w	fp, sl, r4
 80087b6:	d00b      	beq.n	80087d0 <_vfiprintf_r+0xc0>
 80087b8:	465b      	mov	r3, fp
 80087ba:	4622      	mov	r2, r4
 80087bc:	4629      	mov	r1, r5
 80087be:	4630      	mov	r0, r6
 80087c0:	f7ff ff94 	bl	80086ec <__sfputs_r>
 80087c4:	3001      	adds	r0, #1
 80087c6:	f000 80aa 	beq.w	800891e <_vfiprintf_r+0x20e>
 80087ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087cc:	445a      	add	r2, fp
 80087ce:	9209      	str	r2, [sp, #36]	; 0x24
 80087d0:	f89a 3000 	ldrb.w	r3, [sl]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 80a2 	beq.w	800891e <_vfiprintf_r+0x20e>
 80087da:	2300      	movs	r3, #0
 80087dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80087e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087e4:	f10a 0a01 	add.w	sl, sl, #1
 80087e8:	9304      	str	r3, [sp, #16]
 80087ea:	9307      	str	r3, [sp, #28]
 80087ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087f0:	931a      	str	r3, [sp, #104]	; 0x68
 80087f2:	4654      	mov	r4, sl
 80087f4:	2205      	movs	r2, #5
 80087f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087fa:	4858      	ldr	r0, [pc, #352]	; (800895c <_vfiprintf_r+0x24c>)
 80087fc:	f7f7 fcf8 	bl	80001f0 <memchr>
 8008800:	9a04      	ldr	r2, [sp, #16]
 8008802:	b9d8      	cbnz	r0, 800883c <_vfiprintf_r+0x12c>
 8008804:	06d1      	lsls	r1, r2, #27
 8008806:	bf44      	itt	mi
 8008808:	2320      	movmi	r3, #32
 800880a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800880e:	0713      	lsls	r3, r2, #28
 8008810:	bf44      	itt	mi
 8008812:	232b      	movmi	r3, #43	; 0x2b
 8008814:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008818:	f89a 3000 	ldrb.w	r3, [sl]
 800881c:	2b2a      	cmp	r3, #42	; 0x2a
 800881e:	d015      	beq.n	800884c <_vfiprintf_r+0x13c>
 8008820:	9a07      	ldr	r2, [sp, #28]
 8008822:	4654      	mov	r4, sl
 8008824:	2000      	movs	r0, #0
 8008826:	f04f 0c0a 	mov.w	ip, #10
 800882a:	4621      	mov	r1, r4
 800882c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008830:	3b30      	subs	r3, #48	; 0x30
 8008832:	2b09      	cmp	r3, #9
 8008834:	d94e      	bls.n	80088d4 <_vfiprintf_r+0x1c4>
 8008836:	b1b0      	cbz	r0, 8008866 <_vfiprintf_r+0x156>
 8008838:	9207      	str	r2, [sp, #28]
 800883a:	e014      	b.n	8008866 <_vfiprintf_r+0x156>
 800883c:	eba0 0308 	sub.w	r3, r0, r8
 8008840:	fa09 f303 	lsl.w	r3, r9, r3
 8008844:	4313      	orrs	r3, r2
 8008846:	9304      	str	r3, [sp, #16]
 8008848:	46a2      	mov	sl, r4
 800884a:	e7d2      	b.n	80087f2 <_vfiprintf_r+0xe2>
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	1d19      	adds	r1, r3, #4
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	9103      	str	r1, [sp, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	bfbb      	ittet	lt
 8008858:	425b      	neglt	r3, r3
 800885a:	f042 0202 	orrlt.w	r2, r2, #2
 800885e:	9307      	strge	r3, [sp, #28]
 8008860:	9307      	strlt	r3, [sp, #28]
 8008862:	bfb8      	it	lt
 8008864:	9204      	strlt	r2, [sp, #16]
 8008866:	7823      	ldrb	r3, [r4, #0]
 8008868:	2b2e      	cmp	r3, #46	; 0x2e
 800886a:	d10c      	bne.n	8008886 <_vfiprintf_r+0x176>
 800886c:	7863      	ldrb	r3, [r4, #1]
 800886e:	2b2a      	cmp	r3, #42	; 0x2a
 8008870:	d135      	bne.n	80088de <_vfiprintf_r+0x1ce>
 8008872:	9b03      	ldr	r3, [sp, #12]
 8008874:	1d1a      	adds	r2, r3, #4
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	9203      	str	r2, [sp, #12]
 800887a:	2b00      	cmp	r3, #0
 800887c:	bfb8      	it	lt
 800887e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008882:	3402      	adds	r4, #2
 8008884:	9305      	str	r3, [sp, #20]
 8008886:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800896c <_vfiprintf_r+0x25c>
 800888a:	7821      	ldrb	r1, [r4, #0]
 800888c:	2203      	movs	r2, #3
 800888e:	4650      	mov	r0, sl
 8008890:	f7f7 fcae 	bl	80001f0 <memchr>
 8008894:	b140      	cbz	r0, 80088a8 <_vfiprintf_r+0x198>
 8008896:	2340      	movs	r3, #64	; 0x40
 8008898:	eba0 000a 	sub.w	r0, r0, sl
 800889c:	fa03 f000 	lsl.w	r0, r3, r0
 80088a0:	9b04      	ldr	r3, [sp, #16]
 80088a2:	4303      	orrs	r3, r0
 80088a4:	3401      	adds	r4, #1
 80088a6:	9304      	str	r3, [sp, #16]
 80088a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ac:	482c      	ldr	r0, [pc, #176]	; (8008960 <_vfiprintf_r+0x250>)
 80088ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088b2:	2206      	movs	r2, #6
 80088b4:	f7f7 fc9c 	bl	80001f0 <memchr>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d03f      	beq.n	800893c <_vfiprintf_r+0x22c>
 80088bc:	4b29      	ldr	r3, [pc, #164]	; (8008964 <_vfiprintf_r+0x254>)
 80088be:	bb1b      	cbnz	r3, 8008908 <_vfiprintf_r+0x1f8>
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	3307      	adds	r3, #7
 80088c4:	f023 0307 	bic.w	r3, r3, #7
 80088c8:	3308      	adds	r3, #8
 80088ca:	9303      	str	r3, [sp, #12]
 80088cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ce:	443b      	add	r3, r7
 80088d0:	9309      	str	r3, [sp, #36]	; 0x24
 80088d2:	e767      	b.n	80087a4 <_vfiprintf_r+0x94>
 80088d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088d8:	460c      	mov	r4, r1
 80088da:	2001      	movs	r0, #1
 80088dc:	e7a5      	b.n	800882a <_vfiprintf_r+0x11a>
 80088de:	2300      	movs	r3, #0
 80088e0:	3401      	adds	r4, #1
 80088e2:	9305      	str	r3, [sp, #20]
 80088e4:	4619      	mov	r1, r3
 80088e6:	f04f 0c0a 	mov.w	ip, #10
 80088ea:	4620      	mov	r0, r4
 80088ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088f0:	3a30      	subs	r2, #48	; 0x30
 80088f2:	2a09      	cmp	r2, #9
 80088f4:	d903      	bls.n	80088fe <_vfiprintf_r+0x1ee>
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d0c5      	beq.n	8008886 <_vfiprintf_r+0x176>
 80088fa:	9105      	str	r1, [sp, #20]
 80088fc:	e7c3      	b.n	8008886 <_vfiprintf_r+0x176>
 80088fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008902:	4604      	mov	r4, r0
 8008904:	2301      	movs	r3, #1
 8008906:	e7f0      	b.n	80088ea <_vfiprintf_r+0x1da>
 8008908:	ab03      	add	r3, sp, #12
 800890a:	9300      	str	r3, [sp, #0]
 800890c:	462a      	mov	r2, r5
 800890e:	4b16      	ldr	r3, [pc, #88]	; (8008968 <_vfiprintf_r+0x258>)
 8008910:	a904      	add	r1, sp, #16
 8008912:	4630      	mov	r0, r6
 8008914:	f7fc f83a 	bl	800498c <_printf_float>
 8008918:	4607      	mov	r7, r0
 800891a:	1c78      	adds	r0, r7, #1
 800891c:	d1d6      	bne.n	80088cc <_vfiprintf_r+0x1bc>
 800891e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008920:	07d9      	lsls	r1, r3, #31
 8008922:	d405      	bmi.n	8008930 <_vfiprintf_r+0x220>
 8008924:	89ab      	ldrh	r3, [r5, #12]
 8008926:	059a      	lsls	r2, r3, #22
 8008928:	d402      	bmi.n	8008930 <_vfiprintf_r+0x220>
 800892a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800892c:	f000 faa1 	bl	8008e72 <__retarget_lock_release_recursive>
 8008930:	89ab      	ldrh	r3, [r5, #12]
 8008932:	065b      	lsls	r3, r3, #25
 8008934:	f53f af12 	bmi.w	800875c <_vfiprintf_r+0x4c>
 8008938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800893a:	e711      	b.n	8008760 <_vfiprintf_r+0x50>
 800893c:	ab03      	add	r3, sp, #12
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	462a      	mov	r2, r5
 8008942:	4b09      	ldr	r3, [pc, #36]	; (8008968 <_vfiprintf_r+0x258>)
 8008944:	a904      	add	r1, sp, #16
 8008946:	4630      	mov	r0, r6
 8008948:	f7fc fac4 	bl	8004ed4 <_printf_i>
 800894c:	e7e4      	b.n	8008918 <_vfiprintf_r+0x208>
 800894e:	bf00      	nop
 8008950:	080095ec 	.word	0x080095ec
 8008954:	0800960c 	.word	0x0800960c
 8008958:	080095cc 	.word	0x080095cc
 800895c:	0800957c 	.word	0x0800957c
 8008960:	08009586 	.word	0x08009586
 8008964:	0800498d 	.word	0x0800498d
 8008968:	080086ed 	.word	0x080086ed
 800896c:	08009582 	.word	0x08009582

08008970 <__swbuf_r>:
 8008970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008972:	460e      	mov	r6, r1
 8008974:	4614      	mov	r4, r2
 8008976:	4605      	mov	r5, r0
 8008978:	b118      	cbz	r0, 8008982 <__swbuf_r+0x12>
 800897a:	6983      	ldr	r3, [r0, #24]
 800897c:	b90b      	cbnz	r3, 8008982 <__swbuf_r+0x12>
 800897e:	f000 f9d9 	bl	8008d34 <__sinit>
 8008982:	4b21      	ldr	r3, [pc, #132]	; (8008a08 <__swbuf_r+0x98>)
 8008984:	429c      	cmp	r4, r3
 8008986:	d12b      	bne.n	80089e0 <__swbuf_r+0x70>
 8008988:	686c      	ldr	r4, [r5, #4]
 800898a:	69a3      	ldr	r3, [r4, #24]
 800898c:	60a3      	str	r3, [r4, #8]
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	071a      	lsls	r2, r3, #28
 8008992:	d52f      	bpl.n	80089f4 <__swbuf_r+0x84>
 8008994:	6923      	ldr	r3, [r4, #16]
 8008996:	b36b      	cbz	r3, 80089f4 <__swbuf_r+0x84>
 8008998:	6923      	ldr	r3, [r4, #16]
 800899a:	6820      	ldr	r0, [r4, #0]
 800899c:	1ac0      	subs	r0, r0, r3
 800899e:	6963      	ldr	r3, [r4, #20]
 80089a0:	b2f6      	uxtb	r6, r6
 80089a2:	4283      	cmp	r3, r0
 80089a4:	4637      	mov	r7, r6
 80089a6:	dc04      	bgt.n	80089b2 <__swbuf_r+0x42>
 80089a8:	4621      	mov	r1, r4
 80089aa:	4628      	mov	r0, r5
 80089ac:	f000 f92e 	bl	8008c0c <_fflush_r>
 80089b0:	bb30      	cbnz	r0, 8008a00 <__swbuf_r+0x90>
 80089b2:	68a3      	ldr	r3, [r4, #8]
 80089b4:	3b01      	subs	r3, #1
 80089b6:	60a3      	str	r3, [r4, #8]
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	1c5a      	adds	r2, r3, #1
 80089bc:	6022      	str	r2, [r4, #0]
 80089be:	701e      	strb	r6, [r3, #0]
 80089c0:	6963      	ldr	r3, [r4, #20]
 80089c2:	3001      	adds	r0, #1
 80089c4:	4283      	cmp	r3, r0
 80089c6:	d004      	beq.n	80089d2 <__swbuf_r+0x62>
 80089c8:	89a3      	ldrh	r3, [r4, #12]
 80089ca:	07db      	lsls	r3, r3, #31
 80089cc:	d506      	bpl.n	80089dc <__swbuf_r+0x6c>
 80089ce:	2e0a      	cmp	r6, #10
 80089d0:	d104      	bne.n	80089dc <__swbuf_r+0x6c>
 80089d2:	4621      	mov	r1, r4
 80089d4:	4628      	mov	r0, r5
 80089d6:	f000 f919 	bl	8008c0c <_fflush_r>
 80089da:	b988      	cbnz	r0, 8008a00 <__swbuf_r+0x90>
 80089dc:	4638      	mov	r0, r7
 80089de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e0:	4b0a      	ldr	r3, [pc, #40]	; (8008a0c <__swbuf_r+0x9c>)
 80089e2:	429c      	cmp	r4, r3
 80089e4:	d101      	bne.n	80089ea <__swbuf_r+0x7a>
 80089e6:	68ac      	ldr	r4, [r5, #8]
 80089e8:	e7cf      	b.n	800898a <__swbuf_r+0x1a>
 80089ea:	4b09      	ldr	r3, [pc, #36]	; (8008a10 <__swbuf_r+0xa0>)
 80089ec:	429c      	cmp	r4, r3
 80089ee:	bf08      	it	eq
 80089f0:	68ec      	ldreq	r4, [r5, #12]
 80089f2:	e7ca      	b.n	800898a <__swbuf_r+0x1a>
 80089f4:	4621      	mov	r1, r4
 80089f6:	4628      	mov	r0, r5
 80089f8:	f000 f80c 	bl	8008a14 <__swsetup_r>
 80089fc:	2800      	cmp	r0, #0
 80089fe:	d0cb      	beq.n	8008998 <__swbuf_r+0x28>
 8008a00:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008a04:	e7ea      	b.n	80089dc <__swbuf_r+0x6c>
 8008a06:	bf00      	nop
 8008a08:	080095ec 	.word	0x080095ec
 8008a0c:	0800960c 	.word	0x0800960c
 8008a10:	080095cc 	.word	0x080095cc

08008a14 <__swsetup_r>:
 8008a14:	4b32      	ldr	r3, [pc, #200]	; (8008ae0 <__swsetup_r+0xcc>)
 8008a16:	b570      	push	{r4, r5, r6, lr}
 8008a18:	681d      	ldr	r5, [r3, #0]
 8008a1a:	4606      	mov	r6, r0
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	b125      	cbz	r5, 8008a2a <__swsetup_r+0x16>
 8008a20:	69ab      	ldr	r3, [r5, #24]
 8008a22:	b913      	cbnz	r3, 8008a2a <__swsetup_r+0x16>
 8008a24:	4628      	mov	r0, r5
 8008a26:	f000 f985 	bl	8008d34 <__sinit>
 8008a2a:	4b2e      	ldr	r3, [pc, #184]	; (8008ae4 <__swsetup_r+0xd0>)
 8008a2c:	429c      	cmp	r4, r3
 8008a2e:	d10f      	bne.n	8008a50 <__swsetup_r+0x3c>
 8008a30:	686c      	ldr	r4, [r5, #4]
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a38:	0719      	lsls	r1, r3, #28
 8008a3a:	d42c      	bmi.n	8008a96 <__swsetup_r+0x82>
 8008a3c:	06dd      	lsls	r5, r3, #27
 8008a3e:	d411      	bmi.n	8008a64 <__swsetup_r+0x50>
 8008a40:	2309      	movs	r3, #9
 8008a42:	6033      	str	r3, [r6, #0]
 8008a44:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a4e:	e03e      	b.n	8008ace <__swsetup_r+0xba>
 8008a50:	4b25      	ldr	r3, [pc, #148]	; (8008ae8 <__swsetup_r+0xd4>)
 8008a52:	429c      	cmp	r4, r3
 8008a54:	d101      	bne.n	8008a5a <__swsetup_r+0x46>
 8008a56:	68ac      	ldr	r4, [r5, #8]
 8008a58:	e7eb      	b.n	8008a32 <__swsetup_r+0x1e>
 8008a5a:	4b24      	ldr	r3, [pc, #144]	; (8008aec <__swsetup_r+0xd8>)
 8008a5c:	429c      	cmp	r4, r3
 8008a5e:	bf08      	it	eq
 8008a60:	68ec      	ldreq	r4, [r5, #12]
 8008a62:	e7e6      	b.n	8008a32 <__swsetup_r+0x1e>
 8008a64:	0758      	lsls	r0, r3, #29
 8008a66:	d512      	bpl.n	8008a8e <__swsetup_r+0x7a>
 8008a68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a6a:	b141      	cbz	r1, 8008a7e <__swsetup_r+0x6a>
 8008a6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a70:	4299      	cmp	r1, r3
 8008a72:	d002      	beq.n	8008a7a <__swsetup_r+0x66>
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff fb25 	bl	80080c4 <_free_r>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	6363      	str	r3, [r4, #52]	; 0x34
 8008a7e:	89a3      	ldrh	r3, [r4, #12]
 8008a80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a84:	81a3      	strh	r3, [r4, #12]
 8008a86:	2300      	movs	r3, #0
 8008a88:	6063      	str	r3, [r4, #4]
 8008a8a:	6923      	ldr	r3, [r4, #16]
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	f043 0308 	orr.w	r3, r3, #8
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	6923      	ldr	r3, [r4, #16]
 8008a98:	b94b      	cbnz	r3, 8008aae <__swsetup_r+0x9a>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008aa4:	d003      	beq.n	8008aae <__swsetup_r+0x9a>
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	f000 fa09 	bl	8008ec0 <__smakebuf_r>
 8008aae:	89a0      	ldrh	r0, [r4, #12]
 8008ab0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ab4:	f010 0301 	ands.w	r3, r0, #1
 8008ab8:	d00a      	beq.n	8008ad0 <__swsetup_r+0xbc>
 8008aba:	2300      	movs	r3, #0
 8008abc:	60a3      	str	r3, [r4, #8]
 8008abe:	6963      	ldr	r3, [r4, #20]
 8008ac0:	425b      	negs	r3, r3
 8008ac2:	61a3      	str	r3, [r4, #24]
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	b943      	cbnz	r3, 8008ada <__swsetup_r+0xc6>
 8008ac8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008acc:	d1ba      	bne.n	8008a44 <__swsetup_r+0x30>
 8008ace:	bd70      	pop	{r4, r5, r6, pc}
 8008ad0:	0781      	lsls	r1, r0, #30
 8008ad2:	bf58      	it	pl
 8008ad4:	6963      	ldrpl	r3, [r4, #20]
 8008ad6:	60a3      	str	r3, [r4, #8]
 8008ad8:	e7f4      	b.n	8008ac4 <__swsetup_r+0xb0>
 8008ada:	2000      	movs	r0, #0
 8008adc:	e7f7      	b.n	8008ace <__swsetup_r+0xba>
 8008ade:	bf00      	nop
 8008ae0:	2000000c 	.word	0x2000000c
 8008ae4:	080095ec 	.word	0x080095ec
 8008ae8:	0800960c 	.word	0x0800960c
 8008aec:	080095cc 	.word	0x080095cc

08008af0 <abort>:
 8008af0:	b508      	push	{r3, lr}
 8008af2:	2006      	movs	r0, #6
 8008af4:	f000 fa54 	bl	8008fa0 <raise>
 8008af8:	2001      	movs	r0, #1
 8008afa:	f7f9 f859 	bl	8001bb0 <_exit>
	...

08008b00 <__sflush_r>:
 8008b00:	898a      	ldrh	r2, [r1, #12]
 8008b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b06:	4605      	mov	r5, r0
 8008b08:	0710      	lsls	r0, r2, #28
 8008b0a:	460c      	mov	r4, r1
 8008b0c:	d458      	bmi.n	8008bc0 <__sflush_r+0xc0>
 8008b0e:	684b      	ldr	r3, [r1, #4]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	dc05      	bgt.n	8008b20 <__sflush_r+0x20>
 8008b14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dc02      	bgt.n	8008b20 <__sflush_r+0x20>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	d0f9      	beq.n	8008b1a <__sflush_r+0x1a>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b2c:	682f      	ldr	r7, [r5, #0]
 8008b2e:	602b      	str	r3, [r5, #0]
 8008b30:	d032      	beq.n	8008b98 <__sflush_r+0x98>
 8008b32:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b34:	89a3      	ldrh	r3, [r4, #12]
 8008b36:	075a      	lsls	r2, r3, #29
 8008b38:	d505      	bpl.n	8008b46 <__sflush_r+0x46>
 8008b3a:	6863      	ldr	r3, [r4, #4]
 8008b3c:	1ac0      	subs	r0, r0, r3
 8008b3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b40:	b10b      	cbz	r3, 8008b46 <__sflush_r+0x46>
 8008b42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b44:	1ac0      	subs	r0, r0, r3
 8008b46:	2300      	movs	r3, #0
 8008b48:	4602      	mov	r2, r0
 8008b4a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b4c:	6a21      	ldr	r1, [r4, #32]
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b0      	blx	r6
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	89a3      	ldrh	r3, [r4, #12]
 8008b56:	d106      	bne.n	8008b66 <__sflush_r+0x66>
 8008b58:	6829      	ldr	r1, [r5, #0]
 8008b5a:	291d      	cmp	r1, #29
 8008b5c:	d82c      	bhi.n	8008bb8 <__sflush_r+0xb8>
 8008b5e:	4a2a      	ldr	r2, [pc, #168]	; (8008c08 <__sflush_r+0x108>)
 8008b60:	40ca      	lsrs	r2, r1
 8008b62:	07d6      	lsls	r6, r2, #31
 8008b64:	d528      	bpl.n	8008bb8 <__sflush_r+0xb8>
 8008b66:	2200      	movs	r2, #0
 8008b68:	6062      	str	r2, [r4, #4]
 8008b6a:	04d9      	lsls	r1, r3, #19
 8008b6c:	6922      	ldr	r2, [r4, #16]
 8008b6e:	6022      	str	r2, [r4, #0]
 8008b70:	d504      	bpl.n	8008b7c <__sflush_r+0x7c>
 8008b72:	1c42      	adds	r2, r0, #1
 8008b74:	d101      	bne.n	8008b7a <__sflush_r+0x7a>
 8008b76:	682b      	ldr	r3, [r5, #0]
 8008b78:	b903      	cbnz	r3, 8008b7c <__sflush_r+0x7c>
 8008b7a:	6560      	str	r0, [r4, #84]	; 0x54
 8008b7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b7e:	602f      	str	r7, [r5, #0]
 8008b80:	2900      	cmp	r1, #0
 8008b82:	d0ca      	beq.n	8008b1a <__sflush_r+0x1a>
 8008b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b88:	4299      	cmp	r1, r3
 8008b8a:	d002      	beq.n	8008b92 <__sflush_r+0x92>
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	f7ff fa99 	bl	80080c4 <_free_r>
 8008b92:	2000      	movs	r0, #0
 8008b94:	6360      	str	r0, [r4, #52]	; 0x34
 8008b96:	e7c1      	b.n	8008b1c <__sflush_r+0x1c>
 8008b98:	6a21      	ldr	r1, [r4, #32]
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	4628      	mov	r0, r5
 8008b9e:	47b0      	blx	r6
 8008ba0:	1c41      	adds	r1, r0, #1
 8008ba2:	d1c7      	bne.n	8008b34 <__sflush_r+0x34>
 8008ba4:	682b      	ldr	r3, [r5, #0]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0c4      	beq.n	8008b34 <__sflush_r+0x34>
 8008baa:	2b1d      	cmp	r3, #29
 8008bac:	d001      	beq.n	8008bb2 <__sflush_r+0xb2>
 8008bae:	2b16      	cmp	r3, #22
 8008bb0:	d101      	bne.n	8008bb6 <__sflush_r+0xb6>
 8008bb2:	602f      	str	r7, [r5, #0]
 8008bb4:	e7b1      	b.n	8008b1a <__sflush_r+0x1a>
 8008bb6:	89a3      	ldrh	r3, [r4, #12]
 8008bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bbc:	81a3      	strh	r3, [r4, #12]
 8008bbe:	e7ad      	b.n	8008b1c <__sflush_r+0x1c>
 8008bc0:	690f      	ldr	r7, [r1, #16]
 8008bc2:	2f00      	cmp	r7, #0
 8008bc4:	d0a9      	beq.n	8008b1a <__sflush_r+0x1a>
 8008bc6:	0793      	lsls	r3, r2, #30
 8008bc8:	680e      	ldr	r6, [r1, #0]
 8008bca:	bf08      	it	eq
 8008bcc:	694b      	ldreq	r3, [r1, #20]
 8008bce:	600f      	str	r7, [r1, #0]
 8008bd0:	bf18      	it	ne
 8008bd2:	2300      	movne	r3, #0
 8008bd4:	eba6 0807 	sub.w	r8, r6, r7
 8008bd8:	608b      	str	r3, [r1, #8]
 8008bda:	f1b8 0f00 	cmp.w	r8, #0
 8008bde:	dd9c      	ble.n	8008b1a <__sflush_r+0x1a>
 8008be0:	6a21      	ldr	r1, [r4, #32]
 8008be2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008be4:	4643      	mov	r3, r8
 8008be6:	463a      	mov	r2, r7
 8008be8:	4628      	mov	r0, r5
 8008bea:	47b0      	blx	r6
 8008bec:	2800      	cmp	r0, #0
 8008bee:	dc06      	bgt.n	8008bfe <__sflush_r+0xfe>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bfc:	e78e      	b.n	8008b1c <__sflush_r+0x1c>
 8008bfe:	4407      	add	r7, r0
 8008c00:	eba8 0800 	sub.w	r8, r8, r0
 8008c04:	e7e9      	b.n	8008bda <__sflush_r+0xda>
 8008c06:	bf00      	nop
 8008c08:	20400001 	.word	0x20400001

08008c0c <_fflush_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	690b      	ldr	r3, [r1, #16]
 8008c10:	4605      	mov	r5, r0
 8008c12:	460c      	mov	r4, r1
 8008c14:	b913      	cbnz	r3, 8008c1c <_fflush_r+0x10>
 8008c16:	2500      	movs	r5, #0
 8008c18:	4628      	mov	r0, r5
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	b118      	cbz	r0, 8008c26 <_fflush_r+0x1a>
 8008c1e:	6983      	ldr	r3, [r0, #24]
 8008c20:	b90b      	cbnz	r3, 8008c26 <_fflush_r+0x1a>
 8008c22:	f000 f887 	bl	8008d34 <__sinit>
 8008c26:	4b14      	ldr	r3, [pc, #80]	; (8008c78 <_fflush_r+0x6c>)
 8008c28:	429c      	cmp	r4, r3
 8008c2a:	d11b      	bne.n	8008c64 <_fflush_r+0x58>
 8008c2c:	686c      	ldr	r4, [r5, #4]
 8008c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0ef      	beq.n	8008c16 <_fflush_r+0xa>
 8008c36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c38:	07d0      	lsls	r0, r2, #31
 8008c3a:	d404      	bmi.n	8008c46 <_fflush_r+0x3a>
 8008c3c:	0599      	lsls	r1, r3, #22
 8008c3e:	d402      	bmi.n	8008c46 <_fflush_r+0x3a>
 8008c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c42:	f000 f915 	bl	8008e70 <__retarget_lock_acquire_recursive>
 8008c46:	4628      	mov	r0, r5
 8008c48:	4621      	mov	r1, r4
 8008c4a:	f7ff ff59 	bl	8008b00 <__sflush_r>
 8008c4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c50:	07da      	lsls	r2, r3, #31
 8008c52:	4605      	mov	r5, r0
 8008c54:	d4e0      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c56:	89a3      	ldrh	r3, [r4, #12]
 8008c58:	059b      	lsls	r3, r3, #22
 8008c5a:	d4dd      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c5e:	f000 f908 	bl	8008e72 <__retarget_lock_release_recursive>
 8008c62:	e7d9      	b.n	8008c18 <_fflush_r+0xc>
 8008c64:	4b05      	ldr	r3, [pc, #20]	; (8008c7c <_fflush_r+0x70>)
 8008c66:	429c      	cmp	r4, r3
 8008c68:	d101      	bne.n	8008c6e <_fflush_r+0x62>
 8008c6a:	68ac      	ldr	r4, [r5, #8]
 8008c6c:	e7df      	b.n	8008c2e <_fflush_r+0x22>
 8008c6e:	4b04      	ldr	r3, [pc, #16]	; (8008c80 <_fflush_r+0x74>)
 8008c70:	429c      	cmp	r4, r3
 8008c72:	bf08      	it	eq
 8008c74:	68ec      	ldreq	r4, [r5, #12]
 8008c76:	e7da      	b.n	8008c2e <_fflush_r+0x22>
 8008c78:	080095ec 	.word	0x080095ec
 8008c7c:	0800960c 	.word	0x0800960c
 8008c80:	080095cc 	.word	0x080095cc

08008c84 <std>:
 8008c84:	2300      	movs	r3, #0
 8008c86:	b510      	push	{r4, lr}
 8008c88:	4604      	mov	r4, r0
 8008c8a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c92:	6083      	str	r3, [r0, #8]
 8008c94:	8181      	strh	r1, [r0, #12]
 8008c96:	6643      	str	r3, [r0, #100]	; 0x64
 8008c98:	81c2      	strh	r2, [r0, #14]
 8008c9a:	6183      	str	r3, [r0, #24]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	2208      	movs	r2, #8
 8008ca0:	305c      	adds	r0, #92	; 0x5c
 8008ca2:	f7fb fdcb 	bl	800483c <memset>
 8008ca6:	4b05      	ldr	r3, [pc, #20]	; (8008cbc <std+0x38>)
 8008ca8:	6263      	str	r3, [r4, #36]	; 0x24
 8008caa:	4b05      	ldr	r3, [pc, #20]	; (8008cc0 <std+0x3c>)
 8008cac:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cae:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <std+0x40>)
 8008cb0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cb2:	4b05      	ldr	r3, [pc, #20]	; (8008cc8 <std+0x44>)
 8008cb4:	6224      	str	r4, [r4, #32]
 8008cb6:	6323      	str	r3, [r4, #48]	; 0x30
 8008cb8:	bd10      	pop	{r4, pc}
 8008cba:	bf00      	nop
 8008cbc:	08008fd9 	.word	0x08008fd9
 8008cc0:	08008ffb 	.word	0x08008ffb
 8008cc4:	08009033 	.word	0x08009033
 8008cc8:	08009057 	.word	0x08009057

08008ccc <_cleanup_r>:
 8008ccc:	4901      	ldr	r1, [pc, #4]	; (8008cd4 <_cleanup_r+0x8>)
 8008cce:	f000 b8af 	b.w	8008e30 <_fwalk_reent>
 8008cd2:	bf00      	nop
 8008cd4:	08008c0d 	.word	0x08008c0d

08008cd8 <__sfmoreglue>:
 8008cd8:	b570      	push	{r4, r5, r6, lr}
 8008cda:	2268      	movs	r2, #104	; 0x68
 8008cdc:	1e4d      	subs	r5, r1, #1
 8008cde:	4355      	muls	r5, r2
 8008ce0:	460e      	mov	r6, r1
 8008ce2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ce6:	f7ff fa59 	bl	800819c <_malloc_r>
 8008cea:	4604      	mov	r4, r0
 8008cec:	b140      	cbz	r0, 8008d00 <__sfmoreglue+0x28>
 8008cee:	2100      	movs	r1, #0
 8008cf0:	e9c0 1600 	strd	r1, r6, [r0]
 8008cf4:	300c      	adds	r0, #12
 8008cf6:	60a0      	str	r0, [r4, #8]
 8008cf8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cfc:	f7fb fd9e 	bl	800483c <memset>
 8008d00:	4620      	mov	r0, r4
 8008d02:	bd70      	pop	{r4, r5, r6, pc}

08008d04 <__sfp_lock_acquire>:
 8008d04:	4801      	ldr	r0, [pc, #4]	; (8008d0c <__sfp_lock_acquire+0x8>)
 8008d06:	f000 b8b3 	b.w	8008e70 <__retarget_lock_acquire_recursive>
 8008d0a:	bf00      	nop
 8008d0c:	200003d9 	.word	0x200003d9

08008d10 <__sfp_lock_release>:
 8008d10:	4801      	ldr	r0, [pc, #4]	; (8008d18 <__sfp_lock_release+0x8>)
 8008d12:	f000 b8ae 	b.w	8008e72 <__retarget_lock_release_recursive>
 8008d16:	bf00      	nop
 8008d18:	200003d9 	.word	0x200003d9

08008d1c <__sinit_lock_acquire>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	; (8008d24 <__sinit_lock_acquire+0x8>)
 8008d1e:	f000 b8a7 	b.w	8008e70 <__retarget_lock_acquire_recursive>
 8008d22:	bf00      	nop
 8008d24:	200003da 	.word	0x200003da

08008d28 <__sinit_lock_release>:
 8008d28:	4801      	ldr	r0, [pc, #4]	; (8008d30 <__sinit_lock_release+0x8>)
 8008d2a:	f000 b8a2 	b.w	8008e72 <__retarget_lock_release_recursive>
 8008d2e:	bf00      	nop
 8008d30:	200003da 	.word	0x200003da

08008d34 <__sinit>:
 8008d34:	b510      	push	{r4, lr}
 8008d36:	4604      	mov	r4, r0
 8008d38:	f7ff fff0 	bl	8008d1c <__sinit_lock_acquire>
 8008d3c:	69a3      	ldr	r3, [r4, #24]
 8008d3e:	b11b      	cbz	r3, 8008d48 <__sinit+0x14>
 8008d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d44:	f7ff bff0 	b.w	8008d28 <__sinit_lock_release>
 8008d48:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d4c:	6523      	str	r3, [r4, #80]	; 0x50
 8008d4e:	4b13      	ldr	r3, [pc, #76]	; (8008d9c <__sinit+0x68>)
 8008d50:	4a13      	ldr	r2, [pc, #76]	; (8008da0 <__sinit+0x6c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d56:	42a3      	cmp	r3, r4
 8008d58:	bf04      	itt	eq
 8008d5a:	2301      	moveq	r3, #1
 8008d5c:	61a3      	streq	r3, [r4, #24]
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f000 f820 	bl	8008da4 <__sfp>
 8008d64:	6060      	str	r0, [r4, #4]
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 f81c 	bl	8008da4 <__sfp>
 8008d6c:	60a0      	str	r0, [r4, #8]
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f000 f818 	bl	8008da4 <__sfp>
 8008d74:	2200      	movs	r2, #0
 8008d76:	60e0      	str	r0, [r4, #12]
 8008d78:	2104      	movs	r1, #4
 8008d7a:	6860      	ldr	r0, [r4, #4]
 8008d7c:	f7ff ff82 	bl	8008c84 <std>
 8008d80:	68a0      	ldr	r0, [r4, #8]
 8008d82:	2201      	movs	r2, #1
 8008d84:	2109      	movs	r1, #9
 8008d86:	f7ff ff7d 	bl	8008c84 <std>
 8008d8a:	68e0      	ldr	r0, [r4, #12]
 8008d8c:	2202      	movs	r2, #2
 8008d8e:	2112      	movs	r1, #18
 8008d90:	f7ff ff78 	bl	8008c84 <std>
 8008d94:	2301      	movs	r3, #1
 8008d96:	61a3      	str	r3, [r4, #24]
 8008d98:	e7d2      	b.n	8008d40 <__sinit+0xc>
 8008d9a:	bf00      	nop
 8008d9c:	08009188 	.word	0x08009188
 8008da0:	08008ccd 	.word	0x08008ccd

08008da4 <__sfp>:
 8008da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da6:	4607      	mov	r7, r0
 8008da8:	f7ff ffac 	bl	8008d04 <__sfp_lock_acquire>
 8008dac:	4b1e      	ldr	r3, [pc, #120]	; (8008e28 <__sfp+0x84>)
 8008dae:	681e      	ldr	r6, [r3, #0]
 8008db0:	69b3      	ldr	r3, [r6, #24]
 8008db2:	b913      	cbnz	r3, 8008dba <__sfp+0x16>
 8008db4:	4630      	mov	r0, r6
 8008db6:	f7ff ffbd 	bl	8008d34 <__sinit>
 8008dba:	3648      	adds	r6, #72	; 0x48
 8008dbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	d503      	bpl.n	8008dcc <__sfp+0x28>
 8008dc4:	6833      	ldr	r3, [r6, #0]
 8008dc6:	b30b      	cbz	r3, 8008e0c <__sfp+0x68>
 8008dc8:	6836      	ldr	r6, [r6, #0]
 8008dca:	e7f7      	b.n	8008dbc <__sfp+0x18>
 8008dcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008dd0:	b9d5      	cbnz	r5, 8008e08 <__sfp+0x64>
 8008dd2:	4b16      	ldr	r3, [pc, #88]	; (8008e2c <__sfp+0x88>)
 8008dd4:	60e3      	str	r3, [r4, #12]
 8008dd6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dda:	6665      	str	r5, [r4, #100]	; 0x64
 8008ddc:	f000 f847 	bl	8008e6e <__retarget_lock_init_recursive>
 8008de0:	f7ff ff96 	bl	8008d10 <__sfp_lock_release>
 8008de4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008de8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008dec:	6025      	str	r5, [r4, #0]
 8008dee:	61a5      	str	r5, [r4, #24]
 8008df0:	2208      	movs	r2, #8
 8008df2:	4629      	mov	r1, r5
 8008df4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008df8:	f7fb fd20 	bl	800483c <memset>
 8008dfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e04:	4620      	mov	r0, r4
 8008e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e08:	3468      	adds	r4, #104	; 0x68
 8008e0a:	e7d9      	b.n	8008dc0 <__sfp+0x1c>
 8008e0c:	2104      	movs	r1, #4
 8008e0e:	4638      	mov	r0, r7
 8008e10:	f7ff ff62 	bl	8008cd8 <__sfmoreglue>
 8008e14:	4604      	mov	r4, r0
 8008e16:	6030      	str	r0, [r6, #0]
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	d1d5      	bne.n	8008dc8 <__sfp+0x24>
 8008e1c:	f7ff ff78 	bl	8008d10 <__sfp_lock_release>
 8008e20:	230c      	movs	r3, #12
 8008e22:	603b      	str	r3, [r7, #0]
 8008e24:	e7ee      	b.n	8008e04 <__sfp+0x60>
 8008e26:	bf00      	nop
 8008e28:	08009188 	.word	0x08009188
 8008e2c:	ffff0001 	.word	0xffff0001

08008e30 <_fwalk_reent>:
 8008e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e34:	4606      	mov	r6, r0
 8008e36:	4688      	mov	r8, r1
 8008e38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e3c:	2700      	movs	r7, #0
 8008e3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e42:	f1b9 0901 	subs.w	r9, r9, #1
 8008e46:	d505      	bpl.n	8008e54 <_fwalk_reent+0x24>
 8008e48:	6824      	ldr	r4, [r4, #0]
 8008e4a:	2c00      	cmp	r4, #0
 8008e4c:	d1f7      	bne.n	8008e3e <_fwalk_reent+0xe>
 8008e4e:	4638      	mov	r0, r7
 8008e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e54:	89ab      	ldrh	r3, [r5, #12]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d907      	bls.n	8008e6a <_fwalk_reent+0x3a>
 8008e5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	d003      	beq.n	8008e6a <_fwalk_reent+0x3a>
 8008e62:	4629      	mov	r1, r5
 8008e64:	4630      	mov	r0, r6
 8008e66:	47c0      	blx	r8
 8008e68:	4307      	orrs	r7, r0
 8008e6a:	3568      	adds	r5, #104	; 0x68
 8008e6c:	e7e9      	b.n	8008e42 <_fwalk_reent+0x12>

08008e6e <__retarget_lock_init_recursive>:
 8008e6e:	4770      	bx	lr

08008e70 <__retarget_lock_acquire_recursive>:
 8008e70:	4770      	bx	lr

08008e72 <__retarget_lock_release_recursive>:
 8008e72:	4770      	bx	lr

08008e74 <__swhatbuf_r>:
 8008e74:	b570      	push	{r4, r5, r6, lr}
 8008e76:	460e      	mov	r6, r1
 8008e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7c:	2900      	cmp	r1, #0
 8008e7e:	b096      	sub	sp, #88	; 0x58
 8008e80:	4614      	mov	r4, r2
 8008e82:	461d      	mov	r5, r3
 8008e84:	da08      	bge.n	8008e98 <__swhatbuf_r+0x24>
 8008e86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	602a      	str	r2, [r5, #0]
 8008e8e:	061a      	lsls	r2, r3, #24
 8008e90:	d410      	bmi.n	8008eb4 <__swhatbuf_r+0x40>
 8008e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e96:	e00e      	b.n	8008eb6 <__swhatbuf_r+0x42>
 8008e98:	466a      	mov	r2, sp
 8008e9a:	f000 f903 	bl	80090a4 <_fstat_r>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	dbf1      	blt.n	8008e86 <__swhatbuf_r+0x12>
 8008ea2:	9a01      	ldr	r2, [sp, #4]
 8008ea4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ea8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008eac:	425a      	negs	r2, r3
 8008eae:	415a      	adcs	r2, r3
 8008eb0:	602a      	str	r2, [r5, #0]
 8008eb2:	e7ee      	b.n	8008e92 <__swhatbuf_r+0x1e>
 8008eb4:	2340      	movs	r3, #64	; 0x40
 8008eb6:	2000      	movs	r0, #0
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	b016      	add	sp, #88	; 0x58
 8008ebc:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ec0 <__smakebuf_r>:
 8008ec0:	898b      	ldrh	r3, [r1, #12]
 8008ec2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ec4:	079d      	lsls	r5, r3, #30
 8008ec6:	4606      	mov	r6, r0
 8008ec8:	460c      	mov	r4, r1
 8008eca:	d507      	bpl.n	8008edc <__smakebuf_r+0x1c>
 8008ecc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	6123      	str	r3, [r4, #16]
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	6163      	str	r3, [r4, #20]
 8008ed8:	b002      	add	sp, #8
 8008eda:	bd70      	pop	{r4, r5, r6, pc}
 8008edc:	ab01      	add	r3, sp, #4
 8008ede:	466a      	mov	r2, sp
 8008ee0:	f7ff ffc8 	bl	8008e74 <__swhatbuf_r>
 8008ee4:	9900      	ldr	r1, [sp, #0]
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	4630      	mov	r0, r6
 8008eea:	f7ff f957 	bl	800819c <_malloc_r>
 8008eee:	b948      	cbnz	r0, 8008f04 <__smakebuf_r+0x44>
 8008ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ef4:	059a      	lsls	r2, r3, #22
 8008ef6:	d4ef      	bmi.n	8008ed8 <__smakebuf_r+0x18>
 8008ef8:	f023 0303 	bic.w	r3, r3, #3
 8008efc:	f043 0302 	orr.w	r3, r3, #2
 8008f00:	81a3      	strh	r3, [r4, #12]
 8008f02:	e7e3      	b.n	8008ecc <__smakebuf_r+0xc>
 8008f04:	4b0d      	ldr	r3, [pc, #52]	; (8008f3c <__smakebuf_r+0x7c>)
 8008f06:	62b3      	str	r3, [r6, #40]	; 0x28
 8008f08:	89a3      	ldrh	r3, [r4, #12]
 8008f0a:	6020      	str	r0, [r4, #0]
 8008f0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f10:	81a3      	strh	r3, [r4, #12]
 8008f12:	9b00      	ldr	r3, [sp, #0]
 8008f14:	6163      	str	r3, [r4, #20]
 8008f16:	9b01      	ldr	r3, [sp, #4]
 8008f18:	6120      	str	r0, [r4, #16]
 8008f1a:	b15b      	cbz	r3, 8008f34 <__smakebuf_r+0x74>
 8008f1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f20:	4630      	mov	r0, r6
 8008f22:	f000 f8d1 	bl	80090c8 <_isatty_r>
 8008f26:	b128      	cbz	r0, 8008f34 <__smakebuf_r+0x74>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	f043 0301 	orr.w	r3, r3, #1
 8008f32:	81a3      	strh	r3, [r4, #12]
 8008f34:	89a0      	ldrh	r0, [r4, #12]
 8008f36:	4305      	orrs	r5, r0
 8008f38:	81a5      	strh	r5, [r4, #12]
 8008f3a:	e7cd      	b.n	8008ed8 <__smakebuf_r+0x18>
 8008f3c:	08008ccd 	.word	0x08008ccd

08008f40 <_malloc_usable_size_r>:
 8008f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f44:	1f18      	subs	r0, r3, #4
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	bfbc      	itt	lt
 8008f4a:	580b      	ldrlt	r3, [r1, r0]
 8008f4c:	18c0      	addlt	r0, r0, r3
 8008f4e:	4770      	bx	lr

08008f50 <_raise_r>:
 8008f50:	291f      	cmp	r1, #31
 8008f52:	b538      	push	{r3, r4, r5, lr}
 8008f54:	4604      	mov	r4, r0
 8008f56:	460d      	mov	r5, r1
 8008f58:	d904      	bls.n	8008f64 <_raise_r+0x14>
 8008f5a:	2316      	movs	r3, #22
 8008f5c:	6003      	str	r3, [r0, #0]
 8008f5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f62:	bd38      	pop	{r3, r4, r5, pc}
 8008f64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f66:	b112      	cbz	r2, 8008f6e <_raise_r+0x1e>
 8008f68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f6c:	b94b      	cbnz	r3, 8008f82 <_raise_r+0x32>
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 f830 	bl	8008fd4 <_getpid_r>
 8008f74:	462a      	mov	r2, r5
 8008f76:	4601      	mov	r1, r0
 8008f78:	4620      	mov	r0, r4
 8008f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f7e:	f000 b817 	b.w	8008fb0 <_kill_r>
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d00a      	beq.n	8008f9c <_raise_r+0x4c>
 8008f86:	1c59      	adds	r1, r3, #1
 8008f88:	d103      	bne.n	8008f92 <_raise_r+0x42>
 8008f8a:	2316      	movs	r3, #22
 8008f8c:	6003      	str	r3, [r0, #0]
 8008f8e:	2001      	movs	r0, #1
 8008f90:	e7e7      	b.n	8008f62 <_raise_r+0x12>
 8008f92:	2400      	movs	r4, #0
 8008f94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f98:	4628      	mov	r0, r5
 8008f9a:	4798      	blx	r3
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	e7e0      	b.n	8008f62 <_raise_r+0x12>

08008fa0 <raise>:
 8008fa0:	4b02      	ldr	r3, [pc, #8]	; (8008fac <raise+0xc>)
 8008fa2:	4601      	mov	r1, r0
 8008fa4:	6818      	ldr	r0, [r3, #0]
 8008fa6:	f7ff bfd3 	b.w	8008f50 <_raise_r>
 8008faa:	bf00      	nop
 8008fac:	2000000c 	.word	0x2000000c

08008fb0 <_kill_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4d07      	ldr	r5, [pc, #28]	; (8008fd0 <_kill_r+0x20>)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	4611      	mov	r1, r2
 8008fbc:	602b      	str	r3, [r5, #0]
 8008fbe:	f7f8 fde7 	bl	8001b90 <_kill>
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	d102      	bne.n	8008fcc <_kill_r+0x1c>
 8008fc6:	682b      	ldr	r3, [r5, #0]
 8008fc8:	b103      	cbz	r3, 8008fcc <_kill_r+0x1c>
 8008fca:	6023      	str	r3, [r4, #0]
 8008fcc:	bd38      	pop	{r3, r4, r5, pc}
 8008fce:	bf00      	nop
 8008fd0:	200003d4 	.word	0x200003d4

08008fd4 <_getpid_r>:
 8008fd4:	f7f8 bdd4 	b.w	8001b80 <_getpid>

08008fd8 <__sread>:
 8008fd8:	b510      	push	{r4, lr}
 8008fda:	460c      	mov	r4, r1
 8008fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe0:	f000 f894 	bl	800910c <_read_r>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	bfab      	itete	ge
 8008fe8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fea:	89a3      	ldrhlt	r3, [r4, #12]
 8008fec:	181b      	addge	r3, r3, r0
 8008fee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ff2:	bfac      	ite	ge
 8008ff4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ff6:	81a3      	strhlt	r3, [r4, #12]
 8008ff8:	bd10      	pop	{r4, pc}

08008ffa <__swrite>:
 8008ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ffe:	461f      	mov	r7, r3
 8009000:	898b      	ldrh	r3, [r1, #12]
 8009002:	05db      	lsls	r3, r3, #23
 8009004:	4605      	mov	r5, r0
 8009006:	460c      	mov	r4, r1
 8009008:	4616      	mov	r6, r2
 800900a:	d505      	bpl.n	8009018 <__swrite+0x1e>
 800900c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009010:	2302      	movs	r3, #2
 8009012:	2200      	movs	r2, #0
 8009014:	f000 f868 	bl	80090e8 <_lseek_r>
 8009018:	89a3      	ldrh	r3, [r4, #12]
 800901a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800901e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009022:	81a3      	strh	r3, [r4, #12]
 8009024:	4632      	mov	r2, r6
 8009026:	463b      	mov	r3, r7
 8009028:	4628      	mov	r0, r5
 800902a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800902e:	f000 b817 	b.w	8009060 <_write_r>

08009032 <__sseek>:
 8009032:	b510      	push	{r4, lr}
 8009034:	460c      	mov	r4, r1
 8009036:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800903a:	f000 f855 	bl	80090e8 <_lseek_r>
 800903e:	1c43      	adds	r3, r0, #1
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	bf15      	itete	ne
 8009044:	6560      	strne	r0, [r4, #84]	; 0x54
 8009046:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800904a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800904e:	81a3      	strheq	r3, [r4, #12]
 8009050:	bf18      	it	ne
 8009052:	81a3      	strhne	r3, [r4, #12]
 8009054:	bd10      	pop	{r4, pc}

08009056 <__sclose>:
 8009056:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800905a:	f000 b813 	b.w	8009084 <_close_r>
	...

08009060 <_write_r>:
 8009060:	b538      	push	{r3, r4, r5, lr}
 8009062:	4d07      	ldr	r5, [pc, #28]	; (8009080 <_write_r+0x20>)
 8009064:	4604      	mov	r4, r0
 8009066:	4608      	mov	r0, r1
 8009068:	4611      	mov	r1, r2
 800906a:	2200      	movs	r2, #0
 800906c:	602a      	str	r2, [r5, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	f7f8 fdc5 	bl	8001bfe <_write>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d102      	bne.n	800907e <_write_r+0x1e>
 8009078:	682b      	ldr	r3, [r5, #0]
 800907a:	b103      	cbz	r3, 800907e <_write_r+0x1e>
 800907c:	6023      	str	r3, [r4, #0]
 800907e:	bd38      	pop	{r3, r4, r5, pc}
 8009080:	200003d4 	.word	0x200003d4

08009084 <_close_r>:
 8009084:	b538      	push	{r3, r4, r5, lr}
 8009086:	4d06      	ldr	r5, [pc, #24]	; (80090a0 <_close_r+0x1c>)
 8009088:	2300      	movs	r3, #0
 800908a:	4604      	mov	r4, r0
 800908c:	4608      	mov	r0, r1
 800908e:	602b      	str	r3, [r5, #0]
 8009090:	f7f8 fdd1 	bl	8001c36 <_close>
 8009094:	1c43      	adds	r3, r0, #1
 8009096:	d102      	bne.n	800909e <_close_r+0x1a>
 8009098:	682b      	ldr	r3, [r5, #0]
 800909a:	b103      	cbz	r3, 800909e <_close_r+0x1a>
 800909c:	6023      	str	r3, [r4, #0]
 800909e:	bd38      	pop	{r3, r4, r5, pc}
 80090a0:	200003d4 	.word	0x200003d4

080090a4 <_fstat_r>:
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	4d07      	ldr	r5, [pc, #28]	; (80090c4 <_fstat_r+0x20>)
 80090a8:	2300      	movs	r3, #0
 80090aa:	4604      	mov	r4, r0
 80090ac:	4608      	mov	r0, r1
 80090ae:	4611      	mov	r1, r2
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	f7f8 fdcc 	bl	8001c4e <_fstat>
 80090b6:	1c43      	adds	r3, r0, #1
 80090b8:	d102      	bne.n	80090c0 <_fstat_r+0x1c>
 80090ba:	682b      	ldr	r3, [r5, #0]
 80090bc:	b103      	cbz	r3, 80090c0 <_fstat_r+0x1c>
 80090be:	6023      	str	r3, [r4, #0]
 80090c0:	bd38      	pop	{r3, r4, r5, pc}
 80090c2:	bf00      	nop
 80090c4:	200003d4 	.word	0x200003d4

080090c8 <_isatty_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4d06      	ldr	r5, [pc, #24]	; (80090e4 <_isatty_r+0x1c>)
 80090cc:	2300      	movs	r3, #0
 80090ce:	4604      	mov	r4, r0
 80090d0:	4608      	mov	r0, r1
 80090d2:	602b      	str	r3, [r5, #0]
 80090d4:	f7f8 fdcb 	bl	8001c6e <_isatty>
 80090d8:	1c43      	adds	r3, r0, #1
 80090da:	d102      	bne.n	80090e2 <_isatty_r+0x1a>
 80090dc:	682b      	ldr	r3, [r5, #0]
 80090de:	b103      	cbz	r3, 80090e2 <_isatty_r+0x1a>
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	bd38      	pop	{r3, r4, r5, pc}
 80090e4:	200003d4 	.word	0x200003d4

080090e8 <_lseek_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	4d07      	ldr	r5, [pc, #28]	; (8009108 <_lseek_r+0x20>)
 80090ec:	4604      	mov	r4, r0
 80090ee:	4608      	mov	r0, r1
 80090f0:	4611      	mov	r1, r2
 80090f2:	2200      	movs	r2, #0
 80090f4:	602a      	str	r2, [r5, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	f7f8 fdc4 	bl	8001c84 <_lseek>
 80090fc:	1c43      	adds	r3, r0, #1
 80090fe:	d102      	bne.n	8009106 <_lseek_r+0x1e>
 8009100:	682b      	ldr	r3, [r5, #0]
 8009102:	b103      	cbz	r3, 8009106 <_lseek_r+0x1e>
 8009104:	6023      	str	r3, [r4, #0]
 8009106:	bd38      	pop	{r3, r4, r5, pc}
 8009108:	200003d4 	.word	0x200003d4

0800910c <_read_r>:
 800910c:	b538      	push	{r3, r4, r5, lr}
 800910e:	4d07      	ldr	r5, [pc, #28]	; (800912c <_read_r+0x20>)
 8009110:	4604      	mov	r4, r0
 8009112:	4608      	mov	r0, r1
 8009114:	4611      	mov	r1, r2
 8009116:	2200      	movs	r2, #0
 8009118:	602a      	str	r2, [r5, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	f7f8 fd52 	bl	8001bc4 <_read>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d102      	bne.n	800912a <_read_r+0x1e>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	b103      	cbz	r3, 800912a <_read_r+0x1e>
 8009128:	6023      	str	r3, [r4, #0]
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	200003d4 	.word	0x200003d4

08009130 <_init>:
 8009130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009132:	bf00      	nop
 8009134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009136:	bc08      	pop	{r3}
 8009138:	469e      	mov	lr, r3
 800913a:	4770      	bx	lr

0800913c <_fini>:
 800913c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913e:	bf00      	nop
 8009140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009142:	bc08      	pop	{r3}
 8009144:	469e      	mov	lr, r3
 8009146:	4770      	bx	lr
