# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AXIProjectSources.srcs/sources_1/new/AXISlave_ReadFrom.v" \
"../../../../AXIProjectSources.srcs/sources_1/new/AXIMaster_Single_Read.v" \
"../../../../AXIProjectSources.ip_user_files/bd/SlaveReadFrom3Reg/ip/SlaveReadFrom3Reg_AXISlave_ReadFrom_1_0/sim/SlaveReadFrom3Reg_AXISlave_ReadFrom_1_0.v" \
"../../../../AXIProjectSources.ip_user_files/bd/SlaveReadFrom3Reg/ip/SlaveReadFrom3Reg_AXIMaster_Single_Read_0_0/sim/SlaveReadFrom3Reg_AXIMaster_Single_Read_0_0.v" \
"../../../../AXIProjectSources.ip_user_files/bd/SlaveReadFrom3Reg/sim/SlaveReadFrom3Reg.v" \
"../../../../AXIProjectSources.srcs/sources_1/bd/SlaveReadFrom3Reg/hdl/SlaveReadFrom3Reg_wrapper.v" \
"../../../../AXIProjectSources.srcs/sim_1/new/TB_SlaveReadFrom3Reg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
