// Seed: 2543866557
module module_0;
  tri0 id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  logic [7:0] id_2;
  assign id_2[1] = 1;
  assign id_1 = id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    output wor   id_4
);
  module_0();
endmodule
