<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_cmd_reg.h source code [netbsd/sys/dev/pci/pciide_cmd_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_cmd_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_cmd_reg.h.html'>pciide_cmd_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_cmd_reg.h,v 1.17 2009/10/19 18:41:15 bouyer Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Registers definitions for CMD Technologies's PCI 064x IDE controllers.</i></td></tr>
<tr><th id="30">30</th><td><i> * Available from <a href="http://www.cmd.com/">http://www.cmd.com/</a></i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* Interesting revision of the 0646 */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CMD0646U2_REV" data-ref="_M/CMD0646U2_REV">CMD0646U2_REV</dfn> 0x05</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CMD0646U_REV" data-ref="_M/CMD0646U_REV">CMD0646U_REV</dfn> 0x03</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Configuration (RO) */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF" data-ref="_M/CMD_CONF">CMD_CONF</dfn> 0x50</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_REV_MASK" data-ref="_M/CMD_CONF_REV_MASK">CMD_CONF_REV_MASK</dfn>	0x03 /* 0640/3/6 only */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_DRV0_INTR" data-ref="_M/CMD_CONF_DRV0_INTR">CMD_CONF_DRV0_INTR</dfn>	0x04</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_DEVID" data-ref="_M/CMD_CONF_DEVID">CMD_CONF_DEVID</dfn>		0x18 /* 0640/3/6 only */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_VESAPRT" data-ref="_M/CMD_CONF_VESAPRT">CMD_CONF_VESAPRT</dfn>	0x20 /* 0640/3/6 only */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_DSA1" data-ref="_M/CMD_CONF_DSA1">CMD_CONF_DSA1</dfn>		0x40</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CMD_CONF_DSA0" data-ref="_M/CMD_CONF_DSA0">CMD_CONF_DSA0</dfn>		0x80 /* 0640/3/6 only */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* Control register (RW) */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL" data-ref="_M/CMD_CTRL">CMD_CTRL</dfn> 0x51</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_HR_FIFO" data-ref="_M/CMD_CTRL_HR_FIFO">CMD_CTRL_HR_FIFO</dfn>		0x01 /* 0640/3/6 only */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_HW_FIFO" data-ref="_M/CMD_CTRL_HW_FIFO">CMD_CTRL_HW_FIFO</dfn>		0x02 /* 0640/3/6 only */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_DEVSEL" data-ref="_M/CMD_CTRL_DEVSEL">CMD_CTRL_DEVSEL</dfn>			0x04</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_2PORT" data-ref="_M/CMD_CTRL_2PORT">CMD_CTRL_2PORT</dfn>			0x08</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_PAR" data-ref="_M/CMD_CTRL_PAR">CMD_CTRL_PAR</dfn>			0x10 /* 0640/3/6 only */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_HW_HLD" data-ref="_M/CMD_CTRL_HW_HLD">CMD_CTRL_HW_HLD</dfn>			0x20 /* 0640/3/6 only */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_DRV0_RAHEAD" data-ref="_M/CMD_CTRL_DRV0_RAHEAD">CMD_CTRL_DRV0_RAHEAD</dfn>		0x40</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CMD_CTRL_DRV1_RAHEAD" data-ref="_M/CMD_CTRL_DRV1_RAHEAD">CMD_CTRL_DRV1_RAHEAD</dfn>		0x80</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/*</i></td></tr>
<tr><th id="58">58</th><td><i> * data read/write timing registers . 0640 uses the same for drive 0 and 1</i></td></tr>
<tr><th id="59">59</th><td><i> * on the secondary channel</i></td></tr>
<tr><th id="60">60</th><td><i> */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CMD_DATA_TIM" data-ref="_M/CMD_DATA_TIM">CMD_DATA_TIM</dfn>(chan, drive) \</u></td></tr>
<tr><th id="62">62</th><td><u>	(((chan) == 0) ? \</u></td></tr>
<tr><th id="63">63</th><td><u>		((drive) == 0) ? 0x54: 0x56 \</u></td></tr>
<tr><th id="64">64</th><td><u>		: \</u></td></tr>
<tr><th id="65">65</th><td><u>		((drive) == 0) ? 0x58 : 0x5b)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* secondary channel status and addr timings */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CMD_ARTTIM23" data-ref="_M/CMD_ARTTIM23">CMD_ARTTIM23</dfn>	0x57</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CMD_ARTTIM23_IRQ" data-ref="_M/CMD_ARTTIM23_IRQ">CMD_ARTTIM23_IRQ</dfn>	0x10</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CMD_ARTTIM23_RHAEAD" data-ref="_M/CMD_ARTTIM23_RHAEAD">CMD_ARTTIM23_RHAEAD</dfn>(d)	((0x4) &lt;&lt; (d))</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* DMA master read mode select */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_MODE" data-ref="_M/CMD_DMA_MODE">CMD_DMA_MODE</dfn> 0x71</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_MASK" data-ref="_M/CMD_DMA_MASK">CMD_DMA_MASK</dfn>		0x03</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA" data-ref="_M/CMD_DMA">CMD_DMA</dfn>			0x00</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_MULTIPLE" data-ref="_M/CMD_DMA_MULTIPLE">CMD_DMA_MULTIPLE</dfn>	0x01</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_LINE" data-ref="_M/CMD_DMA_LINE">CMD_DMA_LINE</dfn>		0x03</u></td></tr>
<tr><th id="78">78</th><td><i>/* the followings bits are only for 0646U/646U2/648/649 */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_IRQ" data-ref="_M/CMD_DMA_IRQ">CMD_DMA_IRQ</dfn>(chan) 	(0x4 &lt;&lt; (chan))</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_IRQ_DIS" data-ref="_M/CMD_DMA_IRQ_DIS">CMD_DMA_IRQ_DIS</dfn>(chan) 	(0x10 &lt;&lt; (chan))</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CMD_DMA_RST" data-ref="_M/CMD_DMA_RST">CMD_DMA_RST</dfn>		0x40</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* the followings are only for 0646U/646U2/648/649 */</i></td></tr>
<tr><th id="84">84</th><td><i>/* busmaster control/status register */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CMD_BICSR" data-ref="_M/CMD_BICSR">CMD_BICSR</dfn>	0x79</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CMD_BICSR_80" data-ref="_M/CMD_BICSR_80">CMD_BICSR_80</dfn>(chan)	(0x01 &lt;&lt; (chan))</u></td></tr>
<tr><th id="87">87</th><td><i>/* Ultra/DMA timings reg */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CMD_UDMATIM" data-ref="_M/CMD_UDMATIM">CMD_UDMATIM</dfn>(channel)	(0x73 + (8 * (channel)))</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CMD_UDMATIM_UDMA" data-ref="_M/CMD_UDMATIM_UDMA">CMD_UDMATIM_UDMA</dfn>(drive)	(0x01 &lt;&lt; (drive))</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CMD_UDMATIM_UDMA33" data-ref="_M/CMD_UDMATIM_UDMA33">CMD_UDMATIM_UDMA33</dfn>(drive) (0x04 &lt;&lt; (drive))</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CMD_UDMATIM_TIM_MASK" data-ref="_M/CMD_UDMATIM_TIM_MASK">CMD_UDMATIM_TIM_MASK</dfn>	0x3</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CMD_UDMATIM_TIM_OFF" data-ref="_M/CMD_UDMATIM_TIM_OFF">CMD_UDMATIM_TIM_OFF</dfn>(drive) (4 + ((drive) * 2))</u></td></tr>
<tr><th id="93">93</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="cmd0646_9_tim_udma" title='cmd0646_9_tim_udma' data-ref="cmd0646_9_tim_udma" data-ref-filename="cmd0646_9_tim_udma">cmd0646_9_tim_udma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="94">94</th><td>    {<var>0x03</var>, <var>0x02</var>, <var>0x01</var>, <var>0x02</var>, <var>0x01</var>, <var>0x00</var>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/*</i></td></tr>
<tr><th id="97">97</th><td><i> * timings values for the 0643/6/8/9</i></td></tr>
<tr><th id="98">98</th><td><i> * for all dma_mode we have to have</i></td></tr>
<tr><th id="99">99</th><td><i> * DMA_timings(dma_mode) &gt;= PIO_timings(dma_mode + 2)</i></td></tr>
<tr><th id="100">100</th><td><i> */</i></td></tr>
<tr><th id="101">101</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="cmd0643_9_data_tim_pio" title='cmd0643_9_data_tim_pio' data-ref="cmd0643_9_data_tim_pio" data-ref-filename="cmd0643_9_data_tim_pio">cmd0643_9_data_tim_pio</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="102">102</th><td>    {<var>0xA9</var>, <var>0x57</var>, <var>0x44</var>, <var>0x32</var>, <var>0x3F</var>};</td></tr>
<tr><th id="103">103</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="cmd0643_9_data_tim_dma" title='cmd0643_9_data_tim_dma' data-ref="cmd0643_9_data_tim_dma" data-ref-filename="cmd0643_9_data_tim_dma">cmd0643_9_data_tim_dma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="104">104</th><td>    {<var>0x87</var>, <var>0x32</var>, <var>0x3F</var>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cmdide.c.html'>netbsd/sys/dev/pci/cmdide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
