 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  28.48	  vpr	  74.37 MiB	  	  -1	  -1	  0.82	  29112	  2	  0.09	  -1	  -1	  37120	  -1	  -1	  30	  311	  15	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  76152	  311	  156	  1015	  1158	  1	  965	  512	  28	  28	  784	  memory	  auto	  33.0 MiB	  0.67	  8099	  70.8 MiB	  0.86	  0.02	  4.33535	  -3285.96	  -4.33535	  4.33535	  2.50	  0.00280388	  0.00239864	  0.304808	  0.261378	  40	  15073	  23	  4.25198e+07	  9.83682e+06	  2.15543e+06	  2749.27	  16.25	  1.29313	  1.15413	  13732	  12	  2771	  3144	  3502108	  1542188	  4.41448	  4.41448	  -4444.1	  -4.41448	  -299.657	  -1.22524	  2.69266e+06	  3434.52	  1.02	  2.26	  0.12685	  0.11873	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  17.93	  vpr	  73.55 MiB	  	  -1	  -1	  0.81	  29096	  2	  0.10	  -1	  -1	  37336	  -1	  -1	  30	  311	  15	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  75312	  311	  156	  1015	  1158	  1	  965	  512	  28	  28	  784	  memory	  auto	  33.4 MiB	  0.68	  8271	  72.6 MiB	  0.82	  0.01	  4.35987	  -3335.22	  -4.35987	  4.35987	  2.46	  0.00281134	  0.00240047	  0.293728	  0.25155	  40	  15097	  19	  4.25198e+07	  9.83682e+06	  2.19000e+06	  2793.37	  6.37	  1.12928	  1.00156	  13935	  13	  2814	  3239	  2670799	  714133	  4.46683	  4.46683	  -3900.1	  -4.46683	  -270.62	  -1.42215	  2.74289e+06	  3498.59	  0.99	  1.87	  0.136837	  0.128021	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  36.02	  vpr	  78.44 MiB	  	  -1	  -1	  0.83	  28908	  2	  0.10	  -1	  -1	  37440	  -1	  -1	  30	  311	  15	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  80320	  311	  156	  1015	  1158	  1	  965	  512	  28	  28	  784	  memory	  auto	  33.3 MiB	  0.69	  8464	  71.0 MiB	  0.86	  0.01	  4.46267	  -3505.94	  -4.46267	  4.46267	  2.34	  0.0028001	  0.00239829	  0.307975	  0.263303	  40	  16956	  24	  4.25198e+07	  9.83682e+06	  2.15085e+06	  2743.43	  23.39	  1.25764	  1.12333	  15739	  14	  2766	  3161	  6657207	  4939138	  5.49524	  5.49524	  -4433.28	  -5.49524	  -1531.24	  -3.23871	  2.68809e+06	  3428.68	  0.88	  3.28	  0.137686	  0.128538	  15	  950	 
