module Type
  use Ref
  use mach.int.Int
  use prelude.Int8
  use prelude.Int16
  use mach.int.Int32
  use mach.int.Int64
  use prelude.UInt8
  use prelude.UInt16
  use mach.int.UInt32
  use mach.int.UInt64
  use string.Char
  use floating_point.Single
  use floating_point.Double
  use seq.Seq
  use prelude.Prelude
  type core_cell_unsafecell 't =
    | Core_Cell_UnsafeCell 't
    
  type core_cell_cell 't =
    | Core_Cell_Cell (core_cell_unsafecell 't)
    
  type core_marker_phantomdata 't =
    | Core_Marker_PhantomData
    
  type c01_cell 't 'i =
    | C01_Cell (core_cell_cell 't) (core_marker_phantomdata 'i)
    
  type c01_even  =
    | C01_Even
    
end
module C01_Inv_Inv_Interface
  type self
  type t
  predicate inv (x : t)
end
module C01_Inv_Inv
  type self
  type t
  predicate inv [#"../01.rs" 8 4 25] (x : t)
end
module C01_Impl0_Get_Interface
  type t
  type i
  use prelude.Prelude
  use Type
  clone C01_Inv_Inv_Interface as Inv0 with type self = i, type t = t
  val get [@cfg:stackify] (self : Type.c01_cell t i) : t
    ensures { [#"../01.rs" 18 14 28] Inv0.inv result }
    
end
module C01_Impl0_Get
  type t
  type i
  use prelude.Prelude
  use Type
  clone C01_Inv_Inv as Inv0 with type self = i, type t = t
  val get [@cfg:stackify] (self : Type.c01_cell t i) : t
    ensures { [#"../01.rs" 18 14 28] Inv0.inv result }
    
end
module C01_Impl0_Set_Interface
  type t
  type i
  use prelude.Prelude
  use Type
  clone C01_Inv_Inv_Interface as Inv0 with type self = i, type t = t
  val set [@cfg:stackify] (self : Type.c01_cell t i) (v : t) : ()
    requires {[#"../01.rs" 24 15 24] Inv0.inv v}
    
end
module C01_Impl0_Set
  type t
  type i
  use prelude.Prelude
  use Type
  clone C01_Inv_Inv as Inv0 with type self = i, type t = t
  val set [@cfg:stackify] (self : Type.c01_cell t i) (v : t) : ()
    requires {[#"../01.rs" 24 15 24] Inv0.inv v}
    
end
module C01_Impl1_Inv_Interface
  use mach.int.Int
  use mach.int.UInt32
  predicate inv (x : uint32)
end
module C01_Impl1_Inv
  use mach.int.Int
  use mach.int.UInt32
  predicate inv [#"../01.rs" 34 4 26] (x : uint32) =
    [#"../01.rs" 35 8 24] mod x (2 : uint32) = (0 : uint32)
end
module C01_Impl1
  use Type
  use mach.int.Int
  use mach.int.UInt32
  clone C01_Impl1_Inv as Inv0
  clone C01_Inv_Inv_Interface as Inv1 with type self = Type.c01_even, type t = uint32, predicate inv = Inv0.inv
end
module C01_AddsTwo_Interface
  use prelude.Prelude
  use Type
  use mach.int.Int
  use mach.int.UInt32
  val adds_two [@cfg:stackify] (c : Type.c01_cell uint32 (Type.c01_even)) : ()
end
module C01_AddsTwo
  use prelude.Prelude
  use Type
  use mach.int.Int
  use mach.int.UInt32
  clone C01_Impl1_Inv as Inv0
  clone C01_Impl0_Set_Interface as Set0 with type t = uint32, type i = Type.c01_even, predicate Inv0.inv = Inv0.inv
  clone C01_Impl0_Get_Interface as Get0 with type t = uint32, type i = Type.c01_even, predicate Inv0.inv = Inv0.inv
  let rec cfg adds_two [@cfg:stackify] [#"../01.rs" 39 0 36] (c : Type.c01_cell uint32 (Type.c01_even)) : () =
  var _0 : ();
  var c_1 : Type.c01_cell uint32 (Type.c01_even);
  var v_2 : uint32;
  var _3 : Type.c01_cell uint32 (Type.c01_even);
  var _4 : bool;
  var _5 : uint32;
  var _6 : ();
  var _7 : Type.c01_cell uint32 (Type.c01_even);
  var _8 : uint32;
  var _9 : uint32;
  var _10 : ();
  var _11 : Type.c01_cell uint32 (Type.c01_even);
  {
    c_1 <- c;
    goto BB0
  }
  BB0 {
    _3 <- c_1;
    v_2 <- ([#"../01.rs" 40 12 19] Get0.get _3);
    goto BB1
  }
  BB1 {
    _5 <- v_2;
    _4 <- ([#"../01.rs" 42 7 17] _5 < (100000 : uint32));
    switch (_4)
      | False -> goto BB4
      | _ -> goto BB2
      end
  }
  BB2 {
    _7 <- c_1;
    _9 <- v_2;
    _8 <- ([#"../01.rs" 43 14 19] _9 + (2 : uint32));
    _6 <- ([#"../01.rs" 43 8 20] Set0.set _7 _8);
    goto BB3
  }
  BB3 {
    _0 <- ();
    goto BB6
  }
  BB4 {
    _11 <- c_1;
    _10 <- ([#"../01.rs" 45 8 16] Set0.set _11 (0 : uint32));
    goto BB5
  }
  BB5 {
    _0 <- ();
    goto BB6
  }
  BB6 {
    return _0
  }
  
end
