// generated by newgenasym  Tue Nov 29 18:06:21 2016


module sg8002ca (clk, oe);
    output clk;
    input oe;


    initial
        begin
        end

endmodule
