# FIFO
This repository contains the Verilog code and testbench for a First-In-First-Out (FIFO) memory module. The FIFO memory structure stores and retrieves data elements in the order they were added, using two internal pointers to track the write and read positions.
