

================================================================
== Vitis HLS Report for 'decode_regular'
================================================================
* Date:           Sun May  7 10:30:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196  |decode_regular_Pipeline_VITIS_LOOP_53_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_ivlOffset_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'state_ivlOffset_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_loc = alloca i64 1"   --->   Operation 9 'alloca' 'state_bstate_currIdx_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag2_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'write_flag2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_loc = alloca i64 1"   --->   Operation 11 'alloca' 'state_bstate_n_bits_held_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_loc = alloca i64 1"   --->   Operation 12 'alloca' 'state_bstate_held_aligned_word_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctxTables_addr = getelementptr i8 %ctxTables, i64 0, i64 1" [src/arith_dec.cpp:17]   --->   Operation 13 'getelementptr' 'ctxTables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%ctxState = load i9 %ctxTables_addr" [src/arith_dec.cpp:17]   --->   Operation 14 'load' 'ctxState' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 15 [1/2] (3.25ns)   --->   "%ctxState = load i9 %ctxTables_addr" [src/arith_dec.cpp:17]   --->   Operation 15 'load' 'ctxState' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%valMps = trunc i8 %ctxState" [src/arith_dec.cpp:29]   --->   Operation 16 'trunc' 'valMps' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%pState = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %ctxState, i32 1, i32 6" [src/arith_dec.cpp:30]   --->   Operation 17 'partselect' 'pState' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load = load i32 %baeState_0_constprop"   --->   Operation 18 'load' 'baeState_0_constprop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%qRangeIdx = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %baeState_0_constprop_load, i32 6, i32 7"   --->   Operation 19 'partselect' 'qRangeIdx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %pState, i2 %qRangeIdx" [src/arith_dec.cpp:34]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %tmp" [src/arith_dec.cpp:34]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lpsTable_addr = getelementptr i8 %lpsTable, i64 0, i64 %zext_ln34" [src/arith_dec.cpp:34]   --->   Operation 22 'getelementptr' 'lpsTable_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%ivlLpsRange = load i8 %lpsTable_addr" [src/arith_dec.cpp:34]   --->   Operation 23 'load' 'ivlLpsRange' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%ivlLpsRange = load i8 %lpsTable_addr" [src/arith_dec.cpp:34]   --->   Operation 24 'load' 'ivlLpsRange' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.61>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_read55 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 25 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_read44 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 26 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 27 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_80 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 28 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %ivlLpsRange" [src/arith_dec.cpp:34]   --->   Operation 29 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %baeState_0_constprop_load, i32 %zext_ln34_1"   --->   Operation 30 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %sub_ln229, i32 %baeState_0_constprop" [src/arith_dec.cpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ugt  i32 %sub_ln229, i32 %p_read_80"   --->   Operation 32 'icmp' 'icmp_ln1076' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %ctxState" [src/arith_dec.cpp:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1076, void, void" [src/arith_dec.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln42 = store i32 %zext_ln34_1, i32 %baeState_0_constprop" [src/arith_dec.cpp:42]   --->   Operation 35 'store' 'store_ln42' <Predicate = (!icmp_ln1076)> <Delay = 1.58>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%transLPS_addr = getelementptr i7 %transLPS, i64 0, i64 %zext_ln24" [src/arith_dec.cpp:24]   --->   Operation 36 'getelementptr' 'transLPS_addr' <Predicate = (!icmp_ln1076)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.32ns)   --->   "%transLPS_load = load i7 %transLPS_addr" [src/arith_dec.cpp:24]   --->   Operation 37 'load' 'transLPS_load' <Predicate = (!icmp_ln1076)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%transMPS_addr = getelementptr i7 %transMPS, i64 0, i64 %zext_ln24" [src/arith_dec.cpp:22]   --->   Operation 38 'getelementptr' 'transMPS_addr' <Predicate = (icmp_ln1076)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.32ns)   --->   "%transMPS_load = load i7 %transMPS_addr" [src/arith_dec.cpp:22]   --->   Operation 39 'load' 'transMPS_load' <Predicate = (icmp_ln1076)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 40 [1/1] (0.97ns)   --->   "%xor_ln40 = xor i1 %valMps, i1 1" [src/arith_dec.cpp:40]   --->   Operation 40 'xor' 'xor_ln40' <Predicate = (!icmp_ln1076)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%sub_ln229_1 = sub i32 %p_read_80, i32 %sub_ln229"   --->   Operation 41 'sub' 'sub_ln229_1' <Predicate = (!icmp_ln1076)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/2] (2.32ns)   --->   "%transLPS_load = load i7 %transLPS_addr" [src/arith_dec.cpp:24]   --->   Operation 42 'load' 'transLPS_load' <Predicate = (!icmp_ln1076)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z9ctxUpdatePhjb.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln1076)> <Delay = 1.58>
ST_5 : Operation 44 [1/2] (2.32ns)   --->   "%transMPS_load = load i7 %transMPS_addr" [src/arith_dec.cpp:22]   --->   Operation 44 'load' 'transMPS_load' <Predicate = (icmp_ln1076)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 128> <ROM>
ST_5 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln23 = br void %_Z9ctxUpdatePhjb.exit" [src/arith_dec.cpp:23]   --->   Operation 45 'br' 'br_ln23' <Predicate = (icmp_ln1076)> <Delay = 1.58>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%write_flag2_0 = phi i1 0, void, i1 1, void"   --->   Operation 46 'phi' 'write_flag2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty = phi i32 %sub_ln229, void, i32 %zext_ln34_1, void"   --->   Operation 47 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_54 = phi i32 %p_read_80, void, i32 %sub_ln229_1, void"   --->   Operation 48 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (1.70ns)   --->   "%call_ln229 = call void @decode_regular_Pipeline_VITIS_LOOP_53_1, i8 %p_read55, i8 %p_read44, i1 %write_flag2_0, i32 %p_read13, i32 %empty_54, i32 %empty, i8 %bStream, i8 %state_bstate_held_aligned_word_0_loc, i8 %state_bstate_n_bits_held_0_loc, i1 %write_flag2_1_loc, i32 %state_bstate_currIdx_0_loc, i32 %state_ivlOffset_1_loc, i32 %baeState_0_constprop"   --->   Operation 49 'call' 'call_ln229' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%binVal_0 = phi i1 %valMps, void, i1 %xor_ln40, void"   --->   Operation 50 'phi' 'binVal_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%storemerge = phi i7 %transMPS_load, void, i7 %transLPS_load, void" [src/arith_dec.cpp:22]   --->   Operation 51 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i7 %storemerge" [src/arith_dec.cpp:24]   --->   Operation 52 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln24 = store i8 %zext_ln24_1, i9 %ctxTables_addr" [src/arith_dec.cpp:24]   --->   Operation 53 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln229 = call void @decode_regular_Pipeline_VITIS_LOOP_53_1, i8 %p_read55, i8 %p_read44, i1 %write_flag2_0, i32 %p_read13, i32 %empty_54, i32 %empty, i8 %bStream, i8 %state_bstate_held_aligned_word_0_loc, i8 %state_bstate_n_bits_held_0_loc, i1 %write_flag2_1_loc, i32 %state_bstate_currIdx_0_loc, i32 %state_ivlOffset_1_loc, i32 %baeState_0_constprop"   --->   Operation 54 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_loc_load = load i8 %state_bstate_held_aligned_word_0_loc"   --->   Operation 55 'load' 'state_bstate_held_aligned_word_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_loc_load = load i8 %state_bstate_n_bits_held_0_loc"   --->   Operation 56 'load' 'state_bstate_n_bits_held_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%write_flag2_1_loc_load = load i1 %write_flag2_1_loc"   --->   Operation 57 'load' 'write_flag2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_loc_load = load i32 %state_bstate_currIdx_0_loc"   --->   Operation 58 'load' 'state_bstate_currIdx_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%state_ivlOffset_1_loc_load = load i32 %state_ivlOffset_1_loc"   --->   Operation 59 'load' 'state_ivlOffset_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.69ns)   --->   "%select_ln65 = select i1 %write_flag2_1_loc_load, i32 %state_ivlOffset_1_loc_load, i32 %p_read_80" [src/arith_dec.cpp:65]   --->   Operation 60 'select' 'select_ln65' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i81 <undef>, i32 %state_bstate_currIdx_0_loc_load" [src/arith_dec.cpp:65]   --->   Operation 61 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i81 %mrv_s, i8 %state_bstate_n_bits_held_0_loc_load" [src/arith_dec.cpp:65]   --->   Operation 62 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i81 %mrv_2, i8 %state_bstate_held_aligned_word_0_loc_load" [src/arith_dec.cpp:65]   --->   Operation 63 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i81 %mrv_3, i1 %binVal_0" [src/arith_dec.cpp:65]   --->   Operation 64 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i81 %mrv_5, i32 %select_ln65" [src/arith_dec.cpp:65]   --->   Operation 65 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i81 %mrv_4" [src/arith_dec.cpp:65]   --->   Operation 66 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ctxTables]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ baeState_0_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ lpsTable]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transMPS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transLPS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_ivlOffset_1_loc                     (alloca        ) [ 00111111]
state_bstate_currIdx_0_loc                (alloca        ) [ 00111111]
write_flag2_1_loc                         (alloca        ) [ 00111111]
state_bstate_n_bits_held_0_loc            (alloca        ) [ 00111111]
state_bstate_held_aligned_word_0_loc      (alloca        ) [ 00111111]
ctxTables_addr                            (getelementptr ) [ 00111110]
ctxState                                  (load          ) [ 00011000]
valMps                                    (trunc         ) [ 00011110]
pState                                    (partselect    ) [ 00000000]
baeState_0_constprop_load                 (load          ) [ 00011000]
qRangeIdx                                 (partselect    ) [ 00000000]
tmp                                       (bitconcatenate) [ 00000000]
zext_ln34                                 (zext          ) [ 00000000]
lpsTable_addr                             (getelementptr ) [ 00010000]
ivlLpsRange                               (load          ) [ 00001000]
p_read55                                  (read          ) [ 00000110]
p_read44                                  (read          ) [ 00000110]
p_read13                                  (read          ) [ 00000110]
p_read_80                                 (read          ) [ 00000111]
zext_ln34_1                               (zext          ) [ 00000100]
sub_ln229                                 (sub           ) [ 00000100]
store_ln35                                (store         ) [ 00000000]
icmp_ln1076                               (icmp          ) [ 00001100]
zext_ln24                                 (zext          ) [ 00000000]
br_ln38                                   (br            ) [ 00000000]
store_ln42                                (store         ) [ 00000000]
transLPS_addr                             (getelementptr ) [ 00000100]
transMPS_addr                             (getelementptr ) [ 00000100]
xor_ln40                                  (xor           ) [ 00000110]
sub_ln229_1                               (sub           ) [ 00000000]
transLPS_load                             (load          ) [ 00000110]
br_ln0                                    (br            ) [ 00000110]
transMPS_load                             (load          ) [ 00000110]
br_ln23                                   (br            ) [ 00000110]
write_flag2_0                             (phi           ) [ 00000010]
empty                                     (phi           ) [ 00000110]
empty_54                                  (phi           ) [ 00000110]
binVal_0                                  (phi           ) [ 00000011]
storemerge                                (phi           ) [ 00000010]
zext_ln24_1                               (zext          ) [ 00000000]
store_ln24                                (store         ) [ 00000000]
call_ln229                                (call          ) [ 00000000]
state_bstate_held_aligned_word_0_loc_load (load          ) [ 00000000]
state_bstate_n_bits_held_0_loc_load       (load          ) [ 00000000]
write_flag2_1_loc_load                    (load          ) [ 00000000]
state_bstate_currIdx_0_loc_load           (load          ) [ 00000000]
state_ivlOffset_1_loc_load                (load          ) [ 00000000]
select_ln65                               (select        ) [ 00000000]
mrv_s                                     (insertvalue   ) [ 00000000]
mrv_2                                     (insertvalue   ) [ 00000000]
mrv_3                                     (insertvalue   ) [ 00000000]
mrv_5                                     (insertvalue   ) [ 00000000]
mrv_4                                     (insertvalue   ) [ 00000000]
ret_ln65                                  (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctxTables">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctxTables"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="baeState_0_constprop">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lpsTable">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpsTable"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="transMPS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transMPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="transLPS">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transLPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_regular_Pipeline_VITIS_LOOP_53_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="state_ivlOffset_1_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_ivlOffset_1_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_bstate_currIdx_0_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_0_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_flag2_1_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag2_1_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="state_bstate_n_bits_held_0_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_0_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_bstate_held_aligned_word_0_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_held_aligned_word_0_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read55_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read55/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read44_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read13_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_80_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_80/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctxTables_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctxTables_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ctxState/1 store_ln24/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lpsTable_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpsTable_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ivlLpsRange/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="transLPS_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transLPS_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transLPS_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="transMPS_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transMPS_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transMPS_load/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="write_flag2_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag2_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_flag2_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag2_0/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="empty_54_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_54 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_54_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_54/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="binVal_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="binVal_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="binVal_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="4"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="binVal_0/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="storemerge_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="storemerge_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="7" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="1"/>
<pin id="199" dir="0" index="2" bw="8" slack="1"/>
<pin id="200" dir="0" index="3" bw="1" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="1"/>
<pin id="202" dir="0" index="5" bw="32" slack="0"/>
<pin id="203" dir="0" index="6" bw="32" slack="0"/>
<pin id="204" dir="0" index="7" bw="8" slack="0"/>
<pin id="205" dir="0" index="8" bw="8" slack="4"/>
<pin id="206" dir="0" index="9" bw="8" slack="4"/>
<pin id="207" dir="0" index="10" bw="1" slack="4"/>
<pin id="208" dir="0" index="11" bw="32" slack="4"/>
<pin id="209" dir="0" index="12" bw="32" slack="4"/>
<pin id="210" dir="0" index="13" bw="32" slack="0"/>
<pin id="211" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln229/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="valMps_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valMps/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pState_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="4" slack="0"/>
<pin id="227" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pState/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="baeState_0_constprop_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="baeState_0_constprop_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="qRangeIdx_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="qRangeIdx/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln34_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln34_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln229_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln35_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln1076_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln24_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln42_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln40_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="3"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln229_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln24_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="state_bstate_held_aligned_word_0_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="6"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_held_aligned_word_0_loc_load/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="state_bstate_n_bits_held_0_loc_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="6"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_loc_load/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="write_flag2_1_loc_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="6"/>
<pin id="313" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag2_1_loc_load/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="state_bstate_currIdx_0_loc_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="6"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_loc_load/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="state_ivlOffset_1_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="6"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_ivlOffset_1_loc_load/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln65_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="3"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mrv_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="81" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="mrv_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="81" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mrv_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="81" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="mrv_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="81" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="1"/>
<pin id="348" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mrv_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="81" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="81" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="state_ivlOffset_1_loc_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="4"/>
<pin id="359" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="state_ivlOffset_1_loc "/>
</bind>
</comp>

<comp id="363" class="1005" name="state_bstate_currIdx_0_loc_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="4"/>
<pin id="365" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_0_loc "/>
</bind>
</comp>

<comp id="369" class="1005" name="write_flag2_1_loc_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="4"/>
<pin id="371" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="write_flag2_1_loc "/>
</bind>
</comp>

<comp id="375" class="1005" name="state_bstate_n_bits_held_0_loc_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="4"/>
<pin id="377" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0_loc "/>
</bind>
</comp>

<comp id="381" class="1005" name="state_bstate_held_aligned_word_0_loc_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="4"/>
<pin id="383" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_0_loc "/>
</bind>
</comp>

<comp id="387" class="1005" name="ctxTables_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="1"/>
<pin id="389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctxTables_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="ctxState_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="2"/>
<pin id="394" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="ctxState "/>
</bind>
</comp>

<comp id="397" class="1005" name="valMps_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="3"/>
<pin id="399" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="valMps "/>
</bind>
</comp>

<comp id="406" class="1005" name="lpsTable_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lpsTable_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="ivlLpsRange_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ivlLpsRange "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_read55_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read55 "/>
</bind>
</comp>

<comp id="421" class="1005" name="p_read44_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read44 "/>
</bind>
</comp>

<comp id="426" class="1005" name="p_read13_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="431" class="1005" name="p_read_80_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_80 "/>
</bind>
</comp>

<comp id="438" class="1005" name="zext_ln34_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="sub_ln229_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln229 "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln1076_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1076 "/>
</bind>
</comp>

<comp id="453" class="1005" name="transLPS_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transLPS_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="transMPS_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="1"/>
<pin id="460" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transMPS_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="xor_ln40_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln40 "/>
</bind>
</comp>

<comp id="468" class="1005" name="transLPS_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="1"/>
<pin id="470" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transLPS_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="transMPS_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="1"/>
<pin id="475" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="transMPS_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="186"><net_src comp="180" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="213"><net_src comp="148" pin="4"/><net_sink comp="196" pin=3"/></net>

<net id="214"><net_src comp="170" pin="4"/><net_sink comp="196" pin=5"/></net>

<net id="215"><net_src comp="160" pin="4"/><net_sink comp="196" pin=6"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="196" pin=13"/></net>

<net id="221"><net_src comp="100" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="100" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="222" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="236" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="262" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="86" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="288"><net_src comp="259" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="295" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="303"><net_src comp="190" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="325"><net_src comp="311" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="314" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="308" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="305" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="177" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="320" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="48" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="196" pin=12"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="366"><net_src comp="52" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="196" pin=11"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="372"><net_src comp="56" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="378"><net_src comp="60" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="384"><net_src comp="64" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="390"><net_src comp="92" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="395"><net_src comp="100" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="400"><net_src comp="218" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="409"><net_src comp="106" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="414"><net_src comp="113" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="419"><net_src comp="68" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="424"><net_src comp="74" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="429"><net_src comp="80" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="434"><net_src comp="86" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="441"><net_src comp="259" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="446"><net_src comp="262" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="452"><net_src comp="273" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="119" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="461"><net_src comp="132" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="466"><net_src comp="290" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="471"><net_src comp="126" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="476"><net_src comp="139" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctxTables | {6 }
	Port: baeState_0_constprop | {4 5 6 }
 - Input state : 
	Port: decode_regular : p_read | {4 }
	Port: decode_regular : p_read1 | {4 }
	Port: decode_regular : p_read4 | {4 }
	Port: decode_regular : p_read5 | {4 }
	Port: decode_regular : bStream | {5 6 }
	Port: decode_regular : ctxTables | {1 2 }
	Port: decode_regular : baeState_0_constprop | {2 }
	Port: decode_regular : lpsTable | {2 3 }
	Port: decode_regular : transMPS | {4 5 }
	Port: decode_regular : transLPS | {4 5 }
  - Chain level:
	State 1
		ctxState : 1
	State 2
		valMps : 1
		pState : 1
		qRangeIdx : 1
		tmp : 2
		zext_ln34 : 3
		lpsTable_addr : 4
		ivlLpsRange : 5
	State 3
	State 4
		sub_ln229 : 1
		store_ln35 : 2
		icmp_ln1076 : 2
		br_ln38 : 3
		store_ln42 : 1
		transLPS_addr : 1
		transLPS_load : 2
		transMPS_addr : 1
		transMPS_load : 2
	State 5
		write_flag2_0 : 1
		empty : 1
		empty_54 : 1
		call_ln229 : 2
	State 6
		zext_ln24_1 : 1
		store_ln24 : 2
	State 7
		select_ln65 : 1
		mrv_s : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_5 : 4
		mrv_4 : 5
		ret_ln65 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196 |  3.176  |   154   |   141   |
|----------|----------------------------------------------------|---------|---------|---------|
|    sub   |                  sub_ln229_fu_262                  |    0    |    0    |    39   |
|          |                 sub_ln229_1_fu_295                 |    0    |    0    |    39   |
|----------|----------------------------------------------------|---------|---------|---------|
|  select  |                 select_ln65_fu_320                 |    0    |    0    |    32   |
|----------|----------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln1076_fu_273                 |    0    |    0    |    18   |
|----------|----------------------------------------------------|---------|---------|---------|
|    xor   |                   xor_ln40_fu_290                  |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                 p_read55_read_fu_68                |    0    |    0    |    0    |
|   read   |                 p_read44_read_fu_74                |    0    |    0    |    0    |
|          |                 p_read13_read_fu_80                |    0    |    0    |    0    |
|          |                p_read_80_read_fu_86                |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   trunc  |                    valMps_fu_218                   |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|partselect|                    pState_fu_222                   |    0    |    0    |    0    |
|          |                  qRangeIdx_fu_236                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     tmp_fu_246                     |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                  zext_ln34_fu_254                  |    0    |    0    |    0    |
|   zext   |                 zext_ln34_1_fu_259                 |    0    |    0    |    0    |
|          |                  zext_ln24_fu_279                  |    0    |    0    |    0    |
|          |                 zext_ln24_1_fu_300                 |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    mrv_s_fu_327                    |    0    |    0    |    0    |
|          |                    mrv_2_fu_333                    |    0    |    0    |    0    |
|insertvalue|                    mrv_3_fu_339                    |    0    |    0    |    0    |
|          |                    mrv_5_fu_345                    |    0    |    0    |    0    |
|          |                    mrv_4_fu_351                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  3.176  |   154   |   271   |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|              binVal_0_reg_177              |    1   |
|              ctxState_reg_392              |    8   |
|           ctxTables_addr_reg_387           |    9   |
|              empty_54_reg_167              |   32   |
|                empty_reg_157               |   32   |
|             icmp_ln1076_reg_449            |    1   |
|             ivlLpsRange_reg_411            |    8   |
|            lpsTable_addr_reg_406           |    8   |
|              p_read13_reg_426              |   32   |
|              p_read44_reg_421              |    8   |
|              p_read55_reg_416              |    8   |
|              p_read_80_reg_431             |   32   |
|     state_bstate_currIdx_0_loc_reg_363     |   32   |
|state_bstate_held_aligned_word_0_loc_reg_381|    8   |
|   state_bstate_n_bits_held_0_loc_reg_375   |    8   |
|        state_ivlOffset_1_loc_reg_357       |   32   |
|             storemerge_reg_187             |    7   |
|              sub_ln229_reg_443             |   32   |
|            transLPS_addr_reg_453           |    7   |
|            transLPS_load_reg_468           |    7   |
|            transMPS_addr_reg_458           |    7   |
|            transMPS_load_reg_473           |    7   |
|               valMps_reg_397               |    1   |
|            write_flag2_0_reg_145           |    1   |
|          write_flag2_1_loc_reg_369         |    1   |
|              xor_ln40_reg_463              |    1   |
|             zext_ln34_1_reg_438            |   32   |
+--------------------------------------------+--------+
|                    Total                   |   362  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   154  |   271  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   362  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   516  |   307  |
+-----------+--------+--------+--------+
