Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 21 17:12:01 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.306   -16907.016                  13540                49906        0.006        0.000                      0                49890        1.100        0.000                       0                 18076  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M                                                                                         -3.004   -16781.430                  13493                46914        0.059        0.000                      0                46914        1.100        0.000                       0                 16970  
  CLK_125M_1                                                                                      4.796        0.000                      0                  415        0.097        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.411        0.000                      0                  619        0.095        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.331        0.000                      0                  928        0.082        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.257        0.000                      0                    2  
CLK_125M_1                                                                                  CLK_200M                                                                                         -4.306      -12.906                      3                    3        1.765        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.965      -34.804                     12                   12        1.470        0.000                      0                   12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.322        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M_1                                                                                       -2.786      -57.862                     23                   23        0.937        0.000                      0                   23  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        4.991        0.000                      0                   19        0.006        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -2.563      -20.014                      9                    9        0.350        0.000                      0                    9  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.261        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.887        0.000                      0                  872        0.234        0.000                      0                  872  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.317        0.000                      0                  100        0.229        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :        13493  Failing Endpoints,  Worst Slack       -3.004ns,  Total Violation   -16781.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.266ns (3.401%)  route 7.555ns (96.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.555     9.164    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.043     9.207 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[8]_i_1__14/O
                         net (fo=1, routed)           0.000     9.207    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[8]_i_1__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[8]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.034     6.204    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -3.002ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.266ns (3.402%)  route 7.553ns (96.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.553     9.162    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.043     9.205 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[2]_i_1__14/O
                         net (fo=1, routed)           0.000     9.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[2]_i_1__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[2]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.034     6.204    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 -3.002    

Slack (VIOLATED) :        -2.990ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.276ns (3.524%)  route 7.555ns (96.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.555     9.164    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.053     9.217 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[9]_i_1__14/O
                         net (fo=1, routed)           0.000     9.217    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[9]_i_1__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[9]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.058     6.228    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 -2.990    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 0.273ns (3.488%)  route 7.553ns (96.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.553     9.162    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.050     9.212 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[3]_i_1__14/O
                         net (fo=1, routed)           0.000     9.212    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[3]_i_1__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[3]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.058     6.228    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 0.266ns (3.443%)  route 7.459ns (96.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.459     9.068    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X50Y250        LUT3 (Prop_lut3_I1_O)        0.043     9.111 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[6]_i_1__14/O
                         net (fo=1, routed)           0.000     9.111    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[6]_i_1__14_n_0
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[6]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X50Y250        FDRE (Setup_fdre_C_D)        0.066     6.236    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -2.876    

Slack (VIOLATED) :        -2.867ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 0.266ns (3.447%)  route 7.450ns (96.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.450     9.059    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X50Y250        LUT3 (Prop_lut3_I1_O)        0.043     9.102 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[4]_i_1__14/O
                         net (fo=1, routed)           0.000     9.102    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[4]_i_1__14_n_0
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[4]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X50Y250        FDRE (Setup_fdre_C_D)        0.066     6.236    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 -2.867    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 0.270ns (3.493%)  route 7.459ns (96.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.459     9.068    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X50Y250        LUT3 (Prop_lut3_I1_O)        0.047     9.115 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[7]_i_1__14/O
                         net (fo=1, routed)           0.000     9.115    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[7]_i_1__14_n_0
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[7]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X50Y250        FDRE (Setup_fdre_C_D)        0.086     6.256    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 0.269ns (3.485%)  route 7.450ns (96.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.450     9.059    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X50Y250        LUT3 (Prop_lut3_I1_O)        0.046     9.105 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[5]_i_1__14/O
                         net (fo=1, routed)           0.000     9.105    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[5]_i_1__14_n_0
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X50Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[5]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X50Y250        FDRE (Setup_fdre_C_D)        0.086     6.256    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.266ns (3.491%)  route 7.353ns (96.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.353     8.962    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.043     9.005 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[14]_i_1__14/O
                         net (fo=1, routed)           0.000     9.005    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[14]_i_1__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[14]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.033     6.203    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.277ns (3.630%)  route 7.353ns (96.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.386     1.386    LOC_REG/CLK
    SLICE_X75Y136        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_fdce_C_Q)         0.223     1.609 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=2744, routed)        7.353     8.962    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/START
    SLICE_X51Y250        LUT3 (Prop_lut3_I1_O)        0.054     9.016 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[15]_i_2__14/O
                         net (fo=1, routed)           0.000     9.016    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR[15]_i_2__14_n_0
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     6.205    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/CLK_200M
    SLICE_X51Y250        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X51Y250        FDRE (Setup_fdre_C_D)        0.058     6.228    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[41].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 -2.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_43/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.056%)  route 0.154ns (44.944%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.592     0.592    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X14Y199        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDRE (Prop_fdre_C_Q)         0.118     0.710 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_43/Q
                         net (fo=1, routed)           0.154     0.864    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/srcMacAddr_43
    SLICE_X14Y200        LUT6 (Prop_lut6_I3_O)        0.028     0.892 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt<3>31_F/O
                         net (fo=1, routed)           0.000     0.892    nolabel_line192/SiTCP/SiTCP/N312
    SLICE_X14Y200        MUXF7 (Prop_muxf7_I0_O)      0.043     0.935 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt<3>31/O
                         net (fo=1, routed)           0.000     0.935    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_GND_24_o_wide_mux_217_OUT[3]
    SLICE_X14Y200        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.784     0.784    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X14Y200        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_3/C
                         clock pessimism              0.000     0.784    
    SLICE_X14Y200        FDRE (Hold_fdre_C_D)         0.092     0.876    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataA_3
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/recvdSrcIpAddr_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.216ns (62.455%)  route 0.130ns (37.545%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.590     0.590    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X20Y199        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/recvdSrcIpAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y199        FDRE (Prop_fdre_C_Q)         0.118     0.708 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/recvdSrcIpAddr_11/Q
                         net (fo=1, routed)           0.130     0.838    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/recvdSrcIpAddr_11
    SLICE_X20Y200        LUT6 (Prop_lut6_I2_O)        0.028     0.866 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_63/O
                         net (fo=1, routed)           0.000     0.866    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_63
    SLICE_X20Y200        MUXF7 (Prop_muxf7_I0_O)      0.053     0.919 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_4_f7_2/O
                         net (fo=1, routed)           0.000     0.919    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_4_f73
    SLICE_X20Y200        MUXF8 (Prop_muxf8_I0_O)      0.017     0.936 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_2_f8_2/O
                         net (fo=1, routed)           0.000     0.936    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT[3]
    SLICE_X20Y200        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.782     0.782    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X20Y200        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3/C
                         clock pessimism              0.000     0.782    
    SLICE_X20Y200        FDRE (Hold_fdre_C_D)         0.092     0.874    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_3
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddEnb/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_8/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.019%)  route 0.192ns (61.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.579     0.579    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y200         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.118     0.697 r  nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddEnb/Q
                         net (fo=18, routed)          0.192     0.889    nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddEnb
    SLICE_X8Y199         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.793     0.793    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y199         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_8/C
                         clock pessimism              0.000     0.793    
    SLICE_X8Y199         FDRE (Hold_fdre_C_CE)        0.030     0.823    nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_8
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.541     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X87Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y165        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.095     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X86Y164        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.739     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y164        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.185     0.554    
    SLICE_X86Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.130ns (38.455%)  route 0.208ns (61.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.531     0.531    ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X79Y168        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y168        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/Q
                         net (fo=1, routed)           0.208     0.839    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[13]
    SLICE_X83Y166        LUT3 (Prop_lut3_I1_O)        0.030     0.869 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[13]_i_1/O
                         net (fo=1, routed)           0.000     0.869    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[13]
    SLICE_X83Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.735     0.735    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/C
                         clock pessimism             -0.008     0.727    
    SLICE_X83Y166        FDRE (Hold_fdre_C_D)         0.075     0.802    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.886%)  route 0.105ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.581     0.581    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X36Y197        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y197        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/Q
                         net (fo=1, routed)           0.105     0.786    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/D
    SLICE_X38Y197        RAMS32                                       r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.780     0.780    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/WCLK
    SLICE_X38Y197        RAMS32                                       r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
                         clock pessimism             -0.168     0.612    
    SLICE_X38Y197        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     0.718    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X88Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y164        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.096     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X90Y164        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y164        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.185     0.556    
    SLICE_X90Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.206ns (54.955%)  route 0.169ns (45.045%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.576     0.576    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X22Y201        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y201        FDRE (Prop_fdre_C_Q)         0.118     0.694 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_10/Q
                         net (fo=1, routed)           0.169     0.863    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum[10]
    SLICE_X22Y199        LUT6 (Prop_lut6_I2_O)        0.028     0.891 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_42/O
                         net (fo=1, routed)           0.000     0.891    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_42
    SLICE_X22Y199        MUXF7 (Prop_muxf7_I1_O)      0.043     0.934 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f7_1/O
                         net (fo=1, routed)           0.000     0.934    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f72
    SLICE_X22Y199        MUXF8 (Prop_muxf8_I1_O)      0.017     0.951 r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_2_f8_1/O
                         net (fo=1, routed)           0.000     0.951    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT[2]
    SLICE_X22Y199        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.790     0.790    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X22Y199        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/C
                         clock pessimism              0.000     0.790    
    SLICE_X22Y199        FDRE (Hold_fdre_C_D)         0.092     0.882    nolabel_line192/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.132ns (36.458%)  route 0.230ns (63.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.534     0.534    ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X77Y166        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]/Q
                         net (fo=1, routed)           0.230     0.864    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[5]
    SLICE_X86Y165        LUT3 (Prop_lut3_I1_O)        0.032     0.896 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.896    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[5]
    SLICE_X86Y165        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.738     0.738    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y165        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X86Y165        FDRE (Hold_fdre_C_D)         0.096     0.826    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.130ns (35.737%)  route 0.234ns (64.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.535     0.535    ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X76Y165        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDRE (Prop_fdre_C_Q)         0.100     0.635 r  ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/Q
                         net (fo=1, routed)           0.234     0.869    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[3]
    SLICE_X86Y165        LUT3 (Prop_lut3_I1_O)        0.030     0.899 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.899    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[3]
    SLICE_X86Y165        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.738     0.738    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y165        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X86Y165        FDRE (Hold_fdre_C_D)         0.096     0.826    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line192/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y88    nolabel_line192/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y84    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y84    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y45    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y45    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y36    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y36    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y38    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y38    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y37    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X90Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X86Y164   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.414ns (15.670%)  route 2.228ns (84.330%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.204     7.366    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y202         LUT4 (Prop_lut4_I3_O)        0.054     7.420 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.683     8.102    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y211         LUT4 (Prop_lut4_I2_O)        0.137     8.239 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_909/O
                         net (fo=1, routed)           0.342     8.581    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_596
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.173    13.459    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.310    13.769    
                         clock uncertainty           -0.064    13.705    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.377    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.266ns (13.332%)  route 1.729ns (86.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.159     7.321    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y204         LUT3 (Prop_lut3_I1_O)        0.043     7.364 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.571     7.934    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.173    13.459    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.310    13.769    
                         clock uncertainty           -0.064    13.705    
    RAMB18_X0Y85         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.462    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.277ns (13.151%)  route 1.829ns (86.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 13.487 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.204     7.366    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y202         LUT4 (Prop_lut4_I3_O)        0.054     7.420 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.626     8.045    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X7Y211         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.201    13.487    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y211         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.310    13.797    
                         clock uncertainty           -0.064    13.733    
    SLICE_X7Y211         FDCE (Setup_fdce_C_D)       -0.104    13.629    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.305%)  route 1.733ns (86.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.204     7.366    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y202         LUT2 (Prop_lut2_I1_O)        0.043     7.409 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.530     7.938    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X4Y198         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y198         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.396    13.903    
                         clock uncertainty           -0.064    13.839    
    SLICE_X4Y198         FDSE (Setup_fdse_C_S)       -0.304    13.535    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.305%)  route 1.733ns (86.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.204     7.366    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y202         LUT2 (Prop_lut2_I1_O)        0.043     7.409 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.530     7.938    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X4Y198         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y198         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.396    13.903    
                         clock uncertainty           -0.064    13.839    
    SLICE_X4Y198         FDSE (Setup_fdse_C_S)       -0.304    13.535    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.317ns (16.984%)  route 1.549ns (83.016%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.342     5.938    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y211         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDCE (Prop_fdce_C_Q)         0.223     6.161 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.610     6.771    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X8Y212         LUT2 (Prop_lut2_I0_O)        0.043     6.814 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.539     7.353    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X8Y212         LUT4 (Prop_lut4_I2_O)        0.051     7.404 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_913/O
                         net (fo=1, routed)           0.401     7.804    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_598
    RAMB18_X0Y84         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.173    13.459    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y84         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.403    13.862    
                         clock uncertainty           -0.064    13.798    
    RAMB18_X0Y84         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    13.460    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.309ns (15.601%)  route 1.672ns (84.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 13.433 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.342     5.938    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y211         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDCE (Prop_fdce_C_Q)         0.223     6.161 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          1.522     7.683    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X13Y213        LUT6 (Prop_lut6_I5_O)        0.043     7.726 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<6>_SW0/O
                         net (fo=1, routed)           0.150     7.876    nolabel_line192/SiTCP/SiTCP/N54
    SLICE_X13Y213        LUT5 (Prop_lut5_I4_O)        0.043     7.919 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<6>/O
                         net (fo=1, routed)           0.000     7.919    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT[6]
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.147    13.433    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                         clock pessimism              0.403    13.836    
                         clock uncertainty           -0.064    13.772    
    SLICE_X13Y213        FDRE (Setup_fdre_C_D)        0.034    13.806    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.345ns (20.091%)  route 1.372ns (79.909%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.287     5.883    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y212         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.259     6.142 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/Q
                         net (fo=11, routed)          0.565     6.707    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel
    SLICE_X10Y212        LUT4 (Prop_lut4_I3_O)        0.043     6.750 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.351     7.100    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y212         LUT4 (Prop_lut4_I0_O)        0.043     7.143 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_915/O
                         net (fo=1, routed)           0.457     7.600    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_599
    RAMB18_X0Y87         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.170    13.456    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y87         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.425    13.881    
                         clock uncertainty           -0.064    13.817    
    RAMB18_X0Y87         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.574    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.391%)  route 1.138ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 13.565 - 8.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348     5.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.223     6.167 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/Q
                         net (fo=1, routed)           1.138     7.305    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[0]
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.279    13.565    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                         clock pessimism              0.310    13.875    
                         clock uncertainty           -0.064    13.811    
    OLOGIC_X0Y168        FDRE (Setup_fdre_C_D)       -0.500    13.311    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.266ns (15.123%)  route 1.493ns (84.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y179         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.223     6.162 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.159     7.321    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y204         LUT3 (Prop_lut3_I1_O)        0.043     7.364 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.334     7.698    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X7Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.205    13.491    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.310    13.801    
                         clock uncertainty           -0.064    13.737    
    SLICE_X7Y202         FDRE (Setup_fdre_C_D)       -0.005    13.732    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.810%)  route 0.203ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.576     2.564    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y210         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y210         FDCE (Prop_fdce_C_Q)         0.118     2.682 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/Q
                         net (fo=3, routed)           0.203     2.885    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[7]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.539     2.605    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.788    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.935%)  route 0.210ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.576     2.564    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y210         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y210         FDCE (Prop_fdce_C_Q)         0.118     2.682 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.210     2.892    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.539     2.605    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.788    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.575     2.563    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y211        FDRE (Prop_fdre_C_Q)         0.100     2.663 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     2.718    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.781     3.117    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.554     2.563    
    SLICE_X13Y211        FDRE (Hold_fdre_C_D)         0.047     2.610    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.575     2.563    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y211        FDRE (Prop_fdre_C_Q)         0.100     2.663 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/Q
                         net (fo=1, routed)           0.055     2.718    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[3]
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.781     3.117    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                         clock pessimism             -0.554     2.563    
    SLICE_X13Y211        FDRE (Hold_fdre_C_D)         0.047     2.610    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.573     2.561    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y213        FDRE (Prop_fdre_C_Q)         0.100     2.661 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     2.716    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.778     3.114    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.553     2.561    
    SLICE_X13Y213        FDRE (Hold_fdre_C_D)         0.047     2.608    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.573     2.561    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y213        FDRE (Prop_fdre_C_Q)         0.100     2.661 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.716    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.778     3.114    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.553     2.561    
    SLICE_X13Y213        FDRE (Hold_fdre_C_D)         0.047     2.608    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.567%)  route 0.214ns (64.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.576     2.564    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y210         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y210         FDCE (Prop_fdce_C_Q)         0.118     2.682 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/Q
                         net (fo=3, routed)           0.214     2.896    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[4]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.539     2.605    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.788    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.091ns (31.632%)  route 0.197ns (68.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.573     2.561    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y213        FDRE (Prop_fdre_C_Q)         0.091     2.652 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.197     2.849    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.521     2.623    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.117     2.740    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.314%)  route 0.200ns (68.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.573     2.561    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y213        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y213        FDRE (Prop_fdre_C_Q)         0.091     2.652 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/Q
                         net (fo=1, routed)           0.200     2.852    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[4]
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.808     3.144    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y85         RAMB18E1                                     r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.521     2.623    
    RAMB18_X0Y85         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.119     2.742    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.575     2.563    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y211        FDRE (Prop_fdre_C_Q)         0.100     2.663 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.055     2.718    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.781     3.117    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y211        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism             -0.554     2.563    
    SLICE_X13Y211        FDRE (Hold_fdre_C_D)         0.044     2.607    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line192/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y85    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y84    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y87    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y85    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line192/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y212   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y208    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y206    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y206    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y206    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y206    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y208    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y212   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X16Y213   nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X9Y209    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y210    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y210    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y210    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X5Y210    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y210    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line192/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line192/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.255ns (19.306%)  route 5.244ns (80.694%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           5.244    11.998    nolabel_line192/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y142         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.391    12.466    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.035    12.431    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.022    12.409    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 1.251ns (20.134%)  route 4.961ns (79.866%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.961    11.712    nolabel_line192/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y147         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.266ns (20.613%)  route 4.876ns (79.387%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.876    11.642    nolabel_line192/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y147         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.031    12.401    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.262ns (21.271%)  route 4.670ns (78.729%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 12.295 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.670    11.432    nolabel_line192/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y158         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.220    12.295    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y158         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.295    
                         clock uncertainty           -0.035    12.260    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.022    12.238    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.239ns (20.727%)  route 4.739ns (79.273%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.739    11.479    nolabel_line192/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.019    12.407    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.203ns (20.968%)  route 4.535ns (79.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 12.294 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.535    11.238    nolabel_line192/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X3Y160         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219    12.294    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y160         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.294    
                         clock uncertainty           -0.035    12.259    
    SLICE_X3Y160         FDRE (Setup_fdre_C_D)       -0.022    12.237    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.793ns (21.624%)  route 2.875ns (78.376%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.875     9.168    nolabel_line192/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.003    10.211    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.810ns (22.417%)  route 2.804ns (77.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 10.246 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.804     9.114    nolabel_line192/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y142         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675    10.246    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y142         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.246    
                         clock uncertainty           -0.035    10.211    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)        0.003    10.214    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.796ns (22.061%)  route 2.811ns (77.939%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           2.811     9.106    nolabel_line192/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.009    10.217    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.830ns (23.485%)  route 2.703ns (76.515%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.703     9.032    nolabel_line192/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.006    10.214    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  1.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.584%)  route 0.065ns (39.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.613     2.184    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDRE (Prop_fdre_C_Q)         0.100     2.284 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_0/Q
                         net (fo=2, routed)           0.065     2.349    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[0]
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.812     2.622    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                         clock pessimism             -0.427     2.195    
    SLICE_X6Y170         FDRE (Hold_fdre_C_D)         0.059     2.254    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.848%)  route 0.072ns (36.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.578     2.149    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.100     2.249 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/Q
                         net (fo=3, routed)           0.072     2.322    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[10]
    SLICE_X10Y175        LUT6 (Prop_lut6_I2_O)        0.028     2.350 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o<12>1/O
                         net (fo=1, routed)           0.000     2.350    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o
    SLICE_X10Y175        FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.776     2.586    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y175        FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/C
                         clock pessimism             -0.426     2.160    
    SLICE_X10Y175        FDSE (Hold_fdse_C_D)         0.087     2.247    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.615     2.186    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y168         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.100     2.286 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/Q
                         net (fo=1, routed)           0.055     2.341    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof
    SLICE_X5Y168         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.814     2.624    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y168         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
                         clock pessimism             -0.438     2.186    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.047     2.233    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.823%)  route 0.101ns (44.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.291 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/Q
                         net (fo=1, routed)           0.101     2.392    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[5]
    SLICE_X6Y184         LUT3 (Prop_lut3_I1_O)        0.028     2.420 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012281/O
                         net (fo=1, routed)           0.000     2.420    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[5]
    SLICE_X6Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.817     2.627    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/C
                         clock pessimism             -0.407     2.220    
    SLICE_X6Y184         FDRE (Hold_fdre_C_D)         0.087     2.307    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitArpIp/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.355%)  route 0.103ns (44.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.578     2.149    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y174        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitArpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.100     2.249 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitArpIp/Q
                         net (fo=1, routed)           0.103     2.352    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpInitArpIp
    SLICE_X16Y174        LUT6 (Prop_lut6_I0_O)        0.028     2.380 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.380    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1
    SLICE_X16Y174        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.775     2.585    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y174        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
                         clock pessimism             -0.407     2.178    
    SLICE_X16Y174        FDRE (Hold_fdre_C_D)         0.087     2.265    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.622     2.193    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y160         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.293 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/Q
                         net (fo=2, routed)           0.088     2.381    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[4]
    SLICE_X2Y160         LUT4 (Prop_lut4_I2_O)        0.028     2.409 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_MUX_163_o1/O
                         net (fo=1, routed)           0.000     2.409    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_MUX_163_o
    SLICE_X2Y160         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.822     2.632    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y160         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd/C
                         clock pessimism             -0.428     2.204    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.087     2.291    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxSfd
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.330%)  route 0.108ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.578     2.149    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.100     2.249 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/Q
                         net (fo=1, routed)           0.108     2.357    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyMac[1]
    SLICE_X14Y174        LUT5 (Prop_lut5_I4_O)        0.028     2.385 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk_muxMyMac[7]_AND_70_o4/O
                         net (fo=1, routed)           0.000     2.385    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk_muxMyMac[7]_AND_70_o
    SLICE_X14Y174        FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.775     2.585    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y174        FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk/C
                         clock pessimism             -0.407     2.178    
    SLICE_X14Y174        FDSE (Hold_fdse_C_D)         0.087     2.265    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/macAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y166         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDSE (Prop_fdse_C_Q)         0.100     2.288 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5/Q
                         net (fo=2, routed)           0.090     2.378    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[5]
    SLICE_X6Y166         LUT6 (Prop_lut6_I4_O)        0.028     2.406 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>/O
                         net (fo=1, routed)           0.000     2.406    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd13b[7]_fcsCal[5]_XOR_109_o
    SLICE_X6Y166         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.816     2.626    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y166         FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
                         clock pessimism             -0.427     2.199    
    SLICE_X6Y166         FDSE (Hold_fdse_C_D)         0.087     2.286    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.033%)  route 0.109ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.578     2.149    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y174        FDSE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDSE (Prop_fdse_C_Q)         0.100     2.249 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/Q
                         net (fo=2, routed)           0.109     2.358    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp
    SLICE_X16Y174        LUT6 (Prop_lut6_I1_O)        0.028     2.386 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.386    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X16Y174        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.775     2.585    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y174        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism             -0.407     2.178    
    SLICE_X16Y174        FDRE (Hold_fdre_C_D)         0.087     2.265    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y183         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_fdre_C_Q)         0.100     2.288 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/Q
                         net (fo=1, routed)           0.094     2.382    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[1]
    SLICE_X6Y183         LUT3 (Prop_lut3_I1_O)        0.028     2.410 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT41/O
                         net (fo=1, routed)           0.000     2.410    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[1]
    SLICE_X6Y183         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.816     2.626    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y183         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                         clock pessimism             -0.426     2.200    
    SLICE_X6Y183         FDRE (Hold_fdre_C_D)         0.087     2.287    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y39   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X3Y183   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X14Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y170   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y160   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y168   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X14Y173  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y160   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y183   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y183   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y186   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y186   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y183   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y184   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y184   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y185   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y184   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y184   nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line192/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.779ns (21.385%)  route 2.864ns (78.615%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y182        FDRE (Prop_fdre_C_Q)         0.204     4.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.008     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y181       LUT4 (Prop_lut4_I3_O)        0.126     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.714     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X101Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X101Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.595     7.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y182        LUT5 (Prop_lut5_I1_O)        0.043     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.547     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X96Y181        LUT3 (Prop_lut3_I1_O)        0.043     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X96Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.550    37.123    
                         clock uncertainty           -0.035    37.088    
    SLICE_X96Y181        FDRE (Setup_fdre_C_D)        0.033    37.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.121    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 29.331    

Slack (MET) :             29.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.779ns (22.622%)  route 2.665ns (77.378%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y182        FDRE (Prop_fdre_C_Q)         0.204     4.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.008     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y181       LUT4 (Prop_lut4_I3_O)        0.126     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.714     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X101Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X101Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.595     7.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y182        LUT5 (Prop_lut5_I1_O)        0.043     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.348     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X95Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X95Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.529    37.102    
                         clock uncertainty           -0.035    37.067    
    SLICE_X95Y182        FDRE (Setup_fdre_C_D)        0.034    37.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 29.510    

Slack (MET) :             29.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.779ns (22.642%)  route 2.662ns (77.358%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 36.573 - 33.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y182        FDRE (Prop_fdre_C_Q)         0.204     4.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.008     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y181       LUT4 (Prop_lut4_I3_O)        0.126     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.714     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X101Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X101Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.595     7.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y182        LUT5 (Prop_lut5_I1_O)        0.043     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.345     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X95Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X95Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.529    37.102    
                         clock uncertainty           -0.035    37.067    
    SLICE_X95Y182        FDRE (Setup_fdre_C_D)        0.034    37.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 29.513    

Slack (MET) :             29.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.779ns (22.419%)  route 2.696ns (77.581%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 36.574 - 33.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y182        FDRE (Prop_fdre_C_Q)         0.204     4.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.008     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y181       LUT4 (Prop_lut4_I3_O)        0.126     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.714     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X101Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X101Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.595     7.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y182        LUT5 (Prop_lut5_I1_O)        0.043     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.379     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X96Y182        LUT6 (Prop_lut6_I2_O)        0.043     7.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.097    36.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.573    37.147    
                         clock uncertainty           -0.035    37.112    
    SLICE_X96Y182        FDRE (Setup_fdre_C_D)        0.033    37.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 29.523    

Slack (MET) :             29.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.779ns (22.887%)  route 2.625ns (77.113%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y182        FDRE (Prop_fdre_C_Q)         0.204     4.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.008     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y181       LUT4 (Prop_lut4_I3_O)        0.126     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.714     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X101Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X101Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.798     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y183        LUT6 (Prop_lut6_I0_O)        0.043     7.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.105     7.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X96Y183        LUT6 (Prop_lut6_I0_O)        0.043     7.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X96Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.550    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X96Y183        FDRE (Setup_fdre_C_D)        0.034    37.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 29.573    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.395ns (13.098%)  route 2.621ns (86.902%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.495     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y181        LUT5 (Prop_lut5_I3_O)        0.043     5.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.719     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.437     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X99Y166        LUT5 (Prop_lut5_I4_O)        0.043     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     7.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X100Y168       FDRE (Setup_fdre_C_R)       -0.304    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.395ns (13.098%)  route 2.621ns (86.902%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.495     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y181        LUT5 (Prop_lut5_I3_O)        0.043     5.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.719     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.437     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X99Y166        LUT5 (Prop_lut5_I4_O)        0.043     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     7.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X100Y168       FDRE (Setup_fdre_C_R)       -0.304    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.395ns (13.098%)  route 2.621ns (86.902%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.495     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y181        LUT5 (Prop_lut5_I3_O)        0.043     5.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.719     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.437     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X99Y166        LUT5 (Prop_lut5_I4_O)        0.043     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     7.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X100Y168       FDRE (Setup_fdre_C_R)       -0.304    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.395ns (13.098%)  route 2.621ns (86.902%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.495     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y181        LUT5 (Prop_lut5_I3_O)        0.043     5.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.719     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.437     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X99Y166        LUT5 (Prop_lut5_I4_O)        0.043     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     7.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X100Y168       FDRE (Setup_fdre_C_R)       -0.304    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.395ns (13.098%)  route 2.621ns (86.902%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.495     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y181        LUT5 (Prop_lut5_I3_O)        0.043     5.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.719     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y166        LUT4 (Prop_lut4_I1_O)        0.043     6.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.437     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X99Y166        LUT5 (Prop_lut5_I4_O)        0.043     6.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     7.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X100Y168       FDRE (Setup_fdre_C_R)       -0.304    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 29.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y161        FDCE (Prop_fdce_C_Q)         0.091     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.095     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X86Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.742     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.453     2.080    
    SLICE_X86Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y160        FDCE (Prop_fdce_C_Q)         0.091     2.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X82Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.740     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.453     2.078    
    SLICE_X82Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y162        FDCE (Prop_fdce_C_Q)         0.100     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=21, routed)          0.071     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[1]
    SLICE_X90Y162        LUT2 (Prop_lut2_I1_O)        0.028     2.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[1]
    SLICE_X90Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.742     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.452     2.081    
    SLICE_X90Y162        FDCE (Hold_fdce_C_D)         0.087     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.536     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDPE (Prop_fdpe_C_Q)         0.100     2.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X79Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.465     2.062    
    SLICE_X79Y160        FDPE (Hold_fdpe_C_D)         0.047     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.545     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y161        FDCE (Prop_fdce_C_Q)         0.100     2.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.744     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.464     2.071    
    SLICE_X91Y161        FDCE (Hold_fdce_C_D)         0.047     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y162        FDPE (Prop_fdpe_C_Q)         0.100     2.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X93Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.744     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.463     2.072    
    SLICE_X93Y162        FDPE (Hold_fdpe_C_D)         0.047     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y159        FDCE (Prop_fdce_C_Q)         0.100     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X85Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.464     2.070    
    SLICE_X85Y159        FDCE (Hold_fdce_C_D)         0.047     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.023%)  route 0.150ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.541     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y160        FDCE (Prop_fdce_C_Q)         0.100     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.150     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X86Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.742     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.433     2.100    
    SLICE_X86Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.545     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y161        FDCE (Prop_fdce_C_Q)         0.100     2.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.744     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.464     2.071    
    SLICE_X91Y161        FDCE (Hold_fdce_C_D)         0.044     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X84Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y159        FDCE (Prop_fdce_C_Q)         0.100     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X84Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X84Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.464     2.070    
    SLICE_X84Y159        FDCE (Hold_fdce_C_D)         0.044     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X99Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X99Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.284    11.284    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             9.050ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.085ns  (logic 1.259ns (60.390%)  route 0.826ns (39.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line192/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line192/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.826     2.085    nolabel_line192/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X8Y188         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162    11.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.025    11.137    
    SLICE_X8Y188         FDRE (Setup_fdre_C_D)       -0.002    11.135    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  9.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.109ns  (logic 0.649ns (58.531%)  route 0.460ns (41.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line192/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line192/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.460     1.109    nolabel_line192/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X8Y188         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.790     0.790    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.790    
                         clock uncertainty            0.025     0.815    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.037     0.852    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.853     0.853    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line192/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.306ns,  Total Violation      -12.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.306ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -4.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.206 - 25.000 ) 
    Source Clock Delay      (SCD):    5.944ns = ( 29.944 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959    25.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348    29.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDCE (Prop_fdce_C_Q)         0.204    30.148 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.109    30.257    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.206    26.206    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.206    
                         clock uncertainty           -0.154    26.052    
    SLICE_X0Y200         FDCE (Setup_fdce_C_D)       -0.101    25.951    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.951    
                         arrival time                         -30.257    
  -------------------------------------------------------------------
                         slack                                 -4.306    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -4.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.206 - 25.000 ) 
    Source Clock Delay      (SCD):    5.944ns = ( 29.944 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959    25.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348    29.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.204    30.148 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.113    30.261    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X0Y202         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.206    26.206    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y202         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.206    
                         clock uncertainty           -0.154    26.052    
    SLICE_X0Y202         FDCE (Setup_fdce_C_D)       -0.091    25.961    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -30.261    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -4.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.206 - 25.000 ) 
    Source Clock Delay      (SCD):    5.944ns = ( 29.944 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959    25.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348    29.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y203         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_fdre_C_Q)         0.204    30.148 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.113    30.261    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X0Y203         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.206    26.206    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y203         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.206    
                         clock uncertainty           -0.154    26.052    
    SLICE_X0Y203         FDCE (Setup_fdce_C_D)       -0.091    25.961    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -30.261    
  -------------------------------------------------------------------
                         slack                                 -4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.611     2.599    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDCE (Prop_fdce_C_Q)         0.091     2.690 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.053     2.743    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.816     0.816    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y200         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.154     0.970    
    SLICE_X0Y200         FDCE (Hold_fdce_C_D)         0.008     0.978    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.610     2.598    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y203         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_fdre_C_Q)         0.091     2.689 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.057     2.746    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X0Y203         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.815     0.815    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y203         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.154     0.969    
    SLICE_X0Y203         FDCE (Hold_fdce_C_D)         0.011     0.980    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.767     0.767    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.611     2.599    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.091     2.690 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.057     2.747    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X0Y202         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.816     0.816    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y202         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.154     0.970    
    SLICE_X0Y202         FDCE (Hold_fdce_C_D)         0.011     0.981    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  1.766    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.965ns,  Total Violation      -34.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.560%)  route 0.277ns (55.440%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 28.668 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.351    28.668    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y186         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDCE (Prop_fdce_C_Q)         0.223    28.891 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.277    29.169    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X2Y186         FDRE (Setup_fdre_C_D)        0.021    26.204    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -29.169    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.699%)  route 0.192ns (46.301%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 28.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352    28.669    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDCE (Prop_fdce_C_Q)         0.223    28.892 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.192    29.084    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X4Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.217    26.217    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.035    26.182    
    SLICE_X4Y187         FDRE (Setup_fdre_C_D)       -0.009    26.173    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -29.084    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.911ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.596%)  route 0.191ns (42.404%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.349    28.666    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y185         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDCE (Prop_fdce_C_Q)         0.259    28.925 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.191    29.116    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X2Y186         FDRE (Setup_fdre_C_D)        0.022    26.205    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -29.116    
  -------------------------------------------------------------------
                         slack                                 -2.911    

Slack (VIOLATED) :        -2.901ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 28.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352    28.669    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.204    28.873 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.109    28.982    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)       -0.101    26.082    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.082    
                         arrival time                         -28.982    
  -------------------------------------------------------------------
                         slack                                 -2.901    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.348    28.665    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.204    28.869 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.109    28.978    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.216    26.216    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.101    26.080    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.080    
                         arrival time                         -28.978    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.894ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 28.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352    28.669    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.204    28.873 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.113    28.986    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)       -0.091    26.092    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.092    
                         arrival time                         -28.986    
  -------------------------------------------------------------------
                         slack                                 -2.894    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.348    28.665    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.204    28.869 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.113    28.982    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.216    26.216    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X0Y184         FDRE (Setup_fdre_C_D)       -0.091    26.090    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -28.982    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 28.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352    28.669    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.204    28.873 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.110    28.983    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)       -0.091    26.092    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.092    
                         arrival time                         -28.983    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.700%)  route 0.111ns (35.300%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 26.218 - 25.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 28.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352    28.669    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.204    28.873 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.111    28.984    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.218    26.218    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.218    
                         clock uncertainty           -0.035    26.183    
    SLICE_X0Y187         FDRE (Setup_fdre_C_D)       -0.088    26.095    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.095    
                         arrival time                         -28.984    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 28.666 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.349    28.666    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.204    28.870 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.110    28.980    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y185         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.217    26.217    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.035    26.182    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.091    26.091    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                         -28.980    
  -------------------------------------------------------------------
                         slack                                 -2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.091     2.283 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.055     2.338    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.820     0.820    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.013     0.868    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y185         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.054     2.336    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X1Y185         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.819     0.819    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.011     0.865    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y186         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     2.291 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.093     2.384    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.819     0.819    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y186         FDRE (Hold_fdre_C_D)         0.059     0.913    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.091     2.283 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.337    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.820     0.820    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.009     0.864    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.091     2.283 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.053     2.336    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.820     0.820    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.008     0.863    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y187         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDCE (Prop_fdce_C_Q)         0.091     2.283 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.057     2.340    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.820     0.820    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y187         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X0Y187         FDRE (Hold_fdre_C_D)         0.011     0.866    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.053     2.335    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.818     0.818    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.008     0.861    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y184         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDCE (Prop_fdce_C_Q)         0.091     2.282 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.057     2.339    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.818     0.818    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X0Y184         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X0Y184         FDRE (Hold_fdre_C_D)         0.011     0.864    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y186         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.100     2.291 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.094     2.385    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.819     0.819    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y186         FDRE (Hold_fdre_C_D)         0.042     0.896    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.964%)  route 0.097ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y185         FDCE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDCE (Prop_fdce_C_Q)         0.118     2.309 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.097     2.406    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.819     0.819    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y186         FDRE (Hold_fdre_C_D)         0.059     0.913    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  1.493    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.322ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.107%)  route 0.352ns (59.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X90Y162        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.352     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y160        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 32.322    

Slack (MET) :             32.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.745%)  route 0.373ns (61.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X90Y162        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.373     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y161        FDCE (Setup_fdce_C_D)       -0.063    32.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.937    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                 32.328    

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.865%)  route 0.375ns (59.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X90Y162        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.375     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X89Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y160        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                 32.356    

Slack (MET) :             32.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.115%)  route 0.280ns (57.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y159        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y159        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 32.425    

Slack (MET) :             32.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.937%)  route 0.282ns (58.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y159        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X82Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                 32.455    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (46.992%)  route 0.292ns (53.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X90Y162        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.292     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y161        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.081%)  route 0.307ns (57.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y159        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 32.493    

Slack (MET) :             32.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.187%)  route 0.196ns (46.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y159        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.196     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y159        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 32.602    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.786ns,  Total Violation      -57.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.809ns  (logic 0.266ns (3.406%)  route 7.543ns (96.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 21.492 - 16.000 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 16.348 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.348    16.348    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y202         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y202         FDRE (Prop_fdre_C_Q)         0.223    16.571 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           7.543    24.114    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y201         LUT2 (Prop_lut2_I1_O)        0.043    24.157 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    24.157    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y201         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.206    21.492    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y201         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    21.492    
                         clock uncertainty           -0.154    21.338    
    SLICE_X3Y201         FDRE (Setup_fdre_C_D)        0.033    21.371    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                         -24.157    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.551ns  (logic 0.204ns (2.702%)  route 7.347ns (97.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 21.490 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.345    16.345    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_fdre_C_Q)         0.204    16.549 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.347    23.896    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X4Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.204    21.490    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.490    
                         clock uncertainty           -0.154    21.336    
    SLICE_X4Y206         FDRE (Setup_fdre_C_D)       -0.100    21.236    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.236    
                         arrival time                         -23.896    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.643ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.616ns  (logic 0.223ns (2.928%)  route 7.393ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 21.492 - 16.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 16.346 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.346    16.346    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDRE (Prop_fdre_C_Q)         0.223    16.569 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           7.393    23.962    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.206    21.492    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    21.492    
                         clock uncertainty           -0.154    21.338    
    SLICE_X3Y205         FDRE (Setup_fdre_C_D)       -0.019    21.319    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.319    
                         arrival time                         -23.962    
  -------------------------------------------------------------------
                         slack                                 -2.643    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.515ns  (logic 0.236ns (3.140%)  route 7.279ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 21.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.290    16.290    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.236    16.526 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.279    23.805    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.150    21.436    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.436    
                         clock uncertainty           -0.154    21.282    
    SLICE_X9Y206         FDRE (Setup_fdre_C_D)       -0.102    21.180    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.180    
                         arrival time                         -23.805    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.496ns  (logic 0.204ns (2.722%)  route 7.292ns (97.278%))
  Logic Levels:           0  
  Clock Path Skew:        4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 21.491 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.347    16.347    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.204    16.551 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           7.292    23.843    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.205    21.491    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    21.491    
                         clock uncertainty           -0.154    21.337    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)       -0.082    21.255    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                         -23.843    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.478ns  (logic 0.204ns (2.728%)  route 7.274ns (97.272%))
  Logic Levels:           0  
  Clock Path Skew:        4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 21.489 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.345    16.345    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_fdre_C_Q)         0.204    16.549 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           7.274    23.823    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X4Y208         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.203    21.489    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.154    21.335    
    SLICE_X4Y208         FDRE (Setup_fdre_C_D)       -0.099    21.236    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.236    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.472ns  (logic 0.236ns (3.158%)  route 7.236ns (96.842%))
  Logic Levels:           0  
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 21.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.290    16.290    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.236    16.526 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           7.236    23.762    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.150    21.436    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    21.436    
                         clock uncertainty           -0.154    21.282    
    SLICE_X9Y206         FDRE (Setup_fdre_C_D)       -0.090    21.192    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.192    
                         arrival time                         -23.762    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.565ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.538ns  (logic 0.259ns (3.436%)  route 7.279ns (96.564%))
  Logic Levels:           0  
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 21.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.290    16.290    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.259    16.549 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           7.279    23.828    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.150    21.436    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    21.436    
                         clock uncertainty           -0.154    21.282    
    SLICE_X9Y206         FDRE (Setup_fdre_C_D)       -0.019    21.263    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                 -2.565    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.534ns  (logic 0.223ns (2.960%)  route 7.311ns (97.040%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 21.492 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.347    16.347    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223    16.570 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           7.311    23.881    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.206    21.492    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000    21.492    
                         clock uncertainty           -0.154    21.338    
    SLICE_X3Y205         FDRE (Setup_fdre_C_D)       -0.019    21.319    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.319    
                         arrival time                         -23.881    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.457ns  (logic 0.204ns (2.736%)  route 7.253ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 21.491 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.347    16.347    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.204    16.551 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           7.253    23.804    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X3Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796    17.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.205    21.491    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    21.491    
                         clock uncertainty           -0.154    21.337    
    SLICE_X3Y207         FDRE (Setup_fdre_C_D)       -0.091    21.246    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         21.246    
                         arrival time                         -23.804    
  -------------------------------------------------------------------
                         slack                                 -2.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.206ns (3.470%)  route 5.731ns (96.530%))
  Logic Levels:           0  
  Clock Path Skew:        4.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.886ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.150     1.150    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.206     1.356 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.731     7.087    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.290     5.886    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     5.886    
                         clock uncertainty            0.154     6.040    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.110     6.150    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -6.150    
                         arrival time                           7.087    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.162ns (2.727%)  route 5.778ns (97.273%))
  Logic Levels:           0  
  Clock Path Skew:        4.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.943ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.204     1.204    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_fdre_C_Q)         0.162     1.366 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.778     7.144    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X2Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.347     5.943    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     5.943    
                         clock uncertainty            0.154     6.097    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.062     6.159    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.159    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.118ns (3.093%)  route 3.697ns (96.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.578     0.578    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.118     0.696 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           3.697     4.393    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.783     3.119    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     3.119    
                         clock uncertainty            0.154     3.273    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.041     3.314    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.100ns (2.595%)  route 3.753ns (97.405%))
  Logic Levels:           0  
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.610     0.610    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.100     0.710 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           3.753     4.463    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X2Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.814     3.150    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     3.150    
                         clock uncertainty            0.154     3.304    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.037     3.341    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           4.463    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.107ns (2.772%)  route 3.753ns (97.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.578     0.578    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X8Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDRE (Prop_fdre_C_Q)         0.107     0.685 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           3.753     4.438    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.783     3.119    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000     3.119    
                         clock uncertainty            0.154     3.273    
    SLICE_X9Y206         FDRE (Hold_fdre_C_D)         0.011     3.284    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 0.178ns (2.880%)  route 6.003ns (97.120%))
  Logic Levels:           0  
  Clock Path Skew:        4.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     1.205    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y205         FDRE (Prop_fdre_C_Q)         0.178     1.383 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           6.003     7.386    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.345     5.941    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     5.941    
                         clock uncertainty            0.154     6.095    
    SLICE_X4Y206         FDRE (Hold_fdre_C_D)         0.110     6.205    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.205    
                         arrival time                           7.386    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 0.162ns (2.647%)  route 5.957ns (97.353%))
  Logic Levels:           0  
  Clock Path Skew:        4.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     1.205    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.162     1.367 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.957     7.324    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348     5.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     5.944    
                         clock uncertainty            0.154     6.098    
    SLICE_X3Y205         FDRE (Hold_fdre_C_D)         0.044     6.142    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -6.142    
                         arrival time                           7.324    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.091ns (2.336%)  route 3.805ns (97.664%))
  Logic Levels:           0  
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.608     0.608    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X4Y207         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y207         FDRE (Prop_fdre_C_Q)         0.091     0.699 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.805     4.504    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X4Y208         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.037     1.037    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         0.813     3.149    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y208         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     3.149    
                         clock uncertainty            0.154     3.303    
    SLICE_X4Y208         FDRE (Hold_fdre_C_D)         0.008     3.311    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.178ns (2.863%)  route 6.039ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        4.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.943ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     1.205    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.178     1.383 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           6.039     7.422    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X2Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.347     5.943    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     5.943    
                         clock uncertainty            0.154     6.097    
    SLICE_X2Y206         FDRE (Hold_fdre_C_D)         0.127     6.224    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.224    
                         arrival time                           7.422    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.178ns (2.871%)  route 6.021ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        4.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.205     1.205    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X3Y206         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.178     1.383 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           6.021     7.404    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.348     5.944    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y205         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     5.944    
                         clock uncertainty            0.154     6.098    
    SLICE_X3Y205         FDRE (Hold_fdre_C_D)         0.105     6.203    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -6.203    
                         arrival time                           7.404    
  -------------------------------------------------------------------
                         slack                                  1.201    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.841ns (22.502%)  route 2.896ns (77.498%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.231 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.231    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y174         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.397 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.397    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y174         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.207    13.493    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.493    
                         clock uncertainty           -0.154    13.339    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)        0.049    13.388    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.788ns (21.388%)  route 2.896ns (78.612%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 13.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.344 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.344    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.208    13.494    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.494    
                         clock uncertainty           -0.154    13.340    
    SLICE_X3Y173         FDRE (Setup_fdre_C_D)        0.049    13.389    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.786ns (21.345%)  route 2.896ns (78.655%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.231 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.231    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y174         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.342 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.342    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y174         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.207    13.493    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.493    
                         clock uncertainty           -0.154    13.339    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)        0.049    13.388    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.771ns (21.023%)  route 2.896ns (78.977%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 13.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.327 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.327    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.208    13.494    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.494    
                         clock uncertainty           -0.154    13.340    
    SLICE_X3Y173         FDRE (Setup_fdre_C_D)        0.049    13.389    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.735ns (20.240%)  route 2.896ns (79.760%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.291 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.291    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.495    
                         clock uncertainty           -0.154    13.341    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)        0.049    13.390    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.733ns (20.196%)  route 2.896ns (79.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 13.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.289 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.289    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.208    13.494    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.494    
                         clock uncertainty           -0.154    13.340    
    SLICE_X3Y173         FDRE (Setup_fdre_C_D)        0.049    13.389    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.733ns (20.196%)  route 2.896ns (79.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 13.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.178 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.178    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y173         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.289 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.289    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.208    13.494    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.494    
                         clock uncertainty           -0.154    13.340    
    SLICE_X3Y173         FDRE (Setup_fdre_C_D)        0.049    13.389    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.718ns (19.865%)  route 2.896ns (80.135%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.274 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.274    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.495    
                         clock uncertainty           -0.154    13.341    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)        0.049    13.390    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.680ns (19.014%)  route 2.896ns (80.986%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.236 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.236    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.495    
                         clock uncertainty           -0.154    13.341    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)        0.049    13.390    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.680ns (19.014%)  route 2.896ns (80.986%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.342     4.659    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.259     4.918 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.896     7.815    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I1_O)        0.043     7.858 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.858    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.125 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.125    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.236 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.236    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.796     9.796    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.209    13.495    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    13.495    
                         clock uncertainty           -0.154    13.341    
    SLICE_X3Y172         FDRE (Setup_fdre_C_D)        0.049    13.390    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.335ns (16.950%)  route 1.641ns (83.050%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.211     4.286    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.206     4.492 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.641     6.134    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I2_O)        0.036     6.170 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.170    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.263 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.263    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.341     5.937    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.154     6.091    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.165     6.256    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.263    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.355ns (17.422%)  route 1.683ns (82.578%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.207     4.282    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.162     4.444 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.683     6.127    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y172         LUT3 (Prop_lut3_I1_O)        0.100     6.227 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     6.227    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y172         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.320 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.320    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.340     5.936    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.165     6.255    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -6.255    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.330ns (16.202%)  route 1.707ns (83.798%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.209     4.284    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.206     4.490 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.707     6.197    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y172         LUT3 (Prop_lut3_I1_O)        0.036     6.233 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.233    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y172         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.321 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.321    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.340     5.936    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.165     6.255    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.255    
                         arrival time                           6.321    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.406ns (19.830%)  route 1.641ns (80.170%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.211     4.286    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.206     4.492 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.641     6.134    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y171         LUT3 (Prop_lut3_I2_O)        0.036     6.170 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.170    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.164     6.334 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.334    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.341     5.937    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.154     6.091    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.165     6.256    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.324ns (15.803%)  route 1.726ns (84.197%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.208     4.283    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_fdre_C_Q)         0.206     4.489 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           1.726     6.215    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X3Y172         LUT3 (Prop_lut3_I1_O)        0.036     6.251 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.251    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y172         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.333 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.333    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.340     5.936    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.165     6.255    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -6.255    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.302ns (14.713%)  route 1.751ns (85.287%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.212     4.287    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.178     4.465 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           1.751     6.216    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X3Y171         LUT3 (Prop_lut3_I2_O)        0.036     6.252 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     6.252    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.340 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.340    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.341     5.937    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y171         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.154     6.091    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.165     6.256    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.302ns (14.569%)  route 1.771ns (85.431%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.207     4.282    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.178     4.460 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           1.771     6.231    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y170         LUT3 (Prop_lut3_I1_O)        0.036     6.267 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.267    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X3Y170         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.355 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.355    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X3Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.939    
                         clock uncertainty            0.154     6.093    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.165     6.258    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.258    
                         arrival time                           6.355    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.296ns (14.270%)  route 1.778ns (85.730%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.207     4.282    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.178     4.460 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           1.778     6.239    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y170         LUT3 (Prop_lut3_I0_O)        0.036     6.275 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     6.275    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y170         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.357 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.357    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X3Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.343     5.939    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y170         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     5.939    
                         clock uncertainty            0.154     6.093    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.165     6.258    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -6.258    
                         arrival time                           6.357    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.307ns (14.817%)  route 1.765ns (85.183%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.207     4.282    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.178     4.460 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           1.765     6.225    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X3Y173         LUT3 (Prop_lut3_I1_O)        0.036     6.261 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     6.261    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X3Y173         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.354 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.354    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.338     5.934    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y173         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     5.934    
                         clock uncertainty            0.154     6.088    
    SLICE_X3Y173         FDRE (Hold_fdre_C_D)         0.165     6.253    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -6.253    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.376ns (18.053%)  route 1.707ns (81.947%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.209     4.284    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.206     4.490 f  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.707     6.197    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y172         LUT3 (Prop_lut3_I1_O)        0.036     6.233 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.233    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y172         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     6.367 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.367    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.959     1.959    nolabel_line192/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line192/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line192/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line192/GMIIBUFG/O
                         net (fo=282, routed)         1.340     5.936    nolabel_line192/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y172         FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.165     6.255    nolabel_line192/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.255    
                         arrival time                           6.367    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.563ns,  Total Violation      -20.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.539ns  (logic 0.266ns (4.068%)  route 6.273ns (95.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 16.292 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.292    16.292    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X17Y185        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDCE (Prop_fdce_C_Q)         0.223    16.515 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           6.273    22.788    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X16Y186        LUT6 (Prop_lut6_I2_O)        0.043    22.831 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.831    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y186        FDRE (Setup_fdre_C_D)        0.066    20.268    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.831    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.497ns  (logic 0.302ns (4.649%)  route 6.195ns (95.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 20.236 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.291    16.291    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X16Y184        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y184        FDCE (Prop_fdce_C_Q)         0.259    16.550 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           6.195    22.745    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X16Y185        LUT6 (Prop_lut6_I4_O)        0.043    22.788 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.788    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y185        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.161    20.236    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y185        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.236    
                         clock uncertainty           -0.035    20.201    
    SLICE_X16Y185        FDRE (Setup_fdre_C_D)        0.064    20.265    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.265    
                         arrival time                         -22.788    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.495ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.465ns  (logic 0.362ns (5.599%)  route 6.103ns (94.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.295    16.295    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X16Y187        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDCE (Prop_fdce_C_Q)         0.236    16.531 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           6.103    22.634    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X16Y186        LUT6 (Prop_lut6_I4_O)        0.126    22.760 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.760    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y186        FDRE (Setup_fdre_C_D)        0.064    20.266    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.266    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                 -2.495    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.446ns  (logic 0.266ns (4.126%)  route 6.180ns (95.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.295    16.295    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDCE (Prop_fdce_C_Q)         0.223    16.518 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           6.180    22.698    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X16Y188        LUT6 (Prop_lut6_I5_O)        0.043    22.741 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.741    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y188        FDRE (Setup_fdre_C_D)        0.066    20.268    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.741    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.412ns  (logic 0.266ns (4.149%)  route 6.146ns (95.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.295    16.295    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X15Y186        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186        FDCE (Prop_fdce_C_Q)         0.223    16.518 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           6.146    22.664    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X16Y186        LUT6 (Prop_lut6_I2_O)        0.043    22.707 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.707    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y186        FDRE (Setup_fdre_C_D)        0.065    20.267    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -22.707    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.302ns  (logic 0.302ns (4.792%)  route 6.000ns (95.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.295    16.295    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X16Y187        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDCE (Prop_fdce_C_Q)         0.259    16.554 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           6.000    22.554    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X16Y188        LUT6 (Prop_lut6_I4_O)        0.043    22.597 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.597    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X16Y188        FDRE (Setup_fdre_C_D)        0.066    20.268    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.285ns  (logic 0.330ns (5.251%)  route 5.955ns (94.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.295    16.295    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X17Y188        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y188        FDPE (Prop_fdpe_C_Q)         0.204    16.499 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           5.955    22.454    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X16Y189        LUT6 (Prop_lut6_I3_O)        0.126    22.580 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.580    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.163    20.238    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X16Y189        FDRE (Setup_fdre_C_D)        0.066    20.269    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -22.580    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.604ns  (logic 0.223ns (3.979%)  route 5.381ns (96.021%))
  Logic Levels:           0  
  Clock Path Skew:        2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.291    16.291    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X21Y185        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y185        FDCE (Prop_fdce_C_Q)         0.223    16.514 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           5.381    21.895    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X17Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X17Y175        FDRE (Setup_fdre_C_D)       -0.005    20.186    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.144ns  (logic 0.266ns (5.171%)  route 4.878ns (94.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.296    16.296    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X15Y188        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y188        FDCE (Prop_fdce_C_Q)         0.223    16.519 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           4.878    21.397    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X16Y189        LUT6 (Prop_lut6_I2_O)        0.043    21.440 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.440    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.163    20.238    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X16Y189        FDRE (Setup_fdre_C_D)        0.066    20.269    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                 -1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.214ns (5.315%)  route 3.812ns (94.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162     1.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X17Y188        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y188        FDCE (Prop_fdce_C_Q)         0.178     1.340 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/Q
                         net (fo=4, routed)           3.812     5.152    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[18]
    SLICE_X16Y189        LUT6 (Prop_lut6_I3_O)        0.036     5.188 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.188    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.296     4.613    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.649    
    SLICE_X16Y189        FDRE (Hold_fdre_C_D)         0.189     4.838    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.838    
                         arrival time                           5.188    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.214ns (5.191%)  route 3.909ns (94.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.161     1.161    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X17Y185        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185        FDPE (Prop_fdpe_C_Q)         0.178     1.339 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           3.909     5.248    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X16Y185        LUT6 (Prop_lut6_I2_O)        0.036     5.284 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.284    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y185        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.292     4.609    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y185        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.609    
                         clock uncertainty            0.035     4.645    
    SLICE_X16Y185        FDRE (Hold_fdre_C_D)         0.188     4.833    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.833    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.214ns (5.136%)  route 3.953ns (94.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162     1.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X17Y188        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y188        FDCE (Prop_fdce_C_Q)         0.178     1.340 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           3.953     5.293    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X16Y188        LUT6 (Prop_lut6_I3_O)        0.036     5.329 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.329    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.295     4.612    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.648    
    SLICE_X16Y188        FDRE (Hold_fdre_C_D)         0.189     4.837    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           5.329    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.128ns (4.818%)  route 2.529ns (95.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.587     0.587    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X15Y186        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186        FDCE (Prop_fdce_C_Q)         0.100     0.687 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           2.529     3.216    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X16Y186        LUT6 (Prop_lut6_I2_O)        0.028     3.244 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     3.244    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.786     2.596    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty            0.035     2.632    
    SLICE_X16Y186        FDRE (Hold_fdre_C_D)         0.087     2.719    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.293ns (6.970%)  route 3.911ns (93.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162     1.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X16Y187        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDPE (Prop_fdpe_C_Q)         0.189     1.351 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           3.911     5.262    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X16Y186        LUT6 (Prop_lut6_I4_O)        0.104     5.366 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.366    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.611    
                         clock uncertainty            0.035     4.647    
    SLICE_X16Y186        FDRE (Hold_fdre_C_D)         0.189     4.836    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.836    
                         arrival time                           5.366    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.128ns (4.788%)  route 2.546ns (95.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.588     0.588    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y189        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y189        FDCE (Prop_fdce_C_Q)         0.100     0.688 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           2.546     3.234    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X16Y189        LUT6 (Prop_lut6_I5_O)        0.028     3.262 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     3.262    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.789     2.599    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y189        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.599    
                         clock uncertainty            0.035     2.635    
    SLICE_X16Y189        FDRE (Hold_fdre_C_D)         0.087     2.722    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.146ns (4.694%)  route 2.965ns (95.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.586     0.586    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X18Y186        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y186        FDCE (Prop_fdce_C_Q)         0.118     0.704 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           2.965     3.669    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X16Y186        LUT6 (Prop_lut6_I5_O)        0.028     3.697 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     3.697    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.786     2.596    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y186        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty            0.035     2.632    
    SLICE_X16Y186        FDRE (Hold_fdre_C_D)         0.087     2.719    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.146ns (4.591%)  route 3.034ns (95.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.587     0.587    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X16Y187        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDCE (Prop_fdce_C_Q)         0.118     0.705 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           3.034     3.739    nolabel_line192/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X16Y188        LUT6 (Prop_lut6_I4_O)        0.028     3.767 r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     3.767    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.789     2.599    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y188        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.599    
                         clock uncertainty            0.035     2.635    
    SLICE_X16Y188        FDRE (Hold_fdre_C_D)         0.087     2.722    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.100ns (3.141%)  route 3.083ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.585     0.585    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X21Y185        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y185        FDCE (Prop_fdce_C_Q)         0.100     0.685 r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.083     3.768    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X17Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.775     2.585    nolabel_line192/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y175        FDRE                                         r  nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty            0.035     2.621    
    SLICE_X17Y175        FDRE (Hold_fdre_C_D)         0.040     2.661    nolabel_line192/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  1.108    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.652ns  (logic 0.204ns (31.266%)  route 0.448ns (68.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y159        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y158        FDCE (Setup_fdce_C_D)       -0.087     4.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.579ns  (logic 0.236ns (40.730%)  route 0.343ns (59.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.343     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y161        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.868%)  route 0.290ns (55.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.290     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X91Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y161        FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.632ns  (logic 0.259ns (41.008%)  route 0.373ns (58.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X90Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X90Y162        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.547%)  route 0.356ns (61.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y159        FDCE (Setup_fdce_C_D)       -0.007     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.832%)  route 0.272ns (57.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y159        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.272     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y159        FDCE (Setup_fdce_C_D)       -0.091     4.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.877%)  route 0.285ns (56.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y159        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.285     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y159        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.284%)  route 0.277ns (51.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X90Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X90Y162        FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  4.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 nolabel_line192/AT93C46_IIC/IIC_INIT_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.259ns (6.804%)  route 3.547ns (93.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.338     1.338    nolabel_line192/AT93C46_IIC/SFT_DAT_reg[8]
    SLICE_X6Y215         FDPE                                         r  nolabel_line192/AT93C46_IIC/IIC_INIT_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y215         FDPE (Prop_fdpe_C_Q)         0.259     1.597 f  nolabel_line192/AT93C46_IIC/IIC_INIT_OUT_reg/Q
                         net (fo=44, routed)          3.547     5.144    nolabel_line192/SiTCP/SiTCP/RST
    SLICE_X72Y123        FDPE                                         f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.245     6.245    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X72Y123        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/C
                         clock pessimism              0.000     6.245    
                         clock uncertainty           -0.035     6.210    
    SLICE_X72Y123        FDPE (Recov_fdpe_C_PRE)     -0.178     6.032    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_1/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_1
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_2
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X19Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X19Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_7/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X19Y195        FDCE (Recov_fdce_C_CLR)     -0.212     6.005    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_7
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.259ns (7.275%)  route 3.301ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 6.166 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.301     4.781    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y195        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.166     6.166    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X18Y195        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_7/C
                         clock pessimism              0.086     6.252    
                         clock uncertainty           -0.035     6.217    
    SLICE_X18Y195        FDCE (Recov_fdce_C_CLR)     -0.187     6.030    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_7
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.259ns (7.399%)  route 3.241ns (92.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.241     4.721    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X21Y189        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162     6.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X21Y189        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_0/C
                         clock pessimism              0.086     6.248    
                         clock uncertainty           -0.035     6.213    
    SLICE_X21Y189        FDCE (Recov_fdce_C_CLR)     -0.212     6.001    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_0
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.259ns (7.399%)  route 3.241ns (92.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.221     1.221    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X52Y191        FDPE                                         r  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDPE (Prop_fdpe_C_Q)         0.259     1.480 f  nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.241     4.721    nolabel_line192/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X21Y189        FDCE                                         f  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       1.162     6.162    nolabel_line192/SiTCP/SiTCP/CLK
    SLICE_X21Y189        FDCE                                         r  nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_1/C
                         clock pessimism              0.086     6.248    
                         clock uncertainty           -0.035     6.213    
    SLICE_X21Y189        FDCE (Recov_fdce_C_CLR)     -0.212     6.001    nolabel_line192/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1CData_1
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                  1.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.743     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.185     0.558    
    SLICE_X86Y159        FDCE (Remov_fdce_C_CLR)     -0.050     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.332%)  route 0.103ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X80Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.185     0.556    
    SLICE_X80Y158        FDCE (Remov_fdce_C_CLR)     -0.069     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.332%)  route 0.103ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.542     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X80Y158        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.185     0.556    
    SLICE_X80Y158        FDPE (Remov_fdpe_C_PRE)     -0.072     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.454%)  route 0.160ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.160     0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X89Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.168     0.576    
    SLICE_X89Y160        FDCE (Remov_fdce_C_CLR)     -0.069     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.454%)  route 0.160ns (61.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.160     0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X89Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line192/BUFG0/O
                         net (fo=16970, routed)       0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.168     0.576    
    SLICE_X89Y160        FDCE (Remov_fdce_C_CLR)     -0.069     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.451ns (18.812%)  route 1.946ns (81.188%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 36.577 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y166       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.100    36.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y166       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.529    37.106    
                         clock uncertainty           -0.035    37.071    
    SLICE_X100Y166       FDCE (Recov_fdce_C_CLR)     -0.212    36.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.451ns (18.812%)  route 1.946ns (81.188%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 36.577 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y166       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.100    36.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y166       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.529    37.106    
                         clock uncertainty           -0.035    37.071    
    SLICE_X100Y166       FDCE (Recov_fdce_C_CLR)     -0.212    36.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X99Y166        FDCE (Recov_fdce_C_CLR)     -0.212    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.494    

Slack (MET) :             30.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X99Y166        FDCE (Recov_fdce_C_CLR)     -0.212    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.494    

Slack (MET) :             30.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X99Y166        FDCE (Recov_fdce_C_CLR)     -0.212    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.494    

Slack (MET) :             30.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X99Y166        FDCE (Recov_fdce_C_CLR)     -0.212    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.494    

Slack (MET) :             30.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.154    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.552    

Slack (MET) :             30.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.154    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.552    

Slack (MET) :             30.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.154    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.552    

Slack (MET) :             30.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.451ns (20.329%)  route 1.767ns (79.671%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.224     4.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     4.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X95Y181        LUT6 (Prop_lut6_I3_O)        0.043     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.366     5.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y181        LUT4 (Prop_lut4_I3_O)        0.049     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.624     5.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y167        LUT1 (Prop_lut1_I0_O)        0.136     6.052 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.311     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.529    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.154    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 30.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.276%)  route 0.225ns (63.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.537     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X78Y159        LUT2 (Prop_lut2_I0_O)        0.028     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.273     2.259    
    SLICE_X81Y159        FDPE (Remov_fdpe_C_PRE)     -0.072     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.276%)  route 0.225ns (63.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.537     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X78Y159        LUT2 (Prop_lut2_I0_O)        0.028     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.273     2.259    
    SLICE_X81Y159        FDPE (Remov_fdpe_C_PRE)     -0.072     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.276%)  route 0.225ns (63.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.537     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X78Y159        LUT2 (Prop_lut2_I0_O)        0.028     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.273     2.259    
    SLICE_X81Y159        FDPE (Remov_fdpe_C_PRE)     -0.072     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDPE (Prop_fdpe_C_Q)         0.100     2.168 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.153     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X85Y158        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.224%)  route 0.155ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.547     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X93Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X93Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.433     2.101    
    SLICE_X93Y163        FDCE (Remov_fdce_C_CLR)     -0.069     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.296    





