{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749068739866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749068739867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 17:25:39 2025 " "Processing started: Wed Jun 04 17:25:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749068739867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749068739867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749068739867 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749068740292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/decoder_2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sra1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sra1 " "Found entity 1: sra1" {  } { { "sra1.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/sra1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sll8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sll8 " "Found entity 1: sll8" {  } { { "sll8.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/sll8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749068740387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749068740387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_8bit " "Elaborating entity \"register_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749068740421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_1bit:inst " "Elaborating entity \"register_1bit\" for hierarchy \"register_1bit:inst\"" {  } { { "register_8bit.bdf" "inst" { Schematic "C:/Users/micha/Downloads/Mandinha/register_8bit.bdf" { { 288 328 456 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749068740440 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst7\|inst register_1bit:inst7\|inst~_emulated register_1bit:inst7\|inst~1 " "Register \"register_1bit:inst7\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst7\|inst~_emulated\" and latch \"register_1bit:inst7\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst7|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst6\|inst register_1bit:inst6\|inst~_emulated register_1bit:inst6\|inst~1 " "Register \"register_1bit:inst6\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst6\|inst~_emulated\" and latch \"register_1bit:inst6\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst6|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst5\|inst register_1bit:inst5\|inst~_emulated register_1bit:inst5\|inst~1 " "Register \"register_1bit:inst5\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst5\|inst~_emulated\" and latch \"register_1bit:inst5\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst5|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst4\|inst register_1bit:inst4\|inst~_emulated register_1bit:inst4\|inst~1 " "Register \"register_1bit:inst4\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst4\|inst~_emulated\" and latch \"register_1bit:inst4\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst3\|inst register_1bit:inst3\|inst~_emulated register_1bit:inst3\|inst~1 " "Register \"register_1bit:inst3\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst3\|inst~_emulated\" and latch \"register_1bit:inst3\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst2\|inst register_1bit:inst2\|inst~_emulated register_1bit:inst2\|inst~1 " "Register \"register_1bit:inst2\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst2\|inst~_emulated\" and latch \"register_1bit:inst2\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst1\|inst register_1bit:inst1\|inst~_emulated register_1bit:inst1\|inst~1 " "Register \"register_1bit:inst1\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst1\|inst~_emulated\" and latch \"register_1bit:inst1\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:inst\|inst register_1bit:inst\|inst~_emulated register_1bit:inst\|inst~1 " "Register \"register_1bit:inst\|inst\" is converted into an equivalent circuit using register \"register_1bit:inst\|inst~_emulated\" and latch \"register_1bit:inst\|inst~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/micha/Downloads/Mandinha/register_1bit.bdf" { { 248 536 600 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749068740736 "|register_8bit|register_1bit:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1749068740736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749068740951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749068740951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749068741022 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749068741022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749068741022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749068741022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749068741051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 17:25:41 2025 " "Processing ended: Wed Jun 04 17:25:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749068741051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749068741051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749068741051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749068741051 ""}
