/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [4:0] _01_;
  reg [3:0] _02_;
  reg [19:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [6:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  reg [2:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire [8:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_95z;
  reg [5:0] celloutsig_0_96z;
  wire celloutsig_0_98z;
  wire [19:0] celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [34:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [33:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(in_data[76] & in_data[63]);
  assign celloutsig_0_80z = ~(celloutsig_0_0z & celloutsig_0_68z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z & celloutsig_0_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z & celloutsig_1_2z);
  assign celloutsig_1_13z = ~(celloutsig_1_2z & celloutsig_1_12z);
  assign celloutsig_0_16z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_28z = ~(celloutsig_0_0z & celloutsig_0_4z[4]);
  assign celloutsig_0_70z = ~celloutsig_0_51z;
  assign celloutsig_0_60z = celloutsig_0_34z[4] | ~(celloutsig_0_7z);
  assign celloutsig_0_1z = in_data[62] | ~(celloutsig_0_0z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_35z[10:6];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_52z, celloutsig_0_80z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 20'h00000;
    else _03_ <= { celloutsig_1_1z[15:1], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 5'h00;
    else _04_ <= in_data[56:52];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_4z;
  assign celloutsig_1_6z = { celloutsig_1_1z[31:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } & in_data[143:110];
  assign celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_7z } & { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_13z } & { _04_[3:1], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_4z[5], celloutsig_0_28z, celloutsig_0_28z } & celloutsig_0_13z[3:1];
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[3:0], celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_2z[5:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_0_5z = celloutsig_0_4z[5:3] / { 1'h1, celloutsig_0_2z[4:3] };
  assign celloutsig_0_68z = { celloutsig_0_11z[3:2], celloutsig_0_53z, celloutsig_0_66z } / { 1'h1, celloutsig_0_11z[7:5] };
  assign celloutsig_0_52z = { celloutsig_0_2z[3:2], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[0], celloutsig_0_51z };
  assign celloutsig_1_0z = in_data[140:132] == in_data[107:99];
  assign celloutsig_1_10z = { celloutsig_1_1z[6], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z } === { in_data[134:122], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_57z = celloutsig_0_22z[8:1] <= { celloutsig_0_42z[6:1], celloutsig_0_43z, celloutsig_0_23z };
  assign celloutsig_0_69z = { celloutsig_0_8z[2:1], celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_20z } <= { celloutsig_0_34z[7:3], celloutsig_0_61z };
  assign celloutsig_0_75z = { celloutsig_0_35z[3:2], celloutsig_0_45z, celloutsig_0_38z, celloutsig_0_57z, celloutsig_0_69z, celloutsig_0_18z } <= { celloutsig_0_42z[5:4], celloutsig_0_54z, celloutsig_0_39z, celloutsig_0_67z };
  assign celloutsig_0_82z = { _00_[0], celloutsig_0_75z, celloutsig_0_58z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_19z } <= in_data[72:50];
  assign celloutsig_0_12z = celloutsig_0_2z[7:5] <= { celloutsig_0_4z[5:4], celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_27z[0], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_12z } <= { celloutsig_0_22z[7:3], celloutsig_0_1z };
  assign celloutsig_0_43z = ! { in_data[82:81], celloutsig_0_34z };
  assign celloutsig_0_67z = ! { _00_[5:3], celloutsig_0_60z };
  assign celloutsig_0_41z = { celloutsig_0_37z[7:4], celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_20z } || { in_data[77:62], celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_45z = { celloutsig_0_19z, celloutsig_0_20z } || { celloutsig_0_22z[5:3], celloutsig_0_38z };
  assign celloutsig_1_8z = { celloutsig_1_6z[8:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } || { in_data[135:127], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_11z[3:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z } || { celloutsig_1_6z[30:19], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_51z = { celloutsig_0_11z[7:2], _01_, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_33z } < { celloutsig_0_34z[4:2], celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_10z = celloutsig_0_8z[7:4] < { celloutsig_0_2z[10:8], celloutsig_0_0z };
  assign celloutsig_1_19z = { _03_[18:13], celloutsig_1_8z } < celloutsig_1_6z[19:13];
  assign celloutsig_0_37z = { celloutsig_0_22z, celloutsig_0_10z } * { celloutsig_0_22z[7:1], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[155:121] * in_data[146:112];
  assign celloutsig_1_5z = celloutsig_1_1z[31:20] * celloutsig_1_1z[23:12];
  assign celloutsig_0_38z = { celloutsig_0_34z[7:2], celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_12z } !== celloutsig_0_35z;
  assign celloutsig_0_21z = { celloutsig_0_13z[1:0], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_16z } !== celloutsig_0_6z[12:3];
  assign celloutsig_0_23z = celloutsig_0_13z !== { celloutsig_0_4z[2:0], celloutsig_0_9z };
  assign celloutsig_0_0z = | in_data[78:76];
  assign celloutsig_0_47z = | { celloutsig_0_11z[6:0], celloutsig_0_38z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_41z };
  assign celloutsig_0_50z = | celloutsig_0_35z[6:1];
  assign celloutsig_0_54z = | { celloutsig_0_8z[7], celloutsig_0_47z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_53z, celloutsig_0_16z, celloutsig_0_52z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_66z = | _04_[2:0];
  assign celloutsig_1_2z = | in_data[135:132];
  assign celloutsig_1_3z = | in_data[154:139];
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_17z = | { celloutsig_1_11z[3:0], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_16z };
  assign celloutsig_0_20z = | { celloutsig_0_6z[8:7], celloutsig_0_16z };
  assign celloutsig_0_25z = | { celloutsig_0_4z[4], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_3z = | in_data[67:53];
  assign celloutsig_0_36z = ^ celloutsig_0_35z[11:2];
  assign celloutsig_0_53z = ^ { celloutsig_0_50z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_1_16z = ^ { _03_[17:15], celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { in_data[153:130], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_18z = ^ celloutsig_0_6z[4:2];
  assign celloutsig_0_26z = ^ in_data[94:81];
  assign celloutsig_0_35z = { celloutsig_0_22z[5:2], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_4z } << celloutsig_0_2z[11:0];
  assign celloutsig_0_39z = { celloutsig_0_13z[3], celloutsig_0_16z, celloutsig_0_38z } << celloutsig_0_34z[5:3];
  assign celloutsig_0_95z = celloutsig_0_8z[6:0] << { celloutsig_0_2z[1], celloutsig_0_58z, celloutsig_0_82z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_1z[11:9], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z } << celloutsig_1_1z[9:4];
  assign celloutsig_0_13z = { celloutsig_0_6z[5:4], celloutsig_0_7z, celloutsig_0_3z } << { celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_6z = in_data[44:31] <<< { in_data[8:2], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_61z = { celloutsig_0_35z[0], celloutsig_0_20z, celloutsig_0_45z, celloutsig_0_16z, celloutsig_0_51z } <<< celloutsig_0_37z[5:1];
  assign celloutsig_0_11z = celloutsig_0_6z[12:2] <<< { in_data[20:16], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[72:63], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[82:72], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[65:58], celloutsig_0_3z } ~^ { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_99z = { celloutsig_0_24z[10:1], _04_, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_70z, celloutsig_0_82z, celloutsig_0_25z } ~^ { celloutsig_0_8z[8:2], celloutsig_0_53z, celloutsig_0_5z, celloutsig_0_68z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_8z[8:1] ~^ in_data[82:75];
  assign celloutsig_0_19z = { _04_[2:1], celloutsig_0_10z } ~^ { celloutsig_0_2z[2:1], celloutsig_0_15z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_42z = 7'h00;
    else if (clkin_data[128]) celloutsig_0_42z = celloutsig_0_8z[7:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_58z = 3'h0;
    else if (clkin_data[128]) celloutsig_0_58z = celloutsig_0_5z;
  always_latch
    if (celloutsig_1_19z) celloutsig_0_96z = 6'h00;
    else if (clkin_data[128]) celloutsig_0_96z = { celloutsig_0_35z[10:6], celloutsig_0_54z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_24z = 11'h000;
    else if (clkin_data[128]) celloutsig_0_24z = { celloutsig_0_11z[8:3], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_33z = ~((celloutsig_0_8z[5] & celloutsig_0_31z[1]) | (celloutsig_0_3z & celloutsig_0_18z));
  assign celloutsig_0_98z = ~((_02_[0] & celloutsig_0_5z[0]) | (celloutsig_0_95z[6] & celloutsig_0_96z[2]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_2z) | (celloutsig_1_1z[11] & celloutsig_1_8z));
  assign celloutsig_0_15z = ~((in_data[59] & celloutsig_0_6z[2]) | (celloutsig_0_6z[7] & celloutsig_0_4z[3]));
  assign { out_data[128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
