<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.4.2">
    <drawing>
        <settings>
            <setting alwaysvectorfont="no"/>
            <setting verticaltext="up"/>
        </settings>
        <grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
        <layers>
            <layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
            <layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
            <layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
            <layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
            <layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
            <layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
            <layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
            <layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
            <layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
            <layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
            <layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
            <layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
            <layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
            <layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
            <layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
            <layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
            <layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
            <layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
            <layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
            <layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
            <layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
            <layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
            <layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
            <layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
            <layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
            <layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
            <layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
            <layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
            <layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
            <layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
            <layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
            <layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
            <layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
            <layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
            <layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
            <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
        </layers>
        <library>
            <packages>
                <package name="INTEL-ATOM-FOOTPRINT">
                    <smd name="VSS" x="-16" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_MON2N" x="-15.3" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_MON2P" x="-14.600000000000001" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQS[2]" x="-11.100000000000005" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[10]" x="-9.700000000000006" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[6]" x="-7.600000000000008" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[4]" x="-6.9000000000000075" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="GBE_TXN[3]" x="-6.200000000000007" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA_TXN[2]" x="-3.4000000000000066" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.09999999999999365" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_1_1P0" x="2.8999999999999932" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCSFRXXXSI0_1P35" x="-14.600000000000001" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCSFRXXXSI0_1P35" x="-13.900000000000002" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-12.500000000000004" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-11.800000000000004" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-11.100000000000005" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="TRST_B" x="-9.000000000000007" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AA47_RSVD" x="-8.300000000000008" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-7.600000000000008" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[42]" x="-4.800000000000007" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[43]" x="-4.100000000000007" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SPI_MOSI" x="-2.000000000000006" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AB63_RSVD" x="-1.3000000000000063" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SUS_STAT_B" x="-0.6000000000000063" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[56]" x="0.09999999999999365" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[61]" x="0.7999999999999936" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[60]" x="1.4999999999999936" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[62]" x="2.8999999999999932" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[63]" x="3.5999999999999934" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[59]" x="4.299999999999994" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AC25_RSVD" x="-14.600000000000001" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AC26_RSVD" x="-13.900000000000002" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-9.000000000000007" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-8.300000000000008" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSUS_1P03" x="-7.600000000000008" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVSOCSI0_1P03" x="-6.9000000000000075" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVSOCSI0_1P03" x="-6.200000000000007" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="RSMRST_B" x="-4.800000000000007" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_PWRBTN_B" x="-4.100000000000007" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_SLP_DDRVTT_B" x="-2.7000000000000064" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="TMS" x="-2.000000000000006" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="TDI" x="-0.6000000000000063" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SPI_CS1_B" x="0.09999999999999365" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[57]" x="3.5999999999999934" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQSB[7]" x="4.999999999999994" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQS[7]" x="5.699999999999994" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[58]" x="-15.3" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-12.500000000000004" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.800000000000004" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.100000000000005" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-10.400000000000006" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVCPUSI0_MOD0_1P03" x="-9.700000000000006" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVCPUSI0_MOD2_1P03" x="-9.000000000000007" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-8.300000000000008" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-7.600000000000008" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-6.200000000000007" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSI0_1P03" x="-5.500000000000007" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-4.800000000000007" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSUS_3P3" x="-3.4000000000000066" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSUS_3P3" x="-2.7000000000000064" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SRTCRST_B" x="-0.6000000000000063" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="RTEST_B" x="0.09999999999999365" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AD53_RSVD" x="1.4999999999999936" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="BVCCRTC_EXTPAD" x="2.1999999999999935" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_SUSCLK" x="3.5999999999999934" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SPI_MISO" x="4.299999999999994" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_OC0_B" x="5.699999999999994" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="TCK" x="-16" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_WAKE_B" x="-15.3" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-14.600000000000001" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03_SENSE" x="-13.900000000000002" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.200000000000003" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_PLTRST_B" x="-11.800000000000004" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSSCPUVIDSI0_1P03_SENSE" x="-10.400000000000006" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-9.700000000000006" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-9.000000000000007" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-8.300000000000008" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-7.600000000000008" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-6.9000000000000075" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-6.200000000000007" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-4.800000000000007" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-4.100000000000007" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03_SENSE" x="-3.4000000000000066" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSSRAMCPUSI1_1P03_SENSE" x="-2.7000000000000064" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-2.000000000000006" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSI0_1P03" x="-1.3000000000000063" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-0.6000000000000063" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSUS_1P8" x="0.09999999999999365" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSUS_1P8" x="0.7999999999999936" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SPI_CLK" x="2.1999999999999935" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="TDO" x="3.5999999999999934" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_SLP_S3_B" x="4.299999999999994" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="5.699999999999994" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-16" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-14.600000000000001" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.900000000000002" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.200000000000003" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.800000000000004" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.100000000000005" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-10.400000000000006" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-7.600000000000008" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-6.9000000000000075" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-6.200000000000007" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI1_1P03" x="-5.500000000000007" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-4.100000000000007" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSI0_1P03" x="-3.4000000000000066" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-2.7000000000000064" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRTC_3P3" x="-1.3000000000000063" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="RCOMP_CORE_LVT" x="0.09999999999999365" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="UART1_RXD" x="1.4999999999999936" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_CLKOUT0" x="2.1999999999999935" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_AD0" x="3.5999999999999934" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="FLEX_CLK_SE1" x="4.299999999999994" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_AD3" x="5.699999999999994" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AG60_RSVD" x="-16" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.200000000000003" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-12.500000000000004" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.800000000000004" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.100000000000005" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-10.400000000000006" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-9.700000000000006" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-8.300000000000008" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-7.600000000000008" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-6.9000000000000075" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-5.500000000000007" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_CLKRUNB" x="-4.800000000000007" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="UART1_TXD" x="-4.100000000000007" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA3_GP0" x="-3.4000000000000066" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA3_LEDN" x="-2.000000000000006" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_FRAMEB" x="-1.3000000000000063" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="FLEX_CLK_SE0" x="0.09999999999999365" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="COREPWROK" x="0.7999999999999936" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="2.1999999999999935" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="2.8999999999999932" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="3.5999999999999934" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="4.299999999999994" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="4.999999999999994" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="5.699999999999994" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-16" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCORE7VIDSI0GT_1P03" x="-14.600000000000001" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCRAMCPUSI0GT_MOD3_1P03" x="-13.900000000000002" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AJ34_RSVD" x="-12.500000000000004" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-11.800000000000004" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDIGXXXSI0_1P03" x="-11.100000000000005" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-10.400000000000006" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSI0_1P8" x="-9.700000000000006" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSI0_3P3" x="-9.000000000000007" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-7.600000000000008" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="BRTCX2_PAD" x="-6.200000000000007" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="BRTCX1_PAD" x="-5.500000000000007" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-3.4000000000000066" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[28]" x="0.09999999999999365" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[29]" x="0.7999999999999936" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[2]" x="2.1999999999999935" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[0]" x="3.5999999999999934" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[0]" x="4.299999999999994" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[5]" x="5.699999999999994" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.900000000000002" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-13.200000000000003" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-12.500000000000004" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCPUVIDSI0_1P03" x="-11.800000000000004" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVCPUSI0_MOD1_1P03" x="-11.100000000000005" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCFHVCPUSI0_MOD3_1P03" x="-9.700000000000006" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCORE6VIDSI0GT_1P03" x="-9.000000000000007" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AL34_RSVD" x="-8.300000000000008" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-7.600000000000008" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-6.200000000000007" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPADXXXSI0_1P8" x="-5.500000000000007" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="MEMHOT_B" x="-3.4000000000000066" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="CTBTRIGOUT" x="-2.7000000000000064" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA_LEDN" x="-2.000000000000006" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="MCERR_B" x="-0.6000000000000063" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_AD2" x="0.09999999999999365" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="NMI" x="1.4999999999999936" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMBALRT_N0" x="2.1999999999999935" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="ERROR1_B" x="3.5999999999999934" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="ERROR2_B" x="4.299999999999994" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="ERROR0_B" x="4.999999999999994" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[3]" x="5.699999999999994" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[7]" x="-16" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[6]" x="-15.3" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[1]" x="-13.900000000000002" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[0]" x="-13.200000000000003" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[4]" x="-12.500000000000004" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-9.000000000000007" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-8.300000000000008" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-7.600000000000008" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-6.9000000000000075" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-6.200000000000007" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-5.500000000000007" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-4.800000000000007" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-4.100000000000007" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-3.4000000000000066" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-2.7000000000000064" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-2.000000000000006" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VNN" x="-1.3000000000000063" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.09999999999999365" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="CTBTRIGINOUT" x="0.7999999999999936" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_CLKOUT1" x="1.4999999999999936" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="IERR_B" x="2.8999999999999932" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="LPC_AD1" x="3.5999999999999934" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="CLK14_IN" x="4.999999999999994" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PMU_RESETBUTTON_B" x="5.699999999999994" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[25]" x="-15.3" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[24]" x="-14.600000000000001" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_CLK0" x="-12.500000000000004" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_DATA1" x="-11.800000000000004" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_DATA2" x="-11.100000000000005" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[3]" x="-9.700000000000006" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[3]" x="-9.000000000000007" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AP20_RSVD" x="-7.600000000000008" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AP21_RSVD" x="-6.9000000000000075" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.09999999999999365" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_DATA0" x="4.299999999999994" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[30]" x="5.699999999999994" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[31]" x="-16" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[1]" x="-15.3" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[15]" x="-13.900000000000002" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[11]" x="-13.200000000000003" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[8]" x="-11.800000000000004" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[12]" x="-11.100000000000005" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_OBSP" x="-9.000000000000007" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AR51_RSVD" x="-7.600000000000008" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AR53_RSVD" x="-6.9000000000000075" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AR54_RSVD" x="-6.200000000000007" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT3" x="-4.800000000000007" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT15" x="-4.100000000000007" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_CLK1" x="-2.000000000000006" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SMB_CLK2" x="-1.3000000000000063" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[1]" x="0.09999999999999365" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[14]" x="0.7999999999999936" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[10]" x="1.4999999999999936" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[9]" x="2.8999999999999932" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[13]" x="3.5999999999999934" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_0_1P0" x="-16" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_0_1P0" x="-15.3" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_0_1P0" x="-14.600000000000001" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_0_1P0" x="-13.900000000000002" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADDR_0_1P0" x="-13.200000000000003" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCLKDDR_0_1P5" x="-12.500000000000004" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCSFRPLLDDR_0_1P5" x="-11.800000000000004" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCACKDDR_0_1P0" x="-11.100000000000005" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AT34_RSVD" x="-10.400000000000006" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-9.700000000000006" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-9.000000000000007" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCAREF_PCIE_HVGEN" x="-8.300000000000008" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDUSBSUS_1P0" x="-7.600000000000008" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCAUSB_1P0" x="-6.9000000000000075" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_RCOMPI" x="-5.500000000000007" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_RCOMPO" x="-4.800000000000007" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="ILB_SERIRQ" x="-4.100000000000007" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AT51_RSVD" x="-3.4000000000000066" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT4" x="-2.000000000000006" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="THERMTRIP_N" x="-1.3000000000000063" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT11" x="0.09999999999999365" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT9" x="0.7999999999999936" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA_GP0" x="1.4999999999999936" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[26]" x="3.5999999999999934" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[27]" x="4.299999999999994" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADLLDDR_0_1P0" x="5.699999999999994" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADLLDDR_0_1P0" x="-16" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADLLDDR_0_1P0" x="-15.3" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADLLDDR_0_1P0" x="-14.600000000000001" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCADLLDDR_0_1P0" x="-13.900000000000002" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCCLKDDR_0_1P5" x="-13.200000000000003" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCPLLDDR_0_1P0" x="-12.500000000000004" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCACKDDR_0_1P0" x="-11.800000000000004" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="AU34_RSVD" x="-11.100000000000005" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-10.400000000000006" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-9.700000000000006" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-9.000000000000007" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDUSB_1P0" x="-8.300000000000008" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCUSBSUS_3P3" x="-7.600000000000008" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSSA_USB" x="-6.9000000000000075" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCUSBSUS_1P8" x="-6.200000000000007" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCUSBSUS_1P8" x="-5.500000000000007" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT_CLK0" x="-2.000000000000006" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT_CLK1" x="-1.3000000000000063" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[4]" x="-0.6000000000000063" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.09999999999999365" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[20]" x="0.7999999999999936" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[2]" x="2.1999999999999935" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[2]" x="2.8999999999999932" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[23]" x="4.299999999999994" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[19]" x="4.999999999999994" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_ODTPU" x="-16" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQPU" x="-15.3" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-9.000000000000007" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-8.300000000000008" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCA_PCIE_1P0" x="-7.600000000000008" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDUSB_1P0" x="-6.9000000000000075" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCUSBSUS_3P3" x="-6.200000000000007" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSSA_USB" x="-5.500000000000007" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SVID_DATA" x="-1.3000000000000063" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="CX_PRDY_B" x="0.09999999999999365" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT2" x="0.7999999999999936" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT7" x="2.1999999999999935" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT12" x="2.8999999999999932" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT13" x="3.5999999999999934" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[5]" x="4.299999999999994" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[1]" x="4.999999999999994" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[0]" x="5.699999999999994" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[21]" x="-15.3" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[16]" x="-14.600000000000001" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[17]" x="-13.900000000000002" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[22]" x="-12.500000000000004" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[18]" x="-11.800000000000004" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-11.100000000000005" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-10.400000000000006" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-9.700000000000006" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_VREF" x="-9.000000000000007" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[37]" x="-8.300000000000008" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCAPLL_PCIE_1P0" x="-7.600000000000008" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DP[0]" x="-5.500000000000007" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="CX_PREQ_B" x="-4.100000000000007" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT5" x="-2.7000000000000064" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT1" x="-2.000000000000006" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT8" x="-1.3000000000000063" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT6" x="0.09999999999999365" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT14" x="0.7999999999999936" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQECC[7]" x="2.1999999999999935" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQSECC[0]" x="2.8999999999999932" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQECC[5]" x="3.5999999999999934" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[19]" x="4.299999999999994" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[22]" x="4.999999999999994" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[17]" x="5.699999999999994" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[15]" x="-15.3" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQSB[1]" x="-14.600000000000001" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[8]" x="-13.900000000000002" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[2]" x="-13.200000000000003" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQSB[0]" x="-12.500000000000004" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_1_DQ[0]" x="-11.800000000000004" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="GBE_TXN[2]" x="-10.400000000000006" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="GBE_TXN[1]" x="-9.700000000000006" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="GBE_TXN[0]" x="-9.000000000000007" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="GBE_REFCLKP" x="-8.300000000000008" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA_TXN[3]" x="-7.600000000000008" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SATA_TXP[0]" x="-6.200000000000007" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CK[0]" x="-4.800000000000007" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[13]" x="-4.100000000000007" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DRAMRSTB" x="-3.4000000000000066" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CMDPU" x="-2.7000000000000064" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[33]" x="-1.3000000000000063" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[32]" x="-0.6000000000000063" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.09999999999999365" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCAPLL_PCIE_1P0" x="0.7999999999999936" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_OBSN" x="1.4999999999999936" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DN[3]" x="2.1999999999999935" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DP[1]" x="3.5999999999999934" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DN[0]" x="4.299999999999994" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_REFCLKN" x="5.699999999999994" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSECC[0]" x="-16" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSBECC[0]" x="-15.3" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CK[3]" x="-13.200000000000003" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CSB[1]" x="-12.500000000000004" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_ODT[1]" x="-11.800000000000004" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[36]" x="-11.100000000000005" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DP[3]" x="-9.700000000000006" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DN[2]" x="-9.000000000000007" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_REFCLKP" x="-8.300000000000008" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_REFCLKP" x="-7.600000000000008" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PROCHOT_B" x="-4.100000000000007" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SVID_CLK" x="-3.4000000000000066" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT10" x="-2.000000000000006" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[6]" x="0.09999999999999365" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[7]" x="0.7999999999999936" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="2.1999999999999935" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_BS[2]" x="2.8999999999999932" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="3.5999999999999934" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[14]" x="4.299999999999994" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="4.999999999999994" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="5.699999999999994" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKB[0]" x="-16" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_WEB" x="-15.3" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[4]" x="-14.600000000000001" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_OBSP" x="-12.500000000000004" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DN[1]" x="-11.800000000000004" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="SVID_ALERT_B" x="-10.400000000000006" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DFX_PORT0" x="-9.700000000000006" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[2]" x="-9.000000000000007" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQECC[3]" x="-8.300000000000008" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[12]" x="-7.600000000000008" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[8]" x="-6.9000000000000075" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[6]" x="-6.200000000000007" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[4]" x="-5.500000000000007" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[9]" x="-4.800000000000007" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-4.100000000000007" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKB[3]" x="-3.4000000000000066" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-2.7000000000000064" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CSB[2]" x="-2.000000000000006" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-1.3000000000000063" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_ODT[0]" x="-0.6000000000000063" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[4]" x="0.09999999999999365" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[35]" x="0.7999999999999936" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[14]" x="2.8999999999999932" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="USB_DP[2]" x="4.999999999999994" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[9]" x="-16" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_REFCLKN" x="-15.3" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[5]" x="-13.200000000000003" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_VCCA_PWROK" x="-8.300000000000008" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-7.600000000000008" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CSB[0]" x="-6.9000000000000075" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-6.200000000000007" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[15]" x="-4.800000000000007" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[12]" x="-4.100000000000007" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[7]" x="-2.000000000000006" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[0]" x="-0.6000000000000063" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[0]" x="0.09999999999999365" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="3.5999999999999934" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[15]" x="4.299999999999994" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CK[1]" x="4.999999999999994" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="5.699999999999994" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[34]" x="-15.3" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[14]" x="-14.600000000000001" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[13]" x="-13.900000000000002" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[10]" x="-13.200000000000003" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[9]" x="-12.500000000000004" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[6]" x="-11.800000000000004" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[5]" x="-11.100000000000005" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.700000000000006" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKE[0]" x="-9.000000000000007" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKE[2]" x="-8.300000000000008" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[11]" x="-7.600000000000008" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-6.9000000000000075" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[3]" x="-6.200000000000007" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[2]" x="-5.500000000000007" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-4.800000000000007" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DRAM_PWROK" x="-4.100000000000007" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CK[2]" x="-3.4000000000000066" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKB[1]" x="-2.7000000000000064" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_RASB" x="-2.000000000000006" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_ODT[3]" x="-1.3000000000000063" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CSB[3]" x="-0.6000000000000063" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[38]" x="0.09999999999999365" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[39]" x="0.7999999999999936" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[15]" x="2.1999999999999935" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[13]" x="3.5999999999999934" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[12]" x="4.299999999999994" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[11]" x="4.999999999999994" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[10]" x="5.699999999999994" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[8]" x="-15.3" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[7]" x="-14.600000000000001" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[6]" x="-13.900000000000002" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.200000000000003" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[4]" x="-12.500000000000004" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[3]" x="-11.800000000000004" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-10.400000000000006" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKE[3]" x="-9.700000000000006" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKE[1]" x="-9.000000000000007" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[7]" x="-8.300000000000008" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[0]" x="-7.600000000000008" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-6.9000000000000075" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CKB[2]" x="-6.200000000000007" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_ODT[2]" x="-5.500000000000007" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_CASB" x="-4.800000000000007" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[11]" x="-2.000000000000006" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[8]" x="-1.3000000000000063" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[4]" x="0.09999999999999365" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[3]" x="0.7999999999999936" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[1]" x="2.8999999999999932" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="4.299999999999994" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[2]" x="4.999999999999994" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXP[1]" x="5.699999999999994" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MON2N" x="-14.600000000000001" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MON2P" x="-13.900000000000002" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-13.200000000000003" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-11.800000000000004" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-10.400000000000006" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-9.700000000000006" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-7.600000000000008" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.200000000000007" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-5.500000000000007" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.100000000000007" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-3.4000000000000066" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.000000000000006" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-1.3000000000000063" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[57]" x="-0.6000000000000063" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[62]" x="0.09999999999999365" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="0.7999999999999936" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[14]" x="2.8999999999999932" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.999999999999994" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[4]" x="-13.200000000000003" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-12.500000000000004" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.100000000000005" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[0]" x="-10.400000000000006" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_RXN[2]" x="-9.700000000000006" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-9.000000000000007" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-7.600000000000008" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[1]" x="-6.9000000000000075" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_BS[1]" x="-6.200000000000007" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_BS[0]" x="-5.500000000000007" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[40]" x="-4.100000000000007" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[41]" x="-3.4000000000000066" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[42]" x="-2.000000000000006" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[52]" x="-1.3000000000000063" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-0.6000000000000063" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[6]" x="0.09999999999999365" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[50]" x="0.7999999999999936" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="1.4999999999999936" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[61]" x="2.1999999999999935" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[63]" x="3.5999999999999934" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="4.299999999999994" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[15]" x="4.999999999999994" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[13]" x="5.699999999999994" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[11]" x="-15.3" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[10]" x="-14.600000000000001" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[9]" x="-13.900000000000002" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[7]" x="-13.200000000000003" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[6]" x="-12.500000000000004" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[5]" x="-11.800000000000004" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[3]" x="-11.100000000000005" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[2]" x="-10.400000000000006" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[1]" x="-9.700000000000006" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[0]" x="-9.000000000000007" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-8.300000000000008" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-7.600000000000008" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[5]" x="-6.200000000000007" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VCCDDR_0_1P5" x="-5.500000000000007" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_REFN" x="-4.800000000000007" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[44]" x="-4.100000000000007" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[5]" x="-3.4000000000000066" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-2.7000000000000064" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[48]" x="-2.000000000000006" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[54]" x="-1.3000000000000063" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[60]" x="-0.6000000000000063" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[7]" x="0.09999999999999365" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[59]" x="0.7999999999999936" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[14]" x="1.4999999999999936" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[12]" x="2.1999999999999935" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[8]" x="3.5999999999999934" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[6]" x="4.299999999999994" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[4]" x="4.999999999999994" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[1]" x="5.699999999999994" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-16" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-15.3" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-14.600000000000001" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-13.900000000000002" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MA[10]" x="-13.200000000000003" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_REFP" x="-12.500000000000004" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-11.800000000000004" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQSB[5]" x="-11.100000000000005" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[47]" x="-10.400000000000006" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[43]" x="-9.700000000000006" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[53]" x="-9.000000000000007" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQS[6]" x="-8.300000000000008" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[51]" x="-7.600000000000008" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-6.9000000000000075" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[56]" x="-6.200000000000007" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_DQ[58]" x="-5.500000000000007" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="-4.800000000000007" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[15]" x="-4.100000000000007" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[13]" x="-3.4000000000000066" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[11]" x="-2.7000000000000064" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[10]" x="-2.000000000000006" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[9]" x="-1.3000000000000063" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[7]" x="-0.6000000000000063" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXP[5]" x="0.09999999999999365" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[3]" x="0.7999999999999936" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="PCIE_TXN[2]" x="1.4999999999999936" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.1999999999999935" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="2.8999999999999932" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="3.5999999999999934" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MON1N" x="4.299999999999994" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="DDR3_0_MON1P" x="4.999999999999994" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
                    <smd name="VSS" x="5.699999999999994" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>

                </package>
            </packages>
            <symbols>
                <symbol name="DDR-Memory-0">
                    <pin name="DDR3_0_DQ[0]"  x="0" y="10.149999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[1]"  x="0" y="10.849999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[2]"  x="0" y="11.549999999999997" length="middle" />
                    <pin name="DDR3_0_DQ[3]"  x="0" y="12.249999999999996" length="middle" />
                    <pin name="DDR3_0_DQ[4]"  x="0" y="12.949999999999996" length="middle" />
                    <pin name="DDR3_0_DQ[5]"  x="0" y="13.649999999999995" length="middle" />
                    <pin name="DDR3_0_DQ[6]"  x="0" y="14.349999999999994" length="middle" />
                    <pin name="DDR3_0_DQ[7]"  x="0" y="15.049999999999994" length="middle" />
                    <pin name="DDR3_0_DQ[8]"  x="0" y="15.749999999999993" length="middle" />
                    <pin name="DDR3_0_DQ[9]"  x="0" y="16.449999999999992" length="middle" />
                    <pin name="DDR3_0_DQ[10]"  x="0" y="17.14999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[11]"  x="0" y="17.84999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[12]"  x="0" y="18.54999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[13]"  x="0" y="19.24999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[14]"  x="0" y="19.94999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[15]"  x="0" y="20.649999999999988" length="middle" />
                    <pin name="DDR3_0_DQ[16]"  x="0" y="21.349999999999987" length="middle" />
                    <pin name="DDR3_0_DQ[17]"  x="0" y="22.049999999999986" length="middle" />
                    <pin name="DDR3_0_DQ[18]"  x="0" y="22.749999999999986" length="middle" />
                    <pin name="DDR3_0_DQ[19]"  x="0" y="23.449999999999985" length="middle" />
                    <pin name="DDR3_0_DQ[20]"  x="0" y="24.149999999999984" length="middle" />
                    <pin name="DDR3_0_DQ[21]"  x="0" y="24.849999999999984" length="middle" />
                    <pin name="DDR3_0_DQ[22]"  x="0" y="25.549999999999983" length="middle" />
                    <pin name="DDR3_0_DQ[23]"  x="0" y="26.249999999999982" length="middle" />
                    <pin name="DDR3_0_DQ[24]"  x="0" y="26.94999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[25]"  x="0" y="27.64999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[26]"  x="0" y="28.34999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[27]"  x="0" y="29.04999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[28]"  x="0" y="29.74999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[29]"  x="0" y="30.449999999999978" length="middle" />
                    <pin name="DDR3_0_DQ[30]"  x="0" y="31.149999999999977" length="middle" />
                    <pin name="DDR3_0_DQ[31]"  x="0" y="31.849999999999977" length="middle" />
                    <pin name="DDR3_0_DQ[32]"  x="0" y="32.549999999999976" length="middle" />
                    <pin name="DDR3_0_DQ[33]"  x="0" y="33.24999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[34]"  x="0" y="33.94999999999998" length="middle" />
                    <pin name="DDR3_0_DQ[35]"  x="0" y="34.649999999999984" length="middle" />
                    <pin name="DDR3_0_DQ[36]"  x="0" y="35.34999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[37]"  x="0" y="36.04999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[38]"  x="0" y="36.74999999999999" length="middle" />
                    <pin name="DDR3_0_DQ[39]"  x="0" y="37.449999999999996" length="middle" />
                    <pin name="DDR3_0_DQ[40]"  x="0" y="38.15" length="middle" />
                    <pin name="DDR3_0_DQ[41]"  x="0" y="38.85" length="middle" />
                    <pin name="DDR3_0_DQ[42]"  x="0" y="39.550000000000004" length="middle" />
                    <pin name="DDR3_0_DQ[43]"  x="0" y="40.25000000000001" length="middle" />
                    <pin name="DDR3_0_DQ[44]"  x="0" y="40.95000000000001" length="middle" />
                    <pin name="DDR3_0_DQ[45]"  x="0" y="41.65000000000001" length="middle" />
                    <pin name="DDR3_0_DQ[46]"  x="0" y="42.350000000000016" length="middle" />
                    <pin name="DDR3_0_DQ[47]"  x="0" y="43.05000000000002" length="middle" />
                    <pin name="DDR3_0_DQ[48]"  x="0" y="43.75000000000002" length="middle" />
                    <pin name="DDR3_0_DQ[49]"  x="0" y="44.450000000000024" length="middle" />
                    <pin name="DDR3_0_DQ[50]"  x="0" y="45.15000000000003" length="middle" />
                    <pin name="DDR3_0_DQ[51]"  x="0" y="45.85000000000003" length="middle" />
                    <pin name="DDR3_0_DQ[52]"  x="0" y="46.55000000000003" length="middle" />
                    <pin name="DDR3_0_DQ[53]"  x="0" y="47.250000000000036" length="middle" />
                    <pin name="DDR3_0_DQ[54]"  x="0" y="47.95000000000004" length="middle" />
                    <pin name="DDR3_0_DQ[55]"  x="0" y="48.65000000000004" length="middle" />
                    <pin name="DDR3_0_DQ[56]"  x="0" y="49.350000000000044" length="middle" />
                    <pin name="DDR3_0_DQ[57]"  x="0" y="50.05000000000005" length="middle" />
                    <pin name="DDR3_0_DQ[58]"  x="0" y="50.75000000000005" length="middle" />
                    <pin name="DDR3_0_DQ[59]"  x="0" y="51.45000000000005" length="middle" />
                    <pin name="DDR3_0_DQ[60]"  x="0" y="52.150000000000055" length="middle" />
                    <pin name="DDR3_0_DQ[61]"  x="0" y="52.85000000000006" length="middle" />
                    <pin name="DDR3_0_DQ[62]"  x="0" y="53.55000000000006" length="middle" />
                    <pin name="DDR3_0_DQ[63]"  x="0" y="54.250000000000064" length="middle" />
                    <pin name="DDR3_0_MA[0]"  x="0" y="54.95000000000007" length="middle" />
                    <pin name="DDR3_0_MA[1]"  x="0" y="55.65000000000007" length="middle" />
                    <pin name="DDR3_0_MA[2]"  x="0" y="56.35000000000007" length="middle" />
                    <pin name="DDR3_0_MA[3]"  x="0" y="57.050000000000075" length="middle" />
                    <pin name="DDR3_0_MA[4]"  x="0" y="57.75000000000008" length="middle" />
                    <pin name="DDR3_0_MA[5]"  x="0" y="58.45000000000008" length="middle" />
                    <pin name="DDR3_0_MA[6]"  x="0" y="59.150000000000084" length="middle" />
                    <pin name="DDR3_0_MA[7]"  x="0" y="59.85000000000009" length="middle" />
                    <pin name="DDR3_0_MA[8]"  x="0" y="60.55000000000009" length="middle" />
                    <pin name="DDR3_0_MA[9]"  x="0" y="61.25000000000009" length="middle" />
                    <pin name="DDR3_0_MA[10]"  x="0" y="61.950000000000095" length="middle" />
                    <pin name="DDR3_0_MA[11]"  x="0" y="62.6500000000001" length="middle" />
                    <pin name="DDR3_0_MA[12]"  x="0" y="63.3500000000001" length="middle" />
                    <pin name="DDR3_0_MA[13]"  x="0" y="64.0500000000001" length="middle" />
                    <pin name="DDR3_0_MA[14]"  x="0" y="64.7500000000001" length="middle" />
                    <pin name="DDR3_0_MA[15]"  x="0" y="65.4500000000001" length="middle" />
                    <pin name="DDR3_0_DQS[0]"  x="0" y="66.1500000000001" length="middle" />
                    <pin name="DDR3_0_DQS[1]"  x="0" y="66.85000000000011" length="middle" />
                    <pin name="DDR3_0_DQS[2]"  x="0" y="67.55000000000011" length="middle" />
                    <pin name="DDR3_0_DQS[3]"  x="0" y="68.25000000000011" length="middle" />
                    <pin name="DDR3_0_DQS[4]"  x="0" y="68.95000000000012" length="middle" />
                    <pin name="DDR3_0_DQS[5]"  x="0" y="69.65000000000012" length="middle" />
                    <pin name="DDR3_0_DQS[6]"  x="0" y="70.35000000000012" length="middle" />
                    <pin name="DDR3_0_DQS[7]"  x="0" y="71.05000000000013" length="middle" />
                    <pin name="DDR3_0_DQSECC[0]"  x="0" y="71.75000000000013" length="middle" />
                    <pin name="DDR3_0_DQSB[0]"  x="0" y="72.45000000000013" length="middle" />
                    <pin name="DDR3_0_DQSB[1]"  x="0" y="73.15000000000013" length="middle" />
                    <pin name="DDR3_0_DQSB[2]"  x="0" y="73.85000000000014" length="middle" />
                    <pin name="DDR3_0_DQSB[3]"  x="0" y="74.55000000000014" length="middle" />
                    <pin name="DDR3_0_DQSB[4]"  x="0" y="75.25000000000014" length="middle" />
                    <pin name="DDR3_0_DQSB[5]"  x="0" y="75.95000000000014" length="middle" />
                    <pin name="DDR3_0_DQSB[6]"  x="0" y="76.65000000000015" length="middle" />
                    <pin name="DDR3_0_DQSB[7]"  x="0" y="77.35000000000015" length="middle" />
                    <pin name="DDR3_0_DQSBECC[0]"  x="0" y="78.05000000000015" length="middle" />
                    <pin name="DDR3_0_CK[0]"  x="0" y="78.75000000000016" length="middle" />
                    <pin name="DDR3_0_CK[1]"  x="0" y="79.45000000000016" length="middle" />
                    <pin name="DDR3_0_CK[2]"  x="0" y="80.15000000000016" length="middle" />
                    <pin name="DDR3_0_CK[3]"  x="0" y="80.85000000000016" length="middle" />
                    <pin name="DDR3_0_CKB[0]"  x="0" y="81.55000000000017" length="middle" />
                    <pin name="DDR3_0_CKB[1]"  x="0" y="82.25000000000017" length="middle" />
                    <pin name="DDR3_0_CKB[2]"  x="0" y="82.95000000000017" length="middle" />
                    <pin name="DDR3_0_CKB[3]"  x="0" y="83.65000000000018" length="middle" />
                    <pin name="DDR3_0_CKE[0]"  x="0" y="84.35000000000018" length="middle" />
                    <pin name="DDR3_0_CKE[1]"  x="0" y="85.05000000000018" length="middle" />
                    <pin name="DDR3_0_CKE[2]"  x="0" y="85.75000000000018" length="middle" />
                    <pin name="DDR3_0_CKE[3]"  x="0" y="86.45000000000019" length="middle" />
                    <pin name="DDR3_0_CSB[0]"  x="0" y="87.15000000000019" length="middle" />
                    <pin name="DDR3_0_CSB[1]"  x="0" y="87.8500000000002" length="middle" />
                    <pin name="DDR3_0_CSB[2]"  x="0" y="88.5500000000002" length="middle" />
                    <pin name="DDR3_0_CSB[3]"  x="0" y="89.2500000000002" length="middle" />
                    <pin name="DDR3_0_ODT[0]"  x="0" y="89.9500000000002" length="middle" />
                    <pin name="DDR3_0_ODT[1]"  x="0" y="90.6500000000002" length="middle" />
                    <pin name="DDR3_0_ODT[2]"  x="0" y="91.35000000000021" length="middle" />
                    <pin name="DDR3_0_ODT[3]"  x="0" y="92.05000000000021" length="middle" />
                    <pin name="DDR3_0_RASB"  x="0" y="92.75000000000021" length="middle" />
                    <pin name="DDR3_0_CASB"  x="0" y="93.45000000000022" length="middle" />
                    <pin name="DDR3_0_WEB"  x="0" y="94.15000000000022" length="middle" />
                    <pin name="DDR3_0_DRAM_PWROK"  x="0" y="94.85000000000022" length="middle" />
                    <pin name="DDR3_0_DRAMRSTB"  x="0" y="95.55000000000022" length="middle" />
                    <pin name="DDR3_0_VCCA_PWROK"  x="0" y="96.25000000000023" length="middle" />
                    <pin name="DDR3_0_VREF"  x="0" y="96.95000000000023" length="middle" />
                    <pin name="DDR3_0_ODTPU"  x="0" y="97.65000000000023" length="middle" />
                    <pin name="DDR3_0_BS[0]"  x="0" y="98.35000000000024" length="middle" />
                    <pin name="DDR3_0_BS[1]"  x="0" y="99.05000000000024" length="middle" />
                    <pin name="DDR3_0_BS[2]"  x="0" y="99.75000000000024" length="middle" />
                    <pin name="DDR3_0_DQPU"  x="0" y="100.45000000000024" length="middle" />
                    <pin name="DDR3_0_CMDPU"  x="0" y="101.15000000000025" length="middle" />
                    <pin name="DDR3_0_MON1P"  x="0" y="101.85000000000025" length="middle" />
                    <pin name="DDR3_0_MON1N"  x="0" y="102.55000000000025" length="middle" />
                    <pin name="DDR3_0_MON2P"  x="0" y="103.25000000000026" length="middle" />
                    <pin name="DDR3_0_MON2N"  x="0" y="103.95000000000026" length="middle" />
                    <pin name="DDR3_0_REFP"  x="0" y="104.65000000000026" length="middle" />
                    <pin name="DDR3_0_REFN"  x="0" y="105.35000000000026" length="middle" />
                    <pin name="DDR3_0_DQECC[0]"  x="0" y="106.05000000000027" length="middle" />
                    <pin name="DDR3_0_DQECC[1]"  x="0" y="106.75000000000027" length="middle" />
                    <pin name="DDR3_0_DQECC[2]"  x="0" y="107.45000000000027" length="middle" />
                    <pin name="DDR3_0_DQECC[3]"  x="0" y="108.15000000000028" length="middle" />
                    <pin name="DDR3_0_DQECC[4]"  x="0" y="108.85000000000028" length="middle" />
                    <pin name="DDR3_0_DQECC[5]"  x="0" y="109.55000000000028" length="middle" />
                    <pin name="DDR3_0_DQECC[6]"  x="0" y="110.25000000000028" length="middle" />
                    <pin name="DDR3_0_DQECC[7]"  x="0" y="110.95000000000029" length="middle" />
                </symbol>
                <symbol name="DDR-Memory-1">
                    <pin name="DDR3_1_DQ[0]"  x="0" y="10.149999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[1]"  x="0" y="10.849999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[2]"  x="0" y="11.549999999999997" length="middle" />
                    <pin name="DDR3_1_DQ[3]"  x="0" y="12.249999999999996" length="middle" />
                    <pin name="DDR3_1_DQ[4]"  x="0" y="12.949999999999996" length="middle" />
                    <pin name="DDR3_1_DQ[5]"  x="0" y="13.649999999999995" length="middle" />
                    <pin name="DDR3_1_DQ[6]"  x="0" y="14.349999999999994" length="middle" />
                    <pin name="DDR3_1_DQ[7]"  x="0" y="15.049999999999994" length="middle" />
                    <pin name="DDR3_1_DQ[8]"  x="0" y="15.749999999999993" length="middle" />
                    <pin name="DDR3_1_DQ[9]"  x="0" y="16.449999999999992" length="middle" />
                    <pin name="DDR3_1_DQ[10]"  x="0" y="17.14999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[11]"  x="0" y="17.84999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[12]"  x="0" y="18.54999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[13]"  x="0" y="19.24999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[14]"  x="0" y="19.94999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[15]"  x="0" y="20.649999999999988" length="middle" />
                    <pin name="DDR3_1_DQ[16]"  x="0" y="21.349999999999987" length="middle" />
                    <pin name="DDR3_1_DQ[17]"  x="0" y="22.049999999999986" length="middle" />
                    <pin name="DDR3_1_DQ[18]"  x="0" y="22.749999999999986" length="middle" />
                    <pin name="DDR3_1_DQ[19]"  x="0" y="23.449999999999985" length="middle" />
                    <pin name="DDR3_1_DQ[20]"  x="0" y="24.149999999999984" length="middle" />
                    <pin name="DDR3_1_DQ[21]"  x="0" y="24.849999999999984" length="middle" />
                    <pin name="DDR3_1_DQ[22]"  x="0" y="25.549999999999983" length="middle" />
                    <pin name="DDR3_1_DQ[23]"  x="0" y="26.249999999999982" length="middle" />
                    <pin name="DDR3_1_DQ[24]"  x="0" y="26.94999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[25]"  x="0" y="27.64999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[26]"  x="0" y="28.34999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[27]"  x="0" y="29.04999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[28]"  x="0" y="29.74999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[29]"  x="0" y="30.449999999999978" length="middle" />
                    <pin name="DDR3_1_DQ[30]"  x="0" y="31.149999999999977" length="middle" />
                    <pin name="DDR3_1_DQ[31]"  x="0" y="31.849999999999977" length="middle" />
                    <pin name="DDR3_1_DQ[32]"  x="0" y="32.549999999999976" length="middle" />
                    <pin name="DDR3_1_DQ[33]"  x="0" y="33.24999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[34]"  x="0" y="33.94999999999998" length="middle" />
                    <pin name="DDR3_1_DQ[35]"  x="0" y="34.649999999999984" length="middle" />
                    <pin name="DDR3_1_DQ[36]"  x="0" y="35.34999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[37]"  x="0" y="36.04999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[38]"  x="0" y="36.74999999999999" length="middle" />
                    <pin name="DDR3_1_DQ[39]"  x="0" y="37.449999999999996" length="middle" />
                    <pin name="DDR3_1_DQ[40]"  x="0" y="38.15" length="middle" />
                    <pin name="DDR3_1_DQ[41]"  x="0" y="38.85" length="middle" />
                    <pin name="DDR3_1_DQ[42]"  x="0" y="39.550000000000004" length="middle" />
                    <pin name="DDR3_1_DQ[43]"  x="0" y="40.25000000000001" length="middle" />
                    <pin name="DDR3_1_DQ[44]"  x="0" y="40.95000000000001" length="middle" />
                    <pin name="DDR3_1_DQ[45]"  x="0" y="41.65000000000001" length="middle" />
                    <pin name="DDR3_1_DQ[46]"  x="0" y="42.350000000000016" length="middle" />
                    <pin name="DDR3_1_DQ[47]"  x="0" y="43.05000000000002" length="middle" />
                    <pin name="DDR3_1_DQ[48]"  x="0" y="43.75000000000002" length="middle" />
                    <pin name="DDR3_1_DQ[49]"  x="0" y="44.450000000000024" length="middle" />
                    <pin name="DDR3_1_DQ[50]"  x="0" y="45.15000000000003" length="middle" />
                    <pin name="DDR3_1_DQ[51]"  x="0" y="45.85000000000003" length="middle" />
                    <pin name="DDR3_1_DQ[52]"  x="0" y="46.55000000000003" length="middle" />
                    <pin name="DDR3_1_DQ[53]"  x="0" y="47.250000000000036" length="middle" />
                    <pin name="DDR3_1_DQ[54]"  x="0" y="47.95000000000004" length="middle" />
                    <pin name="DDR3_1_DQ[55]"  x="0" y="48.65000000000004" length="middle" />
                    <pin name="DDR3_1_DQ[56]"  x="0" y="49.350000000000044" length="middle" />
                    <pin name="DDR3_1_DQ[57]"  x="0" y="50.05000000000005" length="middle" />
                    <pin name="DDR3_1_DQ[58]"  x="0" y="50.75000000000005" length="middle" />
                    <pin name="DDR3_1_DQ[59]"  x="0" y="51.45000000000005" length="middle" />
                    <pin name="DDR3_1_DQ[60]"  x="0" y="52.150000000000055" length="middle" />
                    <pin name="DDR3_1_DQ[61]"  x="0" y="52.85000000000006" length="middle" />
                    <pin name="DDR3_1_DQ[62]"  x="0" y="53.55000000000006" length="middle" />
                    <pin name="DDR3_1_DQ[63]"  x="0" y="54.250000000000064" length="middle" />
                    <pin name="DDR3_1_MA[0]"  x="0" y="54.95000000000007" length="middle" />
                    <pin name="DDR3_1_MA[1]"  x="0" y="55.65000000000007" length="middle" />
                    <pin name="DDR3_1_MA[2]"  x="0" y="56.35000000000007" length="middle" />
                    <pin name="DDR3_1_MA[3]"  x="0" y="57.050000000000075" length="middle" />
                    <pin name="DDR3_1_MA[4]"  x="0" y="57.75000000000008" length="middle" />
                    <pin name="DDR3_1_MA[5]"  x="0" y="58.45000000000008" length="middle" />
                    <pin name="DDR3_1_MA[6]"  x="0" y="59.150000000000084" length="middle" />
                    <pin name="DDR3_1_MA[7]"  x="0" y="59.85000000000009" length="middle" />
                    <pin name="DDR3_1_MA[8]"  x="0" y="60.55000000000009" length="middle" />
                    <pin name="DDR3_1_MA[9]"  x="0" y="61.25000000000009" length="middle" />
                    <pin name="DDR3_1_MA[10]"  x="0" y="61.950000000000095" length="middle" />
                    <pin name="DDR3_1_MA[11]"  x="0" y="62.6500000000001" length="middle" />
                    <pin name="DDR3_1_MA[12]"  x="0" y="63.3500000000001" length="middle" />
                    <pin name="DDR3_1_MA[13]"  x="0" y="64.0500000000001" length="middle" />
                    <pin name="DDR3_1_MA[14]"  x="0" y="64.7500000000001" length="middle" />
                    <pin name="DDR3_1_MA[15]"  x="0" y="65.4500000000001" length="middle" />
                    <pin name="DDR3_1_DQS[0]"  x="0" y="66.1500000000001" length="middle" />
                    <pin name="DDR3_1_DQS[1]"  x="0" y="66.85000000000011" length="middle" />
                    <pin name="DDR3_1_DQS[2]"  x="0" y="67.55000000000011" length="middle" />
                    <pin name="DDR3_1_DQS[3]"  x="0" y="68.25000000000011" length="middle" />
                    <pin name="DDR3_1_DQS[4]"  x="0" y="68.95000000000012" length="middle" />
                    <pin name="DDR3_1_DQS[5]"  x="0" y="69.65000000000012" length="middle" />
                    <pin name="DDR3_1_DQS[6]"  x="0" y="70.35000000000012" length="middle" />
                    <pin name="DDR3_1_DQS[7]"  x="0" y="71.05000000000013" length="middle" />
                    <pin name="DDR3_1_DQSECC[0]"  x="0" y="71.75000000000013" length="middle" />
                    <pin name="DDR3_1_DQSB[0]"  x="0" y="72.45000000000013" length="middle" />
                    <pin name="DDR3_1_DQSB[1]"  x="0" y="73.15000000000013" length="middle" />
                    <pin name="DDR3_1_DQSB[2]"  x="0" y="73.85000000000014" length="middle" />
                    <pin name="DDR3_1_DQSB[3]"  x="0" y="74.55000000000014" length="middle" />
                    <pin name="DDR3_1_DQSB[4]"  x="0" y="75.25000000000014" length="middle" />
                    <pin name="DDR3_1_DQSB[5]"  x="0" y="75.95000000000014" length="middle" />
                    <pin name="DDR3_1_DQSB[6]"  x="0" y="76.65000000000015" length="middle" />
                    <pin name="DDR3_1_DQSB[7]"  x="0" y="77.35000000000015" length="middle" />
                    <pin name="DDR3_1_DQSBECC[0]"  x="0" y="78.05000000000015" length="middle" />
                    <pin name="DDR3_1_CK[0]"  x="0" y="78.75000000000016" length="middle" />
                    <pin name="DDR3_1_CK[1]"  x="0" y="79.45000000000016" length="middle" />
                    <pin name="DDR3_1_CK[2]"  x="0" y="80.15000000000016" length="middle" />
                    <pin name="DDR3_1_CK[3]"  x="0" y="80.85000000000016" length="middle" />
                    <pin name="DDR3_1_CKB[0]"  x="0" y="81.55000000000017" length="middle" />
                    <pin name="DDR3_1_CKB[1]"  x="0" y="82.25000000000017" length="middle" />
                    <pin name="DDR3_1_CKB[2]"  x="0" y="82.95000000000017" length="middle" />
                    <pin name="DDR3_1_CKB[3]"  x="0" y="83.65000000000018" length="middle" />
                    <pin name="DDR3_1_CKE[0]"  x="0" y="84.35000000000018" length="middle" />
                    <pin name="DDR3_1_CKE[1]"  x="0" y="85.05000000000018" length="middle" />
                    <pin name="DDR3_1_CKE[2]"  x="0" y="85.75000000000018" length="middle" />
                    <pin name="DDR3_1_CKE[3]"  x="0" y="86.45000000000019" length="middle" />
                    <pin name="DDR3_1_CSB[0]"  x="0" y="87.15000000000019" length="middle" />
                    <pin name="DDR3_1_CSB[1]"  x="0" y="87.8500000000002" length="middle" />
                    <pin name="DDR3_1_CSB[2]"  x="0" y="88.5500000000002" length="middle" />
                    <pin name="DDR3_1_CSB[3]"  x="0" y="89.2500000000002" length="middle" />
                    <pin name="DDR3_1_ODT[0]"  x="0" y="89.9500000000002" length="middle" />
                    <pin name="DDR3_1_ODT[1]"  x="0" y="90.6500000000002" length="middle" />
                    <pin name="DDR3_1_ODT[2]"  x="0" y="91.35000000000021" length="middle" />
                    <pin name="DDR3_1_ODT[3]"  x="0" y="92.05000000000021" length="middle" />
                    <pin name="DDR3_1_RASB"  x="0" y="92.75000000000021" length="middle" />
                    <pin name="DDR3_1_CASB"  x="0" y="93.45000000000022" length="middle" />
                    <pin name="DDR3_1_WEB"  x="0" y="94.15000000000022" length="middle" />
                    <pin name="DDR3_1_DRAM_PWROK"  x="0" y="94.85000000000022" length="middle" />
                    <pin name="DDR3_1_DRAMRSTB"  x="0" y="95.55000000000022" length="middle" />
                    <pin name="DDR3_1_VCCA_PWROK"  x="0" y="96.25000000000023" length="middle" />
                    <pin name="DDR3_1_VREF"  x="0" y="96.95000000000023" length="middle" />
                    <pin name="DDR3_1_ODTPU"  x="0" y="97.65000000000023" length="middle" />
                    <pin name="DDR3_1_BS[0]"  x="0" y="98.35000000000024" length="middle" />
                    <pin name="DDR3_1_BS[1]"  x="0" y="99.05000000000024" length="middle" />
                    <pin name="DDR3_1_BS[2]"  x="0" y="99.75000000000024" length="middle" />
                    <pin name="DDR3_1_DQPU"  x="0" y="100.45000000000024" length="middle" />
                    <pin name="DDR3_1_CMDPU"  x="0" y="101.15000000000025" length="middle" />
                    <pin name="DDR3_1_MON1P"  x="0" y="101.85000000000025" length="middle" />
                    <pin name="DDR3_1_MON1N"  x="0" y="102.55000000000025" length="middle" />
                    <pin name="DDR3_1_MON2P"  x="0" y="103.25000000000026" length="middle" />
                    <pin name="DDR3_1_MON2N"  x="0" y="103.95000000000026" length="middle" />
                    <pin name="DDR3_1_REFP"  x="0" y="104.65000000000026" length="middle" />
                    <pin name="DDR3_1_REFN"  x="0" y="105.35000000000026" length="middle" />
                    <pin name="DDR3_1_DQECC[0]"  x="0" y="106.05000000000027" length="middle" />
                    <pin name="DDR3_1_DQECC[1]"  x="0" y="106.75000000000027" length="middle" />
                    <pin name="DDR3_1_DQECC[2]"  x="0" y="107.45000000000027" length="middle" />
                    <pin name="DDR3_1_DQECC[3]"  x="0" y="108.15000000000028" length="middle" />
                    <pin name="DDR3_1_DQECC[4]"  x="0" y="108.85000000000028" length="middle" />
                    <pin name="DDR3_1_DQECC[5]"  x="0" y="109.55000000000028" length="middle" />
                    <pin name="DDR3_1_DQECC[6]"  x="0" y="110.25000000000028" length="middle" />
                    <pin name="DDR3_1_DQECC[7]"  x="0" y="110.95000000000029" length="middle" />
                </symbol>
                <symbol name="Thermal-Signals">
                    <pin name="THERMTRIP_N"  x="0" y="1.0499999999999998" length="middle" />
                    <pin name="PROCHOT_B"  x="0" y="1.7499999999999998" length="middle" />
                    <pin name="MEMHOT_B"  x="0" y="2.4499999999999997" length="middle" />
                </symbol>
                <symbol name="SVID-Signals">
                    <pin name="SVID_ALERT_B"  x="0" y="1.0499999999999998" length="middle" />
                    <pin name="SVID_DATA"  x="0" y="1.7499999999999998" length="middle" />
                    <pin name="SVID_CLK"  x="0" y="2.4499999999999997" length="middle" />
                </symbol>
                <symbol name="Misc-Signals">
                    <pin name="NMI/GPIOS_0"  x="0" y="5.25" length="middle" />
                    <pin name="ERROR2_B/GPIOS_1"  x="0" y="5.95" length="middle" />
                    <pin name="ERROR1_B/GPIOS_2"  x="0" y="6.65" length="middle" />
                    <pin name="ERROR0_B/GPIOS_3"  x="0" y="7.3500000000000005" length="middle" />
                    <pin name="IERR_B/GPIOS_4"  x="0" y="8.05" length="middle" />
                    <pin name="MCERR_B/GPIOS_5"  x="0" y="8.75" length="middle" />
                    <pin name="UART1_RXD/GPIOS_6"  x="0" y="9.45" length="middle" />
                    <pin name="UART1_TXD/GPIOS_7"  x="0" y="10.149999999999999" length="middle" />
                    <pin name="SMB_CLK0/GPIOS_8"  x="0" y="10.849999999999998" length="middle" />
                    <pin name="SMB_DATA0/GPIOS_9"  x="0" y="11.549999999999997" length="middle" />
                    <pin name="SMBALRT_N0/GPIOS_10"  x="0" y="12.249999999999996" length="middle" />
                    <pin name="SMB_DATA1/GPIOS_11"  x="0" y="12.949999999999996" length="middle" />
                    <pin name="SMB_CLK1/GPIOS_12/SPKR"  x="0" y="13.649999999999995" length="middle" />
                    <pin name="SMB_DATA2/GPIOS_13/UART0_RXD"  x="0" y="14.349999999999994" length="middle" />
                    <pin name="SMB_CLK2/GPIOS_14/UART0_TXD"  x="0" y="15.049999999999994" length="middle" />
                </symbol>
                <symbol name="SATA2-Signals">
                    <pin name="SATA_GP0/GPIOS_15"  x="0" y="3.5" length="middle" />
                    <pin name="SATA_LEDN/GPIOS_16"  x="0" y="4.2" length="middle" />
                    <pin name="SATA_TXP[0]"  x="0" y="4.9" length="middle" />
                    <pin name="SATA_TXP[1]"  x="0" y="5.6000000000000005" length="middle" />
                    <pin name="SATA_TXP[2]"  x="0" y="6.300000000000001" length="middle" />
                    <pin name="SATA_TXP[3]"  x="0" y="7.000000000000001" length="middle" />
                    <pin name="SATA_TXN[0]"  x="0" y="7.700000000000001" length="middle" />
                    <pin name="SATA_TXN[1]"  x="0" y="8.4" length="middle" />
                    <pin name="SATA_TXN[2]"  x="0" y="9.1" length="middle" />
                    <pin name="SATA_TXN[3]"  x="0" y="9.799999999999999" length="middle" />
                    <pin name="SATA_RXP[0]"  x="0" y="10.499999999999998" length="middle" />
                    <pin name="SATA_RXP[1]"  x="0" y="11.199999999999998" length="middle" />
                    <pin name="SATA_RXP[2]"  x="0" y="11.899999999999997" length="middle" />
                    <pin name="SATA_RXP[3]"  x="0" y="12.599999999999996" length="middle" />
                    <pin name="SATA_RXN[0]"  x="0" y="13.299999999999995" length="middle" />
                    <pin name="SATA_RXN[1]"  x="0" y="13.999999999999995" length="middle" />
                    <pin name="SATA_RXN[2]"  x="0" y="14.699999999999994" length="middle" />
                    <pin name="SATA_RXN[3]"  x="0" y="15.399999999999993" length="middle" />
                    <pin name="SATA_REFCLKP"  x="0" y="16.099999999999994" length="middle" />
                    <pin name="SATA_REFCLKN"  x="0" y="16.799999999999994" length="middle" />
                    <pin name="SATA_OBSP"  x="0" y="17.499999999999993" length="middle" />
                    <pin name="SATA_OBSN"  x="0" y="18.199999999999992" length="middle" />
                </symbol>
                <symbol name="SATA3-Signals">
                    <pin name="SATA3_GP0/GPIOS_17"  x="0" y="3.5" length="middle" />
                    <pin name="SATA3_LEDN/GPIOS_18"  x="0" y="4.2" length="middle" />
                    <pin name="SATA3_TXP[0]"  x="0" y="4.9" length="middle" />
                    <pin name="SATA3_TXP[1]"  x="0" y="5.6000000000000005" length="middle" />
                    <pin name="SATA3_TXN[0]"  x="0" y="6.300000000000001" length="middle" />
                    <pin name="SATA3_TXN[1]"  x="0" y="7.000000000000001" length="middle" />
                    <pin name="SATA3_RXP[0]"  x="0" y="7.700000000000001" length="middle" />
                    <pin name="SATA3_RXP[1]"  x="0" y="8.4" length="middle" />
                    <pin name="SATA3_RXN[0]"  x="0" y="9.1" length="middle" />
                    <pin name="SATA3_RXN[1]"  x="0" y="9.799999999999999" length="middle" />
                    <pin name="SATA3_REFCLKP"  x="0" y="10.499999999999998" length="middle" />
                    <pin name="SATA3_REFCLKN"  x="0" y="11.199999999999998" length="middle" />
                    <pin name="SATA3_OBSP"  x="0" y="11.899999999999997" length="middle" />
                    <pin name="SATA3_OBSN"  x="0" y="12.599999999999996" length="middle" />
                </symbol>
                <symbol name="PCIe-Signals">
                    <pin name="FLEX_CLK_SE0/GPIOS_19"  x="0" y="3.5" length="middle" />
                    <pin name="FLEX_CLK_SE1/GPIOS_20"  x="0" y="4.2" length="middle" />
                    <pin name="PCIE_TXP[0]"  x="0" y="4.9" length="middle" />
                    <pin name="PCIE_TXP[1]"  x="0" y="5.6000000000000005" length="middle" />
                    <pin name="PCIE_TXP[2]"  x="0" y="6.300000000000001" length="middle" />
                    <pin name="PCIE_TXP[3]"  x="0" y="7.000000000000001" length="middle" />
                    <pin name="PCIE_TXP[4]"  x="0" y="7.700000000000001" length="middle" />
                    <pin name="PCIE_TXP[5]"  x="0" y="8.4" length="middle" />
                    <pin name="PCIE_TXP[6]"  x="0" y="9.1" length="middle" />
                    <pin name="PCIE_TXP[7]"  x="0" y="9.799999999999999" length="middle" />
                    <pin name="PCIE_TXP[8]"  x="0" y="10.499999999999998" length="middle" />
                    <pin name="PCIE_TXP[9]"  x="0" y="11.199999999999998" length="middle" />
                    <pin name="PCIE_TXP[10]"  x="0" y="11.899999999999997" length="middle" />
                    <pin name="PCIE_TXP[11]"  x="0" y="12.599999999999996" length="middle" />
                    <pin name="PCIE_TXP[12]"  x="0" y="13.299999999999995" length="middle" />
                    <pin name="PCIE_TXP[13]"  x="0" y="13.999999999999995" length="middle" />
                    <pin name="PCIE_TXP[14]"  x="0" y="14.699999999999994" length="middle" />
                    <pin name="PCIE_TXP[15]"  x="0" y="15.399999999999993" length="middle" />
                    <pin name="PCIE_TXN[0]"  x="0" y="16.099999999999994" length="middle" />
                    <pin name="PCIE_TXN[1]"  x="0" y="16.799999999999994" length="middle" />
                    <pin name="PCIE_TXN[2]"  x="0" y="17.499999999999993" length="middle" />
                    <pin name="PCIE_TXN[3]"  x="0" y="18.199999999999992" length="middle" />
                    <pin name="PCIE_TXN[4]"  x="0" y="18.89999999999999" length="middle" />
                    <pin name="PCIE_TXN[5]"  x="0" y="19.59999999999999" length="middle" />
                    <pin name="PCIE_TXN[6]"  x="0" y="20.29999999999999" length="middle" />
                    <pin name="PCIE_TXN[7]"  x="0" y="20.99999999999999" length="middle" />
                    <pin name="PCIE_TXN[8]"  x="0" y="21.69999999999999" length="middle" />
                    <pin name="PCIE_TXN[9]"  x="0" y="22.399999999999988" length="middle" />
                    <pin name="PCIE_TXN[10]"  x="0" y="23.099999999999987" length="middle" />
                    <pin name="PCIE_TXN[11]"  x="0" y="23.799999999999986" length="middle" />
                    <pin name="PCIE_TXN[12]"  x="0" y="24.499999999999986" length="middle" />
                    <pin name="PCIE_TXN[13]"  x="0" y="25.199999999999985" length="middle" />
                    <pin name="PCIE_TXN[14]"  x="0" y="25.899999999999984" length="middle" />
                    <pin name="PCIE_TXN[15]"  x="0" y="26.599999999999984" length="middle" />
                    <pin name="PCIE_RXP[0]"  x="0" y="27.299999999999983" length="middle" />
                    <pin name="PCIE_RXP[1]"  x="0" y="27.999999999999982" length="middle" />
                    <pin name="PCIE_RXP[2]"  x="0" y="28.69999999999998" length="middle" />
                    <pin name="PCIE_RXP[3]"  x="0" y="29.39999999999998" length="middle" />
                    <pin name="PCIE_RXP[4]"  x="0" y="30.09999999999998" length="middle" />
                    <pin name="PCIE_RXP[5]"  x="0" y="30.79999999999998" length="middle" />
                    <pin name="PCIE_RXP[6]"  x="0" y="31.49999999999998" length="middle" />
                    <pin name="PCIE_RXP[7]"  x="0" y="32.19999999999998" length="middle" />
                    <pin name="PCIE_RXP[8]"  x="0" y="32.899999999999984" length="middle" />
                    <pin name="PCIE_RXP[9]"  x="0" y="33.59999999999999" length="middle" />
                    <pin name="PCIE_RXP[10]"  x="0" y="34.29999999999999" length="middle" />
                    <pin name="PCIE_RXP[11]"  x="0" y="34.99999999999999" length="middle" />
                    <pin name="PCIE_RXP[12]"  x="0" y="35.699999999999996" length="middle" />
                    <pin name="PCIE_RXP[13]"  x="0" y="36.4" length="middle" />
                    <pin name="PCIE_RXP[14]"  x="0" y="37.1" length="middle" />
                    <pin name="PCIE_RXP[15]"  x="0" y="37.800000000000004" length="middle" />
                    <pin name="PCIE_RXN[0]"  x="0" y="38.50000000000001" length="middle" />
                    <pin name="PCIE_RXN[1]"  x="0" y="39.20000000000001" length="middle" />
                    <pin name="PCIE_RXN[2]"  x="0" y="39.90000000000001" length="middle" />
                    <pin name="PCIE_RXN[3]"  x="0" y="40.600000000000016" length="middle" />
                    <pin name="PCIE_RXN[4]"  x="0" y="41.30000000000002" length="middle" />
                    <pin name="PCIE_RXN[5]"  x="0" y="42.00000000000002" length="middle" />
                    <pin name="PCIE_RXN[6]"  x="0" y="42.700000000000024" length="middle" />
                    <pin name="PCIE_RXN[7]"  x="0" y="43.40000000000003" length="middle" />
                    <pin name="PCIE_RXN[8]"  x="0" y="44.10000000000003" length="middle" />
                    <pin name="PCIE_RXN[9]"  x="0" y="44.80000000000003" length="middle" />
                    <pin name="PCIE_RXN[10]"  x="0" y="45.500000000000036" length="middle" />
                    <pin name="PCIE_RXN[11]"  x="0" y="46.20000000000004" length="middle" />
                    <pin name="PCIE_RXN[12]"  x="0" y="46.90000000000004" length="middle" />
                    <pin name="PCIE_RXN[13]"  x="0" y="47.600000000000044" length="middle" />
                    <pin name="PCIE_RXN[14]"  x="0" y="48.30000000000005" length="middle" />
                    <pin name="PCIE_RXN[15]"  x="0" y="49.00000000000005" length="middle" />
                    <pin name="[0]"  x="0" y="49.70000000000005" length="middle" />
                    <pin name="[1]"  x="0" y="50.400000000000055" length="middle" />
                    <pin name="[2]"  x="0" y="51.10000000000006" length="middle" />
                    <pin name="[3]"  x="0" y="51.80000000000006" length="middle" />
                    <pin name="[4]"  x="0" y="52.500000000000064" length="middle" />
                    <pin name="[5]"  x="0" y="53.20000000000007" length="middle" />
                    <pin name="[6]"  x="0" y="53.90000000000007" length="middle" />
                    <pin name="[7]"  x="0" y="54.60000000000007" length="middle" />
                    <pin name="[8]"  x="0" y="55.300000000000075" length="middle" />
                    <pin name="[9]"  x="0" y="56.00000000000008" length="middle" />
                    <pin name="[10]"  x="0" y="56.70000000000008" length="middle" />
                    <pin name="[11]"  x="0" y="57.400000000000084" length="middle" />
                    <pin name="[12]"  x="0" y="58.10000000000009" length="middle" />
                    <pin name="[13]"  x="0" y="58.80000000000009" length="middle" />
                    <pin name="[14]"  x="0" y="59.50000000000009" length="middle" />
                    <pin name="[15]"  x="0" y="60.200000000000095" length="middle" />
                    <pin name="[0]"  x="0" y="60.9000000000001" length="middle" />
                    <pin name="[1]"  x="0" y="61.6000000000001" length="middle" />
                    <pin name="[2]"  x="0" y="62.300000000000104" length="middle" />
                    <pin name="[3]"  x="0" y="63.00000000000011" length="middle" />
                    <pin name="[4]"  x="0" y="63.70000000000011" length="middle" />
                    <pin name="[5]"  x="0" y="64.4000000000001" length="middle" />
                    <pin name="[6]"  x="0" y="65.10000000000011" length="middle" />
                    <pin name="[7]"  x="0" y="65.80000000000011" length="middle" />
                    <pin name="[8]"  x="0" y="66.50000000000011" length="middle" />
                    <pin name="[9]"  x="0" y="67.20000000000012" length="middle" />
                    <pin name="[10]"  x="0" y="67.90000000000012" length="middle" />
                    <pin name="[11]"  x="0" y="68.60000000000012" length="middle" />
                    <pin name="[12]"  x="0" y="69.30000000000013" length="middle" />
                    <pin name="[13]"  x="0" y="70.00000000000013" length="middle" />
                    <pin name="[14]"  x="0" y="70.70000000000013" length="middle" />
                    <pin name="[15]"  x="0" y="71.40000000000013" length="middle" />
                    <pin name="PCIE_OBSP"  x="0" y="72.10000000000014" length="middle" />
                    <pin name="PCIE_OBSN"  x="0" y="72.80000000000014" length="middle" />
                </symbol>
                <symbol name="GbE,-SMBus,-and-NC-SI-Signals">
                    <pin name="GBE_TXP[0]"  x="0" y="8.399999999999999" length="middle" />
                    <pin name="GBE_TXP[1]"  x="0" y="9.099999999999998" length="middle" />
                    <pin name="GBE_TXP[2]"  x="0" y="9.799999999999997" length="middle" />
                    <pin name="GBE_TXP[3]"  x="0" y="10.499999999999996" length="middle" />
                    <pin name="GBE_TXN[0]"  x="0" y="11.199999999999996" length="middle" />
                    <pin name="GBE_TXN[1]"  x="0" y="11.899999999999995" length="middle" />
                    <pin name="GBE_TXN[2]"  x="0" y="12.599999999999994" length="middle" />
                    <pin name="GBE_TXN[3]"  x="0" y="13.299999999999994" length="middle" />
                    <pin name="GBE_RXP[0]"  x="0" y="13.999999999999993" length="middle" />
                    <pin name="GBE_RXP[1]"  x="0" y="14.699999999999992" length="middle" />
                    <pin name="GBE_RXP[2]"  x="0" y="15.399999999999991" length="middle" />
                    <pin name="GBE_RXP[3]"  x="0" y="16.09999999999999" length="middle" />
                    <pin name="GBE_RXN[0]"  x="0" y="16.79999999999999" length="middle" />
                    <pin name="GBE_RXN[1]"  x="0" y="17.49999999999999" length="middle" />
                    <pin name="GBE_RXN[2]"  x="0" y="18.19999999999999" length="middle" />
                    <pin name="GBE_RXN[3]"  x="0" y="18.899999999999988" length="middle" />
                    <pin name="GBE_REFCLKP"  x="0" y="19.599999999999987" length="middle" />
                    <pin name="GBE_REFCLKN"  x="0" y="20.299999999999986" length="middle" />
                    <pin name="GBE_OBSP"  x="0" y="20.999999999999986" length="middle" />
                    <pin name="GBE_OBSN"  x="0" y="21.699999999999985" length="middle" />
                    <pin name="GBE_SMBD/NCSI_TX_EN"  x="0" y="22.399999999999984" length="middle" />
                    <pin name="GBE_SMBCLK/NCSI_CLK_IN"  x="0" y="23.099999999999984" length="middle" />
                    <pin name="GBE_SMBALRT_N/NCSI_CRS_DV"  x="0" y="23.799999999999983" length="middle" />
                    <pin name="GBE_SDP0_0/GPIO_SUS17"  x="0" y="24.499999999999982" length="middle" />
                    <pin name="GBE_SDP0_1/GPIO_SUS18/NCSI_ARB_IN"  x="0" y="25.19999999999998" length="middle" />
                    <pin name="GBE_LED0/GPIO_SUS19"  x="0" y="25.89999999999998" length="middle" />
                    <pin name="GBE_LED1/GPIO_SUS20"  x="0" y="26.59999999999998" length="middle" />
                    <pin name="GBE_LED2/GPIO_SUS21"  x="0" y="27.29999999999998" length="middle" />
                    <pin name="GBE_LED3/GPIO_SUS22"  x="0" y="27.99999999999998" length="middle" />
                    <pin name="NCSI_RXD1/GPIO_SUS23"  x="0" y="28.699999999999978" length="middle" />
                    <pin name="GBE_MDIO0_I2C_CLK/GPIO_SUS24"  x="0" y="29.399999999999977" length="middle" />
                    <pin name="GBE_MDIO0_I2C_DATA/GPIO_SUS25"  x="0" y="30.099999999999977" length="middle" />
                    <pin name="GBE_MDIO1_I2C_CLK/GPIO_SUS26/NCSI_TXD1"  x="0" y="30.799999999999976" length="middle" />
                    <pin name="GBE_MDIO1_I2C_DATA/GPIO_SUS27/NCSI_TXD0"  x="0" y="31.499999999999975" length="middle" />
                    <pin name="GPIO_SUS1/NCSI_RXD0"  x="0" y="32.199999999999974" length="middle" />
                    <pin name="STRAP_NCSI_EN/Y59_RSVD/NCSI_ARB_OUT"  x="0" y="32.89999999999998" length="middle" />
                </symbol>
                <symbol name="GbE-EEPROM-Signals">
                    <pin name="GBE_EE_DI/GPIO_SUS13"  x="0" y="1.4" length="middle" />
                    <pin name="GBE_EE_DO/GPIO_SUS14"  x="0" y="2.0999999999999996" length="middle" />
                    <pin name="GBE_EE_SK/GPIO_SUS15"  x="0" y="2.8" length="middle" />
                    <pin name="GBE_EE_CS_N/GPIO_SUS16"  x="0" y="3.5" length="middle" />
                </symbol>
                <symbol name="LPC-Interface-Signals">
                    <pin name="LPC_AD0"  x="0" y="3.15" length="middle" />
                    <pin name="LPC_AD1"  x="0" y="3.8499999999999996" length="middle" />
                    <pin name="LPC_AD2"  x="0" y="4.55" length="middle" />
                    <pin name="LPC_AD3"  x="0" y="5.25" length="middle" />
                    <pin name="LPC_FRAMEB"  x="0" y="5.95" length="middle" />
                    <pin name="LPC_CLKOUT0"  x="0" y="6.65" length="middle" />
                    <pin name="LPC_CLKOUT1"  x="0" y="7.3500000000000005" length="middle" />
                    <pin name="LPC_CLKRUNB"  x="0" y="8.05" length="middle" />
                    <pin name="ILB_SERIRQ/GPIOS_29"  x="0" y="8.75" length="middle" />
                </symbol>
                <symbol name="RTC-Well-Signals">
                    <pin name="RTEST_B"  x="0" y="2.4499999999999997" length="middle" />
                    <pin name="RSMRST_B"  x="0" y="3.1499999999999995" length="middle" />
                    <pin name="COREPWROK"  x="0" y="3.8499999999999996" length="middle" />
                    <pin name="SRTCRST_B"  x="0" y="4.55" length="middle" />
                    <pin name="BRTCX1_PAD"  x="0" y="5.25" length="middle" />
                    <pin name="BRTCX2_PAD"  x="0" y="5.95" length="middle" />
                    <pin name="BVCCRTC_EXTPAD"  x="0" y="6.65" length="middle" />
                </symbol>
                <symbol name="GPIO-SUS-Signals">
                    <pin name="GPIO_SUS0"  x="0" y="0.7" length="middle" />
                    <pin name="GPIO_SUS2"  x="0" y="1.4" length="middle" />
                </symbol>
                <symbol name="PMU-Signals">
                    <pin name="CPU_RESET_B/GPIO_SUS3"  x="0" y="4.199999999999999" length="middle" />
                    <pin name="SUSPWRDNACK/GPIO_SUS4"  x="0" y="4.8999999999999995" length="middle" />
                    <pin name="PMU_SUSCLK/GPIO_SUS5"  x="0" y="5.6" length="middle" />
                    <pin name="PMU_SLP_DDRVTT_B/GPIO_SUS6"  x="0" y="6.3" length="middle" />
                    <pin name="PMU_SLP_S45_B"  x="0" y="7" length="middle" />
                    <pin name="PMU_SLP_S3_B"  x="0" y="7.7" length="middle" />
                    <pin name="PMU_SLP_LAN_B/GPIO_SUS7"  x="0" y="8.4" length="middle" />
                    <pin name="PMU_WAKE_B/GPIO_SUS8"  x="0" y="9.1" length="middle" />
                    <pin name="PMU_PWRBTN_B/GPIO_SUS9"  x="0" y="9.799999999999999" length="middle" />
                    <pin name="PMU_RESETBUTTON_B/GPIOS_30"  x="0" y="10.499999999999998" length="middle" />
                    <pin name="PMU_PLTRST_B"  x="0" y="11.199999999999998" length="middle" />
                    <pin name="SUS_STAT_B/GPIO_SUS10"  x="0" y="11.899999999999997" length="middle" />
                </symbol>
                <symbol name="USB-2-Signals">
                    <pin name="USB_DP[0]"  x="0" y="3.15" length="middle" />
                    <pin name="USB_DP[1]"  x="0" y="3.8499999999999996" length="middle" />
                    <pin name="USB_DP[2]"  x="0" y="4.55" length="middle" />
                    <pin name="USB_DP[3]"  x="0" y="5.25" length="middle" />
                    <pin name="USB_DN[0]"  x="0" y="5.95" length="middle" />
                    <pin name="USB_DN[1]"  x="0" y="6.65" length="middle" />
                    <pin name="USB_DN[2]"  x="0" y="7.3500000000000005" length="middle" />
                    <pin name="USB_DN[3]"  x="0" y="8.05" length="middle" />
                    <pin name="USB_REFCLKN"  x="0" y="8.75" length="middle" />
                    <pin name="USB_REFCLKP"  x="0" y="9.45" length="middle" />
                    <pin name="USB_OC0_B/GPIO_SUS11"  x="0" y="10.149999999999999" length="middle" />
                    <pin name="USB_RCOMPO"  x="0" y="10.849999999999998" length="middle" />
                    <pin name="USB_RCOMPI"  x="0" y="11.549999999999997" length="middle" />
                    <pin name="USB_OBSP"  x="0" y="12.249999999999996" length="middle" />
                    <pin name="[0]"  x="0" y="12.949999999999996" length="middle" />
                    <pin name="[1]"  x="0" y="13.649999999999995" length="middle" />
                </symbol>
                <symbol name="SPI-Signals">
                    <pin name="SPI_CS0_B"  x="0" y="1.75" length="middle" />
                    <pin name="SPI_CS1_B/GPIO_SUS12"  x="0" y="2.45" length="middle" />
                    <pin name="SPI_MISO"  x="0" y="3.1500000000000004" length="middle" />
                    <pin name="SPI_MOSI"  x="0" y="3.8500000000000005" length="middle" />
                    <pin name="SPI_CLK"  x="0" y="4.550000000000001" length="middle" />
                </symbol>
                <symbol name="GPIO-DFX-Signals">
                    <pin name="DFX_PORT_CLK0"  x="0" y="2.0999999999999996" length="middle" />
                    <pin name="DFX_PORT_CLK1"  x="0" y="2.8" length="middle" />
                    <pin name="DFX_PORT[0]"  x="0" y="3.5" length="middle" />
                    <pin name="DFX_PORT[1]"  x="0" y="4.2" length="middle" />
                    <pin name="DFX_PORT[2]"  x="0" y="4.9" length="middle" />
                    <pin name="DFX_PORT[3]"  x="0" y="5.6000000000000005" length="middle" />
                    <pin name="DFX_PORT[4]"  x="0" y="6.300000000000001" length="middle" />
                    <pin name="DFX_PORT[5]"  x="0" y="7.000000000000001" length="middle" />
                    <pin name="DFX_PORT[6]"  x="0" y="7.700000000000001" length="middle" />
                    <pin name="DFX_PORT[7]"  x="0" y="8.4" length="middle" />
                    <pin name="DFX_PORT[8]"  x="0" y="9.1" length="middle" />
                    <pin name="DFX_PORT[9]"  x="0" y="9.799999999999999" length="middle" />
                    <pin name="DFX_PORT[10]"  x="0" y="10.499999999999998" length="middle" />
                    <pin name="DFX_PORT[11]"  x="0" y="11.199999999999998" length="middle" />
                    <pin name="DFX_PORT[12]"  x="0" y="11.899999999999997" length="middle" />
                    <pin name="DFX_PORT[13]"  x="0" y="12.599999999999996" length="middle" />
                    <pin name="DFX_PORT[14]"  x="0" y="13.299999999999995" length="middle" />
                    <pin name="DFX_PORT[15]"  x="0" y="13.999999999999995" length="middle" />
                    <pin name="CTBTRIGINOUT"  x="0" y="14.699999999999994" length="middle" />
                    <pin name="CTBTRIGOUT"  x="0" y="15.399999999999993" length="middle" />
                    <pin name="RCOMP_CORE_LVT"  x="0" y="16.099999999999994" length="middle" />
                </symbol>
                <symbol name="Clock-Receiver-Signals">
                    <pin name="HPLL_REFP"  x="0" y="1.0499999999999998" length="middle" />
                    <pin name="HPLL_REFN"  x="0" y="1.7499999999999998" length="middle" />
                    <pin name="CLK14_IN"  x="0" y="2.4499999999999997" length="middle" />
                </symbol>
                <symbol name="Tap-Port/ITP-Signals">
                    <pin name="TCK"  x="0" y="2.4499999999999997" length="middle" />
                    <pin name="TRST_B"  x="0" y="3.1499999999999995" length="middle" />
                    <pin name="TMS"  x="0" y="3.8499999999999996" length="middle" />
                    <pin name="TDI"  x="0" y="4.55" length="middle" />
                    <pin name="TDO"  x="0" y="5.25" length="middle" />
                    <pin name="CX_PRDY_B"  x="0" y="5.95" length="middle" />
                    <pin name="CX_PREQ_B"  x="0" y="6.65" length="middle" />
                </symbol>
                <symbol name="Reserved-Signals">
                </symbol>
            </symbols>
            <devicesets>
                <deviceset name="INTEL-ATOM-C2XXX">
                    <gates>
                        <gate name="G-DDR-Memory-0" symbol="DDR-Memory-0" x="0" y="0"/>
                        <gate name="G-DDR-Memory-1" symbol="DDR-Memory-1" x="0" y="0"/>
                        <gate name="G-Thermal-Signals" symbol="Thermal-Signals" x="0" y="0"/>
                        <gate name="G-SVID-Signals" symbol="SVID-Signals" x="0" y="0"/>
                        <gate name="G-Misc-Signals" symbol="Misc-Signals" x="0" y="0"/>
                        <gate name="G-SATA2-Signals" symbol="SATA2-Signals" x="0" y="0"/>
                        <gate name="G-SATA3-Signals" symbol="SATA3-Signals" x="0" y="0"/>
                        <gate name="G-PCIe-Signals" symbol="PCIe-Signals" x="0" y="0"/>
                        <gate name="G-GbE,-SMBus,-and-NC-SI-Signals" symbol="GbE,-SMBus,-and-NC-SI-Signals" x="0" y="0"/>
                        <gate name="G-GbE-EEPROM-Signals" symbol="GbE-EEPROM-Signals" x="0" y="0"/>
                        <gate name="G-LPC-Interface-Signals" symbol="LPC-Interface-Signals" x="0" y="0"/>
                        <gate name="G-RTC-Well-Signals" symbol="RTC-Well-Signals" x="0" y="0"/>
                        <gate name="G-GPIO-SUS-Signals" symbol="GPIO-SUS-Signals" x="0" y="0"/>
                        <gate name="G-PMU-Signals" symbol="PMU-Signals" x="0" y="0"/>
                        <gate name="G-USB-2-Signals" symbol="USB-2-Signals" x="0" y="0"/>
                        <gate name="G-SPI-Signals" symbol="SPI-Signals" x="0" y="0"/>
                        <gate name="G-GPIO-DFX-Signals" symbol="GPIO-DFX-Signals" x="0" y="0"/>
                        <gate name="G-Clock-Receiver-Signals" symbol="Clock-Receiver-Signals" x="0" y="0"/>
                        <gate name="G-Tap-Port/ITP-Signals" symbol="Tap-Port/ITP-Signals" x="0" y="0"/>
                        <gate name="G-Reserved-Signals" symbol="Reserved-Signals" x="0" y="0"/>
                    </gates>
                    <devices>
                        <device name="" package="INTEL-ATOM-FOOTPRINT">
                            <connects>
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[0]" pad="DDR3_0_DQ[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[1]" pad="DDR3_0_DQ[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[2]" pad="DDR3_0_DQ[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[3]" pad="DDR3_0_DQ[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[4]" pad="DDR3_0_DQ[4]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[5]" pad="DDR3_0_DQ[5]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[6]" pad="DDR3_0_DQ[6]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[7]" pad="DDR3_0_DQ[7]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[8]" pad="DDR3_0_DQ[8]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[9]" pad="DDR3_0_DQ[9]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[10]" pad="DDR3_0_DQ[10]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[11]" pad="DDR3_0_DQ[11]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[12]" pad="DDR3_0_DQ[12]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[13]" pad="DDR3_0_DQ[13]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[14]" pad="DDR3_0_DQ[14]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[15]" pad="DDR3_0_DQ[15]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[16]" pad="DDR3_0_DQ[16]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[17]" pad="DDR3_0_DQ[17]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[18]" pad="DDR3_0_DQ[18]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[19]" pad="DDR3_0_DQ[19]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[20]" pad="DDR3_0_DQ[20]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[21]" pad="DDR3_0_DQ[21]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[22]" pad="DDR3_0_DQ[22]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[23]" pad="DDR3_0_DQ[23]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[24]" pad="DDR3_0_DQ[24]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[25]" pad="DDR3_0_DQ[25]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[26]" pad="DDR3_0_DQ[26]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[27]" pad="DDR3_0_DQ[27]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[28]" pad="DDR3_0_DQ[28]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[29]" pad="DDR3_0_DQ[29]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[30]" pad="DDR3_0_DQ[30]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[31]" pad="DDR3_0_DQ[31]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[32]" pad="DDR3_0_DQ[32]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[33]" pad="DDR3_0_DQ[33]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[34]" pad="DDR3_0_DQ[34]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[35]" pad="DDR3_0_DQ[35]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[36]" pad="DDR3_0_DQ[36]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[37]" pad="DDR3_0_DQ[37]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[38]" pad="DDR3_0_DQ[38]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[39]" pad="DDR3_0_DQ[39]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[40]" pad="DDR3_0_DQ[40]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[41]" pad="DDR3_0_DQ[41]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[42]" pad="DDR3_0_DQ[42]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[43]" pad="DDR3_0_DQ[43]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[44]" pad="DDR3_0_DQ[44]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[45]" pad="DDR3_0_DQ[45]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[46]" pad="DDR3_0_DQ[46]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[47]" pad="DDR3_0_DQ[47]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[48]" pad="DDR3_0_DQ[48]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[49]" pad="DDR3_0_DQ[49]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[50]" pad="DDR3_0_DQ[50]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[51]" pad="DDR3_0_DQ[51]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[52]" pad="DDR3_0_DQ[52]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[53]" pad="DDR3_0_DQ[53]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[54]" pad="DDR3_0_DQ[54]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[55]" pad="DDR3_0_DQ[55]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[56]" pad="DDR3_0_DQ[56]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[57]" pad="DDR3_0_DQ[57]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[58]" pad="DDR3_0_DQ[58]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[59]" pad="DDR3_0_DQ[59]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[60]" pad="DDR3_0_DQ[60]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[61]" pad="DDR3_0_DQ[61]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[62]" pad="DDR3_0_DQ[62]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQ[63]" pad="DDR3_0_DQ[63]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[0]" pad="DDR3_0_MA[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[1]" pad="DDR3_0_MA[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[2]" pad="DDR3_0_MA[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[3]" pad="DDR3_0_MA[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[4]" pad="DDR3_0_MA[4]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[5]" pad="DDR3_0_MA[5]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[6]" pad="DDR3_0_MA[6]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[7]" pad="DDR3_0_MA[7]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[8]" pad="DDR3_0_MA[8]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[9]" pad="DDR3_0_MA[9]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[10]" pad="DDR3_0_MA[10]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[11]" pad="DDR3_0_MA[11]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[12]" pad="DDR3_0_MA[12]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[13]" pad="DDR3_0_MA[13]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[14]" pad="DDR3_0_MA[14]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MA[15]" pad="DDR3_0_MA[15]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[0]" pad="DDR3_0_DQS[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[1]" pad="DDR3_0_DQS[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[2]" pad="DDR3_0_DQS[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[3]" pad="DDR3_0_DQS[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[4]" pad="DDR3_0_DQS[4]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[5]" pad="DDR3_0_DQS[5]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[6]" pad="DDR3_0_DQS[6]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQS[7]" pad="DDR3_0_DQS[7]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSECC[0]" pad="DDR3_0_DQSECC[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[0]" pad="DDR3_0_DQSB[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[1]" pad="DDR3_0_DQSB[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[2]" pad="DDR3_0_DQSB[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[3]" pad="DDR3_0_DQSB[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[4]" pad="DDR3_0_DQSB[4]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[5]" pad="DDR3_0_DQSB[5]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[6]" pad="DDR3_0_DQSB[6]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSB[7]" pad="DDR3_0_DQSB[7]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQSBECC[0]" pad="DDR3_0_DQSBECC[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CK[0]" pad="DDR3_0_CK[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CK[1]" pad="DDR3_0_CK[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CK[2]" pad="DDR3_0_CK[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CK[3]" pad="DDR3_0_CK[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKB[0]" pad="DDR3_0_CKB[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKB[1]" pad="DDR3_0_CKB[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKB[2]" pad="DDR3_0_CKB[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKB[3]" pad="DDR3_0_CKB[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKE[0]" pad="DDR3_0_CKE[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKE[1]" pad="DDR3_0_CKE[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKE[2]" pad="DDR3_0_CKE[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CKE[3]" pad="DDR3_0_CKE[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CSB[0]" pad="DDR3_0_CSB[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CSB[1]" pad="DDR3_0_CSB[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CSB[2]" pad="DDR3_0_CSB[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CSB[3]" pad="DDR3_0_CSB[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_ODT[0]" pad="DDR3_0_ODT[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_ODT[1]" pad="DDR3_0_ODT[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_ODT[2]" pad="DDR3_0_ODT[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_ODT[3]" pad="DDR3_0_ODT[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_RASB" pad="DDR3_0_RASB" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CASB" pad="DDR3_0_CASB" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_WEB" pad="DDR3_0_WEB" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DRAM_PWROK" pad="DDR3_0_DRAM_PWROK" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DRAMRSTB" pad="DDR3_0_DRAMRSTB" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_VCCA_PWROK" pad="DDR3_0_VCCA_PWROK" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_VREF" pad="DDR3_0_VREF" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_ODTPU" pad="DDR3_0_ODTPU" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_BS[0]" pad="DDR3_0_BS[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_BS[1]" pad="DDR3_0_BS[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_BS[2]" pad="DDR3_0_BS[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQPU" pad="DDR3_0_DQPU" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_CMDPU" pad="DDR3_0_CMDPU" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MON1P" pad="DDR3_0_MON1P" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MON1N" pad="DDR3_0_MON1N" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MON2P" pad="DDR3_0_MON2P" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_MON2N" pad="DDR3_0_MON2N" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_REFP" pad="DDR3_0_REFP" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_REFN" pad="DDR3_0_REFN" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[0]" pad="DDR3_0_DQECC[0]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[1]" pad="DDR3_0_DQECC[1]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[2]" pad="DDR3_0_DQECC[2]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[3]" pad="DDR3_0_DQECC[3]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[4]" pad="DDR3_0_DQECC[4]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[5]" pad="DDR3_0_DQECC[5]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[6]" pad="DDR3_0_DQECC[6]" />
                                <connect gate="G-DDR-Memory-0" pin="DDR3_0_DQECC[7]" pad="DDR3_0_DQECC[7]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[0]" pad="DDR3_1_DQ[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[1]" pad="DDR3_1_DQ[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[2]" pad="DDR3_1_DQ[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[3]" pad="DDR3_1_DQ[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[4]" pad="DDR3_1_DQ[4]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[5]" pad="DDR3_1_DQ[5]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[6]" pad="DDR3_1_DQ[6]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[7]" pad="DDR3_1_DQ[7]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[8]" pad="DDR3_1_DQ[8]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[9]" pad="DDR3_1_DQ[9]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[10]" pad="DDR3_1_DQ[10]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[11]" pad="DDR3_1_DQ[11]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[12]" pad="DDR3_1_DQ[12]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[13]" pad="DDR3_1_DQ[13]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[14]" pad="DDR3_1_DQ[14]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[15]" pad="DDR3_1_DQ[15]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[16]" pad="DDR3_1_DQ[16]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[17]" pad="DDR3_1_DQ[17]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[18]" pad="DDR3_1_DQ[18]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[19]" pad="DDR3_1_DQ[19]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[20]" pad="DDR3_1_DQ[20]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[21]" pad="DDR3_1_DQ[21]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[22]" pad="DDR3_1_DQ[22]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[23]" pad="DDR3_1_DQ[23]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[24]" pad="DDR3_1_DQ[24]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[25]" pad="DDR3_1_DQ[25]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[26]" pad="DDR3_1_DQ[26]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[27]" pad="DDR3_1_DQ[27]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[28]" pad="DDR3_1_DQ[28]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[29]" pad="DDR3_1_DQ[29]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[30]" pad="DDR3_1_DQ[30]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[31]" pad="DDR3_1_DQ[31]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[32]" pad="DDR3_1_DQ[32]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[33]" pad="DDR3_1_DQ[33]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[34]" pad="DDR3_1_DQ[34]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[35]" pad="DDR3_1_DQ[35]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[36]" pad="DDR3_1_DQ[36]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[37]" pad="DDR3_1_DQ[37]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[38]" pad="DDR3_1_DQ[38]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[39]" pad="DDR3_1_DQ[39]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[40]" pad="DDR3_1_DQ[40]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[41]" pad="DDR3_1_DQ[41]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[42]" pad="DDR3_1_DQ[42]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[43]" pad="DDR3_1_DQ[43]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[44]" pad="DDR3_1_DQ[44]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[45]" pad="DDR3_1_DQ[45]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[46]" pad="DDR3_1_DQ[46]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[47]" pad="DDR3_1_DQ[47]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[48]" pad="DDR3_1_DQ[48]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[49]" pad="DDR3_1_DQ[49]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[50]" pad="DDR3_1_DQ[50]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[51]" pad="DDR3_1_DQ[51]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[52]" pad="DDR3_1_DQ[52]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[53]" pad="DDR3_1_DQ[53]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[54]" pad="DDR3_1_DQ[54]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[55]" pad="DDR3_1_DQ[55]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[56]" pad="DDR3_1_DQ[56]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[57]" pad="DDR3_1_DQ[57]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[58]" pad="DDR3_1_DQ[58]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[59]" pad="DDR3_1_DQ[59]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[60]" pad="DDR3_1_DQ[60]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[61]" pad="DDR3_1_DQ[61]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[62]" pad="DDR3_1_DQ[62]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQ[63]" pad="DDR3_1_DQ[63]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[0]" pad="DDR3_1_MA[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[1]" pad="DDR3_1_MA[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[2]" pad="DDR3_1_MA[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[3]" pad="DDR3_1_MA[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[4]" pad="DDR3_1_MA[4]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[5]" pad="DDR3_1_MA[5]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[6]" pad="DDR3_1_MA[6]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[7]" pad="DDR3_1_MA[7]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[8]" pad="DDR3_1_MA[8]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[9]" pad="DDR3_1_MA[9]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[10]" pad="DDR3_1_MA[10]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[11]" pad="DDR3_1_MA[11]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[12]" pad="DDR3_1_MA[12]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[13]" pad="DDR3_1_MA[13]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[14]" pad="DDR3_1_MA[14]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MA[15]" pad="DDR3_1_MA[15]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[0]" pad="DDR3_1_DQS[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[1]" pad="DDR3_1_DQS[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[2]" pad="DDR3_1_DQS[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[3]" pad="DDR3_1_DQS[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[4]" pad="DDR3_1_DQS[4]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[5]" pad="DDR3_1_DQS[5]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[6]" pad="DDR3_1_DQS[6]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQS[7]" pad="DDR3_1_DQS[7]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSECC[0]" pad="DDR3_1_DQSECC[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[0]" pad="DDR3_1_DQSB[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[1]" pad="DDR3_1_DQSB[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[2]" pad="DDR3_1_DQSB[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[3]" pad="DDR3_1_DQSB[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[4]" pad="DDR3_1_DQSB[4]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[5]" pad="DDR3_1_DQSB[5]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[6]" pad="DDR3_1_DQSB[6]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSB[7]" pad="DDR3_1_DQSB[7]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQSBECC[0]" pad="DDR3_1_DQSBECC[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CK[0]" pad="DDR3_1_CK[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CK[1]" pad="DDR3_1_CK[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CK[2]" pad="DDR3_1_CK[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CK[3]" pad="DDR3_1_CK[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKB[0]" pad="DDR3_1_CKB[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKB[1]" pad="DDR3_1_CKB[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKB[2]" pad="DDR3_1_CKB[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKB[3]" pad="DDR3_1_CKB[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKE[0]" pad="DDR3_1_CKE[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKE[1]" pad="DDR3_1_CKE[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKE[2]" pad="DDR3_1_CKE[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CKE[3]" pad="DDR3_1_CKE[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CSB[0]" pad="DDR3_1_CSB[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CSB[1]" pad="DDR3_1_CSB[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CSB[2]" pad="DDR3_1_CSB[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CSB[3]" pad="DDR3_1_CSB[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_ODT[0]" pad="DDR3_1_ODT[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_ODT[1]" pad="DDR3_1_ODT[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_ODT[2]" pad="DDR3_1_ODT[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_ODT[3]" pad="DDR3_1_ODT[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_RASB" pad="DDR3_1_RASB" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CASB" pad="DDR3_1_CASB" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_WEB" pad="DDR3_1_WEB" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DRAM_PWROK" pad="DDR3_1_DRAM_PWROK" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DRAMRSTB" pad="DDR3_1_DRAMRSTB" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_VCCA_PWROK" pad="DDR3_1_VCCA_PWROK" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_VREF" pad="DDR3_1_VREF" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_ODTPU" pad="DDR3_1_ODTPU" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_BS[0]" pad="DDR3_1_BS[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_BS[1]" pad="DDR3_1_BS[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_BS[2]" pad="DDR3_1_BS[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQPU" pad="DDR3_1_DQPU" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_CMDPU" pad="DDR3_1_CMDPU" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MON1P" pad="DDR3_1_MON1P" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MON1N" pad="DDR3_1_MON1N" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MON2P" pad="DDR3_1_MON2P" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_MON2N" pad="DDR3_1_MON2N" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_REFP" pad="DDR3_1_REFP" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_REFN" pad="DDR3_1_REFN" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[0]" pad="DDR3_1_DQECC[0]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[1]" pad="DDR3_1_DQECC[1]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[2]" pad="DDR3_1_DQECC[2]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[3]" pad="DDR3_1_DQECC[3]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[4]" pad="DDR3_1_DQECC[4]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[5]" pad="DDR3_1_DQECC[5]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[6]" pad="DDR3_1_DQECC[6]" />
                                <connect gate="G-DDR-Memory-1" pin="DDR3_1_DQECC[7]" pad="DDR3_1_DQECC[7]" />
                                <connect gate="G-Thermal-Signals" pin="THERMTRIP_N" pad="THERMTRIP_N" />
                                <connect gate="G-Thermal-Signals" pin="PROCHOT_B" pad="PROCHOT_B" />
                                <connect gate="G-Thermal-Signals" pin="MEMHOT_B" pad="MEMHOT_B" />
                                <connect gate="G-SVID-Signals" pin="SVID_ALERT_B" pad="SVID_ALERT_B" />
                                <connect gate="G-SVID-Signals" pin="SVID_DATA" pad="SVID_DATA" />
                                <connect gate="G-SVID-Signals" pin="SVID_CLK" pad="SVID_CLK" />
                                <connect gate="G-Misc-Signals" pin="NMI/GPIOS_0" pad="NMI/GPIOS_0" />
                                <connect gate="G-Misc-Signals" pin="ERROR2_B/GPIOS_1" pad="ERROR2_B/GPIOS_1" />
                                <connect gate="G-Misc-Signals" pin="ERROR1_B/GPIOS_2" pad="ERROR1_B/GPIOS_2" />
                                <connect gate="G-Misc-Signals" pin="ERROR0_B/GPIOS_3" pad="ERROR0_B/GPIOS_3" />
                                <connect gate="G-Misc-Signals" pin="IERR_B/GPIOS_4" pad="IERR_B/GPIOS_4" />
                                <connect gate="G-Misc-Signals" pin="MCERR_B/GPIOS_5" pad="MCERR_B/GPIOS_5" />
                                <connect gate="G-Misc-Signals" pin="UART1_RXD/GPIOS_6" pad="UART1_RXD/GPIOS_6" />
                                <connect gate="G-Misc-Signals" pin="UART1_TXD/GPIOS_7" pad="UART1_TXD/GPIOS_7" />
                                <connect gate="G-Misc-Signals" pin="SMB_CLK0/GPIOS_8" pad="SMB_CLK0/GPIOS_8" />
                                <connect gate="G-Misc-Signals" pin="SMB_DATA0/GPIOS_9" pad="SMB_DATA0/GPIOS_9" />
                                <connect gate="G-Misc-Signals" pin="SMBALRT_N0/GPIOS_10" pad="SMBALRT_N0/GPIOS_10" />
                                <connect gate="G-Misc-Signals" pin="SMB_DATA1/GPIOS_11" pad="SMB_DATA1/GPIOS_11" />
                                <connect gate="G-Misc-Signals" pin="SMB_CLK1/GPIOS_12/SPKR" pad="SMB_CLK1/GPIOS_12/SPKR" />
                                <connect gate="G-Misc-Signals" pin="SMB_DATA2/GPIOS_13/UART0_RXD" pad="SMB_DATA2/GPIOS_13/UART0_RXD" />
                                <connect gate="G-Misc-Signals" pin="SMB_CLK2/GPIOS_14/UART0_TXD" pad="SMB_CLK2/GPIOS_14/UART0_TXD" />
                                <connect gate="G-SATA2-Signals" pin="SATA_GP0/GPIOS_15" pad="SATA_GP0/GPIOS_15" />
                                <connect gate="G-SATA2-Signals" pin="SATA_LEDN/GPIOS_16" pad="SATA_LEDN/GPIOS_16" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXP[0]" pad="SATA_TXP[0]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXP[1]" pad="SATA_TXP[1]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXP[2]" pad="SATA_TXP[2]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXP[3]" pad="SATA_TXP[3]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXN[0]" pad="SATA_TXN[0]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXN[1]" pad="SATA_TXN[1]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXN[2]" pad="SATA_TXN[2]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_TXN[3]" pad="SATA_TXN[3]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXP[0]" pad="SATA_RXP[0]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXP[1]" pad="SATA_RXP[1]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXP[2]" pad="SATA_RXP[2]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXP[3]" pad="SATA_RXP[3]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXN[0]" pad="SATA_RXN[0]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXN[1]" pad="SATA_RXN[1]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXN[2]" pad="SATA_RXN[2]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_RXN[3]" pad="SATA_RXN[3]" />
                                <connect gate="G-SATA2-Signals" pin="SATA_REFCLKP" pad="SATA_REFCLKP" />
                                <connect gate="G-SATA2-Signals" pin="SATA_REFCLKN" pad="SATA_REFCLKN" />
                                <connect gate="G-SATA2-Signals" pin="SATA_OBSP" pad="SATA_OBSP" />
                                <connect gate="G-SATA2-Signals" pin="SATA_OBSN" pad="SATA_OBSN" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_GP0/GPIOS_17" pad="SATA3_GP0/GPIOS_17" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_LEDN/GPIOS_18" pad="SATA3_LEDN/GPIOS_18" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_TXP[0]" pad="SATA3_TXP[0]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_TXP[1]" pad="SATA3_TXP[1]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_TXN[0]" pad="SATA3_TXN[0]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_TXN[1]" pad="SATA3_TXN[1]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_RXP[0]" pad="SATA3_RXP[0]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_RXP[1]" pad="SATA3_RXP[1]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_RXN[0]" pad="SATA3_RXN[0]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_RXN[1]" pad="SATA3_RXN[1]" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_REFCLKP" pad="SATA3_REFCLKP" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_REFCLKN" pad="SATA3_REFCLKN" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_OBSP" pad="SATA3_OBSP" />
                                <connect gate="G-SATA3-Signals" pin="SATA3_OBSN" pad="SATA3_OBSN" />
                                <connect gate="G-PCIe-Signals" pin="FLEX_CLK_SE0/GPIOS_19" pad="FLEX_CLK_SE0/GPIOS_19" />
                                <connect gate="G-PCIe-Signals" pin="FLEX_CLK_SE1/GPIOS_20" pad="FLEX_CLK_SE1/GPIOS_20" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[0]" pad="PCIE_TXP[0]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[1]" pad="PCIE_TXP[1]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[2]" pad="PCIE_TXP[2]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[3]" pad="PCIE_TXP[3]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[4]" pad="PCIE_TXP[4]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[5]" pad="PCIE_TXP[5]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[6]" pad="PCIE_TXP[6]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[7]" pad="PCIE_TXP[7]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[8]" pad="PCIE_TXP[8]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[9]" pad="PCIE_TXP[9]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[10]" pad="PCIE_TXP[10]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[11]" pad="PCIE_TXP[11]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[12]" pad="PCIE_TXP[12]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[13]" pad="PCIE_TXP[13]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[14]" pad="PCIE_TXP[14]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXP[15]" pad="PCIE_TXP[15]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[0]" pad="PCIE_TXN[0]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[1]" pad="PCIE_TXN[1]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[2]" pad="PCIE_TXN[2]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[3]" pad="PCIE_TXN[3]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[4]" pad="PCIE_TXN[4]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[5]" pad="PCIE_TXN[5]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[6]" pad="PCIE_TXN[6]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[7]" pad="PCIE_TXN[7]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[8]" pad="PCIE_TXN[8]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[9]" pad="PCIE_TXN[9]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[10]" pad="PCIE_TXN[10]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[11]" pad="PCIE_TXN[11]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[12]" pad="PCIE_TXN[12]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[13]" pad="PCIE_TXN[13]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[14]" pad="PCIE_TXN[14]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_TXN[15]" pad="PCIE_TXN[15]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[0]" pad="PCIE_RXP[0]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[1]" pad="PCIE_RXP[1]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[2]" pad="PCIE_RXP[2]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[3]" pad="PCIE_RXP[3]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[4]" pad="PCIE_RXP[4]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[5]" pad="PCIE_RXP[5]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[6]" pad="PCIE_RXP[6]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[7]" pad="PCIE_RXP[7]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[8]" pad="PCIE_RXP[8]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[9]" pad="PCIE_RXP[9]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[10]" pad="PCIE_RXP[10]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[11]" pad="PCIE_RXP[11]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[12]" pad="PCIE_RXP[12]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[13]" pad="PCIE_RXP[13]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[14]" pad="PCIE_RXP[14]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXP[15]" pad="PCIE_RXP[15]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[0]" pad="PCIE_RXN[0]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[1]" pad="PCIE_RXN[1]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[2]" pad="PCIE_RXN[2]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[3]" pad="PCIE_RXN[3]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[4]" pad="PCIE_RXN[4]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[5]" pad="PCIE_RXN[5]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[6]" pad="PCIE_RXN[6]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[7]" pad="PCIE_RXN[7]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[8]" pad="PCIE_RXN[8]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[9]" pad="PCIE_RXN[9]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[10]" pad="PCIE_RXN[10]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[11]" pad="PCIE_RXN[11]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[12]" pad="PCIE_RXN[12]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[13]" pad="PCIE_RXN[13]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[14]" pad="PCIE_RXN[14]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_RXN[15]" pad="PCIE_RXN[15]" />
                                <connect gate="G-PCIe-Signals" pin="[0]" pad="[0]" />
                                <connect gate="G-PCIe-Signals" pin="[1]" pad="[1]" />
                                <connect gate="G-PCIe-Signals" pin="[2]" pad="[2]" />
                                <connect gate="G-PCIe-Signals" pin="[3]" pad="[3]" />
                                <connect gate="G-PCIe-Signals" pin="[4]" pad="[4]" />
                                <connect gate="G-PCIe-Signals" pin="[5]" pad="[5]" />
                                <connect gate="G-PCIe-Signals" pin="[6]" pad="[6]" />
                                <connect gate="G-PCIe-Signals" pin="[7]" pad="[7]" />
                                <connect gate="G-PCIe-Signals" pin="[8]" pad="[8]" />
                                <connect gate="G-PCIe-Signals" pin="[9]" pad="[9]" />
                                <connect gate="G-PCIe-Signals" pin="[10]" pad="[10]" />
                                <connect gate="G-PCIe-Signals" pin="[11]" pad="[11]" />
                                <connect gate="G-PCIe-Signals" pin="[12]" pad="[12]" />
                                <connect gate="G-PCIe-Signals" pin="[13]" pad="[13]" />
                                <connect gate="G-PCIe-Signals" pin="[14]" pad="[14]" />
                                <connect gate="G-PCIe-Signals" pin="[15]" pad="[15]" />
                                <connect gate="G-PCIe-Signals" pin="[0]" pad="[0]" />
                                <connect gate="G-PCIe-Signals" pin="[1]" pad="[1]" />
                                <connect gate="G-PCIe-Signals" pin="[2]" pad="[2]" />
                                <connect gate="G-PCIe-Signals" pin="[3]" pad="[3]" />
                                <connect gate="G-PCIe-Signals" pin="[4]" pad="[4]" />
                                <connect gate="G-PCIe-Signals" pin="[5]" pad="[5]" />
                                <connect gate="G-PCIe-Signals" pin="[6]" pad="[6]" />
                                <connect gate="G-PCIe-Signals" pin="[7]" pad="[7]" />
                                <connect gate="G-PCIe-Signals" pin="[8]" pad="[8]" />
                                <connect gate="G-PCIe-Signals" pin="[9]" pad="[9]" />
                                <connect gate="G-PCIe-Signals" pin="[10]" pad="[10]" />
                                <connect gate="G-PCIe-Signals" pin="[11]" pad="[11]" />
                                <connect gate="G-PCIe-Signals" pin="[12]" pad="[12]" />
                                <connect gate="G-PCIe-Signals" pin="[13]" pad="[13]" />
                                <connect gate="G-PCIe-Signals" pin="[14]" pad="[14]" />
                                <connect gate="G-PCIe-Signals" pin="[15]" pad="[15]" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_OBSP" pad="PCIE_OBSP" />
                                <connect gate="G-PCIe-Signals" pin="PCIE_OBSN" pad="PCIE_OBSN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXP[0]" pad="GBE_TXP[0]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXP[1]" pad="GBE_TXP[1]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXP[2]" pad="GBE_TXP[2]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXP[3]" pad="GBE_TXP[3]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXN[0]" pad="GBE_TXN[0]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXN[1]" pad="GBE_TXN[1]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXN[2]" pad="GBE_TXN[2]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_TXN[3]" pad="GBE_TXN[3]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXP[0]" pad="GBE_RXP[0]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXP[1]" pad="GBE_RXP[1]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXP[2]" pad="GBE_RXP[2]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXP[3]" pad="GBE_RXP[3]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXN[0]" pad="GBE_RXN[0]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXN[1]" pad="GBE_RXN[1]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXN[2]" pad="GBE_RXN[2]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_RXN[3]" pad="GBE_RXN[3]" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_REFCLKP" pad="GBE_REFCLKP" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_REFCLKN" pad="GBE_REFCLKN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_OBSP" pad="GBE_OBSP" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_OBSN" pad="GBE_OBSN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_SMBD/NCSI_TX_EN" pad="GBE_SMBD/NCSI_TX_EN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_SMBCLK/NCSI_CLK_IN" pad="GBE_SMBCLK/NCSI_CLK_IN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_SMBALRT_N/NCSI_CRS_DV" pad="GBE_SMBALRT_N/NCSI_CRS_DV" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_SDP0_0/GPIO_SUS17" pad="GBE_SDP0_0/GPIO_SUS17" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_SDP0_1/GPIO_SUS18/NCSI_ARB_IN" pad="GBE_SDP0_1/GPIO_SUS18/NCSI_ARB_IN" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_LED0/GPIO_SUS19" pad="GBE_LED0/GPIO_SUS19" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_LED1/GPIO_SUS20" pad="GBE_LED1/GPIO_SUS20" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_LED2/GPIO_SUS21" pad="GBE_LED2/GPIO_SUS21" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_LED3/GPIO_SUS22" pad="GBE_LED3/GPIO_SUS22" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="NCSI_RXD1/GPIO_SUS23" pad="NCSI_RXD1/GPIO_SUS23" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_MDIO0_I2C_CLK/GPIO_SUS24" pad="GBE_MDIO0_I2C_CLK/GPIO_SUS24" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_MDIO0_I2C_DATA/GPIO_SUS25" pad="GBE_MDIO0_I2C_DATA/GPIO_SUS25" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_MDIO1_I2C_CLK/GPIO_SUS26/NCSI_TXD1" pad="GBE_MDIO1_I2C_CLK/GPIO_SUS26/NCSI_TXD1" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GBE_MDIO1_I2C_DATA/GPIO_SUS27/NCSI_TXD0" pad="GBE_MDIO1_I2C_DATA/GPIO_SUS27/NCSI_TXD0" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="GPIO_SUS1/NCSI_RXD0" pad="GPIO_SUS1/NCSI_RXD0" />
                                <connect gate="G-GbE,-SMBus,-and-NC-SI-Signals" pin="STRAP_NCSI_EN/Y59_RSVD/NCSI_ARB_OUT" pad="STRAP_NCSI_EN/Y59_RSVD/NCSI_ARB_OUT" />
                                <connect gate="G-GbE-EEPROM-Signals" pin="GBE_EE_DI/GPIO_SUS13" pad="GBE_EE_DI/GPIO_SUS13" />
                                <connect gate="G-GbE-EEPROM-Signals" pin="GBE_EE_DO/GPIO_SUS14" pad="GBE_EE_DO/GPIO_SUS14" />
                                <connect gate="G-GbE-EEPROM-Signals" pin="GBE_EE_SK/GPIO_SUS15" pad="GBE_EE_SK/GPIO_SUS15" />
                                <connect gate="G-GbE-EEPROM-Signals" pin="GBE_EE_CS_N/GPIO_SUS16" pad="GBE_EE_CS_N/GPIO_SUS16" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_AD0" pad="LPC_AD0" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_AD1" pad="LPC_AD1" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_AD2" pad="LPC_AD2" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_AD3" pad="LPC_AD3" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_FRAMEB" pad="LPC_FRAMEB" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_CLKOUT0" pad="LPC_CLKOUT0" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_CLKOUT1" pad="LPC_CLKOUT1" />
                                <connect gate="G-LPC-Interface-Signals" pin="LPC_CLKRUNB" pad="LPC_CLKRUNB" />
                                <connect gate="G-LPC-Interface-Signals" pin="ILB_SERIRQ/GPIOS_29" pad="ILB_SERIRQ/GPIOS_29" />
                                <connect gate="G-RTC-Well-Signals" pin="RTEST_B" pad="RTEST_B" />
                                <connect gate="G-RTC-Well-Signals" pin="RSMRST_B" pad="RSMRST_B" />
                                <connect gate="G-RTC-Well-Signals" pin="COREPWROK" pad="COREPWROK" />
                                <connect gate="G-RTC-Well-Signals" pin="SRTCRST_B" pad="SRTCRST_B" />
                                <connect gate="G-RTC-Well-Signals" pin="BRTCX1_PAD" pad="BRTCX1_PAD" />
                                <connect gate="G-RTC-Well-Signals" pin="BRTCX2_PAD" pad="BRTCX2_PAD" />
                                <connect gate="G-RTC-Well-Signals" pin="BVCCRTC_EXTPAD" pad="BVCCRTC_EXTPAD" />
                                <connect gate="G-GPIO-SUS-Signals" pin="GPIO_SUS0" pad="GPIO_SUS0" />
                                <connect gate="G-GPIO-SUS-Signals" pin="GPIO_SUS2" pad="GPIO_SUS2" />
                                <connect gate="G-PMU-Signals" pin="CPU_RESET_B/GPIO_SUS3" pad="CPU_RESET_B/GPIO_SUS3" />
                                <connect gate="G-PMU-Signals" pin="SUSPWRDNACK/GPIO_SUS4" pad="SUSPWRDNACK/GPIO_SUS4" />
                                <connect gate="G-PMU-Signals" pin="PMU_SUSCLK/GPIO_SUS5" pad="PMU_SUSCLK/GPIO_SUS5" />
                                <connect gate="G-PMU-Signals" pin="PMU_SLP_DDRVTT_B/GPIO_SUS6" pad="PMU_SLP_DDRVTT_B/GPIO_SUS6" />
                                <connect gate="G-PMU-Signals" pin="PMU_SLP_S45_B" pad="PMU_SLP_S45_B" />
                                <connect gate="G-PMU-Signals" pin="PMU_SLP_S3_B" pad="PMU_SLP_S3_B" />
                                <connect gate="G-PMU-Signals" pin="PMU_SLP_LAN_B/GPIO_SUS7" pad="PMU_SLP_LAN_B/GPIO_SUS7" />
                                <connect gate="G-PMU-Signals" pin="PMU_WAKE_B/GPIO_SUS8" pad="PMU_WAKE_B/GPIO_SUS8" />
                                <connect gate="G-PMU-Signals" pin="PMU_PWRBTN_B/GPIO_SUS9" pad="PMU_PWRBTN_B/GPIO_SUS9" />
                                <connect gate="G-PMU-Signals" pin="PMU_RESETBUTTON_B/GPIOS_30" pad="PMU_RESETBUTTON_B/GPIOS_30" />
                                <connect gate="G-PMU-Signals" pin="PMU_PLTRST_B" pad="PMU_PLTRST_B" />
                                <connect gate="G-PMU-Signals" pin="SUS_STAT_B/GPIO_SUS10" pad="SUS_STAT_B/GPIO_SUS10" />
                                <connect gate="G-USB-2-Signals" pin="USB_DP[0]" pad="USB_DP[0]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DP[1]" pad="USB_DP[1]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DP[2]" pad="USB_DP[2]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DP[3]" pad="USB_DP[3]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DN[0]" pad="USB_DN[0]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DN[1]" pad="USB_DN[1]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DN[2]" pad="USB_DN[2]" />
                                <connect gate="G-USB-2-Signals" pin="USB_DN[3]" pad="USB_DN[3]" />
                                <connect gate="G-USB-2-Signals" pin="USB_REFCLKN" pad="USB_REFCLKN" />
                                <connect gate="G-USB-2-Signals" pin="USB_REFCLKP" pad="USB_REFCLKP" />
                                <connect gate="G-USB-2-Signals" pin="USB_OC0_B/GPIO_SUS11" pad="USB_OC0_B/GPIO_SUS11" />
                                <connect gate="G-USB-2-Signals" pin="USB_RCOMPO" pad="USB_RCOMPO" />
                                <connect gate="G-USB-2-Signals" pin="USB_RCOMPI" pad="USB_RCOMPI" />
                                <connect gate="G-USB-2-Signals" pin="USB_OBSP" pad="USB_OBSP" />
                                <connect gate="G-USB-2-Signals" pin="[0]" pad="[0]" />
                                <connect gate="G-USB-2-Signals" pin="[1]" pad="[1]" />
                                <connect gate="G-SPI-Signals" pin="SPI_CS0_B" pad="SPI_CS0_B" />
                                <connect gate="G-SPI-Signals" pin="SPI_CS1_B/GPIO_SUS12" pad="SPI_CS1_B/GPIO_SUS12" />
                                <connect gate="G-SPI-Signals" pin="SPI_MISO" pad="SPI_MISO" />
                                <connect gate="G-SPI-Signals" pin="SPI_MOSI" pad="SPI_MOSI" />
                                <connect gate="G-SPI-Signals" pin="SPI_CLK" pad="SPI_CLK" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT_CLK0" pad="DFX_PORT_CLK0" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT_CLK1" pad="DFX_PORT_CLK1" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[0]" pad="DFX_PORT[0]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[1]" pad="DFX_PORT[1]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[2]" pad="DFX_PORT[2]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[3]" pad="DFX_PORT[3]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[4]" pad="DFX_PORT[4]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[5]" pad="DFX_PORT[5]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[6]" pad="DFX_PORT[6]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[7]" pad="DFX_PORT[7]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[8]" pad="DFX_PORT[8]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[9]" pad="DFX_PORT[9]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[10]" pad="DFX_PORT[10]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[11]" pad="DFX_PORT[11]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[12]" pad="DFX_PORT[12]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[13]" pad="DFX_PORT[13]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[14]" pad="DFX_PORT[14]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="DFX_PORT[15]" pad="DFX_PORT[15]" />
                                <connect gate="G-GPIO-DFX-Signals" pin="CTBTRIGINOUT" pad="CTBTRIGINOUT" />
                                <connect gate="G-GPIO-DFX-Signals" pin="CTBTRIGOUT" pad="CTBTRIGOUT" />
                                <connect gate="G-GPIO-DFX-Signals" pin="RCOMP_CORE_LVT" pad="RCOMP_CORE_LVT" />
                                <connect gate="G-Clock-Receiver-Signals" pin="HPLL_REFP" pad="HPLL_REFP" />
                                <connect gate="G-Clock-Receiver-Signals" pin="HPLL_REFN" pad="HPLL_REFN" />
                                <connect gate="G-Clock-Receiver-Signals" pin="CLK14_IN" pad="CLK14_IN" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="TCK" pad="TCK" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="TRST_B" pad="TRST_B" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="TMS" pad="TMS" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="TDI" pad="TDI" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="TDO" pad="TDO" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="CX_PRDY_B" pad="CX_PRDY_B" />
                                <connect gate="G-Tap-Port/ITP-Signals" pin="CX_PREQ_B" pad="CX_PREQ_B" />

                            </connects>
                            <technologies>
                                <technology name=""/>
                            </technologies>
                        </device>
                    </devices>
                </deviceset>
            </devicesets>
        </library>
    </drawing>
</eagle>
