package coralnpu.soc

import chisel3._
import bus._
import coralnpu.Parameters
import coralnpu.MemorySize
import coralnpu.CoreTlul
import common.MuBi4

/** This is the IO bundle for the unified Chisel subsystem.
  */
class CoralNPUChiselSubsystemIO(
  val hostParams: Seq[bus.TLULParameters],
  val deviceParams: Seq[bus.TLULParameters],
  val enableTestHarness: Boolean,
  val itcmSize: MemorySize,
  val dtcmSize: MemorySize
) extends Bundle {
  val cfg = SoCChiselConfig(itcmSize, dtcmSize).crossbar

  // --- Clocks and Resets ---
  val clk_i  = Input(Clock())
  val rst_ni = Input(AsyncReset())

  // --- Dynamic Asynchronous Clock/Reset Ports ---
  val asyncHostDomains =
    cfg.hosts(enableTestHarness).map(_.clockDomain).distinct.filter(_ != "main")
  val async_ports_hosts = new DataRecord(asyncHostDomains.map(d => d -> new ClockResetBundle))

  val asyncDeviceDomains  = cfg.devices.map(_.clockDomain).distinct.filter(_ != "main")
  val async_ports_devices = new DataRecord(asyncDeviceDomains.map(d => d -> new ClockResetBundle))

  // --- Identify Internal vs. External Connections ---
  val internalHosts =
    SoCChiselConfig(itcmSize, dtcmSize).modules.flatMap(_.hostConnections.values).toSet
  val internalDevices =
    SoCChiselConfig(itcmSize, dtcmSize).modules.flatMap(_.deviceConnections.values).toSet

  // These devices are handled specially within the subsystem (e.g., converted to AXI)
  // and should not have external TileLink ports created for them.
  val speciallyHandledDevices = Set.empty[String]
  // Note: SpeciallyHandledHosts modified to matches the XBAR port names to accomodate multiple hosts in one IP
  val speciallyHandledHosts = Set("uart_host")   // uart_host 用 Axi2TLUL 手动接入（T022），不生成 external TL 端口

  val externalHostPorts = cfg
    .hosts(enableTestHarness)
    .filterNot(h => internalHosts.contains(h.name) || speciallyHandledHosts.contains(h.name))
  val externalDevicePorts = cfg.devices.filterNot(d =>
    internalDevices.contains(d.name) || speciallyHandledDevices.contains(d.name)
  )

  // --- Create External TileLink Ports ---
  val external_hosts = Flipped(new TLBundleMap(externalHostPorts.map { h =>
    h.name -> hostParams(cfg.hosts(enableTestHarness).indexWhere(_.name == h.name))
  }))

  val external_devices = new TLBundleMap(externalDevicePorts.map { d =>
    d.name -> deviceParams(cfg.devices.indexWhere(_.name == d.name))
  })

  // --- Manually define peripheral ports for now ---
  val allExternalPortsConfig = SoCChiselConfig(itcmSize, dtcmSize).modules.flatMap(_.externalPorts)
  val external_ports         = new DataRecord(allExternalPortsConfig.map { p =>
    val port = p.portType match {
      case coralnpu.soc.Clk          => Clock()
      case coralnpu.soc.Bool         => Bool()
      case coralnpu.soc.Logic(width) => UInt(width.W)
      case coralnpu.soc.Custom(gen)  => gen()
    }
    p.name -> (if (p.direction == coralnpu.soc.In) Input(port) else Output(port))
  })

  val p = new Parameters
  // UART host 加载通路（host_cmd_fsm → Axi2TLUL → Xbar，T022）
  // AXI 128 位数据 / 6 位 ID，与 host_cmd_fsm（AXI_ID=0 单拍）匹配
  val uart_host_axi = Flipped(new AxiMasterIO(32, 128, 6))
}

import chisel3.experimental.BaseModule
import chisel3.reflect.DataMirror
import scala.collection.mutable

/** A generator for the entire Chisel-based subsystem of the CoralNPU SoC.
  */
class CoralNPUChiselSubsystem(
  val hostParams: Seq[bus.TLULParameters],
  val deviceParams: Seq[bus.TLULParameters],
  val enableTestHarness: Boolean,
  val itcmSize: MemorySize,
  val dtcmSize: MemorySize
) extends RawModule {
  val testHarnessSuffix    = if (enableTestHarness) "TestHarness" else ""
  override val desiredName = {
    if (
      itcmSize.kBytes == Parameters.itcmSizeKBytesDefault && dtcmSize.kBytes == Parameters.dtcmSizeKBytesDefault
    ) {
      "CoralNPUChiselSubsystem" + testHarnessSuffix
    } else if (
      itcmSize.kBytes == Parameters.itcmSizeKBytesHighmem && dtcmSize.kBytes == Parameters.dtcmSizeKBytesHighmem
    ) {
      "CoralNPUChiselSubsystemHighmem" + testHarnessSuffix
    } else {
      s"CoralNPUChiselSubsystem_ITCM${itcmSize.kBytes}KB_DTCM${dtcmSize.kBytes}KB" + testHarnessSuffix
    }
  }
  val io = IO(
    new CoralNPUChiselSubsystemIO(hostParams, deviceParams, enableTestHarness, itcmSize, dtcmSize)
  )
  val cfg = SoCChiselConfig(itcmSize, dtcmSize).crossbar

  /** A helper function to recursively traverse a Chisel Bundle and populate a map with the full
    * hierarchical path to every port and sub-port.
    */
  def populatePorts(prefix: String, data: Data, map: mutable.Map[String, Data]): Unit = {
    map(prefix) = data
    data match {
      case b: Record =>
        b.elements.foreach { case (name, child) =>
          populatePorts(s"$prefix.$name", child, map)
        }
      case v: Vec[_] =>
        v.zipWithIndex.foreach { case (child, i) =>
          populatePorts(s"$prefix($i)", child, map)
        }
      case _ => // Leaf element
    }
  }

  withClockAndReset(io.clk_i, (!io.rst_ni.asBool).asAsyncReset) {
    // --- 2. Define combined reset (active-low for modules expecting rst_ni) ---
    val combined_rst_n = withClockAndReset(io.clk_i, (!io.rst_ni.asBool).asAsyncReset) {
      val r1 = RegInit(false.B)
      val r2 = RegInit(false.B)
      r1 := true.B
      r2 := r1
      r2
    }

    // --- 3. Instantiate xbar (with combined reset) ---
    val xbar = withClockAndReset(io.clk_i, (!combined_rst_n).asAsyncReset) {
      Module(new CoralNPUXbar(hostParams, deviceParams, enableTestHarness, itcmSize, dtcmSize))
    }

    // --- 4. Dynamic Module Instantiation helper (with combined reset) ---
    def instantiateModule(config: ChiselModuleConfig): BaseModule = {
      withClockAndReset(io.clk_i, (!combined_rst_n).asAsyncReset) {
        config.params match {
          case p: CoreTlulParameters =>
            val core_p = new Parameters
            core_p.m = p.memoryRegions
            core_p.lsuDataBits = p.lsuDataBits
            core_p.enableRvv = p.enableRvv
            core_p.enableFetchL0 = p.enableFetchL0
            core_p.fetchDataBits = p.fetchDataBits
            core_p.enableFloat = p.enableFloat
            core_p.enableZfbfmin = p.enableZfbfmin
            core_p.enableVectorBf16 = p.enableVectorBf16
            core_p.itcmSizeKBytes = itcmSize.kBytes
            core_p.dtcmSizeKBytes = dtcmSize.kBytes
            Module(new CoreTlul(core_p, config.name))

          case p: Spi2TlulParameters => null

          case p: SpiMasterParameters =>
            val spi_p = new Parameters
            spi_p.lsuDataBits = p.lsuDataBits
            spi_p.axi2IdBits = 10
            Module(new SpiMaster(spi_p.toTLUL()))

          case p: GPIOModuleParameters =>
            val gpio_p = new Parameters
            gpio_p.lsuDataBits = 32
            gpio_p.axi2IdBits = 10
            val gp = bus.GPIOParameters(width = p.width)
            Module(new bus.GPIO(gpio_p.toTLUL(), gp))

          case p: DmaParameters =>
            val host_p = new Parameters
            host_p.lsuDataBits = p.hostDataBits
            val device_p = new Parameters
            device_p.lsuDataBits = p.deviceDataBits
            device_p.axi2IdBits = 10
            Module(new bus.DmaEngine(host_p.toTLUL(), device_p.toTLUL()))

          case ClintParameters =>
            val clint_p = new Parameters
            clint_p.lsuDataBits = 32
            clint_p.axi2IdBits = 10
            Module(new bus.Clint(clint_p.toTLUL()))

          case p: PlicParameters =>
            val plic_p = new Parameters
            plic_p.lsuDataBits = 32
            plic_p.axi2IdBits = 10
            Module(new bus.Plic(plic_p.toTLUL(), p.numInterrupts, p.priorityWidth))

          case p: TlulSramParameters =>
            val sram_p = new Parameters
            sram_p.lsuDataBits = 128
            sram_p.axi2IdBits = 8
            Module(new TlulSram(sram_p, p.sramSizeBytes, p.globalBaseAddr))

          case p: IspParameters => null // Handled externally
        }
      }
    }

    // --- 5. Instantiate other modules ---
    val otherModules = SoCChiselConfig(itcmSize, dtcmSize).modules
      .flatMap { config =>
        val m = instantiateModule(config)
        if (m != null) {
          m.suggestName(config.name)
          Some(config.name -> m)
        } else {
          None
        }
      }
      .toMap

    val instantiatedModules = otherModules

    // --- Dynamic Wiring ---
    // Note: SpeciallyHandledHosts modified to matches the XBAR port names to accomodate multiple hosts in one IP
    val speciallyHandledHosts = Set("uart_host")

    // Create a map of all ports on all instantiated modules for easy lookup.
    val modulePorts = mutable.Map[String, Data]()
    instantiatedModules.foreach { case (moduleName, module) =>
      DataMirror.modulePorts(module).foreach { case (portName, port) =>
        populatePorts(s"$moduleName.$portName", port, modulePorts)
      }
    }

    // --- Clock & Reset Connections ---
    instantiatedModules.foreach { case (name, module) =>
      modulePorts.get(s"$name.io.clk").foreach(_ := io.clk_i)
      modulePorts.get(s"$name.io.clk_i").foreach(_ := io.clk_i)
      modulePorts.get(s"$name.io.clock").foreach(_ := io.clk_i)

      val m_rst_ni = combined_rst_n.asAsyncReset
      val m_reset  = (!combined_rst_n).asAsyncReset

      modulePorts.get(s"$name.io.rst_ni").foreach(_ := m_rst_ni)
      modulePorts.get(s"$name.io.reset").foreach(_ := m_reset)
    }

    // Connect all modules based on the configuration.
    SoCChiselConfig(itcmSize, dtcmSize).modules
      .filter(c => instantiatedModules.contains(c.name))
      .foreach { config =>
        config.hostConnections.foreach { case (modulePort, xbarPort) =>
          if (!speciallyHandledHosts.contains(xbarPort)) {
            modulePorts(s"${config.name}.$modulePort") <> xbar.io.hosts(xbarPort)
          }
        }
        config.deviceConnections.foreach { case (modulePort, xbarPort) =>
          xbar.io.devices(xbarPort) <> modulePorts(s"${config.name}.$modulePort")
        }
        config.externalPorts.foreach { extPort =>
          val moduleIo = modulePorts(s"${config.name}.${extPort.modulePort}")
          val topIo    = io.external_ports(extPort.name)
          if (extPort.direction == In) {
            if (topIo.getClass == moduleIo.getClass) moduleIo := topIo
            else moduleIo := topIo.asTypeOf(chiselTypeOf(moduleIo))
          } else {
            if (topIo.getClass == moduleIo.getClass) topIo := moduleIo
            else topIo                                     := moduleIo.asTypeOf(chiselTypeOf(topIo))
          }
        }
      }

    // Connect external-facing TileLink ports
    io.externalHostPorts.map(_.name).foreach { name =>
      xbar.io.hosts(name) <> io.external_hosts(name)
    }
    io.externalDevicePorts.map(_.name).foreach { name =>
      io.external_devices(name) <> xbar.io.devices(name)
    }

    // Connect async clocks
    io.asyncHostDomains.foreach { domainName =>
      val xbarPort = xbar.io.async_ports_hosts(domainName).asInstanceOf[ClockResetBundle]
      val ioPort   = io.async_ports_hosts(domainName).asInstanceOf[ClockResetBundle]
      xbarPort.clock := ioPort.clock
      xbarPort.reset := ioPort.reset
    }

    io.asyncDeviceDomains.foreach { domainName =>
      val xbarPort = xbar.io.async_ports_devices(domainName).asInstanceOf[ClockResetBundle]
      val ioPort   = io.async_ports_devices(domainName).asInstanceOf[ClockResetBundle]
      xbarPort.clock := ioPort.clock
      xbarPort.reset := ioPort.reset
    }

    // --- Wire CLINT mtip/msip to core timer_irq/software_irq ---
    // Override the external port connections: connect clint's mtip directly to core's timer_irq
    val clintMtip    = modulePorts("clint.io.mtip")
    val coreTimerIrq = modulePorts("rvv_core.io.timer_irq")
    coreTimerIrq := clintMtip

    val clintMsip       = modulePorts("clint.io.msip")
    val coreSoftwareIrq = modulePorts("rvv_core.io.software_irq")
    coreSoftwareIrq := clintMsip

    // --- Wire PLIC irq to core irq ---
    val plicIrq = modulePorts("plic.io.irq")
    val coreIrq = modulePorts("rvv_core.io.irq")
    coreIrq := plicIrq

    // --- UART Host (AXI -> TLUL, T022) ---
    // host_cmd_fsm（AXI master）→ Axi2TLUL → Xbar uart_host 端口 → 核 tl_device/SRAM/外设
    // 与 chip_nexus 的 ISP Axi2TLUL 接入模式一致（复用上游 Axi2TLUL + OpenTitanTileLink user 信号）
    val uartHostName  = "uart_host"
    val uartAxiParams = new Parameters
    uartAxiParams.lsuDataBits = 128

    val uartBridge = Module(
      new Axi2TLUL(
        uartAxiParams.toTLUL(),
        () => new OpenTitanTileLink_A_User,
        () => new OpenTitanTileLink_D_User
      )
    )
    uartBridge.io.axi <> io.uart_host_axi
    xbar.io.hosts(uartHostName).a.valid                := uartBridge.io.tl_a.valid
    uartBridge.io.tl_a.ready                           := xbar.io.hosts(uartHostName).a.ready
    xbar.io.hosts(uartHostName).a.bits                 := uartBridge.io.tl_a.bits
    xbar.io.hosts(uartHostName).a.bits.user.instr_type := MuBi4.False.asUInt
    uartBridge.io.tl_d <> xbar.io.hosts(uartHostName).d
  }
}

import _root_.circt.stage.ChiselStage
import java.nio.charset.StandardCharsets
import java.nio.file.{Files, Paths, StandardOpenOption}
import coralnpu.Parameters

object CoralNPUChiselSubsystemEmitter extends App {
  val enableTestHarness = args.contains("--enableTestHarness")

  // --- Parse command-line arguments for TCM sizes ---
  var itcmSizeKBytes = Parameters.itcmSizeKBytesDefault // Default ITCM size in KBytes
  var dtcmSizeKBytes = Parameters.dtcmSizeKBytesDefault // Default DTCM size in KBytes
  args.sliding(2, 1).foreach {
    case Array("--itcmSizeKBytes", size) => itcmSizeKBytes = size.toInt
    case Array("--dtcmSizeKBytes", size) => dtcmSizeKBytes = size.toInt
    case _                               =>
  }

  val itcmSize = MemorySize.fromKBytes(itcmSizeKBytes)
  val dtcmSize = MemorySize.fromKBytes(dtcmSizeKBytes)

  val chiselArgs = args.filterNot(a =>
    a.startsWith("--enableTestHarness") ||
      a.startsWith("--itcmSizeKBytes") || a.toIntOption.isDefined && args(
        args.indexOf(a) - 1
      ) == "--itcmSizeKBytes" ||
      a.startsWith("--dtcmSizeKBytes") || a.toIntOption.isDefined && args(
        args.indexOf(a) - 1
      ) == "--dtcmSizeKBytes" ||
      a.startsWith("--target-dir=")
  )

  val hostParams =
    SoCChiselConfig(itcmSize, dtcmSize).crossbar.hosts(enableTestHarness).map { host =>
      new bus.TLULParameters(dataBits = host.width, addrBits = 32, idBits = 6)
    }
  val deviceParams = SoCChiselConfig(itcmSize, dtcmSize).crossbar.devices.map { device =>
    new bus.TLULParameters(dataBits = device.width, addrBits = 32, idBits = 10)
  }

  // Manually parse arguments to find the target directory.
  var targetDir: Option[String] = None
  args.foreach {
    case s if s.startsWith("--target-dir=") => targetDir = Some(s.stripPrefix("--target-dir="))
    case "--enableTestHarness"              => // Already handled by filterNot
    case _                                  => // Ignore other arguments
  }

  // The subsystem module must be created in the ChiselStage context.
  lazy val subsystem =
    new CoralNPUChiselSubsystem(hostParams, deviceParams, enableTestHarness, itcmSize, dtcmSize)

  val firtoolOpts = Array(
    // Disable `automatic logic =`, Suppress location comments
    "--lowering-options=disallowLocalVariables,locationInfoStyle=none",
    "-enable-layers=Verification"
  )
  val systemVerilogSource =
    ChiselStage.emitSystemVerilog(subsystem, chiselArgs.toArray, firtoolOpts)

  // CIRCT adds extra data to the end of the file. Remove it.
  val resourcesSeparator =
    "// ----- 8< ----- FILE \"firrtl_black_box_resource_files.f\" ----- 8< -----"
  val strippedVerilogSource = systemVerilogSource.split(resourcesSeparator)(0)

  // Write the stripped Verilog to the target directory.
  targetDir.foreach { dir =>
    Files.write(
      Paths.get(dir, subsystem.name + ".sv"),
      strippedVerilogSource.getBytes(StandardCharsets.UTF_8),
      StandardOpenOption.CREATE,
      StandardOpenOption.TRUNCATE_EXISTING
    )
  }
}
