#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 10 15:06:35 2019
# Process ID: 12472
# Current directory: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/TP_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13792 C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\TP_05\TP_05.xpr
# Log file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/TP_05/vivado.log
# Journal file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/TP_05\vivado.jou
#-----------------------------------------------------------
start_guiexit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 10 15:07:03 2019...
_05.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xlconstant_0_0

INFO: [Project 1-230] Project 'TP_05.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 821.172 ; gain = 186.297
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 10 15:07:20 2019...
