Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  4 01:03:16 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.258        0.000                      0                58539        0.049        0.000                      0                58539        0.264        0.000                       0                 20724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.588        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.583        0.000                      0                 8723        0.055        0.000                      0                 8723        3.000        0.000                       0                  3189  
    clk_core                 0.258        0.000                      0                33100        0.051        0.000                      0                33100        8.750        0.000                       0                 17316  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     96.875        0.000                      0                   31        0.209        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                   97.982        0.000                      0                   81        0.141        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             4.330        0.000                      0                  155        0.823        0.000                      0                  155  
clkout1       clk_core            4.823        0.000                      0                   91        0.049        0.000                      0                   91  
tck_dtmcs     clk_core           12.809        0.000                      0                    2        2.385        0.000                      0                    2  
clk_core      tck_dtmcs           8.495        0.000                      0                   32        2.373        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 0.437        0.000                      0                16234        0.356        0.000                      0                16234  
**async_default**  clkout1            clkout1                  1.582        0.000                      0                  326        0.925        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.228%)  route 0.770ns (59.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.770     6.599    ddr2/ldc/subfragments_reset0
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y144         FDRE (Setup_fdre_C_D)       -0.067    15.187    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     6.377    ddr2/ldc/subfragments_reset3
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y144         FDRE (Setup_fdre_C_D)       -0.058    15.218    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.605     6.372    ddr2/ldc/subfragments_reset2
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y144         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.478     5.789 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.172    ddr2/ldc/subfragments_reset5
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)       -0.216    15.060    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     6.349    ddr2/ldc/subfragments_reset6
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)       -0.028    15.248    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.288    ddr2/ldc/subfragments_reset1
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X3Y144         FDRE (Setup_fdre_C_D)       -0.081    15.195    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     6.099    ddr2/ldc/subfragments_reset4
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)       -0.016    15.238    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.770    ddr2/ldc/subfragments_reset4
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.060     1.590    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.829    ddr2/ldc/subfragments_reset1
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.066     1.583    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.785    ddr2/ldc/subfragments_reset5
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)        -0.001     1.516    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.859    ddr2/ldc/subfragments_reset3
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.072     1.589    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.852    ddr2/ldc/subfragments_reset6
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.063     1.580    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.201     1.859    ddr2/ldc/subfragments_reset2
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.847%)  route 0.368ns (69.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.368     2.049    ddr2/ldc/subfragments_reset0
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.070     1.600    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.449    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y144    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y144    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y144    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y144    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X3Y144    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y144    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y144    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y144    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_3/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_4/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_5/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_6/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y144    ddr2/ldc/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_6/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y144    ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.708     9.340    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.456     9.796 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     9.985    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.590    10.810    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.530    11.340    
                         clock uncertainty           -0.053    11.287    
    SLICE_X83Y75         FDPE (Setup_fdpe_C_D)       -0.047    11.240    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518     9.860 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.785    ddr2/ldc/reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.909 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.099    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518     9.860 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.785    ddr2/ldc/reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.909 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.099    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518     9.860 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.785    ddr2/ldc/reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.909 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.099    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518     9.860 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.785    ddr2/ldc/reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.909 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.099    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.187%)  route 0.678ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.708     9.340    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.678    10.437    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    13.552    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.187%)  route 0.678ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.708     9.340    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.678    10.437    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    13.552    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.187%)  route 0.678ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.708     9.340    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.678    10.437    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    13.552    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.187%)  route 0.678ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.708     9.340    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.678    10.437    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    13.552    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    10.891    ddr2/ldc/reset_counter[1]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.295    11.186 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.186    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.081    14.370    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.591     2.878    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.141     3.019 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.075    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.860     3.726    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.847     2.878    
    SLICE_X83Y75         FDPE (Hold_fdpe_C_D)         0.075     2.953    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.160    ddr2/ldc/reset_counter[0]
    SLICE_X89Y75         LUT6 (Prop_lut6_I1_O)        0.045     3.205 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.205    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.834     2.892    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     2.983    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.241    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.043     3.284 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.284    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.010    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.241    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.043     3.284 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.284    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.010    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.241    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I1_O)        0.045     3.286 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.286    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.121     3.000    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.241    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.045     3.286 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.286    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.120     2.999    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.047%)  route 0.237ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.591     2.878    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.237     3.244    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.045     2.869    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.047%)  route 0.237ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.591     2.878    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.237     3.244    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.045     2.869    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.047%)  route 0.237ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.591     2.878    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.237     3.244    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.045     2.869    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.047%)  route 0.237ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.591     2.878    ddr2/ldc/iodelay_clk
    SLICE_X83Y75         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.237     3.244    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.045     2.869    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y75     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y75     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y75     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y75     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y75     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y75     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.994ns (23.200%)  route 6.601ns (76.800%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 18.817 - 10.000 ) 
    Source Clock Delay      (SCD):    9.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.700     9.331    ddr2/ldc/FD_7_0
    SLICE_X75Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.419     9.750 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.875    10.625    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
    SLICE_X73Y111        LUT5 (Prop_lut5_I2_O)        0.299    10.924 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_valid_i_2/O
                         net (fo=9, routed)           1.009    11.933    ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_valid
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.057 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_15/O
                         net (fo=1, routed)           0.403    12.461    ddr2/ldc/storage_3_reg_0_15_0_5_i_15_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I1_O)        0.124    12.585 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.461    13.046    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X62Y113        LUT5 (Prop_lut5_I0_O)        0.116    13.162 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.494    13.656    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.321    13.977 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.470    14.447    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.348    14.795 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.739    15.534    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.658 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.083    16.741    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y104        LUT5 (Prop_lut5_I4_O)        0.119    16.860 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.066    17.926    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y102        RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    18.817    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y102        RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism              0.490    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X84Y102        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    18.509    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_aw_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 2.393ns (27.909%)  route 6.181ns (72.091%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.862ns = ( 18.862 - 10.000 ) 
    Source Clock Delay      (SCD):    9.243ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.612     9.243    ddr2/ldc/FD_7_0
    SLICE_X57Y104        FDRE                                         r  ddr2/ldc/write_aw_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.419     9.662 r  ddr2/ldc/write_aw_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.761    10.423    ddr2/ldc/write_aw_buffer_source_payload_addr[5]
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.297    10.720 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_29/O
                         net (fo=1, routed)           0.000    10.720    ddr2/ldc/storage_2_reg_0_15_0_5_i_29_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.253 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.253    ddr2/ldc/storage_2_reg_0_15_0_5_i_14_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.568 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=4, routed)           1.064    12.631    ddr2/ldc/write_aw_payload_addr[11]
    SLICE_X63Y106        LUT6 (Prop_lut6_I1_O)        0.307    12.938 f  ddr2/ldc/storage_7_reg_0_15_0_5_i_11/O
                         net (fo=2, routed)           0.780    13.718    ddr2/ldc/storage_7_reg_0_15_0_5_i_11_n_0
    SLICE_X65Y112        LUT5 (Prop_lut5_I1_O)        0.124    13.842 f  ddr2/ldc/storage_9_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.463    14.305    ddr2/ldc/storage_9_reg_0_15_0_5_i_8_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.429 r  ddr2/ldc/write_beat_count[7]_i_7/O
                         net (fo=4, routed)           1.159    15.589    ddr2/ldc/write_beat_count[7]_i_7_n_0
    SLICE_X69Y109        LUT4 (Prop_lut4_I0_O)        0.124    15.713 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=7, routed)           1.224    16.937    ddr2/ldc/storage_10_reg_0_i_77_n_0
    SLICE_X79Y104        LUT2 (Prop_lut2_I0_O)        0.150    17.087 r  ddr2/ldc/storage_10_reg_0_i_2/O
                         net (fo=2, routed)           0.731    17.817    ddr2/ldc/mem\\.w_ready
    RAMB36_X3Y19         RAMB36E1                                     r  ddr2/ldc/storage_10_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.643    18.862    ddr2/ldc/FD_7_0
    RAMB36_X3Y19         RAMB36E1                                     r  ddr2/ldc/storage_10_reg_0/CLKBWRCLK
                         clock pessimism              0.412    19.274    
                         clock uncertainty           -0.057    19.217    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    18.572    ddr2/ldc/storage_10_reg_0
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 2.485ns (29.173%)  route 6.033ns (70.827%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 18.804 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.698     9.329    ddr2/ldc/FD_7_0
    SLICE_X76Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.518     9.847 r  ddr2/ldc/sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.124    10.971    ddr2/ldc/sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X75Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.095 r  ddr2/ldc/subfragments_bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000    11.095    ddr2/ldc/subfragments_bankmachine3_state[1]_i_8_n_0
    SLICE_X75Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.645 r  ddr2/ldc/subfragments_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.645    ddr2/ldc/subfragments_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X75Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.916 r  ddr2/ldc/subfragments_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=6, routed)           0.502    12.418    ddr2/ldc/sdram_bankmachine3_row_hit
    SLICE_X76Y116        LUT6 (Prop_lut6_I3_O)        0.373    12.791 r  ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_4/O
                         net (fo=7, routed)           0.806    13.596    ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_4_n_0
    SLICE_X76Y118        LUT5 (Prop_lut5_I1_O)        0.124    13.720 f  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.823    14.544    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.668 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=6, routed)           0.458    15.126    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X76Y117        LUT5 (Prop_lut5_I2_O)        0.124    15.250 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          0.997    16.247    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124    16.371 f  ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_2/O
                         net (fo=3, routed)           0.792    17.162    ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_2_n_0
    SLICE_X82Y121        LUT2 (Prop_lut2_I1_O)        0.153    17.315 r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.532    17.847    ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0
    SLICE_X83Y121        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.585    18.804    ddr2/ldc/FD_7_0
    SLICE_X83Y121        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/C
                         clock pessimism              0.490    19.294    
                         clock uncertainty           -0.057    19.237    
    SLICE_X83Y121        FDRE (Setup_fdre_C_R)       -0.632    18.605    ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -17.847    
  -------------------------------------------------------------------
                         slack                                  0.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.202%)  route 0.234ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     2.883    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDCE (Prop_fdce_C_Q)         0.164     3.047 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/Q
                         net (fo=2, routed)           0.234     3.281    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[71]
    SLICE_X73Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     3.730    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/C
                         clock pessimism             -0.578     3.151    
    SLICE_X73Y102        FDCE (Hold_fdce_C_D)         0.075     3.226    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.228%)  route 0.259ns (64.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.600     2.887    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.141     3.028 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/Q
                         net (fo=2, routed)           0.259     3.288    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[70]
    SLICE_X81Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.736    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]/C
                         clock pessimism             -0.578     3.157    
    SLICE_X81Y104        FDCE (Hold_fdce_C_D)         0.075     3.232    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.020%)  route 0.246ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.601     2.888    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDCE (Prop_fdce_C_Q)         0.164     3.052 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/Q
                         net (fo=2, routed)           0.246     3.298    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[17]
    SLICE_X76Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     3.733    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism             -0.578     3.154    
    SLICE_X76Y102        FDCE (Hold_fdce_C_D)         0.085     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.655%)  route 0.239ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.164     3.050 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/Q
                         net (fo=2, routed)           0.239     3.290    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[29]
    SLICE_X79Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     3.734    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/C
                         clock pessimism             -0.578     3.155    
    SLICE_X79Y103        FDCE (Hold_fdce_C_D)         0.066     3.221    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.560     2.847    ddr2/ldc/FD_7_0
    SLICE_X61Y111        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128     2.975 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.185    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X60Y111        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.836     2.860    
    SLICE_X60Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.115    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y48    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y40    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y40    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y48    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.391ns (22.937%)  route 14.753ns (77.063%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.218ns = ( 32.218 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.911    32.130    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X52Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.664    32.218    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.639    32.857    
                         clock uncertainty           -0.062    32.795    
    SLICE_X52Y39         FDCE (Setup_fdce_C_CE)      -0.407    32.388    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         32.388    
                         arrival time                         -32.130    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.391ns (22.937%)  route 14.753ns (77.063%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.218ns = ( 32.218 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.911    32.130    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X52Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.664    32.218    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.639    32.857    
                         clock uncertainty           -0.062    32.795    
    SLICE_X52Y39         FDCE (Setup_fdce_C_CE)      -0.407    32.388    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.388    
                         arrival time                         -32.130    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.391ns (22.937%)  route 14.753ns (77.063%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.219ns = ( 32.219 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.911    32.130    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.665    32.219    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.639    32.858    
                         clock uncertainty           -0.062    32.796    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.407    32.389    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         32.389    
                         arrival time                         -32.130    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.391ns (22.937%)  route 14.753ns (77.063%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.219ns = ( 32.219 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.911    32.130    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.665    32.219    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.639    32.858    
                         clock uncertainty           -0.062    32.796    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.407    32.389    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.389    
                         arrival time                         -32.130    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 4.391ns (22.877%)  route 14.803ns (77.123%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.225ns = ( 32.225 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.961    32.180    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.671    32.225    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.711    32.936    
                         clock uncertainty           -0.062    32.874    
    SLICE_X49Y37         FDCE (Setup_fdce_C_CE)      -0.407    32.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         32.467    
                         arrival time                         -32.180    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 4.391ns (22.877%)  route 14.803ns (77.123%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.225ns = ( 32.225 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.961    32.180    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.671    32.225    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[36]/C
                         clock pessimism              0.711    32.936    
                         clock uncertainty           -0.062    32.874    
    SLICE_X49Y37         FDCE (Setup_fdce_C_CE)      -0.407    32.467    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         32.467    
                         arrival time                         -32.180    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.391ns (22.921%)  route 14.766ns (77.079%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.229ns = ( 32.229 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.925    32.143    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.675    32.229    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.711    32.940    
                         clock uncertainty           -0.062    32.878    
    SLICE_X47Y45         FDCE (Setup_fdce_C_CE)      -0.407    32.471    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -32.143    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.391ns (22.921%)  route 14.766ns (77.079%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.229ns = ( 32.229 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.925    32.143    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.675    32.229    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/C
                         clock pessimism              0.711    32.940    
                         clock uncertainty           -0.062    32.878    
    SLICE_X47Y45         FDCE (Setup_fdce_C_CE)      -0.407    32.471    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -32.143    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.391ns (22.921%)  route 14.766ns (77.079%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.229ns = ( 32.229 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.925    32.143    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.675    32.229    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism              0.711    32.940    
                         clock uncertainty           -0.062    32.878    
    SLICE_X47Y45         FDCE (Setup_fdce_C_CE)      -0.407    32.471    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -32.143    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 4.391ns (22.919%)  route 14.768ns (77.081%))
  Logic Levels:           19  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.227ns = ( 32.227 - 20.000 ) 
    Source Clock Delay      (SCD):    12.986ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.809    12.986    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.456    13.442 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=23, routed)          1.219    14.662    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.152    14.814 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7__12/O
                         net (fo=2, routed)           1.098    15.912    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.332    16.244 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.483    16.727    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.467    17.318    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124    17.442 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.753    18.195    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.319 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    18.319    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.851 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.615    19.466    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    19.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.175    19.765    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.889 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.833    20.722    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X33Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.846 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0/O
                         net (fo=6, routed)           1.019    21.865    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_11__0_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    22.015 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           1.060    23.075    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.354    23.429 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3/O
                         net (fo=3, routed)           0.837    24.266    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_2__3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.374    24.640 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70/O
                         net (fo=3, routed)           0.629    25.269    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_5__70_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.328    25.597 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259/O
                         net (fo=9, routed)           0.707    26.304    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_2__259_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.623    27.051    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.175 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.735    27.909    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.120    28.029 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.937    28.967    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.327    29.294 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.583    29.876    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    30.000 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.068    31.069    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.150    31.219 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         0.927    32.145    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X45Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.673    32.227    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X45Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.729    32.956    
                         clock uncertainty           -0.062    32.894    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407    32.487    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         32.487    
                         arrival time                         -32.145    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.293%)  route 0.248ns (63.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.621     4.055    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.141     4.196 r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e3_ff/genblock.dff/dffs/dout_reg[60]/Q
                         net (fo=1, routed)           0.248     4.444    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[60]_1
    SLICE_X47Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.896     5.230    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[60]/C
                         clock pessimism             -0.908     4.321    
    SLICE_X47Y31         FDCE (Hold_fdce_C_D)         0.072     4.393    swervolf/swerv_eh1/swerv/exu/i0_upper_flush_e4_ff/genblock.dff/dffs/dout_reg[60]
  -------------------------------------------------------------------
                         required time                         -4.393    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.379%)  route 0.233ns (55.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.627     4.061    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.141     4.202 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.233     4.436    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/p_19_out[17]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.045     4.481 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout[17]_i_1__77/O
                         net (fo=1, routed)           0.000     4.481    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X51Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.091     4.417    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/tlu/pwbc_ff/genblock.dff/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.562     3.996    swervolf/swerv_eh1/swerv/dec/tlu/pwbc_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/pwbc_ff/genblock.dff/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_eh1/swerv/dec/tlu/pwbc_ff/genblock.dff/dffs/dout_reg[30]/Q
                         net (fo=4, routed)           0.233     4.370    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/pc_wb_0[30]
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.045     4.415 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[30]_i_2__71/O
                         net (fo=1, routed)           0.000     4.415    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dpc_ns[31]
    SLICE_X51Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.832     5.166    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism             -0.905     4.261    
    SLICE_X51Y57         FDCE (Hold_fdce_C_D)         0.091     4.352    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.458%)  route 0.257ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.555     3.989    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc4ff/clk_core_BUFG
    SLICE_X53Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     4.130 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[1]/Q
                         net (fo=6, routed)           0.257     4.386    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[2]_1[1]
    SLICE_X51Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.823     5.157    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/clk_core_BUFG
    SLICE_X51Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1]/C
                         clock pessimism             -0.905     4.252    
    SLICE_X51Y69         FDCE (Hold_fdce_C_D)         0.066     4.318    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.238%)  route 0.259ns (64.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.560     3.994    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X49Y111        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/Q
                         net (fo=2, routed)           0.259     4.394    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]
    SLICE_X53Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.822     5.157    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/C
                         clock pessimism             -0.905     4.252    
    SLICE_X53Y116        FDCE (Hold_fdce_C_D)         0.070     4.322    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.557%)  route 0.240ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.630     4.064    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     4.228 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.240     4.469    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[27]_8
    SLICE_X55Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X55Y40         FDCE (Hold_fdce_C_D)         0.070     4.396    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.220%)  route 0.248ns (63.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.559     3.993    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y110        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.141     4.134 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][1]/Q
                         net (fo=2, routed)           0.248     4.382    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id_n_0_][1]
    SLICE_X54Y107        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.828     5.163    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y107        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][1]/C
                         clock pessimism             -0.905     4.258    
    SLICE_X54Y107        FDCE (Hold_fdce_C_D)         0.052     4.310    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][1]
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.837%)  route 0.276ns (66.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.561     3.995    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X9Y121         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141     4.136 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.276     4.412    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/ADDRD0
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.828     5.163    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -1.134     4.029    
    SLICE_X10Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.339    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.837%)  route 0.276ns (66.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.561     3.995    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X9Y121         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141     4.136 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.276     4.412    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/ADDRD0
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.828     5.163    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -1.134     4.029    
    SLICE_X10Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.339    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.837%)  route 0.276ns (66.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.561     3.995    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X9Y121         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141     4.136 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.276     4.412    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/ADDRD0
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.828     5.163    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y122        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -1.134     4.029    
    SLICE_X10Y122        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.339    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y28    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y28    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y26    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y26    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y26    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y26    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y107    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y107    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y103    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       96.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.924%)  route 1.303ns (74.076%))
  Logic Levels:           0  
  Clock Path Skew:        -1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 101.318 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.771     2.771    tap/dmi_tck
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDSE (Prop_fdse_C_Q)         0.456     3.227 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           1.303     4.530    tap/dmi[4]
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.318   101.318    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.139   101.457    
                         clock uncertainty           -0.035   101.421    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.016   101.405    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        101.405    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 96.875    

Slack (MET) :             97.484ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.518ns (15.050%)  route 2.924ns (84.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 102.399 - 100.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.510     1.510    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.028 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           2.924     4.952    tap/dmi[1]
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.399   102.399    tap/dmi_tck
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.139   102.538    
                         clock uncertainty           -0.035   102.503    
    SLICE_X5Y88          FDSE (Setup_fdse_C_D)       -0.067   102.436    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        102.436    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 97.484    

Slack (MET) :             97.967ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.185%)  route 0.625ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 101.318 - 100.000 ) 
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345     2.345    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     2.801 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.625     3.426    tap/dmi[23]
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.318   101.318    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.139   101.457    
                         clock uncertainty           -0.035   101.421    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.028   101.393    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        101.393    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 97.967    

Slack (MET) :             98.276ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.588%)  route 0.335ns (44.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345     2.345    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.764 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.335     3.099    tap/dmi[30]
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477   101.477    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.163   101.640    
                         clock uncertainty           -0.035   101.605    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)       -0.230   101.375    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        101.375    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                 98.276    

Slack (MET) :             98.331ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.518ns (31.226%)  route 1.141ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.510     1.510    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.028 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           1.141     3.169    tap/dmi[21]
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.477   101.477    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.139   101.616    
                         clock uncertainty           -0.035   101.581    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)       -0.081   101.500    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        101.500    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 98.331    

Slack (MET) :             98.450ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.518ns (35.472%)  route 0.942ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 101.318 - 100.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.510     1.510    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     2.028 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.942     2.970    tap/dmi[2]
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.318   101.318    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.192   101.510    
                         clock uncertainty           -0.035   101.474    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.054   101.420    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        101.420    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                 98.450    

Slack (MET) :             98.462ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.348%)  route 0.954ns (67.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 102.045 - 100.000 ) 
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345     2.345    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     2.801 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.954     3.755    tap/dmi[26]
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.045   102.045    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.300   102.345    
                         clock uncertainty           -0.035   102.310    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)       -0.093   102.217    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        102.217    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                 98.462    

Slack (MET) :             98.482ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.478ns (37.249%)  route 0.805ns (62.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 101.318 - 100.000 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.510     1.510    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.478     1.988 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.805     2.793    tap/dmi[3]
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.318   101.318    tap/dmi_tck
    SLICE_X6Y74          FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.192   101.510    
                         clock uncertainty           -0.035   101.474    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.199   101.275    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        101.275    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 98.482    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.456ns (32.892%)  route 0.930ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 102.045 - 100.000 ) 
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345     2.345    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     2.801 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.930     3.732    tap/dmi[25]
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.045   102.045    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism              0.300   102.345    
                         clock uncertainty           -0.035   102.310    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)       -0.093   102.217    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                        102.217    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.488ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.667%)  route 0.940ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 102.399 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.771     2.771    tap/dmi_tck
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDSE (Prop_fdse_C_Q)         0.456     3.227 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.940     4.167    tap/dmi[5]
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.399   102.399    tap/dmi_tck
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.372   102.771    
                         clock uncertainty           -0.035   102.736    
    SLICE_X5Y88          FDSE (Setup_fdse_C_D)       -0.081   102.655    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        102.655    
                         arrival time                          -4.167    
  -------------------------------------------------------------------
                         slack                                 98.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.455%)  route 0.436ns (75.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.053     1.053    tap/dmi_tck
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.194 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.436     1.629    tap/dmi[7]
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.441     1.441    tap/dmi_tck
    SLICE_X5Y88          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.093     1.348    
    SLICE_X5Y88          FDSE (Hold_fdse_C_D)         0.072     1.420    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.513%)  route 0.546ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.819     0.819    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.960 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.546     1.507    tap/dmi[28]
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.269     1.269    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.069     1.200    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.075     1.275    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.053     1.053    tap/dmi_tck
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.194 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.176     1.370    tap/dmi[13]
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.169     1.169    tap/dmi_tck
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.116     1.053    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070     1.123    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.819     0.819    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.960 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.176     1.137    tap/dmi[29]
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.911     0.911    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism             -0.092     0.819    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.070     0.889    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.819     0.819    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.960 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.198     1.158    tap/dmi[20]
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.911     0.911    tap/dmi_tck
    SLICE_X3Y74          FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.092     0.819    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.070     0.889    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.766%)  route 0.472ns (74.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          0.819     0.819    tap/dmi_tck
    SLICE_X2Y74          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     0.983 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.472     1.456    tap/dmi[15]
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.169     1.169    tap/dmi_tck
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.069     1.100    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.070     1.170    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.141     1.141    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     1.269 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.180     1.449    tap/dmi[27]
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.269     1.269    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.128     1.141    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.018     1.159    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.143%)  route 0.229ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.053     1.053    tap/dmi_tck
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.194 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.229     1.422    tap/dmi[8]
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.169     1.169    tap/dmi_tck
    SLICE_X4Y74          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.116     1.053    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.066     1.119    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.116%)  route 0.208ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.141     1.141    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     1.269 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.208     1.477    tap/dmi[31]
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.269     1.269    tap/dmi_tck
    SLICE_X3Y73          FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.128     1.141    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.018     1.159    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.451%)  route 0.246ns (63.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.053     1.053    tap/dmi_tck
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.194 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.246     1.439    tap/dmi[12]
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.169     1.169    tap/dmi_tck
    SLICE_X5Y74          FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.116     1.053    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.066     1.119    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y88  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y74  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y74  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y74  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y74  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y74  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y74  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y74  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y74  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y74  tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y74  tap/dmi_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y74  tap/dmi_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y74  tap/dmi_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y74  tap/dmi_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y73  tap/dmi_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y73  tap/dmi_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y88  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y88  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y74  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.982ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.671ns (31.946%)  route 1.429ns (68.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.632    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.518     4.150 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.429     5.580    tap/dtmcs[7]
    SLICE_X74Y71         LUT3 (Prop_lut3_I2_O)        0.153     5.733 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.733    tap/dtmcs[6]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.387   103.632    
                         clock uncertainty           -0.035   103.597    
    SLICE_X74Y71         FDRE (Setup_fdre_C_D)        0.118   103.715    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.715    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                 97.982    

Slack (MET) :             98.012ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.671ns (32.406%)  route 1.400ns (67.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.613     3.544    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.518     4.062 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.400     5.462    tap/dtmcs[30]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.153     5.615 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     5.615    tap/dtmcs[29]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.387   103.544    
                         clock uncertainty           -0.035   103.509    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.118   103.627    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 98.012    

Slack (MET) :             98.052ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.668ns (34.292%)  route 1.280ns (65.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.699     3.630    tap/dtmcs_tck
    SLICE_X78Y74         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.518     4.148 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.280     5.428    tap/dtmcs[34]
    SLICE_X75Y73         LUT3 (Prop_lut3_I2_O)        0.150     5.578 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.578    tap/dtmcs[33]_i_2_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.348   103.590    
                         clock uncertainty           -0.035   103.555    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.075   103.630    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.630    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 98.052    

Slack (MET) :             98.116ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.163%)  route 1.281ns (68.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.628    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.456     4.084 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.281     5.365    tap/dtmcs[16]
    SLICE_X77Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.489 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.489    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.364   103.609    
                         clock uncertainty           -0.035   103.574    
    SLICE_X77Y71         FDRE (Setup_fdre_C_D)        0.032   103.606    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.606    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 98.116    

Slack (MET) :             98.149ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.716ns (40.377%)  route 1.057ns (59.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.628    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.419     4.047 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.057     5.104    tap/dtmcs[25]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.297     5.401 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.401    tap/dtmcs[24]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.348   103.505    
                         clock uncertainty           -0.035   103.470    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081   103.551    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.551    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 98.149    

Slack (MET) :             98.234ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.809ns (43.697%)  route 1.042ns (56.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.613     3.544    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.478     4.022 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.042     5.065    tap/dtmcs[26]
    SLICE_X75Y73         LUT3 (Prop_lut3_I2_O)        0.331     5.396 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.396    tap/dtmcs[25]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.348   103.590    
                         clock uncertainty           -0.035   103.555    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.075   103.630    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.630    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 98.234    

Slack (MET) :             98.286ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.715ns (42.508%)  route 0.967ns (57.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.632    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDRE (Prop_fdre_C_Q)         0.419     4.051 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.967     5.018    tap/dtmcs[13]
    SLICE_X75Y73         LUT3 (Prop_lut3_I2_O)        0.296     5.314 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     5.314    tap/dtmcs[12]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.364   103.606    
                         clock uncertainty           -0.035   103.571    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.029   103.600    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.600    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                 98.286    

Slack (MET) :             98.331ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.522%)  route 1.069ns (62.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.613     3.544    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.518     4.062 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           1.069     5.131    tap/dtmcs[23]
    SLICE_X75Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.255 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     5.255    tap/dtmcs[22]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.348   103.590    
                         clock uncertainty           -0.035   103.555    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.031   103.586    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.586    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 98.331    

Slack (MET) :             98.335ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.477%)  route 0.984ns (65.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.613     3.544    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.518     4.062 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.984     5.047    tap/dtmcs[30]
    SLICE_X68Y73         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X68Y73         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism              0.365   103.522    
                         clock uncertainty           -0.035   103.487    
    SLICE_X68Y73         FDRE (Setup_fdre_C_D)       -0.105   103.382    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 98.335    

Slack (MET) :             98.363ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.188%)  route 0.961ns (67.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.628    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.456     4.084 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.961     5.045    tap/dtmcs[32]
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism              0.348   103.505    
                         clock uncertainty           -0.035   103.470    
    SLICE_X71Y73         FDRE (Setup_fdre_C_D)       -0.062   103.408    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                        103.408    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                 98.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.318    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDRE (Prop_fdre_C_Q)         0.141     1.459 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.098     1.558    tap/dtmcs[10]
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.377     1.331    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.085     1.416    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.319    tap/dtmcs_tck
    SLICE_X79Y76         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.101     1.562    tap/dtmcs_reg_n_0_[0]
    SLICE_X78Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.607 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.607    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.707    tap/dtmcs_tck
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism             -0.375     1.332    
    SLICE_X78Y76         FDRE (Hold_fdre_C_D)         0.120     1.452    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.318    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDRE (Prop_fdre_C_Q)         0.141     1.459 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.124     1.583    tap/dtmcs[15]
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.377     1.331    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.076     1.407    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.287    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.148     1.435 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           0.073     1.509    tap/dtmcs[29]
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[29]/C
                         clock pessimism             -0.375     1.300    
    SLICE_X71Y73         FDRE (Hold_fdre_C_D)         0.022     1.322    tap/dtmcs_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.287    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.148     1.435 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           0.075     1.510    tap/dtmcs[27]
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[27]/C
                         clock pessimism             -0.375     1.300    
    SLICE_X71Y73         FDRE (Hold_fdre_C_D)         0.017     1.317    tap/dtmcs_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.249%)  route 0.156ns (48.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.318    tap/dtmcs_tck
    SLICE_X78Y74         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.164     1.482 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.156     1.638    tap/dtmcs[1]
    SLICE_X79Y76         FDRE                                         r  tap/dtmcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.707    tap/dtmcs_tck
    SLICE_X79Y76         FDRE                                         r  tap/dtmcs_reg[0]/C
                         clock pessimism             -0.353     1.354    
    SLICE_X79Y76         FDRE (Hold_fdre_C_D)         0.070     1.424    tap/dtmcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.010%)  route 0.119ns (41.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.287    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.164     1.451 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           0.119     1.570    tap/dtmcs[23]
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X71Y73         FDRE                                         r  tap/dtmcs_r_reg[23]/C
                         clock pessimism             -0.375     1.300    
    SLICE_X71Y73         FDRE (Hold_fdre_C_D)         0.046     1.346    tap/dtmcs_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.249ns (69.391%)  route 0.110ns (30.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.318    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y71         FDRE (Prop_fdre_C_Q)         0.148     1.466 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.110     1.576    tap/dtmcs[6]
    SLICE_X74Y71         LUT3 (Prop_lut3_I2_O)        0.101     1.677 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.677    tap/dtmcs[5]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism             -0.390     1.318    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.131     1.449    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.291%)  route 0.170ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.316    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.170     1.628    tap/dtmcs[22]
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X76Y71         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.376     1.332    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.064     1.396    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.827%)  route 0.196ns (58.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.316    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.196     1.653    tap/dtmcs[12]
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.705    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.376     1.329    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.087     1.416    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X78Y76   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y73   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y73   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y73   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y71   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y73   tap/dtmcs_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y73   tap/dtmcs_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y73   tap/dtmcs_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y73   tap/dtmcs_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y76   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y76   tap/dtmcs_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y73   tap/dtmcs_r_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y73   tap/dtmcs_r_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y73   tap/dtmcs_r_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y73   tap/dtmcs_r_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y73   tap/dtmcs_r_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y73   tap/dtmcs_r_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y73   tap/dtmcs_r_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.779ns (40.739%)  route 1.133ns (59.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    12.785ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.608    12.785    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y112        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.478    13.263 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           1.133    14.396    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[33]
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.301    14.697 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000    14.697    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[33]
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.172    18.950    
    SLICE_X60Y112        FDCE (Setup_fdce_C_D)        0.077    19.027    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.518ns (29.478%)  route 1.239ns (70.522%))
  Logic Levels:           0  
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    12.784ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.607    12.784    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X56Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.518    13.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/Q
                         net (fo=7, routed)           1.239    14.541    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/wptr_q__2[0]
    SLICE_X58Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    18.716    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X58Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.128    
                         clock uncertainty           -0.172    18.955    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)       -0.031    18.924    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.580ns (32.720%)  route 1.193ns (67.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.619    12.796    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X65Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456    13.252 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           1.193    14.445    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[27]
    SLICE_X61Y105        LUT4 (Prop_lut4_I1_O)        0.124    14.569 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    14.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[27]
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X61Y105        FDCE (Setup_fdce_C_D)        0.032    18.986    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.580ns (33.432%)  route 1.155ns (66.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 18.803 - 10.000 ) 
    Source Clock Delay      (SCD):    12.881ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.704    12.881    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.456    13.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/Q
                         net (fo=1, routed)           1.155    14.492    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][2]
    SLICE_X77Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.616 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.616    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[1]
    SLICE_X77Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.584    18.803    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism              0.412    19.215    
                         clock uncertainty           -0.172    19.042    
    SLICE_X77Y104        FDCE (Setup_fdce_C_D)        0.031    19.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.779ns (44.092%)  route 0.988ns (55.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    12.905ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X84Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.478    13.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           0.988    14.371    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][52]
    SLICE_X84Y98         LUT4 (Prop_lut4_I0_O)        0.301    14.672 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    14.672    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X84Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.608    18.828    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.412    19.240    
                         clock uncertainty           -0.172    19.067    
    SLICE_X84Y98         FDCE (Setup_fdce_C_D)        0.079    19.146    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         19.146    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.580ns (34.146%)  route 1.119ns (65.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.819ns = ( 18.819 - 10.000 ) 
    Source Clock Delay      (SCD):    12.908ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.731    12.908    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X86Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.456    13.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][58]/Q
                         net (fo=1, routed)           1.119    14.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][58]
    SLICE_X86Y100        LUT4 (Prop_lut4_I3_O)        0.124    14.607 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[58]_i_1/O
                         net (fo=1, routed)           0.000    14.607    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[57]
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.600    18.819    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism              0.412    19.231    
                         clock uncertainty           -0.172    19.058    
    SLICE_X86Y100        FDCE (Setup_fdce_C_D)        0.031    19.089    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.716ns (41.942%)  route 0.991ns (58.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    12.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.419    13.311 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           0.991    14.302    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X77Y97         LUT4 (Prop_lut4_I3_O)        0.297    14.599 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000    14.599    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[60]
    SLICE_X77Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.412    19.227    
                         clock uncertainty           -0.172    19.054    
    SLICE_X77Y97         FDCE (Setup_fdce_C_D)        0.031    19.085    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.774ns (44.038%)  route 0.984ns (55.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.789ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.612    12.789    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X56Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.478    13.267 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][64]/Q
                         net (fo=1, routed)           0.984    14.250    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][33]
    SLICE_X58Y104        LUT4 (Prop_lut4_I0_O)        0.296    14.546 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000    14.546    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[33]
    SLICE_X58Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)        0.079    19.033    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.642ns (36.661%)  route 1.109ns (63.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X60Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    13.311 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][26]/Q
                         net (fo=1, routed)           1.109    14.420    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.124    14.544 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[26]_i_1/O
                         net (fo=1, routed)           0.000    14.544    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[2]
    SLICE_X58Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X58Y105        FDCE (Setup_fdce_C_D)        0.077    19.031    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.642ns (36.724%)  route 1.106ns (63.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.615    12.792    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X60Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518    13.310 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           1.106    14.416    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][20]
    SLICE_X60Y110        LUT4 (Prop_lut4_I0_O)        0.124    14.540 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    14.540    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[20]
    SLICE_X60Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.172    18.952    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)        0.077    19.029    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  4.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.593     4.027    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     4.168 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           0.056     4.224    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][40]
    SLICE_X74Y104        LUT4 (Prop_lut4_I0_O)        0.045     4.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     4.269    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[39]
    SLICE_X74Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.578     3.153    
                         clock uncertainty            0.172     3.326    
    SLICE_X74Y104        FDCE (Hold_fdce_C_D)         0.120     3.446    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.599     4.033    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     4.174 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           0.056     4.230    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X78Y99         LUT4 (Prop_lut4_I0_O)        0.045     4.275 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     4.275    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[14]
    SLICE_X78Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.578     3.158    
                         clock uncertainty            0.172     3.331    
    SLICE_X78Y99         FDCE (Hold_fdce_C_D)         0.120     3.451    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           4.275    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.565     3.999    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X71Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     4.140 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           0.056     4.196    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[23]
    SLICE_X70Y101        LUT4 (Prop_lut4_I1_O)        0.045     4.241 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000     4.241    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[23]
    SLICE_X70Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.837     3.703    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X70Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism             -0.578     3.124    
                         clock uncertainty            0.172     3.297    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.120     3.417    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.562     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X59Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141     4.137 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][26]/Q
                         net (fo=1, routed)           0.056     4.193    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.045     4.238 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[26]_i_1/O
                         net (fo=1, routed)           0.000     4.238    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[2]
    SLICE_X58Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.832     3.699    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.578     3.120    
                         clock uncertainty            0.172     3.293    
    SLICE_X58Y105        FDCE (Hold_fdce_C_D)         0.120     3.413    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.601     4.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     4.176 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           0.080     4.256    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X80Y97         LUT4 (Prop_lut4_I3_O)        0.045     4.301 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     4.301    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     3.739    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.578     3.160    
                         clock uncertainty            0.172     3.333    
    SLICE_X80Y97         FDCE (Hold_fdce_C_D)         0.121     3.454    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.596     4.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     4.171 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/Q
                         net (fo=1, routed)           0.087     4.258    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][37]
    SLICE_X74Y99         LUT4 (Prop_lut4_I3_O)        0.045     4.303 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     4.303    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[36]
    SLICE_X74Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.578     3.156    
                         clock uncertainty            0.172     3.329    
    SLICE_X74Y99         FDCE (Hold_fdce_C_D)         0.120     3.449    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.601     4.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     4.176 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][17]/Q
                         net (fo=1, routed)           0.087     4.263    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][17]
    SLICE_X80Y97         LUT4 (Prop_lut4_I3_O)        0.045     4.308 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[17]_i_1/O
                         net (fo=1, routed)           0.000     4.308    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[16]
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     3.739    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.578     3.160    
                         clock uncertainty            0.172     3.333    
    SLICE_X80Y97         FDCE (Hold_fdce_C_D)         0.120     3.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.561     3.995    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X59Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141     4.136 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           0.087     4.223    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][19]
    SLICE_X58Y107        LUT4 (Prop_lut4_I0_O)        0.045     4.268 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     4.268    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[19]
    SLICE_X58Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.698    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.578     3.119    
                         clock uncertainty            0.172     3.292    
    SLICE_X58Y107        FDCE (Hold_fdce_C_D)         0.120     3.412    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.564     3.998    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X62Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     4.162 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.050     4.212    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][10]
    SLICE_X63Y103        LUT4 (Prop_lut4_I0_O)        0.045     4.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     4.257    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[10]
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.834     3.701    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.122    
                         clock uncertainty            0.172     3.295    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.092     3.387    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.562     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X60Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.164     4.160 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           0.050     4.210    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[14]
    SLICE_X61Y105        LUT4 (Prop_lut4_I1_O)        0.045     4.255 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000     4.255    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[14]
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.832     3.699    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.578     3.120    
                         clock uncertainty            0.172     3.293    
    SLICE_X61Y105        FDCE (Hold_fdce_C_D)         0.092     3.385    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.385    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.245ns  (logic 0.715ns (8.672%)  route 7.530ns (91.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.150ns = ( 32.150 - 20.000 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 19.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720    19.352    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.419    19.771 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           7.530    27.301    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X81Y87         LUT4 (Prop_lut4_I0_O)        0.296    27.597 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    27.597    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[61]
    SLICE_X81Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.596    32.150    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.412    32.562    
                         clock uncertainty           -0.173    32.389    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.031    32.420    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         32.420    
                         arrival time                         -27.597    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.236ns  (logic 0.580ns (7.043%)  route 7.656ns (92.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.144ns = ( 32.144 - 20.000 ) 
    Source Clock Delay      (SCD):    9.342ns = ( 19.342 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.710    19.342    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.456    19.798 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           7.656    27.453    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][51]
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.124    27.577 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[51]_i_1__0/O
                         net (fo=1, routed)           0.000    27.577    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[48]
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.590    32.144    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism              0.412    32.556    
                         clock uncertainty           -0.173    32.383    
    SLICE_X79Y83         FDCE (Setup_fdce_C_D)        0.031    32.414    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -27.577    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.059ns  (logic 0.642ns (7.966%)  route 7.417ns (92.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.137ns = ( 32.137 - 20.000 ) 
    Source Clock Delay      (SCD):    9.338ns = ( 19.338 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.706    19.338    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.518    19.856 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           7.417    27.273    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][46]
    SLICE_X76Y80         LUT4 (Prop_lut4_I0_O)        0.124    27.397 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    27.397    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[43]
    SLICE_X76Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.583    32.137    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.412    32.549    
                         clock uncertainty           -0.173    32.376    
    SLICE_X76Y80         FDCE (Setup_fdce_C_D)        0.077    32.453    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         32.453    
                         arrival time                         -27.397    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.694ns  (logic 0.642ns (8.344%)  route 7.052ns (91.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.144ns = ( 32.144 - 20.000 ) 
    Source Clock Delay      (SCD):    9.345ns = ( 19.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.713    19.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.518    19.863 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           7.052    26.915    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][42]
    SLICE_X79Y83         LUT4 (Prop_lut4_I0_O)        0.124    27.039 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[42]_i_1__0/O
                         net (fo=1, routed)           0.000    27.039    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[39]
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.590    32.144    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.412    32.556    
                         clock uncertainty           -0.173    32.383    
    SLICE_X79Y83         FDCE (Setup_fdce_C_D)        0.029    32.412    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                         -27.039    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.461ns  (logic 0.580ns (7.774%)  route 6.881ns (92.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.152ns = ( 32.152 - 20.000 ) 
    Source Clock Delay      (SCD):    9.347ns = ( 19.347 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    19.347    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456    19.803 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           6.881    26.683    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.124    26.807 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    26.807    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[9]
    SLICE_X86Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.598    32.152    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism              0.412    32.564    
                         clock uncertainty           -0.173    32.391    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)        0.029    32.420    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         32.420    
                         arrival time                         -26.807    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.352ns  (logic 0.642ns (8.733%)  route 6.710ns (91.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.140ns = ( 32.140 - 20.000 ) 
    Source Clock Delay      (SCD):    9.339ns = ( 19.339 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.707    19.339    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.518    19.857 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/Q
                         net (fo=1, routed)           6.710    26.566    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][56]
    SLICE_X78Y79         LUT4 (Prop_lut4_I0_O)        0.124    26.690 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    26.690    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[53]
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.586    32.140    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.412    32.552    
                         clock uncertainty           -0.173    32.379    
    SLICE_X78Y79         FDCE (Setup_fdce_C_D)        0.079    32.458    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                         -26.690    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.246ns  (logic 0.580ns (8.004%)  route 6.666ns (91.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.135ns = ( 32.135 - 20.000 ) 
    Source Clock Delay      (SCD):    9.332ns = ( 19.332 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.701    19.332    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.456    19.788 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/Q
                         net (fo=1, routed)           6.666    26.454    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][73]
    SLICE_X72Y107        LUT4 (Prop_lut4_I0_O)        0.124    26.578 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[73]_i_1__0/O
                         net (fo=1, routed)           0.000    26.578    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[70]
    SLICE_X72Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.581    32.135    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.412    32.546    
                         clock uncertainty           -0.173    32.373    
    SLICE_X72Y107        FDCE (Setup_fdce_C_D)        0.031    32.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         32.404    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.117ns  (logic 0.518ns (7.278%)  route 6.599ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.138ns = ( 32.138 - 20.000 ) 
    Source Clock Delay      (SCD):    9.338ns = ( 19.338 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.707    19.338    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.518    19.856 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/Q
                         net (fo=6, routed)           6.599    26.455    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/wptr_q__3[0]
    SLICE_X74Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.584    32.138    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/clk_core_BUFG
    SLICE_X74Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    32.549    
                         clock uncertainty           -0.173    32.376    
    SLICE_X74Y106        FDCE (Setup_fdce_C_D)       -0.016    32.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         32.360    
                         arrival time                         -26.455    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.159ns  (logic 0.718ns (10.030%)  route 6.441ns (89.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.156ns = ( 32.156 - 20.000 ) 
    Source Clock Delay      (SCD):    9.349ns = ( 19.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717    19.349    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.419    19.768 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           6.441    26.208    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X82Y85         LUT4 (Prop_lut4_I3_O)        0.299    26.507 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    26.507    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[2]
    SLICE_X82Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.602    32.156    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.412    32.568    
                         clock uncertainty           -0.173    32.395    
    SLICE_X82Y85         FDCE (Setup_fdce_C_D)        0.032    32.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         32.427    
                         arrival time                         -26.507    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.166ns  (logic 0.580ns (8.094%)  route 6.586ns (91.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.156ns = ( 32.156 - 20.000 ) 
    Source Clock Delay      (SCD):    9.355ns = ( 19.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.723    19.355    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.456    19.811 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           6.586    26.397    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X84Y86         LUT4 (Prop_lut4_I0_O)        0.124    26.521 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    26.521    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[28]
    SLICE_X84Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.602    32.156    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.412    32.568    
                         clock uncertainty           -0.173    32.395    
    SLICE_X84Y86         FDCE (Setup_fdce_C_D)        0.081    32.476    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         32.476    
                         arrival time                         -26.521    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.467ns (11.242%)  route 3.687ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.888ns
    Source Clock Delay      (SCD):    8.815ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595     8.815    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.367     9.182 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           3.687    12.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X79Y83         LUT4 (Prop_lut4_I0_O)        0.100    12.969 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    12.969    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[42]
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.711    12.888    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.412    12.477    
                         clock uncertainty            0.173    12.649    
    SLICE_X79Y83         FDCE (Hold_fdce_C_D)         0.270    12.919    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                        -12.919    
                         arrival time                          12.969    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.518ns (12.258%)  route 3.708ns (87.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.883ns
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.586     8.806    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.418     9.224 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           3.708    12.932    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X78Y79         LUT4 (Prop_lut4_I0_O)        0.100    13.032 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    13.032    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.706    12.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.412    12.472    
                         clock uncertainty            0.173    12.644    
    SLICE_X78Y79         FDCE (Hold_fdce_C_D)         0.330    12.974    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          13.032    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.467ns (11.030%)  route 3.767ns (88.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.888ns
    Source Clock Delay      (SCD):    8.810ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.590     8.810    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.367     9.177 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/Q
                         net (fo=1, routed)           3.767    12.944    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][25]
    SLICE_X80Y81         LUT4 (Prop_lut4_I3_O)        0.100    13.044 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    13.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[22]
    SLICE_X80Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.711    12.888    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.412    12.477    
                         clock uncertainty            0.173    12.649    
    SLICE_X80Y81         FDCE (Hold_fdce_C_D)         0.330    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                        -12.979    
                         arrival time                          13.044    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.467ns (11.186%)  route 3.708ns (88.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.903ns
    Source Clock Delay      (SCD):    8.824ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.604     8.824    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.367     9.191 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           3.708    12.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X86Y87         LUT4 (Prop_lut4_I0_O)        0.100    12.999 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    12.999    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[30]
    SLICE_X86Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.412    12.492    
                         clock uncertainty            0.173    12.664    
    SLICE_X86Y87         FDCE (Hold_fdce_C_D)         0.269    12.933    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                        -12.933    
                         arrival time                          12.999    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.467ns (11.185%)  route 3.708ns (88.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.903ns
    Source Clock Delay      (SCD):    8.825ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     8.825    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.367     9.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           3.708    12.900    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X85Y89         LUT4 (Prop_lut4_I3_O)        0.100    13.000 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    13.000    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[58]
    SLICE_X85Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.412    12.492    
                         clock uncertainty            0.173    12.664    
    SLICE_X85Y89         FDCE (Hold_fdce_C_D)         0.270    12.934    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                        -12.934    
                         arrival time                          13.000    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.626ns (14.994%)  route 3.549ns (85.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.888ns
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592     8.812    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.385     9.197 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/Q
                         net (fo=1, routed)           3.549    12.746    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][60]
    SLICE_X79Y83         LUT4 (Prop_lut4_I0_O)        0.241    12.987 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    12.987    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[57]
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.711    12.888    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.412    12.477    
                         clock uncertainty            0.173    12.649    
    SLICE_X79Y83         FDCE (Hold_fdce_C_D)         0.271    12.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                        -12.920    
                         arrival time                          12.987    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.518ns (12.222%)  route 3.720ns (87.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.880ns
    Source Clock Delay      (SCD):    8.807ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.587     8.807    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y83         FDRE (Prop_fdre_C_Q)         0.418     9.225 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           3.720    12.945    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.100    13.045 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[53]_i_1__0/O
                         net (fo=1, routed)           0.000    13.045    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[50]
    SLICE_X76Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.703    12.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.412    12.469    
                         clock uncertainty            0.173    12.641    
    SLICE_X76Y80         FDCE (Hold_fdce_C_D)         0.333    12.974    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          13.045    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.467ns (11.146%)  route 3.723ns (88.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.900ns
    Source Clock Delay      (SCD):    8.822ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.602     8.822    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.367     9.189 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/Q
                         net (fo=1, routed)           3.723    12.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][29]
    SLICE_X85Y86         LUT4 (Prop_lut4_I0_O)        0.100    13.012 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    13.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[26]
    SLICE_X85Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.723    12.900    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.412    12.489    
                         clock uncertainty            0.173    12.661    
    SLICE_X85Y86         FDCE (Hold_fdce_C_D)         0.269    12.930    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                        -12.930    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.467ns (11.136%)  route 3.727ns (88.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.877ns
    Source Clock Delay      (SCD):    8.801ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.582     8.801    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.367     9.168 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           3.727    12.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X72Y107        LUT4 (Prop_lut4_I0_O)        0.100    12.995 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[71]_i_1__0/O
                         net (fo=1, routed)           0.000    12.995    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[68]
    SLICE_X72Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.700    12.877    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism             -0.412    12.465    
                         clock uncertainty            0.173    12.638    
    SLICE_X72Y107        FDCE (Hold_fdce_C_D)         0.270    12.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                        -12.908    
                         arrival time                          12.995    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.467ns (11.116%)  route 3.734ns (88.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.894ns
    Source Clock Delay      (SCD):    8.816ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.596     8.816    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.367     9.183 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           3.734    12.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.100    13.017 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    13.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[17]
    SLICE_X86Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.717    12.894    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.412    12.483    
                         clock uncertainty            0.173    12.655    
    SLICE_X86Y79         FDCE (Hold_fdce_C_D)         0.270    12.925    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                        -12.925    
                         arrival time                          13.017    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.809ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        15.357ns  (logic 0.478ns (3.113%)  route 14.879ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        8.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.137ns = ( 32.137 - 20.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.632    tap/dtmcs_tck
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.478     4.110 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          14.879    18.989    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X80Y75         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.583    32.137    tap/clk_core_BUFG
    SLICE_X80Y75         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.137    
                         clock uncertainty           -0.140    31.997    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)       -0.199    31.798    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.798    
                         arrival time                         -18.989    
  -------------------------------------------------------------------
                         slack                                 12.809    

Slack (MET) :             13.425ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.910ns  (logic 0.518ns (3.474%)  route 14.392ns (96.526%))
  Logic Levels:           0  
  Clock Path Skew:        8.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.137ns = ( 32.137 - 20.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.835     1.835    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.931 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.632    tap/dtmcs_tck
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.518     4.150 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          14.392    18.542    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X80Y75         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.583    32.137    tap/clk_core_BUFG
    SLICE_X80Y75         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.137    
                         clock uncertainty           -0.140    31.997    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)       -0.031    31.966    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.966    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 13.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 0.148ns (2.311%)  route 6.257ns (97.689%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.319    tap/dtmcs_tck
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.148     1.467 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           6.257     7.725    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X80Y75         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.856     5.190    tap/clk_core_BUFG
    SLICE_X80Y75         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     5.190    
                         clock uncertainty            0.140     5.330    
    SLICE_X80Y75         FDCE (Hold_fdce_C_D)         0.010     5.340    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.340    
                         arrival time                           7.725    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.164ns (2.512%)  route 6.366ns (97.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.708     0.708    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.734 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.319    tap/dtmcs_tck
    SLICE_X78Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.366     7.849    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X80Y75         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.856     5.190    tap/clk_core_BUFG
    SLICE_X80Y75         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.190    
                         clock uncertainty            0.140     5.330    
    SLICE_X80Y75         FDCE (Hold_fdce_C_D)         0.059     5.389    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.389    
                         arrival time                           7.849    
  -------------------------------------------------------------------
                         slack                                  2.460    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.933ns  (logic 0.608ns (31.455%)  route 1.325ns (68.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    12.795ns = ( 92.795 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.618    92.795    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.456    93.251 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           1.325    94.576    tap/dmi_reg_rdata[3]
    SLICE_X74Y71         LUT3 (Prop_lut3_I0_O)        0.152    94.728 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000    94.728    tap/dtmcs[5]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000   103.245    
                         clock uncertainty           -0.140   103.105    
    SLICE_X74Y71         FDRE (Setup_fdre_C_D)        0.118   103.223    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.223    
                         arrival time                         -94.728    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.796ns  (logic 0.670ns (37.303%)  route 1.126ns (62.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    12.879ns = ( 92.879 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.702    92.879    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDCE (Prop_fdce_C_Q)         0.518    93.397 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.126    94.523    tap/dmi_reg_rdata[1]
    SLICE_X75Y73         LUT3 (Prop_lut3_I0_O)        0.152    94.675 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    94.675    tap/dtmcs[3]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.242    
                         clock uncertainty           -0.140   103.102    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.075   103.177    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.177    
                         arrival time                         -94.675    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.552%)  route 1.149ns (66.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    12.877ns = ( 92.877 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.700    92.877    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70         FDCE (Prop_fdce_C_Q)         0.456    93.333 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           1.149    94.482    tap/dmi_reg_rdata[13]
    SLICE_X77Y71         LUT3 (Prop_lut3_I0_O)        0.124    94.606 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    94.606    tap/dtmcs[15]_i_1_n_0
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.245    
                         clock uncertainty           -0.140   103.105    
    SLICE_X77Y71         FDRE (Setup_fdre_C_D)        0.032   103.137    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.137    
                         arrival time                         -94.606    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.674ns  (logic 0.605ns (36.144%)  route 1.069ns (63.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    12.788ns = ( 92.788 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.611    92.788    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.456    93.244 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           1.069    94.313    tap/dmi_reg_rdata[31]
    SLICE_X75Y73         LUT3 (Prop_lut3_I0_O)        0.149    94.462 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    94.462    tap/dtmcs[33]_i_2_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.242    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   103.242    
                         clock uncertainty           -0.140   103.102    
    SLICE_X75Y73         FDRE (Setup_fdre_C_D)        0.075   103.177    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.177    
                         arrival time                         -94.462    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.473ns  (logic 0.642ns (43.593%)  route 0.831ns (56.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    12.874ns = ( 92.874 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    92.874    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.518    93.392 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.831    94.223    tap/dmi_reg_rdata[22]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.124    94.347 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    94.347    tap/dtmcs[24]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.157    
                         clock uncertainty           -0.140   103.017    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081   103.098    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.098    
                         arrival time                         -94.347    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.591ns  (logic 0.612ns (38.459%)  route 0.979ns (61.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    12.790ns = ( 92.790 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.613    92.790    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDCE (Prop_fdce_C_Q)         0.456    93.246 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.979    94.226    tap/dmi_reg_rdata[29]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.156    94.382 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    94.382    tap/dtmcs[31]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.157    
                         clock uncertainty           -0.140   103.017    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.118   103.135    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.135    
                         arrival time                         -94.382    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.463%)  route 0.835ns (56.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    12.882ns = ( 92.882 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.705    92.882    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518    93.400 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.835    94.235    tap/dmi_reg_rdata[12]
    SLICE_X77Y71         LUT3 (Prop_lut3_I0_O)        0.124    94.359 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    94.359    tap/dtmcs[14]_i_1_n_0
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.245    
                         clock uncertainty           -0.140   103.105    
    SLICE_X77Y71         FDRE (Setup_fdre_C_D)        0.031   103.136    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.136    
                         arrival time                         -94.359    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.524ns  (logic 0.605ns (39.706%)  route 0.919ns (60.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    12.873ns = ( 92.873 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.696    92.873    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDCE (Prop_fdce_C_Q)         0.456    93.329 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.919    94.248    tap/dmi_reg_rdata[19]
    SLICE_X77Y71         LUT3 (Prop_lut3_I0_O)        0.149    94.397 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    94.397    tap/dtmcs[21]_i_1_n_0
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.245    
                         clock uncertainty           -0.140   103.105    
    SLICE_X77Y71         FDRE (Setup_fdre_C_D)        0.075   103.180    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.180    
                         arrival time                         -94.397    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.383ns  (logic 0.580ns (41.933%)  route 0.803ns (58.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 103.157 - 100.000 ) 
    Source Clock Delay      (SCD):    12.873ns = ( 92.873 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.696    92.873    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDCE (Prop_fdce_C_Q)         0.456    93.329 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.803    94.132    tap/dmi_reg_rdata[21]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.124    94.256 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.256    tap/dtmcs[23]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.157    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.157    
                         clock uncertainty           -0.140   103.017    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.077   103.094    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.094    
                         arrival time                         -94.256    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.503ns  (logic 0.674ns (44.839%)  route 0.829ns (55.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    12.879ns = ( 92.879 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.702    92.879    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDCE (Prop_fdce_C_Q)         0.518    93.397 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.829    94.226    tap/dmi_reg_rdata[6]
    SLICE_X74Y71         LUT3 (Prop_lut3_I0_O)        0.156    94.382 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    94.382    tap/dtmcs[8]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.572   101.572    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.663 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.245    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.245    
                         clock uncertainty           -0.140   103.105    
    SLICE_X74Y71         FDRE (Setup_fdre_C_D)        0.118   103.223    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.223    
                         arrival time                         -94.382    
  -------------------------------------------------------------------
                         slack                                  8.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.585     4.019    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.141     4.160 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.137     4.297    tap/dmi_reg_rdata[5]
    SLICE_X74Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.342 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     4.342    tap/dtmcs[7]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.708    
                         clock uncertainty            0.140     1.848    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.121     1.969    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.584     4.018    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y70         FDCE (Prop_fdce_C_Q)         0.141     4.159 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.151     4.310    tap/dmi_reg_rdata[15]
    SLICE_X74Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.355 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     4.355    tap/dtmcs[17]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000     1.708    
                         clock uncertainty            0.140     1.848    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.120     1.968    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.556     3.990    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     4.131 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.149     4.280    tap/dmi_reg_rdata[26]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.045     4.325 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     4.325    tap/dtmcs[28]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.675    
                         clock uncertainty            0.140     1.815    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.121     1.936    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.393ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.585     4.019    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDCE (Prop_fdce_C_Q)         0.141     4.160 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.127     4.287    tap/dmi_reg_rdata[8]
    SLICE_X77Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.332 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     4.332    tap/dtmcs[10]_i_1_n_0
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X77Y71         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.708    
                         clock uncertainty            0.140     1.848    
    SLICE_X77Y71         FDRE (Hold_fdre_C_D)         0.091     1.939    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.585     4.019    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.141     4.160 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.139     4.299    tap/dmi_reg_rdata[14]
    SLICE_X75Y73         LUT3 (Prop_lut3_I0_O)        0.045     4.344 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     4.344    tap/dtmcs[16]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.705    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X75Y73         FDRE (Hold_fdre_C_D)         0.092     1.937    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.583     4.017    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.164     4.181 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.136     4.317    tap/dmi_reg_rdata[23]
    SLICE_X75Y73         LUT3 (Prop_lut3_I0_O)        0.045     4.362 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     4.362    tap/dtmcs[25]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.705    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X75Y73         FDRE (Hold_fdre_C_D)         0.107     1.952    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.421ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.554     3.988    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDCE (Prop_fdce_C_Q)         0.141     4.129 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.183     4.312    tap/dmi_reg_rdata[28]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.045     4.357 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     4.357    tap/dtmcs[30]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.675    
                         clock uncertainty            0.140     1.815    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.121     1.936    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.431ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.480%)  route 0.142ns (40.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.583     4.017    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.164     4.181 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.142     4.323    tap/dmi_reg_rdata[30]
    SLICE_X75Y73         LUT3 (Prop_lut3_I0_O)        0.045     4.368 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     4.368    tap/dtmcs[32]_i_1_n_0
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.705    tap/dtmcs_tck
    SLICE_X75Y73         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X75Y73         FDRE (Hold_fdre_C_D)         0.092     1.937    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.554     3.988    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDCE (Prop_fdce_C_Q)         0.141     4.129 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.208     4.337    tap/dmi_reg_rdata[24]
    SLICE_X70Y73         LUT3 (Prop_lut3_I0_O)        0.043     4.380 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     4.380    tap/dtmcs[26]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.675    tap/dtmcs_tck
    SLICE_X70Y73         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.675    
                         clock uncertainty            0.140     1.815    
    SLICE_X70Y73         FDRE (Hold_fdre_C_D)         0.131     1.946    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.497%)  route 0.206ns (52.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.583     4.017    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDCE (Prop_fdce_C_Q)         0.141     4.158 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.206     4.363    tap/dmi_reg_rdata[16]
    SLICE_X74Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.408 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     4.408    tap/dtmcs[18]_i_1_n_0
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.824     0.824    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.853 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.708    tap/dtmcs_tck
    SLICE_X74Y71         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.708    
                         clock uncertainty            0.140     1.848    
    SLICE_X74Y71         FDRE (Hold_fdre_C_D)         0.121     1.969    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           4.408    
  -------------------------------------------------------------------
                         slack                                  2.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 0.604ns (3.199%)  route 18.278ns (96.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.241ns = ( 32.241 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.831    31.756    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.687    32.241    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X22Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.864    
                         clock uncertainty           -0.062    32.802    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.609    32.193    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 0.604ns (3.199%)  route 18.278ns (96.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.241ns = ( 32.241 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.831    31.756    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.687    32.241    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X22Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.864    
                         clock uncertainty           -0.062    32.802    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.609    32.193    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 0.604ns (3.200%)  route 18.274ns (96.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.241ns = ( 32.241 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.826    31.752    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/dout_reg[1]_2
    SLICE_X23Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.687    32.241    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X23Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.864    
                         clock uncertainty           -0.062    32.802    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.609    32.193    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -31.752    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 0.604ns (3.200%)  route 18.274ns (96.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.241ns = ( 32.241 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.826    31.752    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X23Y0          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.687    32.241    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X23Y0          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.864    
                         clock uncertainty           -0.062    32.802    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.609    32.193    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -31.752    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 0.604ns (3.210%)  route 18.214ns (96.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.766    31.692    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X32Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X32Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 0.604ns (3.210%)  route 18.214ns (96.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.766    31.692    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X32Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X32Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank/dffs/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 0.604ns (3.210%)  route 18.214ns (96.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.766    31.692    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]_2
    SLICE_X32Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X32Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 0.604ns (3.210%)  route 18.214ns (96.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.766    31.692    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]_2
    SLICE_X32Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X32Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank/dffs/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 0.604ns (3.210%)  route 18.209ns (96.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.762    31.687    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/dout_reg[0]_0
    SLICE_X33Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X33Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.687    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 0.604ns (3.210%)  route 18.209ns (96.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.874ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.697    12.874    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    13.330 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        9.447    22.777    clk_gen/rst_core
    SLICE_X74Y70         LUT2 (Prop_lut2_I0_O)        0.148    22.925 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)        8.762    31.687    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/dout_reg[1]_2
    SLICE_X33Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/clk_core_BUFG
    SLICE_X33Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.609    32.190    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.190    
                         arrival time                         -31.687    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module2/rgpio_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/gpio_module2/rst_core
    SLICE_X2Y121         FDCE                                         f  swervolf/gpio_module2/rgpio_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/gpio_module2/clk_core_BUFG
    SLICE_X2Y121         FDCE                                         r  swervolf/gpio_module2/rgpio_out_reg[0]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     3.971    swervolf/gpio_module2/rgpio_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module2/rgpio_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/gpio_module2/rst_core
    SLICE_X2Y121         FDCE                                         f  swervolf/gpio_module2/rgpio_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/gpio_module2/clk_core_BUFG
    SLICE_X2Y121         FDCE                                         r  swervolf/gpio_module2/rgpio_out_reg[3]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     3.971    swervolf/gpio_module2/rgpio_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module2/rgpio_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/gpio_module2/rst_core
    SLICE_X2Y121         FDCE                                         f  swervolf/gpio_module2/rgpio_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/gpio_module2/clk_core_BUFG
    SLICE_X2Y121         FDCE                                         r  swervolf/gpio_module2/rgpio_out_reg[6]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     3.971    swervolf/gpio_module2/rgpio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dlc_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/uart16550_0/regs/rst_core
    SLICE_X3Y121         FDCE                                         f  swervolf/uart16550_0/regs/dlc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X3Y121         FDCE                                         r  swervolf/uart16550_0/regs/dlc_reg[4]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.092     3.946    swervolf/uart16550_0/regs/dlc_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dlc_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/uart16550_0/regs/rst_core
    SLICE_X3Y121         FDCE                                         f  swervolf/uart16550_0/regs/dlc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X3Y121         FDCE                                         r  swervolf/uart16550_0/regs/dlc_reg[5]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.092     3.946    swervolf/uart16550_0/regs/dlc_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dlc_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/uart16550_0/regs/rst_core
    SLICE_X3Y121         FDCE                                         f  swervolf/uart16550_0/regs/dlc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X3Y121         FDCE                                         r  swervolf/uart16550_0/regs/dlc_reg[6]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.092     3.946    swervolf/uart16550_0/regs/dlc_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dlc_reg[7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/uart16550_0/regs/rst_core
    SLICE_X3Y121         FDCE                                         f  swervolf/uart16550_0/regs/dlc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X3Y121         FDCE                                         r  swervolf/uart16550_0/regs/dlc_reg[7]/C
                         clock pessimism             -1.157     4.038    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.092     3.946    swervolf/uart16550_0/regs/dlc_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/start_dlc_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.162     4.327    swervolf/uart16550_0/regs/rst_core
    SLICE_X3Y121         FDCE                                         f  swervolf/uart16550_0/regs/start_dlc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.860     5.195    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X3Y121         FDCE                                         r  swervolf/uart16550_0/regs/start_dlc_reg/C
                         clock pessimism             -1.157     4.038    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.092     3.946    swervolf/uart16550_0/regs/start_dlc_reg
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module2/wb_dat_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.838%)  route 0.173ns (55.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.173     4.338    swervolf/gpio_module2/rst_core
    SLICE_X1Y120         FDCE                                         f  swervolf/gpio_module2/wb_dat_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.861     5.196    swervolf/gpio_module2/clk_core_BUFG
    SLICE_X1Y120         FDCE                                         r  swervolf/gpio_module2/wb_dat_o_reg[3]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X1Y120         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/gpio_module2/wb_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module2/ext_pad_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.226%)  route 0.178ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.590     4.024    clk_gen/clk_core_BUFG
    SLICE_X0Y121         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     4.165 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3330, routed)        0.178     4.343    swervolf/gpio_module2/rst_core
    SLICE_X0Y120         FDCE                                         f  swervolf/gpio_module2/ext_pad_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=13, routed)          0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16925, routed)       0.861     5.196    swervolf/gpio_module2/clk_core_BUFG
    SLICE_X0Y120         FDCE                                         r  swervolf/gpio_module2/ext_pad_o_reg[3]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X0Y120         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/gpio_module2/ext_pad_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.419ns (5.473%)  route 7.237ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.237    16.995    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X58Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    18.716    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X58Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.128    
                         clock uncertainty           -0.057    19.071    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.494    18.577    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 0.419ns (5.473%)  route 7.237ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.237    16.995    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X58Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    18.716    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X58Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.412    19.128    
                         clock uncertainty           -0.057    19.071    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.494    18.577    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 0.419ns (5.822%)  route 6.778ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.778    16.536    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X57Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X57Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.057    19.066    
    SLICE_X57Y103        FDCE (Recov_fdce_C_CLR)     -0.580    18.486    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 0.419ns (5.822%)  route 6.778ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.778    16.536    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X57Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X57Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.057    19.066    
    SLICE_X57Y103        FDCE (Recov_fdce_C_CLR)     -0.580    18.486    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 0.419ns (5.822%)  route 6.778ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.778    16.536    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X57Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X57Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.057    19.066    
    SLICE_X57Y103        FDCE (Recov_fdce_C_CLR)     -0.580    18.486    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 0.419ns (5.822%)  route 6.778ns (94.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.778    16.536    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X57Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X57Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.057    19.066    
    SLICE_X57Y103        FDCE (Recov_fdce_C_CLR)     -0.580    18.486    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.419ns (5.680%)  route 6.958ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.958    16.717    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y98         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.492    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X76Y98         FDCE (Recov_fdce_C_CLR)     -0.494    18.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.419ns (5.998%)  route 6.567ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.567    16.325    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X55Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X55Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.580    18.485    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.419ns (5.998%)  route 6.567ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.567    16.325    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X55Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X55Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.580    18.485    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.419ns (5.998%)  route 6.567ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.340ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.708     9.340    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.419     9.759 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.567    16.325    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X55Y104        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X55Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.580    18.485    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.399%)  route 0.703ns (84.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.703     3.710    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.812     2.930    
    SLICE_X86Y96         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.399%)  route 0.703ns (84.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.703     3.710    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.812     2.930    
    SLICE_X86Y96         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.399%)  route 0.703ns (84.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.703     3.710    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism             -0.812     2.930    
    SLICE_X86Y96         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.399%)  route 0.703ns (84.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.703     3.710    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.812     2.930    
    SLICE_X86Y96         FDCE (Remov_fdce_C_CLR)     -0.146     2.784    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.134%)  route 0.847ns (86.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.847     3.853    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.878     3.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.812     2.931    
    SLICE_X86Y97         FDCE (Remov_fdce_C_CLR)     -0.146     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.134%)  route 0.847ns (86.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.847     3.853    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.878     3.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.812     2.931    
    SLICE_X86Y97         FDCE (Remov_fdce_C_CLR)     -0.146     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.134%)  route 0.847ns (86.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.847     3.853    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.878     3.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.812     2.931    
    SLICE_X86Y97         FDCE (Remov_fdce_C_CLR)     -0.146     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.134%)  route 0.847ns (86.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.847     3.853    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.878     3.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.812     2.931    
    SLICE_X86Y97         FDCE (Remov_fdce_C_CLR)     -0.146     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.128ns (11.552%)  route 0.980ns (88.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.980     3.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.834     2.908    
    SLICE_X84Y97         FDCE (Remov_fdce_C_CLR)     -0.121     2.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.128ns (11.552%)  route 0.980ns (88.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.591     2.878    ddr2/ldc/FD_7_0
    SLICE_X85Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.006 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.980     3.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.877     3.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.834     2.908    
    SLICE_X84Y97         FDCE (Remov_fdce_C_CLR)     -0.121     2.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  1.199    





