\begin{thebibliography}{10}

\bibitem{eilers2021product}Eilers, M., Meier, S. \& Müller, P. Product Programs in the Wild: Retrofitting Program Verifiers to Check Information Flow Security. {\em Computer Aided Verification (CAV)}. (2021)
\bibitem{tiwari2009complete}Tiwari, M., Wassel, H., Mazloom, B., Mysore, S., Chong, F. \& Sherwood, T. Complete information flow tracking from the gates up. {\em Proceedings Of The 14th International Conference On Architectural Support For Programming Languages And Operating Systems}. pp. 109-120 (2009)

\bibitem{tiwari2009execution}Tiwari, M., Li, X., Wassel, H., Chong, F. \& Sherwood, T. Execution leases: A hardware-supported mechanism for enforcing strong non-interference. {\em Proceedings Of The 42nd Annual IEEE/ACM International Symposium On Microarchitecture}. pp. 493-504 (2009)

\bibitem{jin2012proof}Jin, Y. \& Makris, Y. Proof carrying-based information flow tracking for data secrecy protection and hardware trust. {\em 2012 IEEE 30th VLSI Test Symposium (VTS)}. pp. 252-257 (2012)

\bibitem{li2011caisson}Li, X., Tiwari, M., Oberg, J., Kashyap, V., Chong, F., Sherwood, T. \& Hardekopf, B. Caisson: A Hardware Description Language for Secure Information Flow. {\em Proceedings Of The 32Nd ACM SIGPLAN Conference On Programming Language Design And Implementation}. pp. 109-120 (2011), http://doi.acm.org/10.1145/1993498.1993512

\bibitem{li2014sapper}Li, X., Kashyap, V., Oberg, J., Tiwari, M., Rajarathinam, V., Kastner, R., Sherwood, T., Hardekopf, B. \& Chong, F. Sapper: A Language for Hardware-level Security Policy Enforcement. {\em Proceedings Of The 19th International Conference On Architectural Support For Programming Languages And Operating Systems}. pp. 97-112 (2014), http://doi.acm.org/10.1145/2541940.2541947

\bibitem{zhang2015secverilog}Zhang, D., Wang, Y., Suh, G. \& Myers, A. A Hardware Design Language for Timing-Sensitive Information-Flow Security. {\em Proceedings Of The Twentieth International Conference On Architectural Support For Programming Languages And Operating Systems}. pp. 503-516 (2015), http://doi.acm.org/10.1145/2694344.2694372

\bibitem{bidmeshki2015vericoq}Bidmeshki, M. \& Makris, Y. VeriCoq: A Verilog-to-Coq converter for proof-carrying hardware automation. {\em 2015 IEEE International Symposium On Circuits And Systems (ISCAS)}. pp. 29-32 (2015)

\bibitem{hu2016detecting}Hu, W., Mao, B., Oberg, J. \& Kastner, R. Detecting hardware trojans with gate-level information-flow tracking. {\em Computer}. \textbf{49}, 44-52 (2016)

\bibitem{kong2017using}Kong, S., Shen, Y. \& Zhou, H. Using security invariant to verify confidentiality in hardware design. {\em Proceedings Of The On Great Lakes Symposium On VLSI 2017}. pp. 487-490 (2017)

\bibitem{ardeshiricham2017register}Ardeshiricham, A., Hu, W., Marxen, J. \& Kastner, R. Register transfer level information flow tracking for provably secure hardware design. {\em Proceedings Of The Conference On Design, Automation \& Test In Europe (DATE)}. pp. 1695-1700 (2017), http://dl.acm.org/citation.cfm?id=3130379.3130775

\bibitem{ardeshiricham2017clepsydra}Ardeshiricham, A., Hu, W. \& Kastner, R. Clepsydra: Modeling timing flows in hardware designs. {\em 2017 IEEE/ACM International Conference On Computer-Aided Design (ICCAD)}. pp. 147-154 (2017)

\bibitem{deng2017secchisel}Deng, S., Gümüşoğlu, D., Xiong, W., Gener, Y., Demir, O. \& Szefer, J. SecChisel: language and tool for practical and scalable security verification of security-aware hardware architectures. {\em Cryptology EPrint Archive}. (2017)

\bibitem{bidmeshki2017information}Bidmeshki, M., Antonopoulos, A. \& Makris, Y. Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP. {\em Design, Automation \& Test In Europe Conference \& Exhibition (DATE), 2017}. pp. 1703-1708 (2017)

\bibitem{boraten2018securing}Boraten, T. \& Kodi, A. Securing NoCs against timing attacks with non-interference based adaptive routing. {\em 2018 Twelfth IEEE/ACM International Symposium On Networks-on-Chip (NOCS)}. pp. 1-8 (2018)

\bibitem{pilato2018tainthls}Pilato, C., Wu, K., Garg, S., Karri, R. \& Regazzoni, F. Tainthls: High-level synthesis for dynamic information flow tracking. {\em IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems}. \textbf{38}, 798-808 (2018)

\bibitem{zagieboylo2019using}Zagieboylo, D., Suh, G. \& Myers, A. Using information flow to design an ISA that controls timing channels. {\em 2019 IEEE 32nd Computer Security Foundations Symposium (CSF)}. pp. 272-27215 (2019)

\bibitem{pieper2020dynamic}Pieper, P., Herdt, V., Große, D. \& Drechsler, R. Dynamic information flow tracking for embedded binaries using SystemC-based virtual prototypes. {\em 2020 57th ACM/IEEE Design Automation Conference (DAC)}. pp. 1-6 (2020)

\bibitem{restuccia2021aker}Restuccia, F., Meza, A. \& Kastner, R. AKER: A design and verification framework for safe and secure soc access control. {\em IEEE/ACM International Conference On Computer Aided Design (ICCAD)}. (2021), https://par.nsf.gov/servlets/purl/10298115

\bibitem{restuccia2022framework}Restuccia, F., Meza, A., Kastner, R. \& Oberg, J. A Framework for Design, Verification, and Management of SoC Access Control Systems. {\em IEEE Transactions On Computers}. (2022), https://kastner.ucsd.edu/wp-content/uploads/2022/10/admin/tcomputer-aker22.pdf

\bibitem{cherupalli2017software}Cherupalli, H., Duwe, H., Ye, W., Kumar, R. \& Sartori, J. Software-based gate-level information flow security for IoT systems. {\em 50th IEEE/ACM International Symposium On Microarchitecture}. (2017), https://dl.acm.org/doi/pdf/10.1145/3123939.3123955

\bibitem{fadiheh2023exhaustive}Fadiheh, M., Wezel, A., Muller, J., Bormann, J., Ray, S., Fung, J., Mitra, S., Stoffel, D. \& Kunz, W. An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors. {\em IEEE Transactions On Computers}. \textbf{72}, 222-235 (2023,1)

\bibitem{wu2022exert}Wu, J., Fowze, F. \& Forte, D. EXERT: EXhaustive Integrity Analysis for Information Flow Security. {\em Asian Hardware Oriented Security And Trust Symposium (AsianHOST)}. (2022), https://dforte.ece.ufl.edu/wp-content/uploads/sites/65/2022/09/EXERT%5C_AsianHost.pdf

\bibitem{athalye2022knox}Athalye, A., Kaashoek, M. \& Zeldovich, N. Verifying Hardware Security Modules with Information-Preserving Refinement. {\em OSDI}. (2022)

\bibitem{fowze2022eisec}Fowze, F., Choudhury, M. \& Forte, D. EISec: Exhaustive Information Flow Security of Hardware Intellectual Property Utilizing Symbolic Execution. {\em Asian Hardware Oriented Security And Trust Symposium (AsianHOST)}. (2022)

\bibitem{athalye2019notary}Athalye, A., Belay, A., Kaashoek, M., Morris, R. \& Zeldovich, N. Notary: A Device for Secure Transaction Approval. {\em 27th Symposium On Operating Systems Principles (SOSP)}. (2019), https://doi.org/10.1145/3341301.3359661

\bibitem{meza2023hyperflowgraph}Meza, A. \& Kastner, R. Information Flow Coverage Metrics for Hardware Security Verification.  (2023), arXiv 2304.08263

\bibitem{ryan2023countering}Ryan, K. \& Sturton, C. Countering the Path Explosion Problem in the Symbolic Execution of Hardware Designs.  (2023), arXiv 2304.05445 

\bibitem{dorsey2020intel}Dorsey, V. \& Morhardt, C. Intel Security Development Lifecycle. (Intel,2020)

\bibitem{he2015model}He, S., Roe, N., Wood, E., Nachtigal, N. \& Helms, J. Model of the Product Development Lifecycle. (Sandia National Laboratories,2015)

\bibitem{YangSP2016}Yang, K., Hicks, M., Dong, Q., Austin, T. \& Sylvester, D. A2: Analog Malicious Hardware. {\em 2016 IEEE Symposium On Security And Privacy (SP)}. pp. 18-37 (2016)

\bibitem{or1200}. OpenRISC 1200 Implementation. , https://github.com/openrisc/or1200

\bibitem{msp430}. openMSP430. , https://opencores.org/projects/openmsp430

\bibitem{farzana2019soc}Farzana, N., Rahman, F., Tehranipoor, M. \& Farahmandi, F. SoC Security Verification using Property Checking. {\em 2019 IEEE International Test Conference (ITC)}. pp. 1-10 (2019)

\bibitem{TrustHub2}Farzana, N., Farahmandi, F. \& Tehranipoor, M. SoC Security Properties and Rules. {\em IACR Cryptol. EPrint Arch.}. \textbf{2021} pp. 1014 (2021)

\bibitem{hicks2015specs}Hicks, M., Sturton, C., King, S. \& Smith, J. SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs. {\em ASPLOS}. pp. 517-529 (2015)

\bibitem{bilzor2011security}Bilzor, M., Huffmire, T., Irvine, C. \& Levin, T. Security Checkers: Detecting processor malicious inclusions at runtime. {\em HOST}. (2011)

\bibitem{zhang2017scifinder}Zhang, R., Stanley, N., Griggs, C., Chi, A. \& Sturton, C. Identifying Security Critical Properties for the Dynamic Verification of a Processor. {\em ASPLOS}. pp. 541-554 (2017)

\bibitem{zhang2020transys}Zhang, R. \& Sturton, C. Transys: Leveraging Common Security Properties Across Hardware Designs. {\em Proceedings Of The Symposium On Security And Privacy (S\&P)}. (2020)

\bibitem{trippel2020ICAS}Trippel, T., Shin, K., Bush, K. \& Hicks, M. ICAS: an Extensible Framework for Estimating the Susceptibility of IC Layouts to Additive Trojans. {\em 2020 IEEE Symposium On Security And Privacy (SP)}. pp. 1742-1759 (2020)

\bibitem{Deutschbein2022JCEN}Deutschbein, C., Meza, A., Restuccia, F., Kastner, R. \& Sturton, C. Isadora: Automated Information Flow Property Generation for Hardware Security Verification. {\em Journal Of Cryptographic Engineering (JCEN)}. (2022)

\bibitem{zhang2021sidechannel}Zhang, T., Park, J., Tehranipoor, M. \& Farahmandi, F. PSC-TG: RTL Power Side-Channel Leakage Assessment with Test Pattern Generation. {\em 2021 58th ACM/IEEE Design Automation Conference (DAC)}. pp. 709-714 (2021)

\bibitem{torlak2014rosette}Torlak, E. \& Bodik, R. A Lightweight Symbolic Virtual Machine for Solver-Aided Host Languages. {\em Proceedings Of The 35th ACM SIGPLAN Conference On Programming Language Design And Implementation}. pp. 530-541 (2014), https://doi.org/10.1145/2594291.2594340

\bibitem{cha2012mayhem}Cha, S., Avgerinos, T., Rebert, A. \& Brumley, D. Unleashing Mayhem on Binary Code. {\em Proceedings Of The 2012 IEEE Symposium On Security And Privacy}. pp. 380-394 (2012)

\bibitem{bao2021symbolic}Bao, Q., Wang, Z., Li, X., Larus, J. \& Wu, D. Abacus: Precise side-channel analysis. {\em International Conference On Software Engineering (ICSE)}. pp. 797-809 (2021)

\bibitem{wang2017cached}Wang, S., Wang, P., Liu, X., Zhang, D. \& Wu, D. CacheD: Identifying cache-based timing channels in production software. {\em USENIX Security Symposium}. pp. 235-252 (2017)

\bibitem{wang2019identifying}Wang, S., Bao, Y., Liu, X., Wang, P., Zhang, D. \& Wu, D. Identifying Cache-Based Side Channels through Secret-Augmented Abstract Interpretation. {\em 28th USENIX Security Symposium (USENIX Security 19)}. pp. 657-674 (2019,8), https://www.usenix.org/conference/usenixsecurity19/presentation/wang-shuai

\bibitem{brotzman2019casym}Brotzman, R., Liu, S., Zhang, D., Tan, G. \& Kandemir, M. Casym: Cache aware symbolic execution for side channel detection and mitigation. {\em Symposium On Security And Privacy (SP)}. (2019)

\bibitem{guarnier2020spectector}Guarnieri, M., Köpf, B., Morales, J., Reineke, J. \& Sánchez, A. Spectector: Principled Detection of Speculative Information Flows. {\em 2020 IEEE Symposium On Security And Privacy (SP)}. pp. 1-19 (2020)

\bibitem{avgerinos2014automatic}Avgerinos, T., Cha, S., Rebert, A., Schwartz, E., Woo, M. \& Brumley, D. Automatic exploit generation. {\em Communications Of The ACM}. \textbf{57}, 74-84 (2014)

\bibitem{avgerinos2011automatic}Avgerinos, T., Hao, B. \& Brumley, D. Automatic exploit generation. {\em Network And Distributed System Security Symposium (NDSS)}. (2011)

\bibitem{renzelmann2012symdrive}Renzelmann, M., Kadav, A. \& Swift, M. SymDrive: Testing Drivers without Devices. {\em 10th USENIX Symposium On Operating Systems Design And Implementation}. (2012), https://www.usenix.org/conference/osdi12/technical-sessions/presentation/renzelmann

\bibitem{zhang2018end}Zhang, R., Deutschbein, C., Huang, P. \& Sturton, C. End-to-End Automated Exploit Generation for Validating the Security of Processor Designs. {\em Proceedings Of The International Symposium On Microarchitecture (MICRO)}. (2018)

\bibitem{Shen2018SymbolicEB}Shen, L., Mu, D., Cao, G., Qin, M., Blackstone, J. \& Kastner, R. Symbolic execution based test-patterns generation algorithm for hardware Trojan detection. {\em Comput. Secur.}. \textbf{78} pp. 267-280 (2018)

\bibitem{clarkson2010hyperproperties}Clarkson, M. \& Schneider, F. Hyperproperties. {\em J. Comput. Secur.}. \textbf{18}, 1157-1210 (2010,9), http://dl.acm.org/citation.cfm?id=1891823.1891830

\bibitem{Kozyri2022expressing}Kozyri, E., Chong, S. \& Myers, A. Expressing Information Flow Properties. {\em Foundations And Trends® In Privacy And Security}. \textbf{3}, 1-102 (2022), http://dx.doi.org/10.1561/3300000008

\bibitem{meza2022safety}Meza, A., Restuccia, F., Kastner, R. \& Oberg, J. Safety verification of third-party hardware modules via information flow tracking. {\em 1st Real-Time Intelligent Edge Computing Workshop (RAGE)}. (2022), https://kastner.ucsd.edu/wp-content/uploads/2022/08/admin/rage22-safety.pdf

\bibitem{Deutschbein2021Isadora}Deutschbein, C., Meza, A., Restuccia, F., Kastner, R. \& Sturton, C. Isadora: Automated Information Flow Property Generation for Hardware Designs. {\em Proceedings Of The Workshop On Attacks And Solutions In Hardware Security (ASHES)}. (2021)

\bibitem{ferraiuolo2017secverilog}Ferraiuolo, A., Xu, R., Zhang, D., Myers, A. \& Suh, G. Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis. {\em Proceedings Of The Twenty-Second International Conference On Architectural Support For Programming Languages And Operating Systems}. pp. 555-568 (2017), http://doi.acm.org/10.1145/3037697.3037739

\bibitem{ardeshiricham2019verisketch}Ardeshiricham, A., Takashima, Y., Gao, S. \& Kastner, R. VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties. {\em Proceedings Of The 2019 ACM SIGSAC Conference On Computer And Communications Security}. pp. 1623-1638 (2019)


\end{thebibliography}
