
#############################################################################
# Add Vivado library
#  Those files can be found in the Vivado installation directory (2022.1)
#############################################################################
# XPM library: partial
verific -work xpm -vhdl -lib ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd

# UNISIM library: partial
verific -work unisim -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VCOMP.vhd
verific -work unisim -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VPKG.vhd

##############################################################################
# The list of source files was generated from Vivado by a TCL command
#  report_compile_order -used_in synthesis -verbose   -file D:/compilation_order_synthesis.txt
# Note:
#   The output file was manually edited in order to be compatible with the Linty tools.
##############################################################################

# FrontPanelUSB
#    module component declaration
verific -vhdl -lib ./third-party-libraries/ip/opal_kelly/syn/okLibrary.vhd

# Xilinx IP
#    Top level module
verific -vhdl -lib ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/synth/system_fpasim_top_ila.vhd
verific -vhdl -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_ila/synth/fpasim_spi_device_select_ila.vhd
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_vio/synth/fpasim_spi_device_select_vio.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_frame/selectio_wiz_dac_frame.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac/selectio_wiz_dac.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_clk/selectio_wiz_dac_clk.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_sync/selectio_wiz_sync.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_adc/selectio_wiz_adc.v
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_top_vio_0/synth/fpasim_top_vio_0.v
verific -vhdl -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_top_ila_0/synth/fpasim_top_ila_0.vhd
verific -vhdl -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_regdecode_top_ila_1/synth/fpasim_regdecode_top_ila_1.vhd
verific -vhdl -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_regdecode_top_ila_0/synth/fpasim_regdecode_top_ila_0.vhd
verific -sv -lib ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0.v

# VHDL
#    Source files
verific -vhdl ./src/hdl/utils/pkg_utils.vhd
verific -vhdl ./src/hdl/fpasim/pkg_fpasim.vhd
verific -vhdl ./src/hdl/utils/math/sub_sfixed.vhd
verific -vhdl ./src/hdl/utils/others/pipeliner.vhd
verific -vhdl ./ip/xilinx/xpm/ram/tdpram.vhd
verific -vhdl ./src/hdl/utils/ram/ram_check.vhd
verific -vhdl ./src/hdl/utils/error/one_error_latch.vhd
verific -vhdl ./src/hdl/fpasim/amp_squid/core/amp_squid.vhd
verific -vhdl ./src/hdl/fpasim/amp_squid/amp_squid_top.vhd
verific -vhdl ./src/hdl/clocking/clocking_top.vhd
verific -vhdl ./ip/xilinx/xpm/cdc/single_bit_synchronizer.vhd
verific -vhdl ./src/hdl/fpasim/dac/core/dac_frame_generator.vhd
verific -vhdl ./src/hdl/utils/others/dynamic_shift_register.vhd
verific -vhdl ./src/hdl/fpasim/dac/dac_top.vhd
verific -vhdl ./src/hdl/utils/others/dynamic_shift_register_with_valid.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error.vhd
verific -vhdl ./src/hdl/io/pkg_io.vhd
verific -vhdl ./src/hdl/io/core/io_adc_single.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error.vhd
verific -vhdl ./src/hdl/io/core/io_adc.vhd
verific -vhdl ./src/hdl/io/core/io_dac_data_insert.vhd
verific -vhdl ./src/hdl/io/core/io_dac.vhd
verific -vhdl ./src/hdl/io/core/io_sync.vhd
verific -vhdl ./src/hdl/io/io_top.vhd
verific -vhdl ./src/hdl/utils/math/mult_add_sfixed.vhd
verific -vhdl ./src/hdl/utils/math/mult_sub_sfixed.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/pkg_regdecode.vhd
verific -vhdl ./src/hdl/fpasim/mux_squid/core/mux_squid.vhd
verific -vhdl ./src/hdl/fpasim/mux_squid/mux_squid_top.vhd
verific -vhdl ./src/hdl/utils/others/pipeliner_with_init.vhd
verific -vhdl ./src/hdl/spi/core/pkg_spi.vhd
verific -vhdl ./src/hdl/pkg_system_fpasim_debug.vhd
verific -vhdl ./src/hdl/fpasim/recording/recording_adc.vhd
verific -vhdl ./src/hdl/fpasim/recording/recording_top.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode_check_addr_range.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_wr_rd_ram_manager.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full_wr_count.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full_wr_count.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_rd_all.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_wr_rd.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording_fifo.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/usb/usb_opal_kelly.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full_wr_count.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full_wr_count.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse_wr_rd.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_rd.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_errors.vhd
verific -vhdl ./src/hdl/fpasim/regdecode/regdecode_top.vhd
verific -vhdl ./ip/xilinx/xpm/cdc/synchronous_reset_synchronizer.vhd
verific -vhdl ./src/hdl/utils/others/synchronous_reset_pulse.vhd
verific -vhdl ./src/hdl/reset/core/reset_io.vhd
verific -vhdl ./src/hdl/reset/reset_top.vhd
verific -vhdl ./ip/xilinx/xpm/ram/sdpram.vhd
verific -vhdl ./src/hdl/spi/core/spi_master_clock_gen.vhd
verific -vhdl ./src/hdl/spi/core/spi_master.vhd
verific -vhdl ./src/hdl/spi/core/spi_ads62p49.vhd
verific -vhdl ./src/hdl/spi/core/spi_amc7823.vhd
verific -vhdl ./src/hdl/spi/core/spi_cdce72010.vhd
verific -vhdl ./src/hdl/spi/core/spi_dac3283.vhd
verific -vhdl ./src/hdl/spi/core/spi_device_select.vhd
verific -vhdl ./src/hdl/utils/others/synchronizer.vhd
verific -vhdl ./src/hdl/spi/core/spi_io.vhd
verific -vhdl ./src/hdl/spi/spi_top.vhd
verific -vhdl ./src/hdl/fpasim/sync/core/sync_pulse_generator.vhd
verific -vhdl ./src/hdl/fpasim/sync/sync_top.vhd
verific -vhdl ./src/hdl/fpasim/adc/core/adc_bypass.vhd
verific -vhdl ./src/hdl/fpasim/adc/core/adc_shift.vhd
verific -vhdl ./src/hdl/fpasim/adc/adc_top.vhd
verific -vhdl ./src/hdl/fpasim/tes/core/tes_signalling_generator.vhd
verific -vhdl ./src/hdl/fpasim/tes/core/tes_signalling.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full.vhd
verific -vhdl ./src/hdl/utils/math/mult_add_ufixed.vhd
verific -vhdl ./src/hdl/fpasim/tes/core/tes_negative_output_detection.vhd
verific -vhdl ./src/hdl/fpasim/tes/core/tes_pulse_shape_manager.vhd
verific -vhdl ./src/hdl/fpasim/tes/tes_top.vhd
verific -vhdl ./src/hdl/fpasim/fpasim_top.vhd
verific -vhdl ./src/hdl/system_fpasim_top.vhd
