command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4316727	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_wsr_1.c								
ANR	4316728	Function	gen_wsr	1:0:0:1658							
ANR	4316729	FunctionDef	"gen_wsr (DisasContext * dc , uint32_t sr , TCGv_i32 s)"		4316728	0					
ANR	4316730	CompoundStatement		3:0:64:1658	4316728	0					
ANR	4316731	Statement	static	5:4:71:76	4316728	0	True				
ANR	4316732	Statement	void	5:11:78:81	4316728	1	True				
ANR	4316733	Statement	(	5:16:83:83	4316728	2	True				
ANR	4316734	Statement	*	5:17:84:84	4316728	3	True				
ANR	4316735	Statement	const	5:19:86:90	4316728	4	True				
ANR	4316736	Statement	wsr_handler	5:25:92:102	4316728	5	True				
ANR	4316737	Statement	[	5:36:103:103	4316728	6	True				
ANR	4316738	Statement	256	5:37:104:106	4316728	7	True				
ANR	4316739	Statement	]	5:40:107:107	4316728	8	True				
ANR	4316740	Statement	)	5:41:108:108	4316728	9	True				
ANR	4316741	Statement	(	5:42:109:109	4316728	10	True				
ANR	4316742	Statement	DisasContext	5:43:110:121	4316728	11	True				
ANR	4316743	Statement	*	5:56:123:123	4316728	12	True				
ANR	4316744	Statement	dc	5:57:124:125	4316728	13	True				
ANR	4316745	Statement	","	5:59:126:126	4316728	14	True				
ANR	4316746	Statement	uint32_t	7:12:141:148	4316728	15	True				
ANR	4316747	Statement	sr	7:21:150:151	4316728	16	True				
ANR	4316748	Statement	","	7:23:152:152	4316728	17	True				
ANR	4316749	Statement	TCGv_i32	7:25:154:161	4316728	18	True				
ANR	4316750	Statement	v	7:34:163:163	4316728	19	True				
ANR	4316751	Statement	)	7:35:164:164	4316728	20	True				
ANR	4316752	Statement	=	7:37:166:166	4316728	21	True				
ANR	4316753	CompoundStatement		5:39:103:103	4316728	22					
ANR	4316754	Statement	[	9:8:179:179	4316728	0	True				
ANR	4316755	Statement	LBEG	9:9:180:183	4316728	1	True				
ANR	4316756	Statement	]	9:13:184:184	4316728	2	True				
ANR	4316757	Statement	=	9:15:186:186	4316728	3	True				
ANR	4316758	Statement	gen_wsr_lbeg	9:17:188:199	4316728	4	True				
ANR	4316759	Statement	","	9:29:200:200	4316728	5	True				
ANR	4316760	Statement	[	11:8:211:211	4316728	6	True				
ANR	4316761	Statement	LEND	11:9:212:215	4316728	7	True				
ANR	4316762	Statement	]	11:13:216:216	4316728	8	True				
ANR	4316763	Statement	=	11:15:218:218	4316728	9	True				
ANR	4316764	Statement	gen_wsr_lend	11:17:220:231	4316728	10	True				
ANR	4316765	Statement	","	11:29:232:232	4316728	11	True				
ANR	4316766	Statement	[	13:8:243:243	4316728	12	True				
ANR	4316767	Statement	SAR	13:9:244:246	4316728	13	True				
ANR	4316768	Statement	]	13:12:247:247	4316728	14	True				
ANR	4316769	Statement	=	13:14:249:249	4316728	15	True				
ANR	4316770	Statement	gen_wsr_sar	13:16:251:261	4316728	16	True				
ANR	4316771	Statement	","	13:27:262:262	4316728	17	True				
ANR	4316772	Statement	[	15:8:273:273	4316728	18	True				
ANR	4316773	Statement	BR	15:9:274:275	4316728	19	True				
ANR	4316774	Statement	]	15:11:276:276	4316728	20	True				
ANR	4316775	Statement	=	15:13:278:278	4316728	21	True				
ANR	4316776	Statement	gen_wsr_br	15:15:280:289	4316728	22	True				
ANR	4316777	Statement	","	15:25:290:290	4316728	23	True				
ANR	4316778	Statement	[	17:8:301:301	4316728	24	True				
ANR	4316779	Statement	LITBASE	17:9:302:308	4316728	25	True				
ANR	4316780	Statement	]	17:16:309:309	4316728	26	True				
ANR	4316781	Statement	=	17:18:311:311	4316728	27	True				
ANR	4316782	Statement	gen_wsr_litbase	17:20:313:327	4316728	28	True				
ANR	4316783	Statement	","	17:35:328:328	4316728	29	True				
ANR	4316784	Statement	[	19:8:339:339	4316728	30	True				
ANR	4316785	Statement	ACCHI	19:9:340:344	4316728	31	True				
ANR	4316786	Statement	]	19:14:345:345	4316728	32	True				
ANR	4316787	Statement	=	19:16:347:347	4316728	33	True				
ANR	4316788	Statement	gen_wsr_acchi	19:18:349:361	4316728	34	True				
ANR	4316789	Statement	","	19:31:362:362	4316728	35	True				
ANR	4316790	Statement	[	21:8:373:373	4316728	36	True				
ANR	4316791	Statement	WINDOW_BASE	21:9:374:384	4316728	37	True				
ANR	4316792	Statement	]	21:20:385:385	4316728	38	True				
ANR	4316793	Statement	=	21:22:387:387	4316728	39	True				
ANR	4316794	Statement	gen_wsr_windowbase	21:24:389:406	4316728	40	True				
ANR	4316795	Statement	","	21:42:407:407	4316728	41	True				
ANR	4316796	Statement	[	23:8:418:418	4316728	42	True				
ANR	4316797	Statement	WINDOW_START	23:9:419:430	4316728	43	True				
ANR	4316798	Statement	]	23:21:431:431	4316728	44	True				
ANR	4316799	Statement	=	23:23:433:433	4316728	45	True				
ANR	4316800	Statement	gen_wsr_windowstart	23:25:435:453	4316728	46	True				
ANR	4316801	Statement	","	23:44:454:454	4316728	47	True				
ANR	4316802	Statement	[	25:8:465:465	4316728	48	True				
ANR	4316803	Statement	PTEVADDR	25:9:466:473	4316728	49	True				
ANR	4316804	Statement	]	25:17:474:474	4316728	50	True				
ANR	4316805	Statement	=	25:19:476:476	4316728	51	True				
ANR	4316806	Statement	gen_wsr_ptevaddr	25:21:478:493	4316728	52	True				
ANR	4316807	Statement	","	25:37:494:494	4316728	53	True				
ANR	4316808	Statement	[	27:8:505:505	4316728	54	True				
ANR	4316809	Statement	RASID	27:9:506:510	4316728	55	True				
ANR	4316810	Statement	]	27:14:511:511	4316728	56	True				
ANR	4316811	Statement	=	27:16:513:513	4316728	57	True				
ANR	4316812	Statement	gen_wsr_rasid	27:18:515:527	4316728	58	True				
ANR	4316813	Statement	","	27:31:528:528	4316728	59	True				
ANR	4316814	Statement	[	29:8:539:539	4316728	60	True				
ANR	4316815	Statement	ITLBCFG	29:9:540:546	4316728	61	True				
ANR	4316816	Statement	]	29:16:547:547	4316728	62	True				
ANR	4316817	Statement	=	29:18:549:549	4316728	63	True				
ANR	4316818	Statement	gen_wsr_tlbcfg	29:20:551:564	4316728	64	True				
ANR	4316819	Statement	","	29:34:565:565	4316728	65	True				
ANR	4316820	Statement	[	31:8:576:576	4316728	66	True				
ANR	4316821	Statement	DTLBCFG	31:9:577:583	4316728	67	True				
ANR	4316822	Statement	]	31:16:584:584	4316728	68	True				
ANR	4316823	Statement	=	31:18:586:586	4316728	69	True				
ANR	4316824	Statement	gen_wsr_tlbcfg	31:20:588:601	4316728	70	True				
ANR	4316825	Statement	","	31:34:602:602	4316728	71	True				
ANR	4316826	Statement	[	33:8:613:613	4316728	72	True				
ANR	4316827	Statement	IBREAKENABLE	33:9:614:625	4316728	73	True				
ANR	4316828	Statement	]	33:21:626:626	4316728	74	True				
ANR	4316829	Statement	=	33:23:628:628	4316728	75	True				
ANR	4316830	Statement	gen_wsr_ibreakenable	33:25:630:649	4316728	76	True				
ANR	4316831	Statement	","	33:45:650:650	4316728	77	True				
ANR	4316832	Statement	[	35:8:661:661	4316728	78	True				
ANR	4316833	Statement	ATOMCTL	35:9:662:668	4316728	79	True				
ANR	4316834	Statement	]	35:16:669:669	4316728	80	True				
ANR	4316835	Statement	=	35:18:671:671	4316728	81	True				
ANR	4316836	Statement	gen_wsr_atomctl	35:20:673:687	4316728	82	True				
ANR	4316837	Statement	","	35:35:688:688	4316728	83	True				
ANR	4316838	Statement	[	37:8:699:699	4316728	84	True				
ANR	4316839	Statement	IBREAKA	37:9:700:706	4316728	85	True				
ANR	4316840	Statement	]	37:16:707:707	4316728	86	True				
ANR	4316841	Statement	=	37:18:709:709	4316728	87	True				
ANR	4316842	Statement	gen_wsr_ibreaka	37:20:711:725	4316728	88	True				
ANR	4316843	Statement	","	37:35:726:726	4316728	89	True				
ANR	4316844	Statement	[	39:8:737:737	4316728	90	True				
ANR	4316845	Statement	IBREAKA	39:9:738:744	4316728	91	True				
ANR	4316846	Statement	+	39:17:746:746	4316728	92	True				
ANR	4316847	Statement	1	39:19:748:748	4316728	93	True				
ANR	4316848	Statement	]	39:20:749:749	4316728	94	True				
ANR	4316849	Statement	=	39:22:751:751	4316728	95	True				
ANR	4316850	Statement	gen_wsr_ibreaka	39:24:753:767	4316728	96	True				
ANR	4316851	Statement	","	39:39:768:768	4316728	97	True				
ANR	4316852	Statement	[	41:8:779:779	4316728	98	True				
ANR	4316853	Statement	DBREAKA	41:9:780:786	4316728	99	True				
ANR	4316854	Statement	]	41:16:787:787	4316728	100	True				
ANR	4316855	Statement	=	41:18:789:789	4316728	101	True				
ANR	4316856	Statement	gen_wsr_dbreaka	41:20:791:805	4316728	102	True				
ANR	4316857	Statement	","	41:35:806:806	4316728	103	True				
ANR	4316858	Statement	[	43:8:817:817	4316728	104	True				
ANR	4316859	Statement	DBREAKA	43:9:818:824	4316728	105	True				
ANR	4316860	Statement	+	43:17:826:826	4316728	106	True				
ANR	4316861	Statement	1	43:19:828:828	4316728	107	True				
ANR	4316862	Statement	]	43:20:829:829	4316728	108	True				
ANR	4316863	Statement	=	43:22:831:831	4316728	109	True				
ANR	4316864	Statement	gen_wsr_dbreaka	43:24:833:847	4316728	110	True				
ANR	4316865	Statement	","	43:39:848:848	4316728	111	True				
ANR	4316866	Statement	[	45:8:859:859	4316728	112	True				
ANR	4316867	Statement	DBREAKC	45:9:860:866	4316728	113	True				
ANR	4316868	Statement	]	45:16:867:867	4316728	114	True				
ANR	4316869	Statement	=	45:18:869:869	4316728	115	True				
ANR	4316870	Statement	gen_wsr_dbreakc	45:20:871:885	4316728	116	True				
ANR	4316871	Statement	","	45:35:886:886	4316728	117	True				
ANR	4316872	Statement	[	47:8:897:897	4316728	118	True				
ANR	4316873	Statement	DBREAKC	47:9:898:904	4316728	119	True				
ANR	4316874	Statement	+	47:17:906:906	4316728	120	True				
ANR	4316875	Statement	1	47:19:908:908	4316728	121	True				
ANR	4316876	Statement	]	47:20:909:909	4316728	122	True				
ANR	4316877	Statement	=	47:22:911:911	4316728	123	True				
ANR	4316878	Statement	gen_wsr_dbreakc	47:24:913:927	4316728	124	True				
ANR	4316879	Statement	","	47:39:928:928	4316728	125	True				
ANR	4316880	Statement	[	49:8:939:939	4316728	126	True				
ANR	4316881	Statement	CPENABLE	49:9:940:947	4316728	127	True				
ANR	4316882	Statement	]	49:17:948:948	4316728	128	True				
ANR	4316883	Statement	=	49:19:950:950	4316728	129	True				
ANR	4316884	Statement	gen_wsr_cpenable	49:21:952:967	4316728	130	True				
ANR	4316885	Statement	","	49:37:968:968	4316728	131	True				
ANR	4316886	Statement	[	51:8:979:979	4316728	132	True				
ANR	4316887	Statement	INTSET	51:9:980:985	4316728	133	True				
ANR	4316888	Statement	]	51:15:986:986	4316728	134	True				
ANR	4316889	Statement	=	51:17:988:988	4316728	135	True				
ANR	4316890	Statement	gen_wsr_intset	51:19:990:1003	4316728	136	True				
ANR	4316891	Statement	","	51:33:1004:1004	4316728	137	True				
ANR	4316892	Statement	[	53:8:1015:1015	4316728	138	True				
ANR	4316893	Statement	INTCLEAR	53:9:1016:1023	4316728	139	True				
ANR	4316894	Statement	]	53:17:1024:1024	4316728	140	True				
ANR	4316895	Statement	=	53:19:1026:1026	4316728	141	True				
ANR	4316896	Statement	gen_wsr_intclear	53:21:1028:1043	4316728	142	True				
ANR	4316897	Statement	","	53:37:1044:1044	4316728	143	True				
ANR	4316898	Statement	[	55:8:1055:1055	4316728	144	True				
ANR	4316899	Statement	INTENABLE	55:9:1056:1064	4316728	145	True				
ANR	4316900	Statement	]	55:18:1065:1065	4316728	146	True				
ANR	4316901	Statement	=	55:20:1067:1067	4316728	147	True				
ANR	4316902	Statement	gen_wsr_intenable	55:22:1069:1085	4316728	148	True				
ANR	4316903	Statement	","	55:39:1086:1086	4316728	149	True				
ANR	4316904	Statement	[	57:8:1097:1097	4316728	150	True				
ANR	4316905	Statement	PS	57:9:1098:1099	4316728	151	True				
ANR	4316906	Statement	]	57:11:1100:1100	4316728	152	True				
ANR	4316907	Statement	=	57:13:1102:1102	4316728	153	True				
ANR	4316908	Statement	gen_wsr_ps	57:15:1104:1113	4316728	154	True				
ANR	4316909	Statement	","	57:25:1114:1114	4316728	155	True				
ANR	4316910	Statement	[	59:8:1125:1125	4316728	156	True				
ANR	4316911	Statement	DEBUGCAUSE	59:9:1126:1135	4316728	157	True				
ANR	4316912	Statement	]	59:19:1136:1136	4316728	158	True				
ANR	4316913	Statement	=	59:21:1138:1138	4316728	159	True				
ANR	4316914	Statement	gen_wsr_debugcause	59:23:1140:1157	4316728	160	True				
ANR	4316915	Statement	","	59:41:1158:1158	4316728	161	True				
ANR	4316916	Statement	[	61:8:1169:1169	4316728	162	True				
ANR	4316917	Statement	PRID	61:9:1170:1173	4316728	163	True				
ANR	4316918	Statement	]	61:13:1174:1174	4316728	164	True				
ANR	4316919	Statement	=	61:15:1176:1176	4316728	165	True				
ANR	4316920	Statement	gen_wsr_prid	61:17:1178:1189	4316728	166	True				
ANR	4316921	Statement	","	61:29:1190:1190	4316728	167	True				
ANR	4316922	Statement	[	63:8:1201:1201	4316728	168	True				
ANR	4316923	Statement	ICOUNT	63:9:1202:1207	4316728	169	True				
ANR	4316924	Statement	]	63:15:1208:1208	4316728	170	True				
ANR	4316925	Statement	=	63:17:1210:1210	4316728	171	True				
ANR	4316926	Statement	gen_wsr_icount	63:19:1212:1225	4316728	172	True				
ANR	4316927	Statement	","	63:33:1226:1226	4316728	173	True				
ANR	4316928	Statement	[	65:8:1237:1237	4316728	174	True				
ANR	4316929	Statement	ICOUNTLEVEL	65:9:1238:1248	4316728	175	True				
ANR	4316930	Statement	]	65:20:1249:1249	4316728	176	True				
ANR	4316931	Statement	=	65:22:1251:1251	4316728	177	True				
ANR	4316932	Statement	gen_wsr_icountlevel	65:24:1253:1271	4316728	178	True				
ANR	4316933	Statement	","	65:43:1272:1272	4316728	179	True				
ANR	4316934	Statement	[	67:8:1283:1283	4316728	180	True				
ANR	4316935	Statement	CCOMPARE	67:9:1284:1291	4316728	181	True				
ANR	4316936	Statement	]	67:17:1292:1292	4316728	182	True				
ANR	4316937	Statement	=	67:19:1294:1294	4316728	183	True				
ANR	4316938	Statement	gen_wsr_ccompare	67:21:1296:1311	4316728	184	True				
ANR	4316939	Statement	","	67:37:1312:1312	4316728	185	True				
ANR	4316940	Statement	[	69:8:1323:1323	4316728	186	True				
ANR	4316941	Statement	CCOMPARE	69:9:1324:1331	4316728	187	True				
ANR	4316942	Statement	+	69:18:1333:1333	4316728	188	True				
ANR	4316943	Statement	1	69:20:1335:1335	4316728	189	True				
ANR	4316944	Statement	]	69:21:1336:1336	4316728	190	True				
ANR	4316945	Statement	=	69:23:1338:1338	4316728	191	True				
ANR	4316946	Statement	gen_wsr_ccompare	69:25:1340:1355	4316728	192	True				
ANR	4316947	Statement	","	69:41:1356:1356	4316728	193	True				
ANR	4316948	Statement	[	71:8:1367:1367	4316728	194	True				
ANR	4316949	Statement	CCOMPARE	71:9:1368:1375	4316728	195	True				
ANR	4316950	Statement	+	71:18:1377:1377	4316728	196	True				
ANR	4316951	Statement	2	71:20:1379:1379	4316728	197	True				
ANR	4316952	Statement	]	71:21:1380:1380	4316728	198	True				
ANR	4316953	Statement	=	71:23:1382:1382	4316728	199	True				
ANR	4316954	Statement	gen_wsr_ccompare	71:25:1384:1399	4316728	200	True				
ANR	4316955	Statement	","	71:41:1400:1400	4316728	201	True				
ANR	4316956	ExpressionStatement		73:5:1408:1408	4316728	23	True				
ANR	4316957	IfStatement	if ( sregnames [ sr ] )		4316728	24					
ANR	4316958	Condition	sregnames [ sr ]	77:8:1421:1433	4316728	0	True				
ANR	4316959	ArrayIndexing	sregnames [ sr ]		4316728	0					
ANR	4316960	Identifier	sregnames		4316728	0					
ANR	4316961	Identifier	sr		4316728	1					
ANR	4316962	CompoundStatement		75:23:1371:1371	4316728	1					
ANR	4316963	IfStatement	if ( wsr_handler [ sr ] )		4316728	0					
ANR	4316964	Condition	wsr_handler [ sr ]	79:12:1451:1465	4316728	0	True				
ANR	4316965	ArrayIndexing	wsr_handler [ sr ]		4316728	0					
ANR	4316966	Identifier	wsr_handler		4316728	0					
ANR	4316967	Identifier	sr		4316728	1					
ANR	4316968	CompoundStatement		77:29:1403:1403	4316728	1					
ANR	4316969	ExpressionStatement	"wsr_handler [ sr ] ( dc , sr , s )"	81:12:1483:1509	4316728	0	True				
ANR	4316970	CallExpression	"wsr_handler [ sr ] ( dc , sr , s )"		4316728	0					
ANR	4316971	Callee	wsr_handler [ sr ]		4316728	0					
ANR	4316972	ArrayIndexing	wsr_handler [ sr ]		4316728	0					
ANR	4316973	Identifier	wsr_handler		4316728	0					
ANR	4316974	Identifier	sr		4316728	1					
ANR	4316975	ArgumentList	dc		4316728	1					
ANR	4316976	Argument	dc		4316728	0					
ANR	4316977	Identifier	dc		4316728	0					
ANR	4316978	Argument	sr		4316728	1					
ANR	4316979	Identifier	sr		4316728	0					
ANR	4316980	Argument	s		4316728	2					
ANR	4316981	Identifier	s		4316728	0					
ANR	4316982	ElseStatement	else		4316728	0					
ANR	4316983	CompoundStatement		81:15:1462:1462	4316728	0					
ANR	4316984	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ sr ] , s )"	85:12:1542:1572	4316728	0	True				
ANR	4316985	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ sr ] , s )"		4316728	0					
ANR	4316986	Callee	tcg_gen_mov_i32		4316728	0					
ANR	4316987	Identifier	tcg_gen_mov_i32		4316728	0					
ANR	4316988	ArgumentList	cpu_SR [ sr ]		4316728	1					
ANR	4316989	Argument	cpu_SR [ sr ]		4316728	0					
ANR	4316990	ArrayIndexing	cpu_SR [ sr ]		4316728	0					
ANR	4316991	Identifier	cpu_SR		4316728	0					
ANR	4316992	Identifier	sr		4316728	1					
ANR	4316993	Argument	s		4316728	1					
ANR	4316994	Identifier	s		4316728	0					
ANR	4316995	ElseStatement	else		4316728	0					
ANR	4316996	CompoundStatement		87:11:1532:1532	4316728	0					
ANR	4316997	ExpressionStatement	"qemu_log ( ""WSR %d not implemented, "" , sr )"	91:8:1608:1648	4316728	0	True				
ANR	4316998	CallExpression	"qemu_log ( ""WSR %d not implemented, "" , sr )"		4316728	0					
ANR	4316999	Callee	qemu_log		4316728	0					
ANR	4317000	Identifier	qemu_log		4316728	0					
ANR	4317001	ArgumentList	"""WSR %d not implemented, """		4316728	1					
ANR	4317002	Argument	"""WSR %d not implemented, """		4316728	0					
ANR	4317003	PrimaryExpression	"""WSR %d not implemented, """		4316728	0					
ANR	4317004	Argument	sr		4316728	1					
ANR	4317005	Identifier	sr		4316728	0					
ANR	4317006	ReturnType	static void		4316728	1					
ANR	4317007	Identifier	gen_wsr		4316728	2					
ANR	4317008	ParameterList	"DisasContext * dc , uint32_t sr , TCGv_i32 s"		4316728	3					
ANR	4317009	Parameter	DisasContext * dc	1:20:20:35	4316728	0	True				
ANR	4317010	ParameterType	DisasContext *		4316728	0					
ANR	4317011	Identifier	dc		4316728	1					
ANR	4317012	Parameter	uint32_t sr	1:38:38:48	4316728	1	True				
ANR	4317013	ParameterType	uint32_t		4316728	0					
ANR	4317014	Identifier	sr		4316728	1					
ANR	4317015	Parameter	TCGv_i32 s	1:51:51:60	4316728	2	True				
ANR	4317016	ParameterType	TCGv_i32		4316728	0					
ANR	4317017	Identifier	s		4316728	1					
ANR	4317018	CFGEntryNode	ENTRY		4316728		True				
ANR	4317019	CFGExitNode	EXIT		4316728		True				
ANR	4317020	Symbol	wsr_handler		4316728						
ANR	4317021	Symbol	s		4316728						
ANR	4317022	Symbol	* cpu_SR		4316728						
ANR	4317023	Symbol	* sr		4316728						
ANR	4317024	Symbol	cpu_SR		4316728						
ANR	4317025	Symbol	* sregnames		4316728						
ANR	4317026	Symbol	* wsr_handler		4316728						
ANR	4317027	Symbol	dc		4316728						
ANR	4317028	Symbol	sr		4316728						
ANR	4317029	Symbol	sregnames		4316728						
