// Seed: 1363004993
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wire id_7,
    input uwire id_8,
    output uwire id_9
    , id_12,
    output wire id_10
);
  assign id_10 = -1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd91
) (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 _id_3
);
  logic ["" &  -1 : id_3] id_5;
  id_6 :
  assert property (@(posedge id_3 - -1 & id_3 & id_5 - 1) -1)
  else assume (id_6 - id_3);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  parameter id_7 = 1;
endmodule
