

================================================================
== Vitis HLS Report for 'conv_fprop1'
================================================================
* Date:           Wed Mar 12 17:42:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_conv_fprop1_Pipeline_1_fu_241                                |conv_fprop1_Pipeline_1                                |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248  |conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop1_Pipeline_VITIS_LOOP_132_3_fu_263                 |conv_fprop1_Pipeline_VITIS_LOOP_132_3                 |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_118_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_79_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      514|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    81|     6960|     9089|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      321|    -|
|Register             |        -|     -|     4219|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    82|    11179|     9924|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     8|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_fprop1_Pipeline_1_fu_241                                |conv_fprop1_Pipeline_1                                |        0|   0|    13|    86|    0|
    |grp_conv_fprop1_Pipeline_VITIS_LOOP_132_3_fu_263                 |conv_fprop1_Pipeline_VITIS_LOOP_132_3                 |        0|  58|  4653|  5251|    0|
    |grp_conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248  |conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        0|  13|  1283|  2959|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U34                           |dadddsub_64ns_64ns_64_8_full_dsp_1                    |        0|   3|   685|   635|    0|
    |mul_10s_10s_10_1_1_U37                                           |mul_10s_10s_10_1_1                                    |        0|   0|     0|    62|    0|
    |mul_31ns_31ns_62_2_1_U35                                         |mul_31ns_31ns_62_2_1                                  |        0|   4|   161|    47|    0|
    |mul_32s_32s_32_2_1_U36                                           |mul_32s_32s_32_2_1                                    |        0|   3|   165|    49|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |        0|  81|  6960|  9089|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_11s_11s_11ns_11_4_1_U38  |mac_muladd_11s_11s_11ns_11_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln115_fu_318_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln118_fu_401_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln79_fu_439_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln81_fu_467_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln91_fu_482_p2               |         +|   0|  0|  17|          10|          10|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_859                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_862                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_call_state4   |       and|   0|  0|   2|           1|           1|
    |empty_19_fu_352_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_20_fu_366_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_297_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln115_fu_313_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln118_fu_396_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln79_fu_434_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln81_fu_462_p2              |      icmp|   0|  0|  39|          32|          32|
    |c1_conv_layer_map_common_we0     |        or|   0|  0|   2|           1|           1|
    |smax1_fu_372_p3                  |    select|   0|  0|  31|           1|          31|
    |smax_fu_358_p3                   |    select|   0|  0|  31|           1|          31|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 514|         365|         212|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  145|         29|    1|         29|
    |c1_conv_layer_map_common_address0        |   14|          3|   10|         30|
    |c1_conv_layer_map_common_address0_local  |   14|          3|   10|         30|
    |c1_conv_layer_map_common_ce0             |   14|          3|    1|          3|
    |c1_conv_layer_map_common_d0              |    9|          2|   64|        128|
    |c1_conv_layer_map_common_we0             |    9|          2|    1|          2|
    |grp_fu_274_ce                            |   20|          4|    1|          4|
    |grp_fu_274_opcode                        |   20|          4|    2|          8|
    |grp_fu_274_p0                            |   20|          4|   64|        256|
    |grp_fu_274_p1                            |   20|          4|   64|        256|
    |i_1_reg_219                              |    9|          2|   31|         62|
    |i_fu_106                                 |    9|          2|   31|         62|
    |j_1_reg_230                              |    9|          2|   31|         62|
    |j_reg_208                                |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  321|         66|  342|        994|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                     |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |add28_i_reg_731                                                               |    64|   0|    64|          0|
    |add_ln115_reg_574                                                             |    31|   0|    31|          0|
    |add_ln118_reg_633                                                             |    31|   0|    31|          0|
    |add_ln79_reg_685                                                              |    31|   0|    31|          0|
    |add_ln81_reg_703                                                              |    31|   0|    31|          0|
    |ap_CS_fsm                                                                     |    28|   0|    28|          0|
    |c1_conv_layer_kernel_load_reg_677                                             |  3200|   0|  3200|          0|
    |c1_conv_layer_kernel_w_read_reg_594                                           |    32|   0|    32|          0|
    |c1_conv_layer_map_b_load_reg_736                                              |    64|   0|    64|          0|
    |c1_conv_layer_map_common_addr_reg_713                                         |    10|   0|    10|          0|
    |c1_conv_layer_map_common_load_reg_718                                         |    64|   0|    64|          0|
    |c1_conv_layer_map_count_read_reg_552                                          |    32|   0|    32|          0|
    |c1_conv_layer_map_h_read_reg_534                                              |    32|   0|    32|          0|
    |c1_conv_layer_map_w_read_reg_528                                              |    32|   0|    32|          0|
    |empty_18_reg_566                                                              |    11|   0|    11|          0|
    |empty_21_reg_695                                                              |    10|   0|    10|          0|
    |empty_22_reg_741                                                              |    64|   0|    64|          0|
    |empty_reg_557                                                                 |     1|   0|     1|          0|
    |grp_conv_fprop1_Pipeline_1_fu_241_ap_start_reg                                |     1|   0|     1|          0|
    |grp_conv_fprop1_Pipeline_VITIS_LOOP_132_3_fu_263_ap_start_reg                 |     1|   0|     1|          0|
    |grp_conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg  |     1|   0|     1|          0|
    |i_1_reg_219                                                                   |    31|   0|    31|          0|
    |i_fu_106                                                                      |    31|   0|    31|          0|
    |input_layer_map_count_read_reg_561                                            |    32|   0|    32|          0|
    |j_1_reg_230                                                                   |    31|   0|    31|          0|
    |j_reg_208                                                                     |    31|   0|    31|          0|
    |mul_ln127_reg_625                                                             |    62|   0|    62|          0|
    |pconnection_load_reg_668                                                      |     1|   0|     1|          0|
    |size_reg_545                                                                  |    32|   0|    32|          0|
    |smax1_reg_605                                                                 |    31|   0|    31|          0|
    |smax_reg_600                                                                  |    31|   0|    31|          0|
    |tmp_1_reg_663                                                                 |     7|   0|    17|         10|
    |tmp_reg_584                                                                   |     7|   0|    17|         10|
    |trunc_ln115_2_reg_589                                                         |    11|   0|    11|          0|
    |trunc_ln115_reg_540                                                           |    10|   0|    10|          0|
    |trunc_ln118_reg_638                                                           |     7|   0|     7|          0|
    |trunc_ln79_1_reg_620                                                          |    17|   0|    17|          0|
    |trunc_ln79_2_reg_690                                                          |    17|   0|    17|          0|
    |trunc_ln81_reg_708                                                            |    17|   0|    17|          0|
    |zext_ln115_reg_579                                                            |    31|   0|    64|         33|
    |zext_ln121_reg_653                                                            |    11|   0|    64|         53|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                         |  4219|   0|  4325|        106|
    +------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_ce                              |   in|     1|  ap_ctrl_hs|                 conv_fprop1|  return value|
|ap_core                            |   in|     8|     ap_none|                     ap_core|        scalar|
|ap_part                            |   in|     8|     ap_none|                     ap_part|        scalar|
|ap_parent                          |   in|     8|     ap_none|                   ap_parent|        scalar|
|input_layer_map_w                  |   in|    32|     ap_none|           input_layer_map_w|       pointer|
|input_layer_map_h                  |   in|    32|     ap_none|           input_layer_map_h|       pointer|
|input_layer_map_count              |   in|    32|     ap_none|       input_layer_map_count|       pointer|
|input_layer_map_data_address0      |  out|    17|   ap_memory|        input_layer_map_data|         array|
|input_layer_map_data_ce0           |  out|     1|   ap_memory|        input_layer_map_data|         array|
|input_layer_map_data_q0            |   in|    64|   ap_memory|        input_layer_map_data|         array|
|input_layer_map_error_address0     |  out|    17|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_ce0          |  out|     1|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_we0          |  out|     1|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_d0           |  out|    64|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_q0           |   in|    64|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_address1     |  out|    17|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_ce1          |  out|     1|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_we1          |  out|     1|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_d1           |  out|    64|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_error_q1           |   in|    64|   ap_memory|       input_layer_map_error|         array|
|input_layer_map_b_address0         |  out|     7|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_ce0              |  out|     1|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_we0              |  out|     1|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_d0               |  out|    64|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_q0               |   in|    64|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_address1         |  out|     7|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_ce1              |  out|     1|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_we1              |  out|     1|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_d1               |  out|    64|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_b_q1               |   in|    64|   ap_memory|           input_layer_map_b|         array|
|input_layer_map_db_address0        |  out|     7|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_ce0             |  out|     1|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_we0             |  out|     1|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_d0              |  out|    64|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_q0              |   in|    64|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_address1        |  out|     7|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_ce1             |  out|     1|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_we1             |  out|     1|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_d1              |  out|    64|   ap_memory|          input_layer_map_db|         array|
|input_layer_map_db_q1              |   in|    64|   ap_memory|          input_layer_map_db|         array|
|input_layer_kernel_w               |   in|    32|     ap_none|        input_layer_kernel_w|       pointer|
|input_layer_kernel_h               |   in|    32|     ap_none|        input_layer_kernel_h|       pointer|
|input_layer_kernel_count           |   in|    32|     ap_none|    input_layer_kernel_count|       pointer|
|input_layer_kernel_address0        |  out|    11|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_ce0             |  out|     1|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_we0             |  out|     1|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_d0              |  out|  3200|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_q0              |   in|  3200|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_address1        |  out|    11|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_ce1             |  out|     1|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_we1             |  out|     1|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_d1              |  out|  3200|   ap_memory|          input_layer_kernel|         array|
|input_layer_kernel_q1              |   in|  3200|   ap_memory|          input_layer_kernel|         array|
|input_layer_map_common_address0    |  out|    10|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_ce0         |  out|     1|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_we0         |  out|     1|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_d0          |  out|    64|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_q0          |   in|    64|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_address1    |  out|    10|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_ce1         |  out|     1|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_we1         |  out|     1|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_d1          |  out|    64|   ap_memory|      input_layer_map_common|         array|
|input_layer_map_common_q1          |   in|    64|   ap_memory|      input_layer_map_common|         array|
|c1_conv_layer_map_w                |   in|    32|     ap_none|         c1_conv_layer_map_w|       pointer|
|c1_conv_layer_map_h                |   in|    32|     ap_none|         c1_conv_layer_map_h|       pointer|
|c1_conv_layer_map_count            |   in|    32|     ap_none|     c1_conv_layer_map_count|       pointer|
|c1_conv_layer_map_data_address0    |  out|    17|   ap_memory|      c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_ce0         |  out|     1|   ap_memory|      c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_we0         |  out|     1|   ap_memory|      c1_conv_layer_map_data|         array|
|c1_conv_layer_map_data_d0          |  out|    64|   ap_memory|      c1_conv_layer_map_data|         array|
|c1_conv_layer_map_error_address0   |  out|    17|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_ce0        |  out|     1|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_we0        |  out|     1|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_d0         |  out|    64|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_q0         |   in|    64|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_address1   |  out|    17|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_ce1        |  out|     1|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_we1        |  out|     1|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_d1         |  out|    64|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_error_q1         |   in|    64|   ap_memory|     c1_conv_layer_map_error|         array|
|c1_conv_layer_map_b_address0       |  out|     7|   ap_memory|         c1_conv_layer_map_b|         array|
|c1_conv_layer_map_b_ce0            |  out|     1|   ap_memory|         c1_conv_layer_map_b|         array|
|c1_conv_layer_map_b_q0             |   in|    64|   ap_memory|         c1_conv_layer_map_b|         array|
|c1_conv_layer_map_db_address0      |  out|     7|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_ce0           |  out|     1|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_we0           |  out|     1|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_d0            |  out|    64|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_q0            |   in|    64|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_address1      |  out|     7|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_ce1           |  out|     1|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_we1           |  out|     1|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_d1            |  out|    64|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_map_db_q1            |   in|    64|   ap_memory|        c1_conv_layer_map_db|         array|
|c1_conv_layer_kernel_w             |   in|    32|     ap_none|      c1_conv_layer_kernel_w|       pointer|
|c1_conv_layer_kernel_h             |   in|    32|     ap_none|      c1_conv_layer_kernel_h|       pointer|
|c1_conv_layer_kernel_count         |   in|    32|     ap_none|  c1_conv_layer_kernel_count|       pointer|
|c1_conv_layer_kernel_address0      |  out|    11|   ap_memory|        c1_conv_layer_kernel|         array|
|c1_conv_layer_kernel_ce0           |  out|     1|   ap_memory|        c1_conv_layer_kernel|         array|
|c1_conv_layer_kernel_q0            |   in|  3200|   ap_memory|        c1_conv_layer_kernel|         array|
|c1_conv_layer_map_common_address0  |  out|    10|   ap_memory|    c1_conv_layer_map_common|         array|
|c1_conv_layer_map_common_ce0       |  out|     1|   ap_memory|    c1_conv_layer_map_common|         array|
|c1_conv_layer_map_common_we0       |  out|     1|   ap_memory|    c1_conv_layer_map_common|         array|
|c1_conv_layer_map_common_d0        |  out|    64|   ap_memory|    c1_conv_layer_map_common|         array|
|c1_conv_layer_map_common_q0        |   in|    64|   ap_memory|    c1_conv_layer_map_common|         array|
|pconnection_address0               |  out|     7|   ap_memory|                 pconnection|         array|
|pconnection_ce0                    |  out|     1|   ap_memory|                 pconnection|         array|
|pconnection_q0                     |   in|     1|   ap_memory|                 pconnection|         array|
+-----------------------------------+-----+------+------------+----------------------------+--------------+

