#=========================================================================
# tut13-fpadd-2stage
#=========================================================================
# These are the steps required to generate the Verilog and
# corresponding Verilog test benches.
#
#  % mkdir -p $TOPDIR/sim/build
#  % cd $TOPDIR/sim/build
#  % pytest ../tut13_dw/test/FPAdd2stage_test.py --test-verilog --dump-vtb
#

#-------------------------------------------------------------------------
# steps
#-------------------------------------------------------------------------

steps:
 - 01-synopsys-vcs-rtlsim
 - 02-synopsys-dc-synth
 - 03-synopsys-vcs-ffglsim
 - 04-cadence-innovus-pnr
 - 05-synopsys-vcs-baglsim
 - 06-synopsys-pt-pwr
 - 07-summarize-results

#-------------------------------------------------------------------------
# variables
#-------------------------------------------------------------------------

src_dir      : ../../../sim/build
design_name  : FPAdd2stage_noparam
clock_period : 1.5
dump_vcd     : true

# ''' TUTORIAL TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''
# Enable register retiming for the FPAdd2stage_param module
# ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''\/

retiming:
 - FPAdd2stage_noparam

# ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''/\

#-------------------------------------------------------------------------
# tests
#-------------------------------------------------------------------------

tests:
 - FPAdd2stage_noparam_test_basic

