
L151C8U_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001274  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080013b0  080013b0  000113b0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080013d4  080013d4  000113d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080013d8  080013d8  000113d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080013dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  20000004  080013e0  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000064  080013e0  00020064  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a821  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001838  00000000  00000000  0002a84e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002201  00000000  00000000  0002c086  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000438  00000000  00000000  0002e288  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000728  00000000  00000000  0002e6c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002e27  00000000  00000000  0002ede8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001cf2  00000000  00000000  00031c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00033901  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000009d0  00000000  00000000  00033980  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	08001398 	.word	0x08001398

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	08001398 	.word	0x08001398

0800017c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 800017c:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <HAL_InitTick+0x24>)
{
 800017e:	b510      	push	{r4, lr}
 8000180:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000182:	6818      	ldr	r0, [r3, #0]
 8000184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000188:	fbb0 f0f3 	udiv	r0, r0, r3
 800018c:	f000 f86a 	bl	8000264 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000190:	2200      	movs	r2, #0
 8000192:	4621      	mov	r1, r4
 8000194:	f04f 30ff 	mov.w	r0, #4294967295
 8000198:	f000 f830 	bl	80001fc <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800019c:	2000      	movs	r0, #0
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000

080001a4 <HAL_Init>:
{
 80001a4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a6:	2003      	movs	r0, #3
 80001a8:	f000 f816 	bl	80001d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ac:	2000      	movs	r0, #0
 80001ae:	f7ff ffe5 	bl	800017c <HAL_InitTick>
  HAL_MspInit();
 80001b2:	f000 fffd 	bl	80011b0 <HAL_MspInit>
}
 80001b6:	2000      	movs	r0, #0
 80001b8:	bd08      	pop	{r3, pc}
	...

080001bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80001bc:	4a02      	ldr	r2, [pc, #8]	; (80001c8 <HAL_IncTick+0xc>)
 80001be:	6813      	ldr	r3, [r2, #0]
 80001c0:	3301      	adds	r3, #1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000020 	.word	0x20000020

080001cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001cc:	4b01      	ldr	r3, [pc, #4]	; (80001d4 <HAL_GetTick+0x8>)
 80001ce:	6818      	ldr	r0, [r3, #0]
}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	20000020 	.word	0x20000020

080001d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001d8:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001e6:	041b      	lsls	r3, r3, #16
 80001e8:	0c1b      	lsrs	r3, r3, #16
 80001ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80001f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80001f4:	60d3      	str	r3, [r2, #12]
 80001f6:	4770      	bx	lr
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80001fc:	4b17      	ldr	r3, [pc, #92]	; (800025c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80001fe:	b530      	push	{r4, r5, lr}
 8000200:	68dc      	ldr	r4, [r3, #12]
 8000202:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000206:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800020a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800020c:	2b04      	cmp	r3, #4
 800020e:	bf28      	it	cs
 8000210:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000212:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000214:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000218:	bf98      	it	ls
 800021a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800021c:	fa05 f303 	lsl.w	r3, r5, r3
 8000220:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000224:	bf88      	it	hi
 8000226:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000228:	4019      	ands	r1, r3
 800022a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800022c:	fa05 f404 	lsl.w	r4, r5, r4
 8000230:	3c01      	subs	r4, #1
 8000232:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000234:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000236:	ea42 0201 	orr.w	r2, r2, r1
 800023a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800023e:	bfaf      	iteee	ge
 8000240:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000244:	4b06      	ldrlt	r3, [pc, #24]	; (8000260 <HAL_NVIC_SetPriority+0x64>)
 8000246:	f000 000f 	andlt.w	r0, r0, #15
 800024a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024c:	bfa5      	ittet	ge
 800024e:	b2d2      	uxtbge	r2, r2
 8000250:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000254:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000256:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800025a:	bd30      	pop	{r4, r5, pc}
 800025c:	e000ed00 	.word	0xe000ed00
 8000260:	e000ed14 	.word	0xe000ed14

08000264 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000264:	3801      	subs	r0, #1
 8000266:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800026a:	d20a      	bcs.n	8000282 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800026e:	4b06      	ldr	r3, [pc, #24]	; (8000288 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000270:	4a06      	ldr	r2, [pc, #24]	; (800028c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000272:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000278:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800027a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800027c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800027e:	601a      	str	r2, [r3, #0]
 8000280:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000282:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	e000e010 	.word	0xe000e010
 800028c:	e000ed00 	.word	0xe000ed00

08000290 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000290:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000292:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	bf0c      	ite	eq
 8000298:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800029c:	f022 0204 	bicne.w	r2, r2, #4
 80002a0:	601a      	str	r2, [r3, #0]
 80002a2:	4770      	bx	lr
 80002a4:	e000e010 	.word	0xe000e010

080002a8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80002a8:	4770      	bx	lr

080002aa <HAL_SYSTICK_IRQHandler>:
{
 80002aa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80002ac:	f7ff fffc 	bl	80002a8 <HAL_SYSTICK_Callback>
 80002b0:	bd08      	pop	{r3, pc}
	...

080002b4 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 80002b4:	2300      	movs	r3, #0
{ 
 80002b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80002ba:	4a62      	ldr	r2, [pc, #392]	; (8000444 <HAL_GPIO_Init+0x190>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80002bc:	f8d1 8000 	ldr.w	r8, [r1]
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002c0:	f8df 9188 	ldr.w	r9, [pc, #392]	; 800044c <HAL_GPIO_Init+0x198>
{ 
 80002c4:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 80002c6:	fa38 f403 	lsrs.w	r4, r8, r3
 80002ca:	d102      	bne.n	80002d2 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  } 
}
 80002cc:	b005      	add	sp, #20
 80002ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80002d2:	2401      	movs	r4, #1
 80002d4:	409c      	lsls	r4, r3
    if(iocurrent)
 80002d6:	ea18 0604 	ands.w	r6, r8, r4
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80002da:	9401      	str	r4, [sp, #4]
    if(iocurrent)
 80002dc:	f000 80a7 	beq.w	800042e <HAL_GPIO_Init+0x17a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80002e0:	684c      	ldr	r4, [r1, #4]
 80002e2:	f024 0a10 	bic.w	sl, r4, #16
 80002e6:	f1ba 0f02 	cmp.w	sl, #2
 80002ea:	d116      	bne.n	800031a <HAL_GPIO_Init+0x66>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80002ec:	f04f 0e0f 	mov.w	lr, #15
        temp = GPIOx->AFR[position >> 3];
 80002f0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80002f4:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80002f8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 80002fc:	f8dc 5020 	ldr.w	r5, [ip, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000300:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000304:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000308:	ea25 0e0e 	bic.w	lr, r5, lr
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 800030c:	690d      	ldr	r5, [r1, #16]
 800030e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000312:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3] = temp;
 8000316:	f8cc 5020 	str.w	r5, [ip, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 800031a:	2503      	movs	r5, #3
 800031c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000320:	fa05 f50c 	lsl.w	r5, r5, ip
 8000324:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 8000326:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800032a:	f004 0e03 	and.w	lr, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 800032e:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000332:	fa0e fe0c 	lsl.w	lr, lr, ip
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000336:	f10a 3aff 	add.w	sl, sl, #4294967295
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800033a:	ea4e 0e0b 	orr.w	lr, lr, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800033e:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8000342:	f8c0 e000 	str.w	lr, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000346:	d816      	bhi.n	8000376 <HAL_GPIO_Init+0xc2>
        temp = GPIOx->OSPEEDR; 
 8000348:	f8d0 e008 	ldr.w	lr, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800034c:	68cf      	ldr	r7, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800034e:	ea05 0e0e 	and.w	lr, r5, lr
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000352:	fa07 fa0c 	lsl.w	sl, r7, ip
 8000356:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 800035a:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 800035e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000362:	9f01      	ldr	r7, [sp, #4]
 8000364:	ea2e 0707 	bic.w	r7, lr, r7
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000368:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 800036c:	fa0e fe03 	lsl.w	lr, lr, r3
 8000370:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 8000374:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000376:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000378:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800037a:	688f      	ldr	r7, [r1, #8]
 800037c:	fa07 f70c 	lsl.w	r7, r7, ip
 8000380:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000382:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000384:	00e5      	lsls	r5, r4, #3
 8000386:	d552      	bpl.n	800042e <HAL_GPIO_Init+0x17a>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000388:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800038c:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000390:	f023 0703 	bic.w	r7, r3, #3
 8000394:	f045 0501 	orr.w	r5, r5, #1
 8000398:	f8c9 5020 	str.w	r5, [r9, #32]
 800039c:	f8d9 5020 	ldr.w	r5, [r9, #32]
 80003a0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80003a4:	f005 0501 	and.w	r5, r5, #1
 80003a8:	9503      	str	r5, [sp, #12]
 80003aa:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003ae:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003b2:	9d03      	ldr	r5, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003b4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 80003b8:	68bd      	ldr	r5, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80003ba:	fa0e fe0c 	lsl.w	lr, lr, ip
 80003be:	ea25 0e0e 	bic.w	lr, r5, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80003c2:	4d21      	ldr	r5, [pc, #132]	; (8000448 <HAL_GPIO_Init+0x194>)
 80003c4:	42a8      	cmp	r0, r5
 80003c6:	d034      	beq.n	8000432 <HAL_GPIO_Init+0x17e>
 80003c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003cc:	42a8      	cmp	r0, r5
 80003ce:	d032      	beq.n	8000436 <HAL_GPIO_Init+0x182>
 80003d0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003d4:	42a8      	cmp	r0, r5
 80003d6:	d030      	beq.n	800043a <HAL_GPIO_Init+0x186>
 80003d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003dc:	42a8      	cmp	r0, r5
 80003de:	d02e      	beq.n	800043e <HAL_GPIO_Init+0x18a>
 80003e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003e4:	42a8      	cmp	r0, r5
 80003e6:	bf14      	ite	ne
 80003e8:	2505      	movne	r5, #5
 80003ea:	2504      	moveq	r5, #4
 80003ec:	fa05 f50c 	lsl.w	r5, r5, ip
 80003f0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80003f4:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80003f6:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 80003f8:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003fa:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80003fe:	bf0c      	ite	eq
 8000400:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000402:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000404:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000406:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000408:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800040c:	bf0c      	ite	eq
 800040e:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000410:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000412:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000414:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000416:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800041a:	bf0c      	ite	eq
 800041c:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 800041e:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000420:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000422:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000424:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000426:	bf54      	ite	pl
 8000428:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 800042a:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 800042c:	60d5      	str	r5, [r2, #12]
    position++;
 800042e:	3301      	adds	r3, #1
 8000430:	e749      	b.n	80002c6 <HAL_GPIO_Init+0x12>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000432:	2500      	movs	r5, #0
 8000434:	e7da      	b.n	80003ec <HAL_GPIO_Init+0x138>
 8000436:	2501      	movs	r5, #1
 8000438:	e7d8      	b.n	80003ec <HAL_GPIO_Init+0x138>
 800043a:	2502      	movs	r5, #2
 800043c:	e7d6      	b.n	80003ec <HAL_GPIO_Init+0x138>
 800043e:	2503      	movs	r5, #3
 8000440:	e7d4      	b.n	80003ec <HAL_GPIO_Init+0x138>
 8000442:	bf00      	nop
 8000444:	40010400 	.word	0x40010400
 8000448:	40020000 	.word	0x40020000
 800044c:	40023800 	.word	0x40023800

08000450 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000450:	4b1c      	ldr	r3, [pc, #112]	; (80004c4 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8000452:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000454:	689a      	ldr	r2, [r3, #8]
 8000456:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 800045a:	d00c      	beq.n	8000476 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 800045c:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 800045e:	491a      	ldr	r1, [pc, #104]	; (80004c8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000460:	680b      	ldr	r3, [r1, #0]
 8000462:	f023 0301 	bic.w	r3, r3, #1
 8000466:	4313      	orrs	r3, r2
 8000468:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800046a:	6808      	ldr	r0, [r1, #0]
 800046c:	f000 0001 	and.w	r0, r0, #1
 8000470:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8000472:	b002      	add	sp, #8
 8000474:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000476:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000478:	4914      	ldr	r1, [pc, #80]	; (80004cc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 800047a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800047e:	d00f      	beq.n	80004a0 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000480:	680a      	ldr	r2, [r1, #0]
 8000482:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000486:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800048a:	d1e7      	bne.n	800045c <RCC_SetFlashLatencyFromMSIRange+0xc>
 800048c:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8000490:	d1e4      	bne.n	800045c <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 8000492:	4a0d      	ldr	r2, [pc, #52]	; (80004c8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000494:	6813      	ldr	r3, [r2, #0]
 8000496:	f043 0304 	orr.w	r3, r3, #4
 800049a:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 800049c:	2201      	movs	r2, #1
 800049e:	e7de      	b.n	800045e <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 80004a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
 80004a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004aa:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80004ae:	9201      	str	r2, [sp, #4]
 80004b0:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80004b2:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 80004b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80004b6:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 80004ba:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 80004be:	6259      	str	r1, [r3, #36]	; 0x24
 80004c0:	e7e1      	b.n	8000486 <RCC_SetFlashLatencyFromMSIRange+0x36>
 80004c2:	bf00      	nop
 80004c4:	40023800 	.word	0x40023800
 80004c8:	40023c00 	.word	0x40023c00
 80004cc:	40007000 	.word	0x40007000

080004d0 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004d0:	6803      	ldr	r3, [r0, #0]
{
 80004d2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004d6:	07d9      	lsls	r1, r3, #31
{
 80004d8:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004da:	d46a      	bmi.n	80005b2 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004dc:	6823      	ldr	r3, [r4, #0]
 80004de:	079a      	lsls	r2, r3, #30
 80004e0:	f100 80e6 	bmi.w	80006b0 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80004e4:	6823      	ldr	r3, [r4, #0]
 80004e6:	06de      	lsls	r6, r3, #27
 80004e8:	d555      	bpl.n	8000596 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80004ea:	4dc1      	ldr	r5, [pc, #772]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 80004ec:	68ab      	ldr	r3, [r5, #8]
 80004ee:	f013 0f0c 	tst.w	r3, #12
 80004f2:	f040 8183 	bne.w	80007fc <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004fa:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80004fe:	6829      	ldr	r1, [r5, #0]
 8000500:	fa93 f3a3 	rbit	r3, r3
 8000504:	fab3 f383 	clz	r3, r3
 8000508:	2201      	movs	r2, #1
 800050a:	f003 031f 	and.w	r3, r3, #31
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	420b      	tst	r3, r1
 8000514:	d002      	beq.n	800051c <HAL_RCC_OscConfig+0x4c>
 8000516:	69a3      	ldr	r3, [r4, #24]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d06e      	beq.n	80005fa <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800051c:	4db4      	ldr	r5, [pc, #720]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 800051e:	6a20      	ldr	r0, [r4, #32]
 8000520:	686b      	ldr	r3, [r5, #4]
 8000522:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000526:	4298      	cmp	r0, r3
 8000528:	f240 814a 	bls.w	80007c0 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800052c:	f7ff ff90 	bl	8000450 <RCC_SetFlashLatencyFromMSIRange>
 8000530:	2800      	cmp	r0, #0
 8000532:	d162      	bne.n	80005fa <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000534:	686b      	ldr	r3, [r5, #4]
 8000536:	6a22      	ldr	r2, [r4, #32]
 8000538:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800053c:	4313      	orrs	r3, r2
 800053e:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000540:	6869      	ldr	r1, [r5, #4]
 8000542:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000546:	fa93 f3a3 	rbit	r3, r3
 800054a:	fab3 f283 	clz	r2, r3
 800054e:	69e3      	ldr	r3, [r4, #28]
 8000550:	4093      	lsls	r3, r2
 8000552:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000556:	4313      	orrs	r3, r2
 8000558:	606b      	str	r3, [r5, #4]
 800055a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800055e:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000562:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000566:	4ba2      	ldr	r3, [pc, #648]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 8000568:	21f0      	movs	r1, #240	; 0xf0
 800056a:	689a      	ldr	r2, [r3, #8]
 800056c:	fa91 f1a1 	rbit	r1, r1
 8000570:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000574:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000576:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 800057a:	40c3      	lsrs	r3, r0
 800057c:	1c58      	adds	r0, r3, #1
 800057e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000582:	40ca      	lsrs	r2, r1
 8000584:	499b      	ldr	r1, [pc, #620]	; (80007f4 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000586:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000588:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 800058a:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 800058c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 800058e:	4a9a      	ldr	r2, [pc, #616]	; (80007f8 <HAL_RCC_OscConfig+0x328>)
 8000590:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000592:	f7ff fdf3 	bl	800017c <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000596:	6823      	ldr	r3, [r4, #0]
 8000598:	071d      	lsls	r5, r3, #28
 800059a:	f100 8191 	bmi.w	80008c0 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800059e:	6823      	ldr	r3, [r4, #0]
 80005a0:	0758      	lsls	r0, r3, #29
 80005a2:	f100 81d3 	bmi.w	800094c <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80005a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80005a8:	2a00      	cmp	r2, #0
 80005aa:	f040 8257 	bne.w	8000a5c <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 80005ae:	2000      	movs	r0, #0
 80005b0:	e024      	b.n	80005fc <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005b2:	4b8f      	ldr	r3, [pc, #572]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 80005b4:	689a      	ldr	r2, [r3, #8]
 80005b6:	f002 020c 	and.w	r2, r2, #12
 80005ba:	2a08      	cmp	r2, #8
 80005bc:	d007      	beq.n	80005ce <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005be:	689a      	ldr	r2, [r3, #8]
 80005c0:	f002 020c 	and.w	r2, r2, #12
 80005c4:	2a0c      	cmp	r2, #12
 80005c6:	d11c      	bne.n	8000602 <HAL_RCC_OscConfig+0x132>
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	03db      	lsls	r3, r3, #15
 80005cc:	d519      	bpl.n	8000602 <HAL_RCC_OscConfig+0x132>
 80005ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80005d2:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005d6:	4a86      	ldr	r2, [pc, #536]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 80005d8:	6811      	ldr	r1, [r2, #0]
 80005da:	fa93 f3a3 	rbit	r3, r3
 80005de:	fab3 f383 	clz	r3, r3
 80005e2:	2201      	movs	r2, #1
 80005e4:	f003 031f 	and.w	r3, r3, #31
 80005e8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ec:	420b      	tst	r3, r1
 80005ee:	f43f af75 	beq.w	80004dc <HAL_RCC_OscConfig+0xc>
 80005f2:	6863      	ldr	r3, [r4, #4]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	f47f af71 	bne.w	80004dc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005fa:	2001      	movs	r0, #1
}
 80005fc:	b003      	add	sp, #12
 80005fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000602:	6863      	ldr	r3, [r4, #4]
 8000604:	4d7a      	ldr	r5, [pc, #488]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 8000606:	2b01      	cmp	r3, #1
 8000608:	d120      	bne.n	800064c <HAL_RCC_OscConfig+0x17c>
 800060a:	682b      	ldr	r3, [r5, #0]
 800060c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000610:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000612:	f7ff fddb 	bl	80001cc <HAL_GetTick>
 8000616:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 800061a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800061c:	2601      	movs	r6, #1
 800061e:	4f74      	ldr	r7, [pc, #464]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 8000620:	fa95 f3a5 	rbit	r3, r5
 8000624:	683a      	ldr	r2, [r7, #0]
 8000626:	fa95 f3a5 	rbit	r3, r5
 800062a:	fab3 f383 	clz	r3, r3
 800062e:	f003 031f 	and.w	r3, r3, #31
 8000632:	fa06 f303 	lsl.w	r3, r6, r3
 8000636:	4213      	tst	r3, r2
 8000638:	f47f af50 	bne.w	80004dc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800063c:	f7ff fdc6 	bl	80001cc <HAL_GetTick>
 8000640:	eba0 0008 	sub.w	r0, r0, r8
 8000644:	2864      	cmp	r0, #100	; 0x64
 8000646:	d9eb      	bls.n	8000620 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000648:	2003      	movs	r0, #3
 800064a:	e7d7      	b.n	80005fc <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800064c:	bb13      	cbnz	r3, 8000694 <HAL_RCC_OscConfig+0x1c4>
 800064e:	682b      	ldr	r3, [r5, #0]
 8000650:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000654:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000658:	602b      	str	r3, [r5, #0]
 800065a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800065c:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800065e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000662:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000664:	f7ff fdb2 	bl	80001cc <HAL_GetTick>
 8000668:	4680      	mov	r8, r0
 800066a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800066e:	682a      	ldr	r2, [r5, #0]
 8000670:	fa96 f3a6 	rbit	r3, r6
 8000674:	fab3 f383 	clz	r3, r3
 8000678:	f003 031f 	and.w	r3, r3, #31
 800067c:	fa07 f303 	lsl.w	r3, r7, r3
 8000680:	4213      	tst	r3, r2
 8000682:	f43f af2b 	beq.w	80004dc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000686:	f7ff fda1 	bl	80001cc <HAL_GetTick>
 800068a:	eba0 0008 	sub.w	r0, r0, r8
 800068e:	2864      	cmp	r0, #100	; 0x64
 8000690:	d9eb      	bls.n	800066a <HAL_RCC_OscConfig+0x19a>
 8000692:	e7d9      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000694:	2b05      	cmp	r3, #5
 8000696:	682b      	ldr	r3, [r5, #0]
 8000698:	d103      	bne.n	80006a2 <HAL_RCC_OscConfig+0x1d2>
 800069a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800069e:	602b      	str	r3, [r5, #0]
 80006a0:	e7b3      	b.n	800060a <HAL_RCC_OscConfig+0x13a>
 80006a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006a6:	602b      	str	r3, [r5, #0]
 80006a8:	682b      	ldr	r3, [r5, #0]
 80006aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006ae:	e7af      	b.n	8000610 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80006b0:	4b4f      	ldr	r3, [pc, #316]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 80006b2:	689a      	ldr	r2, [r3, #8]
 80006b4:	f002 020c 	and.w	r2, r2, #12
 80006b8:	2a04      	cmp	r2, #4
 80006ba:	d007      	beq.n	80006cc <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80006bc:	689a      	ldr	r2, [r3, #8]
 80006be:	f002 020c 	and.w	r2, r2, #12
 80006c2:	2a0c      	cmp	r2, #12
 80006c4:	d124      	bne.n	8000710 <HAL_RCC_OscConfig+0x240>
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	03df      	lsls	r7, r3, #15
 80006ca:	d421      	bmi.n	8000710 <HAL_RCC_OscConfig+0x240>
 80006cc:	2302      	movs	r3, #2
 80006ce:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006d2:	4a47      	ldr	r2, [pc, #284]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 80006d4:	6810      	ldr	r0, [r2, #0]
 80006d6:	fa93 f3a3 	rbit	r3, r3
 80006da:	fab3 f383 	clz	r3, r3
 80006de:	2101      	movs	r1, #1
 80006e0:	f003 031f 	and.w	r3, r3, #31
 80006e4:	fa01 f303 	lsl.w	r3, r1, r3
 80006e8:	4203      	tst	r3, r0
 80006ea:	4613      	mov	r3, r2
 80006ec:	d002      	beq.n	80006f4 <HAL_RCC_OscConfig+0x224>
 80006ee:	68e2      	ldr	r2, [r4, #12]
 80006f0:	428a      	cmp	r2, r1
 80006f2:	d182      	bne.n	80005fa <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006f4:	6858      	ldr	r0, [r3, #4]
 80006f6:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 80006fa:	fa92 f2a2 	rbit	r2, r2
 80006fe:	fab2 f182 	clz	r1, r2
 8000702:	6922      	ldr	r2, [r4, #16]
 8000704:	408a      	lsls	r2, r1
 8000706:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 800070a:	430a      	orrs	r2, r1
 800070c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800070e:	e6e9      	b.n	80004e4 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000710:	68e2      	ldr	r2, [r4, #12]
 8000712:	2501      	movs	r5, #1
 8000714:	b382      	cbz	r2, 8000778 <HAL_RCC_OscConfig+0x2a8>
 8000716:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 800071a:	fab3 f383 	clz	r3, r3
 800071e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000722:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800072a:	f7ff fd4f 	bl	80001cc <HAL_GetTick>
 800072e:	2702      	movs	r7, #2
 8000730:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000732:	4e2f      	ldr	r6, [pc, #188]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 8000734:	fa97 f3a7 	rbit	r3, r7
 8000738:	6832      	ldr	r2, [r6, #0]
 800073a:	fa97 f3a7 	rbit	r3, r7
 800073e:	fab3 f383 	clz	r3, r3
 8000742:	f003 031f 	and.w	r3, r3, #31
 8000746:	fa05 f303 	lsl.w	r3, r5, r3
 800074a:	4213      	tst	r3, r2
 800074c:	d00d      	beq.n	800076a <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800074e:	6871      	ldr	r1, [r6, #4]
 8000750:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000754:	fa93 f3a3 	rbit	r3, r3
 8000758:	fab3 f283 	clz	r2, r3
 800075c:	6923      	ldr	r3, [r4, #16]
 800075e:	4093      	lsls	r3, r2
 8000760:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 8000764:	4313      	orrs	r3, r2
 8000766:	6073      	str	r3, [r6, #4]
 8000768:	e6bc      	b.n	80004e4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800076a:	f7ff fd2f 	bl	80001cc <HAL_GetTick>
 800076e:	eba0 0008 	sub.w	r0, r0, r8
 8000772:	2802      	cmp	r0, #2
 8000774:	d9de      	bls.n	8000734 <HAL_RCC_OscConfig+0x264>
 8000776:	e767      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
 8000778:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 800077c:	fab3 f383 	clz	r3, r3
 8000780:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000784:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800078c:	f7ff fd1e 	bl	80001cc <HAL_GetTick>
 8000790:	2602      	movs	r6, #2
 8000792:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000794:	4f16      	ldr	r7, [pc, #88]	; (80007f0 <HAL_RCC_OscConfig+0x320>)
 8000796:	fa96 f3a6 	rbit	r3, r6
 800079a:	683a      	ldr	r2, [r7, #0]
 800079c:	fa96 f3a6 	rbit	r3, r6
 80007a0:	fab3 f383 	clz	r3, r3
 80007a4:	f003 031f 	and.w	r3, r3, #31
 80007a8:	fa05 f303 	lsl.w	r3, r5, r3
 80007ac:	4213      	tst	r3, r2
 80007ae:	f43f ae99 	beq.w	80004e4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007b2:	f7ff fd0b 	bl	80001cc <HAL_GetTick>
 80007b6:	eba0 0008 	sub.w	r0, r0, r8
 80007ba:	2802      	cmp	r0, #2
 80007bc:	d9eb      	bls.n	8000796 <HAL_RCC_OscConfig+0x2c6>
 80007be:	e743      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80007c0:	686b      	ldr	r3, [r5, #4]
 80007c2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80007c6:	4303      	orrs	r3, r0
 80007c8:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80007ca:	6869      	ldr	r1, [r5, #4]
 80007cc:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80007d0:	fa93 f3a3 	rbit	r3, r3
 80007d4:	fab3 f283 	clz	r2, r3
 80007d8:	69e3      	ldr	r3, [r4, #28]
 80007da:	4093      	lsls	r3, r2
 80007dc:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80007e0:	4313      	orrs	r3, r2
 80007e2:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80007e4:	f7ff fe34 	bl	8000450 <RCC_SetFlashLatencyFromMSIRange>
 80007e8:	2800      	cmp	r0, #0
 80007ea:	f43f aeb6 	beq.w	800055a <HAL_RCC_OscConfig+0x8a>
 80007ee:	e704      	b.n	80005fa <HAL_RCC_OscConfig+0x12a>
 80007f0:	40023800 	.word	0x40023800
 80007f4:	080013b0 	.word	0x080013b0
 80007f8:	20000000 	.word	0x20000000
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80007fc:	69a2      	ldr	r2, [r4, #24]
 80007fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000802:	2a00      	cmp	r2, #0
 8000804:	d037      	beq.n	8000876 <HAL_RCC_OscConfig+0x3a6>
 8000806:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 800080a:	fab3 f383 	clz	r3, r3
 800080e:	2601      	movs	r6, #1
 8000810:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000814:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800081c:	f7ff fcd6 	bl	80001cc <HAL_GetTick>
 8000820:	f44f 7700 	mov.w	r7, #512	; 0x200
 8000824:	4680      	mov	r8, r0
 8000826:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800082a:	682a      	ldr	r2, [r5, #0]
 800082c:	fa97 f3a7 	rbit	r3, r7
 8000830:	fab3 f383 	clz	r3, r3
 8000834:	f003 031f 	and.w	r3, r3, #31
 8000838:	fa06 f303 	lsl.w	r3, r6, r3
 800083c:	4213      	tst	r3, r2
 800083e:	d013      	beq.n	8000868 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000840:	686b      	ldr	r3, [r5, #4]
 8000842:	6a22      	ldr	r2, [r4, #32]
 8000844:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000848:	4313      	orrs	r3, r2
 800084a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800084c:	6869      	ldr	r1, [r5, #4]
 800084e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000852:	fa93 f3a3 	rbit	r3, r3
 8000856:	fab3 f283 	clz	r2, r3
 800085a:	69e3      	ldr	r3, [r4, #28]
 800085c:	4093      	lsls	r3, r2
 800085e:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000862:	4313      	orrs	r3, r2
 8000864:	606b      	str	r3, [r5, #4]
 8000866:	e696      	b.n	8000596 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000868:	f7ff fcb0 	bl	80001cc <HAL_GetTick>
 800086c:	eba0 0008 	sub.w	r0, r0, r8
 8000870:	2802      	cmp	r0, #2
 8000872:	d9d8      	bls.n	8000826 <HAL_RCC_OscConfig+0x356>
 8000874:	e6e8      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
 8000876:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 800087a:	fab3 f383 	clz	r3, r3
 800087e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000882:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800088a:	f7ff fc9f 	bl	80001cc <HAL_GetTick>
 800088e:	f44f 7600 	mov.w	r6, #512	; 0x200
 8000892:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8000894:	2701      	movs	r7, #1
 8000896:	fa96 f3a6 	rbit	r3, r6
 800089a:	682a      	ldr	r2, [r5, #0]
 800089c:	fa96 f3a6 	rbit	r3, r6
 80008a0:	fab3 f383 	clz	r3, r3
 80008a4:	f003 031f 	and.w	r3, r3, #31
 80008a8:	fa07 f303 	lsl.w	r3, r7, r3
 80008ac:	4213      	tst	r3, r2
 80008ae:	f43f ae72 	beq.w	8000596 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80008b2:	f7ff fc8b 	bl	80001cc <HAL_GetTick>
 80008b6:	eba0 0008 	sub.w	r0, r0, r8
 80008ba:	2802      	cmp	r0, #2
 80008bc:	d9eb      	bls.n	8000896 <HAL_RCC_OscConfig+0x3c6>
 80008be:	e6c3      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008c0:	6962      	ldr	r2, [r4, #20]
 80008c2:	2501      	movs	r5, #1
 80008c4:	49a9      	ldr	r1, [pc, #676]	; (8000b6c <HAL_RCC_OscConfig+0x69c>)
 80008c6:	b302      	cbz	r2, 800090a <HAL_RCC_OscConfig+0x43a>
 80008c8:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 80008cc:	fab3 f383 	clz	r3, r3
 80008d0:	440b      	add	r3, r1
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 80008d6:	f7ff fc79 	bl	80001cc <HAL_GetTick>
 80008da:	2602      	movs	r6, #2
 80008dc:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008de:	4fa4      	ldr	r7, [pc, #656]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 80008e0:	fa96 f3a6 	rbit	r3, r6
 80008e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008e6:	fa96 f3a6 	rbit	r3, r6
 80008ea:	fab3 f383 	clz	r3, r3
 80008ee:	f003 031f 	and.w	r3, r3, #31
 80008f2:	fa05 f303 	lsl.w	r3, r5, r3
 80008f6:	4213      	tst	r3, r2
 80008f8:	f47f ae51 	bne.w	800059e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008fc:	f7ff fc66 	bl	80001cc <HAL_GetTick>
 8000900:	eba0 0008 	sub.w	r0, r0, r8
 8000904:	2802      	cmp	r0, #2
 8000906:	d9eb      	bls.n	80008e0 <HAL_RCC_OscConfig+0x410>
 8000908:	e69e      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
 800090a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800090e:	fab3 f383 	clz	r3, r3
 8000912:	440b      	add	r3, r1
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000918:	f7ff fc58 	bl	80001cc <HAL_GetTick>
 800091c:	2602      	movs	r6, #2
 800091e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000920:	4f93      	ldr	r7, [pc, #588]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 8000922:	fa96 f3a6 	rbit	r3, r6
 8000926:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000928:	fa96 f3a6 	rbit	r3, r6
 800092c:	fab3 f383 	clz	r3, r3
 8000930:	f003 031f 	and.w	r3, r3, #31
 8000934:	fa05 f303 	lsl.w	r3, r5, r3
 8000938:	4213      	tst	r3, r2
 800093a:	f43f ae30 	beq.w	800059e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800093e:	f7ff fc45 	bl	80001cc <HAL_GetTick>
 8000942:	eba0 0008 	sub.w	r0, r0, r8
 8000946:	2802      	cmp	r0, #2
 8000948:	d9eb      	bls.n	8000922 <HAL_RCC_OscConfig+0x452>
 800094a:	e67d      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800094c:	4b88      	ldr	r3, [pc, #544]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 800094e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000950:	00d1      	lsls	r1, r2, #3
 8000952:	d434      	bmi.n	80009be <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 8000954:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000958:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800095c:	625a      	str	r2, [r3, #36]	; 0x24
 800095e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000968:	4d82      	ldr	r5, [pc, #520]	; (8000b74 <HAL_RCC_OscConfig+0x6a4>)
 800096a:	682b      	ldr	r3, [r5, #0]
 800096c:	05da      	lsls	r2, r3, #23
 800096e:	d528      	bpl.n	80009c2 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000970:	68a3      	ldr	r3, [r4, #8]
 8000972:	4d7f      	ldr	r5, [pc, #508]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 8000974:	2b01      	cmp	r3, #1
 8000976:	d134      	bne.n	80009e2 <HAL_RCC_OscConfig+0x512>
 8000978:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800097a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800097e:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000980:	f7ff fc24 	bl	80001cc <HAL_GetTick>
 8000984:	f44f 7500 	mov.w	r5, #512	; 0x200
 8000988:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800098a:	2701      	movs	r7, #1
 800098c:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 8000b70 <HAL_RCC_OscConfig+0x6a0>
 8000990:	fa95 f3a5 	rbit	r3, r5
 8000994:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8000998:	fa95 f3a5 	rbit	r3, r5
 800099c:	fab3 f383 	clz	r3, r3
 80009a0:	f003 031f 	and.w	r3, r3, #31
 80009a4:	fa07 f303 	lsl.w	r3, r7, r3
 80009a8:	4213      	tst	r3, r2
 80009aa:	d04e      	beq.n	8000a4a <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 80009ac:	2e00      	cmp	r6, #0
 80009ae:	f43f adfa 	beq.w	80005a6 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009b2:	4a6f      	ldr	r2, [pc, #444]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 80009b4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80009b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009ba:	6253      	str	r3, [r2, #36]	; 0x24
 80009bc:	e5f3      	b.n	80005a6 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 80009be:	2600      	movs	r6, #0
 80009c0:	e7d2      	b.n	8000968 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009c2:	682b      	ldr	r3, [r5, #0]
 80009c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009c8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80009ca:	f7ff fbff 	bl	80001cc <HAL_GetTick>
 80009ce:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009d0:	682b      	ldr	r3, [r5, #0]
 80009d2:	05db      	lsls	r3, r3, #23
 80009d4:	d4cc      	bmi.n	8000970 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009d6:	f7ff fbf9 	bl	80001cc <HAL_GetTick>
 80009da:	1bc0      	subs	r0, r0, r7
 80009dc:	2864      	cmp	r0, #100	; 0x64
 80009de:	d9f7      	bls.n	80009d0 <HAL_RCC_OscConfig+0x500>
 80009e0:	e632      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009e2:	bb23      	cbnz	r3, 8000a2e <HAL_RCC_OscConfig+0x55e>
 80009e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009e6:	f44f 7700 	mov.w	r7, #512	; 0x200
 80009ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80009ee:	636b      	str	r3, [r5, #52]	; 0x34
 80009f0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009f2:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009fa:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80009fc:	f7ff fbe6 	bl	80001cc <HAL_GetTick>
 8000a00:	4681      	mov	r9, r0
 8000a02:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a06:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000a08:	fa97 f3a7 	rbit	r3, r7
 8000a0c:	fab3 f383 	clz	r3, r3
 8000a10:	f003 031f 	and.w	r3, r3, #31
 8000a14:	fa08 f303 	lsl.w	r3, r8, r3
 8000a18:	4213      	tst	r3, r2
 8000a1a:	d0c7      	beq.n	80009ac <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a1c:	f7ff fbd6 	bl	80001cc <HAL_GetTick>
 8000a20:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a24:	eba0 0009 	sub.w	r0, r0, r9
 8000a28:	4298      	cmp	r0, r3
 8000a2a:	d9ea      	bls.n	8000a02 <HAL_RCC_OscConfig+0x532>
 8000a2c:	e60c      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a2e:	2b05      	cmp	r3, #5
 8000a30:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000a32:	d103      	bne.n	8000a3c <HAL_RCC_OscConfig+0x56c>
 8000a34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a38:	636b      	str	r3, [r5, #52]	; 0x34
 8000a3a:	e79d      	b.n	8000978 <HAL_RCC_OscConfig+0x4a8>
 8000a3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a40:	636b      	str	r3, [r5, #52]	; 0x34
 8000a42:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000a44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a48:	e799      	b.n	800097e <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a4a:	f7ff fbbf 	bl	80001cc <HAL_GetTick>
 8000a4e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a52:	eba0 0009 	sub.w	r0, r0, r9
 8000a56:	4298      	cmp	r0, r3
 8000a58:	d99a      	bls.n	8000990 <HAL_RCC_OscConfig+0x4c0>
 8000a5a:	e5f5      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a5c:	4d44      	ldr	r5, [pc, #272]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 8000a5e:	68ab      	ldr	r3, [r5, #8]
 8000a60:	f003 030c 	and.w	r3, r3, #12
 8000a64:	2b0c      	cmp	r3, #12
 8000a66:	f43f adc8 	beq.w	80005fa <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a6a:	2a02      	cmp	r2, #2
 8000a6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a70:	d156      	bne.n	8000b20 <HAL_RCC_OscConfig+0x650>
 8000a72:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000a76:	fab3 f383 	clz	r3, r3
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a80:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a88:	f7ff fba0 	bl	80001cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a8c:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 8000a8e:	4680      	mov	r8, r0
 8000a90:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a94:	2501      	movs	r5, #1
 8000a96:	fa97 f3a7 	rbit	r3, r7
 8000a9a:	6832      	ldr	r2, [r6, #0]
 8000a9c:	fa97 f3a7 	rbit	r3, r7
 8000aa0:	fab3 f383 	clz	r3, r3
 8000aa4:	f003 031f 	and.w	r3, r3, #31
 8000aa8:	fa05 f303 	lsl.w	r3, r5, r3
 8000aac:	4213      	tst	r3, r2
 8000aae:	d130      	bne.n	8000b12 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ab0:	68b2      	ldr	r2, [r6, #8]
 8000ab2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ab4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000ab6:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8000aba:	430b      	orrs	r3, r1
 8000abc:	4313      	orrs	r3, r2
 8000abe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	60b3      	str	r3, [r6, #8]
 8000ac4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ac8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000acc:	fab3 f383 	clz	r3, r3
 8000ad0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ad4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000adc:	f7ff fb76 	bl	80001cc <HAL_GetTick>
 8000ae0:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000ae4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ae6:	2501      	movs	r5, #1
 8000ae8:	4e21      	ldr	r6, [pc, #132]	; (8000b70 <HAL_RCC_OscConfig+0x6a0>)
 8000aea:	fa94 f3a4 	rbit	r3, r4
 8000aee:	6832      	ldr	r2, [r6, #0]
 8000af0:	fa94 f3a4 	rbit	r3, r4
 8000af4:	fab3 f383 	clz	r3, r3
 8000af8:	f003 031f 	and.w	r3, r3, #31
 8000afc:	fa05 f303 	lsl.w	r3, r5, r3
 8000b00:	4213      	tst	r3, r2
 8000b02:	f47f ad54 	bne.w	80005ae <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b06:	f7ff fb61 	bl	80001cc <HAL_GetTick>
 8000b0a:	1bc0      	subs	r0, r0, r7
 8000b0c:	2802      	cmp	r0, #2
 8000b0e:	d9ec      	bls.n	8000aea <HAL_RCC_OscConfig+0x61a>
 8000b10:	e59a      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b12:	f7ff fb5b 	bl	80001cc <HAL_GetTick>
 8000b16:	eba0 0008 	sub.w	r0, r0, r8
 8000b1a:	2802      	cmp	r0, #2
 8000b1c:	d9bb      	bls.n	8000a96 <HAL_RCC_OscConfig+0x5c6>
 8000b1e:	e593      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
 8000b20:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000b24:	fab3 f383 	clz	r3, r3
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b2e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b36:	f7ff fb49 	bl	80001cc <HAL_GetTick>
 8000b3a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000b3e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b40:	2601      	movs	r6, #1
 8000b42:	fa94 f3a4 	rbit	r3, r4
 8000b46:	682a      	ldr	r2, [r5, #0]
 8000b48:	fa94 f3a4 	rbit	r3, r4
 8000b4c:	fab3 f383 	clz	r3, r3
 8000b50:	f003 031f 	and.w	r3, r3, #31
 8000b54:	fa06 f303 	lsl.w	r3, r6, r3
 8000b58:	4213      	tst	r3, r2
 8000b5a:	f43f ad28 	beq.w	80005ae <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b5e:	f7ff fb35 	bl	80001cc <HAL_GetTick>
 8000b62:	1bc0      	subs	r0, r0, r7
 8000b64:	2802      	cmp	r0, #2
 8000b66:	d9ec      	bls.n	8000b42 <HAL_RCC_OscConfig+0x672>
 8000b68:	e56e      	b.n	8000648 <HAL_RCC_OscConfig+0x178>
 8000b6a:	bf00      	nop
 8000b6c:	1091c1a0 	.word	0x1091c1a0
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40007000 	.word	0x40007000

08000b78 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8000b78:	491e      	ldr	r1, [pc, #120]	; (8000bf4 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8000b7a:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000b7c:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b7e:	f003 020c 	and.w	r2, r3, #12
 8000b82:	2a08      	cmp	r2, #8
 8000b84:	d005      	beq.n	8000b92 <HAL_RCC_GetSysClockFreq+0x1a>
 8000b86:	2a0c      	cmp	r2, #12
 8000b88:	d005      	beq.n	8000b96 <HAL_RCC_GetSysClockFreq+0x1e>
 8000b8a:	2a04      	cmp	r2, #4
 8000b8c:	d122      	bne.n	8000bd4 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 8000b8e:	481a      	ldr	r0, [pc, #104]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x80>)
}
 8000b90:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8000b92:	481a      	ldr	r0, [pc, #104]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x84>)
 8000b94:	bd10      	pop	{r4, pc}
 8000b96:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000b9a:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000b9e:	fab2 f282 	clz	r2, r2
 8000ba2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8000ba6:	fa20 f202 	lsr.w	r2, r0, r2
 8000baa:	4815      	ldr	r0, [pc, #84]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x88>)
 8000bac:	5c84      	ldrb	r4, [r0, r2]
 8000bae:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8000bb2:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000bb6:	fab0 f280 	clz	r2, r0
 8000bba:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bbe:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000bc0:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bc2:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 8000bc4:	bf4c      	ite	mi
 8000bc6:	4b0d      	ldrmi	r3, [pc, #52]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 8000bc8:	4b0b      	ldrpl	r3, [pc, #44]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8000bca:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 8000bcc:	4363      	muls	r3, r4
 8000bce:	fbb3 f0f0 	udiv	r0, r3, r0
 8000bd2:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8000bd4:	6848      	ldr	r0, [r1, #4]
 8000bd6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000bda:	fa93 f3a3 	rbit	r3, r3
 8000bde:	fab3 f383 	clz	r3, r3
 8000be2:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8000be6:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8000be8:	1c43      	adds	r3, r0, #1
 8000bea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000bee:	4098      	lsls	r0, r3
 8000bf0:	bd10      	pop	{r4, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	00f42400 	.word	0x00f42400
 8000bfc:	016e3600 	.word	0x016e3600
 8000c00:	080013c8 	.word	0x080013c8

08000c04 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c04:	4b6a      	ldr	r3, [pc, #424]	; (8000db0 <HAL_RCC_ClockConfig+0x1ac>)
{
 8000c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c0a:	681a      	ldr	r2, [r3, #0]
{
 8000c0c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c0e:	f002 0201 	and.w	r2, r2, #1
 8000c12:	428a      	cmp	r2, r1
{
 8000c14:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c16:	d330      	bcc.n	8000c7a <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c18:	6832      	ldr	r2, [r6, #0]
 8000c1a:	0794      	lsls	r4, r2, #30
 8000c1c:	d440      	bmi.n	8000ca0 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c1e:	07d0      	lsls	r0, r2, #31
 8000c20:	d446      	bmi.n	8000cb0 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c22:	4b63      	ldr	r3, [pc, #396]	; (8000db0 <HAL_RCC_ClockConfig+0x1ac>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	f002 0201 	and.w	r2, r2, #1
 8000c2a:	4295      	cmp	r5, r2
 8000c2c:	f0c0 80ae 	bcc.w	8000d8c <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c30:	6832      	ldr	r2, [r6, #0]
 8000c32:	0751      	lsls	r1, r2, #29
 8000c34:	f100 80b3 	bmi.w	8000d9e <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c38:	0713      	lsls	r3, r2, #28
 8000c3a:	d507      	bpl.n	8000c4c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c3c:	4a5d      	ldr	r2, [pc, #372]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
 8000c3e:	6931      	ldr	r1, [r6, #16]
 8000c40:	6893      	ldr	r3, [r2, #8]
 8000c42:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000c46:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c4a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000c4c:	f7ff ff94 	bl	8000b78 <HAL_RCC_GetSysClockFreq>
 8000c50:	4b58      	ldr	r3, [pc, #352]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
 8000c52:	22f0      	movs	r2, #240	; 0xf0
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	fa92 f2a2 	rbit	r2, r2
 8000c5a:	fab2 f282 	clz	r2, r2
 8000c5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c62:	40d3      	lsrs	r3, r2
 8000c64:	4a54      	ldr	r2, [pc, #336]	; (8000db8 <HAL_RCC_ClockConfig+0x1b4>)
 8000c66:	5cd3      	ldrb	r3, [r2, r3]
 8000c68:	40d8      	lsrs	r0, r3
 8000c6a:	4b54      	ldr	r3, [pc, #336]	; (8000dbc <HAL_RCC_ClockConfig+0x1b8>)
 8000c6c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f7ff fa84 	bl	800017c <HAL_InitTick>
  return HAL_OK;
 8000c74:	2000      	movs	r0, #0
}
 8000c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c7a:	2901      	cmp	r1, #1
 8000c7c:	bf02      	ittt	eq
 8000c7e:	681a      	ldreq	r2, [r3, #0]
 8000c80:	f042 0204 	orreq.w	r2, r2, #4
 8000c84:	601a      	streq	r2, [r3, #0]
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	f022 0201 	bic.w	r2, r2, #1
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	4299      	cmp	r1, r3
 8000c98:	d0be      	beq.n	8000c18 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ca0:	4944      	ldr	r1, [pc, #272]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
 8000ca2:	68b0      	ldr	r0, [r6, #8]
 8000ca4:	688b      	ldr	r3, [r1, #8]
 8000ca6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000caa:	4303      	orrs	r3, r0
 8000cac:	608b      	str	r3, [r1, #8]
 8000cae:	e7b6      	b.n	8000c1e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cb0:	6872      	ldr	r2, [r6, #4]
 8000cb2:	4940      	ldr	r1, [pc, #256]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
 8000cb4:	2a02      	cmp	r2, #2
 8000cb6:	d10f      	bne.n	8000cd8 <HAL_RCC_ClockConfig+0xd4>
 8000cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cbc:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000cc0:	6808      	ldr	r0, [r1, #0]
 8000cc2:	fa93 f3a3 	rbit	r3, r3
 8000cc6:	fab3 f383 	clz	r3, r3
 8000cca:	2101      	movs	r1, #1
 8000ccc:	f003 031f 	and.w	r3, r3, #31
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	4203      	tst	r3, r0
 8000cd6:	e013      	b.n	8000d00 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cd8:	2a03      	cmp	r2, #3
 8000cda:	d102      	bne.n	8000ce2 <HAL_RCC_ClockConfig+0xde>
 8000cdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ce0:	e7ec      	b.n	8000cbc <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000ce2:	2a01      	cmp	r2, #1
 8000ce4:	d129      	bne.n	8000d3a <HAL_RCC_ClockConfig+0x136>
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cec:	6809      	ldr	r1, [r1, #0]
 8000cee:	fa93 f3a3 	rbit	r3, r3
 8000cf2:	fab3 f383 	clz	r3, r3
 8000cf6:	f003 031f 	and.w	r3, r3, #31
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000d00:	d0cb      	beq.n	8000c9a <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d02:	4c2c      	ldr	r4, [pc, #176]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d04:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d08:	68a3      	ldr	r3, [r4, #8]
 8000d0a:	f023 0303 	bic.w	r3, r3, #3
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8000d12:	f7ff fa5b 	bl	80001cc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d16:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000d18:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d110      	bne.n	8000d40 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d1e:	68a3      	ldr	r3, [r4, #8]
 8000d20:	f003 030c 	and.w	r3, r3, #12
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	f43f af7c 	beq.w	8000c22 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d2a:	f7ff fa4f 	bl	80001cc <HAL_GetTick>
 8000d2e:	1bc0      	subs	r0, r0, r7
 8000d30:	4540      	cmp	r0, r8
 8000d32:	d9f4      	bls.n	8000d1e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 8000d34:	2003      	movs	r0, #3
 8000d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d3e:	e7bd      	b.n	8000cbc <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d10b      	bne.n	8000d5c <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d44:	68a3      	ldr	r3, [r4, #8]
 8000d46:	f003 030c 	and.w	r3, r3, #12
 8000d4a:	2b0c      	cmp	r3, #12
 8000d4c:	f43f af69 	beq.w	8000c22 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d50:	f7ff fa3c 	bl	80001cc <HAL_GetTick>
 8000d54:	1bc0      	subs	r0, r0, r7
 8000d56:	4540      	cmp	r0, r8
 8000d58:	d9f4      	bls.n	8000d44 <HAL_RCC_ClockConfig+0x140>
 8000d5a:	e7eb      	b.n	8000d34 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d110      	bne.n	8000d82 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d60:	68a3      	ldr	r3, [r4, #8]
 8000d62:	f003 030c 	and.w	r3, r3, #12
 8000d66:	2b04      	cmp	r3, #4
 8000d68:	f43f af5b 	beq.w	8000c22 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d6c:	f7ff fa2e 	bl	80001cc <HAL_GetTick>
 8000d70:	1bc0      	subs	r0, r0, r7
 8000d72:	4540      	cmp	r0, r8
 8000d74:	d9f4      	bls.n	8000d60 <HAL_RCC_ClockConfig+0x15c>
 8000d76:	e7dd      	b.n	8000d34 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d78:	f7ff fa28 	bl	80001cc <HAL_GetTick>
 8000d7c:	1bc0      	subs	r0, r0, r7
 8000d7e:	4540      	cmp	r0, r8
 8000d80:	d8d8      	bhi.n	8000d34 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000d82:	68a3      	ldr	r3, [r4, #8]
 8000d84:	f013 0f0c 	tst.w	r3, #12
 8000d88:	d1f6      	bne.n	8000d78 <HAL_RCC_ClockConfig+0x174>
 8000d8a:	e74a      	b.n	8000c22 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	f022 0201 	bic.w	r2, r2, #1
 8000d92:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	07da      	lsls	r2, r3, #31
 8000d98:	f53f af7f 	bmi.w	8000c9a <HAL_RCC_ClockConfig+0x96>
 8000d9c:	e748      	b.n	8000c30 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d9e:	4905      	ldr	r1, [pc, #20]	; (8000db4 <HAL_RCC_ClockConfig+0x1b0>)
 8000da0:	68f0      	ldr	r0, [r6, #12]
 8000da2:	688b      	ldr	r3, [r1, #8]
 8000da4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000da8:	4303      	orrs	r3, r0
 8000daa:	608b      	str	r3, [r1, #8]
 8000dac:	e744      	b.n	8000c38 <HAL_RCC_ClockConfig+0x34>
 8000dae:	bf00      	nop
 8000db0:	40023c00 	.word	0x40023c00
 8000db4:	40023800 	.word	0x40023800
 8000db8:	080013b0 	.word	0x080013b0
 8000dbc:	20000000 	.word	0x20000000

08000dc0 <HAL_RCC_GetHCLKFreq>:
}
 8000dc0:	4b01      	ldr	r3, [pc, #4]	; (8000dc8 <HAL_RCC_GetHCLKFreq+0x8>)
 8000dc2:	6818      	ldr	r0, [r3, #0]
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	20000000 	.word	0x20000000

08000dcc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000dce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	fa92 f2a2 	rbit	r2, r2
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000de0:	40d3      	lsrs	r3, r2
 8000de2:	4a04      	ldr	r2, [pc, #16]	; (8000df4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000de4:	5cd3      	ldrb	r3, [r2, r3]
 8000de6:	4a04      	ldr	r2, [pc, #16]	; (8000df8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000de8:	6810      	ldr	r0, [r2, #0]
}    
 8000dea:	40d8      	lsrs	r0, r3
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	40023800 	.word	0x40023800
 8000df4:	080013c0 	.word	0x080013c0
 8000df8:	20000000 	.word	0x20000000

08000dfc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000dfe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	fa92 f2a2 	rbit	r2, r2
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000e10:	40d3      	lsrs	r3, r2
 8000e12:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000e18:	6810      	ldr	r0, [r2, #0]
} 
 8000e1a:	40d8      	lsrs	r0, r3
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	080013c0 	.word	0x080013c0
 8000e28:	20000000 	.word	0x20000000

08000e2c <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e30:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e32:	6805      	ldr	r5, [r0, #0]
 8000e34:	68c2      	ldr	r2, [r0, #12]
 8000e36:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e38:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e42:	6883      	ldr	r3, [r0, #8]
 8000e44:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 8000e46:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e48:	4303      	orrs	r3, r0
 8000e4a:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8000e4e:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e52:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 8000e54:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e58:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000e5e:	696b      	ldr	r3, [r5, #20]
 8000e60:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8000e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e68:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e6a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000e6e:	616b      	str	r3, [r5, #20]
 8000e70:	4b7e      	ldr	r3, [pc, #504]	; (800106c <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e72:	d17f      	bne.n	8000f74 <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 8000e74:	429d      	cmp	r5, r3
 8000e76:	f04f 0419 	mov.w	r4, #25
 8000e7a:	d147      	bne.n	8000f0c <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000e7c:	f7ff ffbe 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000e80:	fb04 f300 	mul.w	r3, r4, r0
 8000e84:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000e88:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000e8c:	007f      	lsls	r7, r7, #1
 8000e8e:	fbb3 f3f7 	udiv	r3, r3, r7
 8000e92:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e96:	011f      	lsls	r7, r3, #4
 8000e98:	f7ff ffb0 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000e9c:	4360      	muls	r0, r4
 8000e9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	fbb0 f6f3 	udiv	r6, r0, r3
 8000ea8:	f7ff ffa8 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000eac:	4360      	muls	r0, r4
 8000eae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eb8:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ebc:	fb08 6313 	mls	r3, r8, r3, r6
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	3332      	adds	r3, #50	; 0x32
 8000ec4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8000ece:	f7ff ff95 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000ed2:	4360      	muls	r0, r4
 8000ed4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000ed8:	0052      	lsls	r2, r2, #1
 8000eda:	fbb0 faf2 	udiv	sl, r0, r2
 8000ede:	f7ff ff8d 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000ee2:	4360      	muls	r0, r4
 8000ee4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eee:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ef2:	fb08 a313 	mls	r3, r8, r3, sl
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	3332      	adds	r3, #50	; 0x32
 8000efa:	fbb3 f3f8 	udiv	r3, r3, r8
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f04:	4433      	add	r3, r6
 8000f06:	60ab      	str	r3, [r5, #8]
 8000f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f0c:	f7ff ff5e 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8000f10:	fb04 f300 	mul.w	r3, r4, r0
 8000f14:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000f18:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000f1c:	007f      	lsls	r7, r7, #1
 8000f1e:	fbb3 f3f7 	udiv	r3, r3, r7
 8000f22:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f26:	011f      	lsls	r7, r3, #4
 8000f28:	f7ff ff50 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8000f2c:	4360      	muls	r0, r4
 8000f2e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	fbb0 f6f3 	udiv	r6, r0, r3
 8000f38:	f7ff ff48 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8000f3c:	4360      	muls	r0, r4
 8000f3e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f48:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f4c:	fb08 6313 	mls	r3, r8, r3, r6
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	3332      	adds	r3, #50	; 0x32
 8000f54:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8000f5e:	f7ff ff35 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8000f62:	4360      	muls	r0, r4
 8000f64:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000f68:	0052      	lsls	r2, r2, #1
 8000f6a:	fbb0 faf2 	udiv	sl, r0, r2
 8000f6e:	f7ff ff2d 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8000f72:	e7b6      	b.n	8000ee2 <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 8000f74:	429d      	cmp	r5, r3
 8000f76:	f04f 0419 	mov.w	r4, #25
 8000f7a:	d143      	bne.n	8001004 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000f7c:	f7ff ff3e 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000f80:	fb04 f300 	mul.w	r3, r4, r0
 8000f84:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000f88:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000f8c:	00b6      	lsls	r6, r6, #2
 8000f8e:	fbb3 f3f6 	udiv	r3, r3, r6
 8000f92:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f96:	011e      	lsls	r6, r3, #4
 8000f98:	f7ff ff30 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000f9c:	4360      	muls	r0, r4
 8000f9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	fbb0 f7f3 	udiv	r7, r0, r3
 8000fa8:	f7ff ff28 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000fac:	4360      	muls	r0, r4
 8000fae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fb8:	fbb3 f3f8 	udiv	r3, r3, r8
 8000fbc:	fb08 7313 	mls	r3, r8, r3, r7
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	3332      	adds	r3, #50	; 0x32
 8000fc4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000fc8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000fcc:	f7ff ff16 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
 8000fd0:	4360      	muls	r0, r4
 8000fd2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000fd6:	0092      	lsls	r2, r2, #2
 8000fd8:	fbb0 faf2 	udiv	sl, r0, r2
 8000fdc:	f7ff ff0e 	bl	8000dfc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000fe0:	4360      	muls	r0, r4
 8000fe2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fec:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ff0:	fb08 a313 	mls	r3, r8, r3, sl
 8000ff4:	011b      	lsls	r3, r3, #4
 8000ff6:	3332      	adds	r3, #50	; 0x32
 8000ff8:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ffc:	f003 030f 	and.w	r3, r3, #15
 8001000:	433b      	orrs	r3, r7
 8001002:	e77f      	b.n	8000f04 <UART_SetConfig+0xd8>
 8001004:	f7ff fee2 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8001008:	fb04 f300 	mul.w	r3, r4, r0
 800100c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001010:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001014:	00b6      	lsls	r6, r6, #2
 8001016:	fbb3 f3f6 	udiv	r3, r3, r6
 800101a:	fbb3 f3f8 	udiv	r3, r3, r8
 800101e:	011e      	lsls	r6, r3, #4
 8001020:	f7ff fed4 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8001024:	4360      	muls	r0, r4
 8001026:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001030:	f7ff fecc 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8001034:	4360      	muls	r0, r4
 8001036:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001040:	fbb3 f3f8 	udiv	r3, r3, r8
 8001044:	fb08 7313 	mls	r3, r8, r3, r7
 8001048:	011b      	lsls	r3, r3, #4
 800104a:	3332      	adds	r3, #50	; 0x32
 800104c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001050:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001054:	f7ff feba 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8001058:	4360      	muls	r0, r4
 800105a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800105e:	0092      	lsls	r2, r2, #2
 8001060:	fbb0 faf2 	udiv	sl, r0, r2
 8001064:	f7ff feb2 	bl	8000dcc <HAL_RCC_GetPCLK1Freq>
 8001068:	e7ba      	b.n	8000fe0 <UART_SetConfig+0x1b4>
 800106a:	bf00      	nop
 800106c:	40013800 	.word	0x40013800

08001070 <HAL_UART_Init>:
{
 8001070:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001072:	4604      	mov	r4, r0
 8001074:	b330      	cbz	r0, 80010c4 <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 8001076:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800107a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800107e:	b91b      	cbnz	r3, 8001088 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001080:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001084:	f000 f8e4 	bl	8001250 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8001088:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 800108a:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 800108c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001090:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001092:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001094:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001098:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800109a:	f7ff fec7 	bl	8000e2c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800109e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010a0:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010a2:	691a      	ldr	r2, [r3, #16]
 80010a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80010a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80010aa:	695a      	ldr	r2, [r3, #20]
 80010ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80010b0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80010b8:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 80010ba:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010bc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 80010be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80010c2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010c4:	2001      	movs	r0, #1
}
 80010c6:	bd10      	pop	{r4, pc}

080010c8 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010c8:	4a1b      	ldr	r2, [pc, #108]	; (8001138 <SystemClock_Config+0x70>)
{
 80010ca:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010cc:	6813      	ldr	r3, [r2, #0]
{
 80010ce:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010d0:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80010d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010d8:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010da:	2310      	movs	r3, #16
 80010dc:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010de:	2301      	movs	r3, #1
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80010e0:	f44f 4220 	mov.w	r2, #40960	; 0xa000
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010e4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010e6:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010ea:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80010ec:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010ee:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f0:	f7ff f9ee 	bl	80004d0 <HAL_RCC_OscConfig>
 80010f4:	4601      	mov	r1, r0
 80010f6:	b100      	cbz	r0, 80010fa <SystemClock_Config+0x32>
 80010f8:	e7fe      	b.n	80010f8 <SystemClock_Config+0x30>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fa:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80010fc:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010fe:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001100:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001102:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001104:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001106:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001108:	f7ff fd7c 	bl	8000c04 <HAL_RCC_ClockConfig>
 800110c:	4604      	mov	r4, r0
 800110e:	b100      	cbz	r0, 8001112 <SystemClock_Config+0x4a>
 8001110:	e7fe      	b.n	8001110 <SystemClock_Config+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001112:	f7ff fe55 	bl	8000dc0 <HAL_RCC_GetHCLKFreq>
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	fbb0 f0f3 	udiv	r0, r0, r3
 800111e:	f7ff f8a1 	bl	8000264 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001122:	2004      	movs	r0, #4
 8001124:	f7ff f8b4 	bl	8000290 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001128:	4622      	mov	r2, r4
 800112a:	4621      	mov	r1, r4
 800112c:	f04f 30ff 	mov.w	r0, #4294967295
 8001130:	f7ff f864 	bl	80001fc <HAL_NVIC_SetPriority>
}
 8001134:	b012      	add	sp, #72	; 0x48
 8001136:	bd10      	pop	{r4, pc}
 8001138:	40007000 	.word	0x40007000

0800113c <main>:
{
 800113c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 800113e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  HAL_Init();
 8001142:	f7ff f82f 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8001146:	f7ff ffbf 	bl	80010c8 <SystemClock_Config>
  huart2.Instance = USART2;
 800114a:	4816      	ldr	r0, [pc, #88]	; (80011a4 <main+0x68>)
  huart2.Init.BaudRate = 115200;
 800114c:	4b16      	ldr	r3, [pc, #88]	; (80011a8 <main+0x6c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800114e:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8001150:	e880 0018 	stmia.w	r0, {r3, r4}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001154:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001156:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001158:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800115a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800115c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001160:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001162:	f7ff ff85 	bl	8001070 <HAL_UART_Init>
 8001166:	b100      	cbz	r0, 800116a <main+0x2e>
 8001168:	e7fe      	b.n	8001168 <main+0x2c>
*/
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <main+0x70>)
 800116c:	69da      	ldr	r2, [r3, #28]
 800116e:	f042 0204 	orr.w	r2, r2, #4
 8001172:	61da      	str	r2, [r3, #28]
 8001174:	69da      	ldr	r2, [r3, #28]
 8001176:	f002 0204 	and.w	r2, r2, #4
 800117a:	9201      	str	r2, [sp, #4]
 800117c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117e:	69da      	ldr	r2, [r3, #28]
 8001180:	f042 0220 	orr.w	r2, r2, #32
 8001184:	61da      	str	r2, [r3, #28]
 8001186:	69da      	ldr	r2, [r3, #28]
 8001188:	f002 0220 	and.w	r2, r2, #32
 800118c:	9202      	str	r2, [sp, #8]
 800118e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	69da      	ldr	r2, [r3, #28]
 8001192:	f042 0201 	orr.w	r2, r2, #1
 8001196:	61da      	str	r2, [r3, #28]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	9303      	str	r3, [sp, #12]
 80011a0:	9b03      	ldr	r3, [sp, #12]
 80011a2:	e7fe      	b.n	80011a2 <main+0x66>
 80011a4:	20000024 	.word	0x20000024
 80011a8:	40004400 	.word	0x40004400
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80011b2:	4b26      	ldr	r3, [pc, #152]	; (800124c <HAL_MspInit+0x9c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b4:	2003      	movs	r0, #3
  __HAL_RCC_COMP_CLK_ENABLE();
 80011b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011bc:	625a      	str	r2, [r3, #36]	; 0x24
 80011be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011c0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80011c4:	9201      	str	r2, [sp, #4]
 80011c6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c8:	6a1a      	ldr	r2, [r3, #32]
 80011ca:	f042 0201 	orr.w	r2, r2, #1
 80011ce:	621a      	str	r2, [r3, #32]
 80011d0:	6a1a      	ldr	r2, [r3, #32]
 80011d2:	f002 0201 	and.w	r2, r2, #1
 80011d6:	9202      	str	r2, [sp, #8]
 80011d8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24
 80011e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e8:	9303      	str	r3, [sp, #12]
 80011ea:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ec:	f7fe fff4 	bl	80001d8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f06f 000b 	mvn.w	r0, #11
 80011f6:	4611      	mov	r1, r2
 80011f8:	f7ff f800 	bl	80001fc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f06f 000a 	mvn.w	r0, #10
 8001202:	4611      	mov	r1, r2
 8001204:	f7fe fffa 	bl	80001fc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	f06f 0009 	mvn.w	r0, #9
 800120e:	4611      	mov	r1, r2
 8001210:	f7fe fff4 	bl	80001fc <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001214:	2200      	movs	r2, #0
 8001216:	f06f 0004 	mvn.w	r0, #4
 800121a:	4611      	mov	r1, r2
 800121c:	f7fe ffee 	bl	80001fc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001220:	2200      	movs	r2, #0
 8001222:	f06f 0003 	mvn.w	r0, #3
 8001226:	4611      	mov	r1, r2
 8001228:	f7fe ffe8 	bl	80001fc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	f06f 0001 	mvn.w	r0, #1
 8001232:	4611      	mov	r1, r2
 8001234:	f7fe ffe2 	bl	80001fc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001238:	2200      	movs	r2, #0
 800123a:	f04f 30ff 	mov.w	r0, #4294967295
 800123e:	4611      	mov	r1, r2
 8001240:	f7fe ffdc 	bl	80001fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001244:	b005      	add	sp, #20
 8001246:	f85d fb04 	ldr.w	pc, [sp], #4
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800

08001250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001250:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001252:	6802      	ldr	r2, [r0, #0]
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <HAL_UART_MspInit+0x44>)
 8001256:	429a      	cmp	r2, r3
 8001258:	d118      	bne.n	800128c <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800125e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8001262:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001266:	625a      	str	r2, [r3, #36]	; 0x24
 8001268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126a:	480b      	ldr	r0, [pc, #44]	; (8001298 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001274:	230c      	movs	r3, #12
 8001276:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800127c:	2301      	movs	r3, #1
 800127e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001284:	2307      	movs	r3, #7
 8001286:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001288:	f7ff f814 	bl	80002b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800128c:	b007      	add	sp, #28
 800128e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001292:	bf00      	nop
 8001294:	40004400 	.word	0x40004400
 8001298:	40020000 	.word	0x40020000

0800129c <NMI_Handler>:
 800129c:	4770      	bx	lr

0800129e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800129e:	e7fe      	b.n	800129e <HardFault_Handler>

080012a0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80012a0:	e7fe      	b.n	80012a0 <MemManage_Handler>

080012a2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80012a2:	e7fe      	b.n	80012a2 <BusFault_Handler>

080012a4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80012a4:	e7fe      	b.n	80012a4 <UsageFault_Handler>

080012a6 <SVC_Handler>:
 80012a6:	4770      	bx	lr

080012a8 <DebugMon_Handler>:
 80012a8:	4770      	bx	lr

080012aa <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80012aa:	4770      	bx	lr

080012ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80012ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ae:	f7fe ff85 	bl	80001bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80012b6:	f7fe bff8 	b.w	80002aa <HAL_SYSTICK_IRQHandler>
	...

080012bc <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <SystemInit+0x3c>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012c4:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80012c6:	6899      	ldr	r1, [r3, #8]
 80012c8:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <SystemInit+0x40>)
 80012ca:	400a      	ands	r2, r1
 80012cc:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 80012d4:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 80012d8:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012e0:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80012e8:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012ea:	2200      	movs	r2, #0
 80012ec:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012f2:	4b03      	ldr	r3, [pc, #12]	; (8001300 <SystemInit+0x44>)
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	4770      	bx	lr
 80012f8:	40023800 	.word	0x40023800
 80012fc:	88ffc00c 	.word	0x88ffc00c
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001304:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001306:	e003      	b.n	8001310 <LoopCopyDataInit>

08001308 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001308:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800130a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800130c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800130e:	3104      	adds	r1, #4

08001310 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001310:	480a      	ldr	r0, [pc, #40]	; (800133c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001314:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001316:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001318:	d3f6      	bcc.n	8001308 <CopyDataInit>
  ldr r2, =_sbss
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800131c:	e002      	b.n	8001324 <LoopFillZerobss>

0800131e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001320:	f842 3b04 	str.w	r3, [r2], #4

08001324 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001326:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001328:	d3f9      	bcc.n	800131e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800132a:	f7ff ffc7 	bl	80012bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800132e:	f000 f80f 	bl	8001350 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001332:	f7ff ff03 	bl	800113c <main>
  bx lr
 8001336:	4770      	bx	lr
  ldr r3, =_sidata
 8001338:	080013dc 	.word	0x080013dc
  ldr r0, =_sdata
 800133c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001340:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8001344:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8001348:	20000064 	.word	0x20000064

0800134c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800134c:	e7fe      	b.n	800134c <ADC1_IRQHandler>
	...

08001350 <__libc_init_array>:
 8001350:	b570      	push	{r4, r5, r6, lr}
 8001352:	2500      	movs	r5, #0
 8001354:	4e0c      	ldr	r6, [pc, #48]	; (8001388 <__libc_init_array+0x38>)
 8001356:	4c0d      	ldr	r4, [pc, #52]	; (800138c <__libc_init_array+0x3c>)
 8001358:	1ba4      	subs	r4, r4, r6
 800135a:	10a4      	asrs	r4, r4, #2
 800135c:	42a5      	cmp	r5, r4
 800135e:	d109      	bne.n	8001374 <__libc_init_array+0x24>
 8001360:	f000 f81a 	bl	8001398 <_init>
 8001364:	2500      	movs	r5, #0
 8001366:	4e0a      	ldr	r6, [pc, #40]	; (8001390 <__libc_init_array+0x40>)
 8001368:	4c0a      	ldr	r4, [pc, #40]	; (8001394 <__libc_init_array+0x44>)
 800136a:	1ba4      	subs	r4, r4, r6
 800136c:	10a4      	asrs	r4, r4, #2
 800136e:	42a5      	cmp	r5, r4
 8001370:	d105      	bne.n	800137e <__libc_init_array+0x2e>
 8001372:	bd70      	pop	{r4, r5, r6, pc}
 8001374:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001378:	4798      	blx	r3
 800137a:	3501      	adds	r5, #1
 800137c:	e7ee      	b.n	800135c <__libc_init_array+0xc>
 800137e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001382:	4798      	blx	r3
 8001384:	3501      	adds	r5, #1
 8001386:	e7f2      	b.n	800136e <__libc_init_array+0x1e>
 8001388:	080013d4 	.word	0x080013d4
 800138c:	080013d4 	.word	0x080013d4
 8001390:	080013d4 	.word	0x080013d4
 8001394:	080013d8 	.word	0x080013d8

08001398 <_init>:
 8001398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800139a:	bf00      	nop
 800139c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800139e:	bc08      	pop	{r3}
 80013a0:	469e      	mov	lr, r3
 80013a2:	4770      	bx	lr

080013a4 <_fini>:
 80013a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013a6:	bf00      	nop
 80013a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013aa:	bc08      	pop	{r3}
 80013ac:	469e      	mov	lr, r3
 80013ae:	4770      	bx	lr
