From 5544415db7d38edaa71c16b89ab0befca4aae7db Mon Sep 17 00:00:00 2001
From: chenxing <chenxing@rock-chips.com>
Date: Wed, 5 Sep 2012 11:22:27 +0800
Subject: [PATCH] rk3066b: fix pll wait lock shift error

---
 arch/arm/mach-rk30/clock_data-rk3066b.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-rk30/clock_data-rk3066b.c b/arch/arm/mach-rk30/clock_data-rk3066b.c
index 819d3731b6d9..a88ce29d7ec0 100644
--- a/arch/arm/mach-rk30/clock_data-rk3066b.c
+++ b/arch/arm/mach-rk30/clock_data-rk3066b.c
@@ -524,7 +524,7 @@ static int frac_div_get_seting(unsigned long rate_out, unsigned long rate,
 static void pll_wait_lock(int pll_idx)
 {
 	u32 pll_state[4] = {1, 0, 2, 3};
-	u32 bit = 0x10u << pll_state[pll_idx];
+	u32 bit = 0x20u << pll_state[pll_idx];
 	int delay = 24000000;
 	while (delay > 0) {
 		if (regfile_readl(GRF_SOC_STATUS0) & bit)
-- 
2.35.3

