Analysis & Synthesis report for Velha
Mon May 28 17:40:09 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|state
 10. State Machine - |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|state
 11. State Machine - |velha|uc:controle|estado
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_k7l1:auto_generated
 20. Parameter Settings for User Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl
 21. Parameter Settings for User Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io
 22. Parameter Settings for User Entity Instance: mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl
 23. Parameter Settings for User Entity Instance: mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io
 24. Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component
 25. Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem
 27. Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0
 28. Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl"
 36. Port Connectivity Checks: "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl"
 37. Port Connectivity Checks: "uc:controle"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 28 17:40:09 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Velha                                       ;
; Top-level Entity Name           ; velha                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 329                                         ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 36                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; velha              ; Velha              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; uc.vhd                           ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/uc.vhd                     ;         ;
; VGA/vga_pll.vhd                  ; yes             ; User Wizard-Generated File   ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll.vhd            ;         ;
; VGA/vga_pll/vga_pll_0002.v       ; yes             ; User Verilog HDL File        ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll/vga_pll_0002.v ; vga_pll ;
; VGA/vgacon.vhd                   ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd             ;         ;
; monitor.vhd                      ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd                ;         ;
; PS2/bin2hex.vhd                  ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/bin2hex.vhd            ;         ;
; velha.vhd                        ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd                  ;         ;
; PS2/ps2_iobase.vhd               ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd         ;         ;
; PS2/mouse_ctrl.vhd               ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/mouse_ctrl.vhd         ;         ;
; mouse.vhd                        ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/mouse.vhd                  ;         ;
; Mouse/atualiza_posicao.vhd       ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd ;         ;
; Mouse/valida_clique.vhd          ; yes             ; User VHDL File               ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd    ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_k7l1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/altsyncram_k7l1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_ibm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_mve.tdf       ;         ;
; db/lpm_divide_gpo.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_gpo.tdf      ;         ;
; db/abs_divider_pbg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/abs_divider_pbg.tdf     ;         ;
; db/alt_u_div_20f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_20f.tdf       ;         ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_abs_nn9.tdf         ;         ;
; db/lpm_abs_6p9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_abs_6p9.tdf         ;         ;
; db/lpm_divide_b5m.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_b5m.tdf      ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/sign_div_unsign_enh.tdf ;         ;
; db/alt_u_div_23f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_23f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 894          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 1722         ;
;     -- 7 input functions                    ; 7            ;
;     -- 6 input functions                    ; 51           ;
;     -- 5 input functions                    ; 67           ;
;     -- 4 input functions                    ; 365          ;
;     -- <=3 input functions                  ; 1232         ;
;                                             ;              ;
; Dedicated logic registers                   ; 329          ;
;                                             ;              ;
; I/O pins                                    ; 64           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 36           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 176          ;
; Total fan-out                               ; 6611         ;
; Average fan-out                             ; 3.03         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |velha                                          ; 1722 (1)            ; 329 (0)                   ; 36                ; 0          ; 64   ; 0            ; |velha                                                                                                                                                      ; velha               ; work         ;
;    |bin2hex:display1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|bin2hex:display1                                                                                                                                     ; bin2hex             ; work         ;
;    |bin2hex:display2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|bin2hex:display2                                                                                                                                     ; bin2hex             ; work         ;
;    |bin2hex:display3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|bin2hex:display3                                                                                                                                     ; bin2hex             ; work         ;
;    |bin2hex:display4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|bin2hex:display4                                                                                                                                     ; bin2hex             ; work         ;
;    |monitor:mouse_monitor|                      ; 158 (21)            ; 55 (15)                   ; 36                ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor                                                                                                                                ; monitor             ; work         ;
;       |vgacon:vga_component|                    ; 137 (37)            ; 40 (40)                   ; 36                ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component                                                                                                           ; vgacon              ; work         ;
;          |dual_clock_ram:vgamem|                ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem                                                                                     ; dual_clock_ram      ; work         ;
;             |altsyncram:ram_block_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                          ; altsyncram          ; work         ;
;                |altsyncram_k7l1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_k7l1:auto_generated                           ; altsyncram_k7l1     ; work         ;
;          |lpm_divide:Div0|                      ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0                                                                                           ; lpm_divide          ; work         ;
;             |lpm_divide_ibm:auto_generated|     ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                             ; lpm_divide_ibm      ; work         ;
;                |sign_div_unsign_olh:divider|    ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                 ; sign_div_unsign_olh ; work         ;
;                   |alt_u_div_mve:divider|       ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider           ; alt_u_div_mve       ; work         ;
;          |lpm_divide:Div1|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1                                                                                           ; lpm_divide          ; work         ;
;             |lpm_divide_ibm:auto_generated|     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                             ; lpm_divide_ibm      ; work         ;
;                |sign_div_unsign_olh:divider|    ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                 ; sign_div_unsign_olh ; work         ;
;                   |alt_u_div_mve:divider|       ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider           ; alt_u_div_mve       ; work         ;
;          |vga_pll:divider|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider                                                                                           ; vga_pll             ; work         ;
;             |vga_pll_0002:vga_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst                                                                 ; vga_pll_0002        ; vga_pll      ;
;                |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                         ; altera_pll          ; work         ;
;    |mouse:mouse_position|                       ; 1528 (0)            ; 268 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position                                                                                                                                 ; mouse               ; work         ;
;       |atualiza_posicao:recebe_posicao|         ; 1389 (114)          ; 174 (46)                  ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao                                                                                                 ; atualiza_posicao    ; work         ;
;          |lpm_divide:Div0|                      ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gpo:auto_generated|     ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0|lpm_divide_gpo:auto_generated                                                   ; lpm_divide_gpo      ; work         ;
;                |abs_divider_pbg:divider|        ; 232 (16)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider                           ; abs_divider_pbg     ; work         ;
;                   |alt_u_div_20f:divider|       ; 200 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider|alt_u_div_20f:divider     ; alt_u_div_20f       ; work         ;
;                   |lpm_abs_6p9:my_abs_num|      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;          |lpm_divide:Div1|                      ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gpo:auto_generated|     ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1|lpm_divide_gpo:auto_generated                                                   ; lpm_divide_gpo      ; work         ;
;                |abs_divider_pbg:divider|        ; 232 (16)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider                           ; abs_divider_pbg     ; work         ;
;                   |alt_u_div_20f:divider|       ; 200 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider|alt_u_div_20f:divider     ; alt_u_div_20f       ; work         ;
;                   |lpm_abs_6p9:my_abs_num|      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1|lpm_divide_gpo:auto_generated|abs_divider_pbg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;          |lpm_divide:Mod0|                      ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_b5m:auto_generated|     ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0|lpm_divide_b5m:auto_generated                                                   ; lpm_divide_b5m      ; work         ;
;                |sign_div_unsign_enh:divider|    ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0|lpm_divide_b5m:auto_generated|sign_div_unsign_enh:divider                       ; sign_div_unsign_enh ; work         ;
;                   |alt_u_div_23f:divider|       ; 318 (318)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0|lpm_divide_b5m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_23f:divider ; alt_u_div_23f       ; work         ;
;          |lpm_divide:Mod1|                      ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_b5m:auto_generated|     ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1|lpm_divide_b5m:auto_generated                                                   ; lpm_divide_b5m      ; work         ;
;                |sign_div_unsign_enh:divider|    ; 318 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1|lpm_divide_b5m:auto_generated|sign_div_unsign_enh:divider                       ; sign_div_unsign_enh ; work         ;
;                   |alt_u_div_23f:divider|       ; 318 (318)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1|lpm_divide_b5m:auto_generated|sign_div_unsign_enh:divider|alt_u_div_23f:divider ; alt_u_div_23f       ; work         ;
;          |mouse_ctrl:mousectrl|                 ; 175 (34)            ; 128 (43)                  ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl                                                                            ; mouse_ctrl          ; work         ;
;             |ps2_iobase:ps2io|                  ; 141 (141)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io                                                           ; ps2_iobase          ; work         ;
;       |valida_clique:acoes_clique|              ; 139 (12)            ; 94 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|valida_clique:acoes_clique                                                                                                      ; valida_clique       ; work         ;
;          |mouse_ctrl:mousectrl|                 ; 127 (29)            ; 91 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl                                                                                 ; mouse_ctrl          ; work         ;
;             |ps2_iobase:ps2io|                  ; 98 (98)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io                                                                ; ps2_iobase          ; work         ;
;    |uc:controle|                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |velha|uc:controle                                                                                                                                          ; uc                  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_k7l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 3            ; 12           ; 3            ; 36   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|state ;
+---------------+-------------+---------------+---------------+------------+------------------------+
; Name          ; state.CLEAR ; state.NEXTCMD ; state.WAITACK ; state.SEND ; state.SETCMD           ;
+---------------+-------------+---------------+---------------+------------+------------------------+
; state.SETCMD  ; 0           ; 0             ; 0             ; 0          ; 0                      ;
; state.SEND    ; 0           ; 0             ; 0             ; 1          ; 1                      ;
; state.WAITACK ; 0           ; 0             ; 1             ; 0          ; 1                      ;
; state.NEXTCMD ; 0           ; 1             ; 0             ; 0          ; 1                      ;
; state.CLEAR   ; 1           ; 0             ; 0             ; 0          ; 1                      ;
+---------------+-------------+---------------+---------------+------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|state ;
+---------------+-------------+---------------+---------------+------------+-----------------------------+
; Name          ; state.CLEAR ; state.NEXTCMD ; state.WAITACK ; state.SEND ; state.SETCMD                ;
+---------------+-------------+---------------+---------------+------------+-----------------------------+
; state.SETCMD  ; 0           ; 0             ; 0             ; 0          ; 0                           ;
; state.SEND    ; 0           ; 0             ; 0             ; 1          ; 1                           ;
; state.WAITACK ; 0           ; 0             ; 1             ; 0          ; 1                           ;
; state.NEXTCMD ; 0           ; 1             ; 0             ; 0          ; 1                           ;
; state.CLEAR   ; 1           ; 0             ; 0             ; 0          ; 1                           ;
+---------------+-------------+---------------+---------------+------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |velha|uc:controle|estado                         ;
+----------------+----------------+----------------+----------------+
; Name           ; estado.PosJogo ; estado.Jogando ; estado.PreJogo ;
+----------------+----------------+----------------+----------------+
; estado.PreJogo ; 0              ; 0              ; 0              ;
; estado.Jogando ; 0              ; 1              ; 1              ;
; estado.PosJogo ; 1              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                            ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
; monitor:mouse_monitor|mouse_x_tmp[0]                           ; mouse:mouse_position|valida_clique:acoes_clique|Mux2 ; yes                    ;
; monitor:mouse_monitor|mouse_x_tmp[1]                           ; mouse:mouse_position|valida_clique:acoes_clique|Mux2 ; yes                    ;
; monitor:mouse_monitor|mouse_y_tmp[0]                           ; mouse:mouse_position|valida_clique:acoes_clique|Mux7 ; yes                    ;
; monitor:mouse_monitor|mouse_y_tmp[1]                           ; mouse:mouse_position|valida_clique:acoes_clique|Mux7 ; yes                    ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_x_tmp[0] ; mouse:mouse_position|valida_clique:acoes_clique|Mux2 ; yes                    ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_y_tmp[1] ; mouse:mouse_position|valida_clique:acoes_clique|Mux7 ; yes                    ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_y_tmp[0] ; mouse:mouse_position|valida_clique:acoes_clique|Mux7 ; yes                    ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_x_tmp[1] ; mouse:mouse_position|valida_clique:acoes_clique|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 8              ;                                                      ;                        ;
+----------------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                               ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_clk~reg0      ; Stuck at GND due to stuck port data_in                                                                           ;
; mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_clk~reg0 ; Stuck at GND due to stuck port data_in                                                                           ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[8]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[8] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[7]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[7] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[6]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[6] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[5]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[5] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[4]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[4] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[3]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[3] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[2]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[2] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[1]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[1] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[0]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[0] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[8]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[8] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[7]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[7] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[6]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[6] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[5]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[5] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[4]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[4] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[3]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[3] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[2]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[2] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[1]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[1] ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[0]         ; Merged with mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[0] ;
; monitor:mouse_monitor|tela[1,3,5,7..9,11]                                                               ; Merged with monitor:mouse_monitor|tela[10]                                                                       ;
; monitor:mouse_monitor|tela[10]                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; monitor:mouse_monitor|video_word[1]                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|\process_1:count[2]           ; Stuck at GND due to stuck port data_in                                                                           ;
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|\process_1:count[2]                ; Stuck at GND due to stuck port data_in                                                                           ;
; Total Number of Removed Registers = 31                                                                  ;                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+--------------------------------+---------------------------+----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------+---------------------------+----------------------------------------+
; monitor:mouse_monitor|tela[10] ; Stuck at GND              ; monitor:mouse_monitor|video_word[1]    ;
;                                ; due to stuck port data_in ;                                        ;
+--------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 329   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 288   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|sigclkreleased      ; 3       ;
; mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|sigclkreleased ; 3       ;
; Total number of inverted registers = 2                                                                    ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                              ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
; Register Name                                                                   ; Megafunction                                                                     ; Type ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
; monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|data_out[0..2] ; monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|ram_block_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[1] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |velha|monitor:mouse_monitor|video_word[1]                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |velha|uc:controle|comando_monitor[1]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[6] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |velha|monitor:mouse_monitor|Mux0                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |velha|monitor:mouse_monitor|Mux6                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |velha|mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|state                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |velha|mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|state                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |velha|uc:controle|estado                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_k7l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; clkfreq        ; 50000 ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; num_horz_pixels ; 4     ; Signed Integer                                                ;
; num_vert_pixels ; 3     ; Signed Integer                                                ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                                    ;
; pll_type                             ; General                ; String                                                                                    ;
; pll_subtype                          ; General                ; String                                                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                            ;
; operation_mode                       ; direct                 ; String                                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                            ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                            ;
; clock_name_0                         ;                        ; String                                                                                    ;
; clock_name_1                         ;                        ; String                                                                                    ;
; clock_name_2                         ;                        ; String                                                                                    ;
; clock_name_3                         ;                        ; String                                                                                    ;
; clock_name_4                         ;                        ; String                                                                                    ;
; clock_name_5                         ;                        ; String                                                                                    ;
; clock_name_6                         ;                        ; String                                                                                    ;
; clock_name_7                         ;                        ; String                                                                                    ;
; clock_name_8                         ;                        ; String                                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; memsize        ; 12    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 3                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 12                   ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 3                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 12                   ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; vga_mem.mif          ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_k7l1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gpo ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gpo ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_b5m ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_b5m ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                           ;
; Entity Instance                           ; monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                           ;
;     -- NUMWORDS_A                         ; 12                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 3                                                                                           ;
;     -- NUMWORDS_B                         ; 12                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl"                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bt_on[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ox          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dx          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wheel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl"           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bt_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ox    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wheel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uc:controle"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; controle_ram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 329                         ;
;     CLR               ; 134                         ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR           ; 134                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 2                           ;
;     SCLR              ; 2                           ;
;     plain             ; 37                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1727                        ;
;     arith             ; 794                         ;
;         0 data inputs ; 88                          ;
;         1 data inputs ; 162                         ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 164                         ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 876                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 409                         ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 201                         ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 51                          ;
;     shared            ; 50                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 42                          ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 32.10                       ;
; Average LUT depth     ; 19.61                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 28 17:39:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: uc-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/uc.vhd Line: 17
    Info (12023): Found entity 1: uc File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/uc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file VGA/vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-rtl File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll.vhd Line: 19
    Info (12023): Found entity 1: vga_pll File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file VGA/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 4 design units, including 2 entities, in source file VGA/vgacon.vhd
    Info (12022): Found design unit 1: vgacon-behav File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 96
    Info (12022): Found design unit 2: dual_clock_ram-behav File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 269
    Info (12023): Found entity 1: vgacon File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 75
    Info (12023): Found entity 2: dual_clock_ram File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 256
Info (12021): Found 2 design units, including 1 entities, in source file monitor.vhd
    Info (12022): Found design unit 1: monitor-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 20
    Info (12023): Found entity 1: monitor File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file PS2/bin2hex.vhd
    Info (12022): Found design unit 1: bin2hex-LogicFunction File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/bin2hex.vhd Line: 11
    Info (12023): Found entity 1: bin2hex File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/bin2hex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file velha.vhd
    Info (12022): Found design unit 1: velha-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 33
    Info (12023): Found entity 1: velha File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file PS2/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 41
    Info (12023): Found entity 1: ps2_iobase File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file PS2/mouse_ctrl.vhd
    Info (12022): Found design unit 1: mouse_ctrl-rtl File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/mouse_ctrl.vhd Line: 56
    Info (12023): Found entity 1: mouse_ctrl File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/mouse_ctrl.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: mouse-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/mouse.vhd Line: 19
    Info (12023): Found entity 1: mouse File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/mouse.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Mouse/atualiza_posicao.vhd
    Info (12022): Found design unit 1: atualiza_posicao-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 17
    Info (12023): Found entity 1: atualiza_posicao File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Mouse/valida_clique.vhd
    Info (12022): Found design unit 1: valida_clique-struct File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 18
    Info (12023): Found entity 1: valida_clique File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 5
Info (12127): Elaborating entity "velha" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at velha.vhd(94): object "gravar" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 94
Info (12128): Elaborating entity "uc" for hierarchy "uc:controle" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 99
Info (12128): Elaborating entity "mouse" for hierarchy "mouse:mouse_position" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 100
Info (12128): Elaborating entity "atualiza_posicao" for hierarchy "mouse:mouse_position|atualiza_posicao:recebe_posicao" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/mouse.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object "ox" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at atualiza_posicao.vhd(37): object "oy" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at atualiza_posicao.vhd(38): object "bt_on" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at atualiza_posicao.vhd(39): object "wheel" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 39
Info (12128): Elaborating entity "mouse_ctrl" for hierarchy "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 45
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/mouse_ctrl.vhd Line: 79
Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(161): signal "sigsending" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 161
Info (12128): Elaborating entity "valida_clique" for hierarchy "mouse:mouse_position|valida_clique:acoes_clique" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/mouse.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at valida_clique.vhd(38): object "ox" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at valida_clique.vhd(38): object "oy" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at valida_clique.vhd(40): object "wheel" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at valida_clique.vhd(42): object "dx" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at valida_clique.vhd(42): object "dy" assigned a value but never read File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 42
Info (10041): Inferred latch for "mouse_y_tmp[0]" at valida_clique.vhd(62) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 62
Info (10041): Inferred latch for "mouse_y_tmp[1]" at valida_clique.vhd(62) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 62
Info (10041): Inferred latch for "mouse_x_tmp[0]" at valida_clique.vhd(55) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 55
Info (10041): Inferred latch for "mouse_x_tmp[1]" at valida_clique.vhd(55) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 55
Info (12128): Elaborating entity "monitor" for hierarchy "monitor:mouse_monitor" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 101
Info (10041): Inferred latch for "mouse_y_tmp[0]" at monitor.vhd(94) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 94
Info (10041): Inferred latch for "mouse_y_tmp[1]" at monitor.vhd(94) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 94
Info (10041): Inferred latch for "mouse_x_tmp[0]" at monitor.vhd(87) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 87
Info (10041): Inferred latch for "mouse_x_tmp[1]" at monitor.vhd(87) File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 87
Info (12128): Elaborating entity "vgacon" for hierarchy "monitor:mouse_monitor|vgacon:vga_component" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 62
Info (12128): Elaborating entity "vga_pll" for hierarchy "monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 118
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "monitor:mouse_monitor|vgacon:vga_component|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "dual_clock_ram" for hierarchy "monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 124
Info (12128): Elaborating entity "bin2hex" for hierarchy "bin2hex:display1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 105
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 12
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 12
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to vga_mem.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "monitor:mouse_monitor|vgacon:vga_component|Div0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 229
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "monitor:mouse_monitor|vgacon:vga_component|Div1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 230
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mouse:mouse_position|atualiza_posicao:recebe_posicao|Div0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mouse:mouse_position|atualiza_posicao:recebe_posicao|Div1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mouse:mouse_position|atualiza_posicao:recebe_posicao|Mod0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mouse:mouse_position|atualiza_posicao:recebe_posicao|Mod1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 58
Info (12130): Elaborated megafunction instantiation "monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "monitor:mouse_monitor|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "12"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "vga_mem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7l1.tdf
    Info (12023): Found entity 1: altsyncram_k7l1 File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/altsyncram_k7l1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 229
Info (12133): Instantiated megafunction "monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div0" with the following parameter: File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 229
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 230
Info (12133): Instantiated megafunction "monitor:mouse_monitor|vgacon:vga_component|lpm_divide:Div1" with the following parameter: File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/VGA/vgacon.vhd Line: 230
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 55
Info (12133): Instantiated megafunction "mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Div0" with the following parameter: File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gpo.tdf
    Info (12023): Found entity 1: lpm_divide_gpo File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_gpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf
    Info (12023): Found entity 1: abs_divider_pbg File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/abs_divider_pbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf
    Info (12023): Found entity 1: alt_u_div_20f File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_20f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_abs_nn9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf
    Info (12023): Found entity 1: lpm_abs_6p9 File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_abs_6p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 57
Info (12133): Instantiated megafunction "mouse:mouse_position|atualiza_posicao:recebe_posicao|lpm_divide:Mod0" with the following parameter: File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b5m.tdf
    Info (12023): Found entity 1: lpm_divide_b5m File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/lpm_divide_b5m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf
    Info (12023): Found entity 1: alt_u_div_23f File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/db/alt_u_div_23f.tdf Line: 22
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "mouse:mouse_position|valida_clique:acoes_clique|mouse_x_tmp[0]" merged with LATCH primitive "monitor:mouse_monitor|mouse_x_tmp[0]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 55
    Info (13026): Duplicate LATCH primitive "mouse:mouse_position|valida_clique:acoes_clique|mouse_x_tmp[1]" merged with LATCH primitive "monitor:mouse_monitor|mouse_x_tmp[1]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 55
    Info (13026): Duplicate LATCH primitive "mouse:mouse_position|valida_clique:acoes_clique|mouse_y_tmp[0]" merged with LATCH primitive "monitor:mouse_monitor|mouse_y_tmp[0]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 62
    Info (13026): Duplicate LATCH primitive "mouse:mouse_position|valida_clique:acoes_clique|mouse_y_tmp[1]" merged with LATCH primitive "monitor:mouse_monitor|mouse_y_tmp[1]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/valida_clique.vhd Line: 62
Warning (13012): Latch monitor:mouse_monitor|mouse_x_tmp[0] has unsafe behavior File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mouse:mouse_position|atualiza_posicao:recebe_posicao|x[4] File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
Warning (13012): Latch monitor:mouse_monitor|mouse_x_tmp[1] has unsafe behavior File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mouse:mouse_position|atualiza_posicao:recebe_posicao|x[4] File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
Warning (13012): Latch monitor:mouse_monitor|mouse_y_tmp[0] has unsafe behavior File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mouse:mouse_position|atualiza_posicao:recebe_posicao|y[0] File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
Warning (13012): Latch monitor:mouse_monitor|mouse_y_tmp[1] has unsafe behavior File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/monitor.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mouse:mouse_position|atualiza_posicao:recebe_posicao|y[0] File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en" is converted into an equivalent circuit using register "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en_emulated" and latch "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 25
    Warning (13310): Register "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en" is converted into an equivalent circuit using register "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en_emulated" and latch "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 25
    Warning (13310): Register "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy" is converted into an equivalent circuit using register "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy~_emulated" and latch "mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy~1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 34
    Warning (13310): Register "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy" is converted into an equivalent circuit using register "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy~_emulated" and latch "mouse:mouse_position|valida_clique:acoes_clique|mouse_ctrl:mousectrl|ps2_iobase:ps2io|send_rdy~1" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[14] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[14] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[8] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[6] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[3] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[2] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|fcount[0] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[8] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[6] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[3] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[2] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|mouse_ctrl:mousectrl|ps2_iobase:ps2io|rcount[0] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/PS2/ps2_iobase.vhd Line: 52
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[12] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[11] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[12] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[11] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[7] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[7] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[6] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[6] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[5] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[5] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|xacc[4] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
    Critical Warning (18010): Register mouse:mouse_position|atualiza_posicao:recebe_posicao|yacc[4] will power up to Low File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/Mouse/atualiza_posicao.vhd Line: 54
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/ec2016/ra188727/mc613/Projeto Versoes/V3/Projeto/velha.vhd Line: 22
Info (21057): Implemented 1860 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1792 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Mon May 28 17:40:09 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


