Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Verilog_tool/p5/pipeline_cpu/tb_isim_beh.exe" -prj "E:/Verilog_tool/p5/pipeline_cpu/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/PC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/NPC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/IM.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/GRF.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/EXT.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/DM.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/Control.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/CMP.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/ALU.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/W_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/M_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/instruction_memory.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/instruction_fetch.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/instruction_execute.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/instruction_decode.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/hazard.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/E_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/D_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/mips.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p5/pipeline_cpu/tb.v" into library work
Analyzing Verilog file "E:/Verilog_tool/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p5/pipeline_cpu/instruction_decode.v" Line 73: Port ALUControl is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p5/pipeline_cpu/instruction_execute.v" Line 66: Port D_equal is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p5/pipeline_cpu/instruction_memory.v" Line 55: Port D_equal is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 159188 KB
Fuse CPU Usage: 140 ms
Compiling module PC
Compiling module IM
Compiling module instruction_fetch
Compiling module D_pipereg
Compiling module Controller
Compiling module NPC
Compiling module EXT
Compiling module GRF
Compiling module CMP
Compiling module instruction_decode
Compiling module E_pipereg
Compiling module ALU
Compiling module instruction_execute
Compiling module M_pipereg
Compiling module DM
Compiling module instruction_memory
Compiling module W_pipereg
Compiling module hazard
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/Verilog_tool/p5/pipeline_cpu/tb_isim_beh.exe
Fuse Memory Usage: 169620 KB
Fuse CPU Usage: 296 ms
