static void set_clkdiv(unsigned int div_index)\r\n{\r\nunsigned int tmp;\r\ntmp = apll_freq_5250[div_index].clk_div_cpu0;\r\n__raw_writel(tmp, EXYNOS5_CLKDIV_CPU0);\r\nwhile (__raw_readl(EXYNOS5_CLKDIV_STATCPU0) & 0x11111111)\r\ncpu_relax();\r\ntmp = apll_freq_5250[div_index].clk_div_cpu1;\r\n__raw_writel(tmp, EXYNOS5_CLKDIV_CPU1);\r\nwhile (__raw_readl(EXYNOS5_CLKDIV_STATCPU1) & 0x11)\r\ncpu_relax();\r\n}\r\nstatic void set_apll(unsigned int new_index,\r\nunsigned int old_index)\r\n{\r\nunsigned int tmp, pdiv;\r\nclk_set_parent(moutcore, mout_mpll);\r\ndo {\r\ncpu_relax();\r\ntmp = (__raw_readl(EXYNOS5_CLKMUX_STATCPU) >> 16);\r\ntmp &= 0x7;\r\n} while (tmp != 0x2);\r\npdiv = ((apll_freq_5250[new_index].mps >> 8) & 0x3f);\r\n__raw_writel((pdiv * 250), EXYNOS5_APLL_LOCK);\r\ntmp = __raw_readl(EXYNOS5_APLL_CON0);\r\ntmp &= ~((0x3ff << 16) | (0x3f << 8) | (0x7 << 0));\r\ntmp |= apll_freq_5250[new_index].mps;\r\n__raw_writel(tmp, EXYNOS5_APLL_CON0);\r\ndo {\r\ncpu_relax();\r\ntmp = __raw_readl(EXYNOS5_APLL_CON0);\r\n} while (!(tmp & (0x1 << 29)));\r\nclk_set_parent(moutcore, mout_apll);\r\ndo {\r\ncpu_relax();\r\ntmp = __raw_readl(EXYNOS5_CLKMUX_STATCPU);\r\ntmp &= (0x7 << 16);\r\n} while (tmp != (0x1 << 16));\r\n}\r\nstatic bool exynos5250_pms_change(unsigned int old_index, unsigned int new_index)\r\n{\r\nunsigned int old_pm = apll_freq_5250[old_index].mps >> 8;\r\nunsigned int new_pm = apll_freq_5250[new_index].mps >> 8;\r\nreturn (old_pm == new_pm) ? 0 : 1;\r\n}\r\nstatic void exynos5250_set_frequency(unsigned int old_index,\r\nunsigned int new_index)\r\n{\r\nunsigned int tmp;\r\nif (old_index > new_index) {\r\nif (!exynos5250_pms_change(old_index, new_index)) {\r\nset_clkdiv(new_index);\r\ntmp = __raw_readl(EXYNOS5_APLL_CON0);\r\ntmp &= ~(0x7 << 0);\r\ntmp |= apll_freq_5250[new_index].mps & 0x7;\r\n__raw_writel(tmp, EXYNOS5_APLL_CON0);\r\n} else {\r\nset_clkdiv(new_index);\r\nset_apll(new_index, old_index);\r\n}\r\n} else if (old_index < new_index) {\r\nif (!exynos5250_pms_change(old_index, new_index)) {\r\ntmp = __raw_readl(EXYNOS5_APLL_CON0);\r\ntmp &= ~(0x7 << 0);\r\ntmp |= apll_freq_5250[new_index].mps & 0x7;\r\n__raw_writel(tmp, EXYNOS5_APLL_CON0);\r\nset_clkdiv(new_index);\r\n} else {\r\nset_apll(new_index, old_index);\r\nset_clkdiv(new_index);\r\n}\r\n}\r\n}\r\nint exynos5250_cpufreq_init(struct exynos_dvfs_info *info)\r\n{\r\nunsigned long rate;\r\ncpu_clk = clk_get(NULL, "armclk");\r\nif (IS_ERR(cpu_clk))\r\nreturn PTR_ERR(cpu_clk);\r\nmoutcore = clk_get(NULL, "mout_cpu");\r\nif (IS_ERR(moutcore))\r\ngoto err_moutcore;\r\nmout_mpll = clk_get(NULL, "mout_mpll");\r\nif (IS_ERR(mout_mpll))\r\ngoto err_mout_mpll;\r\nrate = clk_get_rate(mout_mpll) / 1000;\r\nmout_apll = clk_get(NULL, "mout_apll");\r\nif (IS_ERR(mout_apll))\r\ngoto err_mout_apll;\r\ninfo->mpll_freq_khz = rate;\r\ninfo->pll_safe_idx = L9;\r\ninfo->cpu_clk = cpu_clk;\r\ninfo->volt_table = exynos5250_volt_table;\r\ninfo->freq_table = exynos5250_freq_table;\r\ninfo->set_freq = exynos5250_set_frequency;\r\ninfo->need_apll_change = exynos5250_pms_change;\r\nreturn 0;\r\nerr_mout_apll:\r\nclk_put(mout_mpll);\r\nerr_mout_mpll:\r\nclk_put(moutcore);\r\nerr_moutcore:\r\nclk_put(cpu_clk);\r\npr_err("%s: failed initialization\n", __func__);\r\nreturn -EINVAL;\r\n}
