# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:12:31 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:12:31 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:12:31 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:12:31 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:12:31 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:31 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:12:32 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:32 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:12:32 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:32 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:12:32 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:32 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:12:32 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:32 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:12:32 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:33 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:12:33 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:33 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:12:33 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:33 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:12:33 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:33 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:12:34 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:34 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:12:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:34 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:12:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:34 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:12:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:34 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:12:35 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:35 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:12:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:35 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:12:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:35 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:12:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:35 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:12:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:36 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:12:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:36 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:12:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:36 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:12:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:36 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:12:37 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:12:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:12:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:12:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:12:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:38 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:38 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:38 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:38 on Feb 08,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:38 on Feb 08,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:12:38 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:12:39 on Feb 08,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'test_program' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /tb/tp File: test_program.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_simulation.tcl PAUSED at line 18
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:48 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:13:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:48 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:49 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:13:49 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:50 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:13:50 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:50 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:13:50 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:50 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:13:50 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:50 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:13:50 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:51 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:13:51 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:51 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:13:51 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:51 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:13:51 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:13:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:13:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:52 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:13:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:13:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:13:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:13:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:13:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:13:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:13:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:13:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:53 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:13:54 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:54 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:13:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:54 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:13:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:54 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:13:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:54 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:13:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:54 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Feb 08,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Feb 08,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:13:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:12:39 on Feb 08,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'test_program' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /tb/tp File: test_program.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_simulation.tcl PAUSED at line 18
do run_simulation.tcl
# dec_test
# dec_test/testbench
# tb
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:14:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:14:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:14:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:52 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:14:52 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module dec_test_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_avalon_st_adapter
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_mux
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module dec_test_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_rsp_demux
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_mux
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:53 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module dec_test_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_cmd_demux
# End time: 13:14:53 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:54 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:14:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_m0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module dec_test_mm_interconnect_0_router_001_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router_001
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router_001
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module dec_test_mm_interconnect_0_router_default_decode
# -- Compiling module dec_test_mm_interconnect_0_router
# 
# Top level modules:
# 	dec_test_mm_interconnect_0_router
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:55 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v -work sem_ctl_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:14:55 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:56 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:14:56 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:56 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work sem_ctl_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:14:56 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:56 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work master_m0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:14:56 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:56 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work sem_ctl_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:14:56 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:56 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work master_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:14:56 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module dec_test_mm_interconnect_0
# 
# Top level modules:
# 	dec_test_mm_interconnect_0
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv -L altera_common_sv_packages -work sem 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v -work sem 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:57 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work master 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 13:14:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work dec_test_inst_sem_export_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work dec_test_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 -sv dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work dec_test_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v -work dec_test_inst 
# -- Compiling module dec_test
# 
# Top level modules:
# 	dec_test
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v 
# -- Compiling module dec_test_tb
# 
# Top level modules:
# 	dec_test_tb
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:58 on Feb 08,2022
# vlog -reportprogress 300 -sv test_program.sv -L altera_common_sv_packages 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	test_program
# End time: 13:14:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:59 on Feb 08,2022
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:14:59 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -novopt -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L master_m0_limiter -L router_001 -L router -L sem_ctl_slave_agent_rsp_fifo -L sem_ctl_slave_agent -L master_m0_agent -L sem_ctl_slave_translator -L master_m0_translator -L rst_controller -L mm_interconnect_0 -L sem -L master -L dec_test_inst_sem_export_bfm -L dec_test_inst_reset_bfm -L dec_test_inst_clk_bfm -L dec_test_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver tb 
# Start time: 13:12:39 on Feb 08,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.dec_test_tb
# Loading dec_test_inst.dec_test
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading master.altera_avalon_mm_master_bfm
# Loading sem.dec
# Loading sem.periodram
# Loading altera_mf_ver.altsyncram
# Loading mm_interconnect_0.dec_test_mm_interconnect_0
# Loading master_m0_translator.altera_merlin_master_translator
# Loading sem_ctl_slave_translator.altera_merlin_slave_translator
# Loading master_m0_agent.altera_merlin_master_agent
# Loading sem_ctl_slave_agent.altera_merlin_slave_agent
# Loading sem_ctl_slave_agent.altera_merlin_burst_uncompressor
# Loading master_m0_limiter.altera_avalon_sc_fifo
# Loading router.dec_test_mm_interconnect_0_router
# Loading router.dec_test_mm_interconnect_0_router_default_decode
# Loading router_001.dec_test_mm_interconnect_0_router_001
# Loading router_001.dec_test_mm_interconnect_0_router_001_default_decode
# Loading master_m0_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.dec_test_mm_interconnect_0_cmd_demux
# Loading cmd_mux.dec_test_mm_interconnect_0_cmd_mux
# Loading rsp_demux.dec_test_mm_interconnect_0_rsp_demux
# Loading rsp_mux.dec_test_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading avalon_st_adapter.dec_test_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading dec_test_inst_clk_bfm.altera_avalon_clock_source
# Loading dec_test_inst_reset_bfm.altera_avalon_reset_source
# Loading dec_test_inst_sem_export_bfm.altera_conduit_bfm
# Loading work.test_program
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/master File: dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v(66): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Warning: (vsim-3839) dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(23): Variable '/tb/dut/dec_test_inst/sem/divisor', driven via a port connection, is multiply driven. See dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv(135).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dec_test_inst/sem File: dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 123  Hostname: DESKTOP-8IP3CL9  ProcessID: 1812
#           Attempting to use alternate WLF file "./wlftg3mmwk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg3mmwk
# ** Error: (vish-4014) No objects found matching 'b2v_inst3'.
# Executing ONERROR command at macro ./wave.do line 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BYTE_ENABLE          = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.dec_test_inst.master.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.dut.dec_test_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.dec_test_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: tb.dut.dec_test_inst_reset_bfm.reset_deassert: Reset deasserted
#              1930100: INFO: At 1930100ns red: 1, yellow: 0, green: 0
#              2130100: INFO: At 2130100ns red: 1, yellow: 0, green: 0
#              2330100: INFO: At 2330100ns red: 1, yellow: 0, green: 0
#              2530100: INFO: At 2530100ns red: 1, yellow: 0, green: 0
#              2730100: INFO: At 2730100ns red: 1, yellow: 0, green: 0
#              2930100: INFO: At 2930100ns red: 1, yellow: 0, green: 0
#              3130100: INFO: At 3130100ns red: 1, yellow: 0, green: 0
#              3330100: INFO: At 3330100ns red: 1, yellow: 0, green: 0
#              3530100: INFO: At 3530100ns red: 1, yellow: 0, green: 0
#              3730100: INFO: At 3730100ns red: 1, yellow: 0, green: 0
#              3930100: INFO: At 3930100ns red: 1, yellow: 0, green: 0
#              4130100: INFO: At 4130100ns red: 1, yellow: 0, green: 0
#              4330100: INFO: At 4330100ns red: 1, yellow: 0, green: 0
#              4530100: INFO: At 4530100ns red: 1, yellow: 0, green: 0
#              4730100: INFO: At 4730100ns red: 1, yellow: 0, green: 0
#              4930100: INFO: At 4930100ns red: 1, yellow: 0, green: 0
#              5130100: INFO: At 5130100ns red: 1, yellow: 0, green: 0
#              5330100: INFO: At 5330100ns red: 1, yellow: 0, green: 0
#              5530100: INFO: At 5530100ns red: 1, yellow: 0, green: 0
#              5730100: INFO: At 5730100ns red: 1, yellow: 0, green: 0
#              5930100: INFO: At 5930100ns red: 1, yellow: 0, green: 0
#              6130100: INFO: At 6130100ns red: 1, yellow: 0, green: 0
#              6330100: INFO: At 6330100ns red: 1, yellow: 0, green: 0
#              6530100: INFO: At 6530100ns red: 1, yellow: 0, green: 0
#              6730100: INFO: At 6730100ns red: 1, yellow: 0, green: 0
#              6930100: INFO: At 6930100ns red: 1, yellow: 0, green: 0
#              7130100: INFO: At 7130100ns red: 1, yellow: 0, green: 0
#              7330100: INFO: At 7330100ns red: 1, yellow: 0, green: 0
#              7530100: INFO: At 7530100ns red: 1, yellow: 0, green: 0
#              7730100: INFO: At 7730100ns red: 1, yellow: 0, green: 0
#              7930100: INFO: At 7930100ns red: 1, yellow: 0, green: 0
#              8130100: INFO: At 8130100ns red: 1, yellow: 0, green: 0
#              8330100: INFO: At 8330100ns red: 1, yellow: 0, green: 0
#              8530100: INFO: At 8530100ns red: 1, yellow: 0, green: 0
#              8730100: INFO: At 8730100ns red: 1, yellow: 0, green: 0
#              8930100: INFO: At 8930100ns red: 1, yellow: 0, green: 0
#              9130100: INFO: At 9130100ns red: 1, yellow: 0, green: 0
#              9330100: INFO: At 9330100ns red: 1, yellow: 0, green: 0
#              9530100: INFO: At 9530100ns red: 1, yellow: 0, green: 0
#              9730100: INFO: At 9730100ns red: 1, yellow: 0, green: 0
#              9930100: INFO: At 9930100ns red: 1, yellow: 0, green: 0
#             10130100: INFO: At 10130100ns red: 1, yellow: 0, green: 0
#             10330100: INFO: At 10330100ns red: 1, yellow: 0, green: 0
#             10530100: INFO: At 10530100ns red: 1, yellow: 0, green: 0
#             10730100: INFO: At 10730100ns red: 1, yellow: 0, green: 0
#             10930100: INFO: At 10930100ns red: 1, yellow: 0, green: 0
#             11130100: INFO: At 11130100ns red: 1, yellow: 0, green: 0
#             11330100: INFO: At 11330100ns red: 1, yellow: 0, green: 0
#             11530100: INFO: At 11530100ns red: 1, yellow: 0, green: 0
#             11730100: INFO: At 11730100ns red: 1, yellow: 0, green: 0
#             11930100: INFO: At 11930100ns red: 1, yellow: 0, green: 0
#             12130100: INFO: At 12130100ns red: 1, yellow: 0, green: 0
#             12330100: INFO: At 12330100ns red: 1, yellow: 0, green: 0
#             12530100: INFO: At 12530100ns red: 1, yellow: 0, green: 0
#             12730100: INFO: At 12730100ns red: 1, yellow: 0, green: 0
#             12930100: INFO: At 12930100ns red: 1, yellow: 0, green: 0
#             13130100: INFO: At 13130100ns red: 1, yellow: 0, green: 0
#             13330100: INFO: At 13330100ns red: 1, yellow: 0, green: 0
#             13530100: INFO: At 13530100ns red: 1, yellow: 0, green: 0
#             13730100: INFO: At 13730100ns red: 1, yellow: 0, green: 0
#             13930100: INFO: At 13930100ns red: 1, yellow: 0, green: 0
#             14130100: INFO: At 14130100ns red: 1, yellow: 0, green: 0
#             14330100: INFO: At 14330100ns red: 1, yellow: 0, green: 0
#             14530100: INFO: At 14530100ns red: 1, yellow: 0, green: 0
#             14730100: INFO: At 14730100ns red: 1, yellow: 0, green: 0
#             14930100: INFO: At 14930100ns red: 1, yellow: 0, green: 0
#             15130100: INFO: At 15130100ns red: 1, yellow: 0, green: 0
#             15330100: INFO: At 15330100ns red: 1, yellow: 0, green: 0
#             15530100: INFO: At 15530100ns red: 1, yellow: 0, green: 0
#             15730100: INFO: At 15730100ns red: 1, yellow: 0, green: 0
#             15930100: INFO: At 15930100ns red: 1, yellow: 0, green: 0
#             16130100: INFO: At 16130100ns red: 1, yellow: 0, green: 0
#             16330100: INFO: At 16330100ns red: 1, yellow: 0, green: 0
#             16530100: INFO: At 16530100ns red: 1, yellow: 0, green: 0
#             16730100: INFO: At 16730100ns red: 1, yellow: 0, green: 0
#             16930100: INFO: At 16930100ns red: 1, yellow: 0, green: 0
#             17130100: INFO: At 17130100ns red: 1, yellow: 0, green: 0
#             17330100: INFO: At 17330100ns red: 1, yellow: 0, green: 0
#             17530100: INFO: At 17530100ns red: 1, yellow: 0, green: 0
#             17730100: INFO: At 17730100ns red: 1, yellow: 0, green: 0
#             17930100: INFO: At 17930100ns red: 1, yellow: 0, green: 0
#             18130100: INFO: At 18130100ns red: 1, yellow: 0, green: 0
#             18330100: INFO: At 18330100ns red: 1, yellow: 0, green: 0
#             18530100: INFO: At 18530100ns red: 1, yellow: 0, green: 0
#             18730100: INFO: At 18730100ns red: 1, yellow: 0, green: 0
#             18930100: INFO: At 18930100ns red: 1, yellow: 0, green: 0
#             19130100: INFO: At 19130100ns red: 1, yellow: 0, green: 0
#             19330100: INFO: At 19330100ns red: 1, yellow: 0, green: 0
#             19530100: INFO: At 19530100ns red: 1, yellow: 0, green: 0
#             19730100: INFO: At 19730100ns red: 1, yellow: 0, green: 0
#             19930100: INFO: At 19930100ns red: 1, yellow: 0, green: 0
#             20130100: INFO: At 20130100ns red: 1, yellow: 0, green: 0
#             20330100: INFO: At 20330100ns red: 1, yellow: 0, green: 0
#             20530100: INFO: At 20530100ns red: 1, yellow: 0, green: 0
#             20730100: INFO: At 20730100ns red: 1, yellow: 0, green: 0
#             20930100: INFO: At 20930100ns red: 1, yellow: 0, green: 0
#             21130100: INFO: At 21130100ns red: 1, yellow: 0, green: 0
#             21330100: INFO: At 21330100ns red: 1, yellow: 0, green: 0
#             21530100: INFO: At 21530100ns red: 1, yellow: 0, green: 0
#             21730100: INFO: At 21730100ns red: 1, yellow: 0, green: 0
#             21930100: INFO: At 21930100ns red: 1, yellow: 0, green: 0
#             22130100: INFO: At 22130100ns red: 1, yellow: 0, green: 0
#             22330100: INFO: At 22330100ns red: 1, yellow: 0, green: 0
#             22530100: INFO: At 22530100ns red: 1, yellow: 0, green: 0
#             22730100: INFO: At 22730100ns red: 1, yellow: 0, green: 0
#             22930100: INFO: At 22930100ns red: 1, yellow: 0, green: 0
#             23130100: INFO: At 23130100ns red: 1, yellow: 0, green: 0
#             23330100: INFO: At 23330100ns red: 1, yellow: 0, green: 0
#             23530100: INFO: At 23530100ns red: 1, yellow: 0, green: 0
#             23730100: INFO: At 23730100ns red: 1, yellow: 0, green: 0
#             23930100: INFO: At 23930100ns red: 1, yellow: 0, green: 0
#             24130100: INFO: At 24130100ns red: 1, yellow: 0, green: 0
#             24330100: INFO: At 24330100ns red: 1, yellow: 0, green: 0
#             24530100: INFO: At 24530100ns red: 1, yellow: 0, green: 0
#             24730100: INFO: At 24730100ns red: 1, yellow: 0, green: 0
#             24930100: INFO: At 24930100ns red: 1, yellow: 0, green: 0
#             25130100: INFO: At 25130100ns red: 1, yellow: 0, green: 0
#             25330100: INFO: At 25330100ns red: 1, yellow: 0, green: 0
#             25530100: INFO: At 25530100ns red: 1, yellow: 0, green: 0
#             25730100: INFO: At 25730100ns red: 1, yellow: 0, green: 0
#             25930100: INFO: At 25930100ns red: 1, yellow: 0, green: 0
#             26130100: INFO: At 26130100ns red: 1, yellow: 0, green: 0
#             26330100: INFO: At 26330100ns red: 1, yellow: 0, green: 0
#             26530100: INFO: At 26530100ns red: 1, yellow: 0, green: 0
#             26730100: INFO: At 26730100ns red: 1, yellow: 0, green: 0
#             26930100: INFO: At 26930100ns red: 1, yellow: 0, green: 0
#             27130100: INFO: At 27130100ns red: 1, yellow: 0, green: 0
#             27330100: INFO: At 27330100ns red: 1, yellow: 0, green: 0
#             27530100: INFO: At 27530100ns red: 1, yellow: 0, green: 0
#             27730100: INFO: At 27730100ns red: 1, yellow: 0, green: 0
#             27930100: INFO: At 27930100ns red: 1, yellow: 0, green: 0
#             28130100: INFO: At 28130100ns red: 1, yellow: 0, green: 0
#             28330100: INFO: At 28330100ns red: 1, yellow: 0, green: 0
#             28530100: INFO: At 28530100ns red: 1, yellow: 0, green: 0
#             28730100: INFO: At 28730100ns red: 1, yellow: 0, green: 0
#             28930100: INFO: At 28930100ns red: 1, yellow: 0, green: 0
#             29130100: INFO: At 29130100ns red: 1, yellow: 0, green: 0
#             29330100: INFO: At 29330100ns red: 1, yellow: 0, green: 0
#             29530100: INFO: At 29530100ns red: 1, yellow: 0, green: 0
#             29730100: INFO: At 29730100ns red: 1, yellow: 0, green: 0
#             29930100: INFO: At 29930100ns red: 1, yellow: 0, green: 0
#             30130100: INFO: At 30130100ns red: 1, yellow: 0, green: 0
#             30330100: INFO: At 30330100ns red: 1, yellow: 0, green: 0
#             30530100: INFO: At 30530100ns red: 1, yellow: 0, green: 0
#             30730100: INFO: At 30730100ns red: 1, yellow: 0, green: 0
#             30930100: INFO: At 30930100ns red: 1, yellow: 0, green: 0
#             31130100: INFO: At 31130100ns red: 1, yellow: 0, green: 0
#             31330100: INFO: At 31330100ns red: 1, yellow: 0, green: 0
#             31530100: INFO: At 31530100ns red: 1, yellow: 0, green: 0
#             31730100: INFO: At 31730100ns red: 1, yellow: 0, green: 0
#             31930100: INFO: At 31930100ns red: 1, yellow: 0, green: 0
#             32130100: INFO: At 32130100ns red: 1, yellow: 0, green: 0
#             32330100: INFO: At 32330100ns red: 1, yellow: 0, green: 0
#             32530100: INFO: At 32530100ns red: 1, yellow: 0, green: 0
#             32730100: INFO: At 32730100ns red: 1, yellow: 0, green: 0
#             32930100: INFO: At 32930100ns red: 1, yellow: 0, green: 0
#             33130100: INFO: At 33130100ns red: 1, yellow: 0, green: 0
#             33330100: INFO: At 33330100ns red: 1, yellow: 0, green: 0
#             33530100: INFO: At 33530100ns red: 1, yellow: 0, green: 0
#             33730100: INFO: At 33730100ns red: 1, yellow: 0, green: 0
#             33930100: INFO: At 33930100ns red: 1, yellow: 0, green: 0
#             34130100: INFO: At 34130100ns red: 1, yellow: 0, green: 0
#             34330100: INFO: At 34330100ns red: 1, yellow: 0, green: 0
#             34530100: INFO: At 34530100ns red: 1, yellow: 0, green: 0
#             34730100: INFO: At 34730100ns red: 1, yellow: 0, green: 0
#             34930100: INFO: At 34930100ns red: 1, yellow: 0, green: 0
#             35130100: INFO: At 35130100ns red: 1, yellow: 0, green: 0
#             35330100: INFO: At 35330100ns red: 1, yellow: 0, green: 0
#             35530100: INFO: At 35530100ns red: 1, yellow: 0, green: 0
#             35730100: INFO: At 35730100ns red: 1, yellow: 0, green: 0
#             35930100: INFO: At 35930100ns red: 1, yellow: 0, green: 0
#             36130100: INFO: At 36130100ns red: 1, yellow: 0, green: 0
#             36330100: INFO: At 36330100ns red: 1, yellow: 0, green: 0
#             36530100: INFO: At 36530100ns red: 1, yellow: 0, green: 0
#             36730100: INFO: At 36730100ns red: 1, yellow: 0, green: 0
#             36930100: INFO: At 36930100ns red: 1, yellow: 0, green: 0
#             37130100: INFO: At 37130100ns red: 1, yellow: 0, green: 0
#             37330100: INFO: At 37330100ns red: 1, yellow: 0, green: 0
#             37530100: INFO: At 37530100ns red: 1, yellow: 0, green: 0
#             37730100: INFO: At 37730100ns red: 1, yellow: 0, green: 0
#             37930100: INFO: At 37930100ns red: 1, yellow: 0, green: 0
#             38130100: INFO: At 38130100ns red: 1, yellow: 0, green: 0
#             38330100: INFO: At 38330100ns red: 1, yellow: 0, green: 0
#             38530100: INFO: At 38530100ns red: 1, yellow: 0, green: 0
#             38730100: INFO: At 38730100ns red: 1, yellow: 0, green: 0
#             38930100: INFO: At 38930100ns red: 1, yellow: 0, green: 0
#             39130100: INFO: At 39130100ns red: 1, yellow: 0, green: 0
#             39330100: INFO: At 39330100ns red: 1, yellow: 0, green: 0
#             39530100: INFO: At 39530100ns red: 1, yellow: 0, green: 0
#             39730100: INFO: At 39730100ns red: 1, yellow: 0, green: 0
#             39930100: INFO: At 39930100ns red: 1, yellow: 0, green: 0
#             40130100: INFO: At 40130100ns red: 1, yellow: 0, green: 0
#             40330100: INFO: At 40330100ns red: 1, yellow: 0, green: 0
#             40530100: INFO: At 40530100ns red: 1, yellow: 0, green: 0
#             40730100: INFO: At 40730100ns red: 1, yellow: 0, green: 0
#             40930100: INFO: At 40930100ns red: 1, yellow: 0, green: 0
#             41130100: INFO: At 41130100ns red: 1, yellow: 0, green: 0
#             41330100: INFO: At 41330100ns red: 1, yellow: 0, green: 0
#             41530100: INFO: At 41530100ns red: 1, yellow: 0, green: 0
#             41730100: INFO: At 41730100ns red: 1, yellow: 0, green: 0
#             41930100: INFO: At 41930100ns red: 1, yellow: 0, green: 0
#             42130100: INFO: At 42130100ns red: 1, yellow: 0, green: 0
#             42330100: INFO: At 42330100ns red: 1, yellow: 0, green: 0
#             42530100: INFO: At 42530100ns red: 1, yellow: 0, green: 0
#             42730100: INFO: At 42730100ns red: 1, yellow: 0, green: 0
#             42930100: INFO: At 42930100ns red: 1, yellow: 0, green: 0
#             43130100: INFO: At 43130100ns red: 1, yellow: 0, green: 0
#             43330100: INFO: At 43330100ns red: 1, yellow: 0, green: 0
#             43530100: INFO: At 43530100ns red: 1, yellow: 0, green: 0
#             43730100: INFO: At 43730100ns red: 1, yellow: 0, green: 0
#             43930100: INFO: At 43930100ns red: 1, yellow: 0, green: 0
#             44130100: INFO: At 44130100ns red: 1, yellow: 0, green: 0
#             44330100: INFO: At 44330100ns red: 1, yellow: 0, green: 0
#             44530100: INFO: At 44530100ns red: 1, yellow: 0, green: 0
#             44730100: INFO: At 44730100ns red: 1, yellow: 0, green: 0
#             44930100: INFO: At 44930100ns red: 1, yellow: 0, green: 0
#             45130100: INFO: At 45130100ns red: 1, yellow: 0, green: 0
#             45330100: INFO: At 45330100ns red: 1, yellow: 0, green: 0
#             45530100: INFO: At 45530100ns red: 1, yellow: 0, green: 0
#             45730100: INFO: At 45730100ns red: 1, yellow: 0, green: 0
#             45930100: INFO: At 45930100ns red: 1, yellow: 0, green: 0
#             46130100: INFO: At 46130100ns red: 1, yellow: 0, green: 0
#             46330100: INFO: At 46330100ns red: 1, yellow: 0, green: 0
#             46530100: INFO: At 46530100ns red: 1, yellow: 0, green: 0
#             46730100: INFO: At 46730100ns red: 1, yellow: 0, green: 0
#             46930100: INFO: At 46930100ns red: 1, yellow: 0, green: 0
#             47130100: INFO: At 47130100ns red: 1, yellow: 0, green: 0
#             47330100: INFO: At 47330100ns red: 1, yellow: 0, green: 0
#             47530100: INFO: At 47530100ns red: 1, yellow: 0, green: 0
#             47730100: INFO: At 47730100ns red: 1, yellow: 0, green: 0
#             47930100: INFO: At 47930100ns red: 1, yellow: 0, green: 0
#             48130100: INFO: At 48130100ns red: 1, yellow: 0, green: 0
#             48330100: INFO: At 48330100ns red: 1, yellow: 0, green: 0
#             48530100: INFO: At 48530100ns red: 1, yellow: 0, green: 0
#             48730100: INFO: At 48730100ns red: 1, yellow: 0, green: 0
#             48930100: INFO: At 48930100ns red: 1, yellow: 0, green: 0
#             49130100: INFO: At 49130100ns red: 1, yellow: 0, green: 0
#             49330100: INFO: At 49330100ns red: 1, yellow: 0, green: 0
#             49530100: INFO: At 49530100ns red: 1, yellow: 0, green: 0
#             49730100: INFO: At 49730100ns red: 1, yellow: 0, green: 0
#             49930100: INFO: At 49930100ns red: 1, yellow: 0, green: 0
# End time: 13:27:38 on Feb 08,2022, Elapsed time: 0:14:59
# Errors: 5, Warnings: 6
