/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 248 264)
	(text "port_1_ram" (rect 89 0 136 12)(font "SansSerif" (font_size 11)))
	(text "inst" (rect 8 248 20 260)(font "Arial" ))
	(port
		(pt 0 76)
		(input)
		(text "data[13..0]" (rect 0 0 40 12)(font "SansSerif" (font_size 8)))
		(text "data[13..0]" (rect 4 65 70 76)(font "SansSerif" (font_size 8)))
		(line (pt 0 76)(pt 85 76)(line_width 3))
	)
	(port
		(pt 0 126)
		(input)
		(text "address[11..0]" (rect 0 0 54 12)(font "SansSerif" (font_size 8)))
		(text "address[11..0]" (rect 4 115 88 126)(font "SansSerif" (font_size 8)))
		(line (pt 0 126)(pt 85 126)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "wren" (rect 0 0 18 12)(font "SansSerif" (font_size 8)))
		(text "wren" (rect 4 165 28 176)(font "SansSerif" (font_size 8)))
		(line (pt 0 176)(pt 85 176)(line_width 1))
	)
	(port
		(pt 0 226)
		(input)
		(text "clock" (rect 0 0 20 12)(font "SansSerif" (font_size 8)))
		(text "clock" (rect 4 215 34 226)(font "SansSerif" (font_size 8)))
		(line (pt 0 226)(pt 85 226)(line_width 1))
	)
	(port
		(pt 248 76)
		(output)
		(text "q[13..0]" (rect 0 0 28 12)(font "SansSerif" (font_size 8)))
		(text "q[13..0]" (rect 219 65 267 76)(font "SansSerif" (font_size 8)))
		(line (pt 248 76)(pt 170 76)(line_width 3))
	)
	(drawing
		(text "data" (rect 61 46 146 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "datain" (rect 90 71 216 152)(font "SansSerif" (color 0 0 0)))
		(text "q" (rect 171 46 348 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "dataout" (rect 136 71 314 152)(font "SansSerif" (color 0 0 0)))
		(text "address" (rect 39 96 120 205)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "address" (rect 90 121 222 252)(font "SansSerif" (color 0 0 0)))
		(text "wren" (rect 57 146 138 305)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "wren" (rect 90 171 204 352)(font "SansSerif" (color 0 0 0)))
		(text "clock" (rect 57 196 144 405)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 90 221 198 452)(font "SansSerif" (color 0 0 0)))
		(text " port_1_ram " (rect 202 251 476 512)(font "SansSerif" ))
		(line (pt 85 34)(pt 170 34)(line_width 1))
		(line (pt 170 34)(pt 170 251)(line_width 1))
		(line (pt 85 251)(pt 170 251)(line_width 1))
		(line (pt 85 34)(pt 85 251)(line_width 1))
		(line (pt 86 55)(pt 86 80)(line_width 1))
		(line (pt 87 55)(pt 87 80)(line_width 1))
		(line (pt 169 55)(pt 169 80)(line_width 1))
		(line (pt 168 55)(pt 168 80)(line_width 1))
		(line (pt 86 105)(pt 86 130)(line_width 1))
		(line (pt 87 105)(pt 87 130)(line_width 1))
		(line (pt 86 155)(pt 86 180)(line_width 1))
		(line (pt 87 155)(pt 87 180)(line_width 1))
		(line (pt 86 205)(pt 86 230)(line_width 1))
		(line (pt 87 205)(pt 87 230)(line_width 1))
		(line (pt 0 0)(pt 248 0)(line_width 1))
		(line (pt 248 0)(pt 248 268)(line_width 1))
		(line (pt 0 268)(pt 248 268)(line_width 1))
		(line (pt 0 0)(pt 0 268)(line_width 1))
	)
)
