Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleCPU_sim_behav --prj D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.sim/sim_1/behav/singleCPU_sim.prj xil_defaultlib.singleCPU_sim xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/projects/simpleCPU/simpleCPU.srcs/sim_1/new/singleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleCPU_sim
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.singleCPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot singleCPU_sim_behav
