INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'addr_adder_output' is used before its declaration [C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/cpu.sv:126]
WARNING: [VRFC 10-3380] identifier 'addr_adder_output' is used before its declaration [C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/cpu.sv:147]
WARNING: [VRFC 10-3380] identifier 'alu_output' is used before its declaration [C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/cpu.sv:151]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab5_provided_fa24/srcs/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sources_1/new/address_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE-385/Vivado Projects/lab_5/lab_5.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
