INFO: [VRFC 10-2263] Analyzing Verilog file "U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/ip/BCD_adder_xlconstant_0_0/sim/BCD_adder_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/sim/BCD_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/hdl/BCD_adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sim_1/new/BCD_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder_tb
