Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Thu May 11 10:59:34 2017
| Host             : SURFACE running 64-bit major release  (build 9200)
| Command          : report_power -file Cortex_A9_wrapper_power_routed.rpt -pb Cortex_A9_wrapper_power_summary_routed.pb -rpx Cortex_A9_wrapper_power_routed.rpx
| Design           : Cortex_A9_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.794  |
| Dynamic (W)              | 1.638  |
| Device Static (W)        | 0.157  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.3   |
| Junction Temperature (C) | 45.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |        3 |       --- |             --- |
| Slice Logic              |     0.025 |    43296 |       --- |             --- |
|   LUT as Logic           |     0.022 |    10164 |     53200 |           19.11 |
|   F7/F8 Muxes            |     0.002 |     4112 |     53200 |            7.73 |
|   Register               |    <0.001 |    26149 |    106400 |           24.58 |
|   CARRY4                 |    <0.001 |       65 |     13300 |            0.49 |
|   LUT as Shift Register  |    <0.001 |       62 |     17400 |            0.36 |
|   Others                 |     0.000 |      205 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       58 |     17400 |            0.33 |
| Signals                  |     0.050 |    34560 |       --- |             --- |
| DSPs                     |     0.000 |        6 |       220 |            2.73 |
| I/O                      |     0.000 |        8 |       200 |            4.00 |
| PS7                      |     1.527 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     1.794 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.127 |       0.111 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.723 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------+-----------------+
| Clock      | Domain                                                       | Constraint (ns) |
+------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0 | Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Cortex_A9_wrapper                                |     1.638 |
|   Cortex_A9_i                                    |     1.638 |
|     handshake                                    |     0.002 |
|       inst                                       |     0.002 |
|         handshake_v1_0_S00_AXI_inst              |     0.002 |
|           kmd1                                   |     0.001 |
|             memInputX_reg_0_15_0_0               |    <0.001 |
|             memInputX_reg_0_15_0_0__0            |    <0.001 |
|             memInputX_reg_0_15_0_0__1            |    <0.001 |
|             memInputX_reg_0_15_0_0__10           |    <0.001 |
|             memInputX_reg_0_15_0_0__11           |    <0.001 |
|             memInputX_reg_0_15_0_0__12           |    <0.001 |
|             memInputX_reg_0_15_0_0__13           |    <0.001 |
|             memInputX_reg_0_15_0_0__14           |    <0.001 |
|             memInputX_reg_0_15_0_0__15           |    <0.001 |
|             memInputX_reg_0_15_0_0__16           |    <0.001 |
|             memInputX_reg_0_15_0_0__17           |    <0.001 |
|             memInputX_reg_0_15_0_0__18           |    <0.001 |
|             memInputX_reg_0_15_0_0__19           |    <0.001 |
|             memInputX_reg_0_15_0_0__2            |    <0.001 |
|             memInputX_reg_0_15_0_0__20           |    <0.001 |
|             memInputX_reg_0_15_0_0__21           |    <0.001 |
|             memInputX_reg_0_15_0_0__22           |    <0.001 |
|             memInputX_reg_0_15_0_0__23           |    <0.001 |
|             memInputX_reg_0_15_0_0__24           |    <0.001 |
|             memInputX_reg_0_15_0_0__25           |    <0.001 |
|             memInputX_reg_0_15_0_0__26           |    <0.001 |
|             memInputX_reg_0_15_0_0__27           |    <0.001 |
|             memInputX_reg_0_15_0_0__28           |    <0.001 |
|             memInputX_reg_0_15_0_0__29           |    <0.001 |
|             memInputX_reg_0_15_0_0__3            |    <0.001 |
|             memInputX_reg_0_15_0_0__30           |    <0.001 |
|             memInputX_reg_0_15_0_0__31           |    <0.001 |
|             memInputX_reg_0_15_0_0__32           |    <0.001 |
|             memInputX_reg_0_15_0_0__4            |    <0.001 |
|             memInputX_reg_0_15_0_0__5            |    <0.001 |
|             memInputX_reg_0_15_0_0__6            |    <0.001 |
|             memInputX_reg_0_15_0_0__7            |    <0.001 |
|             memInputX_reg_0_15_0_0__8            |    <0.001 |
|             memInputX_reg_0_15_0_0__9            |    <0.001 |
|             memInputY_reg_0_31_0_5               |    <0.001 |
|             memInputY_reg_0_31_12_17             |    <0.001 |
|             memInputY_reg_0_31_18_23             |    <0.001 |
|             memInputY_reg_0_31_24_29             |    <0.001 |
|             memInputY_reg_0_31_30_31             |    <0.001 |
|             memInputY_reg_0_31_6_11              |    <0.001 |
|     led_ip                                       |     0.097 |
|       inst                                       |     0.097 |
|         led_ip_v1_0_S_AXI_inst                   |     0.097 |
|           kmd1                                   |     0.097 |
|     processing_system7_0                         |     1.536 |
|       inst                                       |     1.536 |
|     ps7_0_axi_periph                             |     0.003 |
|       s00_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |    <0.001 |
|         inst                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0               |    <0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


