Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Tue Sep 22 03:17:17 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file partA_wrapper_control_sets_placed.rpt
| Design       : partA_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    79 |
| Minimum Number of register sites lost to control set restrictions |   251 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             875 |          293 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             237 |           75 |
| Yes          | No                    | No                     |             690 |          238 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             195 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  reg_ps_w_reg_i_1_n_3                        |                                                                                                                                                             |                                                                                                                                                      |                1 |              1 |
|  sendDone_reg_i_1_n_3                        |                                                                                                                                                             |                                                                                                                                                      |                1 |              1 |
|  bramRead1InitDone_reg_i_2_n_3               |                                                                                                                                                             |                                                                                                                                                      |                1 |              1 |
|  delayRamRead1Done_reg_i_1_n_3               |                                                                                                                                                             |                                                                                                                                                      |                1 |              1 |
|  parsingDone_reg_i_2_n_3                     |                                                                                                                                                             |                                                                                                                                                      |                1 |              1 |
|  reg_pl_busy_reg_i_2_n_3                     |                                                                                                                                                             |                                                                                                                                                      |                1 |              2 |
|  reg_oled_data_reg[141]_i_1_n_3              |                                                                                                                                                             |                                                                                                                                                      |                1 |              2 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                      |                1 |              2 |
|  delayRamReadCnt_reg[2]_i_2_n_3              |                                                                                                                                                             |                                                                                                                                                      |                1 |              3 |
|  reg_out_leds_reg[2]_i_1_n_3                 |                                                                                                                                                             |                                                                                                                                                      |                1 |              3 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]                                                                                             | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[64]                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/E[0]                                                                                                                         |                                                                                                                                                      |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                      |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | next_state[3]_i_1_n_3                                                                                                                                       |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/temp_char                                                                                                                    | partA_i/OLED_ip_0/inst/Example/temp_index[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                      |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_1__0_n_0                                                                                                  |                                                                                                                                                      |                2 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_1__0_n_0                                                                                                  | partA_i/OLED_ip_0/inst/Example/temp_spi_data[7]_i_1_n_0                                                                                              |                1 |              4 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/OLED_ip_0/inst/Init/SPI_COMP/counter[4]_i_1__0_n_0                                                                                           |                1 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]                                                                                             | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]_0                                                                                    |                2 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_sdo                                                                                                            | partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_counter[3]_i_1_n_0                                                                                     |                1 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]_i_1_n_0                                                                                        |                                                                                                                                                      |                2 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/SPI_COMP/temp_sdo                                                                                                               | partA_i/OLED_ip_0/inst/Init/SPI_COMP/shift_counter[3]_i_1__0_n_0                                                                                     |                1 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/OLED_ip_0/inst/Example/SPI_COMP/counter[4]_i_1_n_0                                                                                           |                1 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[27]_i_1_n_0                                                                                         |                                                                                                                                                      |                2 |              5 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | partA_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]                                                                                             | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[17]                                                                                      |                2 |              6 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_1__0_n_0                                                                                                     |                                                                                                                                                      |                3 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[7]_i_1_n_0                                                                                           |                                                                                                                                                      |                2 |              8 |
|  reg_read_back_data_reg[7]_i_2_n_3           |                                                                                                                                                             |                                                                                                                                                      |                5 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/SPI_COMP/shift_register[7]_i_1__0_n_0                                                                                           |                                                                                                                                                      |                2 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/after_page_state[45]_i_1_n_0                                                                                                 |                                                                                                                                                      |                4 |              8 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/temp_char                                                                                                                    |                                                                                                                                                      |                6 |              9 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/temp_addr[10]_i_1_n_0                                                                                                        |                                                                                                                                                      |                4 |             10 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                      |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                      |                4 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/ms_counter[0]_i_1_n_0                                                                                             | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/p_1_in[27]                                                                                                 |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/DELAY_COMP/ms_counter[0]_i_1__0_n_0                                                                                             | partA_i/OLED_ip_0/inst/Init/DELAY_COMP/p_1_in[27]                                                                                                    |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                      |                4 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                      |                5 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                      |                3 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                      |                4 |             12 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                      |                4 |             13 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                      |                3 |             14 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                      |                4 |             14 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/OLED_ip_0/inst/Init/DELAY_COMP/p_1_in[27]                                                                                                    |                4 |             17 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/p_1_in[27]                                                                                                 |                4 |             17 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                      |                4 |             20 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               10 |             20 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                         |                                                                                                                                                      |                8 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                      |                9 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                      |                7 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               15 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               10 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               13 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                         |                                                                                                                                                      |                9 |             32 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                      |                9 |             34 |
|  n_2_13_BUFG                                 |                                                                                                                                                             |                                                                                                                                                      |               14 |             34 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/after_state[88]_i_1_n_0                                                                                                      |                                                                                                                                                      |               13 |             41 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]                                                                                             |                                                                                                                                                      |               20 |             41 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |               18 |             44 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                      |               10 |             47 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                      |               11 |             47 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0                                                                                                         |                                                                                                                                                      |               31 |             54 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                      |               23 |             64 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Init/SPI_COMP/E[0]                                                                                                                   |                                                                                                                                                      |               27 |             64 |
|  n_1_676_BUFG                                |                                                                                                                                                             |                                                                                                                                                      |               25 |             65 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               17 |             69 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 | partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_1_n_0                                                                                              |                                                                                                                                                      |               27 |             79 |
|  partA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                      |               76 |            242 |
|  n_0_14_BUFG                                 |                                                                                                                                                             |                                                                                                                                                      |              165 |            512 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


