-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16_4x2/amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block8.vhd
-- Created: 2024-11-04 16:44:08
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block8
-- Source Path: amc_model_w16a16_4x2/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 7/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block8 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block8;


ARCHITECTURE rtl OF amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block8 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f3d5", X"041b", X"00d1", X"0a7a", X"12a7", X"fd95", X"517b", X"42ca", X"4482", X"f518", X"f4ab", X"0ff7", X"01e6", X"f499",
                                                        X"f2d0", X"035e", X"0289", X"f213", X"fd94", X"ee00", X"fc31", X"e227", X"3adb", X"ebf7", X"fd2a", X"04a3", X"12f1", X"029a",
                                                        X"f43c", X"0285", X"d3f2", X"0200", X"fb8c", X"024f", X"f688", X"fd21", X"07d5", X"fcb5", X"f496", X"109a", X"1e13", X"f49b",
                                                        X"fbca", X"fe1d", X"2990", X"fe4e", X"3a33", X"e856", X"fccb", X"0727", X"ea30", X"045f", X"261b", X"f20a", X"ea26", X"0628",
                                                        X"fc72", X"fb2f", X"fd18", X"f7ca", X"dff3", X"f17c", X"155b", X"086c", X"01e2", X"da7e", X"3c18", X"0189", X"ebe2", X"e779",
                                                        X"e6c6", X"f2c9", X"00a9", X"fe2f", X"3f8b", X"fc62", X"f33d", X"f857", X"f6b9", X"3a36", X"fcff", X"f785", X"ff0b", X"fad1",
                                                        X"e443", X"ef03", X"0199", X"eb3e", X"0959", X"08a2", X"0189", X"ea58", X"18a9", X"f84a", X"f3df", X"f720", X"fe9f", X"e4de",
                                                        X"e93e", X"f528", X"1604", X"0a58", X"0470", X"ea80", X"eeea", X"fd2f", X"e94c", X"2a1b", X"0fe4", X"f71b", X"0388", X"ec26",
                                                        X"fd39", X"e582", X"f26f", X"e4d7", X"edd5", X"debd", X"e86b", X"e028", X"f0f0", X"061f", X"f735", X"fbc8", X"ef3e", X"0487",
                                                        X"0230", X"020b");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"020b";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

