diff -urN a/deps/v8/src/compiler/backend/mips64/instruction-selector-mips64.cc b/deps/v8/src/compiler/backend/mips64/instruction-selector-mips64.cc
--- a/deps/v8/src/compiler/backend/mips64/instruction-selector-mips64.cc	2019-08-15 18:09:20.000000000 +0900
+++ b/deps/v8/src/compiler/backend/mips64/instruction-selector-mips64.cc	2019-08-20 15:11:09.161960218 +0900
@@ -201,8 +201,8 @@
     DCHECK(m.IsWord64Sar());
     if (m.left().IsLoad() && m.right().Is(32) &&
         selector_->CanCover(m.node(), m.left().node())) {
-      DCHECK_EQ(selector_->GetEffectiveLevel(node),
-                selector_->GetEffectiveLevel(m.left().node()));
+      DCHECK_EQ(selector_->GetEffectLevel(node),
+                selector_->GetEffectLevel(m.left().node()));
       MachineRepresentation rep =
           LoadRepresentationOf(m.left().node()->op()).representation();
       DCHECK_EQ(3, ElementSizeLog2Of(rep));
