xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../final_project-v2018.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../final_project-v2018.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../final_project-v2018.srcs/sources_1/ip/ila_1/hdl/verilog"
ila_1.vhd,vhdl,xil_defaultlib,../../../../final_project-v2018.srcs/sources_1/ip/ila_1/sim/ila_1.vhd,incdir="../../../../final_project-v2018.srcs/sources_1/ip/ila_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
