// Seed: 360641072
module module_0 (
    output uwire id_0,
    input tri id_1,
    output wor id_2,
    input wand id_3,
    output tri id_4,
    input supply0 id_5,
    input tri1 id_6
);
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5
    , id_8,
    input wire id_6
);
  uwire id_9 = 1;
  assign id_0 = 1;
  tri id_10;
  module_0(
      id_1, id_5, id_4, id_6, id_4, id_5, id_6
  );
  assign id_10 = 1;
  assign id_10 = 1;
endmodule
