# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Sep 13 2025 10:42:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK40
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
		5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
		5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: ATA_ENn
			6.1.2::Path details for port: RESETn
			6.1.3::Path details for port: RnW
			6.1.4::Path details for port: TSn
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DIOR_PRIn
			6.2.2::Path details for port: DIOR_SECn
			6.2.3::Path details for port: DIOW_PRIn
			6.2.4::Path details for port: DIOW_SECn
			6.2.5::Path details for port: TACKn
			6.2.6::Path details for port: TBIn
			6.2.7::Path details for port: TCIn
		6.3::PI to PO Path Details
			6.3.1::Path details for port: BURSTn
			6.3.2::Path details for port: CS0_PRIn
			6.3.3::Path details for port: CS0_SECn
			6.3.4::Path details for port: CS1_PRIn
			6.3.5::Path details for port: CS1_SECn
			6.3.6::Path details for port: DIOR_PRIn
			6.3.7::Path details for port: DIOR_SECn
			6.3.8::Path details for port: DIOW_PRIn
			6.3.9::Path details for port: DIOW_SECn
			6.3.10::Path details for port: IDEDIR
			6.3.11::Path details for port: IDEHRENn
			6.3.12::Path details for port: IDEHWENn
			6.3.13::Path details for port: TBIn
		6.4::Hold Times Path Details
			6.4.1::Path details for port: ATA_ENn
			6.4.2::Path details for port: RESETn
			6.4.3::Path details for port: RnW
			6.4.4::Path details for port: TSn
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DIOR_PRIn
			6.5.2::Path details for port: DIOR_SECn
			6.5.3::Path details for port: DIOW_PRIn
			6.5.4::Path details for port: DIOW_SECn
			6.5.5::Path details for port: TACKn
			6.5.6::Path details for port: TBIn
			6.5.7::Path details for port: TCIn
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: BURSTn
			6.6.2::Path details for port: CS0_PRIn
			6.6.3::Path details for port: CS0_SECn
			6.6.4::Path details for port: CS1_PRIn
			6.6.5::Path details for port: CS1_SECn
			6.6.6::Path details for port: DIOR_PRIn
			6.6.7::Path details for port: DIOR_SECn
			6.6.8::Path details for port: DIOW_PRIn
			6.6.9::Path details for port: DIOW_SECn
			6.6.10::Path details for port: IDEDIR
			6.6.11::Path details for port: IDEHRENn
			6.6.12::Path details for port: IDEHWENn
			6.6.13::Path details for port: TBIn
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: CLK33  | N/A                    | Target: 33.00 MHz  | 
Clock: CLK40  | Frequency: 170.91 MHz  | Target: 40.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK40         CLK40          25000            19782       12500            9574        25000            22482       N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
ATA_ENn    CLK40       3976         CLK40:R                
RESETn     CLK40       1939         CLK40:R                
RESETn     CLK40       1533         CLK40:F                
RnW        CLK40       2279         CLK40:R                
TSn        CLK40       2949         CLK40:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
DIOR_PRIn  CLK40       11339         CLK40:R                
DIOR_SECn  CLK40       11543         CLK40:R                
DIOW_PRIn  CLK40       11311         CLK40:R                
DIOW_SECn  CLK40       11059         CLK40:R                
TACKn      CLK40       10188         CLK40:F                
TBIn       CLK40       9951          CLK40:F                
TCIn       CLK40       9951          CLK40:F                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SIZ[1]             BURSTn              10052       
SIZ[0]             BURSTn              9954        
PCS0               CS0_PRIn            10438       
ATA_ENn            CS0_PRIn            9255        
ATA_ENn            CS0_SECn            10069       
SCS0               CS0_SECn            9856        
ATA_ENn            CS1_PRIn            9732        
PCS1               CS1_PRIn            9519        
SCS1               CS1_SECn            9940        
ATA_ENn            CS1_SECn            9599        
PCS0               DIOR_PRIn           11960       
ATA_ENn            DIOR_PRIn           10960       
PCS1               DIOR_PRIn           10746       
RnW                DIOR_PRIn           9480        
SCS0               DIOR_SECn           12738       
ATA_ENn            DIOR_SECn           12411       
SCS1               DIOR_SECn           12030       
RnW                DIOR_SECn           9697        
PCS0               DIOW_PRIn           11918       
ATA_ENn            DIOW_PRIn           10918       
PCS1               DIOW_PRIn           10704       
RnW                DIOW_PRIn           9255        
SCS0               DIOW_SECn           12437       
ATA_ENn            DIOW_SECn           12110       
SCS1               DIOW_SECn           11728       
RnW                DIOW_SECn           9431        
RnW                IDEDIR              9375        
ATA_ENn            IDEHRENn            9389        
RESETn             IDEHRENn            9259        
RnW                IDEHRENn            8764        
RESETn             IDEHWENn            10774       
ATA_ENn            IDEHWENn            10027       
RnW                IDEHWENn            9943        
ATA_ENn            TBIn                7728        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
ATA_ENn    CLK40       -1499       CLK40:R                
RESETn     CLK40       -52         CLK40:F                
RESETn     CLK40       -508        CLK40:R                
RnW        CLK40       -1668       CLK40:R                
TSn        CLK40       -367        CLK40:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
DIOR_PRIn  CLK40       10948                 CLK40:R                
DIOR_SECn  CLK40       11130                 CLK40:R                
DIOW_PRIn  CLK40       10948                 CLK40:R                
DIOW_SECn  CLK40       10660                 CLK40:R                
TACKn      CLK40       7945                  CLK40:F                
TBIn       CLK40       8956                  CLK40:F                
TCIn       CLK40       8045                  CLK40:F                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SIZ[0]             BURSTn              9323                
SIZ[1]             BURSTn              9456                
ATA_ENn            CS0_PRIn            8800                
PCS0               CS0_PRIn            10010               
SCS0               CS0_SECn            9421                
ATA_ENn            CS0_SECn            9599                
PCS1               CS1_PRIn            9106                
ATA_ENn            CS1_PRIn            9284                
ATA_ENn            CS1_SECn            9186                
SCS1               CS1_SECn            9484                
RnW                DIOR_PRIn           8961                
PCS1               DIOR_PRIn           10228               
ATA_ENn            DIOR_PRIn           10406               
PCS0               DIOR_PRIn           11511               
RnW                DIOR_SECn           9235                
SCS1               DIOR_SECn           11497               
ATA_ENn            DIOR_SECn           11942               
SCS0               DIOR_SECn           12311               
RnW                DIOW_PRIn           8800                
PCS1               DIOW_PRIn           10172               
ATA_ENn            DIOW_PRIn           10350               
PCS0               DIOW_PRIn           11455               
RnW                DIOW_SECn           8954                
SCS1               DIOW_SECn           11133               
ATA_ENn            DIOW_SECn           11577               
SCS0               DIOW_SECn           11946               
RnW                IDEDIR              8905                
RnW                IDEHRENn            8260                
RESETn             IDEHRENn            8811                
ATA_ENn            IDEHRENn            8898                
RnW                IDEHWENn            9487                
ATA_ENn            IDEHWENn            9578                
RESETn             IDEHWENn            10326               
ATA_ENn            TBIn                7342                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CLK40
***********************************
Clock: CLK40
Frequency: 170.91 MHz | Target: 40.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 12500p
Path slack       : 9575p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           14577

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                LocalMux                       0              3375   9574  RISE       1
I__191/O                                                LocalMux                     330              3705   9574  RISE       1
I__194/I                                                InMux                          0              3705   9574  RISE       1
I__194/O                                                InMux                        259              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   9574  RISE       2
I__164/I                                                LocalMux                       0              4413   9574  RISE       1
I__164/O                                                LocalMux                     330              4743   9574  RISE       1
I__166/I                                                InMux                          0              4743   9574  RISE       1
I__166/O                                                InMux                        259              5002   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1        LogicCell40_SEQ_MODE_1000      0              5002   9574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Setup Constraint : 25000p
Path slack       : 19782p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
I__183/I                                                          InMux                          0              6615  19782  RISE       1
I__183/O                                                          InMux                        259              6875  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/in3       LogicCell40_SEQ_MODE_0000      0              6875  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/lcout     LogicCell40_SEQ_MODE_0000    316              7191  19782  RISE       1
I__235/I                                                          LocalMux                       0              7191  19782  RISE       1
I__235/O                                                          LocalMux                     330              7520  19782  RISE       1
I__236/I                                                          InMux                          0              7520  19782  RISE       1
I__236/O                                                          InMux                        259              7780  19782  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3                              LogicCell40_SEQ_MODE_1000      0              7780  19782  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 12500p
Path slack       : 9575p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           14577

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                LocalMux                       0              3375   9574  RISE       1
I__191/O                                                LocalMux                     330              3705   9574  RISE       1
I__194/I                                                InMux                          0              3705   9574  RISE       1
I__194/O                                                InMux                        259              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   9574  RISE       2
I__164/I                                                LocalMux                       0              4413   9574  RISE       1
I__164/O                                                LocalMux                     330              4743   9574  RISE       1
I__166/I                                                InMux                          0              4743   9574  RISE       1
I__166/O                                                InMux                        259              5002   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1        LogicCell40_SEQ_MODE_1000      0              5002   9574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1


5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 25000p
Path slack       : 22482p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              3017  22482  RISE       3
I__172/I                                                LocalMux                       0              3017  22482  RISE       1
I__172/O                                                LocalMux                     330              3346  22482  RISE       1
I__174/I                                                InMux                          0              3346  22482  RISE       1
I__174/O                                                InMux                        259              3606  22482  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in1    LogicCell40_SEQ_MODE_0000      0              3606  22482  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22482  RISE       2
I__164/I                                                LocalMux                       0              4006  22482  RISE       1
I__164/O                                                LocalMux                     330              4335  22482  RISE       1
I__166/I                                                InMux                          0              4335  22482  RISE       1
I__166/O                                                InMux                        259              4595  22482  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1        LogicCell40_SEQ_MODE_1000      0              4595  22482  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 3976


Data Path Delay                6341
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3976

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                          U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__364/I                                         Odrv12                     0      1207               RISE  1       
I__364/O                                         Odrv12                     491    1698               RISE  1       
I__366/I                                         Span12Mux_v                0      1698               RISE  1       
I__366/O                                         Span12Mux_v                491    2189               RISE  1       
I__369/I                                         Span12Mux_h                0      2189               RISE  1       
I__369/O                                         Span12Mux_h                491    2680               RISE  1       
I__373/I                                         Sp12to4                    0      2680               RISE  1       
I__373/O                                         Sp12to4                    428    3108               RISE  1       
I__382/I                                         Span4Mux_v                 0      3108               RISE  1       
I__382/O                                         Span4Mux_v                 351    3459               RISE  1       
I__392/I                                         LocalMux                   0      3459               RISE  1       
I__392/O                                         LocalMux                   330    3788               RISE  1       
I__394/I                                         InMux                      0      3788               RISE  1       
I__394/O                                         InMux                      259    4048               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in0         LogicCell40_SEQ_MODE_0000  0      4048               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/lcout       LogicCell40_SEQ_MODE_0000  449    4496               RISE  3       
I__355/I                                         Odrv4                      0      4496               RISE  1       
I__355/O                                         Odrv4                      351    4847               RISE  1       
I__356/I                                         LocalMux                   0      4847               RISE  1       
I__356/O                                         LocalMux                   330    5177               RISE  1       
I__358/I                                         InMux                      0      5177               RISE  1       
I__358/O                                         InMux                      259    5436               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in3    LogicCell40_SEQ_MODE_0000  0      5436               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000  316    5752               RISE  2       
I__257/I                                         LocalMux                   0      5752               RISE  1       
I__257/O                                         LocalMux                   330    6082               RISE  1       
I__259/I                                         InMux                      0      6082               RISE  1       
I__259/O                                         InMux                      259    6341               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0             LogicCell40_SEQ_MODE_1000  0      6341               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 1939


Data Path Delay                4304
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 1939

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__423/I                              Odrv12                     0      1127               RISE  1       
I__423/O                              Odrv12                     491    1618               RISE  1       
I__425/I                              Span12Mux_h                0      1618               RISE  1       
I__425/O                              Span12Mux_h                491    2109               RISE  1       
I__429/I                              LocalMux                   0      2109               RISE  1       
I__429/O                              LocalMux                   330    2439               RISE  1       
I__437/I                              InMux                      0      2439               RISE  1       
I__437/O                              InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000  316    3014               RISE  9       
I__241/I                              Odrv4                      0      3014               RISE  1       
I__241/O                              Odrv4                      351    3364               RISE  1       
I__247/I                              Span4Mux_v                 0      3364               RISE  1       
I__247/O                              Span4Mux_v                 351    3715               RISE  1       
I__253/I                              LocalMux                   0      3715               RISE  1       
I__253/O                              LocalMux                   330    4045               RISE  1       
I__255/I                              InMux                      0      4045               RISE  1       
I__255/O                              InMux                      259    4304               RISE  1       
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in0  LogicCell40_SEQ_MODE_1000  0      4304               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__220/I                                            ClkMux                     0      2527               RISE  1       
I__220/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Setup Time        : 1533


Data Path Delay                3806
+ Setup Time                    203
- Capture Clock Path Delay    -2477
---------------------------- ------
Setup to Clock                 1533

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                           U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                           IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__423/I                                         Odrv12                     0      1127               RISE  1       
I__423/O                                         Odrv12                     491    1618               RISE  1       
I__425/I                                         Span12Mux_h                0      1618               RISE  1       
I__425/O                                         Span12Mux_h                491    2109               RISE  1       
I__429/I                                         LocalMux                   0      2109               RISE  1       
I__429/O                                         LocalMux                   330    2439               RISE  1       
I__437/I                                         InMux                      0      2439               RISE  1       
I__437/O                                         InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3                LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout              LogicCell40_SEQ_MODE_0000  316    3014               RISE  9       
I__240/I                                         LocalMux                   0      3014               RISE  1       
I__240/O                                         LocalMux                   330    3343               RISE  1       
I__246/I                                         SRMux                      0      3343               RISE  1       
I__246/O                                         SRMux                      463    3806               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/sr  LogicCell40_SEQ_MODE_1000  0      3806               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__217/I                                            ClkMux                     0      2245               FALL  1       
I__217/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

6.1.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 2279


Data Path Delay                4714
+ Setup Time                    400
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2279

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__514/I                                 Odrv12                     0      1207               RISE  1       
I__514/O                                 Odrv12                     491    1698               RISE  1       
I__516/I                                 Span12Mux_v                0      1698               RISE  1       
I__516/O                                 Span12Mux_v                491    2189               RISE  1       
I__521/I                                 Sp12to4                    0      2189               RISE  1       
I__521/O                                 Sp12to4                    428    2617               RISE  1       
I__528/I                                 Span4Mux_h                 0      2617               RISE  1       
I__528/O                                 Span4Mux_h                 302    2918               RISE  1       
I__534/I                                 Span4Mux_h                 0      2918               RISE  1       
I__534/O                                 Span4Mux_h                 302    3220               RISE  1       
I__535/I                                 LocalMux                   0      3220               RISE  1       
I__535/O                                 LocalMux                   330    3550               RISE  1       
I__536/I                                 InMux                      0      3550               RISE  1       
I__536/O                                 InMux                      259    3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/in3    LogicCell40_SEQ_MODE_0000  0      3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/lcout  LogicCell40_SEQ_MODE_0000  316    4125               RISE  1       
I__198/I                                 LocalMux                   0      4125               RISE  1       
I__198/O                                 LocalMux                   330    4454               RISE  1       
I__199/I                                 InMux                      0      4454               RISE  1       
I__199/O                                 InMux                      259    4714               RISE  1       
U110_ATA.ATA_TACK_LC_13_6_7/in1          LogicCell40_SEQ_MODE_1000  0      4714               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__219/I                                            ClkMux                     0      2527               RISE  1       
I__219/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 2949


Data Path Delay                5314
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2949

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                              U110_TOP                   0      0                  RISE  1       
TSn_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
TSn_ibuf_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
TSn_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TSn_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__149/I                                         Odrv4                      0      1127               RISE  1       
I__149/O                                         Odrv4                      351    1478               RISE  1       
I__150/I                                         Span4Mux_v                 0      1478               RISE  1       
I__150/O                                         Span4Mux_v                 351    1829               RISE  1       
I__151/I                                         Span4Mux_v                 0      1829               RISE  1       
I__151/O                                         Span4Mux_v                 351    2179               RISE  1       
I__152/I                                         Span4Mux_h                 0      2179               RISE  1       
I__152/O                                         Span4Mux_h                 302    2481               RISE  1       
I__153/I                                         LocalMux                   0      2481               RISE  1       
I__153/O                                         LocalMux                   330    2810               RISE  1       
I__154/I                                         InMux                      0      2810               RISE  1       
I__154/O                                         InMux                      259    3070               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in1         LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/lcout       LogicCell40_SEQ_MODE_0000  400    3470               RISE  3       
I__355/I                                         Odrv4                      0      3470               RISE  1       
I__355/O                                         Odrv4                      351    3820               RISE  1       
I__356/I                                         LocalMux                   0      3820               RISE  1       
I__356/O                                         LocalMux                   330    4150               RISE  1       
I__358/I                                         InMux                      0      4150               RISE  1       
I__358/O                                         InMux                      259    4409               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in3    LogicCell40_SEQ_MODE_0000  0      4409               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000  316    4725               RISE  2       
I__257/I                                         LocalMux                   0      4725               RISE  1       
I__257/O                                         LocalMux                   330    5055               RISE  1       
I__259/I                                         InMux                      0      5055               RISE  1       
I__259/O                                         InMux                      259    5314               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0             LogicCell40_SEQ_MODE_1000  0      5314               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11339


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7964
---------------------------- ------
Clock To Out Delay            11339

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout              LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__544/I                                    Odrv12                     0      3375               FALL  1       
I__544/O                                    Odrv12                     540    3915               FALL  1       
I__547/I                                    Sp12to4                    0      3915               FALL  1       
I__547/O                                    Sp12to4                    449    4364               FALL  1       
I__549/I                                    Span4Mux_v                 0      4364               FALL  1       
I__549/O                                    Span4Mux_v                 372    4736               FALL  1       
I__551/I                                    LocalMux                   0      4736               FALL  1       
I__551/O                                    LocalMux                   309    5044               FALL  1       
I__554/I                                    InMux                      0      5044               FALL  1       
I__554/O                                    InMux                      217    5262               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in3    LogicCell40_SEQ_MODE_0000  0      5262               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  316    5577               RISE  1       
I__561/I                                    Odrv4                      0      5577               RISE  1       
I__561/O                                    Odrv4                      351    5928               RISE  1       
I__562/I                                    Span4Mux_s3_h              0      5928               RISE  1       
I__562/O                                    Span4Mux_s3_h              231    6160               RISE  1       
I__563/I                                    LocalMux                   0      6160               RISE  1       
I__563/O                                    LocalMux                   330    6489               RISE  1       
I__564/I                                    IoInMux                    0      6489               RISE  1       
I__564/O                                    IoInMux                    259    6749               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6749               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8986               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8986               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11339              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      11339              FALL  1       

6.2.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11543


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8168
---------------------------- ------
Clock To Out Delay            11543

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout              LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__545/I                                    Odrv12                     0      3375               FALL  1       
I__545/O                                    Odrv12                     540    3915               FALL  1       
I__548/I                                    Span12Mux_h                0      3915               FALL  1       
I__548/O                                    Span12Mux_h                540    4455               FALL  1       
I__550/I                                    LocalMux                   0      4455               FALL  1       
I__550/O                                    LocalMux                   309    4764               FALL  1       
I__552/I                                    InMux                      0      4764               FALL  1       
I__552/O                                    InMux                      217    4981               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in0    LogicCell40_SEQ_MODE_0000  0      4981               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  449    5430               RISE  1       
I__508/I                                    Odrv4                      0      5430               RISE  1       
I__508/O                                    Odrv4                      351    5781               RISE  1       
I__509/I                                    Span4Mux_v                 0      5781               RISE  1       
I__509/O                                    Span4Mux_v                 351    6131               RISE  1       
I__510/I                                    Span4Mux_s3_h              0      6131               RISE  1       
I__510/O                                    Span4Mux_s3_h              231    6363               RISE  1       
I__511/I                                    LocalMux                   0      6363               RISE  1       
I__511/O                                    LocalMux                   330    6693               RISE  1       
I__512/I                                    IoInMux                    0      6693               RISE  1       
I__512/O                                    IoInMux                    259    6952               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6952               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9189               FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9189               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11543              FALL  1       
DIOR_SECn                                   U110_TOP                   0      11543              FALL  1       

6.2.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11311


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7936
---------------------------- ------
Clock To Out Delay            11311

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__544/I                                  Odrv12                     0      3375               FALL  1       
I__544/O                                  Odrv12                     540    3915               FALL  1       
I__547/I                                  Sp12to4                    0      3915               FALL  1       
I__547/O                                  Sp12to4                    449    4364               FALL  1       
I__549/I                                  Span4Mux_v                 0      4364               FALL  1       
I__549/O                                  Span4Mux_v                 372    4736               FALL  1       
I__551/I                                  LocalMux                   0      4736               FALL  1       
I__551/O                                  LocalMux                   309    5044               FALL  1       
I__555/I                                  InMux                      0      5044               FALL  1       
I__555/O                                  InMux                      217    5262               FALL  1       
I__556/I                                  CascadeMux                 0      5262               FALL  1       
I__556/O                                  CascadeMux                 0      5262               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in2    LogicCell40_SEQ_MODE_0000  0      5262               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  379    5641               RISE  1       
I__569/I                                  Odrv12                     0      5641               RISE  1       
I__569/O                                  Odrv12                     491    6131               RISE  1       
I__570/I                                  LocalMux                   0      6131               RISE  1       
I__570/O                                  LocalMux                   330    6461               RISE  1       
I__571/I                                  IoInMux                    0      6461               RISE  1       
I__571/O                                  IoInMux                    259    6721               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6721               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8958               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8958               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11311              FALL  1       
DIOW_PRIn                                 U110_TOP                   0      11311              FALL  1       

6.2.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11059


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7684
---------------------------- ------
Clock To Out Delay            11059

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__545/I                                  Odrv12                     0      3375               FALL  1       
I__545/O                                  Odrv12                     540    3915               FALL  1       
I__548/I                                  Span12Mux_h                0      3915               FALL  1       
I__548/O                                  Span12Mux_h                540    4455               FALL  1       
I__550/I                                  LocalMux                   0      4455               FALL  1       
I__550/O                                  LocalMux                   309    4764               FALL  1       
I__553/I                                  InMux                      0      4764               FALL  1       
I__553/O                                  InMux                      217    4981               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in3    LogicCell40_SEQ_MODE_0000  0      4981               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  316    5297               RISE  1       
I__557/I                                  Odrv4                      0      5297               RISE  1       
I__557/O                                  Odrv4                      351    5648               RISE  1       
I__558/I                                  Span4Mux_s3_h              0      5648               RISE  1       
I__558/O                                  Span4Mux_s3_h              231    5879               RISE  1       
I__559/I                                  LocalMux                   0      5879               RISE  1       
I__559/O                                  LocalMux                   330    6209               RISE  1       
I__560/I                                  IoInMux                    0      6209               RISE  1       
I__560/O                                  IoInMux                    259    6468               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6468               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8705               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      8705               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11059              FALL  1       
DIOW_SECn                                 U110_TOP                   0      11059              FALL  1       

6.2.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 10188


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              7171
---------------------------- ------
Clock To Out Delay            10188

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__218/I                                            ClkMux                     0      2245               FALL  1       
I__218/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                        0      2477               RISE  4       
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000  540    3017               FALL  4       
I__94/I                                          Odrv12                     0      3017               FALL  1       
I__94/O                                          Odrv12                     540    3557               FALL  1       
I__97/I                                          Span12Mux_h                0      3557               FALL  1       
I__97/O                                          Span12Mux_h                540    4097               FALL  1       
I__99/I                                          Sp12to4                    0      4097               FALL  1       
I__99/O                                          Sp12to4                    449    4546               FALL  1       
I__101/I                                         Span4Mux_s2_h              0      4546               FALL  1       
I__101/O                                         Span4Mux_s2_h              203    4749               FALL  1       
I__103/I                                         IoSpan4Mux                 0      4749               FALL  1       
I__103/O                                         IoSpan4Mux                 323    5072               FALL  1       
I__106/I                                         LocalMux                   0      5072               FALL  1       
I__106/O                                         LocalMux                   309    5380               FALL  1       
I__109/I                                         IoInMux                    0      5380               FALL  1       
I__109/O                                         IoInMux                    217    5598               FALL  1       
TACKn_obuft_preio/DOUT0                          PRE_IO_PIN_TYPE_101001     0      5598               FALL  1       
TACKn_obuft_preio/PADOUT                         PRE_IO_PIN_TYPE_101001     2237   7835               FALL  1       
TACKn_obuft_iopad/DIN                            IO_PAD                     0      7835               FALL  1       
TACKn_obuft_iopad/PACKAGEPIN:out                 IO_PAD                     2353   10188              FALL  1       
TACKn                                            U110_TOP                   0      10188              FALL  1       

6.2.6::Path details for port: TBIn      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TBIn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 9951


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              6934
---------------------------- ------
Clock To Out Delay             9951

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__218/I                                            ClkMux                     0      2245               FALL  1       
I__218/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                        0      2477               RISE  4       
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000  540    3017               FALL  4       
I__94/I                                          Odrv12                     0      3017               FALL  1       
I__94/O                                          Odrv12                     540    3557               FALL  1       
I__96/I                                          Span12Mux_h                0      3557               FALL  1       
I__96/O                                          Span12Mux_h                540    4097               FALL  1       
I__98/I                                          Sp12to4                    0      4097               FALL  1       
I__98/O                                          Sp12to4                    449    4546               FALL  1       
I__100/I                                         Span4Mux_s3_h              0      4546               FALL  1       
I__100/O                                         Span4Mux_s3_h              231    4777               FALL  1       
I__102/I                                         IoSpan4Mux                 0      4777               FALL  1       
I__102/O                                         IoSpan4Mux                 323    5100               FALL  1       
I__104/I                                         LocalMux                   0      5100               FALL  1       
I__104/O                                         LocalMux                   309    5408               FALL  1       
I__107/I                                         IoInMux                    0      5408               FALL  1       
I__107/O                                         IoInMux                    217    5626               FALL  1       
TBIn_obuft_preio/DOUT0                           PRE_IO_PIN_TYPE_101001     0      5626               FALL  1       
TBIn_obuft_preio/PADOUT                          PRE_IO_PIN_TYPE_101001     2237   7863               FALL  1       
TBIn_obuft_iopad/DIN                             IO_PAD                     0      7863               FALL  1       
TBIn_obuft_iopad/PACKAGEPIN:out                  IO_PAD                     2088   9951               FALL  1       
TBIn                                             U110_TOP                   0      9951               FALL  1       

6.2.7::Path details for port: TCIn      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TCIn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 9951


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              6934
---------------------------- ------
Clock To Out Delay             9951

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__218/I                                            ClkMux                     0      2245               FALL  1       
I__218/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                        0      2477               RISE  4       
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000  540    3017               FALL  4       
I__94/I                                          Odrv12                     0      3017               FALL  1       
I__94/O                                          Odrv12                     540    3557               FALL  1       
I__96/I                                          Span12Mux_h                0      3557               FALL  1       
I__96/O                                          Span12Mux_h                540    4097               FALL  1       
I__98/I                                          Sp12to4                    0      4097               FALL  1       
I__98/O                                          Sp12to4                    449    4546               FALL  1       
I__100/I                                         Span4Mux_s3_h              0      4546               FALL  1       
I__100/O                                         Span4Mux_s3_h              231    4777               FALL  1       
I__102/I                                         IoSpan4Mux                 0      4777               FALL  1       
I__102/O                                         IoSpan4Mux                 323    5100               FALL  1       
I__105/I                                         LocalMux                   0      5100               FALL  1       
I__105/O                                         LocalMux                   309    5408               FALL  1       
I__108/I                                         IoInMux                    0      5408               FALL  1       
I__108/O                                         IoInMux                    217    5626               FALL  1       
TCIn_obuft_preio/DOUT0                           PRE_IO_PIN_TYPE_101001     0      5626               FALL  1       
TCIn_obuft_preio/PADOUT                          PRE_IO_PIN_TYPE_101001     2237   7863               FALL  1       
TCIn_obuft_iopad/DIN                             IO_PAD                     0      7863               FALL  1       
TCIn_obuft_iopad/PACKAGEPIN:out                  IO_PAD                     2088   9951               FALL  1       
TCIn                                             U110_TOP                   0      9951               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: BURSTn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BURSTn
Input Port       : SIZ[1]
Pad to Pad Delay : 10052

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SIZ[1]                               U110_TOP                   0      0                  RISE  1       
SIZ_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
SIZ_ibuf_1_iopad/DOUT                IO_PAD                     510    510                RISE  1       
SIZ_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SIZ_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__138/I                             Odrv12                     0      1127               RISE  1       
I__138/O                             Odrv12                     491    1618               RISE  1       
I__139/I                             LocalMux                   0      1618               RISE  1       
I__139/O                             LocalMux                   330    1948               RISE  1       
I__140/I                             InMux                      0      1948               RISE  1       
I__140/O                             InMux                      259    2207               RISE  1       
U110_BUFFERS.N_10_i_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000  386    2593               FALL  1       
I__128/I                             Odrv12                     0      2593               FALL  1       
I__128/O                             Odrv12                     540    3133               FALL  1       
I__129/I                             Span12Mux_v                0      3133               FALL  1       
I__129/O                             Span12Mux_v                540    3673               FALL  1       
I__130/I                             Span12Mux_h                0      3673               FALL  1       
I__130/O                             Span12Mux_h                540    4213               FALL  1       
I__131/I                             Span12Mux_h                0      4213               FALL  1       
I__131/O                             Span12Mux_h                540    4753               FALL  1       
I__132/I                             Span12Mux_s3_h             0      4753               FALL  1       
I__132/O                             Span12Mux_s3_h             182    4935               FALL  1       
I__133/I                             LocalMux                   0      4935               FALL  1       
I__133/O                             LocalMux                   309    5244               FALL  1       
I__134/I                             IoInMux                    0      5244               FALL  1       
I__134/O                             IoInMux                    217    5462               FALL  1       
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5462               FALL  1       
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   7699               FALL  1       
BURSTn_obuf_iopad/DIN                IO_PAD                     0      7699               FALL  1       
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2353   10052              FALL  1       
BURSTn                               U110_TOP                   0      10052              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BURSTn
Input Port       : SIZ[0]
Pad to Pad Delay : 9954

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SIZ[0]                               U110_TOP                   0      0                  RISE  1       
SIZ_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
SIZ_ibuf_0_iopad/DOUT                IO_PAD                     510    510                RISE  1       
SIZ_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SIZ_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__135/I                             Odrv12                     0      1127               RISE  1       
I__135/O                             Odrv12                     491    1618               RISE  1       
I__136/I                             LocalMux                   0      1618               RISE  1       
I__136/O                             LocalMux                   330    1948               RISE  1       
I__137/I                             InMux                      0      1948               RISE  1       
I__137/O                             InMux                      259    2207               RISE  1       
U110_BUFFERS.N_10_i_LC_1_12_2/in3    LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000  288    2495               FALL  1       
I__128/I                             Odrv12                     0      2495               FALL  1       
I__128/O                             Odrv12                     540    3035               FALL  1       
I__129/I                             Span12Mux_v                0      3035               FALL  1       
I__129/O                             Span12Mux_v                540    3575               FALL  1       
I__130/I                             Span12Mux_h                0      3575               FALL  1       
I__130/O                             Span12Mux_h                540    4115               FALL  1       
I__131/I                             Span12Mux_h                0      4115               FALL  1       
I__131/O                             Span12Mux_h                540    4655               FALL  1       
I__132/I                             Span12Mux_s3_h             0      4655               FALL  1       
I__132/O                             Span12Mux_s3_h             182    4837               FALL  1       
I__133/I                             LocalMux                   0      4837               FALL  1       
I__133/O                             LocalMux                   309    5146               FALL  1       
I__134/I                             IoInMux                    0      5146               FALL  1       
I__134/O                             IoInMux                    217    5363               FALL  1       
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5363               FALL  1       
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   7601               FALL  1       
BURSTn_obuf_iopad/DIN                IO_PAD                     0      7601               FALL  1       
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2353   9954               FALL  1       
BURSTn                               U110_TOP                   0      9954               FALL  1       

6.3.2::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : PCS0
Pad to Pad Delay : 10438

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                      U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__454/I                                  Odrv12                     0      1127               RISE  1       
I__454/O                                  Odrv12                     491    1618               RISE  1       
I__455/I                                  Span12Mux_h                0      1618               RISE  1       
I__455/O                                  Span12Mux_h                491    2109               RISE  1       
I__456/I                                  Span12Mux_h                0      2109               RISE  1       
I__456/O                                  Span12Mux_h                491    2600               RISE  1       
I__457/I                                  Sp12to4                    0      2600               RISE  1       
I__457/O                                  Sp12to4                    428    3028               RISE  1       
I__458/I                                  Span4Mux_v                 0      3028               RISE  1       
I__458/O                                  Span4Mux_v                 351    3379               RISE  1       
I__459/I                                  Span4Mux_v                 0      3379               RISE  1       
I__459/O                                  Span4Mux_v                 351    3729               RISE  1       
I__460/I                                  LocalMux                   0      3729               RISE  1       
I__460/O                                  LocalMux                   330    4059               RISE  1       
I__462/I                                  InMux                      0      4059               RISE  1       
I__462/O                                  InMux                      259    4318               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in0    LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000  449    4767               RISE  1       
I__464/I                                  Odrv12                     0      4767               RISE  1       
I__464/O                                  Odrv12                     491    5258               RISE  1       
I__465/I                                  LocalMux                   0      5258               RISE  1       
I__465/O                                  LocalMux                   330    5588               RISE  1       
I__466/I                                  IoInMux                    0      5588               RISE  1       
I__466/O                                  IoInMux                    259    5847               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5847               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8085               FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8085               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   10438              FALL  1       
CS0_PRIn                                  U110_TOP                   0      10438              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 9255

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                  Odrv12                     0      1207               RISE  1       
I__365/O                                  Odrv12                     491    1698               RISE  1       
I__367/I                                  Span12Mux_h                0      1698               RISE  1       
I__367/O                                  Span12Mux_h                491    2189               RISE  1       
I__370/I                                  Span12Mux_v                0      2189               RISE  1       
I__370/O                                  Span12Mux_v                491    2680               RISE  1       
I__377/I                                  LocalMux                   0      2680               RISE  1       
I__377/O                                  LocalMux                   330    3010               RISE  1       
I__387/I                                  InMux                      0      3010               RISE  1       
I__387/O                                  InMux                      259    3269               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__464/I                                  Odrv12                     0      3585               RISE  1       
I__464/O                                  Odrv12                     491    4076               RISE  1       
I__465/I                                  LocalMux                   0      4076               RISE  1       
I__465/O                                  LocalMux                   330    4405               RISE  1       
I__466/I                                  IoInMux                    0      4405               RISE  1       
I__466/O                                  IoInMux                    259    4665               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4665               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   6902               FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      6902               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9255               FALL  1       
CS0_PRIn                                  U110_TOP                   0      9255               FALL  1       

6.3.3::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 10069

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                 Odrv12                     0      1207               RISE  1       
I__365/O                                 Odrv12                     491    1698               RISE  1       
I__367/I                                 Span12Mux_h                0      1698               RISE  1       
I__367/O                                 Span12Mux_h                491    2189               RISE  1       
I__370/I                                 Span12Mux_v                0      2189               RISE  1       
I__370/O                                 Span12Mux_v                491    2680               RISE  1       
I__379/I                                 LocalMux                   0      2680               RISE  1       
I__379/O                                 LocalMux                   330    3010               RISE  1       
I__389/I                                 InMux                      0      3010               RISE  1       
I__389/O                                 InMux                      259    3269               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__470/I                                 Odrv4                      0      3718               RISE  1       
I__470/O                                 Odrv4                      351    4069               RISE  1       
I__471/I                                 Span4Mux_h                 0      4069               RISE  1       
I__471/O                                 Span4Mux_h                 302    4370               RISE  1       
I__472/I                                 Span4Mux_s3_h              0      4370               RISE  1       
I__472/O                                 Span4Mux_s3_h              231    4602               RISE  1       
I__473/I                                 IoSpan4Mux                 0      4602               RISE  1       
I__473/O                                 IoSpan4Mux                 288    4889               RISE  1       
I__474/I                                 LocalMux                   0      4889               RISE  1       
I__474/O                                 LocalMux                   330    5219               RISE  1       
I__475/I                                 IoInMux                    0      5219               RISE  1       
I__475/O                                 IoInMux                    259    5478               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5478               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7716               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7716               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   10069              FALL  1       
CS0_SECn                                 U110_TOP                   0      10069              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : SCS0
Pad to Pad Delay : 9856

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__476/I                                 Odrv12                     0      1127               RISE  1       
I__476/O                                 Odrv12                     491    1618               RISE  1       
I__477/I                                 Span12Mux_h                0      1618               RISE  1       
I__477/O                                 Span12Mux_h                491    2109               RISE  1       
I__478/I                                 Span12Mux_h                0      2109               RISE  1       
I__478/O                                 Span12Mux_h                491    2600               RISE  1       
I__479/I                                 LocalMux                   0      2600               RISE  1       
I__479/O                                 LocalMux                   330    2930               RISE  1       
I__481/I                                 InMux                      0      2930               RISE  1       
I__481/O                                 InMux                      259    3189               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in3    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000  316    3505               RISE  1       
I__470/I                                 Odrv4                      0      3505               RISE  1       
I__470/O                                 Odrv4                      351    3855               RISE  1       
I__471/I                                 Span4Mux_h                 0      3855               RISE  1       
I__471/O                                 Span4Mux_h                 302    4157               RISE  1       
I__472/I                                 Span4Mux_s3_h              0      4157               RISE  1       
I__472/O                                 Span4Mux_s3_h              231    4388               RISE  1       
I__473/I                                 IoSpan4Mux                 0      4388               RISE  1       
I__473/O                                 IoSpan4Mux                 288    4676               RISE  1       
I__474/I                                 LocalMux                   0      4676               RISE  1       
I__474/O                                 LocalMux                   330    5006               RISE  1       
I__475/I                                 IoInMux                    0      5006               RISE  1       
I__475/O                                 IoInMux                    259    5265               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5265               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7502               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7502               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   9856               FALL  1       
CS0_SECn                                 U110_TOP                   0      9856               FALL  1       

6.3.4::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 9732

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                  Odrv12                     0      1207               RISE  1       
I__365/O                                  Odrv12                     491    1698               RISE  1       
I__367/I                                  Span12Mux_h                0      1698               RISE  1       
I__367/O                                  Span12Mux_h                491    2189               RISE  1       
I__370/I                                  Span12Mux_v                0      2189               RISE  1       
I__370/O                                  Span12Mux_v                491    2680               RISE  1       
I__375/I                                  LocalMux                   0      2680               RISE  1       
I__375/O                                  LocalMux                   330    3010               RISE  1       
I__384/I                                  InMux                      0      3010               RISE  1       
I__384/O                                  InMux                      259    3269               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__406/I                                  Odrv12                     0      3718               RISE  1       
I__406/O                                  Odrv12                     491    4209               RISE  1       
I__407/I                                  Span12Mux_s8_h             0      4209               RISE  1       
I__407/O                                  Span12Mux_s8_h             344    4553               RISE  1       
I__408/I                                  LocalMux                   0      4553               RISE  1       
I__408/O                                  LocalMux                   330    4882               RISE  1       
I__409/I                                  IoInMux                    0      4882               RISE  1       
I__409/O                                  IoInMux                    259    5142               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5142               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7379               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7379               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9732               FALL  1       
CS1_PRIn                                  U110_TOP                   0      9732               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : PCS1
Pad to Pad Delay : 9519

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__410/I                                  Odrv12                     0      1127               RISE  1       
I__410/O                                  Odrv12                     491    1618               RISE  1       
I__411/I                                  Span12Mux_h                0      1618               RISE  1       
I__411/O                                  Span12Mux_h                491    2109               RISE  1       
I__412/I                                  Span12Mux_v                0      2109               RISE  1       
I__412/O                                  Span12Mux_v                491    2600               RISE  1       
I__414/I                                  LocalMux                   0      2600               RISE  1       
I__414/O                                  LocalMux                   330    2930               RISE  1       
I__416/I                                  InMux                      0      2930               RISE  1       
I__416/O                                  InMux                      259    3189               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in3    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    3477               FALL  1       
I__406/I                                  Odrv12                     0      3477               FALL  1       
I__406/O                                  Odrv12                     540    4017               FALL  1       
I__407/I                                  Span12Mux_s8_h             0      4017               FALL  1       
I__407/O                                  Span12Mux_s8_h             386    4402               FALL  1       
I__408/I                                  LocalMux                   0      4402               FALL  1       
I__408/O                                  LocalMux                   309    4711               FALL  1       
I__409/I                                  IoInMux                    0      4711               FALL  1       
I__409/O                                  IoInMux                    217    4928               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4928               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7166               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7166               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9519               FALL  1       
CS1_PRIn                                  U110_TOP                   0      9519               FALL  1       

6.3.5::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : SCS1
Pad to Pad Delay : 9940

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__396/I                                  Odrv12                     0      1127               RISE  1       
I__396/O                                  Odrv12                     491    1618               RISE  1       
I__397/I                                  Span12Mux_h                0      1618               RISE  1       
I__397/O                                  Span12Mux_h                491    2109               RISE  1       
I__399/I                                  Sp12to4                    0      2109               RISE  1       
I__399/O                                  Sp12to4                    428    2537               RISE  1       
I__401/I                                  Span4Mux_v                 0      2537               RISE  1       
I__401/O                                  Span4Mux_v                 351    2888               RISE  1       
I__403/I                                  LocalMux                   0      2888               RISE  1       
I__403/O                                  LocalMux                   330    3217               RISE  1       
I__405/I                                  InMux                      0      3217               RISE  1       
I__405/O                                  InMux                      259    3477               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in0    LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000  449    3926               RISE  1       
I__360/I                                  Odrv12                     0      3926               RISE  1       
I__360/O                                  Odrv12                     491    4416               RISE  1       
I__361/I                                  Span12Mux_s8_h             0      4416               RISE  1       
I__361/O                                  Span12Mux_s8_h             344    4760               RISE  1       
I__362/I                                  LocalMux                   0      4760               RISE  1       
I__362/O                                  LocalMux                   330    5090               RISE  1       
I__363/I                                  IoInMux                    0      5090               RISE  1       
I__363/O                                  IoInMux                    259    5349               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5349               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7587               FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      7587               FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9940               FALL  1       
CS1_SECn                                  U110_TOP                   0      9940               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 9599

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                  Odrv12                     0      1207               RISE  1       
I__365/O                                  Odrv12                     491    1698               RISE  1       
I__367/I                                  Span12Mux_h                0      1698               RISE  1       
I__367/O                                  Span12Mux_h                491    2189               RISE  1       
I__370/I                                  Span12Mux_v                0      2189               RISE  1       
I__370/O                                  Span12Mux_v                491    2680               RISE  1       
I__374/I                                  LocalMux                   0      2680               RISE  1       
I__374/O                                  LocalMux                   330    3010               RISE  1       
I__383/I                                  InMux                      0      3010               RISE  1       
I__383/O                                  InMux                      259    3269               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000  288    3557               FALL  1       
I__360/I                                  Odrv12                     0      3557               FALL  1       
I__360/O                                  Odrv12                     540    4097               FALL  1       
I__361/I                                  Span12Mux_s8_h             0      4097               FALL  1       
I__361/O                                  Span12Mux_s8_h             386    4482               FALL  1       
I__362/I                                  LocalMux                   0      4482               FALL  1       
I__362/O                                  LocalMux                   309    4791               FALL  1       
I__363/I                                  IoInMux                    0      4791               FALL  1       
I__363/O                                  IoInMux                    217    5008               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5008               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7246               FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      7246               FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9599               FALL  1       
CS1_SECn                                  U110_TOP                   0      9599               FALL  1       

6.3.6::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11960

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                        U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__454/I                                    Odrv12                     0      1127               RISE  1       
I__454/O                                    Odrv12                     491    1618               RISE  1       
I__455/I                                    Span12Mux_h                0      1618               RISE  1       
I__455/O                                    Span12Mux_h                491    2109               RISE  1       
I__456/I                                    Span12Mux_h                0      2109               RISE  1       
I__456/O                                    Span12Mux_h                491    2600               RISE  1       
I__457/I                                    Sp12to4                    0      2600               RISE  1       
I__457/O                                    Sp12to4                    428    3028               RISE  1       
I__458/I                                    Span4Mux_v                 0      3028               RISE  1       
I__458/O                                    Span4Mux_v                 351    3379               RISE  1       
I__459/I                                    Span4Mux_v                 0      3379               RISE  1       
I__459/O                                    Span4Mux_v                 351    3729               RISE  1       
I__461/I                                    LocalMux                   0      3729               RISE  1       
I__461/O                                    LocalMux                   330    4059               RISE  1       
I__463/I                                    InMux                      0      4059               RISE  1       
I__463/O                                    InMux                      259    4318               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1       LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  400    4718               RISE  2       
I__565/I                                    Odrv12                     0      4718               RISE  1       
I__565/O                                    Odrv12                     491    5209               RISE  1       
I__566/I                                    LocalMux                   0      5209               RISE  1       
I__566/O                                    LocalMux                   330    5539               RISE  1       
I__567/I                                    InMux                      0      5539               RISE  1       
I__567/O                                    InMux                      259    5798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      5798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  400    6198               RISE  1       
I__561/I                                    Odrv4                      0      6198               RISE  1       
I__561/O                                    Odrv4                      351    6549               RISE  1       
I__562/I                                    Span4Mux_s3_h              0      6549               RISE  1       
I__562/O                                    Span4Mux_s3_h              231    6780               RISE  1       
I__563/I                                    LocalMux                   0      6780               RISE  1       
I__563/O                                    LocalMux                   330    7110               RISE  1       
I__564/I                                    IoInMux                    0      7110               RISE  1       
I__564/O                                    IoInMux                    259    7369               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7369               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9606               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9606               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11960              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      11960              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10960

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                    Odrv12                     0      1207               RISE  1       
I__365/O                                    Odrv12                     491    1698               RISE  1       
I__367/I                                    Span12Mux_h                0      1698               RISE  1       
I__367/O                                    Span12Mux_h                491    2189               RISE  1       
I__370/I                                    Span12Mux_v                0      2189               RISE  1       
I__370/O                                    Span12Mux_v                491    2680               RISE  1       
I__376/I                                    LocalMux                   0      2680               RISE  1       
I__376/O                                    LocalMux                   330    3010               RISE  1       
I__385/I                                    InMux                      0      3010               RISE  1       
I__385/O                                    InMux                      259    3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in0       LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  449    3718               RISE  2       
I__565/I                                    Odrv12                     0      3718               RISE  1       
I__565/O                                    Odrv12                     491    4209               RISE  1       
I__566/I                                    LocalMux                   0      4209               RISE  1       
I__566/O                                    LocalMux                   330    4539               RISE  1       
I__567/I                                    InMux                      0      4539               RISE  1       
I__567/O                                    InMux                      259    4798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      4798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  400    5198               RISE  1       
I__561/I                                    Odrv4                      0      5198               RISE  1       
I__561/O                                    Odrv4                      351    5549               RISE  1       
I__562/I                                    Span4Mux_s3_h              0      5549               RISE  1       
I__562/O                                    Span4Mux_s3_h              231    5780               RISE  1       
I__563/I                                    LocalMux                   0      5780               RISE  1       
I__563/O                                    LocalMux                   330    6110               RISE  1       
I__564/I                                    IoInMux                    0      6110               RISE  1       
I__564/O                                    IoInMux                    259    6369               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6369               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8606               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8606               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   10960              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      10960              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10746

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                        U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__410/I                                    Odrv12                     0      1127               RISE  1       
I__410/O                                    Odrv12                     491    1618               RISE  1       
I__411/I                                    Span12Mux_h                0      1618               RISE  1       
I__411/O                                    Span12Mux_h                491    2109               RISE  1       
I__412/I                                    Span12Mux_v                0      2109               RISE  1       
I__412/O                                    Span12Mux_v                491    2600               RISE  1       
I__413/I                                    LocalMux                   0      2600               RISE  1       
I__413/O                                    LocalMux                   330    2930               RISE  1       
I__415/I                                    InMux                      0      2930               RISE  1       
I__415/O                                    InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in3       LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  316    3505               RISE  2       
I__565/I                                    Odrv12                     0      3505               RISE  1       
I__565/O                                    Odrv12                     491    3996               RISE  1       
I__566/I                                    LocalMux                   0      3996               RISE  1       
I__566/O                                    LocalMux                   330    4325               RISE  1       
I__567/I                                    InMux                      0      4325               RISE  1       
I__567/O                                    InMux                      259    4585               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      4585               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  400    4985               RISE  1       
I__561/I                                    Odrv4                      0      4985               RISE  1       
I__561/O                                    Odrv4                      351    5335               RISE  1       
I__562/I                                    Span4Mux_s3_h              0      5335               RISE  1       
I__562/O                                    Span4Mux_s3_h              231    5567               RISE  1       
I__563/I                                    LocalMux                   0      5567               RISE  1       
I__563/O                                    LocalMux                   330    5896               RISE  1       
I__564/I                                    IoInMux                    0      5896               RISE  1       
I__564/O                                    IoInMux                    259    6156               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6156               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8393               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8393               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   10746              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      10746              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 9480

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__513/I                                    Odrv12                     0      1207               RISE  1       
I__513/O                                    Odrv12                     491    1698               RISE  1       
I__515/I                                    Span12Mux_v                0      1698               RISE  1       
I__515/O                                    Span12Mux_v                491    2189               RISE  1       
I__518/I                                    Span12Mux_v                0      2189               RISE  1       
I__518/O                                    Span12Mux_v                491    2680               RISE  1       
I__523/I                                    LocalMux                   0      2680               RISE  1       
I__523/O                                    LocalMux                   330    3010               RISE  1       
I__529/I                                    InMux                      0      3010               RISE  1       
I__529/O                                    InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__561/I                                    Odrv4                      0      3718               RISE  1       
I__561/O                                    Odrv4                      351    4069               RISE  1       
I__562/I                                    Span4Mux_s3_h              0      4069               RISE  1       
I__562/O                                    Span4Mux_s3_h              231    4300               RISE  1       
I__563/I                                    LocalMux                   0      4300               RISE  1       
I__563/O                                    LocalMux                   330    4630               RISE  1       
I__564/I                                    IoInMux                    0      4630               RISE  1       
I__564/O                                    IoInMux                    259    4889               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4889               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   7127               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      7127               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   9480               FALL  1       
DIOR_PRIn                                   U110_TOP                   0      9480               FALL  1       

6.3.7::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS0
Pad to Pad Delay : 12738

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                        U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__476/I                                    Odrv12                     0      1127               RISE  1       
I__476/O                                    Odrv12                     491    1618               RISE  1       
I__477/I                                    Span12Mux_h                0      1618               RISE  1       
I__477/O                                    Span12Mux_h                491    2109               RISE  1       
I__478/I                                    Span12Mux_h                0      2109               RISE  1       
I__478/O                                    Span12Mux_h                491    2600               RISE  1       
I__480/I                                    Sp12to4                    0      2600               RISE  1       
I__480/O                                    Sp12to4                    428    3028               RISE  1       
I__482/I                                    Span4Mux_v                 0      3028               RISE  1       
I__482/O                                    Span4Mux_v                 351    3379               RISE  1       
I__483/I                                    Span4Mux_v                 0      3379               RISE  1       
I__483/O                                    Span4Mux_v                 351    3729               RISE  1       
I__484/I                                    LocalMux                   0      3729               RISE  1       
I__484/O                                    LocalMux                   330    4059               RISE  1       
I__485/I                                    InMux                      0      4059               RISE  1       
I__485/O                                    InMux                      259    4318               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in3       LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  316    4634               RISE  2       
I__537/I                                    Odrv4                      0      4634               RISE  1       
I__537/O                                    Odrv4                      351    4985               RISE  1       
I__538/I                                    Span4Mux_h                 0      4985               RISE  1       
I__538/O                                    Span4Mux_h                 302    5286               RISE  1       
I__539/I                                    Span4Mux_v                 0      5286               RISE  1       
I__539/O                                    Span4Mux_v                 351    5637               RISE  1       
I__540/I                                    LocalMux                   0      5637               RISE  1       
I__540/O                                    LocalMux                   330    5966               RISE  1       
I__541/I                                    InMux                      0      5966               RISE  1       
I__541/O                                    InMux                      259    6226               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      6226               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  400    6626               RISE  1       
I__508/I                                    Odrv4                      0      6626               RISE  1       
I__508/O                                    Odrv4                      351    6976               RISE  1       
I__509/I                                    Span4Mux_v                 0      6976               RISE  1       
I__509/O                                    Span4Mux_v                 351    7327               RISE  1       
I__510/I                                    Span4Mux_s3_h              0      7327               RISE  1       
I__510/O                                    Span4Mux_s3_h              231    7559               RISE  1       
I__511/I                                    LocalMux                   0      7559               RISE  1       
I__511/O                                    LocalMux                   330    7888               RISE  1       
I__512/I                                    IoInMux                    0      7888               RISE  1       
I__512/O                                    IoInMux                    259    8148               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8148               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10385              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10385              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12738              FALL  1       
DIOR_SECn                                   U110_TOP                   0      12738              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12411

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                    Odrv12                     0      1207               RISE  1       
I__365/O                                    Odrv12                     491    1698               RISE  1       
I__367/I                                    Span12Mux_h                0      1698               RISE  1       
I__367/O                                    Span12Mux_h                491    2189               RISE  1       
I__371/I                                    Sp12to4                    0      2189               RISE  1       
I__371/O                                    Sp12to4                    428    2617               RISE  1       
I__380/I                                    Span4Mux_v                 0      2617               RISE  1       
I__380/O                                    Span4Mux_v                 351    2968               RISE  1       
I__390/I                                    Span4Mux_v                 0      2968               RISE  1       
I__390/O                                    Span4Mux_v                 351    3318               RISE  1       
I__393/I                                    LocalMux                   0      3318               RISE  1       
I__393/O                                    LocalMux                   330    3648               RISE  1       
I__395/I                                    InMux                      0      3648               RISE  1       
I__395/O                                    InMux                      259    3907               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in1       LogicCell40_SEQ_MODE_0000  0      3907               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  400    4307               RISE  2       
I__537/I                                    Odrv4                      0      4307               RISE  1       
I__537/O                                    Odrv4                      351    4658               RISE  1       
I__538/I                                    Span4Mux_h                 0      4658               RISE  1       
I__538/O                                    Span4Mux_h                 302    4959               RISE  1       
I__539/I                                    Span4Mux_v                 0      4959               RISE  1       
I__539/O                                    Span4Mux_v                 351    5310               RISE  1       
I__540/I                                    LocalMux                   0      5310               RISE  1       
I__540/O                                    LocalMux                   330    5640               RISE  1       
I__541/I                                    InMux                      0      5640               RISE  1       
I__541/O                                    InMux                      259    5899               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      5899               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  400    6299               RISE  1       
I__508/I                                    Odrv4                      0      6299               RISE  1       
I__508/O                                    Odrv4                      351    6650               RISE  1       
I__509/I                                    Span4Mux_v                 0      6650               RISE  1       
I__509/O                                    Span4Mux_v                 351    7000               RISE  1       
I__510/I                                    Span4Mux_s3_h              0      7000               RISE  1       
I__510/O                                    Span4Mux_s3_h              231    7232               RISE  1       
I__511/I                                    LocalMux                   0      7232               RISE  1       
I__511/O                                    LocalMux                   330    7561               RISE  1       
I__512/I                                    IoInMux                    0      7561               RISE  1       
I__512/O                                    IoInMux                    259    7821               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7821               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10058              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10058              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12411              FALL  1       
DIOR_SECn                                   U110_TOP                   0      12411              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS1
Pad to Pad Delay : 12030

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                        U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__396/I                                    Odrv12                     0      1127               RISE  1       
I__396/O                                    Odrv12                     491    1618               RISE  1       
I__397/I                                    Span12Mux_h                0      1618               RISE  1       
I__397/O                                    Span12Mux_h                491    2109               RISE  1       
I__398/I                                    Sp12to4                    0      2109               RISE  1       
I__398/O                                    Sp12to4                    428    2537               RISE  1       
I__400/I                                    Span4Mux_v                 0      2537               RISE  1       
I__400/O                                    Span4Mux_v                 351    2888               RISE  1       
I__402/I                                    LocalMux                   0      2888               RISE  1       
I__402/O                                    LocalMux                   330    3217               RISE  1       
I__404/I                                    InMux                      0      3217               RISE  1       
I__404/O                                    InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0       LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  449    3926               RISE  2       
I__537/I                                    Odrv4                      0      3926               RISE  1       
I__537/O                                    Odrv4                      351    4276               RISE  1       
I__538/I                                    Span4Mux_h                 0      4276               RISE  1       
I__538/O                                    Span4Mux_h                 302    4578               RISE  1       
I__539/I                                    Span4Mux_v                 0      4578               RISE  1       
I__539/O                                    Span4Mux_v                 351    4928               RISE  1       
I__540/I                                    LocalMux                   0      4928               RISE  1       
I__540/O                                    LocalMux                   330    5258               RISE  1       
I__541/I                                    InMux                      0      5258               RISE  1       
I__541/O                                    InMux                      259    5518               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      5518               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  400    5917               RISE  1       
I__508/I                                    Odrv4                      0      5917               RISE  1       
I__508/O                                    Odrv4                      351    6268               RISE  1       
I__509/I                                    Span4Mux_v                 0      6268               RISE  1       
I__509/O                                    Span4Mux_v                 351    6619               RISE  1       
I__510/I                                    Span4Mux_s3_h              0      6619               RISE  1       
I__510/O                                    Span4Mux_s3_h              231    6850               RISE  1       
I__511/I                                    LocalMux                   0      6850               RISE  1       
I__511/O                                    LocalMux                   330    7180               RISE  1       
I__512/I                                    IoInMux                    0      7180               RISE  1       
I__512/O                                    IoInMux                    259    7439               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7439               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9677               FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9677               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12030              FALL  1       
DIOR_SECn                                   U110_TOP                   0      12030              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 9697

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__513/I                                    Odrv12                     0      1207               RISE  1       
I__513/O                                    Odrv12                     491    1698               RISE  1       
I__515/I                                    Span12Mux_v                0      1698               RISE  1       
I__515/O                                    Span12Mux_v                491    2189               RISE  1       
I__518/I                                    Span12Mux_v                0      2189               RISE  1       
I__518/O                                    Span12Mux_v                491    2680               RISE  1       
I__524/I                                    LocalMux                   0      2680               RISE  1       
I__524/O                                    LocalMux                   330    3010               RISE  1       
I__531/I                                    InMux                      0      3010               RISE  1       
I__531/O                                    InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__508/I                                    Odrv4                      0      3585               RISE  1       
I__508/O                                    Odrv4                      351    3935               RISE  1       
I__509/I                                    Span4Mux_v                 0      3935               RISE  1       
I__509/O                                    Span4Mux_v                 351    4286               RISE  1       
I__510/I                                    Span4Mux_s3_h              0      4286               RISE  1       
I__510/O                                    Span4Mux_s3_h              231    4518               RISE  1       
I__511/I                                    LocalMux                   0      4518               RISE  1       
I__511/O                                    LocalMux                   330    4847               RISE  1       
I__512/I                                    IoInMux                    0      4847               RISE  1       
I__512/O                                    IoInMux                    259    5107               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5107               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   7344               FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      7344               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   9697               FALL  1       
DIOR_SECn                                   U110_TOP                   0      9697               FALL  1       

6.3.8::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11918

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                      U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__454/I                                  Odrv12                     0      1127               RISE  1       
I__454/O                                  Odrv12                     491    1618               RISE  1       
I__455/I                                  Span12Mux_h                0      1618               RISE  1       
I__455/O                                  Span12Mux_h                491    2109               RISE  1       
I__456/I                                  Span12Mux_h                0      2109               RISE  1       
I__456/O                                  Span12Mux_h                491    2600               RISE  1       
I__457/I                                  Sp12to4                    0      2600               RISE  1       
I__457/O                                  Sp12to4                    428    3028               RISE  1       
I__458/I                                  Span4Mux_v                 0      3028               RISE  1       
I__458/O                                  Span4Mux_v                 351    3379               RISE  1       
I__459/I                                  Span4Mux_v                 0      3379               RISE  1       
I__459/O                                  Span4Mux_v                 351    3729               RISE  1       
I__461/I                                  LocalMux                   0      3729               RISE  1       
I__461/O                                  LocalMux                   330    4059               RISE  1       
I__463/I                                  InMux                      0      4059               RISE  1       
I__463/O                                  InMux                      259    4318               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1     LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  400    4718               RISE  2       
I__565/I                                  Odrv12                     0      4718               RISE  1       
I__565/O                                  Odrv12                     491    5209               RISE  1       
I__566/I                                  LocalMux                   0      5209               RISE  1       
I__566/O                                  LocalMux                   330    5539               RISE  1       
I__568/I                                  InMux                      0      5539               RISE  1       
I__568/O                                  InMux                      259    5798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      5798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  449    6247               RISE  1       
I__569/I                                  Odrv12                     0      6247               RISE  1       
I__569/O                                  Odrv12                     491    6738               RISE  1       
I__570/I                                  LocalMux                   0      6738               RISE  1       
I__570/O                                  LocalMux                   330    7068               RISE  1       
I__571/I                                  IoInMux                    0      7068               RISE  1       
I__571/O                                  IoInMux                    259    7327               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7327               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9564               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      9564               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11918              FALL  1       
DIOW_PRIn                                 U110_TOP                   0      11918              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10918

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                  Odrv12                     0      1207               RISE  1       
I__365/O                                  Odrv12                     491    1698               RISE  1       
I__367/I                                  Span12Mux_h                0      1698               RISE  1       
I__367/O                                  Span12Mux_h                491    2189               RISE  1       
I__370/I                                  Span12Mux_v                0      2189               RISE  1       
I__370/O                                  Span12Mux_v                491    2680               RISE  1       
I__376/I                                  LocalMux                   0      2680               RISE  1       
I__376/O                                  LocalMux                   330    3010               RISE  1       
I__385/I                                  InMux                      0      3010               RISE  1       
I__385/O                                  InMux                      259    3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in0     LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  449    3718               RISE  2       
I__565/I                                  Odrv12                     0      3718               RISE  1       
I__565/O                                  Odrv12                     491    4209               RISE  1       
I__566/I                                  LocalMux                   0      4209               RISE  1       
I__566/O                                  LocalMux                   330    4539               RISE  1       
I__568/I                                  InMux                      0      4539               RISE  1       
I__568/O                                  InMux                      259    4798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      4798               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  449    5247               RISE  1       
I__569/I                                  Odrv12                     0      5247               RISE  1       
I__569/O                                  Odrv12                     491    5738               RISE  1       
I__570/I                                  LocalMux                   0      5738               RISE  1       
I__570/O                                  LocalMux                   330    6068               RISE  1       
I__571/I                                  IoInMux                    0      6068               RISE  1       
I__571/O                                  IoInMux                    259    6327               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6327               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8564               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8564               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   10918              FALL  1       
DIOW_PRIn                                 U110_TOP                   0      10918              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10704

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__410/I                                  Odrv12                     0      1127               RISE  1       
I__410/O                                  Odrv12                     491    1618               RISE  1       
I__411/I                                  Span12Mux_h                0      1618               RISE  1       
I__411/O                                  Span12Mux_h                491    2109               RISE  1       
I__412/I                                  Span12Mux_v                0      2109               RISE  1       
I__412/O                                  Span12Mux_v                491    2600               RISE  1       
I__413/I                                  LocalMux                   0      2600               RISE  1       
I__413/O                                  LocalMux                   330    2930               RISE  1       
I__415/I                                  InMux                      0      2930               RISE  1       
I__415/O                                  InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in3     LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  316    3505               RISE  2       
I__565/I                                  Odrv12                     0      3505               RISE  1       
I__565/O                                  Odrv12                     491    3996               RISE  1       
I__566/I                                  LocalMux                   0      3996               RISE  1       
I__566/O                                  LocalMux                   330    4325               RISE  1       
I__568/I                                  InMux                      0      4325               RISE  1       
I__568/O                                  InMux                      259    4585               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      4585               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  449    5034               RISE  1       
I__569/I                                  Odrv12                     0      5034               RISE  1       
I__569/O                                  Odrv12                     491    5525               RISE  1       
I__570/I                                  LocalMux                   0      5525               RISE  1       
I__570/O                                  LocalMux                   330    5854               RISE  1       
I__571/I                                  IoInMux                    0      5854               RISE  1       
I__571/O                                  IoInMux                    259    6114               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6114               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8351               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8351               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   10704              FALL  1       
DIOW_PRIn                                 U110_TOP                   0      10704              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 9255

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__513/I                                  Odrv12                     0      1207               RISE  1       
I__513/O                                  Odrv12                     491    1698               RISE  1       
I__515/I                                  Span12Mux_v                0      1698               RISE  1       
I__515/O                                  Span12Mux_v                491    2189               RISE  1       
I__518/I                                  Span12Mux_v                0      2189               RISE  1       
I__518/O                                  Span12Mux_v                491    2680               RISE  1       
I__523/I                                  LocalMux                   0      2680               RISE  1       
I__523/O                                  LocalMux                   330    3010               RISE  1       
I__530/I                                  InMux                      0      3010               RISE  1       
I__530/O                                  InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__569/I                                  Odrv12                     0      3585               RISE  1       
I__569/O                                  Odrv12                     491    4076               RISE  1       
I__570/I                                  LocalMux                   0      4076               RISE  1       
I__570/O                                  LocalMux                   330    4405               RISE  1       
I__571/I                                  IoInMux                    0      4405               RISE  1       
I__571/O                                  IoInMux                    259    4665               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4665               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   6902               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      6902               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   9255               FALL  1       
DIOW_PRIn                                 U110_TOP                   0      9255               FALL  1       

6.3.9::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS0
Pad to Pad Delay : 12437

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                      U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__476/I                                  Odrv12                     0      1127               RISE  1       
I__476/O                                  Odrv12                     491    1618               RISE  1       
I__477/I                                  Span12Mux_h                0      1618               RISE  1       
I__477/O                                  Span12Mux_h                491    2109               RISE  1       
I__478/I                                  Span12Mux_h                0      2109               RISE  1       
I__478/O                                  Span12Mux_h                491    2600               RISE  1       
I__480/I                                  Sp12to4                    0      2600               RISE  1       
I__480/O                                  Sp12to4                    428    3028               RISE  1       
I__482/I                                  Span4Mux_v                 0      3028               RISE  1       
I__482/O                                  Span4Mux_v                 351    3379               RISE  1       
I__483/I                                  Span4Mux_v                 0      3379               RISE  1       
I__483/O                                  Span4Mux_v                 351    3729               RISE  1       
I__484/I                                  LocalMux                   0      3729               RISE  1       
I__484/O                                  LocalMux                   330    4059               RISE  1       
I__485/I                                  InMux                      0      4059               RISE  1       
I__485/O                                  InMux                      259    4318               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in3     LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  316    4634               RISE  2       
I__537/I                                  Odrv4                      0      4634               RISE  1       
I__537/O                                  Odrv4                      351    4985               RISE  1       
I__538/I                                  Span4Mux_h                 0      4985               RISE  1       
I__538/O                                  Span4Mux_h                 302    5286               RISE  1       
I__539/I                                  Span4Mux_v                 0      5286               RISE  1       
I__539/O                                  Span4Mux_v                 351    5637               RISE  1       
I__540/I                                  LocalMux                   0      5637               RISE  1       
I__540/O                                  LocalMux                   330    5966               RISE  1       
I__542/I                                  InMux                      0      5966               RISE  1       
I__542/O                                  InMux                      259    6226               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      6226               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  449    6675               RISE  1       
I__557/I                                  Odrv4                      0      6675               RISE  1       
I__557/O                                  Odrv4                      351    7026               RISE  1       
I__558/I                                  Span4Mux_s3_h              0      7026               RISE  1       
I__558/O                                  Span4Mux_s3_h              231    7257               RISE  1       
I__559/I                                  LocalMux                   0      7257               RISE  1       
I__559/O                                  LocalMux                   330    7587               RISE  1       
I__560/I                                  IoInMux                    0      7587               RISE  1       
I__560/O                                  IoInMux                    259    7846               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7846               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10083              FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      10083              FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12437              FALL  1       
DIOW_SECn                                 U110_TOP                   0      12437              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12110

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                  Odrv12                     0      1207               RISE  1       
I__365/O                                  Odrv12                     491    1698               RISE  1       
I__367/I                                  Span12Mux_h                0      1698               RISE  1       
I__367/O                                  Span12Mux_h                491    2189               RISE  1       
I__371/I                                  Sp12to4                    0      2189               RISE  1       
I__371/O                                  Sp12to4                    428    2617               RISE  1       
I__380/I                                  Span4Mux_v                 0      2617               RISE  1       
I__380/O                                  Span4Mux_v                 351    2968               RISE  1       
I__390/I                                  Span4Mux_v                 0      2968               RISE  1       
I__390/O                                  Span4Mux_v                 351    3318               RISE  1       
I__393/I                                  LocalMux                   0      3318               RISE  1       
I__393/O                                  LocalMux                   330    3648               RISE  1       
I__395/I                                  InMux                      0      3648               RISE  1       
I__395/O                                  InMux                      259    3907               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in1     LogicCell40_SEQ_MODE_0000  0      3907               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  400    4307               RISE  2       
I__537/I                                  Odrv4                      0      4307               RISE  1       
I__537/O                                  Odrv4                      351    4658               RISE  1       
I__538/I                                  Span4Mux_h                 0      4658               RISE  1       
I__538/O                                  Span4Mux_h                 302    4959               RISE  1       
I__539/I                                  Span4Mux_v                 0      4959               RISE  1       
I__539/O                                  Span4Mux_v                 351    5310               RISE  1       
I__540/I                                  LocalMux                   0      5310               RISE  1       
I__540/O                                  LocalMux                   330    5640               RISE  1       
I__542/I                                  InMux                      0      5640               RISE  1       
I__542/O                                  InMux                      259    5899               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      5899               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  449    6348               RISE  1       
I__557/I                                  Odrv4                      0      6348               RISE  1       
I__557/O                                  Odrv4                      351    6699               RISE  1       
I__558/I                                  Span4Mux_s3_h              0      6699               RISE  1       
I__558/O                                  Span4Mux_s3_h              231    6930               RISE  1       
I__559/I                                  LocalMux                   0      6930               RISE  1       
I__559/O                                  LocalMux                   330    7260               RISE  1       
I__560/I                                  IoInMux                    0      7260               RISE  1       
I__560/O                                  IoInMux                    259    7519               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7519               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9757               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9757               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12110              FALL  1       
DIOW_SECn                                 U110_TOP                   0      12110              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS1
Pad to Pad Delay : 11728

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__396/I                                  Odrv12                     0      1127               RISE  1       
I__396/O                                  Odrv12                     491    1618               RISE  1       
I__397/I                                  Span12Mux_h                0      1618               RISE  1       
I__397/O                                  Span12Mux_h                491    2109               RISE  1       
I__398/I                                  Sp12to4                    0      2109               RISE  1       
I__398/O                                  Sp12to4                    428    2537               RISE  1       
I__400/I                                  Span4Mux_v                 0      2537               RISE  1       
I__400/O                                  Span4Mux_v                 351    2888               RISE  1       
I__402/I                                  LocalMux                   0      2888               RISE  1       
I__402/O                                  LocalMux                   330    3217               RISE  1       
I__404/I                                  InMux                      0      3217               RISE  1       
I__404/O                                  InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0     LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  449    3926               RISE  2       
I__537/I                                  Odrv4                      0      3926               RISE  1       
I__537/O                                  Odrv4                      351    4276               RISE  1       
I__538/I                                  Span4Mux_h                 0      4276               RISE  1       
I__538/O                                  Span4Mux_h                 302    4578               RISE  1       
I__539/I                                  Span4Mux_v                 0      4578               RISE  1       
I__539/O                                  Span4Mux_v                 351    4928               RISE  1       
I__540/I                                  LocalMux                   0      4928               RISE  1       
I__540/O                                  LocalMux                   330    5258               RISE  1       
I__542/I                                  InMux                      0      5258               RISE  1       
I__542/O                                  InMux                      259    5518               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      5518               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  449    5966               RISE  1       
I__557/I                                  Odrv4                      0      5966               RISE  1       
I__557/O                                  Odrv4                      351    6317               RISE  1       
I__558/I                                  Span4Mux_s3_h              0      6317               RISE  1       
I__558/O                                  Span4Mux_s3_h              231    6549               RISE  1       
I__559/I                                  LocalMux                   0      6549               RISE  1       
I__559/O                                  LocalMux                   330    6878               RISE  1       
I__560/I                                  IoInMux                    0      6878               RISE  1       
I__560/O                                  IoInMux                    259    7138               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7138               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9375               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9375               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11728              FALL  1       
DIOW_SECn                                 U110_TOP                   0      11728              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 9431

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__513/I                                  Odrv12                     0      1207               RISE  1       
I__513/O                                  Odrv12                     491    1698               RISE  1       
I__515/I                                  Span12Mux_v                0      1698               RISE  1       
I__515/O                                  Span12Mux_v                491    2189               RISE  1       
I__518/I                                  Span12Mux_v                0      2189               RISE  1       
I__518/O                                  Span12Mux_v                491    2680               RISE  1       
I__525/I                                  LocalMux                   0      2680               RISE  1       
I__525/O                                  LocalMux                   330    3010               RISE  1       
I__532/I                                  InMux                      0      3010               RISE  1       
I__532/O                                  InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__557/I                                  Odrv4                      0      3669               RISE  1       
I__557/O                                  Odrv4                      351    4020               RISE  1       
I__558/I                                  Span4Mux_s3_h              0      4020               RISE  1       
I__558/O                                  Span4Mux_s3_h              231    4251               RISE  1       
I__559/I                                  LocalMux                   0      4251               RISE  1       
I__559/O                                  LocalMux                   330    4581               RISE  1       
I__560/I                                  IoInMux                    0      4581               RISE  1       
I__560/O                                  IoInMux                    259    4840               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4840               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7077               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      7077               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   9431               FALL  1       
DIOW_SECn                                 U110_TOP                   0      9431               FALL  1       

6.3.10::Path details for port: IDEDIR   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 9375

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__513/I                          Odrv12                     0      1207               RISE  1       
I__513/O                          Odrv12                     491    1698               RISE  1       
I__515/I                          Span12Mux_v                0      1698               RISE  1       
I__515/O                          Span12Mux_v                491    2189               RISE  1       
I__517/I                          LocalMux                   0      2189               RISE  1       
I__517/O                          LocalMux                   330    2519               RISE  1       
I__522/I                          InMux                      0      2519               RISE  1       
I__522/O                          InMux                      259    2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000  0      2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000  316    3094               RISE  1       
I__572/I                          Odrv4                      0      3094               RISE  1       
I__572/O                          Odrv4                      351    3444               RISE  1       
I__573/I                          Span4Mux_s1_h              0      3444               RISE  1       
I__573/O                          Span4Mux_s1_h              175    3620               RISE  1       
I__574/I                          IoSpan4Mux                 0      3620               RISE  1       
I__574/O                          IoSpan4Mux                 288    3907               RISE  1       
I__575/I                          IoSpan4Mux                 0      3907               RISE  1       
I__575/O                          IoSpan4Mux                 288    4195               RISE  1       
I__576/I                          LocalMux                   0      4195               RISE  1       
I__576/O                          LocalMux                   330    4525               RISE  1       
I__577/I                          IoInMux                    0      4525               RISE  1       
I__577/O                          IoInMux                    259    4784               RISE  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4784               RISE  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7021               FALL  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      7021               FALL  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9375               FALL  1       
IDEDIR                            U110_TOP                   0      9375               FALL  1       

6.3.11::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 9389

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                     Odrv12                     0      1207               RISE  1       
I__365/O                                     Odrv12                     491    1698               RISE  1       
I__367/I                                     Span12Mux_h                0      1698               RISE  1       
I__367/O                                     Span12Mux_h                491    2189               RISE  1       
I__370/I                                     Span12Mux_v                0      2189               RISE  1       
I__370/O                                     Span12Mux_v                491    2680               RISE  1       
I__378/I                                     LocalMux                   0      2680               RISE  1       
I__378/O                                     LocalMux                   330    3010               RISE  1       
I__388/I                                     InMux                      0      3010               RISE  1       
I__388/O                                     InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__467/I                                     Odrv12                     0      3718               RISE  1       
I__467/O                                     Odrv12                     491    4209               RISE  1       
I__468/I                                     LocalMux                   0      4209               RISE  1       
I__468/O                                     LocalMux                   330    4539               RISE  1       
I__469/I                                     IoInMux                    0      4539               RISE  1       
I__469/O                                     IoInMux                    259    4798               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4798               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   7035               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      7035               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   9389               FALL  1       
IDEHRENn                                     U110_TOP                   0      9389               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 9259

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__424/I                                     Odrv12                     0      1127               RISE  1       
I__424/O                                     Odrv12                     491    1618               RISE  1       
I__426/I                                     Span12Mux_v                0      1618               RISE  1       
I__426/O                                     Span12Mux_v                491    2109               RISE  1       
I__432/I                                     Span12Mux_h                0      2109               RISE  1       
I__432/O                                     Span12Mux_h                491    2600               RISE  1       
I__440/I                                     LocalMux                   0      2600               RISE  1       
I__440/O                                     LocalMux                   330    2930               RISE  1       
I__446/I                                     InMux                      0      2930               RISE  1       
I__446/O                                     InMux                      259    3189               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in1    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  400    3589               RISE  1       
I__467/I                                     Odrv12                     0      3589               RISE  1       
I__467/O                                     Odrv12                     491    4080               RISE  1       
I__468/I                                     LocalMux                   0      4080               RISE  1       
I__468/O                                     LocalMux                   330    4409               RISE  1       
I__469/I                                     IoInMux                    0      4409               RISE  1       
I__469/O                                     IoInMux                    259    4669               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4669               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   6906               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6906               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   9259               FALL  1       
IDEHRENn                                     U110_TOP                   0      9259               FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 8764

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__514/I                                     Odrv12                     0      1207               RISE  1       
I__514/O                                     Odrv12                     491    1698               RISE  1       
I__516/I                                     Span12Mux_v                0      1698               RISE  1       
I__516/O                                     Span12Mux_v                491    2189               RISE  1       
I__519/I                                     LocalMux                   0      2189               RISE  1       
I__519/O                                     LocalMux                   330    2519               RISE  1       
I__526/I                                     InMux                      0      2519               RISE  1       
I__526/O                                     InMux                      259    2778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in3    LogicCell40_SEQ_MODE_0000  0      2778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  316    3094               RISE  1       
I__467/I                                     Odrv12                     0      3094               RISE  1       
I__467/O                                     Odrv12                     491    3585               RISE  1       
I__468/I                                     LocalMux                   0      3585               RISE  1       
I__468/O                                     LocalMux                   330    3914               RISE  1       
I__469/I                                     IoInMux                    0      3914               RISE  1       
I__469/O                                     IoInMux                    259    4174               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4174               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   6411               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6411               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   8764               FALL  1       
IDEHRENn                                     U110_TOP                   0      8764               FALL  1       

6.3.12::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10774

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                        U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__424/I                                      Odrv12                     0      1127               RISE  1       
I__424/O                                      Odrv12                     491    1618               RISE  1       
I__426/I                                      Span12Mux_v                0      1618               RISE  1       
I__426/O                                      Span12Mux_v                491    2109               RISE  1       
I__432/I                                      Span12Mux_h                0      2109               RISE  1       
I__432/O                                      Span12Mux_h                491    2600               RISE  1       
I__441/I                                      Sp12to4                    0      2600               RISE  1       
I__441/O                                      Sp12to4                    428    3028               RISE  1       
I__447/I                                      Span4Mux_v                 0      3028               RISE  1       
I__447/O                                      Span4Mux_v                 351    3379               RISE  1       
I__452/I                                      LocalMux                   0      3379               RISE  1       
I__452/O                                      LocalMux                   330    3708               RISE  1       
I__453/I                                      InMux                      0      3708               RISE  1       
I__453/O                                      InMux                      259    3968               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000  0      3968               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  449    4416               RISE  1       
I__417/I                                      Odrv4                      0      4416               RISE  1       
I__417/O                                      Odrv4                      351    4767               RISE  1       
I__418/I                                      Span4Mux_v                 0      4767               RISE  1       
I__418/O                                      Span4Mux_v                 351    5118               RISE  1       
I__419/I                                      Span4Mux_h                 0      5118               RISE  1       
I__419/O                                      Span4Mux_h                 302    5419               RISE  1       
I__420/I                                      Span4Mux_s1_h              0      5419               RISE  1       
I__420/O                                      Span4Mux_s1_h              175    5595               RISE  1       
I__421/I                                      LocalMux                   0      5595               RISE  1       
I__421/O                                      LocalMux                   330    5924               RISE  1       
I__422/I                                      IoInMux                    0      5924               RISE  1       
I__422/O                                      IoInMux                    259    6184               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6184               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8421               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      8421               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   10774              FALL  1       
IDEHWENn                                      U110_TOP                   0      10774              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 10027

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                       U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__365/I                                      Odrv12                     0      1207               RISE  1       
I__365/O                                      Odrv12                     491    1698               RISE  1       
I__367/I                                      Span12Mux_h                0      1698               RISE  1       
I__367/O                                      Span12Mux_h                491    2189               RISE  1       
I__370/I                                      Span12Mux_v                0      2189               RISE  1       
I__370/O                                      Span12Mux_v                491    2680               RISE  1       
I__376/I                                      LocalMux                   0      2680               RISE  1       
I__376/O                                      LocalMux                   330    3010               RISE  1       
I__386/I                                      InMux                      0      3010               RISE  1       
I__386/O                                      InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__417/I                                      Odrv4                      0      3669               RISE  1       
I__417/O                                      Odrv4                      351    4020               RISE  1       
I__418/I                                      Span4Mux_v                 0      4020               RISE  1       
I__418/O                                      Span4Mux_v                 351    4370               RISE  1       
I__419/I                                      Span4Mux_h                 0      4370               RISE  1       
I__419/O                                      Span4Mux_h                 302    4672               RISE  1       
I__420/I                                      Span4Mux_s1_h              0      4672               RISE  1       
I__420/O                                      Span4Mux_s1_h              175    4847               RISE  1       
I__421/I                                      LocalMux                   0      4847               RISE  1       
I__421/O                                      LocalMux                   330    5177               RISE  1       
I__422/I                                      IoInMux                    0      5177               RISE  1       
I__422/O                                      IoInMux                    259    5436               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5436               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7674               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7674               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   10027              FALL  1       
IDEHWENn                                      U110_TOP                   0      10027              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 9943

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                           U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                           IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__514/I                                      Odrv12                     0      1207               RISE  1       
I__514/O                                      Odrv12                     491    1698               RISE  1       
I__516/I                                      Span12Mux_v                0      1698               RISE  1       
I__516/O                                      Span12Mux_v                491    2189               RISE  1       
I__520/I                                      Span12Mux_v                0      2189               RISE  1       
I__520/O                                      Span12Mux_v                491    2680               RISE  1       
I__527/I                                      LocalMux                   0      2680               RISE  1       
I__527/O                                      LocalMux                   330    3010               RISE  1       
I__533/I                                      InMux                      0      3010               RISE  1       
I__533/O                                      InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__417/I                                      Odrv4                      0      3585               RISE  1       
I__417/O                                      Odrv4                      351    3935               RISE  1       
I__418/I                                      Span4Mux_v                 0      3935               RISE  1       
I__418/O                                      Span4Mux_v                 351    4286               RISE  1       
I__419/I                                      Span4Mux_h                 0      4286               RISE  1       
I__419/O                                      Span4Mux_h                 302    4588               RISE  1       
I__420/I                                      Span4Mux_s1_h              0      4588               RISE  1       
I__420/O                                      Span4Mux_s1_h              175    4763               RISE  1       
I__421/I                                      LocalMux                   0      4763               RISE  1       
I__421/O                                      LocalMux                   330    5093               RISE  1       
I__422/I                                      IoInMux                    0      5093               RISE  1       
I__422/O                                      IoInMux                    259    5352               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5352               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7589               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7589               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   9943               FALL  1       
IDEHWENn                                      U110_TOP                   0      9943               FALL  1       

6.3.13::Path details for port: TBIn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : TBIn
Input Port       : ATA_ENn
Pad to Pad Delay : 7728

Pad to Pad Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                                    U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                                    IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__364/I                                                   Odrv12                     0      1207               RISE  1       
I__364/O                                                   Odrv12                     491    1698               RISE  1       
I__366/I                                                   Span12Mux_v                0      1698               RISE  1       
I__366/O                                                   Span12Mux_v                491    2189               RISE  1       
I__368/I                                                   Sp12to4                    0      2189               RISE  1       
I__368/O                                                   Sp12to4                    428    2617               RISE  1       
I__372/I                                                   Span4Mux_h                 0      2617               RISE  1       
I__372/O                                                   Span4Mux_h                 302    2918               RISE  1       
I__381/I                                                   LocalMux                   0      2918               RISE  1       
I__381/O                                                   LocalMux                   330    3248               RISE  1       
I__391/I                                                   InMux                      0      3248               RISE  1       
I__391/O                                                   InMux                      259    3508               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/in1    LogicCell40_SEQ_MODE_0000  0      3508               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000  400    3907               RISE  1       
I__141/I                                                   Odrv4                      0      3907               RISE  1       
I__141/O                                                   Odrv4                      351    4258               RISE  1       
I__142/I                                                   Span4Mux_v                 0      4258               RISE  1       
I__142/O                                                   Span4Mux_v                 351    4609               RISE  1       
I__143/I                                                   Span4Mux_s3_h              0      4609               RISE  1       
I__143/O                                                   Span4Mux_s3_h              231    4840               RISE  1       
I__144/I                                                   LocalMux                   0      4840               RISE  1       
I__144/O                                                   LocalMux                   330    5170               RISE  1       
I__145/I                                                   IoInMux                    0      5170               RISE  1       
I__145/O                                                   IoInMux                    259    5429               RISE  1       
TBIn_obuft_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001     0      5429               RISE  1       
TBIn_obuft_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001     210    5640               FALL  1       
TBIn_obuft_iopad/OE                                        IO_PAD                     0      5640               FALL  1       
TBIn_obuft_iopad/PACKAGEPIN:out                            IO_PAD                     2088   7728               FALL  1       
TBIn                                                       U110_TOP                   0      7728               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -1499


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4334
---------------------------- ------
Hold Time                     -1499

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__364/I                                    Odrv12                     0      1003               FALL  1       
I__364/O                                    Odrv12                     540    1543               FALL  1       
I__366/I                                    Span12Mux_v                0      1543               FALL  1       
I__366/O                                    Span12Mux_v                540    2083               FALL  1       
I__369/I                                    Span12Mux_h                0      2083               FALL  1       
I__369/O                                    Span12Mux_h                540    2623               FALL  1       
I__373/I                                    Sp12to4                    0      2623               FALL  1       
I__373/O                                    Sp12to4                    449    3072               FALL  1       
I__382/I                                    Span4Mux_v                 0      3072               FALL  1       
I__382/O                                    Span4Mux_v                 372    3444               FALL  1       
I__392/I                                    LocalMux                   0      3444               FALL  1       
I__392/O                                    LocalMux                   309    3752               FALL  1       
I__394/I                                    InMux                      0      3752               FALL  1       
I__394/O                                    InMux                      217    3970               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in0    LogicCell40_SEQ_MODE_0000  0      3970               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/ltout  LogicCell40_SEQ_MODE_0000  365    4334               RISE  1       
I__148/I                                    CascadeMux                 0      4334               RISE  1       
I__148/O                                    CascadeMux                 0      4334               RISE  1       
U110_ATA.ATA_START_LC_13_6_4/in2            LogicCell40_SEQ_MODE_1000  0      4334               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__219/I                                            ClkMux                     0      2527               RISE  1       
I__219/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Hold Time         : -52


Capture Clock Path Delay       2477
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                       -52

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                             U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__423/I                                           Odrv12                     0      923                FALL  1       
I__423/O                                           Odrv12                     540    1463               FALL  1       
I__425/I                                           Span12Mux_h                0      1463               FALL  1       
I__425/O                                           Span12Mux_h                540    2003               FALL  1       
I__427/I                                           LocalMux                   0      2003               FALL  1       
I__427/O                                           LocalMux                   309    2312               FALL  1       
I__433/I                                           InMux                      0      2312               FALL  1       
I__433/O                                           InMux                      217    2529               FALL  1       
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in3  LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__218/I                                            ClkMux                     0      2245               FALL  1       
I__218/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                        0      2477               RISE  4       
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -508


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3343
---------------------------- ------
Hold Time                      -508

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__423/I                              Odrv12                     0      923                FALL  1       
I__423/O                              Odrv12                     540    1463               FALL  1       
I__425/I                              Span12Mux_h                0      1463               FALL  1       
I__425/O                              Span12Mux_h                540    2003               FALL  1       
I__429/I                              LocalMux                   0      2003               FALL  1       
I__429/O                              LocalMux                   309    2312               FALL  1       
I__437/I                              InMux                      0      2312               FALL  1       
I__437/O                              InMux                      217    2529               FALL  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000  288    2817               FALL  9       
I__237/I                              LocalMux                   0      2817               FALL  1       
I__237/O                              LocalMux                   309    3125               FALL  1       
I__242/I                              InMux                      0      3125               FALL  1       
I__242/O                              InMux                      217    3343               FALL  1       
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in0  LogicCell40_SEQ_MODE_1000  0      3343               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__221/I                                            ClkMux                     0      2527               RISE  1       
I__221/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -1668


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4503
---------------------------- ------
Hold Time                     -1668

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__514/I                                 Odrv12                     0      1003               FALL  1       
I__514/O                                 Odrv12                     540    1543               FALL  1       
I__516/I                                 Span12Mux_v                0      1543               FALL  1       
I__516/O                                 Span12Mux_v                540    2083               FALL  1       
I__521/I                                 Sp12to4                    0      2083               FALL  1       
I__521/O                                 Sp12to4                    449    2532               FALL  1       
I__528/I                                 Span4Mux_h                 0      2532               FALL  1       
I__528/O                                 Span4Mux_h                 316    2847               FALL  1       
I__534/I                                 Span4Mux_h                 0      2847               FALL  1       
I__534/O                                 Span4Mux_h                 316    3163               FALL  1       
I__535/I                                 LocalMux                   0      3163               FALL  1       
I__535/O                                 LocalMux                   309    3472               FALL  1       
I__536/I                                 InMux                      0      3472               FALL  1       
I__536/O                                 InMux                      217    3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/in3    LogicCell40_SEQ_MODE_0000  0      3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/lcout  LogicCell40_SEQ_MODE_0000  288    3977               FALL  1       
I__198/I                                 LocalMux                   0      3977               FALL  1       
I__198/O                                 LocalMux                   309    4285               FALL  1       
I__199/I                                 InMux                      0      4285               FALL  1       
I__199/O                                 InMux                      217    4503               FALL  1       
U110_ATA.ATA_TACK_LC_13_6_7/in1          LogicCell40_SEQ_MODE_1000  0      4503               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__219/I                                            ClkMux                     0      2527               RISE  1       
I__219/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -367


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3202
---------------------------- ------
Hold Time                      -367

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                         U110_TOP                   0      0                  FALL  1       
TSn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
TSn_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
TSn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
TSn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__149/I                                    Odrv4                      0      923                FALL  1       
I__149/O                                    Odrv4                      372    1295               FALL  1       
I__150/I                                    Span4Mux_v                 0      1295               FALL  1       
I__150/O                                    Span4Mux_v                 372    1666               FALL  1       
I__151/I                                    Span4Mux_v                 0      1666               FALL  1       
I__151/O                                    Span4Mux_v                 372    2038               FALL  1       
I__152/I                                    Span4Mux_h                 0      2038               FALL  1       
I__152/O                                    Span4Mux_h                 316    2354               FALL  1       
I__153/I                                    LocalMux                   0      2354               FALL  1       
I__153/O                                    LocalMux                   309    2662               FALL  1       
I__154/I                                    InMux                      0      2662               FALL  1       
I__154/O                                    InMux                      217    2880               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in1    LogicCell40_SEQ_MODE_0000  0      2880               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/ltout  LogicCell40_SEQ_MODE_0000  323    3202               RISE  1       
I__148/I                                    CascadeMux                 0      3202               RISE  1       
I__148/O                                    CascadeMux                 0      3202               RISE  1       
U110_ATA.ATA_START_LC_13_6_4/in2            LogicCell40_SEQ_MODE_1000  0      3202               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__219/I                                            ClkMux                     0      2527               RISE  1       
I__219/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10948


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7573
---------------------------- ------
Clock To Out Delay            10948

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout              LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__544/I                                    Odrv12                     0      3375               RISE  1       
I__544/O                                    Odrv12                     491    3866               RISE  1       
I__547/I                                    Sp12to4                    0      3866               RISE  1       
I__547/O                                    Sp12to4                    428    4294               RISE  1       
I__549/I                                    Span4Mux_v                 0      4294               RISE  1       
I__549/O                                    Span4Mux_v                 351    4645               RISE  1       
I__551/I                                    LocalMux                   0      4645               RISE  1       
I__551/O                                    LocalMux                   330    4974               RISE  1       
I__554/I                                    InMux                      0      4974               RISE  1       
I__554/O                                    InMux                      259    5234               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in3    LogicCell40_SEQ_MODE_0000  0      5234               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  288    5521               FALL  1       
I__561/I                                    Odrv4                      0      5521               FALL  1       
I__561/O                                    Odrv4                      372    5893               FALL  1       
I__562/I                                    Span4Mux_s3_h              0      5893               FALL  1       
I__562/O                                    Span4Mux_s3_h              231    6124               FALL  1       
I__563/I                                    LocalMux                   0      6124               FALL  1       
I__563/O                                    LocalMux                   309    6433               FALL  1       
I__564/I                                    IoInMux                    0      6433               FALL  1       
I__564/O                                    IoInMux                    217    6650               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6650               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8656               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8656               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10948              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      10948              RISE  1       

6.5.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11130


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7755
---------------------------- ------
Clock To Out Delay            11130

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout              LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__545/I                                    Odrv12                     0      3375               RISE  1       
I__545/O                                    Odrv12                     491    3866               RISE  1       
I__548/I                                    Span12Mux_h                0      3866               RISE  1       
I__548/O                                    Span12Mux_h                491    4357               RISE  1       
I__550/I                                    LocalMux                   0      4357               RISE  1       
I__550/O                                    LocalMux                   330    4687               RISE  1       
I__552/I                                    InMux                      0      4687               RISE  1       
I__552/O                                    InMux                      259    4946               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in0    LogicCell40_SEQ_MODE_0000  0      4946               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  386    5332               FALL  1       
I__508/I                                    Odrv4                      0      5332               FALL  1       
I__508/O                                    Odrv4                      372    5704               FALL  1       
I__509/I                                    Span4Mux_v                 0      5704               FALL  1       
I__509/O                                    Span4Mux_v                 372    6075               FALL  1       
I__510/I                                    Span4Mux_s3_h              0      6075               FALL  1       
I__510/O                                    Span4Mux_s3_h              231    6307               FALL  1       
I__511/I                                    LocalMux                   0      6307               FALL  1       
I__511/O                                    LocalMux                   309    6615               FALL  1       
I__512/I                                    IoInMux                    0      6615               FALL  1       
I__512/O                                    IoInMux                    217    6833               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6833               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8839               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      8839               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11130              RISE  1       
DIOR_SECn                                   U110_TOP                   0      11130              RISE  1       

6.5.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10948


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7573
---------------------------- ------
Clock To Out Delay            10948

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__544/I                                  Odrv12                     0      3375               RISE  1       
I__544/O                                  Odrv12                     491    3866               RISE  1       
I__547/I                                  Sp12to4                    0      3866               RISE  1       
I__547/O                                  Sp12to4                    428    4294               RISE  1       
I__549/I                                  Span4Mux_v                 0      4294               RISE  1       
I__549/O                                  Span4Mux_v                 351    4645               RISE  1       
I__551/I                                  LocalMux                   0      4645               RISE  1       
I__551/O                                  LocalMux                   330    4974               RISE  1       
I__555/I                                  InMux                      0      4974               RISE  1       
I__555/O                                  InMux                      259    5234               RISE  1       
I__556/I                                  CascadeMux                 0      5234               RISE  1       
I__556/O                                  CascadeMux                 0      5234               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in2    LogicCell40_SEQ_MODE_0000  0      5234               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  351    5584               FALL  1       
I__569/I                                  Odrv12                     0      5584               FALL  1       
I__569/O                                  Odrv12                     540    6124               FALL  1       
I__570/I                                  LocalMux                   0      6124               FALL  1       
I__570/O                                  LocalMux                   309    6433               FALL  1       
I__571/I                                  IoInMux                    0      6433               FALL  1       
I__571/O                                  IoInMux                    217    6650               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6650               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8656               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8656               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10948              RISE  1       
DIOW_PRIn                                 U110_TOP                   0      10948              RISE  1       

6.5.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10660


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7285
---------------------------- ------
Clock To Out Delay            10660

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__215/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__215/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__216/I                                            GlobalMux                  0      2372               RISE  1       
I__216/O                                            GlobalMux                  154    2527               RISE  1       
I__222/I                                            ClkMux                     0      2527               RISE  1       
I__222/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_14_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__545/I                                  Odrv12                     0      3375               RISE  1       
I__545/O                                  Odrv12                     491    3866               RISE  1       
I__548/I                                  Span12Mux_h                0      3866               RISE  1       
I__548/O                                  Span12Mux_h                491    4357               RISE  1       
I__550/I                                  LocalMux                   0      4357               RISE  1       
I__550/O                                  LocalMux                   330    4687               RISE  1       
I__553/I                                  InMux                      0      4687               RISE  1       
I__553/O                                  InMux                      259    4946               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in3    LogicCell40_SEQ_MODE_0000  0      4946               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  288    5234               FALL  1       
I__557/I                                  Odrv4                      0      5234               FALL  1       
I__557/O                                  Odrv4                      372    5605               FALL  1       
I__558/I                                  Span4Mux_s3_h              0      5605               FALL  1       
I__558/O                                  Span4Mux_s3_h              231    5837               FALL  1       
I__559/I                                  LocalMux                   0      5837               FALL  1       
I__559/O                                  LocalMux                   309    6146               FALL  1       
I__560/I                                  IoInMux                    0      6146               FALL  1       
I__560/O                                  IoInMux                    217    6363               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6363               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8369               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      8369               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10660              RISE  1       
DIOW_SECn                                 U110_TOP                   0      10660              RISE  1       

6.5.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 7945


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              4928
---------------------------- ------
Clock To Out Delay             7945

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__217/I                                            ClkMux                     0      2245               FALL  1       
I__217/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout  LogicCell40_SEQ_MODE_1000  540    3017               RISE  4       
I__111/I                                            Odrv12                     0      3017               RISE  1       
I__111/O                                            Odrv12                     491    3508               RISE  1       
I__114/I                                            Span12Mux_h                0      3508               RISE  1       
I__114/O                                            Span12Mux_h                491    3998               RISE  1       
I__116/I                                            Sp12to4                    0      3998               RISE  1       
I__116/O                                            Sp12to4                    428    4426               RISE  1       
I__119/I                                            Span4Mux_s1_h              0      4426               RISE  1       
I__119/O                                            Span4Mux_s1_h              175    4602               RISE  1       
I__122/I                                            IoSpan4Mux                 0      4602               RISE  1       
I__122/O                                            IoSpan4Mux                 288    4889               RISE  1       
I__124/I                                            LocalMux                   0      4889               RISE  1       
I__124/O                                            LocalMux                   330    5219               RISE  1       
I__126/I                                            IoInMux                    0      5219               RISE  1       
I__126/O                                            IoInMux                    259    5478               RISE  1       
TACKn_obuft_preio/OUTPUTENABLE                      PRE_IO_PIN_TYPE_101001     0      5478               RISE  1       
TACKn_obuft_preio/PADOEN                            PRE_IO_PIN_TYPE_101001     175    5654               RISE  1       
TACKn_obuft_iopad/OE                                IO_PAD                     0      5654               RISE  1       
TACKn_obuft_iopad/PACKAGEPIN:out                    IO_PAD                     2292   7945               RISE  1       
TACKn                                               U110_TOP                   0      7945               RISE  1       

6.5.6::Path details for port: TBIn      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TBIn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 8956


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              5939
---------------------------- ------
Clock To Out Delay             8956

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__217/I                                            ClkMux                     0      2245               FALL  1       
I__217/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout         LogicCell40_SEQ_MODE_1000  540    3017               RISE  4       
I__111/I                                                   Odrv12                     0      3017               RISE  1       
I__111/O                                                   Odrv12                     491    3508               RISE  1       
I__113/I                                                   Span12Mux_h                0      3508               RISE  1       
I__113/O                                                   Span12Mux_h                491    3998               RISE  1       
I__115/I                                                   Span12Mux_v                0      3998               RISE  1       
I__115/O                                                   Span12Mux_v                491    4489               RISE  1       
I__117/I                                                   LocalMux                   0      4489               RISE  1       
I__117/O                                                   LocalMux                   330    4819               RISE  1       
I__120/I                                                   InMux                      0      4819               RISE  1       
I__120/O                                                   InMux                      259    5079               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/in3    LogicCell40_SEQ_MODE_0000  0      5079               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000  288    5366               FALL  1       
I__141/I                                                   Odrv4                      0      5366               FALL  1       
I__141/O                                                   Odrv4                      372    5738               FALL  1       
I__142/I                                                   Span4Mux_v                 0      5738               FALL  1       
I__142/O                                                   Span4Mux_v                 372    6110               FALL  1       
I__143/I                                                   Span4Mux_s3_h              0      6110               FALL  1       
I__143/O                                                   Span4Mux_s3_h              231    6341               FALL  1       
I__144/I                                                   LocalMux                   0      6341               FALL  1       
I__144/O                                                   LocalMux                   309    6650               FALL  1       
I__145/I                                                   IoInMux                    0      6650               FALL  1       
I__145/O                                                   IoInMux                    217    6867               FALL  1       
TBIn_obuft_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001     0      6867               FALL  1       
TBIn_obuft_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001     175    7042               RISE  1       
TBIn_obuft_iopad/OE                                        IO_PAD                     0      7042               RISE  1       
TBIn_obuft_iopad/PACKAGEPIN:out                            IO_PAD                     1914   8956               RISE  1       
TBIn                                                       U110_TOP                   0      8956               RISE  1       

6.5.7::Path details for port: TCIn      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TCIn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 8045


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              5028
---------------------------- ------
Clock To Out Delay             8045

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__215/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__215/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__216/I                                            GlobalMux                  0      2168               FALL  1       
I__216/O                                            GlobalMux                  77     2245               FALL  1       
I__217/I                                            ClkMux                     0      2245               FALL  1       
I__217/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout  LogicCell40_SEQ_MODE_1000  540    3017               RISE  4       
I__111/I                                            Odrv12                     0      3017               RISE  1       
I__111/O                                            Odrv12                     491    3508               RISE  1       
I__113/I                                            Span12Mux_h                0      3508               RISE  1       
I__113/O                                            Span12Mux_h                491    3998               RISE  1       
I__115/I                                            Span12Mux_v                0      3998               RISE  1       
I__115/O                                            Span12Mux_v                491    4489               RISE  1       
I__118/I                                            Sp12to4                    0      4489               RISE  1       
I__118/O                                            Sp12to4                    428    4917               RISE  1       
I__121/I                                            Span4Mux_h                 0      4917               RISE  1       
I__121/O                                            Span4Mux_h                 302    5219               RISE  1       
I__123/I                                            Span4Mux_s0_h              0      5219               RISE  1       
I__123/O                                            Span4Mux_s0_h              147    5366               RISE  1       
I__125/I                                            LocalMux                   0      5366               RISE  1       
I__125/O                                            LocalMux                   330    5696               RISE  1       
I__127/I                                            IoInMux                    0      5696               RISE  1       
I__127/O                                            IoInMux                    259    5955               RISE  1       
TCIn_obuft_preio/OUTPUTENABLE                       PRE_IO_PIN_TYPE_101001     0      5955               RISE  1       
TCIn_obuft_preio/PADOEN                             PRE_IO_PIN_TYPE_101001     175    6131               RISE  1       
TCIn_obuft_iopad/OE                                 IO_PAD                     0      6131               RISE  1       
TCIn_obuft_iopad/PACKAGEPIN:out                     IO_PAD                     1914   8045               RISE  1       
TCIn                                                U110_TOP                   0      8045               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: BURSTn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BURSTn
Input Port       : SIZ[0]
Pad to Pad Delay : 9323

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SIZ[0]                               U110_TOP                   0      0                  FALL  1       
SIZ_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
SIZ_ibuf_0_iopad/DOUT                IO_PAD                     460    460                FALL  1       
SIZ_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SIZ_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__135/I                             Odrv12                     0      923                FALL  1       
I__135/O                             Odrv12                     540    1463               FALL  1       
I__136/I                             LocalMux                   0      1463               FALL  1       
I__136/O                             LocalMux                   309    1772               FALL  1       
I__137/I                             InMux                      0      1772               FALL  1       
I__137/O                             InMux                      217    1989               FALL  1       
U110_BUFFERS.N_10_i_LC_1_12_2/in3    LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000  316    2305               RISE  1       
I__128/I                             Odrv12                     0      2305               RISE  1       
I__128/O                             Odrv12                     491    2795               RISE  1       
I__129/I                             Span12Mux_v                0      2795               RISE  1       
I__129/O                             Span12Mux_v                491    3286               RISE  1       
I__130/I                             Span12Mux_h                0      3286               RISE  1       
I__130/O                             Span12Mux_h                491    3777               RISE  1       
I__131/I                             Span12Mux_h                0      3777               RISE  1       
I__131/O                             Span12Mux_h                491    4268               RISE  1       
I__132/I                             Span12Mux_s3_h             0      4268               RISE  1       
I__132/O                             Span12Mux_s3_h             168    4437               RISE  1       
I__133/I                             LocalMux                   0      4437               RISE  1       
I__133/O                             LocalMux                   330    4766               RISE  1       
I__134/I                             IoInMux                    0      4766               RISE  1       
I__134/O                             IoInMux                    259    5026               RISE  1       
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5026               RISE  1       
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   7032               RISE  1       
BURSTn_obuf_iopad/DIN                IO_PAD                     0      7032               RISE  1       
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2292   9323               RISE  1       
BURSTn                               U110_TOP                   0      9323               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BURSTn
Input Port       : SIZ[1]
Pad to Pad Delay : 9456

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
SIZ[1]                               U110_TOP                   0      0                  FALL  1       
SIZ_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
SIZ_ibuf_1_iopad/DOUT                IO_PAD                     460    460                FALL  1       
SIZ_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SIZ_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__138/I                             Odrv12                     0      923                FALL  1       
I__138/O                             Odrv12                     540    1463               FALL  1       
I__139/I                             LocalMux                   0      1463               FALL  1       
I__139/O                             LocalMux                   309    1772               FALL  1       
I__140/I                             InMux                      0      1772               FALL  1       
I__140/O                             InMux                      217    1989               FALL  1       
U110_BUFFERS.N_10_i_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000  449    2438               RISE  1       
I__128/I                             Odrv12                     0      2438               RISE  1       
I__128/O                             Odrv12                     491    2929               RISE  1       
I__129/I                             Span12Mux_v                0      2929               RISE  1       
I__129/O                             Span12Mux_v                491    3420               RISE  1       
I__130/I                             Span12Mux_h                0      3420               RISE  1       
I__130/O                             Span12Mux_h                491    3911               RISE  1       
I__131/I                             Span12Mux_h                0      3911               RISE  1       
I__131/O                             Span12Mux_h                491    4402               RISE  1       
I__132/I                             Span12Mux_s3_h             0      4402               RISE  1       
I__132/O                             Span12Mux_s3_h             168    4570               RISE  1       
I__133/I                             LocalMux                   0      4570               RISE  1       
I__133/O                             LocalMux                   330    4900               RISE  1       
I__134/I                             IoInMux                    0      4900               RISE  1       
I__134/O                             IoInMux                    259    5159               RISE  1       
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5159               RISE  1       
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   7165               RISE  1       
BURSTn_obuf_iopad/DIN                IO_PAD                     0      7165               RISE  1       
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2292   9456               RISE  1       
BURSTn                               U110_TOP                   0      9456               RISE  1       

6.6.2::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 8800

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                  Odrv12                     0      1003               FALL  1       
I__365/O                                  Odrv12                     540    1543               FALL  1       
I__367/I                                  Span12Mux_h                0      1543               FALL  1       
I__367/O                                  Span12Mux_h                540    2083               FALL  1       
I__370/I                                  Span12Mux_v                0      2083               FALL  1       
I__370/O                                  Span12Mux_v                540    2623               FALL  1       
I__377/I                                  LocalMux                   0      2623               FALL  1       
I__377/O                                  LocalMux                   309    2932               FALL  1       
I__387/I                                  InMux                      0      2932               FALL  1       
I__387/O                                  InMux                      217    3149               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__464/I                                  Odrv12                     0      3437               FALL  1       
I__464/O                                  Odrv12                     540    3977               FALL  1       
I__465/I                                  LocalMux                   0      3977               FALL  1       
I__465/O                                  LocalMux                   309    4285               FALL  1       
I__466/I                                  IoInMux                    0      4285               FALL  1       
I__466/O                                  IoInMux                    217    4503               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4503               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6508               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      6508               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   8800               RISE  1       
CS0_PRIn                                  U110_TOP                   0      8800               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : PCS0
Pad to Pad Delay : 10010

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                      U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__454/I                                  Odrv12                     0      923                FALL  1       
I__454/O                                  Odrv12                     540    1463               FALL  1       
I__455/I                                  Span12Mux_h                0      1463               FALL  1       
I__455/O                                  Span12Mux_h                540    2003               FALL  1       
I__456/I                                  Span12Mux_h                0      2003               FALL  1       
I__456/O                                  Span12Mux_h                540    2543               FALL  1       
I__457/I                                  Sp12to4                    0      2543               FALL  1       
I__457/O                                  Sp12to4                    449    2992               FALL  1       
I__458/I                                  Span4Mux_v                 0      2992               FALL  1       
I__458/O                                  Span4Mux_v                 372    3364               FALL  1       
I__459/I                                  Span4Mux_v                 0      3364               FALL  1       
I__459/O                                  Span4Mux_v                 372    3735               FALL  1       
I__460/I                                  LocalMux                   0      3735               FALL  1       
I__460/O                                  LocalMux                   309    4044               FALL  1       
I__462/I                                  InMux                      0      4044               FALL  1       
I__462/O                                  InMux                      217    4261               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in0    LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000  386    4647               FALL  1       
I__464/I                                  Odrv12                     0      4647               FALL  1       
I__464/O                                  Odrv12                     540    5187               FALL  1       
I__465/I                                  LocalMux                   0      5187               FALL  1       
I__465/O                                  LocalMux                   309    5496               FALL  1       
I__466/I                                  IoInMux                    0      5496               FALL  1       
I__466/O                                  IoInMux                    217    5713               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5713               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7719               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7719               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10010              RISE  1       
CS0_PRIn                                  U110_TOP                   0      10010              RISE  1       

6.6.3::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : SCS0
Pad to Pad Delay : 9421

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__476/I                                 Odrv12                     0      923                FALL  1       
I__476/O                                 Odrv12                     540    1463               FALL  1       
I__477/I                                 Span12Mux_h                0      1463               FALL  1       
I__477/O                                 Span12Mux_h                540    2003               FALL  1       
I__478/I                                 Span12Mux_h                0      2003               FALL  1       
I__478/O                                 Span12Mux_h                540    2543               FALL  1       
I__479/I                                 LocalMux                   0      2543               FALL  1       
I__479/O                                 LocalMux                   309    2852               FALL  1       
I__481/I                                 InMux                      0      2852               FALL  1       
I__481/O                                 InMux                      217    3069               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in3    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000  288    3357               FALL  1       
I__470/I                                 Odrv4                      0      3357               FALL  1       
I__470/O                                 Odrv4                      372    3728               FALL  1       
I__471/I                                 Span4Mux_h                 0      3728               FALL  1       
I__471/O                                 Span4Mux_h                 316    4044               FALL  1       
I__472/I                                 Span4Mux_s3_h              0      4044               FALL  1       
I__472/O                                 Span4Mux_s3_h              231    4275               FALL  1       
I__473/I                                 IoSpan4Mux                 0      4275               FALL  1       
I__473/O                                 IoSpan4Mux                 323    4598               FALL  1       
I__474/I                                 LocalMux                   0      4598               FALL  1       
I__474/O                                 LocalMux                   309    4907               FALL  1       
I__475/I                                 IoInMux                    0      4907               FALL  1       
I__475/O                                 IoInMux                    217    5124               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5124               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7130               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7130               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   9421               RISE  1       
CS0_SECn                                 U110_TOP                   0      9421               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 9599

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                 Odrv12                     0      1003               FALL  1       
I__365/O                                 Odrv12                     540    1543               FALL  1       
I__367/I                                 Span12Mux_h                0      1543               FALL  1       
I__367/O                                 Span12Mux_h                540    2083               FALL  1       
I__370/I                                 Span12Mux_v                0      2083               FALL  1       
I__370/O                                 Span12Mux_v                540    2623               FALL  1       
I__379/I                                 LocalMux                   0      2623               FALL  1       
I__379/O                                 LocalMux                   309    2932               FALL  1       
I__389/I                                 InMux                      0      2932               FALL  1       
I__389/O                                 InMux                      217    3149               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__470/I                                 Odrv4                      0      3535               FALL  1       
I__470/O                                 Odrv4                      372    3906               FALL  1       
I__471/I                                 Span4Mux_h                 0      3906               FALL  1       
I__471/O                                 Span4Mux_h                 316    4222               FALL  1       
I__472/I                                 Span4Mux_s3_h              0      4222               FALL  1       
I__472/O                                 Span4Mux_s3_h              231    4454               FALL  1       
I__473/I                                 IoSpan4Mux                 0      4454               FALL  1       
I__473/O                                 IoSpan4Mux                 323    4776               FALL  1       
I__474/I                                 LocalMux                   0      4776               FALL  1       
I__474/O                                 LocalMux                   309    5085               FALL  1       
I__475/I                                 IoInMux                    0      5085               FALL  1       
I__475/O                                 IoInMux                    217    5302               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5302               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7308               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7308               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   9599               RISE  1       
CS0_SECn                                 U110_TOP                   0      9599               RISE  1       

6.6.4::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : PCS1
Pad to Pad Delay : 9106

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__410/I                                  Odrv12                     0      923                FALL  1       
I__410/O                                  Odrv12                     540    1463               FALL  1       
I__411/I                                  Span12Mux_h                0      1463               FALL  1       
I__411/O                                  Span12Mux_h                540    2003               FALL  1       
I__412/I                                  Span12Mux_v                0      2003               FALL  1       
I__412/O                                  Span12Mux_v                540    2543               FALL  1       
I__414/I                                  LocalMux                   0      2543               FALL  1       
I__414/O                                  LocalMux                   309    2852               FALL  1       
I__416/I                                  InMux                      0      2852               FALL  1       
I__416/O                                  InMux                      217    3069               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in3    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    3357               FALL  1       
I__406/I                                  Odrv12                     0      3357               FALL  1       
I__406/O                                  Odrv12                     540    3897               FALL  1       
I__407/I                                  Span12Mux_s8_h             0      3897               FALL  1       
I__407/O                                  Span12Mux_s8_h             386    4282               FALL  1       
I__408/I                                  LocalMux                   0      4282               FALL  1       
I__408/O                                  LocalMux                   309    4591               FALL  1       
I__409/I                                  IoInMux                    0      4591               FALL  1       
I__409/O                                  IoInMux                    217    4808               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4808               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6814               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      6814               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9106               RISE  1       
CS1_PRIn                                  U110_TOP                   0      9106               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 9284

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                  Odrv12                     0      1003               FALL  1       
I__365/O                                  Odrv12                     540    1543               FALL  1       
I__367/I                                  Span12Mux_h                0      1543               FALL  1       
I__367/O                                  Span12Mux_h                540    2083               FALL  1       
I__370/I                                  Span12Mux_v                0      2083               FALL  1       
I__370/O                                  Span12Mux_v                540    2623               FALL  1       
I__375/I                                  LocalMux                   0      2623               FALL  1       
I__375/O                                  LocalMux                   309    2932               FALL  1       
I__384/I                                  InMux                      0      2932               FALL  1       
I__384/O                                  InMux                      217    3149               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__406/I                                  Odrv12                     0      3535               FALL  1       
I__406/O                                  Odrv12                     540    4075               FALL  1       
I__407/I                                  Span12Mux_s8_h             0      4075               FALL  1       
I__407/O                                  Span12Mux_s8_h             386    4461               FALL  1       
I__408/I                                  LocalMux                   0      4461               FALL  1       
I__408/O                                  LocalMux                   309    4769               FALL  1       
I__409/I                                  IoInMux                    0      4769               FALL  1       
I__409/O                                  IoInMux                    217    4987               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4987               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6992               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      6992               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9284               RISE  1       
CS1_PRIn                                  U110_TOP                   0      9284               RISE  1       

6.6.5::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 9186

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                  Odrv12                     0      1003               FALL  1       
I__365/O                                  Odrv12                     540    1543               FALL  1       
I__367/I                                  Span12Mux_h                0      1543               FALL  1       
I__367/O                                  Span12Mux_h                540    2083               FALL  1       
I__370/I                                  Span12Mux_v                0      2083               FALL  1       
I__370/O                                  Span12Mux_v                540    2623               FALL  1       
I__374/I                                  LocalMux                   0      2623               FALL  1       
I__374/O                                  LocalMux                   309    2932               FALL  1       
I__383/I                                  InMux                      0      2932               FALL  1       
I__383/O                                  InMux                      217    3149               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__360/I                                  Odrv12                     0      3437               FALL  1       
I__360/O                                  Odrv12                     540    3977               FALL  1       
I__361/I                                  Span12Mux_s8_h             0      3977               FALL  1       
I__361/O                                  Span12Mux_s8_h             386    4362               FALL  1       
I__362/I                                  LocalMux                   0      4362               FALL  1       
I__362/O                                  LocalMux                   309    4671               FALL  1       
I__363/I                                  IoInMux                    0      4671               FALL  1       
I__363/O                                  IoInMux                    217    4888               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4888               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6894               RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      6894               RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9186               RISE  1       
CS1_SECn                                  U110_TOP                   0      9186               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : SCS1
Pad to Pad Delay : 9484

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__396/I                                  Odrv12                     0      923                FALL  1       
I__396/O                                  Odrv12                     540    1463               FALL  1       
I__397/I                                  Span12Mux_h                0      1463               FALL  1       
I__397/O                                  Span12Mux_h                540    2003               FALL  1       
I__399/I                                  Sp12to4                    0      2003               FALL  1       
I__399/O                                  Sp12to4                    449    2452               FALL  1       
I__401/I                                  Span4Mux_v                 0      2452               FALL  1       
I__401/O                                  Span4Mux_v                 372    2824               FALL  1       
I__403/I                                  LocalMux                   0      2824               FALL  1       
I__403/O                                  LocalMux                   309    3132               FALL  1       
I__405/I                                  InMux                      0      3132               FALL  1       
I__405/O                                  InMux                      217    3350               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in0    LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000  386    3735               FALL  1       
I__360/I                                  Odrv12                     0      3735               FALL  1       
I__360/O                                  Odrv12                     540    4275               FALL  1       
I__361/I                                  Span12Mux_s8_h             0      4275               FALL  1       
I__361/O                                  Span12Mux_s8_h             386    4661               FALL  1       
I__362/I                                  LocalMux                   0      4661               FALL  1       
I__362/O                                  LocalMux                   309    4970               FALL  1       
I__363/I                                  IoInMux                    0      4970               FALL  1       
I__363/O                                  IoInMux                    217    5187               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5187               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7193               RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      7193               RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9484               RISE  1       
CS1_SECn                                  U110_TOP                   0      9484               RISE  1       

6.6.6::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 8961

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__513/I                                    Odrv12                     0      1003               FALL  1       
I__513/O                                    Odrv12                     540    1543               FALL  1       
I__515/I                                    Span12Mux_v                0      1543               FALL  1       
I__515/O                                    Span12Mux_v                540    2083               FALL  1       
I__518/I                                    Span12Mux_v                0      2083               FALL  1       
I__518/O                                    Span12Mux_v                540    2623               FALL  1       
I__523/I                                    LocalMux                   0      2623               FALL  1       
I__523/O                                    LocalMux                   309    2932               FALL  1       
I__529/I                                    InMux                      0      2932               FALL  1       
I__529/O                                    InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__561/I                                    Odrv4                      0      3535               FALL  1       
I__561/O                                    Odrv4                      372    3906               FALL  1       
I__562/I                                    Span4Mux_s3_h              0      3906               FALL  1       
I__562/O                                    Span4Mux_s3_h              231    4138               FALL  1       
I__563/I                                    LocalMux                   0      4138               FALL  1       
I__563/O                                    LocalMux                   309    4446               FALL  1       
I__564/I                                    IoInMux                    0      4446               FALL  1       
I__564/O                                    IoInMux                    217    4664               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4664               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   6670               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      6670               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   8961               RISE  1       
DIOR_PRIn                                   U110_TOP                   0      8961               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10228

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                        U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__410/I                                    Odrv12                     0      923                FALL  1       
I__410/O                                    Odrv12                     540    1463               FALL  1       
I__411/I                                    Span12Mux_h                0      1463               FALL  1       
I__411/O                                    Span12Mux_h                540    2003               FALL  1       
I__412/I                                    Span12Mux_v                0      2003               FALL  1       
I__412/O                                    Span12Mux_v                540    2543               FALL  1       
I__413/I                                    LocalMux                   0      2543               FALL  1       
I__413/O                                    LocalMux                   309    2852               FALL  1       
I__415/I                                    InMux                      0      2852               FALL  1       
I__415/O                                    InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in3       LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  288    3357               FALL  2       
I__565/I                                    Odrv12                     0      3357               FALL  1       
I__565/O                                    Odrv12                     540    3897               FALL  1       
I__566/I                                    LocalMux                   0      3897               FALL  1       
I__566/O                                    LocalMux                   309    4205               FALL  1       
I__567/I                                    InMux                      0      4205               FALL  1       
I__567/O                                    InMux                      217    4423               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      4423               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  379    4801               FALL  1       
I__561/I                                    Odrv4                      0      4801               FALL  1       
I__561/O                                    Odrv4                      372    5173               FALL  1       
I__562/I                                    Span4Mux_s3_h              0      5173               FALL  1       
I__562/O                                    Span4Mux_s3_h              231    5404               FALL  1       
I__563/I                                    LocalMux                   0      5404               FALL  1       
I__563/O                                    LocalMux                   309    5713               FALL  1       
I__564/I                                    IoInMux                    0      5713               FALL  1       
I__564/O                                    IoInMux                    217    5930               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5930               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7936               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      7936               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10228              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      10228              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10406

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                    Odrv12                     0      1003               FALL  1       
I__365/O                                    Odrv12                     540    1543               FALL  1       
I__367/I                                    Span12Mux_h                0      1543               FALL  1       
I__367/O                                    Span12Mux_h                540    2083               FALL  1       
I__370/I                                    Span12Mux_v                0      2083               FALL  1       
I__370/O                                    Span12Mux_v                540    2623               FALL  1       
I__376/I                                    LocalMux                   0      2623               FALL  1       
I__376/O                                    LocalMux                   309    2932               FALL  1       
I__385/I                                    InMux                      0      2932               FALL  1       
I__385/O                                    InMux                      217    3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in0       LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  386    3535               FALL  2       
I__565/I                                    Odrv12                     0      3535               FALL  1       
I__565/O                                    Odrv12                     540    4075               FALL  1       
I__566/I                                    LocalMux                   0      4075               FALL  1       
I__566/O                                    LocalMux                   309    4383               FALL  1       
I__567/I                                    InMux                      0      4383               FALL  1       
I__567/O                                    InMux                      217    4601               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      4601               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  379    4980               FALL  1       
I__561/I                                    Odrv4                      0      4980               FALL  1       
I__561/O                                    Odrv4                      372    5351               FALL  1       
I__562/I                                    Span4Mux_s3_h              0      5351               FALL  1       
I__562/O                                    Span4Mux_s3_h              231    5583               FALL  1       
I__563/I                                    LocalMux                   0      5583               FALL  1       
I__563/O                                    LocalMux                   309    5891               FALL  1       
I__564/I                                    IoInMux                    0      5891               FALL  1       
I__564/O                                    IoInMux                    217    6109               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6109               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8115               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8115               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10406              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      10406              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11511

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                        U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__454/I                                    Odrv12                     0      923                FALL  1       
I__454/O                                    Odrv12                     540    1463               FALL  1       
I__455/I                                    Span12Mux_h                0      1463               FALL  1       
I__455/O                                    Span12Mux_h                540    2003               FALL  1       
I__456/I                                    Span12Mux_h                0      2003               FALL  1       
I__456/O                                    Span12Mux_h                540    2543               FALL  1       
I__457/I                                    Sp12to4                    0      2543               FALL  1       
I__457/O                                    Sp12to4                    449    2992               FALL  1       
I__458/I                                    Span4Mux_v                 0      2992               FALL  1       
I__458/O                                    Span4Mux_v                 372    3364               FALL  1       
I__459/I                                    Span4Mux_v                 0      3364               FALL  1       
I__459/O                                    Span4Mux_v                 372    3735               FALL  1       
I__461/I                                    LocalMux                   0      3735               FALL  1       
I__461/O                                    LocalMux                   309    4044               FALL  1       
I__463/I                                    InMux                      0      4044               FALL  1       
I__463/O                                    InMux                      217    4261               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1       LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout     LogicCell40_SEQ_MODE_0000  379    4640               FALL  2       
I__565/I                                    Odrv12                     0      4640               FALL  1       
I__565/O                                    Odrv12                     540    5180               FALL  1       
I__566/I                                    LocalMux                   0      5180               FALL  1       
I__566/O                                    LocalMux                   309    5489               FALL  1       
I__567/I                                    InMux                      0      5489               FALL  1       
I__567/O                                    InMux                      217    5706               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in1    LogicCell40_SEQ_MODE_0000  0      5706               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000  379    6085               FALL  1       
I__561/I                                    Odrv4                      0      6085               FALL  1       
I__561/O                                    Odrv4                      372    6457               FALL  1       
I__562/I                                    Span4Mux_s3_h              0      6457               FALL  1       
I__562/O                                    Span4Mux_s3_h              231    6688               FALL  1       
I__563/I                                    LocalMux                   0      6688               FALL  1       
I__563/O                                    LocalMux                   309    6997               FALL  1       
I__564/I                                    IoInMux                    0      6997               FALL  1       
I__564/O                                    IoInMux                    217    7214               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7214               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9220               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9220               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11511              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      11511              RISE  1       

6.6.7::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 9235

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__513/I                                    Odrv12                     0      1003               FALL  1       
I__513/O                                    Odrv12                     540    1543               FALL  1       
I__515/I                                    Span12Mux_v                0      1543               FALL  1       
I__515/O                                    Span12Mux_v                540    2083               FALL  1       
I__518/I                                    Span12Mux_v                0      2083               FALL  1       
I__518/O                                    Span12Mux_v                540    2623               FALL  1       
I__524/I                                    LocalMux                   0      2623               FALL  1       
I__524/O                                    LocalMux                   309    2932               FALL  1       
I__531/I                                    InMux                      0      2932               FALL  1       
I__531/O                                    InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__508/I                                    Odrv4                      0      3437               FALL  1       
I__508/O                                    Odrv4                      372    3808               FALL  1       
I__509/I                                    Span4Mux_v                 0      3808               FALL  1       
I__509/O                                    Span4Mux_v                 372    4180               FALL  1       
I__510/I                                    Span4Mux_s3_h              0      4180               FALL  1       
I__510/O                                    Span4Mux_s3_h              231    4411               FALL  1       
I__511/I                                    LocalMux                   0      4411               FALL  1       
I__511/O                                    LocalMux                   309    4720               FALL  1       
I__512/I                                    IoInMux                    0      4720               FALL  1       
I__512/O                                    IoInMux                    217    4937               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4937               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   6943               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      6943               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   9235               RISE  1       
DIOR_SECn                                   U110_TOP                   0      9235               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS1
Pad to Pad Delay : 11497

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                        U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__396/I                                    Odrv12                     0      923                FALL  1       
I__396/O                                    Odrv12                     540    1463               FALL  1       
I__397/I                                    Span12Mux_h                0      1463               FALL  1       
I__397/O                                    Span12Mux_h                540    2003               FALL  1       
I__398/I                                    Sp12to4                    0      2003               FALL  1       
I__398/O                                    Sp12to4                    449    2452               FALL  1       
I__400/I                                    Span4Mux_v                 0      2452               FALL  1       
I__400/O                                    Span4Mux_v                 372    2824               FALL  1       
I__402/I                                    LocalMux                   0      2824               FALL  1       
I__402/O                                    LocalMux                   309    3132               FALL  1       
I__404/I                                    InMux                      0      3132               FALL  1       
I__404/O                                    InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0       LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  386    3735               FALL  2       
I__537/I                                    Odrv4                      0      3735               FALL  1       
I__537/O                                    Odrv4                      372    4107               FALL  1       
I__538/I                                    Span4Mux_h                 0      4107               FALL  1       
I__538/O                                    Span4Mux_h                 316    4423               FALL  1       
I__539/I                                    Span4Mux_v                 0      4423               FALL  1       
I__539/O                                    Span4Mux_v                 372    4794               FALL  1       
I__540/I                                    LocalMux                   0      4794               FALL  1       
I__540/O                                    LocalMux                   309    5103               FALL  1       
I__541/I                                    InMux                      0      5103               FALL  1       
I__541/O                                    InMux                      217    5320               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      5320               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  379    5699               FALL  1       
I__508/I                                    Odrv4                      0      5699               FALL  1       
I__508/O                                    Odrv4                      372    6071               FALL  1       
I__509/I                                    Span4Mux_v                 0      6071               FALL  1       
I__509/O                                    Span4Mux_v                 372    6442               FALL  1       
I__510/I                                    Span4Mux_s3_h              0      6442               FALL  1       
I__510/O                                    Span4Mux_s3_h              231    6674               FALL  1       
I__511/I                                    LocalMux                   0      6674               FALL  1       
I__511/O                                    LocalMux                   309    6983               FALL  1       
I__512/I                                    IoInMux                    0      6983               FALL  1       
I__512/O                                    IoInMux                    217    7200               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7200               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9206               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9206               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11497              RISE  1       
DIOR_SECn                                   U110_TOP                   0      11497              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11942

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                    Odrv12                     0      1003               FALL  1       
I__365/O                                    Odrv12                     540    1543               FALL  1       
I__367/I                                    Span12Mux_h                0      1543               FALL  1       
I__367/O                                    Span12Mux_h                540    2083               FALL  1       
I__371/I                                    Sp12to4                    0      2083               FALL  1       
I__371/O                                    Sp12to4                    449    2532               FALL  1       
I__380/I                                    Span4Mux_v                 0      2532               FALL  1       
I__380/O                                    Span4Mux_v                 372    2904               FALL  1       
I__390/I                                    Span4Mux_v                 0      2904               FALL  1       
I__390/O                                    Span4Mux_v                 372    3275               FALL  1       
I__393/I                                    LocalMux                   0      3275               FALL  1       
I__393/O                                    LocalMux                   309    3584               FALL  1       
I__395/I                                    InMux                      0      3584               FALL  1       
I__395/O                                    InMux                      217    3801               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in1       LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  379    4180               FALL  2       
I__537/I                                    Odrv4                      0      4180               FALL  1       
I__537/O                                    Odrv4                      372    4552               FALL  1       
I__538/I                                    Span4Mux_h                 0      4552               FALL  1       
I__538/O                                    Span4Mux_h                 316    4867               FALL  1       
I__539/I                                    Span4Mux_v                 0      4867               FALL  1       
I__539/O                                    Span4Mux_v                 372    5239               FALL  1       
I__540/I                                    LocalMux                   0      5239               FALL  1       
I__540/O                                    LocalMux                   309    5548               FALL  1       
I__541/I                                    InMux                      0      5548               FALL  1       
I__541/O                                    InMux                      217    5765               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      5765               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  379    6144               FALL  1       
I__508/I                                    Odrv4                      0      6144               FALL  1       
I__508/O                                    Odrv4                      372    6515               FALL  1       
I__509/I                                    Span4Mux_v                 0      6515               FALL  1       
I__509/O                                    Span4Mux_v                 372    6887               FALL  1       
I__510/I                                    Span4Mux_s3_h              0      6887               FALL  1       
I__510/O                                    Span4Mux_s3_h              231    7119               FALL  1       
I__511/I                                    LocalMux                   0      7119               FALL  1       
I__511/O                                    LocalMux                   309    7427               FALL  1       
I__512/I                                    IoInMux                    0      7427               FALL  1       
I__512/O                                    IoInMux                    217    7645               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7645               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9650               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9650               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11942              RISE  1       
DIOR_SECn                                   U110_TOP                   0      11942              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS0
Pad to Pad Delay : 12311

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                        U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__476/I                                    Odrv12                     0      923                FALL  1       
I__476/O                                    Odrv12                     540    1463               FALL  1       
I__477/I                                    Span12Mux_h                0      1463               FALL  1       
I__477/O                                    Span12Mux_h                540    2003               FALL  1       
I__478/I                                    Span12Mux_h                0      2003               FALL  1       
I__478/O                                    Span12Mux_h                540    2543               FALL  1       
I__480/I                                    Sp12to4                    0      2543               FALL  1       
I__480/O                                    Sp12to4                    449    2992               FALL  1       
I__482/I                                    Span4Mux_v                 0      2992               FALL  1       
I__482/O                                    Span4Mux_v                 372    3364               FALL  1       
I__483/I                                    Span4Mux_v                 0      3364               FALL  1       
I__483/O                                    Span4Mux_v                 372    3735               FALL  1       
I__484/I                                    LocalMux                   0      3735               FALL  1       
I__484/O                                    LocalMux                   309    4044               FALL  1       
I__485/I                                    InMux                      0      4044               FALL  1       
I__485/O                                    InMux                      217    4261               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in3       LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000  288    4549               FALL  2       
I__537/I                                    Odrv4                      0      4549               FALL  1       
I__537/O                                    Odrv4                      372    4921               FALL  1       
I__538/I                                    Span4Mux_h                 0      4921               FALL  1       
I__538/O                                    Span4Mux_h                 316    5236               FALL  1       
I__539/I                                    Span4Mux_v                 0      5236               FALL  1       
I__539/O                                    Span4Mux_v                 372    5608               FALL  1       
I__540/I                                    LocalMux                   0      5608               FALL  1       
I__540/O                                    LocalMux                   309    5916               FALL  1       
I__541/I                                    InMux                      0      5916               FALL  1       
I__541/O                                    InMux                      217    6134               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000  0      6134               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000  379    6513               FALL  1       
I__508/I                                    Odrv4                      0      6513               FALL  1       
I__508/O                                    Odrv4                      372    6884               FALL  1       
I__509/I                                    Span4Mux_v                 0      6884               FALL  1       
I__509/O                                    Span4Mux_v                 372    7256               FALL  1       
I__510/I                                    Span4Mux_s3_h              0      7256               FALL  1       
I__510/O                                    Span4Mux_s3_h              231    7487               FALL  1       
I__511/I                                    LocalMux                   0      7487               FALL  1       
I__511/O                                    LocalMux                   309    7796               FALL  1       
I__512/I                                    IoInMux                    0      7796               FALL  1       
I__512/O                                    IoInMux                    217    8013               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8013               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10019              RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10019              RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12311              RISE  1       
DIOR_SECn                                   U110_TOP                   0      12311              RISE  1       

6.6.8::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 8800

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__513/I                                  Odrv12                     0      1003               FALL  1       
I__513/O                                  Odrv12                     540    1543               FALL  1       
I__515/I                                  Span12Mux_v                0      1543               FALL  1       
I__515/O                                  Span12Mux_v                540    2083               FALL  1       
I__518/I                                  Span12Mux_v                0      2083               FALL  1       
I__518/O                                  Span12Mux_v                540    2623               FALL  1       
I__523/I                                  LocalMux                   0      2623               FALL  1       
I__523/O                                  LocalMux                   309    2932               FALL  1       
I__530/I                                  InMux                      0      2932               FALL  1       
I__530/O                                  InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__569/I                                  Odrv12                     0      3437               FALL  1       
I__569/O                                  Odrv12                     540    3977               FALL  1       
I__570/I                                  LocalMux                   0      3977               FALL  1       
I__570/O                                  LocalMux                   309    4285               FALL  1       
I__571/I                                  IoInMux                    0      4285               FALL  1       
I__571/O                                  IoInMux                    217    4503               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4503               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   6508               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      6508               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   8800               RISE  1       
DIOW_PRIn                                 U110_TOP                   0      8800               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10172

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__410/I                                  Odrv12                     0      923                FALL  1       
I__410/O                                  Odrv12                     540    1463               FALL  1       
I__411/I                                  Span12Mux_h                0      1463               FALL  1       
I__411/O                                  Span12Mux_h                540    2003               FALL  1       
I__412/I                                  Span12Mux_v                0      2003               FALL  1       
I__412/O                                  Span12Mux_v                540    2543               FALL  1       
I__413/I                                  LocalMux                   0      2543               FALL  1       
I__413/O                                  LocalMux                   309    2852               FALL  1       
I__415/I                                  InMux                      0      2852               FALL  1       
I__415/O                                  InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in3     LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  288    3357               FALL  2       
I__565/I                                  Odrv12                     0      3357               FALL  1       
I__565/O                                  Odrv12                     540    3897               FALL  1       
I__566/I                                  LocalMux                   0      3897               FALL  1       
I__566/O                                  LocalMux                   309    4205               FALL  1       
I__568/I                                  InMux                      0      4205               FALL  1       
I__568/O                                  InMux                      217    4423               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      4423               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  386    4808               FALL  1       
I__569/I                                  Odrv12                     0      4808               FALL  1       
I__569/O                                  Odrv12                     540    5348               FALL  1       
I__570/I                                  LocalMux                   0      5348               FALL  1       
I__570/O                                  LocalMux                   309    5657               FALL  1       
I__571/I                                  IoInMux                    0      5657               FALL  1       
I__571/O                                  IoInMux                    217    5874               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5874               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7880               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      7880               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10172              RISE  1       
DIOW_PRIn                                 U110_TOP                   0      10172              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10350

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                  Odrv12                     0      1003               FALL  1       
I__365/O                                  Odrv12                     540    1543               FALL  1       
I__367/I                                  Span12Mux_h                0      1543               FALL  1       
I__367/O                                  Span12Mux_h                540    2083               FALL  1       
I__370/I                                  Span12Mux_v                0      2083               FALL  1       
I__370/O                                  Span12Mux_v                540    2623               FALL  1       
I__376/I                                  LocalMux                   0      2623               FALL  1       
I__376/O                                  LocalMux                   309    2932               FALL  1       
I__385/I                                  InMux                      0      2932               FALL  1       
I__385/O                                  InMux                      217    3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in0     LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  386    3535               FALL  2       
I__565/I                                  Odrv12                     0      3535               FALL  1       
I__565/O                                  Odrv12                     540    4075               FALL  1       
I__566/I                                  LocalMux                   0      4075               FALL  1       
I__566/O                                  LocalMux                   309    4383               FALL  1       
I__568/I                                  InMux                      0      4383               FALL  1       
I__568/O                                  InMux                      217    4601               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      4601               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  386    4987               FALL  1       
I__569/I                                  Odrv12                     0      4987               FALL  1       
I__569/O                                  Odrv12                     540    5527               FALL  1       
I__570/I                                  LocalMux                   0      5527               FALL  1       
I__570/O                                  LocalMux                   309    5835               FALL  1       
I__571/I                                  IoInMux                    0      5835               FALL  1       
I__571/O                                  IoInMux                    217    6053               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6053               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8058               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8058               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10350              RISE  1       
DIOW_PRIn                                 U110_TOP                   0      10350              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11455

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                      U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__454/I                                  Odrv12                     0      923                FALL  1       
I__454/O                                  Odrv12                     540    1463               FALL  1       
I__455/I                                  Span12Mux_h                0      1463               FALL  1       
I__455/O                                  Span12Mux_h                540    2003               FALL  1       
I__456/I                                  Span12Mux_h                0      2003               FALL  1       
I__456/O                                  Span12Mux_h                540    2543               FALL  1       
I__457/I                                  Sp12to4                    0      2543               FALL  1       
I__457/O                                  Sp12to4                    449    2992               FALL  1       
I__458/I                                  Span4Mux_v                 0      2992               FALL  1       
I__458/O                                  Span4Mux_v                 372    3364               FALL  1       
I__459/I                                  Span4Mux_v                 0      3364               FALL  1       
I__459/O                                  Span4Mux_v                 372    3735               FALL  1       
I__461/I                                  LocalMux                   0      3735               FALL  1       
I__461/O                                  LocalMux                   309    4044               FALL  1       
I__463/I                                  InMux                      0      4044               FALL  1       
I__463/O                                  InMux                      217    4261               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1     LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000  379    4640               FALL  2       
I__565/I                                  Odrv12                     0      4640               FALL  1       
I__565/O                                  Odrv12                     540    5180               FALL  1       
I__566/I                                  LocalMux                   0      5180               FALL  1       
I__566/O                                  LocalMux                   309    5489               FALL  1       
I__568/I                                  InMux                      0      5489               FALL  1       
I__568/O                                  InMux                      217    5706               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000  0      5706               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000  386    6092               FALL  1       
I__569/I                                  Odrv12                     0      6092               FALL  1       
I__569/O                                  Odrv12                     540    6632               FALL  1       
I__570/I                                  LocalMux                   0      6632               FALL  1       
I__570/O                                  LocalMux                   309    6940               FALL  1       
I__571/I                                  IoInMux                    0      6940               FALL  1       
I__571/O                                  IoInMux                    217    7158               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7158               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9164               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                     0      9164               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11455              RISE  1       
DIOW_PRIn                                 U110_TOP                   0      11455              RISE  1       

6.6.9::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 8954

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__513/I                                  Odrv12                     0      1003               FALL  1       
I__513/O                                  Odrv12                     540    1543               FALL  1       
I__515/I                                  Span12Mux_v                0      1543               FALL  1       
I__515/O                                  Span12Mux_v                540    2083               FALL  1       
I__518/I                                  Span12Mux_v                0      2083               FALL  1       
I__518/O                                  Span12Mux_v                540    2623               FALL  1       
I__525/I                                  LocalMux                   0      2623               FALL  1       
I__525/O                                  LocalMux                   309    2932               FALL  1       
I__532/I                                  InMux                      0      2932               FALL  1       
I__532/O                                  InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__557/I                                  Odrv4                      0      3528               FALL  1       
I__557/O                                  Odrv4                      372    3899               FALL  1       
I__558/I                                  Span4Mux_s3_h              0      3899               FALL  1       
I__558/O                                  Span4Mux_s3_h              231    4131               FALL  1       
I__559/I                                  LocalMux                   0      4131               FALL  1       
I__559/O                                  LocalMux                   309    4439               FALL  1       
I__560/I                                  IoInMux                    0      4439               FALL  1       
I__560/O                                  IoInMux                    217    4657               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4657               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   6663               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      6663               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   8954               RISE  1       
DIOW_SECn                                 U110_TOP                   0      8954               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS1
Pad to Pad Delay : 11133

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__396/I                                  Odrv12                     0      923                FALL  1       
I__396/O                                  Odrv12                     540    1463               FALL  1       
I__397/I                                  Span12Mux_h                0      1463               FALL  1       
I__397/O                                  Span12Mux_h                540    2003               FALL  1       
I__398/I                                  Sp12to4                    0      2003               FALL  1       
I__398/O                                  Sp12to4                    449    2452               FALL  1       
I__400/I                                  Span4Mux_v                 0      2452               FALL  1       
I__400/O                                  Span4Mux_v                 372    2824               FALL  1       
I__402/I                                  LocalMux                   0      2824               FALL  1       
I__402/O                                  LocalMux                   309    3132               FALL  1       
I__404/I                                  InMux                      0      3132               FALL  1       
I__404/O                                  InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0     LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  386    3735               FALL  2       
I__537/I                                  Odrv4                      0      3735               FALL  1       
I__537/O                                  Odrv4                      372    4107               FALL  1       
I__538/I                                  Span4Mux_h                 0      4107               FALL  1       
I__538/O                                  Span4Mux_h                 316    4423               FALL  1       
I__539/I                                  Span4Mux_v                 0      4423               FALL  1       
I__539/O                                  Span4Mux_v                 372    4794               FALL  1       
I__540/I                                  LocalMux                   0      4794               FALL  1       
I__540/O                                  LocalMux                   309    5103               FALL  1       
I__542/I                                  InMux                      0      5103               FALL  1       
I__542/O                                  InMux                      217    5320               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      5320               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  386    5706               FALL  1       
I__557/I                                  Odrv4                      0      5706               FALL  1       
I__557/O                                  Odrv4                      372    6078               FALL  1       
I__558/I                                  Span4Mux_s3_h              0      6078               FALL  1       
I__558/O                                  Span4Mux_s3_h              231    6309               FALL  1       
I__559/I                                  LocalMux                   0      6309               FALL  1       
I__559/O                                  LocalMux                   309    6618               FALL  1       
I__560/I                                  IoInMux                    0      6618               FALL  1       
I__560/O                                  IoInMux                    217    6835               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6835               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8841               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      8841               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11133              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11133              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11577

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                  Odrv12                     0      1003               FALL  1       
I__365/O                                  Odrv12                     540    1543               FALL  1       
I__367/I                                  Span12Mux_h                0      1543               FALL  1       
I__367/O                                  Span12Mux_h                540    2083               FALL  1       
I__371/I                                  Sp12to4                    0      2083               FALL  1       
I__371/O                                  Sp12to4                    449    2532               FALL  1       
I__380/I                                  Span4Mux_v                 0      2532               FALL  1       
I__380/O                                  Span4Mux_v                 372    2904               FALL  1       
I__390/I                                  Span4Mux_v                 0      2904               FALL  1       
I__390/O                                  Span4Mux_v                 372    3275               FALL  1       
I__393/I                                  LocalMux                   0      3275               FALL  1       
I__393/O                                  LocalMux                   309    3584               FALL  1       
I__395/I                                  InMux                      0      3584               FALL  1       
I__395/O                                  InMux                      217    3801               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in1     LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  379    4180               FALL  2       
I__537/I                                  Odrv4                      0      4180               FALL  1       
I__537/O                                  Odrv4                      372    4552               FALL  1       
I__538/I                                  Span4Mux_h                 0      4552               FALL  1       
I__538/O                                  Span4Mux_h                 316    4867               FALL  1       
I__539/I                                  Span4Mux_v                 0      4867               FALL  1       
I__539/O                                  Span4Mux_v                 372    5239               FALL  1       
I__540/I                                  LocalMux                   0      5239               FALL  1       
I__540/O                                  LocalMux                   309    5548               FALL  1       
I__542/I                                  InMux                      0      5548               FALL  1       
I__542/O                                  InMux                      217    5765               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      5765               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  386    6151               FALL  1       
I__557/I                                  Odrv4                      0      6151               FALL  1       
I__557/O                                  Odrv4                      372    6522               FALL  1       
I__558/I                                  Span4Mux_s3_h              0      6522               FALL  1       
I__558/O                                  Span4Mux_s3_h              231    6754               FALL  1       
I__559/I                                  LocalMux                   0      6754               FALL  1       
I__559/O                                  LocalMux                   309    7063               FALL  1       
I__560/I                                  IoInMux                    0      7063               FALL  1       
I__560/O                                  IoInMux                    217    7280               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7280               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9286               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9286               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11577              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11577              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS0
Pad to Pad Delay : 11946

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                      U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__476/I                                  Odrv12                     0      923                FALL  1       
I__476/O                                  Odrv12                     540    1463               FALL  1       
I__477/I                                  Span12Mux_h                0      1463               FALL  1       
I__477/O                                  Span12Mux_h                540    2003               FALL  1       
I__478/I                                  Span12Mux_h                0      2003               FALL  1       
I__478/O                                  Span12Mux_h                540    2543               FALL  1       
I__480/I                                  Sp12to4                    0      2543               FALL  1       
I__480/O                                  Sp12to4                    449    2992               FALL  1       
I__482/I                                  Span4Mux_v                 0      2992               FALL  1       
I__482/O                                  Span4Mux_v                 372    3364               FALL  1       
I__483/I                                  Span4Mux_v                 0      3364               FALL  1       
I__483/O                                  Span4Mux_v                 372    3735               FALL  1       
I__484/I                                  LocalMux                   0      3735               FALL  1       
I__484/O                                  LocalMux                   309    4044               FALL  1       
I__485/I                                  InMux                      0      4044               FALL  1       
I__485/O                                  InMux                      217    4261               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in3     LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000  288    4549               FALL  2       
I__537/I                                  Odrv4                      0      4549               FALL  1       
I__537/O                                  Odrv4                      372    4921               FALL  1       
I__538/I                                  Span4Mux_h                 0      4921               FALL  1       
I__538/O                                  Span4Mux_h                 316    5236               FALL  1       
I__539/I                                  Span4Mux_v                 0      5236               FALL  1       
I__539/O                                  Span4Mux_v                 372    5608               FALL  1       
I__540/I                                  LocalMux                   0      5608               FALL  1       
I__540/O                                  LocalMux                   309    5916               FALL  1       
I__542/I                                  InMux                      0      5916               FALL  1       
I__542/O                                  InMux                      217    6134               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      6134               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  386    6520               FALL  1       
I__557/I                                  Odrv4                      0      6520               FALL  1       
I__557/O                                  Odrv4                      372    6891               FALL  1       
I__558/I                                  Span4Mux_s3_h              0      6891               FALL  1       
I__558/O                                  Span4Mux_s3_h              231    7123               FALL  1       
I__559/I                                  LocalMux                   0      7123               FALL  1       
I__559/O                                  LocalMux                   309    7431               FALL  1       
I__560/I                                  IoInMux                    0      7431               FALL  1       
I__560/O                                  IoInMux                    217    7649               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7649               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9655               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9655               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11946              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11946              RISE  1       

6.6.10::Path details for port: IDEDIR   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 8905

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__513/I                          Odrv12                     0      1003               FALL  1       
I__513/O                          Odrv12                     540    1543               FALL  1       
I__515/I                          Span12Mux_v                0      1543               FALL  1       
I__515/O                          Span12Mux_v                540    2083               FALL  1       
I__517/I                          LocalMux                   0      2083               FALL  1       
I__517/O                          LocalMux                   309    2392               FALL  1       
I__522/I                          InMux                      0      2392               FALL  1       
I__522/O                          InMux                      217    2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000  0      2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000  288    2897               FALL  1       
I__572/I                          Odrv4                      0      2897               FALL  1       
I__572/O                          Odrv4                      372    3268               FALL  1       
I__573/I                          Span4Mux_s1_h              0      3268               FALL  1       
I__573/O                          Span4Mux_s1_h              168    3437               FALL  1       
I__574/I                          IoSpan4Mux                 0      3437               FALL  1       
I__574/O                          IoSpan4Mux                 323    3759               FALL  1       
I__575/I                          IoSpan4Mux                 0      3759               FALL  1       
I__575/O                          IoSpan4Mux                 323    4082               FALL  1       
I__576/I                          LocalMux                   0      4082               FALL  1       
I__576/O                          LocalMux                   309    4390               FALL  1       
I__577/I                          IoInMux                    0      4390               FALL  1       
I__577/O                          IoInMux                    217    4608               FALL  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4608               FALL  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6614               RISE  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      6614               RISE  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8905               RISE  1       
IDEDIR                            U110_TOP                   0      8905               RISE  1       

6.6.11::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 8260

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__514/I                                     Odrv12                     0      1003               FALL  1       
I__514/O                                     Odrv12                     540    1543               FALL  1       
I__516/I                                     Span12Mux_v                0      1543               FALL  1       
I__516/O                                     Span12Mux_v                540    2083               FALL  1       
I__519/I                                     LocalMux                   0      2083               FALL  1       
I__519/O                                     LocalMux                   309    2392               FALL  1       
I__526/I                                     InMux                      0      2392               FALL  1       
I__526/O                                     InMux                      217    2609               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in3    LogicCell40_SEQ_MODE_0000  0      2609               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  288    2897               FALL  1       
I__467/I                                     Odrv12                     0      2897               FALL  1       
I__467/O                                     Odrv12                     540    3437               FALL  1       
I__468/I                                     LocalMux                   0      3437               FALL  1       
I__468/O                                     LocalMux                   309    3745               FALL  1       
I__469/I                                     IoInMux                    0      3745               FALL  1       
I__469/O                                     IoInMux                    217    3963               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      3963               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   5968               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      5968               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   8260               RISE  1       
IDEHRENn                                     U110_TOP                   0      8260               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 8811

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__424/I                                     Odrv12                     0      923                FALL  1       
I__424/O                                     Odrv12                     540    1463               FALL  1       
I__426/I                                     Span12Mux_v                0      1463               FALL  1       
I__426/O                                     Span12Mux_v                540    2003               FALL  1       
I__432/I                                     Span12Mux_h                0      2003               FALL  1       
I__432/O                                     Span12Mux_h                540    2543               FALL  1       
I__440/I                                     LocalMux                   0      2543               FALL  1       
I__440/O                                     LocalMux                   309    2852               FALL  1       
I__446/I                                     InMux                      0      2852               FALL  1       
I__446/O                                     InMux                      217    3069               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in1    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  379    3448               FALL  1       
I__467/I                                     Odrv12                     0      3448               FALL  1       
I__467/O                                     Odrv12                     540    3988               FALL  1       
I__468/I                                     LocalMux                   0      3988               FALL  1       
I__468/O                                     LocalMux                   309    4296               FALL  1       
I__469/I                                     IoInMux                    0      4296               FALL  1       
I__469/O                                     IoInMux                    217    4514               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4514               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   6520               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6520               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   8811               RISE  1       
IDEHRENn                                     U110_TOP                   0      8811               RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 8898

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                     Odrv12                     0      1003               FALL  1       
I__365/O                                     Odrv12                     540    1543               FALL  1       
I__367/I                                     Span12Mux_h                0      1543               FALL  1       
I__367/O                                     Span12Mux_h                540    2083               FALL  1       
I__370/I                                     Span12Mux_v                0      2083               FALL  1       
I__370/O                                     Span12Mux_v                540    2623               FALL  1       
I__378/I                                     LocalMux                   0      2623               FALL  1       
I__378/O                                     LocalMux                   309    2932               FALL  1       
I__388/I                                     InMux                      0      2932               FALL  1       
I__388/O                                     InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__467/I                                     Odrv12                     0      3535               FALL  1       
I__467/O                                     Odrv12                     540    4075               FALL  1       
I__468/I                                     LocalMux                   0      4075               FALL  1       
I__468/O                                     LocalMux                   309    4383               FALL  1       
I__469/I                                     IoInMux                    0      4383               FALL  1       
I__469/O                                     IoInMux                    217    4601               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4601               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   6607               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6607               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   8898               RISE  1       
IDEHRENn                                     U110_TOP                   0      8898               RISE  1       

6.6.12::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 9487

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                           U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                           IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__514/I                                      Odrv12                     0      1003               FALL  1       
I__514/O                                      Odrv12                     540    1543               FALL  1       
I__516/I                                      Span12Mux_v                0      1543               FALL  1       
I__516/O                                      Span12Mux_v                540    2083               FALL  1       
I__520/I                                      Span12Mux_v                0      2083               FALL  1       
I__520/O                                      Span12Mux_v                540    2623               FALL  1       
I__527/I                                      LocalMux                   0      2623               FALL  1       
I__527/O                                      LocalMux                   309    2932               FALL  1       
I__533/I                                      InMux                      0      2932               FALL  1       
I__533/O                                      InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__417/I                                      Odrv4                      0      3437               FALL  1       
I__417/O                                      Odrv4                      372    3808               FALL  1       
I__418/I                                      Span4Mux_v                 0      3808               FALL  1       
I__418/O                                      Span4Mux_v                 372    4180               FALL  1       
I__419/I                                      Span4Mux_h                 0      4180               FALL  1       
I__419/O                                      Span4Mux_h                 316    4496               FALL  1       
I__420/I                                      Span4Mux_s1_h              0      4496               FALL  1       
I__420/O                                      Span4Mux_s1_h              168    4664               FALL  1       
I__421/I                                      LocalMux                   0      4664               FALL  1       
I__421/O                                      LocalMux                   309    4973               FALL  1       
I__422/I                                      IoInMux                    0      4973               FALL  1       
I__422/O                                      IoInMux                    217    5190               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5190               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7196               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7196               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   9487               RISE  1       
IDEHWENn                                      U110_TOP                   0      9487               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 9578

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                       U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__365/I                                      Odrv12                     0      1003               FALL  1       
I__365/O                                      Odrv12                     540    1543               FALL  1       
I__367/I                                      Span12Mux_h                0      1543               FALL  1       
I__367/O                                      Span12Mux_h                540    2083               FALL  1       
I__370/I                                      Span12Mux_v                0      2083               FALL  1       
I__370/O                                      Span12Mux_v                540    2623               FALL  1       
I__376/I                                      LocalMux                   0      2623               FALL  1       
I__376/O                                      LocalMux                   309    2932               FALL  1       
I__386/I                                      InMux                      0      2932               FALL  1       
I__386/O                                      InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__417/I                                      Odrv4                      0      3528               FALL  1       
I__417/O                                      Odrv4                      372    3899               FALL  1       
I__418/I                                      Span4Mux_v                 0      3899               FALL  1       
I__418/O                                      Span4Mux_v                 372    4271               FALL  1       
I__419/I                                      Span4Mux_h                 0      4271               FALL  1       
I__419/O                                      Span4Mux_h                 316    4587               FALL  1       
I__420/I                                      Span4Mux_s1_h              0      4587               FALL  1       
I__420/O                                      Span4Mux_s1_h              168    4755               FALL  1       
I__421/I                                      LocalMux                   0      4755               FALL  1       
I__421/O                                      LocalMux                   309    5064               FALL  1       
I__422/I                                      IoInMux                    0      5064               FALL  1       
I__422/O                                      IoInMux                    217    5281               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5281               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7287               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7287               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   9578               RISE  1       
IDEHWENn                                      U110_TOP                   0      9578               RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10326

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                        U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__424/I                                      Odrv12                     0      923                FALL  1       
I__424/O                                      Odrv12                     540    1463               FALL  1       
I__426/I                                      Span12Mux_v                0      1463               FALL  1       
I__426/O                                      Span12Mux_v                540    2003               FALL  1       
I__432/I                                      Span12Mux_h                0      2003               FALL  1       
I__432/O                                      Span12Mux_h                540    2543               FALL  1       
I__441/I                                      Sp12to4                    0      2543               FALL  1       
I__441/O                                      Sp12to4                    449    2992               FALL  1       
I__447/I                                      Span4Mux_v                 0      2992               FALL  1       
I__447/O                                      Span4Mux_v                 372    3364               FALL  1       
I__452/I                                      LocalMux                   0      3364               FALL  1       
I__452/O                                      LocalMux                   309    3672               FALL  1       
I__453/I                                      InMux                      0      3672               FALL  1       
I__453/O                                      InMux                      217    3890               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000  0      3890               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  386    4275               FALL  1       
I__417/I                                      Odrv4                      0      4275               FALL  1       
I__417/O                                      Odrv4                      372    4647               FALL  1       
I__418/I                                      Span4Mux_v                 0      4647               FALL  1       
I__418/O                                      Span4Mux_v                 372    5019               FALL  1       
I__419/I                                      Span4Mux_h                 0      5019               FALL  1       
I__419/O                                      Span4Mux_h                 316    5334               FALL  1       
I__420/I                                      Span4Mux_s1_h              0      5334               FALL  1       
I__420/O                                      Span4Mux_s1_h              168    5503               FALL  1       
I__421/I                                      LocalMux                   0      5503               FALL  1       
I__421/O                                      LocalMux                   309    5811               FALL  1       
I__422/I                                      IoInMux                    0      5811               FALL  1       
I__422/O                                      IoInMux                    217    6029               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6029               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8035               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      8035               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   10326              RISE  1       
IDEHWENn                                      U110_TOP                   0      10326              RISE  1       

6.6.13::Path details for port: TBIn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : TBIn
Input Port       : ATA_ENn
Pad to Pad Delay : 7342

Pad to Pad Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                                    U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                                    IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__364/I                                                   Odrv12                     0      1003               FALL  1       
I__364/O                                                   Odrv12                     540    1543               FALL  1       
I__366/I                                                   Span12Mux_v                0      1543               FALL  1       
I__366/O                                                   Span12Mux_v                540    2083               FALL  1       
I__368/I                                                   Sp12to4                    0      2083               FALL  1       
I__368/O                                                   Sp12to4                    449    2532               FALL  1       
I__372/I                                                   Span4Mux_h                 0      2532               FALL  1       
I__372/O                                                   Span4Mux_h                 316    2847               FALL  1       
I__381/I                                                   LocalMux                   0      2847               FALL  1       
I__381/O                                                   LocalMux                   309    3156               FALL  1       
I__391/I                                                   InMux                      0      3156               FALL  1       
I__391/O                                                   InMux                      217    3373               FALL  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/in1    LogicCell40_SEQ_MODE_0000  0      3373               FALL  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000  379    3752               FALL  1       
I__141/I                                                   Odrv4                      0      3752               FALL  1       
I__141/O                                                   Odrv4                      372    4124               FALL  1       
I__142/I                                                   Span4Mux_v                 0      4124               FALL  1       
I__142/O                                                   Span4Mux_v                 372    4496               FALL  1       
I__143/I                                                   Span4Mux_s3_h              0      4496               FALL  1       
I__143/O                                                   Span4Mux_s3_h              231    4727               FALL  1       
I__144/I                                                   LocalMux                   0      4727               FALL  1       
I__144/O                                                   LocalMux                   309    5036               FALL  1       
I__145/I                                                   IoInMux                    0      5036               FALL  1       
I__145/O                                                   IoInMux                    217    5253               FALL  1       
TBIn_obuft_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001     0      5253               FALL  1       
TBIn_obuft_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001     175    5428               RISE  1       
TBIn_obuft_iopad/OE                                        IO_PAD                     0      5428               RISE  1       
TBIn_obuft_iopad/PACKAGEPIN:out                            IO_PAD                     1914   7342               RISE  1       
TBIn                                                       U110_TOP                   0      7342               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 12500p
Path slack       : 9575p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           14577

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                LocalMux                       0              3375   9574  RISE       1
I__191/O                                                LocalMux                     330              3705   9574  RISE       1
I__194/I                                                InMux                          0              3705   9574  RISE       1
I__194/O                                                InMux                        259              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   9574  RISE       2
I__164/I                                                LocalMux                       0              4413   9574  RISE       1
I__164/O                                                LocalMux                     330              4743   9574  RISE       1
I__166/I                                                InMux                          0              4743   9574  RISE       1
I__166/O                                                InMux                        259              5002   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1        LogicCell40_SEQ_MODE_1000      0              5002   9574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Setup Constraint : 12500p
Path slack       : 9701p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           14703

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                LocalMux                       0              3375   9574  RISE       1
I__191/O                                                LocalMux                     330              3705   9574  RISE       1
I__194/I                                                InMux                          0              3705   9574  RISE       1
I__194/O                                                InMux                        259              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413   9574  RISE       2
I__165/I                                                LocalMux                       0              4413   9701  RISE       1
I__165/O                                                LocalMux                     330              4743   9701  RISE       1
I__167/I                                                InMux                          0              4743   9701  RISE       1
I__167/O                                                InMux                        259              5002   9701  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in3           LogicCell40_SEQ_MODE_1000      0              5002   9701  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 12500p
Path slack       : 9834p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           14703

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                         LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                  LocalMux                       0              3375   9574  RISE       1
I__191/O                                                  LocalMux                     330              3705   9574  RISE       1
I__193/I                                                  InMux                          0              3705   9834  RISE       1
I__193/O                                                  InMux                        259              3964   9834  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNO_0_LC_13_5_5/in3    LogicCell40_SEQ_MODE_0000      0              3964   9834  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNO_0_LC_13_5_5/lcout  LogicCell40_SEQ_MODE_0000    316              4280   9834  RISE       1
I__177/I                                                  LocalMux                       0              4280   9834  RISE       1
I__177/O                                                  LocalMux                     330              4610   9834  RISE       1
I__178/I                                                  InMux                          0              4610   9834  RISE       1
I__178/O                                                  InMux                        259              4869   9834  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in3          LogicCell40_SEQ_MODE_1000      0              4869   9834  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk
Setup Constraint : 12500p
Path slack       : 10276p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           14605

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                                LocalMux                       0              3375   9574  RISE       1
I__191/O                                                LocalMux                     330              3705   9574  RISE       1
I__194/I                                                InMux                          0              3705   9574  RISE       1
I__194/O                                                InMux                        259              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3964   9574  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/ltout  LogicCell40_SEQ_MODE_0000    365              4329  10276  RISE       1
I__163/I                                                CascadeMux                     0              4329  10276  RISE       1
I__163/O                                                CascadeMux                     0              4329  10276  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in2       LogicCell40_SEQ_MODE_1000      0              4329  10276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Setup Constraint : 12500p
Path slack       : 10543p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           14507

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout             LogicCell40_SEQ_MODE_1000    540              3375   9574  RISE       4
I__191/I                                      LocalMux                       0              3375   9574  RISE       1
I__191/O                                      LocalMux                     330              3705   9574  RISE       1
I__195/I                                      InMux                          0              3705  10542  RISE       1
I__195/O                                      InMux                        259              3964  10542  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3964  10542  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Setup Constraint : 25000p
Path slack       : 19782p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
I__183/I                                                          InMux                          0              6615  19782  RISE       1
I__183/O                                                          InMux                        259              6875  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/in3       LogicCell40_SEQ_MODE_0000      0              6875  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/lcout     LogicCell40_SEQ_MODE_0000    316              7191  19782  RISE       1
I__235/I                                                          LocalMux                       0              7191  19782  RISE       1
I__235/O                                                          LocalMux                     330              7520  19782  RISE       1
I__236/I                                                          InMux                          0              7520  19782  RISE       1
I__236/O                                                          InMux                        259              7780  19782  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3                              LogicCell40_SEQ_MODE_1000      0              7780  19782  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Setup Constraint : 25000p
Path slack       : 19810p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                         LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                       Odrv4                          0              3375  19782  RISE       1
I__294/O                                                       Odrv4                        351              3726  19782  RISE       1
I__297/I                                                       LocalMux                       0              3726  19782  RISE       1
I__297/O                                                       LocalMux                     330              4056  19782  RISE       1
I__300/I                                                       InMux                          0              4056  19782  RISE       1
I__300/O                                                       InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                  LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                       LocalMux                       0              4764  19782  RISE       1
I__332/O                                                       LocalMux                     330              5094  19782  RISE       1
I__334/I                                                       InMux                          0              5094  19782  RISE       1
I__334/O                                                       InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                  LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                       LocalMux                       0              5669  19782  RISE       1
I__185/O                                                       LocalMux                     330              5998  19782  RISE       1
I__187/I                                                       InMux                          0              5998  19782  RISE       1
I__187/O                                                       InMux                        259              6258  19782  RISE       1
I__189/I                                                       CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                       CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                     LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
I__184/I                                                       InMux                          0              6489  19810  RISE       1
I__184/O                                                       InMux                        259              6749  19810  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/in3    LogicCell40_SEQ_MODE_0000      0              6749  19810  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              7064  19810  RISE       1
I__329/I                                                       LocalMux                       0              7064  19810  RISE       1
I__329/O                                                       LocalMux                     330              7394  19810  RISE       1
I__330/I                                                       InMux                          0              7394  19810  RISE       1
I__330/O                                                       InMux                        259              7653  19810  RISE       1
I__331/I                                                       CascadeMux                     0              7653  19810  RISE       1
I__331/O                                                       CascadeMux                     0              7653  19810  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in2                           LogicCell40_SEQ_MODE_1000      0              7653  19810  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Setup Constraint : 25000p
Path slack       : 20049p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                         LocalMux                       0              4764  19782  RISE       1
I__332/O                                         LocalMux                     330              5094  19782  RISE       1
I__334/I                                         InMux                          0              5094  19782  RISE       1
I__334/O                                         InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__186/I                                         Odrv4                          0              5669  20048  RISE       1
I__186/O                                         Odrv4                        351              6019  20048  RISE       1
I__188/I                                         LocalMux                       0              6019  20048  RISE       1
I__188/O                                         LocalMux                     330              6349  20048  RISE       1
I__190/I                                         InMux                          0              6349  20048  RISE       1
I__190/O                                         InMux                        259              6608  20048  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in3       LogicCell40_SEQ_MODE_0000      0              6608  20048  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/lcout     LogicCell40_SEQ_MODE_0000    316              6924  20048  RISE       1
I__341/I                                         LocalMux                       0              6924  20048  RISE       1
I__341/O                                         LocalMux                     330              7254  20048  RISE       1
I__342/I                                         InMux                          0              7254  20048  RISE       1
I__342/O                                         InMux                        259              7513  20048  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in3             LogicCell40_SEQ_MODE_1000      0              7513  20048  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Setup Constraint : 25000p
Path slack       : 20056p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6615  20056  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6742  20056  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6742  20056  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6868  20056  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6868  20056  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6994  20056  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6994  20056  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/carryout                         LogicCell40_SEQ_MODE_1000    126              7120  20056  RISE       2
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/carryin                          LogicCell40_SEQ_MODE_1000      0              7120  20056  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/carryout                         LogicCell40_SEQ_MODE_1000    126              7247  20056  RISE       1
I__213/I                                                          InMux                          0              7247  20056  RISE       1
I__213/O                                                          InMux                        259              7506  20056  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in3                              LogicCell40_SEQ_MODE_1000      0              7506  20056  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Setup Constraint : 25000p
Path slack       : 20182p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6615  20056  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6742  20056  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6742  20056  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6868  20056  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6868  20056  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6994  20056  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6994  20056  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/carryout                         LogicCell40_SEQ_MODE_1000    126              7120  20056  RISE       2
I__214/I                                                          InMux                          0              7120  20182  RISE       1
I__214/O                                                          InMux                        259              7380  20182  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in3                              LogicCell40_SEQ_MODE_1000      0              7380  20182  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Setup Constraint : 25000p
Path slack       : 20308p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6615  20056  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6742  20056  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6742  20056  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6868  20056  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6868  20056  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6994  20056  RISE       2
I__180/I                                                          InMux                          0              6994  20308  RISE       1
I__180/O                                                          InMux                        259              7254  20308  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in3                              LogicCell40_SEQ_MODE_1000      0              7254  20308  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Setup Constraint : 25000p
Path slack       : 20435p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6615  20056  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6742  20056  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6742  20056  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6868  20056  RISE       2
I__181/I                                                          InMux                          0              6868  20434  RISE       1
I__181/O                                                          InMux                        259              7127  20434  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in3                              LogicCell40_SEQ_MODE_1000      0              7127  20434  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Setup Constraint : 25000p
Path slack       : 20561p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                                          Odrv4                          0              3375  19782  RISE       1
I__294/O                                                          Odrv4                        351              3726  19782  RISE       1
I__297/I                                                          LocalMux                       0              3726  19782  RISE       1
I__297/O                                                          LocalMux                     330              4056  19782  RISE       1
I__300/I                                                          InMux                          0              4056  19782  RISE       1
I__300/O                                                          InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0                     LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout                   LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__332/I                                                          LocalMux                       0              4764  19782  RISE       1
I__332/O                                                          LocalMux                     330              5094  19782  RISE       1
I__334/I                                                          InMux                          0              5094  19782  RISE       1
I__334/O                                                          InMux                        259              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/in3                     LogicCell40_SEQ_MODE_0000      0              5353  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_13_6_1/lcout                   LogicCell40_SEQ_MODE_0000    316              5669  19782  RISE       2
I__185/I                                                          LocalMux                       0              5669  19782  RISE       1
I__185/O                                                          LocalMux                     330              5998  19782  RISE       1
I__187/I                                                          InMux                          0              5998  19782  RISE       1
I__187/O                                                          InMux                        259              6258  19782  RISE       1
I__189/I                                                          CascadeMux                     0              6258  19782  RISE       1
I__189/O                                                          CascadeMux                     0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in2                        LogicCell40_SEQ_MODE_0000      0              6258  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6489  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              6489  19782  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              6615  19782  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6615  20056  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6742  20056  RISE       2
I__182/I                                                          InMux                          0              6742  20560  RISE       1
I__182/O                                                          InMux                        259              7001  20560  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in3                              LogicCell40_SEQ_MODE_1000      0              7001  20560  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Setup Constraint : 25000p
Path slack       : 20665p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6700
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__336/I                                         InMux                          0              5094  20666  RISE       1
I__336/O                                         InMux                        259              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in1    LogicCell40_SEQ_MODE_0000      0              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/ltout  LogicCell40_SEQ_MODE_0000    379              5732  20666  FALL       1
I__201/I                                         CascadeMux                     0              5732  20666  FALL       1
I__201/O                                         CascadeMux                     0              5732  20666  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5732  20666  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              6110  20666  RISE       2
I__257/I                                         LocalMux                       0              6110  20666  RISE       1
I__257/O                                         LocalMux                     330              6440  20666  RISE       1
I__259/I                                         InMux                          0              6440  20666  RISE       1
I__259/O                                         InMux                        259              6700  20666  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0             LogicCell40_SEQ_MODE_1000      0              6700  20666  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Setup Constraint : 25000p
Path slack       : 20735p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6700
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__336/I                                         InMux                          0              5094  20666  RISE       1
I__336/O                                         InMux                        259              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in1    LogicCell40_SEQ_MODE_0000      0              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/ltout  LogicCell40_SEQ_MODE_0000    379              5732  20666  FALL       1
I__201/I                                         CascadeMux                     0              5732  20666  FALL       1
I__201/O                                         CascadeMux                     0              5732  20666  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in2    LogicCell40_SEQ_MODE_0000      0              5732  20666  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              6110  20666  RISE       2
I__257/I                                         LocalMux                       0              6110  20666  RISE       1
I__257/O                                         LocalMux                     330              6440  20666  RISE       1
I__258/I                                         InMux                          0              6440  20736  RISE       1
I__258/O                                         InMux                        259              6700  20736  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in1             LogicCell40_SEQ_MODE_1000      0              6700  20736  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Setup Constraint : 25000p
Path slack       : 20855p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__336/I                                         InMux                          0              5094  20666  RISE       1
I__336/O                                         InMux                        259              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in1    LogicCell40_SEQ_MODE_0000      0              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/lcout  LogicCell40_SEQ_MODE_0000    400              5753  20855  RISE       2
I__344/I                                         LocalMux                       0              5753  20855  RISE       1
I__344/O                                         LocalMux                     330              6082  20855  RISE       1
I__346/I                                         InMux                          0              6082  20855  RISE       1
I__346/O                                         InMux                        259              6342  20855  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_13_6_6/in3            LogicCell40_SEQ_MODE_0000      0              6342  20855  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_13_6_6/ltout          LogicCell40_SEQ_MODE_0000    267              6608  20855  RISE       1
I__197/I                                         CascadeMux                     0              6608  20855  RISE       1
I__197/O                                         CascadeMux                     0              6608  20855  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/in2                  LogicCell40_SEQ_MODE_1000      0              6608  20855  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in1
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Setup Constraint : 25000p
Path slack       : 21093p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                           Odrv4                          0              3375  19782  RISE       1
I__294/O                                           Odrv4                        351              3726  19782  RISE       1
I__297/I                                           LocalMux                       0              3726  19782  RISE       1
I__297/O                                           LocalMux                     330              4056  19782  RISE       1
I__300/I                                           InMux                          0              4056  19782  RISE       1
I__300/O                                           InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0      LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout    LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                           LocalMux                       0              4764  20666  RISE       1
I__333/O                                           LocalMux                     330              5094  20666  RISE       1
I__337/I                                           InMux                          0              5094  21094  RISE       1
I__337/O                                           InMux                        259              5353  21094  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/in1    LogicCell40_SEQ_MODE_0000      0              5353  21094  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/lcout  LogicCell40_SEQ_MODE_0000    400              5753  21094  RISE       1
I__261/I                                           LocalMux                       0              5753  21094  RISE       1
I__261/O                                           LocalMux                     330              6082  21094  RISE       1
I__262/I                                           InMux                          0              6082  21094  RISE       1
I__262/O                                           InMux                        259              6342  21094  RISE       1
U110_ATA.RW_EN_LC_14_7_5/in1                       LogicCell40_SEQ_MODE_1000      0              6342  21094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Setup Constraint : 25000p
Path slack       : 21093p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__336/I                                         InMux                          0              5094  20666  RISE       1
I__336/O                                         InMux                        259              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in1    LogicCell40_SEQ_MODE_0000      0              5353  20666  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/lcout  LogicCell40_SEQ_MODE_0000    400              5753  20855  RISE       2
I__345/I                                         LocalMux                       0              5753  21094  RISE       1
I__345/O                                         LocalMux                     330              6082  21094  RISE       1
I__347/I                                         InMux                          0              6082  21094  RISE       1
I__347/O                                         InMux                        259              6342  21094  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in1             LogicCell40_SEQ_MODE_1000      0              6342  21094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Setup Constraint : 25000p
Path slack       : 21220p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__338/I                                         InMux                          0              5094  21220  RISE       1
I__338/O                                         InMux                        259              5353  21220  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/in1        LogicCell40_SEQ_MODE_0000      0              5353  21220  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/lcout      LogicCell40_SEQ_MODE_0000    400              5753  21220  RISE       1
I__348/I                                         LocalMux                       0              5753  21220  RISE       1
I__348/O                                         LocalMux                     330              6082  21220  RISE       1
I__349/I                                         InMux                          0              6082  21220  RISE       1
I__349/O                                         InMux                        259              6342  21220  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in3                 LogicCell40_SEQ_MODE_1000      0              6342  21220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Setup Constraint : 25000p
Path slack       : 21423p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                           Odrv4                          0              3375  19782  RISE       1
I__294/O                                           Odrv4                        351              3726  19782  RISE       1
I__297/I                                           LocalMux                       0              3726  19782  RISE       1
I__297/O                                           LocalMux                     330              4056  19782  RISE       1
I__300/I                                           InMux                          0              4056  19782  RISE       1
I__300/O                                           InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0      LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout    LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                           LocalMux                       0              4764  20666  RISE       1
I__333/O                                           LocalMux                     330              5094  20666  RISE       1
I__337/I                                           InMux                          0              5094  21094  RISE       1
I__337/O                                           InMux                        259              5353  21094  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/in1    LogicCell40_SEQ_MODE_0000      0              5353  21094  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/ltout  LogicCell40_SEQ_MODE_0000    379              5732  21423  FALL       1
I__212/I                                           CascadeMux                     0              5732  21423  FALL       1
I__212/O                                           CascadeMux                     0              5732  21423  FALL       1
U110_ATA.ATA_CYCLE_RNO_0_LC_14_6_1/in2             LogicCell40_SEQ_MODE_0000      0              5732  21423  FALL       1
U110_ATA.ATA_CYCLE_RNO_0_LC_14_6_1/ltout           LogicCell40_SEQ_MODE_0000    309              6040  21423  RISE       1
I__211/I                                           CascadeMux                     0              6040  21423  RISE       1
I__211/O                                           CascadeMux                     0              6040  21423  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in2                   LogicCell40_SEQ_MODE_1000      0              6040  21423  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Setup Constraint : 25000p
Path slack       : 21781p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           27513

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__294/I                                         Odrv4                          0              3375  19782  RISE       1
I__294/O                                         Odrv4                        351              3726  19782  RISE       1
I__297/I                                         LocalMux                       0              3726  19782  RISE       1
I__297/O                                         LocalMux                     330              4056  19782  RISE       1
I__300/I                                         InMux                          0              4056  19782  RISE       1
I__300/O                                         InMux                        259              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4315  19782  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_14_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              4764  19782  RISE       7
I__333/I                                         LocalMux                       0              4764  20666  RISE       1
I__333/O                                         LocalMux                     330              5094  20666  RISE       1
I__338/I                                         InMux                          0              5094  21220  RISE       1
I__338/O                                         InMux                        259              5353  21220  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/in1        LogicCell40_SEQ_MODE_0000      0              5353  21220  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/ltout      LogicCell40_SEQ_MODE_0000    379              5732  21781  FALL       1
I__343/I                                         CascadeMux                     0              5732  21781  FALL       1
I__343/O                                         CascadeMux                     0              5732  21781  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in2             LogicCell40_SEQ_MODE_1000      0              5732  21781  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Setup Constraint : 25000p
Path slack       : 22152p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout   LogicCell40_SEQ_MODE_1000    540              3375  20413  RISE       6
I__266/I                                 Odrv4                          0              3375  20413  RISE       1
I__266/O                                 Odrv4                        351              3726  20413  RISE       1
I__269/I                                 LocalMux                       0              3726  20413  RISE       1
I__269/O                                 LocalMux                     330              4056  20413  RISE       1
I__275/I                                 InMux                          0              4056  22153  RISE       1
I__275/O                                 InMux                        259              4315  22153  RISE       1
I__279/I                                 CascadeMux                     0              4315  22153  RISE       1
I__279/O                                 CascadeMux                     0              4315  22153  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/in2    LogicCell40_SEQ_MODE_0000      0              4315  22153  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/lcout  LogicCell40_SEQ_MODE_0000    379              4694  22153  RISE       1
I__198/I                                 LocalMux                       0              4694  22153  RISE       1
I__198/O                                 LocalMux                     330              5023  22153  RISE       1
I__199/I                                 InMux                          0              5023  22153  RISE       1
I__199/O                                 InMux                        259              5283  22153  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/in1          LogicCell40_SEQ_MODE_1000      0              5283  22153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in2
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Setup Constraint : 25000p
Path slack       : 22804p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20203  RISE       3
I__313/I                                         LocalMux                       0              3375  20203  RISE       1
I__313/O                                         LocalMux                     330              3705  20203  RISE       1
I__316/I                                         InMux                          0              3705  21465  RISE       1
I__316/O                                         InMux                        259              3964  21465  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_14_7_3/in0    LogicCell40_SEQ_MODE_0000      0              3964  21465  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_14_7_3/ltout  LogicCell40_SEQ_MODE_0000    386              4350  21465  FALL       1
I__281/I                                         CascadeMux                     0              4350  21465  FALL       1
I__281/O                                         CascadeMux                     0              4350  21465  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_14_7_4/in2    LogicCell40_SEQ_MODE_0000      0              4350  21465  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_14_7_4/ltout  LogicCell40_SEQ_MODE_0000    309              4659  22805  RISE       1
I__260/I                                         CascadeMux                     0              4659  22805  RISE       1
I__260/O                                         CascadeMux                     0              4659  22805  RISE       1
U110_ATA.RW_EN_LC_14_7_5/in2                     LogicCell40_SEQ_MODE_1000      0              4659  22805  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Setup Constraint : 25000p
Path slack       : 23135p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27105

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout   LogicCell40_SEQ_MODE_1000    540              3017  22482  RISE       3
I__172/I                                              LocalMux                       0              3017  22482  RISE       1
I__172/O                                              LocalMux                     330              3346  22482  RISE       1
I__175/I                                              InMux                          0              3346  23134  RISE       1
I__175/O                                              InMux                        259              3606  23134  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNO_0_LC_13_5_3/in0    LogicCell40_SEQ_MODE_0000      0              3606  23134  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_RNO_0_LC_13_5_3/ltout  LogicCell40_SEQ_MODE_0000    365              3970  23134  RISE       1
I__179/I                                              CascadeMux                     0              3970  23134  RISE       1
I__179/O                                              CascadeMux                     0              3970  23134  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in2          LogicCell40_SEQ_MODE_1000      0              3970  23134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_13_6_4/lcout
Path End         : U110_ATA.ATA_START_LC_13_6_4/in2
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Setup Constraint : 25000p
Path slack       : 23232p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_13_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              3375  21241  RISE       1
I__146/I                                    LocalMux                       0              3375  21241  RISE       1
I__146/O                                    LocalMux                     330              3705  21241  RISE       1
I__147/I                                    InMux                          0              3705  21241  RISE       1
I__147/O                                    InMux                        259              3964  21241  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in3    LogicCell40_SEQ_MODE_0000      0              3964  21241  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/ltout  LogicCell40_SEQ_MODE_0000    267              4231  23233  RISE       1
I__148/I                                    CascadeMux                     0              4231  23233  RISE       1
I__148/O                                    CascadeMux                     0              4231  23233  RISE       1
U110_ATA.ATA_START_LC_13_6_4/in2            LogicCell40_SEQ_MODE_1000      0              4231  23233  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_14_6_2/lcout
Path End         : U110_ATA.ATA_START_LC_13_6_4/in3
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Setup Constraint : 25000p
Path slack       : 23247p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_14_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23247  RISE       2
I__207/I                            Odrv4                          0              3375  23247  RISE       1
I__207/O                            Odrv4                        351              3726  23247  RISE       1
I__209/I                            LocalMux                       0              3726  23247  RISE       1
I__209/O                            LocalMux                     330              4056  23247  RISE       1
I__210/I                            InMux                          0              4056  23247  RISE       1
I__210/O                            InMux                        259              4315  23247  RISE       1
U110_ATA.ATA_START_LC_13_6_4/in3    LogicCell40_SEQ_MODE_1000      0              4315  23247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22503  RISE       5
I__156/I                                             LocalMux                       0              3017  22503  RISE       1
I__156/O                                             LocalMux                     330              3346  22503  RISE       1
I__161/I                                             InMux                          0              3346  23401  RISE       1
I__161/O                                             InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in0        LogicCell40_SEQ_MODE_1000      0              3606  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              3017  23401  RISE       4
I__110/I                                            LocalMux                       0              3017  23401  RISE       1
I__110/O                                            LocalMux                     330              3346  23401  RISE       1
I__112/I                                            InMux                          0              3346  23401  RISE       1
I__112/O                                            InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in0    LogicCell40_SEQ_MODE_1000      0              3606  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017  23471  RISE       4
I__93/I                                          LocalMux                       0              3017  23471  RISE       1
I__93/O                                          LocalMux                     330              3346  23471  RISE       1
I__95/I                                          InMux                          0              3346  23471  RISE       1
I__95/O                                          InMux                        259              3606  23471  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3606  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       8
I__224/I                                LocalMux                       0              3375  21472  RISE       1
I__224/O                                LocalMux                     330              3705  21472  RISE       1
I__231/I                                InMux                          0              3705  23471  RISE       1
I__231/O                                InMux                        259              3964  23471  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  19915  RISE       3
I__283/I                                LocalMux                       0              3375  23471  RISE       1
I__283/O                                LocalMux                     330              3705  23471  RISE       1
I__286/I                                InMux                          0              3705  23471  RISE       1
I__286/O                                InMux                        259              3964  23471  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20182  RISE       3
I__290/I                                LocalMux                       0              3375  22826  RISE       1
I__290/O                                LocalMux                     330              3705  22826  RISE       1
I__293/I                                InMux                          0              3705  22826  RISE       1
I__293/O                                InMux                        259              3964  22826  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20834  RISE       6
I__304/I                                LocalMux                       0              3375  22700  RISE       1
I__304/O                                LocalMux                     330              3705  22700  RISE       1
I__310/I                                InMux                          0              3705  22700  RISE       1
I__310/O                                InMux                        259              3964  22700  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_14_6_2/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_14_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23247  RISE       2
I__206/I                            LocalMux                       0              3375  23471  RISE       1
I__206/O                            LocalMux                     330              3705  23471  RISE       1
I__208/I                            InMux                          0              3705  23471  RISE       1
I__208/O                            InMux                        259              3964  23471  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  19782  RISE       3
I__296/I                                LocalMux                       0              3375  22952  RISE       1
I__296/O                                LocalMux                     330              3705  22952  RISE       1
I__299/I                                InMux                          0              3705  22952  RISE       1
I__299/O                                InMux                        259              3964  22952  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20203  RISE       3
I__314/I                                LocalMux                       0              3375  23078  RISE       1
I__314/O                                LocalMux                     330              3705  23078  RISE       1
I__317/I                                InMux                          0              3705  23078  RISE       1
I__317/O                                InMux                        259              3964  23078  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22559  RISE       3
I__168/I                                        LocalMux                       0              3017  22559  RISE       1
I__168/O                                        LocalMux                     330              3346  22559  RISE       1
I__171/I                                        InMux                          0              3346  23597  RISE       1
I__171/O                                        InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in3    LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22503  RISE       5
I__156/I                                             LocalMux                       0              3017  22503  RISE       1
I__156/O                                             LocalMux                     330              3346  22503  RISE       1
I__160/I                                             InMux                          0              3346  23597  RISE       1
I__160/O                                             InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_14_7_5/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in3
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Setup Constraint : 25000p
Path slack       : 23598p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_14_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23597  RISE       5
I__543/I                        LocalMux                       0              3375  23597  RISE       1
I__543/O                        LocalMux                     330              3705  23597  RISE       1
I__546/I                        InMux                          0              3705  23597  RISE       1
I__546/O                        InMux                        259              3964  23597  RISE       1
U110_ATA.RW_EN_LC_14_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3964  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Setup Constraint : 25000p
Path slack       : 23598p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20729  RISE       5
I__323/I                                LocalMux                       0              3375  23597  RISE       1
I__323/O                                LocalMux                     330              3705  23597  RISE       1
I__328/I                                InMux                          0              3705  23597  RISE       1
I__328/O                                InMux                        259              3964  23597  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Setup Constraint : 25000p
Path slack       : 23598p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23597  RISE       4
I__192/I                           LocalMux                       0              3375  23597  RISE       1
I__192/O                           LocalMux                     330              3705  23597  RISE       1
I__196/I                           InMux                          0              3705  23597  RISE       1
I__196/O                           InMux                        259              3964  23597  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3964  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9154
---------------------------------------   ---- 
End-of-path arrival time (ps)             9154
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__424/I                                     Odrv12                         0               973   +INF  FALL       1
I__424/O                                     Odrv12                       540              1513   +INF  FALL       1
I__426/I                                     Span12Mux_v                    0              1513   +INF  FALL       1
I__426/O                                     Span12Mux_v                  540              2053   +INF  FALL       1
I__432/I                                     Span12Mux_h                    0              2053   +INF  FALL       1
I__432/O                                     Span12Mux_h                  540              2593   +INF  FALL       1
I__440/I                                     LocalMux                       0              2593   +INF  FALL       1
I__440/O                                     LocalMux                     309              2902   +INF  FALL       1
I__446/I                                     InMux                          0              2902   +INF  FALL       1
I__446/O                                     InMux                        217              3119   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000    379              3498   +INF  FALL       1
I__467/I                                     Odrv12                         0              3498   +INF  FALL       1
I__467/O                                     Odrv12                       540              4038   +INF  FALL       1
I__468/I                                     LocalMux                       0              4038   +INF  FALL       1
I__468/O                                     LocalMux                     309              4346   +INF  FALL       1
I__469/I                                     IoInMux                        0              4346   +INF  FALL       1
I__469/O                                     IoInMux                      217              4564   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              4564   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              6801   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              6801   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353              9154   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0              9154   +INF  FALL       1


++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3393
---------------------------------------   ---- 
End-of-path arrival time (ps)             3393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__237/I                              LocalMux                       0              2867   +INF  FALL       1
I__237/O                              LocalMux                     309              3175   +INF  FALL       1
I__242/I                              InMux                          0              3175   +INF  FALL       1
I__242/O                              InMux                        217              3393   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3393   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                           Odrv12                         0               973   +INF  FALL       1
I__423/O                                           Odrv12                       540              1513   +INF  FALL       1
I__425/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__427/I                                           LocalMux                       0              2053   +INF  FALL       1
I__427/O                                           LocalMux                     309              2362   +INF  FALL       1
I__433/I                                           InMux                          0              2362   +INF  FALL       1
I__433/O                                           InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in3  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10619
---------------------------------------   ----- 
End-of-path arrival time (ps)             10619
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__424/I                                      Odrv12                         0               923   +INF  FALL       1
I__424/O                                      Odrv12                       540              1463   +INF  FALL       1
I__426/I                                      Span12Mux_v                    0              1463   +INF  FALL       1
I__426/O                                      Span12Mux_v                  540              2003   +INF  FALL       1
I__432/I                                      Span12Mux_h                    0              2003   +INF  FALL       1
I__432/O                                      Span12Mux_h                  540              2543   +INF  FALL       1
I__441/I                                      Sp12to4                        0              2543   +INF  FALL       1
I__441/O                                      Sp12to4                      449              2992   +INF  FALL       1
I__447/I                                      Span4Mux_v                     0              2992   +INF  FALL       1
I__447/O                                      Span4Mux_v                   372              3364   +INF  FALL       1
I__452/I                                      LocalMux                       0              3364   +INF  FALL       1
I__452/O                                      LocalMux                     309              3672   +INF  FALL       1
I__453/I                                      InMux                          0              3672   +INF  FALL       1
I__453/O                                      InMux                        217              3890   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       1
I__417/I                                      Odrv4                          0              4275   +INF  FALL       1
I__417/O                                      Odrv4                        372              4647   +INF  FALL       1
I__418/I                                      Span4Mux_v                     0              4647   +INF  FALL       1
I__418/O                                      Span4Mux_v                   372              5019   +INF  FALL       1
I__419/I                                      Span4Mux_h                     0              5019   +INF  FALL       1
I__419/O                                      Span4Mux_h                   316              5334   +INF  FALL       1
I__420/I                                      Span4Mux_s1_h                  0              5334   +INF  FALL       1
I__420/O                                      Span4Mux_s1_h                168              5503   +INF  FALL       1
I__421/I                                      LocalMux                       0              5503   +INF  FALL       1
I__421/O                                      LocalMux                     309              5811   +INF  FALL       1
I__422/I                                      IoInMux                        0              5811   +INF  FALL       1
I__422/O                                      IoInMux                      217              6029   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6029   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                       IO_PAD                         0              8266   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2353             10619   +INF  FALL       1
IDEHWENn                                      U110_TOP                       0             10619   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__238/I                              Odrv4                          0              2817   +INF  FALL       1
I__238/O                              Odrv4                        372              3188   +INF  FALL       1
I__243/I                              LocalMux                       0              3188   +INF  FALL       1
I__243/O                              LocalMux                     309              3497   +INF  FALL       1
I__248/I                              InMux                          0              3497   +INF  FALL       1
I__248/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                                           Odrv12                         0               923   +INF  FALL       1
I__423/O                                           Odrv12                       540              1463   +INF  FALL       1
I__425/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__427/I                                           LocalMux                       0              2003   +INF  FALL       1
I__427/O                                           LocalMux                     309              2312   +INF  FALL       1
I__434/I                                           InMux                          0              2312   +INF  FALL       1
I__434/O                                           InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in1  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : TBIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7601
 
Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                                    U110_TOP                       0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/DOUT                                    IO_PAD                       590               590   +INF  RISE       1
ATA_ENn_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ATA_ENn_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__364/I                                                   Odrv12                         0              1053   +INF  FALL       1
I__364/O                                                   Odrv12                       540              1593   +INF  FALL       1
I__366/I                                                   Span12Mux_v                    0              1593   +INF  FALL       1
I__366/O                                                   Span12Mux_v                  540              2133   +INF  FALL       1
I__368/I                                                   Sp12to4                        0              2133   +INF  FALL       1
I__368/O                                                   Sp12to4                      449              2582   +INF  FALL       1
I__372/I                                                   Span4Mux_h                     0              2582   +INF  FALL       1
I__372/O                                                   Span4Mux_h                   316              2897   +INF  FALL       1
I__381/I                                                   LocalMux                       0              2897   +INF  FALL       1
I__381/O                                                   LocalMux                     309              3206   +INF  FALL       1
I__391/I                                                   InMux                          0              3206   +INF  FALL       1
I__391/O                                                   InMux                        217              3423   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/in1    LogicCell40_SEQ_MODE_0000      0              3423   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000    379              3802   +INF  FALL       1
I__141/I                                                   Odrv4                          0              3802   +INF  FALL       1
I__141/O                                                   Odrv4                        372              4174   +INF  FALL       1
I__142/I                                                   Span4Mux_v                     0              4174   +INF  FALL       1
I__142/O                                                   Span4Mux_v                   372              4546   +INF  FALL       1
I__143/I                                                   Span4Mux_s3_h                  0              4546   +INF  FALL       1
I__143/O                                                   Span4Mux_s3_h                231              4777   +INF  FALL       1
I__144/I                                                   LocalMux                       0              4777   +INF  FALL       1
I__144/O                                                   LocalMux                     309              5086   +INF  FALL       1
I__145/I                                                   IoInMux                        0              5086   +INF  FALL       1
I__145/O                                                   IoInMux                      217              5303   +INF  FALL       1
TBIn_obuft_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001         0              5303   +INF  FALL       1
TBIn_obuft_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001       210              5513   +INF  FALL       1
TBIn_obuft_iopad/OE                                        IO_PAD                         0              5513   +INF  FALL       1
TBIn_obuft_iopad/PACKAGEPIN:out                            IO_PAD                      2088              7601   +INF  FALL       1
TBIn                                                       U110_TOP                       0              7601   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : CS1_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9479
---------------------------------------   ---- 
End-of-path arrival time (ps)             9479
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                   U110_TOP                       0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__365/I                                  Odrv12                         0              1003   +INF  FALL       1
I__365/O                                  Odrv12                       540              1543   +INF  FALL       1
I__367/I                                  Span12Mux_h                    0              1543   +INF  FALL       1
I__367/O                                  Span12Mux_h                  540              2083   +INF  FALL       1
I__370/I                                  Span12Mux_v                    0              2083   +INF  FALL       1
I__370/O                                  Span12Mux_v                  540              2623   +INF  FALL       1
I__374/I                                  LocalMux                       0              2623   +INF  FALL       1
I__374/O                                  LocalMux                     309              2932   +INF  FALL       1
I__383/I                                  InMux                          0              2932   +INF  FALL       1
I__383/O                                  InMux                        217              3149   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3437   +INF  FALL       1
I__360/I                                  Odrv12                         0              3437   +INF  FALL       1
I__360/O                                  Odrv12                       540              3977   +INF  FALL       1
I__361/I                                  Span12Mux_s8_h                 0              3977   +INF  FALL       1
I__361/O                                  Span12Mux_s8_h               386              4362   +INF  FALL       1
I__362/I                                  LocalMux                       0              4362   +INF  FALL       1
I__362/O                                  LocalMux                     309              4671   +INF  FALL       1
I__363/I                                  IoInMux                        0              4671   +INF  FALL       1
I__363/O                                  IoInMux                      217              4888   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4888   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7126   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0              7126   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9479   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0              9479   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9248
---------------------------------------   ---- 
End-of-path arrival time (ps)             9248
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__513/I                          Odrv12                         0              1053   +INF  FALL       1
I__513/O                          Odrv12                       540              1593   +INF  FALL       1
I__515/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__515/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__517/I                          LocalMux                       0              2133   +INF  FALL       1
I__517/O                          LocalMux                     309              2442   +INF  FALL       1
I__522/I                          InMux                          0              2442   +INF  FALL       1
I__522/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__572/I                          Odrv4                          0              2947   +INF  FALL       1
I__572/O                          Odrv4                        372              3318   +INF  FALL       1
I__573/I                          Span4Mux_s1_h                  0              3318   +INF  FALL       1
I__573/O                          Span4Mux_s1_h                168              3487   +INF  FALL       1
I__574/I                          IoSpan4Mux                     0              3487   +INF  FALL       1
I__574/O                          IoSpan4Mux                   323              3809   +INF  FALL       1
I__575/I                          IoSpan4Mux                     0              3809   +INF  FALL       1
I__575/O                          IoSpan4Mux                   323              4132   +INF  FALL       1
I__576/I                          LocalMux                       0              4132   +INF  FALL       1
I__576/O                          LocalMux                     309              4440   +INF  FALL       1
I__577/I                          IoInMux                        0              4440   +INF  FALL       1
I__577/O                          IoInMux                      217              4658   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4658   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6895   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6895   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9248   +INF  FALL       1
IDEDIR                            U110_TOP                       0              9248   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : DIOR_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9254
---------------------------------------   ---- 
End-of-path arrival time (ps)             9254
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                                         U110_TOP                       0                 0   +INF  FALL       1
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
RnW_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__513/I                                    Odrv12                         0              1003   +INF  FALL       1
I__513/O                                    Odrv12                       540              1543   +INF  FALL       1
I__515/I                                    Span12Mux_v                    0              1543   +INF  FALL       1
I__515/O                                    Span12Mux_v                  540              2083   +INF  FALL       1
I__518/I                                    Span12Mux_v                    0              2083   +INF  FALL       1
I__518/O                                    Span12Mux_v                  540              2623   +INF  FALL       1
I__523/I                                    LocalMux                       0              2623   +INF  FALL       1
I__523/O                                    LocalMux                     309              2932   +INF  FALL       1
I__529/I                                    InMux                          0              2932   +INF  FALL       1
I__529/O                                    InMux                        217              3149   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              3535   +INF  FALL       1
I__561/I                                    Odrv4                          0              3535   +INF  FALL       1
I__561/O                                    Odrv4                        372              3906   +INF  FALL       1
I__562/I                                    Span4Mux_s3_h                  0              3906   +INF  FALL       1
I__562/O                                    Span4Mux_s3_h                231              4138   +INF  FALL       1
I__563/I                                    LocalMux                       0              4138   +INF  FALL       1
I__563/O                                    LocalMux                     309              4446   +INF  FALL       1
I__564/I                                    IoInMux                        0              4446   +INF  FALL       1
I__564/O                                    IoInMux                      217              4664   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              4664   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              6901   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                         0              6901   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353              9254   +INF  FALL       1
DIOR_PRIn                                   U110_TOP                       0              9254   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOR_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11840
---------------------------------------   ----- 
End-of-path arrival time (ps)             11840
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                        U110_TOP                       0                 0   +INF  RISE       1
SCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
SCS1_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
SCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__396/I                                    Odrv12                         0               973   +INF  FALL       1
I__396/O                                    Odrv12                       540              1513   +INF  FALL       1
I__397/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__397/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__398/I                                    Sp12to4                        0              2053   +INF  FALL       1
I__398/O                                    Sp12to4                      449              2502   +INF  FALL       1
I__400/I                                    Span4Mux_v                     0              2502   +INF  FALL       1
I__400/O                                    Span4Mux_v                   372              2874   +INF  FALL       1
I__402/I                                    LocalMux                       0              2874   +INF  FALL       1
I__402/O                                    LocalMux                     309              3182   +INF  FALL       1
I__404/I                                    InMux                          0              3182   +INF  FALL       1
I__404/O                                    InMux                        217              3400   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0       LogicCell40_SEQ_MODE_0000      0              3400   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000    386              3785   +INF  FALL       2
I__537/I                                    Odrv4                          0              3785   +INF  FALL       1
I__537/O                                    Odrv4                        372              4157   +INF  FALL       1
I__538/I                                    Span4Mux_h                     0              4157   +INF  FALL       1
I__538/O                                    Span4Mux_h                   316              4473   +INF  FALL       1
I__539/I                                    Span4Mux_v                     0              4473   +INF  FALL       1
I__539/O                                    Span4Mux_v                   372              4844   +INF  FALL       1
I__540/I                                    LocalMux                       0              4844   +INF  FALL       1
I__540/O                                    LocalMux                     309              5153   +INF  FALL       1
I__541/I                                    InMux                          0              5153   +INF  FALL       1
I__541/O                                    InMux                        217              5370   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5370   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000    379              5749   +INF  FALL       1
I__508/I                                    Odrv4                          0              5749   +INF  FALL       1
I__508/O                                    Odrv4                        372              6121   +INF  FALL       1
I__509/I                                    Span4Mux_v                     0              6121   +INF  FALL       1
I__509/O                                    Span4Mux_v                   372              6492   +INF  FALL       1
I__510/I                                    Span4Mux_s3_h                  0              6492   +INF  FALL       1
I__510/O                                    Span4Mux_s3_h                231              6724   +INF  FALL       1
I__511/I                                    LocalMux                       0              6724   +INF  FALL       1
I__511/O                                    LocalMux                     309              7033   +INF  FALL       1
I__512/I                                    IoInMux                        0              7033   +INF  FALL       1
I__512/O                                    IoInMux                      217              7250   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7250   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              9487   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                         0              9487   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             11840   +INF  FALL       1
DIOR_SECn                                   U110_TOP                       0             11840   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOW_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11426
---------------------------------------   ----- 
End-of-path arrival time (ps)             11426
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                      U110_TOP                       0                 0   +INF  FALL       1
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
SCS1_ibuf_iopad/DOUT                      IO_PAD                       460               460   +INF  FALL       1
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__396/I                                  Odrv12                         0               923   +INF  FALL       1
I__396/O                                  Odrv12                       540              1463   +INF  FALL       1
I__397/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__397/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__398/I                                  Sp12to4                        0              2003   +INF  FALL       1
I__398/O                                  Sp12to4                      449              2452   +INF  FALL       1
I__400/I                                  Span4Mux_v                     0              2452   +INF  FALL       1
I__400/O                                  Span4Mux_v                   372              2824   +INF  FALL       1
I__402/I                                  LocalMux                       0              2824   +INF  FALL       1
I__402/O                                  LocalMux                     309              3132   +INF  FALL       1
I__404/I                                  InMux                          0              3132   +INF  FALL       1
I__404/O                                  InMux                        217              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0     LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000    386              3735   +INF  FALL       2
I__537/I                                  Odrv4                          0              3735   +INF  FALL       1
I__537/O                                  Odrv4                        372              4107   +INF  FALL       1
I__538/I                                  Span4Mux_h                     0              4107   +INF  FALL       1
I__538/O                                  Span4Mux_h                   316              4423   +INF  FALL       1
I__539/I                                  Span4Mux_v                     0              4423   +INF  FALL       1
I__539/O                                  Span4Mux_v                   372              4794   +INF  FALL       1
I__540/I                                  LocalMux                       0              4794   +INF  FALL       1
I__540/O                                  LocalMux                     309              5103   +INF  FALL       1
I__542/I                                  InMux                          0              5103   +INF  FALL       1
I__542/O                                  InMux                        217              5320   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000      0              5320   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000    386              5706   +INF  FALL       1
I__557/I                                  Odrv4                          0              5706   +INF  FALL       1
I__557/O                                  Odrv4                        372              6078   +INF  FALL       1
I__558/I                                  Span4Mux_s3_h                  0              6078   +INF  FALL       1
I__558/O                                  Span4Mux_s3_h                231              6309   +INF  FALL       1
I__559/I                                  LocalMux                       0              6309   +INF  FALL       1
I__559/O                                  LocalMux                     309              6618   +INF  FALL       1
I__560/I                                  IoInMux                        0              6618   +INF  FALL       1
I__560/O                                  IoInMux                      217              6835   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              6835   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9073   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                         0              9073   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             11426   +INF  FALL       1
DIOW_SECn                                 U110_TOP                       0             11426   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : CS0_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10354
---------------------------------------   ----- 
End-of-path arrival time (ps)             10354
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                      U110_TOP                       0                 0   +INF  RISE       1
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
PCS0_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__454/I                                  Odrv12                         0               973   +INF  FALL       1
I__454/O                                  Odrv12                       540              1513   +INF  FALL       1
I__455/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__455/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__456/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__456/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__457/I                                  Sp12to4                        0              2593   +INF  FALL       1
I__457/O                                  Sp12to4                      449              3042   +INF  FALL       1
I__458/I                                  Span4Mux_v                     0              3042   +INF  FALL       1
I__458/O                                  Span4Mux_v                   372              3414   +INF  FALL       1
I__459/I                                  Span4Mux_v                     0              3414   +INF  FALL       1
I__459/O                                  Span4Mux_v                   372              3785   +INF  FALL       1
I__460/I                                  LocalMux                       0              3785   +INF  FALL       1
I__460/O                                  LocalMux                     309              4094   +INF  FALL       1
I__462/I                                  InMux                          0              4094   +INF  FALL       1
I__462/O                                  InMux                        217              4311   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in0    LogicCell40_SEQ_MODE_0000      0              4311   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              4697   +INF  FALL       1
I__464/I                                  Odrv12                         0              4697   +INF  FALL       1
I__464/O                                  Odrv12                       540              5237   +INF  FALL       1
I__465/I                                  LocalMux                       0              5237   +INF  FALL       1
I__465/O                                  LocalMux                     309              5546   +INF  FALL       1
I__466/I                                  IoInMux                        0              5546   +INF  FALL       1
I__466/O                                  IoInMux                      217              5763   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5763   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8000   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                         0              8000   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             10354   +INF  FALL       1
CS0_PRIn                                  U110_TOP                       0             10354   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : DIOW_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11748
---------------------------------------   ----- 
End-of-path arrival time (ps)             11748
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                      U110_TOP                       0                 0   +INF  FALL       1
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
PCS0_ibuf_iopad/DOUT                      IO_PAD                       460               460   +INF  FALL       1
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__454/I                                  Odrv12                         0               923   +INF  FALL       1
I__454/O                                  Odrv12                       540              1463   +INF  FALL       1
I__455/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__455/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__456/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__456/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__457/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__457/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__458/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__458/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__459/I                                  Span4Mux_v                     0              3364   +INF  FALL       1
I__459/O                                  Span4Mux_v                   372              3735   +INF  FALL       1
I__461/I                                  LocalMux                       0              3735   +INF  FALL       1
I__461/O                                  LocalMux                     309              4044   +INF  FALL       1
I__463/I                                  InMux                          0              4044   +INF  FALL       1
I__463/O                                  InMux                        217              4261   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1     LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000    379              4640   +INF  FALL       2
I__565/I                                  Odrv12                         0              4640   +INF  FALL       1
I__565/O                                  Odrv12                       540              5180   +INF  FALL       1
I__566/I                                  LocalMux                       0              5180   +INF  FALL       1
I__566/O                                  LocalMux                     309              5489   +INF  FALL       1
I__568/I                                  InMux                          0              5489   +INF  FALL       1
I__568/O                                  InMux                        217              5706   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000      0              5706   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000    386              6092   +INF  FALL       1
I__569/I                                  Odrv12                         0              6092   +INF  FALL       1
I__569/O                                  Odrv12                       540              6632   +INF  FALL       1
I__570/I                                  LocalMux                       0              6632   +INF  FALL       1
I__570/O                                  LocalMux                     309              6940   +INF  FALL       1
I__571/I                                  IoInMux                        0              6940   +INF  FALL       1
I__571/O                                  IoInMux                      217              7158   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7158   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9395   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                         0              9395   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             11748   +INF  FALL       1
DIOW_PRIn                                 U110_TOP                       0             11748   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS0
Path End         : CS0_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9764
---------------------------------------   ---- 
End-of-path arrival time (ps)             9764
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS0                                     U110_TOP                       0                 0   +INF  RISE       1
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
SCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__476/I                                 Odrv12                         0               973   +INF  FALL       1
I__476/O                                 Odrv12                       540              1513   +INF  FALL       1
I__477/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__477/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__478/I                                 Span12Mux_h                    0              2053   +INF  FALL       1
I__478/O                                 Span12Mux_h                  540              2593   +INF  FALL       1
I__479/I                                 LocalMux                       0              2593   +INF  FALL       1
I__479/O                                 LocalMux                     309              2902   +INF  FALL       1
I__481/I                                 InMux                          0              2902   +INF  FALL       1
I__481/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__470/I                                 Odrv4                          0              3407   +INF  FALL       1
I__470/O                                 Odrv4                        372              3778   +INF  FALL       1
I__471/I                                 Span4Mux_h                     0              3778   +INF  FALL       1
I__471/O                                 Span4Mux_h                   316              4094   +INF  FALL       1
I__472/I                                 Span4Mux_s3_h                  0              4094   +INF  FALL       1
I__472/O                                 Span4Mux_s3_h                231              4325   +INF  FALL       1
I__473/I                                 IoSpan4Mux                     0              4325   +INF  FALL       1
I__473/O                                 IoSpan4Mux                   323              4648   +INF  FALL       1
I__474/I                                 LocalMux                       0              4648   +INF  FALL       1
I__474/O                                 LocalMux                     309              4957   +INF  FALL       1
I__475/I                                 IoInMux                        0              4957   +INF  FALL       1
I__475/O                                 IoInMux                      217              5174   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5174   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7411   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353              9764   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0              9764   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS1
Path End         : CS1_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9449
---------------------------------------   ---- 
End-of-path arrival time (ps)             9449
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS1                                      U110_TOP                       0                 0   +INF  RISE       1
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
PCS1_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__410/I                                  Odrv12                         0               973   +INF  FALL       1
I__410/O                                  Odrv12                       540              1513   +INF  FALL       1
I__411/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__411/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__412/I                                  Span12Mux_v                    0              2053   +INF  FALL       1
I__412/O                                  Span12Mux_v                  540              2593   +INF  FALL       1
I__414/I                                  LocalMux                       0              2593   +INF  FALL       1
I__414/O                                  LocalMux                     309              2902   +INF  FALL       1
I__416/I                                  InMux                          0              2902   +INF  FALL       1
I__416/O                                  InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__406/I                                  Odrv12                         0              3407   +INF  FALL       1
I__406/O                                  Odrv12                       540              3947   +INF  FALL       1
I__407/I                                  Span12Mux_s8_h                 0              3947   +INF  FALL       1
I__407/O                                  Span12Mux_s8_h               386              4332   +INF  FALL       1
I__408/I                                  LocalMux                       0              4332   +INF  FALL       1
I__408/O                                  LocalMux                     309              4641   +INF  FALL       1
I__409/I                                  IoInMux                        0              4641   +INF  FALL       1
I__409/O                                  IoInMux                      217              4858   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4858   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7096   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7096   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9449   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0              9449   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SIZ[1]
Path End         : BURSTn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9884
---------------------------------------   ---- 
End-of-path arrival time (ps)             9884
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SIZ[1]                               U110_TOP                       0                 0   +INF  RISE       1
SIZ_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SIZ_ibuf_1_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SIZ_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SIZ_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__138/I                             Odrv12                         0               973   +INF  FALL       1
I__138/O                             Odrv12                       540              1513   +INF  FALL       1
I__139/I                             LocalMux                       0              1513   +INF  FALL       1
I__139/O                             LocalMux                     309              1822   +INF  FALL       1
I__140/I                             InMux                          0              1822   +INF  FALL       1
I__140/O                             InMux                        217              2039   +INF  FALL       1
U110_BUFFERS.N_10_i_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    386              2425   +INF  FALL       1
I__128/I                             Odrv12                         0              2425   +INF  FALL       1
I__128/O                             Odrv12                       540              2965   +INF  FALL       1
I__129/I                             Span12Mux_v                    0              2965   +INF  FALL       1
I__129/O                             Span12Mux_v                  540              3505   +INF  FALL       1
I__130/I                             Span12Mux_h                    0              3505   +INF  FALL       1
I__130/O                             Span12Mux_h                  540              4045   +INF  FALL       1
I__131/I                             Span12Mux_h                    0              4045   +INF  FALL       1
I__131/O                             Span12Mux_h                  540              4585   +INF  FALL       1
I__132/I                             Span12Mux_s3_h                 0              4585   +INF  FALL       1
I__132/O                             Span12Mux_s3_h               182              4767   +INF  FALL       1
I__133/I                             LocalMux                       0              4767   +INF  FALL       1
I__133/O                             LocalMux                     309              5076   +INF  FALL       1
I__134/I                             IoInMux                        0              5076   +INF  FALL       1
I__134/O                             IoInMux                      217              5293   +INF  FALL       1
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              5293   +INF  FALL       1
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7530   +INF  FALL       1
BURSTn_obuf_iopad/DIN                IO_PAD                         0              7530   +INF  FALL       1
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2353              9884   +INF  FALL       1
BURSTn                               U110_TOP                       0              9884   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : TCIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017   +INF  RISE       4
I__94/I                                          Odrv12                         0              3017   +INF  RISE       1
I__94/O                                          Odrv12                       491              3508   +INF  RISE       1
I__96/I                                          Span12Mux_h                    0              3508   +INF  RISE       1
I__96/O                                          Span12Mux_h                  491              3998   +INF  RISE       1
I__98/I                                          Sp12to4                        0              3998   +INF  RISE       1
I__98/O                                          Sp12to4                      428              4426   +INF  RISE       1
I__100/I                                         Span4Mux_s3_h                  0              4426   +INF  RISE       1
I__100/O                                         Span4Mux_s3_h                231              4658   +INF  RISE       1
I__102/I                                         IoSpan4Mux                     0              4658   +INF  RISE       1
I__102/O                                         IoSpan4Mux                   288              4945   +INF  RISE       1
I__105/I                                         LocalMux                       0              4945   +INF  RISE       1
I__105/O                                         LocalMux                     330              5275   +INF  RISE       1
I__108/I                                         IoInMux                        0              5275   +INF  RISE       1
I__108/O                                         IoInMux                      259              5534   +INF  RISE       1
TCIn_obuft_preio/DOUT0                           PRE_IO_PIN_TYPE_101001         0              5534   +INF  RISE       1
TCIn_obuft_preio/PADOUT                          PRE_IO_PIN_TYPE_101001      2237              7772   +INF  FALL       1
TCIn_obuft_iopad/DIN                             IO_PAD                         0              7772   +INF  FALL       1
TCIn_obuft_iopad/PACKAGEPIN:out                  IO_PAD                      2088              9860   +INF  FALL       1
TCIn                                             U110_TOP                       0              9860   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : TACKn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2477
+ Clock To Q                              540
+ Data Path Delay                        7171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017   +INF  FALL       4
I__94/I                                          Odrv12                         0              3017   +INF  FALL       1
I__94/O                                          Odrv12                       540              3557   +INF  FALL       1
I__97/I                                          Span12Mux_h                    0              3557   +INF  FALL       1
I__97/O                                          Span12Mux_h                  540              4097   +INF  FALL       1
I__99/I                                          Sp12to4                        0              4097   +INF  FALL       1
I__99/O                                          Sp12to4                      449              4546   +INF  FALL       1
I__101/I                                         Span4Mux_s2_h                  0              4546   +INF  FALL       1
I__101/O                                         Span4Mux_s2_h                203              4749   +INF  FALL       1
I__103/I                                         IoSpan4Mux                     0              4749   +INF  FALL       1
I__103/O                                         IoSpan4Mux                   323              5072   +INF  FALL       1
I__106/I                                         LocalMux                       0              5072   +INF  FALL       1
I__106/O                                         LocalMux                     309              5380   +INF  FALL       1
I__109/I                                         IoInMux                        0              5380   +INF  FALL       1
I__109/O                                         IoInMux                      217              5598   +INF  FALL       1
TACKn_obuft_preio/DOUT0                          PRE_IO_PIN_TYPE_101001         0              5598   +INF  FALL       1
TACKn_obuft_preio/PADOUT                         PRE_IO_PIN_TYPE_101001      2237              7835   +INF  FALL       1
TACKn_obuft_iopad/DIN                            IO_PAD                         0              7835   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                 IO_PAD                      2353             10188   +INF  FALL       1
TACKn                                            U110_TOP                       0             10188   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__244/I                              LocalMux                       0              3238   +INF  FALL       1
I__244/O                              LocalMux                     309              3547   +INF  FALL       1
I__249/I                              InMux                          0              3547   +INF  FALL       1
I__249/O                              InMux                        217              3764   +INF  FALL       1
I__254/I                              CascadeMux                     0              3764   +INF  FALL       1
I__254/O                              CascadeMux                     0              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in2  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__239/I                              Odrv4                          0              2817   +INF  FALL       1
I__239/O                              Odrv4                        372              3188   +INF  FALL       1
I__245/I                              LocalMux                       0              3188   +INF  FALL       1
I__245/O                              LocalMux                     309              3497   +INF  FALL       1
I__250/I                              InMux                          0              3497   +INF  FALL       1
I__250/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4136
---------------------------------------   ---- 
End-of-path arrival time (ps)             4136
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__241/I                              Odrv4                          0              2867   +INF  FALL       1
I__241/O                              Odrv4                        372              3238   +INF  FALL       1
I__247/I                              Span4Mux_v                     0              3238   +INF  FALL       1
I__247/O                              Span4Mux_v                   372              3610   +INF  FALL       1
I__253/I                              LocalMux                       0              3610   +INF  FALL       1
I__253/O                              LocalMux                     309              3919   +INF  FALL       1
I__255/I                              InMux                          0              3919   +INF  FALL       1
I__255/O                              InMux                        217              4136   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in0  LogicCell40_SEQ_MODE_1000      0              4136   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4086
---------------------------------------   ---- 
End-of-path arrival time (ps)             4086
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__241/I                              Odrv4                          0              2817   +INF  FALL       1
I__241/O                              Odrv4                        372              3188   +INF  FALL       1
I__247/I                              Span4Mux_v                     0              3188   +INF  FALL       1
I__247/O                              Span4Mux_v                   372              3560   +INF  FALL       1
I__253/I                              LocalMux                       0              3560   +INF  FALL       1
I__253/O                              LocalMux                     309              3869   +INF  FALL       1
I__256/I                              InMux                          0              3869   +INF  FALL       1
I__256/O                              InMux                        217              4086   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in0  LogicCell40_SEQ_MODE_1000      0              4086   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__245/I                              LocalMux                       0              3238   +INF  FALL       1
I__245/O                              LocalMux                     309              3547   +INF  FALL       1
I__251/I                              InMux                          0              3547   +INF  FALL       1
I__251/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__245/I                              LocalMux                       0              3238   +INF  FALL       1
I__245/O                              LocalMux                     309              3547   +INF  FALL       1
I__252/I                              InMux                          0              3547   +INF  FALL       1
I__252/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                      Odrv12                         0               973   +INF  FALL       1
I__423/O                                      Odrv12                       540              1513   +INF  FALL       1
I__425/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__428/I                                      LocalMux                       0              2053   +INF  FALL       1
I__428/O                                      LocalMux                     309              2362   +INF  FALL       1
I__436/I                                      InMux                          0              2362   +INF  FALL       1
I__436/O                                      InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in1  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -140
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3533
---------------------------------------   ---- 
End-of-path arrival time (ps)             3533
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                         Odrv12                         0               973   +INF  FALL       1
I__423/O                                         Odrv12                       540              1513   +INF  FALL       1
I__425/I                                         Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                         Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                                         LocalMux                       0              2053   +INF  FALL       1
I__429/O                                         LocalMux                     309              2362   +INF  FALL       1
I__437/I                                         InMux                          0              2362   +INF  FALL       1
I__437/O                                         InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3                LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout              LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__240/I                                         LocalMux                       0              2867   +INF  FALL       1
I__240/O                                         LocalMux                     309              3175   +INF  FALL       1
I__246/I                                         SRMux                          0              3175   +INF  FALL       1
I__246/O                                         SRMux                        358              3533   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/sr  LogicCell40_SEQ_MODE_1000      0              3533   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_13_6_4/in1
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                          Odrv12                         0               973   +INF  FALL       1
I__423/O                          Odrv12                       540              1513   +INF  FALL       1
I__425/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__430/I                          Sp12to4                        0              2053   +INF  FALL       1
I__430/O                          Sp12to4                      449              2502   +INF  FALL       1
I__438/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__438/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__443/I                          LocalMux                       0              2874   +INF  FALL       1
I__443/O                          LocalMux                     309              3182   +INF  FALL       1
I__448/I                          InMux                          0              3182   +INF  FALL       1
I__448/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_START_LC_13_6_4/in1  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                         Odrv12                         0               923   +INF  FALL       1
I__423/O                         Odrv12                       540              1463   +INF  FALL       1
I__425/I                         Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                         Span12Mux_h                  540              2003   +INF  FALL       1
I__430/I                         Sp12to4                        0              2003   +INF  FALL       1
I__430/O                         Sp12to4                      449              2452   +INF  FALL       1
I__438/I                         Span4Mux_v                     0              2452   +INF  FALL       1
I__438/O                         Span4Mux_v                   372              2824   +INF  FALL       1
I__443/I                         LocalMux                       0              2824   +INF  FALL       1
I__443/O                         LocalMux                     309              3132   +INF  FALL       1
I__449/I                         InMux                          0              3132   +INF  FALL       1
I__449/O                         InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_TACK_LC_13_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                          Odrv12                         0               973   +INF  FALL       1
I__423/O                          Odrv12                       540              1513   +INF  FALL       1
I__425/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__431/I                          Sp12to4                        0              2053   +INF  FALL       1
I__431/O                          Sp12to4                      449              2502   +INF  FALL       1
I__439/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__439/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__444/I                          LocalMux                       0              2874   +INF  FALL       1
I__444/O                          LocalMux                     309              3182   +INF  FALL       1
I__450/I                          InMux                          0              3182   +INF  FALL       1
I__450/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_14_7_5/in0
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                         Odrv12                         0               923   +INF  FALL       1
I__423/O                         Odrv12                       540              1463   +INF  FALL       1
I__425/I                         Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                         Span12Mux_h                  540              2003   +INF  FALL       1
I__431/I                         Sp12to4                        0              2003   +INF  FALL       1
I__431/O                         Sp12to4                      449              2452   +INF  FALL       1
I__439/I                         Span4Mux_v                     0              2452   +INF  FALL       1
I__439/O                         Span4Mux_v                   372              2824   +INF  FALL       1
I__445/I                         LocalMux                       0              2824   +INF  FALL       1
I__445/O                         LocalMux                     309              3132   +INF  FALL       1
I__451/I                         InMux                          0              3132   +INF  FALL       1
I__451/O                         InMux                        217              3350   +INF  FALL       1
U110_ATA.RW_EN_LC_14_7_5/in0     LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                       Odrv12                         0               973   +INF  FALL       1
I__423/O                                       Odrv12                       540              1513   +INF  FALL       1
I__425/I                                       Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                       Span12Mux_h                  540              2053   +INF  FALL       1
I__427/I                                       LocalMux                       0              2053   +INF  FALL       1
I__427/O                                       LocalMux                     309              2362   +INF  FALL       1
I__435/I                                       InMux                          0              2362   +INF  FALL       1
I__435/O                                       InMux                        217              2579   +INF  FALL       1
I__442/I                                       CascadeMux                     0              2579   +INF  FALL       1
I__442/O                                       CascadeMux                     0              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__224/I                                LocalMux                       0              3375   1066  FALL       1
I__224/O                                LocalMux                     309              3684   1066  FALL       1
I__231/I                                InMux                          0              3684   1066  FALL       1
I__231/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_14_7_5/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in3
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_14_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__543/I                        LocalMux                       0              3375   1066  FALL       1
I__543/O                        LocalMux                     309              3684   1066  FALL       1
I__546/I                        InMux                          0              3684   1066  FALL       1
I__546/O                        InMux                        217              3901   1066  FALL       1
U110_ATA.RW_EN_LC_14_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__323/I                                LocalMux                       0              3375   1066  FALL       1
I__323/O                                LocalMux                     309              3684   1066  FALL       1
I__328/I                                InMux                          0              3684   1066  FALL       1
I__328/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_14_6_2/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_14_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__206/I                            LocalMux                       0              3375   1066  FALL       1
I__206/O                            LocalMux                     309              3684   1066  FALL       1
I__208/I                            InMux                          0              3684   1066  FALL       1
I__208/O                            InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__283/I                                LocalMux                       0              3375   1066  FALL       1
I__283/O                                LocalMux                     309              3684   1066  FALL       1
I__286/I                                InMux                          0              3684   1066  FALL       1
I__286/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__314/I                                LocalMux                       0              3375   1066  FALL       1
I__314/O                                LocalMux                     309              3684   1066  FALL       1
I__317/I                                InMux                          0              3684   1066  FALL       1
I__317/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__296/I                                LocalMux                       0              3375   1066  FALL       1
I__296/O                                LocalMux                     309              3684   1066  FALL       1
I__299/I                                InMux                          0              3684   1066  FALL       1
I__299/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__290/I                                LocalMux                       0              3375   1066  FALL       1
I__290/O                                LocalMux                     309              3684   1066  FALL       1
I__293/I                                InMux                          0              3684   1066  FALL       1
I__293/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__304/I                                LocalMux                       0              3375   1066  FALL       1
I__304/O                                LocalMux                     309              3684   1066  FALL       1
I__310/I                                InMux                          0              3684   1066  FALL       1
I__310/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       4
I__192/I                           LocalMux                       0              3375   1066  FALL       1
I__192/O                           LocalMux                     309              3684   1066  FALL       1
I__196/I                           InMux                          0              3684   1066  FALL       1
I__196/O                           InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_TACK_LC_13_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__156/I                                             LocalMux                       0              3017   1066  FALL       1
I__156/O                                             LocalMux                     309              3325   1066  FALL       1
I__160/I                                             InMux                          0              3325   1066  FALL       1
I__160/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       3
I__168/I                                        LocalMux                       0              3017   1066  FALL       1
I__168/O                                        LocalMux                     309              3325   1066  FALL       1
I__171/I                                        InMux                          0              3325   1066  FALL       1
I__171/O                                        InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in3    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__93/I                                          LocalMux                       0              3017   1066  FALL       1
I__93/O                                          LocalMux                     309              3325   1066  FALL       1
I__95/I                                          InMux                          0              3325   1066  FALL       1
I__95/O                                          InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__110/I                                            LocalMux                       0              3017   1066  FALL       1
I__110/O                                            LocalMux                     309              3325   1066  FALL       1
I__112/I                                            InMux                          0              3325   1066  FALL       1
I__112/O                                            InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in0    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__156/I                                             LocalMux                       0              3017   1066  FALL       1
I__156/O                                             LocalMux                     309              3325   1066  FALL       1
I__161/I                                             InMux                          0              3325   1066  FALL       1
I__161/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in0        LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in2
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1333  FALL       6
I__267/I                                         LocalMux                       0              3375   1333  FALL       1
I__267/O                                         LocalMux                     309              3684   1333  FALL       1
I__272/I                                         InMux                          0              3684   1333  FALL       1
I__272/O                                         InMux                        217              3901   1333  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_14_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3901   1333  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_14_7_4/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1333  RISE       1
I__260/I                                         CascadeMux                     0              4168   1333  RISE       1
I__260/O                                         CascadeMux                     0              4168   1333  RISE       1
U110_ATA.RW_EN_LC_14_7_5/in2                     LogicCell40_SEQ_MODE_1000      0              4168   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_13_6_4/lcout
Path End         : U110_ATA.ATA_START_LC_13_6_4/in2
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_13_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              3375   1333  FALL       1
I__146/I                                    LocalMux                       0              3375   1333  FALL       1
I__146/O                                    LocalMux                     309              3684   1333  FALL       1
I__147/I                                    InMux                          0              3684   1333  FALL       1
I__147/O                                    InMux                        217              3901   1333  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/in3    LogicCell40_SEQ_MODE_0000      0              3901   1333  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_13_6_3/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1333  RISE       1
I__148/I                                    CascadeMux                     0              4168   1333  RISE       1
I__148/O                                    CascadeMux                     0              4168   1333  RISE       1
U110_ATA.ATA_START_LC_13_6_4/in2            LogicCell40_SEQ_MODE_1000      0              4168   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/lcout   LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__156/I                                              LocalMux                       0              3017   1066  FALL       1
I__156/O                                              LocalMux                     309              3325   1066  FALL       1
I__158/I                                              InMux                          0              3325   1333  FALL       1
I__158/O                                              InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNO_0_LC_13_5_3/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNO_0_LC_13_5_3/ltout  LogicCell40_SEQ_MODE_0000    267              3809   1333  RISE       1
I__179/I                                              CascadeMux                     0              3809   1333  RISE       1
I__179/O                                              CascadeMux                     0              3809   1333  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in2          LogicCell40_SEQ_MODE_1000      0              3809   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       3
I__168/I                                                LocalMux                       0              3017   1066  FALL       1
I__168/O                                                LocalMux                     309              3325   1066  FALL       1
I__169/I                                                InMux                          0              3325   1333  FALL       1
I__169/O                                                InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3809   1333  RISE       1
I__163/I                                                CascadeMux                     0              3809   1333  RISE       1
I__163/O                                                CascadeMux                     0              3809   1333  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in2       LogicCell40_SEQ_MODE_1000      0              3809   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_14_6_2/lcout
Path End         : U110_ATA.ATA_START_LC_13_6_4/in3
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_14_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__207/I                            Odrv4                          0              3375   1438  FALL       1
I__207/O                            Odrv4                        372              3747   1438  FALL       1
I__209/I                            LocalMux                       0              3747   1438  FALL       1
I__209/O                            LocalMux                     309              4056   1438  FALL       1
I__210/I                            InMux                          0              4056   1438  FALL       1
I__210/O                            InMux                        217              4273   1438  FALL       1
U110_ATA.ATA_START_LC_13_6_4/in3    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__226/I                                                          LocalMux                       0              3375   1529  FALL       1
I__226/O                                                          LocalMux                     309              3684   1529  FALL       1
I__234/I                                                          InMux                          0              3684   1529  FALL       1
I__234/O                                                          InMux                        217              3901   1529  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/in1       LogicCell40_SEQ_MODE_0000      0              3901   1529  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/carryout  LogicCell40_SEQ_MODE_0000    245              4147   1529  FALL       2
I__182/I                                                          InMux                          0              4147   1529  FALL       1
I__182/O                                                          InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in3                              LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__314/I                                   LocalMux                       0              3375   1066  FALL       1
I__314/O                                   LocalMux                     309              3684   1066  FALL       1
I__317/I                                   InMux                          0              3684   1066  FALL       1
I__317/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       1
I__213/I                                   InMux                          0              4147   1529  FALL       1
I__213/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__296/I                                   LocalMux                       0              3375   1066  FALL       1
I__296/O                                   LocalMux                     309              3684   1066  FALL       1
I__299/I                                   InMux                          0              3684   1066  FALL       1
I__299/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__214/I                                   InMux                          0              4147   1529  FALL       1
I__214/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__290/I                                   LocalMux                       0              3375   1066  FALL       1
I__290/O                                   LocalMux                     309              3684   1066  FALL       1
I__293/I                                   InMux                          0              3684   1066  FALL       1
I__293/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__180/I                                   InMux                          0              4147   1529  FALL       1
I__180/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__304/I                                   LocalMux                       0              3375   1066  FALL       1
I__304/O                                   LocalMux                     309              3684   1066  FALL       1
I__310/I                                   InMux                          0              3684   1066  FALL       1
I__310/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__181/I                                   InMux                          0              4147   1529  FALL       1
I__181/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__225/I                                           LocalMux                       0              3375   1641  FALL       1
I__225/O                                           LocalMux                     309              3684   1641  FALL       1
I__233/I                                           InMux                          0              3684   1641  FALL       1
I__233/O                                           InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__212/I                                           CascadeMux                     0              4168   1641  RISE       1
I__212/O                                           CascadeMux                     0              4168   1641  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_14_6_1/in2             LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_14_6_1/ltout           LogicCell40_SEQ_MODE_0000    309              4476   1641  RISE       1
I__211/I                                           CascadeMux                     0              4476   1641  RISE       1
I__211/O                                           CascadeMux                     0              4476   1641  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in2                   LogicCell40_SEQ_MODE_1000      0              4476   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout   LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__322/I                                 LocalMux                       0              3375   1641  FALL       1
I__322/O                                 LocalMux                     309              3684   1641  FALL       1
I__327/I                                 InMux                          0              3684   1641  FALL       1
I__327/O                                 InMux                        217              3901   1641  FALL       1
U110_ATA.ATA_TACK_RNO_2_LC_13_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.ATA_TACK_RNO_2_LC_13_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__200/I                                 CascadeMux                     0              4168   1641  RISE       1
I__200/O                                 CascadeMux                     0              4168   1641  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_13_6_6/in2    LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_13_6_6/ltout  LogicCell40_SEQ_MODE_0000    309              4476   1641  RISE       1
I__197/I                                 CascadeMux                     0              4476   1641  RISE       1
I__197/O                                 CascadeMux                     0              4476   1641  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/in2          LogicCell40_SEQ_MODE_1000      0              4476   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.RW_EN_LC_14_7_5/in1
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__225/I                                           LocalMux                       0              3375   1641  FALL       1
I__225/O                                           LocalMux                     309              3684   1641  FALL       1
I__233/I                                           InMux                          0              3684   1641  FALL       1
I__233/O                                           InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_14_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       1
I__261/I                                           LocalMux                       0              4189   1880  FALL       1
I__261/O                                           LocalMux                     309              4497   1880  FALL       1
I__262/I                                           InMux                          0              4497   1880  FALL       1
I__262/O                                           InMux                        217              4715   1880  FALL       1
U110_ATA.RW_EN_LC_14_7_5/in1                       LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__225/I                                         LocalMux                       0              3375   1641  FALL       1
I__225/O                                         LocalMux                     309              3684   1641  FALL       1
I__232/I                                         InMux                          0              3684   1880  FALL       1
I__232/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       2
I__345/I                                         LocalMux                       0              4189   1880  FALL       1
I__345/O                                         LocalMux                     309              4497   1880  FALL       1
I__347/I                                         InMux                          0              4497   1880  FALL       1
I__347/O                                         InMux                        217              4715   1880  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in1             LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       3
I__168/I                                                LocalMux                       0              3017   1066  FALL       1
I__168/O                                                LocalMux                     309              3325   1066  FALL       1
I__169/I                                                InMux                          0              3325   1333  FALL       1
I__169/O                                                InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       2
I__164/I                                                LocalMux                       0              3830   1880  FALL       1
I__164/O                                                LocalMux                     309              4139   1880  FALL       1
I__166/I                                                InMux                          0              4139   1880  FALL       1
I__166/O                                                InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in1        LogicCell40_SEQ_MODE_1000      0              4356   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       3
I__168/I                                                LocalMux                       0              3017   1066  FALL       1
I__168/O                                                LocalMux                     309              3325   1066  FALL       1
I__169/I                                                InMux                          0              3325   1333  FALL       1
I__169/O                                                InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_RNI5IVT_LC_13_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       2
I__165/I                                                LocalMux                       0              3830   1880  FALL       1
I__165/O                                                LocalMux                     309              4139   1880  FALL       1
I__167/I                                                InMux                          0              4139   1880  FALL       1
I__167/O                                                InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in3           LogicCell40_SEQ_MODE_1000      0              4356   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Hold Constraint  : 0p
Path slack       : 1942p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/lcout       LogicCell40_SEQ_MODE_1000    540              3017   1389  FALL       3
I__172/I                                                  LocalMux                       0              3017   1389  FALL       1
I__172/O                                                  LocalMux                     309              3325   1389  FALL       1
I__173/I                                                  InMux                          0              3325   1943  FALL       1
I__173/O                                                  InMux                        217              3543   1943  FALL       1
I__176/I                                                  CascadeMux                     0              3543   1943  FALL       1
I__176/O                                                  CascadeMux                     0              3543   1943  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNO_0_LC_13_5_5/in2    LogicCell40_SEQ_MODE_0000      0              3543   1943  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNO_0_LC_13_5_5/lcout  LogicCell40_SEQ_MODE_0000    351              3893   1943  FALL       1
I__177/I                                                  LocalMux                       0              3893   1943  FALL       1
I__177/O                                                  LocalMux                     309              4202   1943  FALL       1
I__178/I                                                  InMux                          0              4202   1943  FALL       1
I__178/O                                                  InMux                        217              4419   1943  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/in3          LogicCell40_SEQ_MODE_1000      0              4419   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout   LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__223/I                                 LocalMux                       0              3375   1697  FALL       1
I__223/O                                 LocalMux                     309              3684   1697  FALL       1
I__228/I                                 InMux                          0              3684   1978  FALL       1
I__228/O                                 InMux                        217              3901   1978  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3901   1978  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_13_6_2/lcout  LogicCell40_SEQ_MODE_0000    386              4287   1978  FALL       1
I__198/I                                 LocalMux                       0              4287   1978  FALL       1
I__198/O                                 LocalMux                     309              4596   1978  FALL       1
I__199/I                                 InMux                          0              4596   1978  FALL       1
I__199/O                                 InMux                        217              4813   1978  FALL       1
U110_ATA.ATA_TACK_LC_13_6_7/in1          LogicCell40_SEQ_MODE_1000      0              4813   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__301/I                                         LocalMux                       0              3375   1683  FALL       1
I__301/O                                         LocalMux                     309              3684   1683  FALL       1
I__305/I                                         InMux                          0              3684   2146  FALL       1
I__305/O                                         InMux                        217              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_13_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_13_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              4189   2146  FALL       3
I__350/I                                         LocalMux                       0              4189   2146  FALL       1
I__350/O                                         LocalMux                     309              4497   2146  FALL       1
I__352/I                                         InMux                          0              4497   2146  FALL       1
I__352/O                                         InMux                        217              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/in3        LogicCell40_SEQ_MODE_0000      0              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/ltout      LogicCell40_SEQ_MODE_0000    267              4981   2146  RISE       1
I__343/I                                         CascadeMux                     0              4981   2146  RISE       1
I__343/O                                         CascadeMux                     0              4981   2146  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in2             LogicCell40_SEQ_MODE_1000      0              4981   2146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__225/I                                         LocalMux                       0              3375   1641  FALL       1
I__225/O                                         LocalMux                     309              3684   1641  FALL       1
I__232/I                                         InMux                          0              3684   1880  FALL       1
I__232/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/ltout  LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__201/I                                         CascadeMux                     0              4168   2209  RISE       1
I__201/O                                         CascadeMux                     0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__257/I                                         LocalMux                       0              4518   2209  FALL       1
I__257/O                                         LocalMux                     309              4827   2209  FALL       1
I__258/I                                         InMux                          0              4827   2209  FALL       1
I__258/O                                         InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in1             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__225/I                                         LocalMux                       0              3375   1641  FALL       1
I__225/O                                         LocalMux                     309              3684   1641  FALL       1
I__232/I                                         InMux                          0              3684   1880  FALL       1
I__232/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_14_6_4/ltout  LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__201/I                                         CascadeMux                     0              4168   2209  RISE       1
I__201/O                                         CascadeMux                     0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_14_6_5/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__257/I                                         LocalMux                       0              4518   2209  FALL       1
I__257/O                                         LocalMux                     309              4827   2209  FALL       1
I__259/I                                         InMux                          0              4827   2209  FALL       1
I__259/O                                         InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in0             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__321/I                                                          LocalMux                       0              3375   1634  FALL       1
I__321/O                                                          LocalMux                     309              3684   1634  FALL       1
I__326/I                                                          InMux                          0              3684   1634  FALL       1
I__326/O                                                          InMux                        217              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/in1       LogicCell40_SEQ_MODE_0000      0              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/carryout  LogicCell40_SEQ_MODE_0000    245              4147   1634  FALL       2
I__183/I                                                          InMux                          0              4147   2342  FALL       1
I__183/O                                                          InMux                        217              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/in3       LogicCell40_SEQ_MODE_0000      0              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_13_7_2/lcout     LogicCell40_SEQ_MODE_0000    288              4652   2342  FALL       1
I__235/I                                                          LocalMux                       0              4652   2342  FALL       1
I__235/O                                                          LocalMux                     309              4960   2342  FALL       1
I__236/I                                                          InMux                          0              4960   2342  FALL       1
I__236/O                                                          InMux                        217              5178   2342  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in3                              LogicCell40_SEQ_MODE_1000      0              5178   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__301/I                                         LocalMux                       0              3375   1683  FALL       1
I__301/O                                         LocalMux                     309              3684   1683  FALL       1
I__305/I                                         InMux                          0              3684   2146  FALL       1
I__305/O                                         InMux                        217              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_13_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_13_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              4189   2146  FALL       3
I__350/I                                         LocalMux                       0              4189   2146  FALL       1
I__350/O                                         LocalMux                     309              4497   2146  FALL       1
I__352/I                                         InMux                          0              4497   2146  FALL       1
I__352/O                                         InMux                        217              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/in3        LogicCell40_SEQ_MODE_0000      0              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_14_6_6/lcout      LogicCell40_SEQ_MODE_0000    288              5002   2693  FALL       1
I__348/I                                         LocalMux                       0              5002   2693  FALL       1
I__348/O                                         LocalMux                     309              5311   2693  FALL       1
I__349/I                                         InMux                          0              5311   2693  FALL       1
I__349/O                                         InMux                        217              5528   2693  FALL       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in3                 LogicCell40_SEQ_MODE_1000      0              5528   2693  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Hold Constraint  : 0p
Path slack       : 2714p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1333  FALL       6
I__266/I                                      Odrv4                          0              3375   2314  FALL       1
I__266/O                                      Odrv4                        372              3747   2314  FALL       1
I__271/I                                      Span4Mux_v                     0              3747   2483  FALL       1
I__271/O                                      Span4Mux_v                   372              4119   2483  FALL       1
I__277/I                                      LocalMux                       0              4119   2483  FALL       1
I__277/O                                      LocalMux                     309              4427   2483  FALL       1
I__280/I                                      InMux                          0              4427   2483  FALL       1
I__280/O                                      InMux                        217              4645   2483  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in1    LogicCell40_SEQ_MODE_0000      0              4645   2483  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              5023   2714  FALL       1
I__341/I                                      LocalMux                       0              5023   2714  FALL       1
I__341/O                                      LocalMux                     309              5332   2714  FALL       1
I__342/I                                      InMux                          0              5332   2714  FALL       1
I__342/O                                      InMux                        217              5549   2714  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in3          LogicCell40_SEQ_MODE_1000      0              5549   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Hold Constraint  : 0p
Path slack       : 3086p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/lcout                         LogicCell40_SEQ_MODE_1000    540              3375   1333  FALL       6
I__266/I                                                       Odrv4                          0              3375   2314  FALL       1
I__266/O                                                       Odrv4                        372              3747   2314  FALL       1
I__271/I                                                       Span4Mux_v                     0              3747   2483  FALL       1
I__271/O                                                       Span4Mux_v                   372              4119   2483  FALL       1
I__277/I                                                       LocalMux                       0              4119   2483  FALL       1
I__277/O                                                       LocalMux                     309              4427   2483  FALL       1
I__280/I                                                       InMux                          0              4427   2483  FALL       1
I__280/O                                                       InMux                        217              4645   2483  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/in1                     LogicCell40_SEQ_MODE_0000      0              4645   2483  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_13_7_0/carryout                LogicCell40_SEQ_MODE_0000    245              4890   2483  FALL       2
I__184/I                                                       InMux                          0              4890   3086  FALL       1
I__184/O                                                       InMux                        217              5108   3086  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/in3    LogicCell40_SEQ_MODE_0000      0              5108   3086  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_13_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              5395   3086  FALL       1
I__329/I                                                       LocalMux                       0              5395   3086  FALL       1
I__329/O                                                       LocalMux                     309              5704   3086  FALL       1
I__330/I                                                       InMux                          0              5704   3086  FALL       1
I__330/O                                                       InMux                        217              5921   3086  FALL       1
I__331/I                                                       CascadeMux                     0              5921   3086  FALL       1
I__331/O                                                       CascadeMux                     0              5921   3086  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in2                           LogicCell40_SEQ_MODE_1000      0              5921   3086  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_13_6_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_13_6_7/lcout             LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       4
I__191/I                                      LocalMux                       0              3375  13925  FALL       1
I__191/O                                      LocalMux                     309              3684  13925  FALL       1
I__195/I                                      InMux                          0              3684  13925  FALL       1
I__195/O                                      InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3901  13925  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9154
---------------------------------------   ---- 
End-of-path arrival time (ps)             9154
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__424/I                                     Odrv12                         0               973   +INF  FALL       1
I__424/O                                     Odrv12                       540              1513   +INF  FALL       1
I__426/I                                     Span12Mux_v                    0              1513   +INF  FALL       1
I__426/O                                     Span12Mux_v                  540              2053   +INF  FALL       1
I__432/I                                     Span12Mux_h                    0              2053   +INF  FALL       1
I__432/O                                     Span12Mux_h                  540              2593   +INF  FALL       1
I__440/I                                     LocalMux                       0              2593   +INF  FALL       1
I__440/O                                     LocalMux                     309              2902   +INF  FALL       1
I__446/I                                     InMux                          0              2902   +INF  FALL       1
I__446/O                                     InMux                        217              3119   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_5/lcout  LogicCell40_SEQ_MODE_0000    379              3498   +INF  FALL       1
I__467/I                                     Odrv12                         0              3498   +INF  FALL       1
I__467/O                                     Odrv12                       540              4038   +INF  FALL       1
I__468/I                                     LocalMux                       0              4038   +INF  FALL       1
I__468/O                                     LocalMux                     309              4346   +INF  FALL       1
I__469/I                                     IoInMux                        0              4346   +INF  FALL       1
I__469/O                                     IoInMux                      217              4564   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              4564   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              6801   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              6801   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353              9154   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0              9154   +INF  FALL       1


++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3393
---------------------------------------   ---- 
End-of-path arrival time (ps)             3393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__237/I                              LocalMux                       0              2867   +INF  FALL       1
I__237/O                              LocalMux                     309              3175   +INF  FALL       1
I__242/I                              InMux                          0              3175   +INF  FALL       1
I__242/O                              InMux                        217              3393   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3393   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_14_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                           Odrv12                         0               973   +INF  FALL       1
I__423/O                                           Odrv12                       540              1513   +INF  FALL       1
I__425/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__427/I                                           LocalMux                       0              2053   +INF  FALL       1
I__427/O                                           LocalMux                     309              2362   +INF  FALL       1
I__433/I                                           InMux                          0              2362   +INF  FALL       1
I__433/O                                           InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/in3  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_13_5_7/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10619
---------------------------------------   ----- 
End-of-path arrival time (ps)             10619
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__424/I                                      Odrv12                         0               923   +INF  FALL       1
I__424/O                                      Odrv12                       540              1463   +INF  FALL       1
I__426/I                                      Span12Mux_v                    0              1463   +INF  FALL       1
I__426/O                                      Span12Mux_v                  540              2003   +INF  FALL       1
I__432/I                                      Span12Mux_h                    0              2003   +INF  FALL       1
I__432/O                                      Span12Mux_h                  540              2543   +INF  FALL       1
I__441/I                                      Sp12to4                        0              2543   +INF  FALL       1
I__441/O                                      Sp12to4                      449              2992   +INF  FALL       1
I__447/I                                      Span4Mux_v                     0              2992   +INF  FALL       1
I__447/O                                      Span4Mux_v                   372              3364   +INF  FALL       1
I__452/I                                      LocalMux                       0              3364   +INF  FALL       1
I__452/O                                      LocalMux                     309              3672   +INF  FALL       1
I__453/I                                      InMux                          0              3672   +INF  FALL       1
I__453/O                                      InMux                        217              3890   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              4275   +INF  FALL       1
I__417/I                                      Odrv4                          0              4275   +INF  FALL       1
I__417/O                                      Odrv4                        372              4647   +INF  FALL       1
I__418/I                                      Span4Mux_v                     0              4647   +INF  FALL       1
I__418/O                                      Span4Mux_v                   372              5019   +INF  FALL       1
I__419/I                                      Span4Mux_h                     0              5019   +INF  FALL       1
I__419/O                                      Span4Mux_h                   316              5334   +INF  FALL       1
I__420/I                                      Span4Mux_s1_h                  0              5334   +INF  FALL       1
I__420/O                                      Span4Mux_s1_h                168              5503   +INF  FALL       1
I__421/I                                      LocalMux                       0              5503   +INF  FALL       1
I__421/O                                      LocalMux                     309              5811   +INF  FALL       1
I__422/I                                      IoInMux                        0              5811   +INF  FALL       1
I__422/O                                      IoInMux                      217              6029   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6029   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                       IO_PAD                         0              8266   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2353             10619   +INF  FALL       1
IDEHWENn                                      U110_TOP                       0             10619   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__238/I                              Odrv4                          0              2817   +INF  FALL       1
I__238/O                              Odrv4                        372              3188   +INF  FALL       1
I__243/I                              LocalMux                       0              3188   +INF  FALL       1
I__243/O                              LocalMux                     309              3497   +INF  FALL       1
I__248/I                              InMux                          0              3497   +INF  FALL       1
I__248/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_14_7_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                                           Odrv12                         0               923   +INF  FALL       1
I__423/O                                           Odrv12                       540              1463   +INF  FALL       1
I__425/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__427/I                                           LocalMux                       0              2003   +INF  FALL       1
I__427/O                                           LocalMux                     309              2312   +INF  FALL       1
I__434/I                                           InMux                          0              2312   +INF  FALL       1
I__434/O                                           InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/in1  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_13_5_1/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : TBIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7601
 
Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                                    U110_TOP                       0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/DOUT                                    IO_PAD                       590               590   +INF  RISE       1
ATA_ENn_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ATA_ENn_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__364/I                                                   Odrv12                         0              1053   +INF  FALL       1
I__364/O                                                   Odrv12                       540              1593   +INF  FALL       1
I__366/I                                                   Span12Mux_v                    0              1593   +INF  FALL       1
I__366/O                                                   Span12Mux_v                  540              2133   +INF  FALL       1
I__368/I                                                   Sp12to4                        0              2133   +INF  FALL       1
I__368/O                                                   Sp12to4                      449              2582   +INF  FALL       1
I__372/I                                                   Span4Mux_h                     0              2582   +INF  FALL       1
I__372/O                                                   Span4Mux_h                   316              2897   +INF  FALL       1
I__381/I                                                   LocalMux                       0              2897   +INF  FALL       1
I__381/O                                                   LocalMux                     309              3206   +INF  FALL       1
I__391/I                                                   InMux                          0              3206   +INF  FALL       1
I__391/O                                                   InMux                        217              3423   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/in1    LogicCell40_SEQ_MODE_0000      0              3423   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_RNIK8OF_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_0000    379              3802   +INF  FALL       1
I__141/I                                                   Odrv4                          0              3802   +INF  FALL       1
I__141/O                                                   Odrv4                        372              4174   +INF  FALL       1
I__142/I                                                   Span4Mux_v                     0              4174   +INF  FALL       1
I__142/O                                                   Span4Mux_v                   372              4546   +INF  FALL       1
I__143/I                                                   Span4Mux_s3_h                  0              4546   +INF  FALL       1
I__143/O                                                   Span4Mux_s3_h                231              4777   +INF  FALL       1
I__144/I                                                   LocalMux                       0              4777   +INF  FALL       1
I__144/O                                                   LocalMux                     309              5086   +INF  FALL       1
I__145/I                                                   IoInMux                        0              5086   +INF  FALL       1
I__145/O                                                   IoInMux                      217              5303   +INF  FALL       1
TBIn_obuft_preio/OUTPUTENABLE                              PRE_IO_PIN_TYPE_101001         0              5303   +INF  FALL       1
TBIn_obuft_preio/PADOEN                                    PRE_IO_PIN_TYPE_101001       210              5513   +INF  FALL       1
TBIn_obuft_iopad/OE                                        IO_PAD                         0              5513   +INF  FALL       1
TBIn_obuft_iopad/PACKAGEPIN:out                            IO_PAD                      2088              7601   +INF  FALL       1
TBIn                                                       U110_TOP                       0              7601   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : CS1_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9479
---------------------------------------   ---- 
End-of-path arrival time (ps)             9479
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                   U110_TOP                       0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__365/I                                  Odrv12                         0              1003   +INF  FALL       1
I__365/O                                  Odrv12                       540              1543   +INF  FALL       1
I__367/I                                  Span12Mux_h                    0              1543   +INF  FALL       1
I__367/O                                  Span12Mux_h                  540              2083   +INF  FALL       1
I__370/I                                  Span12Mux_v                    0              2083   +INF  FALL       1
I__370/O                                  Span12Mux_v                  540              2623   +INF  FALL       1
I__374/I                                  LocalMux                       0              2623   +INF  FALL       1
I__374/O                                  LocalMux                     309              2932   +INF  FALL       1
I__383/I                                  InMux                          0              2932   +INF  FALL       1
I__383/O                                  InMux                        217              3149   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_20_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3437   +INF  FALL       1
I__360/I                                  Odrv12                         0              3437   +INF  FALL       1
I__360/O                                  Odrv12                       540              3977   +INF  FALL       1
I__361/I                                  Span12Mux_s8_h                 0              3977   +INF  FALL       1
I__361/O                                  Span12Mux_s8_h               386              4362   +INF  FALL       1
I__362/I                                  LocalMux                       0              4362   +INF  FALL       1
I__362/O                                  LocalMux                     309              4671   +INF  FALL       1
I__363/I                                  IoInMux                        0              4671   +INF  FALL       1
I__363/O                                  IoInMux                      217              4888   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4888   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7126   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0              7126   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9479   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0              9479   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9248
---------------------------------------   ---- 
End-of-path arrival time (ps)             9248
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__513/I                          Odrv12                         0              1053   +INF  FALL       1
I__513/O                          Odrv12                       540              1593   +INF  FALL       1
I__515/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__515/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__517/I                          LocalMux                       0              2133   +INF  FALL       1
I__517/O                          LocalMux                     309              2442   +INF  FALL       1
I__522/I                          InMux                          0              2442   +INF  FALL       1
I__522/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__572/I                          Odrv4                          0              2947   +INF  FALL       1
I__572/O                          Odrv4                        372              3318   +INF  FALL       1
I__573/I                          Span4Mux_s1_h                  0              3318   +INF  FALL       1
I__573/O                          Span4Mux_s1_h                168              3487   +INF  FALL       1
I__574/I                          IoSpan4Mux                     0              3487   +INF  FALL       1
I__574/O                          IoSpan4Mux                   323              3809   +INF  FALL       1
I__575/I                          IoSpan4Mux                     0              3809   +INF  FALL       1
I__575/O                          IoSpan4Mux                   323              4132   +INF  FALL       1
I__576/I                          LocalMux                       0              4132   +INF  FALL       1
I__576/O                          LocalMux                     309              4440   +INF  FALL       1
I__577/I                          IoInMux                        0              4440   +INF  FALL       1
I__577/O                          IoInMux                      217              4658   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4658   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6895   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6895   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9248   +INF  FALL       1
IDEDIR                            U110_TOP                       0              9248   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : DIOR_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9254
---------------------------------------   ---- 
End-of-path arrival time (ps)             9254
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                                         U110_TOP                       0                 0   +INF  FALL       1
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
RnW_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__513/I                                    Odrv12                         0              1003   +INF  FALL       1
I__513/O                                    Odrv12                       540              1543   +INF  FALL       1
I__515/I                                    Span12Mux_v                    0              1543   +INF  FALL       1
I__515/O                                    Span12Mux_v                  540              2083   +INF  FALL       1
I__518/I                                    Span12Mux_v                    0              2083   +INF  FALL       1
I__518/O                                    Span12Mux_v                  540              2623   +INF  FALL       1
I__523/I                                    LocalMux                       0              2623   +INF  FALL       1
I__523/O                                    LocalMux                     309              2932   +INF  FALL       1
I__529/I                                    InMux                          0              2932   +INF  FALL       1
I__529/O                                    InMux                        217              3149   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_24_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              3535   +INF  FALL       1
I__561/I                                    Odrv4                          0              3535   +INF  FALL       1
I__561/O                                    Odrv4                        372              3906   +INF  FALL       1
I__562/I                                    Span4Mux_s3_h                  0              3906   +INF  FALL       1
I__562/O                                    Span4Mux_s3_h                231              4138   +INF  FALL       1
I__563/I                                    LocalMux                       0              4138   +INF  FALL       1
I__563/O                                    LocalMux                     309              4446   +INF  FALL       1
I__564/I                                    IoInMux                        0              4446   +INF  FALL       1
I__564/O                                    IoInMux                      217              4664   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              4664   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              6901   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                         0              6901   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353              9254   +INF  FALL       1
DIOR_PRIn                                   U110_TOP                       0              9254   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOR_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11840
---------------------------------------   ----- 
End-of-path arrival time (ps)             11840
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                        U110_TOP                       0                 0   +INF  RISE       1
SCS1_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
SCS1_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
SCS1_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS1_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__396/I                                    Odrv12                         0               973   +INF  FALL       1
I__396/O                                    Odrv12                       540              1513   +INF  FALL       1
I__397/I                                    Span12Mux_h                    0              1513   +INF  FALL       1
I__397/O                                    Span12Mux_h                  540              2053   +INF  FALL       1
I__398/I                                    Sp12to4                        0              2053   +INF  FALL       1
I__398/O                                    Sp12to4                      449              2502   +INF  FALL       1
I__400/I                                    Span4Mux_v                     0              2502   +INF  FALL       1
I__400/O                                    Span4Mux_v                   372              2874   +INF  FALL       1
I__402/I                                    LocalMux                       0              2874   +INF  FALL       1
I__402/O                                    LocalMux                     309              3182   +INF  FALL       1
I__404/I                                    InMux                          0              3182   +INF  FALL       1
I__404/O                                    InMux                        217              3400   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0       LogicCell40_SEQ_MODE_0000      0              3400   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout     LogicCell40_SEQ_MODE_0000    386              3785   +INF  FALL       2
I__537/I                                    Odrv4                          0              3785   +INF  FALL       1
I__537/O                                    Odrv4                        372              4157   +INF  FALL       1
I__538/I                                    Span4Mux_h                     0              4157   +INF  FALL       1
I__538/O                                    Span4Mux_h                   316              4473   +INF  FALL       1
I__539/I                                    Span4Mux_v                     0              4473   +INF  FALL       1
I__539/O                                    Span4Mux_v                   372              4844   +INF  FALL       1
I__540/I                                    LocalMux                       0              4844   +INF  FALL       1
I__540/O                                    LocalMux                     309              5153   +INF  FALL       1
I__541/I                                    InMux                          0              5153   +INF  FALL       1
I__541/O                                    InMux                        217              5370   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5370   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_24_12_6/lcout  LogicCell40_SEQ_MODE_0000    379              5749   +INF  FALL       1
I__508/I                                    Odrv4                          0              5749   +INF  FALL       1
I__508/O                                    Odrv4                        372              6121   +INF  FALL       1
I__509/I                                    Span4Mux_v                     0              6121   +INF  FALL       1
I__509/O                                    Span4Mux_v                   372              6492   +INF  FALL       1
I__510/I                                    Span4Mux_s3_h                  0              6492   +INF  FALL       1
I__510/O                                    Span4Mux_s3_h                231              6724   +INF  FALL       1
I__511/I                                    LocalMux                       0              6724   +INF  FALL       1
I__511/O                                    LocalMux                     309              7033   +INF  FALL       1
I__512/I                                    IoInMux                        0              7033   +INF  FALL       1
I__512/O                                    IoInMux                      217              7250   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7250   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              9487   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                         0              9487   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             11840   +INF  FALL       1
DIOR_SECn                                   U110_TOP                       0             11840   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOW_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11426
---------------------------------------   ----- 
End-of-path arrival time (ps)             11426
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                      U110_TOP                       0                 0   +INF  FALL       1
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
SCS1_ibuf_iopad/DOUT                      IO_PAD                       460               460   +INF  FALL       1
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__396/I                                  Odrv12                         0               923   +INF  FALL       1
I__396/O                                  Odrv12                       540              1463   +INF  FALL       1
I__397/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__397/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__398/I                                  Sp12to4                        0              2003   +INF  FALL       1
I__398/O                                  Sp12to4                      449              2452   +INF  FALL       1
I__400/I                                  Span4Mux_v                     0              2452   +INF  FALL       1
I__400/O                                  Span4Mux_v                   372              2824   +INF  FALL       1
I__402/I                                  LocalMux                       0              2824   +INF  FALL       1
I__402/O                                  LocalMux                     309              3132   +INF  FALL       1
I__404/I                                  InMux                          0              3132   +INF  FALL       1
I__404/O                                  InMux                        217              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/in0     LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_19_11_7/lcout   LogicCell40_SEQ_MODE_0000    386              3735   +INF  FALL       2
I__537/I                                  Odrv4                          0              3735   +INF  FALL       1
I__537/O                                  Odrv4                        372              4107   +INF  FALL       1
I__538/I                                  Span4Mux_h                     0              4107   +INF  FALL       1
I__538/O                                  Span4Mux_h                   316              4423   +INF  FALL       1
I__539/I                                  Span4Mux_v                     0              4423   +INF  FALL       1
I__539/O                                  Span4Mux_v                   372              4794   +INF  FALL       1
I__540/I                                  LocalMux                       0              4794   +INF  FALL       1
I__540/O                                  LocalMux                     309              5103   +INF  FALL       1
I__542/I                                  InMux                          0              5103   +INF  FALL       1
I__542/O                                  InMux                        217              5320   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000      0              5320   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000    386              5706   +INF  FALL       1
I__557/I                                  Odrv4                          0              5706   +INF  FALL       1
I__557/O                                  Odrv4                        372              6078   +INF  FALL       1
I__558/I                                  Span4Mux_s3_h                  0              6078   +INF  FALL       1
I__558/O                                  Span4Mux_s3_h                231              6309   +INF  FALL       1
I__559/I                                  LocalMux                       0              6309   +INF  FALL       1
I__559/O                                  LocalMux                     309              6618   +INF  FALL       1
I__560/I                                  IoInMux                        0              6618   +INF  FALL       1
I__560/O                                  IoInMux                      217              6835   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              6835   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9073   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                         0              9073   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             11426   +INF  FALL       1
DIOW_SECn                                 U110_TOP                       0             11426   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : CS0_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10354
---------------------------------------   ----- 
End-of-path arrival time (ps)             10354
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                      U110_TOP                       0                 0   +INF  RISE       1
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
PCS0_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__454/I                                  Odrv12                         0               973   +INF  FALL       1
I__454/O                                  Odrv12                       540              1513   +INF  FALL       1
I__455/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__455/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__456/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__456/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__457/I                                  Sp12to4                        0              2593   +INF  FALL       1
I__457/O                                  Sp12to4                      449              3042   +INF  FALL       1
I__458/I                                  Span4Mux_v                     0              3042   +INF  FALL       1
I__458/O                                  Span4Mux_v                   372              3414   +INF  FALL       1
I__459/I                                  Span4Mux_v                     0              3414   +INF  FALL       1
I__459/O                                  Span4Mux_v                   372              3785   +INF  FALL       1
I__460/I                                  LocalMux                       0              3785   +INF  FALL       1
I__460/O                                  LocalMux                     309              4094   +INF  FALL       1
I__462/I                                  InMux                          0              4094   +INF  FALL       1
I__462/O                                  InMux                        217              4311   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/in0    LogicCell40_SEQ_MODE_0000      0              4311   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_20_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              4697   +INF  FALL       1
I__464/I                                  Odrv12                         0              4697   +INF  FALL       1
I__464/O                                  Odrv12                       540              5237   +INF  FALL       1
I__465/I                                  LocalMux                       0              5237   +INF  FALL       1
I__465/O                                  LocalMux                     309              5546   +INF  FALL       1
I__466/I                                  IoInMux                        0              5546   +INF  FALL       1
I__466/O                                  IoInMux                      217              5763   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5763   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8000   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                         0              8000   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             10354   +INF  FALL       1
CS0_PRIn                                  U110_TOP                       0             10354   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : DIOW_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11748
---------------------------------------   ----- 
End-of-path arrival time (ps)             11748
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                      U110_TOP                       0                 0   +INF  FALL       1
PCS0_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
PCS0_ibuf_iopad/DOUT                      IO_PAD                       460               460   +INF  FALL       1
PCS0_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
PCS0_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__454/I                                  Odrv12                         0               923   +INF  FALL       1
I__454/O                                  Odrv12                       540              1463   +INF  FALL       1
I__455/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__455/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__456/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__456/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__457/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__457/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__458/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__458/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__459/I                                  Span4Mux_v                     0              3364   +INF  FALL       1
I__459/O                                  Span4Mux_v                   372              3735   +INF  FALL       1
I__461/I                                  LocalMux                       0              3735   +INF  FALL       1
I__461/O                                  LocalMux                     309              4044   +INF  FALL       1
I__463/I                                  InMux                          0              4044   +INF  FALL       1
I__463/O                                  InMux                        217              4261   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/in1     LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_20_11_2/lcout   LogicCell40_SEQ_MODE_0000    379              4640   +INF  FALL       2
I__565/I                                  Odrv12                         0              4640   +INF  FALL       1
I__565/O                                  Odrv12                       540              5180   +INF  FALL       1
I__566/I                                  LocalMux                       0              5180   +INF  FALL       1
I__566/O                                  LocalMux                     309              5489   +INF  FALL       1
I__568/I                                  InMux                          0              5489   +INF  FALL       1
I__568/O                                  InMux                        217              5706   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/in0    LogicCell40_SEQ_MODE_0000      0              5706   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_24_11_6/lcout  LogicCell40_SEQ_MODE_0000    386              6092   +INF  FALL       1
I__569/I                                  Odrv12                         0              6092   +INF  FALL       1
I__569/O                                  Odrv12                       540              6632   +INF  FALL       1
I__570/I                                  LocalMux                       0              6632   +INF  FALL       1
I__570/O                                  LocalMux                     309              6940   +INF  FALL       1
I__571/I                                  IoInMux                        0              6940   +INF  FALL       1
I__571/O                                  IoInMux                      217              7158   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7158   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9395   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                  IO_PAD                         0              9395   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             11748   +INF  FALL       1
DIOW_PRIn                                 U110_TOP                       0             11748   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS0
Path End         : CS0_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9764
---------------------------------------   ---- 
End-of-path arrival time (ps)             9764
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS0                                     U110_TOP                       0                 0   +INF  RISE       1
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
SCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__476/I                                 Odrv12                         0               973   +INF  FALL       1
I__476/O                                 Odrv12                       540              1513   +INF  FALL       1
I__477/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__477/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__478/I                                 Span12Mux_h                    0              2053   +INF  FALL       1
I__478/O                                 Span12Mux_h                  540              2593   +INF  FALL       1
I__479/I                                 LocalMux                       0              2593   +INF  FALL       1
I__479/O                                 LocalMux                     309              2902   +INF  FALL       1
I__481/I                                 InMux                          0              2902   +INF  FALL       1
I__481/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_20_6_3/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__470/I                                 Odrv4                          0              3407   +INF  FALL       1
I__470/O                                 Odrv4                        372              3778   +INF  FALL       1
I__471/I                                 Span4Mux_h                     0              3778   +INF  FALL       1
I__471/O                                 Span4Mux_h                   316              4094   +INF  FALL       1
I__472/I                                 Span4Mux_s3_h                  0              4094   +INF  FALL       1
I__472/O                                 Span4Mux_s3_h                231              4325   +INF  FALL       1
I__473/I                                 IoSpan4Mux                     0              4325   +INF  FALL       1
I__473/O                                 IoSpan4Mux                   323              4648   +INF  FALL       1
I__474/I                                 LocalMux                       0              4648   +INF  FALL       1
I__474/O                                 LocalMux                     309              4957   +INF  FALL       1
I__475/I                                 IoInMux                        0              4957   +INF  FALL       1
I__475/O                                 IoInMux                      217              5174   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5174   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7411   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353              9764   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0              9764   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS1
Path End         : CS1_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9449
---------------------------------------   ---- 
End-of-path arrival time (ps)             9449
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS1                                      U110_TOP                       0                 0   +INF  RISE       1
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
PCS1_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__410/I                                  Odrv12                         0               973   +INF  FALL       1
I__410/O                                  Odrv12                       540              1513   +INF  FALL       1
I__411/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__411/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__412/I                                  Span12Mux_v                    0              2053   +INF  FALL       1
I__412/O                                  Span12Mux_v                  540              2593   +INF  FALL       1
I__414/I                                  LocalMux                       0              2593   +INF  FALL       1
I__414/O                                  LocalMux                     309              2902   +INF  FALL       1
I__416/I                                  InMux                          0              2902   +INF  FALL       1
I__416/O                                  InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_20_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__406/I                                  Odrv12                         0              3407   +INF  FALL       1
I__406/O                                  Odrv12                       540              3947   +INF  FALL       1
I__407/I                                  Span12Mux_s8_h                 0              3947   +INF  FALL       1
I__407/O                                  Span12Mux_s8_h               386              4332   +INF  FALL       1
I__408/I                                  LocalMux                       0              4332   +INF  FALL       1
I__408/O                                  LocalMux                     309              4641   +INF  FALL       1
I__409/I                                  IoInMux                        0              4641   +INF  FALL       1
I__409/O                                  IoInMux                      217              4858   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              4858   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7096   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7096   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9449   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0              9449   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SIZ[1]
Path End         : BURSTn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9884
---------------------------------------   ---- 
End-of-path arrival time (ps)             9884
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SIZ[1]                               U110_TOP                       0                 0   +INF  RISE       1
SIZ_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
SIZ_ibuf_1_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
SIZ_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SIZ_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__138/I                             Odrv12                         0               973   +INF  FALL       1
I__138/O                             Odrv12                       540              1513   +INF  FALL       1
I__139/I                             LocalMux                       0              1513   +INF  FALL       1
I__139/O                             LocalMux                     309              1822   +INF  FALL       1
I__140/I                             InMux                          0              1822   +INF  FALL       1
I__140/O                             InMux                        217              2039   +INF  FALL       1
U110_BUFFERS.N_10_i_LC_1_12_2/in0    LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
U110_BUFFERS.N_10_i_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_0000    386              2425   +INF  FALL       1
I__128/I                             Odrv12                         0              2425   +INF  FALL       1
I__128/O                             Odrv12                       540              2965   +INF  FALL       1
I__129/I                             Span12Mux_v                    0              2965   +INF  FALL       1
I__129/O                             Span12Mux_v                  540              3505   +INF  FALL       1
I__130/I                             Span12Mux_h                    0              3505   +INF  FALL       1
I__130/O                             Span12Mux_h                  540              4045   +INF  FALL       1
I__131/I                             Span12Mux_h                    0              4045   +INF  FALL       1
I__131/O                             Span12Mux_h                  540              4585   +INF  FALL       1
I__132/I                             Span12Mux_s3_h                 0              4585   +INF  FALL       1
I__132/O                             Span12Mux_s3_h               182              4767   +INF  FALL       1
I__133/I                             LocalMux                       0              4767   +INF  FALL       1
I__133/O                             LocalMux                     309              5076   +INF  FALL       1
I__134/I                             IoInMux                        0              5076   +INF  FALL       1
I__134/O                             IoInMux                      217              5293   +INF  FALL       1
BURSTn_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              5293   +INF  FALL       1
BURSTn_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7530   +INF  FALL       1
BURSTn_obuf_iopad/DIN                IO_PAD                         0              7530   +INF  FALL       1
BURSTn_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2353              9884   +INF  FALL       1
BURSTn                               U110_TOP                       0              9884   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : TCIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017   +INF  RISE       4
I__94/I                                          Odrv12                         0              3017   +INF  RISE       1
I__94/O                                          Odrv12                       491              3508   +INF  RISE       1
I__96/I                                          Span12Mux_h                    0              3508   +INF  RISE       1
I__96/O                                          Span12Mux_h                  491              3998   +INF  RISE       1
I__98/I                                          Sp12to4                        0              3998   +INF  RISE       1
I__98/O                                          Sp12to4                      428              4426   +INF  RISE       1
I__100/I                                         Span4Mux_s3_h                  0              4426   +INF  RISE       1
I__100/O                                         Span4Mux_s3_h                231              4658   +INF  RISE       1
I__102/I                                         IoSpan4Mux                     0              4658   +INF  RISE       1
I__102/O                                         IoSpan4Mux                   288              4945   +INF  RISE       1
I__105/I                                         LocalMux                       0              4945   +INF  RISE       1
I__105/O                                         LocalMux                     330              5275   +INF  RISE       1
I__108/I                                         IoInMux                        0              5275   +INF  RISE       1
I__108/O                                         IoInMux                      259              5534   +INF  RISE       1
TCIn_obuft_preio/DOUT0                           PRE_IO_PIN_TYPE_101001         0              5534   +INF  RISE       1
TCIn_obuft_preio/PADOUT                          PRE_IO_PIN_TYPE_101001      2237              7772   +INF  FALL       1
TCIn_obuft_iopad/DIN                             IO_PAD                         0              7772   +INF  FALL       1
TCIn_obuft_iopad/PACKAGEPIN:out                  IO_PAD                      2088              9860   +INF  FALL       1
TCIn                                             U110_TOP                       0              9860   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout
Path End         : TACKn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2477
+ Clock To Q                              540
+ Data Path Delay                        7171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              3017   +INF  FALL       4
I__94/I                                          Odrv12                         0              3017   +INF  FALL       1
I__94/O                                          Odrv12                       540              3557   +INF  FALL       1
I__97/I                                          Span12Mux_h                    0              3557   +INF  FALL       1
I__97/O                                          Span12Mux_h                  540              4097   +INF  FALL       1
I__99/I                                          Sp12to4                        0              4097   +INF  FALL       1
I__99/O                                          Sp12to4                      449              4546   +INF  FALL       1
I__101/I                                         Span4Mux_s2_h                  0              4546   +INF  FALL       1
I__101/O                                         Span4Mux_s2_h                203              4749   +INF  FALL       1
I__103/I                                         IoSpan4Mux                     0              4749   +INF  FALL       1
I__103/O                                         IoSpan4Mux                   323              5072   +INF  FALL       1
I__106/I                                         LocalMux                       0              5072   +INF  FALL       1
I__106/O                                         LocalMux                     309              5380   +INF  FALL       1
I__109/I                                         IoInMux                        0              5380   +INF  FALL       1
I__109/O                                         IoInMux                      217              5598   +INF  FALL       1
TACKn_obuft_preio/DOUT0                          PRE_IO_PIN_TYPE_101001         0              5598   +INF  FALL       1
TACKn_obuft_preio/PADOUT                         PRE_IO_PIN_TYPE_101001      2237              7835   +INF  FALL       1
TACKn_obuft_iopad/DIN                            IO_PAD                         0              7835   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                 IO_PAD                      2353             10188   +INF  FALL       1
TACKn                                            U110_TOP                       0             10188   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__244/I                              LocalMux                       0              3238   +INF  FALL       1
I__244/O                              LocalMux                     309              3547   +INF  FALL       1
I__249/I                              InMux                          0              3547   +INF  FALL       1
I__249/O                              InMux                        217              3764   +INF  FALL       1
I__254/I                              CascadeMux                     0              3764   +INF  FALL       1
I__254/O                              CascadeMux                     0              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/in2  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_14_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__239/I                              Odrv4                          0              2817   +INF  FALL       1
I__239/O                              Odrv4                        372              3188   +INF  FALL       1
I__245/I                              LocalMux                       0              3188   +INF  FALL       1
I__245/O                              LocalMux                     309              3497   +INF  FALL       1
I__250/I                              InMux                          0              3497   +INF  FALL       1
I__250/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_13_7_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4136
---------------------------------------   ---- 
End-of-path arrival time (ps)             4136
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__241/I                              Odrv4                          0              2867   +INF  FALL       1
I__241/O                              Odrv4                        372              3238   +INF  FALL       1
I__247/I                              Span4Mux_v                     0              3238   +INF  FALL       1
I__247/O                              Span4Mux_v                   372              3610   +INF  FALL       1
I__253/I                              LocalMux                       0              3610   +INF  FALL       1
I__253/O                              LocalMux                     309              3919   +INF  FALL       1
I__255/I                              InMux                          0              3919   +INF  FALL       1
I__255/O                              InMux                        217              4136   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/in0  LogicCell40_SEQ_MODE_1000      0              4136   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_13_7_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4086
---------------------------------------   ---- 
End-of-path arrival time (ps)             4086
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                              Odrv12                         0               923   +INF  FALL       1
I__423/O                              Odrv12                       540              1463   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__429/I                              LocalMux                       0              2003   +INF  FALL       1
I__429/O                              LocalMux                     309              2312   +INF  FALL       1
I__437/I                              InMux                          0              2312   +INF  FALL       1
I__437/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL       9
I__241/I                              Odrv4                          0              2817   +INF  FALL       1
I__241/O                              Odrv4                        372              3188   +INF  FALL       1
I__247/I                              Span4Mux_v                     0              3188   +INF  FALL       1
I__247/O                              Span4Mux_v                   372              3560   +INF  FALL       1
I__253/I                              LocalMux                       0              3560   +INF  FALL       1
I__253/O                              LocalMux                     309              3869   +INF  FALL       1
I__256/I                              InMux                          0              3869   +INF  FALL       1
I__256/O                              InMux                        217              4086   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/in0  LogicCell40_SEQ_MODE_1000      0              4086   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_13_7_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__245/I                              LocalMux                       0              3238   +INF  FALL       1
I__245/O                              LocalMux                     309              3547   +INF  FALL       1
I__251/I                              InMux                          0              3547   +INF  FALL       1
I__251/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_13_7_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                              Odrv12                         0               973   +INF  FALL       1
I__423/O                              Odrv12                       540              1513   +INF  FALL       1
I__425/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                              LocalMux                       0              2053   +INF  FALL       1
I__429/O                              LocalMux                     309              2362   +INF  FALL       1
I__437/I                              InMux                          0              2362   +INF  FALL       1
I__437/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__239/I                              Odrv4                          0              2867   +INF  FALL       1
I__239/O                              Odrv4                        372              3238   +INF  FALL       1
I__245/I                              LocalMux                       0              3238   +INF  FALL       1
I__245/O                              LocalMux                     309              3547   +INF  FALL       1
I__252/I                              InMux                          0              3547   +INF  FALL       1
I__252/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__220/I                                            ClkMux                         0              2527  RISE       1
I__220/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_13_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                      Odrv12                         0               973   +INF  FALL       1
I__423/O                                      Odrv12                       540              1513   +INF  FALL       1
I__425/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__428/I                                      LocalMux                       0              2053   +INF  FALL       1
I__428/O                                      LocalMux                     309              2362   +INF  FALL       1
I__436/I                                      InMux                          0              2362   +INF  FALL       1
I__436/O                                      InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/in1  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_EN_LC_13_5_4/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -197
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3533
---------------------------------------   ---- 
End-of-path arrival time (ps)             3533
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                         Odrv12                         0               973   +INF  FALL       1
I__423/O                                         Odrv12                       540              1513   +INF  FALL       1
I__425/I                                         Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                         Span12Mux_h                  540              2053   +INF  FALL       1
I__429/I                                         LocalMux                       0              2053   +INF  FALL       1
I__429/O                                         LocalMux                     309              2362   +INF  FALL       1
I__437/I                                         InMux                          0              2362   +INF  FALL       1
I__437/O                                         InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/in3                LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_14_5_4/lcout              LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       9
I__240/I                                         LocalMux                       0              2867   +INF  FALL       1
I__240/O                                         LocalMux                     309              3175   +INF  FALL       1
I__246/I                                         SRMux                          0              3175   +INF  FALL       1
I__246/O                                         SRMux                        358              3533   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/sr  LogicCell40_SEQ_MODE_1000      0              3533   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__217/I                                            ClkMux                         0              2245  FALL       1
I__217/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/I            INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_ENC/O            INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_LC_13_4_5/clk    LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_13_6_4/in1
Capture Clock    : U110_ATA.ATA_START_LC_13_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                          Odrv12                         0               973   +INF  FALL       1
I__423/O                          Odrv12                       540              1513   +INF  FALL       1
I__425/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__430/I                          Sp12to4                        0              2053   +INF  FALL       1
I__430/O                          Sp12to4                      449              2502   +INF  FALL       1
I__438/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__438/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__443/I                          LocalMux                       0              2874   +INF  FALL       1
I__443/O                          LocalMux                     309              3182   +INF  FALL       1
I__448/I                          InMux                          0              3182   +INF  FALL       1
I__448/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_START_LC_13_6_4/in1  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_13_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_13_6_7/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_13_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                         Odrv12                         0               923   +INF  FALL       1
I__423/O                         Odrv12                       540              1463   +INF  FALL       1
I__425/I                         Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                         Span12Mux_h                  540              2003   +INF  FALL       1
I__430/I                         Sp12to4                        0              2003   +INF  FALL       1
I__430/O                         Sp12to4                      449              2452   +INF  FALL       1
I__438/I                         Span4Mux_v                     0              2452   +INF  FALL       1
I__438/O                         Span4Mux_v                   372              2824   +INF  FALL       1
I__443/I                         LocalMux                       0              2824   +INF  FALL       1
I__443/O                         LocalMux                     309              3132   +INF  FALL       1
I__449/I                         InMux                          0              3132   +INF  FALL       1
I__449/O                         InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_TACK_LC_13_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__219/I                                            ClkMux                         0              2527  RISE       1
I__219/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_13_6_7/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_14_6_2/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_14_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                          Odrv12                         0               973   +INF  FALL       1
I__423/O                          Odrv12                       540              1513   +INF  FALL       1
I__425/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__431/I                          Sp12to4                        0              2053   +INF  FALL       1
I__431/O                          Sp12to4                      449              2502   +INF  FALL       1
I__439/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__439/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__444/I                          LocalMux                       0              2874   +INF  FALL       1
I__444/O                          LocalMux                     309              3182   +INF  FALL       1
I__450/I                          InMux                          0              3182   +INF  FALL       1
I__450/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_14_6_2/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__221/I                                            ClkMux                         0              2527  RISE       1
I__221/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_14_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_14_7_5/in0
Capture Clock    : U110_ATA.RW_EN_LC_14_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__423/I                         Odrv12                         0               923   +INF  FALL       1
I__423/O                         Odrv12                       540              1463   +INF  FALL       1
I__425/I                         Span12Mux_h                    0              1463   +INF  FALL       1
I__425/O                         Span12Mux_h                  540              2003   +INF  FALL       1
I__431/I                         Sp12to4                        0              2003   +INF  FALL       1
I__431/O                         Sp12to4                      449              2452   +INF  FALL       1
I__439/I                         Span4Mux_v                     0              2452   +INF  FALL       1
I__439/O                         Span4Mux_v                   372              2824   +INF  FALL       1
I__445/I                         LocalMux                       0              2824   +INF  FALL       1
I__445/O                         LocalMux                     309              3132   +INF  FALL       1
I__451/I                         InMux                          0              3132   +INF  FALL       1
I__451/O                         InMux                        217              3350   +INF  FALL       1
U110_ATA.RW_EN_LC_14_7_5/in0     LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__215/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__215/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__216/I                                            GlobalMux                      0              2372  RISE       1
I__216/O                                            GlobalMux                    154              2527  RISE       1
I__222/I                                            ClkMux                         0              2527  RISE       1
I__222/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_14_7_5/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__423/I                                       Odrv12                         0               973   +INF  FALL       1
I__423/O                                       Odrv12                       540              1513   +INF  FALL       1
I__425/I                                       Span12Mux_h                    0              1513   +INF  FALL       1
I__425/O                                       Span12Mux_h                  540              2053   +INF  FALL       1
I__427/I                                       LocalMux                       0              2053   +INF  FALL       1
I__427/O                                       LocalMux                     309              2362   +INF  FALL       1
I__435/I                                       InMux                          0              2362   +INF  FALL       1
I__435/O                                       InMux                        217              2579   +INF  FALL       1
I__442/I                                       CascadeMux                     0              2579   +INF  FALL       1
I__442/O                                       CascadeMux                     0              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__215/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__215/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__216/I                                            GlobalMux                      0              2168  FALL       1
I__216/O                                            GlobalMux                     77              2245  FALL       1
I__218/I                                            ClkMux                         0              2245  FALL       1
I__218/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_1C/O           INV                            0              2477  RISE       4
U110_CYCLE_TERMINATION.TACK_OUT_LC_13_5_2/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

