--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml sd_somador_subtrator_n2.twx sd_somador_subtrator_n2.ncd -o
sd_somador_subtrator_n2.twr sd_somador_subtrator_n2.pcf

Design file:              sd_somador_subtrator_n2.ncd
Physical constraint file: sd_somador_subtrator_n2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLEAR       |    1.086(R)|    0.463(R)|CLK_BUFGP         |   0.000|
EQUAL       |    0.243(R)|    1.026(R)|CLK_BUFGP         |   0.000|
INPUT<0>    |    0.092(R)|    1.111(R)|CLK_BUFGP         |   0.000|
INPUT<1>    |    0.068(R)|    1.364(R)|CLK_BUFGP         |   0.000|
INPUT<2>    |    0.294(R)|    1.142(R)|CLK_BUFGP         |   0.000|
INPUT<3>    |    0.947(R)|    0.827(R)|CLK_BUFGP         |   0.000|
LESS        |    0.968(R)|    0.985(R)|CLK_BUFGP         |   0.000|
MORE        |    1.069(R)|    0.883(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
FLAG        |    7.057(R)|CLK_BUFGP         |   0.000|
SEGMENTS<0> |   10.292(R)|CLK_BUFGP         |   0.000|
SEGMENTS<1> |   10.696(R)|CLK_BUFGP         |   0.000|
SEGMENTS<2> |   10.435(R)|CLK_BUFGP         |   0.000|
SEGMENTS<3> |   10.440(R)|CLK_BUFGP         |   0.000|
SEGMENTS<4> |   10.222(R)|CLK_BUFGP         |   0.000|
SEGMENTS<5> |   10.114(R)|CLK_BUFGP         |   0.000|
SEGMENTS<6> |    9.889(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 24 03:22:41 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



