{"vcs1":{"timestamp_begin":1768185515.005610176, "rt":0.34, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768185514.498696767}
{"VCS_COMP_START_TIME": 1768185514.498696767}
{"VCS_COMP_END_TIME": 1768185515.435270326}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 314580}}
