Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Jan 28 15:45:03 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file modulotop_timing_summary_routed.rpt -pb modulotop_timing_summary_routed.pb -rpx modulotop_timing_summary_routed.rpx -warn_on_violation
| Design       : modulotop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/temp_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: u0/temp_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.835        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.835        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 u0/temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.903ns (28.290%)  route 2.289ns (71.710%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     5.086    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  u0/temp_reg[25]/Q
                         net (fo=1, routed)           0.568     6.111    u0_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.207 r  mensa_reg[83]_i_1/O
                         net (fo=82, routed)          1.721     7.927    u0/temp_reg[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.278 r  u0/temp_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.278    u0/temp_reg[24]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[25]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.113    u0/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 1.923ns (72.979%)  route 0.712ns (27.021%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  u0/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    u0/temp_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  u0/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    u0/temp_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.719 r  u0/temp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.719    u0/temp_reg[24]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.920ns (72.948%)  route 0.712ns (27.052%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  u0/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    u0/temp_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.716 r  u0/temp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.716    u0/temp_reg[20]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.899ns (72.731%)  route 0.712ns (27.269%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  u0/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    u0/temp_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.695 r  u0/temp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.695    u0/temp_reg[20]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.825ns (71.935%)  route 0.712ns (28.065%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  u0/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    u0/temp_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.621 r  u0/temp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.621    u0/temp_reg[20]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 1.809ns (71.757%)  route 0.712ns (28.243%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  u0/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    u0/temp_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.605 r  u0/temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.605    u0/temp_reg[20]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.602 r  u0/temp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.602    u0/temp_reg[16]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.785ns (71.486%)  route 0.712ns (28.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.581 r  u0/temp_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.581    u0/temp_reg[16]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 r  u0/temp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.507    u0/temp_reg[16]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 u0/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563     5.084    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u0/temp_reg[1]/Q
                         net (fo=1, routed)           0.712     6.252    u0/temp_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.926 r  u0/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    u0/temp_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  u0/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    u0/temp_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  u0/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    u0/temp_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  u0/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u0/temp_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.491 r  u0/temp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.491    u0/temp_reg[16]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.445    14.786    u0/clk
    SLICE_X36Y44         FDRE                                         r  u0/temp_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    u0/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u0/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  u0/temp_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    u0/temp_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  u0/temp[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    u0/temp[0]_i_2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  u0/temp_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    u0/temp_reg[0]_i_1_n_7
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u0/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y42         FDRE                                         r  u0/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/temp_reg[11]/Q
                         net (fo=1, routed)           0.183     1.769    u0/temp_reg_n_0_[11]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  u0/temp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    u0/temp_reg[8]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  u0/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y42         FDRE                                         r  u0/temp_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u0/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/temp_reg[3]/Q
                         net (fo=1, routed)           0.183     1.769    u0/temp_reg_n_0_[3]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  u0/temp_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    u0/temp_reg[0]_i_1_n_4
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u0/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/temp_reg[20]/Q
                         net (fo=1, routed)           0.176     1.764    u0/temp_reg_n_0_[20]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  u0/temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    u0/temp_reg[20]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    u0/temp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u0/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/temp_reg[24]/Q
                         net (fo=1, routed)           0.176     1.764    u0/temp_reg_n_0_[24]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  u0/temp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    u0/temp_reg[24]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    u0/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u0/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/temp_reg[4]/Q
                         net (fo=1, routed)           0.176     1.763    u0/temp_reg_n_0_[4]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  u0/temp_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    u0/temp_reg[4]_i_1_n_7
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u0/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  u0/temp_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    u0/temp_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  u0/temp[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    u0/temp[0]_i_2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.910 r  u0/temp_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    u0/temp_reg[0]_i_1_n_6
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y40         FDRE                                         r  u0/temp_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u0/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/temp_reg[20]/Q
                         net (fo=1, routed)           0.176     1.764    u0/temp_reg_n_0_[20]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  u0/temp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    u0/temp_reg[20]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    u0/clk
    SLICE_X36Y45         FDRE                                         r  u0/temp_reg[21]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    u0/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u0/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/temp_reg[24]/Q
                         net (fo=1, routed)           0.176     1.764    u0/temp_reg_n_0_[24]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  u0/temp_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    u0/temp_reg[24]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    u0/clk
    SLICE_X36Y46         FDRE                                         r  u0/temp_reg[25]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    u0/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u0/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    u0/clk
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/temp_reg[4]/Q
                         net (fo=1, routed)           0.176     1.763    u0/temp_reg_n_0_[4]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.914 r  u0/temp_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    u0/temp_reg[4]_i_1_n_6
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    u0/clk
    SLICE_X36Y41         FDRE                                         r  u0/temp_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   u0/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   u0/temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   u0/temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   u0/temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   u0/temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   u0/temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   u0/temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   u0/temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   u0/temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   u0/temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   u0/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   u0/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   u0/temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   u0/temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   u0/temp_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            anodos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 5.304ns (43.035%)  route 7.021ns (56.965%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clear_IBUF_inst/O
                         net (fo=77, routed)          4.258     5.699    u4/clear_IBUF
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.152     5.851 r  u4/anodos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.763     8.614    anodos_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.325 r  anodos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.325    anodos[0]
    U2                                                                r  anodos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            anodos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 5.316ns (43.722%)  route 6.843ns (56.278%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clear_IBUF_inst/O
                         net (fo=77, routed)          4.043     5.484    u4/clear_IBUF
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.150     5.634 r  u4/anodos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.800     8.434    anodos_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.159 r  anodos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.159    anodos[2]
    V4                                                                r  anodos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            anodos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.156ns  (logic 5.076ns (41.753%)  route 7.081ns (58.247%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clear_IBUF_inst/O
                         net (fo=77, routed)          4.258     5.699    u4/clear_IBUF
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  u4/anodos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.823     8.646    anodos_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.156 r  anodos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.156    anodos[3]
    W4                                                                r  anodos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            anodos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.034ns  (logic 5.064ns (42.085%)  route 6.969ns (57.915%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clear_IBUF_inst/O
                         net (fo=77, routed)          4.043     5.484    u4/clear_IBUF
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.608 r  u4/anodos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.926     8.535    anodos_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.034 r  anodos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.034    anodos[1]
    U4                                                                r  anodos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sig_salida_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 4.609ns (45.498%)  route 5.522ns (54.502%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE                         0.000     0.000 r  u4/sig_salida_reg[1]/C
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sig_salida_reg[1]/Q
                         net (fo=9, routed)           1.289     1.708    u1/Q[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.299     2.007 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.769     2.775    u1/sigmux[2]
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.153     2.928 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.464     6.393    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    10.131 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.131    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[72]/C
                            (rising edge-triggered cell FDPE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.994ns  (logic 4.538ns (45.407%)  route 5.456ns (54.593%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDPE                         0.000     0.000 r  u1/mensa_reg[72]/C
    SLICE_X38Y44         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  u1/mensa_reg[72]/Q
                         net (fo=2, routed)           1.084     1.602    u1/sigsalida[4]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.726 f  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.104     2.830    u1/sigmux[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.152     2.982 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.268     6.250    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.994 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.994    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[72]/C
                            (rising edge-triggered cell FDPE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 4.503ns (45.572%)  route 5.378ns (54.428%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDPE                         0.000     0.000 r  u1/mensa_reg[72]/C
    SLICE_X38Y44         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u1/mensa_reg[72]/Q
                         net (fo=2, routed)           1.084     1.602    u1/sigsalida[4]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.726 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.112     2.838    u1/sigmux[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.146     2.984 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.181     6.166    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     9.880 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.880    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/sig_salida_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.346ns (44.099%)  route 5.510ns (55.901%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE                         0.000     0.000 r  u4/sig_salida_reg[1]/C
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/sig_salida_reg[1]/Q
                         net (fo=9, routed)           1.289     1.708    u1/Q[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.299     2.007 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.769     2.775    u1/sigmux[2]
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.899 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.452     6.352    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.856 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.856    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[72]/C
                            (rising edge-triggered cell FDPE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 4.301ns (44.411%)  route 5.384ns (55.589%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDPE                         0.000     0.000 r  u1/mensa_reg[72]/C
    SLICE_X38Y44         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u1/mensa_reg[72]/Q
                         net (fo=2, routed)           1.084     1.602    u1/sigsalida[4]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.726 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.112     2.838    u1/sigmux[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.124     2.962 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.188     6.150    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.685 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.685    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[72]/C
                            (rising edge-triggered cell FDPE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 4.302ns (44.956%)  route 5.267ns (55.044%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDPE                         0.000     0.000 r  u1/mensa_reg[72]/C
    SLICE_X38Y44         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  u1/mensa_reg[72]/Q
                         net (fo=2, routed)           1.084     1.602    u1/sigsalida[4]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.726 f  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.104     2.830    u1/sigmux[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.954 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.079     6.033    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.568 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.568    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/mensa_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u1/mensa_reg[63]_srl13_u1_mensa_reg_c_11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE                         0.000     0.000 r  u1/mensa_reg[11]/C
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u1/mensa_reg[11]/Q
                         net (fo=1, routed)           0.056     0.197    u1/p_0_in[15]
    SLICE_X34Y45         SRL16E                                       r  u1/mensa_reg[63]_srl13_u1_mensa_reg_c_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[78]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.955%)  route 0.070ns (33.045%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE                         0.000     0.000 r  u1/mensa_reg[78]/C
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/mensa_reg[78]/Q
                         net (fo=2, routed)           0.070     0.211    u1/sigsalida[10]
    SLICE_X40Y43         FDCE                                         r  u1/mensa_reg[82]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.891%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  u1/mensa_reg[8]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/mensa_reg[8]/Q
                         net (fo=1, routed)           0.109     0.237    u1/p_0_in[12]
    SLICE_X37Y43         FDCE                                         r  u1/mensa_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE                         0.000     0.000 r  u1/mensa_reg[25]/C
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/mensa_reg[25]/Q
                         net (fo=1, routed)           0.104     0.245    u1/p_0_in[29]
    SLICE_X39Y43         FDCE                                         r  u1/mensa_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE                         0.000     0.000 r  u1/mensa_reg[0]/C
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/mensa_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    u1/p_0_in[4]
    SLICE_X37Y44         FDPE                                         r  u1/mensa_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[49]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u1/mensa_reg[61]_srl3_u1_mensa_reg_c_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDPE                         0.000     0.000 r  u1/mensa_reg[49]/C
    SLICE_X39Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  u1/mensa_reg[49]/Q
                         net (fo=1, routed)           0.119     0.247    u1/p_0_in[53]
    SLICE_X38Y43         SRL16E                                       r  u1/mensa_reg[61]_srl3_u1_mensa_reg_c_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  u1/mensa_reg[6]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/mensa_reg[6]/Q
                         net (fo=1, routed)           0.119     0.247    u1/p_0_in[10]
    SLICE_X41Y44         FDCE                                         r  u1/mensa_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  u1/mensa_reg[28]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/mensa_reg[28]/Q
                         net (fo=1, routed)           0.119     0.247    u1/p_0_in[32]
    SLICE_X37Y43         FDPE                                         r  u1/mensa_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg_c_9/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/mensa_reg_c_10/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  u1/mensa_reg_c_9/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/mensa_reg_c_9/Q
                         net (fo=1, routed)           0.119     0.247    u1/mensa_reg_c_9_n_0
    SLICE_X40Y43         FDCE                                         r  u1/mensa_reg_c_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/mensa_reg[45]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u1/mensa_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDPE                         0.000     0.000 r  u1/mensa_reg[45]/C
    SLICE_X39Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  u1/mensa_reg[45]/Q
                         net (fo=1, routed)           0.120     0.248    u1/p_0_in[49]
    SLICE_X39Y43         FDPE                                         r  u1/mensa_reg[49]/D
  -------------------------------------------------------------------    -------------------





