{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "feedback",
          "name": "feedback",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "16",
    "Latency": "15"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114331572",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.vhd",
      "impl\/vhdl\/eclair_forward_layer_2_1_s.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mul_8ns_16s_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_10ns_16s_26_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_7_2_6_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_11_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_13_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_15_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_17_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_513_8_8_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_513_8_10_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.v",
      "impl\/verilog\/eclair_forward_layer_2_1_s.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mul_8ns_16s_24_1_1.v",
      "impl\/verilog\/eclair_mul_10ns_16s_26_1_1.v",
      "impl\/verilog\/eclair_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/eclair_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/eclair_sparsemux_7_2_6_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_11_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_13_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_15_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_17_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_513_8_8_1_1.v",
      "impl\/verilog\/eclair_sparsemux_513_8_10_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"feedback": "DATA"},
      "ports": ["feedback"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "16"
    },
    "input_1": {
      "dir": "in",
      "width": "16"
    },
    "output_r": {
      "dir": "out",
      "width": "16"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "Instances": [
        {
          "ModuleName": "backward_input_2_1_ap_fixed_16_6_4_0_0_s",
          "InstanceName": "grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_97",
          "BindInstances": "mul_16s_8ns_24_1_1_U1 icmp_ln98_fu_15571_p2 or_ln98_fu_15585_p2 and_ln98_fu_15591_p2 delta_1_fu_15601_p2 xor_ln98_fu_15619_p2 or_ln98_3_fu_15624_p2 xor_ln98_1_fu_15630_p2 xor_ln98_2_fu_15635_p2 or_ln98_1_fu_15641_p2 and_ln98_1_fu_15647_p2 and_ln98_2_fu_15653_p2 xor_ln98_3_fu_15658_p2 and_ln98_3_fu_15664_p2 select_ln98_fu_15670_p3 or_ln98_2_fu_15678_p2 delta_2_fu_15684_p3 sparsemux_513_8_8_1_1_U2 mul_16s_8ns_24_1_1_U3 sparsemux_17_3_16_1_1_U8 sub_ln108_fu_18988_p2 icmp_ln108_fu_18994_p2 icmp_ln108_2_fu_19030_p2 or_ln108_fu_19052_p2 and_ln108_fu_19058_p2 add_ln108_fu_19068_p2 xor_ln108_fu_22441_p2 or_ln108_6_fu_22446_p2 xor_ln108_2_fu_22453_p2 xor_ln108_1_fu_22458_p2 xor_ln108_3_fu_22463_p2 or_ln108_1_fu_22469_p2 and_ln108_1_fu_22475_p2 and_ln108_2_fu_22481_p2 xor_ln108_4_fu_22486_p2 and_ln108_3_fu_22492_p2 or_ln108_2_fu_22498_p2 sparsemux_513_8_10_1_1_U4 mul_10ns_16s_26_1_1_U5 sparsemux_15_3_16_1_1_U16 sub_ln109_fu_22554_p2 icmp_ln109_fu_22560_p2 icmp_ln109_2_fu_22577_p2 or_ln109_fu_24848_p2 and_ln109_fu_24853_p2 add_ln109_fu_24863_p2 xor_ln109_fu_24890_p2 or_ln109_6_fu_24896_p2 xor_ln109_2_fu_24903_p2 xor_ln109_1_fu_24908_p2 xor_ln109_3_fu_24913_p2 or_ln109_1_fu_24919_p2 and_ln109_1_fu_24925_p2 and_ln109_2_fu_24931_p2 xor_ln109_4_fu_24936_p2 and_ln109_3_fu_24942_p2 or_ln109_2_fu_24948_p2 sparsemux_513_8_10_1_1_U9 mul_10ns_16s_26_1_1_U10 sparsemux_13_3_16_1_1_U22 sub_ln110_fu_25000_p2 icmp_ln110_fu_25006_p2 icmp_ln110_2_fu_25242_p2 or_ln110_fu_25262_p2 and_ln110_fu_25268_p2 add_ln110_fu_25278_p2 xor_ln110_fu_25303_p2 or_ln110_6_fu_25309_p2 xor_ln110_2_fu_25316_p2 xor_ln110_1_fu_25322_p2 xor_ln110_3_fu_25328_p2 or_ln110_1_fu_25334_p2 and_ln110_1_fu_25340_p2 and_ln110_2_fu_25346_p2 xor_ln110_4_fu_25352_p2 and_ln110_3_fu_25358_p2 or_ln110_2_fu_25364_p2 sparsemux_513_8_8_1_1_U17 mul_8ns_16s_24_1_1_U18 sparsemux_11_3_16_1_1_U24 sub_ln111_fu_25613_p2 icmp_ln111_fu_25619_p2 icmp_ln111_2_fu_25655_p2 or_ln111_fu_25677_p2 and_ln111_fu_25683_p2 add_ln111_fu_25693_p2 xor_ln111_fu_25712_p2 or_ln111_6_fu_25718_p2 xor_ln111_2_fu_25725_p2 xor_ln111_1_fu_25731_p2 xor_ln111_3_fu_25737_p2 or_ln111_1_fu_25743_p2 and_ln111_1_fu_25749_p2 and_ln111_2_fu_25755_p2 xor_ln111_4_fu_25761_p2 and_ln111_3_fu_25767_p2 or_ln111_2_fu_25773_p2 sparsemux_513_8_8_1_1_U6 mul_8ns_16s_24_1_1_U7 sparsemux_17_3_16_1_1_U11 sub_ln108_1_fu_20268_p2 icmp_ln108_4_fu_20274_p2 icmp_ln108_6_fu_20310_p2 or_ln108_3_fu_20332_p2 and_ln108_4_fu_20338_p2 add_ln108_1_fu_20348_p2 xor_ln108_5_fu_23630_p2 or_ln108_7_fu_23635_p2 xor_ln108_6_fu_23642_p2 xor_ln108_7_fu_23647_p2 xor_ln108_8_fu_23652_p2 or_ln108_4_fu_23658_p2 and_ln108_5_fu_23664_p2 and_ln108_6_fu_23670_p2 xor_ln108_9_fu_23675_p2 and_ln108_7_fu_23681_p2 or_ln108_5_fu_23687_p2 sparsemux_513_8_10_1_1_U12 mul_10ns_16s_26_1_1_U13 sparsemux_15_3_16_1_1_U19 sub_ln109_1_fu_23743_p2 icmp_ln109_4_fu_23749_p2 icmp_ln109_5_fu_23766_p2 or_ln109_3_fu_25047_p2 and_ln109_4_fu_25052_p2 add_ln109_1_fu_25062_p2 xor_ln109_5_fu_25089_p2 or_ln109_7_fu_25095_p2 xor_ln109_6_fu_25102_p2 xor_ln109_7_fu_25107_p2 xor_ln109_8_fu_25112_p2 or_ln109_4_fu_25118_p2 and_ln109_5_fu_25124_p2 and_ln109_6_fu_25130_p2 xor_ln109_9_fu_25135_p2 and_ln109_7_fu_25141_p2 or_ln109_5_fu_25147_p2 sparsemux_513_8_10_1_1_U14 mul_10ns_16s_26_1_1_U15 sparsemux_13_3_16_1_1_U23 sub_ln110_1_fu_25199_p2 icmp_ln110_4_fu_25205_p2 icmp_ln110_5_fu_25435_p2 or_ln110_3_fu_25455_p2 and_ln110_4_fu_25461_p2 add_ln110_1_fu_25471_p2 xor_ln110_5_fu_25496_p2 or_ln110_7_fu_25502_p2 xor_ln110_6_fu_25509_p2 xor_ln110_7_fu_25515_p2 xor_ln110_8_fu_25521_p2 or_ln110_4_fu_25527_p2 and_ln110_5_fu_25533_p2 and_ln110_6_fu_25539_p2 xor_ln110_9_fu_25545_p2 and_ln110_7_fu_25551_p2 or_ln110_5_fu_25557_p2 sparsemux_513_8_8_1_1_U20 mul_8ns_16s_24_1_1_U21 sparsemux_11_3_16_1_1_U25 sub_ln111_1_fu_25826_p2 icmp_ln111_4_fu_25832_p2 icmp_ln111_5_fu_25868_p2 or_ln111_3_fu_25890_p2 and_ln111_4_fu_25896_p2 add_ln111_1_fu_25906_p2 xor_ln111_5_fu_25925_p2 or_ln111_7_fu_25931_p2 xor_ln111_6_fu_25938_p2 xor_ln111_7_fu_25944_p2 xor_ln111_8_fu_25950_p2 or_ln111_4_fu_25956_p2 and_ln111_5_fu_25962_p2 and_ln111_6_fu_25968_p2 xor_ln111_9_fu_25974_p2 and_ln111_7_fu_25980_p2 or_ln111_5_fu_25986_p2"
        },
        {
          "ModuleName": "forward_layer_2_1_s",
          "InstanceName": "grp_forward_layer_2_1_s_fu_143",
          "BindInstances": "add_ln12_fu_1192_p2 add_ln12_1_fu_1222_p2 icmp_ln12_fu_1258_p2 or_ln12_fu_1280_p2 and_ln12_fu_1286_p2 t_1_fu_1296_p2 xor_ln12_fu_1310_p2 and_ln12_1_fu_1316_p2 icmp_ln12_1_fu_1340_p2 icmp_ln12_2_fu_1356_p2 icmp_ln12_3_fu_1362_p2 select_ln12_fu_1368_p3 xor_ln12_1_fu_1376_p2 and_ln12_2_fu_1382_p2 select_ln12_1_fu_1388_p3 and_ln12_3_fu_1676_p2 xor_ln12_2_fu_1680_p2 empty_fu_1686_p2 xor_ln12_3_fu_1396_p2 or_ln12_1_fu_1402_p2 xor_ln12_4_fu_1408_p2 and_ln12_4_fu_1414_p2 and_ln12_5_fu_1420_p2 xor_ln12_5_fu_1426_p2 and_ln12_6_fu_1691_p2 select_ln12_2_fu_1696_p3 or_ln12_2_fu_1703_p2 t_2_fu_1708_p3 icmp_ln19_fu_1723_p2 icmp_ln24_fu_1743_p2 add_ln24_fu_1749_p2 select_ln24_fu_1755_p3 k_fu_1763_p3 select_ln25_fu_1787_p3 sub_ln25_fu_1803_p2 xor_ln25_fu_1829_p2 and_ln25_fu_1835_p2 xor_ln25_1_fu_1841_p2 u_fu_1895_p6 xor_ln15_fu_1855_p2 and_ln19_fu_1861_p2 or_ln19_fu_1867_p2 xor_ln19_fu_1873_p2 and_ln25_2_fu_1879_p2 sparsemux_9_3_16_1_1_U58 sparsemux_7_2_6_1_1_U59 icmp_ln58_fu_2329_p2 add_ln58_1_fu_2334_p2 select_ln58_fu_2339_p3 ui_fu_2346_p3 sparsemux_513_8_8_1_1_U62 sparsemux_513_8_10_1_1_U72 sparsemux_513_8_10_1_1_U73 sparsemux_513_8_8_1_1_U76 sparsemux_13_3_16_1_1_U63 mac_muladd_16s_8ns_26s_26_4_1_U80 mac_muladd_16s_8ns_26s_26_4_1_U80 sparsemux_13_3_16_1_1_U64 mul_16s_10ns_26_1_1_U77 mac_muladd_16s_8ns_26s_26_4_1_U80 sparsemux_13_3_16_1_1_U65 mac_muladd_16s_10ns_26s_27_4_1_U82 mac_muladd_16s_10ns_26s_27_4_1_U82 mac_muladd_16s_10ns_26s_27_4_1_U82 sparsemux_11_3_16_1_1_U66 mac_muladd_16s_8ns_27s_27_4_1_U84 mac_muladd_16s_8ns_27s_27_4_1_U84 mac_muladd_16s_8ns_27s_27_4_1_U84 icmp_ln71_fu_11050_p2 or_ln71_fu_11070_p2 and_ln71_fu_11076_p2 add_ln71_3_fu_11086_p2 xor_ln71_fu_11100_p2 or_ln71_6_fu_11106_p2 xor_ln71_2_fu_11112_p2 xor_ln71_1_fu_11118_p2 xor_ln71_3_fu_11124_p2 or_ln71_1_fu_11130_p2 and_ln71_1_fu_11136_p2 or_ln71_8_fu_11142_p2 xor_ln71_4_fu_11148_p2 and_ln71_2_fu_11154_p2 select_ln71_fu_11160_p3 or_ln71_2_fu_11168_p2 o_sum_fu_11174_p3 add_ln12_2_fu_1436_p2 add_ln12_4_fu_1466_p2 icmp_ln12_4_fu_1502_p2 or_ln12_3_fu_1524_p2 and_ln12_7_fu_1530_p2 t_4_fu_1540_p2 xor_ln12_6_fu_1554_p2 and_ln12_8_fu_1560_p2 icmp_ln12_5_fu_1584_p2 icmp_ln12_6_fu_1600_p2 icmp_ln12_7_fu_1606_p2 select_ln12_4_fu_1612_p3 xor_ln12_7_fu_1620_p2 and_ln12_9_fu_1626_p2 select_ln12_5_fu_1632_p3 and_ln12_10_fu_1999_p2 xor_ln12_8_fu_2003_p2 empty_14_fu_2009_p2 xor_ln12_9_fu_1640_p2 or_ln12_4_fu_1646_p2 xor_ln12_10_fu_1652_p2 and_ln12_11_fu_1658_p2 and_ln12_12_fu_1664_p2 xor_ln12_11_fu_1670_p2 and_ln12_13_fu_2014_p2 select_ln12_6_fu_2019_p3 or_ln12_5_fu_2026_p2 t_5_fu_2031_p3 icmp_ln19_1_fu_2046_p2 icmp_ln24_1_fu_2066_p2 add_ln24_1_fu_2072_p2 select_ln24_1_fu_2078_p3 k_2_fu_2086_p3 select_ln25_2_fu_2110_p3 sub_ln25_1_fu_2126_p2 xor_ln25_2_fu_2152_p2 and_ln25_1_fu_2158_p2 xor_ln25_3_fu_2164_p2 u_1_fu_2218_p6 xor_ln15_1_fu_2178_p2 and_ln19_1_fu_2184_p2 or_ln19_1_fu_2190_p2 xor_ln19_1_fu_2196_p2 and_ln25_3_fu_2202_p2 sparsemux_9_3_16_1_1_U60 sparsemux_7_2_6_1_1_U61 icmp_ln58_1_fu_3558_p2 add_ln58_3_fu_3563_p2 select_ln58_1_fu_3568_p3 ui_1_fu_3575_p3 sparsemux_513_8_8_1_1_U67 sparsemux_513_8_10_1_1_U74 sparsemux_513_8_10_1_1_U75 sparsemux_513_8_8_1_1_U78 sparsemux_13_3_16_1_1_U68 mac_muladd_16s_8ns_26s_26_4_1_U81 mac_muladd_16s_8ns_26s_26_4_1_U81 sparsemux_13_3_16_1_1_U69 mul_16s_10ns_26_1_1_U79 mac_muladd_16s_8ns_26s_26_4_1_U81 sparsemux_13_3_16_1_1_U70 mac_muladd_16s_10ns_26s_27_4_1_U83 mac_muladd_16s_10ns_26s_27_4_1_U83 mac_muladd_16s_10ns_26s_27_4_1_U83 sparsemux_11_3_16_1_1_U71 mac_muladd_16s_8ns_27s_27_4_1_U85 mac_muladd_16s_8ns_27s_27_4_1_U85 mac_muladd_16s_8ns_27s_27_4_1_U85 icmp_ln71_1_fu_11208_p2 or_ln71_3_fu_11228_p2 and_ln71_3_fu_11234_p2 add_ln71_7_fu_11244_p2 xor_ln71_5_fu_11258_p2 or_ln71_7_fu_11264_p2 xor_ln71_6_fu_11270_p2 xor_ln71_7_fu_11276_p2 xor_ln71_8_fu_11282_p2 or_ln71_4_fu_11288_p2 and_ln71_4_fu_11294_p2 or_ln71_9_fu_11300_p2 xor_ln71_9_fu_11306_p2 and_ln71_5_fu_11312_p2 select_ln71_2_fu_11318_p3 or_ln71_5_fu_11326_p2 select_ln71_3_fu_11332_p3 o_sum_1_fu_11348_p2 add_ln77_1_fu_11354_p2 xor_ln77_fu_11376_p2 and_ln77_fu_11381_p2 xor_ln77_1_fu_11386_p2 select_ln77_fu_11390_p3 ap_return"
        }
      ]
    },
    "Info": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "4",
          "PipelineDepth": "7",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.517"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2452",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "20423",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_2_1_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.562"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "407",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "12394",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.562"
        },
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "3160",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "32898",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-03 05:32:14 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
