Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Oct 24 16:28:20 2025
| Host         : audrey-Precision-5520 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : pe_array
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.951        0.000                      0                  404        0.159        0.000                      0                  404        1.500        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.951        0.000                      0                  404        0.159        0.000                      0                  404        1.500        0.000                       0                   240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ROW[1].COL[1].PE_inst/mult_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ROW[1].COL[1].PE_inst/next_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 1.312ns (62.757%)  route 0.779ns (37.243%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 7.745 - 4.000 ) 
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.434     4.077    ROW[1].COL[1].PE_inst/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  ROW[1].COL[1].PE_inst/mult_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.348     4.425 r  ROW[1].COL[1].PE_inst/mult_r_reg[1]/Q
                         net (fo=2, routed)           0.779     5.204    ROW[1].COL[1].PE_inst/mult_r_reg_n_0_[1]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.242     5.446 r  ROW[1].COL[1].PE_inst/next_result[3]_i_4/O
                         net (fo=1, routed)           0.000     5.446    ROW[1].COL[1].PE_inst/next_result[3]_i_4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.890 r  ROW[1].COL[1].PE_inst/next_result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.890    ROW[1].COL[1].PE_inst/next_result_reg[3]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.990 r  ROW[1].COL[1].PE_inst/next_result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.990    ROW[1].COL[1].PE_inst/next_result_reg[7]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.168 r  ROW[1].COL[1].PE_inst/next_result_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.168    ROW[1].COL[1].PE_inst/next_result_reg[8]_i_1_n_7
    SLICE_X6Y36          FDRE                                         r  ROW[1].COL[1].PE_inst/next_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    P14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.739     4.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     6.343    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         1.325     7.745    ROW[1].COL[1].PE_inst/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  ROW[1].COL[1].PE_inst/next_result_reg[8]/C
                         clock pessimism              0.308     8.053    
                         clock uncertainty           -0.035     8.018    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.101     8.119    ROW[1].COL[1].PE_inst/next_result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  1.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ROW[2].COL[1].PE_inst/next_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.588     1.414    ROW[2].COL[1].PE_inst/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  ROW[2].COL[1].PE_inst/next_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  ROW[2].COL[1].PE_inst/next_result_reg[2]/Q
                         net (fo=1, routed)           0.107     1.662    p_3_out[11]
    SLICE_X6Y32          FDRE                                         r  dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=239, routed)         0.856     1.928    clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  dataOut_reg[11]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.076     1.503    dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y32    dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y32    dataOut_reg[0]/C



