#-----------------------------------------------------------
# Webtalk v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  2 17:28:27 2021
# Process ID: 25352
# Current directory: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xsim.dir/dual_port_ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xsim.dir/dual_port_ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xsim.dir/dual_port_ram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  2 17:28:32 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.133 ; gain = 4.453
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  2 17:28:32 2021...
