$date
  Thu Apr 14 18:50:09 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_msi $end
$var reg 2 ! a[1:0] $end
$var reg 1 " f $end
$var reg 4 # o[3:0] $end
$scope module demux_inst $end
$var reg 2 $ a[1:0] $end
$var reg 1 % f $end
$var reg 4 & o[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
0"
b0000 #
b00 $
0%
b0000 &
#10000000
b01 !
b01 $
#20000000
b10 !
b10 $
#30000000
b11 !
b11 $
#40000000
b00 !
1"
b0001 #
b00 $
1%
b0001 &
#50000000
b01 !
b0010 #
b01 $
b0010 &
#60000000
b10 !
b0100 #
b10 $
b0100 &
#70000000
b11 !
b1000 #
b11 $
b1000 &
