<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Initialize Memory in Verilog - Project F</title>
<meta name=theme-color><meta name=description content="It&rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the $readmemh and $readmemb functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This how to explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.125.3"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="Initialize Memory in Verilog"><meta itemprop=description content="It&rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the $readmemh and $readmemb functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This how to explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado."><meta itemprop=datePublished content="2020-04-16T00:00:00+00:00"><meta itemprop=dateModified content="2021-07-20T00:00:00+00:00"><meta itemprop=wordCount content="709"><meta itemprop=image content="https://projectf.io/img/posts/initialize-memory-in-verilog/social-card.jpg"><meta itemprop=keywords content="Memory,Vivado"><meta property="og:url" content="https://projectf.io/posts/initialize-memory-in-verilog/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="Initialize Memory in Verilog"><meta property="og:description" content="It&amp;rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the $readmemh and $readmemb functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This how to explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado."><meta property="og:locale" content="en-gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2020-04-16T00:00:00+00:00"><meta property="article:modified_time" content="2021-07-20T00:00:00+00:00"><meta property="article:tag" content="Memory"><meta property="article:tag" content="Vivado"><meta property="og:image" content="https://projectf.io/img/posts/initialize-memory-in-verilog/social-card.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/initialize-memory-in-verilog/social-card.jpg"><meta name=twitter:title content="Initialize Memory in Verilog"><meta name=twitter:description content="It&rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the $readmemh and $readmemb functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This how to explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado."><link rel=canonical href=https://projectf.io/posts/initialize-memory-in-verilog/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">Initialize Memory in Verilog</h1><div class="text-sm antialiased opacity-60">Published
<time>16 Apr 2020</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>20 Jul 2021</time></span></div></header><section><p>It&rsquo;s common for a simulation or firmware to need data loading into a memory array, ram, or rom. Fortunately, Verilog provides the <strong><code>$readmemh</code></strong> and <strong><code>$readmemb</code></strong> functions for this very purpose. Unfortunately, there is a dearth of good Verilog documentation online, so using them can be harder than it should be. This <a href=/tutorials/#fpga-how-to>how to</a> explains the syntax and provides plenty of examples, including how to do this in Yosys and Xilinx Vivado.</p><p>If you want to learn more about FPGA memory itself, see <a href=/posts/fpga-memory-types/>FPGA Memory Types</a>.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://twitter.com/WillFlux>Twitter</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=verilog-syntax>Verilog Syntax</h2><p>Verilog allows you to initialize memory from a text file with either hex or binary values:</p><ul><li><strong><code>$readmemh("hex_memory_file.mem", memory_array, [start_address], [end_address])</code></strong></li><li><strong><code>$readmemb("bin_memory_file.mem", memory_array, [start_address], [end_address])</code></strong></li></ul><h3 id=function-arguments>Function Arguments</h3><ul><li><code>hex_memory_file.mem</code> - a text file containing hex values separated by whitespace</li><li><code>bin_memory_file.mem</code> - a text file containing binary values separated by whitespace</li><li><code>memory_array</code> - name of Verilog memory array of the form: <code>reg [n:0] memory_array [0:m]</code></li><li><code>start_address</code> - where in the memory array to start loading data (optional)</li><li><code>end_address</code> - where in the memory array to stop loading data (optional)</li></ul><p>The following shows a very simple simulation module using <code>$readmemh</code>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> readmemh_tb();
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] test_memory [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>15</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>initial</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        $display(<span style=color:#e6db74>&#34;Loading rom.&#34;</span>);
</span></span><span style=display:flex><span>        $readmemh(<span style=color:#e6db74>&#34;rom_image.mem&#34;</span>, test_memory);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The test memory has 16 locations <code>[0:15]</code> (depth) each of 8 bits <code>[7:0]</code> (data width).</p><h3 id=memory-file-syntax>Memory File Syntax</h3><p>The <code>hex_memory_file.mem</code> or <code>bin_memory_file.mem</code> file consists of text hex/binary values separated by whitespace: space, tab, and newline all work. You can mix the whitespace types in one file. Comments are the same as regular Verilog files: <strong><code>//</code></strong> begins a comment.</p><p>The width of a data value in the file mustn&rsquo;t be wider than the data width of the array; otherwise, that value will be truncated. In Vivado, you&rsquo;ll see a warning in the log <em>WARNING: Data truncated while reading Datafile</em>.</p><h2 id=verilog-examples>Verilog Examples</h2><p>The following examples show <code>$readmemh</code> and <code>$readmemb</code> with a range of different initialization files. Some older tools are really picky; if you have issues, you may need to avoid comments and mixing whitespace.</p><h3 id=1-four-16-bit-data-values-in-hex>1) Four 16-bit data values in hex</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ex1_memory [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>3</span>];
</span></span><span style=display:flex><span>$readmemh(<span style=color:#e6db74>&#34;ex1.mem&#34;</span>, ex1_memory);
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-plaintext data-lang=plaintext><span style=display:flex><span>dead
</span></span><span style=display:flex><span>beef
</span></span><span style=display:flex><span>0a0a
</span></span><span style=display:flex><span>1234
</span></span></code></pre></div><h3 id=2-sixteen-8-bit-data-values-in-hex-mixing-spaces-and-newlines>2) Sixteen 8-bit data values in hex (mixing spaces and newlines)</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ex2_memory [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>15</span>];
</span></span><span style=display:flex><span>$readmemh(<span style=color:#e6db74>&#34;ex2.mem&#34;</span>, ex2_memory);
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-plaintext data-lang=plaintext><span style=display:flex><span>ab cd ef 01  // this is a comment
</span></span><span style=display:flex><span>ef 22 1e 00
</span></span><span style=display:flex><span>9f ff 13 e6
</span></span><span style=display:flex><span>ce b7 28 8f
</span></span></code></pre></div><h3 id=3-six-3-bit-values-in-binary>3) Six 3-bit values in binary</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ex3_memory [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>5</span>];
</span></span><span style=display:flex><span>$readmemb(<span style=color:#e6db74>&#34;ex3.mem&#34;</span>, ex3_memory);
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-plaintext data-lang=plaintext><span style=display:flex><span>001 101 111 111 101 001
</span></span></code></pre></div><h3 id=4-six-16-bit-values-in-hex-starting-at-array-position-4>4) Six 16-bit values in hex starting at array position 4</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ex4_memory [<span style=color:#ae81ff>0</span><span style=color:#f92672>:</span><span style=color:#ae81ff>255</span>];
</span></span><span style=display:flex><span>$readmemh(<span style=color:#e6db74>&#34;ex4.mem&#34;</span>, ex4_memory, <span style=color:#ae81ff>4</span>);
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-plaintext data-lang=plaintext><span style=display:flex><span>dead beef 0a0a 1234 abab 987e
</span></span></code></pre></div><p><em>NB. As demonstrated by this example, the memory array can have more entries than the data file.</em></p><h2 id=yosys>Yosys</h2><p>Yosys automatically picks up <code>$readmemh</code> and <code>$readmemb</code> files, but you need to include the path if the memory file isn&rsquo;t in the same directory as the Verilog module. You can see examples of this in the iCEBreaker designs for <a href=/posts/hardware-sprites/>Hardware Sprites</a>.</p><h2 id=vivado>Vivado</h2><p>The easy way to get memory files working with Vivado is to give them the <strong><code>.mem</code></strong> extension then add them to your project. You do this as you would for a design or simulation source using &ldquo;Add Sources&rdquo; then selecting &ldquo;Files of type: Memory Initialization Files&rdquo;. Vivado will automatically identify them as memory files and place them in the current working directory during simulation etc.</p><p>If you reference a file but don&rsquo;t add it to the project, you&rsquo;ll get an error of the form:</p><p><em>WARNING: File rom_image.mem referenced on acme.v at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory.</em></p><p>Once you&rsquo;ve added the files to your project, they will show up in the Sources view under Design or Simulation Sources.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>Check out my FPGA <a href=/demos/>demos</a> and <a href=/tutorials/>tutorials</a> for more tasty FPGA goodness.</p><p><em>The wonderful image of the Micron MT4C1024 DRAM used in the social media card for this post comes from <a href=https://zeptobars.com/en/read/Micron-MT4C1024-dram>Zeptobars</a> and is licensed under a <a href=https://creativecommons.org/licenses/by/3.0/>Creative Commons licence</a>.</em></p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/memory>memory</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/vivado>vivado</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>