

================================================================
== Vitis HLS Report for 'loadBitStreamLL'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.479 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 4 'read' 'done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%done_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 5 'read' 'done_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bits_cntr_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 6 'read' 'bits_cntr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bits_cntr_read_3 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 7 'read' 'bits_cntr_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitbuffer_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 8 'read' 'bitbuffer_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr_read_1, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 9 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.62ns)   --->   "%icmp_ln57 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 10 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.14ns)   --->   "%or_ln57 = or i1 %done_read_1, i1 %icmp_ln57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 11 'or' 'or_ln57' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln57 = br i1 %or_ln57, void %loadBitStream, void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 12 'br' 'br_ln57' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (2.10ns)   --->   "%tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59]   --->   Operation 13 'read' 'tmp_dt' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i16 %tmp_dt" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 14 'zext' 'zext_ln60' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i6 %bits_cntr_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 15 'zext' 'zext_ln60_1' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 16 'shl' 'shl_ln60' <Predicate = (!or_ln57)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i31 %shl_ln60" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 17 'zext' 'zext_ln60_2' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %zext_ln60_2, i32 %bitbuffer_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 18 'add' 'add_ln60' <Predicate = (!or_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61]   --->   Operation 19 'read' 'huffman_eos_stream_read' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%add_ln62 = add i6 %bits_cntr_read_1, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62]   --->   Operation 20 'add' 'add_ln62' <Predicate = (!or_ln57)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%br_ln63 = br void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:63]   --->   Operation 21 'br' 'br_ln63' <Predicate = (!or_ln57)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln64 = phi i6 %add_ln62, void %loadBitStream, i6 %bits_cntr_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 22 'phi' 'phi_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln64_1 = phi i1 %huffman_eos_stream_read, void %loadBitStream, i1 %done_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 23 'phi' 'phi_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream, i32 %bitbuffer_read_1, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 24 'phi' 'bitbuffer_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i32 %bitbuffer_0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 25 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i6 %phi_ln64" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 26 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i1 %phi_ln64_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 27 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln64 = ret i39 %mrv_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 28 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bitbuffer_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffman_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ huffman_eos_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ done_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ done_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00]
specinterface_ln0       (specinterface) [ 00]
done_read_1             (read         ) [ 00]
done_read_3             (read         ) [ 00]
bits_cntr_read_1        (read         ) [ 00]
bits_cntr_read_3        (read         ) [ 00]
bitbuffer_read_1        (read         ) [ 00]
tmp                     (partselect   ) [ 00]
icmp_ln57               (icmp         ) [ 00]
or_ln57                 (or           ) [ 01]
br_ln57                 (br           ) [ 00]
tmp_dt                  (read         ) [ 00]
zext_ln60               (zext         ) [ 00]
zext_ln60_1             (zext         ) [ 00]
shl_ln60                (shl          ) [ 00]
zext_ln60_2             (zext         ) [ 00]
add_ln60                (add          ) [ 00]
huffman_eos_stream_read (read         ) [ 00]
add_ln62                (add          ) [ 00]
br_ln63                 (br           ) [ 00]
phi_ln64                (phi          ) [ 00]
phi_ln64_1              (phi          ) [ 00]
bitbuffer_0             (phi          ) [ 00]
mrv                     (insertvalue  ) [ 00]
mrv_1                   (insertvalue  ) [ 00]
mrv_2                   (insertvalue  ) [ 00]
ret_ln64                (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bitbuffer_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bits_cntr_read_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_read_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bits_cntr_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="huffman_input_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="huffman_eos_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="done_read_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_read_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="done_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="done_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="done_read_3_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_read_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="bits_cntr_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bits_cntr_read_3_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="bitbuffer_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_dt_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_dt/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="huffman_eos_stream_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="huffman_eos_stream_read/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="phi_ln64_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="90" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln64 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="phi_ln64_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln64/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="phi_ln64_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln64_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="phi_ln64_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln64_1/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="bitbuffer_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitbuffer_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitbuffer_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitbuffer_0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="4" slack="0"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln57_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="or_ln57_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln60_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln60_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln60_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln60_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln60_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln62_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mrv_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="39" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mrv_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="39" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mrv_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="39" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="39" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="64" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="58" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="133"><net_src comp="119" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="46" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="76" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="58" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="70" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="170"><net_src comp="58" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="112" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="91" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="101" pin="4"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: loadBitStreamLL : bitbuffer_read | {1 }
	Port: loadBitStreamLL : bits_cntr_read_2 | {1 }
	Port: loadBitStreamLL : bits_cntr_read | {1 }
	Port: loadBitStreamLL : huffman_input_stream | {1 }
	Port: loadBitStreamLL : huffman_eos_stream | {1 }
	Port: loadBitStreamLL : done_read_2 | {1 }
	Port: loadBitStreamLL : done_read | {1 }
  - Chain level:
	State 1
		icmp_ln57 : 1
		or_ln57 : 2
		br_ln57 : 2
		shl_ln60 : 1
		zext_ln60_2 : 2
		add_ln60 : 3
		phi_ln64 : 3
		phi_ln64_1 : 3
		bitbuffer_0 : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		ret_ln64 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln60_fu_159          |    0    |    39   |
|          |           add_ln62_fu_166          |    0    |    13   |
|----------|------------------------------------|---------|---------|
|    shl   |           shl_ln60_fu_149          |    0    |    35   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln57_fu_129          |    0    |    9    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln57_fu_135           |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |       done_read_1_read_fu_46       |    0    |    0    |
|          |       done_read_3_read_fu_52       |    0    |    0    |
|          |     bits_cntr_read_1_read_fu_58    |    0    |    0    |
|   read   |     bits_cntr_read_3_read_fu_64    |    0    |    0    |
|          |     bitbuffer_read_1_read_fu_70    |    0    |    0    |
|          |          tmp_dt_read_fu_76         |    0    |    0    |
|          | huffman_eos_stream_read_read_fu_82 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|             tmp_fu_119             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln60_fu_141          |    0    |    0    |
|   zext   |         zext_ln60_1_fu_145         |    0    |    0    |
|          |         zext_ln60_2_fu_155         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             mrv_fu_173             |    0    |    0    |
|insertvalue|            mrv_1_fu_179            |    0    |    0    |
|          |            mrv_2_fu_185            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    98   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|bitbuffer_0_reg_109|   32   |
| phi_ln64_1_reg_98 |    1   |
|  phi_ln64_reg_88  |    6   |
+-------------------+--------+
|       Total       |   39   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   98   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   39   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   98   |
+-----------+--------+--------+
