// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_get_acceptanceCorners (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        shadow_bottomL_jR_address0,
        shadow_bottomL_jR_ce0,
        shadow_bottomL_jR_q0,
        shadow_bottomL_jR_address1,
        shadow_bottomL_jR_ce1,
        shadow_bottomL_jR_q1,
        shadow_bottomR_jR_address0,
        shadow_bottomR_jR_ce0,
        shadow_bottomR_jR_q0,
        shadow_bottomR_jR_address1,
        shadow_bottomR_jR_ce1,
        shadow_bottomR_jR_q1,
        shadow_bottomL_jL_address0,
        shadow_bottomL_jL_ce0,
        shadow_bottomL_jL_q0,
        shadow_bottomL_jL_address1,
        shadow_bottomL_jL_ce1,
        shadow_bottomL_jL_q1,
        shadow_bottomR_jL_address0,
        shadow_bottomR_jL_ce0,
        shadow_bottomR_jL_q0,
        shadow_bottomR_jL_address1,
        shadow_bottomR_jL_ce1,
        shadow_bottomR_jL_q1,
        z1_min_address0,
        z1_min_ce0,
        z1_min_q0,
        z1_max_address0,
        z1_max_ce0,
        z1_max_q0,
        a_corner_0_address0,
        a_corner_0_ce0,
        a_corner_0_we0,
        a_corner_0_d0,
        a_corner_1_address0,
        a_corner_1_ce0,
        a_corner_1_we0,
        a_corner_1_d0,
        b_corner_0_address0,
        b_corner_0_ce0,
        b_corner_0_we0,
        b_corner_0_d0,
        b_corner_1_address0,
        b_corner_1_ce0,
        b_corner_1_we0,
        b_corner_1_d0,
        c_corner_0_address0,
        c_corner_0_ce0,
        c_corner_0_we0,
        c_corner_0_d0,
        c_corner_1_address0,
        c_corner_1_ce0,
        c_corner_1_we0,
        c_corner_1_d0,
        d_corner_0_address0,
        d_corner_0_ce0,
        d_corner_0_we0,
        d_corner_0_d0,
        d_corner_1_address0,
        d_corner_1_ce0,
        d_corner_1_we0,
        d_corner_1_d0,
        latest_patch_index_constprop
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_pp0_stage0 = 6'd8;
parameter    ap_ST_fsm_state6 = 6'd16;
parameter    ap_ST_fsm_state7 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] shadow_bottomL_jR_address0;
output   shadow_bottomL_jR_ce0;
input  [31:0] shadow_bottomL_jR_q0;
output  [3:0] shadow_bottomL_jR_address1;
output   shadow_bottomL_jR_ce1;
input  [31:0] shadow_bottomL_jR_q1;
output  [3:0] shadow_bottomR_jR_address0;
output   shadow_bottomR_jR_ce0;
input  [31:0] shadow_bottomR_jR_q0;
output  [3:0] shadow_bottomR_jR_address1;
output   shadow_bottomR_jR_ce1;
input  [31:0] shadow_bottomR_jR_q1;
output  [3:0] shadow_bottomL_jL_address0;
output   shadow_bottomL_jL_ce0;
input  [31:0] shadow_bottomL_jL_q0;
output  [3:0] shadow_bottomL_jL_address1;
output   shadow_bottomL_jL_ce1;
input  [31:0] shadow_bottomL_jL_q1;
output  [3:0] shadow_bottomR_jL_address0;
output   shadow_bottomR_jL_ce0;
input  [31:0] shadow_bottomR_jL_q0;
output  [3:0] shadow_bottomR_jL_address1;
output   shadow_bottomR_jL_ce1;
input  [31:0] shadow_bottomR_jL_q1;
output  [3:0] z1_min_address0;
output   z1_min_ce0;
input  [25:0] z1_min_q0;
output  [3:0] z1_max_address0;
output   z1_max_ce0;
input  [25:0] z1_max_q0;
output  [1:0] a_corner_0_address0;
output   a_corner_0_ce0;
output   a_corner_0_we0;
output  [25:0] a_corner_0_d0;
output  [1:0] a_corner_1_address0;
output   a_corner_1_ce0;
output   a_corner_1_we0;
output  [31:0] a_corner_1_d0;
output  [1:0] b_corner_0_address0;
output   b_corner_0_ce0;
output   b_corner_0_we0;
output  [25:0] b_corner_0_d0;
output  [1:0] b_corner_1_address0;
output   b_corner_1_ce0;
output   b_corner_1_we0;
output  [31:0] b_corner_1_d0;
output  [1:0] c_corner_0_address0;
output   c_corner_0_ce0;
output   c_corner_0_we0;
output  [25:0] c_corner_0_d0;
output  [1:0] c_corner_1_address0;
output   c_corner_1_ce0;
output   c_corner_1_we0;
output  [31:0] c_corner_1_d0;
output  [1:0] d_corner_0_address0;
output   d_corner_0_ce0;
output   d_corner_0_we0;
output  [25:0] d_corner_0_d0;
output  [1:0] d_corner_1_address0;
output   d_corner_1_ce0;
output   d_corner_1_we0;
output  [31:0] d_corner_1_d0;
input  [1:0] latest_patch_index_constprop;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] shadow_bottomL_jR_address0;
reg shadow_bottomL_jR_ce0;
reg[3:0] shadow_bottomL_jR_address1;
reg shadow_bottomL_jR_ce1;
reg[3:0] shadow_bottomR_jR_address0;
reg shadow_bottomR_jR_ce0;
reg[3:0] shadow_bottomR_jR_address1;
reg shadow_bottomR_jR_ce1;
reg[3:0] shadow_bottomL_jL_address0;
reg shadow_bottomL_jL_ce0;
reg[3:0] shadow_bottomL_jL_address1;
reg shadow_bottomL_jL_ce1;
reg[3:0] shadow_bottomR_jL_address0;
reg shadow_bottomR_jL_ce0;
reg[3:0] shadow_bottomR_jL_address1;
reg shadow_bottomR_jL_ce1;
reg z1_min_ce0;
reg z1_max_ce0;
reg a_corner_0_ce0;
reg a_corner_0_we0;
reg a_corner_1_ce0;
reg a_corner_1_we0;
reg b_corner_0_ce0;
reg b_corner_0_we0;
reg b_corner_1_ce0;
reg b_corner_1_we0;
reg c_corner_0_ce0;
reg c_corner_0_we0;
reg c_corner_1_ce0;
reg c_corner_1_we0;
reg d_corner_0_ce0;
reg d_corner_0_we0;
reg d_corner_1_ce0;
reg d_corner_1_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] i_reg_584;
reg   [31:0] a_corner_min_V_reg_595;
reg   [31:0] b_corner_min_V_reg_608;
reg   [31:0] c_corner_max_V_reg_621;
reg   [31:0] d_corner_max_V_reg_634;
wire   [3:0] add_ln178_fu_663_p2;
reg   [3:0] add_ln178_reg_801;
reg   [3:0] z1_min_addr_reg_847;
reg   [3:0] z1_max_addr_reg_852;
wire    ap_CS_fsm_state2;
wire   [63:0] idxprom_fu_719_p1;
reg   [63:0] idxprom_reg_897;
wire    ap_CS_fsm_state3;
wire   [2:0] add_ln199_fu_722_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln199_fu_728_p2;
reg   [0:0] icmp_ln199_reg_914;
wire   [31:0] a_corner_min_V_1_fu_748_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] b_corner_min_V_2_fu_762_p3;
wire   [31:0] c_corner_max_V_1_fu_776_p3;
wire   [31:0] d_corner_max_V_2_fu_790_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [1:0] a_corner_list_V_address0;
reg    a_corner_list_V_ce0;
reg    a_corner_list_V_we0;
wire   [31:0] a_corner_list_V_q0;
reg   [1:0] a_corner_list_V_address1;
reg    a_corner_list_V_ce1;
reg    a_corner_list_V_we1;
reg   [1:0] b_corner_list_V_address0;
reg    b_corner_list_V_ce0;
reg    b_corner_list_V_we0;
wire   [31:0] b_corner_list_V_q0;
reg   [1:0] b_corner_list_V_address1;
reg    b_corner_list_V_ce1;
reg    b_corner_list_V_we1;
reg   [1:0] c_corner_list_V_address0;
reg    c_corner_list_V_ce0;
reg    c_corner_list_V_we0;
wire   [31:0] c_corner_list_V_q0;
reg   [1:0] c_corner_list_V_address1;
reg    c_corner_list_V_ce1;
reg    c_corner_list_V_we1;
reg   [1:0] d_corner_list_V_address0;
reg    d_corner_list_V_ce0;
reg    d_corner_list_V_we0;
wire   [31:0] d_corner_list_V_q0;
reg   [1:0] d_corner_list_V_address1;
reg    d_corner_list_V_ce1;
reg    d_corner_list_V_we1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln178_1_fu_669_p1;
wire   [63:0] zext_ln178_2_fu_685_p1;
wire   [63:0] zext_ln178_3_fu_698_p1;
wire   [63:0] zext_ln178_4_fu_711_p1;
wire   [63:0] zext_ln199_fu_734_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [3:0] tmp_fu_655_p3;
wire   [3:0] zext_ln178_fu_651_p1;
wire   [3:0] add_ln178_1_fu_679_p2;
wire   [3:0] add_ln178_2_fu_693_p2;
wire   [3:0] add_ln178_3_fu_706_p2;
wire   [0:0] icmp_ln1495_fu_742_p2;
wire   [0:0] icmp_ln1495_1_fu_756_p2;
wire   [0:0] icmp_ln1494_fu_770_p2;
wire   [0:0] icmp_ln1494_1_fu_784_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

system_top_get_acceptanceCorners_a_corner_list_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
a_corner_list_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(a_corner_list_V_address0),
    .ce0(a_corner_list_V_ce0),
    .we0(a_corner_list_V_we0),
    .d0(shadow_bottomL_jR_q0),
    .q0(a_corner_list_V_q0),
    .address1(a_corner_list_V_address1),
    .ce1(a_corner_list_V_ce1),
    .we1(a_corner_list_V_we1),
    .d1(shadow_bottomL_jR_q1)
);

system_top_get_acceptanceCorners_a_corner_list_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
b_corner_list_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_corner_list_V_address0),
    .ce0(b_corner_list_V_ce0),
    .we0(b_corner_list_V_we0),
    .d0(shadow_bottomR_jR_q0),
    .q0(b_corner_list_V_q0),
    .address1(b_corner_list_V_address1),
    .ce1(b_corner_list_V_ce1),
    .we1(b_corner_list_V_we1),
    .d1(shadow_bottomR_jR_q1)
);

system_top_get_acceptanceCorners_a_corner_list_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
c_corner_list_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_corner_list_V_address0),
    .ce0(c_corner_list_V_ce0),
    .we0(c_corner_list_V_we0),
    .d0(shadow_bottomL_jL_q0),
    .q0(c_corner_list_V_q0),
    .address1(c_corner_list_V_address1),
    .ce1(c_corner_list_V_ce1),
    .we1(c_corner_list_V_we1),
    .d1(shadow_bottomL_jL_q1)
);

system_top_get_acceptanceCorners_a_corner_list_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
d_corner_list_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_corner_list_V_address0),
    .ce0(d_corner_list_V_ce0),
    .we0(d_corner_list_V_we0),
    .d0(shadow_bottomR_jL_q0),
    .q0(d_corner_list_V_q0),
    .address1(d_corner_list_V_address1),
    .ce1(d_corner_list_V_ce1),
    .we1(d_corner_list_V_we1),
    .d1(shadow_bottomR_jL_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln199_reg_914 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_corner_min_V_reg_595 <= a_corner_min_V_1_fu_748_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_corner_min_V_reg_595 <= 32'd1073741824;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln199_reg_914 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_corner_min_V_reg_608 <= b_corner_min_V_2_fu_762_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_corner_min_V_reg_608 <= 32'd1073741824;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln199_reg_914 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_corner_max_V_reg_621 <= c_corner_max_V_1_fu_776_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_corner_max_V_reg_621 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln199_reg_914 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_corner_max_V_reg_634 <= d_corner_max_V_2_fu_790_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_corner_max_V_reg_634 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_fu_728_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_584 <= add_ln199_fu_722_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_584 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln178_reg_801 <= add_ln178_fu_663_p2;
        z1_max_addr_reg_852 <= zext_ln178_1_fu_669_p1;
        z1_min_addr_reg_847 <= zext_ln178_1_fu_669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln199_reg_914 <= icmp_ln199_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        idxprom_reg_897[1 : 0] <= idxprom_fu_719_p1[1 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_corner_0_ce0 = 1'b1;
    end else begin
        a_corner_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_corner_0_we0 = 1'b1;
    end else begin
        a_corner_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_corner_1_ce0 = 1'b1;
    end else begin
        a_corner_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_corner_1_we0 = 1'b1;
    end else begin
        a_corner_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        a_corner_list_V_address0 = zext_ln199_fu_734_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_corner_list_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_corner_list_V_address0 = 64'd1;
    end else begin
        a_corner_list_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_corner_list_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_corner_list_V_address1 = 64'd0;
    end else begin
        a_corner_list_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        a_corner_list_V_ce0 = 1'b1;
    end else begin
        a_corner_list_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        a_corner_list_V_ce1 = 1'b1;
    end else begin
        a_corner_list_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        a_corner_list_V_we0 = 1'b1;
    end else begin
        a_corner_list_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        a_corner_list_V_we1 = 1'b1;
    end else begin
        a_corner_list_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln199_fu_728_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_corner_0_ce0 = 1'b1;
    end else begin
        b_corner_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_corner_0_we0 = 1'b1;
    end else begin
        b_corner_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_corner_1_ce0 = 1'b1;
    end else begin
        b_corner_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_corner_1_we0 = 1'b1;
    end else begin
        b_corner_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        b_corner_list_V_address0 = zext_ln199_fu_734_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_corner_list_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_corner_list_V_address0 = 64'd1;
    end else begin
        b_corner_list_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_corner_list_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_corner_list_V_address1 = 64'd0;
    end else begin
        b_corner_list_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        b_corner_list_V_ce0 = 1'b1;
    end else begin
        b_corner_list_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        b_corner_list_V_ce1 = 1'b1;
    end else begin
        b_corner_list_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        b_corner_list_V_we0 = 1'b1;
    end else begin
        b_corner_list_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        b_corner_list_V_we1 = 1'b1;
    end else begin
        b_corner_list_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_corner_0_ce0 = 1'b1;
    end else begin
        c_corner_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_corner_0_we0 = 1'b1;
    end else begin
        c_corner_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c_corner_1_ce0 = 1'b1;
    end else begin
        c_corner_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c_corner_1_we0 = 1'b1;
    end else begin
        c_corner_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        c_corner_list_V_address0 = zext_ln199_fu_734_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_corner_list_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_corner_list_V_address0 = 64'd1;
    end else begin
        c_corner_list_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_corner_list_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_corner_list_V_address1 = 64'd0;
    end else begin
        c_corner_list_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        c_corner_list_V_ce0 = 1'b1;
    end else begin
        c_corner_list_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        c_corner_list_V_ce1 = 1'b1;
    end else begin
        c_corner_list_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        c_corner_list_V_we0 = 1'b1;
    end else begin
        c_corner_list_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        c_corner_list_V_we1 = 1'b1;
    end else begin
        c_corner_list_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_corner_0_ce0 = 1'b1;
    end else begin
        d_corner_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        d_corner_0_we0 = 1'b1;
    end else begin
        d_corner_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_corner_1_ce0 = 1'b1;
    end else begin
        d_corner_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_corner_1_we0 = 1'b1;
    end else begin
        d_corner_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        d_corner_list_V_address0 = zext_ln199_fu_734_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_corner_list_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_corner_list_V_address0 = 64'd1;
    end else begin
        d_corner_list_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        d_corner_list_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_corner_list_V_address1 = 64'd0;
    end else begin
        d_corner_list_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        d_corner_list_V_ce0 = 1'b1;
    end else begin
        d_corner_list_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        d_corner_list_V_ce1 = 1'b1;
    end else begin
        d_corner_list_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        d_corner_list_V_we0 = 1'b1;
    end else begin
        d_corner_list_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        d_corner_list_V_we1 = 1'b1;
    end else begin
        d_corner_list_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomL_jL_address0 = zext_ln178_4_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomL_jL_address0 = zext_ln178_2_fu_685_p1;
    end else begin
        shadow_bottomL_jL_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomL_jL_address1 = zext_ln178_3_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomL_jL_address1 = zext_ln178_1_fu_669_p1;
    end else begin
        shadow_bottomL_jL_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomL_jL_ce0 = 1'b1;
    end else begin
        shadow_bottomL_jL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomL_jL_ce1 = 1'b1;
    end else begin
        shadow_bottomL_jL_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomL_jR_address0 = zext_ln178_4_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomL_jR_address0 = zext_ln178_2_fu_685_p1;
    end else begin
        shadow_bottomL_jR_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomL_jR_address1 = zext_ln178_3_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomL_jR_address1 = zext_ln178_1_fu_669_p1;
    end else begin
        shadow_bottomL_jR_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomL_jR_ce0 = 1'b1;
    end else begin
        shadow_bottomL_jR_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomL_jR_ce1 = 1'b1;
    end else begin
        shadow_bottomL_jR_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomR_jL_address0 = zext_ln178_4_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomR_jL_address0 = zext_ln178_2_fu_685_p1;
    end else begin
        shadow_bottomR_jL_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomR_jL_address1 = zext_ln178_3_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomR_jL_address1 = zext_ln178_1_fu_669_p1;
    end else begin
        shadow_bottomR_jL_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomR_jL_ce0 = 1'b1;
    end else begin
        shadow_bottomR_jL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomR_jL_ce1 = 1'b1;
    end else begin
        shadow_bottomR_jL_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomR_jR_address0 = zext_ln178_4_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomR_jR_address0 = zext_ln178_2_fu_685_p1;
    end else begin
        shadow_bottomR_jR_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shadow_bottomR_jR_address1 = zext_ln178_3_fu_698_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        shadow_bottomR_jR_address1 = zext_ln178_1_fu_669_p1;
    end else begin
        shadow_bottomR_jR_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomR_jR_ce0 = 1'b1;
    end else begin
        shadow_bottomR_jR_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        shadow_bottomR_jR_ce1 = 1'b1;
    end else begin
        shadow_bottomR_jR_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        z1_max_ce0 = 1'b1;
    end else begin
        z1_max_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        z1_min_ce0 = 1'b1;
    end else begin
        z1_min_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln199_fu_728_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln199_fu_728_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_corner_0_address0 = idxprom_reg_897;

assign a_corner_0_d0 = z1_min_q0;

assign a_corner_1_address0 = idxprom_reg_897;

assign a_corner_1_d0 = a_corner_min_V_reg_595;

assign a_corner_min_V_1_fu_748_p3 = ((icmp_ln1495_fu_742_p2[0:0] == 1'b1) ? a_corner_list_V_q0 : a_corner_min_V_reg_595);

assign add_ln178_1_fu_679_p2 = (add_ln178_fu_663_p2 + 4'd1);

assign add_ln178_2_fu_693_p2 = (add_ln178_reg_801 + 4'd2);

assign add_ln178_3_fu_706_p2 = (add_ln178_reg_801 + 4'd3);

assign add_ln178_fu_663_p2 = (tmp_fu_655_p3 + zext_ln178_fu_651_p1);

assign add_ln199_fu_722_p2 = (i_reg_584 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign b_corner_0_address0 = idxprom_reg_897;

assign b_corner_0_d0 = z1_max_q0;

assign b_corner_1_address0 = idxprom_reg_897;

assign b_corner_1_d0 = b_corner_min_V_reg_608;

assign b_corner_min_V_2_fu_762_p3 = ((icmp_ln1495_1_fu_756_p2[0:0] == 1'b1) ? b_corner_list_V_q0 : b_corner_min_V_reg_608);

assign c_corner_0_address0 = idxprom_reg_897;

assign c_corner_0_d0 = z1_min_q0;

assign c_corner_1_address0 = idxprom_reg_897;

assign c_corner_1_d0 = c_corner_max_V_reg_621;

assign c_corner_max_V_1_fu_776_p3 = ((icmp_ln1494_fu_770_p2[0:0] == 1'b1) ? c_corner_list_V_q0 : c_corner_max_V_reg_621);

assign d_corner_0_address0 = idxprom_reg_897;

assign d_corner_0_d0 = z1_max_q0;

assign d_corner_1_address0 = idxprom_reg_897;

assign d_corner_1_d0 = d_corner_max_V_reg_634;

assign d_corner_max_V_2_fu_790_p3 = ((icmp_ln1494_1_fu_784_p2[0:0] == 1'b1) ? d_corner_list_V_q0 : d_corner_max_V_reg_634);

assign icmp_ln1494_1_fu_784_p2 = (($signed(d_corner_list_V_q0) > $signed(d_corner_max_V_reg_634)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_770_p2 = (($signed(c_corner_list_V_q0) > $signed(c_corner_max_V_reg_621)) ? 1'b1 : 1'b0);

assign icmp_ln1495_1_fu_756_p2 = (($signed(b_corner_list_V_q0) < $signed(b_corner_min_V_reg_608)) ? 1'b1 : 1'b0);

assign icmp_ln1495_fu_742_p2 = (($signed(a_corner_list_V_q0) < $signed(a_corner_min_V_reg_595)) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_728_p2 = ((i_reg_584 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom_fu_719_p1 = latest_patch_index_constprop;

assign tmp_fu_655_p3 = {{latest_patch_index_constprop}, {2'd0}};

assign z1_max_address0 = z1_max_addr_reg_852;

assign z1_min_address0 = z1_min_addr_reg_847;

assign zext_ln178_1_fu_669_p1 = add_ln178_fu_663_p2;

assign zext_ln178_2_fu_685_p1 = add_ln178_1_fu_679_p2;

assign zext_ln178_3_fu_698_p1 = add_ln178_2_fu_693_p2;

assign zext_ln178_4_fu_711_p1 = add_ln178_3_fu_706_p2;

assign zext_ln178_fu_651_p1 = latest_patch_index_constprop;

assign zext_ln199_fu_734_p1 = i_reg_584;

always @ (posedge ap_clk) begin
    idxprom_reg_897[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
end

endmodule //system_top_get_acceptanceCorners
