

================================================================
== Vitis HLS Report for 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Thu Apr 27 10:23:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3932|     3932|  19.660 us|  19.660 us|  3932|  3932|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |     3930|     3930|        16|          5|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     626|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   27|    1935|       9|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     179|    -|
|Register         |        -|    -|    1010|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   27|    2945|     846|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    4|       1|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U2  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U3  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U4  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U5  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U6  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U7  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U8  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U9  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|  27| 1935|   9|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_506_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_2_fu_455_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_3_fu_461_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln12_4_fu_511_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_5_fu_536_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_6_fu_467_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln12_7_fu_553_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_8_fu_497_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_fu_449_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln13_1_fu_604_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln13_2_fu_612_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_3_fu_595_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_4_fu_586_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_5_fu_590_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_6_fu_599_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_7_fu_616_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_fu_608_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln7_fu_342_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln8_fu_473_p2       |         +|   0|  0|  13|           5|           1|
    |empty_6_fu_298_p2       |         +|   0|  0|  13|           5|           1|
    |empty_8_fu_330_p2       |         +|   0|  0|  13|           5|           2|
    |p_mid110_fu_357_p2      |         +|   0|  0|  13|           5|           2|
    |empty_7_fu_324_p2       |         -|   0|  0|  17|          10|          10|
    |empty_9_fu_386_p2       |         -|   0|  0|  17|          10|          10|
    |empty_fu_292_p2         |         -|   0|  0|  17|          10|          10|
    |p_mid112_fu_427_p2      |         -|   0|  0|  17|          10|          10|
    |icmp_ln7_fu_336_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln8_fu_351_p2      |      icmp|   0|  0|   9|           5|           4|
    |select_ln7_1_fu_398_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_2_fu_403_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_3_fu_433_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_4_fu_440_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln7_fu_392_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   6|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 626|         437|         393|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  25|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_1                  |   9|          2|    5|         10|
    |c_fu_84                               |   9|          2|    5|         10|
    |indvar_flatten_fu_92                  |   9|          2|   10|         20|
    |orig_address0                         |  25|          6|   10|         60|
    |orig_address1                         |  21|          5|   10|         50|
    |r_fu_88                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 179|         41|   67|        208|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add21_lcssa_lcssa_phi_fu_80       |  32|   0|   32|          0|
    |add_ln12_1_reg_803                |  10|   0|   10|          0|
    |add_ln12_2_reg_759                |  10|   0|   10|          0|
    |add_ln12_3_reg_764                |  10|   0|   10|          0|
    |add_ln12_4_reg_818                |  10|   0|   10|          0|
    |add_ln12_5_reg_843                |  10|   0|   10|          0|
    |add_ln12_6_reg_771                |  10|   0|   10|          0|
    |add_ln12_7_reg_873                |  10|   0|   10|          0|
    |add_ln12_8_reg_788                |  10|   0|   10|          0|
    |add_ln12_reg_753                  |  10|   0|   10|          0|
    |add_ln13_1_reg_953                |  32|   0|   32|          0|
    |add_ln13_5_reg_928                |  32|   0|   32|          0|
    |add_ln13_6_reg_943                |  32|   0|   32|          0|
    |add_ln13_7_reg_963                |  32|   0|   32|          0|
    |add_ln13_reg_958                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_84                           |   5|   0|    5|          0|
    |c_load_reg_733                    |   5|   0|    5|          0|
    |empty_6_reg_712                   |   5|   0|    5|          0|
    |empty_7_reg_717                   |   9|   0|   10|          1|
    |empty_8_reg_723                   |   5|   0|    5|          0|
    |empty_reg_707                     |   9|   0|   10|          1|
    |icmp_ln7_reg_729                  |   1|   0|    1|          0|
    |icmp_ln7_reg_729_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln8_reg_738                  |   1|   0|    1|          0|
    |indvar_flatten_fu_92              |  10|   0|   10|          0|
    |mul_ln12_1_reg_918                |  32|   0|   32|          0|
    |mul_ln12_2_reg_898                |  32|   0|   32|          0|
    |mul_ln12_3_reg_903                |  32|   0|   32|          0|
    |mul_ln12_4_reg_923                |  32|   0|   32|          0|
    |mul_ln12_5_reg_933                |  32|   0|   32|          0|
    |mul_ln12_6_reg_938                |  32|   0|   32|          0|
    |mul_ln12_7_reg_948                |  32|   0|   32|          0|
    |mul_ln12_8_reg_913                |  32|   0|   32|          0|
    |mul_ln12_reg_908                  |  32|   0|   32|          0|
    |orig_load_1_reg_853               |  32|   0|   32|          0|
    |orig_load_2_reg_808               |  32|   0|   32|          0|
    |orig_load_3_reg_813               |  32|   0|   32|          0|
    |orig_load_4_reg_858               |  32|   0|   32|          0|
    |orig_load_5_reg_878               |  32|   0|   32|          0|
    |orig_load_6_reg_883               |  32|   0|   32|          0|
    |orig_load_7_reg_893               |  32|   0|   32|          0|
    |orig_load_8_reg_848               |  32|   0|   32|          0|
    |orig_load_reg_828                 |  32|   0|   32|          0|
    |p_mid110_reg_747                  |   5|   0|    5|          0|
    |r_1_reg_702                       |   5|   0|    5|          0|
    |r_fu_88                           |   5|   0|    5|          0|
    |zext_ln12_4_reg_793               |  10|   0|   64|         54|
    |zext_ln12_4_reg_793               |  64|  32|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1010|  32| 1066|        110|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|orig_address0                     |  out|   10|   ap_memory|                                               orig|         array|
|orig_ce0                          |  out|    1|   ap_memory|                                               orig|         array|
|orig_q0                           |   in|   32|   ap_memory|                                               orig|         array|
|orig_address1                     |  out|   10|   ap_memory|                                               orig|         array|
|orig_ce1                          |  out|    1|   ap_memory|                                               orig|         array|
|orig_q1                           |   in|   32|   ap_memory|                                               orig|         array|
|filter_load                       |   in|   32|     ap_none|                                        filter_load|        scalar|
|filter_load_1                     |   in|   32|     ap_none|                                      filter_load_1|        scalar|
|filter_load_2                     |   in|   32|     ap_none|                                      filter_load_2|        scalar|
|filter_load_3                     |   in|   32|     ap_none|                                      filter_load_3|        scalar|
|filter_load_4                     |   in|   32|     ap_none|                                      filter_load_4|        scalar|
|filter_load_5                     |   in|   32|     ap_none|                                      filter_load_5|        scalar|
|filter_load_6                     |   in|   32|     ap_none|                                      filter_load_6|        scalar|
|filter_load_7                     |   in|   32|     ap_none|                                      filter_load_7|        scalar|
|filter_load_8                     |   in|   32|     ap_none|                                      filter_load_8|        scalar|
|sol_address0                      |  out|   10|   ap_memory|                                                sol|         array|
|sol_ce0                           |  out|    1|   ap_memory|                                                sol|         array|
|sol_we0                           |  out|    1|   ap_memory|                                                sol|         array|
|sol_d0                            |  out|   32|   ap_memory|                                                sol|         array|
|add21_lcssa_lcssa_phi_out         |  out|   32|      ap_vld|                          add21_lcssa_lcssa_phi_out|       pointer|
|add21_lcssa_lcssa_phi_out_ap_vld  |  out|    1|      ap_vld|                          add21_lcssa_lcssa_phi_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

