    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SPIS_1_miso_s
SPIS_1_miso_s__0__DM__MASK EQU 0x38
SPIS_1_miso_s__0__DM__SHIFT EQU 3
SPIS_1_miso_s__0__DR EQU CYREG_PRT3_DR
SPIS_1_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_1_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPIS_1_miso_s__0__HSIOM_SHIFT EQU 4
SPIS_1_miso_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_1_miso_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_1_miso_s__0__MASK EQU 0x02
SPIS_1_miso_s__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPIS_1_miso_s__0__OUT_SEL_SHIFT EQU 2
SPIS_1_miso_s__0__OUT_SEL_VAL EQU -1
SPIS_1_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_1_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_1_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_1_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_1_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_1_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_1_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_1_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_1_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_1_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_1_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_1_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_1_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_1_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_1_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_1_miso_s__0__PC EQU CYREG_PRT3_PC
SPIS_1_miso_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_1_miso_s__0__PORT EQU 3
SPIS_1_miso_s__0__PS EQU CYREG_PRT3_PS
SPIS_1_miso_s__0__SHIFT EQU 1
SPIS_1_miso_s__DR EQU CYREG_PRT3_DR
SPIS_1_miso_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_1_miso_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_1_miso_s__MASK EQU 0x02
SPIS_1_miso_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_1_miso_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_1_miso_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_1_miso_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_1_miso_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_1_miso_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_1_miso_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_1_miso_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_1_miso_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_1_miso_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_1_miso_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_1_miso_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_1_miso_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_1_miso_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_1_miso_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_1_miso_s__PC EQU CYREG_PRT3_PC
SPIS_1_miso_s__PC2 EQU CYREG_PRT3_PC2
SPIS_1_miso_s__PORT EQU 3
SPIS_1_miso_s__PS EQU CYREG_PRT3_PS
SPIS_1_miso_s__SHIFT EQU 1

; SPIS_1_mosi_s
SPIS_1_mosi_s__0__DM__MASK EQU 0x07
SPIS_1_mosi_s__0__DM__SHIFT EQU 0
SPIS_1_mosi_s__0__DR EQU CYREG_PRT3_DR
SPIS_1_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_1_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPIS_1_mosi_s__0__HSIOM_SHIFT EQU 0
SPIS_1_mosi_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_1_mosi_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_1_mosi_s__0__MASK EQU 0x01
SPIS_1_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_1_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_1_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_1_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_1_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_1_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_1_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_1_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_1_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_1_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_1_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_1_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_1_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_1_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_1_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_1_mosi_s__0__PC EQU CYREG_PRT3_PC
SPIS_1_mosi_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_1_mosi_s__0__PORT EQU 3
SPIS_1_mosi_s__0__PS EQU CYREG_PRT3_PS
SPIS_1_mosi_s__0__SHIFT EQU 0
SPIS_1_mosi_s__DR EQU CYREG_PRT3_DR
SPIS_1_mosi_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_1_mosi_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_1_mosi_s__MASK EQU 0x01
SPIS_1_mosi_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_1_mosi_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_1_mosi_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_1_mosi_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_1_mosi_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_1_mosi_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_1_mosi_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_1_mosi_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_1_mosi_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_1_mosi_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_1_mosi_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_1_mosi_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_1_mosi_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_1_mosi_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_1_mosi_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_1_mosi_s__PC EQU CYREG_PRT3_PC
SPIS_1_mosi_s__PC2 EQU CYREG_PRT3_PC2
SPIS_1_mosi_s__PORT EQU 3
SPIS_1_mosi_s__PS EQU CYREG_PRT3_PS
SPIS_1_mosi_s__SHIFT EQU 0

; SPIS_1_SCB
SPIS_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPIS_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPIS_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPIS_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPIS_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPIS_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPIS_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPIS_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPIS_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPIS_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPIS_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPIS_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPIS_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPIS_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPIS_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPIS_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPIS_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPIS_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPIS_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPIS_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPIS_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPIS_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPIS_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPIS_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPIS_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPIS_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPIS_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPIS_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPIS_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPIS_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPIS_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPIS_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPIS_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPIS_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPIS_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPIS_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPIS_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPIS_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPIS_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPIS_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPIS_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPIS_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPIS_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPIS_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPIS_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPIS_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPIS_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPIS_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPIS_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPIS_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPIS_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPIS_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPIS_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPIS_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPIS_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPIS_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPIS_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPIS_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPIS_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPIS_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPIS_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPIS_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPIS_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPIS_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPIS_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPIS_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPIS_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPIS_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPIS_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPIS_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPIS_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPIS_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPIS_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPIS_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPIS_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPIS_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPIS_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPIS_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPIS_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPIS_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; SPIS_1_SCB_IRQ
SPIS_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIS_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIS_1_SCB_IRQ__INTC_MASK EQU 0x800
SPIS_1_SCB_IRQ__INTC_NUMBER EQU 11
SPIS_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPIS_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPIS_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPIS_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIS_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPIS_1_SCBCLK
SPIS_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPIS_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIS_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SPIS_1_SCBCLK__MASK EQU 0x80000000
SPIS_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SPIS_1_sclk_s
SPIS_1_sclk_s__0__DM__MASK EQU 0x1C0000
SPIS_1_sclk_s__0__DM__SHIFT EQU 18
SPIS_1_sclk_s__0__DR EQU CYREG_PRT0_DR
SPIS_1_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_1_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPIS_1_sclk_s__0__HSIOM_SHIFT EQU 24
SPIS_1_sclk_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_1_sclk_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_1_sclk_s__0__MASK EQU 0x40
SPIS_1_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_1_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_1_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_1_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_1_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_1_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_1_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_1_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_1_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_1_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_1_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_1_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_1_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_1_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_1_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_1_sclk_s__0__PC EQU CYREG_PRT0_PC
SPIS_1_sclk_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_1_sclk_s__0__PORT EQU 0
SPIS_1_sclk_s__0__PS EQU CYREG_PRT0_PS
SPIS_1_sclk_s__0__SHIFT EQU 6
SPIS_1_sclk_s__DR EQU CYREG_PRT0_DR
SPIS_1_sclk_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_1_sclk_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_1_sclk_s__MASK EQU 0x40
SPIS_1_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_1_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_1_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_1_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_1_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_1_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_1_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_1_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_1_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_1_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_1_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_1_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_1_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_1_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_1_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_1_sclk_s__PC EQU CYREG_PRT0_PC
SPIS_1_sclk_s__PC2 EQU CYREG_PRT0_PC2
SPIS_1_sclk_s__PORT EQU 0
SPIS_1_sclk_s__PS EQU CYREG_PRT0_PS
SPIS_1_sclk_s__SHIFT EQU 6

; SPIS_1_ss_s
SPIS_1_ss_s__0__DM__MASK EQU 0xE00000
SPIS_1_ss_s__0__DM__SHIFT EQU 21
SPIS_1_ss_s__0__DR EQU CYREG_PRT0_DR
SPIS_1_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_1_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPIS_1_ss_s__0__HSIOM_SHIFT EQU 28
SPIS_1_ss_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_1_ss_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_1_ss_s__0__MASK EQU 0x80
SPIS_1_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_1_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_1_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_1_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_1_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_1_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_1_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_1_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_1_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_1_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_1_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_1_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_1_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_1_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_1_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_1_ss_s__0__PC EQU CYREG_PRT0_PC
SPIS_1_ss_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_1_ss_s__0__PORT EQU 0
SPIS_1_ss_s__0__PS EQU CYREG_PRT0_PS
SPIS_1_ss_s__0__SHIFT EQU 7
SPIS_1_ss_s__DR EQU CYREG_PRT0_DR
SPIS_1_ss_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_1_ss_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_1_ss_s__MASK EQU 0x80
SPIS_1_ss_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_1_ss_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_1_ss_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_1_ss_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_1_ss_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_1_ss_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_1_ss_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_1_ss_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_1_ss_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_1_ss_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_1_ss_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_1_ss_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_1_ss_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_1_ss_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_1_ss_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_1_ss_s__PC EQU CYREG_PRT0_PC
SPIS_1_ss_s__PC2 EQU CYREG_PRT0_PC2
SPIS_1_ss_s__PORT EQU 0
SPIS_1_ss_s__PS EQU CYREG_PRT0_PS
SPIS_1_ss_s__SHIFT EQU 7

; RED_LED
RED_LED__0__DM__MASK EQU 0x1C0000
RED_LED__0__DM__SHIFT EQU 18
RED_LED__0__DR EQU CYREG_PRT1_DR
RED_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RED_LED__0__HSIOM_MASK EQU 0x0F000000
RED_LED__0__HSIOM_SHIFT EQU 24
RED_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
RED_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RED_LED__0__MASK EQU 0x40
RED_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED_LED__0__PC EQU CYREG_PRT1_PC
RED_LED__0__PC2 EQU CYREG_PRT1_PC2
RED_LED__0__PORT EQU 1
RED_LED__0__PS EQU CYREG_PRT1_PS
RED_LED__0__SHIFT EQU 6
RED_LED__DR EQU CYREG_PRT1_DR
RED_LED__INTCFG EQU CYREG_PRT1_INTCFG
RED_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
RED_LED__MASK EQU 0x40
RED_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED_LED__PC EQU CYREG_PRT1_PC
RED_LED__PC2 EQU CYREG_PRT1_PC2
RED_LED__PORT EQU 1
RED_LED__PS EQU CYREG_PRT1_PS
RED_LED__SHIFT EQU 6

; GREEN_LED
GREEN_LED__0__DM__MASK EQU 0x1C0
GREEN_LED__0__DM__SHIFT EQU 6
GREEN_LED__0__DR EQU CYREG_PRT0_DR
GREEN_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GREEN_LED__0__HSIOM_MASK EQU 0x00000F00
GREEN_LED__0__HSIOM_SHIFT EQU 8
GREEN_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
GREEN_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN_LED__0__MASK EQU 0x04
GREEN_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN_LED__0__PC EQU CYREG_PRT0_PC
GREEN_LED__0__PC2 EQU CYREG_PRT0_PC2
GREEN_LED__0__PORT EQU 0
GREEN_LED__0__PS EQU CYREG_PRT0_PS
GREEN_LED__0__SHIFT EQU 2
GREEN_LED__DR EQU CYREG_PRT0_DR
GREEN_LED__INTCFG EQU CYREG_PRT0_INTCFG
GREEN_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN_LED__MASK EQU 0x04
GREEN_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN_LED__PC EQU CYREG_PRT0_PC
GREEN_LED__PC2 EQU CYREG_PRT0_PC2
GREEN_LED__PORT EQU 0
GREEN_LED__PS EQU CYREG_PRT0_PS
GREEN_LED__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
