Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : processor
Version: J-2014.09-SP4
Date   : Fri Mar 11 21:38:39 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                          2647
Number of cells:                         2472
Number of combinational cells:           2146
Number of sequential cells:               324
Number of macros/black boxes:               0
Number of buf/inv:                        266
Number of references:                      58

Combinational area:              32084.917779
Buf/Inv area:                     2427.837688
Noncombinational area:           17707.992060
Macro/Black Box area:                0.000000
Net Interconnect area:           23807.860332

Total cell area:                 49792.909839
Total area:                      73600.770171

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
processor                         49792.9098    100.0   4762.4044   2111.4284  0.0000  processor
ramx                              39496.2655     79.3  25592.0468  13904.2187  0.0000  ram
regfilex                           3422.8115      6.9   1730.4665   1692.3450  0.0000  regfile
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
Total                                                  32084.9178  17707.9921  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                       Estimated  Perc. of
  Module               Implem.  Count       Area cell area
  -------------------- -------  ----- ---------- ---------
  DP_OP_164J2_122_2351     str      1   821.1388      1.6%
  DW01_add             apparch      2   239.1495      0.5%
  DW_cmp               apparch     15   162.3472      0.3%
  DW_leftsh               astr      1   535.9893      1.1%
  DW_rbsh                 astr      1   412.9844      0.8%
  DW_rightsh              astr      1   429.7576      0.9%
  -------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                   1   821.1388      1.6%
  Total:                           21  2601.3667      5.2%

Subtotal of datapath(DP_OP) cell area:  821.1388  1.6%  (estimated)
Total synthetic cell area:              2601.3667  5.2%  (estimated)

1
