Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=mic_array_sim_iputf_input --spd=D:/Documents/shared_documents/git_projects/MicArrayProject/FPGA/yatian_liu/intel_projects/mic_array/ip/pll_clock_generator/pll_clock_generator.spd --spd=D:/Documents/shared_documents/git_projects/MicArrayProject/FPGA/yatian_liu/intel_projects/mic_array/ip/combined_filter/combined_filter.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  arriav
Quartus root          :  c:/intelfpga/19.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga/19.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga/19.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File mic_array_sim_run_msim_rtl_verilog.do already exists - backing up current file as mic_array_sim_run_msim_rtl_verilog.do.bak3
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
