vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/notgate8bits/notgate8bits.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/notgate8bits/db/notgate8bits.cbx.xml
design_name = notgate8bits
instance = comp, \B[0]~output\, B[0]~output, notgate8bits, 1
instance = comp, \B[1]~output\, B[1]~output, notgate8bits, 1
instance = comp, \B[2]~output\, B[2]~output, notgate8bits, 1
instance = comp, \B[3]~output\, B[3]~output, notgate8bits, 1
instance = comp, \B[4]~output\, B[4]~output, notgate8bits, 1
instance = comp, \B[5]~output\, B[5]~output, notgate8bits, 1
instance = comp, \B[6]~output\, B[6]~output, notgate8bits, 1
instance = comp, \B[7]~output\, B[7]~output, notgate8bits, 1
instance = comp, \A[0]~input\, A[0]~input, notgate8bits, 1
instance = comp, \A[1]~input\, A[1]~input, notgate8bits, 1
instance = comp, \A[2]~input\, A[2]~input, notgate8bits, 1
instance = comp, \A[3]~input\, A[3]~input, notgate8bits, 1
instance = comp, \A[4]~input\, A[4]~input, notgate8bits, 1
instance = comp, \A[5]~input\, A[5]~input, notgate8bits, 1
instance = comp, \A[6]~input\, A[6]~input, notgate8bits, 1
instance = comp, \A[7]~input\, A[7]~input, notgate8bits, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, notgate8bits, 1
