
armband-all.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f158  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  0800f2e8  0800f2e8  000102e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa48  0800fa48  00011210  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa48  0800fa48  00010a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa50  0800fa50  00011210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa50  0800fa50  00010a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa54  0800fa54  00010a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800fa58  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  20000210  0800fc68  00011210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000820  0800fc68  00011820  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001afa0  00000000  00000000  00011240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003758  00000000  00000000  0002c1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c0  00000000  00000000  0002f938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001426  00000000  00000000  000312f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254d1  00000000  00000000  0003271e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e0b4  00000000  00000000  00057bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1f02  00000000  00000000  00075ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00157ba5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008628  00000000  00000000  00157be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00160210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f2d0 	.word	0x0800f2d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800f2d0 	.word	0x0800f2d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <fix_msb_loss>:
 * exceed 286 m/s2
 * this is 100% fine for gravity vector
 * this is most likely fine for acc vector as no runner is
 * putting out 30g's while running
 */
uint16_t fix_msb_loss(uint16_t val){
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
	if ((val & 0xF000) == 0x7000) {
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8000ff4:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000ff8:	d105      	bne.n	8001006 <fix_msb_loss+0x22>
		val |= 0x8000;
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001000:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001004:	80fb      	strh	r3, [r7, #6]
	}
	return val;
 8001006:	88fb      	ldrh	r3, [r7, #6]
}
 8001008:	4618      	mov	r0, r3
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <startup_IMU>:

void startup_IMU(I2C_HandleTypeDef *hi2c){
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	uint8_t buf[10];

	// verify i2c is working properly by reading chip id
	read_to_buf(hi2c, 0x00, buf, 1);
 800101c:	f107 020c 	add.w	r2, r7, #12
 8001020:	2301      	movs	r3, #1
 8001022:	2100      	movs	r1, #0
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f000 f848 	bl	80010ba <read_to_buf>
	if(buf[0] != 0xA0) {
 800102a:	7b3b      	ldrb	r3, [r7, #12]
 800102c:	2ba0      	cmp	r3, #160	@ 0xa0
 800102e:	d003      	beq.n	8001038 <startup_IMU+0x24>
		printf("chip error, wrong/no chip ID returned\n\r");
 8001030:	4808      	ldr	r0, [pc, #32]	@ (8001054 <startup_IMU+0x40>)
 8001032:	f00a f991 	bl	800b358 <iprintf>
 8001036:	e00a      	b.n	800104e <startup_IMU+0x3a>
		return;
	}

	// put chip in configuration mode
	buf[0] = 0x3D;
 8001038:	233d      	movs	r3, #61	@ 0x3d
 800103a:	733b      	strb	r3, [r7, #12]
	buf[1] = 0x00;
 800103c:	2300      	movs	r3, #0
 800103e:	737b      	strb	r3, [r7, #13]
	transmit_buf(hi2c, buf, 2);
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	2202      	movs	r2, #2
 8001046:	4619      	mov	r1, r3
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f000 f81b 	bl	8001084 <transmit_buf>
}
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	0800f2e8 	.word	0x0800f2e8

08001058 <init_IMU>:

void init_IMU(I2C_HandleTypeDef *hi2c){
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	uint8_t buf[10];

	startup_IMU(hi2c);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ffd7 	bl	8001014 <startup_IMU>

	// put chip in IMU mode
	buf[0] = 0x3D;
 8001066:	233d      	movs	r3, #61	@ 0x3d
 8001068:	733b      	strb	r3, [r7, #12]
	buf[1] = 0x08;
 800106a:	2308      	movs	r3, #8
 800106c:	737b      	strb	r3, [r7, #13]
	transmit_buf(hi2c, buf, 2);
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	2202      	movs	r2, #2
 8001074:	4619      	mov	r1, r3
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f000 f804 	bl	8001084 <transmit_buf>
}
 800107c:	bf00      	nop
 800107e:	3718      	adds	r7, #24
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <transmit_buf>:
	buf[1] = buf[0];
	buf[0] = 0x3B;
	transmit_buf(hi2c, buf, 2);
}

uint8_t transmit_buf(I2C_HandleTypeDef *hi2c, uint8_t *buf, uint16_t bytes) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af02      	add	r7, sp, #8
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	4613      	mov	r3, r2
 8001090:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(hi2c, SAD_W, buf, bytes, 1000);
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001098:	9200      	str	r2, [sp, #0]
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	2150      	movs	r1, #80	@ 0x50
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f003 fe40 	bl	8004d24 <HAL_I2C_Master_Transmit>
 80010a4:	4603      	mov	r3, r0
 80010a6:	75fb      	strb	r3, [r7, #23]
	return check_ret(ret);
 80010a8:	7dfb      	ldrb	r3, [r7, #23]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 f838 	bl	8001120 <check_ret>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <read_to_buf>:

uint8_t read_to_buf(I2C_HandleTypeDef *hi2c, uint8_t subAddr, uint8_t *buf, uint16_t bytes){
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b088      	sub	sp, #32
 80010be:	af02      	add	r7, sp, #8
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	607a      	str	r2, [r7, #4]
 80010c4:	461a      	mov	r2, r3
 80010c6:	460b      	mov	r3, r1
 80010c8:	72fb      	strb	r3, [r7, #11]
 80010ca:	4613      	mov	r3, r2
 80010cc:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(hi2c, SAD_W, &subAddr, 1, 1000);
 80010ce:	f107 020b 	add.w	r2, r7, #11
 80010d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	2301      	movs	r3, #1
 80010da:	2150      	movs	r1, #80	@ 0x50
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f003 fe21 	bl	8004d24 <HAL_I2C_Master_Transmit>
 80010e2:	4603      	mov	r3, r0
 80010e4:	75fb      	strb	r3, [r7, #23]
	if (!check_ret(ret)) return 0;
 80010e6:	7dfb      	ldrb	r3, [r7, #23]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f819 	bl	8001120 <check_ret>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <read_to_buf+0x3e>
 80010f4:	2300      	movs	r3, #0
 80010f6:	e00f      	b.n	8001118 <read_to_buf+0x5e>
	ret = HAL_I2C_Master_Receive(hi2c, SAD_R, buf, bytes, 1000);
 80010f8:	893b      	ldrh	r3, [r7, #8]
 80010fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010fe:	9200      	str	r2, [sp, #0]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	2151      	movs	r1, #81	@ 0x51
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f003 ff25 	bl	8004f54 <HAL_I2C_Master_Receive>
 800110a:	4603      	mov	r3, r0
 800110c:	75fb      	strb	r3, [r7, #23]
	return check_ret(ret);
 800110e:	7dfb      	ldrb	r3, [r7, #23]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f805 	bl	8001120 <check_ret>
 8001116:	4603      	mov	r3, r0
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <check_ret>:

uint8_t check_ret(HAL_StatusTypeDef ret) {
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
	if (ret == HAL_OK) {
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <check_ret+0x14>
		return 1;
 8001130:	2301      	movs	r3, #1
 8001132:	e000      	b.n	8001136 <check_ret+0x16>
	} else {
		// TODO:
		// add more descriptive error
		//printf("i2c error!\n\r");
		return 0;
 8001134:	2300      	movs	r3, #0
	}
}
 8001136:	4618      	mov	r0, r3
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <lin_acc_vec_raw>:

void lin_acc_vec_raw(I2C_HandleTypeDef *hi2c, int16_t* vec) {
 8001142:	b580      	push	{r7, lr}
 8001144:	b084      	sub	sp, #16
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	read_to_buf(hi2c, 0x28, buf, 6);
 800114c:	f107 0208 	add.w	r2, r7, #8
 8001150:	2306      	movs	r3, #6
 8001152:	2128      	movs	r1, #40	@ 0x28
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ffb0 	bl	80010ba <read_to_buf>
	vec[0] = fix_msb_loss(buf[0] | ((0xFF & buf[1]) << 8));
 800115a:	7a3b      	ldrb	r3, [r7, #8]
 800115c:	b21a      	sxth	r2, r3
 800115e:	7a7b      	ldrb	r3, [r7, #9]
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b21b      	sxth	r3, r3
 8001164:	4313      	orrs	r3, r2
 8001166:	b21b      	sxth	r3, r3
 8001168:	b29b      	uxth	r3, r3
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff3a 	bl	8000fe4 <fix_msb_loss>
 8001170:	4603      	mov	r3, r0
 8001172:	b21a      	sxth	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	801a      	strh	r2, [r3, #0]
	vec[1] = fix_msb_loss(buf[2] | ((0xFF & buf[3]) << 8));
 8001178:	7abb      	ldrb	r3, [r7, #10]
 800117a:	b21a      	sxth	r2, r3
 800117c:	7afb      	ldrb	r3, [r7, #11]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21b      	sxth	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b21b      	sxth	r3, r3
 8001186:	b29b      	uxth	r3, r3
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff2b 	bl	8000fe4 <fix_msb_loss>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	3302      	adds	r3, #2
 8001196:	b212      	sxth	r2, r2
 8001198:	801a      	strh	r2, [r3, #0]
	vec[2] = fix_msb_loss(buf[4] | ((0xFF & buf[5]) << 8));
 800119a:	7b3b      	ldrb	r3, [r7, #12]
 800119c:	b21a      	sxth	r2, r3
 800119e:	7b7b      	ldrb	r3, [r7, #13]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff1a 	bl	8000fe4 <fix_msb_loss>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461a      	mov	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	3304      	adds	r3, #4
 80011b8:	b212      	sxth	r2, r2
 80011ba:	801a      	strh	r2, [r3, #0]
	return;
 80011bc:	bf00      	nop
}
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <lin_acc_vec>:
	uint8_t buf[2];
	read_to_buf(hi2c, 0x2C, buf, 2);
	return fix_msb_loss(buf[0] | ((0xFF & buf[1]) << 8));
}

void lin_acc_vec(I2C_HandleTypeDef *hi2c, float* vec){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
	int16_t veci[3];
	lin_acc_vec_raw(hi2c, veci);
 80011ce:	f107 0308 	add.w	r3, r7, #8
 80011d2:	4619      	mov	r1, r3
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ffb4 	bl	8001142 <lin_acc_vec_raw>
	vec[0] = veci[0] / 100.0f;
 80011da:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80011de:	ee07 3a90 	vmov	s15, r3
 80011e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e6:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001234 <lin_acc_vec+0x70>
 80011ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	edc3 7a00 	vstr	s15, [r3]
	vec[1] = veci[1] / 100.0f;
 80011f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011f8:	ee07 3a90 	vmov	s15, r3
 80011fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	3304      	adds	r3, #4
 8001204:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001234 <lin_acc_vec+0x70>
 8001208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120c:	edc3 7a00 	vstr	s15, [r3]
	vec[2] = veci[2] / 100.0f;
 8001210:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	3308      	adds	r3, #8
 8001220:	eddf 6a04 	vldr	s13, [pc, #16]	@ 8001234 <lin_acc_vec+0x70>
 8001224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001228:	edc3 7a00 	vstr	s15, [r3]
	return;
 800122c:	bf00      	nop
}
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	42c80000 	.word	0x42c80000

08001238 <grav_vec_raw>:
float z_lin_acc(I2C_HandleTypeDef *hi2c){
	return z_lin_acc_raw(hi2c) / 100.0f;
}


void grav_vec_raw(I2C_HandleTypeDef *hi2c, int16_t* vec) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	read_to_buf(hi2c, 0x2E, buf, 6);
 8001242:	f107 0208 	add.w	r2, r7, #8
 8001246:	2306      	movs	r3, #6
 8001248:	212e      	movs	r1, #46	@ 0x2e
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff ff35 	bl	80010ba <read_to_buf>
	vec[0] = fix_msb_loss(buf[0] | ((0xFF & buf[1]) << 8));
 8001250:	7a3b      	ldrb	r3, [r7, #8]
 8001252:	b21a      	sxth	r2, r3
 8001254:	7a7b      	ldrb	r3, [r7, #9]
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	b21b      	sxth	r3, r3
 800125a:	4313      	orrs	r3, r2
 800125c:	b21b      	sxth	r3, r3
 800125e:	b29b      	uxth	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff febf 	bl	8000fe4 <fix_msb_loss>
 8001266:	4603      	mov	r3, r0
 8001268:	b21a      	sxth	r2, r3
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	801a      	strh	r2, [r3, #0]
	vec[1] = fix_msb_loss(buf[2] | ((0xFF & buf[3]) << 8));
 800126e:	7abb      	ldrb	r3, [r7, #10]
 8001270:	b21a      	sxth	r2, r3
 8001272:	7afb      	ldrb	r3, [r7, #11]
 8001274:	021b      	lsls	r3, r3, #8
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	b29b      	uxth	r3, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff feb0 	bl	8000fe4 <fix_msb_loss>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	3302      	adds	r3, #2
 800128c:	b212      	sxth	r2, r2
 800128e:	801a      	strh	r2, [r3, #0]
	vec[2] = fix_msb_loss(buf[4] | ((0xFF & buf[5]) << 8));
 8001290:	7b3b      	ldrb	r3, [r7, #12]
 8001292:	b21a      	sxth	r2, r3
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	b21b      	sxth	r3, r3
 800129a:	4313      	orrs	r3, r2
 800129c:	b21b      	sxth	r3, r3
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fe9f 	bl	8000fe4 <fix_msb_loss>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	3304      	adds	r3, #4
 80012ae:	b212      	sxth	r2, r2
 80012b0:	801a      	strh	r2, [r3, #0]
	return;
 80012b2:	bf00      	nop
}
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <grav_vec>:
	uint8_t buf[2];
	read_to_buf(hi2c, 0x32, buf, 2);
	return fix_msb_loss(buf[0] | ((0xFF & buf[1]) << 8));
}

void grav_vec(I2C_HandleTypeDef *hi2c, float* vec) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
	int16_t veci[3];
	grav_vec_raw(hi2c, veci);
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	4619      	mov	r1, r3
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffb3 	bl	8001238 <grav_vec_raw>
	vec[0] = veci[0] / 100.0f;
 80012d2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012de:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800132c <grav_vec+0x70>
 80012e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	edc3 7a00 	vstr	s15, [r3]
	vec[1] = veci[1] / 100.0f;
 80012ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	3304      	adds	r3, #4
 80012fc:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800132c <grav_vec+0x70>
 8001300:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001304:	edc3 7a00 	vstr	s15, [r3]
	vec[2] = veci[2] / 100.0f;
 8001308:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	3308      	adds	r3, #8
 8001318:	eddf 6a04 	vldr	s13, [pc, #16]	@ 800132c <grav_vec+0x70>
 800131c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001320:	edc3 7a00 	vstr	s15, [r3]
	return;
 8001324:	bf00      	nop
}
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	42c80000 	.word	0x42c80000

08001330 <initPulseSensor>:
static bool first_beat = true;		// first beat bool
static bool second_beat = false; 	// second beat bool
static bool pulse = false; 		// pulse recognized bool
static int samples_since_last_beat = 0;

void initPulseSensor(ADC_HandleTypeDef *hadc_in) {
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	hadc = hadc_in;
 8001338:	4a04      	ldr	r2, [pc, #16]	@ (800134c <initPulseSensor+0x1c>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	2000022c 	.word	0x2000022c

08001350 <updatePulseSensor>:

void updatePulseSensor(void){
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	read_ADC();
 8001354:	f000 f804 	bl	8001360 <read_ADC>
	get_pulse();
 8001358:	f000 f834 	bl	80013c4 <get_pulse>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <read_ADC>:

void read_ADC(void) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
	//uint32_t val;
	unsigned int val;

	HAL_ADC_Start(hadc);
 8001366:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <read_ADC+0x54>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f002 fbb2 	bl	8003ad4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 0xFFFFFFFF);
 8001370:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <read_ADC+0x54>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f04f 31ff 	mov.w	r1, #4294967295
 8001378:	4618      	mov	r0, r3
 800137a:	f002 fc0e 	bl	8003b9a <HAL_ADC_PollForConversion>
	val = HAL_ADC_GetValue(hadc);
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <read_ADC+0x54>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f002 fc98 	bl	8003cb8 <HAL_ADC_GetValue>
 8001388:	6078      	str	r0, [r7, #4]
	signal = val * 3.3f / 4096.0f;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001394:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80013b8 <read_ADC+0x58>
 8001398:	ee27 7a87 	vmul.f32	s14, s15, s14
 800139c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80013bc <read_ADC+0x5c>
 80013a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <read_ADC+0x60>)
 80013a6:	edc3 7a00 	vstr	s15, [r3]
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	2000022c 	.word	0x2000022c
 80013b8:	40533333 	.word	0x40533333
 80013bc:	45800000 	.word	0x45800000
 80013c0:	2000025c 	.word	0x2000025c

080013c4 <get_pulse>:

void get_pulse() {
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
	++samples_since_last_beat;
 80013ca:	4b95      	ldr	r3, [pc, #596]	@ (8001620 <get_pulse+0x25c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	4a93      	ldr	r2, [pc, #588]	@ (8001620 <get_pulse+0x25c>)
 80013d2:	6013      	str	r3, [r2, #0]
	int N = samples_since_last_beat * SAMPLE_PERIOD;
 80013d4:	4b92      	ldr	r3, [pc, #584]	@ (8001620 <get_pulse+0x25c>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4613      	mov	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	603b      	str	r3, [r7, #0]
	if (signal < thresh && N > (IBI / 5) * 3) { // avoid dicrotic noise by waiting 3/5 of last IBI
 80013e0:	4b90      	ldr	r3, [pc, #576]	@ (8001624 <get_pulse+0x260>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b90      	ldr	r3, [pc, #576]	@ (8001628 <get_pulse+0x264>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f4:	d51c      	bpl.n	8001430 <get_pulse+0x6c>
 80013f6:	4b8d      	ldr	r3, [pc, #564]	@ (800162c <get_pulse+0x268>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a8d      	ldr	r2, [pc, #564]	@ (8001630 <get_pulse+0x26c>)
 80013fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001400:	1052      	asrs	r2, r2, #1
 8001402:	17db      	asrs	r3, r3, #31
 8001404:	1ad2      	subs	r2, r2, r3
 8001406:	4613      	mov	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4413      	add	r3, r2
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	429a      	cmp	r2, r3
 8001410:	dd0e      	ble.n	8001430 <get_pulse+0x6c>
	    if (signal < trough_amp) {                        // T is the trough
 8001412:	4b84      	ldr	r3, [pc, #528]	@ (8001624 <get_pulse+0x260>)
 8001414:	ed93 7a00 	vldr	s14, [r3]
 8001418:	4b86      	ldr	r3, [pc, #536]	@ (8001634 <get_pulse+0x270>)
 800141a:	edd3 7a00 	vldr	s15, [r3]
 800141e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001426:	d503      	bpl.n	8001430 <get_pulse+0x6c>
	      trough_amp = signal;                            // keep track of lowest point in pulse wave
 8001428:	4b7e      	ldr	r3, [pc, #504]	@ (8001624 <get_pulse+0x260>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a81      	ldr	r2, [pc, #516]	@ (8001634 <get_pulse+0x270>)
 800142e:	6013      	str	r3, [r2, #0]
	    }
	  }

	  if (signal > thresh && signal > peak_amp) {       // thresh condition helps avoid noise
 8001430:	4b7c      	ldr	r3, [pc, #496]	@ (8001624 <get_pulse+0x260>)
 8001432:	ed93 7a00 	vldr	s14, [r3]
 8001436:	4b7c      	ldr	r3, [pc, #496]	@ (8001628 <get_pulse+0x264>)
 8001438:	edd3 7a00 	vldr	s15, [r3]
 800143c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001444:	dd0e      	ble.n	8001464 <get_pulse+0xa0>
 8001446:	4b77      	ldr	r3, [pc, #476]	@ (8001624 <get_pulse+0x260>)
 8001448:	ed93 7a00 	vldr	s14, [r3]
 800144c:	4b7a      	ldr	r3, [pc, #488]	@ (8001638 <get_pulse+0x274>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145a:	dd03      	ble.n	8001464 <get_pulse+0xa0>
		  peak_amp = signal;                              // P is the peak
 800145c:	4b71      	ldr	r3, [pc, #452]	@ (8001624 <get_pulse+0x260>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a75      	ldr	r2, [pc, #468]	@ (8001638 <get_pulse+0x274>)
 8001462:	6013      	str	r3, [r2, #0]
	  }                                          // keep track of highest point in pulse wave

	  //  NOW IT'S TIME TO LOOK FOR THE HEART BEAT
	  // signal surges up in value every time there is a pulse
	  if (N > 250) {                             // avoid high frequency noise
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	2bfa      	cmp	r3, #250	@ 0xfa
 8001468:	dd7c      	ble.n	8001564 <get_pulse+0x1a0>
	    if ( (signal > thresh) && (pulse == false) && (N > ((IBI / 5) * 3)) ) {
 800146a:	4b6e      	ldr	r3, [pc, #440]	@ (8001624 <get_pulse+0x260>)
 800146c:	ed93 7a00 	vldr	s14, [r3]
 8001470:	4b6d      	ldr	r3, [pc, #436]	@ (8001628 <get_pulse+0x264>)
 8001472:	edd3 7a00 	vldr	s15, [r3]
 8001476:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	dd71      	ble.n	8001564 <get_pulse+0x1a0>
 8001480:	4b6e      	ldr	r3, [pc, #440]	@ (800163c <get_pulse+0x278>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	f083 0301 	eor.w	r3, r3, #1
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d06a      	beq.n	8001564 <get_pulse+0x1a0>
 800148e:	4b67      	ldr	r3, [pc, #412]	@ (800162c <get_pulse+0x268>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a67      	ldr	r2, [pc, #412]	@ (8001630 <get_pulse+0x26c>)
 8001494:	fb82 1203 	smull	r1, r2, r2, r3
 8001498:	1052      	asrs	r2, r2, #1
 800149a:	17db      	asrs	r3, r3, #31
 800149c:	1ad2      	subs	r2, r2, r3
 800149e:	4613      	mov	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dd5c      	ble.n	8001564 <get_pulse+0x1a0>
	      pulse = true;                             // set the Pulse flag when we think there is a pulse
 80014aa:	4b64      	ldr	r3, [pc, #400]	@ (800163c <get_pulse+0x278>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
	      IBI = N;    // measure time between beats in mS
 80014b0:	4a5e      	ldr	r2, [pc, #376]	@ (800162c <get_pulse+0x268>)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	6013      	str	r3, [r2, #0]
	      samples_since_last_beat = 0;
 80014b6:	4b5a      	ldr	r3, [pc, #360]	@ (8001620 <get_pulse+0x25c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

	      if (second_beat) {                      // if this is the second beat, if secondBeat == TRUE
 80014bc:	4b60      	ldr	r3, [pc, #384]	@ (8001640 <get_pulse+0x27c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d011      	beq.n	80014e8 <get_pulse+0x124>
	        second_beat = false;                    // clear secondBeat flag
 80014c4:	4b5e      	ldr	r3, [pc, #376]	@ (8001640 <get_pulse+0x27c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
	        for (int i = 0; i < BUF_LENGTH; i++) {       // seed the running total to get a realisitic BPM at startup
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	e008      	b.n	80014e2 <get_pulse+0x11e>
	          rate[i] = IBI;
 80014d0:	4b56      	ldr	r3, [pc, #344]	@ (800162c <get_pulse+0x268>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	495b      	ldr	r1, [pc, #364]	@ (8001644 <get_pulse+0x280>)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	        for (int i = 0; i < BUF_LENGTH; i++) {       // seed the running total to get a realisitic BPM at startup
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	3301      	adds	r3, #1
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2b09      	cmp	r3, #9
 80014e6:	ddf3      	ble.n	80014d0 <get_pulse+0x10c>
	        }
	      }

	      if (first_beat) {                       // if it's the first time we found a beat, if firstBeat == TRUE
 80014e8:	4b57      	ldr	r3, [pc, #348]	@ (8001648 <get_pulse+0x284>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d006      	beq.n	80014fe <get_pulse+0x13a>
	    	first_beat = 0;                       // clear firstBeat flag
 80014f0:	4b55      	ldr	r3, [pc, #340]	@ (8001648 <get_pulse+0x284>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
	    	second_beat = 1;                      // set the second beat flag
 80014f6:	4b52      	ldr	r3, [pc, #328]	@ (8001640 <get_pulse+0x27c>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
	        // IBI value is unreliable so discard it
	        return;
 80014fc:	e08a      	b.n	8001614 <get_pulse+0x250>
	      }


	      // keep a running total of the last 10 IBI values
	      int runningTotal = 0;                  // clear the runningTotal variable
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]

	      for (int i = 0; i < BUF_LENGTH - 1; i++) {          // shift data in the rate array
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	e012      	b.n	800152e <get_pulse+0x16a>
	        rate[i] = rate[i + 1];                // and drop the oldest IBI value
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3301      	adds	r3, #1
 800150c:	4a4d      	ldr	r2, [pc, #308]	@ (8001644 <get_pulse+0x280>)
 800150e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001512:	494c      	ldr	r1, [pc, #304]	@ (8001644 <get_pulse+0x280>)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	        runningTotal += rate[i];              // add up the 9 oldest IBI values
 800151a:	4a4a      	ldr	r2, [pc, #296]	@ (8001644 <get_pulse+0x280>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	4413      	add	r3, r2
 8001526:	60bb      	str	r3, [r7, #8]
	      for (int i = 0; i < BUF_LENGTH - 1; i++) {          // shift data in the rate array
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3301      	adds	r3, #1
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b08      	cmp	r3, #8
 8001532:	dde9      	ble.n	8001508 <get_pulse+0x144>
	      }

	      rate[BUF_LENGTH - 1] = IBI;                          // add the latest IBI to the rate array
 8001534:	4b3d      	ldr	r3, [pc, #244]	@ (800162c <get_pulse+0x268>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a42      	ldr	r2, [pc, #264]	@ (8001644 <get_pulse+0x280>)
 800153a:	6253      	str	r3, [r2, #36]	@ 0x24
	      runningTotal += rate[BUF_LENGTH - 1];                // add the latest IBI to runningTotal
 800153c:	4b41      	ldr	r3, [pc, #260]	@ (8001644 <get_pulse+0x280>)
 800153e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	4413      	add	r3, r2
 8001544:	60bb      	str	r3, [r7, #8]
	      runningTotal /= BUF_LENGTH;                     // average the last 10 IBI values
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	4a39      	ldr	r2, [pc, #228]	@ (8001630 <get_pulse+0x26c>)
 800154a:	fb82 1203 	smull	r1, r2, r2, r3
 800154e:	1092      	asrs	r2, r2, #2
 8001550:	17db      	asrs	r3, r3, #31
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	60bb      	str	r3, [r7, #8]
	      BPM = 60000 / runningTotal;             // how many beats can fit into a minute? that's BPM!
 8001556:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001560:	4a3a      	ldr	r2, [pc, #232]	@ (800164c <get_pulse+0x288>)
 8001562:	6013      	str	r3, [r2, #0]
	      //fadeLevel = MAX_FADE_LEVEL;             // If we're fading, re-light that LED.
	    }
	  }

	  if (signal < thresh && pulse) {  // when the values are going down, the beat is over
 8001564:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <get_pulse+0x260>)
 8001566:	ed93 7a00 	vldr	s14, [r3]
 800156a:	4b2f      	ldr	r3, [pc, #188]	@ (8001628 <get_pulse+0x264>)
 800156c:	edd3 7a00 	vldr	s15, [r3]
 8001570:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001578:	d528      	bpl.n	80015cc <get_pulse+0x208>
 800157a:	4b30      	ldr	r3, [pc, #192]	@ (800163c <get_pulse+0x278>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d024      	beq.n	80015cc <get_pulse+0x208>
	    pulse = false;                         // reset the Pulse flag so we can do it again
 8001582:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <get_pulse+0x278>)
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
	    amp = peak_amp - trough_amp;                           // get amplitude of the pulse wave
 8001588:	4b2b      	ldr	r3, [pc, #172]	@ (8001638 <get_pulse+0x274>)
 800158a:	ed93 7a00 	vldr	s14, [r3]
 800158e:	4b29      	ldr	r3, [pc, #164]	@ (8001634 <get_pulse+0x270>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001598:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <get_pulse+0x28c>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
	    thresh = amp / 2 + trough_amp;                  // set thresh at 50% of the amplitude
 800159e:	4b2c      	ldr	r3, [pc, #176]	@ (8001650 <get_pulse+0x28c>)
 80015a0:	edd3 7a00 	vldr	s15, [r3]
 80015a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015ac:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <get_pulse+0x270>)
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <get_pulse+0x264>)
 80015b8:	edc3 7a00 	vstr	s15, [r3]
	    peak_amp = thresh;                            // reset these for next time
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <get_pulse+0x264>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001638 <get_pulse+0x274>)
 80015c2:	6013      	str	r3, [r2, #0]
	    trough_amp = thresh;
 80015c4:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <get_pulse+0x264>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001634 <get_pulse+0x270>)
 80015ca:	6013      	str	r3, [r2, #0]
	  }

	  if (N > 2500) {                          // if 2.5 seconds go by without a beat
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80015d2:	4293      	cmp	r3, r2
 80015d4:	dd1e      	ble.n	8001614 <get_pulse+0x250>
	    thresh = THRESH_DEFAULT;                // set thresh default
 80015d6:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <get_pulse+0x264>)
 80015d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001654 <get_pulse+0x290>)
 80015da:	601a      	str	r2, [r3, #0]
	    peak_amp = THRESH_DEFAULT;                               // set P default
 80015dc:	4b16      	ldr	r3, [pc, #88]	@ (8001638 <get_pulse+0x274>)
 80015de:	4a1d      	ldr	r2, [pc, #116]	@ (8001654 <get_pulse+0x290>)
 80015e0:	601a      	str	r2, [r3, #0]
	    trough_amp = THRESH_DEFAULT;                               // set T default
 80015e2:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <get_pulse+0x270>)
 80015e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001654 <get_pulse+0x290>)
 80015e6:	601a      	str	r2, [r3, #0]
	    samples_since_last_beat = 0;          // bring the lastBeatTime up to date
 80015e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001620 <get_pulse+0x25c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
	    first_beat = true;                      // set these to avoid noise
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <get_pulse+0x284>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	701a      	strb	r2, [r3, #0]
	    second_beat = false;                    // when we get the heartbeat back
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <get_pulse+0x27c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
	    BPM = 0;
 80015fa:	4b14      	ldr	r3, [pc, #80]	@ (800164c <get_pulse+0x288>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
	    IBI = 600;                  // 600ms per beat = 100 Beats Per Minute (BPM)
 8001600:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <get_pulse+0x268>)
 8001602:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001606:	601a      	str	r2, [r3, #0]
	    pulse = false;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <get_pulse+0x278>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
	    amp = 100;                  // beat amplitude 1/10 of input range.
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <get_pulse+0x28c>)
 8001610:	4a11      	ldr	r2, [pc, #68]	@ (8001658 <get_pulse+0x294>)
 8001612:	601a      	str	r2, [r3, #0]

	  }
}
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000264 	.word	0x20000264
 8001624:	2000025c 	.word	0x2000025c
 8001628:	20000008 	.word	0x20000008
 800162c:	20000000 	.word	0x20000000
 8001630:	66666667 	.word	0x66666667
 8001634:	20000010 	.word	0x20000010
 8001638:	2000000c 	.word	0x2000000c
 800163c:	20000261 	.word	0x20000261
 8001640:	20000260 	.word	0x20000260
 8001644:	20000234 	.word	0x20000234
 8001648:	20000014 	.word	0x20000014
 800164c:	20000230 	.word	0x20000230
 8001650:	20000004 	.word	0x20000004
 8001654:	3fcccccd 	.word	0x3fcccccd
 8001658:	42c80000 	.word	0x42c80000

0800165c <get_BPM>:

int get_BPM(void) {
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return BPM;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <get_BPM+0x14>)
 8001662:	681b      	ldr	r3, [r3, #0]
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000230 	.word	0x20000230

08001674 <GPS_nmea_to_dec>:
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
            return;
    }
}

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001674:	b480      	push	{r7}
 8001676:	b087      	sub	sp, #28
 8001678:	af00      	add	r7, sp, #0
 800167a:	ed87 0a01 	vstr	s0, [r7, #4]
 800167e:	4603      	mov	r3, r0
 8001680:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001682:	ed97 7a01 	vldr	s14, [r7, #4]
 8001686:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001708 <GPS_nmea_to_dec+0x94>
 800168a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001692:	ee17 3a90 	vmov	r3, s15
 8001696:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	2264      	movs	r2, #100	@ 0x64
 800169c:	fb02 f303 	mul.w	r3, r2, r3
 80016a0:	ee07 3a90 	vmov	s15, r3
 80016a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80016ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b0:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 80016b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80016b8:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800170c <GPS_nmea_to_dec+0x98>
 80016bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c0:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ce:	ed97 7a02 	vldr	s14, [r7, #8]
 80016d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016d6:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 80016da:	78fb      	ldrb	r3, [r7, #3]
 80016dc:	2b53      	cmp	r3, #83	@ 0x53
 80016de:	d002      	beq.n	80016e6 <GPS_nmea_to_dec+0x72>
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	2b57      	cmp	r3, #87	@ 0x57
 80016e4:	d105      	bne.n	80016f2 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 80016e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80016ea:	eef1 7a67 	vneg.f32	s15, s15
 80016ee:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	ee07 3a90 	vmov	s15, r3
}
 80016f8:	eeb0 0a67 	vmov.f32	s0, s15
 80016fc:	371c      	adds	r7, #28
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	42c80000 	.word	0x42c80000
 800170c:	42700000 	.word	0x42700000

08001710 <updateGPS>:

updateGPS(){
 8001710:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001714:	b08e      	sub	sp, #56	@ 0x38
 8001716:	af00      	add	r7, sp, #0
	// imu_ctr = 1;
	  int counter = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	637b      	str	r3, [r7, #52]	@ 0x34
	  int counter2 = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	633b      	str	r3, [r7, #48]	@ 0x30
	  while(1){
		  HAL_StatusTypeDef ret = HAL_UART_Receive(&huart1, a, 1, 5000);
 8001720:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001724:	2201      	movs	r2, #1
 8001726:	4980      	ldr	r1, [pc, #512]	@ (8001928 <updateGPS+0x218>)
 8001728:	4880      	ldr	r0, [pc, #512]	@ (800192c <updateGPS+0x21c>)
 800172a:	f007 fb70 	bl	8008e0e <HAL_UART_Receive>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]
		  if (ret == HAL_TIMEOUT) {
 8001732:	7dfb      	ldrb	r3, [r7, #23]
 8001734:	2b03      	cmp	r3, #3
 8001736:	f000 81b6 	beq.w	8001aa6 <updateGPS+0x396>
			  break;
		  }
		  if(a[0] == '$'){
 800173a:	4b7b      	ldr	r3, [pc, #492]	@ (8001928 <updateGPS+0x218>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b24      	cmp	r3, #36	@ 0x24
 8001740:	f040 810d 	bne.w	800195e <updateGPS+0x24e>
			  gps_buf[gps_idx++] = a[0];
 8001744:	4b7a      	ldr	r3, [pc, #488]	@ (8001930 <updateGPS+0x220>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	b2d1      	uxtb	r1, r2
 800174c:	4a78      	ldr	r2, [pc, #480]	@ (8001930 <updateGPS+0x220>)
 800174e:	7011      	strb	r1, [r2, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b75      	ldr	r3, [pc, #468]	@ (8001928 <updateGPS+0x218>)
 8001754:	7819      	ldrb	r1, [r3, #0]
 8001756:	4b77      	ldr	r3, [pc, #476]	@ (8001934 <updateGPS+0x224>)
 8001758:	5499      	strb	r1, [r3, r2]
			  //printf("%c", a[0]);
			  while (a[0] != 10){
 800175a:	e011      	b.n	8001780 <updateGPS+0x70>
				  HAL_UART_Receive(&huart1, a, 1, 5000);
 800175c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001760:	2201      	movs	r2, #1
 8001762:	4971      	ldr	r1, [pc, #452]	@ (8001928 <updateGPS+0x218>)
 8001764:	4871      	ldr	r0, [pc, #452]	@ (800192c <updateGPS+0x21c>)
 8001766:	f007 fb52 	bl	8008e0e <HAL_UART_Receive>
				  gps_buf[gps_idx++] = a[0];
 800176a:	4b71      	ldr	r3, [pc, #452]	@ (8001930 <updateGPS+0x220>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	b2d1      	uxtb	r1, r2
 8001772:	4a6f      	ldr	r2, [pc, #444]	@ (8001930 <updateGPS+0x220>)
 8001774:	7011      	strb	r1, [r2, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	4b6b      	ldr	r3, [pc, #428]	@ (8001928 <updateGPS+0x218>)
 800177a:	7819      	ldrb	r1, [r3, #0]
 800177c:	4b6d      	ldr	r3, [pc, #436]	@ (8001934 <updateGPS+0x224>)
 800177e:	5499      	strb	r1, [r3, r2]
			  while (a[0] != 10){
 8001780:	4b69      	ldr	r3, [pc, #420]	@ (8001928 <updateGPS+0x218>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b0a      	cmp	r3, #10
 8001786:	d1e9      	bne.n	800175c <updateGPS+0x4c>
				  //printf("%c", a[0]);
			  }
			  for (int i = 0; i < 7; ++i){
 8001788:	2300      	movs	r3, #0
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800178c:	e00b      	b.n	80017a6 <updateGPS+0x96>
				  temp[i] = gps_buf[i];
 800178e:	4a69      	ldr	r2, [pc, #420]	@ (8001934 <updateGPS+0x224>)
 8001790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001792:	4413      	add	r3, r2
 8001794:	7819      	ldrb	r1, [r3, #0]
 8001796:	4a68      	ldr	r2, [pc, #416]	@ (8001938 <updateGPS+0x228>)
 8001798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800179a:	4413      	add	r3, r2
 800179c:	460a      	mov	r2, r1
 800179e:	701a      	strb	r2, [r3, #0]
			  for (int i = 0; i < 7; ++i){
 80017a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017a2:	3301      	adds	r3, #1
 80017a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017a8:	2b06      	cmp	r3, #6
 80017aa:	ddf0      	ble.n	800178e <updateGPS+0x7e>
			  }
			  temp[6] = '\0';
 80017ac:	4b62      	ldr	r3, [pc, #392]	@ (8001938 <updateGPS+0x228>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	719a      	strb	r2, [r3, #6]
			  for (int i = 0; i < 128; ++i){
 80017b2:	2300      	movs	r3, #0
 80017b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017b6:	e009      	b.n	80017cc <updateGPS+0xbc>
				  printf("%c", gps_buf[i]);////////
 80017b8:	4a5e      	ldr	r2, [pc, #376]	@ (8001934 <updateGPS+0x224>)
 80017ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017bc:	4413      	add	r3, r2
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f009 fddb 	bl	800b37c <putchar>
			  for (int i = 0; i < 128; ++i){
 80017c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c8:	3301      	adds	r3, #1
 80017ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80017d0:	ddf2      	ble.n	80017b8 <updateGPS+0xa8>
			  }


			  //printf("done\n");
			  counter++;
 80017d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017d4:	3301      	adds	r3, #1
 80017d6:	637b      	str	r3, [r7, #52]	@ 0x34
			  gps_idx = 0;
 80017d8:	4b55      	ldr	r3, [pc, #340]	@ (8001930 <updateGPS+0x220>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]


			  if (!strncmp((char*)temp, "$GPGGA", 6)){
 80017de:	2206      	movs	r2, #6
 80017e0:	4956      	ldr	r1, [pc, #344]	@ (800193c <updateGPS+0x22c>)
 80017e2:	4855      	ldr	r0, [pc, #340]	@ (8001938 <updateGPS+0x228>)
 80017e4:	f009 fe3d 	bl	800b462 <strncmp>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f040 8081 	bne.w	80018f2 <updateGPS+0x1e2>
				  char lat[9];
				  char lat_ns;
				  char lon[9];
				  char lon_ew;

				  for (int i = 18; i < 27; i++){
 80017f0:	2312      	movs	r3, #18
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017f4:	e00c      	b.n	8001810 <updateGPS+0x100>
					  lat[i-18] = gps_buf[i];
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	3b12      	subs	r3, #18
 80017fa:	494e      	ldr	r1, [pc, #312]	@ (8001934 <updateGPS+0x224>)
 80017fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017fe:	440a      	add	r2, r1
 8001800:	7812      	ldrb	r2, [r2, #0]
 8001802:	3338      	adds	r3, #56	@ 0x38
 8001804:	443b      	add	r3, r7
 8001806:	f803 2c2c 	strb.w	r2, [r3, #-44]
				  for (int i = 18; i < 27; i++){
 800180a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180c:	3301      	adds	r3, #1
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001812:	2b1a      	cmp	r3, #26
 8001814:	ddef      	ble.n	80017f6 <updateGPS+0xe6>

				  }
				  lat_ns = gps_buf[28];
 8001816:	4b47      	ldr	r3, [pc, #284]	@ (8001934 <updateGPS+0x224>)
 8001818:	7f1b      	ldrb	r3, [r3, #28]
 800181a:	75bb      	strb	r3, [r7, #22]
				  for (int i = 30; i < 40; i++){
 800181c:	231e      	movs	r3, #30
 800181e:	623b      	str	r3, [r7, #32]
 8001820:	e00c      	b.n	800183c <updateGPS+0x12c>
					  lon[i-30] = gps_buf[i];
 8001822:	6a3b      	ldr	r3, [r7, #32]
 8001824:	3b1e      	subs	r3, #30
 8001826:	4943      	ldr	r1, [pc, #268]	@ (8001934 <updateGPS+0x224>)
 8001828:	6a3a      	ldr	r2, [r7, #32]
 800182a:	440a      	add	r2, r1
 800182c:	7812      	ldrb	r2, [r2, #0]
 800182e:	3338      	adds	r3, #56	@ 0x38
 8001830:	443b      	add	r3, r7
 8001832:	f803 2c38 	strb.w	r2, [r3, #-56]
				  for (int i = 30; i < 40; i++){
 8001836:	6a3b      	ldr	r3, [r7, #32]
 8001838:	3301      	adds	r3, #1
 800183a:	623b      	str	r3, [r7, #32]
 800183c:	6a3b      	ldr	r3, [r7, #32]
 800183e:	2b27      	cmp	r3, #39	@ 0x27
 8001840:	ddef      	ble.n	8001822 <updateGPS+0x112>
				  }
				  lon_ew = gps_buf[41];
 8001842:	4b3c      	ldr	r3, [pc, #240]	@ (8001934 <updateGPS+0x224>)
 8001844:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001848:	757b      	strb	r3, [r7, #21]
				  for (int i = 0; i < 128; ++i){
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
 800184e:	e007      	b.n	8001860 <updateGPS+0x150>
					  gps_buf[i] = 0;
 8001850:	4a38      	ldr	r2, [pc, #224]	@ (8001934 <updateGPS+0x224>)
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	4413      	add	r3, r2
 8001856:	2200      	movs	r2, #0
 8001858:	701a      	strb	r2, [r3, #0]
				  for (int i = 0; i < 128; ++i){
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3301      	adds	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	2b7f      	cmp	r3, #127	@ 0x7f
 8001864:	ddf4      	ble.n	8001850 <updateGPS+0x140>
				  }
				  GPS2.dec_latitude = GPS_nmea_to_dec(strtof(lat, NULL), lat_ns)*(PI/180);
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f008 fde1 	bl	800a434 <strtof>
 8001872:	ee07 0a90 	vmov	s15, r0
 8001876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800187a:	7dbb      	ldrb	r3, [r7, #22]
 800187c:	4618      	mov	r0, r3
 800187e:	eeb0 0a67 	vmov.f32	s0, s15
 8001882:	f7ff fef7 	bl	8001674 <GPS_nmea_to_dec>
 8001886:	ee10 3a10 	vmov	r3, s0
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe5c 	bl	8000548 <__aeabi_f2d>
 8001890:	a323      	add	r3, pc, #140	@ (adr r3, 8001920 <updateGPS+0x210>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe feaf 	bl	80005f8 <__aeabi_dmul>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f9a1 	bl	8000be8 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a25      	ldr	r2, [pc, #148]	@ (8001940 <updateGPS+0x230>)
 80018aa:	6053      	str	r3, [r2, #4]
				  GPS2.dec_longitude = GPS_nmea_to_dec(strtof(lon, NULL), lon_ew)*(PI/180);
 80018ac:	463b      	mov	r3, r7
 80018ae:	2100      	movs	r1, #0
 80018b0:	4618      	mov	r0, r3
 80018b2:	f008 fdbf 	bl	800a434 <strtof>
 80018b6:	ee07 0a90 	vmov	s15, r0
 80018ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018be:	7d7b      	ldrb	r3, [r7, #21]
 80018c0:	4618      	mov	r0, r3
 80018c2:	eeb0 0a67 	vmov.f32	s0, s15
 80018c6:	f7ff fed5 	bl	8001674 <GPS_nmea_to_dec>
 80018ca:	ee10 3a10 	vmov	r3, s0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fe3a 	bl	8000548 <__aeabi_f2d>
 80018d4:	a312      	add	r3, pc, #72	@ (adr r3, 8001920 <updateGPS+0x210>)
 80018d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018da:	f7fe fe8d 	bl	80005f8 <__aeabi_dmul>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f7ff f97f 	bl	8000be8 <__aeabi_d2f>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4a14      	ldr	r2, [pc, #80]	@ (8001940 <updateGPS+0x230>)
 80018ee:	6013      	str	r3, [r2, #0]
 80018f0:	e011      	b.n	8001916 <updateGPS+0x206>

			  }
			  else if (!strncmp((char*)temp, "$GPRMC", 6)){
 80018f2:	2206      	movs	r2, #6
 80018f4:	4913      	ldr	r1, [pc, #76]	@ (8001944 <updateGPS+0x234>)
 80018f6:	4810      	ldr	r0, [pc, #64]	@ (8001938 <updateGPS+0x228>)
 80018f8:	f009 fdb3 	bl	800b462 <strncmp>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d109      	bne.n	8001916 <updateGPS+0x206>
				//sscanf((char*)gps_buf, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS2.utc_time, &GPS2.nmea_latitude, &GPS2.ns, &GPS2.nmea_longitude, &GPS2.ew, &GPS2.speed_k, &GPS2.course_d, &GPS2.date);
				  GPS2.speed_k++;
 8001902:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <updateGPS+0x230>)
 8001904:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001908:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800190c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001910:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <updateGPS+0x230>)
 8001912:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			  }
			  for (int i = 0; i < 128; ++i){
 8001916:	2300      	movs	r3, #0
 8001918:	61bb      	str	r3, [r7, #24]
 800191a:	e01d      	b.n	8001958 <updateGPS+0x248>
 800191c:	f3af 8000 	nop.w
 8001920:	a2529d39 	.word	0xa2529d39
 8001924:	3f91df46 	.word	0x3f91df46
 8001928:	20000268 	.word	0x20000268
 800192c:	200004c0 	.word	0x200004c0
 8001930:	200002f4 	.word	0x200002f4
 8001934:	20000274 	.word	0x20000274
 8001938:	20000370 	.word	0x20000370
 800193c:	0800f358 	.word	0x0800f358
 8001940:	200002f8 	.word	0x200002f8
 8001944:	0800f388 	.word	0x0800f388
				  gps_buf[i] = 0;
 8001948:	4a5d      	ldr	r2, [pc, #372]	@ (8001ac0 <updateGPS+0x3b0>)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	4413      	add	r3, r2
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
			  for (int i = 0; i < 128; ++i){
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	3301      	adds	r3, #1
 8001956:	61bb      	str	r3, [r7, #24]
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	2b7f      	cmp	r3, #127	@ 0x7f
 800195c:	ddf4      	ble.n	8001948 <updateGPS+0x238>
			  }
		  }

		  if(counter == 6){
 800195e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001960:	2b06      	cmp	r3, #6
 8001962:	f47f aedd 	bne.w	8001720 <updateGPS+0x10>
//				  printf("long: %f, longdec: %f\n\r", GPS2.nmea_latitude, GPS2.dec_longitude);
//				  printf("lat: %f, latdec: %f\n\r", GPS2.nmea_longitude, GPS2.dec_latitude);
//				  printf("speed: %f\n\r", GPS2.speed_k);
//				  printf("date: %f\n\r", GPS2.utc_time);

			  if(counter2 == 1){
 8001966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001968:	2b01      	cmp	r3, #1
 800196a:	f040 8096 	bne.w	8001a9a <updateGPS+0x38a>
				  x_cord = (double)(GPS2.dec_longitude - GPS2.dec_longitude_prev)*
 800196e:	4b55      	ldr	r3, [pc, #340]	@ (8001ac4 <updateGPS+0x3b4>)
 8001970:	ed93 7a00 	vldr	s14, [r3]
 8001974:	4b53      	ldr	r3, [pc, #332]	@ (8001ac4 <updateGPS+0x3b4>)
 8001976:	edd3 7a02 	vldr	s15, [r3, #8]
 800197a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800197e:	ee17 0a90 	vmov	r0, s15
 8001982:	f7fe fde1 	bl	8000548 <__aeabi_f2d>
 8001986:	4604      	mov	r4, r0
 8001988:	460d      	mov	r5, r1
						  (cos(((double)GPS2.dec_longitude+(double)GPS2.dec_longitude_prev)/2));
 800198a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ac4 <updateGPS+0x3b4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fdda 	bl	8000548 <__aeabi_f2d>
 8001994:	4680      	mov	r8, r0
 8001996:	4689      	mov	r9, r1
 8001998:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac4 <updateGPS+0x3b4>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fdd3 	bl	8000548 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4640      	mov	r0, r8
 80019a8:	4649      	mov	r1, r9
 80019aa:	f7fe fc6f 	bl	800028c <__adddf3>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	4610      	mov	r0, r2
 80019b4:	4619      	mov	r1, r3
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019be:	f7fe ff45 	bl	800084c <__aeabi_ddiv>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	ec43 2b17 	vmov	d7, r2, r3
 80019ca:	eeb0 0a47 	vmov.f32	s0, s14
 80019ce:	eef0 0a67 	vmov.f32	s1, s15
 80019d2:	f00c fb71 	bl	800e0b8 <cos>
 80019d6:	ec53 2b10 	vmov	r2, r3, d0
				  x_cord = (double)(GPS2.dec_longitude - GPS2.dec_longitude_prev)*
 80019da:	4620      	mov	r0, r4
 80019dc:	4629      	mov	r1, r5
 80019de:	f7fe fe0b 	bl	80005f8 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4938      	ldr	r1, [pc, #224]	@ (8001ac8 <updateGPS+0x3b8>)
 80019e8:	e9c1 2300 	strd	r2, r3, [r1]
				  y_cord = (double)(GPS2.dec_latitude - GPS2.dec_latitude_prev);
 80019ec:	4b35      	ldr	r3, [pc, #212]	@ (8001ac4 <updateGPS+0x3b4>)
 80019ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80019f2:	4b34      	ldr	r3, [pc, #208]	@ (8001ac4 <updateGPS+0x3b4>)
 80019f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80019f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fc:	ee17 0a90 	vmov	r0, s15
 8001a00:	f7fe fda2 	bl	8000548 <__aeabi_f2d>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4930      	ldr	r1, [pc, #192]	@ (8001acc <updateGPS+0x3bc>)
 8001a0a:	e9c1 2300 	strd	r2, r3, [r1]
				  p2p_dist = sqrt(x_cord*x_cord + y_cord*y_cord)*6371000;
 8001a0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac8 <updateGPS+0x3b8>)
 8001a10:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a14:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac8 <updateGPS+0x3b8>)
 8001a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1a:	f7fe fded 	bl	80005f8 <__aeabi_dmul>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4614      	mov	r4, r2
 8001a24:	461d      	mov	r5, r3
 8001a26:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <updateGPS+0x3bc>)
 8001a28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a2c:	4b27      	ldr	r3, [pc, #156]	@ (8001acc <updateGPS+0x3bc>)
 8001a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a32:	f7fe fde1 	bl	80005f8 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	4629      	mov	r1, r5
 8001a3e:	f7fe fc25 	bl	800028c <__adddf3>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	ec43 2b17 	vmov	d7, r2, r3
 8001a4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a4e:	eef0 0a67 	vmov.f32	s1, s15
 8001a52:	f00c fb05 	bl	800e060 <sqrt>
 8001a56:	ec51 0b10 	vmov	r0, r1, d0
 8001a5a:	a317      	add	r3, pc, #92	@ (adr r3, 8001ab8 <updateGPS+0x3a8>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fdca 	bl	80005f8 <__aeabi_dmul>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4919      	ldr	r1, [pc, #100]	@ (8001ad0 <updateGPS+0x3c0>)
 8001a6a:	e9c1 2300 	strd	r2, r3, [r1]
				  velocity = p2p_dist/5;// m/s, timer is set for 5 sec
 8001a6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <updateGPS+0x3c0>)
 8001a70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <updateGPS+0x3c4>)
 8001a7a:	f7fe fee7 	bl	800084c <__aeabi_ddiv>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4915      	ldr	r1, [pc, #84]	@ (8001ad8 <updateGPS+0x3c8>)
 8001a84:	e9c1 2300 	strd	r2, r3, [r1]
				  //printf("p2p: %f\nmeter/sec: %f\n\r", p2p_dist,velocity);
				  //printf("Minute Per Mile: %f\n\r", .08333/(p2p_dist/1609.3));
				  GPS2.dec_latitude_prev = GPS2.dec_latitude;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <updateGPS+0x3b4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac4 <updateGPS+0x3b4>)
 8001a8e:	60d3      	str	r3, [r2, #12]
				  GPS2.dec_longitude_prev = GPS2.dec_longitude;
 8001a90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac4 <updateGPS+0x3b4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac4 <updateGPS+0x3b4>)
 8001a96:	6093      	str	r3, [r2, #8]


				  break;
 8001a98:	e006      	b.n	8001aa8 <updateGPS+0x398>
			  }
			  counter2++;
 8001a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	633b      	str	r3, [r7, #48]	@ 0x30
			  counter = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34
	  while(1){
 8001aa4:	e63c      	b.n	8001720 <updateGPS+0x10>
			  break;
 8001aa6:	bf00      	nop


		  }
	  }
}
 8001aa8:	bf00      	nop
 8001aaa:	3738      	adds	r7, #56	@ 0x38
 8001aac:	46bd      	mov	sp, r7
 8001aae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ab2:	bf00      	nop
 8001ab4:	f3af 8000 	nop.w
 8001ab8:	00000000 	.word	0x00000000
 8001abc:	41584dae 	.word	0x41584dae
 8001ac0:	20000274 	.word	0x20000274
 8001ac4:	200002f8 	.word	0x200002f8
 8001ac8:	20000360 	.word	0x20000360
 8001acc:	20000368 	.word	0x20000368
 8001ad0:	20000358 	.word	0x20000358
 8001ad4:	40140000 	.word	0x40140000
 8001ad8:	20000378 	.word	0x20000378

08001adc <get_distance>:

double get_distance(){
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
	return p2p_dist;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <get_distance+0x20>)
 8001ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae6:	ec43 2b17 	vmov	d7, r2, r3
}
 8001aea:	eeb0 0a47 	vmov.f32	s0, s14
 8001aee:	eef0 0a67 	vmov.f32	s1, s15
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000358 	.word	0x20000358

08001b00 <get_velocity>:

double get_velocity(){
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
	return velocity;
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <get_velocity+0x20>)
 8001b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b12:	eef0 0a67 	vmov.f32	s1, s15
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000378 	.word	0x20000378

08001b24 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6858      	ldr	r0, [r3, #4]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	8adb      	ldrh	r3, [r3, #22]
 8001b46:	2200      	movs	r2, #0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f003 f837 	bl	8004bbc <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6818      	ldr	r0, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	1cf9      	adds	r1, r7, #3
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f005 f842 	bl	8006be2 <HAL_SPI_Transmit>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6818      	ldr	r0, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f107 010f 	add.w	r1, r7, #15
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f005 f9ac 	bl	8006ecc <HAL_SPI_Receive>
 8001b74:	4603      	mov	r3, r0
 8001b76:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6858      	ldr	r0, [r3, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	8adb      	ldrh	r3, [r3, #22]
 8001b80:	2201      	movs	r2, #1
 8001b82:	4619      	mov	r1, r3
 8001b84:	f003 f81a 	bl	8004bbc <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	70fb      	strb	r3, [r7, #3]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8001ba2:	78fb      	ldrb	r3, [r7, #3]
 8001ba4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ba8:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8001baa:	78bb      	ldrb	r3, [r7, #2]
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	b21a      	sxth	r2, r3
 8001bb0:	78fb      	ldrb	r3, [r7, #3]
 8001bb2:	b21b      	sxth	r3, r3
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	b21b      	sxth	r3, r3
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6858      	ldr	r0, [r3, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	8adb      	ldrh	r3, [r3, #22]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f002 fff8 	bl	8004bbc <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f107 010a 	add.w	r1, r7, #10
 8001bd8:	2202      	movs	r2, #2
 8001bda:	f005 f802 	bl	8006be2 <HAL_SPI_Transmit>
 8001bde:	4603      	mov	r3, r0
 8001be0:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6858      	ldr	r0, [r3, #4]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	8adb      	ldrh	r3, [r3, #22]
 8001bea:	2201      	movs	r2, #1
 8001bec:	4619      	mov	r1, r3
 8001bee:	f002 ffe5 	bl	8004bbc <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b088      	sub	sp, #32
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	4611      	mov	r1, r2
 8001c06:	461a      	mov	r2, r3
 8001c08:	460b      	mov	r3, r1
 8001c0a:	71fb      	strb	r3, [r7, #7]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8001c10:	2380      	movs	r3, #128	@ 0x80
 8001c12:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6858      	ldr	r0, [r3, #4]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8adb      	ldrh	r3, [r3, #22]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	4619      	mov	r1, r3
 8001c20:	f002 ffcc 	bl	8004bbc <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6818      	ldr	r0, [r3, #0]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f107 0117 	add.w	r1, r7, #23
 8001c30:	2201      	movs	r2, #1
 8001c32:	f004 ffd6 	bl	8006be2 <HAL_SPI_Transmit>
 8001c36:	4603      	mov	r3, r0
 8001c38:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8001c3a:	79bb      	ldrb	r3, [r7, #6]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d108      	bne.n	8001c52 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	79fa      	ldrb	r2, [r7, #7]
 8001c46:	b292      	uxth	r2, r2
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f005 fc98 	bl	8007580 <HAL_SPI_Transmit_DMA>
 8001c50:	e012      	b.n	8001c78 <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6818      	ldr	r0, [r3, #0]
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	b29a      	uxth	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	68b9      	ldr	r1, [r7, #8]
 8001c60:	f004 ffbf 	bl	8006be2 <HAL_SPI_Transmit>
 8001c64:	4603      	mov	r3, r0
 8001c66:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6858      	ldr	r0, [r3, #4]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	8adb      	ldrh	r3, [r3, #22]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4619      	mov	r1, r3
 8001c74:	f002 ffa2 	bl	8004bbc <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8001c78:	3720      	adds	r7, #32
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8001c8a:	78fb      	ldrb	r3, [r7, #3]
 8001c8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	2101      	movs	r1, #1
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ff7b 	bl	8001b92 <write_register>
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	2b2c      	cmp	r3, #44	@ 0x2c
 8001cb4:	d801      	bhi.n	8001cba <set_OCP+0x16>
    imax = 45;
 8001cb6:	232d      	movs	r3, #45	@ 0x2d
 8001cb8:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8001cba:	78fb      	ldrb	r3, [r7, #3]
 8001cbc:	2bf0      	cmp	r3, #240	@ 0xf0
 8001cbe:	d901      	bls.n	8001cc4 <set_OCP+0x20>
    imax = 240;
 8001cc0:	23f0      	movs	r3, #240	@ 0xf0
 8001cc2:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8001cc4:	78fb      	ldrb	r3, [r7, #3]
 8001cc6:	2b81      	cmp	r3, #129	@ 0x81
 8001cc8:	d809      	bhi.n	8001cde <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	3b2d      	subs	r3, #45	@ 0x2d
 8001cce:	4a0f      	ldr	r2, [pc, #60]	@ (8001d0c <set_OCP+0x68>)
 8001cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd4:	1052      	asrs	r2, r2, #1
 8001cd6:	17db      	asrs	r3, r3, #31
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	73fb      	strb	r3, [r7, #15]
 8001cdc:	e008      	b.n	8001cf0 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8001cde:	78fb      	ldrb	r3, [r7, #3]
 8001ce0:	331e      	adds	r3, #30
 8001ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d0c <set_OCP+0x68>)
 8001ce4:	fb82 1203 	smull	r1, r2, r2, r3
 8001ce8:	1092      	asrs	r2, r2, #2
 8001cea:	17db      	asrs	r3, r3, #31
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8001cf0:	7bfb      	ldrb	r3, [r7, #15]
 8001cf2:	f043 0320 	orr.w	r3, r3, #32
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	210b      	movs	r1, #11
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff ff48 	bl	8001b92 <write_register>
}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	66666667 	.word	0x66666667

08001d10 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8001d18:	211d      	movs	r1, #29
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ff02 	bl	8001b24 <read_register>
 8001d20:	4603      	mov	r3, r0
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	461c      	mov	r4, r3
 8001d2c:	4615      	mov	r5, r2
 8001d2e:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8001d32:	211e      	movs	r1, #30
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff fef5 	bl	8001b24 <read_register>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8001d40:	2304      	movs	r3, #4
 8001d42:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	2b0a      	cmp	r3, #10
 8001d48:	d908      	bls.n	8001d5c <set_low_data_rate_optimization+0x4c>
 8001d4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d4e:	1fd1      	subs	r1, r2, #7
 8001d50:	430b      	orrs	r3, r1
 8001d52:	d103      	bne.n	8001d5c <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8001d54:	7ffb      	ldrb	r3, [r7, #31]
 8001d56:	f043 0308 	orr.w	r3, r3, #8
 8001d5a:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8001d5c:	7ffb      	ldrb	r3, [r7, #31]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	2126      	movs	r1, #38	@ 0x26
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ff15 	bl	8001b92 <write_register>
}
 8001d68:	bf00      	nop
 8001d6a:	3720      	adds	r7, #32
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bdb0      	pop	{r4, r5, r7, pc}

08001d70 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8001d78:	2100      	movs	r1, #0
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff ff7f 	bl	8001c7e <set_mode>
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8001d90:	2101      	movs	r1, #1
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ff73 	bl	8001c7e <set_mode>
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8001da8:	211d      	movs	r1, #29
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff feba 	bl	8001b24 <read_register>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	211d      	movs	r1, #29
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7ff fee5 	bl	8001b92 <write_register>
}
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10e      	bne.n	8001e02 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 8001de4:	78fb      	ldrb	r3, [r7, #3]
 8001de6:	2b0f      	cmp	r3, #15
 8001de8:	d901      	bls.n	8001dee <lora_set_tx_power+0x1e>
      level = 15;
 8001dea:	230f      	movs	r3, #15
 8001dec:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 8001dee:	78fb      	ldrb	r3, [r7, #3]
 8001df0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	461a      	mov	r2, r3
 8001df8:	2109      	movs	r1, #9
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff fec9 	bl	8001b92 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 8001e00:	e02e      	b.n	8001e60 <lora_set_tx_power+0x90>
    if (level > 20) {
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	2b14      	cmp	r3, #20
 8001e06:	d901      	bls.n	8001e0c <lora_set_tx_power+0x3c>
      level = 20;
 8001e08:	2314      	movs	r3, #20
 8001e0a:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 8001e0c:	78fb      	ldrb	r3, [r7, #3]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d801      	bhi.n	8001e16 <lora_set_tx_power+0x46>
      level = 2;
 8001e12:	2302      	movs	r3, #2
 8001e14:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 8001e16:	78fb      	ldrb	r3, [r7, #3]
 8001e18:	2b11      	cmp	r3, #17
 8001e1a:	d90c      	bls.n	8001e36 <lora_set_tx_power+0x66>
      level -= 3;
 8001e1c:	78fb      	ldrb	r3, [r7, #3]
 8001e1e:	3b03      	subs	r3, #3
 8001e20:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 8001e22:	2287      	movs	r2, #135	@ 0x87
 8001e24:	214d      	movs	r1, #77	@ 0x4d
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff feb3 	bl	8001b92 <write_register>
      set_OCP(lora, 140);
 8001e2c:	218c      	movs	r1, #140	@ 0x8c
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff ff38 	bl	8001ca4 <set_OCP>
 8001e34:	e008      	b.n	8001e48 <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 8001e36:	2284      	movs	r2, #132	@ 0x84
 8001e38:	214d      	movs	r1, #77	@ 0x4d
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff fea9 	bl	8001b92 <write_register>
      set_OCP(lora, 97);
 8001e40:	2161      	movs	r1, #97	@ 0x61
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff ff2e 	bl	8001ca4 <set_OCP>
    level -= 2;
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	3b02      	subs	r3, #2
 8001e4c:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8001e4e:	78fb      	ldrb	r3, [r7, #3]
 8001e50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	461a      	mov	r2, r3
 8001e58:	2109      	movs	r1, #9
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fe99 	bl	8001b92 <write_register>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8001e74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e78:	f04f 0000 	mov.w	r0, #0
 8001e7c:	f04f 0100 	mov.w	r1, #0
 8001e80:	04d9      	lsls	r1, r3, #19
 8001e82:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8001e86:	04d0      	lsls	r0, r2, #19
 8001e88:	4a19      	ldr	r2, [pc, #100]	@ (8001ef0 <lora_set_frequency+0x88>)
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	f7fe fefb 	bl	8000c88 <__aeabi_uldivmod>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 8001e9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	f04f 0300 	mov.w	r3, #0
 8001ea6:	0c02      	lsrs	r2, r0, #16
 8001ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001eac:	0c0b      	lsrs	r3, r1, #16
 8001eae:	b2d3      	uxtb	r3, r2
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	2106      	movs	r1, #6
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f7ff fe6c 	bl	8001b92 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 8001eba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	0a02      	lsrs	r2, r0, #8
 8001ec8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001ecc:	0a0b      	lsrs	r3, r1, #8
 8001ece:	b2d3      	uxtb	r3, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2107      	movs	r1, #7
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f7ff fe5c 	bl	8001b92 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 8001eda:	7c3b      	ldrb	r3, [r7, #16]
 8001edc:	461a      	mov	r2, r3
 8001ede:	2108      	movs	r1, #8
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f7ff fe56 	bl	8001b92 <write_register>
}
 8001ee6:	bf00      	nop
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	01e84800 	.word	0x01e84800

08001ef4 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 8001f00:	78fb      	ldrb	r3, [r7, #3]
 8001f02:	2b05      	cmp	r3, #5
 8001f04:	d802      	bhi.n	8001f0c <lora_set_spreading_factor+0x18>
    sf = 6;
 8001f06:	2306      	movs	r3, #6
 8001f08:	70fb      	strb	r3, [r7, #3]
 8001f0a:	e004      	b.n	8001f16 <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	2b0c      	cmp	r3, #12
 8001f10:	d901      	bls.n	8001f16 <lora_set_spreading_factor+0x22>
    sf = 12;
 8001f12:	230c      	movs	r3, #12
 8001f14:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 8001f16:	78fb      	ldrb	r3, [r7, #3]
 8001f18:	2b06      	cmp	r3, #6
 8001f1a:	d10a      	bne.n	8001f32 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 8001f1c:	22c5      	movs	r2, #197	@ 0xc5
 8001f1e:	2131      	movs	r1, #49	@ 0x31
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff fe36 	bl	8001b92 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 8001f26:	220c      	movs	r2, #12
 8001f28:	2137      	movs	r1, #55	@ 0x37
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fe31 	bl	8001b92 <write_register>
 8001f30:	e009      	b.n	8001f46 <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8001f32:	22c3      	movs	r2, #195	@ 0xc3
 8001f34:	2131      	movs	r1, #49	@ 0x31
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff fe2b 	bl	8001b92 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8001f3c:	220a      	movs	r2, #10
 8001f3e:	2137      	movs	r1, #55	@ 0x37
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff fe26 	bl	8001b92 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8001f46:	211e      	movs	r1, #30
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff fdeb 	bl	8001b24 <read_register>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8001f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f56:	f003 030f 	and.w	r3, r3, #15
 8001f5a:	b25a      	sxtb	r2, r3
 8001f5c:	78fb      	ldrb	r3, [r7, #3]
 8001f5e:	011b      	lsls	r3, r3, #4
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	211e      	movs	r1, #30
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff fe0f 	bl	8001b92 <write_register>

  set_low_data_rate_optimization(lora);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff fecb 	bl	8001d10 <set_low_data_rate_optimization>
}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	0a1b      	lsrs	r3, r3, #8
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	461a      	mov	r2, r3
 8001f98:	2120      	movs	r1, #32
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff fdf9 	bl	8001b92 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8001fa0:	887b      	ldrh	r3, [r7, #2]
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	461a      	mov	r2, r3
 8001fac:	2121      	movs	r1, #33	@ 0x21
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff fdef 	bl	8001b92 <write_register>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8001fc4:	2142      	movs	r1, #66	@ 0x42
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7ff fdac 	bl	8001b24 <read_register>
 8001fcc:	4603      	mov	r3, r0
  // TODO: uncomment above line and comment out below
//  return read_register(lora, 0x25);
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 8001fde:	2101      	movs	r1, #1
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff fd9f 	bl	8001b24 <read_register>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	2b03      	cmp	r3, #3
 8001ff2:	d101      	bne.n	8001ff8 <lora_is_transmitting+0x22>
 8001ff4:	2305      	movs	r3, #5
 8001ff6:	e000      	b.n	8001ffa <lora_is_transmitting+0x24>
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	4611      	mov	r1, r2
 800200e:	461a      	mov	r2, r3
 8002010:	460b      	mov	r3, r1
 8002012:	71fb      	strb	r3, [r7, #7]
 8002014:	4613      	mov	r3, r2
 8002016:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f7ff ffdc 	bl	8001fd6 <lora_is_transmitting>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <lora_send_packet_base+0x26>
    return LORA_BUSY;
 8002024:	2305      	movs	r3, #5
 8002026:	e02a      	b.n	800207e <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 8002028:	2101      	movs	r1, #1
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f7ff fe27 	bl	8001c7e <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 f83a 	bl	80020aa <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	7d1b      	ldrb	r3, [r3, #20]
 800203a:	461a      	mov	r2, r3
 800203c:	210d      	movs	r1, #13
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f7ff fda7 	bl	8001b92 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	7d1b      	ldrb	r3, [r3, #20]
 8002048:	461a      	mov	r2, r3
 800204a:	210e      	movs	r1, #14
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f7ff fda0 	bl	8001b92 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	461a      	mov	r2, r3
 8002056:	2122      	movs	r1, #34	@ 0x22
 8002058:	68f8      	ldr	r0, [r7, #12]
 800205a:	f7ff fd9a 	bl	8001b92 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 800205e:	79bb      	ldrb	r3, [r7, #6]
 8002060:	79fa      	ldrb	r2, [r7, #7]
 8002062:	68b9      	ldr	r1, [r7, #8]
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7ff fdc8 	bl	8001bfa <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800206a:	79bb      	ldrb	r3, [r7, #6]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d101      	bne.n	8002074 <lora_send_packet_base+0x72>
    return LORA_OK;
 8002070:	2300      	movs	r3, #0
 8002072:	e004      	b.n	800207e <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8002074:	2103      	movs	r1, #3
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f7ff fe01 	bl	8001c7e <set_mode>
  return LORA_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b084      	sub	sp, #16
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	4613      	mov	r3, r2
 8002092:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8002094:	79fa      	ldrb	r2, [r7, #7]
 8002096:	2302      	movs	r3, #2
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f7ff ffb1 	bl	8002002 <lora_send_packet_base>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 80020b2:	2208      	movs	r2, #8
 80020b4:	2112      	movs	r1, #18
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7ff fd6b 	bl	8001b92 <write_register>
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	887a      	ldrh	r2, [r7, #2]
 80020e2:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 80020e4:	6a3a      	ldr	r2, [r7, #32]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2201      	movs	r2, #1
 80020ee:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002102:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f7ff ff59 	bl	8001fbc <lora_version>
 800210a:	4603      	mov	r3, r0
 800210c:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 800210e:	7dfb      	ldrb	r3, [r7, #23]
 8002110:	2b12      	cmp	r3, #18
 8002112:	d001      	beq.n	8002118 <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 8002114:	2304      	movs	r3, #4
 8002116:	e031      	b.n	800217c <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f7ff fe29 	bl	8001d70 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f7ff fe26 	bl	8001d70 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 8002124:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f7ff fe9d 	bl	8001e68 <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 800212e:	2107      	movs	r1, #7
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f7ff fedf 	bl	8001ef4 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 8002136:	210a      	movs	r1, #10
 8002138:	68f8      	ldr	r0, [r7, #12]
 800213a:	f7ff ff22 	bl	8001f82 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f7ff fe2e 	bl	8001da0 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8002144:	210c      	movs	r1, #12
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f7ff fcec 	bl	8001b24 <read_register>
 800214c:	4603      	mov	r3, r0
 800214e:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8002150:	7dbb      	ldrb	r3, [r7, #22]
 8002152:	f043 0303 	orr.w	r3, r3, #3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	210c      	movs	r1, #12
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f7ff fd18 	bl	8001b92 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8002162:	2204      	movs	r2, #4
 8002164:	2126      	movs	r1, #38	@ 0x26
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f7ff fd13 	bl	8001b92 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 800216c:	2111      	movs	r1, #17
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f7ff fe2e 	bl	8001dd0 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	f7ff fe07 	bl	8001d88 <lora_mode_standby>

  return LORA_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	0000      	movs	r0, r0
	...

08002188 <lora_infINIT>:
/* USER CODE BEGIN 0 */

/* lora initiation helper, executes up to 100 times */
// AHHHH, why recursion??
// Stack frames, but idk if that matters...
uint8_t lora_infINIT(int init_ctr) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af02      	add	r7, sp, #8
 800218e:	6078      	str	r0, [r7, #4]
	if (init_ctr < 100) {
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b63      	cmp	r3, #99	@ 0x63
 8002194:	dc18      	bgt.n	80021c8 <lora_infINIT+0x40>
		uint8_t res = lora_init(&lora, &hspi1, GPIOB, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
 8002196:	a313      	add	r3, pc, #76	@ (adr r3, 80021e4 <lora_infINIT+0x5c>)
 8002198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219c:	e9cd 2300 	strd	r2, r3, [sp]
 80021a0:	2301      	movs	r3, #1
 80021a2:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <lora_infINIT+0x50>)
 80021a4:	490d      	ldr	r1, [pc, #52]	@ (80021dc <lora_infINIT+0x54>)
 80021a6:	480e      	ldr	r0, [pc, #56]	@ (80021e0 <lora_infINIT+0x58>)
 80021a8:	f7ff ff8c 	bl	80020c4 <lora_init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	73fb      	strb	r3, [r7, #15]
		if (res != LORA_OK) {
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d006      	beq.n	80021c4 <lora_infINIT+0x3c>
			// Initialization failed
			// retry lol
			return lora_infINIT(init_ctr + 1);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3301      	adds	r3, #1
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff ffe4 	bl	8002188 <lora_infINIT>
 80021c0:	4603      	mov	r3, r0
 80021c2:	e002      	b.n	80021ca <lora_infINIT+0x42>
	  	} else {
	  		return LORA_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <lora_infINIT+0x42>
	  	}
	} else {
		return LORA_ERROR;
 80021c8:	2304      	movs	r3, #4
	}
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	f3af 8000 	nop.w
 80021d8:	48000400 	.word	0x48000400
 80021dc:	20000548 	.word	0x20000548
 80021e0:	20000690 	.word	0x20000690
 80021e4:	36e55840 	.word	0x36e55840
 80021e8:	00000000 	.word	0x00000000

080021ec <IMUcallback>:

/* called @ 200Hz, updates step count based on IMU data */
inline void IMUcallback(void) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
	vec_t acc_vec, gravity_vec;
	lin_acc_vec(&hi2c3, &acc_vec.x);
 80021f2:	f107 030c 	add.w	r3, r7, #12
 80021f6:	4619      	mov	r1, r3
 80021f8:	4812      	ldr	r0, [pc, #72]	@ (8002244 <IMUcallback+0x58>)
 80021fa:	f7fe ffe3 	bl	80011c4 <lin_acc_vec>
	grav_vec(&hi2c3, &gravity_vec.x);
 80021fe:	463b      	mov	r3, r7
 8002200:	4619      	mov	r1, r3
 8002202:	4810      	ldr	r0, [pc, #64]	@ (8002244 <IMUcallback+0x58>)
 8002204:	f7ff f85a 	bl	80012bc <grav_vec>
	input_step_data(gravity_vec, acc_vec);
 8002208:	ed97 5a03 	vldr	s10, [r7, #12]
 800220c:	edd7 5a04 	vldr	s11, [r7, #16]
 8002210:	ed97 6a05 	vldr	s12, [r7, #20]
 8002214:	edd7 6a00 	vldr	s13, [r7]
 8002218:	ed97 7a01 	vldr	s14, [r7, #4]
 800221c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002220:	eef0 1a45 	vmov.f32	s3, s10
 8002224:	eeb0 2a65 	vmov.f32	s4, s11
 8002228:	eef0 2a46 	vmov.f32	s5, s12
 800222c:	eeb0 0a66 	vmov.f32	s0, s13
 8002230:	eef0 0a47 	vmov.f32	s1, s14
 8002234:	eeb0 1a67 	vmov.f32	s2, s15
 8002238:	f000 fb86 	bl	8002948 <input_step_data>
	//input_acc(gravity_vec, acc_vec);
	// do somethign to add to speed vec or acc vec idk
}
 800223c:	bf00      	nop
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	200003e4 	.word	0x200003e4

08002248 <loraCallback>:
	}

}

/* loraCallback(): called after gps is read (5s period) to send relevant data */
inline void loraCallback(void) {
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	// possibly send 5 seconds late
	// before next* gps poll in order
	// to send at a precise times
	// --> 5 second delay should not have large effect

	lora_data.speed = get_velocity();	// speed from gps file
 800224c:	f7ff fc58 	bl	8001b00 <get_velocity>
 8002250:	ec53 2b10 	vmov	r2, r3, d0
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fcc6 	bl	8000be8 <__aeabi_d2f>
 800225c:	4603      	mov	r3, r0
 800225e:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <loraCallback+0x54>)
 8002260:	6013      	str	r3, [r2, #0]
	lora_data.distance = get_distance();	// distance from gps file
 8002262:	f7ff fc3b 	bl	8001adc <get_distance>
 8002266:	ec53 2b10 	vmov	r2, r3, d0
 800226a:	4610      	mov	r0, r2
 800226c:	4619      	mov	r1, r3
 800226e:	f7fe fcbb 	bl	8000be8 <__aeabi_d2f>
 8002272:	4603      	mov	r3, r0
 8002274:	4a09      	ldr	r2, [pc, #36]	@ (800229c <loraCallback+0x54>)
 8002276:	6053      	str	r3, [r2, #4]
	lora_data.heart_rate = get_BPM();	// bpm from pulse sensor file
 8002278:	f7ff f9f0 	bl	800165c <get_BPM>
 800227c:	4603      	mov	r3, r0
 800227e:	4a07      	ldr	r2, [pc, #28]	@ (800229c <loraCallback+0x54>)
 8002280:	6093      	str	r3, [r2, #8]
	lora_data.steps = get_step_count();	// step count from steps file
 8002282:	f000 fcbf 	bl	8002c04 <get_step_count>
 8002286:	4603      	mov	r3, r0
 8002288:	4a04      	ldr	r2, [pc, #16]	@ (800229c <loraCallback+0x54>)
 800228a:	60d3      	str	r3, [r2, #12]
//	lora_data.speed++;	// speed from gps file
//	lora_data.distance++;	// distance from gps file
//	lora_data.heart_rate++;	// bpm from pulse sensor file
//	lora_data.steps++;	// step count from steps file
	lora_send_packet(&lora, (uint8_t*)&lora_data, sizeof(lora_data));
 800228c:	2210      	movs	r2, #16
 800228e:	4903      	ldr	r1, [pc, #12]	@ (800229c <loraCallback+0x54>)
 8002290:	4803      	ldr	r0, [pc, #12]	@ (80022a0 <loraCallback+0x58>)
 8002292:	f7ff fef8 	bl	8002086 <lora_send_packet>
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200006ac 	.word	0x200006ac
 80022a0:	20000690 	.word	0x20000690

080022a4 <HAL_TIM_PeriodElapsedCallback>:

/* timer checker */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a09      	ldr	r2, [pc, #36]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d104      	bne.n	80022be <HAL_TIM_PeriodElapsedCallback+0x1a>
		IMUcallback();
 80022b4:	f7ff ff9a 	bl	80021ec <IMUcallback>
		updatePulseSensor();
 80022b8:	f7ff f84a 	bl	8001350 <updatePulseSensor>
	} else if (htim == &htim7) {
		/* timer controlling GPS and LoRa data */
		gps_flag = 1;
		//vibratorCallback();
	}
}
 80022bc:	e006      	b.n	80022cc <HAL_TIM_PeriodElapsedCallback+0x28>
	} else if (htim == &htim7) {
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a05      	ldr	r2, [pc, #20]	@ (80022d8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d102      	bne.n	80022cc <HAL_TIM_PeriodElapsedCallback+0x28>
		gps_flag = 1;
 80022c6:	4b05      	ldr	r3, [pc, #20]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	200005f8 	.word	0x200005f8
 80022d8:	20000644 	.word	0x20000644
 80022dc:	200006a8 	.word	0x200006a8

080022e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022e6:	f001 f876 	bl	80033d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022ea:	f000 f83f 	bl	800236c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022ee:	f000 fabd 	bl	800286c <MX_GPIO_Init>
  MX_TIM6_Init();
 80022f2:	f000 fa4d 	bl	8002790 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80022f6:	f000 f94d 	bl	8002594 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80022fa:	f000 f87d 	bl	80023f8 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80022fe:	f000 f91d 	bl	800253c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002302:	f000 f977 	bl	80025f4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8002306:	f000 f9b3 	bl	8002670 <MX_TIM1_Init>
  MX_TIM7_Init();
 800230a:	f000 fa77 	bl	80027fc <MX_TIM7_Init>
  MX_I2C3_Init();
 800230e:	f000 f8d7 	bl	80024c0 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  initPulseSensor(&hadc1);
 8002312:	4810      	ldr	r0, [pc, #64]	@ (8002354 <main+0x74>)
 8002314:	f7ff f80c 	bl	8001330 <initPulseSensor>
  init_IMU(&hi2c3);
 8002318:	480f      	ldr	r0, [pc, #60]	@ (8002358 <main+0x78>)
 800231a:	f7fe fe9d 	bl	8001058 <init_IMU>
  uint8_t res = lora_infINIT(0);
 800231e:	2000      	movs	r0, #0
 8002320:	f7ff ff32 	bl	8002188 <lora_infINIT>
 8002324:	4603      	mov	r3, r0
 8002326:	71fb      	strb	r3, [r7, #7]
  if (res != LORA_OK) {
	  // restart whole system idk
  }

  // start your engines!
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002328:	2100      	movs	r1, #0
 800232a:	480c      	ldr	r0, [pc, #48]	@ (800235c <main+0x7c>)
 800232c:	f005 fd78 	bl	8007e20 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8002330:	480b      	ldr	r0, [pc, #44]	@ (8002360 <main+0x80>)
 8002332:	f005 fcc9 	bl	8007cc8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8002336:	480b      	ldr	r0, [pc, #44]	@ (8002364 <main+0x84>)
 8002338:	f005 fcc6 	bl	8007cc8 <HAL_TIM_Base_Start_IT>

  while (1)
  {

	  /* GPS Polling */
	  if (gps_flag) {
 800233c:	4b0a      	ldr	r3, [pc, #40]	@ (8002368 <main+0x88>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0fb      	beq.n	800233c <main+0x5c>
		  updateGPS();
 8002344:	f7ff f9e4 	bl	8001710 <updateGPS>
		  gps_flag = 0;
 8002348:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <main+0x88>)
 800234a:	2200      	movs	r2, #0
 800234c:	701a      	strb	r2, [r3, #0]
		  loraCallback(); // transmit lora data after GPS bottleneck finishes
 800234e:	f7ff ff7b 	bl	8002248 <loraCallback>
	  if (gps_flag) {
 8002352:	e7f3      	b.n	800233c <main+0x5c>
 8002354:	20000380 	.word	0x20000380
 8002358:	200003e4 	.word	0x200003e4
 800235c:	200005ac 	.word	0x200005ac
 8002360:	200005f8 	.word	0x200005f8
 8002364:	20000644 	.word	0x20000644
 8002368:	200006a8 	.word	0x200006a8

0800236c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b096      	sub	sp, #88	@ 0x58
 8002370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002372:	f107 0314 	add.w	r3, r7, #20
 8002376:	2244      	movs	r2, #68	@ 0x44
 8002378:	2100      	movs	r1, #0
 800237a:	4618      	mov	r0, r3
 800237c:	f009 f869 	bl	800b452 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002380:	463b      	mov	r3, r7
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
 800238c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800238e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002392:	f003 fa0d 	bl	80057b0 <HAL_PWREx_ControlVoltageScaling>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800239c:	f000 facc 	bl	8002938 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80023a0:	2310      	movs	r3, #16
 80023a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80023a4:	2301      	movs	r3, #1
 80023a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80023ac:	2360      	movs	r3, #96	@ 0x60
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4618      	mov	r0, r3
 80023ba:	f003 fa4f 	bl	800585c <HAL_RCC_OscConfig>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80023c4:	f000 fab8 	bl	8002938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023c8:	230f      	movs	r3, #15
 80023ca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80023cc:	2300      	movs	r3, #0
 80023ce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023dc:	463b      	mov	r3, r7
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f003 fe4f 	bl	8006084 <HAL_RCC_ClockConfig>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80023ec:	f000 faa4 	bl	8002938 <Error_Handler>
  }
}
 80023f0:	bf00      	nop
 80023f2:	3758      	adds	r7, #88	@ 0x58
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023fe:	463b      	mov	r3, r7
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
 800240c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800240e:	4b29      	ldr	r3, [pc, #164]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002410:	4a29      	ldr	r2, [pc, #164]	@ (80024b8 <MX_ADC1_Init+0xc0>)
 8002412:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002414:	4b27      	ldr	r3, [pc, #156]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002416:	2200      	movs	r2, #0
 8002418:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800241a:	4b26      	ldr	r3, [pc, #152]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800241c:	2200      	movs	r2, #0
 800241e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002420:	4b24      	ldr	r3, [pc, #144]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002422:	2200      	movs	r2, #0
 8002424:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002426:	4b23      	ldr	r3, [pc, #140]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800242c:	4b21      	ldr	r3, [pc, #132]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800242e:	2204      	movs	r2, #4
 8002430:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002432:	4b20      	ldr	r3, [pc, #128]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002434:	2200      	movs	r2, #0
 8002436:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002438:	4b1e      	ldr	r3, [pc, #120]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800243a:	2200      	movs	r2, #0
 800243c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800243e:	4b1d      	ldr	r3, [pc, #116]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002440:	2201      	movs	r2, #1
 8002442:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002444:	4b1b      	ldr	r3, [pc, #108]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800244e:	2200      	movs	r2, #0
 8002450:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002452:	4b18      	ldr	r3, [pc, #96]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002454:	2200      	movs	r2, #0
 8002456:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002458:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002460:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002462:	2200      	movs	r2, #0
 8002464:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002466:	4b13      	ldr	r3, [pc, #76]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800246e:	4811      	ldr	r0, [pc, #68]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 8002470:	f001 f9ee 	bl	8003850 <HAL_ADC_Init>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800247a:	f000 fa5d 	bl	8002938 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800247e:	4b0f      	ldr	r3, [pc, #60]	@ (80024bc <MX_ADC1_Init+0xc4>)
 8002480:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002482:	2306      	movs	r3, #6
 8002484:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800248a:	237f      	movs	r3, #127	@ 0x7f
 800248c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800248e:	2304      	movs	r3, #4
 8002490:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002496:	463b      	mov	r3, r7
 8002498:	4619      	mov	r1, r3
 800249a:	4806      	ldr	r0, [pc, #24]	@ (80024b4 <MX_ADC1_Init+0xbc>)
 800249c:	f001 fc1a 	bl	8003cd4 <HAL_ADC_ConfigChannel>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80024a6:	f000 fa47 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024aa:	bf00      	nop
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000380 	.word	0x20000380
 80024b8:	50040000 	.word	0x50040000
 80024bc:	14f00020 	.word	0x14f00020

080024c0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002538 <MX_I2C3_Init+0x78>)
 80024c8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 80024ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024cc:	f640 6214 	movw	r2, #3604	@ 0xe14
 80024d0:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80024d2:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024d8:	4b16      	ldr	r3, [pc, #88]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024da:	2201      	movs	r2, #1
 80024dc:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80024e4:	4b13      	ldr	r3, [pc, #76]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024ea:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024f0:	4b10      	ldr	r3, [pc, #64]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024fc:	480d      	ldr	r0, [pc, #52]	@ (8002534 <MX_I2C3_Init+0x74>)
 80024fe:	f002 fb75 	bl	8004bec <HAL_I2C_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002508:	f000 fa16 	bl	8002938 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800250c:	2100      	movs	r1, #0
 800250e:	4809      	ldr	r0, [pc, #36]	@ (8002534 <MX_I2C3_Init+0x74>)
 8002510:	f003 f8a8 	bl	8005664 <HAL_I2CEx_ConfigAnalogFilter>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800251a:	f000 fa0d 	bl	8002938 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800251e:	2100      	movs	r1, #0
 8002520:	4804      	ldr	r0, [pc, #16]	@ (8002534 <MX_I2C3_Init+0x74>)
 8002522:	f003 f8ea 	bl	80056fa <HAL_I2CEx_ConfigDigitalFilter>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800252c:	f000 fa04 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002530:	bf00      	nop
 8002532:	bd80      	pop	{r7, pc}
 8002534:	200003e4 	.word	0x200003e4
 8002538:	40005c00 	.word	0x40005c00

0800253c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002540:	4b12      	ldr	r3, [pc, #72]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002542:	4a13      	ldr	r2, [pc, #76]	@ (8002590 <MX_LPUART1_UART_Init+0x54>)
 8002544:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002546:	4b11      	ldr	r3, [pc, #68]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b0f      	ldr	r3, [pc, #60]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800256c:	4b07      	ldr	r3, [pc, #28]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 800256e:	2200      	movs	r2, #0
 8002570:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 8002574:	2200      	movs	r2, #0
 8002576:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002578:	4804      	ldr	r0, [pc, #16]	@ (800258c <MX_LPUART1_UART_Init+0x50>)
 800257a:	f006 fb71 	bl	8008c60 <HAL_UART_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002584:	f000 f9d8 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20000438 	.word	0x20000438
 8002590:	40008000 	.word	0x40008000

08002594 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002598:	4b14      	ldr	r3, [pc, #80]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 800259a:	4a15      	ldr	r2, [pc, #84]	@ (80025f0 <MX_USART1_UART_Init+0x5c>)
 800259c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800259e:	4b13      	ldr	r3, [pc, #76]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80025a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025a6:	4b11      	ldr	r3, [pc, #68]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025ac:	4b0f      	ldr	r3, [pc, #60]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025b2:	4b0e      	ldr	r3, [pc, #56]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025b8:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025ba:	220c      	movs	r2, #12
 80025bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025be:	4b0b      	ldr	r3, [pc, #44]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	4b09      	ldr	r3, [pc, #36]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ca:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d0:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025d6:	4805      	ldr	r0, [pc, #20]	@ (80025ec <MX_USART1_UART_Init+0x58>)
 80025d8:	f006 fb42 	bl	8008c60 <HAL_UART_Init>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025e2:	f000 f9a9 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200004c0 	.word	0x200004c0
 80025f0:	40013800 	.word	0x40013800

080025f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002668 <MX_SPI1_Init+0x74>)
 80025fa:	4a1c      	ldr	r2, [pc, #112]	@ (800266c <MX_SPI1_Init+0x78>)
 80025fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002600:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002604:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002606:	4b18      	ldr	r3, [pc, #96]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002608:	2200      	movs	r2, #0
 800260a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800260c:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <MX_SPI1_Init+0x74>)
 800260e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002612:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002614:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800261a:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <MX_SPI1_Init+0x74>)
 800261c:	2200      	movs	r2, #0
 800261e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002620:	4b11      	ldr	r3, [pc, #68]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002622:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002626:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002628:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <MX_SPI1_Init+0x74>)
 800262a:	2200      	movs	r2, #0
 800262c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800262e:	4b0e      	ldr	r3, [pc, #56]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002630:	2200      	movs	r2, #0
 8002632:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002636:	2200      	movs	r2, #0
 8002638:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800263a:	4b0b      	ldr	r3, [pc, #44]	@ (8002668 <MX_SPI1_Init+0x74>)
 800263c:	2200      	movs	r2, #0
 800263e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002640:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002642:	2207      	movs	r2, #7
 8002644:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002648:	2200      	movs	r2, #0
 800264a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800264c:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <MX_SPI1_Init+0x74>)
 800264e:	2208      	movs	r2, #8
 8002650:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002652:	4805      	ldr	r0, [pc, #20]	@ (8002668 <MX_SPI1_Init+0x74>)
 8002654:	f004 fa22 	bl	8006a9c <HAL_SPI_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800265e:	f000 f96b 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000548 	.word	0x20000548
 800266c:	40013000 	.word	0x40013000

08002670 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b096      	sub	sp, #88	@ 0x58
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002676:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800267a:	2200      	movs	r2, #0
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	605a      	str	r2, [r3, #4]
 8002680:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002682:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
 8002690:	611a      	str	r2, [r3, #16]
 8002692:	615a      	str	r2, [r3, #20]
 8002694:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	222c      	movs	r2, #44	@ 0x2c
 800269a:	2100      	movs	r1, #0
 800269c:	4618      	mov	r0, r3
 800269e:	f008 fed8 	bl	800b452 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026a2:	4b39      	ldr	r3, [pc, #228]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026a4:	4a39      	ldr	r2, [pc, #228]	@ (800278c <MX_TIM1_Init+0x11c>)
 80026a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80026a8:	4b37      	ldr	r3, [pc, #220]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ae:	4b36      	ldr	r3, [pc, #216]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80026b4:	4b34      	ldr	r3, [pc, #208]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026bc:	4b32      	ldr	r3, [pc, #200]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026be:	2200      	movs	r2, #0
 80026c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026c2:	4b31      	ldr	r3, [pc, #196]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80026ce:	482e      	ldr	r0, [pc, #184]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026d0:	f005 fb4e 	bl	8007d70 <HAL_TIM_PWM_Init>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80026da:	f000 f92d 	bl	8002938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026de:	2300      	movs	r3, #0
 80026e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026e6:	2300      	movs	r3, #0
 80026e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026ea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80026ee:	4619      	mov	r1, r3
 80026f0:	4825      	ldr	r0, [pc, #148]	@ (8002788 <MX_TIM1_Init+0x118>)
 80026f2:	f006 f9b9 	bl	8008a68 <HAL_TIMEx_MasterConfigSynchronization>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80026fc:	f000 f91c 	bl	8002938 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002700:	2360      	movs	r3, #96	@ 0x60
 8002702:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002708:	2300      	movs	r3, #0
 800270a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800270c:	2300      	movs	r3, #0
 800270e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002710:	2300      	movs	r3, #0
 8002712:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002714:	2300      	movs	r3, #0
 8002716:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002718:	2300      	movs	r3, #0
 800271a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800271c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002720:	2200      	movs	r2, #0
 8002722:	4619      	mov	r1, r3
 8002724:	4818      	ldr	r0, [pc, #96]	@ (8002788 <MX_TIM1_Init+0x118>)
 8002726:	f005 fd5b 	bl	80081e0 <HAL_TIM_PWM_ConfigChannel>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002730:	f000 f902 	bl	8002938 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002734:	2300      	movs	r3, #0
 8002736:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002740:	2300      	movs	r3, #0
 8002742:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002748:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800274c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002752:	2300      	movs	r3, #0
 8002754:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002756:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800275a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	4619      	mov	r1, r3
 8002768:	4807      	ldr	r0, [pc, #28]	@ (8002788 <MX_TIM1_Init+0x118>)
 800276a:	f006 f9e3 	bl	8008b34 <HAL_TIMEx_ConfigBreakDeadTime>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002774:	f000 f8e0 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002778:	4803      	ldr	r0, [pc, #12]	@ (8002788 <MX_TIM1_Init+0x118>)
 800277a:	f000 fcaf 	bl	80030dc <HAL_TIM_MspPostInit>

}
 800277e:	bf00      	nop
 8002780:	3758      	adds	r7, #88	@ 0x58
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200005ac 	.word	0x200005ac
 800278c:	40012c00 	.word	0x40012c00

08002790 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80027a0:	4b14      	ldr	r3, [pc, #80]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027a2:	4a15      	ldr	r2, [pc, #84]	@ (80027f8 <MX_TIM6_Init+0x68>)
 80027a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 39;
 80027a6:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027a8:	2227      	movs	r2, #39	@ 0x27
 80027aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ac:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027b4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80027b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ba:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027bc:	2200      	movs	r2, #0
 80027be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80027c0:	480c      	ldr	r0, [pc, #48]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027c2:	f005 fa29 	bl	8007c18 <HAL_TIM_Base_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80027cc:	f000 f8b4 	bl	8002938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d0:	2300      	movs	r3, #0
 80027d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	4805      	ldr	r0, [pc, #20]	@ (80027f4 <MX_TIM6_Init+0x64>)
 80027de:	f006 f943 	bl	8008a68 <HAL_TIMEx_MasterConfigSynchronization>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80027e8:	f000 f8a6 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80027ec:	bf00      	nop
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	200005f8 	.word	0x200005f8
 80027f8:	40001000 	.word	0x40001000

080027fc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800280c:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <MX_TIM7_Init+0x68>)
 800280e:	4a16      	ldr	r2, [pc, #88]	@ (8002868 <MX_TIM7_Init+0x6c>)
 8002810:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 399;
 8002812:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <MX_TIM7_Init+0x68>)
 8002814:	f240 128f 	movw	r2, #399	@ 0x18f
 8002818:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <MX_TIM7_Init+0x68>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49999;
 8002820:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <MX_TIM7_Init+0x68>)
 8002822:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002826:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002828:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <MX_TIM7_Init+0x68>)
 800282a:	2200      	movs	r2, #0
 800282c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800282e:	480d      	ldr	r0, [pc, #52]	@ (8002864 <MX_TIM7_Init+0x68>)
 8002830:	f005 f9f2 	bl	8007c18 <HAL_TIM_Base_Init>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800283a:	f000 f87d 	bl	8002938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	4619      	mov	r1, r3
 800284a:	4806      	ldr	r0, [pc, #24]	@ (8002864 <MX_TIM7_Init+0x68>)
 800284c:	f006 f90c 	bl	8008a68 <HAL_TIMEx_MasterConfigSynchronization>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002856:	f000 f86f 	bl	8002938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000644 	.word	0x20000644
 8002868:	40001400 	.word	0x40001400

0800286c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002872:	f107 030c 	add.w	r3, r7, #12
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	605a      	str	r2, [r3, #4]
 800287c:	609a      	str	r2, [r3, #8]
 800287e:	60da      	str	r2, [r3, #12]
 8002880:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002882:	4b22      	ldr	r3, [pc, #136]	@ (800290c <MX_GPIO_Init+0xa0>)
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	4a21      	ldr	r2, [pc, #132]	@ (800290c <MX_GPIO_Init+0xa0>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800288e:	4b1f      	ldr	r3, [pc, #124]	@ (800290c <MX_GPIO_Init+0xa0>)
 8002890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	4b1c      	ldr	r3, [pc, #112]	@ (800290c <MX_GPIO_Init+0xa0>)
 800289c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289e:	4a1b      	ldr	r2, [pc, #108]	@ (800290c <MX_GPIO_Init+0xa0>)
 80028a0:	f043 0302 	orr.w	r3, r3, #2
 80028a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028a6:	4b19      	ldr	r3, [pc, #100]	@ (800290c <MX_GPIO_Init+0xa0>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	607b      	str	r3, [r7, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2120      	movs	r1, #32
 80028b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028ba:	f002 f97f 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80028be:	2201      	movs	r2, #1
 80028c0:	2101      	movs	r1, #1
 80028c2:	4813      	ldr	r0, [pc, #76]	@ (8002910 <MX_GPIO_Init+0xa4>)
 80028c4:	f002 f97a 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028c8:	2320      	movs	r3, #32
 80028ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028cc:	2301      	movs	r3, #1
 80028ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2300      	movs	r3, #0
 80028d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	f107 030c 	add.w	r3, r7, #12
 80028dc:	4619      	mov	r1, r3
 80028de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028e2:	f002 f801 	bl	80048e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028e6:	2301      	movs	r3, #1
 80028e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ea:	2301      	movs	r3, #1
 80028ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f6:	f107 030c 	add.w	r3, r7, #12
 80028fa:	4619      	mov	r1, r3
 80028fc:	4804      	ldr	r0, [pc, #16]	@ (8002910 <MX_GPIO_Init+0xa4>)
 80028fe:	f001 fff3 	bl	80048e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002902:	bf00      	nop
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40021000 	.word	0x40021000
 8002910:	48000400 	.word	0x48000400

08002914 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800291c:	1d39      	adds	r1, r7, #4
 800291e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002922:	2201      	movs	r2, #1
 8002924:	4803      	ldr	r0, [pc, #12]	@ (8002934 <__io_putchar+0x20>)
 8002926:	f006 f9e9 	bl	8008cfc <HAL_UART_Transmit>
  return ch;
 800292a:	687b      	ldr	r3, [r7, #4]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000438 	.word	0x20000438

08002938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800293c:	b672      	cpsid	i
}
 800293e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <Error_Handler+0x8>
 8002944:	0000      	movs	r0, r0
	...

08002948 <input_step_data>:

static bool first_step = true;		// first beat bool
static bool second_step = false; 	// second beat bool
static bool step = false; 		// pulse recognized bool

void input_step_data(vec_t gravity_vec, vec_t acc_vec) {
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	eeb0 5a40 	vmov.f32	s10, s0
 8002952:	eef0 5a60 	vmov.f32	s11, s1
 8002956:	eeb0 6a41 	vmov.f32	s12, s2
 800295a:	eef0 6a61 	vmov.f32	s13, s3
 800295e:	eeb0 7a42 	vmov.f32	s14, s4
 8002962:	eef0 7a62 	vmov.f32	s15, s5
 8002966:	ed87 5a03 	vstr	s10, [r7, #12]
 800296a:	edc7 5a04 	vstr	s11, [r7, #16]
 800296e:	ed87 6a05 	vstr	s12, [r7, #20]
 8002972:	edc7 6a00 	vstr	s13, [r7]
 8002976:	ed87 7a01 	vstr	s14, [r7, #4]
 800297a:	edc7 7a02 	vstr	s15, [r7, #8]
	curr_step_mag = 0;
 800297e:	4b36      	ldr	r3, [pc, #216]	@ (8002a58 <input_step_data+0x110>)
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	601a      	str	r2, [r3, #0]

	// normalize gravity vector
	gravity_vec.x /= 9.8;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4618      	mov	r0, r3
 800298a:	f7fd fddd 	bl	8000548 <__aeabi_f2d>
 800298e:	a330      	add	r3, pc, #192	@ (adr r3, 8002a50 <input_step_data+0x108>)
 8002990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002994:	f7fd ff5a 	bl	800084c <__aeabi_ddiv>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	4610      	mov	r0, r2
 800299e:	4619      	mov	r1, r3
 80029a0:	f7fe f922 	bl	8000be8 <__aeabi_d2f>
 80029a4:	4603      	mov	r3, r0
 80029a6:	60fb      	str	r3, [r7, #12]
	gravity_vec.y /= 9.8;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd fdcc 	bl	8000548 <__aeabi_f2d>
 80029b0:	a327      	add	r3, pc, #156	@ (adr r3, 8002a50 <input_step_data+0x108>)
 80029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b6:	f7fd ff49 	bl	800084c <__aeabi_ddiv>
 80029ba:	4602      	mov	r2, r0
 80029bc:	460b      	mov	r3, r1
 80029be:	4610      	mov	r0, r2
 80029c0:	4619      	mov	r1, r3
 80029c2:	f7fe f911 	bl	8000be8 <__aeabi_d2f>
 80029c6:	4603      	mov	r3, r0
 80029c8:	613b      	str	r3, [r7, #16]
	gravity_vec.z /= 9.8;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fd fdbb 	bl	8000548 <__aeabi_f2d>
 80029d2:	a31f      	add	r3, pc, #124	@ (adr r3, 8002a50 <input_step_data+0x108>)
 80029d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d8:	f7fd ff38 	bl	800084c <__aeabi_ddiv>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4610      	mov	r0, r2
 80029e2:	4619      	mov	r1, r3
 80029e4:	f7fe f900 	bl	8000be8 <__aeabi_d2f>
 80029e8:	4603      	mov	r3, r0
 80029ea:	617b      	str	r3, [r7, #20]

	// dot product
	curr_step_mag += acc_vec.x * gravity_vec.x;
 80029ec:	ed97 7a00 	vldr	s14, [r7]
 80029f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029f8:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <input_step_data+0x110>)
 80029fa:	edd3 7a00 	vldr	s15, [r3]
 80029fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a02:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <input_step_data+0x110>)
 8002a04:	edc3 7a00 	vstr	s15, [r3]
	curr_step_mag += acc_vec.y * gravity_vec.y;
 8002a08:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a14:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <input_step_data+0x110>)
 8002a16:	edd3 7a00 	vldr	s15, [r3]
 8002a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a58 <input_step_data+0x110>)
 8002a20:	edc3 7a00 	vstr	s15, [r3]
	curr_step_mag += acc_vec.z * gravity_vec.z;
 8002a24:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a28:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a30:	4b09      	ldr	r3, [pc, #36]	@ (8002a58 <input_step_data+0x110>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3a:	4b07      	ldr	r3, [pc, #28]	@ (8002a58 <input_step_data+0x110>)
 8002a3c:	edc3 7a00 	vstr	s15, [r3]

	get_step();
 8002a40:	f000 f80c 	bl	8002a5c <get_step>
	return steps;
 8002a44:	bf00      	nop
}
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	f3af 8000 	nop.w
 8002a50:	9999999a 	.word	0x9999999a
 8002a54:	40239999 	.word	0x40239999
 8002a58:	200006bc 	.word	0x200006bc

08002a5c <get_step>:

void get_step() {
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
	++samples_since_last_step;
 8002a62:	4b5d      	ldr	r3, [pc, #372]	@ (8002bd8 <get_step+0x17c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	3301      	adds	r3, #1
 8002a68:	4a5b      	ldr	r2, [pc, #364]	@ (8002bd8 <get_step+0x17c>)
 8002a6a:	6013      	str	r3, [r2, #0]
	int N = samples_since_last_step * STEP_SAMPLE_PERIOD;
 8002a6c:	4b5a      	ldr	r3, [pc, #360]	@ (8002bd8 <get_step+0x17c>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	607b      	str	r3, [r7, #4]

	if (curr_step_mag < thresh && curr_step_mag < trough_amp) { // update trough
 8002a78:	4b58      	ldr	r3, [pc, #352]	@ (8002bdc <get_step+0x180>)
 8002a7a:	ed93 7a00 	vldr	s14, [r3]
 8002a7e:	4b58      	ldr	r3, [pc, #352]	@ (8002be0 <get_step+0x184>)
 8002a80:	edd3 7a00 	vldr	s15, [r3]
 8002a84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a8c:	d50e      	bpl.n	8002aac <get_step+0x50>
 8002a8e:	4b53      	ldr	r3, [pc, #332]	@ (8002bdc <get_step+0x180>)
 8002a90:	ed93 7a00 	vldr	s14, [r3]
 8002a94:	4b53      	ldr	r3, [pc, #332]	@ (8002be4 <get_step+0x188>)
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa2:	d503      	bpl.n	8002aac <get_step+0x50>
		trough_amp = curr_step_mag;
 8002aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8002bdc <get_step+0x180>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a4e      	ldr	r2, [pc, #312]	@ (8002be4 <get_step+0x188>)
 8002aaa:	6013      	str	r3, [r2, #0]
	}// if.. lower trough

	if (curr_step_mag > thresh && curr_step_mag > peak_amp && curr_step_mag > min_peak_amp) {  // thresh condition helps avoid noise
 8002aac:	4b4b      	ldr	r3, [pc, #300]	@ (8002bdc <get_step+0x180>)
 8002aae:	ed93 7a00 	vldr	s14, [r3]
 8002ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8002be0 <get_step+0x184>)
 8002ab4:	edd3 7a00 	vldr	s15, [r3]
 8002ab8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac0:	dd19      	ble.n	8002af6 <get_step+0x9a>
 8002ac2:	4b46      	ldr	r3, [pc, #280]	@ (8002bdc <get_step+0x180>)
 8002ac4:	ed93 7a00 	vldr	s14, [r3]
 8002ac8:	4b47      	ldr	r3, [pc, #284]	@ (8002be8 <get_step+0x18c>)
 8002aca:	edd3 7a00 	vldr	s15, [r3]
 8002ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	dd0e      	ble.n	8002af6 <get_step+0x9a>
 8002ad8:	4b40      	ldr	r3, [pc, #256]	@ (8002bdc <get_step+0x180>)
 8002ada:	ed93 7a00 	vldr	s14, [r3]
 8002ade:	4b43      	ldr	r3, [pc, #268]	@ (8002bec <get_step+0x190>)
 8002ae0:	edd3 7a00 	vldr	s15, [r3]
 8002ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aec:	dd03      	ble.n	8002af6 <get_step+0x9a>
		peak_amp = curr_step_mag;
 8002aee:	4b3b      	ldr	r3, [pc, #236]	@ (8002bdc <get_step+0x180>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a3d      	ldr	r2, [pc, #244]	@ (8002be8 <get_step+0x18c>)
 8002af4:	6013      	str	r3, [r2, #0]
	}// if.. higher peak

	//  NOW IT'S TIME TO LOOK FOR THE step
	// signal surges up in value every time there is a step
	if (N > 100 && (curr_step_mag > thresh) && (step == false) ) {
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b64      	cmp	r3, #100	@ 0x64
 8002afa:	dd1c      	ble.n	8002b36 <get_step+0xda>
 8002afc:	4b37      	ldr	r3, [pc, #220]	@ (8002bdc <get_step+0x180>)
 8002afe:	ed93 7a00 	vldr	s14, [r3]
 8002b02:	4b37      	ldr	r3, [pc, #220]	@ (8002be0 <get_step+0x184>)
 8002b04:	edd3 7a00 	vldr	s15, [r3]
 8002b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	dd11      	ble.n	8002b36 <get_step+0xda>
 8002b12:	4b37      	ldr	r3, [pc, #220]	@ (8002bf0 <get_step+0x194>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	f083 0301 	eor.w	r3, r3, #1
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00a      	beq.n	8002b36 <get_step+0xda>
		step = true;                             // set the Pulse flag when we think there is a pulse
 8002b20:	4b33      	ldr	r3, [pc, #204]	@ (8002bf0 <get_step+0x194>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
	  	samples_since_last_step = 0;
 8002b26:	4b2c      	ldr	r3, [pc, #176]	@ (8002bd8 <get_step+0x17c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
	  	++steps;
 8002b2c:	4b31      	ldr	r3, [pc, #196]	@ (8002bf4 <get_step+0x198>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3301      	adds	r3, #1
 8002b32:	4a30      	ldr	r2, [pc, #192]	@ (8002bf4 <get_step+0x198>)
 8002b34:	6013      	str	r3, [r2, #0]
	}// if.. new step

	if (curr_step_mag < thresh && step) {  // when the values are going down, the beat is over
 8002b36:	4b29      	ldr	r3, [pc, #164]	@ (8002bdc <get_step+0x180>)
 8002b38:	ed93 7a00 	vldr	s14, [r3]
 8002b3c:	4b28      	ldr	r3, [pc, #160]	@ (8002be0 <get_step+0x184>)
 8002b3e:	edd3 7a00 	vldr	s15, [r3]
 8002b42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b4a:	d528      	bpl.n	8002b9e <get_step+0x142>
 8002b4c:	4b28      	ldr	r3, [pc, #160]	@ (8002bf0 <get_step+0x194>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d024      	beq.n	8002b9e <get_step+0x142>
		step = false;                         // reset the Pulse flag so we can do it again
 8002b54:	4b26      	ldr	r3, [pc, #152]	@ (8002bf0 <get_step+0x194>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
		amp = peak_amp - trough_amp;                           // get amplitude of the pulse wave
 8002b5a:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <get_step+0x18c>)
 8002b5c:	ed93 7a00 	vldr	s14, [r3]
 8002b60:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <get_step+0x188>)
 8002b62:	edd3 7a00 	vldr	s15, [r3]
 8002b66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b6a:	4b23      	ldr	r3, [pc, #140]	@ (8002bf8 <get_step+0x19c>)
 8002b6c:	edc3 7a00 	vstr	s15, [r3]
		thresh = amp / 2 + trough_amp;                  // set thresh at 50% of the amplitude
 8002b70:	4b21      	ldr	r3, [pc, #132]	@ (8002bf8 <get_step+0x19c>)
 8002b72:	edd3 7a00 	vldr	s15, [r3]
 8002b76:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002b7a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b7e:	4b19      	ldr	r3, [pc, #100]	@ (8002be4 <get_step+0x188>)
 8002b80:	edd3 7a00 	vldr	s15, [r3]
 8002b84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b88:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <get_step+0x184>)
 8002b8a:	edc3 7a00 	vstr	s15, [r3]
	    peak_amp = thresh;                            // reset these for next time
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <get_step+0x184>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a15      	ldr	r2, [pc, #84]	@ (8002be8 <get_step+0x18c>)
 8002b94:	6013      	str	r3, [r2, #0]
	    trough_amp = thresh;
 8002b96:	4b12      	ldr	r3, [pc, #72]	@ (8002be0 <get_step+0x184>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a12      	ldr	r2, [pc, #72]	@ (8002be4 <get_step+0x188>)
 8002b9c:	6013      	str	r3, [r2, #0]
	}// if.. step over

	if (N > 2500) {                          // if 2.5 seconds go by without a beat
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	dd11      	ble.n	8002bcc <get_step+0x170>
	    thresh = STEP_THRESH_DEFAULT;                // set thresh default
 8002ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8002be0 <get_step+0x184>)
 8002baa:	4a14      	ldr	r2, [pc, #80]	@ (8002bfc <get_step+0x1a0>)
 8002bac:	601a      	str	r2, [r3, #0]
	    peak_amp = STEP_THRESH_DEFAULT;                               // set P default
 8002bae:	4b0e      	ldr	r3, [pc, #56]	@ (8002be8 <get_step+0x18c>)
 8002bb0:	4a12      	ldr	r2, [pc, #72]	@ (8002bfc <get_step+0x1a0>)
 8002bb2:	601a      	str	r2, [r3, #0]
	    trough_amp = STEP_THRESH_DEFAULT;                               // set T default
 8002bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002be4 <get_step+0x188>)
 8002bb6:	4a11      	ldr	r2, [pc, #68]	@ (8002bfc <get_step+0x1a0>)
 8002bb8:	601a      	str	r2, [r3, #0]
	    samples_since_last_step = 0;          // bring the lastBeatTime up to date
 8002bba:	4b07      	ldr	r3, [pc, #28]	@ (8002bd8 <get_step+0x17c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
	    step = false;
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <get_step+0x194>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
	    amp = 20;
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <get_step+0x19c>)
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <get_step+0x1a4>)
 8002bca:	601a      	str	r2, [r3, #0]
	}// if.. N>2500
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	200006c0 	.word	0x200006c0
 8002bdc:	200006bc 	.word	0x200006bc
 8002be0:	2000001c 	.word	0x2000001c
 8002be4:	20000028 	.word	0x20000028
 8002be8:	20000020 	.word	0x20000020
 8002bec:	20000024 	.word	0x20000024
 8002bf0:	200006c8 	.word	0x200006c8
 8002bf4:	200006c4 	.word	0x200006c4
 8002bf8:	20000018 	.word	0x20000018
 8002bfc:	41200000 	.word	0x41200000
 8002c00:	41a00000 	.word	0x41a00000

08002c04 <get_step_count>:

int get_step_count(void) {
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
	return steps;
 8002c08:	4b03      	ldr	r3, [pc, #12]	@ (8002c18 <get_step_count+0x14>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	200006c4 	.word	0x200006c4

08002c1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c22:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c26:	4a0e      	ldr	r2, [pc, #56]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	607b      	str	r3, [r7, #4]
 8002c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c3a:	4b09      	ldr	r3, [pc, #36]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3e:	4a08      	ldr	r2, [pc, #32]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <HAL_MspInit+0x44>)
 8002c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000

08002c64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b09e      	sub	sp, #120	@ 0x78
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c7c:	f107 0310 	add.w	r3, r7, #16
 8002c80:	2254      	movs	r2, #84	@ 0x54
 8002c82:	2100      	movs	r1, #0
 8002c84:	4618      	mov	r0, r3
 8002c86:	f008 fbe4 	bl	800b452 <memset>
  if(hadc->Instance==ADC1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a25      	ldr	r2, [pc, #148]	@ (8002d24 <HAL_ADC_MspInit+0xc0>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d143      	bne.n	8002d1c <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002c94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002c9a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002c9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002ca8:	2310      	movs	r3, #16
 8002caa:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002cac:	2307      	movs	r3, #7
 8002cae:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002cb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cbe:	f107 0310 	add.w	r3, r7, #16
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f003 fc02 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8002cce:	f7ff fe33 	bl	8002938 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	4a14      	ldr	r2, [pc, #80]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002cd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cde:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cea:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	4a0e      	ldr	r2, [pc, #56]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <HAL_ADC_MspInit+0xc4>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d02:	2301      	movs	r3, #1
 8002d04:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002d06:	230b      	movs	r3, #11
 8002d08:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d12:	4619      	mov	r1, r3
 8002d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d18:	f001 fde6 	bl	80048e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d1c:	bf00      	nop
 8002d1e:	3778      	adds	r7, #120	@ 0x78
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	50040000 	.word	0x50040000
 8002d28:	40021000 	.word	0x40021000

08002d2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b0a0      	sub	sp, #128	@ 0x80
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	605a      	str	r2, [r3, #4]
 8002d3e:	609a      	str	r2, [r3, #8]
 8002d40:	60da      	str	r2, [r3, #12]
 8002d42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d44:	f107 0318 	add.w	r3, r7, #24
 8002d48:	2254      	movs	r2, #84	@ 0x54
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f008 fb80 	bl	800b452 <memset>
  if(hi2c->Instance==I2C3)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a2d      	ldr	r2, [pc, #180]	@ (8002e0c <HAL_I2C_MspInit+0xe0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d153      	bne.n	8002e04 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002d5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d60:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002d62:	2300      	movs	r3, #0
 8002d64:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d66:	f107 0318 	add.w	r3, r7, #24
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f003 fbae 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002d76:	f7ff fddf 	bl	8002938 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	4b25      	ldr	r3, [pc, #148]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d7e:	4a24      	ldr	r2, [pc, #144]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d86:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	4b1f      	ldr	r3, [pc, #124]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d96:	4a1e      	ldr	r2, [pc, #120]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002d98:	f043 0302 	orr.w	r3, r3, #2
 8002d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA7     ------> I2C3_SCL
    PB4 (NJTRST)     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002daa:	2380      	movs	r3, #128	@ 0x80
 8002dac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dae:	2312      	movs	r3, #18
 8002db0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db6:	2303      	movs	r3, #3
 8002db8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dbe:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dc8:	f001 fd8e 	bl	80048e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002dcc:	2310      	movs	r3, #16
 8002dce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dd0:	2312      	movs	r3, #18
 8002dd2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ddc:	2304      	movs	r3, #4
 8002dde:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002de4:	4619      	mov	r1, r3
 8002de6:	480b      	ldr	r0, [pc, #44]	@ (8002e14 <HAL_I2C_MspInit+0xe8>)
 8002de8:	f001 fd7e 	bl	80048e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df0:	4a07      	ldr	r2, [pc, #28]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002df2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002df6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002df8:	4b05      	ldr	r3, [pc, #20]	@ (8002e10 <HAL_I2C_MspInit+0xe4>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002e04:	bf00      	nop
 8002e06:	3780      	adds	r7, #128	@ 0x80
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40005c00 	.word	0x40005c00
 8002e10:	40021000 	.word	0x40021000
 8002e14:	48000400 	.word	0x48000400

08002e18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b0a2      	sub	sp, #136	@ 0x88
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e30:	f107 0320 	add.w	r3, r7, #32
 8002e34:	2254      	movs	r2, #84	@ 0x54
 8002e36:	2100      	movs	r1, #0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f008 fb0a 	bl	800b452 <memset>
  if(huart->Instance==LPUART1)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a4f      	ldr	r2, [pc, #316]	@ (8002f80 <HAL_UART_MspInit+0x168>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d139      	bne.n	8002ebc <HAL_UART_MspInit+0xa4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002e48:	2320      	movs	r3, #32
 8002e4a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e50:	f107 0320 	add.w	r3, r7, #32
 8002e54:	4618      	mov	r0, r3
 8002e56:	f003 fb39 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e60:	f7ff fd6a 	bl	8002938 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e64:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e68:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002e70:	4b44      	ldr	r3, [pc, #272]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7c:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e80:	4a40      	ldr	r2, [pc, #256]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e88:	4b3e      	ldr	r3, [pc, #248]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e94:	230c      	movs	r3, #12
 8002e96:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002ea6:	2308      	movs	r3, #8
 8002ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eac:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eb6:	f001 fd17 	bl	80048e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002eba:	e05c      	b.n	8002f76 <HAL_UART_MspInit+0x15e>
  else if(huart->Instance==USART1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a31      	ldr	r2, [pc, #196]	@ (8002f88 <HAL_UART_MspInit+0x170>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d157      	bne.n	8002f76 <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ece:	f107 0320 	add.w	r3, r7, #32
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f003 fafa 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_UART_MspInit+0xca>
      Error_Handler();
 8002ede:	f7ff fd2b 	bl	8002938 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ee2:	4b28      	ldr	r3, [pc, #160]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee6:	4a27      	ldr	r2, [pc, #156]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eec:	6613      	str	r3, [r2, #96]	@ 0x60
 8002eee:	4b25      	ldr	r3, [pc, #148]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efa:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efe:	4a21      	ldr	r2, [pc, #132]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f06:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	613b      	str	r3, [r7, #16]
 8002f10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f12:	4b1c      	ldr	r3, [pc, #112]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f16:	4a1b      	ldr	r2, [pc, #108]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f1e:	4b19      	ldr	r3, [pc, #100]	@ (8002f84 <HAL_UART_MspInit+0x16c>)
 8002f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f2e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f30:	2302      	movs	r3, #2
 8002f32:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f3e:	2307      	movs	r3, #7
 8002f40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f44:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f4e:	f001 fccb 	bl	80048e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f52:	2340      	movs	r3, #64	@ 0x40
 8002f54:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f56:	2302      	movs	r3, #2
 8002f58:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f64:	2307      	movs	r3, #7
 8002f66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4806      	ldr	r0, [pc, #24]	@ (8002f8c <HAL_UART_MspInit+0x174>)
 8002f72:	f001 fcb9 	bl	80048e8 <HAL_GPIO_Init>
}
 8002f76:	bf00      	nop
 8002f78:	3788      	adds	r7, #136	@ 0x88
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40008000 	.word	0x40008000
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40013800 	.word	0x40013800
 8002f8c:	48000400 	.word	0x48000400

08002f90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	@ 0x28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
 8002fa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a18      	ldr	r2, [pc, #96]	@ (8003010 <HAL_SPI_MspInit+0x80>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d129      	bne.n	8003006 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fb2:	4b18      	ldr	r3, [pc, #96]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb6:	4a17      	ldr	r2, [pc, #92]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fbe:	4b15      	ldr	r3, [pc, #84]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fc6:	613b      	str	r3, [r7, #16]
 8002fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fca:	4b12      	ldr	r3, [pc, #72]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fce:	4a11      	ldr	r2, [pc, #68]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fd0:	f043 0301 	orr.w	r3, r3, #1
 8002fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003014 <HAL_SPI_MspInit+0x84>)
 8002fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8002fe2:	f641 0302 	movw	r3, #6146	@ 0x1802
 8002fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ff4:	2305      	movs	r3, #5
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff8:	f107 0314 	add.w	r3, r7, #20
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003002:	f001 fc71 	bl	80048e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003006:	bf00      	nop
 8003008:	3728      	adds	r7, #40	@ 0x28
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40013000 	.word	0x40013000
 8003014:	40021000 	.word	0x40021000

08003018 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a0a      	ldr	r2, [pc, #40]	@ (8003050 <HAL_TIM_PWM_MspInit+0x38>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d10b      	bne.n	8003042 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800302a:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_TIM_PWM_MspInit+0x3c>)
 800302c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800302e:	4a09      	ldr	r2, [pc, #36]	@ (8003054 <HAL_TIM_PWM_MspInit+0x3c>)
 8003030:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003034:	6613      	str	r3, [r2, #96]	@ 0x60
 8003036:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <HAL_TIM_PWM_MspInit+0x3c>)
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003042:	bf00      	nop
 8003044:	3714      	adds	r7, #20
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40012c00 	.word	0x40012c00
 8003054:	40021000 	.word	0x40021000

08003058 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a1a      	ldr	r2, [pc, #104]	@ (80030d0 <HAL_TIM_Base_MspInit+0x78>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d114      	bne.n	8003094 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800306a:	4b1a      	ldr	r3, [pc, #104]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 800306c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306e:	4a19      	ldr	r2, [pc, #100]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 8003070:	f043 0310 	orr.w	r3, r3, #16
 8003074:	6593      	str	r3, [r2, #88]	@ 0x58
 8003076:	4b17      	ldr	r3, [pc, #92]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 8003078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307a:	f003 0310 	and.w	r3, r3, #16
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003082:	2200      	movs	r2, #0
 8003084:	2100      	movs	r1, #0
 8003086:	2036      	movs	r0, #54	@ 0x36
 8003088:	f001 fb67 	bl	800475a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800308c:	2036      	movs	r0, #54	@ 0x36
 800308e:	f001 fb80 	bl	8004792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003092:	e018      	b.n	80030c6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a0f      	ldr	r2, [pc, #60]	@ (80030d8 <HAL_TIM_Base_MspInit+0x80>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d113      	bne.n	80030c6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800309e:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 80030a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a2:	4a0c      	ldr	r2, [pc, #48]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 80030a4:	f043 0320 	orr.w	r3, r3, #32
 80030a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80030aa:	4b0a      	ldr	r3, [pc, #40]	@ (80030d4 <HAL_TIM_Base_MspInit+0x7c>)
 80030ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ae:	f003 0320 	and.w	r3, r3, #32
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80030b6:	2200      	movs	r2, #0
 80030b8:	2100      	movs	r1, #0
 80030ba:	2037      	movs	r0, #55	@ 0x37
 80030bc:	f001 fb4d 	bl	800475a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80030c0:	2037      	movs	r0, #55	@ 0x37
 80030c2:	f001 fb66 	bl	8004792 <HAL_NVIC_EnableIRQ>
}
 80030c6:	bf00      	nop
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40001000 	.word	0x40001000
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40001400 	.word	0x40001400

080030dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e4:	f107 030c 	add.w	r3, r7, #12
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a12      	ldr	r2, [pc, #72]	@ (8003144 <HAL_TIM_MspPostInit+0x68>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d11d      	bne.n	800313a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030fe:	4b12      	ldr	r3, [pc, #72]	@ (8003148 <HAL_TIM_MspPostInit+0x6c>)
 8003100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003102:	4a11      	ldr	r2, [pc, #68]	@ (8003148 <HAL_TIM_MspPostInit+0x6c>)
 8003104:	f043 0301 	orr.w	r3, r3, #1
 8003108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800310a:	4b0f      	ldr	r3, [pc, #60]	@ (8003148 <HAL_TIM_MspPostInit+0x6c>)
 800310c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003116:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800311a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311c:	2302      	movs	r3, #2
 800311e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003124:	2300      	movs	r3, #0
 8003126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003128:	2301      	movs	r3, #1
 800312a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800312c:	f107 030c 	add.w	r3, r7, #12
 8003130:	4619      	mov	r1, r3
 8003132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003136:	f001 fbd7 	bl	80048e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800313a:	bf00      	nop
 800313c:	3720      	adds	r7, #32
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40012c00 	.word	0x40012c00
 8003148:	40021000 	.word	0x40021000

0800314c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003150:	bf00      	nop
 8003152:	e7fd      	b.n	8003150 <NMI_Handler+0x4>

08003154 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003158:	bf00      	nop
 800315a:	e7fd      	b.n	8003158 <HardFault_Handler+0x4>

0800315c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003160:	bf00      	nop
 8003162:	e7fd      	b.n	8003160 <MemManage_Handler+0x4>

08003164 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003168:	bf00      	nop
 800316a:	e7fd      	b.n	8003168 <BusFault_Handler+0x4>

0800316c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <UsageFault_Handler+0x4>

08003174 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr

08003182 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003182:	b480      	push	{r7}
 8003184:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003186:	bf00      	nop
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003194:	bf00      	nop
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031a2:	f000 f96d 	bl	8003480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031b0:	4802      	ldr	r0, [pc, #8]	@ (80031bc <TIM6_DAC_IRQHandler+0x10>)
 80031b2:	f004 ff13 	bl	8007fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	200005f8 	.word	0x200005f8

080031c0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80031c4:	4802      	ldr	r0, [pc, #8]	@ (80031d0 <TIM7_IRQHandler+0x10>)
 80031c6:	f004 ff09 	bl	8007fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000644 	.word	0x20000644

080031d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return 1;
 80031d8:	2301      	movs	r3, #1
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <_kill>:

int _kill(int pid, int sig)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031ee:	f008 f995 	bl	800b51c <__errno>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2216      	movs	r2, #22
 80031f6:	601a      	str	r2, [r3, #0]
  return -1;
 80031f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <_exit>:

void _exit (int status)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800320c:	f04f 31ff 	mov.w	r1, #4294967295
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7ff ffe7 	bl	80031e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003216:	bf00      	nop
 8003218:	e7fd      	b.n	8003216 <_exit+0x12>

0800321a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b086      	sub	sp, #24
 800321e:	af00      	add	r7, sp, #0
 8003220:	60f8      	str	r0, [r7, #12]
 8003222:	60b9      	str	r1, [r7, #8]
 8003224:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
 800322a:	e00a      	b.n	8003242 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800322c:	f3af 8000 	nop.w
 8003230:	4601      	mov	r1, r0
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	60ba      	str	r2, [r7, #8]
 8003238:	b2ca      	uxtb	r2, r1
 800323a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	3301      	adds	r3, #1
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	429a      	cmp	r2, r3
 8003248:	dbf0      	blt.n	800322c <_read+0x12>
  }

  return len;
 800324a:	687b      	ldr	r3, [r7, #4]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	e009      	b.n	800327a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	60ba      	str	r2, [r7, #8]
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fb50 	bl	8002914 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	3301      	adds	r3, #1
 8003278:	617b      	str	r3, [r7, #20]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	429a      	cmp	r2, r3
 8003280:	dbf1      	blt.n	8003266 <_write+0x12>
  }
  return len;
 8003282:	687b      	ldr	r3, [r7, #4]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <_close>:

int _close(int file)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003294:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032b4:	605a      	str	r2, [r3, #4]
  return 0;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <_isatty>:

int _isatty(int file)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032cc:	2301      	movs	r3, #1
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032da:	b480      	push	{r7}
 80032dc:	b085      	sub	sp, #20
 80032de:	af00      	add	r7, sp, #0
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032fc:	4a14      	ldr	r2, [pc, #80]	@ (8003350 <_sbrk+0x5c>)
 80032fe:	4b15      	ldr	r3, [pc, #84]	@ (8003354 <_sbrk+0x60>)
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003308:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <_sbrk+0x64>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d102      	bne.n	8003316 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003310:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <_sbrk+0x64>)
 8003312:	4a12      	ldr	r2, [pc, #72]	@ (800335c <_sbrk+0x68>)
 8003314:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003316:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <_sbrk+0x64>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4413      	add	r3, r2
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	429a      	cmp	r2, r3
 8003322:	d207      	bcs.n	8003334 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003324:	f008 f8fa 	bl	800b51c <__errno>
 8003328:	4603      	mov	r3, r0
 800332a:	220c      	movs	r2, #12
 800332c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800332e:	f04f 33ff 	mov.w	r3, #4294967295
 8003332:	e009      	b.n	8003348 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003334:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <_sbrk+0x64>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <_sbrk+0x64>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4413      	add	r3, r2
 8003342:	4a05      	ldr	r2, [pc, #20]	@ (8003358 <_sbrk+0x64>)
 8003344:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003346:	68fb      	ldr	r3, [r7, #12]
}
 8003348:	4618      	mov	r0, r3
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	20010000 	.word	0x20010000
 8003354:	00000400 	.word	0x00000400
 8003358:	200006cc 	.word	0x200006cc
 800335c:	20000820 	.word	0x20000820

08003360 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003364:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <SystemInit+0x20>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	4a05      	ldr	r2, [pc, #20]	@ (8003380 <SystemInit+0x20>)
 800336c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003370:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003384:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003388:	f7ff ffea 	bl	8003360 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800338c:	480c      	ldr	r0, [pc, #48]	@ (80033c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800338e:	490d      	ldr	r1, [pc, #52]	@ (80033c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003390:	4a0d      	ldr	r2, [pc, #52]	@ (80033c8 <LoopForever+0xe>)
  movs r3, #0
 8003392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003394:	e002      	b.n	800339c <LoopCopyDataInit>

08003396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800339a:	3304      	adds	r3, #4

0800339c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800339c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800339e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033a0:	d3f9      	bcc.n	8003396 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033a2:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80033a4:	4c0a      	ldr	r4, [pc, #40]	@ (80033d0 <LoopForever+0x16>)
  movs r3, #0
 80033a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033a8:	e001      	b.n	80033ae <LoopFillZerobss>

080033aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033ac:	3204      	adds	r2, #4

080033ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033b0:	d3fb      	bcc.n	80033aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033b2:	f008 f8b9 	bl	800b528 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033b6:	f7fe ff93 	bl	80022e0 <main>

080033ba <LoopForever>:

LoopForever:
    b LoopForever
 80033ba:	e7fe      	b.n	80033ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80033bc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80033c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033c4:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80033c8:	0800fa58 	.word	0x0800fa58
  ldr r2, =_sbss
 80033cc:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80033d0:	20000820 	.word	0x20000820

080033d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033d4:	e7fe      	b.n	80033d4 <ADC1_IRQHandler>

080033d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033e0:	2003      	movs	r0, #3
 80033e2:	f001 f9af 	bl	8004744 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033e6:	200f      	movs	r0, #15
 80033e8:	f000 f80e 	bl	8003408 <HAL_InitTick>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	71fb      	strb	r3, [r7, #7]
 80033f6:	e001      	b.n	80033fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033f8:	f7ff fc10 	bl	8002c1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80033fc:	79fb      	ldrb	r3, [r7, #7]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003414:	4b17      	ldr	r3, [pc, #92]	@ (8003474 <HAL_InitTick+0x6c>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d023      	beq.n	8003464 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800341c:	4b16      	ldr	r3, [pc, #88]	@ (8003478 <HAL_InitTick+0x70>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b14      	ldr	r3, [pc, #80]	@ (8003474 <HAL_InitTick+0x6c>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	4619      	mov	r1, r3
 8003426:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800342a:	fbb3 f3f1 	udiv	r3, r3, r1
 800342e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003432:	4618      	mov	r0, r3
 8003434:	f001 f9bb 	bl	80047ae <HAL_SYSTICK_Config>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10f      	bne.n	800345e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b0f      	cmp	r3, #15
 8003442:	d809      	bhi.n	8003458 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003444:	2200      	movs	r2, #0
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	f04f 30ff 	mov.w	r0, #4294967295
 800344c:	f001 f985 	bl	800475a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003450:	4a0a      	ldr	r2, [pc, #40]	@ (800347c <HAL_InitTick+0x74>)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	e007      	b.n	8003468 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
 800345c:	e004      	b.n	8003468 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	73fb      	strb	r3, [r7, #15]
 8003462:	e001      	b.n	8003468 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003468:	7bfb      	ldrb	r3, [r7, #15]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	20000034 	.word	0x20000034
 8003478:	2000002c 	.word	0x2000002c
 800347c:	20000030 	.word	0x20000030

08003480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003484:	4b06      	ldr	r3, [pc, #24]	@ (80034a0 <HAL_IncTick+0x20>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	461a      	mov	r2, r3
 800348a:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <HAL_IncTick+0x24>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4413      	add	r3, r2
 8003490:	4a04      	ldr	r2, [pc, #16]	@ (80034a4 <HAL_IncTick+0x24>)
 8003492:	6013      	str	r3, [r2, #0]
}
 8003494:	bf00      	nop
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000034 	.word	0x20000034
 80034a4:	200006d0 	.word	0x200006d0

080034a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  return uwTick;
 80034ac:	4b03      	ldr	r3, [pc, #12]	@ (80034bc <HAL_GetTick+0x14>)
 80034ae:	681b      	ldr	r3, [r3, #0]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	200006d0 	.word	0x200006d0

080034c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	609a      	str	r2, [r3, #8]
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	609a      	str	r2, [r3, #8]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800351c:	4618      	mov	r0, r3
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003528:	b480      	push	{r7}
 800352a:	b087      	sub	sp, #28
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	3360      	adds	r3, #96	@ 0x60
 800353a:	461a      	mov	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4b08      	ldr	r3, [pc, #32]	@ (800356c <LL_ADC_SetOffset+0x44>)
 800354a:	4013      	ands	r3, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	4313      	orrs	r3, r2
 8003558:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	03fff000 	.word	0x03fff000

08003570 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	3360      	adds	r3, #96	@ 0x60
 800357e:	461a      	mov	r2, r3
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4413      	add	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003590:	4618      	mov	r0, r3
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	3360      	adds	r3, #96	@ 0x60
 80035ac:	461a      	mov	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	431a      	orrs	r2, r3
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80035e6:	2301      	movs	r3, #1
 80035e8:	e000      	b.n	80035ec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b087      	sub	sp, #28
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	3330      	adds	r3, #48	@ 0x30
 8003608:	461a      	mov	r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	0a1b      	lsrs	r3, r3, #8
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	f003 030c 	and.w	r3, r3, #12
 8003614:	4413      	add	r3, r2
 8003616:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	211f      	movs	r1, #31
 8003624:	fa01 f303 	lsl.w	r3, r1, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	401a      	ands	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	0e9b      	lsrs	r3, r3, #26
 8003630:	f003 011f 	and.w	r1, r3, #31
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	431a      	orrs	r2, r3
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003644:	bf00      	nop
 8003646:	371c      	adds	r7, #28
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	3314      	adds	r3, #20
 8003660:	461a      	mov	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	0e5b      	lsrs	r3, r3, #25
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	4413      	add	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	0d1b      	lsrs	r3, r3, #20
 8003678:	f003 031f 	and.w	r3, r3, #31
 800367c:	2107      	movs	r1, #7
 800367e:	fa01 f303 	lsl.w	r3, r1, r3
 8003682:	43db      	mvns	r3, r3
 8003684:	401a      	ands	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	0d1b      	lsrs	r3, r3, #20
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	fa01 f303 	lsl.w	r3, r1, r3
 8003694:	431a      	orrs	r2, r3
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800369a:	bf00      	nop
 800369c:	371c      	adds	r7, #28
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
	...

080036a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c0:	43db      	mvns	r3, r3
 80036c2:	401a      	ands	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f003 0318 	and.w	r3, r3, #24
 80036ca:	4908      	ldr	r1, [pc, #32]	@ (80036ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80036cc:	40d9      	lsrs	r1, r3
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	400b      	ands	r3, r1
 80036d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d6:	431a      	orrs	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	0007ffff 	.word	0x0007ffff

080036f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003700:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6093      	str	r3, [r2, #8]
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003728:	d101      	bne.n	800372e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800374c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003750:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003774:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003778:	d101      	bne.n	800377e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800379c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037a0:	f043 0201 	orr.w	r2, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <LL_ADC_IsEnabled+0x18>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <LL_ADC_IsEnabled+0x1a>
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037ee:	f043 0204 	orr.w	r2, r3, #4
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b04      	cmp	r3, #4
 8003814:	d101      	bne.n	800381a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 0308 	and.w	r3, r3, #8
 8003838:	2b08      	cmp	r3, #8
 800383a:	d101      	bne.n	8003840 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
	...

08003850 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800385c:	2300      	movs	r3, #0
 800385e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e126      	b.n	8003ab8 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003874:	2b00      	cmp	r3, #0
 8003876:	d109      	bne.n	800388c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff f9f3 	bl	8002c64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff ff3f 	bl	8003714 <LL_ADC_IsDeepPowerDownEnabled>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d004      	beq.n	80038a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7ff ff25 	bl	80036f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff ff5a 	bl	8003764 <LL_ADC_IsInternalRegulatorEnabled>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d115      	bne.n	80038e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff ff3e 	bl	800373c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038c0:	4b7f      	ldr	r3, [pc, #508]	@ (8003ac0 <HAL_ADC_Init+0x270>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	099b      	lsrs	r3, r3, #6
 80038c6:	4a7f      	ldr	r2, [pc, #508]	@ (8003ac4 <HAL_ADC_Init+0x274>)
 80038c8:	fba2 2303 	umull	r2, r3, r2, r3
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	3301      	adds	r3, #1
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80038d4:	e002      	b.n	80038dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	3b01      	subs	r3, #1
 80038da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f9      	bne.n	80038d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff ff3c 	bl	8003764 <LL_ADC_IsInternalRegulatorEnabled>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10d      	bne.n	800390e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f6:	f043 0210 	orr.w	r2, r3, #16
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003902:	f043 0201 	orr.w	r2, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff ff75 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 8003918:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391e:	f003 0310 	and.w	r3, r3, #16
 8003922:	2b00      	cmp	r3, #0
 8003924:	f040 80bf 	bne.w	8003aa6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	2b00      	cmp	r3, #0
 800392c:	f040 80bb 	bne.w	8003aa6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003934:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003938:	f043 0202 	orr.w	r2, r3, #2
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff35 	bl	80037b4 <LL_ADC_IsEnabled>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10b      	bne.n	8003968 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003950:	485d      	ldr	r0, [pc, #372]	@ (8003ac8 <HAL_ADC_Init+0x278>)
 8003952:	f7ff ff2f 	bl	80037b4 <LL_ADC_IsEnabled>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d105      	bne.n	8003968 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	4619      	mov	r1, r3
 8003962:	485a      	ldr	r0, [pc, #360]	@ (8003acc <HAL_ADC_Init+0x27c>)
 8003964:	f7ff fdac 	bl	80034c0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	7e5b      	ldrb	r3, [r3, #25]
 800396c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003972:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003978:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800397e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003986:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003988:	4313      	orrs	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d106      	bne.n	80039a4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	3b01      	subs	r3, #1
 800399c:	045b      	lsls	r3, r3, #17
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d009      	beq.n	80039c0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4313      	orrs	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	4b42      	ldr	r3, [pc, #264]	@ (8003ad0 <HAL_ADC_Init+0x280>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	69b9      	ldr	r1, [r7, #24]
 80039d0:	430b      	orrs	r3, r1
 80039d2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff25 	bl	8003828 <LL_ADC_INJ_IsConversionOngoing>
 80039de:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d13d      	bne.n	8003a62 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d13a      	bne.n	8003a62 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039f0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80039f8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a08:	f023 0302 	bic.w	r3, r3, #2
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	69b9      	ldr	r1, [r7, #24]
 8003a12:	430b      	orrs	r3, r1
 8003a14:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d118      	bne.n	8003a52 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003a2a:	f023 0304 	bic.w	r3, r3, #4
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a36:	4311      	orrs	r1, r2
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003a3c:	4311      	orrs	r1, r2
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a42:	430a      	orrs	r2, r1
 8003a44:	431a      	orrs	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	611a      	str	r2, [r3, #16]
 8003a50:	e007      	b.n	8003a62 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0201 	bic.w	r2, r2, #1
 8003a60:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d10c      	bne.n	8003a84 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a70:	f023 010f 	bic.w	r1, r3, #15
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69db      	ldr	r3, [r3, #28]
 8003a78:	1e5a      	subs	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a82:	e007      	b.n	8003a94 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 020f 	bic.w	r2, r2, #15
 8003a92:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a98:	f023 0303 	bic.w	r3, r3, #3
 8003a9c:	f043 0201 	orr.w	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003aa4:	e007      	b.n	8003ab6 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aaa:	f043 0210 	orr.w	r2, r3, #16
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ab6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3720      	adds	r7, #32
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	2000002c 	.word	0x2000002c
 8003ac4:	053e2d63 	.word	0x053e2d63
 8003ac8:	50040000 	.word	0x50040000
 8003acc:	50040300 	.word	0x50040300
 8003ad0:	fff0c007 	.word	0xfff0c007

08003ad4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fe8e 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d14f      	bne.n	8003b8c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_Start+0x26>
 8003af6:	2302      	movs	r3, #2
 8003af8:	e04b      	b.n	8003b92 <HAL_ADC_Start+0xbe>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fcc8 	bl	8004498 <ADC_Enable>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d137      	bne.n	8003b82 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b32:	d106      	bne.n	8003b42 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b38:	f023 0206 	bic.w	r2, r3, #6
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b40:	e002      	b.n	8003b48 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	221c      	movs	r2, #28
 8003b4e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff fe2d 	bl	80037da <LL_ADC_REG_StartConversion>
 8003b80:	e006      	b.n	8003b90 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003b8a:	e001      	b.n	8003b90 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d102      	bne.n	8003bb2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003bac:	2308      	movs	r3, #8
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	e010      	b.n	8003bd4 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d007      	beq.n	8003bd0 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc4:	f043 0220 	orr.w	r2, r3, #32
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e06f      	b.n	8003cb0 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003bd4:	f7ff fc68 	bl	80034a8 <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003bda:	e021      	b.n	8003c20 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be2:	d01d      	beq.n	8003c20 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003be4:	f7ff fc60 	bl	80034a8 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d302      	bcc.n	8003bfa <HAL_ADC_PollForConversion+0x60>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d112      	bne.n	8003c20 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	4013      	ands	r3, r2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10b      	bne.n	8003c20 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0c:	f043 0204 	orr.w	r2, r3, #4
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e047      	b.n	8003cb0 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0d6      	beq.n	8003bdc <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c32:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff fcc7 	bl	80035d2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d01c      	beq.n	8003c84 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	7e5b      	ldrb	r3, [r3, #25]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d118      	bne.n	8003c84 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d111      	bne.n	8003c84 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d105      	bne.n	8003c84 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7c:	f043 0201 	orr.w	r2, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d104      	bne.n	8003c9c <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2208      	movs	r2, #8
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	e008      	b.n	8003cae <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d103      	bne.n	8003cae <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	220c      	movs	r2, #12
 8003cac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
	...

08003cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b0b6      	sub	sp, #216	@ 0xd8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x22>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e3bb      	b.n	800446e <HAL_ADC_ConfigChannel+0x79a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff fd7d 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f040 83a0 	bne.w	8004450 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	2b05      	cmp	r3, #5
 8003d1e:	d824      	bhi.n	8003d6a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	3b02      	subs	r3, #2
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	d81b      	bhi.n	8003d62 <HAL_ADC_ConfigChannel+0x8e>
 8003d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d30 <HAL_ADC_ConfigChannel+0x5c>)
 8003d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d30:	08003d41 	.word	0x08003d41
 8003d34:	08003d49 	.word	0x08003d49
 8003d38:	08003d51 	.word	0x08003d51
 8003d3c:	08003d59 	.word	0x08003d59
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003d40:	230c      	movs	r3, #12
 8003d42:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d46:	e010      	b.n	8003d6a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003d48:	2312      	movs	r3, #18
 8003d4a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d4e:	e00c      	b.n	8003d6a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003d50:	2318      	movs	r3, #24
 8003d52:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d56:	e008      	b.n	8003d6a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003d58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d60:	e003      	b.n	8003d6a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003d62:	2306      	movs	r3, #6
 8003d64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d68:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6818      	ldr	r0, [r3, #0]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003d78:	f7ff fc3e 	bl	80035f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff fd3e 	bl	8003802 <LL_ADC_REG_IsConversionOngoing>
 8003d86:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff fd4a 	bl	8003828 <LL_ADC_INJ_IsConversionOngoing>
 8003d94:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f040 81a4 	bne.w	80040ea <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003da2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f040 819f 	bne.w	80040ea <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6818      	ldr	r0, [r3, #0]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	6819      	ldr	r1, [r3, #0]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	461a      	mov	r2, r3
 8003dba:	f7ff fc49 	bl	8003650 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	695a      	ldr	r2, [r3, #20]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	08db      	lsrs	r3, r3, #3
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	2b04      	cmp	r3, #4
 8003dde:	d00a      	beq.n	8003df6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6818      	ldr	r0, [r3, #0]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	6919      	ldr	r1, [r3, #16]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003df0:	f7ff fb9a 	bl	8003528 <LL_ADC_SetOffset>
 8003df4:	e179      	b.n	80040ea <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7ff fbb7 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10a      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x14e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2100      	movs	r1, #0
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff fbac 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	0e9b      	lsrs	r3, r3, #26
 8003e1c:	f003 021f 	and.w	r2, r3, #31
 8003e20:	e01e      	b.n	8003e60 <HAL_ADC_ConfigChannel+0x18c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2100      	movs	r1, #0
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff fba1 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e38:	fa93 f3a3 	rbit	r3, r3
 8003e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e44:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e48:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003e50:	2320      	movs	r3, #32
 8003e52:	e004      	b.n	8003e5e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003e54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e58:	fab3 f383 	clz	r3, r3
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d105      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x1a4>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	0e9b      	lsrs	r3, r3, #26
 8003e72:	f003 031f 	and.w	r3, r3, #31
 8003e76:	e018      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x1d6>
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e84:	fa93 f3a3 	rbit	r3, r3
 8003e88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003e8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003e94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003e9c:	2320      	movs	r3, #32
 8003e9e:	e004      	b.n	8003eaa <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003ea0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ea4:	fab3 f383 	clz	r3, r3
 8003ea8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d106      	bne.n	8003ebc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff fb70 	bl	800359c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7ff fb54 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10a      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x214>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fb49 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	0e9b      	lsrs	r3, r3, #26
 8003ee2:	f003 021f 	and.w	r2, r3, #31
 8003ee6:	e01e      	b.n	8003f26 <HAL_ADC_ConfigChannel+0x252>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2101      	movs	r1, #1
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7ff fb3e 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003efe:	fa93 f3a3 	rbit	r3, r3
 8003f02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003f06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003f0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003f16:	2320      	movs	r3, #32
 8003f18:	e004      	b.n	8003f24 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003f1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f1e:	fab3 f383 	clz	r3, r3
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d105      	bne.n	8003f3e <HAL_ADC_ConfigChannel+0x26a>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	0e9b      	lsrs	r3, r3, #26
 8003f38:	f003 031f 	and.w	r3, r3, #31
 8003f3c:	e018      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x29c>
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f4a:	fa93 f3a3 	rbit	r3, r3
 8003f4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003f52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003f56:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003f5a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003f62:	2320      	movs	r3, #32
 8003f64:	e004      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003f66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f6a:	fab3 f383 	clz	r3, r3
 8003f6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d106      	bne.n	8003f82 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff fb0d 	bl	800359c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2102      	movs	r1, #2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff faf1 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d10a      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x2da>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2102      	movs	r1, #2
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff fae6 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	0e9b      	lsrs	r3, r3, #26
 8003fa8:	f003 021f 	and.w	r2, r3, #31
 8003fac:	e01e      	b.n	8003fec <HAL_ADC_ConfigChannel+0x318>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2102      	movs	r1, #2
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7ff fadb 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003fc4:	fa93 f3a3 	rbit	r3, r3
 8003fc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003fcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003fd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003fd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003fdc:	2320      	movs	r3, #32
 8003fde:	e004      	b.n	8003fea <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003fe0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fe4:	fab3 f383 	clz	r3, r3
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d105      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x330>
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	0e9b      	lsrs	r3, r3, #26
 8003ffe:	f003 031f 	and.w	r3, r3, #31
 8004002:	e014      	b.n	800402e <HAL_ADC_ConfigChannel+0x35a>
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800400c:	fa93 f3a3 	rbit	r3, r3
 8004010:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004012:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004014:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004020:	2320      	movs	r3, #32
 8004022:	e004      	b.n	800402e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004024:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004028:	fab3 f383 	clz	r3, r3
 800402c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800402e:	429a      	cmp	r2, r3
 8004030:	d106      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2200      	movs	r2, #0
 8004038:	2102      	movs	r1, #2
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff faae 	bl	800359c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2103      	movs	r1, #3
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff fa92 	bl	8003570 <LL_ADC_GetOffsetChannel>
 800404c:	4603      	mov	r3, r0
 800404e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <HAL_ADC_ConfigChannel+0x398>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2103      	movs	r1, #3
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff fa87 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8004062:	4603      	mov	r3, r0
 8004064:	0e9b      	lsrs	r3, r3, #26
 8004066:	f003 021f 	and.w	r2, r3, #31
 800406a:	e017      	b.n	800409c <HAL_ADC_ConfigChannel+0x3c8>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2103      	movs	r1, #3
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fa7c 	bl	8003570 <LL_ADC_GetOffsetChannel>
 8004078:	4603      	mov	r3, r0
 800407a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800407e:	fa93 f3a3 	rbit	r3, r3
 8004082:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004086:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004088:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800408e:	2320      	movs	r3, #32
 8004090:	e003      	b.n	800409a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004092:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004094:	fab3 f383 	clz	r3, r3
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d105      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x3e0>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	0e9b      	lsrs	r3, r3, #26
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	e011      	b.n	80040d8 <HAL_ADC_ConfigChannel+0x404>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80040c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80040c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80040cc:	2320      	movs	r3, #32
 80040ce:	e003      	b.n	80040d8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80040d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040d2:	fab3 f383 	clz	r3, r3
 80040d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040d8:	429a      	cmp	r2, r3
 80040da:	d106      	bne.n	80040ea <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2200      	movs	r2, #0
 80040e2:	2103      	movs	r1, #3
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fa59 	bl	800359c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fb60 	bl	80037b4 <LL_ADC_IsEnabled>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f040 8140 	bne.w	800437c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6818      	ldr	r0, [r3, #0]
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	6819      	ldr	r1, [r3, #0]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	461a      	mov	r2, r3
 800410a:	f7ff facd 	bl	80036a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	4a8f      	ldr	r2, [pc, #572]	@ (8004350 <HAL_ADC_ConfigChannel+0x67c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	f040 8131 	bne.w	800437c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10b      	bne.n	8004142 <HAL_ADC_ConfigChannel+0x46e>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	0e9b      	lsrs	r3, r3, #26
 8004130:	3301      	adds	r3, #1
 8004132:	f003 031f 	and.w	r3, r3, #31
 8004136:	2b09      	cmp	r3, #9
 8004138:	bf94      	ite	ls
 800413a:	2301      	movls	r3, #1
 800413c:	2300      	movhi	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	e019      	b.n	8004176 <HAL_ADC_ConfigChannel+0x4a2>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800414a:	fa93 f3a3 	rbit	r3, r3
 800414e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004150:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004152:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800415a:	2320      	movs	r3, #32
 800415c:	e003      	b.n	8004166 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800415e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004160:	fab3 f383 	clz	r3, r3
 8004164:	b2db      	uxtb	r3, r3
 8004166:	3301      	adds	r3, #1
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	2b09      	cmp	r3, #9
 800416e:	bf94      	ite	ls
 8004170:	2301      	movls	r3, #1
 8004172:	2300      	movhi	r3, #0
 8004174:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004176:	2b00      	cmp	r3, #0
 8004178:	d079      	beq.n	800426e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004182:	2b00      	cmp	r3, #0
 8004184:	d107      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x4c2>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	0e9b      	lsrs	r3, r3, #26
 800418c:	3301      	adds	r3, #1
 800418e:	069b      	lsls	r3, r3, #26
 8004190:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004194:	e015      	b.n	80041c2 <HAL_ADC_ConfigChannel+0x4ee>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800419e:	fa93 f3a3 	rbit	r3, r3
 80041a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80041a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041a6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80041a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80041ae:	2320      	movs	r3, #32
 80041b0:	e003      	b.n	80041ba <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80041b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b4:	fab3 f383 	clz	r3, r3
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	3301      	adds	r3, #1
 80041bc:	069b      	lsls	r3, r3, #26
 80041be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <HAL_ADC_ConfigChannel+0x50e>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	0e9b      	lsrs	r3, r3, #26
 80041d4:	3301      	adds	r3, #1
 80041d6:	f003 031f 	and.w	r3, r3, #31
 80041da:	2101      	movs	r1, #1
 80041dc:	fa01 f303 	lsl.w	r3, r1, r3
 80041e0:	e017      	b.n	8004212 <HAL_ADC_ConfigChannel+0x53e>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80041f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041f2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80041f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80041fa:	2320      	movs	r3, #32
 80041fc:	e003      	b.n	8004206 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80041fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004200:	fab3 f383 	clz	r3, r3
 8004204:	b2db      	uxtb	r3, r3
 8004206:	3301      	adds	r3, #1
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	2101      	movs	r1, #1
 800420e:	fa01 f303 	lsl.w	r3, r1, r3
 8004212:	ea42 0103 	orr.w	r1, r2, r3
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <HAL_ADC_ConfigChannel+0x564>
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	0e9b      	lsrs	r3, r3, #26
 8004228:	3301      	adds	r3, #1
 800422a:	f003 021f 	and.w	r2, r3, #31
 800422e:	4613      	mov	r3, r2
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	4413      	add	r3, r2
 8004234:	051b      	lsls	r3, r3, #20
 8004236:	e018      	b.n	800426a <HAL_ADC_ConfigChannel+0x596>
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004240:	fa93 f3a3 	rbit	r3, r3
 8004244:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004248:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800424a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004250:	2320      	movs	r3, #32
 8004252:	e003      	b.n	800425c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004256:	fab3 f383 	clz	r3, r3
 800425a:	b2db      	uxtb	r3, r3
 800425c:	3301      	adds	r3, #1
 800425e:	f003 021f 	and.w	r2, r3, #31
 8004262:	4613      	mov	r3, r2
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	4413      	add	r3, r2
 8004268:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800426a:	430b      	orrs	r3, r1
 800426c:	e081      	b.n	8004372 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004276:	2b00      	cmp	r3, #0
 8004278:	d107      	bne.n	800428a <HAL_ADC_ConfigChannel+0x5b6>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	0e9b      	lsrs	r3, r3, #26
 8004280:	3301      	adds	r3, #1
 8004282:	069b      	lsls	r3, r3, #26
 8004284:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004288:	e015      	b.n	80042b6 <HAL_ADC_ConfigChannel+0x5e2>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004292:	fa93 f3a3 	rbit	r3, r3
 8004296:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800429c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80042a2:	2320      	movs	r3, #32
 80042a4:	e003      	b.n	80042ae <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80042a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a8:	fab3 f383 	clz	r3, r3
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	3301      	adds	r3, #1
 80042b0:	069b      	lsls	r3, r3, #26
 80042b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d109      	bne.n	80042d6 <HAL_ADC_ConfigChannel+0x602>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	0e9b      	lsrs	r3, r3, #26
 80042c8:	3301      	adds	r3, #1
 80042ca:	f003 031f 	and.w	r3, r3, #31
 80042ce:	2101      	movs	r1, #1
 80042d0:	fa01 f303 	lsl.w	r3, r1, r3
 80042d4:	e017      	b.n	8004306 <HAL_ADC_ConfigChannel+0x632>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	fa93 f3a3 	rbit	r3, r3
 80042e2:	61bb      	str	r3, [r7, #24]
  return result;
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80042ee:	2320      	movs	r3, #32
 80042f0:	e003      	b.n	80042fa <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	fab3 f383 	clz	r3, r3
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	3301      	adds	r3, #1
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	2101      	movs	r1, #1
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	ea42 0103 	orr.w	r1, r2, r3
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10d      	bne.n	8004332 <HAL_ADC_ConfigChannel+0x65e>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	0e9b      	lsrs	r3, r3, #26
 800431c:	3301      	adds	r3, #1
 800431e:	f003 021f 	and.w	r2, r3, #31
 8004322:	4613      	mov	r3, r2
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	4413      	add	r3, r2
 8004328:	3b1e      	subs	r3, #30
 800432a:	051b      	lsls	r3, r3, #20
 800432c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004330:	e01e      	b.n	8004370 <HAL_ADC_ConfigChannel+0x69c>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	fa93 f3a3 	rbit	r3, r3
 800433e:	60fb      	str	r3, [r7, #12]
  return result;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800434a:	2320      	movs	r3, #32
 800434c:	e006      	b.n	800435c <HAL_ADC_ConfigChannel+0x688>
 800434e:	bf00      	nop
 8004350:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	fab3 f383 	clz	r3, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	3301      	adds	r3, #1
 800435e:	f003 021f 	and.w	r2, r3, #31
 8004362:	4613      	mov	r3, r2
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	4413      	add	r3, r2
 8004368:	3b1e      	subs	r3, #30
 800436a:	051b      	lsls	r3, r3, #20
 800436c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004370:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004376:	4619      	mov	r1, r3
 8004378:	f7ff f96a 	bl	8003650 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	4b3d      	ldr	r3, [pc, #244]	@ (8004478 <HAL_ADC_ConfigChannel+0x7a4>)
 8004382:	4013      	ands	r3, r2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d06c      	beq.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004388:	483c      	ldr	r0, [pc, #240]	@ (800447c <HAL_ADC_ConfigChannel+0x7a8>)
 800438a:	f7ff f8bf 	bl	800350c <LL_ADC_GetCommonPathInternalCh>
 800438e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a3a      	ldr	r2, [pc, #232]	@ (8004480 <HAL_ADC_ConfigChannel+0x7ac>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d127      	bne.n	80043ec <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800439c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d121      	bne.n	80043ec <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a35      	ldr	r2, [pc, #212]	@ (8004484 <HAL_ADC_ConfigChannel+0x7b0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d157      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043ba:	4619      	mov	r1, r3
 80043bc:	482f      	ldr	r0, [pc, #188]	@ (800447c <HAL_ADC_ConfigChannel+0x7a8>)
 80043be:	f7ff f892 	bl	80034e6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043c2:	4b31      	ldr	r3, [pc, #196]	@ (8004488 <HAL_ADC_ConfigChannel+0x7b4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	099b      	lsrs	r3, r3, #6
 80043c8:	4a30      	ldr	r2, [pc, #192]	@ (800448c <HAL_ADC_ConfigChannel+0x7b8>)
 80043ca:	fba2 2303 	umull	r2, r3, r2, r3
 80043ce:	099b      	lsrs	r3, r3, #6
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	4613      	mov	r3, r2
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80043dc:	e002      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f9      	bne.n	80043de <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043ea:	e03a      	b.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a27      	ldr	r2, [pc, #156]	@ (8004490 <HAL_ADC_ConfigChannel+0x7bc>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d113      	bne.n	800441e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10d      	bne.n	800441e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a1f      	ldr	r2, [pc, #124]	@ (8004484 <HAL_ADC_ConfigChannel+0x7b0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d12a      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800440c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004410:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004414:	4619      	mov	r1, r3
 8004416:	4819      	ldr	r0, [pc, #100]	@ (800447c <HAL_ADC_ConfigChannel+0x7a8>)
 8004418:	f7ff f865 	bl	80034e6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800441c:	e021      	b.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a1c      	ldr	r2, [pc, #112]	@ (8004494 <HAL_ADC_ConfigChannel+0x7c0>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d11c      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004428:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800442c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d116      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a12      	ldr	r2, [pc, #72]	@ (8004484 <HAL_ADC_ConfigChannel+0x7b0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d111      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800443e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004442:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004446:	4619      	mov	r1, r3
 8004448:	480c      	ldr	r0, [pc, #48]	@ (800447c <HAL_ADC_ConfigChannel+0x7a8>)
 800444a:	f7ff f84c 	bl	80034e6 <LL_ADC_SetCommonPathInternalCh>
 800444e:	e008      	b.n	8004462 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004454:	f043 0220 	orr.w	r2, r3, #32
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800446a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800446e:	4618      	mov	r0, r3
 8004470:	37d8      	adds	r7, #216	@ 0xd8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	80080000 	.word	0x80080000
 800447c:	50040300 	.word	0x50040300
 8004480:	c7520000 	.word	0xc7520000
 8004484:	50040000 	.word	0x50040000
 8004488:	2000002c 	.word	0x2000002c
 800448c:	053e2d63 	.word	0x053e2d63
 8004490:	cb840000 	.word	0xcb840000
 8004494:	80000001 	.word	0x80000001

08004498 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044a0:	2300      	movs	r3, #0
 80044a2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff f983 	bl	80037b4 <LL_ADC_IsEnabled>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d169      	bne.n	8004588 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	4b36      	ldr	r3, [pc, #216]	@ (8004594 <ADC_Enable+0xfc>)
 80044bc:	4013      	ands	r3, r2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00d      	beq.n	80044de <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c6:	f043 0210 	orr.w	r2, r3, #16
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d2:	f043 0201 	orr.w	r2, r3, #1
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e055      	b.n	800458a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff f952 	bl	800378c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044e8:	482b      	ldr	r0, [pc, #172]	@ (8004598 <ADC_Enable+0x100>)
 80044ea:	f7ff f80f 	bl	800350c <LL_ADC_GetCommonPathInternalCh>
 80044ee:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80044f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d013      	beq.n	8004520 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044f8:	4b28      	ldr	r3, [pc, #160]	@ (800459c <ADC_Enable+0x104>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	099b      	lsrs	r3, r3, #6
 80044fe:	4a28      	ldr	r2, [pc, #160]	@ (80045a0 <ADC_Enable+0x108>)
 8004500:	fba2 2303 	umull	r2, r3, r2, r3
 8004504:	099b      	lsrs	r3, r3, #6
 8004506:	1c5a      	adds	r2, r3, #1
 8004508:	4613      	mov	r3, r2
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	4413      	add	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004512:	e002      	b.n	800451a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	3b01      	subs	r3, #1
 8004518:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1f9      	bne.n	8004514 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004520:	f7fe ffc2 	bl	80034a8 <HAL_GetTick>
 8004524:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004526:	e028      	b.n	800457a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff f941 	bl	80037b4 <LL_ADC_IsEnabled>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d104      	bne.n	8004542 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff f925 	bl	800378c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004542:	f7fe ffb1 	bl	80034a8 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d914      	bls.n	800457a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b01      	cmp	r3, #1
 800455c:	d00d      	beq.n	800457a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004562:	f043 0210 	orr.w	r2, r3, #16
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e007      	b.n	800458a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b01      	cmp	r3, #1
 8004586:	d1cf      	bne.n	8004528 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	8000003f 	.word	0x8000003f
 8004598:	50040300 	.word	0x50040300
 800459c:	2000002c 	.word	0x2000002c
 80045a0:	053e2d63 	.word	0x053e2d63

080045a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <__NVIC_SetPriorityGrouping+0x44>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80045c0:	4013      	ands	r3, r2
 80045c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80045d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045d6:	4a04      	ldr	r2, [pc, #16]	@ (80045e8 <__NVIC_SetPriorityGrouping+0x44>)
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	60d3      	str	r3, [r2, #12]
}
 80045dc:	bf00      	nop
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	e000ed00 	.word	0xe000ed00

080045ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045f0:	4b04      	ldr	r3, [pc, #16]	@ (8004604 <__NVIC_GetPriorityGrouping+0x18>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	0a1b      	lsrs	r3, r3, #8
 80045f6:	f003 0307 	and.w	r3, r3, #7
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	e000ed00 	.word	0xe000ed00

08004608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	4603      	mov	r3, r0
 8004610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004616:	2b00      	cmp	r3, #0
 8004618:	db0b      	blt.n	8004632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800461a:	79fb      	ldrb	r3, [r7, #7]
 800461c:	f003 021f 	and.w	r2, r3, #31
 8004620:	4907      	ldr	r1, [pc, #28]	@ (8004640 <__NVIC_EnableIRQ+0x38>)
 8004622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004626:	095b      	lsrs	r3, r3, #5
 8004628:	2001      	movs	r0, #1
 800462a:	fa00 f202 	lsl.w	r2, r0, r2
 800462e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	e000e100 	.word	0xe000e100

08004644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	4603      	mov	r3, r0
 800464c:	6039      	str	r1, [r7, #0]
 800464e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004654:	2b00      	cmp	r3, #0
 8004656:	db0a      	blt.n	800466e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	b2da      	uxtb	r2, r3
 800465c:	490c      	ldr	r1, [pc, #48]	@ (8004690 <__NVIC_SetPriority+0x4c>)
 800465e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004662:	0112      	lsls	r2, r2, #4
 8004664:	b2d2      	uxtb	r2, r2
 8004666:	440b      	add	r3, r1
 8004668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800466c:	e00a      	b.n	8004684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	b2da      	uxtb	r2, r3
 8004672:	4908      	ldr	r1, [pc, #32]	@ (8004694 <__NVIC_SetPriority+0x50>)
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	3b04      	subs	r3, #4
 800467c:	0112      	lsls	r2, r2, #4
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	440b      	add	r3, r1
 8004682:	761a      	strb	r2, [r3, #24]
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	e000e100 	.word	0xe000e100
 8004694:	e000ed00 	.word	0xe000ed00

08004698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004698:	b480      	push	{r7}
 800469a:	b089      	sub	sp, #36	@ 0x24
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	f1c3 0307 	rsb	r3, r3, #7
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	bf28      	it	cs
 80046b6:	2304      	movcs	r3, #4
 80046b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	3304      	adds	r3, #4
 80046be:	2b06      	cmp	r3, #6
 80046c0:	d902      	bls.n	80046c8 <NVIC_EncodePriority+0x30>
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	3b03      	subs	r3, #3
 80046c6:	e000      	b.n	80046ca <NVIC_EncodePriority+0x32>
 80046c8:	2300      	movs	r3, #0
 80046ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046cc:	f04f 32ff 	mov.w	r2, #4294967295
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	43da      	mvns	r2, r3
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	401a      	ands	r2, r3
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046e0:	f04f 31ff 	mov.w	r1, #4294967295
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ea:	43d9      	mvns	r1, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046f0:	4313      	orrs	r3, r2
         );
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3724      	adds	r7, #36	@ 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
	...

08004700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3b01      	subs	r3, #1
 800470c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004710:	d301      	bcc.n	8004716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004712:	2301      	movs	r3, #1
 8004714:	e00f      	b.n	8004736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004716:	4a0a      	ldr	r2, [pc, #40]	@ (8004740 <SysTick_Config+0x40>)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	3b01      	subs	r3, #1
 800471c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800471e:	210f      	movs	r1, #15
 8004720:	f04f 30ff 	mov.w	r0, #4294967295
 8004724:	f7ff ff8e 	bl	8004644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004728:	4b05      	ldr	r3, [pc, #20]	@ (8004740 <SysTick_Config+0x40>)
 800472a:	2200      	movs	r2, #0
 800472c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800472e:	4b04      	ldr	r3, [pc, #16]	@ (8004740 <SysTick_Config+0x40>)
 8004730:	2207      	movs	r2, #7
 8004732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	e000e010 	.word	0xe000e010

08004744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7ff ff29 	bl	80045a4 <__NVIC_SetPriorityGrouping>
}
 8004752:	bf00      	nop
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b086      	sub	sp, #24
 800475e:	af00      	add	r7, sp, #0
 8004760:	4603      	mov	r3, r0
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800476c:	f7ff ff3e 	bl	80045ec <__NVIC_GetPriorityGrouping>
 8004770:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	68b9      	ldr	r1, [r7, #8]
 8004776:	6978      	ldr	r0, [r7, #20]
 8004778:	f7ff ff8e 	bl	8004698 <NVIC_EncodePriority>
 800477c:	4602      	mov	r2, r0
 800477e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004782:	4611      	mov	r1, r2
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff ff5d 	bl	8004644 <__NVIC_SetPriority>
}
 800478a:	bf00      	nop
 800478c:	3718      	adds	r7, #24
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b082      	sub	sp, #8
 8004796:	af00      	add	r7, sp, #0
 8004798:	4603      	mov	r3, r0
 800479a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800479c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7ff ff31 	bl	8004608 <__NVIC_EnableIRQ>
}
 80047a6:	bf00      	nop
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b082      	sub	sp, #8
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7ff ffa2 	bl	8004700 <SysTick_Config>
 80047bc:	4603      	mov	r3, r0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b086      	sub	sp, #24
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047d4:	2300      	movs	r3, #0
 80047d6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_DMA_Start_IT+0x20>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e04b      	b.n	800487e <HAL_DMA_Start_IT+0xb8>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d13a      	bne.n	8004870 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2202      	movs	r2, #2
 80047fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0201 	bic.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	68b9      	ldr	r1, [r7, #8]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 f831 	bl	8004886 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004828:	2b00      	cmp	r3, #0
 800482a:	d008      	beq.n	800483e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f042 020e 	orr.w	r2, r2, #14
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	e00f      	b.n	800485e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0204 	bic.w	r2, r2, #4
 800484c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 020a 	orr.w	r2, r2, #10
 800485c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f042 0201 	orr.w	r2, r2, #1
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	e005      	b.n	800487c <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004878:	2302      	movs	r3, #2
 800487a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800487c:	7dfb      	ldrb	r3, [r7, #23]
}
 800487e:	4618      	mov	r0, r3
 8004880:	3718      	adds	r7, #24
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004886:	b480      	push	{r7}
 8004888:	b085      	sub	sp, #20
 800488a:	af00      	add	r7, sp, #0
 800488c:	60f8      	str	r0, [r7, #12]
 800488e:	60b9      	str	r1, [r7, #8]
 8004890:	607a      	str	r2, [r7, #4]
 8004892:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004898:	f003 021c 	and.w	r2, r3, #28
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a0:	2101      	movs	r1, #1
 80048a2:	fa01 f202 	lsl.w	r2, r1, r2
 80048a6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	2b10      	cmp	r3, #16
 80048b6:	d108      	bne.n	80048ca <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80048c8:	e007      	b.n	80048da <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	60da      	str	r2, [r3, #12]
}
 80048da:	bf00      	nop
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
	...

080048e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048f6:	e148      	b.n	8004b8a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	2101      	movs	r1, #1
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	fa01 f303 	lsl.w	r3, r1, r3
 8004904:	4013      	ands	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 813a 	beq.w	8004b84 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d005      	beq.n	8004928 <HAL_GPIO_Init+0x40>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 0303 	and.w	r3, r3, #3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d130      	bne.n	800498a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	2203      	movs	r2, #3
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4013      	ands	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	68da      	ldr	r2, [r3, #12]
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	4313      	orrs	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800495e:	2201      	movs	r2, #1
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	43db      	mvns	r3, r3
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	4013      	ands	r3, r2
 800496c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	091b      	lsrs	r3, r3, #4
 8004974:	f003 0201 	and.w	r2, r3, #1
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	fa02 f303 	lsl.w	r3, r2, r3
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	2b03      	cmp	r3, #3
 8004994:	d017      	beq.n	80049c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	005b      	lsls	r3, r3, #1
 80049a0:	2203      	movs	r2, #3
 80049a2:	fa02 f303 	lsl.w	r3, r2, r3
 80049a6:	43db      	mvns	r3, r3
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	4013      	ands	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	689a      	ldr	r2, [r3, #8]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	4313      	orrs	r3, r2
 80049be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d123      	bne.n	8004a1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	08da      	lsrs	r2, r3, #3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3208      	adds	r2, #8
 80049da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	220f      	movs	r2, #15
 80049ea:	fa02 f303 	lsl.w	r3, r2, r3
 80049ee:	43db      	mvns	r3, r3
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4013      	ands	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	691a      	ldr	r2, [r3, #16]
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	fa02 f303 	lsl.w	r3, r2, r3
 8004a06:	693a      	ldr	r2, [r7, #16]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	08da      	lsrs	r2, r3, #3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3208      	adds	r2, #8
 8004a14:	6939      	ldr	r1, [r7, #16]
 8004a16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	2203      	movs	r2, #3
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	43db      	mvns	r3, r3
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f003 0203 	and.w	r2, r3, #3
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f000 8094 	beq.w	8004b84 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a5c:	4b52      	ldr	r3, [pc, #328]	@ (8004ba8 <HAL_GPIO_Init+0x2c0>)
 8004a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a60:	4a51      	ldr	r2, [pc, #324]	@ (8004ba8 <HAL_GPIO_Init+0x2c0>)
 8004a62:	f043 0301 	orr.w	r3, r3, #1
 8004a66:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a68:	4b4f      	ldr	r3, [pc, #316]	@ (8004ba8 <HAL_GPIO_Init+0x2c0>)
 8004a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	60bb      	str	r3, [r7, #8]
 8004a72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004a74:	4a4d      	ldr	r2, [pc, #308]	@ (8004bac <HAL_GPIO_Init+0x2c4>)
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	089b      	lsrs	r3, r3, #2
 8004a7a:	3302      	adds	r3, #2
 8004a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	220f      	movs	r2, #15
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	43db      	mvns	r3, r3
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4013      	ands	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a9e:	d00d      	beq.n	8004abc <HAL_GPIO_Init+0x1d4>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a43      	ldr	r2, [pc, #268]	@ (8004bb0 <HAL_GPIO_Init+0x2c8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <HAL_GPIO_Init+0x1d0>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a42      	ldr	r2, [pc, #264]	@ (8004bb4 <HAL_GPIO_Init+0x2cc>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d101      	bne.n	8004ab4 <HAL_GPIO_Init+0x1cc>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e004      	b.n	8004abe <HAL_GPIO_Init+0x1d6>
 8004ab4:	2307      	movs	r3, #7
 8004ab6:	e002      	b.n	8004abe <HAL_GPIO_Init+0x1d6>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e000      	b.n	8004abe <HAL_GPIO_Init+0x1d6>
 8004abc:	2300      	movs	r3, #0
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	f002 0203 	and.w	r2, r2, #3
 8004ac4:	0092      	lsls	r2, r2, #2
 8004ac6:	4093      	lsls	r3, r2
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004ace:	4937      	ldr	r1, [pc, #220]	@ (8004bac <HAL_GPIO_Init+0x2c4>)
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	089b      	lsrs	r3, r3, #2
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004adc:	4b36      	ldr	r3, [pc, #216]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004b00:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004b06:	4b2c      	ldr	r3, [pc, #176]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	43db      	mvns	r3, r3
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4013      	ands	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b2a:	4a23      	ldr	r2, [pc, #140]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004b30:	4b21      	ldr	r3, [pc, #132]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b54:	4a18      	ldr	r2, [pc, #96]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004b5a:	4b17      	ldr	r3, [pc, #92]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	43db      	mvns	r3, r3
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	4013      	ands	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b7e:	4a0e      	ldr	r2, [pc, #56]	@ (8004bb8 <HAL_GPIO_Init+0x2d0>)
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	3301      	adds	r3, #1
 8004b88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	fa22 f303 	lsr.w	r3, r2, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f47f aeaf 	bne.w	80048f8 <HAL_GPIO_Init+0x10>
  }
}
 8004b9a:	bf00      	nop
 8004b9c:	bf00      	nop
 8004b9e:	371c      	adds	r7, #28
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	40010000 	.word	0x40010000
 8004bb0:	48000400 	.word	0x48000400
 8004bb4:	48000800 	.word	0x48000800
 8004bb8:	40010400 	.word	0x40010400

08004bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	807b      	strh	r3, [r7, #2]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bcc:	787b      	ldrb	r3, [r7, #1]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004bd8:	e002      	b.n	8004be0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004bda:	887a      	ldrh	r2, [r7, #2]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e08d      	b.n	8004d1a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fe f88a 	bl	8002d2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	@ 0x24
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c62:	609a      	str	r2, [r3, #8]
 8004c64:	e006      	b.n	8004c74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d108      	bne.n	8004c8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c8a:	605a      	str	r2, [r3, #4]
 8004c8c:	e007      	b.n	8004c9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691a      	ldr	r2, [r3, #16]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69d9      	ldr	r1, [r3, #28]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af02      	add	r7, sp, #8
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	607a      	str	r2, [r7, #4]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	460b      	mov	r3, r1
 8004d32:	817b      	strh	r3, [r7, #10]
 8004d34:	4613      	mov	r3, r2
 8004d36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	f040 80fd 	bne.w	8004f40 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d101      	bne.n	8004d54 <HAL_I2C_Master_Transmit+0x30>
 8004d50:	2302      	movs	r3, #2
 8004d52:	e0f6      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d5c:	f7fe fba4 	bl	80034a8 <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	2319      	movs	r3, #25
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 fa0a 	bl	8005188 <I2C_WaitOnFlagUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e0e1      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2221      	movs	r2, #33	@ 0x21
 8004d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2210      	movs	r2, #16
 8004d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	893a      	ldrh	r2, [r7, #8]
 8004d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2bff      	cmp	r3, #255	@ 0xff
 8004dae:	d906      	bls.n	8004dbe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	22ff      	movs	r2, #255	@ 0xff
 8004db4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004db6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dba:	617b      	str	r3, [r7, #20]
 8004dbc:	e007      	b.n	8004dce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004dc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dcc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d024      	beq.n	8004e20 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	781a      	ldrb	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	8979      	ldrh	r1, [r7, #10]
 8004e12:	4b4e      	ldr	r3, [pc, #312]	@ (8004f4c <HAL_I2C_Master_Transmit+0x228>)
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fbf1 	bl	8005600 <I2C_TransferConfig>
 8004e1e:	e066      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e24:	b2da      	uxtb	r2, r3
 8004e26:	8979      	ldrh	r1, [r7, #10]
 8004e28:	4b48      	ldr	r3, [pc, #288]	@ (8004f4c <HAL_I2C_Master_Transmit+0x228>)
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 fbe6 	bl	8005600 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004e34:	e05b      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	6a39      	ldr	r1, [r7, #32]
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f9f3 	bl	8005226 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e07b      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	781a      	ldrb	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d034      	beq.n	8004eee <HAL_I2C_Master_Transmit+0x1ca>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d130      	bne.n	8004eee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	6a3b      	ldr	r3, [r7, #32]
 8004e92:	2200      	movs	r2, #0
 8004e94:	2180      	movs	r1, #128	@ 0x80
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f976 	bl	8005188 <I2C_WaitOnFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e04d      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	2bff      	cmp	r3, #255	@ 0xff
 8004eae:	d90e      	bls.n	8004ece <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	22ff      	movs	r2, #255	@ 0xff
 8004eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	8979      	ldrh	r1, [r7, #10]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 fb9a 	bl	8005600 <I2C_TransferConfig>
 8004ecc:	e00f      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	8979      	ldrh	r1, [r7, #10]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fb89 	bl	8005600 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d19e      	bne.n	8004e36 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	6a39      	ldr	r1, [r7, #32]
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f9d9 	bl	80052b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e01a      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2220      	movs	r2, #32
 8004f12:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6859      	ldr	r1, [r3, #4]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f50 <HAL_I2C_Master_Transmit+0x22c>)
 8004f20:	400b      	ands	r3, r1
 8004f22:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e000      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004f40:	2302      	movs	r3, #2
  }
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	80002000 	.word	0x80002000
 8004f50:	fe00e800 	.word	0xfe00e800

08004f54 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b088      	sub	sp, #32
 8004f58:	af02      	add	r7, sp, #8
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	607a      	str	r2, [r7, #4]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	460b      	mov	r3, r1
 8004f62:	817b      	strh	r3, [r7, #10]
 8004f64:	4613      	mov	r3, r2
 8004f66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b20      	cmp	r3, #32
 8004f72:	f040 80db 	bne.w	800512c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <HAL_I2C_Master_Receive+0x30>
 8004f80:	2302      	movs	r3, #2
 8004f82:	e0d4      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f8c:	f7fe fa8c 	bl	80034a8 <HAL_GetTick>
 8004f90:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	9300      	str	r3, [sp, #0]
 8004f96:	2319      	movs	r3, #25
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f000 f8f2 	bl	8005188 <I2C_WaitOnFlagUntilTimeout>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e0bf      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2222      	movs	r2, #34	@ 0x22
 8004fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2210      	movs	r2, #16
 8004fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	893a      	ldrh	r2, [r7, #8]
 8004fce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2bff      	cmp	r3, #255	@ 0xff
 8004fde:	d90e      	bls.n	8004ffe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	22ff      	movs	r2, #255	@ 0xff
 8004fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	8979      	ldrh	r1, [r7, #10]
 8004fee:	4b52      	ldr	r3, [pc, #328]	@ (8005138 <HAL_I2C_Master_Receive+0x1e4>)
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 fb02 	bl	8005600 <I2C_TransferConfig>
 8004ffc:	e06d      	b.n	80050da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500c:	b2da      	uxtb	r2, r3
 800500e:	8979      	ldrh	r1, [r7, #10]
 8005010:	4b49      	ldr	r3, [pc, #292]	@ (8005138 <HAL_I2C_Master_Receive+0x1e4>)
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f000 faf1 	bl	8005600 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800501e:	e05c      	b.n	80050da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	6a39      	ldr	r1, [r7, #32]
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 f989 	bl	800533c <I2C_WaitOnRXNEFlagUntilTimeout>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e07c      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	1c5a      	adds	r2, r3, #1
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505c:	b29b      	uxth	r3, r3
 800505e:	3b01      	subs	r3, #1
 8005060:	b29a      	uxth	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506a:	b29b      	uxth	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d034      	beq.n	80050da <HAL_I2C_Master_Receive+0x186>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005074:	2b00      	cmp	r3, #0
 8005076:	d130      	bne.n	80050da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	6a3b      	ldr	r3, [r7, #32]
 800507e:	2200      	movs	r2, #0
 8005080:	2180      	movs	r1, #128	@ 0x80
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 f880 	bl	8005188 <I2C_WaitOnFlagUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e04d      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	2bff      	cmp	r3, #255	@ 0xff
 800509a:	d90e      	bls.n	80050ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	22ff      	movs	r2, #255	@ 0xff
 80050a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	8979      	ldrh	r1, [r7, #10]
 80050aa:	2300      	movs	r3, #0
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 faa4 	bl	8005600 <I2C_TransferConfig>
 80050b8:	e00f      	b.n	80050da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050be:	b29a      	uxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	8979      	ldrh	r1, [r7, #10]
 80050cc:	2300      	movs	r3, #0
 80050ce:	9300      	str	r3, [sp, #0]
 80050d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f000 fa93 	bl	8005600 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d19d      	bne.n	8005020 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	6a39      	ldr	r1, [r7, #32]
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f000 f8e3 	bl	80052b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e01a      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2220      	movs	r2, #32
 80050fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6859      	ldr	r1, [r3, #4]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	4b0c      	ldr	r3, [pc, #48]	@ (800513c <HAL_I2C_Master_Receive+0x1e8>)
 800510c:	400b      	ands	r3, r1
 800510e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005128:	2300      	movs	r3, #0
 800512a:	e000      	b.n	800512e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800512c:	2302      	movs	r3, #2
  }
}
 800512e:	4618      	mov	r0, r3
 8005130:	3718      	adds	r7, #24
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	80002400 	.word	0x80002400
 800513c:	fe00e800 	.word	0xfe00e800

08005140 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b02      	cmp	r3, #2
 8005154:	d103      	bne.n	800515e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2200      	movs	r2, #0
 800515c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b01      	cmp	r3, #1
 800516a:	d007      	beq.n	800517c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	619a      	str	r2, [r3, #24]
  }
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	603b      	str	r3, [r7, #0]
 8005194:	4613      	mov	r3, r2
 8005196:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005198:	e031      	b.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a0:	d02d      	beq.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051a2:	f7fe f981 	bl	80034a8 <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d302      	bcc.n	80051b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d122      	bne.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699a      	ldr	r2, [r3, #24]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	4013      	ands	r3, r2
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	bf0c      	ite	eq
 80051c8:	2301      	moveq	r3, #1
 80051ca:	2300      	movne	r3, #0
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	461a      	mov	r2, r3
 80051d0:	79fb      	ldrb	r3, [r7, #7]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d113      	bne.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	f043 0220 	orr.w	r2, r3, #32
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e00f      	b.n	800521e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	699a      	ldr	r2, [r3, #24]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4013      	ands	r3, r2
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	429a      	cmp	r2, r3
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	429a      	cmp	r2, r3
 800521a:	d0be      	beq.n	800519a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b084      	sub	sp, #16
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005232:	e033      	b.n	800529c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	68b9      	ldr	r1, [r7, #8]
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 f901 	bl	8005440 <I2C_IsErrorOccurred>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e031      	b.n	80052ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524e:	d025      	beq.n	800529c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005250:	f7fe f92a 	bl	80034a8 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	429a      	cmp	r2, r3
 800525e:	d302      	bcc.n	8005266 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d11a      	bne.n	800529c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b02      	cmp	r3, #2
 8005272:	d013      	beq.n	800529c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005278:	f043 0220 	orr.w	r2, r3, #32
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e007      	b.n	80052ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d1c4      	bne.n	8005234 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052c0:	e02f      	b.n	8005322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 f8ba 	bl	8005440 <I2C_IsErrorOccurred>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e02d      	b.n	8005332 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d6:	f7fe f8e7 	bl	80034a8 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d302      	bcc.n	80052ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d11a      	bne.n	8005322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	f003 0320 	and.w	r3, r3, #32
 80052f6:	2b20      	cmp	r3, #32
 80052f8:	d013      	beq.n	8005322 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f043 0220 	orr.w	r2, r3, #32
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2220      	movs	r2, #32
 800530a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e007      	b.n	8005332 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	2b20      	cmp	r3, #32
 800532e:	d1c8      	bne.n	80052c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
	...

0800533c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005348:	e06b      	b.n	8005422 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	68b9      	ldr	r1, [r7, #8]
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f000 f876 	bl	8005440 <I2C_IsErrorOccurred>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e069      	b.n	8005432 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0320 	and.w	r3, r3, #32
 8005368:	2b20      	cmp	r3, #32
 800536a:	d138      	bne.n	80053de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b04      	cmp	r3, #4
 8005378:	d105      	bne.n	8005386 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	e055      	b.n	8005432 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	2b10      	cmp	r3, #16
 8005392:	d107      	bne.n	80053a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2210      	movs	r2, #16
 800539a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2204      	movs	r2, #4
 80053a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80053a2:	e002      	b.n	80053aa <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2220      	movs	r2, #32
 80053b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6859      	ldr	r1, [r3, #4]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	4b1f      	ldr	r3, [pc, #124]	@ (800543c <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80053be:	400b      	ands	r3, r1
 80053c0:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2220      	movs	r2, #32
 80053c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e029      	b.n	8005432 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053de:	f7fe f863 	bl	80034a8 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d302      	bcc.n	80053f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d116      	bne.n	8005422 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b04      	cmp	r3, #4
 8005400:	d00f      	beq.n	8005422 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005406:	f043 0220 	orr.w	r2, r3, #32
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2220      	movs	r2, #32
 8005412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e007      	b.n	8005432 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b04      	cmp	r3, #4
 800542e:	d18c      	bne.n	800534a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	fe00e800 	.word	0xfe00e800

08005440 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b08a      	sub	sp, #40	@ 0x28
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800545a:	2300      	movs	r3, #0
 800545c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d068      	beq.n	800553e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2210      	movs	r2, #16
 8005472:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005474:	e049      	b.n	800550a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547c:	d045      	beq.n	800550a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800547e:	f7fe f813 	bl	80034a8 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	429a      	cmp	r2, r3
 800548c:	d302      	bcc.n	8005494 <I2C_IsErrorOccurred+0x54>
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d13a      	bne.n	800550a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800549e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054b6:	d121      	bne.n	80054fc <I2C_IsErrorOccurred+0xbc>
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054be:	d01d      	beq.n	80054fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80054c0:	7cfb      	ldrb	r3, [r7, #19]
 80054c2:	2b20      	cmp	r3, #32
 80054c4:	d01a      	beq.n	80054fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80054d6:	f7fd ffe7 	bl	80034a8 <HAL_GetTick>
 80054da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054dc:	e00e      	b.n	80054fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80054de:	f7fd ffe3 	bl	80034a8 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b19      	cmp	r3, #25
 80054ea:	d907      	bls.n	80054fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	f043 0320 	orr.w	r3, r3, #32
 80054f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80054fa:	e006      	b.n	800550a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f003 0320 	and.w	r3, r3, #32
 8005506:	2b20      	cmp	r3, #32
 8005508:	d1e9      	bne.n	80054de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b20      	cmp	r3, #32
 8005516:	d003      	beq.n	8005520 <I2C_IsErrorOccurred+0xe0>
 8005518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0aa      	beq.n	8005476 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005524:	2b00      	cmp	r3, #0
 8005526:	d103      	bne.n	8005530 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2220      	movs	r2, #32
 800552e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	f043 0304 	orr.w	r3, r3, #4
 8005536:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00b      	beq.n	8005568 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	f043 0301 	orr.w	r3, r3, #1
 8005556:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005560:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00b      	beq.n	800558a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	f043 0308 	orr.w	r3, r3, #8
 8005578:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005582:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00b      	beq.n	80055ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005594:	6a3b      	ldr	r3, [r7, #32]
 8005596:	f043 0302 	orr.w	r3, r3, #2
 800559a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80055ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d01c      	beq.n	80055ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f7ff fdc3 	bl	8005140 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6859      	ldr	r1, [r3, #4]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <I2C_IsErrorOccurred+0x1bc>)
 80055c6:	400b      	ands	r3, r1
 80055c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	431a      	orrs	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80055ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3728      	adds	r7, #40	@ 0x28
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	fe00e800 	.word	0xfe00e800

08005600 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	607b      	str	r3, [r7, #4]
 800560a:	460b      	mov	r3, r1
 800560c:	817b      	strh	r3, [r7, #10]
 800560e:	4613      	mov	r3, r2
 8005610:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005612:	897b      	ldrh	r3, [r7, #10]
 8005614:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005618:	7a7b      	ldrb	r3, [r7, #9]
 800561a:	041b      	lsls	r3, r3, #16
 800561c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005620:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	4313      	orrs	r3, r2
 800562a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800562e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	0d5b      	lsrs	r3, r3, #21
 800563a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800563e:	4b08      	ldr	r3, [pc, #32]	@ (8005660 <I2C_TransferConfig+0x60>)
 8005640:	430b      	orrs	r3, r1
 8005642:	43db      	mvns	r3, r3
 8005644:	ea02 0103 	and.w	r1, r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	430a      	orrs	r2, r1
 8005650:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005652:	bf00      	nop
 8005654:	371c      	adds	r7, #28
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	03ff63ff 	.word	0x03ff63ff

08005664 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b20      	cmp	r3, #32
 8005678:	d138      	bne.n	80056ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005680:	2b01      	cmp	r3, #1
 8005682:	d101      	bne.n	8005688 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005684:	2302      	movs	r3, #2
 8005686:	e032      	b.n	80056ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2224      	movs	r2, #36	@ 0x24
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 0201 	bic.w	r2, r2, #1
 80056a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6819      	ldr	r1, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	e000      	b.n	80056ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056ec:	2302      	movs	r3, #2
  }
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr

080056fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b085      	sub	sp, #20
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
 8005702:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b20      	cmp	r3, #32
 800570e:	d139      	bne.n	8005784 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005716:	2b01      	cmp	r3, #1
 8005718:	d101      	bne.n	800571e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800571a:	2302      	movs	r3, #2
 800571c:	e033      	b.n	8005786 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2224      	movs	r2, #36	@ 0x24
 800572a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f022 0201 	bic.w	r2, r2, #1
 800573c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800574c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	021b      	lsls	r3, r3, #8
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f042 0201 	orr.w	r2, r2, #1
 800576e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	e000      	b.n	8005786 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005784:	2302      	movs	r3, #2
  }
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
	...

08005794 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005798:	4b04      	ldr	r3, [pc, #16]	@ (80057ac <HAL_PWREx_GetVoltageRange+0x18>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40007000 	.word	0x40007000

080057b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057be:	d130      	bne.n	8005822 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80057c0:	4b23      	ldr	r3, [pc, #140]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057cc:	d038      	beq.n	8005840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057ce:	4b20      	ldr	r3, [pc, #128]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057de:	4b1d      	ldr	r3, [pc, #116]	@ (8005854 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2232      	movs	r2, #50	@ 0x32
 80057e4:	fb02 f303 	mul.w	r3, r2, r3
 80057e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005858 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80057ea:	fba2 2303 	umull	r2, r3, r2, r3
 80057ee:	0c9b      	lsrs	r3, r3, #18
 80057f0:	3301      	adds	r3, #1
 80057f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057f4:	e002      	b.n	80057fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	3b01      	subs	r3, #1
 80057fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057fc:	4b14      	ldr	r3, [pc, #80]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005808:	d102      	bne.n	8005810 <HAL_PWREx_ControlVoltageScaling+0x60>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f2      	bne.n	80057f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005810:	4b0f      	ldr	r3, [pc, #60]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800581c:	d110      	bne.n	8005840 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e00f      	b.n	8005842 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005822:	4b0b      	ldr	r3, [pc, #44]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800582a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800582e:	d007      	beq.n	8005840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005830:	4b07      	ldr	r3, [pc, #28]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005838:	4a05      	ldr	r2, [pc, #20]	@ (8005850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800583a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800583e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40007000 	.word	0x40007000
 8005854:	2000002c 	.word	0x2000002c
 8005858:	431bde83 	.word	0x431bde83

0800585c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b088      	sub	sp, #32
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d102      	bne.n	8005870 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	f000 bc02 	b.w	8006074 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005870:	4b96      	ldr	r3, [pc, #600]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030c 	and.w	r3, r3, #12
 8005878:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800587a:	4b94      	ldr	r3, [pc, #592]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0310 	and.w	r3, r3, #16
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 80e4 	beq.w	8005a5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d007      	beq.n	80058a8 <HAL_RCC_OscConfig+0x4c>
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	2b0c      	cmp	r3, #12
 800589c:	f040 808b 	bne.w	80059b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	f040 8087 	bne.w	80059b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058a8:	4b88      	ldr	r3, [pc, #544]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0302 	and.w	r3, r3, #2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_RCC_OscConfig+0x64>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e3d9      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1a      	ldr	r2, [r3, #32]
 80058c4:	4b81      	ldr	r3, [pc, #516]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0308 	and.w	r3, r3, #8
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d004      	beq.n	80058da <HAL_RCC_OscConfig+0x7e>
 80058d0:	4b7e      	ldr	r3, [pc, #504]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058d8:	e005      	b.n	80058e6 <HAL_RCC_OscConfig+0x8a>
 80058da:	4b7c      	ldr	r3, [pc, #496]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80058dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058e0:	091b      	lsrs	r3, r3, #4
 80058e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d223      	bcs.n	8005932 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f000 fd8c 	bl	800640c <RCC_SetFlashLatencyFromMSIRange>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e3ba      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058fe:	4b73      	ldr	r3, [pc, #460]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a72      	ldr	r2, [pc, #456]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005904:	f043 0308 	orr.w	r3, r3, #8
 8005908:	6013      	str	r3, [r2, #0]
 800590a:	4b70      	ldr	r3, [pc, #448]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	496d      	ldr	r1, [pc, #436]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005918:	4313      	orrs	r3, r2
 800591a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800591c:	4b6b      	ldr	r3, [pc, #428]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	4968      	ldr	r1, [pc, #416]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 800592c:	4313      	orrs	r3, r2
 800592e:	604b      	str	r3, [r1, #4]
 8005930:	e025      	b.n	800597e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005932:	4b66      	ldr	r3, [pc, #408]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a65      	ldr	r2, [pc, #404]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005938:	f043 0308 	orr.w	r3, r3, #8
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	4b63      	ldr	r3, [pc, #396]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	4960      	ldr	r1, [pc, #384]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 800594c:	4313      	orrs	r3, r2
 800594e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005950:	4b5e      	ldr	r3, [pc, #376]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	69db      	ldr	r3, [r3, #28]
 800595c:	021b      	lsls	r3, r3, #8
 800595e:	495b      	ldr	r1, [pc, #364]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005960:	4313      	orrs	r3, r2
 8005962:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d109      	bne.n	800597e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	4618      	mov	r0, r3
 8005970:	f000 fd4c 	bl	800640c <RCC_SetFlashLatencyFromMSIRange>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e37a      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800597e:	f000 fc81 	bl	8006284 <HAL_RCC_GetSysClockFreq>
 8005982:	4602      	mov	r2, r0
 8005984:	4b51      	ldr	r3, [pc, #324]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	f003 030f 	and.w	r3, r3, #15
 800598e:	4950      	ldr	r1, [pc, #320]	@ (8005ad0 <HAL_RCC_OscConfig+0x274>)
 8005990:	5ccb      	ldrb	r3, [r1, r3]
 8005992:	f003 031f 	and.w	r3, r3, #31
 8005996:	fa22 f303 	lsr.w	r3, r2, r3
 800599a:	4a4e      	ldr	r2, [pc, #312]	@ (8005ad4 <HAL_RCC_OscConfig+0x278>)
 800599c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800599e:	4b4e      	ldr	r3, [pc, #312]	@ (8005ad8 <HAL_RCC_OscConfig+0x27c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fd fd30 	bl	8003408 <HAL_InitTick>
 80059a8:	4603      	mov	r3, r0
 80059aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d052      	beq.n	8005a58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
 80059b4:	e35e      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d032      	beq.n	8005a24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80059be:	4b43      	ldr	r3, [pc, #268]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a42      	ldr	r2, [pc, #264]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059c4:	f043 0301 	orr.w	r3, r3, #1
 80059c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059ca:	f7fd fd6d 	bl	80034a8 <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059d0:	e008      	b.n	80059e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059d2:	f7fd fd69 	bl	80034a8 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e347      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059e4:	4b39      	ldr	r3, [pc, #228]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0f0      	beq.n	80059d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059f0:	4b36      	ldr	r3, [pc, #216]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a35      	ldr	r2, [pc, #212]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059f6:	f043 0308 	orr.w	r3, r3, #8
 80059fa:	6013      	str	r3, [r2, #0]
 80059fc:	4b33      	ldr	r3, [pc, #204]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	4930      	ldr	r1, [pc, #192]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	492b      	ldr	r1, [pc, #172]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	604b      	str	r3, [r1, #4]
 8005a22:	e01a      	b.n	8005a5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a24:	4b29      	ldr	r3, [pc, #164]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a28      	ldr	r2, [pc, #160]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a2a:	f023 0301 	bic.w	r3, r3, #1
 8005a2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a30:	f7fd fd3a 	bl	80034a8 <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a36:	e008      	b.n	8005a4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a38:	f7fd fd36 	bl	80034a8 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e314      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a4a:	4b20      	ldr	r3, [pc, #128]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1f0      	bne.n	8005a38 <HAL_RCC_OscConfig+0x1dc>
 8005a56:	e000      	b.n	8005a5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d073      	beq.n	8005b4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d005      	beq.n	8005a78 <HAL_RCC_OscConfig+0x21c>
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	2b0c      	cmp	r3, #12
 8005a70:	d10e      	bne.n	8005a90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2b03      	cmp	r3, #3
 8005a76:	d10b      	bne.n	8005a90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a78:	4b14      	ldr	r3, [pc, #80]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d063      	beq.n	8005b4c <HAL_RCC_OscConfig+0x2f0>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d15f      	bne.n	8005b4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e2f1      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a98:	d106      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x24c>
 8005a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a0b      	ldr	r2, [pc, #44]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aa4:	6013      	str	r3, [r2, #0]
 8005aa6:	e025      	b.n	8005af4 <HAL_RCC_OscConfig+0x298>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ab0:	d114      	bne.n	8005adc <HAL_RCC_OscConfig+0x280>
 8005ab2:	4b06      	ldr	r3, [pc, #24]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a05      	ldr	r2, [pc, #20]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005ab8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	4b03      	ldr	r3, [pc, #12]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a02      	ldr	r2, [pc, #8]	@ (8005acc <HAL_RCC_OscConfig+0x270>)
 8005ac4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e013      	b.n	8005af4 <HAL_RCC_OscConfig+0x298>
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	0800f3fc 	.word	0x0800f3fc
 8005ad4:	2000002c 	.word	0x2000002c
 8005ad8:	20000030 	.word	0x20000030
 8005adc:	4ba0      	ldr	r3, [pc, #640]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a9f      	ldr	r2, [pc, #636]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae6:	6013      	str	r3, [r2, #0]
 8005ae8:	4b9d      	ldr	r3, [pc, #628]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a9c      	ldr	r2, [pc, #624]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005aee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d013      	beq.n	8005b24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afc:	f7fd fcd4 	bl	80034a8 <HAL_GetTick>
 8005b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b02:	e008      	b.n	8005b16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b04:	f7fd fcd0 	bl	80034a8 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b64      	cmp	r3, #100	@ 0x64
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e2ae      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b16:	4b92      	ldr	r3, [pc, #584]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0f0      	beq.n	8005b04 <HAL_RCC_OscConfig+0x2a8>
 8005b22:	e014      	b.n	8005b4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b24:	f7fd fcc0 	bl	80034a8 <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b2c:	f7fd fcbc 	bl	80034a8 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b64      	cmp	r3, #100	@ 0x64
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e29a      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b3e:	4b88      	ldr	r3, [pc, #544]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0x2d0>
 8005b4a:	e000      	b.n	8005b4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d060      	beq.n	8005c1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	d005      	beq.n	8005b6c <HAL_RCC_OscConfig+0x310>
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	2b0c      	cmp	r3, #12
 8005b64:	d119      	bne.n	8005b9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d116      	bne.n	8005b9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b6c:	4b7c      	ldr	r3, [pc, #496]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d005      	beq.n	8005b84 <HAL_RCC_OscConfig+0x328>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e277      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b84:	4b76      	ldr	r3, [pc, #472]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	061b      	lsls	r3, r3, #24
 8005b92:	4973      	ldr	r1, [pc, #460]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b98:	e040      	b.n	8005c1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d023      	beq.n	8005bea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a6e      	ldr	r2, [pc, #440]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bae:	f7fd fc7b 	bl	80034a8 <HAL_GetTick>
 8005bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bb4:	e008      	b.n	8005bc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bb6:	f7fd fc77 	bl	80034a8 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e255      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bc8:	4b65      	ldr	r3, [pc, #404]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0f0      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bd4:	4b62      	ldr	r3, [pc, #392]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	061b      	lsls	r3, r3, #24
 8005be2:	495f      	ldr	r1, [pc, #380]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	604b      	str	r3, [r1, #4]
 8005be8:	e018      	b.n	8005c1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bea:	4b5d      	ldr	r3, [pc, #372]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a5c      	ldr	r2, [pc, #368]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf6:	f7fd fc57 	bl	80034a8 <HAL_GetTick>
 8005bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bfe:	f7fd fc53 	bl	80034a8 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e231      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c10:	4b53      	ldr	r3, [pc, #332]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1f0      	bne.n	8005bfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d03c      	beq.n	8005ca2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	695b      	ldr	r3, [r3, #20]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01c      	beq.n	8005c6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c30:	4b4b      	ldr	r3, [pc, #300]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c36:	4a4a      	ldr	r2, [pc, #296]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c38:	f043 0301 	orr.w	r3, r3, #1
 8005c3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c40:	f7fd fc32 	bl	80034a8 <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c48:	f7fd fc2e 	bl	80034a8 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e20c      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c5a:	4b41      	ldr	r3, [pc, #260]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0ef      	beq.n	8005c48 <HAL_RCC_OscConfig+0x3ec>
 8005c68:	e01b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c70:	4a3b      	ldr	r2, [pc, #236]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c72:	f023 0301 	bic.w	r3, r3, #1
 8005c76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7a:	f7fd fc15 	bl	80034a8 <HAL_GetTick>
 8005c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c82:	f7fd fc11 	bl	80034a8 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e1ef      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c94:	4b32      	ldr	r3, [pc, #200]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1ef      	bne.n	8005c82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0304 	and.w	r3, r3, #4
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 80a6 	beq.w	8005dfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10d      	bne.n	8005cdc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cc0:	4b27      	ldr	r3, [pc, #156]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc4:	4a26      	ldr	r2, [pc, #152]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cca:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ccc:	4b24      	ldr	r3, [pc, #144]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cd4:	60bb      	str	r3, [r7, #8]
 8005cd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cdc:	4b21      	ldr	r3, [pc, #132]	@ (8005d64 <HAL_RCC_OscConfig+0x508>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d118      	bne.n	8005d1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ce8:	4b1e      	ldr	r3, [pc, #120]	@ (8005d64 <HAL_RCC_OscConfig+0x508>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1d      	ldr	r2, [pc, #116]	@ (8005d64 <HAL_RCC_OscConfig+0x508>)
 8005cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cf4:	f7fd fbd8 	bl	80034a8 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cfc:	f7fd fbd4 	bl	80034a8 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e1b2      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d0e:	4b15      	ldr	r3, [pc, #84]	@ (8005d64 <HAL_RCC_OscConfig+0x508>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d0f0      	beq.n	8005cfc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d108      	bne.n	8005d34 <HAL_RCC_OscConfig+0x4d8>
 8005d22:	4b0f      	ldr	r3, [pc, #60]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d28:	4a0d      	ldr	r2, [pc, #52]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d2a:	f043 0301 	orr.w	r3, r3, #1
 8005d2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d32:	e029      	b.n	8005d88 <HAL_RCC_OscConfig+0x52c>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b05      	cmp	r3, #5
 8005d3a:	d115      	bne.n	8005d68 <HAL_RCC_OscConfig+0x50c>
 8005d3c:	4b08      	ldr	r3, [pc, #32]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d42:	4a07      	ldr	r2, [pc, #28]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d44:	f043 0304 	orr.w	r3, r3, #4
 8005d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d4c:	4b04      	ldr	r3, [pc, #16]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d52:	4a03      	ldr	r2, [pc, #12]	@ (8005d60 <HAL_RCC_OscConfig+0x504>)
 8005d54:	f043 0301 	orr.w	r3, r3, #1
 8005d58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d5c:	e014      	b.n	8005d88 <HAL_RCC_OscConfig+0x52c>
 8005d5e:	bf00      	nop
 8005d60:	40021000 	.word	0x40021000
 8005d64:	40007000 	.word	0x40007000
 8005d68:	4b9a      	ldr	r3, [pc, #616]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d6e:	4a99      	ldr	r2, [pc, #612]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005d70:	f023 0301 	bic.w	r3, r3, #1
 8005d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d78:	4b96      	ldr	r3, [pc, #600]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d7e:	4a95      	ldr	r2, [pc, #596]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005d80:	f023 0304 	bic.w	r3, r3, #4
 8005d84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d016      	beq.n	8005dbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d90:	f7fd fb8a 	bl	80034a8 <HAL_GetTick>
 8005d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d96:	e00a      	b.n	8005dae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d98:	f7fd fb86 	bl	80034a8 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e162      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dae:	4b89      	ldr	r3, [pc, #548]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0ed      	beq.n	8005d98 <HAL_RCC_OscConfig+0x53c>
 8005dbc:	e015      	b.n	8005dea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dbe:	f7fd fb73 	bl	80034a8 <HAL_GetTick>
 8005dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dc4:	e00a      	b.n	8005ddc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc6:	f7fd fb6f 	bl	80034a8 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d901      	bls.n	8005ddc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e14b      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ddc:	4b7d      	ldr	r3, [pc, #500]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1ed      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005dea:	7ffb      	ldrb	r3, [r7, #31]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d105      	bne.n	8005dfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df0:	4b78      	ldr	r3, [pc, #480]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df4:	4a77      	ldr	r2, [pc, #476]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dfa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0320 	and.w	r3, r3, #32
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d03c      	beq.n	8005e82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d01c      	beq.n	8005e4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e10:	4b70      	ldr	r3, [pc, #448]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e16:	4a6f      	ldr	r2, [pc, #444]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e18:	f043 0301 	orr.w	r3, r3, #1
 8005e1c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e20:	f7fd fb42 	bl	80034a8 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e28:	f7fd fb3e 	bl	80034a8 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e11c      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e3a:	4b66      	ldr	r3, [pc, #408]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0ef      	beq.n	8005e28 <HAL_RCC_OscConfig+0x5cc>
 8005e48:	e01b      	b.n	8005e82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e4a:	4b62      	ldr	r3, [pc, #392]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e50:	4a60      	ldr	r2, [pc, #384]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e52:	f023 0301 	bic.w	r3, r3, #1
 8005e56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e5a:	f7fd fb25 	bl	80034a8 <HAL_GetTick>
 8005e5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e62:	f7fd fb21 	bl	80034a8 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e0ff      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e74:	4b57      	ldr	r3, [pc, #348]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1ef      	bne.n	8005e62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 80f3 	beq.w	8006072 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	f040 80c9 	bne.w	8006028 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005e96:	4b4f      	ldr	r3, [pc, #316]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f003 0203 	and.w	r2, r3, #3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d12c      	bne.n	8005f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d123      	bne.n	8005f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d11b      	bne.n	8005f04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d113      	bne.n	8005f04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee6:	085b      	lsrs	r3, r3, #1
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d109      	bne.n	8005f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efa:	085b      	lsrs	r3, r3, #1
 8005efc:	3b01      	subs	r3, #1
 8005efe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d06b      	beq.n	8005fdc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b0c      	cmp	r3, #12
 8005f08:	d062      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005f0a:	4b32      	ldr	r3, [pc, #200]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e0ac      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a2d      	ldr	r2, [pc, #180]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f26:	f7fd fabf 	bl	80034a8 <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f2e:	f7fd fabb 	bl	80034a8 <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e099      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f40:	4b24      	ldr	r3, [pc, #144]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1f0      	bne.n	8005f2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f4c:	4b21      	ldr	r3, [pc, #132]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f4e:	68da      	ldr	r2, [r3, #12]
 8005f50:	4b21      	ldr	r3, [pc, #132]	@ (8005fd8 <HAL_RCC_OscConfig+0x77c>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005f5c:	3a01      	subs	r2, #1
 8005f5e:	0112      	lsls	r2, r2, #4
 8005f60:	4311      	orrs	r1, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f66:	0212      	lsls	r2, r2, #8
 8005f68:	4311      	orrs	r1, r2
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f6e:	0852      	lsrs	r2, r2, #1
 8005f70:	3a01      	subs	r2, #1
 8005f72:	0552      	lsls	r2, r2, #21
 8005f74:	4311      	orrs	r1, r2
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005f7a:	0852      	lsrs	r2, r2, #1
 8005f7c:	3a01      	subs	r2, #1
 8005f7e:	0652      	lsls	r2, r2, #25
 8005f80:	4311      	orrs	r1, r2
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005f86:	06d2      	lsls	r2, r2, #27
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	4912      	ldr	r1, [pc, #72]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005f90:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a0f      	ldr	r2, [pc, #60]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	4a0c      	ldr	r2, [pc, #48]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005fa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fa6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005fa8:	f7fd fa7e 	bl	80034a8 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb0:	f7fd fa7a 	bl	80034a8 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e058      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fc2:	4b04      	ldr	r3, [pc, #16]	@ (8005fd4 <HAL_RCC_OscConfig+0x778>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0f0      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fce:	e050      	b.n	8006072 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e04f      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fdc:	4b27      	ldr	r3, [pc, #156]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d144      	bne.n	8006072 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005fe8:	4b24      	ldr	r3, [pc, #144]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a23      	ldr	r2, [pc, #140]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8005fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ff2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ff4:	4b21      	ldr	r3, [pc, #132]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4a20      	ldr	r2, [pc, #128]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8005ffa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ffe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006000:	f7fd fa52 	bl	80034a8 <HAL_GetTick>
 8006004:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006008:	f7fd fa4e 	bl	80034a8 <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e02c      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800601a:	4b18      	ldr	r3, [pc, #96]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0f0      	beq.n	8006008 <HAL_RCC_OscConfig+0x7ac>
 8006026:	e024      	b.n	8006072 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	2b0c      	cmp	r3, #12
 800602c:	d01f      	beq.n	800606e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800602e:	4b13      	ldr	r3, [pc, #76]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a12      	ldr	r2, [pc, #72]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8006034:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800603a:	f7fd fa35 	bl	80034a8 <HAL_GetTick>
 800603e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006040:	e008      	b.n	8006054 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006042:	f7fd fa31 	bl	80034a8 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d901      	bls.n	8006054 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e00f      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006054:	4b09      	ldr	r3, [pc, #36]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1f0      	bne.n	8006042 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006060:	4b06      	ldr	r3, [pc, #24]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	4905      	ldr	r1, [pc, #20]	@ (800607c <HAL_RCC_OscConfig+0x820>)
 8006066:	4b06      	ldr	r3, [pc, #24]	@ (8006080 <HAL_RCC_OscConfig+0x824>)
 8006068:	4013      	ands	r3, r2
 800606a:	60cb      	str	r3, [r1, #12]
 800606c:	e001      	b.n	8006072 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e000      	b.n	8006074 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3720      	adds	r7, #32
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	40021000 	.word	0x40021000
 8006080:	feeefffc 	.word	0xfeeefffc

08006084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d101      	bne.n	8006098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e0e7      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006098:	4b75      	ldr	r3, [pc, #468]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0307 	and.w	r3, r3, #7
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d910      	bls.n	80060c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060a6:	4b72      	ldr	r3, [pc, #456]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f023 0207 	bic.w	r2, r3, #7
 80060ae:	4970      	ldr	r1, [pc, #448]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060b6:	4b6e      	ldr	r3, [pc, #440]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d001      	beq.n	80060c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e0cf      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d010      	beq.n	80060f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	4b66      	ldr	r3, [pc, #408]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d908      	bls.n	80060f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060e4:	4b63      	ldr	r3, [pc, #396]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	4960      	ldr	r1, [pc, #384]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d04c      	beq.n	800619c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	2b03      	cmp	r3, #3
 8006108:	d107      	bne.n	800611a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800610a:	4b5a      	ldr	r3, [pc, #360]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d121      	bne.n	800615a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e0a6      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d107      	bne.n	8006132 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006122:	4b54      	ldr	r3, [pc, #336]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d115      	bne.n	800615a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e09a      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d107      	bne.n	800614a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800613a:	4b4e      	ldr	r3, [pc, #312]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d109      	bne.n	800615a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e08e      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800614a:	4b4a      	ldr	r3, [pc, #296]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e086      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800615a:	4b46      	ldr	r3, [pc, #280]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f023 0203 	bic.w	r2, r3, #3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	4943      	ldr	r1, [pc, #268]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006168:	4313      	orrs	r3, r2
 800616a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800616c:	f7fd f99c 	bl	80034a8 <HAL_GetTick>
 8006170:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006172:	e00a      	b.n	800618a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006174:	f7fd f998 	bl	80034a8 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006182:	4293      	cmp	r3, r2
 8006184:	d901      	bls.n	800618a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e06e      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800618a:	4b3a      	ldr	r3, [pc, #232]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f003 020c 	and.w	r2, r3, #12
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	429a      	cmp	r2, r3
 800619a:	d1eb      	bne.n	8006174 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d010      	beq.n	80061ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	4b31      	ldr	r3, [pc, #196]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d208      	bcs.n	80061ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061b8:	4b2e      	ldr	r3, [pc, #184]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	492b      	ldr	r1, [pc, #172]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061ca:	4b29      	ldr	r3, [pc, #164]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0307 	and.w	r3, r3, #7
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d210      	bcs.n	80061fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061d8:	4b25      	ldr	r3, [pc, #148]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f023 0207 	bic.w	r2, r3, #7
 80061e0:	4923      	ldr	r1, [pc, #140]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061e8:	4b21      	ldr	r3, [pc, #132]	@ (8006270 <HAL_RCC_ClockConfig+0x1ec>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0307 	and.w	r3, r3, #7
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d001      	beq.n	80061fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e036      	b.n	8006268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0304 	and.w	r3, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	d008      	beq.n	8006218 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006206:	4b1b      	ldr	r3, [pc, #108]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	4918      	ldr	r1, [pc, #96]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006214:	4313      	orrs	r3, r2
 8006216:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d009      	beq.n	8006238 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006224:	4b13      	ldr	r3, [pc, #76]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	4910      	ldr	r1, [pc, #64]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006234:	4313      	orrs	r3, r2
 8006236:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006238:	f000 f824 	bl	8006284 <HAL_RCC_GetSysClockFreq>
 800623c:	4602      	mov	r2, r0
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <HAL_RCC_ClockConfig+0x1f0>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	091b      	lsrs	r3, r3, #4
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	490b      	ldr	r1, [pc, #44]	@ (8006278 <HAL_RCC_ClockConfig+0x1f4>)
 800624a:	5ccb      	ldrb	r3, [r1, r3]
 800624c:	f003 031f 	and.w	r3, r3, #31
 8006250:	fa22 f303 	lsr.w	r3, r2, r3
 8006254:	4a09      	ldr	r2, [pc, #36]	@ (800627c <HAL_RCC_ClockConfig+0x1f8>)
 8006256:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006258:	4b09      	ldr	r3, [pc, #36]	@ (8006280 <HAL_RCC_ClockConfig+0x1fc>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4618      	mov	r0, r3
 800625e:	f7fd f8d3 	bl	8003408 <HAL_InitTick>
 8006262:	4603      	mov	r3, r0
 8006264:	72fb      	strb	r3, [r7, #11]

  return status;
 8006266:	7afb      	ldrb	r3, [r7, #11]
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40022000 	.word	0x40022000
 8006274:	40021000 	.word	0x40021000
 8006278:	0800f3fc 	.word	0x0800f3fc
 800627c:	2000002c 	.word	0x2000002c
 8006280:	20000030 	.word	0x20000030

08006284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006284:	b480      	push	{r7}
 8006286:	b089      	sub	sp, #36	@ 0x24
 8006288:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800628a:	2300      	movs	r3, #0
 800628c:	61fb      	str	r3, [r7, #28]
 800628e:	2300      	movs	r3, #0
 8006290:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006292:	4b3e      	ldr	r3, [pc, #248]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f003 030c 	and.w	r3, r3, #12
 800629a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800629c:	4b3b      	ldr	r3, [pc, #236]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f003 0303 	and.w	r3, r3, #3
 80062a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_GetSysClockFreq+0x34>
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	2b0c      	cmp	r3, #12
 80062b0:	d121      	bne.n	80062f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d11e      	bne.n	80062f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80062b8:	4b34      	ldr	r3, [pc, #208]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0308 	and.w	r3, r3, #8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d107      	bne.n	80062d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80062c4:	4b31      	ldr	r3, [pc, #196]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 80062c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	f003 030f 	and.w	r3, r3, #15
 80062d0:	61fb      	str	r3, [r7, #28]
 80062d2:	e005      	b.n	80062e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062d4:	4b2d      	ldr	r3, [pc, #180]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	091b      	lsrs	r3, r3, #4
 80062da:	f003 030f 	and.w	r3, r3, #15
 80062de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062e0:	4a2b      	ldr	r2, [pc, #172]	@ (8006390 <HAL_RCC_GetSysClockFreq+0x10c>)
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10d      	bne.n	800630c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062f4:	e00a      	b.n	800630c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d102      	bne.n	8006302 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062fc:	4b25      	ldr	r3, [pc, #148]	@ (8006394 <HAL_RCC_GetSysClockFreq+0x110>)
 80062fe:	61bb      	str	r3, [r7, #24]
 8006300:	e004      	b.n	800630c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d101      	bne.n	800630c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006308:	4b23      	ldr	r3, [pc, #140]	@ (8006398 <HAL_RCC_GetSysClockFreq+0x114>)
 800630a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	2b0c      	cmp	r3, #12
 8006310:	d134      	bne.n	800637c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006312:	4b1e      	ldr	r3, [pc, #120]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b02      	cmp	r3, #2
 8006320:	d003      	beq.n	800632a <HAL_RCC_GetSysClockFreq+0xa6>
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b03      	cmp	r3, #3
 8006326:	d003      	beq.n	8006330 <HAL_RCC_GetSysClockFreq+0xac>
 8006328:	e005      	b.n	8006336 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800632a:	4b1a      	ldr	r3, [pc, #104]	@ (8006394 <HAL_RCC_GetSysClockFreq+0x110>)
 800632c:	617b      	str	r3, [r7, #20]
      break;
 800632e:	e005      	b.n	800633c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006330:	4b19      	ldr	r3, [pc, #100]	@ (8006398 <HAL_RCC_GetSysClockFreq+0x114>)
 8006332:	617b      	str	r3, [r7, #20]
      break;
 8006334:	e002      	b.n	800633c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	617b      	str	r3, [r7, #20]
      break;
 800633a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800633c:	4b13      	ldr	r3, [pc, #76]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	091b      	lsrs	r3, r3, #4
 8006342:	f003 0307 	and.w	r3, r3, #7
 8006346:	3301      	adds	r3, #1
 8006348:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800634a:	4b10      	ldr	r3, [pc, #64]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	0a1b      	lsrs	r3, r3, #8
 8006350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	fb03 f202 	mul.w	r2, r3, r2
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006360:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006362:	4b0a      	ldr	r3, [pc, #40]	@ (800638c <HAL_RCC_GetSysClockFreq+0x108>)
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	0e5b      	lsrs	r3, r3, #25
 8006368:	f003 0303 	and.w	r3, r3, #3
 800636c:	3301      	adds	r3, #1
 800636e:	005b      	lsls	r3, r3, #1
 8006370:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	fbb2 f3f3 	udiv	r3, r2, r3
 800637a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800637c:	69bb      	ldr	r3, [r7, #24]
}
 800637e:	4618      	mov	r0, r3
 8006380:	3724      	adds	r7, #36	@ 0x24
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40021000 	.word	0x40021000
 8006390:	0800f414 	.word	0x0800f414
 8006394:	00f42400 	.word	0x00f42400
 8006398:	007a1200 	.word	0x007a1200

0800639c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800639c:	b480      	push	{r7}
 800639e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063a0:	4b03      	ldr	r3, [pc, #12]	@ (80063b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80063a2:	681b      	ldr	r3, [r3, #0]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	2000002c 	.word	0x2000002c

080063b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80063b8:	f7ff fff0 	bl	800639c <HAL_RCC_GetHCLKFreq>
 80063bc:	4602      	mov	r2, r0
 80063be:	4b06      	ldr	r3, [pc, #24]	@ (80063d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	0a1b      	lsrs	r3, r3, #8
 80063c4:	f003 0307 	and.w	r3, r3, #7
 80063c8:	4904      	ldr	r1, [pc, #16]	@ (80063dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80063ca:	5ccb      	ldrb	r3, [r1, r3]
 80063cc:	f003 031f 	and.w	r3, r3, #31
 80063d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	40021000 	.word	0x40021000
 80063dc:	0800f40c 	.word	0x0800f40c

080063e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80063e4:	f7ff ffda 	bl	800639c <HAL_RCC_GetHCLKFreq>
 80063e8:	4602      	mov	r2, r0
 80063ea:	4b06      	ldr	r3, [pc, #24]	@ (8006404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	0adb      	lsrs	r3, r3, #11
 80063f0:	f003 0307 	and.w	r3, r3, #7
 80063f4:	4904      	ldr	r1, [pc, #16]	@ (8006408 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063f6:	5ccb      	ldrb	r3, [r1, r3]
 80063f8:	f003 031f 	and.w	r3, r3, #31
 80063fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006400:	4618      	mov	r0, r3
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40021000 	.word	0x40021000
 8006408:	0800f40c 	.word	0x0800f40c

0800640c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006414:	2300      	movs	r3, #0
 8006416:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006418:	4b2a      	ldr	r3, [pc, #168]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800641a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800641c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006424:	f7ff f9b6 	bl	8005794 <HAL_PWREx_GetVoltageRange>
 8006428:	6178      	str	r0, [r7, #20]
 800642a:	e014      	b.n	8006456 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800642c:	4b25      	ldr	r3, [pc, #148]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800642e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006430:	4a24      	ldr	r2, [pc, #144]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006436:	6593      	str	r3, [r2, #88]	@ 0x58
 8006438:	4b22      	ldr	r3, [pc, #136]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800643a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800643c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006440:	60fb      	str	r3, [r7, #12]
 8006442:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006444:	f7ff f9a6 	bl	8005794 <HAL_PWREx_GetVoltageRange>
 8006448:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800644a:	4b1e      	ldr	r3, [pc, #120]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800644c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800644e:	4a1d      	ldr	r2, [pc, #116]	@ (80064c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006450:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006454:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645c:	d10b      	bne.n	8006476 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b80      	cmp	r3, #128	@ 0x80
 8006462:	d919      	bls.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2ba0      	cmp	r3, #160	@ 0xa0
 8006468:	d902      	bls.n	8006470 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800646a:	2302      	movs	r3, #2
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	e013      	b.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006470:	2301      	movs	r3, #1
 8006472:	613b      	str	r3, [r7, #16]
 8006474:	e010      	b.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b80      	cmp	r3, #128	@ 0x80
 800647a:	d902      	bls.n	8006482 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800647c:	2303      	movs	r3, #3
 800647e:	613b      	str	r3, [r7, #16]
 8006480:	e00a      	b.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b80      	cmp	r3, #128	@ 0x80
 8006486:	d102      	bne.n	800648e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006488:	2302      	movs	r3, #2
 800648a:	613b      	str	r3, [r7, #16]
 800648c:	e004      	b.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b70      	cmp	r3, #112	@ 0x70
 8006492:	d101      	bne.n	8006498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006494:	2301      	movs	r3, #1
 8006496:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006498:	4b0b      	ldr	r3, [pc, #44]	@ (80064c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f023 0207 	bic.w	r2, r3, #7
 80064a0:	4909      	ldr	r1, [pc, #36]	@ (80064c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80064a8:	4b07      	ldr	r3, [pc, #28]	@ (80064c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0307 	and.w	r3, r3, #7
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d001      	beq.n	80064ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e000      	b.n	80064bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3718      	adds	r7, #24
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40021000 	.word	0x40021000
 80064c8:	40022000 	.word	0x40022000

080064cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064d4:	2300      	movs	r3, #0
 80064d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064d8:	2300      	movs	r3, #0
 80064da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d031      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80064f0:	d01a      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80064f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80064f6:	d814      	bhi.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d009      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80064fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006500:	d10f      	bne.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006502:	4b5d      	ldr	r3, [pc, #372]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	4a5c      	ldr	r2, [pc, #368]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800650c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800650e:	e00c      	b.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3304      	adds	r3, #4
 8006514:	2100      	movs	r1, #0
 8006516:	4618      	mov	r0, r3
 8006518:	f000 f9ce 	bl	80068b8 <RCCEx_PLLSAI1_Config>
 800651c:	4603      	mov	r3, r0
 800651e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006520:	e003      	b.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	74fb      	strb	r3, [r7, #19]
      break;
 8006526:	e000      	b.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800652a:	7cfb      	ldrb	r3, [r7, #19]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10b      	bne.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006530:	4b51      	ldr	r3, [pc, #324]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006536:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800653e:	494e      	ldr	r1, [pc, #312]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006540:	4313      	orrs	r3, r2
 8006542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006546:	e001      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006548:	7cfb      	ldrb	r3, [r7, #19]
 800654a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 809e 	beq.w	8006696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800655a:	2300      	movs	r3, #0
 800655c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800655e:	4b46      	ldr	r3, [pc, #280]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800656a:	2301      	movs	r3, #1
 800656c:	e000      	b.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800656e:	2300      	movs	r3, #0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00d      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006574:	4b40      	ldr	r3, [pc, #256]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006578:	4a3f      	ldr	r2, [pc, #252]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800657a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800657e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006580:	4b3d      	ldr	r3, [pc, #244]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800658c:	2301      	movs	r3, #1
 800658e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006590:	4b3a      	ldr	r3, [pc, #232]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a39      	ldr	r2, [pc, #228]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800659a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800659c:	f7fc ff84 	bl	80034a8 <HAL_GetTick>
 80065a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065a2:	e009      	b.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065a4:	f7fc ff80 	bl	80034a8 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d902      	bls.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	74fb      	strb	r3, [r7, #19]
        break;
 80065b6:	e005      	b.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065b8:	4b30      	ldr	r3, [pc, #192]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d0ef      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80065c4:	7cfb      	ldrb	r3, [r7, #19]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d15a      	bne.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065ca:	4b2b      	ldr	r3, [pc, #172]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01e      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d019      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065e6:	4b24      	ldr	r3, [pc, #144]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065f2:	4b21      	ldr	r3, [pc, #132]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006602:	4b1d      	ldr	r3, [pc, #116]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006608:	4a1b      	ldr	r2, [pc, #108]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800660a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800660e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006612:	4a19      	ldr	r2, [pc, #100]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d016      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fc ff40 	bl	80034a8 <HAL_GetTick>
 8006628:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800662a:	e00b      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800662c:	f7fc ff3c 	bl	80034a8 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800663a:	4293      	cmp	r3, r2
 800663c:	d902      	bls.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	74fb      	strb	r3, [r7, #19]
            break;
 8006642:	e006      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006644:	4b0c      	ldr	r3, [pc, #48]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d0ec      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006652:	7cfb      	ldrb	r3, [r7, #19]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10b      	bne.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006658:	4b07      	ldr	r3, [pc, #28]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800665a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800665e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006666:	4904      	ldr	r1, [pc, #16]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006668:	4313      	orrs	r3, r2
 800666a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800666e:	e009      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006670:	7cfb      	ldrb	r3, [r7, #19]
 8006672:	74bb      	strb	r3, [r7, #18]
 8006674:	e006      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006676:	bf00      	nop
 8006678:	40021000 	.word	0x40021000
 800667c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006680:	7cfb      	ldrb	r3, [r7, #19]
 8006682:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006684:	7c7b      	ldrb	r3, [r7, #17]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d105      	bne.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800668a:	4b8a      	ldr	r3, [pc, #552]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800668c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668e:	4a89      	ldr	r2, [pc, #548]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006690:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006694:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00a      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80066a2:	4b84      	ldr	r3, [pc, #528]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a8:	f023 0203 	bic.w	r2, r3, #3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	4980      	ldr	r1, [pc, #512]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00a      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066c4:	4b7b      	ldr	r3, [pc, #492]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ca:	f023 020c 	bic.w	r2, r3, #12
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d2:	4978      	ldr	r1, [pc, #480]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066d4:	4313      	orrs	r3, r2
 80066d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80066e6:	4b73      	ldr	r3, [pc, #460]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ec:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f4:	496f      	ldr	r1, [pc, #444]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00a      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006708:	4b6a      	ldr	r3, [pc, #424]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800670a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800670e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006716:	4967      	ldr	r1, [pc, #412]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006718:	4313      	orrs	r3, r2
 800671a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00a      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800672a:	4b62      	ldr	r3, [pc, #392]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800672c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006730:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006738:	495e      	ldr	r1, [pc, #376]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800673a:	4313      	orrs	r3, r2
 800673c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00a      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800674c:	4b59      	ldr	r3, [pc, #356]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800674e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006752:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675a:	4956      	ldr	r1, [pc, #344]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800675c:	4313      	orrs	r3, r2
 800675e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00a      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800676e:	4b51      	ldr	r3, [pc, #324]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006774:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677c:	494d      	ldr	r1, [pc, #308]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800677e:	4313      	orrs	r3, r2
 8006780:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d028      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006790:	4b48      	ldr	r3, [pc, #288]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006796:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679e:	4945      	ldr	r1, [pc, #276]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067ae:	d106      	bne.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067b0:	4b40      	ldr	r3, [pc, #256]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	4a3f      	ldr	r2, [pc, #252]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067ba:	60d3      	str	r3, [r2, #12]
 80067bc:	e011      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067c6:	d10c      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	3304      	adds	r3, #4
 80067cc:	2101      	movs	r1, #1
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 f872 	bl	80068b8 <RCCEx_PLLSAI1_Config>
 80067d4:	4603      	mov	r3, r0
 80067d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80067d8:	7cfb      	ldrb	r3, [r7, #19]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80067de:	7cfb      	ldrb	r3, [r7, #19]
 80067e0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d028      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067ee:	4b31      	ldr	r3, [pc, #196]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067fc:	492d      	ldr	r1, [pc, #180]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006808:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800680c:	d106      	bne.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800680e:	4b29      	ldr	r3, [pc, #164]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	4a28      	ldr	r2, [pc, #160]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006814:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006818:	60d3      	str	r3, [r2, #12]
 800681a:	e011      	b.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006820:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006824:	d10c      	bne.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3304      	adds	r3, #4
 800682a:	2101      	movs	r1, #1
 800682c:	4618      	mov	r0, r3
 800682e:	f000 f843 	bl	80068b8 <RCCEx_PLLSAI1_Config>
 8006832:	4603      	mov	r3, r0
 8006834:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006836:	7cfb      	ldrb	r3, [r7, #19]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800683c:	7cfb      	ldrb	r3, [r7, #19]
 800683e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01c      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800684c:	4b19      	ldr	r3, [pc, #100]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800684e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006852:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800685a:	4916      	ldr	r1, [pc, #88]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800685c:	4313      	orrs	r3, r2
 800685e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006866:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800686a:	d10c      	bne.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	3304      	adds	r3, #4
 8006870:	2102      	movs	r1, #2
 8006872:	4618      	mov	r0, r3
 8006874:	f000 f820 	bl	80068b8 <RCCEx_PLLSAI1_Config>
 8006878:	4603      	mov	r3, r0
 800687a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800687c:	7cfb      	ldrb	r3, [r7, #19]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d001      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006882:	7cfb      	ldrb	r3, [r7, #19]
 8006884:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00a      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006892:	4b08      	ldr	r3, [pc, #32]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006898:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068a0:	4904      	ldr	r1, [pc, #16]	@ (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80068a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40021000 	.word	0x40021000

080068b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80068c6:	4b74      	ldr	r3, [pc, #464]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f003 0303 	and.w	r3, r3, #3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d018      	beq.n	8006904 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80068d2:	4b71      	ldr	r3, [pc, #452]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	f003 0203 	and.w	r2, r3, #3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d10d      	bne.n	80068fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
       ||
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d009      	beq.n	80068fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80068ea:	4b6b      	ldr	r3, [pc, #428]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	091b      	lsrs	r3, r3, #4
 80068f0:	f003 0307 	and.w	r3, r3, #7
 80068f4:	1c5a      	adds	r2, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685b      	ldr	r3, [r3, #4]
       ||
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d047      	beq.n	800698e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	73fb      	strb	r3, [r7, #15]
 8006902:	e044      	b.n	800698e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b03      	cmp	r3, #3
 800690a:	d018      	beq.n	800693e <RCCEx_PLLSAI1_Config+0x86>
 800690c:	2b03      	cmp	r3, #3
 800690e:	d825      	bhi.n	800695c <RCCEx_PLLSAI1_Config+0xa4>
 8006910:	2b01      	cmp	r3, #1
 8006912:	d002      	beq.n	800691a <RCCEx_PLLSAI1_Config+0x62>
 8006914:	2b02      	cmp	r3, #2
 8006916:	d009      	beq.n	800692c <RCCEx_PLLSAI1_Config+0x74>
 8006918:	e020      	b.n	800695c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800691a:	4b5f      	ldr	r3, [pc, #380]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d11d      	bne.n	8006962 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800692a:	e01a      	b.n	8006962 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800692c:	4b5a      	ldr	r3, [pc, #360]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006934:	2b00      	cmp	r3, #0
 8006936:	d116      	bne.n	8006966 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800693c:	e013      	b.n	8006966 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800693e:	4b56      	ldr	r3, [pc, #344]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10f      	bne.n	800696a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800694a:	4b53      	ldr	r3, [pc, #332]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d109      	bne.n	800696a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800695a:	e006      	b.n	800696a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	73fb      	strb	r3, [r7, #15]
      break;
 8006960:	e004      	b.n	800696c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006962:	bf00      	nop
 8006964:	e002      	b.n	800696c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006966:	bf00      	nop
 8006968:	e000      	b.n	800696c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800696a:	bf00      	nop
    }

    if(status == HAL_OK)
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10d      	bne.n	800698e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006972:	4b49      	ldr	r3, [pc, #292]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6819      	ldr	r1, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	3b01      	subs	r3, #1
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	430b      	orrs	r3, r1
 8006988:	4943      	ldr	r1, [pc, #268]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 800698a:	4313      	orrs	r3, r2
 800698c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d17c      	bne.n	8006a8e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006994:	4b40      	ldr	r3, [pc, #256]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a3f      	ldr	r2, [pc, #252]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 800699a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800699e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069a0:	f7fc fd82 	bl	80034a8 <HAL_GetTick>
 80069a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069a6:	e009      	b.n	80069bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069a8:	f7fc fd7e 	bl	80034a8 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d902      	bls.n	80069bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	73fb      	strb	r3, [r7, #15]
        break;
 80069ba:	e005      	b.n	80069c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069bc:	4b36      	ldr	r3, [pc, #216]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1ef      	bne.n	80069a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d15f      	bne.n	8006a8e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d110      	bne.n	80069f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069d4:	4b30      	ldr	r3, [pc, #192]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80069dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6892      	ldr	r2, [r2, #8]
 80069e4:	0211      	lsls	r1, r2, #8
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	68d2      	ldr	r2, [r2, #12]
 80069ea:	06d2      	lsls	r2, r2, #27
 80069ec:	430a      	orrs	r2, r1
 80069ee:	492a      	ldr	r1, [pc, #168]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	610b      	str	r3, [r1, #16]
 80069f4:	e027      	b.n	8006a46 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d112      	bne.n	8006a22 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069fc:	4b26      	ldr	r3, [pc, #152]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6892      	ldr	r2, [r2, #8]
 8006a0c:	0211      	lsls	r1, r2, #8
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6912      	ldr	r2, [r2, #16]
 8006a12:	0852      	lsrs	r2, r2, #1
 8006a14:	3a01      	subs	r2, #1
 8006a16:	0552      	lsls	r2, r2, #21
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	491f      	ldr	r1, [pc, #124]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	610b      	str	r3, [r1, #16]
 8006a20:	e011      	b.n	8006a46 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a22:	4b1d      	ldr	r3, [pc, #116]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006a2a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6892      	ldr	r2, [r2, #8]
 8006a32:	0211      	lsls	r1, r2, #8
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	6952      	ldr	r2, [r2, #20]
 8006a38:	0852      	lsrs	r2, r2, #1
 8006a3a:	3a01      	subs	r2, #1
 8006a3c:	0652      	lsls	r2, r2, #25
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	4915      	ldr	r1, [pc, #84]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006a46:	4b14      	ldr	r3, [pc, #80]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a13      	ldr	r2, [pc, #76]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a4c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006a50:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a52:	f7fc fd29 	bl	80034a8 <HAL_GetTick>
 8006a56:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a58:	e009      	b.n	8006a6e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a5a:	f7fc fd25 	bl	80034a8 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d902      	bls.n	8006a6e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	73fb      	strb	r3, [r7, #15]
          break;
 8006a6c:	e005      	b.n	8006a7a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d0ef      	beq.n	8006a5a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d106      	bne.n	8006a8e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006a80:	4b05      	ldr	r3, [pc, #20]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a82:	691a      	ldr	r2, [r3, #16]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	4903      	ldr	r1, [pc, #12]	@ (8006a98 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3710      	adds	r7, #16
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	40021000 	.word	0x40021000

08006a9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d101      	bne.n	8006aae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e095      	b.n	8006bda <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d108      	bne.n	8006ac8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006abe:	d009      	beq.n	8006ad4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	61da      	str	r2, [r3, #28]
 8006ac6:	e005      	b.n	8006ad4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d106      	bne.n	8006af4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7fc fa4e 	bl	8002f90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2202      	movs	r2, #2
 8006af8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b14:	d902      	bls.n	8006b1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
 8006b1a:	e002      	b.n	8006b22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006b2a:	d007      	beq.n	8006b3c <HAL_SPI_Init+0xa0>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b34:	d002      	beq.n	8006b3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	f003 0301 	and.w	r3, r3, #1
 8006b60:	431a      	orrs	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b7e:	ea42 0103 	orr.w	r1, r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b86:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	0c1b      	lsrs	r3, r3, #16
 8006b98:	f003 0204 	and.w	r2, r3, #4
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba0:	f003 0310 	and.w	r3, r3, #16
 8006ba4:	431a      	orrs	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006baa:	f003 0308 	and.w	r3, r3, #8
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006bb8:	ea42 0103 	orr.w	r1, r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b088      	sub	sp, #32
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	60f8      	str	r0, [r7, #12]
 8006bea:	60b9      	str	r1, [r7, #8]
 8006bec:	603b      	str	r3, [r7, #0]
 8006bee:	4613      	mov	r3, r2
 8006bf0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d101      	bne.n	8006c04 <HAL_SPI_Transmit+0x22>
 8006c00:	2302      	movs	r3, #2
 8006c02:	e15f      	b.n	8006ec4 <HAL_SPI_Transmit+0x2e2>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c0c:	f7fc fc4c 	bl	80034a8 <HAL_GetTick>
 8006c10:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c12:	88fb      	ldrh	r3, [r7, #6]
 8006c14:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d002      	beq.n	8006c28 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c22:	2302      	movs	r3, #2
 8006c24:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c26:	e148      	b.n	8006eba <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <HAL_SPI_Transmit+0x52>
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c38:	e13f      	b.n	8006eba <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2203      	movs	r2, #3
 8006c3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	88fa      	ldrh	r2, [r7, #6]
 8006c52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	88fa      	ldrh	r2, [r7, #6]
 8006c58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c84:	d10f      	bne.n	8006ca6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ca4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb0:	2b40      	cmp	r3, #64	@ 0x40
 8006cb2:	d007      	beq.n	8006cc4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ccc:	d94f      	bls.n	8006d6e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_SPI_Transmit+0xfa>
 8006cd6:	8afb      	ldrh	r3, [r7, #22]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d142      	bne.n	8006d62 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	881a      	ldrh	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cec:	1c9a      	adds	r2, r3, #2
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	b29a      	uxth	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d00:	e02f      	b.n	8006d62 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d112      	bne.n	8006d36 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d14:	881a      	ldrh	r2, [r3, #0]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d20:	1c9a      	adds	r2, r3, #2
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d34:	e015      	b.n	8006d62 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d36:	f7fc fbb7 	bl	80034a8 <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d803      	bhi.n	8006d4e <HAL_SPI_Transmit+0x16c>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4c:	d102      	bne.n	8006d54 <HAL_SPI_Transmit+0x172>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d106      	bne.n	8006d62 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006d60:	e0ab      	b.n	8006eba <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1ca      	bne.n	8006d02 <HAL_SPI_Transmit+0x120>
 8006d6c:	e080      	b.n	8006e70 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <HAL_SPI_Transmit+0x19a>
 8006d76:	8afb      	ldrh	r3, [r7, #22]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d174      	bne.n	8006e66 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d912      	bls.n	8006dac <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d8a:	881a      	ldrh	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d96:	1c9a      	adds	r2, r3, #2
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	3b02      	subs	r3, #2
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006daa:	e05c      	b.n	8006e66 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	330c      	adds	r3, #12
 8006db6:	7812      	ldrb	r2, [r2, #0]
 8006db8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dbe:	1c5a      	adds	r2, r3, #1
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	3b01      	subs	r3, #1
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006dd2:	e048      	b.n	8006e66 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d12b      	bne.n	8006e3a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d912      	bls.n	8006e12 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df0:	881a      	ldrh	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfc:	1c9a      	adds	r2, r3, #2
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3b02      	subs	r3, #2
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e10:	e029      	b.n	8006e66 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	330c      	adds	r3, #12
 8006e1c:	7812      	ldrb	r2, [r2, #0]
 8006e1e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e38:	e015      	b.n	8006e66 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e3a:	f7fc fb35 	bl	80034a8 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d803      	bhi.n	8006e52 <HAL_SPI_Transmit+0x270>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e50:	d102      	bne.n	8006e58 <HAL_SPI_Transmit+0x276>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d106      	bne.n	8006e66 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006e64:	e029      	b.n	8006eba <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1b1      	bne.n	8006dd4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 fe89 	bl	8007b8c <SPI_EndRxTxTransaction>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d002      	beq.n	8006e86 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2220      	movs	r2, #32
 8006e84:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10a      	bne.n	8006ea4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e8e:	2300      	movs	r3, #0
 8006e90:	613b      	str	r3, [r7, #16]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	613b      	str	r3, [r7, #16]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	613b      	str	r3, [r7, #16]
 8006ea2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d002      	beq.n	8006eb2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	77fb      	strb	r3, [r7, #31]
 8006eb0:	e003      	b.n	8006eba <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006ec2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3720      	adds	r7, #32
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b088      	sub	sp, #32
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	603b      	str	r3, [r7, #0]
 8006ed8:	4613      	mov	r3, r2
 8006eda:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d002      	beq.n	8006ef2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006eec:	2302      	movs	r3, #2
 8006eee:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ef0:	e11a      	b.n	8007128 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006efa:	d112      	bne.n	8006f22 <HAL_SPI_Receive+0x56>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10e      	bne.n	8006f22 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2204      	movs	r2, #4
 8006f08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f0c:	88fa      	ldrh	r2, [r7, #6]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	4613      	mov	r3, r2
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	68b9      	ldr	r1, [r7, #8]
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 f90e 	bl	800713a <HAL_SPI_TransmitReceive>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	e107      	b.n	8007132 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_SPI_Receive+0x64>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e100      	b.n	8007132 <HAL_SPI_Receive+0x266>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f38:	f7fc fab6 	bl	80034a8 <HAL_GetTick>
 8006f3c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d002      	beq.n	8006f4a <HAL_SPI_Receive+0x7e>
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d102      	bne.n	8006f50 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f4e:	e0eb      	b.n	8007128 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2204      	movs	r2, #4
 8006f54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	88fa      	ldrh	r2, [r7, #6]
 8006f68:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	88fa      	ldrh	r2, [r7, #6]
 8006f70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f9a:	d908      	bls.n	8006fae <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006faa:	605a      	str	r2, [r3, #4]
 8006fac:	e007      	b.n	8006fbe <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006fbc:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fc6:	d10f      	bne.n	8006fe8 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fd6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006fe6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff2:	2b40      	cmp	r3, #64	@ 0x40
 8006ff4:	d007      	beq.n	8007006 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007004:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800700e:	d86f      	bhi.n	80070f0 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007010:	e034      	b.n	800707c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	2b01      	cmp	r3, #1
 800701e:	d117      	bne.n	8007050 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f103 020c 	add.w	r2, r3, #12
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702c:	7812      	ldrb	r2, [r2, #0]
 800702e:	b2d2      	uxtb	r2, r2
 8007030:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007042:	b29b      	uxth	r3, r3
 8007044:	3b01      	subs	r3, #1
 8007046:	b29a      	uxth	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800704e:	e015      	b.n	800707c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007050:	f7fc fa2a 	bl	80034a8 <HAL_GetTick>
 8007054:	4602      	mov	r2, r0
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	429a      	cmp	r2, r3
 800705e:	d803      	bhi.n	8007068 <HAL_SPI_Receive+0x19c>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007066:	d102      	bne.n	800706e <HAL_SPI_Receive+0x1a2>
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d106      	bne.n	800707c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2201      	movs	r2, #1
 8007076:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800707a:	e055      	b.n	8007128 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007082:	b29b      	uxth	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1c4      	bne.n	8007012 <HAL_SPI_Receive+0x146>
 8007088:	e038      	b.n	80070fc <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	2b01      	cmp	r3, #1
 8007096:	d115      	bne.n	80070c4 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68da      	ldr	r2, [r3, #12]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a2:	b292      	uxth	r2, r2
 80070a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070aa:	1c9a      	adds	r2, r3, #2
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	3b01      	subs	r3, #1
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80070c2:	e015      	b.n	80070f0 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070c4:	f7fc f9f0 	bl	80034a8 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d803      	bhi.n	80070dc <HAL_SPI_Receive+0x210>
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070da:	d102      	bne.n	80070e2 <HAL_SPI_Receive+0x216>
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d106      	bne.n	80070f0 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80070ee:	e01b      	b.n	8007128 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d1c6      	bne.n	800708a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070fc:	693a      	ldr	r2, [r7, #16]
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 fceb 	bl	8007adc <SPI_EndRxTransaction>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d002      	beq.n	8007112 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2220      	movs	r2, #32
 8007110:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	75fb      	strb	r3, [r7, #23]
 800711e:	e003      	b.n	8007128 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007130:	7dfb      	ldrb	r3, [r7, #23]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3718      	adds	r7, #24
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b08a      	sub	sp, #40	@ 0x28
 800713e:	af00      	add	r7, sp, #0
 8007140:	60f8      	str	r0, [r7, #12]
 8007142:	60b9      	str	r1, [r7, #8]
 8007144:	607a      	str	r2, [r7, #4]
 8007146:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007148:	2301      	movs	r3, #1
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800714c:	2300      	movs	r3, #0
 800714e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007158:	2b01      	cmp	r3, #1
 800715a:	d101      	bne.n	8007160 <HAL_SPI_TransmitReceive+0x26>
 800715c:	2302      	movs	r3, #2
 800715e:	e20a      	b.n	8007576 <HAL_SPI_TransmitReceive+0x43c>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007168:	f7fc f99e 	bl	80034a8 <HAL_GetTick>
 800716c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007174:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800717c:	887b      	ldrh	r3, [r7, #2]
 800717e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007180:	887b      	ldrh	r3, [r7, #2]
 8007182:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007184:	7efb      	ldrb	r3, [r7, #27]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d00e      	beq.n	80071a8 <HAL_SPI_TransmitReceive+0x6e>
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007190:	d106      	bne.n	80071a0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d102      	bne.n	80071a0 <HAL_SPI_TransmitReceive+0x66>
 800719a:	7efb      	ldrb	r3, [r7, #27]
 800719c:	2b04      	cmp	r3, #4
 800719e:	d003      	beq.n	80071a8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80071a0:	2302      	movs	r3, #2
 80071a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071a6:	e1e0      	b.n	800756a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d005      	beq.n	80071ba <HAL_SPI_TransmitReceive+0x80>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <HAL_SPI_TransmitReceive+0x80>
 80071b4:	887b      	ldrh	r3, [r7, #2]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d103      	bne.n	80071c2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071c0:	e1d3      	b.n	800756a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b04      	cmp	r3, #4
 80071cc:	d003      	beq.n	80071d6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2205      	movs	r2, #5
 80071d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	887a      	ldrh	r2, [r7, #2]
 80071e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	887a      	ldrh	r2, [r7, #2]
 80071ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	887a      	ldrh	r2, [r7, #2]
 80071fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	887a      	ldrh	r2, [r7, #2]
 8007202:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2200      	movs	r2, #0
 8007208:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007218:	d802      	bhi.n	8007220 <HAL_SPI_TransmitReceive+0xe6>
 800721a:	8a3b      	ldrh	r3, [r7, #16]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d908      	bls.n	8007232 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800722e:	605a      	str	r2, [r3, #4]
 8007230:	e007      	b.n	8007242 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	685a      	ldr	r2, [r3, #4]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007240:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800724c:	2b40      	cmp	r3, #64	@ 0x40
 800724e:	d007      	beq.n	8007260 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800725e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007268:	f240 8081 	bls.w	800736e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <HAL_SPI_TransmitReceive+0x140>
 8007274:	8a7b      	ldrh	r3, [r7, #18]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d16d      	bne.n	8007356 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800727e:	881a      	ldrh	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728a:	1c9a      	adds	r2, r3, #2
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007294:	b29b      	uxth	r3, r3
 8007296:	3b01      	subs	r3, #1
 8007298:	b29a      	uxth	r2, r3
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800729e:	e05a      	b.n	8007356 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d11b      	bne.n	80072e6 <HAL_SPI_TransmitReceive+0x1ac>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d016      	beq.n	80072e6 <HAL_SPI_TransmitReceive+0x1ac>
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d113      	bne.n	80072e6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c2:	881a      	ldrh	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ce:	1c9a      	adds	r2, r3, #2
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d8:	b29b      	uxth	r3, r3
 80072da:	3b01      	subs	r3, #1
 80072dc:	b29a      	uxth	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072e2:	2300      	movs	r3, #0
 80072e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d11c      	bne.n	800732e <HAL_SPI_TransmitReceive+0x1f4>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d016      	beq.n	800732e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730a:	b292      	uxth	r2, r2
 800730c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007312:	1c9a      	adds	r2, r3, #2
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800731e:	b29b      	uxth	r3, r3
 8007320:	3b01      	subs	r3, #1
 8007322:	b29a      	uxth	r2, r3
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800732a:	2301      	movs	r3, #1
 800732c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800732e:	f7fc f8bb 	bl	80034a8 <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800733a:	429a      	cmp	r2, r3
 800733c:	d80b      	bhi.n	8007356 <HAL_SPI_TransmitReceive+0x21c>
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007344:	d007      	beq.n	8007356 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007354:	e109      	b.n	800756a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800735a:	b29b      	uxth	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	d19f      	bne.n	80072a0 <HAL_SPI_TransmitReceive+0x166>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007366:	b29b      	uxth	r3, r3
 8007368:	2b00      	cmp	r3, #0
 800736a:	d199      	bne.n	80072a0 <HAL_SPI_TransmitReceive+0x166>
 800736c:	e0e3      	b.n	8007536 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <HAL_SPI_TransmitReceive+0x244>
 8007376:	8a7b      	ldrh	r3, [r7, #18]
 8007378:	2b01      	cmp	r3, #1
 800737a:	f040 80cf 	bne.w	800751c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b01      	cmp	r3, #1
 8007386:	d912      	bls.n	80073ae <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738c:	881a      	ldrh	r2, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007398:	1c9a      	adds	r2, r3, #2
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	3b02      	subs	r3, #2
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073ac:	e0b6      	b.n	800751c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	330c      	adds	r3, #12
 80073b8:	7812      	ldrb	r2, [r2, #0]
 80073ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	3b01      	subs	r3, #1
 80073ce:	b29a      	uxth	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073d4:	e0a2      	b.n	800751c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d134      	bne.n	800744e <HAL_SPI_TransmitReceive+0x314>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d02f      	beq.n	800744e <HAL_SPI_TransmitReceive+0x314>
 80073ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d12c      	bne.n	800744e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d912      	bls.n	8007424 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007402:	881a      	ldrh	r2, [r3, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740e:	1c9a      	adds	r2, r3, #2
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007418:	b29b      	uxth	r3, r3
 800741a:	3b02      	subs	r3, #2
 800741c:	b29a      	uxth	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007422:	e012      	b.n	800744a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	330c      	adds	r3, #12
 800742e:	7812      	ldrb	r2, [r2, #0]
 8007430:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007440:	b29b      	uxth	r3, r3
 8007442:	3b01      	subs	r3, #1
 8007444:	b29a      	uxth	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800744a:	2300      	movs	r3, #0
 800744c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f003 0301 	and.w	r3, r3, #1
 8007458:	2b01      	cmp	r3, #1
 800745a:	d148      	bne.n	80074ee <HAL_SPI_TransmitReceive+0x3b4>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007462:	b29b      	uxth	r3, r3
 8007464:	2b00      	cmp	r3, #0
 8007466:	d042      	beq.n	80074ee <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800746e:	b29b      	uxth	r3, r3
 8007470:	2b01      	cmp	r3, #1
 8007472:	d923      	bls.n	80074bc <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68da      	ldr	r2, [r3, #12]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747e:	b292      	uxth	r2, r2
 8007480:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007486:	1c9a      	adds	r2, r3, #2
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007492:	b29b      	uxth	r3, r3
 8007494:	3b02      	subs	r3, #2
 8007496:	b29a      	uxth	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d81f      	bhi.n	80074ea <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80074b8:	605a      	str	r2, [r3, #4]
 80074ba:	e016      	b.n	80074ea <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f103 020c 	add.w	r2, r3, #12
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c8:	7812      	ldrb	r2, [r2, #0]
 80074ca:	b2d2      	uxtb	r2, r2
 80074cc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	1c5a      	adds	r2, r3, #1
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074de:	b29b      	uxth	r3, r3
 80074e0:	3b01      	subs	r3, #1
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074ea:	2301      	movs	r3, #1
 80074ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80074ee:	f7fb ffdb 	bl	80034a8 <HAL_GetTick>
 80074f2:	4602      	mov	r2, r0
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d803      	bhi.n	8007506 <HAL_SPI_TransmitReceive+0x3cc>
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007504:	d102      	bne.n	800750c <HAL_SPI_TransmitReceive+0x3d2>
 8007506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007508:	2b00      	cmp	r3, #0
 800750a:	d107      	bne.n	800751c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800751a:	e026      	b.n	800756a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007520:	b29b      	uxth	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	f47f af57 	bne.w	80073d6 <HAL_SPI_TransmitReceive+0x29c>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800752e:	b29b      	uxth	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	f47f af50 	bne.w	80073d6 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007536:	69fa      	ldr	r2, [r7, #28]
 8007538:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 fb26 	bl	8007b8c <SPI_EndRxTxTransaction>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d005      	beq.n	8007552 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2220      	movs	r2, #32
 8007550:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007556:	2b00      	cmp	r3, #0
 8007558:	d003      	beq.n	8007562 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007560:	e003      	b.n	800756a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007572:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007576:	4618      	mov	r0, r3
 8007578:	3728      	adds	r7, #40	@ 0x28
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
	...

08007580 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	4613      	mov	r3, r2
 800758c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800758e:	2300      	movs	r3, #0
 8007590:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007598:	2b01      	cmp	r3, #1
 800759a:	d101      	bne.n	80075a0 <HAL_SPI_Transmit_DMA+0x20>
 800759c:	2302      	movs	r3, #2
 800759e:	e0d4      	b.n	800774a <HAL_SPI_Transmit_DMA+0x1ca>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d002      	beq.n	80075ba <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80075b4:	2302      	movs	r3, #2
 80075b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075b8:	e0c2      	b.n	8007740 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <HAL_SPI_Transmit_DMA+0x46>
 80075c0:	88fb      	ldrh	r3, [r7, #6]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d102      	bne.n	80075cc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075ca:	e0b9      	b.n	8007740 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2203      	movs	r2, #3
 80075d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	88fa      	ldrh	r2, [r7, #6]
 80075e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007616:	d10f      	bne.n	8007638 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007626:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007636:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800763c:	4a45      	ldr	r2, [pc, #276]	@ (8007754 <HAL_SPI_Transmit_DMA+0x1d4>)
 800763e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007644:	4a44      	ldr	r2, [pc, #272]	@ (8007758 <HAL_SPI_Transmit_DMA+0x1d8>)
 8007646:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800764c:	4a43      	ldr	r2, [pc, #268]	@ (800775c <HAL_SPI_Transmit_DMA+0x1dc>)
 800764e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007654:	2200      	movs	r2, #0
 8007656:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007666:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007670:	d82d      	bhi.n	80076ce <HAL_SPI_Transmit_DMA+0x14e>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800767c:	d127      	bne.n	80076ce <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007682:	b29b      	uxth	r3, r3
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10f      	bne.n	80076ac <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	685a      	ldr	r2, [r3, #4]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800769a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	085b      	lsrs	r3, r3, #1
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80076aa:	e010      	b.n	80076ce <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	685a      	ldr	r2, [r3, #4]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076ba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	085b      	lsrs	r3, r3, #1
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	3301      	adds	r3, #1
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d6:	4619      	mov	r1, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	330c      	adds	r3, #12
 80076de:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076e4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076e6:	f7fd f86e 	bl	80047c6 <HAL_DMA_Start_IT>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d008      	beq.n	8007702 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076f4:	f043 0210 	orr.w	r2, r3, #16
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	75fb      	strb	r3, [r7, #23]

    goto error;
 8007700:	e01e      	b.n	8007740 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770c:	2b40      	cmp	r3, #64	@ 0x40
 800770e:	d007      	beq.n	8007720 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800771e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f042 0220 	orr.w	r2, r2, #32
 800772e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0202 	orr.w	r2, r2, #2
 800773e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007748:	7dfb      	ldrb	r3, [r7, #23]
}
 800774a:	4618      	mov	r0, r3
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	08007843 	.word	0x08007843
 8007758:	0800779d 	.word	0x0800779d
 800775c:	0800785f 	.word	0x0800785f

08007760 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b086      	sub	sp, #24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077aa:	f7fb fe7d 	bl	80034a8 <HAL_GetTick>
 80077ae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0320 	and.w	r3, r3, #32
 80077ba:	2b20      	cmp	r3, #32
 80077bc:	d03b      	beq.n	8007836 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685a      	ldr	r2, [r3, #4]
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0220 	bic.w	r2, r2, #32
 80077cc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 0202 	bic.w	r2, r2, #2
 80077dc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	2164      	movs	r1, #100	@ 0x64
 80077e2:	6978      	ldr	r0, [r7, #20]
 80077e4:	f000 f9d2 	bl	8007b8c <SPI_EndRxTxTransaction>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d005      	beq.n	80077fa <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077f2:	f043 0220 	orr.w	r2, r3, #32
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d10a      	bne.n	8007818 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	60fb      	str	r3, [r7, #12]
 8007816:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	2200      	movs	r2, #0
 800781c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800782e:	6978      	ldr	r0, [r7, #20]
 8007830:	f7ff ffaa 	bl	8007788 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007834:	e002      	b.n	800783c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007836:	6978      	ldr	r0, [r7, #20]
 8007838:	f7ff ff92 	bl	8007760 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800783c:	3718      	adds	r7, #24
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b084      	sub	sp, #16
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800784e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f7ff ff8f 	bl	8007774 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007856:	bf00      	nop
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b084      	sub	sp, #16
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f022 0203 	bic.w	r2, r2, #3
 800787a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007880:	f043 0210 	orr.w	r2, r3, #16
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f7ff ff79 	bl	8007788 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007896:	bf00      	nop
 8007898:	3710      	adds	r7, #16
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
	...

080078a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b088      	sub	sp, #32
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	603b      	str	r3, [r7, #0]
 80078ac:	4613      	mov	r3, r2
 80078ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80078b0:	f7fb fdfa 	bl	80034a8 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b8:	1a9b      	subs	r3, r3, r2
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	4413      	add	r3, r2
 80078be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80078c0:	f7fb fdf2 	bl	80034a8 <HAL_GetTick>
 80078c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078c6:	4b39      	ldr	r3, [pc, #228]	@ (80079ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	015b      	lsls	r3, r3, #5
 80078cc:	0d1b      	lsrs	r3, r3, #20
 80078ce:	69fa      	ldr	r2, [r7, #28]
 80078d0:	fb02 f303 	mul.w	r3, r2, r3
 80078d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80078d6:	e054      	b.n	8007982 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078de:	d050      	beq.n	8007982 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80078e0:	f7fb fde2 	bl	80034a8 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	69fa      	ldr	r2, [r7, #28]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d902      	bls.n	80078f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d13d      	bne.n	8007972 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007904:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800790e:	d111      	bne.n	8007934 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007918:	d004      	beq.n	8007924 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007922:	d107      	bne.n	8007934 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007932:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800793c:	d10f      	bne.n	800795e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800795c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e017      	b.n	80079a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	3b01      	subs	r3, #1
 8007980:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	689a      	ldr	r2, [r3, #8]
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4013      	ands	r3, r2
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	429a      	cmp	r2, r3
 8007990:	bf0c      	ite	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	2300      	movne	r3, #0
 8007996:	b2db      	uxtb	r3, r3
 8007998:	461a      	mov	r2, r3
 800799a:	79fb      	ldrb	r3, [r7, #7]
 800799c:	429a      	cmp	r2, r3
 800799e:	d19b      	bne.n	80078d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3720      	adds	r7, #32
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	2000002c 	.word	0x2000002c

080079b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08a      	sub	sp, #40	@ 0x28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
 80079bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80079be:	2300      	movs	r3, #0
 80079c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80079c2:	f7fb fd71 	bl	80034a8 <HAL_GetTick>
 80079c6:	4602      	mov	r2, r0
 80079c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ca:	1a9b      	subs	r3, r3, r2
 80079cc:	683a      	ldr	r2, [r7, #0]
 80079ce:	4413      	add	r3, r2
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80079d2:	f7fb fd69 	bl	80034a8 <HAL_GetTick>
 80079d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	330c      	adds	r3, #12
 80079de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80079e0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ad8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	4613      	mov	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	00da      	lsls	r2, r3, #3
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	0d1b      	lsrs	r3, r3, #20
 80079f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f2:	fb02 f303 	mul.w	r3, r2, r3
 80079f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80079f8:	e060      	b.n	8007abc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007a00:	d107      	bne.n	8007a12 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d104      	bne.n	8007a12 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007a10:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a18:	d050      	beq.n	8007abc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a1a:	f7fb fd45 	bl	80034a8 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	6a3b      	ldr	r3, [r7, #32]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d902      	bls.n	8007a30 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d13d      	bne.n	8007aac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685a      	ldr	r2, [r3, #4]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007a3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a48:	d111      	bne.n	8007a6e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a52:	d004      	beq.n	8007a5e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a5c:	d107      	bne.n	8007a6e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a76:	d10f      	bne.n	8007a98 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007aa8:	2303      	movs	r3, #3
 8007aaa:	e010      	b.n	8007ace <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689a      	ldr	r2, [r3, #8]
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d196      	bne.n	80079fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3728      	adds	r7, #40	@ 0x28
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	2000002c 	.word	0x2000002c

08007adc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af02      	add	r7, sp, #8
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007af0:	d111      	bne.n	8007b16 <SPI_EndRxTransaction+0x3a>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007afa:	d004      	beq.n	8007b06 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b04:	d107      	bne.n	8007b16 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b14:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2180      	movs	r1, #128	@ 0x80
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f7ff febd 	bl	80078a0 <SPI_WaitFlagStateUntilTimeout>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d007      	beq.n	8007b3c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b30:	f043 0220 	orr.w	r2, r3, #32
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	e023      	b.n	8007b84 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b44:	d11d      	bne.n	8007b82 <SPI_EndRxTransaction+0xa6>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b4e:	d004      	beq.n	8007b5a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b58:	d113      	bne.n	8007b82 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	9300      	str	r3, [sp, #0]
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f7ff ff22 	bl	80079b0 <SPI_WaitFifoStateUntilTimeout>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d007      	beq.n	8007b82 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b76:	f043 0220 	orr.w	r2, r3, #32
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e000      	b.n	8007b84 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af02      	add	r7, sp, #8
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f7ff ff03 	bl	80079b0 <SPI_WaitFifoStateUntilTimeout>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bb4:	f043 0220 	orr.w	r2, r3, #32
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e027      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2180      	movs	r1, #128	@ 0x80
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f7ff fe68 	bl	80078a0 <SPI_WaitFlagStateUntilTimeout>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d007      	beq.n	8007be6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bda:	f043 0220 	orr.w	r2, r3, #32
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	e014      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f7ff fedc 	bl	80079b0 <SPI_WaitFifoStateUntilTimeout>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d007      	beq.n	8007c0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c02:	f043 0220 	orr.w	r2, r3, #32
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e000      	b.n	8007c10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e049      	b.n	8007cbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fb fa0a 	bl	8003058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2202      	movs	r2, #2
 8007c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	3304      	adds	r3, #4
 8007c54:	4619      	mov	r1, r3
 8007c56:	4610      	mov	r0, r2
 8007c58:	f000 fbfe 	bl	8008458 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d001      	beq.n	8007ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e03b      	b.n	8007d58 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0201 	orr.w	r2, r2, #1
 8007cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a19      	ldr	r2, [pc, #100]	@ (8007d64 <HAL_TIM_Base_Start_IT+0x9c>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d009      	beq.n	8007d16 <HAL_TIM_Base_Start_IT+0x4e>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d0a:	d004      	beq.n	8007d16 <HAL_TIM_Base_Start_IT+0x4e>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a15      	ldr	r2, [pc, #84]	@ (8007d68 <HAL_TIM_Base_Start_IT+0xa0>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d115      	bne.n	8007d42 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	689a      	ldr	r2, [r3, #8]
 8007d1c:	4b13      	ldr	r3, [pc, #76]	@ (8007d6c <HAL_TIM_Base_Start_IT+0xa4>)
 8007d1e:	4013      	ands	r3, r2
 8007d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2b06      	cmp	r3, #6
 8007d26:	d015      	beq.n	8007d54 <HAL_TIM_Base_Start_IT+0x8c>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d2e:	d011      	beq.n	8007d54 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f042 0201 	orr.w	r2, r2, #1
 8007d3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d40:	e008      	b.n	8007d54 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f042 0201 	orr.w	r2, r2, #1
 8007d50:	601a      	str	r2, [r3, #0]
 8007d52:	e000      	b.n	8007d56 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	40012c00 	.word	0x40012c00
 8007d68:	40014000 	.word	0x40014000
 8007d6c:	00010007 	.word	0x00010007

08007d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e049      	b.n	8007e16 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d106      	bne.n	8007d9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7fb f93e 	bl	8003018 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2202      	movs	r2, #2
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	3304      	adds	r3, #4
 8007dac:	4619      	mov	r1, r3
 8007dae:	4610      	mov	r0, r2
 8007db0:	f000 fb52 	bl	8008458 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d109      	bne.n	8007e44 <HAL_TIM_PWM_Start+0x24>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	bf14      	ite	ne
 8007e3c:	2301      	movne	r3, #1
 8007e3e:	2300      	moveq	r3, #0
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	e03c      	b.n	8007ebe <HAL_TIM_PWM_Start+0x9e>
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	2b04      	cmp	r3, #4
 8007e48:	d109      	bne.n	8007e5e <HAL_TIM_PWM_Start+0x3e>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	bf14      	ite	ne
 8007e56:	2301      	movne	r3, #1
 8007e58:	2300      	moveq	r3, #0
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	e02f      	b.n	8007ebe <HAL_TIM_PWM_Start+0x9e>
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b08      	cmp	r3, #8
 8007e62:	d109      	bne.n	8007e78 <HAL_TIM_PWM_Start+0x58>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	bf14      	ite	ne
 8007e70:	2301      	movne	r3, #1
 8007e72:	2300      	moveq	r3, #0
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	e022      	b.n	8007ebe <HAL_TIM_PWM_Start+0x9e>
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	2b0c      	cmp	r3, #12
 8007e7c:	d109      	bne.n	8007e92 <HAL_TIM_PWM_Start+0x72>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	bf14      	ite	ne
 8007e8a:	2301      	movne	r3, #1
 8007e8c:	2300      	moveq	r3, #0
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	e015      	b.n	8007ebe <HAL_TIM_PWM_Start+0x9e>
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b10      	cmp	r3, #16
 8007e96:	d109      	bne.n	8007eac <HAL_TIM_PWM_Start+0x8c>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	bf14      	ite	ne
 8007ea4:	2301      	movne	r3, #1
 8007ea6:	2300      	moveq	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	e008      	b.n	8007ebe <HAL_TIM_PWM_Start+0x9e>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	bf14      	ite	ne
 8007eb8:	2301      	movne	r3, #1
 8007eba:	2300      	moveq	r3, #0
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d001      	beq.n	8007ec6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e07e      	b.n	8007fc4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d104      	bne.n	8007ed6 <HAL_TIM_PWM_Start+0xb6>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2202      	movs	r2, #2
 8007ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ed4:	e023      	b.n	8007f1e <HAL_TIM_PWM_Start+0xfe>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2b04      	cmp	r3, #4
 8007eda:	d104      	bne.n	8007ee6 <HAL_TIM_PWM_Start+0xc6>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2202      	movs	r2, #2
 8007ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ee4:	e01b      	b.n	8007f1e <HAL_TIM_PWM_Start+0xfe>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2b08      	cmp	r3, #8
 8007eea:	d104      	bne.n	8007ef6 <HAL_TIM_PWM_Start+0xd6>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ef4:	e013      	b.n	8007f1e <HAL_TIM_PWM_Start+0xfe>
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	2b0c      	cmp	r3, #12
 8007efa:	d104      	bne.n	8007f06 <HAL_TIM_PWM_Start+0xe6>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2202      	movs	r2, #2
 8007f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f04:	e00b      	b.n	8007f1e <HAL_TIM_PWM_Start+0xfe>
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b10      	cmp	r3, #16
 8007f0a:	d104      	bne.n	8007f16 <HAL_TIM_PWM_Start+0xf6>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2202      	movs	r2, #2
 8007f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f14:	e003      	b.n	8007f1e <HAL_TIM_PWM_Start+0xfe>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2202      	movs	r2, #2
 8007f1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	2201      	movs	r2, #1
 8007f24:	6839      	ldr	r1, [r7, #0]
 8007f26:	4618      	mov	r0, r3
 8007f28:	f000 fd78 	bl	8008a1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a26      	ldr	r2, [pc, #152]	@ (8007fcc <HAL_TIM_PWM_Start+0x1ac>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d009      	beq.n	8007f4a <HAL_TIM_PWM_Start+0x12a>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a25      	ldr	r2, [pc, #148]	@ (8007fd0 <HAL_TIM_PWM_Start+0x1b0>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d004      	beq.n	8007f4a <HAL_TIM_PWM_Start+0x12a>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a23      	ldr	r2, [pc, #140]	@ (8007fd4 <HAL_TIM_PWM_Start+0x1b4>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d101      	bne.n	8007f4e <HAL_TIM_PWM_Start+0x12e>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e000      	b.n	8007f50 <HAL_TIM_PWM_Start+0x130>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d007      	beq.n	8007f64 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a18      	ldr	r2, [pc, #96]	@ (8007fcc <HAL_TIM_PWM_Start+0x1ac>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d009      	beq.n	8007f82 <HAL_TIM_PWM_Start+0x162>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f76:	d004      	beq.n	8007f82 <HAL_TIM_PWM_Start+0x162>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a14      	ldr	r2, [pc, #80]	@ (8007fd0 <HAL_TIM_PWM_Start+0x1b0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d115      	bne.n	8007fae <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689a      	ldr	r2, [r3, #8]
 8007f88:	4b13      	ldr	r3, [pc, #76]	@ (8007fd8 <HAL_TIM_PWM_Start+0x1b8>)
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2b06      	cmp	r3, #6
 8007f92:	d015      	beq.n	8007fc0 <HAL_TIM_PWM_Start+0x1a0>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f9a:	d011      	beq.n	8007fc0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f042 0201 	orr.w	r2, r2, #1
 8007faa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fac:	e008      	b.n	8007fc0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f042 0201 	orr.w	r2, r2, #1
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	e000      	b.n	8007fc2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fc0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	40012c00 	.word	0x40012c00
 8007fd0:	40014000 	.word	0x40014000
 8007fd4:	40014400 	.word	0x40014400
 8007fd8:	00010007 	.word	0x00010007

08007fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f003 0302 	and.w	r3, r3, #2
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d020      	beq.n	8008040 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f003 0302 	and.w	r3, r3, #2
 8008004:	2b00      	cmp	r3, #0
 8008006:	d01b      	beq.n	8008040 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f06f 0202 	mvn.w	r2, #2
 8008010:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2201      	movs	r2, #1
 8008016:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699b      	ldr	r3, [r3, #24]
 800801e:	f003 0303 	and.w	r3, r3, #3
 8008022:	2b00      	cmp	r3, #0
 8008024:	d003      	beq.n	800802e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f9f8 	bl	800841c <HAL_TIM_IC_CaptureCallback>
 800802c:	e005      	b.n	800803a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f9ea 	bl	8008408 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f9fb 	bl	8008430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f003 0304 	and.w	r3, r3, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	d020      	beq.n	800808c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f003 0304 	and.w	r3, r3, #4
 8008050:	2b00      	cmp	r3, #0
 8008052:	d01b      	beq.n	800808c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f06f 0204 	mvn.w	r2, #4
 800805c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2202      	movs	r2, #2
 8008062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699b      	ldr	r3, [r3, #24]
 800806a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800806e:	2b00      	cmp	r3, #0
 8008070:	d003      	beq.n	800807a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f9d2 	bl	800841c <HAL_TIM_IC_CaptureCallback>
 8008078:	e005      	b.n	8008086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f9c4 	bl	8008408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 f9d5 	bl	8008430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f003 0308 	and.w	r3, r3, #8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d020      	beq.n	80080d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f003 0308 	and.w	r3, r3, #8
 800809c:	2b00      	cmp	r3, #0
 800809e:	d01b      	beq.n	80080d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f06f 0208 	mvn.w	r2, #8
 80080a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2204      	movs	r2, #4
 80080ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	f003 0303 	and.w	r3, r3, #3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f9ac 	bl	800841c <HAL_TIM_IC_CaptureCallback>
 80080c4:	e005      	b.n	80080d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f99e 	bl	8008408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f9af 	bl	8008430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d020      	beq.n	8008124 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d01b      	beq.n	8008124 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f06f 0210 	mvn.w	r2, #16
 80080f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2208      	movs	r2, #8
 80080fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f986 	bl	800841c <HAL_TIM_IC_CaptureCallback>
 8008110:	e005      	b.n	800811e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f978 	bl	8008408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f989 	bl	8008430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f003 0301 	and.w	r3, r3, #1
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00c      	beq.n	8008148 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	2b00      	cmp	r3, #0
 8008136:	d007      	beq.n	8008148 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f06f 0201 	mvn.w	r2, #1
 8008140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f7fa f8ae 	bl	80022a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00c      	beq.n	800816c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fd66 	bl	8008c38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008172:	2b00      	cmp	r3, #0
 8008174:	d00c      	beq.n	8008190 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800817c:	2b00      	cmp	r3, #0
 800817e:	d007      	beq.n	8008190 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fd5e 	bl	8008c4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00c      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d007      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80081ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f948 	bl	8008444 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	f003 0320 	and.w	r3, r3, #32
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00c      	beq.n	80081d8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f003 0320 	and.w	r3, r3, #32
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d007      	beq.n	80081d8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f06f 0220 	mvn.w	r2, #32
 80081d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fd26 	bl	8008c24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081d8:	bf00      	nop
 80081da:	3710      	adds	r7, #16
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081ec:	2300      	movs	r3, #0
 80081ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d101      	bne.n	80081fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80081fa:	2302      	movs	r3, #2
 80081fc:	e0ff      	b.n	80083fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b14      	cmp	r3, #20
 800820a:	f200 80f0 	bhi.w	80083ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800820e:	a201      	add	r2, pc, #4	@ (adr r2, 8008214 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008214:	08008269 	.word	0x08008269
 8008218:	080083ef 	.word	0x080083ef
 800821c:	080083ef 	.word	0x080083ef
 8008220:	080083ef 	.word	0x080083ef
 8008224:	080082a9 	.word	0x080082a9
 8008228:	080083ef 	.word	0x080083ef
 800822c:	080083ef 	.word	0x080083ef
 8008230:	080083ef 	.word	0x080083ef
 8008234:	080082eb 	.word	0x080082eb
 8008238:	080083ef 	.word	0x080083ef
 800823c:	080083ef 	.word	0x080083ef
 8008240:	080083ef 	.word	0x080083ef
 8008244:	0800832b 	.word	0x0800832b
 8008248:	080083ef 	.word	0x080083ef
 800824c:	080083ef 	.word	0x080083ef
 8008250:	080083ef 	.word	0x080083ef
 8008254:	0800836d 	.word	0x0800836d
 8008258:	080083ef 	.word	0x080083ef
 800825c:	080083ef 	.word	0x080083ef
 8008260:	080083ef 	.word	0x080083ef
 8008264:	080083ad 	.word	0x080083ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68b9      	ldr	r1, [r7, #8]
 800826e:	4618      	mov	r0, r3
 8008270:	f000 f956 	bl	8008520 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0208 	orr.w	r2, r2, #8
 8008282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	699a      	ldr	r2, [r3, #24]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f022 0204 	bic.w	r2, r2, #4
 8008292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6999      	ldr	r1, [r3, #24]
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	691a      	ldr	r2, [r3, #16]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	430a      	orrs	r2, r1
 80082a4:	619a      	str	r2, [r3, #24]
      break;
 80082a6:	e0a5      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	68b9      	ldr	r1, [r7, #8]
 80082ae:	4618      	mov	r0, r3
 80082b0:	f000 f9b2 	bl	8008618 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	699a      	ldr	r2, [r3, #24]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	699a      	ldr	r2, [r3, #24]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	6999      	ldr	r1, [r3, #24]
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	021a      	lsls	r2, r3, #8
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	619a      	str	r2, [r3, #24]
      break;
 80082e8:	e084      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68b9      	ldr	r1, [r7, #8]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 fa0b 	bl	800870c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	69da      	ldr	r2, [r3, #28]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f042 0208 	orr.w	r2, r2, #8
 8008304:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69da      	ldr	r2, [r3, #28]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f022 0204 	bic.w	r2, r2, #4
 8008314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69d9      	ldr	r1, [r3, #28]
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	691a      	ldr	r2, [r3, #16]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	430a      	orrs	r2, r1
 8008326:	61da      	str	r2, [r3, #28]
      break;
 8008328:	e064      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68b9      	ldr	r1, [r7, #8]
 8008330:	4618      	mov	r0, r3
 8008332:	f000 fa63 	bl	80087fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69da      	ldr	r2, [r3, #28]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	69da      	ldr	r2, [r3, #28]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69d9      	ldr	r1, [r3, #28]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	021a      	lsls	r2, r3, #8
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	430a      	orrs	r2, r1
 8008368:	61da      	str	r2, [r3, #28]
      break;
 800836a:	e043      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68b9      	ldr	r1, [r7, #8]
 8008372:	4618      	mov	r0, r3
 8008374:	f000 faa0 	bl	80088b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f042 0208 	orr.w	r2, r2, #8
 8008386:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 0204 	bic.w	r2, r2, #4
 8008396:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	691a      	ldr	r2, [r3, #16]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80083aa:	e023      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68b9      	ldr	r1, [r7, #8]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 fad8 	bl	8008968 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	021a      	lsls	r2, r3, #8
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	430a      	orrs	r2, r1
 80083ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80083ec:	e002      	b.n	80083f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	75fb      	strb	r3, [r7, #23]
      break;
 80083f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3718      	adds	r7, #24
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop

08008408 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008410:	bf00      	nop
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a2a      	ldr	r2, [pc, #168]	@ (8008514 <TIM_Base_SetConfig+0xbc>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d003      	beq.n	8008478 <TIM_Base_SetConfig+0x20>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008476:	d108      	bne.n	800848a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800847e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	68fa      	ldr	r2, [r7, #12]
 8008486:	4313      	orrs	r3, r2
 8008488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a21      	ldr	r2, [pc, #132]	@ (8008514 <TIM_Base_SetConfig+0xbc>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d00b      	beq.n	80084aa <TIM_Base_SetConfig+0x52>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008498:	d007      	beq.n	80084aa <TIM_Base_SetConfig+0x52>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a1e      	ldr	r2, [pc, #120]	@ (8008518 <TIM_Base_SetConfig+0xc0>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d003      	beq.n	80084aa <TIM_Base_SetConfig+0x52>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a1d      	ldr	r2, [pc, #116]	@ (800851c <TIM_Base_SetConfig+0xc4>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d108      	bne.n	80084bc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	689a      	ldr	r2, [r3, #8]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008514 <TIM_Base_SetConfig+0xbc>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d007      	beq.n	80084f8 <TIM_Base_SetConfig+0xa0>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a0b      	ldr	r2, [pc, #44]	@ (8008518 <TIM_Base_SetConfig+0xc0>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d003      	beq.n	80084f8 <TIM_Base_SetConfig+0xa0>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a0a      	ldr	r2, [pc, #40]	@ (800851c <TIM_Base_SetConfig+0xc4>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d103      	bne.n	8008500 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	691a      	ldr	r2, [r3, #16]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	615a      	str	r2, [r3, #20]
}
 8008506:	bf00      	nop
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	40012c00 	.word	0x40012c00
 8008518:	40014000 	.word	0x40014000
 800851c:	40014400 	.word	0x40014400

08008520 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008520:	b480      	push	{r7}
 8008522:	b087      	sub	sp, #28
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	f023 0201 	bic.w	r2, r3, #1
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800854e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f023 0303 	bic.w	r3, r3, #3
 800855a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	68fa      	ldr	r2, [r7, #12]
 8008562:	4313      	orrs	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f023 0302 	bic.w	r3, r3, #2
 800856c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	697a      	ldr	r2, [r7, #20]
 8008574:	4313      	orrs	r3, r2
 8008576:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a24      	ldr	r2, [pc, #144]	@ (800860c <TIM_OC1_SetConfig+0xec>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d007      	beq.n	8008590 <TIM_OC1_SetConfig+0x70>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a23      	ldr	r2, [pc, #140]	@ (8008610 <TIM_OC1_SetConfig+0xf0>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_OC1_SetConfig+0x70>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a22      	ldr	r2, [pc, #136]	@ (8008614 <TIM_OC1_SetConfig+0xf4>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d10c      	bne.n	80085aa <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	f023 0308 	bic.w	r3, r3, #8
 8008596:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	4313      	orrs	r3, r2
 80085a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	f023 0304 	bic.w	r3, r3, #4
 80085a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a17      	ldr	r2, [pc, #92]	@ (800860c <TIM_OC1_SetConfig+0xec>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d007      	beq.n	80085c2 <TIM_OC1_SetConfig+0xa2>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a16      	ldr	r2, [pc, #88]	@ (8008610 <TIM_OC1_SetConfig+0xf0>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d003      	beq.n	80085c2 <TIM_OC1_SetConfig+0xa2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a15      	ldr	r2, [pc, #84]	@ (8008614 <TIM_OC1_SetConfig+0xf4>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d111      	bne.n	80085e6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80085d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	4313      	orrs	r3, r2
 80085da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	699b      	ldr	r3, [r3, #24]
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	685a      	ldr	r2, [r3, #4]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	621a      	str	r2, [r3, #32]
}
 8008600:	bf00      	nop
 8008602:	371c      	adds	r7, #28
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr
 800860c:	40012c00 	.word	0x40012c00
 8008610:	40014000 	.word	0x40014000
 8008614:	40014400 	.word	0x40014400

08008618 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008618:	b480      	push	{r7}
 800861a:	b087      	sub	sp, #28
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a1b      	ldr	r3, [r3, #32]
 8008626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a1b      	ldr	r3, [r3, #32]
 800862c:	f023 0210 	bic.w	r2, r3, #16
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008646:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800864a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	021b      	lsls	r3, r3, #8
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	4313      	orrs	r3, r2
 800865e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	f023 0320 	bic.w	r3, r3, #32
 8008666:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	011b      	lsls	r3, r3, #4
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a22      	ldr	r2, [pc, #136]	@ (8008700 <TIM_OC2_SetConfig+0xe8>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d10d      	bne.n	8008698 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	011b      	lsls	r3, r3, #4
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	4313      	orrs	r3, r2
 800868e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008696:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a19      	ldr	r2, [pc, #100]	@ (8008700 <TIM_OC2_SetConfig+0xe8>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d007      	beq.n	80086b0 <TIM_OC2_SetConfig+0x98>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a18      	ldr	r2, [pc, #96]	@ (8008704 <TIM_OC2_SetConfig+0xec>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d003      	beq.n	80086b0 <TIM_OC2_SetConfig+0x98>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a17      	ldr	r2, [pc, #92]	@ (8008708 <TIM_OC2_SetConfig+0xf0>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d113      	bne.n	80086d8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	695b      	ldr	r3, [r3, #20]
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	693a      	ldr	r2, [r7, #16]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	699b      	ldr	r3, [r3, #24]
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	693a      	ldr	r2, [r7, #16]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	68fa      	ldr	r2, [r7, #12]
 80086e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	685a      	ldr	r2, [r3, #4]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	621a      	str	r2, [r3, #32]
}
 80086f2:	bf00      	nop
 80086f4:	371c      	adds	r7, #28
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop
 8008700:	40012c00 	.word	0x40012c00
 8008704:	40014000 	.word	0x40014000
 8008708:	40014400 	.word	0x40014400

0800870c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800873a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800873e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f023 0303 	bic.w	r3, r3, #3
 8008746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	021b      	lsls	r3, r3, #8
 8008760:	697a      	ldr	r2, [r7, #20]
 8008762:	4313      	orrs	r3, r2
 8008764:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a21      	ldr	r2, [pc, #132]	@ (80087f0 <TIM_OC3_SetConfig+0xe4>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d10d      	bne.n	800878a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008774:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	021b      	lsls	r3, r3, #8
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	4313      	orrs	r3, r2
 8008780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a18      	ldr	r2, [pc, #96]	@ (80087f0 <TIM_OC3_SetConfig+0xe4>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d007      	beq.n	80087a2 <TIM_OC3_SetConfig+0x96>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a17      	ldr	r2, [pc, #92]	@ (80087f4 <TIM_OC3_SetConfig+0xe8>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d003      	beq.n	80087a2 <TIM_OC3_SetConfig+0x96>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a16      	ldr	r2, [pc, #88]	@ (80087f8 <TIM_OC3_SetConfig+0xec>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d113      	bne.n	80087ca <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	011b      	lsls	r3, r3, #4
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	699b      	ldr	r3, [r3, #24]
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	621a      	str	r2, [r3, #32]
}
 80087e4:	bf00      	nop
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr
 80087f0:	40012c00 	.word	0x40012c00
 80087f4:	40014000 	.word	0x40014000
 80087f8:	40014400 	.word	0x40014400

080087fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b087      	sub	sp, #28
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a1b      	ldr	r3, [r3, #32]
 800880a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a1b      	ldr	r3, [r3, #32]
 8008810:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	69db      	ldr	r3, [r3, #28]
 8008822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800882a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800882e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	021b      	lsls	r3, r3, #8
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	4313      	orrs	r3, r2
 8008842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800884a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	031b      	lsls	r3, r3, #12
 8008852:	693a      	ldr	r2, [r7, #16]
 8008854:	4313      	orrs	r3, r2
 8008856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a14      	ldr	r2, [pc, #80]	@ (80088ac <TIM_OC4_SetConfig+0xb0>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d007      	beq.n	8008870 <TIM_OC4_SetConfig+0x74>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a13      	ldr	r2, [pc, #76]	@ (80088b0 <TIM_OC4_SetConfig+0xb4>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d003      	beq.n	8008870 <TIM_OC4_SetConfig+0x74>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4a12      	ldr	r2, [pc, #72]	@ (80088b4 <TIM_OC4_SetConfig+0xb8>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d109      	bne.n	8008884 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008876:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	019b      	lsls	r3, r3, #6
 800887e:	697a      	ldr	r2, [r7, #20]
 8008880:	4313      	orrs	r3, r2
 8008882:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	697a      	ldr	r2, [r7, #20]
 8008888:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	621a      	str	r2, [r3, #32]
}
 800889e:	bf00      	nop
 80088a0:	371c      	adds	r7, #28
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	40012c00 	.word	0x40012c00
 80088b0:	40014000 	.word	0x40014000
 80088b4:	40014400 	.word	0x40014400

080088b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b087      	sub	sp, #28
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a1b      	ldr	r3, [r3, #32]
 80088c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a1b      	ldr	r3, [r3, #32]
 80088cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68fa      	ldr	r2, [r7, #12]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80088fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	041b      	lsls	r3, r3, #16
 8008904:	693a      	ldr	r2, [r7, #16]
 8008906:	4313      	orrs	r3, r2
 8008908:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a13      	ldr	r2, [pc, #76]	@ (800895c <TIM_OC5_SetConfig+0xa4>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d007      	beq.n	8008922 <TIM_OC5_SetConfig+0x6a>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a12      	ldr	r2, [pc, #72]	@ (8008960 <TIM_OC5_SetConfig+0xa8>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d003      	beq.n	8008922 <TIM_OC5_SetConfig+0x6a>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a11      	ldr	r2, [pc, #68]	@ (8008964 <TIM_OC5_SetConfig+0xac>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d109      	bne.n	8008936 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008928:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	695b      	ldr	r3, [r3, #20]
 800892e:	021b      	lsls	r3, r3, #8
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	4313      	orrs	r3, r2
 8008934:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	697a      	ldr	r2, [r7, #20]
 800893a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	621a      	str	r2, [r3, #32]
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	40012c00 	.word	0x40012c00
 8008960:	40014000 	.word	0x40014000
 8008964:	40014400 	.word	0x40014400

08008968 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a1b      	ldr	r3, [r3, #32]
 800897c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800898e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800899a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	021b      	lsls	r3, r3, #8
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	051b      	lsls	r3, r3, #20
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a14      	ldr	r2, [pc, #80]	@ (8008a10 <TIM_OC6_SetConfig+0xa8>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d007      	beq.n	80089d4 <TIM_OC6_SetConfig+0x6c>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a13      	ldr	r2, [pc, #76]	@ (8008a14 <TIM_OC6_SetConfig+0xac>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d003      	beq.n	80089d4 <TIM_OC6_SetConfig+0x6c>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a12      	ldr	r2, [pc, #72]	@ (8008a18 <TIM_OC6_SetConfig+0xb0>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d109      	bne.n	80089e8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	029b      	lsls	r3, r3, #10
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	685a      	ldr	r2, [r3, #4]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	621a      	str	r2, [r3, #32]
}
 8008a02:	bf00      	nop
 8008a04:	371c      	adds	r7, #28
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	40012c00 	.word	0x40012c00
 8008a14:	40014000 	.word	0x40014000
 8008a18:	40014400 	.word	0x40014400

08008a1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b087      	sub	sp, #28
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	60b9      	str	r1, [r7, #8]
 8008a26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	f003 031f 	and.w	r3, r3, #31
 8008a2e:	2201      	movs	r2, #1
 8008a30:	fa02 f303 	lsl.w	r3, r2, r3
 8008a34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6a1a      	ldr	r2, [r3, #32]
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	43db      	mvns	r3, r3
 8008a3e:	401a      	ands	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6a1a      	ldr	r2, [r3, #32]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	f003 031f 	and.w	r3, r3, #31
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	fa01 f303 	lsl.w	r3, r1, r3
 8008a54:	431a      	orrs	r2, r3
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	621a      	str	r2, [r3, #32]
}
 8008a5a:	bf00      	nop
 8008a5c:	371c      	adds	r7, #28
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
	...

08008a68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d101      	bne.n	8008a80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a7c:	2302      	movs	r3, #2
 8008a7e:	e04f      	b.n	8008b20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a21      	ldr	r2, [pc, #132]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d108      	bne.n	8008abc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ab0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a14      	ldr	r2, [pc, #80]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d009      	beq.n	8008af4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ae8:	d004      	beq.n	8008af4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a10      	ldr	r2, [pc, #64]	@ (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d10c      	bne.n	8008b0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008afa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2201      	movs	r2, #1
 8008b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3714      	adds	r7, #20
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	40012c00 	.word	0x40012c00
 8008b30:	40014000 	.word	0x40014000

08008b34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d101      	bne.n	8008b50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	e060      	b.n	8008c12 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	695b      	ldr	r3, [r3, #20]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	699b      	ldr	r3, [r3, #24]
 8008bc4:	041b      	lsls	r3, r3, #16
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a14      	ldr	r2, [pc, #80]	@ (8008c20 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d115      	bne.n	8008c00 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bde:	051b      	lsls	r3, r3, #20
 8008be0:	4313      	orrs	r3, r2
 8008be2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	69db      	ldr	r3, [r3, #28]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	6a1b      	ldr	r3, [r3, #32]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3714      	adds	r7, #20
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop
 8008c20:	40012c00 	.word	0x40012c00

08008c24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e040      	b.n	8008cf4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d106      	bne.n	8008c88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f7fa f8c8 	bl	8002e18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2224      	movs	r2, #36	@ 0x24
 8008c8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f022 0201 	bic.w	r2, r2, #1
 8008c9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d002      	beq.n	8008cac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 fba6 	bl	80093f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f977 	bl	8008fa0 <UART_SetConfig>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d101      	bne.n	8008cbc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e01b      	b.n	8008cf4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	685a      	ldr	r2, [r3, #4]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008cca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	689a      	ldr	r2, [r3, #8]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008cda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f042 0201 	orr.w	r2, r2, #1
 8008cea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 fc25 	bl	800953c <UART_CheckIdleState>
 8008cf2:	4603      	mov	r3, r0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3708      	adds	r7, #8
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b08a      	sub	sp, #40	@ 0x28
 8008d00:	af02      	add	r7, sp, #8
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	60b9      	str	r1, [r7, #8]
 8008d06:	603b      	str	r3, [r7, #0]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d10:	2b20      	cmp	r3, #32
 8008d12:	d177      	bne.n	8008e04 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d002      	beq.n	8008d20 <HAL_UART_Transmit+0x24>
 8008d1a:	88fb      	ldrh	r3, [r7, #6]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d101      	bne.n	8008d24 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e070      	b.n	8008e06 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2221      	movs	r2, #33	@ 0x21
 8008d30:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d32:	f7fa fbb9 	bl	80034a8 <HAL_GetTick>
 8008d36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	88fa      	ldrh	r2, [r7, #6]
 8008d3c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	88fa      	ldrh	r2, [r7, #6]
 8008d44:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d50:	d108      	bne.n	8008d64 <HAL_UART_Transmit+0x68>
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d104      	bne.n	8008d64 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	61bb      	str	r3, [r7, #24]
 8008d62:	e003      	b.n	8008d6c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008d6c:	e02f      	b.n	8008dce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	9300      	str	r3, [sp, #0]
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	2200      	movs	r2, #0
 8008d76:	2180      	movs	r1, #128	@ 0x80
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f000 fc87 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d004      	beq.n	8008d8e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2220      	movs	r2, #32
 8008d88:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e03b      	b.n	8008e06 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10b      	bne.n	8008dac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	881a      	ldrh	r2, [r3, #0]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008da0:	b292      	uxth	r2, r2
 8008da2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	3302      	adds	r3, #2
 8008da8:	61bb      	str	r3, [r7, #24]
 8008daa:	e007      	b.n	8008dbc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	781a      	ldrb	r2, [r3, #0]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008db6:	69fb      	ldr	r3, [r7, #28]
 8008db8:	3301      	adds	r3, #1
 8008dba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1c9      	bne.n	8008d6e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	9300      	str	r3, [sp, #0]
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	2200      	movs	r2, #0
 8008de2:	2140      	movs	r1, #64	@ 0x40
 8008de4:	68f8      	ldr	r0, [r7, #12]
 8008de6:	f000 fc51 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 8008dea:	4603      	mov	r3, r0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d004      	beq.n	8008dfa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2220      	movs	r2, #32
 8008df4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e005      	b.n	8008e06 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2220      	movs	r2, #32
 8008dfe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008e00:	2300      	movs	r3, #0
 8008e02:	e000      	b.n	8008e06 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008e04:	2302      	movs	r3, #2
  }
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3720      	adds	r7, #32
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b08a      	sub	sp, #40	@ 0x28
 8008e12:	af02      	add	r7, sp, #8
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	60b9      	str	r1, [r7, #8]
 8008e18:	603b      	str	r3, [r7, #0]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e24:	2b20      	cmp	r3, #32
 8008e26:	f040 80b6 	bne.w	8008f96 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <HAL_UART_Receive+0x28>
 8008e30:	88fb      	ldrh	r3, [r7, #6]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d101      	bne.n	8008e3a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	e0ae      	b.n	8008f98 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2222      	movs	r2, #34	@ 0x22
 8008e46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e50:	f7fa fb2a 	bl	80034a8 <HAL_GetTick>
 8008e54:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	88fa      	ldrh	r2, [r7, #6]
 8008e5a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	88fa      	ldrh	r2, [r7, #6]
 8008e62:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e6e:	d10e      	bne.n	8008e8e <HAL_UART_Receive+0x80>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d105      	bne.n	8008e84 <HAL_UART_Receive+0x76>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008e7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e82:	e02d      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	22ff      	movs	r2, #255	@ 0xff
 8008e88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008e8c:	e028      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d10d      	bne.n	8008eb2 <HAL_UART_Receive+0xa4>
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d104      	bne.n	8008ea8 <HAL_UART_Receive+0x9a>
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	22ff      	movs	r2, #255	@ 0xff
 8008ea2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ea6:	e01b      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	227f      	movs	r2, #127	@ 0x7f
 8008eac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008eb0:	e016      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eba:	d10d      	bne.n	8008ed8 <HAL_UART_Receive+0xca>
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	691b      	ldr	r3, [r3, #16]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d104      	bne.n	8008ece <HAL_UART_Receive+0xc0>
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	227f      	movs	r2, #127	@ 0x7f
 8008ec8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ecc:	e008      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	223f      	movs	r2, #63	@ 0x3f
 8008ed2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ed6:	e003      	b.n	8008ee0 <HAL_UART_Receive+0xd2>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ee6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ef0:	d108      	bne.n	8008f04 <HAL_UART_Receive+0xf6>
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d104      	bne.n	8008f04 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008efa:	2300      	movs	r3, #0
 8008efc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	61bb      	str	r3, [r7, #24]
 8008f02:	e003      	b.n	8008f0c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008f0c:	e037      	b.n	8008f7e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	2200      	movs	r2, #0
 8008f16:	2120      	movs	r1, #32
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 fbb7 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d005      	beq.n	8008f30 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2220      	movs	r2, #32
 8008f28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e033      	b.n	8008f98 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d10c      	bne.n	8008f50 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	8a7b      	ldrh	r3, [r7, #18]
 8008f40:	4013      	ands	r3, r2
 8008f42:	b29a      	uxth	r2, r3
 8008f44:	69bb      	ldr	r3, [r7, #24]
 8008f46:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	3302      	adds	r3, #2
 8008f4c:	61bb      	str	r3, [r7, #24]
 8008f4e:	e00d      	b.n	8008f6c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	b2da      	uxtb	r2, r3
 8008f5a:	8a7b      	ldrh	r3, [r7, #18]
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	4013      	ands	r3, r2
 8008f60:	b2da      	uxtb	r2, r3
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	3b01      	subs	r3, #1
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1c1      	bne.n	8008f0e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2220      	movs	r2, #32
 8008f8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	e000      	b.n	8008f98 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8008f96:	2302      	movs	r3, #2
  }
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3720      	adds	r7, #32
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fa4:	b08a      	sub	sp, #40	@ 0x28
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	431a      	orrs	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	4bb4      	ldr	r3, [pc, #720]	@ (80092a0 <UART_SetConfig+0x300>)
 8008fd0:	4013      	ands	r3, r2
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	6812      	ldr	r2, [r2, #0]
 8008fd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008fd8:	430b      	orrs	r3, r1
 8008fda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	68da      	ldr	r2, [r3, #12]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	430a      	orrs	r2, r1
 8008ff0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4aa9      	ldr	r2, [pc, #676]	@ (80092a4 <UART_SetConfig+0x304>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d004      	beq.n	800900c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009008:	4313      	orrs	r3, r2
 800900a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800901c:	430a      	orrs	r2, r1
 800901e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4aa0      	ldr	r2, [pc, #640]	@ (80092a8 <UART_SetConfig+0x308>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d126      	bne.n	8009078 <UART_SetConfig+0xd8>
 800902a:	4ba0      	ldr	r3, [pc, #640]	@ (80092ac <UART_SetConfig+0x30c>)
 800902c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009030:	f003 0303 	and.w	r3, r3, #3
 8009034:	2b03      	cmp	r3, #3
 8009036:	d81b      	bhi.n	8009070 <UART_SetConfig+0xd0>
 8009038:	a201      	add	r2, pc, #4	@ (adr r2, 8009040 <UART_SetConfig+0xa0>)
 800903a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800903e:	bf00      	nop
 8009040:	08009051 	.word	0x08009051
 8009044:	08009061 	.word	0x08009061
 8009048:	08009059 	.word	0x08009059
 800904c:	08009069 	.word	0x08009069
 8009050:	2301      	movs	r3, #1
 8009052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009056:	e080      	b.n	800915a <UART_SetConfig+0x1ba>
 8009058:	2302      	movs	r3, #2
 800905a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800905e:	e07c      	b.n	800915a <UART_SetConfig+0x1ba>
 8009060:	2304      	movs	r3, #4
 8009062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009066:	e078      	b.n	800915a <UART_SetConfig+0x1ba>
 8009068:	2308      	movs	r3, #8
 800906a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800906e:	e074      	b.n	800915a <UART_SetConfig+0x1ba>
 8009070:	2310      	movs	r3, #16
 8009072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009076:	e070      	b.n	800915a <UART_SetConfig+0x1ba>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a8c      	ldr	r2, [pc, #560]	@ (80092b0 <UART_SetConfig+0x310>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d138      	bne.n	80090f4 <UART_SetConfig+0x154>
 8009082:	4b8a      	ldr	r3, [pc, #552]	@ (80092ac <UART_SetConfig+0x30c>)
 8009084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009088:	f003 030c 	and.w	r3, r3, #12
 800908c:	2b0c      	cmp	r3, #12
 800908e:	d82d      	bhi.n	80090ec <UART_SetConfig+0x14c>
 8009090:	a201      	add	r2, pc, #4	@ (adr r2, 8009098 <UART_SetConfig+0xf8>)
 8009092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009096:	bf00      	nop
 8009098:	080090cd 	.word	0x080090cd
 800909c:	080090ed 	.word	0x080090ed
 80090a0:	080090ed 	.word	0x080090ed
 80090a4:	080090ed 	.word	0x080090ed
 80090a8:	080090dd 	.word	0x080090dd
 80090ac:	080090ed 	.word	0x080090ed
 80090b0:	080090ed 	.word	0x080090ed
 80090b4:	080090ed 	.word	0x080090ed
 80090b8:	080090d5 	.word	0x080090d5
 80090bc:	080090ed 	.word	0x080090ed
 80090c0:	080090ed 	.word	0x080090ed
 80090c4:	080090ed 	.word	0x080090ed
 80090c8:	080090e5 	.word	0x080090e5
 80090cc:	2300      	movs	r3, #0
 80090ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090d2:	e042      	b.n	800915a <UART_SetConfig+0x1ba>
 80090d4:	2302      	movs	r3, #2
 80090d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090da:	e03e      	b.n	800915a <UART_SetConfig+0x1ba>
 80090dc:	2304      	movs	r3, #4
 80090de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090e2:	e03a      	b.n	800915a <UART_SetConfig+0x1ba>
 80090e4:	2308      	movs	r3, #8
 80090e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090ea:	e036      	b.n	800915a <UART_SetConfig+0x1ba>
 80090ec:	2310      	movs	r3, #16
 80090ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090f2:	e032      	b.n	800915a <UART_SetConfig+0x1ba>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a6a      	ldr	r2, [pc, #424]	@ (80092a4 <UART_SetConfig+0x304>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d12a      	bne.n	8009154 <UART_SetConfig+0x1b4>
 80090fe:	4b6b      	ldr	r3, [pc, #428]	@ (80092ac <UART_SetConfig+0x30c>)
 8009100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800910c:	d01a      	beq.n	8009144 <UART_SetConfig+0x1a4>
 800910e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009112:	d81b      	bhi.n	800914c <UART_SetConfig+0x1ac>
 8009114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009118:	d00c      	beq.n	8009134 <UART_SetConfig+0x194>
 800911a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800911e:	d815      	bhi.n	800914c <UART_SetConfig+0x1ac>
 8009120:	2b00      	cmp	r3, #0
 8009122:	d003      	beq.n	800912c <UART_SetConfig+0x18c>
 8009124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009128:	d008      	beq.n	800913c <UART_SetConfig+0x19c>
 800912a:	e00f      	b.n	800914c <UART_SetConfig+0x1ac>
 800912c:	2300      	movs	r3, #0
 800912e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009132:	e012      	b.n	800915a <UART_SetConfig+0x1ba>
 8009134:	2302      	movs	r3, #2
 8009136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800913a:	e00e      	b.n	800915a <UART_SetConfig+0x1ba>
 800913c:	2304      	movs	r3, #4
 800913e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009142:	e00a      	b.n	800915a <UART_SetConfig+0x1ba>
 8009144:	2308      	movs	r3, #8
 8009146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800914a:	e006      	b.n	800915a <UART_SetConfig+0x1ba>
 800914c:	2310      	movs	r3, #16
 800914e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009152:	e002      	b.n	800915a <UART_SetConfig+0x1ba>
 8009154:	2310      	movs	r3, #16
 8009156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a51      	ldr	r2, [pc, #324]	@ (80092a4 <UART_SetConfig+0x304>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d17a      	bne.n	800925a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009164:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009168:	2b08      	cmp	r3, #8
 800916a:	d824      	bhi.n	80091b6 <UART_SetConfig+0x216>
 800916c:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <UART_SetConfig+0x1d4>)
 800916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009172:	bf00      	nop
 8009174:	08009199 	.word	0x08009199
 8009178:	080091b7 	.word	0x080091b7
 800917c:	080091a1 	.word	0x080091a1
 8009180:	080091b7 	.word	0x080091b7
 8009184:	080091a7 	.word	0x080091a7
 8009188:	080091b7 	.word	0x080091b7
 800918c:	080091b7 	.word	0x080091b7
 8009190:	080091b7 	.word	0x080091b7
 8009194:	080091af 	.word	0x080091af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009198:	f7fd f90c 	bl	80063b4 <HAL_RCC_GetPCLK1Freq>
 800919c:	61f8      	str	r0, [r7, #28]
        break;
 800919e:	e010      	b.n	80091c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091a0:	4b44      	ldr	r3, [pc, #272]	@ (80092b4 <UART_SetConfig+0x314>)
 80091a2:	61fb      	str	r3, [r7, #28]
        break;
 80091a4:	e00d      	b.n	80091c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091a6:	f7fd f86d 	bl	8006284 <HAL_RCC_GetSysClockFreq>
 80091aa:	61f8      	str	r0, [r7, #28]
        break;
 80091ac:	e009      	b.n	80091c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091b2:	61fb      	str	r3, [r7, #28]
        break;
 80091b4:	e005      	b.n	80091c2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80091b6:	2300      	movs	r3, #0
 80091b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80091c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f000 8107 	beq.w	80093d8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	4613      	mov	r3, r2
 80091d0:	005b      	lsls	r3, r3, #1
 80091d2:	4413      	add	r3, r2
 80091d4:	69fa      	ldr	r2, [r7, #28]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d305      	bcc.n	80091e6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091e0:	69fa      	ldr	r2, [r7, #28]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d903      	bls.n	80091ee <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80091ec:	e0f4      	b.n	80093d8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80091ee:	69fb      	ldr	r3, [r7, #28]
 80091f0:	2200      	movs	r2, #0
 80091f2:	461c      	mov	r4, r3
 80091f4:	4615      	mov	r5, r2
 80091f6:	f04f 0200 	mov.w	r2, #0
 80091fa:	f04f 0300 	mov.w	r3, #0
 80091fe:	022b      	lsls	r3, r5, #8
 8009200:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009204:	0222      	lsls	r2, r4, #8
 8009206:	68f9      	ldr	r1, [r7, #12]
 8009208:	6849      	ldr	r1, [r1, #4]
 800920a:	0849      	lsrs	r1, r1, #1
 800920c:	2000      	movs	r0, #0
 800920e:	4688      	mov	r8, r1
 8009210:	4681      	mov	r9, r0
 8009212:	eb12 0a08 	adds.w	sl, r2, r8
 8009216:	eb43 0b09 	adc.w	fp, r3, r9
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	603b      	str	r3, [r7, #0]
 8009222:	607a      	str	r2, [r7, #4]
 8009224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009228:	4650      	mov	r0, sl
 800922a:	4659      	mov	r1, fp
 800922c:	f7f7 fd2c 	bl	8000c88 <__aeabi_uldivmod>
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	4613      	mov	r3, r2
 8009236:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800923e:	d308      	bcc.n	8009252 <UART_SetConfig+0x2b2>
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009246:	d204      	bcs.n	8009252 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	69ba      	ldr	r2, [r7, #24]
 800924e:	60da      	str	r2, [r3, #12]
 8009250:	e0c2      	b.n	80093d8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009258:	e0be      	b.n	80093d8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	69db      	ldr	r3, [r3, #28]
 800925e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009262:	d16a      	bne.n	800933a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8009264:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009268:	2b08      	cmp	r3, #8
 800926a:	d834      	bhi.n	80092d6 <UART_SetConfig+0x336>
 800926c:	a201      	add	r2, pc, #4	@ (adr r2, 8009274 <UART_SetConfig+0x2d4>)
 800926e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009272:	bf00      	nop
 8009274:	08009299 	.word	0x08009299
 8009278:	080092b9 	.word	0x080092b9
 800927c:	080092c1 	.word	0x080092c1
 8009280:	080092d7 	.word	0x080092d7
 8009284:	080092c7 	.word	0x080092c7
 8009288:	080092d7 	.word	0x080092d7
 800928c:	080092d7 	.word	0x080092d7
 8009290:	080092d7 	.word	0x080092d7
 8009294:	080092cf 	.word	0x080092cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009298:	f7fd f88c 	bl	80063b4 <HAL_RCC_GetPCLK1Freq>
 800929c:	61f8      	str	r0, [r7, #28]
        break;
 800929e:	e020      	b.n	80092e2 <UART_SetConfig+0x342>
 80092a0:	efff69f3 	.word	0xefff69f3
 80092a4:	40008000 	.word	0x40008000
 80092a8:	40013800 	.word	0x40013800
 80092ac:	40021000 	.word	0x40021000
 80092b0:	40004400 	.word	0x40004400
 80092b4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092b8:	f7fd f892 	bl	80063e0 <HAL_RCC_GetPCLK2Freq>
 80092bc:	61f8      	str	r0, [r7, #28]
        break;
 80092be:	e010      	b.n	80092e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092c0:	4b4c      	ldr	r3, [pc, #304]	@ (80093f4 <UART_SetConfig+0x454>)
 80092c2:	61fb      	str	r3, [r7, #28]
        break;
 80092c4:	e00d      	b.n	80092e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092c6:	f7fc ffdd 	bl	8006284 <HAL_RCC_GetSysClockFreq>
 80092ca:	61f8      	str	r0, [r7, #28]
        break;
 80092cc:	e009      	b.n	80092e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092d2:	61fb      	str	r3, [r7, #28]
        break;
 80092d4:	e005      	b.n	80092e2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80092d6:	2300      	movs	r3, #0
 80092d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80092e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d077      	beq.n	80093d8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	005a      	lsls	r2, r3, #1
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	085b      	lsrs	r3, r3, #1
 80092f2:	441a      	add	r2, r3
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	2b0f      	cmp	r3, #15
 8009302:	d916      	bls.n	8009332 <UART_SetConfig+0x392>
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800930a:	d212      	bcs.n	8009332 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	b29b      	uxth	r3, r3
 8009310:	f023 030f 	bic.w	r3, r3, #15
 8009314:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	085b      	lsrs	r3, r3, #1
 800931a:	b29b      	uxth	r3, r3
 800931c:	f003 0307 	and.w	r3, r3, #7
 8009320:	b29a      	uxth	r2, r3
 8009322:	8afb      	ldrh	r3, [r7, #22]
 8009324:	4313      	orrs	r3, r2
 8009326:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	8afa      	ldrh	r2, [r7, #22]
 800932e:	60da      	str	r2, [r3, #12]
 8009330:	e052      	b.n	80093d8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009338:	e04e      	b.n	80093d8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800933a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800933e:	2b08      	cmp	r3, #8
 8009340:	d827      	bhi.n	8009392 <UART_SetConfig+0x3f2>
 8009342:	a201      	add	r2, pc, #4	@ (adr r2, 8009348 <UART_SetConfig+0x3a8>)
 8009344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009348:	0800936d 	.word	0x0800936d
 800934c:	08009375 	.word	0x08009375
 8009350:	0800937d 	.word	0x0800937d
 8009354:	08009393 	.word	0x08009393
 8009358:	08009383 	.word	0x08009383
 800935c:	08009393 	.word	0x08009393
 8009360:	08009393 	.word	0x08009393
 8009364:	08009393 	.word	0x08009393
 8009368:	0800938b 	.word	0x0800938b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800936c:	f7fd f822 	bl	80063b4 <HAL_RCC_GetPCLK1Freq>
 8009370:	61f8      	str	r0, [r7, #28]
        break;
 8009372:	e014      	b.n	800939e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009374:	f7fd f834 	bl	80063e0 <HAL_RCC_GetPCLK2Freq>
 8009378:	61f8      	str	r0, [r7, #28]
        break;
 800937a:	e010      	b.n	800939e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800937c:	4b1d      	ldr	r3, [pc, #116]	@ (80093f4 <UART_SetConfig+0x454>)
 800937e:	61fb      	str	r3, [r7, #28]
        break;
 8009380:	e00d      	b.n	800939e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009382:	f7fc ff7f 	bl	8006284 <HAL_RCC_GetSysClockFreq>
 8009386:	61f8      	str	r0, [r7, #28]
        break;
 8009388:	e009      	b.n	800939e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800938a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800938e:	61fb      	str	r3, [r7, #28]
        break;
 8009390:	e005      	b.n	800939e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8009392:	2300      	movs	r3, #0
 8009394:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800939c:	bf00      	nop
    }

    if (pclk != 0U)
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d019      	beq.n	80093d8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	085a      	lsrs	r2, r3, #1
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	441a      	add	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093b6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	2b0f      	cmp	r3, #15
 80093bc:	d909      	bls.n	80093d2 <UART_SetConfig+0x432>
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093c4:	d205      	bcs.n	80093d2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	60da      	str	r2, [r3, #12]
 80093d0:	e002      	b.n	80093d8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2200      	movs	r2, #0
 80093e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80093e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3728      	adds	r7, #40	@ 0x28
 80093ec:	46bd      	mov	sp, r7
 80093ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093f2:	bf00      	nop
 80093f4:	00f42400 	.word	0x00f42400

080093f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009404:	f003 0308 	and.w	r3, r3, #8
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00a      	beq.n	8009422 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	430a      	orrs	r2, r1
 8009420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00a      	beq.n	8009444 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009448:	f003 0302 	and.w	r3, r3, #2
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00a      	beq.n	8009466 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	430a      	orrs	r2, r1
 8009464:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946a:	f003 0304 	and.w	r3, r3, #4
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00a      	beq.n	8009488 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	430a      	orrs	r2, r1
 8009486:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948c:	f003 0310 	and.w	r3, r3, #16
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00a      	beq.n	80094aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	430a      	orrs	r2, r1
 80094a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ae:	f003 0320 	and.w	r3, r3, #32
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d00a      	beq.n	80094cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	430a      	orrs	r2, r1
 80094ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d01a      	beq.n	800950e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	430a      	orrs	r2, r1
 80094ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094f6:	d10a      	bne.n	800950e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	430a      	orrs	r2, r1
 800950c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00a      	beq.n	8009530 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	430a      	orrs	r2, r1
 800952e:	605a      	str	r2, [r3, #4]
  }
}
 8009530:	bf00      	nop
 8009532:	370c      	adds	r7, #12
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b098      	sub	sp, #96	@ 0x60
 8009540:	af02      	add	r7, sp, #8
 8009542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800954c:	f7f9 ffac 	bl	80034a8 <HAL_GetTick>
 8009550:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b08      	cmp	r3, #8
 800955e:	d12e      	bne.n	80095be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009560:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009564:	9300      	str	r3, [sp, #0]
 8009566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009568:	2200      	movs	r2, #0
 800956a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 f88c 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d021      	beq.n	80095be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009582:	e853 3f00 	ldrex	r3, [r3]
 8009586:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800958a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800958e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	461a      	mov	r2, r3
 8009596:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009598:	647b      	str	r3, [r7, #68]	@ 0x44
 800959a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800959e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e6      	bne.n	800957a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2220      	movs	r2, #32
 80095b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e062      	b.n	8009684 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f003 0304 	and.w	r3, r3, #4
 80095c8:	2b04      	cmp	r3, #4
 80095ca:	d149      	bne.n	8009660 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095d4:	2200      	movs	r2, #0
 80095d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 f856 	bl	800968c <UART_WaitOnFlagUntilTimeout>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d03c      	beq.n	8009660 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	e853 3f00 	ldrex	r3, [r3]
 80095f2:	623b      	str	r3, [r7, #32]
   return(result);
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	461a      	mov	r2, r3
 8009602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009604:	633b      	str	r3, [r7, #48]	@ 0x30
 8009606:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009608:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800960a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800960c:	e841 2300 	strex	r3, r2, [r1]
 8009610:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1e6      	bne.n	80095e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	3308      	adds	r3, #8
 800961e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	e853 3f00 	ldrex	r3, [r3]
 8009626:	60fb      	str	r3, [r7, #12]
   return(result);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f023 0301 	bic.w	r3, r3, #1
 800962e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	3308      	adds	r3, #8
 8009636:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009638:	61fa      	str	r2, [r7, #28]
 800963a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	69b9      	ldr	r1, [r7, #24]
 800963e:	69fa      	ldr	r2, [r7, #28]
 8009640:	e841 2300 	strex	r3, r2, [r1]
 8009644:	617b      	str	r3, [r7, #20]
   return(result);
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d1e5      	bne.n	8009618 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2220      	movs	r2, #32
 8009650:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800965c:	2303      	movs	r3, #3
 800965e:	e011      	b.n	8009684 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2220      	movs	r2, #32
 8009664:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2220      	movs	r2, #32
 800966a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3758      	adds	r7, #88	@ 0x58
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	4613      	mov	r3, r2
 800969a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800969c:	e049      	b.n	8009732 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096a4:	d045      	beq.n	8009732 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096a6:	f7f9 feff 	bl	80034a8 <HAL_GetTick>
 80096aa:	4602      	mov	r2, r0
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d302      	bcc.n	80096bc <UART_WaitOnFlagUntilTimeout+0x30>
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d101      	bne.n	80096c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	e048      	b.n	8009752 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0304 	and.w	r3, r3, #4
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d031      	beq.n	8009732 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	69db      	ldr	r3, [r3, #28]
 80096d4:	f003 0308 	and.w	r3, r3, #8
 80096d8:	2b08      	cmp	r3, #8
 80096da:	d110      	bne.n	80096fe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2208      	movs	r2, #8
 80096e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f000 f838 	bl	800975a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2208      	movs	r2, #8
 80096ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	e029      	b.n	8009752 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	69db      	ldr	r3, [r3, #28]
 8009704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800970c:	d111      	bne.n	8009732 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009718:	68f8      	ldr	r0, [r7, #12]
 800971a:	f000 f81e 	bl	800975a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2220      	movs	r2, #32
 8009722:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800972e:	2303      	movs	r3, #3
 8009730:	e00f      	b.n	8009752 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	69da      	ldr	r2, [r3, #28]
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	4013      	ands	r3, r2
 800973c:	68ba      	ldr	r2, [r7, #8]
 800973e:	429a      	cmp	r2, r3
 8009740:	bf0c      	ite	eq
 8009742:	2301      	moveq	r3, #1
 8009744:	2300      	movne	r3, #0
 8009746:	b2db      	uxtb	r3, r3
 8009748:	461a      	mov	r2, r3
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	429a      	cmp	r2, r3
 800974e:	d0a6      	beq.n	800969e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800975a:	b480      	push	{r7}
 800975c:	b095      	sub	sp, #84	@ 0x54
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800976a:	e853 3f00 	ldrex	r3, [r3]
 800976e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009772:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	461a      	mov	r2, r3
 800977e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009780:	643b      	str	r3, [r7, #64]	@ 0x40
 8009782:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009784:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009786:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009788:	e841 2300 	strex	r3, r2, [r1]
 800978c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800978e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1e6      	bne.n	8009762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3308      	adds	r3, #8
 800979a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979c:	6a3b      	ldr	r3, [r7, #32]
 800979e:	e853 3f00 	ldrex	r3, [r3]
 80097a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	f023 0301 	bic.w	r3, r3, #1
 80097aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	3308      	adds	r3, #8
 80097b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097bc:	e841 2300 	strex	r3, r2, [r1]
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d1e5      	bne.n	8009794 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d118      	bne.n	8009802 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	f023 0310 	bic.w	r3, r3, #16
 80097e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	461a      	mov	r2, r3
 80097ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097ee:	61bb      	str	r3, [r7, #24]
 80097f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f2:	6979      	ldr	r1, [r7, #20]
 80097f4:	69ba      	ldr	r2, [r7, #24]
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	613b      	str	r3, [r7, #16]
   return(result);
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d1e6      	bne.n	80097d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2220      	movs	r2, #32
 8009806:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2200      	movs	r2, #0
 800980e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009816:	bf00      	nop
 8009818:	3754      	adds	r7, #84	@ 0x54
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr

08009822 <sulp>:
 8009822:	b570      	push	{r4, r5, r6, lr}
 8009824:	4604      	mov	r4, r0
 8009826:	460d      	mov	r5, r1
 8009828:	ec45 4b10 	vmov	d0, r4, r5
 800982c:	4616      	mov	r6, r2
 800982e:	f003 fccf 	bl	800d1d0 <__ulp>
 8009832:	ec51 0b10 	vmov	r0, r1, d0
 8009836:	b17e      	cbz	r6, 8009858 <sulp+0x36>
 8009838:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800983c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009840:	2b00      	cmp	r3, #0
 8009842:	dd09      	ble.n	8009858 <sulp+0x36>
 8009844:	051b      	lsls	r3, r3, #20
 8009846:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800984a:	2400      	movs	r4, #0
 800984c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009850:	4622      	mov	r2, r4
 8009852:	462b      	mov	r3, r5
 8009854:	f7f6 fed0 	bl	80005f8 <__aeabi_dmul>
 8009858:	ec41 0b10 	vmov	d0, r0, r1
 800985c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009860 <_strtod_l>:
 8009860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009864:	b09f      	sub	sp, #124	@ 0x7c
 8009866:	460c      	mov	r4, r1
 8009868:	9217      	str	r2, [sp, #92]	@ 0x5c
 800986a:	2200      	movs	r2, #0
 800986c:	921a      	str	r2, [sp, #104]	@ 0x68
 800986e:	9005      	str	r0, [sp, #20]
 8009870:	f04f 0a00 	mov.w	sl, #0
 8009874:	f04f 0b00 	mov.w	fp, #0
 8009878:	460a      	mov	r2, r1
 800987a:	9219      	str	r2, [sp, #100]	@ 0x64
 800987c:	7811      	ldrb	r1, [r2, #0]
 800987e:	292b      	cmp	r1, #43	@ 0x2b
 8009880:	d04a      	beq.n	8009918 <_strtod_l+0xb8>
 8009882:	d838      	bhi.n	80098f6 <_strtod_l+0x96>
 8009884:	290d      	cmp	r1, #13
 8009886:	d832      	bhi.n	80098ee <_strtod_l+0x8e>
 8009888:	2908      	cmp	r1, #8
 800988a:	d832      	bhi.n	80098f2 <_strtod_l+0x92>
 800988c:	2900      	cmp	r1, #0
 800988e:	d03b      	beq.n	8009908 <_strtod_l+0xa8>
 8009890:	2200      	movs	r2, #0
 8009892:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009894:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009896:	782a      	ldrb	r2, [r5, #0]
 8009898:	2a30      	cmp	r2, #48	@ 0x30
 800989a:	f040 80b3 	bne.w	8009a04 <_strtod_l+0x1a4>
 800989e:	786a      	ldrb	r2, [r5, #1]
 80098a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098a4:	2a58      	cmp	r2, #88	@ 0x58
 80098a6:	d16e      	bne.n	8009986 <_strtod_l+0x126>
 80098a8:	9302      	str	r3, [sp, #8]
 80098aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098ac:	9301      	str	r3, [sp, #4]
 80098ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	4a8e      	ldr	r2, [pc, #568]	@ (8009aec <_strtod_l+0x28c>)
 80098b4:	9805      	ldr	r0, [sp, #20]
 80098b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80098b8:	a919      	add	r1, sp, #100	@ 0x64
 80098ba:	f002 fd7b 	bl	800c3b4 <__gethex>
 80098be:	f010 060f 	ands.w	r6, r0, #15
 80098c2:	4604      	mov	r4, r0
 80098c4:	d005      	beq.n	80098d2 <_strtod_l+0x72>
 80098c6:	2e06      	cmp	r6, #6
 80098c8:	d128      	bne.n	800991c <_strtod_l+0xbc>
 80098ca:	3501      	adds	r5, #1
 80098cc:	2300      	movs	r3, #0
 80098ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80098d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	f040 858e 	bne.w	800a3f6 <_strtod_l+0xb96>
 80098da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098dc:	b1cb      	cbz	r3, 8009912 <_strtod_l+0xb2>
 80098de:	4652      	mov	r2, sl
 80098e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80098e4:	ec43 2b10 	vmov	d0, r2, r3
 80098e8:	b01f      	add	sp, #124	@ 0x7c
 80098ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ee:	2920      	cmp	r1, #32
 80098f0:	d1ce      	bne.n	8009890 <_strtod_l+0x30>
 80098f2:	3201      	adds	r2, #1
 80098f4:	e7c1      	b.n	800987a <_strtod_l+0x1a>
 80098f6:	292d      	cmp	r1, #45	@ 0x2d
 80098f8:	d1ca      	bne.n	8009890 <_strtod_l+0x30>
 80098fa:	2101      	movs	r1, #1
 80098fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80098fe:	1c51      	adds	r1, r2, #1
 8009900:	9119      	str	r1, [sp, #100]	@ 0x64
 8009902:	7852      	ldrb	r2, [r2, #1]
 8009904:	2a00      	cmp	r2, #0
 8009906:	d1c5      	bne.n	8009894 <_strtod_l+0x34>
 8009908:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800990a:	9419      	str	r4, [sp, #100]	@ 0x64
 800990c:	2b00      	cmp	r3, #0
 800990e:	f040 8570 	bne.w	800a3f2 <_strtod_l+0xb92>
 8009912:	4652      	mov	r2, sl
 8009914:	465b      	mov	r3, fp
 8009916:	e7e5      	b.n	80098e4 <_strtod_l+0x84>
 8009918:	2100      	movs	r1, #0
 800991a:	e7ef      	b.n	80098fc <_strtod_l+0x9c>
 800991c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800991e:	b13a      	cbz	r2, 8009930 <_strtod_l+0xd0>
 8009920:	2135      	movs	r1, #53	@ 0x35
 8009922:	a81c      	add	r0, sp, #112	@ 0x70
 8009924:	f003 fd4e 	bl	800d3c4 <__copybits>
 8009928:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800992a:	9805      	ldr	r0, [sp, #20]
 800992c:	f003 f91c 	bl	800cb68 <_Bfree>
 8009930:	3e01      	subs	r6, #1
 8009932:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009934:	2e04      	cmp	r6, #4
 8009936:	d806      	bhi.n	8009946 <_strtod_l+0xe6>
 8009938:	e8df f006 	tbb	[pc, r6]
 800993c:	201d0314 	.word	0x201d0314
 8009940:	14          	.byte	0x14
 8009941:	00          	.byte	0x00
 8009942:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009946:	05e1      	lsls	r1, r4, #23
 8009948:	bf48      	it	mi
 800994a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800994e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009952:	0d1b      	lsrs	r3, r3, #20
 8009954:	051b      	lsls	r3, r3, #20
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1bb      	bne.n	80098d2 <_strtod_l+0x72>
 800995a:	f001 fddf 	bl	800b51c <__errno>
 800995e:	2322      	movs	r3, #34	@ 0x22
 8009960:	6003      	str	r3, [r0, #0]
 8009962:	e7b6      	b.n	80098d2 <_strtod_l+0x72>
 8009964:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009968:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800996c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009970:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009974:	e7e7      	b.n	8009946 <_strtod_l+0xe6>
 8009976:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009af4 <_strtod_l+0x294>
 800997a:	e7e4      	b.n	8009946 <_strtod_l+0xe6>
 800997c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009980:	f04f 3aff 	mov.w	sl, #4294967295
 8009984:	e7df      	b.n	8009946 <_strtod_l+0xe6>
 8009986:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	9219      	str	r2, [sp, #100]	@ 0x64
 800998c:	785b      	ldrb	r3, [r3, #1]
 800998e:	2b30      	cmp	r3, #48	@ 0x30
 8009990:	d0f9      	beq.n	8009986 <_strtod_l+0x126>
 8009992:	2b00      	cmp	r3, #0
 8009994:	d09d      	beq.n	80098d2 <_strtod_l+0x72>
 8009996:	2301      	movs	r3, #1
 8009998:	9309      	str	r3, [sp, #36]	@ 0x24
 800999a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800999c:	930c      	str	r3, [sp, #48]	@ 0x30
 800999e:	2300      	movs	r3, #0
 80099a0:	9308      	str	r3, [sp, #32]
 80099a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80099a4:	461f      	mov	r7, r3
 80099a6:	220a      	movs	r2, #10
 80099a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80099aa:	7805      	ldrb	r5, [r0, #0]
 80099ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80099b0:	b2d9      	uxtb	r1, r3
 80099b2:	2909      	cmp	r1, #9
 80099b4:	d928      	bls.n	8009a08 <_strtod_l+0x1a8>
 80099b6:	494e      	ldr	r1, [pc, #312]	@ (8009af0 <_strtod_l+0x290>)
 80099b8:	2201      	movs	r2, #1
 80099ba:	f001 fd52 	bl	800b462 <strncmp>
 80099be:	2800      	cmp	r0, #0
 80099c0:	d032      	beq.n	8009a28 <_strtod_l+0x1c8>
 80099c2:	2000      	movs	r0, #0
 80099c4:	462a      	mov	r2, r5
 80099c6:	4681      	mov	r9, r0
 80099c8:	463d      	mov	r5, r7
 80099ca:	4603      	mov	r3, r0
 80099cc:	2a65      	cmp	r2, #101	@ 0x65
 80099ce:	d001      	beq.n	80099d4 <_strtod_l+0x174>
 80099d0:	2a45      	cmp	r2, #69	@ 0x45
 80099d2:	d114      	bne.n	80099fe <_strtod_l+0x19e>
 80099d4:	b91d      	cbnz	r5, 80099de <_strtod_l+0x17e>
 80099d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099d8:	4302      	orrs	r2, r0
 80099da:	d095      	beq.n	8009908 <_strtod_l+0xa8>
 80099dc:	2500      	movs	r5, #0
 80099de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80099e0:	1c62      	adds	r2, r4, #1
 80099e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099e4:	7862      	ldrb	r2, [r4, #1]
 80099e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80099e8:	d077      	beq.n	8009ada <_strtod_l+0x27a>
 80099ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80099ec:	d07b      	beq.n	8009ae6 <_strtod_l+0x286>
 80099ee:	f04f 0c00 	mov.w	ip, #0
 80099f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80099f6:	2909      	cmp	r1, #9
 80099f8:	f240 8082 	bls.w	8009b00 <_strtod_l+0x2a0>
 80099fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80099fe:	f04f 0800 	mov.w	r8, #0
 8009a02:	e0a2      	b.n	8009b4a <_strtod_l+0x2ea>
 8009a04:	2300      	movs	r3, #0
 8009a06:	e7c7      	b.n	8009998 <_strtod_l+0x138>
 8009a08:	2f08      	cmp	r7, #8
 8009a0a:	bfd5      	itete	le
 8009a0c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009a0e:	9908      	ldrgt	r1, [sp, #32]
 8009a10:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a14:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009a18:	f100 0001 	add.w	r0, r0, #1
 8009a1c:	bfd4      	ite	le
 8009a1e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009a20:	9308      	strgt	r3, [sp, #32]
 8009a22:	3701      	adds	r7, #1
 8009a24:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a26:	e7bf      	b.n	80099a8 <_strtod_l+0x148>
 8009a28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a2a:	1c5a      	adds	r2, r3, #1
 8009a2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a2e:	785a      	ldrb	r2, [r3, #1]
 8009a30:	b37f      	cbz	r7, 8009a92 <_strtod_l+0x232>
 8009a32:	4681      	mov	r9, r0
 8009a34:	463d      	mov	r5, r7
 8009a36:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a3a:	2b09      	cmp	r3, #9
 8009a3c:	d912      	bls.n	8009a64 <_strtod_l+0x204>
 8009a3e:	2301      	movs	r3, #1
 8009a40:	e7c4      	b.n	80099cc <_strtod_l+0x16c>
 8009a42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a44:	1c5a      	adds	r2, r3, #1
 8009a46:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a48:	785a      	ldrb	r2, [r3, #1]
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	2a30      	cmp	r2, #48	@ 0x30
 8009a4e:	d0f8      	beq.n	8009a42 <_strtod_l+0x1e2>
 8009a50:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a54:	2b08      	cmp	r3, #8
 8009a56:	f200 84d3 	bhi.w	800a400 <_strtod_l+0xba0>
 8009a5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a5e:	4681      	mov	r9, r0
 8009a60:	2000      	movs	r0, #0
 8009a62:	4605      	mov	r5, r0
 8009a64:	3a30      	subs	r2, #48	@ 0x30
 8009a66:	f100 0301 	add.w	r3, r0, #1
 8009a6a:	d02a      	beq.n	8009ac2 <_strtod_l+0x262>
 8009a6c:	4499      	add	r9, r3
 8009a6e:	eb00 0c05 	add.w	ip, r0, r5
 8009a72:	462b      	mov	r3, r5
 8009a74:	210a      	movs	r1, #10
 8009a76:	4563      	cmp	r3, ip
 8009a78:	d10d      	bne.n	8009a96 <_strtod_l+0x236>
 8009a7a:	1c69      	adds	r1, r5, #1
 8009a7c:	4401      	add	r1, r0
 8009a7e:	4428      	add	r0, r5
 8009a80:	2808      	cmp	r0, #8
 8009a82:	dc16      	bgt.n	8009ab2 <_strtod_l+0x252>
 8009a84:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009a86:	230a      	movs	r3, #10
 8009a88:	fb03 2300 	mla	r3, r3, r0, r2
 8009a8c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a8e:	2300      	movs	r3, #0
 8009a90:	e018      	b.n	8009ac4 <_strtod_l+0x264>
 8009a92:	4638      	mov	r0, r7
 8009a94:	e7da      	b.n	8009a4c <_strtod_l+0x1ec>
 8009a96:	2b08      	cmp	r3, #8
 8009a98:	f103 0301 	add.w	r3, r3, #1
 8009a9c:	dc03      	bgt.n	8009aa6 <_strtod_l+0x246>
 8009a9e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009aa0:	434e      	muls	r6, r1
 8009aa2:	960a      	str	r6, [sp, #40]	@ 0x28
 8009aa4:	e7e7      	b.n	8009a76 <_strtod_l+0x216>
 8009aa6:	2b10      	cmp	r3, #16
 8009aa8:	bfde      	ittt	le
 8009aaa:	9e08      	ldrle	r6, [sp, #32]
 8009aac:	434e      	mulle	r6, r1
 8009aae:	9608      	strle	r6, [sp, #32]
 8009ab0:	e7e1      	b.n	8009a76 <_strtod_l+0x216>
 8009ab2:	280f      	cmp	r0, #15
 8009ab4:	dceb      	bgt.n	8009a8e <_strtod_l+0x22e>
 8009ab6:	9808      	ldr	r0, [sp, #32]
 8009ab8:	230a      	movs	r3, #10
 8009aba:	fb03 2300 	mla	r3, r3, r0, r2
 8009abe:	9308      	str	r3, [sp, #32]
 8009ac0:	e7e5      	b.n	8009a8e <_strtod_l+0x22e>
 8009ac2:	4629      	mov	r1, r5
 8009ac4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ac6:	1c50      	adds	r0, r2, #1
 8009ac8:	9019      	str	r0, [sp, #100]	@ 0x64
 8009aca:	7852      	ldrb	r2, [r2, #1]
 8009acc:	4618      	mov	r0, r3
 8009ace:	460d      	mov	r5, r1
 8009ad0:	e7b1      	b.n	8009a36 <_strtod_l+0x1d6>
 8009ad2:	f04f 0900 	mov.w	r9, #0
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e77d      	b.n	80099d6 <_strtod_l+0x176>
 8009ada:	f04f 0c00 	mov.w	ip, #0
 8009ade:	1ca2      	adds	r2, r4, #2
 8009ae0:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ae2:	78a2      	ldrb	r2, [r4, #2]
 8009ae4:	e785      	b.n	80099f2 <_strtod_l+0x192>
 8009ae6:	f04f 0c01 	mov.w	ip, #1
 8009aea:	e7f8      	b.n	8009ade <_strtod_l+0x27e>
 8009aec:	0800f45c 	.word	0x0800f45c
 8009af0:	0800f444 	.word	0x0800f444
 8009af4:	7ff00000 	.word	0x7ff00000
 8009af8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009afa:	1c51      	adds	r1, r2, #1
 8009afc:	9119      	str	r1, [sp, #100]	@ 0x64
 8009afe:	7852      	ldrb	r2, [r2, #1]
 8009b00:	2a30      	cmp	r2, #48	@ 0x30
 8009b02:	d0f9      	beq.n	8009af8 <_strtod_l+0x298>
 8009b04:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009b08:	2908      	cmp	r1, #8
 8009b0a:	f63f af78 	bhi.w	80099fe <_strtod_l+0x19e>
 8009b0e:	3a30      	subs	r2, #48	@ 0x30
 8009b10:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b14:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009b16:	f04f 080a 	mov.w	r8, #10
 8009b1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b1c:	1c56      	adds	r6, r2, #1
 8009b1e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b20:	7852      	ldrb	r2, [r2, #1]
 8009b22:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b26:	f1be 0f09 	cmp.w	lr, #9
 8009b2a:	d939      	bls.n	8009ba0 <_strtod_l+0x340>
 8009b2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b2e:	1a76      	subs	r6, r6, r1
 8009b30:	2e08      	cmp	r6, #8
 8009b32:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b36:	dc03      	bgt.n	8009b40 <_strtod_l+0x2e0>
 8009b38:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b3a:	4588      	cmp	r8, r1
 8009b3c:	bfa8      	it	ge
 8009b3e:	4688      	movge	r8, r1
 8009b40:	f1bc 0f00 	cmp.w	ip, #0
 8009b44:	d001      	beq.n	8009b4a <_strtod_l+0x2ea>
 8009b46:	f1c8 0800 	rsb	r8, r8, #0
 8009b4a:	2d00      	cmp	r5, #0
 8009b4c:	d14e      	bne.n	8009bec <_strtod_l+0x38c>
 8009b4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b50:	4308      	orrs	r0, r1
 8009b52:	f47f aebe 	bne.w	80098d2 <_strtod_l+0x72>
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f47f aed6 	bne.w	8009908 <_strtod_l+0xa8>
 8009b5c:	2a69      	cmp	r2, #105	@ 0x69
 8009b5e:	d028      	beq.n	8009bb2 <_strtod_l+0x352>
 8009b60:	dc25      	bgt.n	8009bae <_strtod_l+0x34e>
 8009b62:	2a49      	cmp	r2, #73	@ 0x49
 8009b64:	d025      	beq.n	8009bb2 <_strtod_l+0x352>
 8009b66:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b68:	f47f aece 	bne.w	8009908 <_strtod_l+0xa8>
 8009b6c:	499b      	ldr	r1, [pc, #620]	@ (8009ddc <_strtod_l+0x57c>)
 8009b6e:	a819      	add	r0, sp, #100	@ 0x64
 8009b70:	f002 fe42 	bl	800c7f8 <__match>
 8009b74:	2800      	cmp	r0, #0
 8009b76:	f43f aec7 	beq.w	8009908 <_strtod_l+0xa8>
 8009b7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	2b28      	cmp	r3, #40	@ 0x28
 8009b80:	d12e      	bne.n	8009be0 <_strtod_l+0x380>
 8009b82:	4997      	ldr	r1, [pc, #604]	@ (8009de0 <_strtod_l+0x580>)
 8009b84:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b86:	a819      	add	r0, sp, #100	@ 0x64
 8009b88:	f002 fe4a 	bl	800c820 <__hexnan>
 8009b8c:	2805      	cmp	r0, #5
 8009b8e:	d127      	bne.n	8009be0 <_strtod_l+0x380>
 8009b90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b92:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b96:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b9a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b9e:	e698      	b.n	80098d2 <_strtod_l+0x72>
 8009ba0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009ba2:	fb08 2101 	mla	r1, r8, r1, r2
 8009ba6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009baa:	920e      	str	r2, [sp, #56]	@ 0x38
 8009bac:	e7b5      	b.n	8009b1a <_strtod_l+0x2ba>
 8009bae:	2a6e      	cmp	r2, #110	@ 0x6e
 8009bb0:	e7da      	b.n	8009b68 <_strtod_l+0x308>
 8009bb2:	498c      	ldr	r1, [pc, #560]	@ (8009de4 <_strtod_l+0x584>)
 8009bb4:	a819      	add	r0, sp, #100	@ 0x64
 8009bb6:	f002 fe1f 	bl	800c7f8 <__match>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	f43f aea4 	beq.w	8009908 <_strtod_l+0xa8>
 8009bc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bc2:	4989      	ldr	r1, [pc, #548]	@ (8009de8 <_strtod_l+0x588>)
 8009bc4:	3b01      	subs	r3, #1
 8009bc6:	a819      	add	r0, sp, #100	@ 0x64
 8009bc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bca:	f002 fe15 	bl	800c7f8 <__match>
 8009bce:	b910      	cbnz	r0, 8009bd6 <_strtod_l+0x376>
 8009bd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bd6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009df8 <_strtod_l+0x598>
 8009bda:	f04f 0a00 	mov.w	sl, #0
 8009bde:	e678      	b.n	80098d2 <_strtod_l+0x72>
 8009be0:	4882      	ldr	r0, [pc, #520]	@ (8009dec <_strtod_l+0x58c>)
 8009be2:	f001 fcd9 	bl	800b598 <nan>
 8009be6:	ec5b ab10 	vmov	sl, fp, d0
 8009bea:	e672      	b.n	80098d2 <_strtod_l+0x72>
 8009bec:	eba8 0309 	sub.w	r3, r8, r9
 8009bf0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009bf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bf4:	2f00      	cmp	r7, #0
 8009bf6:	bf08      	it	eq
 8009bf8:	462f      	moveq	r7, r5
 8009bfa:	2d10      	cmp	r5, #16
 8009bfc:	462c      	mov	r4, r5
 8009bfe:	bfa8      	it	ge
 8009c00:	2410      	movge	r4, #16
 8009c02:	f7f6 fc7f 	bl	8000504 <__aeabi_ui2d>
 8009c06:	2d09      	cmp	r5, #9
 8009c08:	4682      	mov	sl, r0
 8009c0a:	468b      	mov	fp, r1
 8009c0c:	dc13      	bgt.n	8009c36 <_strtod_l+0x3d6>
 8009c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f43f ae5e 	beq.w	80098d2 <_strtod_l+0x72>
 8009c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c18:	dd78      	ble.n	8009d0c <_strtod_l+0x4ac>
 8009c1a:	2b16      	cmp	r3, #22
 8009c1c:	dc5f      	bgt.n	8009cde <_strtod_l+0x47e>
 8009c1e:	4974      	ldr	r1, [pc, #464]	@ (8009df0 <_strtod_l+0x590>)
 8009c20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c28:	4652      	mov	r2, sl
 8009c2a:	465b      	mov	r3, fp
 8009c2c:	f7f6 fce4 	bl	80005f8 <__aeabi_dmul>
 8009c30:	4682      	mov	sl, r0
 8009c32:	468b      	mov	fp, r1
 8009c34:	e64d      	b.n	80098d2 <_strtod_l+0x72>
 8009c36:	4b6e      	ldr	r3, [pc, #440]	@ (8009df0 <_strtod_l+0x590>)
 8009c38:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c3c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c40:	f7f6 fcda 	bl	80005f8 <__aeabi_dmul>
 8009c44:	4682      	mov	sl, r0
 8009c46:	9808      	ldr	r0, [sp, #32]
 8009c48:	468b      	mov	fp, r1
 8009c4a:	f7f6 fc5b 	bl	8000504 <__aeabi_ui2d>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	460b      	mov	r3, r1
 8009c52:	4650      	mov	r0, sl
 8009c54:	4659      	mov	r1, fp
 8009c56:	f7f6 fb19 	bl	800028c <__adddf3>
 8009c5a:	2d0f      	cmp	r5, #15
 8009c5c:	4682      	mov	sl, r0
 8009c5e:	468b      	mov	fp, r1
 8009c60:	ddd5      	ble.n	8009c0e <_strtod_l+0x3ae>
 8009c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c64:	1b2c      	subs	r4, r5, r4
 8009c66:	441c      	add	r4, r3
 8009c68:	2c00      	cmp	r4, #0
 8009c6a:	f340 8096 	ble.w	8009d9a <_strtod_l+0x53a>
 8009c6e:	f014 030f 	ands.w	r3, r4, #15
 8009c72:	d00a      	beq.n	8009c8a <_strtod_l+0x42a>
 8009c74:	495e      	ldr	r1, [pc, #376]	@ (8009df0 <_strtod_l+0x590>)
 8009c76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c7a:	4652      	mov	r2, sl
 8009c7c:	465b      	mov	r3, fp
 8009c7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c82:	f7f6 fcb9 	bl	80005f8 <__aeabi_dmul>
 8009c86:	4682      	mov	sl, r0
 8009c88:	468b      	mov	fp, r1
 8009c8a:	f034 040f 	bics.w	r4, r4, #15
 8009c8e:	d073      	beq.n	8009d78 <_strtod_l+0x518>
 8009c90:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c94:	dd48      	ble.n	8009d28 <_strtod_l+0x4c8>
 8009c96:	2400      	movs	r4, #0
 8009c98:	46a0      	mov	r8, r4
 8009c9a:	940a      	str	r4, [sp, #40]	@ 0x28
 8009c9c:	46a1      	mov	r9, r4
 8009c9e:	9a05      	ldr	r2, [sp, #20]
 8009ca0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009df8 <_strtod_l+0x598>
 8009ca4:	2322      	movs	r3, #34	@ 0x22
 8009ca6:	6013      	str	r3, [r2, #0]
 8009ca8:	f04f 0a00 	mov.w	sl, #0
 8009cac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f43f ae0f 	beq.w	80098d2 <_strtod_l+0x72>
 8009cb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cb6:	9805      	ldr	r0, [sp, #20]
 8009cb8:	f002 ff56 	bl	800cb68 <_Bfree>
 8009cbc:	9805      	ldr	r0, [sp, #20]
 8009cbe:	4649      	mov	r1, r9
 8009cc0:	f002 ff52 	bl	800cb68 <_Bfree>
 8009cc4:	9805      	ldr	r0, [sp, #20]
 8009cc6:	4641      	mov	r1, r8
 8009cc8:	f002 ff4e 	bl	800cb68 <_Bfree>
 8009ccc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cce:	9805      	ldr	r0, [sp, #20]
 8009cd0:	f002 ff4a 	bl	800cb68 <_Bfree>
 8009cd4:	9805      	ldr	r0, [sp, #20]
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	f002 ff46 	bl	800cb68 <_Bfree>
 8009cdc:	e5f9      	b.n	80098d2 <_strtod_l+0x72>
 8009cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ce0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	dbbc      	blt.n	8009c62 <_strtod_l+0x402>
 8009ce8:	4c41      	ldr	r4, [pc, #260]	@ (8009df0 <_strtod_l+0x590>)
 8009cea:	f1c5 050f 	rsb	r5, r5, #15
 8009cee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009cf2:	4652      	mov	r2, sl
 8009cf4:	465b      	mov	r3, fp
 8009cf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cfa:	f7f6 fc7d 	bl	80005f8 <__aeabi_dmul>
 8009cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d00:	1b5d      	subs	r5, r3, r5
 8009d02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d0a:	e78f      	b.n	8009c2c <_strtod_l+0x3cc>
 8009d0c:	3316      	adds	r3, #22
 8009d0e:	dba8      	blt.n	8009c62 <_strtod_l+0x402>
 8009d10:	4b37      	ldr	r3, [pc, #220]	@ (8009df0 <_strtod_l+0x590>)
 8009d12:	eba9 0808 	sub.w	r8, r9, r8
 8009d16:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009d1a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d1e:	4650      	mov	r0, sl
 8009d20:	4659      	mov	r1, fp
 8009d22:	f7f6 fd93 	bl	800084c <__aeabi_ddiv>
 8009d26:	e783      	b.n	8009c30 <_strtod_l+0x3d0>
 8009d28:	4b32      	ldr	r3, [pc, #200]	@ (8009df4 <_strtod_l+0x594>)
 8009d2a:	9308      	str	r3, [sp, #32]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	1124      	asrs	r4, r4, #4
 8009d30:	4650      	mov	r0, sl
 8009d32:	4659      	mov	r1, fp
 8009d34:	461e      	mov	r6, r3
 8009d36:	2c01      	cmp	r4, #1
 8009d38:	dc21      	bgt.n	8009d7e <_strtod_l+0x51e>
 8009d3a:	b10b      	cbz	r3, 8009d40 <_strtod_l+0x4e0>
 8009d3c:	4682      	mov	sl, r0
 8009d3e:	468b      	mov	fp, r1
 8009d40:	492c      	ldr	r1, [pc, #176]	@ (8009df4 <_strtod_l+0x594>)
 8009d42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d4a:	4652      	mov	r2, sl
 8009d4c:	465b      	mov	r3, fp
 8009d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d52:	f7f6 fc51 	bl	80005f8 <__aeabi_dmul>
 8009d56:	4b28      	ldr	r3, [pc, #160]	@ (8009df8 <_strtod_l+0x598>)
 8009d58:	460a      	mov	r2, r1
 8009d5a:	400b      	ands	r3, r1
 8009d5c:	4927      	ldr	r1, [pc, #156]	@ (8009dfc <_strtod_l+0x59c>)
 8009d5e:	428b      	cmp	r3, r1
 8009d60:	4682      	mov	sl, r0
 8009d62:	d898      	bhi.n	8009c96 <_strtod_l+0x436>
 8009d64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d68:	428b      	cmp	r3, r1
 8009d6a:	bf86      	itte	hi
 8009d6c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009e00 <_strtod_l+0x5a0>
 8009d70:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d78:	2300      	movs	r3, #0
 8009d7a:	9308      	str	r3, [sp, #32]
 8009d7c:	e07a      	b.n	8009e74 <_strtod_l+0x614>
 8009d7e:	07e2      	lsls	r2, r4, #31
 8009d80:	d505      	bpl.n	8009d8e <_strtod_l+0x52e>
 8009d82:	9b08      	ldr	r3, [sp, #32]
 8009d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d88:	f7f6 fc36 	bl	80005f8 <__aeabi_dmul>
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	9a08      	ldr	r2, [sp, #32]
 8009d90:	3208      	adds	r2, #8
 8009d92:	3601      	adds	r6, #1
 8009d94:	1064      	asrs	r4, r4, #1
 8009d96:	9208      	str	r2, [sp, #32]
 8009d98:	e7cd      	b.n	8009d36 <_strtod_l+0x4d6>
 8009d9a:	d0ed      	beq.n	8009d78 <_strtod_l+0x518>
 8009d9c:	4264      	negs	r4, r4
 8009d9e:	f014 020f 	ands.w	r2, r4, #15
 8009da2:	d00a      	beq.n	8009dba <_strtod_l+0x55a>
 8009da4:	4b12      	ldr	r3, [pc, #72]	@ (8009df0 <_strtod_l+0x590>)
 8009da6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009daa:	4650      	mov	r0, sl
 8009dac:	4659      	mov	r1, fp
 8009dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db2:	f7f6 fd4b 	bl	800084c <__aeabi_ddiv>
 8009db6:	4682      	mov	sl, r0
 8009db8:	468b      	mov	fp, r1
 8009dba:	1124      	asrs	r4, r4, #4
 8009dbc:	d0dc      	beq.n	8009d78 <_strtod_l+0x518>
 8009dbe:	2c1f      	cmp	r4, #31
 8009dc0:	dd20      	ble.n	8009e04 <_strtod_l+0x5a4>
 8009dc2:	2400      	movs	r4, #0
 8009dc4:	46a0      	mov	r8, r4
 8009dc6:	940a      	str	r4, [sp, #40]	@ 0x28
 8009dc8:	46a1      	mov	r9, r4
 8009dca:	9a05      	ldr	r2, [sp, #20]
 8009dcc:	2322      	movs	r3, #34	@ 0x22
 8009dce:	f04f 0a00 	mov.w	sl, #0
 8009dd2:	f04f 0b00 	mov.w	fp, #0
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	e768      	b.n	8009cac <_strtod_l+0x44c>
 8009dda:	bf00      	nop
 8009ddc:	0800f4a5 	.word	0x0800f4a5
 8009de0:	0800f448 	.word	0x0800f448
 8009de4:	0800f49d 	.word	0x0800f49d
 8009de8:	0800f4dc 	.word	0x0800f4dc
 8009dec:	0800f86d 	.word	0x0800f86d
 8009df0:	0800f658 	.word	0x0800f658
 8009df4:	0800f630 	.word	0x0800f630
 8009df8:	7ff00000 	.word	0x7ff00000
 8009dfc:	7ca00000 	.word	0x7ca00000
 8009e00:	7fefffff 	.word	0x7fefffff
 8009e04:	f014 0310 	ands.w	r3, r4, #16
 8009e08:	bf18      	it	ne
 8009e0a:	236a      	movne	r3, #106	@ 0x6a
 8009e0c:	4ea9      	ldr	r6, [pc, #676]	@ (800a0b4 <_strtod_l+0x854>)
 8009e0e:	9308      	str	r3, [sp, #32]
 8009e10:	4650      	mov	r0, sl
 8009e12:	4659      	mov	r1, fp
 8009e14:	2300      	movs	r3, #0
 8009e16:	07e2      	lsls	r2, r4, #31
 8009e18:	d504      	bpl.n	8009e24 <_strtod_l+0x5c4>
 8009e1a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e1e:	f7f6 fbeb 	bl	80005f8 <__aeabi_dmul>
 8009e22:	2301      	movs	r3, #1
 8009e24:	1064      	asrs	r4, r4, #1
 8009e26:	f106 0608 	add.w	r6, r6, #8
 8009e2a:	d1f4      	bne.n	8009e16 <_strtod_l+0x5b6>
 8009e2c:	b10b      	cbz	r3, 8009e32 <_strtod_l+0x5d2>
 8009e2e:	4682      	mov	sl, r0
 8009e30:	468b      	mov	fp, r1
 8009e32:	9b08      	ldr	r3, [sp, #32]
 8009e34:	b1b3      	cbz	r3, 8009e64 <_strtod_l+0x604>
 8009e36:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e3a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	4659      	mov	r1, fp
 8009e42:	dd0f      	ble.n	8009e64 <_strtod_l+0x604>
 8009e44:	2b1f      	cmp	r3, #31
 8009e46:	dd55      	ble.n	8009ef4 <_strtod_l+0x694>
 8009e48:	2b34      	cmp	r3, #52	@ 0x34
 8009e4a:	bfde      	ittt	le
 8009e4c:	f04f 33ff 	movle.w	r3, #4294967295
 8009e50:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e54:	4093      	lslle	r3, r2
 8009e56:	f04f 0a00 	mov.w	sl, #0
 8009e5a:	bfcc      	ite	gt
 8009e5c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e60:	ea03 0b01 	andle.w	fp, r3, r1
 8009e64:	2200      	movs	r2, #0
 8009e66:	2300      	movs	r3, #0
 8009e68:	4650      	mov	r0, sl
 8009e6a:	4659      	mov	r1, fp
 8009e6c:	f7f6 fe2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	d1a6      	bne.n	8009dc2 <_strtod_l+0x562>
 8009e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e7a:	9805      	ldr	r0, [sp, #20]
 8009e7c:	462b      	mov	r3, r5
 8009e7e:	463a      	mov	r2, r7
 8009e80:	f002 feda 	bl	800cc38 <__s2b>
 8009e84:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e86:	2800      	cmp	r0, #0
 8009e88:	f43f af05 	beq.w	8009c96 <_strtod_l+0x436>
 8009e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e8e:	2a00      	cmp	r2, #0
 8009e90:	eba9 0308 	sub.w	r3, r9, r8
 8009e94:	bfa8      	it	ge
 8009e96:	2300      	movge	r3, #0
 8009e98:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e9a:	2400      	movs	r4, #0
 8009e9c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ea0:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ea2:	46a0      	mov	r8, r4
 8009ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ea6:	9805      	ldr	r0, [sp, #20]
 8009ea8:	6859      	ldr	r1, [r3, #4]
 8009eaa:	f002 fe1d 	bl	800cae8 <_Balloc>
 8009eae:	4681      	mov	r9, r0
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	f43f aef4 	beq.w	8009c9e <_strtod_l+0x43e>
 8009eb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eb8:	691a      	ldr	r2, [r3, #16]
 8009eba:	3202      	adds	r2, #2
 8009ebc:	f103 010c 	add.w	r1, r3, #12
 8009ec0:	0092      	lsls	r2, r2, #2
 8009ec2:	300c      	adds	r0, #12
 8009ec4:	f001 fb57 	bl	800b576 <memcpy>
 8009ec8:	ec4b ab10 	vmov	d0, sl, fp
 8009ecc:	9805      	ldr	r0, [sp, #20]
 8009ece:	aa1c      	add	r2, sp, #112	@ 0x70
 8009ed0:	a91b      	add	r1, sp, #108	@ 0x6c
 8009ed2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009ed6:	f003 f9eb 	bl	800d2b0 <__d2b>
 8009eda:	901a      	str	r0, [sp, #104]	@ 0x68
 8009edc:	2800      	cmp	r0, #0
 8009ede:	f43f aede 	beq.w	8009c9e <_strtod_l+0x43e>
 8009ee2:	9805      	ldr	r0, [sp, #20]
 8009ee4:	2101      	movs	r1, #1
 8009ee6:	f002 ff3d 	bl	800cd64 <__i2b>
 8009eea:	4680      	mov	r8, r0
 8009eec:	b948      	cbnz	r0, 8009f02 <_strtod_l+0x6a2>
 8009eee:	f04f 0800 	mov.w	r8, #0
 8009ef2:	e6d4      	b.n	8009c9e <_strtod_l+0x43e>
 8009ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8009efc:	ea03 0a0a 	and.w	sl, r3, sl
 8009f00:	e7b0      	b.n	8009e64 <_strtod_l+0x604>
 8009f02:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009f04:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009f06:	2d00      	cmp	r5, #0
 8009f08:	bfab      	itete	ge
 8009f0a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009f0c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009f0e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009f10:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009f12:	bfac      	ite	ge
 8009f14:	18ef      	addge	r7, r5, r3
 8009f16:	1b5e      	sublt	r6, r3, r5
 8009f18:	9b08      	ldr	r3, [sp, #32]
 8009f1a:	1aed      	subs	r5, r5, r3
 8009f1c:	4415      	add	r5, r2
 8009f1e:	4b66      	ldr	r3, [pc, #408]	@ (800a0b8 <_strtod_l+0x858>)
 8009f20:	3d01      	subs	r5, #1
 8009f22:	429d      	cmp	r5, r3
 8009f24:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f28:	da50      	bge.n	8009fcc <_strtod_l+0x76c>
 8009f2a:	1b5b      	subs	r3, r3, r5
 8009f2c:	2b1f      	cmp	r3, #31
 8009f2e:	eba2 0203 	sub.w	r2, r2, r3
 8009f32:	f04f 0101 	mov.w	r1, #1
 8009f36:	dc3d      	bgt.n	8009fb4 <_strtod_l+0x754>
 8009f38:	fa01 f303 	lsl.w	r3, r1, r3
 8009f3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f3e:	2300      	movs	r3, #0
 8009f40:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f42:	18bd      	adds	r5, r7, r2
 8009f44:	9b08      	ldr	r3, [sp, #32]
 8009f46:	42af      	cmp	r7, r5
 8009f48:	4416      	add	r6, r2
 8009f4a:	441e      	add	r6, r3
 8009f4c:	463b      	mov	r3, r7
 8009f4e:	bfa8      	it	ge
 8009f50:	462b      	movge	r3, r5
 8009f52:	42b3      	cmp	r3, r6
 8009f54:	bfa8      	it	ge
 8009f56:	4633      	movge	r3, r6
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	bfc2      	ittt	gt
 8009f5c:	1aed      	subgt	r5, r5, r3
 8009f5e:	1af6      	subgt	r6, r6, r3
 8009f60:	1aff      	subgt	r7, r7, r3
 8009f62:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dd16      	ble.n	8009f96 <_strtod_l+0x736>
 8009f68:	4641      	mov	r1, r8
 8009f6a:	9805      	ldr	r0, [sp, #20]
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	f002 ffb9 	bl	800cee4 <__pow5mult>
 8009f72:	4680      	mov	r8, r0
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d0ba      	beq.n	8009eee <_strtod_l+0x68e>
 8009f78:	4601      	mov	r1, r0
 8009f7a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f7c:	9805      	ldr	r0, [sp, #20]
 8009f7e:	f002 ff07 	bl	800cd90 <__multiply>
 8009f82:	900e      	str	r0, [sp, #56]	@ 0x38
 8009f84:	2800      	cmp	r0, #0
 8009f86:	f43f ae8a 	beq.w	8009c9e <_strtod_l+0x43e>
 8009f8a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f8c:	9805      	ldr	r0, [sp, #20]
 8009f8e:	f002 fdeb 	bl	800cb68 <_Bfree>
 8009f92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f94:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f96:	2d00      	cmp	r5, #0
 8009f98:	dc1d      	bgt.n	8009fd6 <_strtod_l+0x776>
 8009f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	dd23      	ble.n	8009fe8 <_strtod_l+0x788>
 8009fa0:	4649      	mov	r1, r9
 8009fa2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009fa4:	9805      	ldr	r0, [sp, #20]
 8009fa6:	f002 ff9d 	bl	800cee4 <__pow5mult>
 8009faa:	4681      	mov	r9, r0
 8009fac:	b9e0      	cbnz	r0, 8009fe8 <_strtod_l+0x788>
 8009fae:	f04f 0900 	mov.w	r9, #0
 8009fb2:	e674      	b.n	8009c9e <_strtod_l+0x43e>
 8009fb4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009fb8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009fbc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009fc0:	35e2      	adds	r5, #226	@ 0xe2
 8009fc2:	fa01 f305 	lsl.w	r3, r1, r5
 8009fc6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fc8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009fca:	e7ba      	b.n	8009f42 <_strtod_l+0x6e2>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fd4:	e7b5      	b.n	8009f42 <_strtod_l+0x6e2>
 8009fd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fd8:	9805      	ldr	r0, [sp, #20]
 8009fda:	462a      	mov	r2, r5
 8009fdc:	f002 ffdc 	bl	800cf98 <__lshift>
 8009fe0:	901a      	str	r0, [sp, #104]	@ 0x68
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	d1d9      	bne.n	8009f9a <_strtod_l+0x73a>
 8009fe6:	e65a      	b.n	8009c9e <_strtod_l+0x43e>
 8009fe8:	2e00      	cmp	r6, #0
 8009fea:	dd07      	ble.n	8009ffc <_strtod_l+0x79c>
 8009fec:	4649      	mov	r1, r9
 8009fee:	9805      	ldr	r0, [sp, #20]
 8009ff0:	4632      	mov	r2, r6
 8009ff2:	f002 ffd1 	bl	800cf98 <__lshift>
 8009ff6:	4681      	mov	r9, r0
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d0d8      	beq.n	8009fae <_strtod_l+0x74e>
 8009ffc:	2f00      	cmp	r7, #0
 8009ffe:	dd08      	ble.n	800a012 <_strtod_l+0x7b2>
 800a000:	4641      	mov	r1, r8
 800a002:	9805      	ldr	r0, [sp, #20]
 800a004:	463a      	mov	r2, r7
 800a006:	f002 ffc7 	bl	800cf98 <__lshift>
 800a00a:	4680      	mov	r8, r0
 800a00c:	2800      	cmp	r0, #0
 800a00e:	f43f ae46 	beq.w	8009c9e <_strtod_l+0x43e>
 800a012:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a014:	9805      	ldr	r0, [sp, #20]
 800a016:	464a      	mov	r2, r9
 800a018:	f003 f846 	bl	800d0a8 <__mdiff>
 800a01c:	4604      	mov	r4, r0
 800a01e:	2800      	cmp	r0, #0
 800a020:	f43f ae3d 	beq.w	8009c9e <_strtod_l+0x43e>
 800a024:	68c3      	ldr	r3, [r0, #12]
 800a026:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a028:	2300      	movs	r3, #0
 800a02a:	60c3      	str	r3, [r0, #12]
 800a02c:	4641      	mov	r1, r8
 800a02e:	f003 f81f 	bl	800d070 <__mcmp>
 800a032:	2800      	cmp	r0, #0
 800a034:	da46      	bge.n	800a0c4 <_strtod_l+0x864>
 800a036:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a038:	ea53 030a 	orrs.w	r3, r3, sl
 800a03c:	d16c      	bne.n	800a118 <_strtod_l+0x8b8>
 800a03e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a042:	2b00      	cmp	r3, #0
 800a044:	d168      	bne.n	800a118 <_strtod_l+0x8b8>
 800a046:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a04a:	0d1b      	lsrs	r3, r3, #20
 800a04c:	051b      	lsls	r3, r3, #20
 800a04e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a052:	d961      	bls.n	800a118 <_strtod_l+0x8b8>
 800a054:	6963      	ldr	r3, [r4, #20]
 800a056:	b913      	cbnz	r3, 800a05e <_strtod_l+0x7fe>
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	dd5c      	ble.n	800a118 <_strtod_l+0x8b8>
 800a05e:	4621      	mov	r1, r4
 800a060:	2201      	movs	r2, #1
 800a062:	9805      	ldr	r0, [sp, #20]
 800a064:	f002 ff98 	bl	800cf98 <__lshift>
 800a068:	4641      	mov	r1, r8
 800a06a:	4604      	mov	r4, r0
 800a06c:	f003 f800 	bl	800d070 <__mcmp>
 800a070:	2800      	cmp	r0, #0
 800a072:	dd51      	ble.n	800a118 <_strtod_l+0x8b8>
 800a074:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a078:	9a08      	ldr	r2, [sp, #32]
 800a07a:	0d1b      	lsrs	r3, r3, #20
 800a07c:	051b      	lsls	r3, r3, #20
 800a07e:	2a00      	cmp	r2, #0
 800a080:	d06b      	beq.n	800a15a <_strtod_l+0x8fa>
 800a082:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a086:	d868      	bhi.n	800a15a <_strtod_l+0x8fa>
 800a088:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a08c:	f67f ae9d 	bls.w	8009dca <_strtod_l+0x56a>
 800a090:	4b0a      	ldr	r3, [pc, #40]	@ (800a0bc <_strtod_l+0x85c>)
 800a092:	4650      	mov	r0, sl
 800a094:	4659      	mov	r1, fp
 800a096:	2200      	movs	r2, #0
 800a098:	f7f6 faae 	bl	80005f8 <__aeabi_dmul>
 800a09c:	4b08      	ldr	r3, [pc, #32]	@ (800a0c0 <_strtod_l+0x860>)
 800a09e:	400b      	ands	r3, r1
 800a0a0:	4682      	mov	sl, r0
 800a0a2:	468b      	mov	fp, r1
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f47f ae05 	bne.w	8009cb4 <_strtod_l+0x454>
 800a0aa:	9a05      	ldr	r2, [sp, #20]
 800a0ac:	2322      	movs	r3, #34	@ 0x22
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	e600      	b.n	8009cb4 <_strtod_l+0x454>
 800a0b2:	bf00      	nop
 800a0b4:	0800f470 	.word	0x0800f470
 800a0b8:	fffffc02 	.word	0xfffffc02
 800a0bc:	39500000 	.word	0x39500000
 800a0c0:	7ff00000 	.word	0x7ff00000
 800a0c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a0c8:	d165      	bne.n	800a196 <_strtod_l+0x936>
 800a0ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a0cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0d0:	b35a      	cbz	r2, 800a12a <_strtod_l+0x8ca>
 800a0d2:	4a9f      	ldr	r2, [pc, #636]	@ (800a350 <_strtod_l+0xaf0>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d12b      	bne.n	800a130 <_strtod_l+0x8d0>
 800a0d8:	9b08      	ldr	r3, [sp, #32]
 800a0da:	4651      	mov	r1, sl
 800a0dc:	b303      	cbz	r3, 800a120 <_strtod_l+0x8c0>
 800a0de:	4b9d      	ldr	r3, [pc, #628]	@ (800a354 <_strtod_l+0xaf4>)
 800a0e0:	465a      	mov	r2, fp
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a0e8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0ec:	d81b      	bhi.n	800a126 <_strtod_l+0x8c6>
 800a0ee:	0d1b      	lsrs	r3, r3, #20
 800a0f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a0f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0f8:	4299      	cmp	r1, r3
 800a0fa:	d119      	bne.n	800a130 <_strtod_l+0x8d0>
 800a0fc:	4b96      	ldr	r3, [pc, #600]	@ (800a358 <_strtod_l+0xaf8>)
 800a0fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a100:	429a      	cmp	r2, r3
 800a102:	d102      	bne.n	800a10a <_strtod_l+0x8aa>
 800a104:	3101      	adds	r1, #1
 800a106:	f43f adca 	beq.w	8009c9e <_strtod_l+0x43e>
 800a10a:	4b92      	ldr	r3, [pc, #584]	@ (800a354 <_strtod_l+0xaf4>)
 800a10c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a10e:	401a      	ands	r2, r3
 800a110:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a114:	f04f 0a00 	mov.w	sl, #0
 800a118:	9b08      	ldr	r3, [sp, #32]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d1b8      	bne.n	800a090 <_strtod_l+0x830>
 800a11e:	e5c9      	b.n	8009cb4 <_strtod_l+0x454>
 800a120:	f04f 33ff 	mov.w	r3, #4294967295
 800a124:	e7e8      	b.n	800a0f8 <_strtod_l+0x898>
 800a126:	4613      	mov	r3, r2
 800a128:	e7e6      	b.n	800a0f8 <_strtod_l+0x898>
 800a12a:	ea53 030a 	orrs.w	r3, r3, sl
 800a12e:	d0a1      	beq.n	800a074 <_strtod_l+0x814>
 800a130:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a132:	b1db      	cbz	r3, 800a16c <_strtod_l+0x90c>
 800a134:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a136:	4213      	tst	r3, r2
 800a138:	d0ee      	beq.n	800a118 <_strtod_l+0x8b8>
 800a13a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a13c:	9a08      	ldr	r2, [sp, #32]
 800a13e:	4650      	mov	r0, sl
 800a140:	4659      	mov	r1, fp
 800a142:	b1bb      	cbz	r3, 800a174 <_strtod_l+0x914>
 800a144:	f7ff fb6d 	bl	8009822 <sulp>
 800a148:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a14c:	ec53 2b10 	vmov	r2, r3, d0
 800a150:	f7f6 f89c 	bl	800028c <__adddf3>
 800a154:	4682      	mov	sl, r0
 800a156:	468b      	mov	fp, r1
 800a158:	e7de      	b.n	800a118 <_strtod_l+0x8b8>
 800a15a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a15e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a162:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a166:	f04f 3aff 	mov.w	sl, #4294967295
 800a16a:	e7d5      	b.n	800a118 <_strtod_l+0x8b8>
 800a16c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a16e:	ea13 0f0a 	tst.w	r3, sl
 800a172:	e7e1      	b.n	800a138 <_strtod_l+0x8d8>
 800a174:	f7ff fb55 	bl	8009822 <sulp>
 800a178:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a17c:	ec53 2b10 	vmov	r2, r3, d0
 800a180:	f7f6 f882 	bl	8000288 <__aeabi_dsub>
 800a184:	2200      	movs	r2, #0
 800a186:	2300      	movs	r3, #0
 800a188:	4682      	mov	sl, r0
 800a18a:	468b      	mov	fp, r1
 800a18c:	f7f6 fc9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a190:	2800      	cmp	r0, #0
 800a192:	d0c1      	beq.n	800a118 <_strtod_l+0x8b8>
 800a194:	e619      	b.n	8009dca <_strtod_l+0x56a>
 800a196:	4641      	mov	r1, r8
 800a198:	4620      	mov	r0, r4
 800a19a:	f003 f8e1 	bl	800d360 <__ratio>
 800a19e:	ec57 6b10 	vmov	r6, r7, d0
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	4639      	mov	r1, r7
 800a1ac:	f7f6 fca0 	bl	8000af0 <__aeabi_dcmple>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	d06f      	beq.n	800a294 <_strtod_l+0xa34>
 800a1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d17a      	bne.n	800a2b0 <_strtod_l+0xa50>
 800a1ba:	f1ba 0f00 	cmp.w	sl, #0
 800a1be:	d158      	bne.n	800a272 <_strtod_l+0xa12>
 800a1c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d15a      	bne.n	800a280 <_strtod_l+0xa20>
 800a1ca:	4b64      	ldr	r3, [pc, #400]	@ (800a35c <_strtod_l+0xafc>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	4639      	mov	r1, r7
 800a1d2:	f7f6 fc83 	bl	8000adc <__aeabi_dcmplt>
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d159      	bne.n	800a28e <_strtod_l+0xa2e>
 800a1da:	4630      	mov	r0, r6
 800a1dc:	4639      	mov	r1, r7
 800a1de:	4b60      	ldr	r3, [pc, #384]	@ (800a360 <_strtod_l+0xb00>)
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f7f6 fa09 	bl	80005f8 <__aeabi_dmul>
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	460f      	mov	r7, r1
 800a1ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a1ee:	9606      	str	r6, [sp, #24]
 800a1f0:	9307      	str	r3, [sp, #28]
 800a1f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1f6:	4d57      	ldr	r5, [pc, #348]	@ (800a354 <_strtod_l+0xaf4>)
 800a1f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1fe:	401d      	ands	r5, r3
 800a200:	4b58      	ldr	r3, [pc, #352]	@ (800a364 <_strtod_l+0xb04>)
 800a202:	429d      	cmp	r5, r3
 800a204:	f040 80b2 	bne.w	800a36c <_strtod_l+0xb0c>
 800a208:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a20a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a20e:	ec4b ab10 	vmov	d0, sl, fp
 800a212:	f002 ffdd 	bl	800d1d0 <__ulp>
 800a216:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a21a:	ec51 0b10 	vmov	r0, r1, d0
 800a21e:	f7f6 f9eb 	bl	80005f8 <__aeabi_dmul>
 800a222:	4652      	mov	r2, sl
 800a224:	465b      	mov	r3, fp
 800a226:	f7f6 f831 	bl	800028c <__adddf3>
 800a22a:	460b      	mov	r3, r1
 800a22c:	4949      	ldr	r1, [pc, #292]	@ (800a354 <_strtod_l+0xaf4>)
 800a22e:	4a4e      	ldr	r2, [pc, #312]	@ (800a368 <_strtod_l+0xb08>)
 800a230:	4019      	ands	r1, r3
 800a232:	4291      	cmp	r1, r2
 800a234:	4682      	mov	sl, r0
 800a236:	d942      	bls.n	800a2be <_strtod_l+0xa5e>
 800a238:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a23a:	4b47      	ldr	r3, [pc, #284]	@ (800a358 <_strtod_l+0xaf8>)
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d103      	bne.n	800a248 <_strtod_l+0x9e8>
 800a240:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a242:	3301      	adds	r3, #1
 800a244:	f43f ad2b 	beq.w	8009c9e <_strtod_l+0x43e>
 800a248:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a358 <_strtod_l+0xaf8>
 800a24c:	f04f 3aff 	mov.w	sl, #4294967295
 800a250:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a252:	9805      	ldr	r0, [sp, #20]
 800a254:	f002 fc88 	bl	800cb68 <_Bfree>
 800a258:	9805      	ldr	r0, [sp, #20]
 800a25a:	4649      	mov	r1, r9
 800a25c:	f002 fc84 	bl	800cb68 <_Bfree>
 800a260:	9805      	ldr	r0, [sp, #20]
 800a262:	4641      	mov	r1, r8
 800a264:	f002 fc80 	bl	800cb68 <_Bfree>
 800a268:	9805      	ldr	r0, [sp, #20]
 800a26a:	4621      	mov	r1, r4
 800a26c:	f002 fc7c 	bl	800cb68 <_Bfree>
 800a270:	e618      	b.n	8009ea4 <_strtod_l+0x644>
 800a272:	f1ba 0f01 	cmp.w	sl, #1
 800a276:	d103      	bne.n	800a280 <_strtod_l+0xa20>
 800a278:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f43f ada5 	beq.w	8009dca <_strtod_l+0x56a>
 800a280:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a330 <_strtod_l+0xad0>
 800a284:	4f35      	ldr	r7, [pc, #212]	@ (800a35c <_strtod_l+0xafc>)
 800a286:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a28a:	2600      	movs	r6, #0
 800a28c:	e7b1      	b.n	800a1f2 <_strtod_l+0x992>
 800a28e:	4f34      	ldr	r7, [pc, #208]	@ (800a360 <_strtod_l+0xb00>)
 800a290:	2600      	movs	r6, #0
 800a292:	e7aa      	b.n	800a1ea <_strtod_l+0x98a>
 800a294:	4b32      	ldr	r3, [pc, #200]	@ (800a360 <_strtod_l+0xb00>)
 800a296:	4630      	mov	r0, r6
 800a298:	4639      	mov	r1, r7
 800a29a:	2200      	movs	r2, #0
 800a29c:	f7f6 f9ac 	bl	80005f8 <__aeabi_dmul>
 800a2a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2a2:	4606      	mov	r6, r0
 800a2a4:	460f      	mov	r7, r1
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d09f      	beq.n	800a1ea <_strtod_l+0x98a>
 800a2aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a2ae:	e7a0      	b.n	800a1f2 <_strtod_l+0x992>
 800a2b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a338 <_strtod_l+0xad8>
 800a2b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2b8:	ec57 6b17 	vmov	r6, r7, d7
 800a2bc:	e799      	b.n	800a1f2 <_strtod_l+0x992>
 800a2be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a2c2:	9b08      	ldr	r3, [sp, #32]
 800a2c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d1c1      	bne.n	800a250 <_strtod_l+0x9f0>
 800a2cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2d0:	0d1b      	lsrs	r3, r3, #20
 800a2d2:	051b      	lsls	r3, r3, #20
 800a2d4:	429d      	cmp	r5, r3
 800a2d6:	d1bb      	bne.n	800a250 <_strtod_l+0x9f0>
 800a2d8:	4630      	mov	r0, r6
 800a2da:	4639      	mov	r1, r7
 800a2dc:	f7f6 fcec 	bl	8000cb8 <__aeabi_d2lz>
 800a2e0:	f7f6 f95c 	bl	800059c <__aeabi_l2d>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	4630      	mov	r0, r6
 800a2ea:	4639      	mov	r1, r7
 800a2ec:	f7f5 ffcc 	bl	8000288 <__aeabi_dsub>
 800a2f0:	460b      	mov	r3, r1
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a2f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a2fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2fe:	ea46 060a 	orr.w	r6, r6, sl
 800a302:	431e      	orrs	r6, r3
 800a304:	d06f      	beq.n	800a3e6 <_strtod_l+0xb86>
 800a306:	a30e      	add	r3, pc, #56	@ (adr r3, 800a340 <_strtod_l+0xae0>)
 800a308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30c:	f7f6 fbe6 	bl	8000adc <__aeabi_dcmplt>
 800a310:	2800      	cmp	r0, #0
 800a312:	f47f accf 	bne.w	8009cb4 <_strtod_l+0x454>
 800a316:	a30c      	add	r3, pc, #48	@ (adr r3, 800a348 <_strtod_l+0xae8>)
 800a318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a320:	f7f6 fbfa 	bl	8000b18 <__aeabi_dcmpgt>
 800a324:	2800      	cmp	r0, #0
 800a326:	d093      	beq.n	800a250 <_strtod_l+0x9f0>
 800a328:	e4c4      	b.n	8009cb4 <_strtod_l+0x454>
 800a32a:	bf00      	nop
 800a32c:	f3af 8000 	nop.w
 800a330:	00000000 	.word	0x00000000
 800a334:	bff00000 	.word	0xbff00000
 800a338:	00000000 	.word	0x00000000
 800a33c:	3ff00000 	.word	0x3ff00000
 800a340:	94a03595 	.word	0x94a03595
 800a344:	3fdfffff 	.word	0x3fdfffff
 800a348:	35afe535 	.word	0x35afe535
 800a34c:	3fe00000 	.word	0x3fe00000
 800a350:	000fffff 	.word	0x000fffff
 800a354:	7ff00000 	.word	0x7ff00000
 800a358:	7fefffff 	.word	0x7fefffff
 800a35c:	3ff00000 	.word	0x3ff00000
 800a360:	3fe00000 	.word	0x3fe00000
 800a364:	7fe00000 	.word	0x7fe00000
 800a368:	7c9fffff 	.word	0x7c9fffff
 800a36c:	9b08      	ldr	r3, [sp, #32]
 800a36e:	b323      	cbz	r3, 800a3ba <_strtod_l+0xb5a>
 800a370:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a374:	d821      	bhi.n	800a3ba <_strtod_l+0xb5a>
 800a376:	a328      	add	r3, pc, #160	@ (adr r3, 800a418 <_strtod_l+0xbb8>)
 800a378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37c:	4630      	mov	r0, r6
 800a37e:	4639      	mov	r1, r7
 800a380:	f7f6 fbb6 	bl	8000af0 <__aeabi_dcmple>
 800a384:	b1a0      	cbz	r0, 800a3b0 <_strtod_l+0xb50>
 800a386:	4639      	mov	r1, r7
 800a388:	4630      	mov	r0, r6
 800a38a:	f7f6 fc0d 	bl	8000ba8 <__aeabi_d2uiz>
 800a38e:	2801      	cmp	r0, #1
 800a390:	bf38      	it	cc
 800a392:	2001      	movcc	r0, #1
 800a394:	f7f6 f8b6 	bl	8000504 <__aeabi_ui2d>
 800a398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a39a:	4606      	mov	r6, r0
 800a39c:	460f      	mov	r7, r1
 800a39e:	b9fb      	cbnz	r3, 800a3e0 <_strtod_l+0xb80>
 800a3a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3a4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a3a6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a3a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a3ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a3b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a3b6:	1b5b      	subs	r3, r3, r5
 800a3b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a3c2:	f002 ff05 	bl	800d1d0 <__ulp>
 800a3c6:	4650      	mov	r0, sl
 800a3c8:	ec53 2b10 	vmov	r2, r3, d0
 800a3cc:	4659      	mov	r1, fp
 800a3ce:	f7f6 f913 	bl	80005f8 <__aeabi_dmul>
 800a3d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a3d6:	f7f5 ff59 	bl	800028c <__adddf3>
 800a3da:	4682      	mov	sl, r0
 800a3dc:	468b      	mov	fp, r1
 800a3de:	e770      	b.n	800a2c2 <_strtod_l+0xa62>
 800a3e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a3e4:	e7e0      	b.n	800a3a8 <_strtod_l+0xb48>
 800a3e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a420 <_strtod_l+0xbc0>)
 800a3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ec:	f7f6 fb76 	bl	8000adc <__aeabi_dcmplt>
 800a3f0:	e798      	b.n	800a324 <_strtod_l+0xac4>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a3f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3fa:	6013      	str	r3, [r2, #0]
 800a3fc:	f7ff ba6d 	b.w	80098da <_strtod_l+0x7a>
 800a400:	2a65      	cmp	r2, #101	@ 0x65
 800a402:	f43f ab66 	beq.w	8009ad2 <_strtod_l+0x272>
 800a406:	2a45      	cmp	r2, #69	@ 0x45
 800a408:	f43f ab63 	beq.w	8009ad2 <_strtod_l+0x272>
 800a40c:	2301      	movs	r3, #1
 800a40e:	f7ff bb9e 	b.w	8009b4e <_strtod_l+0x2ee>
 800a412:	bf00      	nop
 800a414:	f3af 8000 	nop.w
 800a418:	ffc00000 	.word	0xffc00000
 800a41c:	41dfffff 	.word	0x41dfffff
 800a420:	94a03595 	.word	0x94a03595
 800a424:	3fcfffff 	.word	0x3fcfffff

0800a428 <_strtod_r>:
 800a428:	4b01      	ldr	r3, [pc, #4]	@ (800a430 <_strtod_r+0x8>)
 800a42a:	f7ff ba19 	b.w	8009860 <_strtod_l>
 800a42e:	bf00      	nop
 800a430:	20000044 	.word	0x20000044

0800a434 <strtof>:
 800a434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a438:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800a4f8 <strtof+0xc4>
 800a43c:	4b29      	ldr	r3, [pc, #164]	@ (800a4e4 <strtof+0xb0>)
 800a43e:	460a      	mov	r2, r1
 800a440:	ed2d 8b02 	vpush	{d8}
 800a444:	4601      	mov	r1, r0
 800a446:	f8d8 0000 	ldr.w	r0, [r8]
 800a44a:	f7ff fa09 	bl	8009860 <_strtod_l>
 800a44e:	ec55 4b10 	vmov	r4, r5, d0
 800a452:	4622      	mov	r2, r4
 800a454:	462b      	mov	r3, r5
 800a456:	4620      	mov	r0, r4
 800a458:	4629      	mov	r1, r5
 800a45a:	f7f6 fb67 	bl	8000b2c <__aeabi_dcmpun>
 800a45e:	b190      	cbz	r0, 800a486 <strtof+0x52>
 800a460:	2d00      	cmp	r5, #0
 800a462:	4821      	ldr	r0, [pc, #132]	@ (800a4e8 <strtof+0xb4>)
 800a464:	da09      	bge.n	800a47a <strtof+0x46>
 800a466:	f001 f89f 	bl	800b5a8 <nanf>
 800a46a:	eeb1 8a40 	vneg.f32	s16, s0
 800a46e:	eeb0 0a48 	vmov.f32	s0, s16
 800a472:	ecbd 8b02 	vpop	{d8}
 800a476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a47a:	ecbd 8b02 	vpop	{d8}
 800a47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a482:	f001 b891 	b.w	800b5a8 <nanf>
 800a486:	4620      	mov	r0, r4
 800a488:	4629      	mov	r1, r5
 800a48a:	f7f6 fbad 	bl	8000be8 <__aeabi_d2f>
 800a48e:	ee08 0a10 	vmov	s16, r0
 800a492:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800a4ec <strtof+0xb8>
 800a496:	eeb0 7ac8 	vabs.f32	s14, s16
 800a49a:	eeb4 7a67 	vcmp.f32	s14, s15
 800a49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a2:	dd11      	ble.n	800a4c8 <strtof+0x94>
 800a4a4:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800a4a8:	4b11      	ldr	r3, [pc, #68]	@ (800a4f0 <strtof+0xbc>)
 800a4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	4639      	mov	r1, r7
 800a4b2:	f7f6 fb3b 	bl	8000b2c <__aeabi_dcmpun>
 800a4b6:	b980      	cbnz	r0, 800a4da <strtof+0xa6>
 800a4b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a4f0 <strtof+0xbc>)
 800a4ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a4be:	4620      	mov	r0, r4
 800a4c0:	4639      	mov	r1, r7
 800a4c2:	f7f6 fb15 	bl	8000af0 <__aeabi_dcmple>
 800a4c6:	b940      	cbnz	r0, 800a4da <strtof+0xa6>
 800a4c8:	ee18 3a10 	vmov	r3, s16
 800a4cc:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a4d0:	d1cd      	bne.n	800a46e <strtof+0x3a>
 800a4d2:	4b08      	ldr	r3, [pc, #32]	@ (800a4f4 <strtof+0xc0>)
 800a4d4:	402b      	ands	r3, r5
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d0c9      	beq.n	800a46e <strtof+0x3a>
 800a4da:	f8d8 3000 	ldr.w	r3, [r8]
 800a4de:	2222      	movs	r2, #34	@ 0x22
 800a4e0:	601a      	str	r2, [r3, #0]
 800a4e2:	e7c4      	b.n	800a46e <strtof+0x3a>
 800a4e4:	20000044 	.word	0x20000044
 800a4e8:	0800f86d 	.word	0x0800f86d
 800a4ec:	7f7fffff 	.word	0x7f7fffff
 800a4f0:	7fefffff 	.word	0x7fefffff
 800a4f4:	7ff00000 	.word	0x7ff00000
 800a4f8:	200001b0 	.word	0x200001b0

0800a4fc <__cvt>:
 800a4fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a500:	ec57 6b10 	vmov	r6, r7, d0
 800a504:	2f00      	cmp	r7, #0
 800a506:	460c      	mov	r4, r1
 800a508:	4619      	mov	r1, r3
 800a50a:	463b      	mov	r3, r7
 800a50c:	bfbb      	ittet	lt
 800a50e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a512:	461f      	movlt	r7, r3
 800a514:	2300      	movge	r3, #0
 800a516:	232d      	movlt	r3, #45	@ 0x2d
 800a518:	700b      	strb	r3, [r1, #0]
 800a51a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a51c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a520:	4691      	mov	r9, r2
 800a522:	f023 0820 	bic.w	r8, r3, #32
 800a526:	bfbc      	itt	lt
 800a528:	4632      	movlt	r2, r6
 800a52a:	4616      	movlt	r6, r2
 800a52c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a530:	d005      	beq.n	800a53e <__cvt+0x42>
 800a532:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a536:	d100      	bne.n	800a53a <__cvt+0x3e>
 800a538:	3401      	adds	r4, #1
 800a53a:	2102      	movs	r1, #2
 800a53c:	e000      	b.n	800a540 <__cvt+0x44>
 800a53e:	2103      	movs	r1, #3
 800a540:	ab03      	add	r3, sp, #12
 800a542:	9301      	str	r3, [sp, #4]
 800a544:	ab02      	add	r3, sp, #8
 800a546:	9300      	str	r3, [sp, #0]
 800a548:	ec47 6b10 	vmov	d0, r6, r7
 800a54c:	4653      	mov	r3, sl
 800a54e:	4622      	mov	r2, r4
 800a550:	f001 f8ba 	bl	800b6c8 <_dtoa_r>
 800a554:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a558:	4605      	mov	r5, r0
 800a55a:	d119      	bne.n	800a590 <__cvt+0x94>
 800a55c:	f019 0f01 	tst.w	r9, #1
 800a560:	d00e      	beq.n	800a580 <__cvt+0x84>
 800a562:	eb00 0904 	add.w	r9, r0, r4
 800a566:	2200      	movs	r2, #0
 800a568:	2300      	movs	r3, #0
 800a56a:	4630      	mov	r0, r6
 800a56c:	4639      	mov	r1, r7
 800a56e:	f7f6 faab 	bl	8000ac8 <__aeabi_dcmpeq>
 800a572:	b108      	cbz	r0, 800a578 <__cvt+0x7c>
 800a574:	f8cd 900c 	str.w	r9, [sp, #12]
 800a578:	2230      	movs	r2, #48	@ 0x30
 800a57a:	9b03      	ldr	r3, [sp, #12]
 800a57c:	454b      	cmp	r3, r9
 800a57e:	d31e      	bcc.n	800a5be <__cvt+0xc2>
 800a580:	9b03      	ldr	r3, [sp, #12]
 800a582:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a584:	1b5b      	subs	r3, r3, r5
 800a586:	4628      	mov	r0, r5
 800a588:	6013      	str	r3, [r2, #0]
 800a58a:	b004      	add	sp, #16
 800a58c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a590:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a594:	eb00 0904 	add.w	r9, r0, r4
 800a598:	d1e5      	bne.n	800a566 <__cvt+0x6a>
 800a59a:	7803      	ldrb	r3, [r0, #0]
 800a59c:	2b30      	cmp	r3, #48	@ 0x30
 800a59e:	d10a      	bne.n	800a5b6 <__cvt+0xba>
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	f7f6 fa8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5ac:	b918      	cbnz	r0, 800a5b6 <__cvt+0xba>
 800a5ae:	f1c4 0401 	rsb	r4, r4, #1
 800a5b2:	f8ca 4000 	str.w	r4, [sl]
 800a5b6:	f8da 3000 	ldr.w	r3, [sl]
 800a5ba:	4499      	add	r9, r3
 800a5bc:	e7d3      	b.n	800a566 <__cvt+0x6a>
 800a5be:	1c59      	adds	r1, r3, #1
 800a5c0:	9103      	str	r1, [sp, #12]
 800a5c2:	701a      	strb	r2, [r3, #0]
 800a5c4:	e7d9      	b.n	800a57a <__cvt+0x7e>

0800a5c6 <__exponent>:
 800a5c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5c8:	2900      	cmp	r1, #0
 800a5ca:	bfba      	itte	lt
 800a5cc:	4249      	neglt	r1, r1
 800a5ce:	232d      	movlt	r3, #45	@ 0x2d
 800a5d0:	232b      	movge	r3, #43	@ 0x2b
 800a5d2:	2909      	cmp	r1, #9
 800a5d4:	7002      	strb	r2, [r0, #0]
 800a5d6:	7043      	strb	r3, [r0, #1]
 800a5d8:	dd29      	ble.n	800a62e <__exponent+0x68>
 800a5da:	f10d 0307 	add.w	r3, sp, #7
 800a5de:	461d      	mov	r5, r3
 800a5e0:	270a      	movs	r7, #10
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	fbb1 f6f7 	udiv	r6, r1, r7
 800a5e8:	fb07 1416 	mls	r4, r7, r6, r1
 800a5ec:	3430      	adds	r4, #48	@ 0x30
 800a5ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	2c63      	cmp	r4, #99	@ 0x63
 800a5f6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a5fa:	4631      	mov	r1, r6
 800a5fc:	dcf1      	bgt.n	800a5e2 <__exponent+0x1c>
 800a5fe:	3130      	adds	r1, #48	@ 0x30
 800a600:	1e94      	subs	r4, r2, #2
 800a602:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a606:	1c41      	adds	r1, r0, #1
 800a608:	4623      	mov	r3, r4
 800a60a:	42ab      	cmp	r3, r5
 800a60c:	d30a      	bcc.n	800a624 <__exponent+0x5e>
 800a60e:	f10d 0309 	add.w	r3, sp, #9
 800a612:	1a9b      	subs	r3, r3, r2
 800a614:	42ac      	cmp	r4, r5
 800a616:	bf88      	it	hi
 800a618:	2300      	movhi	r3, #0
 800a61a:	3302      	adds	r3, #2
 800a61c:	4403      	add	r3, r0
 800a61e:	1a18      	subs	r0, r3, r0
 800a620:	b003      	add	sp, #12
 800a622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a624:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a628:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a62c:	e7ed      	b.n	800a60a <__exponent+0x44>
 800a62e:	2330      	movs	r3, #48	@ 0x30
 800a630:	3130      	adds	r1, #48	@ 0x30
 800a632:	7083      	strb	r3, [r0, #2]
 800a634:	70c1      	strb	r1, [r0, #3]
 800a636:	1d03      	adds	r3, r0, #4
 800a638:	e7f1      	b.n	800a61e <__exponent+0x58>
	...

0800a63c <_printf_float>:
 800a63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a640:	b08d      	sub	sp, #52	@ 0x34
 800a642:	460c      	mov	r4, r1
 800a644:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a648:	4616      	mov	r6, r2
 800a64a:	461f      	mov	r7, r3
 800a64c:	4605      	mov	r5, r0
 800a64e:	f000 ff1b 	bl	800b488 <_localeconv_r>
 800a652:	6803      	ldr	r3, [r0, #0]
 800a654:	9304      	str	r3, [sp, #16]
 800a656:	4618      	mov	r0, r3
 800a658:	f7f5 fe0a 	bl	8000270 <strlen>
 800a65c:	2300      	movs	r3, #0
 800a65e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a660:	f8d8 3000 	ldr.w	r3, [r8]
 800a664:	9005      	str	r0, [sp, #20]
 800a666:	3307      	adds	r3, #7
 800a668:	f023 0307 	bic.w	r3, r3, #7
 800a66c:	f103 0208 	add.w	r2, r3, #8
 800a670:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a674:	f8d4 b000 	ldr.w	fp, [r4]
 800a678:	f8c8 2000 	str.w	r2, [r8]
 800a67c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a680:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a684:	9307      	str	r3, [sp, #28]
 800a686:	f8cd 8018 	str.w	r8, [sp, #24]
 800a68a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a68e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a692:	4b9c      	ldr	r3, [pc, #624]	@ (800a904 <_printf_float+0x2c8>)
 800a694:	f04f 32ff 	mov.w	r2, #4294967295
 800a698:	f7f6 fa48 	bl	8000b2c <__aeabi_dcmpun>
 800a69c:	bb70      	cbnz	r0, 800a6fc <_printf_float+0xc0>
 800a69e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6a2:	4b98      	ldr	r3, [pc, #608]	@ (800a904 <_printf_float+0x2c8>)
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	f7f6 fa22 	bl	8000af0 <__aeabi_dcmple>
 800a6ac:	bb30      	cbnz	r0, 800a6fc <_printf_float+0xc0>
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	4649      	mov	r1, r9
 800a6b6:	f7f6 fa11 	bl	8000adc <__aeabi_dcmplt>
 800a6ba:	b110      	cbz	r0, 800a6c2 <_printf_float+0x86>
 800a6bc:	232d      	movs	r3, #45	@ 0x2d
 800a6be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6c2:	4a91      	ldr	r2, [pc, #580]	@ (800a908 <_printf_float+0x2cc>)
 800a6c4:	4b91      	ldr	r3, [pc, #580]	@ (800a90c <_printf_float+0x2d0>)
 800a6c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a6ca:	bf94      	ite	ls
 800a6cc:	4690      	movls	r8, r2
 800a6ce:	4698      	movhi	r8, r3
 800a6d0:	2303      	movs	r3, #3
 800a6d2:	6123      	str	r3, [r4, #16]
 800a6d4:	f02b 0304 	bic.w	r3, fp, #4
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	f04f 0900 	mov.w	r9, #0
 800a6de:	9700      	str	r7, [sp, #0]
 800a6e0:	4633      	mov	r3, r6
 800a6e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a6e4:	4621      	mov	r1, r4
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	f000 f9d2 	bl	800aa90 <_printf_common>
 800a6ec:	3001      	adds	r0, #1
 800a6ee:	f040 808d 	bne.w	800a80c <_printf_float+0x1d0>
 800a6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f6:	b00d      	add	sp, #52	@ 0x34
 800a6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fc:	4642      	mov	r2, r8
 800a6fe:	464b      	mov	r3, r9
 800a700:	4640      	mov	r0, r8
 800a702:	4649      	mov	r1, r9
 800a704:	f7f6 fa12 	bl	8000b2c <__aeabi_dcmpun>
 800a708:	b140      	cbz	r0, 800a71c <_printf_float+0xe0>
 800a70a:	464b      	mov	r3, r9
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	bfbc      	itt	lt
 800a710:	232d      	movlt	r3, #45	@ 0x2d
 800a712:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a716:	4a7e      	ldr	r2, [pc, #504]	@ (800a910 <_printf_float+0x2d4>)
 800a718:	4b7e      	ldr	r3, [pc, #504]	@ (800a914 <_printf_float+0x2d8>)
 800a71a:	e7d4      	b.n	800a6c6 <_printf_float+0x8a>
 800a71c:	6863      	ldr	r3, [r4, #4]
 800a71e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a722:	9206      	str	r2, [sp, #24]
 800a724:	1c5a      	adds	r2, r3, #1
 800a726:	d13b      	bne.n	800a7a0 <_printf_float+0x164>
 800a728:	2306      	movs	r3, #6
 800a72a:	6063      	str	r3, [r4, #4]
 800a72c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a730:	2300      	movs	r3, #0
 800a732:	6022      	str	r2, [r4, #0]
 800a734:	9303      	str	r3, [sp, #12]
 800a736:	ab0a      	add	r3, sp, #40	@ 0x28
 800a738:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a73c:	ab09      	add	r3, sp, #36	@ 0x24
 800a73e:	9300      	str	r3, [sp, #0]
 800a740:	6861      	ldr	r1, [r4, #4]
 800a742:	ec49 8b10 	vmov	d0, r8, r9
 800a746:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a74a:	4628      	mov	r0, r5
 800a74c:	f7ff fed6 	bl	800a4fc <__cvt>
 800a750:	9b06      	ldr	r3, [sp, #24]
 800a752:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a754:	2b47      	cmp	r3, #71	@ 0x47
 800a756:	4680      	mov	r8, r0
 800a758:	d129      	bne.n	800a7ae <_printf_float+0x172>
 800a75a:	1cc8      	adds	r0, r1, #3
 800a75c:	db02      	blt.n	800a764 <_printf_float+0x128>
 800a75e:	6863      	ldr	r3, [r4, #4]
 800a760:	4299      	cmp	r1, r3
 800a762:	dd41      	ble.n	800a7e8 <_printf_float+0x1ac>
 800a764:	f1aa 0a02 	sub.w	sl, sl, #2
 800a768:	fa5f fa8a 	uxtb.w	sl, sl
 800a76c:	3901      	subs	r1, #1
 800a76e:	4652      	mov	r2, sl
 800a770:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a774:	9109      	str	r1, [sp, #36]	@ 0x24
 800a776:	f7ff ff26 	bl	800a5c6 <__exponent>
 800a77a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a77c:	1813      	adds	r3, r2, r0
 800a77e:	2a01      	cmp	r2, #1
 800a780:	4681      	mov	r9, r0
 800a782:	6123      	str	r3, [r4, #16]
 800a784:	dc02      	bgt.n	800a78c <_printf_float+0x150>
 800a786:	6822      	ldr	r2, [r4, #0]
 800a788:	07d2      	lsls	r2, r2, #31
 800a78a:	d501      	bpl.n	800a790 <_printf_float+0x154>
 800a78c:	3301      	adds	r3, #1
 800a78e:	6123      	str	r3, [r4, #16]
 800a790:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a794:	2b00      	cmp	r3, #0
 800a796:	d0a2      	beq.n	800a6de <_printf_float+0xa2>
 800a798:	232d      	movs	r3, #45	@ 0x2d
 800a79a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a79e:	e79e      	b.n	800a6de <_printf_float+0xa2>
 800a7a0:	9a06      	ldr	r2, [sp, #24]
 800a7a2:	2a47      	cmp	r2, #71	@ 0x47
 800a7a4:	d1c2      	bne.n	800a72c <_printf_float+0xf0>
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d1c0      	bne.n	800a72c <_printf_float+0xf0>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	e7bd      	b.n	800a72a <_printf_float+0xee>
 800a7ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a7b2:	d9db      	bls.n	800a76c <_printf_float+0x130>
 800a7b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a7b8:	d118      	bne.n	800a7ec <_printf_float+0x1b0>
 800a7ba:	2900      	cmp	r1, #0
 800a7bc:	6863      	ldr	r3, [r4, #4]
 800a7be:	dd0b      	ble.n	800a7d8 <_printf_float+0x19c>
 800a7c0:	6121      	str	r1, [r4, #16]
 800a7c2:	b913      	cbnz	r3, 800a7ca <_printf_float+0x18e>
 800a7c4:	6822      	ldr	r2, [r4, #0]
 800a7c6:	07d0      	lsls	r0, r2, #31
 800a7c8:	d502      	bpl.n	800a7d0 <_printf_float+0x194>
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	440b      	add	r3, r1
 800a7ce:	6123      	str	r3, [r4, #16]
 800a7d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a7d2:	f04f 0900 	mov.w	r9, #0
 800a7d6:	e7db      	b.n	800a790 <_printf_float+0x154>
 800a7d8:	b913      	cbnz	r3, 800a7e0 <_printf_float+0x1a4>
 800a7da:	6822      	ldr	r2, [r4, #0]
 800a7dc:	07d2      	lsls	r2, r2, #31
 800a7de:	d501      	bpl.n	800a7e4 <_printf_float+0x1a8>
 800a7e0:	3302      	adds	r3, #2
 800a7e2:	e7f4      	b.n	800a7ce <_printf_float+0x192>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e7f2      	b.n	800a7ce <_printf_float+0x192>
 800a7e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a7ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7ee:	4299      	cmp	r1, r3
 800a7f0:	db05      	blt.n	800a7fe <_printf_float+0x1c2>
 800a7f2:	6823      	ldr	r3, [r4, #0]
 800a7f4:	6121      	str	r1, [r4, #16]
 800a7f6:	07d8      	lsls	r0, r3, #31
 800a7f8:	d5ea      	bpl.n	800a7d0 <_printf_float+0x194>
 800a7fa:	1c4b      	adds	r3, r1, #1
 800a7fc:	e7e7      	b.n	800a7ce <_printf_float+0x192>
 800a7fe:	2900      	cmp	r1, #0
 800a800:	bfd4      	ite	le
 800a802:	f1c1 0202 	rsble	r2, r1, #2
 800a806:	2201      	movgt	r2, #1
 800a808:	4413      	add	r3, r2
 800a80a:	e7e0      	b.n	800a7ce <_printf_float+0x192>
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	055a      	lsls	r2, r3, #21
 800a810:	d407      	bmi.n	800a822 <_printf_float+0x1e6>
 800a812:	6923      	ldr	r3, [r4, #16]
 800a814:	4642      	mov	r2, r8
 800a816:	4631      	mov	r1, r6
 800a818:	4628      	mov	r0, r5
 800a81a:	47b8      	blx	r7
 800a81c:	3001      	adds	r0, #1
 800a81e:	d12b      	bne.n	800a878 <_printf_float+0x23c>
 800a820:	e767      	b.n	800a6f2 <_printf_float+0xb6>
 800a822:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a826:	f240 80dd 	bls.w	800a9e4 <_printf_float+0x3a8>
 800a82a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a82e:	2200      	movs	r2, #0
 800a830:	2300      	movs	r3, #0
 800a832:	f7f6 f949 	bl	8000ac8 <__aeabi_dcmpeq>
 800a836:	2800      	cmp	r0, #0
 800a838:	d033      	beq.n	800a8a2 <_printf_float+0x266>
 800a83a:	4a37      	ldr	r2, [pc, #220]	@ (800a918 <_printf_float+0x2dc>)
 800a83c:	2301      	movs	r3, #1
 800a83e:	4631      	mov	r1, r6
 800a840:	4628      	mov	r0, r5
 800a842:	47b8      	blx	r7
 800a844:	3001      	adds	r0, #1
 800a846:	f43f af54 	beq.w	800a6f2 <_printf_float+0xb6>
 800a84a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a84e:	4543      	cmp	r3, r8
 800a850:	db02      	blt.n	800a858 <_printf_float+0x21c>
 800a852:	6823      	ldr	r3, [r4, #0]
 800a854:	07d8      	lsls	r0, r3, #31
 800a856:	d50f      	bpl.n	800a878 <_printf_float+0x23c>
 800a858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a85c:	4631      	mov	r1, r6
 800a85e:	4628      	mov	r0, r5
 800a860:	47b8      	blx	r7
 800a862:	3001      	adds	r0, #1
 800a864:	f43f af45 	beq.w	800a6f2 <_printf_float+0xb6>
 800a868:	f04f 0900 	mov.w	r9, #0
 800a86c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a870:	f104 0a1a 	add.w	sl, r4, #26
 800a874:	45c8      	cmp	r8, r9
 800a876:	dc09      	bgt.n	800a88c <_printf_float+0x250>
 800a878:	6823      	ldr	r3, [r4, #0]
 800a87a:	079b      	lsls	r3, r3, #30
 800a87c:	f100 8103 	bmi.w	800aa86 <_printf_float+0x44a>
 800a880:	68e0      	ldr	r0, [r4, #12]
 800a882:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a884:	4298      	cmp	r0, r3
 800a886:	bfb8      	it	lt
 800a888:	4618      	movlt	r0, r3
 800a88a:	e734      	b.n	800a6f6 <_printf_float+0xba>
 800a88c:	2301      	movs	r3, #1
 800a88e:	4652      	mov	r2, sl
 800a890:	4631      	mov	r1, r6
 800a892:	4628      	mov	r0, r5
 800a894:	47b8      	blx	r7
 800a896:	3001      	adds	r0, #1
 800a898:	f43f af2b 	beq.w	800a6f2 <_printf_float+0xb6>
 800a89c:	f109 0901 	add.w	r9, r9, #1
 800a8a0:	e7e8      	b.n	800a874 <_printf_float+0x238>
 800a8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	dc39      	bgt.n	800a91c <_printf_float+0x2e0>
 800a8a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a918 <_printf_float+0x2dc>)
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	4631      	mov	r1, r6
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	47b8      	blx	r7
 800a8b2:	3001      	adds	r0, #1
 800a8b4:	f43f af1d 	beq.w	800a6f2 <_printf_float+0xb6>
 800a8b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a8bc:	ea59 0303 	orrs.w	r3, r9, r3
 800a8c0:	d102      	bne.n	800a8c8 <_printf_float+0x28c>
 800a8c2:	6823      	ldr	r3, [r4, #0]
 800a8c4:	07d9      	lsls	r1, r3, #31
 800a8c6:	d5d7      	bpl.n	800a878 <_printf_float+0x23c>
 800a8c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8cc:	4631      	mov	r1, r6
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	47b8      	blx	r7
 800a8d2:	3001      	adds	r0, #1
 800a8d4:	f43f af0d 	beq.w	800a6f2 <_printf_float+0xb6>
 800a8d8:	f04f 0a00 	mov.w	sl, #0
 800a8dc:	f104 0b1a 	add.w	fp, r4, #26
 800a8e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8e2:	425b      	negs	r3, r3
 800a8e4:	4553      	cmp	r3, sl
 800a8e6:	dc01      	bgt.n	800a8ec <_printf_float+0x2b0>
 800a8e8:	464b      	mov	r3, r9
 800a8ea:	e793      	b.n	800a814 <_printf_float+0x1d8>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	465a      	mov	r2, fp
 800a8f0:	4631      	mov	r1, r6
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	47b8      	blx	r7
 800a8f6:	3001      	adds	r0, #1
 800a8f8:	f43f aefb 	beq.w	800a6f2 <_printf_float+0xb6>
 800a8fc:	f10a 0a01 	add.w	sl, sl, #1
 800a900:	e7ee      	b.n	800a8e0 <_printf_float+0x2a4>
 800a902:	bf00      	nop
 800a904:	7fefffff 	.word	0x7fefffff
 800a908:	0800f498 	.word	0x0800f498
 800a90c:	0800f49c 	.word	0x0800f49c
 800a910:	0800f4a0 	.word	0x0800f4a0
 800a914:	0800f4a4 	.word	0x0800f4a4
 800a918:	0800f4a8 	.word	0x0800f4a8
 800a91c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a91e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a922:	4553      	cmp	r3, sl
 800a924:	bfa8      	it	ge
 800a926:	4653      	movge	r3, sl
 800a928:	2b00      	cmp	r3, #0
 800a92a:	4699      	mov	r9, r3
 800a92c:	dc36      	bgt.n	800a99c <_printf_float+0x360>
 800a92e:	f04f 0b00 	mov.w	fp, #0
 800a932:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a936:	f104 021a 	add.w	r2, r4, #26
 800a93a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a93c:	9306      	str	r3, [sp, #24]
 800a93e:	eba3 0309 	sub.w	r3, r3, r9
 800a942:	455b      	cmp	r3, fp
 800a944:	dc31      	bgt.n	800a9aa <_printf_float+0x36e>
 800a946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a948:	459a      	cmp	sl, r3
 800a94a:	dc3a      	bgt.n	800a9c2 <_printf_float+0x386>
 800a94c:	6823      	ldr	r3, [r4, #0]
 800a94e:	07da      	lsls	r2, r3, #31
 800a950:	d437      	bmi.n	800a9c2 <_printf_float+0x386>
 800a952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a954:	ebaa 0903 	sub.w	r9, sl, r3
 800a958:	9b06      	ldr	r3, [sp, #24]
 800a95a:	ebaa 0303 	sub.w	r3, sl, r3
 800a95e:	4599      	cmp	r9, r3
 800a960:	bfa8      	it	ge
 800a962:	4699      	movge	r9, r3
 800a964:	f1b9 0f00 	cmp.w	r9, #0
 800a968:	dc33      	bgt.n	800a9d2 <_printf_float+0x396>
 800a96a:	f04f 0800 	mov.w	r8, #0
 800a96e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a972:	f104 0b1a 	add.w	fp, r4, #26
 800a976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a978:	ebaa 0303 	sub.w	r3, sl, r3
 800a97c:	eba3 0309 	sub.w	r3, r3, r9
 800a980:	4543      	cmp	r3, r8
 800a982:	f77f af79 	ble.w	800a878 <_printf_float+0x23c>
 800a986:	2301      	movs	r3, #1
 800a988:	465a      	mov	r2, fp
 800a98a:	4631      	mov	r1, r6
 800a98c:	4628      	mov	r0, r5
 800a98e:	47b8      	blx	r7
 800a990:	3001      	adds	r0, #1
 800a992:	f43f aeae 	beq.w	800a6f2 <_printf_float+0xb6>
 800a996:	f108 0801 	add.w	r8, r8, #1
 800a99a:	e7ec      	b.n	800a976 <_printf_float+0x33a>
 800a99c:	4642      	mov	r2, r8
 800a99e:	4631      	mov	r1, r6
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	47b8      	blx	r7
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	d1c2      	bne.n	800a92e <_printf_float+0x2f2>
 800a9a8:	e6a3      	b.n	800a6f2 <_printf_float+0xb6>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	9206      	str	r2, [sp, #24]
 800a9b2:	47b8      	blx	r7
 800a9b4:	3001      	adds	r0, #1
 800a9b6:	f43f ae9c 	beq.w	800a6f2 <_printf_float+0xb6>
 800a9ba:	9a06      	ldr	r2, [sp, #24]
 800a9bc:	f10b 0b01 	add.w	fp, fp, #1
 800a9c0:	e7bb      	b.n	800a93a <_printf_float+0x2fe>
 800a9c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9c6:	4631      	mov	r1, r6
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	47b8      	blx	r7
 800a9cc:	3001      	adds	r0, #1
 800a9ce:	d1c0      	bne.n	800a952 <_printf_float+0x316>
 800a9d0:	e68f      	b.n	800a6f2 <_printf_float+0xb6>
 800a9d2:	9a06      	ldr	r2, [sp, #24]
 800a9d4:	464b      	mov	r3, r9
 800a9d6:	4442      	add	r2, r8
 800a9d8:	4631      	mov	r1, r6
 800a9da:	4628      	mov	r0, r5
 800a9dc:	47b8      	blx	r7
 800a9de:	3001      	adds	r0, #1
 800a9e0:	d1c3      	bne.n	800a96a <_printf_float+0x32e>
 800a9e2:	e686      	b.n	800a6f2 <_printf_float+0xb6>
 800a9e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a9e8:	f1ba 0f01 	cmp.w	sl, #1
 800a9ec:	dc01      	bgt.n	800a9f2 <_printf_float+0x3b6>
 800a9ee:	07db      	lsls	r3, r3, #31
 800a9f0:	d536      	bpl.n	800aa60 <_printf_float+0x424>
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	4642      	mov	r2, r8
 800a9f6:	4631      	mov	r1, r6
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	47b8      	blx	r7
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	f43f ae78 	beq.w	800a6f2 <_printf_float+0xb6>
 800aa02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa06:	4631      	mov	r1, r6
 800aa08:	4628      	mov	r0, r5
 800aa0a:	47b8      	blx	r7
 800aa0c:	3001      	adds	r0, #1
 800aa0e:	f43f ae70 	beq.w	800a6f2 <_printf_float+0xb6>
 800aa12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa16:	2200      	movs	r2, #0
 800aa18:	2300      	movs	r3, #0
 800aa1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa1e:	f7f6 f853 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa22:	b9c0      	cbnz	r0, 800aa56 <_printf_float+0x41a>
 800aa24:	4653      	mov	r3, sl
 800aa26:	f108 0201 	add.w	r2, r8, #1
 800aa2a:	4631      	mov	r1, r6
 800aa2c:	4628      	mov	r0, r5
 800aa2e:	47b8      	blx	r7
 800aa30:	3001      	adds	r0, #1
 800aa32:	d10c      	bne.n	800aa4e <_printf_float+0x412>
 800aa34:	e65d      	b.n	800a6f2 <_printf_float+0xb6>
 800aa36:	2301      	movs	r3, #1
 800aa38:	465a      	mov	r2, fp
 800aa3a:	4631      	mov	r1, r6
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	47b8      	blx	r7
 800aa40:	3001      	adds	r0, #1
 800aa42:	f43f ae56 	beq.w	800a6f2 <_printf_float+0xb6>
 800aa46:	f108 0801 	add.w	r8, r8, #1
 800aa4a:	45d0      	cmp	r8, sl
 800aa4c:	dbf3      	blt.n	800aa36 <_printf_float+0x3fa>
 800aa4e:	464b      	mov	r3, r9
 800aa50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa54:	e6df      	b.n	800a816 <_printf_float+0x1da>
 800aa56:	f04f 0800 	mov.w	r8, #0
 800aa5a:	f104 0b1a 	add.w	fp, r4, #26
 800aa5e:	e7f4      	b.n	800aa4a <_printf_float+0x40e>
 800aa60:	2301      	movs	r3, #1
 800aa62:	4642      	mov	r2, r8
 800aa64:	e7e1      	b.n	800aa2a <_printf_float+0x3ee>
 800aa66:	2301      	movs	r3, #1
 800aa68:	464a      	mov	r2, r9
 800aa6a:	4631      	mov	r1, r6
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	47b8      	blx	r7
 800aa70:	3001      	adds	r0, #1
 800aa72:	f43f ae3e 	beq.w	800a6f2 <_printf_float+0xb6>
 800aa76:	f108 0801 	add.w	r8, r8, #1
 800aa7a:	68e3      	ldr	r3, [r4, #12]
 800aa7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa7e:	1a5b      	subs	r3, r3, r1
 800aa80:	4543      	cmp	r3, r8
 800aa82:	dcf0      	bgt.n	800aa66 <_printf_float+0x42a>
 800aa84:	e6fc      	b.n	800a880 <_printf_float+0x244>
 800aa86:	f04f 0800 	mov.w	r8, #0
 800aa8a:	f104 0919 	add.w	r9, r4, #25
 800aa8e:	e7f4      	b.n	800aa7a <_printf_float+0x43e>

0800aa90 <_printf_common>:
 800aa90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa94:	4616      	mov	r6, r2
 800aa96:	4698      	mov	r8, r3
 800aa98:	688a      	ldr	r2, [r1, #8]
 800aa9a:	690b      	ldr	r3, [r1, #16]
 800aa9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	bfb8      	it	lt
 800aaa4:	4613      	movlt	r3, r2
 800aaa6:	6033      	str	r3, [r6, #0]
 800aaa8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aaac:	4607      	mov	r7, r0
 800aaae:	460c      	mov	r4, r1
 800aab0:	b10a      	cbz	r2, 800aab6 <_printf_common+0x26>
 800aab2:	3301      	adds	r3, #1
 800aab4:	6033      	str	r3, [r6, #0]
 800aab6:	6823      	ldr	r3, [r4, #0]
 800aab8:	0699      	lsls	r1, r3, #26
 800aaba:	bf42      	ittt	mi
 800aabc:	6833      	ldrmi	r3, [r6, #0]
 800aabe:	3302      	addmi	r3, #2
 800aac0:	6033      	strmi	r3, [r6, #0]
 800aac2:	6825      	ldr	r5, [r4, #0]
 800aac4:	f015 0506 	ands.w	r5, r5, #6
 800aac8:	d106      	bne.n	800aad8 <_printf_common+0x48>
 800aaca:	f104 0a19 	add.w	sl, r4, #25
 800aace:	68e3      	ldr	r3, [r4, #12]
 800aad0:	6832      	ldr	r2, [r6, #0]
 800aad2:	1a9b      	subs	r3, r3, r2
 800aad4:	42ab      	cmp	r3, r5
 800aad6:	dc26      	bgt.n	800ab26 <_printf_common+0x96>
 800aad8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aadc:	6822      	ldr	r2, [r4, #0]
 800aade:	3b00      	subs	r3, #0
 800aae0:	bf18      	it	ne
 800aae2:	2301      	movne	r3, #1
 800aae4:	0692      	lsls	r2, r2, #26
 800aae6:	d42b      	bmi.n	800ab40 <_printf_common+0xb0>
 800aae8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aaec:	4641      	mov	r1, r8
 800aaee:	4638      	mov	r0, r7
 800aaf0:	47c8      	blx	r9
 800aaf2:	3001      	adds	r0, #1
 800aaf4:	d01e      	beq.n	800ab34 <_printf_common+0xa4>
 800aaf6:	6823      	ldr	r3, [r4, #0]
 800aaf8:	6922      	ldr	r2, [r4, #16]
 800aafa:	f003 0306 	and.w	r3, r3, #6
 800aafe:	2b04      	cmp	r3, #4
 800ab00:	bf02      	ittt	eq
 800ab02:	68e5      	ldreq	r5, [r4, #12]
 800ab04:	6833      	ldreq	r3, [r6, #0]
 800ab06:	1aed      	subeq	r5, r5, r3
 800ab08:	68a3      	ldr	r3, [r4, #8]
 800ab0a:	bf0c      	ite	eq
 800ab0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab10:	2500      	movne	r5, #0
 800ab12:	4293      	cmp	r3, r2
 800ab14:	bfc4      	itt	gt
 800ab16:	1a9b      	subgt	r3, r3, r2
 800ab18:	18ed      	addgt	r5, r5, r3
 800ab1a:	2600      	movs	r6, #0
 800ab1c:	341a      	adds	r4, #26
 800ab1e:	42b5      	cmp	r5, r6
 800ab20:	d11a      	bne.n	800ab58 <_printf_common+0xc8>
 800ab22:	2000      	movs	r0, #0
 800ab24:	e008      	b.n	800ab38 <_printf_common+0xa8>
 800ab26:	2301      	movs	r3, #1
 800ab28:	4652      	mov	r2, sl
 800ab2a:	4641      	mov	r1, r8
 800ab2c:	4638      	mov	r0, r7
 800ab2e:	47c8      	blx	r9
 800ab30:	3001      	adds	r0, #1
 800ab32:	d103      	bne.n	800ab3c <_printf_common+0xac>
 800ab34:	f04f 30ff 	mov.w	r0, #4294967295
 800ab38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3c:	3501      	adds	r5, #1
 800ab3e:	e7c6      	b.n	800aace <_printf_common+0x3e>
 800ab40:	18e1      	adds	r1, r4, r3
 800ab42:	1c5a      	adds	r2, r3, #1
 800ab44:	2030      	movs	r0, #48	@ 0x30
 800ab46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab4a:	4422      	add	r2, r4
 800ab4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab54:	3302      	adds	r3, #2
 800ab56:	e7c7      	b.n	800aae8 <_printf_common+0x58>
 800ab58:	2301      	movs	r3, #1
 800ab5a:	4622      	mov	r2, r4
 800ab5c:	4641      	mov	r1, r8
 800ab5e:	4638      	mov	r0, r7
 800ab60:	47c8      	blx	r9
 800ab62:	3001      	adds	r0, #1
 800ab64:	d0e6      	beq.n	800ab34 <_printf_common+0xa4>
 800ab66:	3601      	adds	r6, #1
 800ab68:	e7d9      	b.n	800ab1e <_printf_common+0x8e>
	...

0800ab6c <_printf_i>:
 800ab6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab70:	7e0f      	ldrb	r7, [r1, #24]
 800ab72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab74:	2f78      	cmp	r7, #120	@ 0x78
 800ab76:	4691      	mov	r9, r2
 800ab78:	4680      	mov	r8, r0
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	469a      	mov	sl, r3
 800ab7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab82:	d807      	bhi.n	800ab94 <_printf_i+0x28>
 800ab84:	2f62      	cmp	r7, #98	@ 0x62
 800ab86:	d80a      	bhi.n	800ab9e <_printf_i+0x32>
 800ab88:	2f00      	cmp	r7, #0
 800ab8a:	f000 80d2 	beq.w	800ad32 <_printf_i+0x1c6>
 800ab8e:	2f58      	cmp	r7, #88	@ 0x58
 800ab90:	f000 80b9 	beq.w	800ad06 <_printf_i+0x19a>
 800ab94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab9c:	e03a      	b.n	800ac14 <_printf_i+0xa8>
 800ab9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aba2:	2b15      	cmp	r3, #21
 800aba4:	d8f6      	bhi.n	800ab94 <_printf_i+0x28>
 800aba6:	a101      	add	r1, pc, #4	@ (adr r1, 800abac <_printf_i+0x40>)
 800aba8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abac:	0800ac05 	.word	0x0800ac05
 800abb0:	0800ac19 	.word	0x0800ac19
 800abb4:	0800ab95 	.word	0x0800ab95
 800abb8:	0800ab95 	.word	0x0800ab95
 800abbc:	0800ab95 	.word	0x0800ab95
 800abc0:	0800ab95 	.word	0x0800ab95
 800abc4:	0800ac19 	.word	0x0800ac19
 800abc8:	0800ab95 	.word	0x0800ab95
 800abcc:	0800ab95 	.word	0x0800ab95
 800abd0:	0800ab95 	.word	0x0800ab95
 800abd4:	0800ab95 	.word	0x0800ab95
 800abd8:	0800ad19 	.word	0x0800ad19
 800abdc:	0800ac43 	.word	0x0800ac43
 800abe0:	0800acd3 	.word	0x0800acd3
 800abe4:	0800ab95 	.word	0x0800ab95
 800abe8:	0800ab95 	.word	0x0800ab95
 800abec:	0800ad3b 	.word	0x0800ad3b
 800abf0:	0800ab95 	.word	0x0800ab95
 800abf4:	0800ac43 	.word	0x0800ac43
 800abf8:	0800ab95 	.word	0x0800ab95
 800abfc:	0800ab95 	.word	0x0800ab95
 800ac00:	0800acdb 	.word	0x0800acdb
 800ac04:	6833      	ldr	r3, [r6, #0]
 800ac06:	1d1a      	adds	r2, r3, #4
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	6032      	str	r2, [r6, #0]
 800ac0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac14:	2301      	movs	r3, #1
 800ac16:	e09d      	b.n	800ad54 <_printf_i+0x1e8>
 800ac18:	6833      	ldr	r3, [r6, #0]
 800ac1a:	6820      	ldr	r0, [r4, #0]
 800ac1c:	1d19      	adds	r1, r3, #4
 800ac1e:	6031      	str	r1, [r6, #0]
 800ac20:	0606      	lsls	r6, r0, #24
 800ac22:	d501      	bpl.n	800ac28 <_printf_i+0xbc>
 800ac24:	681d      	ldr	r5, [r3, #0]
 800ac26:	e003      	b.n	800ac30 <_printf_i+0xc4>
 800ac28:	0645      	lsls	r5, r0, #25
 800ac2a:	d5fb      	bpl.n	800ac24 <_printf_i+0xb8>
 800ac2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac30:	2d00      	cmp	r5, #0
 800ac32:	da03      	bge.n	800ac3c <_printf_i+0xd0>
 800ac34:	232d      	movs	r3, #45	@ 0x2d
 800ac36:	426d      	negs	r5, r5
 800ac38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac3c:	4859      	ldr	r0, [pc, #356]	@ (800ada4 <_printf_i+0x238>)
 800ac3e:	230a      	movs	r3, #10
 800ac40:	e011      	b.n	800ac66 <_printf_i+0xfa>
 800ac42:	6821      	ldr	r1, [r4, #0]
 800ac44:	6833      	ldr	r3, [r6, #0]
 800ac46:	0608      	lsls	r0, r1, #24
 800ac48:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac4c:	d402      	bmi.n	800ac54 <_printf_i+0xe8>
 800ac4e:	0649      	lsls	r1, r1, #25
 800ac50:	bf48      	it	mi
 800ac52:	b2ad      	uxthmi	r5, r5
 800ac54:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac56:	4853      	ldr	r0, [pc, #332]	@ (800ada4 <_printf_i+0x238>)
 800ac58:	6033      	str	r3, [r6, #0]
 800ac5a:	bf14      	ite	ne
 800ac5c:	230a      	movne	r3, #10
 800ac5e:	2308      	moveq	r3, #8
 800ac60:	2100      	movs	r1, #0
 800ac62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac66:	6866      	ldr	r6, [r4, #4]
 800ac68:	60a6      	str	r6, [r4, #8]
 800ac6a:	2e00      	cmp	r6, #0
 800ac6c:	bfa2      	ittt	ge
 800ac6e:	6821      	ldrge	r1, [r4, #0]
 800ac70:	f021 0104 	bicge.w	r1, r1, #4
 800ac74:	6021      	strge	r1, [r4, #0]
 800ac76:	b90d      	cbnz	r5, 800ac7c <_printf_i+0x110>
 800ac78:	2e00      	cmp	r6, #0
 800ac7a:	d04b      	beq.n	800ad14 <_printf_i+0x1a8>
 800ac7c:	4616      	mov	r6, r2
 800ac7e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac82:	fb03 5711 	mls	r7, r3, r1, r5
 800ac86:	5dc7      	ldrb	r7, [r0, r7]
 800ac88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac8c:	462f      	mov	r7, r5
 800ac8e:	42bb      	cmp	r3, r7
 800ac90:	460d      	mov	r5, r1
 800ac92:	d9f4      	bls.n	800ac7e <_printf_i+0x112>
 800ac94:	2b08      	cmp	r3, #8
 800ac96:	d10b      	bne.n	800acb0 <_printf_i+0x144>
 800ac98:	6823      	ldr	r3, [r4, #0]
 800ac9a:	07df      	lsls	r7, r3, #31
 800ac9c:	d508      	bpl.n	800acb0 <_printf_i+0x144>
 800ac9e:	6923      	ldr	r3, [r4, #16]
 800aca0:	6861      	ldr	r1, [r4, #4]
 800aca2:	4299      	cmp	r1, r3
 800aca4:	bfde      	ittt	le
 800aca6:	2330      	movle	r3, #48	@ 0x30
 800aca8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acac:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acb0:	1b92      	subs	r2, r2, r6
 800acb2:	6122      	str	r2, [r4, #16]
 800acb4:	f8cd a000 	str.w	sl, [sp]
 800acb8:	464b      	mov	r3, r9
 800acba:	aa03      	add	r2, sp, #12
 800acbc:	4621      	mov	r1, r4
 800acbe:	4640      	mov	r0, r8
 800acc0:	f7ff fee6 	bl	800aa90 <_printf_common>
 800acc4:	3001      	adds	r0, #1
 800acc6:	d14a      	bne.n	800ad5e <_printf_i+0x1f2>
 800acc8:	f04f 30ff 	mov.w	r0, #4294967295
 800accc:	b004      	add	sp, #16
 800acce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd2:	6823      	ldr	r3, [r4, #0]
 800acd4:	f043 0320 	orr.w	r3, r3, #32
 800acd8:	6023      	str	r3, [r4, #0]
 800acda:	4833      	ldr	r0, [pc, #204]	@ (800ada8 <_printf_i+0x23c>)
 800acdc:	2778      	movs	r7, #120	@ 0x78
 800acde:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ace2:	6823      	ldr	r3, [r4, #0]
 800ace4:	6831      	ldr	r1, [r6, #0]
 800ace6:	061f      	lsls	r7, r3, #24
 800ace8:	f851 5b04 	ldr.w	r5, [r1], #4
 800acec:	d402      	bmi.n	800acf4 <_printf_i+0x188>
 800acee:	065f      	lsls	r7, r3, #25
 800acf0:	bf48      	it	mi
 800acf2:	b2ad      	uxthmi	r5, r5
 800acf4:	6031      	str	r1, [r6, #0]
 800acf6:	07d9      	lsls	r1, r3, #31
 800acf8:	bf44      	itt	mi
 800acfa:	f043 0320 	orrmi.w	r3, r3, #32
 800acfe:	6023      	strmi	r3, [r4, #0]
 800ad00:	b11d      	cbz	r5, 800ad0a <_printf_i+0x19e>
 800ad02:	2310      	movs	r3, #16
 800ad04:	e7ac      	b.n	800ac60 <_printf_i+0xf4>
 800ad06:	4827      	ldr	r0, [pc, #156]	@ (800ada4 <_printf_i+0x238>)
 800ad08:	e7e9      	b.n	800acde <_printf_i+0x172>
 800ad0a:	6823      	ldr	r3, [r4, #0]
 800ad0c:	f023 0320 	bic.w	r3, r3, #32
 800ad10:	6023      	str	r3, [r4, #0]
 800ad12:	e7f6      	b.n	800ad02 <_printf_i+0x196>
 800ad14:	4616      	mov	r6, r2
 800ad16:	e7bd      	b.n	800ac94 <_printf_i+0x128>
 800ad18:	6833      	ldr	r3, [r6, #0]
 800ad1a:	6825      	ldr	r5, [r4, #0]
 800ad1c:	6961      	ldr	r1, [r4, #20]
 800ad1e:	1d18      	adds	r0, r3, #4
 800ad20:	6030      	str	r0, [r6, #0]
 800ad22:	062e      	lsls	r6, r5, #24
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	d501      	bpl.n	800ad2c <_printf_i+0x1c0>
 800ad28:	6019      	str	r1, [r3, #0]
 800ad2a:	e002      	b.n	800ad32 <_printf_i+0x1c6>
 800ad2c:	0668      	lsls	r0, r5, #25
 800ad2e:	d5fb      	bpl.n	800ad28 <_printf_i+0x1bc>
 800ad30:	8019      	strh	r1, [r3, #0]
 800ad32:	2300      	movs	r3, #0
 800ad34:	6123      	str	r3, [r4, #16]
 800ad36:	4616      	mov	r6, r2
 800ad38:	e7bc      	b.n	800acb4 <_printf_i+0x148>
 800ad3a:	6833      	ldr	r3, [r6, #0]
 800ad3c:	1d1a      	adds	r2, r3, #4
 800ad3e:	6032      	str	r2, [r6, #0]
 800ad40:	681e      	ldr	r6, [r3, #0]
 800ad42:	6862      	ldr	r2, [r4, #4]
 800ad44:	2100      	movs	r1, #0
 800ad46:	4630      	mov	r0, r6
 800ad48:	f7f5 fa42 	bl	80001d0 <memchr>
 800ad4c:	b108      	cbz	r0, 800ad52 <_printf_i+0x1e6>
 800ad4e:	1b80      	subs	r0, r0, r6
 800ad50:	6060      	str	r0, [r4, #4]
 800ad52:	6863      	ldr	r3, [r4, #4]
 800ad54:	6123      	str	r3, [r4, #16]
 800ad56:	2300      	movs	r3, #0
 800ad58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad5c:	e7aa      	b.n	800acb4 <_printf_i+0x148>
 800ad5e:	6923      	ldr	r3, [r4, #16]
 800ad60:	4632      	mov	r2, r6
 800ad62:	4649      	mov	r1, r9
 800ad64:	4640      	mov	r0, r8
 800ad66:	47d0      	blx	sl
 800ad68:	3001      	adds	r0, #1
 800ad6a:	d0ad      	beq.n	800acc8 <_printf_i+0x15c>
 800ad6c:	6823      	ldr	r3, [r4, #0]
 800ad6e:	079b      	lsls	r3, r3, #30
 800ad70:	d413      	bmi.n	800ad9a <_printf_i+0x22e>
 800ad72:	68e0      	ldr	r0, [r4, #12]
 800ad74:	9b03      	ldr	r3, [sp, #12]
 800ad76:	4298      	cmp	r0, r3
 800ad78:	bfb8      	it	lt
 800ad7a:	4618      	movlt	r0, r3
 800ad7c:	e7a6      	b.n	800accc <_printf_i+0x160>
 800ad7e:	2301      	movs	r3, #1
 800ad80:	4632      	mov	r2, r6
 800ad82:	4649      	mov	r1, r9
 800ad84:	4640      	mov	r0, r8
 800ad86:	47d0      	blx	sl
 800ad88:	3001      	adds	r0, #1
 800ad8a:	d09d      	beq.n	800acc8 <_printf_i+0x15c>
 800ad8c:	3501      	adds	r5, #1
 800ad8e:	68e3      	ldr	r3, [r4, #12]
 800ad90:	9903      	ldr	r1, [sp, #12]
 800ad92:	1a5b      	subs	r3, r3, r1
 800ad94:	42ab      	cmp	r3, r5
 800ad96:	dcf2      	bgt.n	800ad7e <_printf_i+0x212>
 800ad98:	e7eb      	b.n	800ad72 <_printf_i+0x206>
 800ad9a:	2500      	movs	r5, #0
 800ad9c:	f104 0619 	add.w	r6, r4, #25
 800ada0:	e7f5      	b.n	800ad8e <_printf_i+0x222>
 800ada2:	bf00      	nop
 800ada4:	0800f4aa 	.word	0x0800f4aa
 800ada8:	0800f4bb 	.word	0x0800f4bb

0800adac <_scanf_float>:
 800adac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb0:	b087      	sub	sp, #28
 800adb2:	4617      	mov	r7, r2
 800adb4:	9303      	str	r3, [sp, #12]
 800adb6:	688b      	ldr	r3, [r1, #8]
 800adb8:	1e5a      	subs	r2, r3, #1
 800adba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800adbe:	bf81      	itttt	hi
 800adc0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800adc4:	eb03 0b05 	addhi.w	fp, r3, r5
 800adc8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800adcc:	608b      	strhi	r3, [r1, #8]
 800adce:	680b      	ldr	r3, [r1, #0]
 800add0:	460a      	mov	r2, r1
 800add2:	f04f 0500 	mov.w	r5, #0
 800add6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800adda:	f842 3b1c 	str.w	r3, [r2], #28
 800adde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ade2:	4680      	mov	r8, r0
 800ade4:	460c      	mov	r4, r1
 800ade6:	bf98      	it	ls
 800ade8:	f04f 0b00 	movls.w	fp, #0
 800adec:	9201      	str	r2, [sp, #4]
 800adee:	4616      	mov	r6, r2
 800adf0:	46aa      	mov	sl, r5
 800adf2:	46a9      	mov	r9, r5
 800adf4:	9502      	str	r5, [sp, #8]
 800adf6:	68a2      	ldr	r2, [r4, #8]
 800adf8:	b152      	cbz	r2, 800ae10 <_scanf_float+0x64>
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	2b4e      	cmp	r3, #78	@ 0x4e
 800ae00:	d864      	bhi.n	800aecc <_scanf_float+0x120>
 800ae02:	2b40      	cmp	r3, #64	@ 0x40
 800ae04:	d83c      	bhi.n	800ae80 <_scanf_float+0xd4>
 800ae06:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ae0a:	b2c8      	uxtb	r0, r1
 800ae0c:	280e      	cmp	r0, #14
 800ae0e:	d93a      	bls.n	800ae86 <_scanf_float+0xda>
 800ae10:	f1b9 0f00 	cmp.w	r9, #0
 800ae14:	d003      	beq.n	800ae1e <_scanf_float+0x72>
 800ae16:	6823      	ldr	r3, [r4, #0]
 800ae18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae1c:	6023      	str	r3, [r4, #0]
 800ae1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae22:	f1ba 0f01 	cmp.w	sl, #1
 800ae26:	f200 8117 	bhi.w	800b058 <_scanf_float+0x2ac>
 800ae2a:	9b01      	ldr	r3, [sp, #4]
 800ae2c:	429e      	cmp	r6, r3
 800ae2e:	f200 8108 	bhi.w	800b042 <_scanf_float+0x296>
 800ae32:	2001      	movs	r0, #1
 800ae34:	b007      	add	sp, #28
 800ae36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae3a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ae3e:	2a0d      	cmp	r2, #13
 800ae40:	d8e6      	bhi.n	800ae10 <_scanf_float+0x64>
 800ae42:	a101      	add	r1, pc, #4	@ (adr r1, 800ae48 <_scanf_float+0x9c>)
 800ae44:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae48:	0800af8f 	.word	0x0800af8f
 800ae4c:	0800ae11 	.word	0x0800ae11
 800ae50:	0800ae11 	.word	0x0800ae11
 800ae54:	0800ae11 	.word	0x0800ae11
 800ae58:	0800afef 	.word	0x0800afef
 800ae5c:	0800afc7 	.word	0x0800afc7
 800ae60:	0800ae11 	.word	0x0800ae11
 800ae64:	0800ae11 	.word	0x0800ae11
 800ae68:	0800af9d 	.word	0x0800af9d
 800ae6c:	0800ae11 	.word	0x0800ae11
 800ae70:	0800ae11 	.word	0x0800ae11
 800ae74:	0800ae11 	.word	0x0800ae11
 800ae78:	0800ae11 	.word	0x0800ae11
 800ae7c:	0800af55 	.word	0x0800af55
 800ae80:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ae84:	e7db      	b.n	800ae3e <_scanf_float+0x92>
 800ae86:	290e      	cmp	r1, #14
 800ae88:	d8c2      	bhi.n	800ae10 <_scanf_float+0x64>
 800ae8a:	a001      	add	r0, pc, #4	@ (adr r0, 800ae90 <_scanf_float+0xe4>)
 800ae8c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ae90:	0800af45 	.word	0x0800af45
 800ae94:	0800ae11 	.word	0x0800ae11
 800ae98:	0800af45 	.word	0x0800af45
 800ae9c:	0800afdb 	.word	0x0800afdb
 800aea0:	0800ae11 	.word	0x0800ae11
 800aea4:	0800aeed 	.word	0x0800aeed
 800aea8:	0800af2b 	.word	0x0800af2b
 800aeac:	0800af2b 	.word	0x0800af2b
 800aeb0:	0800af2b 	.word	0x0800af2b
 800aeb4:	0800af2b 	.word	0x0800af2b
 800aeb8:	0800af2b 	.word	0x0800af2b
 800aebc:	0800af2b 	.word	0x0800af2b
 800aec0:	0800af2b 	.word	0x0800af2b
 800aec4:	0800af2b 	.word	0x0800af2b
 800aec8:	0800af2b 	.word	0x0800af2b
 800aecc:	2b6e      	cmp	r3, #110	@ 0x6e
 800aece:	d809      	bhi.n	800aee4 <_scanf_float+0x138>
 800aed0:	2b60      	cmp	r3, #96	@ 0x60
 800aed2:	d8b2      	bhi.n	800ae3a <_scanf_float+0x8e>
 800aed4:	2b54      	cmp	r3, #84	@ 0x54
 800aed6:	d07b      	beq.n	800afd0 <_scanf_float+0x224>
 800aed8:	2b59      	cmp	r3, #89	@ 0x59
 800aeda:	d199      	bne.n	800ae10 <_scanf_float+0x64>
 800aedc:	2d07      	cmp	r5, #7
 800aede:	d197      	bne.n	800ae10 <_scanf_float+0x64>
 800aee0:	2508      	movs	r5, #8
 800aee2:	e02c      	b.n	800af3e <_scanf_float+0x192>
 800aee4:	2b74      	cmp	r3, #116	@ 0x74
 800aee6:	d073      	beq.n	800afd0 <_scanf_float+0x224>
 800aee8:	2b79      	cmp	r3, #121	@ 0x79
 800aeea:	e7f6      	b.n	800aeda <_scanf_float+0x12e>
 800aeec:	6821      	ldr	r1, [r4, #0]
 800aeee:	05c8      	lsls	r0, r1, #23
 800aef0:	d51b      	bpl.n	800af2a <_scanf_float+0x17e>
 800aef2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800aef6:	6021      	str	r1, [r4, #0]
 800aef8:	f109 0901 	add.w	r9, r9, #1
 800aefc:	f1bb 0f00 	cmp.w	fp, #0
 800af00:	d003      	beq.n	800af0a <_scanf_float+0x15e>
 800af02:	3201      	adds	r2, #1
 800af04:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af08:	60a2      	str	r2, [r4, #8]
 800af0a:	68a3      	ldr	r3, [r4, #8]
 800af0c:	3b01      	subs	r3, #1
 800af0e:	60a3      	str	r3, [r4, #8]
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	3301      	adds	r3, #1
 800af14:	6123      	str	r3, [r4, #16]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	3b01      	subs	r3, #1
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	607b      	str	r3, [r7, #4]
 800af1e:	f340 8087 	ble.w	800b030 <_scanf_float+0x284>
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	3301      	adds	r3, #1
 800af26:	603b      	str	r3, [r7, #0]
 800af28:	e765      	b.n	800adf6 <_scanf_float+0x4a>
 800af2a:	eb1a 0105 	adds.w	r1, sl, r5
 800af2e:	f47f af6f 	bne.w	800ae10 <_scanf_float+0x64>
 800af32:	6822      	ldr	r2, [r4, #0]
 800af34:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800af38:	6022      	str	r2, [r4, #0]
 800af3a:	460d      	mov	r5, r1
 800af3c:	468a      	mov	sl, r1
 800af3e:	f806 3b01 	strb.w	r3, [r6], #1
 800af42:	e7e2      	b.n	800af0a <_scanf_float+0x15e>
 800af44:	6822      	ldr	r2, [r4, #0]
 800af46:	0610      	lsls	r0, r2, #24
 800af48:	f57f af62 	bpl.w	800ae10 <_scanf_float+0x64>
 800af4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800af50:	6022      	str	r2, [r4, #0]
 800af52:	e7f4      	b.n	800af3e <_scanf_float+0x192>
 800af54:	f1ba 0f00 	cmp.w	sl, #0
 800af58:	d10e      	bne.n	800af78 <_scanf_float+0x1cc>
 800af5a:	f1b9 0f00 	cmp.w	r9, #0
 800af5e:	d10e      	bne.n	800af7e <_scanf_float+0x1d2>
 800af60:	6822      	ldr	r2, [r4, #0]
 800af62:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800af66:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800af6a:	d108      	bne.n	800af7e <_scanf_float+0x1d2>
 800af6c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800af70:	6022      	str	r2, [r4, #0]
 800af72:	f04f 0a01 	mov.w	sl, #1
 800af76:	e7e2      	b.n	800af3e <_scanf_float+0x192>
 800af78:	f1ba 0f02 	cmp.w	sl, #2
 800af7c:	d055      	beq.n	800b02a <_scanf_float+0x27e>
 800af7e:	2d01      	cmp	r5, #1
 800af80:	d002      	beq.n	800af88 <_scanf_float+0x1dc>
 800af82:	2d04      	cmp	r5, #4
 800af84:	f47f af44 	bne.w	800ae10 <_scanf_float+0x64>
 800af88:	3501      	adds	r5, #1
 800af8a:	b2ed      	uxtb	r5, r5
 800af8c:	e7d7      	b.n	800af3e <_scanf_float+0x192>
 800af8e:	f1ba 0f01 	cmp.w	sl, #1
 800af92:	f47f af3d 	bne.w	800ae10 <_scanf_float+0x64>
 800af96:	f04f 0a02 	mov.w	sl, #2
 800af9a:	e7d0      	b.n	800af3e <_scanf_float+0x192>
 800af9c:	b97d      	cbnz	r5, 800afbe <_scanf_float+0x212>
 800af9e:	f1b9 0f00 	cmp.w	r9, #0
 800afa2:	f47f af38 	bne.w	800ae16 <_scanf_float+0x6a>
 800afa6:	6822      	ldr	r2, [r4, #0]
 800afa8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800afac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800afb0:	f040 8108 	bne.w	800b1c4 <_scanf_float+0x418>
 800afb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800afb8:	6022      	str	r2, [r4, #0]
 800afba:	2501      	movs	r5, #1
 800afbc:	e7bf      	b.n	800af3e <_scanf_float+0x192>
 800afbe:	2d03      	cmp	r5, #3
 800afc0:	d0e2      	beq.n	800af88 <_scanf_float+0x1dc>
 800afc2:	2d05      	cmp	r5, #5
 800afc4:	e7de      	b.n	800af84 <_scanf_float+0x1d8>
 800afc6:	2d02      	cmp	r5, #2
 800afc8:	f47f af22 	bne.w	800ae10 <_scanf_float+0x64>
 800afcc:	2503      	movs	r5, #3
 800afce:	e7b6      	b.n	800af3e <_scanf_float+0x192>
 800afd0:	2d06      	cmp	r5, #6
 800afd2:	f47f af1d 	bne.w	800ae10 <_scanf_float+0x64>
 800afd6:	2507      	movs	r5, #7
 800afd8:	e7b1      	b.n	800af3e <_scanf_float+0x192>
 800afda:	6822      	ldr	r2, [r4, #0]
 800afdc:	0591      	lsls	r1, r2, #22
 800afde:	f57f af17 	bpl.w	800ae10 <_scanf_float+0x64>
 800afe2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800afe6:	6022      	str	r2, [r4, #0]
 800afe8:	f8cd 9008 	str.w	r9, [sp, #8]
 800afec:	e7a7      	b.n	800af3e <_scanf_float+0x192>
 800afee:	6822      	ldr	r2, [r4, #0]
 800aff0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800aff4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800aff8:	d006      	beq.n	800b008 <_scanf_float+0x25c>
 800affa:	0550      	lsls	r0, r2, #21
 800affc:	f57f af08 	bpl.w	800ae10 <_scanf_float+0x64>
 800b000:	f1b9 0f00 	cmp.w	r9, #0
 800b004:	f000 80de 	beq.w	800b1c4 <_scanf_float+0x418>
 800b008:	0591      	lsls	r1, r2, #22
 800b00a:	bf58      	it	pl
 800b00c:	9902      	ldrpl	r1, [sp, #8]
 800b00e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b012:	bf58      	it	pl
 800b014:	eba9 0101 	subpl.w	r1, r9, r1
 800b018:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b01c:	bf58      	it	pl
 800b01e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b022:	6022      	str	r2, [r4, #0]
 800b024:	f04f 0900 	mov.w	r9, #0
 800b028:	e789      	b.n	800af3e <_scanf_float+0x192>
 800b02a:	f04f 0a03 	mov.w	sl, #3
 800b02e:	e786      	b.n	800af3e <_scanf_float+0x192>
 800b030:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b034:	4639      	mov	r1, r7
 800b036:	4640      	mov	r0, r8
 800b038:	4798      	blx	r3
 800b03a:	2800      	cmp	r0, #0
 800b03c:	f43f aedb 	beq.w	800adf6 <_scanf_float+0x4a>
 800b040:	e6e6      	b.n	800ae10 <_scanf_float+0x64>
 800b042:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b046:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b04a:	463a      	mov	r2, r7
 800b04c:	4640      	mov	r0, r8
 800b04e:	4798      	blx	r3
 800b050:	6923      	ldr	r3, [r4, #16]
 800b052:	3b01      	subs	r3, #1
 800b054:	6123      	str	r3, [r4, #16]
 800b056:	e6e8      	b.n	800ae2a <_scanf_float+0x7e>
 800b058:	1e6b      	subs	r3, r5, #1
 800b05a:	2b06      	cmp	r3, #6
 800b05c:	d824      	bhi.n	800b0a8 <_scanf_float+0x2fc>
 800b05e:	2d02      	cmp	r5, #2
 800b060:	d836      	bhi.n	800b0d0 <_scanf_float+0x324>
 800b062:	9b01      	ldr	r3, [sp, #4]
 800b064:	429e      	cmp	r6, r3
 800b066:	f67f aee4 	bls.w	800ae32 <_scanf_float+0x86>
 800b06a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b06e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b072:	463a      	mov	r2, r7
 800b074:	4640      	mov	r0, r8
 800b076:	4798      	blx	r3
 800b078:	6923      	ldr	r3, [r4, #16]
 800b07a:	3b01      	subs	r3, #1
 800b07c:	6123      	str	r3, [r4, #16]
 800b07e:	e7f0      	b.n	800b062 <_scanf_float+0x2b6>
 800b080:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b084:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b088:	463a      	mov	r2, r7
 800b08a:	4640      	mov	r0, r8
 800b08c:	4798      	blx	r3
 800b08e:	6923      	ldr	r3, [r4, #16]
 800b090:	3b01      	subs	r3, #1
 800b092:	6123      	str	r3, [r4, #16]
 800b094:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b098:	fa5f fa8a 	uxtb.w	sl, sl
 800b09c:	f1ba 0f02 	cmp.w	sl, #2
 800b0a0:	d1ee      	bne.n	800b080 <_scanf_float+0x2d4>
 800b0a2:	3d03      	subs	r5, #3
 800b0a4:	b2ed      	uxtb	r5, r5
 800b0a6:	1b76      	subs	r6, r6, r5
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	05da      	lsls	r2, r3, #23
 800b0ac:	d530      	bpl.n	800b110 <_scanf_float+0x364>
 800b0ae:	055b      	lsls	r3, r3, #21
 800b0b0:	d511      	bpl.n	800b0d6 <_scanf_float+0x32a>
 800b0b2:	9b01      	ldr	r3, [sp, #4]
 800b0b4:	429e      	cmp	r6, r3
 800b0b6:	f67f aebc 	bls.w	800ae32 <_scanf_float+0x86>
 800b0ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0c2:	463a      	mov	r2, r7
 800b0c4:	4640      	mov	r0, r8
 800b0c6:	4798      	blx	r3
 800b0c8:	6923      	ldr	r3, [r4, #16]
 800b0ca:	3b01      	subs	r3, #1
 800b0cc:	6123      	str	r3, [r4, #16]
 800b0ce:	e7f0      	b.n	800b0b2 <_scanf_float+0x306>
 800b0d0:	46aa      	mov	sl, r5
 800b0d2:	46b3      	mov	fp, r6
 800b0d4:	e7de      	b.n	800b094 <_scanf_float+0x2e8>
 800b0d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b0da:	6923      	ldr	r3, [r4, #16]
 800b0dc:	2965      	cmp	r1, #101	@ 0x65
 800b0de:	f103 33ff 	add.w	r3, r3, #4294967295
 800b0e2:	f106 35ff 	add.w	r5, r6, #4294967295
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	d00c      	beq.n	800b104 <_scanf_float+0x358>
 800b0ea:	2945      	cmp	r1, #69	@ 0x45
 800b0ec:	d00a      	beq.n	800b104 <_scanf_float+0x358>
 800b0ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b0f2:	463a      	mov	r2, r7
 800b0f4:	4640      	mov	r0, r8
 800b0f6:	4798      	blx	r3
 800b0f8:	6923      	ldr	r3, [r4, #16]
 800b0fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b0fe:	3b01      	subs	r3, #1
 800b100:	1eb5      	subs	r5, r6, #2
 800b102:	6123      	str	r3, [r4, #16]
 800b104:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b108:	463a      	mov	r2, r7
 800b10a:	4640      	mov	r0, r8
 800b10c:	4798      	blx	r3
 800b10e:	462e      	mov	r6, r5
 800b110:	6822      	ldr	r2, [r4, #0]
 800b112:	f012 0210 	ands.w	r2, r2, #16
 800b116:	d001      	beq.n	800b11c <_scanf_float+0x370>
 800b118:	2000      	movs	r0, #0
 800b11a:	e68b      	b.n	800ae34 <_scanf_float+0x88>
 800b11c:	7032      	strb	r2, [r6, #0]
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b128:	d11c      	bne.n	800b164 <_scanf_float+0x3b8>
 800b12a:	9b02      	ldr	r3, [sp, #8]
 800b12c:	454b      	cmp	r3, r9
 800b12e:	eba3 0209 	sub.w	r2, r3, r9
 800b132:	d123      	bne.n	800b17c <_scanf_float+0x3d0>
 800b134:	9901      	ldr	r1, [sp, #4]
 800b136:	2200      	movs	r2, #0
 800b138:	4640      	mov	r0, r8
 800b13a:	f7ff f975 	bl	800a428 <_strtod_r>
 800b13e:	9b03      	ldr	r3, [sp, #12]
 800b140:	6821      	ldr	r1, [r4, #0]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f011 0f02 	tst.w	r1, #2
 800b148:	ec57 6b10 	vmov	r6, r7, d0
 800b14c:	f103 0204 	add.w	r2, r3, #4
 800b150:	d01f      	beq.n	800b192 <_scanf_float+0x3e6>
 800b152:	9903      	ldr	r1, [sp, #12]
 800b154:	600a      	str	r2, [r1, #0]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	e9c3 6700 	strd	r6, r7, [r3]
 800b15c:	68e3      	ldr	r3, [r4, #12]
 800b15e:	3301      	adds	r3, #1
 800b160:	60e3      	str	r3, [r4, #12]
 800b162:	e7d9      	b.n	800b118 <_scanf_float+0x36c>
 800b164:	9b04      	ldr	r3, [sp, #16]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0e4      	beq.n	800b134 <_scanf_float+0x388>
 800b16a:	9905      	ldr	r1, [sp, #20]
 800b16c:	230a      	movs	r3, #10
 800b16e:	3101      	adds	r1, #1
 800b170:	4640      	mov	r0, r8
 800b172:	f002 f9e5 	bl	800d540 <_strtol_r>
 800b176:	9b04      	ldr	r3, [sp, #16]
 800b178:	9e05      	ldr	r6, [sp, #20]
 800b17a:	1ac2      	subs	r2, r0, r3
 800b17c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b180:	429e      	cmp	r6, r3
 800b182:	bf28      	it	cs
 800b184:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b188:	4910      	ldr	r1, [pc, #64]	@ (800b1cc <_scanf_float+0x420>)
 800b18a:	4630      	mov	r0, r6
 800b18c:	f000 f8fe 	bl	800b38c <siprintf>
 800b190:	e7d0      	b.n	800b134 <_scanf_float+0x388>
 800b192:	f011 0f04 	tst.w	r1, #4
 800b196:	9903      	ldr	r1, [sp, #12]
 800b198:	600a      	str	r2, [r1, #0]
 800b19a:	d1dc      	bne.n	800b156 <_scanf_float+0x3aa>
 800b19c:	681d      	ldr	r5, [r3, #0]
 800b19e:	4632      	mov	r2, r6
 800b1a0:	463b      	mov	r3, r7
 800b1a2:	4630      	mov	r0, r6
 800b1a4:	4639      	mov	r1, r7
 800b1a6:	f7f5 fcc1 	bl	8000b2c <__aeabi_dcmpun>
 800b1aa:	b128      	cbz	r0, 800b1b8 <_scanf_float+0x40c>
 800b1ac:	4808      	ldr	r0, [pc, #32]	@ (800b1d0 <_scanf_float+0x424>)
 800b1ae:	f000 f9fb 	bl	800b5a8 <nanf>
 800b1b2:	ed85 0a00 	vstr	s0, [r5]
 800b1b6:	e7d1      	b.n	800b15c <_scanf_float+0x3b0>
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	f7f5 fd14 	bl	8000be8 <__aeabi_d2f>
 800b1c0:	6028      	str	r0, [r5, #0]
 800b1c2:	e7cb      	b.n	800b15c <_scanf_float+0x3b0>
 800b1c4:	f04f 0900 	mov.w	r9, #0
 800b1c8:	e629      	b.n	800ae1e <_scanf_float+0x72>
 800b1ca:	bf00      	nop
 800b1cc:	0800f4cc 	.word	0x0800f4cc
 800b1d0:	0800f86d 	.word	0x0800f86d

0800b1d4 <std>:
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	b510      	push	{r4, lr}
 800b1d8:	4604      	mov	r4, r0
 800b1da:	e9c0 3300 	strd	r3, r3, [r0]
 800b1de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1e2:	6083      	str	r3, [r0, #8]
 800b1e4:	8181      	strh	r1, [r0, #12]
 800b1e6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b1e8:	81c2      	strh	r2, [r0, #14]
 800b1ea:	6183      	str	r3, [r0, #24]
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	2208      	movs	r2, #8
 800b1f0:	305c      	adds	r0, #92	@ 0x5c
 800b1f2:	f000 f92e 	bl	800b452 <memset>
 800b1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800b22c <std+0x58>)
 800b1f8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b230 <std+0x5c>)
 800b1fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b234 <std+0x60>)
 800b200:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b202:	4b0d      	ldr	r3, [pc, #52]	@ (800b238 <std+0x64>)
 800b204:	6323      	str	r3, [r4, #48]	@ 0x30
 800b206:	4b0d      	ldr	r3, [pc, #52]	@ (800b23c <std+0x68>)
 800b208:	6224      	str	r4, [r4, #32]
 800b20a:	429c      	cmp	r4, r3
 800b20c:	d006      	beq.n	800b21c <std+0x48>
 800b20e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b212:	4294      	cmp	r4, r2
 800b214:	d002      	beq.n	800b21c <std+0x48>
 800b216:	33d0      	adds	r3, #208	@ 0xd0
 800b218:	429c      	cmp	r4, r3
 800b21a:	d105      	bne.n	800b228 <std+0x54>
 800b21c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b224:	f000 b9a4 	b.w	800b570 <__retarget_lock_init_recursive>
 800b228:	bd10      	pop	{r4, pc}
 800b22a:	bf00      	nop
 800b22c:	0800b3cd 	.word	0x0800b3cd
 800b230:	0800b3ef 	.word	0x0800b3ef
 800b234:	0800b427 	.word	0x0800b427
 800b238:	0800b44b 	.word	0x0800b44b
 800b23c:	200006d4 	.word	0x200006d4

0800b240 <stdio_exit_handler>:
 800b240:	4a02      	ldr	r2, [pc, #8]	@ (800b24c <stdio_exit_handler+0xc>)
 800b242:	4903      	ldr	r1, [pc, #12]	@ (800b250 <stdio_exit_handler+0x10>)
 800b244:	4803      	ldr	r0, [pc, #12]	@ (800b254 <stdio_exit_handler+0x14>)
 800b246:	f000 b869 	b.w	800b31c <_fwalk_sglue>
 800b24a:	bf00      	nop
 800b24c:	20000038 	.word	0x20000038
 800b250:	0800db99 	.word	0x0800db99
 800b254:	200001b4 	.word	0x200001b4

0800b258 <cleanup_stdio>:
 800b258:	6841      	ldr	r1, [r0, #4]
 800b25a:	4b0c      	ldr	r3, [pc, #48]	@ (800b28c <cleanup_stdio+0x34>)
 800b25c:	4299      	cmp	r1, r3
 800b25e:	b510      	push	{r4, lr}
 800b260:	4604      	mov	r4, r0
 800b262:	d001      	beq.n	800b268 <cleanup_stdio+0x10>
 800b264:	f002 fc98 	bl	800db98 <_fflush_r>
 800b268:	68a1      	ldr	r1, [r4, #8]
 800b26a:	4b09      	ldr	r3, [pc, #36]	@ (800b290 <cleanup_stdio+0x38>)
 800b26c:	4299      	cmp	r1, r3
 800b26e:	d002      	beq.n	800b276 <cleanup_stdio+0x1e>
 800b270:	4620      	mov	r0, r4
 800b272:	f002 fc91 	bl	800db98 <_fflush_r>
 800b276:	68e1      	ldr	r1, [r4, #12]
 800b278:	4b06      	ldr	r3, [pc, #24]	@ (800b294 <cleanup_stdio+0x3c>)
 800b27a:	4299      	cmp	r1, r3
 800b27c:	d004      	beq.n	800b288 <cleanup_stdio+0x30>
 800b27e:	4620      	mov	r0, r4
 800b280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b284:	f002 bc88 	b.w	800db98 <_fflush_r>
 800b288:	bd10      	pop	{r4, pc}
 800b28a:	bf00      	nop
 800b28c:	200006d4 	.word	0x200006d4
 800b290:	2000073c 	.word	0x2000073c
 800b294:	200007a4 	.word	0x200007a4

0800b298 <global_stdio_init.part.0>:
 800b298:	b510      	push	{r4, lr}
 800b29a:	4b0b      	ldr	r3, [pc, #44]	@ (800b2c8 <global_stdio_init.part.0+0x30>)
 800b29c:	4c0b      	ldr	r4, [pc, #44]	@ (800b2cc <global_stdio_init.part.0+0x34>)
 800b29e:	4a0c      	ldr	r2, [pc, #48]	@ (800b2d0 <global_stdio_init.part.0+0x38>)
 800b2a0:	601a      	str	r2, [r3, #0]
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	2104      	movs	r1, #4
 800b2a8:	f7ff ff94 	bl	800b1d4 <std>
 800b2ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	2109      	movs	r1, #9
 800b2b4:	f7ff ff8e 	bl	800b1d4 <std>
 800b2b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b2bc:	2202      	movs	r2, #2
 800b2be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2c2:	2112      	movs	r1, #18
 800b2c4:	f7ff bf86 	b.w	800b1d4 <std>
 800b2c8:	2000080c 	.word	0x2000080c
 800b2cc:	200006d4 	.word	0x200006d4
 800b2d0:	0800b241 	.word	0x0800b241

0800b2d4 <__sfp_lock_acquire>:
 800b2d4:	4801      	ldr	r0, [pc, #4]	@ (800b2dc <__sfp_lock_acquire+0x8>)
 800b2d6:	f000 b94c 	b.w	800b572 <__retarget_lock_acquire_recursive>
 800b2da:	bf00      	nop
 800b2dc:	20000815 	.word	0x20000815

0800b2e0 <__sfp_lock_release>:
 800b2e0:	4801      	ldr	r0, [pc, #4]	@ (800b2e8 <__sfp_lock_release+0x8>)
 800b2e2:	f000 b947 	b.w	800b574 <__retarget_lock_release_recursive>
 800b2e6:	bf00      	nop
 800b2e8:	20000815 	.word	0x20000815

0800b2ec <__sinit>:
 800b2ec:	b510      	push	{r4, lr}
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	f7ff fff0 	bl	800b2d4 <__sfp_lock_acquire>
 800b2f4:	6a23      	ldr	r3, [r4, #32]
 800b2f6:	b11b      	cbz	r3, 800b300 <__sinit+0x14>
 800b2f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2fc:	f7ff bff0 	b.w	800b2e0 <__sfp_lock_release>
 800b300:	4b04      	ldr	r3, [pc, #16]	@ (800b314 <__sinit+0x28>)
 800b302:	6223      	str	r3, [r4, #32]
 800b304:	4b04      	ldr	r3, [pc, #16]	@ (800b318 <__sinit+0x2c>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1f5      	bne.n	800b2f8 <__sinit+0xc>
 800b30c:	f7ff ffc4 	bl	800b298 <global_stdio_init.part.0>
 800b310:	e7f2      	b.n	800b2f8 <__sinit+0xc>
 800b312:	bf00      	nop
 800b314:	0800b259 	.word	0x0800b259
 800b318:	2000080c 	.word	0x2000080c

0800b31c <_fwalk_sglue>:
 800b31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b320:	4607      	mov	r7, r0
 800b322:	4688      	mov	r8, r1
 800b324:	4614      	mov	r4, r2
 800b326:	2600      	movs	r6, #0
 800b328:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b32c:	f1b9 0901 	subs.w	r9, r9, #1
 800b330:	d505      	bpl.n	800b33e <_fwalk_sglue+0x22>
 800b332:	6824      	ldr	r4, [r4, #0]
 800b334:	2c00      	cmp	r4, #0
 800b336:	d1f7      	bne.n	800b328 <_fwalk_sglue+0xc>
 800b338:	4630      	mov	r0, r6
 800b33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b33e:	89ab      	ldrh	r3, [r5, #12]
 800b340:	2b01      	cmp	r3, #1
 800b342:	d907      	bls.n	800b354 <_fwalk_sglue+0x38>
 800b344:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b348:	3301      	adds	r3, #1
 800b34a:	d003      	beq.n	800b354 <_fwalk_sglue+0x38>
 800b34c:	4629      	mov	r1, r5
 800b34e:	4638      	mov	r0, r7
 800b350:	47c0      	blx	r8
 800b352:	4306      	orrs	r6, r0
 800b354:	3568      	adds	r5, #104	@ 0x68
 800b356:	e7e9      	b.n	800b32c <_fwalk_sglue+0x10>

0800b358 <iprintf>:
 800b358:	b40f      	push	{r0, r1, r2, r3}
 800b35a:	b507      	push	{r0, r1, r2, lr}
 800b35c:	4906      	ldr	r1, [pc, #24]	@ (800b378 <iprintf+0x20>)
 800b35e:	ab04      	add	r3, sp, #16
 800b360:	6808      	ldr	r0, [r1, #0]
 800b362:	f853 2b04 	ldr.w	r2, [r3], #4
 800b366:	6881      	ldr	r1, [r0, #8]
 800b368:	9301      	str	r3, [sp, #4]
 800b36a:	f002 fa79 	bl	800d860 <_vfiprintf_r>
 800b36e:	b003      	add	sp, #12
 800b370:	f85d eb04 	ldr.w	lr, [sp], #4
 800b374:	b004      	add	sp, #16
 800b376:	4770      	bx	lr
 800b378:	200001b0 	.word	0x200001b0

0800b37c <putchar>:
 800b37c:	4b02      	ldr	r3, [pc, #8]	@ (800b388 <putchar+0xc>)
 800b37e:	4601      	mov	r1, r0
 800b380:	6818      	ldr	r0, [r3, #0]
 800b382:	6882      	ldr	r2, [r0, #8]
 800b384:	f002 bc30 	b.w	800dbe8 <_putc_r>
 800b388:	200001b0 	.word	0x200001b0

0800b38c <siprintf>:
 800b38c:	b40e      	push	{r1, r2, r3}
 800b38e:	b500      	push	{lr}
 800b390:	b09c      	sub	sp, #112	@ 0x70
 800b392:	ab1d      	add	r3, sp, #116	@ 0x74
 800b394:	9002      	str	r0, [sp, #8]
 800b396:	9006      	str	r0, [sp, #24]
 800b398:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b39c:	4809      	ldr	r0, [pc, #36]	@ (800b3c4 <siprintf+0x38>)
 800b39e:	9107      	str	r1, [sp, #28]
 800b3a0:	9104      	str	r1, [sp, #16]
 800b3a2:	4909      	ldr	r1, [pc, #36]	@ (800b3c8 <siprintf+0x3c>)
 800b3a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3a8:	9105      	str	r1, [sp, #20]
 800b3aa:	6800      	ldr	r0, [r0, #0]
 800b3ac:	9301      	str	r3, [sp, #4]
 800b3ae:	a902      	add	r1, sp, #8
 800b3b0:	f002 f930 	bl	800d614 <_svfiprintf_r>
 800b3b4:	9b02      	ldr	r3, [sp, #8]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	701a      	strb	r2, [r3, #0]
 800b3ba:	b01c      	add	sp, #112	@ 0x70
 800b3bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3c0:	b003      	add	sp, #12
 800b3c2:	4770      	bx	lr
 800b3c4:	200001b0 	.word	0x200001b0
 800b3c8:	ffff0208 	.word	0xffff0208

0800b3cc <__sread>:
 800b3cc:	b510      	push	{r4, lr}
 800b3ce:	460c      	mov	r4, r1
 800b3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3d4:	f000 f87e 	bl	800b4d4 <_read_r>
 800b3d8:	2800      	cmp	r0, #0
 800b3da:	bfab      	itete	ge
 800b3dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b3de:	89a3      	ldrhlt	r3, [r4, #12]
 800b3e0:	181b      	addge	r3, r3, r0
 800b3e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3e6:	bfac      	ite	ge
 800b3e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3ea:	81a3      	strhlt	r3, [r4, #12]
 800b3ec:	bd10      	pop	{r4, pc}

0800b3ee <__swrite>:
 800b3ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3f2:	461f      	mov	r7, r3
 800b3f4:	898b      	ldrh	r3, [r1, #12]
 800b3f6:	05db      	lsls	r3, r3, #23
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	460c      	mov	r4, r1
 800b3fc:	4616      	mov	r6, r2
 800b3fe:	d505      	bpl.n	800b40c <__swrite+0x1e>
 800b400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b404:	2302      	movs	r3, #2
 800b406:	2200      	movs	r2, #0
 800b408:	f000 f852 	bl	800b4b0 <_lseek_r>
 800b40c:	89a3      	ldrh	r3, [r4, #12]
 800b40e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b412:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b416:	81a3      	strh	r3, [r4, #12]
 800b418:	4632      	mov	r2, r6
 800b41a:	463b      	mov	r3, r7
 800b41c:	4628      	mov	r0, r5
 800b41e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b422:	f000 b869 	b.w	800b4f8 <_write_r>

0800b426 <__sseek>:
 800b426:	b510      	push	{r4, lr}
 800b428:	460c      	mov	r4, r1
 800b42a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b42e:	f000 f83f 	bl	800b4b0 <_lseek_r>
 800b432:	1c43      	adds	r3, r0, #1
 800b434:	89a3      	ldrh	r3, [r4, #12]
 800b436:	bf15      	itete	ne
 800b438:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b43a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b43e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b442:	81a3      	strheq	r3, [r4, #12]
 800b444:	bf18      	it	ne
 800b446:	81a3      	strhne	r3, [r4, #12]
 800b448:	bd10      	pop	{r4, pc}

0800b44a <__sclose>:
 800b44a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b44e:	f000 b81f 	b.w	800b490 <_close_r>

0800b452 <memset>:
 800b452:	4402      	add	r2, r0
 800b454:	4603      	mov	r3, r0
 800b456:	4293      	cmp	r3, r2
 800b458:	d100      	bne.n	800b45c <memset+0xa>
 800b45a:	4770      	bx	lr
 800b45c:	f803 1b01 	strb.w	r1, [r3], #1
 800b460:	e7f9      	b.n	800b456 <memset+0x4>

0800b462 <strncmp>:
 800b462:	b510      	push	{r4, lr}
 800b464:	b16a      	cbz	r2, 800b482 <strncmp+0x20>
 800b466:	3901      	subs	r1, #1
 800b468:	1884      	adds	r4, r0, r2
 800b46a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b46e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b472:	429a      	cmp	r2, r3
 800b474:	d103      	bne.n	800b47e <strncmp+0x1c>
 800b476:	42a0      	cmp	r0, r4
 800b478:	d001      	beq.n	800b47e <strncmp+0x1c>
 800b47a:	2a00      	cmp	r2, #0
 800b47c:	d1f5      	bne.n	800b46a <strncmp+0x8>
 800b47e:	1ad0      	subs	r0, r2, r3
 800b480:	bd10      	pop	{r4, pc}
 800b482:	4610      	mov	r0, r2
 800b484:	e7fc      	b.n	800b480 <strncmp+0x1e>
	...

0800b488 <_localeconv_r>:
 800b488:	4800      	ldr	r0, [pc, #0]	@ (800b48c <_localeconv_r+0x4>)
 800b48a:	4770      	bx	lr
 800b48c:	20000134 	.word	0x20000134

0800b490 <_close_r>:
 800b490:	b538      	push	{r3, r4, r5, lr}
 800b492:	4d06      	ldr	r5, [pc, #24]	@ (800b4ac <_close_r+0x1c>)
 800b494:	2300      	movs	r3, #0
 800b496:	4604      	mov	r4, r0
 800b498:	4608      	mov	r0, r1
 800b49a:	602b      	str	r3, [r5, #0]
 800b49c:	f7f7 fef6 	bl	800328c <_close>
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	d102      	bne.n	800b4aa <_close_r+0x1a>
 800b4a4:	682b      	ldr	r3, [r5, #0]
 800b4a6:	b103      	cbz	r3, 800b4aa <_close_r+0x1a>
 800b4a8:	6023      	str	r3, [r4, #0]
 800b4aa:	bd38      	pop	{r3, r4, r5, pc}
 800b4ac:	20000810 	.word	0x20000810

0800b4b0 <_lseek_r>:
 800b4b0:	b538      	push	{r3, r4, r5, lr}
 800b4b2:	4d07      	ldr	r5, [pc, #28]	@ (800b4d0 <_lseek_r+0x20>)
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	4608      	mov	r0, r1
 800b4b8:	4611      	mov	r1, r2
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	602a      	str	r2, [r5, #0]
 800b4be:	461a      	mov	r2, r3
 800b4c0:	f7f7 ff0b 	bl	80032da <_lseek>
 800b4c4:	1c43      	adds	r3, r0, #1
 800b4c6:	d102      	bne.n	800b4ce <_lseek_r+0x1e>
 800b4c8:	682b      	ldr	r3, [r5, #0]
 800b4ca:	b103      	cbz	r3, 800b4ce <_lseek_r+0x1e>
 800b4cc:	6023      	str	r3, [r4, #0]
 800b4ce:	bd38      	pop	{r3, r4, r5, pc}
 800b4d0:	20000810 	.word	0x20000810

0800b4d4 <_read_r>:
 800b4d4:	b538      	push	{r3, r4, r5, lr}
 800b4d6:	4d07      	ldr	r5, [pc, #28]	@ (800b4f4 <_read_r+0x20>)
 800b4d8:	4604      	mov	r4, r0
 800b4da:	4608      	mov	r0, r1
 800b4dc:	4611      	mov	r1, r2
 800b4de:	2200      	movs	r2, #0
 800b4e0:	602a      	str	r2, [r5, #0]
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	f7f7 fe99 	bl	800321a <_read>
 800b4e8:	1c43      	adds	r3, r0, #1
 800b4ea:	d102      	bne.n	800b4f2 <_read_r+0x1e>
 800b4ec:	682b      	ldr	r3, [r5, #0]
 800b4ee:	b103      	cbz	r3, 800b4f2 <_read_r+0x1e>
 800b4f0:	6023      	str	r3, [r4, #0]
 800b4f2:	bd38      	pop	{r3, r4, r5, pc}
 800b4f4:	20000810 	.word	0x20000810

0800b4f8 <_write_r>:
 800b4f8:	b538      	push	{r3, r4, r5, lr}
 800b4fa:	4d07      	ldr	r5, [pc, #28]	@ (800b518 <_write_r+0x20>)
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	4608      	mov	r0, r1
 800b500:	4611      	mov	r1, r2
 800b502:	2200      	movs	r2, #0
 800b504:	602a      	str	r2, [r5, #0]
 800b506:	461a      	mov	r2, r3
 800b508:	f7f7 fea4 	bl	8003254 <_write>
 800b50c:	1c43      	adds	r3, r0, #1
 800b50e:	d102      	bne.n	800b516 <_write_r+0x1e>
 800b510:	682b      	ldr	r3, [r5, #0]
 800b512:	b103      	cbz	r3, 800b516 <_write_r+0x1e>
 800b514:	6023      	str	r3, [r4, #0]
 800b516:	bd38      	pop	{r3, r4, r5, pc}
 800b518:	20000810 	.word	0x20000810

0800b51c <__errno>:
 800b51c:	4b01      	ldr	r3, [pc, #4]	@ (800b524 <__errno+0x8>)
 800b51e:	6818      	ldr	r0, [r3, #0]
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	200001b0 	.word	0x200001b0

0800b528 <__libc_init_array>:
 800b528:	b570      	push	{r4, r5, r6, lr}
 800b52a:	4d0d      	ldr	r5, [pc, #52]	@ (800b560 <__libc_init_array+0x38>)
 800b52c:	4c0d      	ldr	r4, [pc, #52]	@ (800b564 <__libc_init_array+0x3c>)
 800b52e:	1b64      	subs	r4, r4, r5
 800b530:	10a4      	asrs	r4, r4, #2
 800b532:	2600      	movs	r6, #0
 800b534:	42a6      	cmp	r6, r4
 800b536:	d109      	bne.n	800b54c <__libc_init_array+0x24>
 800b538:	4d0b      	ldr	r5, [pc, #44]	@ (800b568 <__libc_init_array+0x40>)
 800b53a:	4c0c      	ldr	r4, [pc, #48]	@ (800b56c <__libc_init_array+0x44>)
 800b53c:	f003 fec8 	bl	800f2d0 <_init>
 800b540:	1b64      	subs	r4, r4, r5
 800b542:	10a4      	asrs	r4, r4, #2
 800b544:	2600      	movs	r6, #0
 800b546:	42a6      	cmp	r6, r4
 800b548:	d105      	bne.n	800b556 <__libc_init_array+0x2e>
 800b54a:	bd70      	pop	{r4, r5, r6, pc}
 800b54c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b550:	4798      	blx	r3
 800b552:	3601      	adds	r6, #1
 800b554:	e7ee      	b.n	800b534 <__libc_init_array+0xc>
 800b556:	f855 3b04 	ldr.w	r3, [r5], #4
 800b55a:	4798      	blx	r3
 800b55c:	3601      	adds	r6, #1
 800b55e:	e7f2      	b.n	800b546 <__libc_init_array+0x1e>
 800b560:	0800fa50 	.word	0x0800fa50
 800b564:	0800fa50 	.word	0x0800fa50
 800b568:	0800fa50 	.word	0x0800fa50
 800b56c:	0800fa54 	.word	0x0800fa54

0800b570 <__retarget_lock_init_recursive>:
 800b570:	4770      	bx	lr

0800b572 <__retarget_lock_acquire_recursive>:
 800b572:	4770      	bx	lr

0800b574 <__retarget_lock_release_recursive>:
 800b574:	4770      	bx	lr

0800b576 <memcpy>:
 800b576:	440a      	add	r2, r1
 800b578:	4291      	cmp	r1, r2
 800b57a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b57e:	d100      	bne.n	800b582 <memcpy+0xc>
 800b580:	4770      	bx	lr
 800b582:	b510      	push	{r4, lr}
 800b584:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b58c:	4291      	cmp	r1, r2
 800b58e:	d1f9      	bne.n	800b584 <memcpy+0xe>
 800b590:	bd10      	pop	{r4, pc}
 800b592:	0000      	movs	r0, r0
 800b594:	0000      	movs	r0, r0
	...

0800b598 <nan>:
 800b598:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b5a0 <nan+0x8>
 800b59c:	4770      	bx	lr
 800b59e:	bf00      	nop
 800b5a0:	00000000 	.word	0x00000000
 800b5a4:	7ff80000 	.word	0x7ff80000

0800b5a8 <nanf>:
 800b5a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b5b0 <nanf+0x8>
 800b5ac:	4770      	bx	lr
 800b5ae:	bf00      	nop
 800b5b0:	7fc00000 	.word	0x7fc00000

0800b5b4 <quorem>:
 800b5b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5b8:	6903      	ldr	r3, [r0, #16]
 800b5ba:	690c      	ldr	r4, [r1, #16]
 800b5bc:	42a3      	cmp	r3, r4
 800b5be:	4607      	mov	r7, r0
 800b5c0:	db7e      	blt.n	800b6c0 <quorem+0x10c>
 800b5c2:	3c01      	subs	r4, #1
 800b5c4:	f101 0814 	add.w	r8, r1, #20
 800b5c8:	00a3      	lsls	r3, r4, #2
 800b5ca:	f100 0514 	add.w	r5, r0, #20
 800b5ce:	9300      	str	r3, [sp, #0]
 800b5d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b5d4:	9301      	str	r3, [sp, #4]
 800b5d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b5da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b5e6:	fbb2 f6f3 	udiv	r6, r2, r3
 800b5ea:	d32e      	bcc.n	800b64a <quorem+0x96>
 800b5ec:	f04f 0a00 	mov.w	sl, #0
 800b5f0:	46c4      	mov	ip, r8
 800b5f2:	46ae      	mov	lr, r5
 800b5f4:	46d3      	mov	fp, sl
 800b5f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b5fa:	b298      	uxth	r0, r3
 800b5fc:	fb06 a000 	mla	r0, r6, r0, sl
 800b600:	0c02      	lsrs	r2, r0, #16
 800b602:	0c1b      	lsrs	r3, r3, #16
 800b604:	fb06 2303 	mla	r3, r6, r3, r2
 800b608:	f8de 2000 	ldr.w	r2, [lr]
 800b60c:	b280      	uxth	r0, r0
 800b60e:	b292      	uxth	r2, r2
 800b610:	1a12      	subs	r2, r2, r0
 800b612:	445a      	add	r2, fp
 800b614:	f8de 0000 	ldr.w	r0, [lr]
 800b618:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b622:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b626:	b292      	uxth	r2, r2
 800b628:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b62c:	45e1      	cmp	r9, ip
 800b62e:	f84e 2b04 	str.w	r2, [lr], #4
 800b632:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b636:	d2de      	bcs.n	800b5f6 <quorem+0x42>
 800b638:	9b00      	ldr	r3, [sp, #0]
 800b63a:	58eb      	ldr	r3, [r5, r3]
 800b63c:	b92b      	cbnz	r3, 800b64a <quorem+0x96>
 800b63e:	9b01      	ldr	r3, [sp, #4]
 800b640:	3b04      	subs	r3, #4
 800b642:	429d      	cmp	r5, r3
 800b644:	461a      	mov	r2, r3
 800b646:	d32f      	bcc.n	800b6a8 <quorem+0xf4>
 800b648:	613c      	str	r4, [r7, #16]
 800b64a:	4638      	mov	r0, r7
 800b64c:	f001 fd10 	bl	800d070 <__mcmp>
 800b650:	2800      	cmp	r0, #0
 800b652:	db25      	blt.n	800b6a0 <quorem+0xec>
 800b654:	4629      	mov	r1, r5
 800b656:	2000      	movs	r0, #0
 800b658:	f858 2b04 	ldr.w	r2, [r8], #4
 800b65c:	f8d1 c000 	ldr.w	ip, [r1]
 800b660:	fa1f fe82 	uxth.w	lr, r2
 800b664:	fa1f f38c 	uxth.w	r3, ip
 800b668:	eba3 030e 	sub.w	r3, r3, lr
 800b66c:	4403      	add	r3, r0
 800b66e:	0c12      	lsrs	r2, r2, #16
 800b670:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b674:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b678:	b29b      	uxth	r3, r3
 800b67a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b67e:	45c1      	cmp	r9, r8
 800b680:	f841 3b04 	str.w	r3, [r1], #4
 800b684:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b688:	d2e6      	bcs.n	800b658 <quorem+0xa4>
 800b68a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b68e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b692:	b922      	cbnz	r2, 800b69e <quorem+0xea>
 800b694:	3b04      	subs	r3, #4
 800b696:	429d      	cmp	r5, r3
 800b698:	461a      	mov	r2, r3
 800b69a:	d30b      	bcc.n	800b6b4 <quorem+0x100>
 800b69c:	613c      	str	r4, [r7, #16]
 800b69e:	3601      	adds	r6, #1
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	b003      	add	sp, #12
 800b6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a8:	6812      	ldr	r2, [r2, #0]
 800b6aa:	3b04      	subs	r3, #4
 800b6ac:	2a00      	cmp	r2, #0
 800b6ae:	d1cb      	bne.n	800b648 <quorem+0x94>
 800b6b0:	3c01      	subs	r4, #1
 800b6b2:	e7c6      	b.n	800b642 <quorem+0x8e>
 800b6b4:	6812      	ldr	r2, [r2, #0]
 800b6b6:	3b04      	subs	r3, #4
 800b6b8:	2a00      	cmp	r2, #0
 800b6ba:	d1ef      	bne.n	800b69c <quorem+0xe8>
 800b6bc:	3c01      	subs	r4, #1
 800b6be:	e7ea      	b.n	800b696 <quorem+0xe2>
 800b6c0:	2000      	movs	r0, #0
 800b6c2:	e7ee      	b.n	800b6a2 <quorem+0xee>
 800b6c4:	0000      	movs	r0, r0
	...

0800b6c8 <_dtoa_r>:
 800b6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6cc:	69c7      	ldr	r7, [r0, #28]
 800b6ce:	b099      	sub	sp, #100	@ 0x64
 800b6d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b6d4:	ec55 4b10 	vmov	r4, r5, d0
 800b6d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b6da:	9109      	str	r1, [sp, #36]	@ 0x24
 800b6dc:	4683      	mov	fp, r0
 800b6de:	920e      	str	r2, [sp, #56]	@ 0x38
 800b6e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6e2:	b97f      	cbnz	r7, 800b704 <_dtoa_r+0x3c>
 800b6e4:	2010      	movs	r0, #16
 800b6e6:	f001 f937 	bl	800c958 <malloc>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	f8cb 001c 	str.w	r0, [fp, #28]
 800b6f0:	b920      	cbnz	r0, 800b6fc <_dtoa_r+0x34>
 800b6f2:	4ba7      	ldr	r3, [pc, #668]	@ (800b990 <_dtoa_r+0x2c8>)
 800b6f4:	21ef      	movs	r1, #239	@ 0xef
 800b6f6:	48a7      	ldr	r0, [pc, #668]	@ (800b994 <_dtoa_r+0x2cc>)
 800b6f8:	f002 fb68 	bl	800ddcc <__assert_func>
 800b6fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b700:	6007      	str	r7, [r0, #0]
 800b702:	60c7      	str	r7, [r0, #12]
 800b704:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b708:	6819      	ldr	r1, [r3, #0]
 800b70a:	b159      	cbz	r1, 800b724 <_dtoa_r+0x5c>
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	604a      	str	r2, [r1, #4]
 800b710:	2301      	movs	r3, #1
 800b712:	4093      	lsls	r3, r2
 800b714:	608b      	str	r3, [r1, #8]
 800b716:	4658      	mov	r0, fp
 800b718:	f001 fa26 	bl	800cb68 <_Bfree>
 800b71c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b720:	2200      	movs	r2, #0
 800b722:	601a      	str	r2, [r3, #0]
 800b724:	1e2b      	subs	r3, r5, #0
 800b726:	bfb9      	ittee	lt
 800b728:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b72c:	9303      	strlt	r3, [sp, #12]
 800b72e:	2300      	movge	r3, #0
 800b730:	6033      	strge	r3, [r6, #0]
 800b732:	9f03      	ldr	r7, [sp, #12]
 800b734:	4b98      	ldr	r3, [pc, #608]	@ (800b998 <_dtoa_r+0x2d0>)
 800b736:	bfbc      	itt	lt
 800b738:	2201      	movlt	r2, #1
 800b73a:	6032      	strlt	r2, [r6, #0]
 800b73c:	43bb      	bics	r3, r7
 800b73e:	d112      	bne.n	800b766 <_dtoa_r+0x9e>
 800b740:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b742:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b746:	6013      	str	r3, [r2, #0]
 800b748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b74c:	4323      	orrs	r3, r4
 800b74e:	f000 854d 	beq.w	800c1ec <_dtoa_r+0xb24>
 800b752:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b754:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b9ac <_dtoa_r+0x2e4>
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f000 854f 	beq.w	800c1fc <_dtoa_r+0xb34>
 800b75e:	f10a 0303 	add.w	r3, sl, #3
 800b762:	f000 bd49 	b.w	800c1f8 <_dtoa_r+0xb30>
 800b766:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b76a:	2200      	movs	r2, #0
 800b76c:	ec51 0b17 	vmov	r0, r1, d7
 800b770:	2300      	movs	r3, #0
 800b772:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b776:	f7f5 f9a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b77a:	4680      	mov	r8, r0
 800b77c:	b158      	cbz	r0, 800b796 <_dtoa_r+0xce>
 800b77e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b780:	2301      	movs	r3, #1
 800b782:	6013      	str	r3, [r2, #0]
 800b784:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b786:	b113      	cbz	r3, 800b78e <_dtoa_r+0xc6>
 800b788:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b78a:	4b84      	ldr	r3, [pc, #528]	@ (800b99c <_dtoa_r+0x2d4>)
 800b78c:	6013      	str	r3, [r2, #0]
 800b78e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b9b0 <_dtoa_r+0x2e8>
 800b792:	f000 bd33 	b.w	800c1fc <_dtoa_r+0xb34>
 800b796:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b79a:	aa16      	add	r2, sp, #88	@ 0x58
 800b79c:	a917      	add	r1, sp, #92	@ 0x5c
 800b79e:	4658      	mov	r0, fp
 800b7a0:	f001 fd86 	bl	800d2b0 <__d2b>
 800b7a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b7a8:	4681      	mov	r9, r0
 800b7aa:	2e00      	cmp	r6, #0
 800b7ac:	d077      	beq.n	800b89e <_dtoa_r+0x1d6>
 800b7ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b7b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b7c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b7c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	4b74      	ldr	r3, [pc, #464]	@ (800b9a0 <_dtoa_r+0x2d8>)
 800b7ce:	f7f4 fd5b 	bl	8000288 <__aeabi_dsub>
 800b7d2:	a369      	add	r3, pc, #420	@ (adr r3, 800b978 <_dtoa_r+0x2b0>)
 800b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d8:	f7f4 ff0e 	bl	80005f8 <__aeabi_dmul>
 800b7dc:	a368      	add	r3, pc, #416	@ (adr r3, 800b980 <_dtoa_r+0x2b8>)
 800b7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e2:	f7f4 fd53 	bl	800028c <__adddf3>
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	460d      	mov	r5, r1
 800b7ec:	f7f4 fe9a 	bl	8000524 <__aeabi_i2d>
 800b7f0:	a365      	add	r3, pc, #404	@ (adr r3, 800b988 <_dtoa_r+0x2c0>)
 800b7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f6:	f7f4 feff 	bl	80005f8 <__aeabi_dmul>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	4620      	mov	r0, r4
 800b800:	4629      	mov	r1, r5
 800b802:	f7f4 fd43 	bl	800028c <__adddf3>
 800b806:	4604      	mov	r4, r0
 800b808:	460d      	mov	r5, r1
 800b80a:	f7f5 f9a5 	bl	8000b58 <__aeabi_d2iz>
 800b80e:	2200      	movs	r2, #0
 800b810:	4607      	mov	r7, r0
 800b812:	2300      	movs	r3, #0
 800b814:	4620      	mov	r0, r4
 800b816:	4629      	mov	r1, r5
 800b818:	f7f5 f960 	bl	8000adc <__aeabi_dcmplt>
 800b81c:	b140      	cbz	r0, 800b830 <_dtoa_r+0x168>
 800b81e:	4638      	mov	r0, r7
 800b820:	f7f4 fe80 	bl	8000524 <__aeabi_i2d>
 800b824:	4622      	mov	r2, r4
 800b826:	462b      	mov	r3, r5
 800b828:	f7f5 f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b82c:	b900      	cbnz	r0, 800b830 <_dtoa_r+0x168>
 800b82e:	3f01      	subs	r7, #1
 800b830:	2f16      	cmp	r7, #22
 800b832:	d851      	bhi.n	800b8d8 <_dtoa_r+0x210>
 800b834:	4b5b      	ldr	r3, [pc, #364]	@ (800b9a4 <_dtoa_r+0x2dc>)
 800b836:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b842:	f7f5 f94b 	bl	8000adc <__aeabi_dcmplt>
 800b846:	2800      	cmp	r0, #0
 800b848:	d048      	beq.n	800b8dc <_dtoa_r+0x214>
 800b84a:	3f01      	subs	r7, #1
 800b84c:	2300      	movs	r3, #0
 800b84e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b850:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b852:	1b9b      	subs	r3, r3, r6
 800b854:	1e5a      	subs	r2, r3, #1
 800b856:	bf44      	itt	mi
 800b858:	f1c3 0801 	rsbmi	r8, r3, #1
 800b85c:	2300      	movmi	r3, #0
 800b85e:	9208      	str	r2, [sp, #32]
 800b860:	bf54      	ite	pl
 800b862:	f04f 0800 	movpl.w	r8, #0
 800b866:	9308      	strmi	r3, [sp, #32]
 800b868:	2f00      	cmp	r7, #0
 800b86a:	db39      	blt.n	800b8e0 <_dtoa_r+0x218>
 800b86c:	9b08      	ldr	r3, [sp, #32]
 800b86e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b870:	443b      	add	r3, r7
 800b872:	9308      	str	r3, [sp, #32]
 800b874:	2300      	movs	r3, #0
 800b876:	930a      	str	r3, [sp, #40]	@ 0x28
 800b878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b87a:	2b09      	cmp	r3, #9
 800b87c:	d864      	bhi.n	800b948 <_dtoa_r+0x280>
 800b87e:	2b05      	cmp	r3, #5
 800b880:	bfc4      	itt	gt
 800b882:	3b04      	subgt	r3, #4
 800b884:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b888:	f1a3 0302 	sub.w	r3, r3, #2
 800b88c:	bfcc      	ite	gt
 800b88e:	2400      	movgt	r4, #0
 800b890:	2401      	movle	r4, #1
 800b892:	2b03      	cmp	r3, #3
 800b894:	d863      	bhi.n	800b95e <_dtoa_r+0x296>
 800b896:	e8df f003 	tbb	[pc, r3]
 800b89a:	372a      	.short	0x372a
 800b89c:	5535      	.short	0x5535
 800b89e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b8a2:	441e      	add	r6, r3
 800b8a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b8a8:	2b20      	cmp	r3, #32
 800b8aa:	bfc1      	itttt	gt
 800b8ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b8b0:	409f      	lslgt	r7, r3
 800b8b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b8b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b8ba:	bfd6      	itet	le
 800b8bc:	f1c3 0320 	rsble	r3, r3, #32
 800b8c0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b8c4:	fa04 f003 	lslle.w	r0, r4, r3
 800b8c8:	f7f4 fe1c 	bl	8000504 <__aeabi_ui2d>
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b8d2:	3e01      	subs	r6, #1
 800b8d4:	9214      	str	r2, [sp, #80]	@ 0x50
 800b8d6:	e777      	b.n	800b7c8 <_dtoa_r+0x100>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e7b8      	b.n	800b84e <_dtoa_r+0x186>
 800b8dc:	9012      	str	r0, [sp, #72]	@ 0x48
 800b8de:	e7b7      	b.n	800b850 <_dtoa_r+0x188>
 800b8e0:	427b      	negs	r3, r7
 800b8e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	eba8 0807 	sub.w	r8, r8, r7
 800b8ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b8ec:	e7c4      	b.n	800b878 <_dtoa_r+0x1b0>
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	dc35      	bgt.n	800b964 <_dtoa_r+0x29c>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	9300      	str	r3, [sp, #0]
 800b8fc:	9307      	str	r3, [sp, #28]
 800b8fe:	461a      	mov	r2, r3
 800b900:	920e      	str	r2, [sp, #56]	@ 0x38
 800b902:	e00b      	b.n	800b91c <_dtoa_r+0x254>
 800b904:	2301      	movs	r3, #1
 800b906:	e7f3      	b.n	800b8f0 <_dtoa_r+0x228>
 800b908:	2300      	movs	r3, #0
 800b90a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b90c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b90e:	18fb      	adds	r3, r7, r3
 800b910:	9300      	str	r3, [sp, #0]
 800b912:	3301      	adds	r3, #1
 800b914:	2b01      	cmp	r3, #1
 800b916:	9307      	str	r3, [sp, #28]
 800b918:	bfb8      	it	lt
 800b91a:	2301      	movlt	r3, #1
 800b91c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b920:	2100      	movs	r1, #0
 800b922:	2204      	movs	r2, #4
 800b924:	f102 0514 	add.w	r5, r2, #20
 800b928:	429d      	cmp	r5, r3
 800b92a:	d91f      	bls.n	800b96c <_dtoa_r+0x2a4>
 800b92c:	6041      	str	r1, [r0, #4]
 800b92e:	4658      	mov	r0, fp
 800b930:	f001 f8da 	bl	800cae8 <_Balloc>
 800b934:	4682      	mov	sl, r0
 800b936:	2800      	cmp	r0, #0
 800b938:	d13c      	bne.n	800b9b4 <_dtoa_r+0x2ec>
 800b93a:	4b1b      	ldr	r3, [pc, #108]	@ (800b9a8 <_dtoa_r+0x2e0>)
 800b93c:	4602      	mov	r2, r0
 800b93e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b942:	e6d8      	b.n	800b6f6 <_dtoa_r+0x2e>
 800b944:	2301      	movs	r3, #1
 800b946:	e7e0      	b.n	800b90a <_dtoa_r+0x242>
 800b948:	2401      	movs	r4, #1
 800b94a:	2300      	movs	r3, #0
 800b94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b94e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b950:	f04f 33ff 	mov.w	r3, #4294967295
 800b954:	9300      	str	r3, [sp, #0]
 800b956:	9307      	str	r3, [sp, #28]
 800b958:	2200      	movs	r2, #0
 800b95a:	2312      	movs	r3, #18
 800b95c:	e7d0      	b.n	800b900 <_dtoa_r+0x238>
 800b95e:	2301      	movs	r3, #1
 800b960:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b962:	e7f5      	b.n	800b950 <_dtoa_r+0x288>
 800b964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	9307      	str	r3, [sp, #28]
 800b96a:	e7d7      	b.n	800b91c <_dtoa_r+0x254>
 800b96c:	3101      	adds	r1, #1
 800b96e:	0052      	lsls	r2, r2, #1
 800b970:	e7d8      	b.n	800b924 <_dtoa_r+0x25c>
 800b972:	bf00      	nop
 800b974:	f3af 8000 	nop.w
 800b978:	636f4361 	.word	0x636f4361
 800b97c:	3fd287a7 	.word	0x3fd287a7
 800b980:	8b60c8b3 	.word	0x8b60c8b3
 800b984:	3fc68a28 	.word	0x3fc68a28
 800b988:	509f79fb 	.word	0x509f79fb
 800b98c:	3fd34413 	.word	0x3fd34413
 800b990:	0800f4e6 	.word	0x0800f4e6
 800b994:	0800f4fd 	.word	0x0800f4fd
 800b998:	7ff00000 	.word	0x7ff00000
 800b99c:	0800f4a9 	.word	0x0800f4a9
 800b9a0:	3ff80000 	.word	0x3ff80000
 800b9a4:	0800f658 	.word	0x0800f658
 800b9a8:	0800f555 	.word	0x0800f555
 800b9ac:	0800f4e2 	.word	0x0800f4e2
 800b9b0:	0800f4a8 	.word	0x0800f4a8
 800b9b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b9b8:	6018      	str	r0, [r3, #0]
 800b9ba:	9b07      	ldr	r3, [sp, #28]
 800b9bc:	2b0e      	cmp	r3, #14
 800b9be:	f200 80a4 	bhi.w	800bb0a <_dtoa_r+0x442>
 800b9c2:	2c00      	cmp	r4, #0
 800b9c4:	f000 80a1 	beq.w	800bb0a <_dtoa_r+0x442>
 800b9c8:	2f00      	cmp	r7, #0
 800b9ca:	dd33      	ble.n	800ba34 <_dtoa_r+0x36c>
 800b9cc:	4bad      	ldr	r3, [pc, #692]	@ (800bc84 <_dtoa_r+0x5bc>)
 800b9ce:	f007 020f 	and.w	r2, r7, #15
 800b9d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9d6:	ed93 7b00 	vldr	d7, [r3]
 800b9da:	05f8      	lsls	r0, r7, #23
 800b9dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b9e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b9e4:	d516      	bpl.n	800ba14 <_dtoa_r+0x34c>
 800b9e6:	4ba8      	ldr	r3, [pc, #672]	@ (800bc88 <_dtoa_r+0x5c0>)
 800b9e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b9f0:	f7f4 ff2c 	bl	800084c <__aeabi_ddiv>
 800b9f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9f8:	f004 040f 	and.w	r4, r4, #15
 800b9fc:	2603      	movs	r6, #3
 800b9fe:	4da2      	ldr	r5, [pc, #648]	@ (800bc88 <_dtoa_r+0x5c0>)
 800ba00:	b954      	cbnz	r4, 800ba18 <_dtoa_r+0x350>
 800ba02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba0a:	f7f4 ff1f 	bl	800084c <__aeabi_ddiv>
 800ba0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba12:	e028      	b.n	800ba66 <_dtoa_r+0x39e>
 800ba14:	2602      	movs	r6, #2
 800ba16:	e7f2      	b.n	800b9fe <_dtoa_r+0x336>
 800ba18:	07e1      	lsls	r1, r4, #31
 800ba1a:	d508      	bpl.n	800ba2e <_dtoa_r+0x366>
 800ba1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ba24:	f7f4 fde8 	bl	80005f8 <__aeabi_dmul>
 800ba28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba2c:	3601      	adds	r6, #1
 800ba2e:	1064      	asrs	r4, r4, #1
 800ba30:	3508      	adds	r5, #8
 800ba32:	e7e5      	b.n	800ba00 <_dtoa_r+0x338>
 800ba34:	f000 80d2 	beq.w	800bbdc <_dtoa_r+0x514>
 800ba38:	427c      	negs	r4, r7
 800ba3a:	4b92      	ldr	r3, [pc, #584]	@ (800bc84 <_dtoa_r+0x5bc>)
 800ba3c:	4d92      	ldr	r5, [pc, #584]	@ (800bc88 <_dtoa_r+0x5c0>)
 800ba3e:	f004 020f 	and.w	r2, r4, #15
 800ba42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba4e:	f7f4 fdd3 	bl	80005f8 <__aeabi_dmul>
 800ba52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba56:	1124      	asrs	r4, r4, #4
 800ba58:	2300      	movs	r3, #0
 800ba5a:	2602      	movs	r6, #2
 800ba5c:	2c00      	cmp	r4, #0
 800ba5e:	f040 80b2 	bne.w	800bbc6 <_dtoa_r+0x4fe>
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1d3      	bne.n	800ba0e <_dtoa_r+0x346>
 800ba66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f000 80b7 	beq.w	800bbe0 <_dtoa_r+0x518>
 800ba72:	4b86      	ldr	r3, [pc, #536]	@ (800bc8c <_dtoa_r+0x5c4>)
 800ba74:	2200      	movs	r2, #0
 800ba76:	4620      	mov	r0, r4
 800ba78:	4629      	mov	r1, r5
 800ba7a:	f7f5 f82f 	bl	8000adc <__aeabi_dcmplt>
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	f000 80ae 	beq.w	800bbe0 <_dtoa_r+0x518>
 800ba84:	9b07      	ldr	r3, [sp, #28]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f000 80aa 	beq.w	800bbe0 <_dtoa_r+0x518>
 800ba8c:	9b00      	ldr	r3, [sp, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	dd37      	ble.n	800bb02 <_dtoa_r+0x43a>
 800ba92:	1e7b      	subs	r3, r7, #1
 800ba94:	9304      	str	r3, [sp, #16]
 800ba96:	4620      	mov	r0, r4
 800ba98:	4b7d      	ldr	r3, [pc, #500]	@ (800bc90 <_dtoa_r+0x5c8>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	4629      	mov	r1, r5
 800ba9e:	f7f4 fdab 	bl	80005f8 <__aeabi_dmul>
 800baa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800baa6:	9c00      	ldr	r4, [sp, #0]
 800baa8:	3601      	adds	r6, #1
 800baaa:	4630      	mov	r0, r6
 800baac:	f7f4 fd3a 	bl	8000524 <__aeabi_i2d>
 800bab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bab4:	f7f4 fda0 	bl	80005f8 <__aeabi_dmul>
 800bab8:	4b76      	ldr	r3, [pc, #472]	@ (800bc94 <_dtoa_r+0x5cc>)
 800baba:	2200      	movs	r2, #0
 800babc:	f7f4 fbe6 	bl	800028c <__adddf3>
 800bac0:	4605      	mov	r5, r0
 800bac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bac6:	2c00      	cmp	r4, #0
 800bac8:	f040 808d 	bne.w	800bbe6 <_dtoa_r+0x51e>
 800bacc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bad0:	4b71      	ldr	r3, [pc, #452]	@ (800bc98 <_dtoa_r+0x5d0>)
 800bad2:	2200      	movs	r2, #0
 800bad4:	f7f4 fbd8 	bl	8000288 <__aeabi_dsub>
 800bad8:	4602      	mov	r2, r0
 800bada:	460b      	mov	r3, r1
 800badc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bae0:	462a      	mov	r2, r5
 800bae2:	4633      	mov	r3, r6
 800bae4:	f7f5 f818 	bl	8000b18 <__aeabi_dcmpgt>
 800bae8:	2800      	cmp	r0, #0
 800baea:	f040 828b 	bne.w	800c004 <_dtoa_r+0x93c>
 800baee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baf2:	462a      	mov	r2, r5
 800baf4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800baf8:	f7f4 fff0 	bl	8000adc <__aeabi_dcmplt>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	f040 8128 	bne.w	800bd52 <_dtoa_r+0x68a>
 800bb02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bb06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bb0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	f2c0 815a 	blt.w	800bdc6 <_dtoa_r+0x6fe>
 800bb12:	2f0e      	cmp	r7, #14
 800bb14:	f300 8157 	bgt.w	800bdc6 <_dtoa_r+0x6fe>
 800bb18:	4b5a      	ldr	r3, [pc, #360]	@ (800bc84 <_dtoa_r+0x5bc>)
 800bb1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb1e:	ed93 7b00 	vldr	d7, [r3]
 800bb22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	ed8d 7b00 	vstr	d7, [sp]
 800bb2a:	da03      	bge.n	800bb34 <_dtoa_r+0x46c>
 800bb2c:	9b07      	ldr	r3, [sp, #28]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f340 8101 	ble.w	800bd36 <_dtoa_r+0x66e>
 800bb34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bb38:	4656      	mov	r6, sl
 800bb3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb3e:	4620      	mov	r0, r4
 800bb40:	4629      	mov	r1, r5
 800bb42:	f7f4 fe83 	bl	800084c <__aeabi_ddiv>
 800bb46:	f7f5 f807 	bl	8000b58 <__aeabi_d2iz>
 800bb4a:	4680      	mov	r8, r0
 800bb4c:	f7f4 fcea 	bl	8000524 <__aeabi_i2d>
 800bb50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb54:	f7f4 fd50 	bl	80005f8 <__aeabi_dmul>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4620      	mov	r0, r4
 800bb5e:	4629      	mov	r1, r5
 800bb60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb64:	f7f4 fb90 	bl	8000288 <__aeabi_dsub>
 800bb68:	f806 4b01 	strb.w	r4, [r6], #1
 800bb6c:	9d07      	ldr	r5, [sp, #28]
 800bb6e:	eba6 040a 	sub.w	r4, r6, sl
 800bb72:	42a5      	cmp	r5, r4
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	f040 8117 	bne.w	800bdaa <_dtoa_r+0x6e2>
 800bb7c:	f7f4 fb86 	bl	800028c <__adddf3>
 800bb80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb84:	4604      	mov	r4, r0
 800bb86:	460d      	mov	r5, r1
 800bb88:	f7f4 ffc6 	bl	8000b18 <__aeabi_dcmpgt>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	f040 80f9 	bne.w	800bd84 <_dtoa_r+0x6bc>
 800bb92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb96:	4620      	mov	r0, r4
 800bb98:	4629      	mov	r1, r5
 800bb9a:	f7f4 ff95 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb9e:	b118      	cbz	r0, 800bba8 <_dtoa_r+0x4e0>
 800bba0:	f018 0f01 	tst.w	r8, #1
 800bba4:	f040 80ee 	bne.w	800bd84 <_dtoa_r+0x6bc>
 800bba8:	4649      	mov	r1, r9
 800bbaa:	4658      	mov	r0, fp
 800bbac:	f000 ffdc 	bl	800cb68 <_Bfree>
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	7033      	strb	r3, [r6, #0]
 800bbb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bbb6:	3701      	adds	r7, #1
 800bbb8:	601f      	str	r7, [r3, #0]
 800bbba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f000 831d 	beq.w	800c1fc <_dtoa_r+0xb34>
 800bbc2:	601e      	str	r6, [r3, #0]
 800bbc4:	e31a      	b.n	800c1fc <_dtoa_r+0xb34>
 800bbc6:	07e2      	lsls	r2, r4, #31
 800bbc8:	d505      	bpl.n	800bbd6 <_dtoa_r+0x50e>
 800bbca:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbce:	f7f4 fd13 	bl	80005f8 <__aeabi_dmul>
 800bbd2:	3601      	adds	r6, #1
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	1064      	asrs	r4, r4, #1
 800bbd8:	3508      	adds	r5, #8
 800bbda:	e73f      	b.n	800ba5c <_dtoa_r+0x394>
 800bbdc:	2602      	movs	r6, #2
 800bbde:	e742      	b.n	800ba66 <_dtoa_r+0x39e>
 800bbe0:	9c07      	ldr	r4, [sp, #28]
 800bbe2:	9704      	str	r7, [sp, #16]
 800bbe4:	e761      	b.n	800baaa <_dtoa_r+0x3e2>
 800bbe6:	4b27      	ldr	r3, [pc, #156]	@ (800bc84 <_dtoa_r+0x5bc>)
 800bbe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bbf2:	4454      	add	r4, sl
 800bbf4:	2900      	cmp	r1, #0
 800bbf6:	d053      	beq.n	800bca0 <_dtoa_r+0x5d8>
 800bbf8:	4928      	ldr	r1, [pc, #160]	@ (800bc9c <_dtoa_r+0x5d4>)
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	f7f4 fe26 	bl	800084c <__aeabi_ddiv>
 800bc00:	4633      	mov	r3, r6
 800bc02:	462a      	mov	r2, r5
 800bc04:	f7f4 fb40 	bl	8000288 <__aeabi_dsub>
 800bc08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bc0c:	4656      	mov	r6, sl
 800bc0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc12:	f7f4 ffa1 	bl	8000b58 <__aeabi_d2iz>
 800bc16:	4605      	mov	r5, r0
 800bc18:	f7f4 fc84 	bl	8000524 <__aeabi_i2d>
 800bc1c:	4602      	mov	r2, r0
 800bc1e:	460b      	mov	r3, r1
 800bc20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc24:	f7f4 fb30 	bl	8000288 <__aeabi_dsub>
 800bc28:	3530      	adds	r5, #48	@ 0x30
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc32:	f806 5b01 	strb.w	r5, [r6], #1
 800bc36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bc3a:	f7f4 ff4f 	bl	8000adc <__aeabi_dcmplt>
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	d171      	bne.n	800bd26 <_dtoa_r+0x65e>
 800bc42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc46:	4911      	ldr	r1, [pc, #68]	@ (800bc8c <_dtoa_r+0x5c4>)
 800bc48:	2000      	movs	r0, #0
 800bc4a:	f7f4 fb1d 	bl	8000288 <__aeabi_dsub>
 800bc4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bc52:	f7f4 ff43 	bl	8000adc <__aeabi_dcmplt>
 800bc56:	2800      	cmp	r0, #0
 800bc58:	f040 8095 	bne.w	800bd86 <_dtoa_r+0x6be>
 800bc5c:	42a6      	cmp	r6, r4
 800bc5e:	f43f af50 	beq.w	800bb02 <_dtoa_r+0x43a>
 800bc62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bc66:	4b0a      	ldr	r3, [pc, #40]	@ (800bc90 <_dtoa_r+0x5c8>)
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f7f4 fcc5 	bl	80005f8 <__aeabi_dmul>
 800bc6e:	4b08      	ldr	r3, [pc, #32]	@ (800bc90 <_dtoa_r+0x5c8>)
 800bc70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bc74:	2200      	movs	r2, #0
 800bc76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc7a:	f7f4 fcbd 	bl	80005f8 <__aeabi_dmul>
 800bc7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc82:	e7c4      	b.n	800bc0e <_dtoa_r+0x546>
 800bc84:	0800f658 	.word	0x0800f658
 800bc88:	0800f630 	.word	0x0800f630
 800bc8c:	3ff00000 	.word	0x3ff00000
 800bc90:	40240000 	.word	0x40240000
 800bc94:	401c0000 	.word	0x401c0000
 800bc98:	40140000 	.word	0x40140000
 800bc9c:	3fe00000 	.word	0x3fe00000
 800bca0:	4631      	mov	r1, r6
 800bca2:	4628      	mov	r0, r5
 800bca4:	f7f4 fca8 	bl	80005f8 <__aeabi_dmul>
 800bca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bcac:	9415      	str	r4, [sp, #84]	@ 0x54
 800bcae:	4656      	mov	r6, sl
 800bcb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcb4:	f7f4 ff50 	bl	8000b58 <__aeabi_d2iz>
 800bcb8:	4605      	mov	r5, r0
 800bcba:	f7f4 fc33 	bl	8000524 <__aeabi_i2d>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcc6:	f7f4 fadf 	bl	8000288 <__aeabi_dsub>
 800bcca:	3530      	adds	r5, #48	@ 0x30
 800bccc:	f806 5b01 	strb.w	r5, [r6], #1
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	42a6      	cmp	r6, r4
 800bcd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcda:	f04f 0200 	mov.w	r2, #0
 800bcde:	d124      	bne.n	800bd2a <_dtoa_r+0x662>
 800bce0:	4bac      	ldr	r3, [pc, #688]	@ (800bf94 <_dtoa_r+0x8cc>)
 800bce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bce6:	f7f4 fad1 	bl	800028c <__adddf3>
 800bcea:	4602      	mov	r2, r0
 800bcec:	460b      	mov	r3, r1
 800bcee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcf2:	f7f4 ff11 	bl	8000b18 <__aeabi_dcmpgt>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d145      	bne.n	800bd86 <_dtoa_r+0x6be>
 800bcfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bcfe:	49a5      	ldr	r1, [pc, #660]	@ (800bf94 <_dtoa_r+0x8cc>)
 800bd00:	2000      	movs	r0, #0
 800bd02:	f7f4 fac1 	bl	8000288 <__aeabi_dsub>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd0e:	f7f4 fee5 	bl	8000adc <__aeabi_dcmplt>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	f43f aef5 	beq.w	800bb02 <_dtoa_r+0x43a>
 800bd18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800bd1a:	1e73      	subs	r3, r6, #1
 800bd1c:	9315      	str	r3, [sp, #84]	@ 0x54
 800bd1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd22:	2b30      	cmp	r3, #48	@ 0x30
 800bd24:	d0f8      	beq.n	800bd18 <_dtoa_r+0x650>
 800bd26:	9f04      	ldr	r7, [sp, #16]
 800bd28:	e73e      	b.n	800bba8 <_dtoa_r+0x4e0>
 800bd2a:	4b9b      	ldr	r3, [pc, #620]	@ (800bf98 <_dtoa_r+0x8d0>)
 800bd2c:	f7f4 fc64 	bl	80005f8 <__aeabi_dmul>
 800bd30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd34:	e7bc      	b.n	800bcb0 <_dtoa_r+0x5e8>
 800bd36:	d10c      	bne.n	800bd52 <_dtoa_r+0x68a>
 800bd38:	4b98      	ldr	r3, [pc, #608]	@ (800bf9c <_dtoa_r+0x8d4>)
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd40:	f7f4 fc5a 	bl	80005f8 <__aeabi_dmul>
 800bd44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd48:	f7f4 fedc 	bl	8000b04 <__aeabi_dcmpge>
 800bd4c:	2800      	cmp	r0, #0
 800bd4e:	f000 8157 	beq.w	800c000 <_dtoa_r+0x938>
 800bd52:	2400      	movs	r4, #0
 800bd54:	4625      	mov	r5, r4
 800bd56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd58:	43db      	mvns	r3, r3
 800bd5a:	9304      	str	r3, [sp, #16]
 800bd5c:	4656      	mov	r6, sl
 800bd5e:	2700      	movs	r7, #0
 800bd60:	4621      	mov	r1, r4
 800bd62:	4658      	mov	r0, fp
 800bd64:	f000 ff00 	bl	800cb68 <_Bfree>
 800bd68:	2d00      	cmp	r5, #0
 800bd6a:	d0dc      	beq.n	800bd26 <_dtoa_r+0x65e>
 800bd6c:	b12f      	cbz	r7, 800bd7a <_dtoa_r+0x6b2>
 800bd6e:	42af      	cmp	r7, r5
 800bd70:	d003      	beq.n	800bd7a <_dtoa_r+0x6b2>
 800bd72:	4639      	mov	r1, r7
 800bd74:	4658      	mov	r0, fp
 800bd76:	f000 fef7 	bl	800cb68 <_Bfree>
 800bd7a:	4629      	mov	r1, r5
 800bd7c:	4658      	mov	r0, fp
 800bd7e:	f000 fef3 	bl	800cb68 <_Bfree>
 800bd82:	e7d0      	b.n	800bd26 <_dtoa_r+0x65e>
 800bd84:	9704      	str	r7, [sp, #16]
 800bd86:	4633      	mov	r3, r6
 800bd88:	461e      	mov	r6, r3
 800bd8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd8e:	2a39      	cmp	r2, #57	@ 0x39
 800bd90:	d107      	bne.n	800bda2 <_dtoa_r+0x6da>
 800bd92:	459a      	cmp	sl, r3
 800bd94:	d1f8      	bne.n	800bd88 <_dtoa_r+0x6c0>
 800bd96:	9a04      	ldr	r2, [sp, #16]
 800bd98:	3201      	adds	r2, #1
 800bd9a:	9204      	str	r2, [sp, #16]
 800bd9c:	2230      	movs	r2, #48	@ 0x30
 800bd9e:	f88a 2000 	strb.w	r2, [sl]
 800bda2:	781a      	ldrb	r2, [r3, #0]
 800bda4:	3201      	adds	r2, #1
 800bda6:	701a      	strb	r2, [r3, #0]
 800bda8:	e7bd      	b.n	800bd26 <_dtoa_r+0x65e>
 800bdaa:	4b7b      	ldr	r3, [pc, #492]	@ (800bf98 <_dtoa_r+0x8d0>)
 800bdac:	2200      	movs	r2, #0
 800bdae:	f7f4 fc23 	bl	80005f8 <__aeabi_dmul>
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	460d      	mov	r5, r1
 800bdba:	f7f4 fe85 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	f43f aebb 	beq.w	800bb3a <_dtoa_r+0x472>
 800bdc4:	e6f0      	b.n	800bba8 <_dtoa_r+0x4e0>
 800bdc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bdc8:	2a00      	cmp	r2, #0
 800bdca:	f000 80db 	beq.w	800bf84 <_dtoa_r+0x8bc>
 800bdce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdd0:	2a01      	cmp	r2, #1
 800bdd2:	f300 80bf 	bgt.w	800bf54 <_dtoa_r+0x88c>
 800bdd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bdd8:	2a00      	cmp	r2, #0
 800bdda:	f000 80b7 	beq.w	800bf4c <_dtoa_r+0x884>
 800bdde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bde2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bde4:	4646      	mov	r6, r8
 800bde6:	9a08      	ldr	r2, [sp, #32]
 800bde8:	2101      	movs	r1, #1
 800bdea:	441a      	add	r2, r3
 800bdec:	4658      	mov	r0, fp
 800bdee:	4498      	add	r8, r3
 800bdf0:	9208      	str	r2, [sp, #32]
 800bdf2:	f000 ffb7 	bl	800cd64 <__i2b>
 800bdf6:	4605      	mov	r5, r0
 800bdf8:	b15e      	cbz	r6, 800be12 <_dtoa_r+0x74a>
 800bdfa:	9b08      	ldr	r3, [sp, #32]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	dd08      	ble.n	800be12 <_dtoa_r+0x74a>
 800be00:	42b3      	cmp	r3, r6
 800be02:	9a08      	ldr	r2, [sp, #32]
 800be04:	bfa8      	it	ge
 800be06:	4633      	movge	r3, r6
 800be08:	eba8 0803 	sub.w	r8, r8, r3
 800be0c:	1af6      	subs	r6, r6, r3
 800be0e:	1ad3      	subs	r3, r2, r3
 800be10:	9308      	str	r3, [sp, #32]
 800be12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be14:	b1f3      	cbz	r3, 800be54 <_dtoa_r+0x78c>
 800be16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be18:	2b00      	cmp	r3, #0
 800be1a:	f000 80b7 	beq.w	800bf8c <_dtoa_r+0x8c4>
 800be1e:	b18c      	cbz	r4, 800be44 <_dtoa_r+0x77c>
 800be20:	4629      	mov	r1, r5
 800be22:	4622      	mov	r2, r4
 800be24:	4658      	mov	r0, fp
 800be26:	f001 f85d 	bl	800cee4 <__pow5mult>
 800be2a:	464a      	mov	r2, r9
 800be2c:	4601      	mov	r1, r0
 800be2e:	4605      	mov	r5, r0
 800be30:	4658      	mov	r0, fp
 800be32:	f000 ffad 	bl	800cd90 <__multiply>
 800be36:	4649      	mov	r1, r9
 800be38:	9004      	str	r0, [sp, #16]
 800be3a:	4658      	mov	r0, fp
 800be3c:	f000 fe94 	bl	800cb68 <_Bfree>
 800be40:	9b04      	ldr	r3, [sp, #16]
 800be42:	4699      	mov	r9, r3
 800be44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be46:	1b1a      	subs	r2, r3, r4
 800be48:	d004      	beq.n	800be54 <_dtoa_r+0x78c>
 800be4a:	4649      	mov	r1, r9
 800be4c:	4658      	mov	r0, fp
 800be4e:	f001 f849 	bl	800cee4 <__pow5mult>
 800be52:	4681      	mov	r9, r0
 800be54:	2101      	movs	r1, #1
 800be56:	4658      	mov	r0, fp
 800be58:	f000 ff84 	bl	800cd64 <__i2b>
 800be5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be5e:	4604      	mov	r4, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 81cf 	beq.w	800c204 <_dtoa_r+0xb3c>
 800be66:	461a      	mov	r2, r3
 800be68:	4601      	mov	r1, r0
 800be6a:	4658      	mov	r0, fp
 800be6c:	f001 f83a 	bl	800cee4 <__pow5mult>
 800be70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be72:	2b01      	cmp	r3, #1
 800be74:	4604      	mov	r4, r0
 800be76:	f300 8095 	bgt.w	800bfa4 <_dtoa_r+0x8dc>
 800be7a:	9b02      	ldr	r3, [sp, #8]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f040 8087 	bne.w	800bf90 <_dtoa_r+0x8c8>
 800be82:	9b03      	ldr	r3, [sp, #12]
 800be84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be88:	2b00      	cmp	r3, #0
 800be8a:	f040 8089 	bne.w	800bfa0 <_dtoa_r+0x8d8>
 800be8e:	9b03      	ldr	r3, [sp, #12]
 800be90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be94:	0d1b      	lsrs	r3, r3, #20
 800be96:	051b      	lsls	r3, r3, #20
 800be98:	b12b      	cbz	r3, 800bea6 <_dtoa_r+0x7de>
 800be9a:	9b08      	ldr	r3, [sp, #32]
 800be9c:	3301      	adds	r3, #1
 800be9e:	9308      	str	r3, [sp, #32]
 800bea0:	f108 0801 	add.w	r8, r8, #1
 800bea4:	2301      	movs	r3, #1
 800bea6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800beaa:	2b00      	cmp	r3, #0
 800beac:	f000 81b0 	beq.w	800c210 <_dtoa_r+0xb48>
 800beb0:	6923      	ldr	r3, [r4, #16]
 800beb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800beb6:	6918      	ldr	r0, [r3, #16]
 800beb8:	f000 ff08 	bl	800cccc <__hi0bits>
 800bebc:	f1c0 0020 	rsb	r0, r0, #32
 800bec0:	9b08      	ldr	r3, [sp, #32]
 800bec2:	4418      	add	r0, r3
 800bec4:	f010 001f 	ands.w	r0, r0, #31
 800bec8:	d077      	beq.n	800bfba <_dtoa_r+0x8f2>
 800beca:	f1c0 0320 	rsb	r3, r0, #32
 800bece:	2b04      	cmp	r3, #4
 800bed0:	dd6b      	ble.n	800bfaa <_dtoa_r+0x8e2>
 800bed2:	9b08      	ldr	r3, [sp, #32]
 800bed4:	f1c0 001c 	rsb	r0, r0, #28
 800bed8:	4403      	add	r3, r0
 800beda:	4480      	add	r8, r0
 800bedc:	4406      	add	r6, r0
 800bede:	9308      	str	r3, [sp, #32]
 800bee0:	f1b8 0f00 	cmp.w	r8, #0
 800bee4:	dd05      	ble.n	800bef2 <_dtoa_r+0x82a>
 800bee6:	4649      	mov	r1, r9
 800bee8:	4642      	mov	r2, r8
 800beea:	4658      	mov	r0, fp
 800beec:	f001 f854 	bl	800cf98 <__lshift>
 800bef0:	4681      	mov	r9, r0
 800bef2:	9b08      	ldr	r3, [sp, #32]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	dd05      	ble.n	800bf04 <_dtoa_r+0x83c>
 800bef8:	4621      	mov	r1, r4
 800befa:	461a      	mov	r2, r3
 800befc:	4658      	mov	r0, fp
 800befe:	f001 f84b 	bl	800cf98 <__lshift>
 800bf02:	4604      	mov	r4, r0
 800bf04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d059      	beq.n	800bfbe <_dtoa_r+0x8f6>
 800bf0a:	4621      	mov	r1, r4
 800bf0c:	4648      	mov	r0, r9
 800bf0e:	f001 f8af 	bl	800d070 <__mcmp>
 800bf12:	2800      	cmp	r0, #0
 800bf14:	da53      	bge.n	800bfbe <_dtoa_r+0x8f6>
 800bf16:	1e7b      	subs	r3, r7, #1
 800bf18:	9304      	str	r3, [sp, #16]
 800bf1a:	4649      	mov	r1, r9
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	220a      	movs	r2, #10
 800bf20:	4658      	mov	r0, fp
 800bf22:	f000 fe43 	bl	800cbac <__multadd>
 800bf26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf28:	4681      	mov	r9, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	f000 8172 	beq.w	800c214 <_dtoa_r+0xb4c>
 800bf30:	2300      	movs	r3, #0
 800bf32:	4629      	mov	r1, r5
 800bf34:	220a      	movs	r2, #10
 800bf36:	4658      	mov	r0, fp
 800bf38:	f000 fe38 	bl	800cbac <__multadd>
 800bf3c:	9b00      	ldr	r3, [sp, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	4605      	mov	r5, r0
 800bf42:	dc67      	bgt.n	800c014 <_dtoa_r+0x94c>
 800bf44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf46:	2b02      	cmp	r3, #2
 800bf48:	dc41      	bgt.n	800bfce <_dtoa_r+0x906>
 800bf4a:	e063      	b.n	800c014 <_dtoa_r+0x94c>
 800bf4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bf4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bf52:	e746      	b.n	800bde2 <_dtoa_r+0x71a>
 800bf54:	9b07      	ldr	r3, [sp, #28]
 800bf56:	1e5c      	subs	r4, r3, #1
 800bf58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf5a:	42a3      	cmp	r3, r4
 800bf5c:	bfbf      	itttt	lt
 800bf5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bf60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bf62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bf64:	1ae3      	sublt	r3, r4, r3
 800bf66:	bfb4      	ite	lt
 800bf68:	18d2      	addlt	r2, r2, r3
 800bf6a:	1b1c      	subge	r4, r3, r4
 800bf6c:	9b07      	ldr	r3, [sp, #28]
 800bf6e:	bfbc      	itt	lt
 800bf70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bf72:	2400      	movlt	r4, #0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	bfb5      	itete	lt
 800bf78:	eba8 0603 	sublt.w	r6, r8, r3
 800bf7c:	9b07      	ldrge	r3, [sp, #28]
 800bf7e:	2300      	movlt	r3, #0
 800bf80:	4646      	movge	r6, r8
 800bf82:	e730      	b.n	800bde6 <_dtoa_r+0x71e>
 800bf84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bf86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bf88:	4646      	mov	r6, r8
 800bf8a:	e735      	b.n	800bdf8 <_dtoa_r+0x730>
 800bf8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bf8e:	e75c      	b.n	800be4a <_dtoa_r+0x782>
 800bf90:	2300      	movs	r3, #0
 800bf92:	e788      	b.n	800bea6 <_dtoa_r+0x7de>
 800bf94:	3fe00000 	.word	0x3fe00000
 800bf98:	40240000 	.word	0x40240000
 800bf9c:	40140000 	.word	0x40140000
 800bfa0:	9b02      	ldr	r3, [sp, #8]
 800bfa2:	e780      	b.n	800bea6 <_dtoa_r+0x7de>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfa8:	e782      	b.n	800beb0 <_dtoa_r+0x7e8>
 800bfaa:	d099      	beq.n	800bee0 <_dtoa_r+0x818>
 800bfac:	9a08      	ldr	r2, [sp, #32]
 800bfae:	331c      	adds	r3, #28
 800bfb0:	441a      	add	r2, r3
 800bfb2:	4498      	add	r8, r3
 800bfb4:	441e      	add	r6, r3
 800bfb6:	9208      	str	r2, [sp, #32]
 800bfb8:	e792      	b.n	800bee0 <_dtoa_r+0x818>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	e7f6      	b.n	800bfac <_dtoa_r+0x8e4>
 800bfbe:	9b07      	ldr	r3, [sp, #28]
 800bfc0:	9704      	str	r7, [sp, #16]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	dc20      	bgt.n	800c008 <_dtoa_r+0x940>
 800bfc6:	9300      	str	r3, [sp, #0]
 800bfc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	dd1e      	ble.n	800c00c <_dtoa_r+0x944>
 800bfce:	9b00      	ldr	r3, [sp, #0]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	f47f aec0 	bne.w	800bd56 <_dtoa_r+0x68e>
 800bfd6:	4621      	mov	r1, r4
 800bfd8:	2205      	movs	r2, #5
 800bfda:	4658      	mov	r0, fp
 800bfdc:	f000 fde6 	bl	800cbac <__multadd>
 800bfe0:	4601      	mov	r1, r0
 800bfe2:	4604      	mov	r4, r0
 800bfe4:	4648      	mov	r0, r9
 800bfe6:	f001 f843 	bl	800d070 <__mcmp>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f77f aeb3 	ble.w	800bd56 <_dtoa_r+0x68e>
 800bff0:	4656      	mov	r6, sl
 800bff2:	2331      	movs	r3, #49	@ 0x31
 800bff4:	f806 3b01 	strb.w	r3, [r6], #1
 800bff8:	9b04      	ldr	r3, [sp, #16]
 800bffa:	3301      	adds	r3, #1
 800bffc:	9304      	str	r3, [sp, #16]
 800bffe:	e6ae      	b.n	800bd5e <_dtoa_r+0x696>
 800c000:	9c07      	ldr	r4, [sp, #28]
 800c002:	9704      	str	r7, [sp, #16]
 800c004:	4625      	mov	r5, r4
 800c006:	e7f3      	b.n	800bff0 <_dtoa_r+0x928>
 800c008:	9b07      	ldr	r3, [sp, #28]
 800c00a:	9300      	str	r3, [sp, #0]
 800c00c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c00e:	2b00      	cmp	r3, #0
 800c010:	f000 8104 	beq.w	800c21c <_dtoa_r+0xb54>
 800c014:	2e00      	cmp	r6, #0
 800c016:	dd05      	ble.n	800c024 <_dtoa_r+0x95c>
 800c018:	4629      	mov	r1, r5
 800c01a:	4632      	mov	r2, r6
 800c01c:	4658      	mov	r0, fp
 800c01e:	f000 ffbb 	bl	800cf98 <__lshift>
 800c022:	4605      	mov	r5, r0
 800c024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c026:	2b00      	cmp	r3, #0
 800c028:	d05a      	beq.n	800c0e0 <_dtoa_r+0xa18>
 800c02a:	6869      	ldr	r1, [r5, #4]
 800c02c:	4658      	mov	r0, fp
 800c02e:	f000 fd5b 	bl	800cae8 <_Balloc>
 800c032:	4606      	mov	r6, r0
 800c034:	b928      	cbnz	r0, 800c042 <_dtoa_r+0x97a>
 800c036:	4b84      	ldr	r3, [pc, #528]	@ (800c248 <_dtoa_r+0xb80>)
 800c038:	4602      	mov	r2, r0
 800c03a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c03e:	f7ff bb5a 	b.w	800b6f6 <_dtoa_r+0x2e>
 800c042:	692a      	ldr	r2, [r5, #16]
 800c044:	3202      	adds	r2, #2
 800c046:	0092      	lsls	r2, r2, #2
 800c048:	f105 010c 	add.w	r1, r5, #12
 800c04c:	300c      	adds	r0, #12
 800c04e:	f7ff fa92 	bl	800b576 <memcpy>
 800c052:	2201      	movs	r2, #1
 800c054:	4631      	mov	r1, r6
 800c056:	4658      	mov	r0, fp
 800c058:	f000 ff9e 	bl	800cf98 <__lshift>
 800c05c:	f10a 0301 	add.w	r3, sl, #1
 800c060:	9307      	str	r3, [sp, #28]
 800c062:	9b00      	ldr	r3, [sp, #0]
 800c064:	4453      	add	r3, sl
 800c066:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c068:	9b02      	ldr	r3, [sp, #8]
 800c06a:	f003 0301 	and.w	r3, r3, #1
 800c06e:	462f      	mov	r7, r5
 800c070:	930a      	str	r3, [sp, #40]	@ 0x28
 800c072:	4605      	mov	r5, r0
 800c074:	9b07      	ldr	r3, [sp, #28]
 800c076:	4621      	mov	r1, r4
 800c078:	3b01      	subs	r3, #1
 800c07a:	4648      	mov	r0, r9
 800c07c:	9300      	str	r3, [sp, #0]
 800c07e:	f7ff fa99 	bl	800b5b4 <quorem>
 800c082:	4639      	mov	r1, r7
 800c084:	9002      	str	r0, [sp, #8]
 800c086:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c08a:	4648      	mov	r0, r9
 800c08c:	f000 fff0 	bl	800d070 <__mcmp>
 800c090:	462a      	mov	r2, r5
 800c092:	9008      	str	r0, [sp, #32]
 800c094:	4621      	mov	r1, r4
 800c096:	4658      	mov	r0, fp
 800c098:	f001 f806 	bl	800d0a8 <__mdiff>
 800c09c:	68c2      	ldr	r2, [r0, #12]
 800c09e:	4606      	mov	r6, r0
 800c0a0:	bb02      	cbnz	r2, 800c0e4 <_dtoa_r+0xa1c>
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	4648      	mov	r0, r9
 800c0a6:	f000 ffe3 	bl	800d070 <__mcmp>
 800c0aa:	4602      	mov	r2, r0
 800c0ac:	4631      	mov	r1, r6
 800c0ae:	4658      	mov	r0, fp
 800c0b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c0b2:	f000 fd59 	bl	800cb68 <_Bfree>
 800c0b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0ba:	9e07      	ldr	r6, [sp, #28]
 800c0bc:	ea43 0102 	orr.w	r1, r3, r2
 800c0c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c0c2:	4319      	orrs	r1, r3
 800c0c4:	d110      	bne.n	800c0e8 <_dtoa_r+0xa20>
 800c0c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c0ca:	d029      	beq.n	800c120 <_dtoa_r+0xa58>
 800c0cc:	9b08      	ldr	r3, [sp, #32]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	dd02      	ble.n	800c0d8 <_dtoa_r+0xa10>
 800c0d2:	9b02      	ldr	r3, [sp, #8]
 800c0d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c0d8:	9b00      	ldr	r3, [sp, #0]
 800c0da:	f883 8000 	strb.w	r8, [r3]
 800c0de:	e63f      	b.n	800bd60 <_dtoa_r+0x698>
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	e7bb      	b.n	800c05c <_dtoa_r+0x994>
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	e7e1      	b.n	800c0ac <_dtoa_r+0x9e4>
 800c0e8:	9b08      	ldr	r3, [sp, #32]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	db04      	blt.n	800c0f8 <_dtoa_r+0xa30>
 800c0ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0f0:	430b      	orrs	r3, r1
 800c0f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c0f4:	430b      	orrs	r3, r1
 800c0f6:	d120      	bne.n	800c13a <_dtoa_r+0xa72>
 800c0f8:	2a00      	cmp	r2, #0
 800c0fa:	dded      	ble.n	800c0d8 <_dtoa_r+0xa10>
 800c0fc:	4649      	mov	r1, r9
 800c0fe:	2201      	movs	r2, #1
 800c100:	4658      	mov	r0, fp
 800c102:	f000 ff49 	bl	800cf98 <__lshift>
 800c106:	4621      	mov	r1, r4
 800c108:	4681      	mov	r9, r0
 800c10a:	f000 ffb1 	bl	800d070 <__mcmp>
 800c10e:	2800      	cmp	r0, #0
 800c110:	dc03      	bgt.n	800c11a <_dtoa_r+0xa52>
 800c112:	d1e1      	bne.n	800c0d8 <_dtoa_r+0xa10>
 800c114:	f018 0f01 	tst.w	r8, #1
 800c118:	d0de      	beq.n	800c0d8 <_dtoa_r+0xa10>
 800c11a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c11e:	d1d8      	bne.n	800c0d2 <_dtoa_r+0xa0a>
 800c120:	9a00      	ldr	r2, [sp, #0]
 800c122:	2339      	movs	r3, #57	@ 0x39
 800c124:	7013      	strb	r3, [r2, #0]
 800c126:	4633      	mov	r3, r6
 800c128:	461e      	mov	r6, r3
 800c12a:	3b01      	subs	r3, #1
 800c12c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c130:	2a39      	cmp	r2, #57	@ 0x39
 800c132:	d052      	beq.n	800c1da <_dtoa_r+0xb12>
 800c134:	3201      	adds	r2, #1
 800c136:	701a      	strb	r2, [r3, #0]
 800c138:	e612      	b.n	800bd60 <_dtoa_r+0x698>
 800c13a:	2a00      	cmp	r2, #0
 800c13c:	dd07      	ble.n	800c14e <_dtoa_r+0xa86>
 800c13e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c142:	d0ed      	beq.n	800c120 <_dtoa_r+0xa58>
 800c144:	9a00      	ldr	r2, [sp, #0]
 800c146:	f108 0301 	add.w	r3, r8, #1
 800c14a:	7013      	strb	r3, [r2, #0]
 800c14c:	e608      	b.n	800bd60 <_dtoa_r+0x698>
 800c14e:	9b07      	ldr	r3, [sp, #28]
 800c150:	9a07      	ldr	r2, [sp, #28]
 800c152:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c156:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c158:	4293      	cmp	r3, r2
 800c15a:	d028      	beq.n	800c1ae <_dtoa_r+0xae6>
 800c15c:	4649      	mov	r1, r9
 800c15e:	2300      	movs	r3, #0
 800c160:	220a      	movs	r2, #10
 800c162:	4658      	mov	r0, fp
 800c164:	f000 fd22 	bl	800cbac <__multadd>
 800c168:	42af      	cmp	r7, r5
 800c16a:	4681      	mov	r9, r0
 800c16c:	f04f 0300 	mov.w	r3, #0
 800c170:	f04f 020a 	mov.w	r2, #10
 800c174:	4639      	mov	r1, r7
 800c176:	4658      	mov	r0, fp
 800c178:	d107      	bne.n	800c18a <_dtoa_r+0xac2>
 800c17a:	f000 fd17 	bl	800cbac <__multadd>
 800c17e:	4607      	mov	r7, r0
 800c180:	4605      	mov	r5, r0
 800c182:	9b07      	ldr	r3, [sp, #28]
 800c184:	3301      	adds	r3, #1
 800c186:	9307      	str	r3, [sp, #28]
 800c188:	e774      	b.n	800c074 <_dtoa_r+0x9ac>
 800c18a:	f000 fd0f 	bl	800cbac <__multadd>
 800c18e:	4629      	mov	r1, r5
 800c190:	4607      	mov	r7, r0
 800c192:	2300      	movs	r3, #0
 800c194:	220a      	movs	r2, #10
 800c196:	4658      	mov	r0, fp
 800c198:	f000 fd08 	bl	800cbac <__multadd>
 800c19c:	4605      	mov	r5, r0
 800c19e:	e7f0      	b.n	800c182 <_dtoa_r+0xaba>
 800c1a0:	9b00      	ldr	r3, [sp, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	bfcc      	ite	gt
 800c1a6:	461e      	movgt	r6, r3
 800c1a8:	2601      	movle	r6, #1
 800c1aa:	4456      	add	r6, sl
 800c1ac:	2700      	movs	r7, #0
 800c1ae:	4649      	mov	r1, r9
 800c1b0:	2201      	movs	r2, #1
 800c1b2:	4658      	mov	r0, fp
 800c1b4:	f000 fef0 	bl	800cf98 <__lshift>
 800c1b8:	4621      	mov	r1, r4
 800c1ba:	4681      	mov	r9, r0
 800c1bc:	f000 ff58 	bl	800d070 <__mcmp>
 800c1c0:	2800      	cmp	r0, #0
 800c1c2:	dcb0      	bgt.n	800c126 <_dtoa_r+0xa5e>
 800c1c4:	d102      	bne.n	800c1cc <_dtoa_r+0xb04>
 800c1c6:	f018 0f01 	tst.w	r8, #1
 800c1ca:	d1ac      	bne.n	800c126 <_dtoa_r+0xa5e>
 800c1cc:	4633      	mov	r3, r6
 800c1ce:	461e      	mov	r6, r3
 800c1d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c1d4:	2a30      	cmp	r2, #48	@ 0x30
 800c1d6:	d0fa      	beq.n	800c1ce <_dtoa_r+0xb06>
 800c1d8:	e5c2      	b.n	800bd60 <_dtoa_r+0x698>
 800c1da:	459a      	cmp	sl, r3
 800c1dc:	d1a4      	bne.n	800c128 <_dtoa_r+0xa60>
 800c1de:	9b04      	ldr	r3, [sp, #16]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	9304      	str	r3, [sp, #16]
 800c1e4:	2331      	movs	r3, #49	@ 0x31
 800c1e6:	f88a 3000 	strb.w	r3, [sl]
 800c1ea:	e5b9      	b.n	800bd60 <_dtoa_r+0x698>
 800c1ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c1ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c24c <_dtoa_r+0xb84>
 800c1f2:	b11b      	cbz	r3, 800c1fc <_dtoa_r+0xb34>
 800c1f4:	f10a 0308 	add.w	r3, sl, #8
 800c1f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c1fa:	6013      	str	r3, [r2, #0]
 800c1fc:	4650      	mov	r0, sl
 800c1fe:	b019      	add	sp, #100	@ 0x64
 800c200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c206:	2b01      	cmp	r3, #1
 800c208:	f77f ae37 	ble.w	800be7a <_dtoa_r+0x7b2>
 800c20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c20e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c210:	2001      	movs	r0, #1
 800c212:	e655      	b.n	800bec0 <_dtoa_r+0x7f8>
 800c214:	9b00      	ldr	r3, [sp, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	f77f aed6 	ble.w	800bfc8 <_dtoa_r+0x900>
 800c21c:	4656      	mov	r6, sl
 800c21e:	4621      	mov	r1, r4
 800c220:	4648      	mov	r0, r9
 800c222:	f7ff f9c7 	bl	800b5b4 <quorem>
 800c226:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c22a:	f806 8b01 	strb.w	r8, [r6], #1
 800c22e:	9b00      	ldr	r3, [sp, #0]
 800c230:	eba6 020a 	sub.w	r2, r6, sl
 800c234:	4293      	cmp	r3, r2
 800c236:	ddb3      	ble.n	800c1a0 <_dtoa_r+0xad8>
 800c238:	4649      	mov	r1, r9
 800c23a:	2300      	movs	r3, #0
 800c23c:	220a      	movs	r2, #10
 800c23e:	4658      	mov	r0, fp
 800c240:	f000 fcb4 	bl	800cbac <__multadd>
 800c244:	4681      	mov	r9, r0
 800c246:	e7ea      	b.n	800c21e <_dtoa_r+0xb56>
 800c248:	0800f555 	.word	0x0800f555
 800c24c:	0800f4d9 	.word	0x0800f4d9

0800c250 <_free_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	4605      	mov	r5, r0
 800c254:	2900      	cmp	r1, #0
 800c256:	d041      	beq.n	800c2dc <_free_r+0x8c>
 800c258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c25c:	1f0c      	subs	r4, r1, #4
 800c25e:	2b00      	cmp	r3, #0
 800c260:	bfb8      	it	lt
 800c262:	18e4      	addlt	r4, r4, r3
 800c264:	f000 fc34 	bl	800cad0 <__malloc_lock>
 800c268:	4a1d      	ldr	r2, [pc, #116]	@ (800c2e0 <_free_r+0x90>)
 800c26a:	6813      	ldr	r3, [r2, #0]
 800c26c:	b933      	cbnz	r3, 800c27c <_free_r+0x2c>
 800c26e:	6063      	str	r3, [r4, #4]
 800c270:	6014      	str	r4, [r2, #0]
 800c272:	4628      	mov	r0, r5
 800c274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c278:	f000 bc30 	b.w	800cadc <__malloc_unlock>
 800c27c:	42a3      	cmp	r3, r4
 800c27e:	d908      	bls.n	800c292 <_free_r+0x42>
 800c280:	6820      	ldr	r0, [r4, #0]
 800c282:	1821      	adds	r1, r4, r0
 800c284:	428b      	cmp	r3, r1
 800c286:	bf01      	itttt	eq
 800c288:	6819      	ldreq	r1, [r3, #0]
 800c28a:	685b      	ldreq	r3, [r3, #4]
 800c28c:	1809      	addeq	r1, r1, r0
 800c28e:	6021      	streq	r1, [r4, #0]
 800c290:	e7ed      	b.n	800c26e <_free_r+0x1e>
 800c292:	461a      	mov	r2, r3
 800c294:	685b      	ldr	r3, [r3, #4]
 800c296:	b10b      	cbz	r3, 800c29c <_free_r+0x4c>
 800c298:	42a3      	cmp	r3, r4
 800c29a:	d9fa      	bls.n	800c292 <_free_r+0x42>
 800c29c:	6811      	ldr	r1, [r2, #0]
 800c29e:	1850      	adds	r0, r2, r1
 800c2a0:	42a0      	cmp	r0, r4
 800c2a2:	d10b      	bne.n	800c2bc <_free_r+0x6c>
 800c2a4:	6820      	ldr	r0, [r4, #0]
 800c2a6:	4401      	add	r1, r0
 800c2a8:	1850      	adds	r0, r2, r1
 800c2aa:	4283      	cmp	r3, r0
 800c2ac:	6011      	str	r1, [r2, #0]
 800c2ae:	d1e0      	bne.n	800c272 <_free_r+0x22>
 800c2b0:	6818      	ldr	r0, [r3, #0]
 800c2b2:	685b      	ldr	r3, [r3, #4]
 800c2b4:	6053      	str	r3, [r2, #4]
 800c2b6:	4408      	add	r0, r1
 800c2b8:	6010      	str	r0, [r2, #0]
 800c2ba:	e7da      	b.n	800c272 <_free_r+0x22>
 800c2bc:	d902      	bls.n	800c2c4 <_free_r+0x74>
 800c2be:	230c      	movs	r3, #12
 800c2c0:	602b      	str	r3, [r5, #0]
 800c2c2:	e7d6      	b.n	800c272 <_free_r+0x22>
 800c2c4:	6820      	ldr	r0, [r4, #0]
 800c2c6:	1821      	adds	r1, r4, r0
 800c2c8:	428b      	cmp	r3, r1
 800c2ca:	bf04      	itt	eq
 800c2cc:	6819      	ldreq	r1, [r3, #0]
 800c2ce:	685b      	ldreq	r3, [r3, #4]
 800c2d0:	6063      	str	r3, [r4, #4]
 800c2d2:	bf04      	itt	eq
 800c2d4:	1809      	addeq	r1, r1, r0
 800c2d6:	6021      	streq	r1, [r4, #0]
 800c2d8:	6054      	str	r4, [r2, #4]
 800c2da:	e7ca      	b.n	800c272 <_free_r+0x22>
 800c2dc:	bd38      	pop	{r3, r4, r5, pc}
 800c2de:	bf00      	nop
 800c2e0:	2000081c 	.word	0x2000081c

0800c2e4 <rshift>:
 800c2e4:	6903      	ldr	r3, [r0, #16]
 800c2e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c2ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c2f2:	f100 0414 	add.w	r4, r0, #20
 800c2f6:	dd45      	ble.n	800c384 <rshift+0xa0>
 800c2f8:	f011 011f 	ands.w	r1, r1, #31
 800c2fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c300:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c304:	d10c      	bne.n	800c320 <rshift+0x3c>
 800c306:	f100 0710 	add.w	r7, r0, #16
 800c30a:	4629      	mov	r1, r5
 800c30c:	42b1      	cmp	r1, r6
 800c30e:	d334      	bcc.n	800c37a <rshift+0x96>
 800c310:	1a9b      	subs	r3, r3, r2
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	1eea      	subs	r2, r5, #3
 800c316:	4296      	cmp	r6, r2
 800c318:	bf38      	it	cc
 800c31a:	2300      	movcc	r3, #0
 800c31c:	4423      	add	r3, r4
 800c31e:	e015      	b.n	800c34c <rshift+0x68>
 800c320:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c324:	f1c1 0820 	rsb	r8, r1, #32
 800c328:	40cf      	lsrs	r7, r1
 800c32a:	f105 0e04 	add.w	lr, r5, #4
 800c32e:	46a1      	mov	r9, r4
 800c330:	4576      	cmp	r6, lr
 800c332:	46f4      	mov	ip, lr
 800c334:	d815      	bhi.n	800c362 <rshift+0x7e>
 800c336:	1a9a      	subs	r2, r3, r2
 800c338:	0092      	lsls	r2, r2, #2
 800c33a:	3a04      	subs	r2, #4
 800c33c:	3501      	adds	r5, #1
 800c33e:	42ae      	cmp	r6, r5
 800c340:	bf38      	it	cc
 800c342:	2200      	movcc	r2, #0
 800c344:	18a3      	adds	r3, r4, r2
 800c346:	50a7      	str	r7, [r4, r2]
 800c348:	b107      	cbz	r7, 800c34c <rshift+0x68>
 800c34a:	3304      	adds	r3, #4
 800c34c:	1b1a      	subs	r2, r3, r4
 800c34e:	42a3      	cmp	r3, r4
 800c350:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c354:	bf08      	it	eq
 800c356:	2300      	moveq	r3, #0
 800c358:	6102      	str	r2, [r0, #16]
 800c35a:	bf08      	it	eq
 800c35c:	6143      	streq	r3, [r0, #20]
 800c35e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c362:	f8dc c000 	ldr.w	ip, [ip]
 800c366:	fa0c fc08 	lsl.w	ip, ip, r8
 800c36a:	ea4c 0707 	orr.w	r7, ip, r7
 800c36e:	f849 7b04 	str.w	r7, [r9], #4
 800c372:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c376:	40cf      	lsrs	r7, r1
 800c378:	e7da      	b.n	800c330 <rshift+0x4c>
 800c37a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c37e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c382:	e7c3      	b.n	800c30c <rshift+0x28>
 800c384:	4623      	mov	r3, r4
 800c386:	e7e1      	b.n	800c34c <rshift+0x68>

0800c388 <__hexdig_fun>:
 800c388:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c38c:	2b09      	cmp	r3, #9
 800c38e:	d802      	bhi.n	800c396 <__hexdig_fun+0xe>
 800c390:	3820      	subs	r0, #32
 800c392:	b2c0      	uxtb	r0, r0
 800c394:	4770      	bx	lr
 800c396:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c39a:	2b05      	cmp	r3, #5
 800c39c:	d801      	bhi.n	800c3a2 <__hexdig_fun+0x1a>
 800c39e:	3847      	subs	r0, #71	@ 0x47
 800c3a0:	e7f7      	b.n	800c392 <__hexdig_fun+0xa>
 800c3a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c3a6:	2b05      	cmp	r3, #5
 800c3a8:	d801      	bhi.n	800c3ae <__hexdig_fun+0x26>
 800c3aa:	3827      	subs	r0, #39	@ 0x27
 800c3ac:	e7f1      	b.n	800c392 <__hexdig_fun+0xa>
 800c3ae:	2000      	movs	r0, #0
 800c3b0:	4770      	bx	lr
	...

0800c3b4 <__gethex>:
 800c3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b8:	b085      	sub	sp, #20
 800c3ba:	468a      	mov	sl, r1
 800c3bc:	9302      	str	r3, [sp, #8]
 800c3be:	680b      	ldr	r3, [r1, #0]
 800c3c0:	9001      	str	r0, [sp, #4]
 800c3c2:	4690      	mov	r8, r2
 800c3c4:	1c9c      	adds	r4, r3, #2
 800c3c6:	46a1      	mov	r9, r4
 800c3c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c3cc:	2830      	cmp	r0, #48	@ 0x30
 800c3ce:	d0fa      	beq.n	800c3c6 <__gethex+0x12>
 800c3d0:	eba9 0303 	sub.w	r3, r9, r3
 800c3d4:	f1a3 0b02 	sub.w	fp, r3, #2
 800c3d8:	f7ff ffd6 	bl	800c388 <__hexdig_fun>
 800c3dc:	4605      	mov	r5, r0
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	d168      	bne.n	800c4b4 <__gethex+0x100>
 800c3e2:	49a0      	ldr	r1, [pc, #640]	@ (800c664 <__gethex+0x2b0>)
 800c3e4:	2201      	movs	r2, #1
 800c3e6:	4648      	mov	r0, r9
 800c3e8:	f7ff f83b 	bl	800b462 <strncmp>
 800c3ec:	4607      	mov	r7, r0
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d167      	bne.n	800c4c2 <__gethex+0x10e>
 800c3f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c3f6:	4626      	mov	r6, r4
 800c3f8:	f7ff ffc6 	bl	800c388 <__hexdig_fun>
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	d062      	beq.n	800c4c6 <__gethex+0x112>
 800c400:	4623      	mov	r3, r4
 800c402:	7818      	ldrb	r0, [r3, #0]
 800c404:	2830      	cmp	r0, #48	@ 0x30
 800c406:	4699      	mov	r9, r3
 800c408:	f103 0301 	add.w	r3, r3, #1
 800c40c:	d0f9      	beq.n	800c402 <__gethex+0x4e>
 800c40e:	f7ff ffbb 	bl	800c388 <__hexdig_fun>
 800c412:	fab0 f580 	clz	r5, r0
 800c416:	096d      	lsrs	r5, r5, #5
 800c418:	f04f 0b01 	mov.w	fp, #1
 800c41c:	464a      	mov	r2, r9
 800c41e:	4616      	mov	r6, r2
 800c420:	3201      	adds	r2, #1
 800c422:	7830      	ldrb	r0, [r6, #0]
 800c424:	f7ff ffb0 	bl	800c388 <__hexdig_fun>
 800c428:	2800      	cmp	r0, #0
 800c42a:	d1f8      	bne.n	800c41e <__gethex+0x6a>
 800c42c:	498d      	ldr	r1, [pc, #564]	@ (800c664 <__gethex+0x2b0>)
 800c42e:	2201      	movs	r2, #1
 800c430:	4630      	mov	r0, r6
 800c432:	f7ff f816 	bl	800b462 <strncmp>
 800c436:	2800      	cmp	r0, #0
 800c438:	d13f      	bne.n	800c4ba <__gethex+0x106>
 800c43a:	b944      	cbnz	r4, 800c44e <__gethex+0x9a>
 800c43c:	1c74      	adds	r4, r6, #1
 800c43e:	4622      	mov	r2, r4
 800c440:	4616      	mov	r6, r2
 800c442:	3201      	adds	r2, #1
 800c444:	7830      	ldrb	r0, [r6, #0]
 800c446:	f7ff ff9f 	bl	800c388 <__hexdig_fun>
 800c44a:	2800      	cmp	r0, #0
 800c44c:	d1f8      	bne.n	800c440 <__gethex+0x8c>
 800c44e:	1ba4      	subs	r4, r4, r6
 800c450:	00a7      	lsls	r7, r4, #2
 800c452:	7833      	ldrb	r3, [r6, #0]
 800c454:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c458:	2b50      	cmp	r3, #80	@ 0x50
 800c45a:	d13e      	bne.n	800c4da <__gethex+0x126>
 800c45c:	7873      	ldrb	r3, [r6, #1]
 800c45e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c460:	d033      	beq.n	800c4ca <__gethex+0x116>
 800c462:	2b2d      	cmp	r3, #45	@ 0x2d
 800c464:	d034      	beq.n	800c4d0 <__gethex+0x11c>
 800c466:	1c71      	adds	r1, r6, #1
 800c468:	2400      	movs	r4, #0
 800c46a:	7808      	ldrb	r0, [r1, #0]
 800c46c:	f7ff ff8c 	bl	800c388 <__hexdig_fun>
 800c470:	1e43      	subs	r3, r0, #1
 800c472:	b2db      	uxtb	r3, r3
 800c474:	2b18      	cmp	r3, #24
 800c476:	d830      	bhi.n	800c4da <__gethex+0x126>
 800c478:	f1a0 0210 	sub.w	r2, r0, #16
 800c47c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c480:	f7ff ff82 	bl	800c388 <__hexdig_fun>
 800c484:	f100 3cff 	add.w	ip, r0, #4294967295
 800c488:	fa5f fc8c 	uxtb.w	ip, ip
 800c48c:	f1bc 0f18 	cmp.w	ip, #24
 800c490:	f04f 030a 	mov.w	r3, #10
 800c494:	d91e      	bls.n	800c4d4 <__gethex+0x120>
 800c496:	b104      	cbz	r4, 800c49a <__gethex+0xe6>
 800c498:	4252      	negs	r2, r2
 800c49a:	4417      	add	r7, r2
 800c49c:	f8ca 1000 	str.w	r1, [sl]
 800c4a0:	b1ed      	cbz	r5, 800c4de <__gethex+0x12a>
 800c4a2:	f1bb 0f00 	cmp.w	fp, #0
 800c4a6:	bf0c      	ite	eq
 800c4a8:	2506      	moveq	r5, #6
 800c4aa:	2500      	movne	r5, #0
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	b005      	add	sp, #20
 800c4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b4:	2500      	movs	r5, #0
 800c4b6:	462c      	mov	r4, r5
 800c4b8:	e7b0      	b.n	800c41c <__gethex+0x68>
 800c4ba:	2c00      	cmp	r4, #0
 800c4bc:	d1c7      	bne.n	800c44e <__gethex+0x9a>
 800c4be:	4627      	mov	r7, r4
 800c4c0:	e7c7      	b.n	800c452 <__gethex+0x9e>
 800c4c2:	464e      	mov	r6, r9
 800c4c4:	462f      	mov	r7, r5
 800c4c6:	2501      	movs	r5, #1
 800c4c8:	e7c3      	b.n	800c452 <__gethex+0x9e>
 800c4ca:	2400      	movs	r4, #0
 800c4cc:	1cb1      	adds	r1, r6, #2
 800c4ce:	e7cc      	b.n	800c46a <__gethex+0xb6>
 800c4d0:	2401      	movs	r4, #1
 800c4d2:	e7fb      	b.n	800c4cc <__gethex+0x118>
 800c4d4:	fb03 0002 	mla	r0, r3, r2, r0
 800c4d8:	e7ce      	b.n	800c478 <__gethex+0xc4>
 800c4da:	4631      	mov	r1, r6
 800c4dc:	e7de      	b.n	800c49c <__gethex+0xe8>
 800c4de:	eba6 0309 	sub.w	r3, r6, r9
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	4629      	mov	r1, r5
 800c4e6:	2b07      	cmp	r3, #7
 800c4e8:	dc0a      	bgt.n	800c500 <__gethex+0x14c>
 800c4ea:	9801      	ldr	r0, [sp, #4]
 800c4ec:	f000 fafc 	bl	800cae8 <_Balloc>
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	b940      	cbnz	r0, 800c506 <__gethex+0x152>
 800c4f4:	4b5c      	ldr	r3, [pc, #368]	@ (800c668 <__gethex+0x2b4>)
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	21e4      	movs	r1, #228	@ 0xe4
 800c4fa:	485c      	ldr	r0, [pc, #368]	@ (800c66c <__gethex+0x2b8>)
 800c4fc:	f001 fc66 	bl	800ddcc <__assert_func>
 800c500:	3101      	adds	r1, #1
 800c502:	105b      	asrs	r3, r3, #1
 800c504:	e7ef      	b.n	800c4e6 <__gethex+0x132>
 800c506:	f100 0a14 	add.w	sl, r0, #20
 800c50a:	2300      	movs	r3, #0
 800c50c:	4655      	mov	r5, sl
 800c50e:	469b      	mov	fp, r3
 800c510:	45b1      	cmp	r9, r6
 800c512:	d337      	bcc.n	800c584 <__gethex+0x1d0>
 800c514:	f845 bb04 	str.w	fp, [r5], #4
 800c518:	eba5 050a 	sub.w	r5, r5, sl
 800c51c:	10ad      	asrs	r5, r5, #2
 800c51e:	6125      	str	r5, [r4, #16]
 800c520:	4658      	mov	r0, fp
 800c522:	f000 fbd3 	bl	800cccc <__hi0bits>
 800c526:	016d      	lsls	r5, r5, #5
 800c528:	f8d8 6000 	ldr.w	r6, [r8]
 800c52c:	1a2d      	subs	r5, r5, r0
 800c52e:	42b5      	cmp	r5, r6
 800c530:	dd54      	ble.n	800c5dc <__gethex+0x228>
 800c532:	1bad      	subs	r5, r5, r6
 800c534:	4629      	mov	r1, r5
 800c536:	4620      	mov	r0, r4
 800c538:	f000 ff67 	bl	800d40a <__any_on>
 800c53c:	4681      	mov	r9, r0
 800c53e:	b178      	cbz	r0, 800c560 <__gethex+0x1ac>
 800c540:	1e6b      	subs	r3, r5, #1
 800c542:	1159      	asrs	r1, r3, #5
 800c544:	f003 021f 	and.w	r2, r3, #31
 800c548:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c54c:	f04f 0901 	mov.w	r9, #1
 800c550:	fa09 f202 	lsl.w	r2, r9, r2
 800c554:	420a      	tst	r2, r1
 800c556:	d003      	beq.n	800c560 <__gethex+0x1ac>
 800c558:	454b      	cmp	r3, r9
 800c55a:	dc36      	bgt.n	800c5ca <__gethex+0x216>
 800c55c:	f04f 0902 	mov.w	r9, #2
 800c560:	4629      	mov	r1, r5
 800c562:	4620      	mov	r0, r4
 800c564:	f7ff febe 	bl	800c2e4 <rshift>
 800c568:	442f      	add	r7, r5
 800c56a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c56e:	42bb      	cmp	r3, r7
 800c570:	da42      	bge.n	800c5f8 <__gethex+0x244>
 800c572:	9801      	ldr	r0, [sp, #4]
 800c574:	4621      	mov	r1, r4
 800c576:	f000 faf7 	bl	800cb68 <_Bfree>
 800c57a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c57c:	2300      	movs	r3, #0
 800c57e:	6013      	str	r3, [r2, #0]
 800c580:	25a3      	movs	r5, #163	@ 0xa3
 800c582:	e793      	b.n	800c4ac <__gethex+0xf8>
 800c584:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c588:	2a2e      	cmp	r2, #46	@ 0x2e
 800c58a:	d012      	beq.n	800c5b2 <__gethex+0x1fe>
 800c58c:	2b20      	cmp	r3, #32
 800c58e:	d104      	bne.n	800c59a <__gethex+0x1e6>
 800c590:	f845 bb04 	str.w	fp, [r5], #4
 800c594:	f04f 0b00 	mov.w	fp, #0
 800c598:	465b      	mov	r3, fp
 800c59a:	7830      	ldrb	r0, [r6, #0]
 800c59c:	9303      	str	r3, [sp, #12]
 800c59e:	f7ff fef3 	bl	800c388 <__hexdig_fun>
 800c5a2:	9b03      	ldr	r3, [sp, #12]
 800c5a4:	f000 000f 	and.w	r0, r0, #15
 800c5a8:	4098      	lsls	r0, r3
 800c5aa:	ea4b 0b00 	orr.w	fp, fp, r0
 800c5ae:	3304      	adds	r3, #4
 800c5b0:	e7ae      	b.n	800c510 <__gethex+0x15c>
 800c5b2:	45b1      	cmp	r9, r6
 800c5b4:	d8ea      	bhi.n	800c58c <__gethex+0x1d8>
 800c5b6:	492b      	ldr	r1, [pc, #172]	@ (800c664 <__gethex+0x2b0>)
 800c5b8:	9303      	str	r3, [sp, #12]
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	4630      	mov	r0, r6
 800c5be:	f7fe ff50 	bl	800b462 <strncmp>
 800c5c2:	9b03      	ldr	r3, [sp, #12]
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d1e1      	bne.n	800c58c <__gethex+0x1d8>
 800c5c8:	e7a2      	b.n	800c510 <__gethex+0x15c>
 800c5ca:	1ea9      	subs	r1, r5, #2
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	f000 ff1c 	bl	800d40a <__any_on>
 800c5d2:	2800      	cmp	r0, #0
 800c5d4:	d0c2      	beq.n	800c55c <__gethex+0x1a8>
 800c5d6:	f04f 0903 	mov.w	r9, #3
 800c5da:	e7c1      	b.n	800c560 <__gethex+0x1ac>
 800c5dc:	da09      	bge.n	800c5f2 <__gethex+0x23e>
 800c5de:	1b75      	subs	r5, r6, r5
 800c5e0:	4621      	mov	r1, r4
 800c5e2:	9801      	ldr	r0, [sp, #4]
 800c5e4:	462a      	mov	r2, r5
 800c5e6:	f000 fcd7 	bl	800cf98 <__lshift>
 800c5ea:	1b7f      	subs	r7, r7, r5
 800c5ec:	4604      	mov	r4, r0
 800c5ee:	f100 0a14 	add.w	sl, r0, #20
 800c5f2:	f04f 0900 	mov.w	r9, #0
 800c5f6:	e7b8      	b.n	800c56a <__gethex+0x1b6>
 800c5f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c5fc:	42bd      	cmp	r5, r7
 800c5fe:	dd6f      	ble.n	800c6e0 <__gethex+0x32c>
 800c600:	1bed      	subs	r5, r5, r7
 800c602:	42ae      	cmp	r6, r5
 800c604:	dc34      	bgt.n	800c670 <__gethex+0x2bc>
 800c606:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c60a:	2b02      	cmp	r3, #2
 800c60c:	d022      	beq.n	800c654 <__gethex+0x2a0>
 800c60e:	2b03      	cmp	r3, #3
 800c610:	d024      	beq.n	800c65c <__gethex+0x2a8>
 800c612:	2b01      	cmp	r3, #1
 800c614:	d115      	bne.n	800c642 <__gethex+0x28e>
 800c616:	42ae      	cmp	r6, r5
 800c618:	d113      	bne.n	800c642 <__gethex+0x28e>
 800c61a:	2e01      	cmp	r6, #1
 800c61c:	d10b      	bne.n	800c636 <__gethex+0x282>
 800c61e:	9a02      	ldr	r2, [sp, #8]
 800c620:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c624:	6013      	str	r3, [r2, #0]
 800c626:	2301      	movs	r3, #1
 800c628:	6123      	str	r3, [r4, #16]
 800c62a:	f8ca 3000 	str.w	r3, [sl]
 800c62e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c630:	2562      	movs	r5, #98	@ 0x62
 800c632:	601c      	str	r4, [r3, #0]
 800c634:	e73a      	b.n	800c4ac <__gethex+0xf8>
 800c636:	1e71      	subs	r1, r6, #1
 800c638:	4620      	mov	r0, r4
 800c63a:	f000 fee6 	bl	800d40a <__any_on>
 800c63e:	2800      	cmp	r0, #0
 800c640:	d1ed      	bne.n	800c61e <__gethex+0x26a>
 800c642:	9801      	ldr	r0, [sp, #4]
 800c644:	4621      	mov	r1, r4
 800c646:	f000 fa8f 	bl	800cb68 <_Bfree>
 800c64a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c64c:	2300      	movs	r3, #0
 800c64e:	6013      	str	r3, [r2, #0]
 800c650:	2550      	movs	r5, #80	@ 0x50
 800c652:	e72b      	b.n	800c4ac <__gethex+0xf8>
 800c654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c656:	2b00      	cmp	r3, #0
 800c658:	d1f3      	bne.n	800c642 <__gethex+0x28e>
 800c65a:	e7e0      	b.n	800c61e <__gethex+0x26a>
 800c65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d1dd      	bne.n	800c61e <__gethex+0x26a>
 800c662:	e7ee      	b.n	800c642 <__gethex+0x28e>
 800c664:	0800f444 	.word	0x0800f444
 800c668:	0800f555 	.word	0x0800f555
 800c66c:	0800f566 	.word	0x0800f566
 800c670:	1e6f      	subs	r7, r5, #1
 800c672:	f1b9 0f00 	cmp.w	r9, #0
 800c676:	d130      	bne.n	800c6da <__gethex+0x326>
 800c678:	b127      	cbz	r7, 800c684 <__gethex+0x2d0>
 800c67a:	4639      	mov	r1, r7
 800c67c:	4620      	mov	r0, r4
 800c67e:	f000 fec4 	bl	800d40a <__any_on>
 800c682:	4681      	mov	r9, r0
 800c684:	117a      	asrs	r2, r7, #5
 800c686:	2301      	movs	r3, #1
 800c688:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c68c:	f007 071f 	and.w	r7, r7, #31
 800c690:	40bb      	lsls	r3, r7
 800c692:	4213      	tst	r3, r2
 800c694:	4629      	mov	r1, r5
 800c696:	4620      	mov	r0, r4
 800c698:	bf18      	it	ne
 800c69a:	f049 0902 	orrne.w	r9, r9, #2
 800c69e:	f7ff fe21 	bl	800c2e4 <rshift>
 800c6a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c6a6:	1b76      	subs	r6, r6, r5
 800c6a8:	2502      	movs	r5, #2
 800c6aa:	f1b9 0f00 	cmp.w	r9, #0
 800c6ae:	d047      	beq.n	800c740 <__gethex+0x38c>
 800c6b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c6b4:	2b02      	cmp	r3, #2
 800c6b6:	d015      	beq.n	800c6e4 <__gethex+0x330>
 800c6b8:	2b03      	cmp	r3, #3
 800c6ba:	d017      	beq.n	800c6ec <__gethex+0x338>
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	d109      	bne.n	800c6d4 <__gethex+0x320>
 800c6c0:	f019 0f02 	tst.w	r9, #2
 800c6c4:	d006      	beq.n	800c6d4 <__gethex+0x320>
 800c6c6:	f8da 3000 	ldr.w	r3, [sl]
 800c6ca:	ea49 0903 	orr.w	r9, r9, r3
 800c6ce:	f019 0f01 	tst.w	r9, #1
 800c6d2:	d10e      	bne.n	800c6f2 <__gethex+0x33e>
 800c6d4:	f045 0510 	orr.w	r5, r5, #16
 800c6d8:	e032      	b.n	800c740 <__gethex+0x38c>
 800c6da:	f04f 0901 	mov.w	r9, #1
 800c6de:	e7d1      	b.n	800c684 <__gethex+0x2d0>
 800c6e0:	2501      	movs	r5, #1
 800c6e2:	e7e2      	b.n	800c6aa <__gethex+0x2f6>
 800c6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6e6:	f1c3 0301 	rsb	r3, r3, #1
 800c6ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c6ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d0f0      	beq.n	800c6d4 <__gethex+0x320>
 800c6f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c6f6:	f104 0314 	add.w	r3, r4, #20
 800c6fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c6fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c702:	f04f 0c00 	mov.w	ip, #0
 800c706:	4618      	mov	r0, r3
 800c708:	f853 2b04 	ldr.w	r2, [r3], #4
 800c70c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c710:	d01b      	beq.n	800c74a <__gethex+0x396>
 800c712:	3201      	adds	r2, #1
 800c714:	6002      	str	r2, [r0, #0]
 800c716:	2d02      	cmp	r5, #2
 800c718:	f104 0314 	add.w	r3, r4, #20
 800c71c:	d13c      	bne.n	800c798 <__gethex+0x3e4>
 800c71e:	f8d8 2000 	ldr.w	r2, [r8]
 800c722:	3a01      	subs	r2, #1
 800c724:	42b2      	cmp	r2, r6
 800c726:	d109      	bne.n	800c73c <__gethex+0x388>
 800c728:	1171      	asrs	r1, r6, #5
 800c72a:	2201      	movs	r2, #1
 800c72c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c730:	f006 061f 	and.w	r6, r6, #31
 800c734:	fa02 f606 	lsl.w	r6, r2, r6
 800c738:	421e      	tst	r6, r3
 800c73a:	d13a      	bne.n	800c7b2 <__gethex+0x3fe>
 800c73c:	f045 0520 	orr.w	r5, r5, #32
 800c740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c742:	601c      	str	r4, [r3, #0]
 800c744:	9b02      	ldr	r3, [sp, #8]
 800c746:	601f      	str	r7, [r3, #0]
 800c748:	e6b0      	b.n	800c4ac <__gethex+0xf8>
 800c74a:	4299      	cmp	r1, r3
 800c74c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c750:	d8d9      	bhi.n	800c706 <__gethex+0x352>
 800c752:	68a3      	ldr	r3, [r4, #8]
 800c754:	459b      	cmp	fp, r3
 800c756:	db17      	blt.n	800c788 <__gethex+0x3d4>
 800c758:	6861      	ldr	r1, [r4, #4]
 800c75a:	9801      	ldr	r0, [sp, #4]
 800c75c:	3101      	adds	r1, #1
 800c75e:	f000 f9c3 	bl	800cae8 <_Balloc>
 800c762:	4681      	mov	r9, r0
 800c764:	b918      	cbnz	r0, 800c76e <__gethex+0x3ba>
 800c766:	4b1a      	ldr	r3, [pc, #104]	@ (800c7d0 <__gethex+0x41c>)
 800c768:	4602      	mov	r2, r0
 800c76a:	2184      	movs	r1, #132	@ 0x84
 800c76c:	e6c5      	b.n	800c4fa <__gethex+0x146>
 800c76e:	6922      	ldr	r2, [r4, #16]
 800c770:	3202      	adds	r2, #2
 800c772:	f104 010c 	add.w	r1, r4, #12
 800c776:	0092      	lsls	r2, r2, #2
 800c778:	300c      	adds	r0, #12
 800c77a:	f7fe fefc 	bl	800b576 <memcpy>
 800c77e:	4621      	mov	r1, r4
 800c780:	9801      	ldr	r0, [sp, #4]
 800c782:	f000 f9f1 	bl	800cb68 <_Bfree>
 800c786:	464c      	mov	r4, r9
 800c788:	6923      	ldr	r3, [r4, #16]
 800c78a:	1c5a      	adds	r2, r3, #1
 800c78c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c790:	6122      	str	r2, [r4, #16]
 800c792:	2201      	movs	r2, #1
 800c794:	615a      	str	r2, [r3, #20]
 800c796:	e7be      	b.n	800c716 <__gethex+0x362>
 800c798:	6922      	ldr	r2, [r4, #16]
 800c79a:	455a      	cmp	r2, fp
 800c79c:	dd0b      	ble.n	800c7b6 <__gethex+0x402>
 800c79e:	2101      	movs	r1, #1
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f7ff fd9f 	bl	800c2e4 <rshift>
 800c7a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c7aa:	3701      	adds	r7, #1
 800c7ac:	42bb      	cmp	r3, r7
 800c7ae:	f6ff aee0 	blt.w	800c572 <__gethex+0x1be>
 800c7b2:	2501      	movs	r5, #1
 800c7b4:	e7c2      	b.n	800c73c <__gethex+0x388>
 800c7b6:	f016 061f 	ands.w	r6, r6, #31
 800c7ba:	d0fa      	beq.n	800c7b2 <__gethex+0x3fe>
 800c7bc:	4453      	add	r3, sl
 800c7be:	f1c6 0620 	rsb	r6, r6, #32
 800c7c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c7c6:	f000 fa81 	bl	800cccc <__hi0bits>
 800c7ca:	42b0      	cmp	r0, r6
 800c7cc:	dbe7      	blt.n	800c79e <__gethex+0x3ea>
 800c7ce:	e7f0      	b.n	800c7b2 <__gethex+0x3fe>
 800c7d0:	0800f555 	.word	0x0800f555

0800c7d4 <L_shift>:
 800c7d4:	f1c2 0208 	rsb	r2, r2, #8
 800c7d8:	0092      	lsls	r2, r2, #2
 800c7da:	b570      	push	{r4, r5, r6, lr}
 800c7dc:	f1c2 0620 	rsb	r6, r2, #32
 800c7e0:	6843      	ldr	r3, [r0, #4]
 800c7e2:	6804      	ldr	r4, [r0, #0]
 800c7e4:	fa03 f506 	lsl.w	r5, r3, r6
 800c7e8:	432c      	orrs	r4, r5
 800c7ea:	40d3      	lsrs	r3, r2
 800c7ec:	6004      	str	r4, [r0, #0]
 800c7ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800c7f2:	4288      	cmp	r0, r1
 800c7f4:	d3f4      	bcc.n	800c7e0 <L_shift+0xc>
 800c7f6:	bd70      	pop	{r4, r5, r6, pc}

0800c7f8 <__match>:
 800c7f8:	b530      	push	{r4, r5, lr}
 800c7fa:	6803      	ldr	r3, [r0, #0]
 800c7fc:	3301      	adds	r3, #1
 800c7fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c802:	b914      	cbnz	r4, 800c80a <__match+0x12>
 800c804:	6003      	str	r3, [r0, #0]
 800c806:	2001      	movs	r0, #1
 800c808:	bd30      	pop	{r4, r5, pc}
 800c80a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c80e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c812:	2d19      	cmp	r5, #25
 800c814:	bf98      	it	ls
 800c816:	3220      	addls	r2, #32
 800c818:	42a2      	cmp	r2, r4
 800c81a:	d0f0      	beq.n	800c7fe <__match+0x6>
 800c81c:	2000      	movs	r0, #0
 800c81e:	e7f3      	b.n	800c808 <__match+0x10>

0800c820 <__hexnan>:
 800c820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c824:	680b      	ldr	r3, [r1, #0]
 800c826:	6801      	ldr	r1, [r0, #0]
 800c828:	115e      	asrs	r6, r3, #5
 800c82a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c82e:	f013 031f 	ands.w	r3, r3, #31
 800c832:	b087      	sub	sp, #28
 800c834:	bf18      	it	ne
 800c836:	3604      	addne	r6, #4
 800c838:	2500      	movs	r5, #0
 800c83a:	1f37      	subs	r7, r6, #4
 800c83c:	4682      	mov	sl, r0
 800c83e:	4690      	mov	r8, r2
 800c840:	9301      	str	r3, [sp, #4]
 800c842:	f846 5c04 	str.w	r5, [r6, #-4]
 800c846:	46b9      	mov	r9, r7
 800c848:	463c      	mov	r4, r7
 800c84a:	9502      	str	r5, [sp, #8]
 800c84c:	46ab      	mov	fp, r5
 800c84e:	784a      	ldrb	r2, [r1, #1]
 800c850:	1c4b      	adds	r3, r1, #1
 800c852:	9303      	str	r3, [sp, #12]
 800c854:	b342      	cbz	r2, 800c8a8 <__hexnan+0x88>
 800c856:	4610      	mov	r0, r2
 800c858:	9105      	str	r1, [sp, #20]
 800c85a:	9204      	str	r2, [sp, #16]
 800c85c:	f7ff fd94 	bl	800c388 <__hexdig_fun>
 800c860:	2800      	cmp	r0, #0
 800c862:	d151      	bne.n	800c908 <__hexnan+0xe8>
 800c864:	9a04      	ldr	r2, [sp, #16]
 800c866:	9905      	ldr	r1, [sp, #20]
 800c868:	2a20      	cmp	r2, #32
 800c86a:	d818      	bhi.n	800c89e <__hexnan+0x7e>
 800c86c:	9b02      	ldr	r3, [sp, #8]
 800c86e:	459b      	cmp	fp, r3
 800c870:	dd13      	ble.n	800c89a <__hexnan+0x7a>
 800c872:	454c      	cmp	r4, r9
 800c874:	d206      	bcs.n	800c884 <__hexnan+0x64>
 800c876:	2d07      	cmp	r5, #7
 800c878:	dc04      	bgt.n	800c884 <__hexnan+0x64>
 800c87a:	462a      	mov	r2, r5
 800c87c:	4649      	mov	r1, r9
 800c87e:	4620      	mov	r0, r4
 800c880:	f7ff ffa8 	bl	800c7d4 <L_shift>
 800c884:	4544      	cmp	r4, r8
 800c886:	d952      	bls.n	800c92e <__hexnan+0x10e>
 800c888:	2300      	movs	r3, #0
 800c88a:	f1a4 0904 	sub.w	r9, r4, #4
 800c88e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c892:	f8cd b008 	str.w	fp, [sp, #8]
 800c896:	464c      	mov	r4, r9
 800c898:	461d      	mov	r5, r3
 800c89a:	9903      	ldr	r1, [sp, #12]
 800c89c:	e7d7      	b.n	800c84e <__hexnan+0x2e>
 800c89e:	2a29      	cmp	r2, #41	@ 0x29
 800c8a0:	d157      	bne.n	800c952 <__hexnan+0x132>
 800c8a2:	3102      	adds	r1, #2
 800c8a4:	f8ca 1000 	str.w	r1, [sl]
 800c8a8:	f1bb 0f00 	cmp.w	fp, #0
 800c8ac:	d051      	beq.n	800c952 <__hexnan+0x132>
 800c8ae:	454c      	cmp	r4, r9
 800c8b0:	d206      	bcs.n	800c8c0 <__hexnan+0xa0>
 800c8b2:	2d07      	cmp	r5, #7
 800c8b4:	dc04      	bgt.n	800c8c0 <__hexnan+0xa0>
 800c8b6:	462a      	mov	r2, r5
 800c8b8:	4649      	mov	r1, r9
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f7ff ff8a 	bl	800c7d4 <L_shift>
 800c8c0:	4544      	cmp	r4, r8
 800c8c2:	d936      	bls.n	800c932 <__hexnan+0x112>
 800c8c4:	f1a8 0204 	sub.w	r2, r8, #4
 800c8c8:	4623      	mov	r3, r4
 800c8ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800c8ce:	f842 1f04 	str.w	r1, [r2, #4]!
 800c8d2:	429f      	cmp	r7, r3
 800c8d4:	d2f9      	bcs.n	800c8ca <__hexnan+0xaa>
 800c8d6:	1b3b      	subs	r3, r7, r4
 800c8d8:	f023 0303 	bic.w	r3, r3, #3
 800c8dc:	3304      	adds	r3, #4
 800c8de:	3401      	adds	r4, #1
 800c8e0:	3e03      	subs	r6, #3
 800c8e2:	42b4      	cmp	r4, r6
 800c8e4:	bf88      	it	hi
 800c8e6:	2304      	movhi	r3, #4
 800c8e8:	4443      	add	r3, r8
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	f843 2b04 	str.w	r2, [r3], #4
 800c8f0:	429f      	cmp	r7, r3
 800c8f2:	d2fb      	bcs.n	800c8ec <__hexnan+0xcc>
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	b91b      	cbnz	r3, 800c900 <__hexnan+0xe0>
 800c8f8:	4547      	cmp	r7, r8
 800c8fa:	d128      	bne.n	800c94e <__hexnan+0x12e>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	603b      	str	r3, [r7, #0]
 800c900:	2005      	movs	r0, #5
 800c902:	b007      	add	sp, #28
 800c904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c908:	3501      	adds	r5, #1
 800c90a:	2d08      	cmp	r5, #8
 800c90c:	f10b 0b01 	add.w	fp, fp, #1
 800c910:	dd06      	ble.n	800c920 <__hexnan+0x100>
 800c912:	4544      	cmp	r4, r8
 800c914:	d9c1      	bls.n	800c89a <__hexnan+0x7a>
 800c916:	2300      	movs	r3, #0
 800c918:	f844 3c04 	str.w	r3, [r4, #-4]
 800c91c:	2501      	movs	r5, #1
 800c91e:	3c04      	subs	r4, #4
 800c920:	6822      	ldr	r2, [r4, #0]
 800c922:	f000 000f 	and.w	r0, r0, #15
 800c926:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c92a:	6020      	str	r0, [r4, #0]
 800c92c:	e7b5      	b.n	800c89a <__hexnan+0x7a>
 800c92e:	2508      	movs	r5, #8
 800c930:	e7b3      	b.n	800c89a <__hexnan+0x7a>
 800c932:	9b01      	ldr	r3, [sp, #4]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d0dd      	beq.n	800c8f4 <__hexnan+0xd4>
 800c938:	f1c3 0320 	rsb	r3, r3, #32
 800c93c:	f04f 32ff 	mov.w	r2, #4294967295
 800c940:	40da      	lsrs	r2, r3
 800c942:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c946:	4013      	ands	r3, r2
 800c948:	f846 3c04 	str.w	r3, [r6, #-4]
 800c94c:	e7d2      	b.n	800c8f4 <__hexnan+0xd4>
 800c94e:	3f04      	subs	r7, #4
 800c950:	e7d0      	b.n	800c8f4 <__hexnan+0xd4>
 800c952:	2004      	movs	r0, #4
 800c954:	e7d5      	b.n	800c902 <__hexnan+0xe2>
	...

0800c958 <malloc>:
 800c958:	4b02      	ldr	r3, [pc, #8]	@ (800c964 <malloc+0xc>)
 800c95a:	4601      	mov	r1, r0
 800c95c:	6818      	ldr	r0, [r3, #0]
 800c95e:	f000 b825 	b.w	800c9ac <_malloc_r>
 800c962:	bf00      	nop
 800c964:	200001b0 	.word	0x200001b0

0800c968 <sbrk_aligned>:
 800c968:	b570      	push	{r4, r5, r6, lr}
 800c96a:	4e0f      	ldr	r6, [pc, #60]	@ (800c9a8 <sbrk_aligned+0x40>)
 800c96c:	460c      	mov	r4, r1
 800c96e:	6831      	ldr	r1, [r6, #0]
 800c970:	4605      	mov	r5, r0
 800c972:	b911      	cbnz	r1, 800c97a <sbrk_aligned+0x12>
 800c974:	f001 fa1a 	bl	800ddac <_sbrk_r>
 800c978:	6030      	str	r0, [r6, #0]
 800c97a:	4621      	mov	r1, r4
 800c97c:	4628      	mov	r0, r5
 800c97e:	f001 fa15 	bl	800ddac <_sbrk_r>
 800c982:	1c43      	adds	r3, r0, #1
 800c984:	d103      	bne.n	800c98e <sbrk_aligned+0x26>
 800c986:	f04f 34ff 	mov.w	r4, #4294967295
 800c98a:	4620      	mov	r0, r4
 800c98c:	bd70      	pop	{r4, r5, r6, pc}
 800c98e:	1cc4      	adds	r4, r0, #3
 800c990:	f024 0403 	bic.w	r4, r4, #3
 800c994:	42a0      	cmp	r0, r4
 800c996:	d0f8      	beq.n	800c98a <sbrk_aligned+0x22>
 800c998:	1a21      	subs	r1, r4, r0
 800c99a:	4628      	mov	r0, r5
 800c99c:	f001 fa06 	bl	800ddac <_sbrk_r>
 800c9a0:	3001      	adds	r0, #1
 800c9a2:	d1f2      	bne.n	800c98a <sbrk_aligned+0x22>
 800c9a4:	e7ef      	b.n	800c986 <sbrk_aligned+0x1e>
 800c9a6:	bf00      	nop
 800c9a8:	20000818 	.word	0x20000818

0800c9ac <_malloc_r>:
 800c9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9b0:	1ccd      	adds	r5, r1, #3
 800c9b2:	f025 0503 	bic.w	r5, r5, #3
 800c9b6:	3508      	adds	r5, #8
 800c9b8:	2d0c      	cmp	r5, #12
 800c9ba:	bf38      	it	cc
 800c9bc:	250c      	movcc	r5, #12
 800c9be:	2d00      	cmp	r5, #0
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	db01      	blt.n	800c9c8 <_malloc_r+0x1c>
 800c9c4:	42a9      	cmp	r1, r5
 800c9c6:	d904      	bls.n	800c9d2 <_malloc_r+0x26>
 800c9c8:	230c      	movs	r3, #12
 800c9ca:	6033      	str	r3, [r6, #0]
 800c9cc:	2000      	movs	r0, #0
 800c9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800caa8 <_malloc_r+0xfc>
 800c9d6:	f000 f87b 	bl	800cad0 <__malloc_lock>
 800c9da:	f8d8 3000 	ldr.w	r3, [r8]
 800c9de:	461c      	mov	r4, r3
 800c9e0:	bb44      	cbnz	r4, 800ca34 <_malloc_r+0x88>
 800c9e2:	4629      	mov	r1, r5
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f7ff ffbf 	bl	800c968 <sbrk_aligned>
 800c9ea:	1c43      	adds	r3, r0, #1
 800c9ec:	4604      	mov	r4, r0
 800c9ee:	d158      	bne.n	800caa2 <_malloc_r+0xf6>
 800c9f0:	f8d8 4000 	ldr.w	r4, [r8]
 800c9f4:	4627      	mov	r7, r4
 800c9f6:	2f00      	cmp	r7, #0
 800c9f8:	d143      	bne.n	800ca82 <_malloc_r+0xd6>
 800c9fa:	2c00      	cmp	r4, #0
 800c9fc:	d04b      	beq.n	800ca96 <_malloc_r+0xea>
 800c9fe:	6823      	ldr	r3, [r4, #0]
 800ca00:	4639      	mov	r1, r7
 800ca02:	4630      	mov	r0, r6
 800ca04:	eb04 0903 	add.w	r9, r4, r3
 800ca08:	f001 f9d0 	bl	800ddac <_sbrk_r>
 800ca0c:	4581      	cmp	r9, r0
 800ca0e:	d142      	bne.n	800ca96 <_malloc_r+0xea>
 800ca10:	6821      	ldr	r1, [r4, #0]
 800ca12:	1a6d      	subs	r5, r5, r1
 800ca14:	4629      	mov	r1, r5
 800ca16:	4630      	mov	r0, r6
 800ca18:	f7ff ffa6 	bl	800c968 <sbrk_aligned>
 800ca1c:	3001      	adds	r0, #1
 800ca1e:	d03a      	beq.n	800ca96 <_malloc_r+0xea>
 800ca20:	6823      	ldr	r3, [r4, #0]
 800ca22:	442b      	add	r3, r5
 800ca24:	6023      	str	r3, [r4, #0]
 800ca26:	f8d8 3000 	ldr.w	r3, [r8]
 800ca2a:	685a      	ldr	r2, [r3, #4]
 800ca2c:	bb62      	cbnz	r2, 800ca88 <_malloc_r+0xdc>
 800ca2e:	f8c8 7000 	str.w	r7, [r8]
 800ca32:	e00f      	b.n	800ca54 <_malloc_r+0xa8>
 800ca34:	6822      	ldr	r2, [r4, #0]
 800ca36:	1b52      	subs	r2, r2, r5
 800ca38:	d420      	bmi.n	800ca7c <_malloc_r+0xd0>
 800ca3a:	2a0b      	cmp	r2, #11
 800ca3c:	d917      	bls.n	800ca6e <_malloc_r+0xc2>
 800ca3e:	1961      	adds	r1, r4, r5
 800ca40:	42a3      	cmp	r3, r4
 800ca42:	6025      	str	r5, [r4, #0]
 800ca44:	bf18      	it	ne
 800ca46:	6059      	strne	r1, [r3, #4]
 800ca48:	6863      	ldr	r3, [r4, #4]
 800ca4a:	bf08      	it	eq
 800ca4c:	f8c8 1000 	streq.w	r1, [r8]
 800ca50:	5162      	str	r2, [r4, r5]
 800ca52:	604b      	str	r3, [r1, #4]
 800ca54:	4630      	mov	r0, r6
 800ca56:	f000 f841 	bl	800cadc <__malloc_unlock>
 800ca5a:	f104 000b 	add.w	r0, r4, #11
 800ca5e:	1d23      	adds	r3, r4, #4
 800ca60:	f020 0007 	bic.w	r0, r0, #7
 800ca64:	1ac2      	subs	r2, r0, r3
 800ca66:	bf1c      	itt	ne
 800ca68:	1a1b      	subne	r3, r3, r0
 800ca6a:	50a3      	strne	r3, [r4, r2]
 800ca6c:	e7af      	b.n	800c9ce <_malloc_r+0x22>
 800ca6e:	6862      	ldr	r2, [r4, #4]
 800ca70:	42a3      	cmp	r3, r4
 800ca72:	bf0c      	ite	eq
 800ca74:	f8c8 2000 	streq.w	r2, [r8]
 800ca78:	605a      	strne	r2, [r3, #4]
 800ca7a:	e7eb      	b.n	800ca54 <_malloc_r+0xa8>
 800ca7c:	4623      	mov	r3, r4
 800ca7e:	6864      	ldr	r4, [r4, #4]
 800ca80:	e7ae      	b.n	800c9e0 <_malloc_r+0x34>
 800ca82:	463c      	mov	r4, r7
 800ca84:	687f      	ldr	r7, [r7, #4]
 800ca86:	e7b6      	b.n	800c9f6 <_malloc_r+0x4a>
 800ca88:	461a      	mov	r2, r3
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	42a3      	cmp	r3, r4
 800ca8e:	d1fb      	bne.n	800ca88 <_malloc_r+0xdc>
 800ca90:	2300      	movs	r3, #0
 800ca92:	6053      	str	r3, [r2, #4]
 800ca94:	e7de      	b.n	800ca54 <_malloc_r+0xa8>
 800ca96:	230c      	movs	r3, #12
 800ca98:	6033      	str	r3, [r6, #0]
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	f000 f81e 	bl	800cadc <__malloc_unlock>
 800caa0:	e794      	b.n	800c9cc <_malloc_r+0x20>
 800caa2:	6005      	str	r5, [r0, #0]
 800caa4:	e7d6      	b.n	800ca54 <_malloc_r+0xa8>
 800caa6:	bf00      	nop
 800caa8:	2000081c 	.word	0x2000081c

0800caac <__ascii_mbtowc>:
 800caac:	b082      	sub	sp, #8
 800caae:	b901      	cbnz	r1, 800cab2 <__ascii_mbtowc+0x6>
 800cab0:	a901      	add	r1, sp, #4
 800cab2:	b142      	cbz	r2, 800cac6 <__ascii_mbtowc+0x1a>
 800cab4:	b14b      	cbz	r3, 800caca <__ascii_mbtowc+0x1e>
 800cab6:	7813      	ldrb	r3, [r2, #0]
 800cab8:	600b      	str	r3, [r1, #0]
 800caba:	7812      	ldrb	r2, [r2, #0]
 800cabc:	1e10      	subs	r0, r2, #0
 800cabe:	bf18      	it	ne
 800cac0:	2001      	movne	r0, #1
 800cac2:	b002      	add	sp, #8
 800cac4:	4770      	bx	lr
 800cac6:	4610      	mov	r0, r2
 800cac8:	e7fb      	b.n	800cac2 <__ascii_mbtowc+0x16>
 800caca:	f06f 0001 	mvn.w	r0, #1
 800cace:	e7f8      	b.n	800cac2 <__ascii_mbtowc+0x16>

0800cad0 <__malloc_lock>:
 800cad0:	4801      	ldr	r0, [pc, #4]	@ (800cad8 <__malloc_lock+0x8>)
 800cad2:	f7fe bd4e 	b.w	800b572 <__retarget_lock_acquire_recursive>
 800cad6:	bf00      	nop
 800cad8:	20000814 	.word	0x20000814

0800cadc <__malloc_unlock>:
 800cadc:	4801      	ldr	r0, [pc, #4]	@ (800cae4 <__malloc_unlock+0x8>)
 800cade:	f7fe bd49 	b.w	800b574 <__retarget_lock_release_recursive>
 800cae2:	bf00      	nop
 800cae4:	20000814 	.word	0x20000814

0800cae8 <_Balloc>:
 800cae8:	b570      	push	{r4, r5, r6, lr}
 800caea:	69c6      	ldr	r6, [r0, #28]
 800caec:	4604      	mov	r4, r0
 800caee:	460d      	mov	r5, r1
 800caf0:	b976      	cbnz	r6, 800cb10 <_Balloc+0x28>
 800caf2:	2010      	movs	r0, #16
 800caf4:	f7ff ff30 	bl	800c958 <malloc>
 800caf8:	4602      	mov	r2, r0
 800cafa:	61e0      	str	r0, [r4, #28]
 800cafc:	b920      	cbnz	r0, 800cb08 <_Balloc+0x20>
 800cafe:	4b18      	ldr	r3, [pc, #96]	@ (800cb60 <_Balloc+0x78>)
 800cb00:	4818      	ldr	r0, [pc, #96]	@ (800cb64 <_Balloc+0x7c>)
 800cb02:	216b      	movs	r1, #107	@ 0x6b
 800cb04:	f001 f962 	bl	800ddcc <__assert_func>
 800cb08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb0c:	6006      	str	r6, [r0, #0]
 800cb0e:	60c6      	str	r6, [r0, #12]
 800cb10:	69e6      	ldr	r6, [r4, #28]
 800cb12:	68f3      	ldr	r3, [r6, #12]
 800cb14:	b183      	cbz	r3, 800cb38 <_Balloc+0x50>
 800cb16:	69e3      	ldr	r3, [r4, #28]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb1e:	b9b8      	cbnz	r0, 800cb50 <_Balloc+0x68>
 800cb20:	2101      	movs	r1, #1
 800cb22:	fa01 f605 	lsl.w	r6, r1, r5
 800cb26:	1d72      	adds	r2, r6, #5
 800cb28:	0092      	lsls	r2, r2, #2
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f001 f96c 	bl	800de08 <_calloc_r>
 800cb30:	b160      	cbz	r0, 800cb4c <_Balloc+0x64>
 800cb32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb36:	e00e      	b.n	800cb56 <_Balloc+0x6e>
 800cb38:	2221      	movs	r2, #33	@ 0x21
 800cb3a:	2104      	movs	r1, #4
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f001 f963 	bl	800de08 <_calloc_r>
 800cb42:	69e3      	ldr	r3, [r4, #28]
 800cb44:	60f0      	str	r0, [r6, #12]
 800cb46:	68db      	ldr	r3, [r3, #12]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d1e4      	bne.n	800cb16 <_Balloc+0x2e>
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	bd70      	pop	{r4, r5, r6, pc}
 800cb50:	6802      	ldr	r2, [r0, #0]
 800cb52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb56:	2300      	movs	r3, #0
 800cb58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb5c:	e7f7      	b.n	800cb4e <_Balloc+0x66>
 800cb5e:	bf00      	nop
 800cb60:	0800f4e6 	.word	0x0800f4e6
 800cb64:	0800f5c6 	.word	0x0800f5c6

0800cb68 <_Bfree>:
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	69c6      	ldr	r6, [r0, #28]
 800cb6c:	4605      	mov	r5, r0
 800cb6e:	460c      	mov	r4, r1
 800cb70:	b976      	cbnz	r6, 800cb90 <_Bfree+0x28>
 800cb72:	2010      	movs	r0, #16
 800cb74:	f7ff fef0 	bl	800c958 <malloc>
 800cb78:	4602      	mov	r2, r0
 800cb7a:	61e8      	str	r0, [r5, #28]
 800cb7c:	b920      	cbnz	r0, 800cb88 <_Bfree+0x20>
 800cb7e:	4b09      	ldr	r3, [pc, #36]	@ (800cba4 <_Bfree+0x3c>)
 800cb80:	4809      	ldr	r0, [pc, #36]	@ (800cba8 <_Bfree+0x40>)
 800cb82:	218f      	movs	r1, #143	@ 0x8f
 800cb84:	f001 f922 	bl	800ddcc <__assert_func>
 800cb88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb8c:	6006      	str	r6, [r0, #0]
 800cb8e:	60c6      	str	r6, [r0, #12]
 800cb90:	b13c      	cbz	r4, 800cba2 <_Bfree+0x3a>
 800cb92:	69eb      	ldr	r3, [r5, #28]
 800cb94:	6862      	ldr	r2, [r4, #4]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cb9c:	6021      	str	r1, [r4, #0]
 800cb9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cba2:	bd70      	pop	{r4, r5, r6, pc}
 800cba4:	0800f4e6 	.word	0x0800f4e6
 800cba8:	0800f5c6 	.word	0x0800f5c6

0800cbac <__multadd>:
 800cbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbb0:	690d      	ldr	r5, [r1, #16]
 800cbb2:	4607      	mov	r7, r0
 800cbb4:	460c      	mov	r4, r1
 800cbb6:	461e      	mov	r6, r3
 800cbb8:	f101 0c14 	add.w	ip, r1, #20
 800cbbc:	2000      	movs	r0, #0
 800cbbe:	f8dc 3000 	ldr.w	r3, [ip]
 800cbc2:	b299      	uxth	r1, r3
 800cbc4:	fb02 6101 	mla	r1, r2, r1, r6
 800cbc8:	0c1e      	lsrs	r6, r3, #16
 800cbca:	0c0b      	lsrs	r3, r1, #16
 800cbcc:	fb02 3306 	mla	r3, r2, r6, r3
 800cbd0:	b289      	uxth	r1, r1
 800cbd2:	3001      	adds	r0, #1
 800cbd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cbd8:	4285      	cmp	r5, r0
 800cbda:	f84c 1b04 	str.w	r1, [ip], #4
 800cbde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cbe2:	dcec      	bgt.n	800cbbe <__multadd+0x12>
 800cbe4:	b30e      	cbz	r6, 800cc2a <__multadd+0x7e>
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	42ab      	cmp	r3, r5
 800cbea:	dc19      	bgt.n	800cc20 <__multadd+0x74>
 800cbec:	6861      	ldr	r1, [r4, #4]
 800cbee:	4638      	mov	r0, r7
 800cbf0:	3101      	adds	r1, #1
 800cbf2:	f7ff ff79 	bl	800cae8 <_Balloc>
 800cbf6:	4680      	mov	r8, r0
 800cbf8:	b928      	cbnz	r0, 800cc06 <__multadd+0x5a>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800cc30 <__multadd+0x84>)
 800cbfe:	480d      	ldr	r0, [pc, #52]	@ (800cc34 <__multadd+0x88>)
 800cc00:	21ba      	movs	r1, #186	@ 0xba
 800cc02:	f001 f8e3 	bl	800ddcc <__assert_func>
 800cc06:	6922      	ldr	r2, [r4, #16]
 800cc08:	3202      	adds	r2, #2
 800cc0a:	f104 010c 	add.w	r1, r4, #12
 800cc0e:	0092      	lsls	r2, r2, #2
 800cc10:	300c      	adds	r0, #12
 800cc12:	f7fe fcb0 	bl	800b576 <memcpy>
 800cc16:	4621      	mov	r1, r4
 800cc18:	4638      	mov	r0, r7
 800cc1a:	f7ff ffa5 	bl	800cb68 <_Bfree>
 800cc1e:	4644      	mov	r4, r8
 800cc20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc24:	3501      	adds	r5, #1
 800cc26:	615e      	str	r6, [r3, #20]
 800cc28:	6125      	str	r5, [r4, #16]
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc30:	0800f555 	.word	0x0800f555
 800cc34:	0800f5c6 	.word	0x0800f5c6

0800cc38 <__s2b>:
 800cc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc3c:	460c      	mov	r4, r1
 800cc3e:	4615      	mov	r5, r2
 800cc40:	461f      	mov	r7, r3
 800cc42:	2209      	movs	r2, #9
 800cc44:	3308      	adds	r3, #8
 800cc46:	4606      	mov	r6, r0
 800cc48:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	2201      	movs	r2, #1
 800cc50:	429a      	cmp	r2, r3
 800cc52:	db09      	blt.n	800cc68 <__s2b+0x30>
 800cc54:	4630      	mov	r0, r6
 800cc56:	f7ff ff47 	bl	800cae8 <_Balloc>
 800cc5a:	b940      	cbnz	r0, 800cc6e <__s2b+0x36>
 800cc5c:	4602      	mov	r2, r0
 800cc5e:	4b19      	ldr	r3, [pc, #100]	@ (800ccc4 <__s2b+0x8c>)
 800cc60:	4819      	ldr	r0, [pc, #100]	@ (800ccc8 <__s2b+0x90>)
 800cc62:	21d3      	movs	r1, #211	@ 0xd3
 800cc64:	f001 f8b2 	bl	800ddcc <__assert_func>
 800cc68:	0052      	lsls	r2, r2, #1
 800cc6a:	3101      	adds	r1, #1
 800cc6c:	e7f0      	b.n	800cc50 <__s2b+0x18>
 800cc6e:	9b08      	ldr	r3, [sp, #32]
 800cc70:	6143      	str	r3, [r0, #20]
 800cc72:	2d09      	cmp	r5, #9
 800cc74:	f04f 0301 	mov.w	r3, #1
 800cc78:	6103      	str	r3, [r0, #16]
 800cc7a:	dd16      	ble.n	800ccaa <__s2b+0x72>
 800cc7c:	f104 0909 	add.w	r9, r4, #9
 800cc80:	46c8      	mov	r8, r9
 800cc82:	442c      	add	r4, r5
 800cc84:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cc88:	4601      	mov	r1, r0
 800cc8a:	3b30      	subs	r3, #48	@ 0x30
 800cc8c:	220a      	movs	r2, #10
 800cc8e:	4630      	mov	r0, r6
 800cc90:	f7ff ff8c 	bl	800cbac <__multadd>
 800cc94:	45a0      	cmp	r8, r4
 800cc96:	d1f5      	bne.n	800cc84 <__s2b+0x4c>
 800cc98:	f1a5 0408 	sub.w	r4, r5, #8
 800cc9c:	444c      	add	r4, r9
 800cc9e:	1b2d      	subs	r5, r5, r4
 800cca0:	1963      	adds	r3, r4, r5
 800cca2:	42bb      	cmp	r3, r7
 800cca4:	db04      	blt.n	800ccb0 <__s2b+0x78>
 800cca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccaa:	340a      	adds	r4, #10
 800ccac:	2509      	movs	r5, #9
 800ccae:	e7f6      	b.n	800cc9e <__s2b+0x66>
 800ccb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ccb4:	4601      	mov	r1, r0
 800ccb6:	3b30      	subs	r3, #48	@ 0x30
 800ccb8:	220a      	movs	r2, #10
 800ccba:	4630      	mov	r0, r6
 800ccbc:	f7ff ff76 	bl	800cbac <__multadd>
 800ccc0:	e7ee      	b.n	800cca0 <__s2b+0x68>
 800ccc2:	bf00      	nop
 800ccc4:	0800f555 	.word	0x0800f555
 800ccc8:	0800f5c6 	.word	0x0800f5c6

0800cccc <__hi0bits>:
 800cccc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	bf36      	itet	cc
 800ccd4:	0403      	lslcc	r3, r0, #16
 800ccd6:	2000      	movcs	r0, #0
 800ccd8:	2010      	movcc	r0, #16
 800ccda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ccde:	bf3c      	itt	cc
 800cce0:	021b      	lslcc	r3, r3, #8
 800cce2:	3008      	addcc	r0, #8
 800cce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cce8:	bf3c      	itt	cc
 800ccea:	011b      	lslcc	r3, r3, #4
 800ccec:	3004      	addcc	r0, #4
 800ccee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccf2:	bf3c      	itt	cc
 800ccf4:	009b      	lslcc	r3, r3, #2
 800ccf6:	3002      	addcc	r0, #2
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	db05      	blt.n	800cd08 <__hi0bits+0x3c>
 800ccfc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd00:	f100 0001 	add.w	r0, r0, #1
 800cd04:	bf08      	it	eq
 800cd06:	2020      	moveq	r0, #32
 800cd08:	4770      	bx	lr

0800cd0a <__lo0bits>:
 800cd0a:	6803      	ldr	r3, [r0, #0]
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	f013 0007 	ands.w	r0, r3, #7
 800cd12:	d00b      	beq.n	800cd2c <__lo0bits+0x22>
 800cd14:	07d9      	lsls	r1, r3, #31
 800cd16:	d421      	bmi.n	800cd5c <__lo0bits+0x52>
 800cd18:	0798      	lsls	r0, r3, #30
 800cd1a:	bf49      	itett	mi
 800cd1c:	085b      	lsrmi	r3, r3, #1
 800cd1e:	089b      	lsrpl	r3, r3, #2
 800cd20:	2001      	movmi	r0, #1
 800cd22:	6013      	strmi	r3, [r2, #0]
 800cd24:	bf5c      	itt	pl
 800cd26:	6013      	strpl	r3, [r2, #0]
 800cd28:	2002      	movpl	r0, #2
 800cd2a:	4770      	bx	lr
 800cd2c:	b299      	uxth	r1, r3
 800cd2e:	b909      	cbnz	r1, 800cd34 <__lo0bits+0x2a>
 800cd30:	0c1b      	lsrs	r3, r3, #16
 800cd32:	2010      	movs	r0, #16
 800cd34:	b2d9      	uxtb	r1, r3
 800cd36:	b909      	cbnz	r1, 800cd3c <__lo0bits+0x32>
 800cd38:	3008      	adds	r0, #8
 800cd3a:	0a1b      	lsrs	r3, r3, #8
 800cd3c:	0719      	lsls	r1, r3, #28
 800cd3e:	bf04      	itt	eq
 800cd40:	091b      	lsreq	r3, r3, #4
 800cd42:	3004      	addeq	r0, #4
 800cd44:	0799      	lsls	r1, r3, #30
 800cd46:	bf04      	itt	eq
 800cd48:	089b      	lsreq	r3, r3, #2
 800cd4a:	3002      	addeq	r0, #2
 800cd4c:	07d9      	lsls	r1, r3, #31
 800cd4e:	d403      	bmi.n	800cd58 <__lo0bits+0x4e>
 800cd50:	085b      	lsrs	r3, r3, #1
 800cd52:	f100 0001 	add.w	r0, r0, #1
 800cd56:	d003      	beq.n	800cd60 <__lo0bits+0x56>
 800cd58:	6013      	str	r3, [r2, #0]
 800cd5a:	4770      	bx	lr
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	4770      	bx	lr
 800cd60:	2020      	movs	r0, #32
 800cd62:	4770      	bx	lr

0800cd64 <__i2b>:
 800cd64:	b510      	push	{r4, lr}
 800cd66:	460c      	mov	r4, r1
 800cd68:	2101      	movs	r1, #1
 800cd6a:	f7ff febd 	bl	800cae8 <_Balloc>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	b928      	cbnz	r0, 800cd7e <__i2b+0x1a>
 800cd72:	4b05      	ldr	r3, [pc, #20]	@ (800cd88 <__i2b+0x24>)
 800cd74:	4805      	ldr	r0, [pc, #20]	@ (800cd8c <__i2b+0x28>)
 800cd76:	f240 1145 	movw	r1, #325	@ 0x145
 800cd7a:	f001 f827 	bl	800ddcc <__assert_func>
 800cd7e:	2301      	movs	r3, #1
 800cd80:	6144      	str	r4, [r0, #20]
 800cd82:	6103      	str	r3, [r0, #16]
 800cd84:	bd10      	pop	{r4, pc}
 800cd86:	bf00      	nop
 800cd88:	0800f555 	.word	0x0800f555
 800cd8c:	0800f5c6 	.word	0x0800f5c6

0800cd90 <__multiply>:
 800cd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd94:	4614      	mov	r4, r2
 800cd96:	690a      	ldr	r2, [r1, #16]
 800cd98:	6923      	ldr	r3, [r4, #16]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	bfa8      	it	ge
 800cd9e:	4623      	movge	r3, r4
 800cda0:	460f      	mov	r7, r1
 800cda2:	bfa4      	itt	ge
 800cda4:	460c      	movge	r4, r1
 800cda6:	461f      	movge	r7, r3
 800cda8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cdac:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cdb0:	68a3      	ldr	r3, [r4, #8]
 800cdb2:	6861      	ldr	r1, [r4, #4]
 800cdb4:	eb0a 0609 	add.w	r6, sl, r9
 800cdb8:	42b3      	cmp	r3, r6
 800cdba:	b085      	sub	sp, #20
 800cdbc:	bfb8      	it	lt
 800cdbe:	3101      	addlt	r1, #1
 800cdc0:	f7ff fe92 	bl	800cae8 <_Balloc>
 800cdc4:	b930      	cbnz	r0, 800cdd4 <__multiply+0x44>
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	4b44      	ldr	r3, [pc, #272]	@ (800cedc <__multiply+0x14c>)
 800cdca:	4845      	ldr	r0, [pc, #276]	@ (800cee0 <__multiply+0x150>)
 800cdcc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cdd0:	f000 fffc 	bl	800ddcc <__assert_func>
 800cdd4:	f100 0514 	add.w	r5, r0, #20
 800cdd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cddc:	462b      	mov	r3, r5
 800cdde:	2200      	movs	r2, #0
 800cde0:	4543      	cmp	r3, r8
 800cde2:	d321      	bcc.n	800ce28 <__multiply+0x98>
 800cde4:	f107 0114 	add.w	r1, r7, #20
 800cde8:	f104 0214 	add.w	r2, r4, #20
 800cdec:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cdf0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cdf4:	9302      	str	r3, [sp, #8]
 800cdf6:	1b13      	subs	r3, r2, r4
 800cdf8:	3b15      	subs	r3, #21
 800cdfa:	f023 0303 	bic.w	r3, r3, #3
 800cdfe:	3304      	adds	r3, #4
 800ce00:	f104 0715 	add.w	r7, r4, #21
 800ce04:	42ba      	cmp	r2, r7
 800ce06:	bf38      	it	cc
 800ce08:	2304      	movcc	r3, #4
 800ce0a:	9301      	str	r3, [sp, #4]
 800ce0c:	9b02      	ldr	r3, [sp, #8]
 800ce0e:	9103      	str	r1, [sp, #12]
 800ce10:	428b      	cmp	r3, r1
 800ce12:	d80c      	bhi.n	800ce2e <__multiply+0x9e>
 800ce14:	2e00      	cmp	r6, #0
 800ce16:	dd03      	ble.n	800ce20 <__multiply+0x90>
 800ce18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d05b      	beq.n	800ced8 <__multiply+0x148>
 800ce20:	6106      	str	r6, [r0, #16]
 800ce22:	b005      	add	sp, #20
 800ce24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce28:	f843 2b04 	str.w	r2, [r3], #4
 800ce2c:	e7d8      	b.n	800cde0 <__multiply+0x50>
 800ce2e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce32:	f1ba 0f00 	cmp.w	sl, #0
 800ce36:	d024      	beq.n	800ce82 <__multiply+0xf2>
 800ce38:	f104 0e14 	add.w	lr, r4, #20
 800ce3c:	46a9      	mov	r9, r5
 800ce3e:	f04f 0c00 	mov.w	ip, #0
 800ce42:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce46:	f8d9 3000 	ldr.w	r3, [r9]
 800ce4a:	fa1f fb87 	uxth.w	fp, r7
 800ce4e:	b29b      	uxth	r3, r3
 800ce50:	fb0a 330b 	mla	r3, sl, fp, r3
 800ce54:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ce58:	f8d9 7000 	ldr.w	r7, [r9]
 800ce5c:	4463      	add	r3, ip
 800ce5e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ce62:	fb0a c70b 	mla	r7, sl, fp, ip
 800ce66:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ce70:	4572      	cmp	r2, lr
 800ce72:	f849 3b04 	str.w	r3, [r9], #4
 800ce76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ce7a:	d8e2      	bhi.n	800ce42 <__multiply+0xb2>
 800ce7c:	9b01      	ldr	r3, [sp, #4]
 800ce7e:	f845 c003 	str.w	ip, [r5, r3]
 800ce82:	9b03      	ldr	r3, [sp, #12]
 800ce84:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ce88:	3104      	adds	r1, #4
 800ce8a:	f1b9 0f00 	cmp.w	r9, #0
 800ce8e:	d021      	beq.n	800ced4 <__multiply+0x144>
 800ce90:	682b      	ldr	r3, [r5, #0]
 800ce92:	f104 0c14 	add.w	ip, r4, #20
 800ce96:	46ae      	mov	lr, r5
 800ce98:	f04f 0a00 	mov.w	sl, #0
 800ce9c:	f8bc b000 	ldrh.w	fp, [ip]
 800cea0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cea4:	fb09 770b 	mla	r7, r9, fp, r7
 800cea8:	4457      	add	r7, sl
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ceb0:	f84e 3b04 	str.w	r3, [lr], #4
 800ceb4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ceb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cebc:	f8be 3000 	ldrh.w	r3, [lr]
 800cec0:	fb09 330a 	mla	r3, r9, sl, r3
 800cec4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cec8:	4562      	cmp	r2, ip
 800ceca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cece:	d8e5      	bhi.n	800ce9c <__multiply+0x10c>
 800ced0:	9f01      	ldr	r7, [sp, #4]
 800ced2:	51eb      	str	r3, [r5, r7]
 800ced4:	3504      	adds	r5, #4
 800ced6:	e799      	b.n	800ce0c <__multiply+0x7c>
 800ced8:	3e01      	subs	r6, #1
 800ceda:	e79b      	b.n	800ce14 <__multiply+0x84>
 800cedc:	0800f555 	.word	0x0800f555
 800cee0:	0800f5c6 	.word	0x0800f5c6

0800cee4 <__pow5mult>:
 800cee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cee8:	4615      	mov	r5, r2
 800ceea:	f012 0203 	ands.w	r2, r2, #3
 800ceee:	4607      	mov	r7, r0
 800cef0:	460e      	mov	r6, r1
 800cef2:	d007      	beq.n	800cf04 <__pow5mult+0x20>
 800cef4:	4c25      	ldr	r4, [pc, #148]	@ (800cf8c <__pow5mult+0xa8>)
 800cef6:	3a01      	subs	r2, #1
 800cef8:	2300      	movs	r3, #0
 800cefa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cefe:	f7ff fe55 	bl	800cbac <__multadd>
 800cf02:	4606      	mov	r6, r0
 800cf04:	10ad      	asrs	r5, r5, #2
 800cf06:	d03d      	beq.n	800cf84 <__pow5mult+0xa0>
 800cf08:	69fc      	ldr	r4, [r7, #28]
 800cf0a:	b97c      	cbnz	r4, 800cf2c <__pow5mult+0x48>
 800cf0c:	2010      	movs	r0, #16
 800cf0e:	f7ff fd23 	bl	800c958 <malloc>
 800cf12:	4602      	mov	r2, r0
 800cf14:	61f8      	str	r0, [r7, #28]
 800cf16:	b928      	cbnz	r0, 800cf24 <__pow5mult+0x40>
 800cf18:	4b1d      	ldr	r3, [pc, #116]	@ (800cf90 <__pow5mult+0xac>)
 800cf1a:	481e      	ldr	r0, [pc, #120]	@ (800cf94 <__pow5mult+0xb0>)
 800cf1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf20:	f000 ff54 	bl	800ddcc <__assert_func>
 800cf24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf28:	6004      	str	r4, [r0, #0]
 800cf2a:	60c4      	str	r4, [r0, #12]
 800cf2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf34:	b94c      	cbnz	r4, 800cf4a <__pow5mult+0x66>
 800cf36:	f240 2171 	movw	r1, #625	@ 0x271
 800cf3a:	4638      	mov	r0, r7
 800cf3c:	f7ff ff12 	bl	800cd64 <__i2b>
 800cf40:	2300      	movs	r3, #0
 800cf42:	f8c8 0008 	str.w	r0, [r8, #8]
 800cf46:	4604      	mov	r4, r0
 800cf48:	6003      	str	r3, [r0, #0]
 800cf4a:	f04f 0900 	mov.w	r9, #0
 800cf4e:	07eb      	lsls	r3, r5, #31
 800cf50:	d50a      	bpl.n	800cf68 <__pow5mult+0x84>
 800cf52:	4631      	mov	r1, r6
 800cf54:	4622      	mov	r2, r4
 800cf56:	4638      	mov	r0, r7
 800cf58:	f7ff ff1a 	bl	800cd90 <__multiply>
 800cf5c:	4631      	mov	r1, r6
 800cf5e:	4680      	mov	r8, r0
 800cf60:	4638      	mov	r0, r7
 800cf62:	f7ff fe01 	bl	800cb68 <_Bfree>
 800cf66:	4646      	mov	r6, r8
 800cf68:	106d      	asrs	r5, r5, #1
 800cf6a:	d00b      	beq.n	800cf84 <__pow5mult+0xa0>
 800cf6c:	6820      	ldr	r0, [r4, #0]
 800cf6e:	b938      	cbnz	r0, 800cf80 <__pow5mult+0x9c>
 800cf70:	4622      	mov	r2, r4
 800cf72:	4621      	mov	r1, r4
 800cf74:	4638      	mov	r0, r7
 800cf76:	f7ff ff0b 	bl	800cd90 <__multiply>
 800cf7a:	6020      	str	r0, [r4, #0]
 800cf7c:	f8c0 9000 	str.w	r9, [r0]
 800cf80:	4604      	mov	r4, r0
 800cf82:	e7e4      	b.n	800cf4e <__pow5mult+0x6a>
 800cf84:	4630      	mov	r0, r6
 800cf86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf8a:	bf00      	nop
 800cf8c:	0800f620 	.word	0x0800f620
 800cf90:	0800f4e6 	.word	0x0800f4e6
 800cf94:	0800f5c6 	.word	0x0800f5c6

0800cf98 <__lshift>:
 800cf98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf9c:	460c      	mov	r4, r1
 800cf9e:	6849      	ldr	r1, [r1, #4]
 800cfa0:	6923      	ldr	r3, [r4, #16]
 800cfa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cfa6:	68a3      	ldr	r3, [r4, #8]
 800cfa8:	4607      	mov	r7, r0
 800cfaa:	4691      	mov	r9, r2
 800cfac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cfb0:	f108 0601 	add.w	r6, r8, #1
 800cfb4:	42b3      	cmp	r3, r6
 800cfb6:	db0b      	blt.n	800cfd0 <__lshift+0x38>
 800cfb8:	4638      	mov	r0, r7
 800cfba:	f7ff fd95 	bl	800cae8 <_Balloc>
 800cfbe:	4605      	mov	r5, r0
 800cfc0:	b948      	cbnz	r0, 800cfd6 <__lshift+0x3e>
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	4b28      	ldr	r3, [pc, #160]	@ (800d068 <__lshift+0xd0>)
 800cfc6:	4829      	ldr	r0, [pc, #164]	@ (800d06c <__lshift+0xd4>)
 800cfc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cfcc:	f000 fefe 	bl	800ddcc <__assert_func>
 800cfd0:	3101      	adds	r1, #1
 800cfd2:	005b      	lsls	r3, r3, #1
 800cfd4:	e7ee      	b.n	800cfb4 <__lshift+0x1c>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	f100 0114 	add.w	r1, r0, #20
 800cfdc:	f100 0210 	add.w	r2, r0, #16
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	4553      	cmp	r3, sl
 800cfe4:	db33      	blt.n	800d04e <__lshift+0xb6>
 800cfe6:	6920      	ldr	r0, [r4, #16]
 800cfe8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cfec:	f104 0314 	add.w	r3, r4, #20
 800cff0:	f019 091f 	ands.w	r9, r9, #31
 800cff4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cff8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cffc:	d02b      	beq.n	800d056 <__lshift+0xbe>
 800cffe:	f1c9 0e20 	rsb	lr, r9, #32
 800d002:	468a      	mov	sl, r1
 800d004:	2200      	movs	r2, #0
 800d006:	6818      	ldr	r0, [r3, #0]
 800d008:	fa00 f009 	lsl.w	r0, r0, r9
 800d00c:	4310      	orrs	r0, r2
 800d00e:	f84a 0b04 	str.w	r0, [sl], #4
 800d012:	f853 2b04 	ldr.w	r2, [r3], #4
 800d016:	459c      	cmp	ip, r3
 800d018:	fa22 f20e 	lsr.w	r2, r2, lr
 800d01c:	d8f3      	bhi.n	800d006 <__lshift+0x6e>
 800d01e:	ebac 0304 	sub.w	r3, ip, r4
 800d022:	3b15      	subs	r3, #21
 800d024:	f023 0303 	bic.w	r3, r3, #3
 800d028:	3304      	adds	r3, #4
 800d02a:	f104 0015 	add.w	r0, r4, #21
 800d02e:	4584      	cmp	ip, r0
 800d030:	bf38      	it	cc
 800d032:	2304      	movcc	r3, #4
 800d034:	50ca      	str	r2, [r1, r3]
 800d036:	b10a      	cbz	r2, 800d03c <__lshift+0xa4>
 800d038:	f108 0602 	add.w	r6, r8, #2
 800d03c:	3e01      	subs	r6, #1
 800d03e:	4638      	mov	r0, r7
 800d040:	612e      	str	r6, [r5, #16]
 800d042:	4621      	mov	r1, r4
 800d044:	f7ff fd90 	bl	800cb68 <_Bfree>
 800d048:	4628      	mov	r0, r5
 800d04a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d04e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d052:	3301      	adds	r3, #1
 800d054:	e7c5      	b.n	800cfe2 <__lshift+0x4a>
 800d056:	3904      	subs	r1, #4
 800d058:	f853 2b04 	ldr.w	r2, [r3], #4
 800d05c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d060:	459c      	cmp	ip, r3
 800d062:	d8f9      	bhi.n	800d058 <__lshift+0xc0>
 800d064:	e7ea      	b.n	800d03c <__lshift+0xa4>
 800d066:	bf00      	nop
 800d068:	0800f555 	.word	0x0800f555
 800d06c:	0800f5c6 	.word	0x0800f5c6

0800d070 <__mcmp>:
 800d070:	690a      	ldr	r2, [r1, #16]
 800d072:	4603      	mov	r3, r0
 800d074:	6900      	ldr	r0, [r0, #16]
 800d076:	1a80      	subs	r0, r0, r2
 800d078:	b530      	push	{r4, r5, lr}
 800d07a:	d10e      	bne.n	800d09a <__mcmp+0x2a>
 800d07c:	3314      	adds	r3, #20
 800d07e:	3114      	adds	r1, #20
 800d080:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d084:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d088:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d08c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d090:	4295      	cmp	r5, r2
 800d092:	d003      	beq.n	800d09c <__mcmp+0x2c>
 800d094:	d205      	bcs.n	800d0a2 <__mcmp+0x32>
 800d096:	f04f 30ff 	mov.w	r0, #4294967295
 800d09a:	bd30      	pop	{r4, r5, pc}
 800d09c:	42a3      	cmp	r3, r4
 800d09e:	d3f3      	bcc.n	800d088 <__mcmp+0x18>
 800d0a0:	e7fb      	b.n	800d09a <__mcmp+0x2a>
 800d0a2:	2001      	movs	r0, #1
 800d0a4:	e7f9      	b.n	800d09a <__mcmp+0x2a>
	...

0800d0a8 <__mdiff>:
 800d0a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ac:	4689      	mov	r9, r1
 800d0ae:	4606      	mov	r6, r0
 800d0b0:	4611      	mov	r1, r2
 800d0b2:	4648      	mov	r0, r9
 800d0b4:	4614      	mov	r4, r2
 800d0b6:	f7ff ffdb 	bl	800d070 <__mcmp>
 800d0ba:	1e05      	subs	r5, r0, #0
 800d0bc:	d112      	bne.n	800d0e4 <__mdiff+0x3c>
 800d0be:	4629      	mov	r1, r5
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	f7ff fd11 	bl	800cae8 <_Balloc>
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	b928      	cbnz	r0, 800d0d6 <__mdiff+0x2e>
 800d0ca:	4b3f      	ldr	r3, [pc, #252]	@ (800d1c8 <__mdiff+0x120>)
 800d0cc:	f240 2137 	movw	r1, #567	@ 0x237
 800d0d0:	483e      	ldr	r0, [pc, #248]	@ (800d1cc <__mdiff+0x124>)
 800d0d2:	f000 fe7b 	bl	800ddcc <__assert_func>
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d0dc:	4610      	mov	r0, r2
 800d0de:	b003      	add	sp, #12
 800d0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e4:	bfbc      	itt	lt
 800d0e6:	464b      	movlt	r3, r9
 800d0e8:	46a1      	movlt	r9, r4
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d0f0:	bfba      	itte	lt
 800d0f2:	461c      	movlt	r4, r3
 800d0f4:	2501      	movlt	r5, #1
 800d0f6:	2500      	movge	r5, #0
 800d0f8:	f7ff fcf6 	bl	800cae8 <_Balloc>
 800d0fc:	4602      	mov	r2, r0
 800d0fe:	b918      	cbnz	r0, 800d108 <__mdiff+0x60>
 800d100:	4b31      	ldr	r3, [pc, #196]	@ (800d1c8 <__mdiff+0x120>)
 800d102:	f240 2145 	movw	r1, #581	@ 0x245
 800d106:	e7e3      	b.n	800d0d0 <__mdiff+0x28>
 800d108:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d10c:	6926      	ldr	r6, [r4, #16]
 800d10e:	60c5      	str	r5, [r0, #12]
 800d110:	f109 0310 	add.w	r3, r9, #16
 800d114:	f109 0514 	add.w	r5, r9, #20
 800d118:	f104 0e14 	add.w	lr, r4, #20
 800d11c:	f100 0b14 	add.w	fp, r0, #20
 800d120:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d124:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d128:	9301      	str	r3, [sp, #4]
 800d12a:	46d9      	mov	r9, fp
 800d12c:	f04f 0c00 	mov.w	ip, #0
 800d130:	9b01      	ldr	r3, [sp, #4]
 800d132:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d136:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d13a:	9301      	str	r3, [sp, #4]
 800d13c:	fa1f f38a 	uxth.w	r3, sl
 800d140:	4619      	mov	r1, r3
 800d142:	b283      	uxth	r3, r0
 800d144:	1acb      	subs	r3, r1, r3
 800d146:	0c00      	lsrs	r0, r0, #16
 800d148:	4463      	add	r3, ip
 800d14a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d14e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d152:	b29b      	uxth	r3, r3
 800d154:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d158:	4576      	cmp	r6, lr
 800d15a:	f849 3b04 	str.w	r3, [r9], #4
 800d15e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d162:	d8e5      	bhi.n	800d130 <__mdiff+0x88>
 800d164:	1b33      	subs	r3, r6, r4
 800d166:	3b15      	subs	r3, #21
 800d168:	f023 0303 	bic.w	r3, r3, #3
 800d16c:	3415      	adds	r4, #21
 800d16e:	3304      	adds	r3, #4
 800d170:	42a6      	cmp	r6, r4
 800d172:	bf38      	it	cc
 800d174:	2304      	movcc	r3, #4
 800d176:	441d      	add	r5, r3
 800d178:	445b      	add	r3, fp
 800d17a:	461e      	mov	r6, r3
 800d17c:	462c      	mov	r4, r5
 800d17e:	4544      	cmp	r4, r8
 800d180:	d30e      	bcc.n	800d1a0 <__mdiff+0xf8>
 800d182:	f108 0103 	add.w	r1, r8, #3
 800d186:	1b49      	subs	r1, r1, r5
 800d188:	f021 0103 	bic.w	r1, r1, #3
 800d18c:	3d03      	subs	r5, #3
 800d18e:	45a8      	cmp	r8, r5
 800d190:	bf38      	it	cc
 800d192:	2100      	movcc	r1, #0
 800d194:	440b      	add	r3, r1
 800d196:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d19a:	b191      	cbz	r1, 800d1c2 <__mdiff+0x11a>
 800d19c:	6117      	str	r7, [r2, #16]
 800d19e:	e79d      	b.n	800d0dc <__mdiff+0x34>
 800d1a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d1a4:	46e6      	mov	lr, ip
 800d1a6:	0c08      	lsrs	r0, r1, #16
 800d1a8:	fa1c fc81 	uxtah	ip, ip, r1
 800d1ac:	4471      	add	r1, lr
 800d1ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d1b2:	b289      	uxth	r1, r1
 800d1b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d1b8:	f846 1b04 	str.w	r1, [r6], #4
 800d1bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1c0:	e7dd      	b.n	800d17e <__mdiff+0xd6>
 800d1c2:	3f01      	subs	r7, #1
 800d1c4:	e7e7      	b.n	800d196 <__mdiff+0xee>
 800d1c6:	bf00      	nop
 800d1c8:	0800f555 	.word	0x0800f555
 800d1cc:	0800f5c6 	.word	0x0800f5c6

0800d1d0 <__ulp>:
 800d1d0:	b082      	sub	sp, #8
 800d1d2:	ed8d 0b00 	vstr	d0, [sp]
 800d1d6:	9a01      	ldr	r2, [sp, #4]
 800d1d8:	4b0f      	ldr	r3, [pc, #60]	@ (800d218 <__ulp+0x48>)
 800d1da:	4013      	ands	r3, r2
 800d1dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	dc08      	bgt.n	800d1f6 <__ulp+0x26>
 800d1e4:	425b      	negs	r3, r3
 800d1e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d1ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d1ee:	da04      	bge.n	800d1fa <__ulp+0x2a>
 800d1f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d1f4:	4113      	asrs	r3, r2
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	e008      	b.n	800d20c <__ulp+0x3c>
 800d1fa:	f1a2 0314 	sub.w	r3, r2, #20
 800d1fe:	2b1e      	cmp	r3, #30
 800d200:	bfda      	itte	le
 800d202:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d206:	40da      	lsrle	r2, r3
 800d208:	2201      	movgt	r2, #1
 800d20a:	2300      	movs	r3, #0
 800d20c:	4619      	mov	r1, r3
 800d20e:	4610      	mov	r0, r2
 800d210:	ec41 0b10 	vmov	d0, r0, r1
 800d214:	b002      	add	sp, #8
 800d216:	4770      	bx	lr
 800d218:	7ff00000 	.word	0x7ff00000

0800d21c <__b2d>:
 800d21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d220:	6906      	ldr	r6, [r0, #16]
 800d222:	f100 0814 	add.w	r8, r0, #20
 800d226:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d22a:	1f37      	subs	r7, r6, #4
 800d22c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d230:	4610      	mov	r0, r2
 800d232:	f7ff fd4b 	bl	800cccc <__hi0bits>
 800d236:	f1c0 0320 	rsb	r3, r0, #32
 800d23a:	280a      	cmp	r0, #10
 800d23c:	600b      	str	r3, [r1, #0]
 800d23e:	491b      	ldr	r1, [pc, #108]	@ (800d2ac <__b2d+0x90>)
 800d240:	dc15      	bgt.n	800d26e <__b2d+0x52>
 800d242:	f1c0 0c0b 	rsb	ip, r0, #11
 800d246:	fa22 f30c 	lsr.w	r3, r2, ip
 800d24a:	45b8      	cmp	r8, r7
 800d24c:	ea43 0501 	orr.w	r5, r3, r1
 800d250:	bf34      	ite	cc
 800d252:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d256:	2300      	movcs	r3, #0
 800d258:	3015      	adds	r0, #21
 800d25a:	fa02 f000 	lsl.w	r0, r2, r0
 800d25e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d262:	4303      	orrs	r3, r0
 800d264:	461c      	mov	r4, r3
 800d266:	ec45 4b10 	vmov	d0, r4, r5
 800d26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d26e:	45b8      	cmp	r8, r7
 800d270:	bf3a      	itte	cc
 800d272:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d276:	f1a6 0708 	subcc.w	r7, r6, #8
 800d27a:	2300      	movcs	r3, #0
 800d27c:	380b      	subs	r0, #11
 800d27e:	d012      	beq.n	800d2a6 <__b2d+0x8a>
 800d280:	f1c0 0120 	rsb	r1, r0, #32
 800d284:	fa23 f401 	lsr.w	r4, r3, r1
 800d288:	4082      	lsls	r2, r0
 800d28a:	4322      	orrs	r2, r4
 800d28c:	4547      	cmp	r7, r8
 800d28e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d292:	bf8c      	ite	hi
 800d294:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d298:	2200      	movls	r2, #0
 800d29a:	4083      	lsls	r3, r0
 800d29c:	40ca      	lsrs	r2, r1
 800d29e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2a2:	4313      	orrs	r3, r2
 800d2a4:	e7de      	b.n	800d264 <__b2d+0x48>
 800d2a6:	ea42 0501 	orr.w	r5, r2, r1
 800d2aa:	e7db      	b.n	800d264 <__b2d+0x48>
 800d2ac:	3ff00000 	.word	0x3ff00000

0800d2b0 <__d2b>:
 800d2b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2b4:	460f      	mov	r7, r1
 800d2b6:	2101      	movs	r1, #1
 800d2b8:	ec59 8b10 	vmov	r8, r9, d0
 800d2bc:	4616      	mov	r6, r2
 800d2be:	f7ff fc13 	bl	800cae8 <_Balloc>
 800d2c2:	4604      	mov	r4, r0
 800d2c4:	b930      	cbnz	r0, 800d2d4 <__d2b+0x24>
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	4b23      	ldr	r3, [pc, #140]	@ (800d358 <__d2b+0xa8>)
 800d2ca:	4824      	ldr	r0, [pc, #144]	@ (800d35c <__d2b+0xac>)
 800d2cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d2d0:	f000 fd7c 	bl	800ddcc <__assert_func>
 800d2d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d2d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d2dc:	b10d      	cbz	r5, 800d2e2 <__d2b+0x32>
 800d2de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d2e2:	9301      	str	r3, [sp, #4]
 800d2e4:	f1b8 0300 	subs.w	r3, r8, #0
 800d2e8:	d023      	beq.n	800d332 <__d2b+0x82>
 800d2ea:	4668      	mov	r0, sp
 800d2ec:	9300      	str	r3, [sp, #0]
 800d2ee:	f7ff fd0c 	bl	800cd0a <__lo0bits>
 800d2f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d2f6:	b1d0      	cbz	r0, 800d32e <__d2b+0x7e>
 800d2f8:	f1c0 0320 	rsb	r3, r0, #32
 800d2fc:	fa02 f303 	lsl.w	r3, r2, r3
 800d300:	430b      	orrs	r3, r1
 800d302:	40c2      	lsrs	r2, r0
 800d304:	6163      	str	r3, [r4, #20]
 800d306:	9201      	str	r2, [sp, #4]
 800d308:	9b01      	ldr	r3, [sp, #4]
 800d30a:	61a3      	str	r3, [r4, #24]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	bf0c      	ite	eq
 800d310:	2201      	moveq	r2, #1
 800d312:	2202      	movne	r2, #2
 800d314:	6122      	str	r2, [r4, #16]
 800d316:	b1a5      	cbz	r5, 800d342 <__d2b+0x92>
 800d318:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d31c:	4405      	add	r5, r0
 800d31e:	603d      	str	r5, [r7, #0]
 800d320:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d324:	6030      	str	r0, [r6, #0]
 800d326:	4620      	mov	r0, r4
 800d328:	b003      	add	sp, #12
 800d32a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d32e:	6161      	str	r1, [r4, #20]
 800d330:	e7ea      	b.n	800d308 <__d2b+0x58>
 800d332:	a801      	add	r0, sp, #4
 800d334:	f7ff fce9 	bl	800cd0a <__lo0bits>
 800d338:	9b01      	ldr	r3, [sp, #4]
 800d33a:	6163      	str	r3, [r4, #20]
 800d33c:	3020      	adds	r0, #32
 800d33e:	2201      	movs	r2, #1
 800d340:	e7e8      	b.n	800d314 <__d2b+0x64>
 800d342:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d346:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d34a:	6038      	str	r0, [r7, #0]
 800d34c:	6918      	ldr	r0, [r3, #16]
 800d34e:	f7ff fcbd 	bl	800cccc <__hi0bits>
 800d352:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d356:	e7e5      	b.n	800d324 <__d2b+0x74>
 800d358:	0800f555 	.word	0x0800f555
 800d35c:	0800f5c6 	.word	0x0800f5c6

0800d360 <__ratio>:
 800d360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d364:	b085      	sub	sp, #20
 800d366:	e9cd 1000 	strd	r1, r0, [sp]
 800d36a:	a902      	add	r1, sp, #8
 800d36c:	f7ff ff56 	bl	800d21c <__b2d>
 800d370:	9800      	ldr	r0, [sp, #0]
 800d372:	a903      	add	r1, sp, #12
 800d374:	ec55 4b10 	vmov	r4, r5, d0
 800d378:	f7ff ff50 	bl	800d21c <__b2d>
 800d37c:	9b01      	ldr	r3, [sp, #4]
 800d37e:	6919      	ldr	r1, [r3, #16]
 800d380:	9b00      	ldr	r3, [sp, #0]
 800d382:	691b      	ldr	r3, [r3, #16]
 800d384:	1ac9      	subs	r1, r1, r3
 800d386:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d38a:	1a9b      	subs	r3, r3, r2
 800d38c:	ec5b ab10 	vmov	sl, fp, d0
 800d390:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d394:	2b00      	cmp	r3, #0
 800d396:	bfce      	itee	gt
 800d398:	462a      	movgt	r2, r5
 800d39a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d39e:	465a      	movle	r2, fp
 800d3a0:	462f      	mov	r7, r5
 800d3a2:	46d9      	mov	r9, fp
 800d3a4:	bfcc      	ite	gt
 800d3a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d3aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d3ae:	464b      	mov	r3, r9
 800d3b0:	4652      	mov	r2, sl
 800d3b2:	4620      	mov	r0, r4
 800d3b4:	4639      	mov	r1, r7
 800d3b6:	f7f3 fa49 	bl	800084c <__aeabi_ddiv>
 800d3ba:	ec41 0b10 	vmov	d0, r0, r1
 800d3be:	b005      	add	sp, #20
 800d3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d3c4 <__copybits>:
 800d3c4:	3901      	subs	r1, #1
 800d3c6:	b570      	push	{r4, r5, r6, lr}
 800d3c8:	1149      	asrs	r1, r1, #5
 800d3ca:	6914      	ldr	r4, [r2, #16]
 800d3cc:	3101      	adds	r1, #1
 800d3ce:	f102 0314 	add.w	r3, r2, #20
 800d3d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d3d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d3da:	1f05      	subs	r5, r0, #4
 800d3dc:	42a3      	cmp	r3, r4
 800d3de:	d30c      	bcc.n	800d3fa <__copybits+0x36>
 800d3e0:	1aa3      	subs	r3, r4, r2
 800d3e2:	3b11      	subs	r3, #17
 800d3e4:	f023 0303 	bic.w	r3, r3, #3
 800d3e8:	3211      	adds	r2, #17
 800d3ea:	42a2      	cmp	r2, r4
 800d3ec:	bf88      	it	hi
 800d3ee:	2300      	movhi	r3, #0
 800d3f0:	4418      	add	r0, r3
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	4288      	cmp	r0, r1
 800d3f6:	d305      	bcc.n	800d404 <__copybits+0x40>
 800d3f8:	bd70      	pop	{r4, r5, r6, pc}
 800d3fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800d3fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800d402:	e7eb      	b.n	800d3dc <__copybits+0x18>
 800d404:	f840 3b04 	str.w	r3, [r0], #4
 800d408:	e7f4      	b.n	800d3f4 <__copybits+0x30>

0800d40a <__any_on>:
 800d40a:	f100 0214 	add.w	r2, r0, #20
 800d40e:	6900      	ldr	r0, [r0, #16]
 800d410:	114b      	asrs	r3, r1, #5
 800d412:	4298      	cmp	r0, r3
 800d414:	b510      	push	{r4, lr}
 800d416:	db11      	blt.n	800d43c <__any_on+0x32>
 800d418:	dd0a      	ble.n	800d430 <__any_on+0x26>
 800d41a:	f011 011f 	ands.w	r1, r1, #31
 800d41e:	d007      	beq.n	800d430 <__any_on+0x26>
 800d420:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d424:	fa24 f001 	lsr.w	r0, r4, r1
 800d428:	fa00 f101 	lsl.w	r1, r0, r1
 800d42c:	428c      	cmp	r4, r1
 800d42e:	d10b      	bne.n	800d448 <__any_on+0x3e>
 800d430:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d434:	4293      	cmp	r3, r2
 800d436:	d803      	bhi.n	800d440 <__any_on+0x36>
 800d438:	2000      	movs	r0, #0
 800d43a:	bd10      	pop	{r4, pc}
 800d43c:	4603      	mov	r3, r0
 800d43e:	e7f7      	b.n	800d430 <__any_on+0x26>
 800d440:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d444:	2900      	cmp	r1, #0
 800d446:	d0f5      	beq.n	800d434 <__any_on+0x2a>
 800d448:	2001      	movs	r0, #1
 800d44a:	e7f6      	b.n	800d43a <__any_on+0x30>

0800d44c <_strtol_l.constprop.0>:
 800d44c:	2b24      	cmp	r3, #36	@ 0x24
 800d44e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d452:	4686      	mov	lr, r0
 800d454:	4690      	mov	r8, r2
 800d456:	d801      	bhi.n	800d45c <_strtol_l.constprop.0+0x10>
 800d458:	2b01      	cmp	r3, #1
 800d45a:	d106      	bne.n	800d46a <_strtol_l.constprop.0+0x1e>
 800d45c:	f7fe f85e 	bl	800b51c <__errno>
 800d460:	2316      	movs	r3, #22
 800d462:	6003      	str	r3, [r0, #0]
 800d464:	2000      	movs	r0, #0
 800d466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d46a:	4834      	ldr	r0, [pc, #208]	@ (800d53c <_strtol_l.constprop.0+0xf0>)
 800d46c:	460d      	mov	r5, r1
 800d46e:	462a      	mov	r2, r5
 800d470:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d474:	5d06      	ldrb	r6, [r0, r4]
 800d476:	f016 0608 	ands.w	r6, r6, #8
 800d47a:	d1f8      	bne.n	800d46e <_strtol_l.constprop.0+0x22>
 800d47c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d47e:	d12d      	bne.n	800d4dc <_strtol_l.constprop.0+0x90>
 800d480:	782c      	ldrb	r4, [r5, #0]
 800d482:	2601      	movs	r6, #1
 800d484:	1c95      	adds	r5, r2, #2
 800d486:	f033 0210 	bics.w	r2, r3, #16
 800d48a:	d109      	bne.n	800d4a0 <_strtol_l.constprop.0+0x54>
 800d48c:	2c30      	cmp	r4, #48	@ 0x30
 800d48e:	d12a      	bne.n	800d4e6 <_strtol_l.constprop.0+0x9a>
 800d490:	782a      	ldrb	r2, [r5, #0]
 800d492:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d496:	2a58      	cmp	r2, #88	@ 0x58
 800d498:	d125      	bne.n	800d4e6 <_strtol_l.constprop.0+0x9a>
 800d49a:	786c      	ldrb	r4, [r5, #1]
 800d49c:	2310      	movs	r3, #16
 800d49e:	3502      	adds	r5, #2
 800d4a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d4a4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	fbbc f9f3 	udiv	r9, ip, r3
 800d4ae:	4610      	mov	r0, r2
 800d4b0:	fb03 ca19 	mls	sl, r3, r9, ip
 800d4b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d4b8:	2f09      	cmp	r7, #9
 800d4ba:	d81b      	bhi.n	800d4f4 <_strtol_l.constprop.0+0xa8>
 800d4bc:	463c      	mov	r4, r7
 800d4be:	42a3      	cmp	r3, r4
 800d4c0:	dd27      	ble.n	800d512 <_strtol_l.constprop.0+0xc6>
 800d4c2:	1c57      	adds	r7, r2, #1
 800d4c4:	d007      	beq.n	800d4d6 <_strtol_l.constprop.0+0x8a>
 800d4c6:	4581      	cmp	r9, r0
 800d4c8:	d320      	bcc.n	800d50c <_strtol_l.constprop.0+0xc0>
 800d4ca:	d101      	bne.n	800d4d0 <_strtol_l.constprop.0+0x84>
 800d4cc:	45a2      	cmp	sl, r4
 800d4ce:	db1d      	blt.n	800d50c <_strtol_l.constprop.0+0xc0>
 800d4d0:	fb00 4003 	mla	r0, r0, r3, r4
 800d4d4:	2201      	movs	r2, #1
 800d4d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d4da:	e7eb      	b.n	800d4b4 <_strtol_l.constprop.0+0x68>
 800d4dc:	2c2b      	cmp	r4, #43	@ 0x2b
 800d4de:	bf04      	itt	eq
 800d4e0:	782c      	ldrbeq	r4, [r5, #0]
 800d4e2:	1c95      	addeq	r5, r2, #2
 800d4e4:	e7cf      	b.n	800d486 <_strtol_l.constprop.0+0x3a>
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d1da      	bne.n	800d4a0 <_strtol_l.constprop.0+0x54>
 800d4ea:	2c30      	cmp	r4, #48	@ 0x30
 800d4ec:	bf0c      	ite	eq
 800d4ee:	2308      	moveq	r3, #8
 800d4f0:	230a      	movne	r3, #10
 800d4f2:	e7d5      	b.n	800d4a0 <_strtol_l.constprop.0+0x54>
 800d4f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d4f8:	2f19      	cmp	r7, #25
 800d4fa:	d801      	bhi.n	800d500 <_strtol_l.constprop.0+0xb4>
 800d4fc:	3c37      	subs	r4, #55	@ 0x37
 800d4fe:	e7de      	b.n	800d4be <_strtol_l.constprop.0+0x72>
 800d500:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d504:	2f19      	cmp	r7, #25
 800d506:	d804      	bhi.n	800d512 <_strtol_l.constprop.0+0xc6>
 800d508:	3c57      	subs	r4, #87	@ 0x57
 800d50a:	e7d8      	b.n	800d4be <_strtol_l.constprop.0+0x72>
 800d50c:	f04f 32ff 	mov.w	r2, #4294967295
 800d510:	e7e1      	b.n	800d4d6 <_strtol_l.constprop.0+0x8a>
 800d512:	1c53      	adds	r3, r2, #1
 800d514:	d108      	bne.n	800d528 <_strtol_l.constprop.0+0xdc>
 800d516:	2322      	movs	r3, #34	@ 0x22
 800d518:	f8ce 3000 	str.w	r3, [lr]
 800d51c:	4660      	mov	r0, ip
 800d51e:	f1b8 0f00 	cmp.w	r8, #0
 800d522:	d0a0      	beq.n	800d466 <_strtol_l.constprop.0+0x1a>
 800d524:	1e69      	subs	r1, r5, #1
 800d526:	e006      	b.n	800d536 <_strtol_l.constprop.0+0xea>
 800d528:	b106      	cbz	r6, 800d52c <_strtol_l.constprop.0+0xe0>
 800d52a:	4240      	negs	r0, r0
 800d52c:	f1b8 0f00 	cmp.w	r8, #0
 800d530:	d099      	beq.n	800d466 <_strtol_l.constprop.0+0x1a>
 800d532:	2a00      	cmp	r2, #0
 800d534:	d1f6      	bne.n	800d524 <_strtol_l.constprop.0+0xd8>
 800d536:	f8c8 1000 	str.w	r1, [r8]
 800d53a:	e794      	b.n	800d466 <_strtol_l.constprop.0+0x1a>
 800d53c:	0800f721 	.word	0x0800f721

0800d540 <_strtol_r>:
 800d540:	f7ff bf84 	b.w	800d44c <_strtol_l.constprop.0>

0800d544 <__ascii_wctomb>:
 800d544:	4603      	mov	r3, r0
 800d546:	4608      	mov	r0, r1
 800d548:	b141      	cbz	r1, 800d55c <__ascii_wctomb+0x18>
 800d54a:	2aff      	cmp	r2, #255	@ 0xff
 800d54c:	d904      	bls.n	800d558 <__ascii_wctomb+0x14>
 800d54e:	228a      	movs	r2, #138	@ 0x8a
 800d550:	601a      	str	r2, [r3, #0]
 800d552:	f04f 30ff 	mov.w	r0, #4294967295
 800d556:	4770      	bx	lr
 800d558:	700a      	strb	r2, [r1, #0]
 800d55a:	2001      	movs	r0, #1
 800d55c:	4770      	bx	lr

0800d55e <__ssputs_r>:
 800d55e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d562:	688e      	ldr	r6, [r1, #8]
 800d564:	461f      	mov	r7, r3
 800d566:	42be      	cmp	r6, r7
 800d568:	680b      	ldr	r3, [r1, #0]
 800d56a:	4682      	mov	sl, r0
 800d56c:	460c      	mov	r4, r1
 800d56e:	4690      	mov	r8, r2
 800d570:	d82d      	bhi.n	800d5ce <__ssputs_r+0x70>
 800d572:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d576:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d57a:	d026      	beq.n	800d5ca <__ssputs_r+0x6c>
 800d57c:	6965      	ldr	r5, [r4, #20]
 800d57e:	6909      	ldr	r1, [r1, #16]
 800d580:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d584:	eba3 0901 	sub.w	r9, r3, r1
 800d588:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d58c:	1c7b      	adds	r3, r7, #1
 800d58e:	444b      	add	r3, r9
 800d590:	106d      	asrs	r5, r5, #1
 800d592:	429d      	cmp	r5, r3
 800d594:	bf38      	it	cc
 800d596:	461d      	movcc	r5, r3
 800d598:	0553      	lsls	r3, r2, #21
 800d59a:	d527      	bpl.n	800d5ec <__ssputs_r+0x8e>
 800d59c:	4629      	mov	r1, r5
 800d59e:	f7ff fa05 	bl	800c9ac <_malloc_r>
 800d5a2:	4606      	mov	r6, r0
 800d5a4:	b360      	cbz	r0, 800d600 <__ssputs_r+0xa2>
 800d5a6:	6921      	ldr	r1, [r4, #16]
 800d5a8:	464a      	mov	r2, r9
 800d5aa:	f7fd ffe4 	bl	800b576 <memcpy>
 800d5ae:	89a3      	ldrh	r3, [r4, #12]
 800d5b0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d5b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b8:	81a3      	strh	r3, [r4, #12]
 800d5ba:	6126      	str	r6, [r4, #16]
 800d5bc:	6165      	str	r5, [r4, #20]
 800d5be:	444e      	add	r6, r9
 800d5c0:	eba5 0509 	sub.w	r5, r5, r9
 800d5c4:	6026      	str	r6, [r4, #0]
 800d5c6:	60a5      	str	r5, [r4, #8]
 800d5c8:	463e      	mov	r6, r7
 800d5ca:	42be      	cmp	r6, r7
 800d5cc:	d900      	bls.n	800d5d0 <__ssputs_r+0x72>
 800d5ce:	463e      	mov	r6, r7
 800d5d0:	6820      	ldr	r0, [r4, #0]
 800d5d2:	4632      	mov	r2, r6
 800d5d4:	4641      	mov	r1, r8
 800d5d6:	f000 fbcf 	bl	800dd78 <memmove>
 800d5da:	68a3      	ldr	r3, [r4, #8]
 800d5dc:	1b9b      	subs	r3, r3, r6
 800d5de:	60a3      	str	r3, [r4, #8]
 800d5e0:	6823      	ldr	r3, [r4, #0]
 800d5e2:	4433      	add	r3, r6
 800d5e4:	6023      	str	r3, [r4, #0]
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5ec:	462a      	mov	r2, r5
 800d5ee:	f000 fc1f 	bl	800de30 <_realloc_r>
 800d5f2:	4606      	mov	r6, r0
 800d5f4:	2800      	cmp	r0, #0
 800d5f6:	d1e0      	bne.n	800d5ba <__ssputs_r+0x5c>
 800d5f8:	6921      	ldr	r1, [r4, #16]
 800d5fa:	4650      	mov	r0, sl
 800d5fc:	f7fe fe28 	bl	800c250 <_free_r>
 800d600:	230c      	movs	r3, #12
 800d602:	f8ca 3000 	str.w	r3, [sl]
 800d606:	89a3      	ldrh	r3, [r4, #12]
 800d608:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d60c:	81a3      	strh	r3, [r4, #12]
 800d60e:	f04f 30ff 	mov.w	r0, #4294967295
 800d612:	e7e9      	b.n	800d5e8 <__ssputs_r+0x8a>

0800d614 <_svfiprintf_r>:
 800d614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d618:	4698      	mov	r8, r3
 800d61a:	898b      	ldrh	r3, [r1, #12]
 800d61c:	061b      	lsls	r3, r3, #24
 800d61e:	b09d      	sub	sp, #116	@ 0x74
 800d620:	4607      	mov	r7, r0
 800d622:	460d      	mov	r5, r1
 800d624:	4614      	mov	r4, r2
 800d626:	d510      	bpl.n	800d64a <_svfiprintf_r+0x36>
 800d628:	690b      	ldr	r3, [r1, #16]
 800d62a:	b973      	cbnz	r3, 800d64a <_svfiprintf_r+0x36>
 800d62c:	2140      	movs	r1, #64	@ 0x40
 800d62e:	f7ff f9bd 	bl	800c9ac <_malloc_r>
 800d632:	6028      	str	r0, [r5, #0]
 800d634:	6128      	str	r0, [r5, #16]
 800d636:	b930      	cbnz	r0, 800d646 <_svfiprintf_r+0x32>
 800d638:	230c      	movs	r3, #12
 800d63a:	603b      	str	r3, [r7, #0]
 800d63c:	f04f 30ff 	mov.w	r0, #4294967295
 800d640:	b01d      	add	sp, #116	@ 0x74
 800d642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d646:	2340      	movs	r3, #64	@ 0x40
 800d648:	616b      	str	r3, [r5, #20]
 800d64a:	2300      	movs	r3, #0
 800d64c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d64e:	2320      	movs	r3, #32
 800d650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d654:	f8cd 800c 	str.w	r8, [sp, #12]
 800d658:	2330      	movs	r3, #48	@ 0x30
 800d65a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d7f8 <_svfiprintf_r+0x1e4>
 800d65e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d662:	f04f 0901 	mov.w	r9, #1
 800d666:	4623      	mov	r3, r4
 800d668:	469a      	mov	sl, r3
 800d66a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d66e:	b10a      	cbz	r2, 800d674 <_svfiprintf_r+0x60>
 800d670:	2a25      	cmp	r2, #37	@ 0x25
 800d672:	d1f9      	bne.n	800d668 <_svfiprintf_r+0x54>
 800d674:	ebba 0b04 	subs.w	fp, sl, r4
 800d678:	d00b      	beq.n	800d692 <_svfiprintf_r+0x7e>
 800d67a:	465b      	mov	r3, fp
 800d67c:	4622      	mov	r2, r4
 800d67e:	4629      	mov	r1, r5
 800d680:	4638      	mov	r0, r7
 800d682:	f7ff ff6c 	bl	800d55e <__ssputs_r>
 800d686:	3001      	adds	r0, #1
 800d688:	f000 80a7 	beq.w	800d7da <_svfiprintf_r+0x1c6>
 800d68c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d68e:	445a      	add	r2, fp
 800d690:	9209      	str	r2, [sp, #36]	@ 0x24
 800d692:	f89a 3000 	ldrb.w	r3, [sl]
 800d696:	2b00      	cmp	r3, #0
 800d698:	f000 809f 	beq.w	800d7da <_svfiprintf_r+0x1c6>
 800d69c:	2300      	movs	r3, #0
 800d69e:	f04f 32ff 	mov.w	r2, #4294967295
 800d6a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6a6:	f10a 0a01 	add.w	sl, sl, #1
 800d6aa:	9304      	str	r3, [sp, #16]
 800d6ac:	9307      	str	r3, [sp, #28]
 800d6ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6b4:	4654      	mov	r4, sl
 800d6b6:	2205      	movs	r2, #5
 800d6b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6bc:	484e      	ldr	r0, [pc, #312]	@ (800d7f8 <_svfiprintf_r+0x1e4>)
 800d6be:	f7f2 fd87 	bl	80001d0 <memchr>
 800d6c2:	9a04      	ldr	r2, [sp, #16]
 800d6c4:	b9d8      	cbnz	r0, 800d6fe <_svfiprintf_r+0xea>
 800d6c6:	06d0      	lsls	r0, r2, #27
 800d6c8:	bf44      	itt	mi
 800d6ca:	2320      	movmi	r3, #32
 800d6cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6d0:	0711      	lsls	r1, r2, #28
 800d6d2:	bf44      	itt	mi
 800d6d4:	232b      	movmi	r3, #43	@ 0x2b
 800d6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6da:	f89a 3000 	ldrb.w	r3, [sl]
 800d6de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6e0:	d015      	beq.n	800d70e <_svfiprintf_r+0xfa>
 800d6e2:	9a07      	ldr	r2, [sp, #28]
 800d6e4:	4654      	mov	r4, sl
 800d6e6:	2000      	movs	r0, #0
 800d6e8:	f04f 0c0a 	mov.w	ip, #10
 800d6ec:	4621      	mov	r1, r4
 800d6ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6f2:	3b30      	subs	r3, #48	@ 0x30
 800d6f4:	2b09      	cmp	r3, #9
 800d6f6:	d94b      	bls.n	800d790 <_svfiprintf_r+0x17c>
 800d6f8:	b1b0      	cbz	r0, 800d728 <_svfiprintf_r+0x114>
 800d6fa:	9207      	str	r2, [sp, #28]
 800d6fc:	e014      	b.n	800d728 <_svfiprintf_r+0x114>
 800d6fe:	eba0 0308 	sub.w	r3, r0, r8
 800d702:	fa09 f303 	lsl.w	r3, r9, r3
 800d706:	4313      	orrs	r3, r2
 800d708:	9304      	str	r3, [sp, #16]
 800d70a:	46a2      	mov	sl, r4
 800d70c:	e7d2      	b.n	800d6b4 <_svfiprintf_r+0xa0>
 800d70e:	9b03      	ldr	r3, [sp, #12]
 800d710:	1d19      	adds	r1, r3, #4
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	9103      	str	r1, [sp, #12]
 800d716:	2b00      	cmp	r3, #0
 800d718:	bfbb      	ittet	lt
 800d71a:	425b      	neglt	r3, r3
 800d71c:	f042 0202 	orrlt.w	r2, r2, #2
 800d720:	9307      	strge	r3, [sp, #28]
 800d722:	9307      	strlt	r3, [sp, #28]
 800d724:	bfb8      	it	lt
 800d726:	9204      	strlt	r2, [sp, #16]
 800d728:	7823      	ldrb	r3, [r4, #0]
 800d72a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d72c:	d10a      	bne.n	800d744 <_svfiprintf_r+0x130>
 800d72e:	7863      	ldrb	r3, [r4, #1]
 800d730:	2b2a      	cmp	r3, #42	@ 0x2a
 800d732:	d132      	bne.n	800d79a <_svfiprintf_r+0x186>
 800d734:	9b03      	ldr	r3, [sp, #12]
 800d736:	1d1a      	adds	r2, r3, #4
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	9203      	str	r2, [sp, #12]
 800d73c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d740:	3402      	adds	r4, #2
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d808 <_svfiprintf_r+0x1f4>
 800d748:	7821      	ldrb	r1, [r4, #0]
 800d74a:	2203      	movs	r2, #3
 800d74c:	4650      	mov	r0, sl
 800d74e:	f7f2 fd3f 	bl	80001d0 <memchr>
 800d752:	b138      	cbz	r0, 800d764 <_svfiprintf_r+0x150>
 800d754:	9b04      	ldr	r3, [sp, #16]
 800d756:	eba0 000a 	sub.w	r0, r0, sl
 800d75a:	2240      	movs	r2, #64	@ 0x40
 800d75c:	4082      	lsls	r2, r0
 800d75e:	4313      	orrs	r3, r2
 800d760:	3401      	adds	r4, #1
 800d762:	9304      	str	r3, [sp, #16]
 800d764:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d768:	4824      	ldr	r0, [pc, #144]	@ (800d7fc <_svfiprintf_r+0x1e8>)
 800d76a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d76e:	2206      	movs	r2, #6
 800d770:	f7f2 fd2e 	bl	80001d0 <memchr>
 800d774:	2800      	cmp	r0, #0
 800d776:	d036      	beq.n	800d7e6 <_svfiprintf_r+0x1d2>
 800d778:	4b21      	ldr	r3, [pc, #132]	@ (800d800 <_svfiprintf_r+0x1ec>)
 800d77a:	bb1b      	cbnz	r3, 800d7c4 <_svfiprintf_r+0x1b0>
 800d77c:	9b03      	ldr	r3, [sp, #12]
 800d77e:	3307      	adds	r3, #7
 800d780:	f023 0307 	bic.w	r3, r3, #7
 800d784:	3308      	adds	r3, #8
 800d786:	9303      	str	r3, [sp, #12]
 800d788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d78a:	4433      	add	r3, r6
 800d78c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d78e:	e76a      	b.n	800d666 <_svfiprintf_r+0x52>
 800d790:	fb0c 3202 	mla	r2, ip, r2, r3
 800d794:	460c      	mov	r4, r1
 800d796:	2001      	movs	r0, #1
 800d798:	e7a8      	b.n	800d6ec <_svfiprintf_r+0xd8>
 800d79a:	2300      	movs	r3, #0
 800d79c:	3401      	adds	r4, #1
 800d79e:	9305      	str	r3, [sp, #20]
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	f04f 0c0a 	mov.w	ip, #10
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7ac:	3a30      	subs	r2, #48	@ 0x30
 800d7ae:	2a09      	cmp	r2, #9
 800d7b0:	d903      	bls.n	800d7ba <_svfiprintf_r+0x1a6>
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d0c6      	beq.n	800d744 <_svfiprintf_r+0x130>
 800d7b6:	9105      	str	r1, [sp, #20]
 800d7b8:	e7c4      	b.n	800d744 <_svfiprintf_r+0x130>
 800d7ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7be:	4604      	mov	r4, r0
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	e7f0      	b.n	800d7a6 <_svfiprintf_r+0x192>
 800d7c4:	ab03      	add	r3, sp, #12
 800d7c6:	9300      	str	r3, [sp, #0]
 800d7c8:	462a      	mov	r2, r5
 800d7ca:	4b0e      	ldr	r3, [pc, #56]	@ (800d804 <_svfiprintf_r+0x1f0>)
 800d7cc:	a904      	add	r1, sp, #16
 800d7ce:	4638      	mov	r0, r7
 800d7d0:	f7fc ff34 	bl	800a63c <_printf_float>
 800d7d4:	1c42      	adds	r2, r0, #1
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	d1d6      	bne.n	800d788 <_svfiprintf_r+0x174>
 800d7da:	89ab      	ldrh	r3, [r5, #12]
 800d7dc:	065b      	lsls	r3, r3, #25
 800d7de:	f53f af2d 	bmi.w	800d63c <_svfiprintf_r+0x28>
 800d7e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7e4:	e72c      	b.n	800d640 <_svfiprintf_r+0x2c>
 800d7e6:	ab03      	add	r3, sp, #12
 800d7e8:	9300      	str	r3, [sp, #0]
 800d7ea:	462a      	mov	r2, r5
 800d7ec:	4b05      	ldr	r3, [pc, #20]	@ (800d804 <_svfiprintf_r+0x1f0>)
 800d7ee:	a904      	add	r1, sp, #16
 800d7f0:	4638      	mov	r0, r7
 800d7f2:	f7fd f9bb 	bl	800ab6c <_printf_i>
 800d7f6:	e7ed      	b.n	800d7d4 <_svfiprintf_r+0x1c0>
 800d7f8:	0800f821 	.word	0x0800f821
 800d7fc:	0800f82b 	.word	0x0800f82b
 800d800:	0800a63d 	.word	0x0800a63d
 800d804:	0800d55f 	.word	0x0800d55f
 800d808:	0800f827 	.word	0x0800f827

0800d80c <__sfputc_r>:
 800d80c:	6893      	ldr	r3, [r2, #8]
 800d80e:	3b01      	subs	r3, #1
 800d810:	2b00      	cmp	r3, #0
 800d812:	b410      	push	{r4}
 800d814:	6093      	str	r3, [r2, #8]
 800d816:	da08      	bge.n	800d82a <__sfputc_r+0x1e>
 800d818:	6994      	ldr	r4, [r2, #24]
 800d81a:	42a3      	cmp	r3, r4
 800d81c:	db01      	blt.n	800d822 <__sfputc_r+0x16>
 800d81e:	290a      	cmp	r1, #10
 800d820:	d103      	bne.n	800d82a <__sfputc_r+0x1e>
 800d822:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d826:	f000 ba13 	b.w	800dc50 <__swbuf_r>
 800d82a:	6813      	ldr	r3, [r2, #0]
 800d82c:	1c58      	adds	r0, r3, #1
 800d82e:	6010      	str	r0, [r2, #0]
 800d830:	7019      	strb	r1, [r3, #0]
 800d832:	4608      	mov	r0, r1
 800d834:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d838:	4770      	bx	lr

0800d83a <__sfputs_r>:
 800d83a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d83c:	4606      	mov	r6, r0
 800d83e:	460f      	mov	r7, r1
 800d840:	4614      	mov	r4, r2
 800d842:	18d5      	adds	r5, r2, r3
 800d844:	42ac      	cmp	r4, r5
 800d846:	d101      	bne.n	800d84c <__sfputs_r+0x12>
 800d848:	2000      	movs	r0, #0
 800d84a:	e007      	b.n	800d85c <__sfputs_r+0x22>
 800d84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d850:	463a      	mov	r2, r7
 800d852:	4630      	mov	r0, r6
 800d854:	f7ff ffda 	bl	800d80c <__sfputc_r>
 800d858:	1c43      	adds	r3, r0, #1
 800d85a:	d1f3      	bne.n	800d844 <__sfputs_r+0xa>
 800d85c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d860 <_vfiprintf_r>:
 800d860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d864:	460d      	mov	r5, r1
 800d866:	b09d      	sub	sp, #116	@ 0x74
 800d868:	4614      	mov	r4, r2
 800d86a:	4698      	mov	r8, r3
 800d86c:	4606      	mov	r6, r0
 800d86e:	b118      	cbz	r0, 800d878 <_vfiprintf_r+0x18>
 800d870:	6a03      	ldr	r3, [r0, #32]
 800d872:	b90b      	cbnz	r3, 800d878 <_vfiprintf_r+0x18>
 800d874:	f7fd fd3a 	bl	800b2ec <__sinit>
 800d878:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d87a:	07d9      	lsls	r1, r3, #31
 800d87c:	d405      	bmi.n	800d88a <_vfiprintf_r+0x2a>
 800d87e:	89ab      	ldrh	r3, [r5, #12]
 800d880:	059a      	lsls	r2, r3, #22
 800d882:	d402      	bmi.n	800d88a <_vfiprintf_r+0x2a>
 800d884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d886:	f7fd fe74 	bl	800b572 <__retarget_lock_acquire_recursive>
 800d88a:	89ab      	ldrh	r3, [r5, #12]
 800d88c:	071b      	lsls	r3, r3, #28
 800d88e:	d501      	bpl.n	800d894 <_vfiprintf_r+0x34>
 800d890:	692b      	ldr	r3, [r5, #16]
 800d892:	b99b      	cbnz	r3, 800d8bc <_vfiprintf_r+0x5c>
 800d894:	4629      	mov	r1, r5
 800d896:	4630      	mov	r0, r6
 800d898:	f000 fa18 	bl	800dccc <__swsetup_r>
 800d89c:	b170      	cbz	r0, 800d8bc <_vfiprintf_r+0x5c>
 800d89e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8a0:	07dc      	lsls	r4, r3, #31
 800d8a2:	d504      	bpl.n	800d8ae <_vfiprintf_r+0x4e>
 800d8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8a8:	b01d      	add	sp, #116	@ 0x74
 800d8aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8ae:	89ab      	ldrh	r3, [r5, #12]
 800d8b0:	0598      	lsls	r0, r3, #22
 800d8b2:	d4f7      	bmi.n	800d8a4 <_vfiprintf_r+0x44>
 800d8b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8b6:	f7fd fe5d 	bl	800b574 <__retarget_lock_release_recursive>
 800d8ba:	e7f3      	b.n	800d8a4 <_vfiprintf_r+0x44>
 800d8bc:	2300      	movs	r3, #0
 800d8be:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8c0:	2320      	movs	r3, #32
 800d8c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d8c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8ca:	2330      	movs	r3, #48	@ 0x30
 800d8cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800da7c <_vfiprintf_r+0x21c>
 800d8d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d8d4:	f04f 0901 	mov.w	r9, #1
 800d8d8:	4623      	mov	r3, r4
 800d8da:	469a      	mov	sl, r3
 800d8dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8e0:	b10a      	cbz	r2, 800d8e6 <_vfiprintf_r+0x86>
 800d8e2:	2a25      	cmp	r2, #37	@ 0x25
 800d8e4:	d1f9      	bne.n	800d8da <_vfiprintf_r+0x7a>
 800d8e6:	ebba 0b04 	subs.w	fp, sl, r4
 800d8ea:	d00b      	beq.n	800d904 <_vfiprintf_r+0xa4>
 800d8ec:	465b      	mov	r3, fp
 800d8ee:	4622      	mov	r2, r4
 800d8f0:	4629      	mov	r1, r5
 800d8f2:	4630      	mov	r0, r6
 800d8f4:	f7ff ffa1 	bl	800d83a <__sfputs_r>
 800d8f8:	3001      	adds	r0, #1
 800d8fa:	f000 80a7 	beq.w	800da4c <_vfiprintf_r+0x1ec>
 800d8fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d900:	445a      	add	r2, fp
 800d902:	9209      	str	r2, [sp, #36]	@ 0x24
 800d904:	f89a 3000 	ldrb.w	r3, [sl]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	f000 809f 	beq.w	800da4c <_vfiprintf_r+0x1ec>
 800d90e:	2300      	movs	r3, #0
 800d910:	f04f 32ff 	mov.w	r2, #4294967295
 800d914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d918:	f10a 0a01 	add.w	sl, sl, #1
 800d91c:	9304      	str	r3, [sp, #16]
 800d91e:	9307      	str	r3, [sp, #28]
 800d920:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d924:	931a      	str	r3, [sp, #104]	@ 0x68
 800d926:	4654      	mov	r4, sl
 800d928:	2205      	movs	r2, #5
 800d92a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d92e:	4853      	ldr	r0, [pc, #332]	@ (800da7c <_vfiprintf_r+0x21c>)
 800d930:	f7f2 fc4e 	bl	80001d0 <memchr>
 800d934:	9a04      	ldr	r2, [sp, #16]
 800d936:	b9d8      	cbnz	r0, 800d970 <_vfiprintf_r+0x110>
 800d938:	06d1      	lsls	r1, r2, #27
 800d93a:	bf44      	itt	mi
 800d93c:	2320      	movmi	r3, #32
 800d93e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d942:	0713      	lsls	r3, r2, #28
 800d944:	bf44      	itt	mi
 800d946:	232b      	movmi	r3, #43	@ 0x2b
 800d948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d94c:	f89a 3000 	ldrb.w	r3, [sl]
 800d950:	2b2a      	cmp	r3, #42	@ 0x2a
 800d952:	d015      	beq.n	800d980 <_vfiprintf_r+0x120>
 800d954:	9a07      	ldr	r2, [sp, #28]
 800d956:	4654      	mov	r4, sl
 800d958:	2000      	movs	r0, #0
 800d95a:	f04f 0c0a 	mov.w	ip, #10
 800d95e:	4621      	mov	r1, r4
 800d960:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d964:	3b30      	subs	r3, #48	@ 0x30
 800d966:	2b09      	cmp	r3, #9
 800d968:	d94b      	bls.n	800da02 <_vfiprintf_r+0x1a2>
 800d96a:	b1b0      	cbz	r0, 800d99a <_vfiprintf_r+0x13a>
 800d96c:	9207      	str	r2, [sp, #28]
 800d96e:	e014      	b.n	800d99a <_vfiprintf_r+0x13a>
 800d970:	eba0 0308 	sub.w	r3, r0, r8
 800d974:	fa09 f303 	lsl.w	r3, r9, r3
 800d978:	4313      	orrs	r3, r2
 800d97a:	9304      	str	r3, [sp, #16]
 800d97c:	46a2      	mov	sl, r4
 800d97e:	e7d2      	b.n	800d926 <_vfiprintf_r+0xc6>
 800d980:	9b03      	ldr	r3, [sp, #12]
 800d982:	1d19      	adds	r1, r3, #4
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	9103      	str	r1, [sp, #12]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	bfbb      	ittet	lt
 800d98c:	425b      	neglt	r3, r3
 800d98e:	f042 0202 	orrlt.w	r2, r2, #2
 800d992:	9307      	strge	r3, [sp, #28]
 800d994:	9307      	strlt	r3, [sp, #28]
 800d996:	bfb8      	it	lt
 800d998:	9204      	strlt	r2, [sp, #16]
 800d99a:	7823      	ldrb	r3, [r4, #0]
 800d99c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d99e:	d10a      	bne.n	800d9b6 <_vfiprintf_r+0x156>
 800d9a0:	7863      	ldrb	r3, [r4, #1]
 800d9a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9a4:	d132      	bne.n	800da0c <_vfiprintf_r+0x1ac>
 800d9a6:	9b03      	ldr	r3, [sp, #12]
 800d9a8:	1d1a      	adds	r2, r3, #4
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	9203      	str	r2, [sp, #12]
 800d9ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d9b2:	3402      	adds	r4, #2
 800d9b4:	9305      	str	r3, [sp, #20]
 800d9b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800da8c <_vfiprintf_r+0x22c>
 800d9ba:	7821      	ldrb	r1, [r4, #0]
 800d9bc:	2203      	movs	r2, #3
 800d9be:	4650      	mov	r0, sl
 800d9c0:	f7f2 fc06 	bl	80001d0 <memchr>
 800d9c4:	b138      	cbz	r0, 800d9d6 <_vfiprintf_r+0x176>
 800d9c6:	9b04      	ldr	r3, [sp, #16]
 800d9c8:	eba0 000a 	sub.w	r0, r0, sl
 800d9cc:	2240      	movs	r2, #64	@ 0x40
 800d9ce:	4082      	lsls	r2, r0
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	3401      	adds	r4, #1
 800d9d4:	9304      	str	r3, [sp, #16]
 800d9d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9da:	4829      	ldr	r0, [pc, #164]	@ (800da80 <_vfiprintf_r+0x220>)
 800d9dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d9e0:	2206      	movs	r2, #6
 800d9e2:	f7f2 fbf5 	bl	80001d0 <memchr>
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	d03f      	beq.n	800da6a <_vfiprintf_r+0x20a>
 800d9ea:	4b26      	ldr	r3, [pc, #152]	@ (800da84 <_vfiprintf_r+0x224>)
 800d9ec:	bb1b      	cbnz	r3, 800da36 <_vfiprintf_r+0x1d6>
 800d9ee:	9b03      	ldr	r3, [sp, #12]
 800d9f0:	3307      	adds	r3, #7
 800d9f2:	f023 0307 	bic.w	r3, r3, #7
 800d9f6:	3308      	adds	r3, #8
 800d9f8:	9303      	str	r3, [sp, #12]
 800d9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9fc:	443b      	add	r3, r7
 800d9fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800da00:	e76a      	b.n	800d8d8 <_vfiprintf_r+0x78>
 800da02:	fb0c 3202 	mla	r2, ip, r2, r3
 800da06:	460c      	mov	r4, r1
 800da08:	2001      	movs	r0, #1
 800da0a:	e7a8      	b.n	800d95e <_vfiprintf_r+0xfe>
 800da0c:	2300      	movs	r3, #0
 800da0e:	3401      	adds	r4, #1
 800da10:	9305      	str	r3, [sp, #20]
 800da12:	4619      	mov	r1, r3
 800da14:	f04f 0c0a 	mov.w	ip, #10
 800da18:	4620      	mov	r0, r4
 800da1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da1e:	3a30      	subs	r2, #48	@ 0x30
 800da20:	2a09      	cmp	r2, #9
 800da22:	d903      	bls.n	800da2c <_vfiprintf_r+0x1cc>
 800da24:	2b00      	cmp	r3, #0
 800da26:	d0c6      	beq.n	800d9b6 <_vfiprintf_r+0x156>
 800da28:	9105      	str	r1, [sp, #20]
 800da2a:	e7c4      	b.n	800d9b6 <_vfiprintf_r+0x156>
 800da2c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da30:	4604      	mov	r4, r0
 800da32:	2301      	movs	r3, #1
 800da34:	e7f0      	b.n	800da18 <_vfiprintf_r+0x1b8>
 800da36:	ab03      	add	r3, sp, #12
 800da38:	9300      	str	r3, [sp, #0]
 800da3a:	462a      	mov	r2, r5
 800da3c:	4b12      	ldr	r3, [pc, #72]	@ (800da88 <_vfiprintf_r+0x228>)
 800da3e:	a904      	add	r1, sp, #16
 800da40:	4630      	mov	r0, r6
 800da42:	f7fc fdfb 	bl	800a63c <_printf_float>
 800da46:	4607      	mov	r7, r0
 800da48:	1c78      	adds	r0, r7, #1
 800da4a:	d1d6      	bne.n	800d9fa <_vfiprintf_r+0x19a>
 800da4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da4e:	07d9      	lsls	r1, r3, #31
 800da50:	d405      	bmi.n	800da5e <_vfiprintf_r+0x1fe>
 800da52:	89ab      	ldrh	r3, [r5, #12]
 800da54:	059a      	lsls	r2, r3, #22
 800da56:	d402      	bmi.n	800da5e <_vfiprintf_r+0x1fe>
 800da58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da5a:	f7fd fd8b 	bl	800b574 <__retarget_lock_release_recursive>
 800da5e:	89ab      	ldrh	r3, [r5, #12]
 800da60:	065b      	lsls	r3, r3, #25
 800da62:	f53f af1f 	bmi.w	800d8a4 <_vfiprintf_r+0x44>
 800da66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800da68:	e71e      	b.n	800d8a8 <_vfiprintf_r+0x48>
 800da6a:	ab03      	add	r3, sp, #12
 800da6c:	9300      	str	r3, [sp, #0]
 800da6e:	462a      	mov	r2, r5
 800da70:	4b05      	ldr	r3, [pc, #20]	@ (800da88 <_vfiprintf_r+0x228>)
 800da72:	a904      	add	r1, sp, #16
 800da74:	4630      	mov	r0, r6
 800da76:	f7fd f879 	bl	800ab6c <_printf_i>
 800da7a:	e7e4      	b.n	800da46 <_vfiprintf_r+0x1e6>
 800da7c:	0800f821 	.word	0x0800f821
 800da80:	0800f82b 	.word	0x0800f82b
 800da84:	0800a63d 	.word	0x0800a63d
 800da88:	0800d83b 	.word	0x0800d83b
 800da8c:	0800f827 	.word	0x0800f827

0800da90 <__sflush_r>:
 800da90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da98:	0716      	lsls	r6, r2, #28
 800da9a:	4605      	mov	r5, r0
 800da9c:	460c      	mov	r4, r1
 800da9e:	d454      	bmi.n	800db4a <__sflush_r+0xba>
 800daa0:	684b      	ldr	r3, [r1, #4]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	dc02      	bgt.n	800daac <__sflush_r+0x1c>
 800daa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	dd48      	ble.n	800db3e <__sflush_r+0xae>
 800daac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800daae:	2e00      	cmp	r6, #0
 800dab0:	d045      	beq.n	800db3e <__sflush_r+0xae>
 800dab2:	2300      	movs	r3, #0
 800dab4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dab8:	682f      	ldr	r7, [r5, #0]
 800daba:	6a21      	ldr	r1, [r4, #32]
 800dabc:	602b      	str	r3, [r5, #0]
 800dabe:	d030      	beq.n	800db22 <__sflush_r+0x92>
 800dac0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dac2:	89a3      	ldrh	r3, [r4, #12]
 800dac4:	0759      	lsls	r1, r3, #29
 800dac6:	d505      	bpl.n	800dad4 <__sflush_r+0x44>
 800dac8:	6863      	ldr	r3, [r4, #4]
 800daca:	1ad2      	subs	r2, r2, r3
 800dacc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dace:	b10b      	cbz	r3, 800dad4 <__sflush_r+0x44>
 800dad0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dad2:	1ad2      	subs	r2, r2, r3
 800dad4:	2300      	movs	r3, #0
 800dad6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dad8:	6a21      	ldr	r1, [r4, #32]
 800dada:	4628      	mov	r0, r5
 800dadc:	47b0      	blx	r6
 800dade:	1c43      	adds	r3, r0, #1
 800dae0:	89a3      	ldrh	r3, [r4, #12]
 800dae2:	d106      	bne.n	800daf2 <__sflush_r+0x62>
 800dae4:	6829      	ldr	r1, [r5, #0]
 800dae6:	291d      	cmp	r1, #29
 800dae8:	d82b      	bhi.n	800db42 <__sflush_r+0xb2>
 800daea:	4a2a      	ldr	r2, [pc, #168]	@ (800db94 <__sflush_r+0x104>)
 800daec:	410a      	asrs	r2, r1
 800daee:	07d6      	lsls	r6, r2, #31
 800daf0:	d427      	bmi.n	800db42 <__sflush_r+0xb2>
 800daf2:	2200      	movs	r2, #0
 800daf4:	6062      	str	r2, [r4, #4]
 800daf6:	04d9      	lsls	r1, r3, #19
 800daf8:	6922      	ldr	r2, [r4, #16]
 800dafa:	6022      	str	r2, [r4, #0]
 800dafc:	d504      	bpl.n	800db08 <__sflush_r+0x78>
 800dafe:	1c42      	adds	r2, r0, #1
 800db00:	d101      	bne.n	800db06 <__sflush_r+0x76>
 800db02:	682b      	ldr	r3, [r5, #0]
 800db04:	b903      	cbnz	r3, 800db08 <__sflush_r+0x78>
 800db06:	6560      	str	r0, [r4, #84]	@ 0x54
 800db08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db0a:	602f      	str	r7, [r5, #0]
 800db0c:	b1b9      	cbz	r1, 800db3e <__sflush_r+0xae>
 800db0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db12:	4299      	cmp	r1, r3
 800db14:	d002      	beq.n	800db1c <__sflush_r+0x8c>
 800db16:	4628      	mov	r0, r5
 800db18:	f7fe fb9a 	bl	800c250 <_free_r>
 800db1c:	2300      	movs	r3, #0
 800db1e:	6363      	str	r3, [r4, #52]	@ 0x34
 800db20:	e00d      	b.n	800db3e <__sflush_r+0xae>
 800db22:	2301      	movs	r3, #1
 800db24:	4628      	mov	r0, r5
 800db26:	47b0      	blx	r6
 800db28:	4602      	mov	r2, r0
 800db2a:	1c50      	adds	r0, r2, #1
 800db2c:	d1c9      	bne.n	800dac2 <__sflush_r+0x32>
 800db2e:	682b      	ldr	r3, [r5, #0]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d0c6      	beq.n	800dac2 <__sflush_r+0x32>
 800db34:	2b1d      	cmp	r3, #29
 800db36:	d001      	beq.n	800db3c <__sflush_r+0xac>
 800db38:	2b16      	cmp	r3, #22
 800db3a:	d11e      	bne.n	800db7a <__sflush_r+0xea>
 800db3c:	602f      	str	r7, [r5, #0]
 800db3e:	2000      	movs	r0, #0
 800db40:	e022      	b.n	800db88 <__sflush_r+0xf8>
 800db42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db46:	b21b      	sxth	r3, r3
 800db48:	e01b      	b.n	800db82 <__sflush_r+0xf2>
 800db4a:	690f      	ldr	r7, [r1, #16]
 800db4c:	2f00      	cmp	r7, #0
 800db4e:	d0f6      	beq.n	800db3e <__sflush_r+0xae>
 800db50:	0793      	lsls	r3, r2, #30
 800db52:	680e      	ldr	r6, [r1, #0]
 800db54:	bf08      	it	eq
 800db56:	694b      	ldreq	r3, [r1, #20]
 800db58:	600f      	str	r7, [r1, #0]
 800db5a:	bf18      	it	ne
 800db5c:	2300      	movne	r3, #0
 800db5e:	eba6 0807 	sub.w	r8, r6, r7
 800db62:	608b      	str	r3, [r1, #8]
 800db64:	f1b8 0f00 	cmp.w	r8, #0
 800db68:	dde9      	ble.n	800db3e <__sflush_r+0xae>
 800db6a:	6a21      	ldr	r1, [r4, #32]
 800db6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800db6e:	4643      	mov	r3, r8
 800db70:	463a      	mov	r2, r7
 800db72:	4628      	mov	r0, r5
 800db74:	47b0      	blx	r6
 800db76:	2800      	cmp	r0, #0
 800db78:	dc08      	bgt.n	800db8c <__sflush_r+0xfc>
 800db7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db82:	81a3      	strh	r3, [r4, #12]
 800db84:	f04f 30ff 	mov.w	r0, #4294967295
 800db88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db8c:	4407      	add	r7, r0
 800db8e:	eba8 0800 	sub.w	r8, r8, r0
 800db92:	e7e7      	b.n	800db64 <__sflush_r+0xd4>
 800db94:	dfbffffe 	.word	0xdfbffffe

0800db98 <_fflush_r>:
 800db98:	b538      	push	{r3, r4, r5, lr}
 800db9a:	690b      	ldr	r3, [r1, #16]
 800db9c:	4605      	mov	r5, r0
 800db9e:	460c      	mov	r4, r1
 800dba0:	b913      	cbnz	r3, 800dba8 <_fflush_r+0x10>
 800dba2:	2500      	movs	r5, #0
 800dba4:	4628      	mov	r0, r5
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	b118      	cbz	r0, 800dbb2 <_fflush_r+0x1a>
 800dbaa:	6a03      	ldr	r3, [r0, #32]
 800dbac:	b90b      	cbnz	r3, 800dbb2 <_fflush_r+0x1a>
 800dbae:	f7fd fb9d 	bl	800b2ec <__sinit>
 800dbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d0f3      	beq.n	800dba2 <_fflush_r+0xa>
 800dbba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dbbc:	07d0      	lsls	r0, r2, #31
 800dbbe:	d404      	bmi.n	800dbca <_fflush_r+0x32>
 800dbc0:	0599      	lsls	r1, r3, #22
 800dbc2:	d402      	bmi.n	800dbca <_fflush_r+0x32>
 800dbc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbc6:	f7fd fcd4 	bl	800b572 <__retarget_lock_acquire_recursive>
 800dbca:	4628      	mov	r0, r5
 800dbcc:	4621      	mov	r1, r4
 800dbce:	f7ff ff5f 	bl	800da90 <__sflush_r>
 800dbd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbd4:	07da      	lsls	r2, r3, #31
 800dbd6:	4605      	mov	r5, r0
 800dbd8:	d4e4      	bmi.n	800dba4 <_fflush_r+0xc>
 800dbda:	89a3      	ldrh	r3, [r4, #12]
 800dbdc:	059b      	lsls	r3, r3, #22
 800dbde:	d4e1      	bmi.n	800dba4 <_fflush_r+0xc>
 800dbe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbe2:	f7fd fcc7 	bl	800b574 <__retarget_lock_release_recursive>
 800dbe6:	e7dd      	b.n	800dba4 <_fflush_r+0xc>

0800dbe8 <_putc_r>:
 800dbe8:	b570      	push	{r4, r5, r6, lr}
 800dbea:	460d      	mov	r5, r1
 800dbec:	4614      	mov	r4, r2
 800dbee:	4606      	mov	r6, r0
 800dbf0:	b118      	cbz	r0, 800dbfa <_putc_r+0x12>
 800dbf2:	6a03      	ldr	r3, [r0, #32]
 800dbf4:	b90b      	cbnz	r3, 800dbfa <_putc_r+0x12>
 800dbf6:	f7fd fb79 	bl	800b2ec <__sinit>
 800dbfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbfc:	07d8      	lsls	r0, r3, #31
 800dbfe:	d405      	bmi.n	800dc0c <_putc_r+0x24>
 800dc00:	89a3      	ldrh	r3, [r4, #12]
 800dc02:	0599      	lsls	r1, r3, #22
 800dc04:	d402      	bmi.n	800dc0c <_putc_r+0x24>
 800dc06:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc08:	f7fd fcb3 	bl	800b572 <__retarget_lock_acquire_recursive>
 800dc0c:	68a3      	ldr	r3, [r4, #8]
 800dc0e:	3b01      	subs	r3, #1
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	60a3      	str	r3, [r4, #8]
 800dc14:	da05      	bge.n	800dc22 <_putc_r+0x3a>
 800dc16:	69a2      	ldr	r2, [r4, #24]
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	db12      	blt.n	800dc42 <_putc_r+0x5a>
 800dc1c:	b2eb      	uxtb	r3, r5
 800dc1e:	2b0a      	cmp	r3, #10
 800dc20:	d00f      	beq.n	800dc42 <_putc_r+0x5a>
 800dc22:	6823      	ldr	r3, [r4, #0]
 800dc24:	1c5a      	adds	r2, r3, #1
 800dc26:	6022      	str	r2, [r4, #0]
 800dc28:	701d      	strb	r5, [r3, #0]
 800dc2a:	b2ed      	uxtb	r5, r5
 800dc2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc2e:	07da      	lsls	r2, r3, #31
 800dc30:	d405      	bmi.n	800dc3e <_putc_r+0x56>
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	059b      	lsls	r3, r3, #22
 800dc36:	d402      	bmi.n	800dc3e <_putc_r+0x56>
 800dc38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc3a:	f7fd fc9b 	bl	800b574 <__retarget_lock_release_recursive>
 800dc3e:	4628      	mov	r0, r5
 800dc40:	bd70      	pop	{r4, r5, r6, pc}
 800dc42:	4629      	mov	r1, r5
 800dc44:	4622      	mov	r2, r4
 800dc46:	4630      	mov	r0, r6
 800dc48:	f000 f802 	bl	800dc50 <__swbuf_r>
 800dc4c:	4605      	mov	r5, r0
 800dc4e:	e7ed      	b.n	800dc2c <_putc_r+0x44>

0800dc50 <__swbuf_r>:
 800dc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc52:	460e      	mov	r6, r1
 800dc54:	4614      	mov	r4, r2
 800dc56:	4605      	mov	r5, r0
 800dc58:	b118      	cbz	r0, 800dc62 <__swbuf_r+0x12>
 800dc5a:	6a03      	ldr	r3, [r0, #32]
 800dc5c:	b90b      	cbnz	r3, 800dc62 <__swbuf_r+0x12>
 800dc5e:	f7fd fb45 	bl	800b2ec <__sinit>
 800dc62:	69a3      	ldr	r3, [r4, #24]
 800dc64:	60a3      	str	r3, [r4, #8]
 800dc66:	89a3      	ldrh	r3, [r4, #12]
 800dc68:	071a      	lsls	r2, r3, #28
 800dc6a:	d501      	bpl.n	800dc70 <__swbuf_r+0x20>
 800dc6c:	6923      	ldr	r3, [r4, #16]
 800dc6e:	b943      	cbnz	r3, 800dc82 <__swbuf_r+0x32>
 800dc70:	4621      	mov	r1, r4
 800dc72:	4628      	mov	r0, r5
 800dc74:	f000 f82a 	bl	800dccc <__swsetup_r>
 800dc78:	b118      	cbz	r0, 800dc82 <__swbuf_r+0x32>
 800dc7a:	f04f 37ff 	mov.w	r7, #4294967295
 800dc7e:	4638      	mov	r0, r7
 800dc80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc82:	6823      	ldr	r3, [r4, #0]
 800dc84:	6922      	ldr	r2, [r4, #16]
 800dc86:	1a98      	subs	r0, r3, r2
 800dc88:	6963      	ldr	r3, [r4, #20]
 800dc8a:	b2f6      	uxtb	r6, r6
 800dc8c:	4283      	cmp	r3, r0
 800dc8e:	4637      	mov	r7, r6
 800dc90:	dc05      	bgt.n	800dc9e <__swbuf_r+0x4e>
 800dc92:	4621      	mov	r1, r4
 800dc94:	4628      	mov	r0, r5
 800dc96:	f7ff ff7f 	bl	800db98 <_fflush_r>
 800dc9a:	2800      	cmp	r0, #0
 800dc9c:	d1ed      	bne.n	800dc7a <__swbuf_r+0x2a>
 800dc9e:	68a3      	ldr	r3, [r4, #8]
 800dca0:	3b01      	subs	r3, #1
 800dca2:	60a3      	str	r3, [r4, #8]
 800dca4:	6823      	ldr	r3, [r4, #0]
 800dca6:	1c5a      	adds	r2, r3, #1
 800dca8:	6022      	str	r2, [r4, #0]
 800dcaa:	701e      	strb	r6, [r3, #0]
 800dcac:	6962      	ldr	r2, [r4, #20]
 800dcae:	1c43      	adds	r3, r0, #1
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d004      	beq.n	800dcbe <__swbuf_r+0x6e>
 800dcb4:	89a3      	ldrh	r3, [r4, #12]
 800dcb6:	07db      	lsls	r3, r3, #31
 800dcb8:	d5e1      	bpl.n	800dc7e <__swbuf_r+0x2e>
 800dcba:	2e0a      	cmp	r6, #10
 800dcbc:	d1df      	bne.n	800dc7e <__swbuf_r+0x2e>
 800dcbe:	4621      	mov	r1, r4
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	f7ff ff69 	bl	800db98 <_fflush_r>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	d0d9      	beq.n	800dc7e <__swbuf_r+0x2e>
 800dcca:	e7d6      	b.n	800dc7a <__swbuf_r+0x2a>

0800dccc <__swsetup_r>:
 800dccc:	b538      	push	{r3, r4, r5, lr}
 800dcce:	4b29      	ldr	r3, [pc, #164]	@ (800dd74 <__swsetup_r+0xa8>)
 800dcd0:	4605      	mov	r5, r0
 800dcd2:	6818      	ldr	r0, [r3, #0]
 800dcd4:	460c      	mov	r4, r1
 800dcd6:	b118      	cbz	r0, 800dce0 <__swsetup_r+0x14>
 800dcd8:	6a03      	ldr	r3, [r0, #32]
 800dcda:	b90b      	cbnz	r3, 800dce0 <__swsetup_r+0x14>
 800dcdc:	f7fd fb06 	bl	800b2ec <__sinit>
 800dce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dce4:	0719      	lsls	r1, r3, #28
 800dce6:	d422      	bmi.n	800dd2e <__swsetup_r+0x62>
 800dce8:	06da      	lsls	r2, r3, #27
 800dcea:	d407      	bmi.n	800dcfc <__swsetup_r+0x30>
 800dcec:	2209      	movs	r2, #9
 800dcee:	602a      	str	r2, [r5, #0]
 800dcf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcf4:	81a3      	strh	r3, [r4, #12]
 800dcf6:	f04f 30ff 	mov.w	r0, #4294967295
 800dcfa:	e033      	b.n	800dd64 <__swsetup_r+0x98>
 800dcfc:	0758      	lsls	r0, r3, #29
 800dcfe:	d512      	bpl.n	800dd26 <__swsetup_r+0x5a>
 800dd00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd02:	b141      	cbz	r1, 800dd16 <__swsetup_r+0x4a>
 800dd04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd08:	4299      	cmp	r1, r3
 800dd0a:	d002      	beq.n	800dd12 <__swsetup_r+0x46>
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	f7fe fa9f 	bl	800c250 <_free_r>
 800dd12:	2300      	movs	r3, #0
 800dd14:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd16:	89a3      	ldrh	r3, [r4, #12]
 800dd18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd1c:	81a3      	strh	r3, [r4, #12]
 800dd1e:	2300      	movs	r3, #0
 800dd20:	6063      	str	r3, [r4, #4]
 800dd22:	6923      	ldr	r3, [r4, #16]
 800dd24:	6023      	str	r3, [r4, #0]
 800dd26:	89a3      	ldrh	r3, [r4, #12]
 800dd28:	f043 0308 	orr.w	r3, r3, #8
 800dd2c:	81a3      	strh	r3, [r4, #12]
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	b94b      	cbnz	r3, 800dd46 <__swsetup_r+0x7a>
 800dd32:	89a3      	ldrh	r3, [r4, #12]
 800dd34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd3c:	d003      	beq.n	800dd46 <__swsetup_r+0x7a>
 800dd3e:	4621      	mov	r1, r4
 800dd40:	4628      	mov	r0, r5
 800dd42:	f000 f8db 	bl	800defc <__smakebuf_r>
 800dd46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd4a:	f013 0201 	ands.w	r2, r3, #1
 800dd4e:	d00a      	beq.n	800dd66 <__swsetup_r+0x9a>
 800dd50:	2200      	movs	r2, #0
 800dd52:	60a2      	str	r2, [r4, #8]
 800dd54:	6962      	ldr	r2, [r4, #20]
 800dd56:	4252      	negs	r2, r2
 800dd58:	61a2      	str	r2, [r4, #24]
 800dd5a:	6922      	ldr	r2, [r4, #16]
 800dd5c:	b942      	cbnz	r2, 800dd70 <__swsetup_r+0xa4>
 800dd5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd62:	d1c5      	bne.n	800dcf0 <__swsetup_r+0x24>
 800dd64:	bd38      	pop	{r3, r4, r5, pc}
 800dd66:	0799      	lsls	r1, r3, #30
 800dd68:	bf58      	it	pl
 800dd6a:	6962      	ldrpl	r2, [r4, #20]
 800dd6c:	60a2      	str	r2, [r4, #8]
 800dd6e:	e7f4      	b.n	800dd5a <__swsetup_r+0x8e>
 800dd70:	2000      	movs	r0, #0
 800dd72:	e7f7      	b.n	800dd64 <__swsetup_r+0x98>
 800dd74:	200001b0 	.word	0x200001b0

0800dd78 <memmove>:
 800dd78:	4288      	cmp	r0, r1
 800dd7a:	b510      	push	{r4, lr}
 800dd7c:	eb01 0402 	add.w	r4, r1, r2
 800dd80:	d902      	bls.n	800dd88 <memmove+0x10>
 800dd82:	4284      	cmp	r4, r0
 800dd84:	4623      	mov	r3, r4
 800dd86:	d807      	bhi.n	800dd98 <memmove+0x20>
 800dd88:	1e43      	subs	r3, r0, #1
 800dd8a:	42a1      	cmp	r1, r4
 800dd8c:	d008      	beq.n	800dda0 <memmove+0x28>
 800dd8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd96:	e7f8      	b.n	800dd8a <memmove+0x12>
 800dd98:	4402      	add	r2, r0
 800dd9a:	4601      	mov	r1, r0
 800dd9c:	428a      	cmp	r2, r1
 800dd9e:	d100      	bne.n	800dda2 <memmove+0x2a>
 800dda0:	bd10      	pop	{r4, pc}
 800dda2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dda6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ddaa:	e7f7      	b.n	800dd9c <memmove+0x24>

0800ddac <_sbrk_r>:
 800ddac:	b538      	push	{r3, r4, r5, lr}
 800ddae:	4d06      	ldr	r5, [pc, #24]	@ (800ddc8 <_sbrk_r+0x1c>)
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	4608      	mov	r0, r1
 800ddb6:	602b      	str	r3, [r5, #0]
 800ddb8:	f7f5 fa9c 	bl	80032f4 <_sbrk>
 800ddbc:	1c43      	adds	r3, r0, #1
 800ddbe:	d102      	bne.n	800ddc6 <_sbrk_r+0x1a>
 800ddc0:	682b      	ldr	r3, [r5, #0]
 800ddc2:	b103      	cbz	r3, 800ddc6 <_sbrk_r+0x1a>
 800ddc4:	6023      	str	r3, [r4, #0]
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	20000810 	.word	0x20000810

0800ddcc <__assert_func>:
 800ddcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddce:	4614      	mov	r4, r2
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	4b09      	ldr	r3, [pc, #36]	@ (800ddf8 <__assert_func+0x2c>)
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4605      	mov	r5, r0
 800ddd8:	68d8      	ldr	r0, [r3, #12]
 800ddda:	b954      	cbnz	r4, 800ddf2 <__assert_func+0x26>
 800dddc:	4b07      	ldr	r3, [pc, #28]	@ (800ddfc <__assert_func+0x30>)
 800ddde:	461c      	mov	r4, r3
 800dde0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dde4:	9100      	str	r1, [sp, #0]
 800dde6:	462b      	mov	r3, r5
 800dde8:	4905      	ldr	r1, [pc, #20]	@ (800de00 <__assert_func+0x34>)
 800ddea:	f000 f84f 	bl	800de8c <fiprintf>
 800ddee:	f000 f8e3 	bl	800dfb8 <abort>
 800ddf2:	4b04      	ldr	r3, [pc, #16]	@ (800de04 <__assert_func+0x38>)
 800ddf4:	e7f4      	b.n	800dde0 <__assert_func+0x14>
 800ddf6:	bf00      	nop
 800ddf8:	200001b0 	.word	0x200001b0
 800ddfc:	0800f86d 	.word	0x0800f86d
 800de00:	0800f83f 	.word	0x0800f83f
 800de04:	0800f832 	.word	0x0800f832

0800de08 <_calloc_r>:
 800de08:	b570      	push	{r4, r5, r6, lr}
 800de0a:	fba1 5402 	umull	r5, r4, r1, r2
 800de0e:	b93c      	cbnz	r4, 800de20 <_calloc_r+0x18>
 800de10:	4629      	mov	r1, r5
 800de12:	f7fe fdcb 	bl	800c9ac <_malloc_r>
 800de16:	4606      	mov	r6, r0
 800de18:	b928      	cbnz	r0, 800de26 <_calloc_r+0x1e>
 800de1a:	2600      	movs	r6, #0
 800de1c:	4630      	mov	r0, r6
 800de1e:	bd70      	pop	{r4, r5, r6, pc}
 800de20:	220c      	movs	r2, #12
 800de22:	6002      	str	r2, [r0, #0]
 800de24:	e7f9      	b.n	800de1a <_calloc_r+0x12>
 800de26:	462a      	mov	r2, r5
 800de28:	4621      	mov	r1, r4
 800de2a:	f7fd fb12 	bl	800b452 <memset>
 800de2e:	e7f5      	b.n	800de1c <_calloc_r+0x14>

0800de30 <_realloc_r>:
 800de30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de34:	4680      	mov	r8, r0
 800de36:	4615      	mov	r5, r2
 800de38:	460c      	mov	r4, r1
 800de3a:	b921      	cbnz	r1, 800de46 <_realloc_r+0x16>
 800de3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de40:	4611      	mov	r1, r2
 800de42:	f7fe bdb3 	b.w	800c9ac <_malloc_r>
 800de46:	b92a      	cbnz	r2, 800de54 <_realloc_r+0x24>
 800de48:	f7fe fa02 	bl	800c250 <_free_r>
 800de4c:	2400      	movs	r4, #0
 800de4e:	4620      	mov	r0, r4
 800de50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de54:	f000 f8b7 	bl	800dfc6 <_malloc_usable_size_r>
 800de58:	4285      	cmp	r5, r0
 800de5a:	4606      	mov	r6, r0
 800de5c:	d802      	bhi.n	800de64 <_realloc_r+0x34>
 800de5e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800de62:	d8f4      	bhi.n	800de4e <_realloc_r+0x1e>
 800de64:	4629      	mov	r1, r5
 800de66:	4640      	mov	r0, r8
 800de68:	f7fe fda0 	bl	800c9ac <_malloc_r>
 800de6c:	4607      	mov	r7, r0
 800de6e:	2800      	cmp	r0, #0
 800de70:	d0ec      	beq.n	800de4c <_realloc_r+0x1c>
 800de72:	42b5      	cmp	r5, r6
 800de74:	462a      	mov	r2, r5
 800de76:	4621      	mov	r1, r4
 800de78:	bf28      	it	cs
 800de7a:	4632      	movcs	r2, r6
 800de7c:	f7fd fb7b 	bl	800b576 <memcpy>
 800de80:	4621      	mov	r1, r4
 800de82:	4640      	mov	r0, r8
 800de84:	f7fe f9e4 	bl	800c250 <_free_r>
 800de88:	463c      	mov	r4, r7
 800de8a:	e7e0      	b.n	800de4e <_realloc_r+0x1e>

0800de8c <fiprintf>:
 800de8c:	b40e      	push	{r1, r2, r3}
 800de8e:	b503      	push	{r0, r1, lr}
 800de90:	4601      	mov	r1, r0
 800de92:	ab03      	add	r3, sp, #12
 800de94:	4805      	ldr	r0, [pc, #20]	@ (800deac <fiprintf+0x20>)
 800de96:	f853 2b04 	ldr.w	r2, [r3], #4
 800de9a:	6800      	ldr	r0, [r0, #0]
 800de9c:	9301      	str	r3, [sp, #4]
 800de9e:	f7ff fcdf 	bl	800d860 <_vfiprintf_r>
 800dea2:	b002      	add	sp, #8
 800dea4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dea8:	b003      	add	sp, #12
 800deaa:	4770      	bx	lr
 800deac:	200001b0 	.word	0x200001b0

0800deb0 <__swhatbuf_r>:
 800deb0:	b570      	push	{r4, r5, r6, lr}
 800deb2:	460c      	mov	r4, r1
 800deb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800deb8:	2900      	cmp	r1, #0
 800deba:	b096      	sub	sp, #88	@ 0x58
 800debc:	4615      	mov	r5, r2
 800debe:	461e      	mov	r6, r3
 800dec0:	da0d      	bge.n	800dede <__swhatbuf_r+0x2e>
 800dec2:	89a3      	ldrh	r3, [r4, #12]
 800dec4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dec8:	f04f 0100 	mov.w	r1, #0
 800decc:	bf14      	ite	ne
 800dece:	2340      	movne	r3, #64	@ 0x40
 800ded0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ded4:	2000      	movs	r0, #0
 800ded6:	6031      	str	r1, [r6, #0]
 800ded8:	602b      	str	r3, [r5, #0]
 800deda:	b016      	add	sp, #88	@ 0x58
 800dedc:	bd70      	pop	{r4, r5, r6, pc}
 800dede:	466a      	mov	r2, sp
 800dee0:	f000 f848 	bl	800df74 <_fstat_r>
 800dee4:	2800      	cmp	r0, #0
 800dee6:	dbec      	blt.n	800dec2 <__swhatbuf_r+0x12>
 800dee8:	9901      	ldr	r1, [sp, #4]
 800deea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800deee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800def2:	4259      	negs	r1, r3
 800def4:	4159      	adcs	r1, r3
 800def6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800defa:	e7eb      	b.n	800ded4 <__swhatbuf_r+0x24>

0800defc <__smakebuf_r>:
 800defc:	898b      	ldrh	r3, [r1, #12]
 800defe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df00:	079d      	lsls	r5, r3, #30
 800df02:	4606      	mov	r6, r0
 800df04:	460c      	mov	r4, r1
 800df06:	d507      	bpl.n	800df18 <__smakebuf_r+0x1c>
 800df08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	6123      	str	r3, [r4, #16]
 800df10:	2301      	movs	r3, #1
 800df12:	6163      	str	r3, [r4, #20]
 800df14:	b003      	add	sp, #12
 800df16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df18:	ab01      	add	r3, sp, #4
 800df1a:	466a      	mov	r2, sp
 800df1c:	f7ff ffc8 	bl	800deb0 <__swhatbuf_r>
 800df20:	9f00      	ldr	r7, [sp, #0]
 800df22:	4605      	mov	r5, r0
 800df24:	4639      	mov	r1, r7
 800df26:	4630      	mov	r0, r6
 800df28:	f7fe fd40 	bl	800c9ac <_malloc_r>
 800df2c:	b948      	cbnz	r0, 800df42 <__smakebuf_r+0x46>
 800df2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df32:	059a      	lsls	r2, r3, #22
 800df34:	d4ee      	bmi.n	800df14 <__smakebuf_r+0x18>
 800df36:	f023 0303 	bic.w	r3, r3, #3
 800df3a:	f043 0302 	orr.w	r3, r3, #2
 800df3e:	81a3      	strh	r3, [r4, #12]
 800df40:	e7e2      	b.n	800df08 <__smakebuf_r+0xc>
 800df42:	89a3      	ldrh	r3, [r4, #12]
 800df44:	6020      	str	r0, [r4, #0]
 800df46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df4a:	81a3      	strh	r3, [r4, #12]
 800df4c:	9b01      	ldr	r3, [sp, #4]
 800df4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df52:	b15b      	cbz	r3, 800df6c <__smakebuf_r+0x70>
 800df54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df58:	4630      	mov	r0, r6
 800df5a:	f000 f81d 	bl	800df98 <_isatty_r>
 800df5e:	b128      	cbz	r0, 800df6c <__smakebuf_r+0x70>
 800df60:	89a3      	ldrh	r3, [r4, #12]
 800df62:	f023 0303 	bic.w	r3, r3, #3
 800df66:	f043 0301 	orr.w	r3, r3, #1
 800df6a:	81a3      	strh	r3, [r4, #12]
 800df6c:	89a3      	ldrh	r3, [r4, #12]
 800df6e:	431d      	orrs	r5, r3
 800df70:	81a5      	strh	r5, [r4, #12]
 800df72:	e7cf      	b.n	800df14 <__smakebuf_r+0x18>

0800df74 <_fstat_r>:
 800df74:	b538      	push	{r3, r4, r5, lr}
 800df76:	4d07      	ldr	r5, [pc, #28]	@ (800df94 <_fstat_r+0x20>)
 800df78:	2300      	movs	r3, #0
 800df7a:	4604      	mov	r4, r0
 800df7c:	4608      	mov	r0, r1
 800df7e:	4611      	mov	r1, r2
 800df80:	602b      	str	r3, [r5, #0]
 800df82:	f7f5 f98f 	bl	80032a4 <_fstat>
 800df86:	1c43      	adds	r3, r0, #1
 800df88:	d102      	bne.n	800df90 <_fstat_r+0x1c>
 800df8a:	682b      	ldr	r3, [r5, #0]
 800df8c:	b103      	cbz	r3, 800df90 <_fstat_r+0x1c>
 800df8e:	6023      	str	r3, [r4, #0]
 800df90:	bd38      	pop	{r3, r4, r5, pc}
 800df92:	bf00      	nop
 800df94:	20000810 	.word	0x20000810

0800df98 <_isatty_r>:
 800df98:	b538      	push	{r3, r4, r5, lr}
 800df9a:	4d06      	ldr	r5, [pc, #24]	@ (800dfb4 <_isatty_r+0x1c>)
 800df9c:	2300      	movs	r3, #0
 800df9e:	4604      	mov	r4, r0
 800dfa0:	4608      	mov	r0, r1
 800dfa2:	602b      	str	r3, [r5, #0]
 800dfa4:	f7f5 f98e 	bl	80032c4 <_isatty>
 800dfa8:	1c43      	adds	r3, r0, #1
 800dfaa:	d102      	bne.n	800dfb2 <_isatty_r+0x1a>
 800dfac:	682b      	ldr	r3, [r5, #0]
 800dfae:	b103      	cbz	r3, 800dfb2 <_isatty_r+0x1a>
 800dfb0:	6023      	str	r3, [r4, #0]
 800dfb2:	bd38      	pop	{r3, r4, r5, pc}
 800dfb4:	20000810 	.word	0x20000810

0800dfb8 <abort>:
 800dfb8:	b508      	push	{r3, lr}
 800dfba:	2006      	movs	r0, #6
 800dfbc:	f000 f834 	bl	800e028 <raise>
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	f7f5 f91f 	bl	8003204 <_exit>

0800dfc6 <_malloc_usable_size_r>:
 800dfc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfca:	1f18      	subs	r0, r3, #4
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	bfbc      	itt	lt
 800dfd0:	580b      	ldrlt	r3, [r1, r0]
 800dfd2:	18c0      	addlt	r0, r0, r3
 800dfd4:	4770      	bx	lr

0800dfd6 <_raise_r>:
 800dfd6:	291f      	cmp	r1, #31
 800dfd8:	b538      	push	{r3, r4, r5, lr}
 800dfda:	4605      	mov	r5, r0
 800dfdc:	460c      	mov	r4, r1
 800dfde:	d904      	bls.n	800dfea <_raise_r+0x14>
 800dfe0:	2316      	movs	r3, #22
 800dfe2:	6003      	str	r3, [r0, #0]
 800dfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfe8:	bd38      	pop	{r3, r4, r5, pc}
 800dfea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dfec:	b112      	cbz	r2, 800dff4 <_raise_r+0x1e>
 800dfee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dff2:	b94b      	cbnz	r3, 800e008 <_raise_r+0x32>
 800dff4:	4628      	mov	r0, r5
 800dff6:	f000 f831 	bl	800e05c <_getpid_r>
 800dffa:	4622      	mov	r2, r4
 800dffc:	4601      	mov	r1, r0
 800dffe:	4628      	mov	r0, r5
 800e000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e004:	f000 b818 	b.w	800e038 <_kill_r>
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d00a      	beq.n	800e022 <_raise_r+0x4c>
 800e00c:	1c59      	adds	r1, r3, #1
 800e00e:	d103      	bne.n	800e018 <_raise_r+0x42>
 800e010:	2316      	movs	r3, #22
 800e012:	6003      	str	r3, [r0, #0]
 800e014:	2001      	movs	r0, #1
 800e016:	e7e7      	b.n	800dfe8 <_raise_r+0x12>
 800e018:	2100      	movs	r1, #0
 800e01a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e01e:	4620      	mov	r0, r4
 800e020:	4798      	blx	r3
 800e022:	2000      	movs	r0, #0
 800e024:	e7e0      	b.n	800dfe8 <_raise_r+0x12>
	...

0800e028 <raise>:
 800e028:	4b02      	ldr	r3, [pc, #8]	@ (800e034 <raise+0xc>)
 800e02a:	4601      	mov	r1, r0
 800e02c:	6818      	ldr	r0, [r3, #0]
 800e02e:	f7ff bfd2 	b.w	800dfd6 <_raise_r>
 800e032:	bf00      	nop
 800e034:	200001b0 	.word	0x200001b0

0800e038 <_kill_r>:
 800e038:	b538      	push	{r3, r4, r5, lr}
 800e03a:	4d07      	ldr	r5, [pc, #28]	@ (800e058 <_kill_r+0x20>)
 800e03c:	2300      	movs	r3, #0
 800e03e:	4604      	mov	r4, r0
 800e040:	4608      	mov	r0, r1
 800e042:	4611      	mov	r1, r2
 800e044:	602b      	str	r3, [r5, #0]
 800e046:	f7f5 f8cd 	bl	80031e4 <_kill>
 800e04a:	1c43      	adds	r3, r0, #1
 800e04c:	d102      	bne.n	800e054 <_kill_r+0x1c>
 800e04e:	682b      	ldr	r3, [r5, #0]
 800e050:	b103      	cbz	r3, 800e054 <_kill_r+0x1c>
 800e052:	6023      	str	r3, [r4, #0]
 800e054:	bd38      	pop	{r3, r4, r5, pc}
 800e056:	bf00      	nop
 800e058:	20000810 	.word	0x20000810

0800e05c <_getpid_r>:
 800e05c:	f7f5 b8ba 	b.w	80031d4 <_getpid>

0800e060 <sqrt>:
 800e060:	b538      	push	{r3, r4, r5, lr}
 800e062:	ed2d 8b02 	vpush	{d8}
 800e066:	ec55 4b10 	vmov	r4, r5, d0
 800e06a:	f000 f879 	bl	800e160 <__ieee754_sqrt>
 800e06e:	4622      	mov	r2, r4
 800e070:	462b      	mov	r3, r5
 800e072:	4620      	mov	r0, r4
 800e074:	4629      	mov	r1, r5
 800e076:	eeb0 8a40 	vmov.f32	s16, s0
 800e07a:	eef0 8a60 	vmov.f32	s17, s1
 800e07e:	f7f2 fd55 	bl	8000b2c <__aeabi_dcmpun>
 800e082:	b990      	cbnz	r0, 800e0aa <sqrt+0x4a>
 800e084:	2200      	movs	r2, #0
 800e086:	2300      	movs	r3, #0
 800e088:	4620      	mov	r0, r4
 800e08a:	4629      	mov	r1, r5
 800e08c:	f7f2 fd26 	bl	8000adc <__aeabi_dcmplt>
 800e090:	b158      	cbz	r0, 800e0aa <sqrt+0x4a>
 800e092:	f7fd fa43 	bl	800b51c <__errno>
 800e096:	2321      	movs	r3, #33	@ 0x21
 800e098:	6003      	str	r3, [r0, #0]
 800e09a:	2200      	movs	r2, #0
 800e09c:	2300      	movs	r3, #0
 800e09e:	4610      	mov	r0, r2
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	f7f2 fbd3 	bl	800084c <__aeabi_ddiv>
 800e0a6:	ec41 0b18 	vmov	d8, r0, r1
 800e0aa:	eeb0 0a48 	vmov.f32	s0, s16
 800e0ae:	eef0 0a68 	vmov.f32	s1, s17
 800e0b2:	ecbd 8b02 	vpop	{d8}
 800e0b6:	bd38      	pop	{r3, r4, r5, pc}

0800e0b8 <cos>:
 800e0b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0ba:	ec53 2b10 	vmov	r2, r3, d0
 800e0be:	4826      	ldr	r0, [pc, #152]	@ (800e158 <cos+0xa0>)
 800e0c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e0c4:	4281      	cmp	r1, r0
 800e0c6:	d806      	bhi.n	800e0d6 <cos+0x1e>
 800e0c8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e150 <cos+0x98>
 800e0cc:	b005      	add	sp, #20
 800e0ce:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0d2:	f000 b921 	b.w	800e318 <__kernel_cos>
 800e0d6:	4821      	ldr	r0, [pc, #132]	@ (800e15c <cos+0xa4>)
 800e0d8:	4281      	cmp	r1, r0
 800e0da:	d908      	bls.n	800e0ee <cos+0x36>
 800e0dc:	4610      	mov	r0, r2
 800e0de:	4619      	mov	r1, r3
 800e0e0:	f7f2 f8d2 	bl	8000288 <__aeabi_dsub>
 800e0e4:	ec41 0b10 	vmov	d0, r0, r1
 800e0e8:	b005      	add	sp, #20
 800e0ea:	f85d fb04 	ldr.w	pc, [sp], #4
 800e0ee:	4668      	mov	r0, sp
 800e0f0:	f000 fa96 	bl	800e620 <__ieee754_rem_pio2>
 800e0f4:	f000 0003 	and.w	r0, r0, #3
 800e0f8:	2801      	cmp	r0, #1
 800e0fa:	d00b      	beq.n	800e114 <cos+0x5c>
 800e0fc:	2802      	cmp	r0, #2
 800e0fe:	d015      	beq.n	800e12c <cos+0x74>
 800e100:	b9d8      	cbnz	r0, 800e13a <cos+0x82>
 800e102:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e106:	ed9d 0b00 	vldr	d0, [sp]
 800e10a:	f000 f905 	bl	800e318 <__kernel_cos>
 800e10e:	ec51 0b10 	vmov	r0, r1, d0
 800e112:	e7e7      	b.n	800e0e4 <cos+0x2c>
 800e114:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e118:	ed9d 0b00 	vldr	d0, [sp]
 800e11c:	f000 f9c4 	bl	800e4a8 <__kernel_sin>
 800e120:	ec53 2b10 	vmov	r2, r3, d0
 800e124:	4610      	mov	r0, r2
 800e126:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e12a:	e7db      	b.n	800e0e4 <cos+0x2c>
 800e12c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e130:	ed9d 0b00 	vldr	d0, [sp]
 800e134:	f000 f8f0 	bl	800e318 <__kernel_cos>
 800e138:	e7f2      	b.n	800e120 <cos+0x68>
 800e13a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e13e:	ed9d 0b00 	vldr	d0, [sp]
 800e142:	2001      	movs	r0, #1
 800e144:	f000 f9b0 	bl	800e4a8 <__kernel_sin>
 800e148:	e7e1      	b.n	800e10e <cos+0x56>
 800e14a:	bf00      	nop
 800e14c:	f3af 8000 	nop.w
	...
 800e158:	3fe921fb 	.word	0x3fe921fb
 800e15c:	7fefffff 	.word	0x7fefffff

0800e160 <__ieee754_sqrt>:
 800e160:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e164:	4a68      	ldr	r2, [pc, #416]	@ (800e308 <__ieee754_sqrt+0x1a8>)
 800e166:	ec55 4b10 	vmov	r4, r5, d0
 800e16a:	43aa      	bics	r2, r5
 800e16c:	462b      	mov	r3, r5
 800e16e:	4621      	mov	r1, r4
 800e170:	d110      	bne.n	800e194 <__ieee754_sqrt+0x34>
 800e172:	4622      	mov	r2, r4
 800e174:	4620      	mov	r0, r4
 800e176:	4629      	mov	r1, r5
 800e178:	f7f2 fa3e 	bl	80005f8 <__aeabi_dmul>
 800e17c:	4602      	mov	r2, r0
 800e17e:	460b      	mov	r3, r1
 800e180:	4620      	mov	r0, r4
 800e182:	4629      	mov	r1, r5
 800e184:	f7f2 f882 	bl	800028c <__adddf3>
 800e188:	4604      	mov	r4, r0
 800e18a:	460d      	mov	r5, r1
 800e18c:	ec45 4b10 	vmov	d0, r4, r5
 800e190:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e194:	2d00      	cmp	r5, #0
 800e196:	dc0e      	bgt.n	800e1b6 <__ieee754_sqrt+0x56>
 800e198:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e19c:	4322      	orrs	r2, r4
 800e19e:	d0f5      	beq.n	800e18c <__ieee754_sqrt+0x2c>
 800e1a0:	b19d      	cbz	r5, 800e1ca <__ieee754_sqrt+0x6a>
 800e1a2:	4622      	mov	r2, r4
 800e1a4:	4620      	mov	r0, r4
 800e1a6:	4629      	mov	r1, r5
 800e1a8:	f7f2 f86e 	bl	8000288 <__aeabi_dsub>
 800e1ac:	4602      	mov	r2, r0
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	f7f2 fb4c 	bl	800084c <__aeabi_ddiv>
 800e1b4:	e7e8      	b.n	800e188 <__ieee754_sqrt+0x28>
 800e1b6:	152a      	asrs	r2, r5, #20
 800e1b8:	d115      	bne.n	800e1e6 <__ieee754_sqrt+0x86>
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	e009      	b.n	800e1d2 <__ieee754_sqrt+0x72>
 800e1be:	0acb      	lsrs	r3, r1, #11
 800e1c0:	3a15      	subs	r2, #21
 800e1c2:	0549      	lsls	r1, r1, #21
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d0fa      	beq.n	800e1be <__ieee754_sqrt+0x5e>
 800e1c8:	e7f7      	b.n	800e1ba <__ieee754_sqrt+0x5a>
 800e1ca:	462a      	mov	r2, r5
 800e1cc:	e7fa      	b.n	800e1c4 <__ieee754_sqrt+0x64>
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	3001      	adds	r0, #1
 800e1d2:	02dc      	lsls	r4, r3, #11
 800e1d4:	d5fb      	bpl.n	800e1ce <__ieee754_sqrt+0x6e>
 800e1d6:	1e44      	subs	r4, r0, #1
 800e1d8:	1b12      	subs	r2, r2, r4
 800e1da:	f1c0 0420 	rsb	r4, r0, #32
 800e1de:	fa21 f404 	lsr.w	r4, r1, r4
 800e1e2:	4323      	orrs	r3, r4
 800e1e4:	4081      	lsls	r1, r0
 800e1e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1ea:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800e1ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1f2:	07d2      	lsls	r2, r2, #31
 800e1f4:	bf5c      	itt	pl
 800e1f6:	005b      	lslpl	r3, r3, #1
 800e1f8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e1fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e200:	bf58      	it	pl
 800e202:	0049      	lslpl	r1, r1, #1
 800e204:	2600      	movs	r6, #0
 800e206:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e20a:	106d      	asrs	r5, r5, #1
 800e20c:	0049      	lsls	r1, r1, #1
 800e20e:	2016      	movs	r0, #22
 800e210:	4632      	mov	r2, r6
 800e212:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e216:	1917      	adds	r7, r2, r4
 800e218:	429f      	cmp	r7, r3
 800e21a:	bfde      	ittt	le
 800e21c:	193a      	addle	r2, r7, r4
 800e21e:	1bdb      	suble	r3, r3, r7
 800e220:	1936      	addle	r6, r6, r4
 800e222:	0fcf      	lsrs	r7, r1, #31
 800e224:	3801      	subs	r0, #1
 800e226:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800e22a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e22e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e232:	d1f0      	bne.n	800e216 <__ieee754_sqrt+0xb6>
 800e234:	4604      	mov	r4, r0
 800e236:	2720      	movs	r7, #32
 800e238:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e23c:	429a      	cmp	r2, r3
 800e23e:	eb00 0e0c 	add.w	lr, r0, ip
 800e242:	db02      	blt.n	800e24a <__ieee754_sqrt+0xea>
 800e244:	d113      	bne.n	800e26e <__ieee754_sqrt+0x10e>
 800e246:	458e      	cmp	lr, r1
 800e248:	d811      	bhi.n	800e26e <__ieee754_sqrt+0x10e>
 800e24a:	f1be 0f00 	cmp.w	lr, #0
 800e24e:	eb0e 000c 	add.w	r0, lr, ip
 800e252:	da42      	bge.n	800e2da <__ieee754_sqrt+0x17a>
 800e254:	2800      	cmp	r0, #0
 800e256:	db40      	blt.n	800e2da <__ieee754_sqrt+0x17a>
 800e258:	f102 0801 	add.w	r8, r2, #1
 800e25c:	1a9b      	subs	r3, r3, r2
 800e25e:	458e      	cmp	lr, r1
 800e260:	bf88      	it	hi
 800e262:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e266:	eba1 010e 	sub.w	r1, r1, lr
 800e26a:	4464      	add	r4, ip
 800e26c:	4642      	mov	r2, r8
 800e26e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e272:	3f01      	subs	r7, #1
 800e274:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e278:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e27c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e280:	d1dc      	bne.n	800e23c <__ieee754_sqrt+0xdc>
 800e282:	4319      	orrs	r1, r3
 800e284:	d01b      	beq.n	800e2be <__ieee754_sqrt+0x15e>
 800e286:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800e30c <__ieee754_sqrt+0x1ac>
 800e28a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800e310 <__ieee754_sqrt+0x1b0>
 800e28e:	e9da 0100 	ldrd	r0, r1, [sl]
 800e292:	e9db 2300 	ldrd	r2, r3, [fp]
 800e296:	f7f1 fff7 	bl	8000288 <__aeabi_dsub>
 800e29a:	e9da 8900 	ldrd	r8, r9, [sl]
 800e29e:	4602      	mov	r2, r0
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	4640      	mov	r0, r8
 800e2a4:	4649      	mov	r1, r9
 800e2a6:	f7f2 fc23 	bl	8000af0 <__aeabi_dcmple>
 800e2aa:	b140      	cbz	r0, 800e2be <__ieee754_sqrt+0x15e>
 800e2ac:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e2b0:	e9da 0100 	ldrd	r0, r1, [sl]
 800e2b4:	e9db 2300 	ldrd	r2, r3, [fp]
 800e2b8:	d111      	bne.n	800e2de <__ieee754_sqrt+0x17e>
 800e2ba:	3601      	adds	r6, #1
 800e2bc:	463c      	mov	r4, r7
 800e2be:	1072      	asrs	r2, r6, #1
 800e2c0:	0863      	lsrs	r3, r4, #1
 800e2c2:	07f1      	lsls	r1, r6, #31
 800e2c4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800e2c8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800e2cc:	bf48      	it	mi
 800e2ce:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800e2d2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	e756      	b.n	800e188 <__ieee754_sqrt+0x28>
 800e2da:	4690      	mov	r8, r2
 800e2dc:	e7be      	b.n	800e25c <__ieee754_sqrt+0xfc>
 800e2de:	f7f1 ffd5 	bl	800028c <__adddf3>
 800e2e2:	e9da 8900 	ldrd	r8, r9, [sl]
 800e2e6:	4602      	mov	r2, r0
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	4649      	mov	r1, r9
 800e2ee:	f7f2 fbf5 	bl	8000adc <__aeabi_dcmplt>
 800e2f2:	b120      	cbz	r0, 800e2fe <__ieee754_sqrt+0x19e>
 800e2f4:	1ca0      	adds	r0, r4, #2
 800e2f6:	bf08      	it	eq
 800e2f8:	3601      	addeq	r6, #1
 800e2fa:	3402      	adds	r4, #2
 800e2fc:	e7df      	b.n	800e2be <__ieee754_sqrt+0x15e>
 800e2fe:	1c63      	adds	r3, r4, #1
 800e300:	f023 0401 	bic.w	r4, r3, #1
 800e304:	e7db      	b.n	800e2be <__ieee754_sqrt+0x15e>
 800e306:	bf00      	nop
 800e308:	7ff00000 	.word	0x7ff00000
 800e30c:	20000208 	.word	0x20000208
 800e310:	20000200 	.word	0x20000200
 800e314:	00000000 	.word	0x00000000

0800e318 <__kernel_cos>:
 800e318:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e31c:	ec57 6b10 	vmov	r6, r7, d0
 800e320:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e324:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e328:	ed8d 1b00 	vstr	d1, [sp]
 800e32c:	d206      	bcs.n	800e33c <__kernel_cos+0x24>
 800e32e:	4630      	mov	r0, r6
 800e330:	4639      	mov	r1, r7
 800e332:	f7f2 fc11 	bl	8000b58 <__aeabi_d2iz>
 800e336:	2800      	cmp	r0, #0
 800e338:	f000 8088 	beq.w	800e44c <__kernel_cos+0x134>
 800e33c:	4632      	mov	r2, r6
 800e33e:	463b      	mov	r3, r7
 800e340:	4630      	mov	r0, r6
 800e342:	4639      	mov	r1, r7
 800e344:	f7f2 f958 	bl	80005f8 <__aeabi_dmul>
 800e348:	4b51      	ldr	r3, [pc, #324]	@ (800e490 <__kernel_cos+0x178>)
 800e34a:	2200      	movs	r2, #0
 800e34c:	4604      	mov	r4, r0
 800e34e:	460d      	mov	r5, r1
 800e350:	f7f2 f952 	bl	80005f8 <__aeabi_dmul>
 800e354:	a340      	add	r3, pc, #256	@ (adr r3, 800e458 <__kernel_cos+0x140>)
 800e356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e35a:	4682      	mov	sl, r0
 800e35c:	468b      	mov	fp, r1
 800e35e:	4620      	mov	r0, r4
 800e360:	4629      	mov	r1, r5
 800e362:	f7f2 f949 	bl	80005f8 <__aeabi_dmul>
 800e366:	a33e      	add	r3, pc, #248	@ (adr r3, 800e460 <__kernel_cos+0x148>)
 800e368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e36c:	f7f1 ff8e 	bl	800028c <__adddf3>
 800e370:	4622      	mov	r2, r4
 800e372:	462b      	mov	r3, r5
 800e374:	f7f2 f940 	bl	80005f8 <__aeabi_dmul>
 800e378:	a33b      	add	r3, pc, #236	@ (adr r3, 800e468 <__kernel_cos+0x150>)
 800e37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e37e:	f7f1 ff83 	bl	8000288 <__aeabi_dsub>
 800e382:	4622      	mov	r2, r4
 800e384:	462b      	mov	r3, r5
 800e386:	f7f2 f937 	bl	80005f8 <__aeabi_dmul>
 800e38a:	a339      	add	r3, pc, #228	@ (adr r3, 800e470 <__kernel_cos+0x158>)
 800e38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e390:	f7f1 ff7c 	bl	800028c <__adddf3>
 800e394:	4622      	mov	r2, r4
 800e396:	462b      	mov	r3, r5
 800e398:	f7f2 f92e 	bl	80005f8 <__aeabi_dmul>
 800e39c:	a336      	add	r3, pc, #216	@ (adr r3, 800e478 <__kernel_cos+0x160>)
 800e39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a2:	f7f1 ff71 	bl	8000288 <__aeabi_dsub>
 800e3a6:	4622      	mov	r2, r4
 800e3a8:	462b      	mov	r3, r5
 800e3aa:	f7f2 f925 	bl	80005f8 <__aeabi_dmul>
 800e3ae:	a334      	add	r3, pc, #208	@ (adr r3, 800e480 <__kernel_cos+0x168>)
 800e3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b4:	f7f1 ff6a 	bl	800028c <__adddf3>
 800e3b8:	4622      	mov	r2, r4
 800e3ba:	462b      	mov	r3, r5
 800e3bc:	f7f2 f91c 	bl	80005f8 <__aeabi_dmul>
 800e3c0:	4622      	mov	r2, r4
 800e3c2:	462b      	mov	r3, r5
 800e3c4:	f7f2 f918 	bl	80005f8 <__aeabi_dmul>
 800e3c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	460d      	mov	r5, r1
 800e3d0:	4630      	mov	r0, r6
 800e3d2:	4639      	mov	r1, r7
 800e3d4:	f7f2 f910 	bl	80005f8 <__aeabi_dmul>
 800e3d8:	460b      	mov	r3, r1
 800e3da:	4602      	mov	r2, r0
 800e3dc:	4629      	mov	r1, r5
 800e3de:	4620      	mov	r0, r4
 800e3e0:	f7f1 ff52 	bl	8000288 <__aeabi_dsub>
 800e3e4:	4b2b      	ldr	r3, [pc, #172]	@ (800e494 <__kernel_cos+0x17c>)
 800e3e6:	4598      	cmp	r8, r3
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	460f      	mov	r7, r1
 800e3ec:	d810      	bhi.n	800e410 <__kernel_cos+0xf8>
 800e3ee:	4602      	mov	r2, r0
 800e3f0:	460b      	mov	r3, r1
 800e3f2:	4650      	mov	r0, sl
 800e3f4:	4659      	mov	r1, fp
 800e3f6:	f7f1 ff47 	bl	8000288 <__aeabi_dsub>
 800e3fa:	460b      	mov	r3, r1
 800e3fc:	4926      	ldr	r1, [pc, #152]	@ (800e498 <__kernel_cos+0x180>)
 800e3fe:	4602      	mov	r2, r0
 800e400:	2000      	movs	r0, #0
 800e402:	f7f1 ff41 	bl	8000288 <__aeabi_dsub>
 800e406:	ec41 0b10 	vmov	d0, r0, r1
 800e40a:	b003      	add	sp, #12
 800e40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e410:	4b22      	ldr	r3, [pc, #136]	@ (800e49c <__kernel_cos+0x184>)
 800e412:	4921      	ldr	r1, [pc, #132]	@ (800e498 <__kernel_cos+0x180>)
 800e414:	4598      	cmp	r8, r3
 800e416:	bf8c      	ite	hi
 800e418:	4d21      	ldrhi	r5, [pc, #132]	@ (800e4a0 <__kernel_cos+0x188>)
 800e41a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e41e:	2400      	movs	r4, #0
 800e420:	4622      	mov	r2, r4
 800e422:	462b      	mov	r3, r5
 800e424:	2000      	movs	r0, #0
 800e426:	f7f1 ff2f 	bl	8000288 <__aeabi_dsub>
 800e42a:	4622      	mov	r2, r4
 800e42c:	4680      	mov	r8, r0
 800e42e:	4689      	mov	r9, r1
 800e430:	462b      	mov	r3, r5
 800e432:	4650      	mov	r0, sl
 800e434:	4659      	mov	r1, fp
 800e436:	f7f1 ff27 	bl	8000288 <__aeabi_dsub>
 800e43a:	4632      	mov	r2, r6
 800e43c:	463b      	mov	r3, r7
 800e43e:	f7f1 ff23 	bl	8000288 <__aeabi_dsub>
 800e442:	4602      	mov	r2, r0
 800e444:	460b      	mov	r3, r1
 800e446:	4640      	mov	r0, r8
 800e448:	4649      	mov	r1, r9
 800e44a:	e7da      	b.n	800e402 <__kernel_cos+0xea>
 800e44c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e488 <__kernel_cos+0x170>
 800e450:	e7db      	b.n	800e40a <__kernel_cos+0xf2>
 800e452:	bf00      	nop
 800e454:	f3af 8000 	nop.w
 800e458:	be8838d4 	.word	0xbe8838d4
 800e45c:	bda8fae9 	.word	0xbda8fae9
 800e460:	bdb4b1c4 	.word	0xbdb4b1c4
 800e464:	3e21ee9e 	.word	0x3e21ee9e
 800e468:	809c52ad 	.word	0x809c52ad
 800e46c:	3e927e4f 	.word	0x3e927e4f
 800e470:	19cb1590 	.word	0x19cb1590
 800e474:	3efa01a0 	.word	0x3efa01a0
 800e478:	16c15177 	.word	0x16c15177
 800e47c:	3f56c16c 	.word	0x3f56c16c
 800e480:	5555554c 	.word	0x5555554c
 800e484:	3fa55555 	.word	0x3fa55555
 800e488:	00000000 	.word	0x00000000
 800e48c:	3ff00000 	.word	0x3ff00000
 800e490:	3fe00000 	.word	0x3fe00000
 800e494:	3fd33332 	.word	0x3fd33332
 800e498:	3ff00000 	.word	0x3ff00000
 800e49c:	3fe90000 	.word	0x3fe90000
 800e4a0:	3fd20000 	.word	0x3fd20000
 800e4a4:	00000000 	.word	0x00000000

0800e4a8 <__kernel_sin>:
 800e4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ac:	ec55 4b10 	vmov	r4, r5, d0
 800e4b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e4b4:	b085      	sub	sp, #20
 800e4b6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e4ba:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e4be:	4680      	mov	r8, r0
 800e4c0:	d205      	bcs.n	800e4ce <__kernel_sin+0x26>
 800e4c2:	4620      	mov	r0, r4
 800e4c4:	4629      	mov	r1, r5
 800e4c6:	f7f2 fb47 	bl	8000b58 <__aeabi_d2iz>
 800e4ca:	2800      	cmp	r0, #0
 800e4cc:	d052      	beq.n	800e574 <__kernel_sin+0xcc>
 800e4ce:	4622      	mov	r2, r4
 800e4d0:	462b      	mov	r3, r5
 800e4d2:	4620      	mov	r0, r4
 800e4d4:	4629      	mov	r1, r5
 800e4d6:	f7f2 f88f 	bl	80005f8 <__aeabi_dmul>
 800e4da:	4682      	mov	sl, r0
 800e4dc:	468b      	mov	fp, r1
 800e4de:	4602      	mov	r2, r0
 800e4e0:	460b      	mov	r3, r1
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	4629      	mov	r1, r5
 800e4e6:	f7f2 f887 	bl	80005f8 <__aeabi_dmul>
 800e4ea:	a342      	add	r3, pc, #264	@ (adr r3, 800e5f4 <__kernel_sin+0x14c>)
 800e4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f0:	e9cd 0100 	strd	r0, r1, [sp]
 800e4f4:	4650      	mov	r0, sl
 800e4f6:	4659      	mov	r1, fp
 800e4f8:	f7f2 f87e 	bl	80005f8 <__aeabi_dmul>
 800e4fc:	a33f      	add	r3, pc, #252	@ (adr r3, 800e5fc <__kernel_sin+0x154>)
 800e4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e502:	f7f1 fec1 	bl	8000288 <__aeabi_dsub>
 800e506:	4652      	mov	r2, sl
 800e508:	465b      	mov	r3, fp
 800e50a:	f7f2 f875 	bl	80005f8 <__aeabi_dmul>
 800e50e:	a33d      	add	r3, pc, #244	@ (adr r3, 800e604 <__kernel_sin+0x15c>)
 800e510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e514:	f7f1 feba 	bl	800028c <__adddf3>
 800e518:	4652      	mov	r2, sl
 800e51a:	465b      	mov	r3, fp
 800e51c:	f7f2 f86c 	bl	80005f8 <__aeabi_dmul>
 800e520:	a33a      	add	r3, pc, #232	@ (adr r3, 800e60c <__kernel_sin+0x164>)
 800e522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e526:	f7f1 feaf 	bl	8000288 <__aeabi_dsub>
 800e52a:	4652      	mov	r2, sl
 800e52c:	465b      	mov	r3, fp
 800e52e:	f7f2 f863 	bl	80005f8 <__aeabi_dmul>
 800e532:	a338      	add	r3, pc, #224	@ (adr r3, 800e614 <__kernel_sin+0x16c>)
 800e534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e538:	f7f1 fea8 	bl	800028c <__adddf3>
 800e53c:	4606      	mov	r6, r0
 800e53e:	460f      	mov	r7, r1
 800e540:	f1b8 0f00 	cmp.w	r8, #0
 800e544:	d11b      	bne.n	800e57e <__kernel_sin+0xd6>
 800e546:	4602      	mov	r2, r0
 800e548:	460b      	mov	r3, r1
 800e54a:	4650      	mov	r0, sl
 800e54c:	4659      	mov	r1, fp
 800e54e:	f7f2 f853 	bl	80005f8 <__aeabi_dmul>
 800e552:	a325      	add	r3, pc, #148	@ (adr r3, 800e5e8 <__kernel_sin+0x140>)
 800e554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e558:	f7f1 fe96 	bl	8000288 <__aeabi_dsub>
 800e55c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e560:	f7f2 f84a 	bl	80005f8 <__aeabi_dmul>
 800e564:	4602      	mov	r2, r0
 800e566:	460b      	mov	r3, r1
 800e568:	4620      	mov	r0, r4
 800e56a:	4629      	mov	r1, r5
 800e56c:	f7f1 fe8e 	bl	800028c <__adddf3>
 800e570:	4604      	mov	r4, r0
 800e572:	460d      	mov	r5, r1
 800e574:	ec45 4b10 	vmov	d0, r4, r5
 800e578:	b005      	add	sp, #20
 800e57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e57e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e582:	4b1b      	ldr	r3, [pc, #108]	@ (800e5f0 <__kernel_sin+0x148>)
 800e584:	2200      	movs	r2, #0
 800e586:	f7f2 f837 	bl	80005f8 <__aeabi_dmul>
 800e58a:	4632      	mov	r2, r6
 800e58c:	4680      	mov	r8, r0
 800e58e:	4689      	mov	r9, r1
 800e590:	463b      	mov	r3, r7
 800e592:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e596:	f7f2 f82f 	bl	80005f8 <__aeabi_dmul>
 800e59a:	4602      	mov	r2, r0
 800e59c:	460b      	mov	r3, r1
 800e59e:	4640      	mov	r0, r8
 800e5a0:	4649      	mov	r1, r9
 800e5a2:	f7f1 fe71 	bl	8000288 <__aeabi_dsub>
 800e5a6:	4652      	mov	r2, sl
 800e5a8:	465b      	mov	r3, fp
 800e5aa:	f7f2 f825 	bl	80005f8 <__aeabi_dmul>
 800e5ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e5b2:	f7f1 fe69 	bl	8000288 <__aeabi_dsub>
 800e5b6:	a30c      	add	r3, pc, #48	@ (adr r3, 800e5e8 <__kernel_sin+0x140>)
 800e5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5bc:	4606      	mov	r6, r0
 800e5be:	460f      	mov	r7, r1
 800e5c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5c4:	f7f2 f818 	bl	80005f8 <__aeabi_dmul>
 800e5c8:	4602      	mov	r2, r0
 800e5ca:	460b      	mov	r3, r1
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	4639      	mov	r1, r7
 800e5d0:	f7f1 fe5c 	bl	800028c <__adddf3>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	460b      	mov	r3, r1
 800e5d8:	4620      	mov	r0, r4
 800e5da:	4629      	mov	r1, r5
 800e5dc:	f7f1 fe54 	bl	8000288 <__aeabi_dsub>
 800e5e0:	e7c6      	b.n	800e570 <__kernel_sin+0xc8>
 800e5e2:	bf00      	nop
 800e5e4:	f3af 8000 	nop.w
 800e5e8:	55555549 	.word	0x55555549
 800e5ec:	3fc55555 	.word	0x3fc55555
 800e5f0:	3fe00000 	.word	0x3fe00000
 800e5f4:	5acfd57c 	.word	0x5acfd57c
 800e5f8:	3de5d93a 	.word	0x3de5d93a
 800e5fc:	8a2b9ceb 	.word	0x8a2b9ceb
 800e600:	3e5ae5e6 	.word	0x3e5ae5e6
 800e604:	57b1fe7d 	.word	0x57b1fe7d
 800e608:	3ec71de3 	.word	0x3ec71de3
 800e60c:	19c161d5 	.word	0x19c161d5
 800e610:	3f2a01a0 	.word	0x3f2a01a0
 800e614:	1110f8a6 	.word	0x1110f8a6
 800e618:	3f811111 	.word	0x3f811111
 800e61c:	00000000 	.word	0x00000000

0800e620 <__ieee754_rem_pio2>:
 800e620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e624:	ec57 6b10 	vmov	r6, r7, d0
 800e628:	4bc5      	ldr	r3, [pc, #788]	@ (800e940 <__ieee754_rem_pio2+0x320>)
 800e62a:	b08d      	sub	sp, #52	@ 0x34
 800e62c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e630:	4598      	cmp	r8, r3
 800e632:	4604      	mov	r4, r0
 800e634:	9704      	str	r7, [sp, #16]
 800e636:	d807      	bhi.n	800e648 <__ieee754_rem_pio2+0x28>
 800e638:	2200      	movs	r2, #0
 800e63a:	2300      	movs	r3, #0
 800e63c:	ed80 0b00 	vstr	d0, [r0]
 800e640:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e644:	2500      	movs	r5, #0
 800e646:	e028      	b.n	800e69a <__ieee754_rem_pio2+0x7a>
 800e648:	4bbe      	ldr	r3, [pc, #760]	@ (800e944 <__ieee754_rem_pio2+0x324>)
 800e64a:	4598      	cmp	r8, r3
 800e64c:	d878      	bhi.n	800e740 <__ieee754_rem_pio2+0x120>
 800e64e:	9b04      	ldr	r3, [sp, #16]
 800e650:	4dbd      	ldr	r5, [pc, #756]	@ (800e948 <__ieee754_rem_pio2+0x328>)
 800e652:	2b00      	cmp	r3, #0
 800e654:	4630      	mov	r0, r6
 800e656:	a3ac      	add	r3, pc, #688	@ (adr r3, 800e908 <__ieee754_rem_pio2+0x2e8>)
 800e658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65c:	4639      	mov	r1, r7
 800e65e:	dd38      	ble.n	800e6d2 <__ieee754_rem_pio2+0xb2>
 800e660:	f7f1 fe12 	bl	8000288 <__aeabi_dsub>
 800e664:	45a8      	cmp	r8, r5
 800e666:	4606      	mov	r6, r0
 800e668:	460f      	mov	r7, r1
 800e66a:	d01a      	beq.n	800e6a2 <__ieee754_rem_pio2+0x82>
 800e66c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e910 <__ieee754_rem_pio2+0x2f0>)
 800e66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e672:	f7f1 fe09 	bl	8000288 <__aeabi_dsub>
 800e676:	4602      	mov	r2, r0
 800e678:	460b      	mov	r3, r1
 800e67a:	4680      	mov	r8, r0
 800e67c:	4689      	mov	r9, r1
 800e67e:	4630      	mov	r0, r6
 800e680:	4639      	mov	r1, r7
 800e682:	f7f1 fe01 	bl	8000288 <__aeabi_dsub>
 800e686:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e910 <__ieee754_rem_pio2+0x2f0>)
 800e688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e68c:	f7f1 fdfc 	bl	8000288 <__aeabi_dsub>
 800e690:	e9c4 8900 	strd	r8, r9, [r4]
 800e694:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e698:	2501      	movs	r5, #1
 800e69a:	4628      	mov	r0, r5
 800e69c:	b00d      	add	sp, #52	@ 0x34
 800e69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6a2:	a39d      	add	r3, pc, #628	@ (adr r3, 800e918 <__ieee754_rem_pio2+0x2f8>)
 800e6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a8:	f7f1 fdee 	bl	8000288 <__aeabi_dsub>
 800e6ac:	a39c      	add	r3, pc, #624	@ (adr r3, 800e920 <__ieee754_rem_pio2+0x300>)
 800e6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b2:	4606      	mov	r6, r0
 800e6b4:	460f      	mov	r7, r1
 800e6b6:	f7f1 fde7 	bl	8000288 <__aeabi_dsub>
 800e6ba:	4602      	mov	r2, r0
 800e6bc:	460b      	mov	r3, r1
 800e6be:	4680      	mov	r8, r0
 800e6c0:	4689      	mov	r9, r1
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	4639      	mov	r1, r7
 800e6c6:	f7f1 fddf 	bl	8000288 <__aeabi_dsub>
 800e6ca:	a395      	add	r3, pc, #596	@ (adr r3, 800e920 <__ieee754_rem_pio2+0x300>)
 800e6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d0:	e7dc      	b.n	800e68c <__ieee754_rem_pio2+0x6c>
 800e6d2:	f7f1 fddb 	bl	800028c <__adddf3>
 800e6d6:	45a8      	cmp	r8, r5
 800e6d8:	4606      	mov	r6, r0
 800e6da:	460f      	mov	r7, r1
 800e6dc:	d018      	beq.n	800e710 <__ieee754_rem_pio2+0xf0>
 800e6de:	a38c      	add	r3, pc, #560	@ (adr r3, 800e910 <__ieee754_rem_pio2+0x2f0>)
 800e6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e4:	f7f1 fdd2 	bl	800028c <__adddf3>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4680      	mov	r8, r0
 800e6ee:	4689      	mov	r9, r1
 800e6f0:	4630      	mov	r0, r6
 800e6f2:	4639      	mov	r1, r7
 800e6f4:	f7f1 fdc8 	bl	8000288 <__aeabi_dsub>
 800e6f8:	a385      	add	r3, pc, #532	@ (adr r3, 800e910 <__ieee754_rem_pio2+0x2f0>)
 800e6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fe:	f7f1 fdc5 	bl	800028c <__adddf3>
 800e702:	f04f 35ff 	mov.w	r5, #4294967295
 800e706:	e9c4 8900 	strd	r8, r9, [r4]
 800e70a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e70e:	e7c4      	b.n	800e69a <__ieee754_rem_pio2+0x7a>
 800e710:	a381      	add	r3, pc, #516	@ (adr r3, 800e918 <__ieee754_rem_pio2+0x2f8>)
 800e712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e716:	f7f1 fdb9 	bl	800028c <__adddf3>
 800e71a:	a381      	add	r3, pc, #516	@ (adr r3, 800e920 <__ieee754_rem_pio2+0x300>)
 800e71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e720:	4606      	mov	r6, r0
 800e722:	460f      	mov	r7, r1
 800e724:	f7f1 fdb2 	bl	800028c <__adddf3>
 800e728:	4602      	mov	r2, r0
 800e72a:	460b      	mov	r3, r1
 800e72c:	4680      	mov	r8, r0
 800e72e:	4689      	mov	r9, r1
 800e730:	4630      	mov	r0, r6
 800e732:	4639      	mov	r1, r7
 800e734:	f7f1 fda8 	bl	8000288 <__aeabi_dsub>
 800e738:	a379      	add	r3, pc, #484	@ (adr r3, 800e920 <__ieee754_rem_pio2+0x300>)
 800e73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e73e:	e7de      	b.n	800e6fe <__ieee754_rem_pio2+0xde>
 800e740:	4b82      	ldr	r3, [pc, #520]	@ (800e94c <__ieee754_rem_pio2+0x32c>)
 800e742:	4598      	cmp	r8, r3
 800e744:	f200 80d1 	bhi.w	800e8ea <__ieee754_rem_pio2+0x2ca>
 800e748:	f000 f966 	bl	800ea18 <fabs>
 800e74c:	ec57 6b10 	vmov	r6, r7, d0
 800e750:	a375      	add	r3, pc, #468	@ (adr r3, 800e928 <__ieee754_rem_pio2+0x308>)
 800e752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e756:	4630      	mov	r0, r6
 800e758:	4639      	mov	r1, r7
 800e75a:	f7f1 ff4d 	bl	80005f8 <__aeabi_dmul>
 800e75e:	4b7c      	ldr	r3, [pc, #496]	@ (800e950 <__ieee754_rem_pio2+0x330>)
 800e760:	2200      	movs	r2, #0
 800e762:	f7f1 fd93 	bl	800028c <__adddf3>
 800e766:	f7f2 f9f7 	bl	8000b58 <__aeabi_d2iz>
 800e76a:	4605      	mov	r5, r0
 800e76c:	f7f1 feda 	bl	8000524 <__aeabi_i2d>
 800e770:	4602      	mov	r2, r0
 800e772:	460b      	mov	r3, r1
 800e774:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e778:	a363      	add	r3, pc, #396	@ (adr r3, 800e908 <__ieee754_rem_pio2+0x2e8>)
 800e77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77e:	f7f1 ff3b 	bl	80005f8 <__aeabi_dmul>
 800e782:	4602      	mov	r2, r0
 800e784:	460b      	mov	r3, r1
 800e786:	4630      	mov	r0, r6
 800e788:	4639      	mov	r1, r7
 800e78a:	f7f1 fd7d 	bl	8000288 <__aeabi_dsub>
 800e78e:	a360      	add	r3, pc, #384	@ (adr r3, 800e910 <__ieee754_rem_pio2+0x2f0>)
 800e790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e794:	4682      	mov	sl, r0
 800e796:	468b      	mov	fp, r1
 800e798:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e79c:	f7f1 ff2c 	bl	80005f8 <__aeabi_dmul>
 800e7a0:	2d1f      	cmp	r5, #31
 800e7a2:	4606      	mov	r6, r0
 800e7a4:	460f      	mov	r7, r1
 800e7a6:	dc0c      	bgt.n	800e7c2 <__ieee754_rem_pio2+0x1a2>
 800e7a8:	4b6a      	ldr	r3, [pc, #424]	@ (800e954 <__ieee754_rem_pio2+0x334>)
 800e7aa:	1e6a      	subs	r2, r5, #1
 800e7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7b0:	4543      	cmp	r3, r8
 800e7b2:	d006      	beq.n	800e7c2 <__ieee754_rem_pio2+0x1a2>
 800e7b4:	4632      	mov	r2, r6
 800e7b6:	463b      	mov	r3, r7
 800e7b8:	4650      	mov	r0, sl
 800e7ba:	4659      	mov	r1, fp
 800e7bc:	f7f1 fd64 	bl	8000288 <__aeabi_dsub>
 800e7c0:	e00e      	b.n	800e7e0 <__ieee754_rem_pio2+0x1c0>
 800e7c2:	463b      	mov	r3, r7
 800e7c4:	4632      	mov	r2, r6
 800e7c6:	4650      	mov	r0, sl
 800e7c8:	4659      	mov	r1, fp
 800e7ca:	f7f1 fd5d 	bl	8000288 <__aeabi_dsub>
 800e7ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e7d2:	9305      	str	r3, [sp, #20]
 800e7d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e7d8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e7dc:	2b10      	cmp	r3, #16
 800e7de:	dc02      	bgt.n	800e7e6 <__ieee754_rem_pio2+0x1c6>
 800e7e0:	e9c4 0100 	strd	r0, r1, [r4]
 800e7e4:	e039      	b.n	800e85a <__ieee754_rem_pio2+0x23a>
 800e7e6:	a34c      	add	r3, pc, #304	@ (adr r3, 800e918 <__ieee754_rem_pio2+0x2f8>)
 800e7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7f0:	f7f1 ff02 	bl	80005f8 <__aeabi_dmul>
 800e7f4:	4606      	mov	r6, r0
 800e7f6:	460f      	mov	r7, r1
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	460b      	mov	r3, r1
 800e7fc:	4650      	mov	r0, sl
 800e7fe:	4659      	mov	r1, fp
 800e800:	f7f1 fd42 	bl	8000288 <__aeabi_dsub>
 800e804:	4602      	mov	r2, r0
 800e806:	460b      	mov	r3, r1
 800e808:	4680      	mov	r8, r0
 800e80a:	4689      	mov	r9, r1
 800e80c:	4650      	mov	r0, sl
 800e80e:	4659      	mov	r1, fp
 800e810:	f7f1 fd3a 	bl	8000288 <__aeabi_dsub>
 800e814:	4632      	mov	r2, r6
 800e816:	463b      	mov	r3, r7
 800e818:	f7f1 fd36 	bl	8000288 <__aeabi_dsub>
 800e81c:	a340      	add	r3, pc, #256	@ (adr r3, 800e920 <__ieee754_rem_pio2+0x300>)
 800e81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e822:	4606      	mov	r6, r0
 800e824:	460f      	mov	r7, r1
 800e826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e82a:	f7f1 fee5 	bl	80005f8 <__aeabi_dmul>
 800e82e:	4632      	mov	r2, r6
 800e830:	463b      	mov	r3, r7
 800e832:	f7f1 fd29 	bl	8000288 <__aeabi_dsub>
 800e836:	4602      	mov	r2, r0
 800e838:	460b      	mov	r3, r1
 800e83a:	4606      	mov	r6, r0
 800e83c:	460f      	mov	r7, r1
 800e83e:	4640      	mov	r0, r8
 800e840:	4649      	mov	r1, r9
 800e842:	f7f1 fd21 	bl	8000288 <__aeabi_dsub>
 800e846:	9a05      	ldr	r2, [sp, #20]
 800e848:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	2b31      	cmp	r3, #49	@ 0x31
 800e850:	dc20      	bgt.n	800e894 <__ieee754_rem_pio2+0x274>
 800e852:	e9c4 0100 	strd	r0, r1, [r4]
 800e856:	46c2      	mov	sl, r8
 800e858:	46cb      	mov	fp, r9
 800e85a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e85e:	4650      	mov	r0, sl
 800e860:	4642      	mov	r2, r8
 800e862:	464b      	mov	r3, r9
 800e864:	4659      	mov	r1, fp
 800e866:	f7f1 fd0f 	bl	8000288 <__aeabi_dsub>
 800e86a:	463b      	mov	r3, r7
 800e86c:	4632      	mov	r2, r6
 800e86e:	f7f1 fd0b 	bl	8000288 <__aeabi_dsub>
 800e872:	9b04      	ldr	r3, [sp, #16]
 800e874:	2b00      	cmp	r3, #0
 800e876:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e87a:	f6bf af0e 	bge.w	800e69a <__ieee754_rem_pio2+0x7a>
 800e87e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e882:	6063      	str	r3, [r4, #4]
 800e884:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e888:	f8c4 8000 	str.w	r8, [r4]
 800e88c:	60a0      	str	r0, [r4, #8]
 800e88e:	60e3      	str	r3, [r4, #12]
 800e890:	426d      	negs	r5, r5
 800e892:	e702      	b.n	800e69a <__ieee754_rem_pio2+0x7a>
 800e894:	a326      	add	r3, pc, #152	@ (adr r3, 800e930 <__ieee754_rem_pio2+0x310>)
 800e896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e89a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e89e:	f7f1 feab 	bl	80005f8 <__aeabi_dmul>
 800e8a2:	4606      	mov	r6, r0
 800e8a4:	460f      	mov	r7, r1
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	4640      	mov	r0, r8
 800e8ac:	4649      	mov	r1, r9
 800e8ae:	f7f1 fceb 	bl	8000288 <__aeabi_dsub>
 800e8b2:	4602      	mov	r2, r0
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	4682      	mov	sl, r0
 800e8b8:	468b      	mov	fp, r1
 800e8ba:	4640      	mov	r0, r8
 800e8bc:	4649      	mov	r1, r9
 800e8be:	f7f1 fce3 	bl	8000288 <__aeabi_dsub>
 800e8c2:	4632      	mov	r2, r6
 800e8c4:	463b      	mov	r3, r7
 800e8c6:	f7f1 fcdf 	bl	8000288 <__aeabi_dsub>
 800e8ca:	a31b      	add	r3, pc, #108	@ (adr r3, 800e938 <__ieee754_rem_pio2+0x318>)
 800e8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8d0:	4606      	mov	r6, r0
 800e8d2:	460f      	mov	r7, r1
 800e8d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8d8:	f7f1 fe8e 	bl	80005f8 <__aeabi_dmul>
 800e8dc:	4632      	mov	r2, r6
 800e8de:	463b      	mov	r3, r7
 800e8e0:	f7f1 fcd2 	bl	8000288 <__aeabi_dsub>
 800e8e4:	4606      	mov	r6, r0
 800e8e6:	460f      	mov	r7, r1
 800e8e8:	e764      	b.n	800e7b4 <__ieee754_rem_pio2+0x194>
 800e8ea:	4b1b      	ldr	r3, [pc, #108]	@ (800e958 <__ieee754_rem_pio2+0x338>)
 800e8ec:	4598      	cmp	r8, r3
 800e8ee:	d935      	bls.n	800e95c <__ieee754_rem_pio2+0x33c>
 800e8f0:	4632      	mov	r2, r6
 800e8f2:	463b      	mov	r3, r7
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	4639      	mov	r1, r7
 800e8f8:	f7f1 fcc6 	bl	8000288 <__aeabi_dsub>
 800e8fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e900:	e9c4 0100 	strd	r0, r1, [r4]
 800e904:	e69e      	b.n	800e644 <__ieee754_rem_pio2+0x24>
 800e906:	bf00      	nop
 800e908:	54400000 	.word	0x54400000
 800e90c:	3ff921fb 	.word	0x3ff921fb
 800e910:	1a626331 	.word	0x1a626331
 800e914:	3dd0b461 	.word	0x3dd0b461
 800e918:	1a600000 	.word	0x1a600000
 800e91c:	3dd0b461 	.word	0x3dd0b461
 800e920:	2e037073 	.word	0x2e037073
 800e924:	3ba3198a 	.word	0x3ba3198a
 800e928:	6dc9c883 	.word	0x6dc9c883
 800e92c:	3fe45f30 	.word	0x3fe45f30
 800e930:	2e000000 	.word	0x2e000000
 800e934:	3ba3198a 	.word	0x3ba3198a
 800e938:	252049c1 	.word	0x252049c1
 800e93c:	397b839a 	.word	0x397b839a
 800e940:	3fe921fb 	.word	0x3fe921fb
 800e944:	4002d97b 	.word	0x4002d97b
 800e948:	3ff921fb 	.word	0x3ff921fb
 800e94c:	413921fb 	.word	0x413921fb
 800e950:	3fe00000 	.word	0x3fe00000
 800e954:	0800f870 	.word	0x0800f870
 800e958:	7fefffff 	.word	0x7fefffff
 800e95c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800e960:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800e964:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800e968:	4630      	mov	r0, r6
 800e96a:	460f      	mov	r7, r1
 800e96c:	f7f2 f8f4 	bl	8000b58 <__aeabi_d2iz>
 800e970:	f7f1 fdd8 	bl	8000524 <__aeabi_i2d>
 800e974:	4602      	mov	r2, r0
 800e976:	460b      	mov	r3, r1
 800e978:	4630      	mov	r0, r6
 800e97a:	4639      	mov	r1, r7
 800e97c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e980:	f7f1 fc82 	bl	8000288 <__aeabi_dsub>
 800e984:	4b22      	ldr	r3, [pc, #136]	@ (800ea10 <__ieee754_rem_pio2+0x3f0>)
 800e986:	2200      	movs	r2, #0
 800e988:	f7f1 fe36 	bl	80005f8 <__aeabi_dmul>
 800e98c:	460f      	mov	r7, r1
 800e98e:	4606      	mov	r6, r0
 800e990:	f7f2 f8e2 	bl	8000b58 <__aeabi_d2iz>
 800e994:	f7f1 fdc6 	bl	8000524 <__aeabi_i2d>
 800e998:	4602      	mov	r2, r0
 800e99a:	460b      	mov	r3, r1
 800e99c:	4630      	mov	r0, r6
 800e99e:	4639      	mov	r1, r7
 800e9a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e9a4:	f7f1 fc70 	bl	8000288 <__aeabi_dsub>
 800e9a8:	4b19      	ldr	r3, [pc, #100]	@ (800ea10 <__ieee754_rem_pio2+0x3f0>)
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	f7f1 fe24 	bl	80005f8 <__aeabi_dmul>
 800e9b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800e9b4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800e9b8:	f04f 0803 	mov.w	r8, #3
 800e9bc:	2600      	movs	r6, #0
 800e9be:	2700      	movs	r7, #0
 800e9c0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e9c4:	4632      	mov	r2, r6
 800e9c6:	463b      	mov	r3, r7
 800e9c8:	46c2      	mov	sl, r8
 800e9ca:	f108 38ff 	add.w	r8, r8, #4294967295
 800e9ce:	f7f2 f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 800e9d2:	2800      	cmp	r0, #0
 800e9d4:	d1f4      	bne.n	800e9c0 <__ieee754_rem_pio2+0x3a0>
 800e9d6:	4b0f      	ldr	r3, [pc, #60]	@ (800ea14 <__ieee754_rem_pio2+0x3f4>)
 800e9d8:	9301      	str	r3, [sp, #4]
 800e9da:	2302      	movs	r3, #2
 800e9dc:	9300      	str	r3, [sp, #0]
 800e9de:	462a      	mov	r2, r5
 800e9e0:	4653      	mov	r3, sl
 800e9e2:	4621      	mov	r1, r4
 800e9e4:	a806      	add	r0, sp, #24
 800e9e6:	f000 f81f 	bl	800ea28 <__kernel_rem_pio2>
 800e9ea:	9b04      	ldr	r3, [sp, #16]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	4605      	mov	r5, r0
 800e9f0:	f6bf ae53 	bge.w	800e69a <__ieee754_rem_pio2+0x7a>
 800e9f4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800e9f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e9fc:	e9c4 2300 	strd	r2, r3, [r4]
 800ea00:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ea04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ea08:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ea0c:	e740      	b.n	800e890 <__ieee754_rem_pio2+0x270>
 800ea0e:	bf00      	nop
 800ea10:	41700000 	.word	0x41700000
 800ea14:	0800f8f0 	.word	0x0800f8f0

0800ea18 <fabs>:
 800ea18:	ec51 0b10 	vmov	r0, r1, d0
 800ea1c:	4602      	mov	r2, r0
 800ea1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ea22:	ec43 2b10 	vmov	d0, r2, r3
 800ea26:	4770      	bx	lr

0800ea28 <__kernel_rem_pio2>:
 800ea28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea2c:	ed2d 8b02 	vpush	{d8}
 800ea30:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800ea34:	f112 0f14 	cmn.w	r2, #20
 800ea38:	9306      	str	r3, [sp, #24]
 800ea3a:	9104      	str	r1, [sp, #16]
 800ea3c:	4bbe      	ldr	r3, [pc, #760]	@ (800ed38 <__kernel_rem_pio2+0x310>)
 800ea3e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800ea40:	9008      	str	r0, [sp, #32]
 800ea42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea46:	9300      	str	r3, [sp, #0]
 800ea48:	9b06      	ldr	r3, [sp, #24]
 800ea4a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ea4e:	bfa8      	it	ge
 800ea50:	1ed4      	subge	r4, r2, #3
 800ea52:	9305      	str	r3, [sp, #20]
 800ea54:	bfb2      	itee	lt
 800ea56:	2400      	movlt	r4, #0
 800ea58:	2318      	movge	r3, #24
 800ea5a:	fb94 f4f3 	sdivge	r4, r4, r3
 800ea5e:	f06f 0317 	mvn.w	r3, #23
 800ea62:	fb04 3303 	mla	r3, r4, r3, r3
 800ea66:	eb03 0b02 	add.w	fp, r3, r2
 800ea6a:	9b00      	ldr	r3, [sp, #0]
 800ea6c:	9a05      	ldr	r2, [sp, #20]
 800ea6e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800ed28 <__kernel_rem_pio2+0x300>
 800ea72:	eb03 0802 	add.w	r8, r3, r2
 800ea76:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ea78:	1aa7      	subs	r7, r4, r2
 800ea7a:	ae20      	add	r6, sp, #128	@ 0x80
 800ea7c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ea80:	2500      	movs	r5, #0
 800ea82:	4545      	cmp	r5, r8
 800ea84:	dd13      	ble.n	800eaae <__kernel_rem_pio2+0x86>
 800ea86:	9b06      	ldr	r3, [sp, #24]
 800ea88:	aa20      	add	r2, sp, #128	@ 0x80
 800ea8a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ea8e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800ea92:	f04f 0800 	mov.w	r8, #0
 800ea96:	9b00      	ldr	r3, [sp, #0]
 800ea98:	4598      	cmp	r8, r3
 800ea9a:	dc31      	bgt.n	800eb00 <__kernel_rem_pio2+0xd8>
 800ea9c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800ed28 <__kernel_rem_pio2+0x300>
 800eaa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eaa4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eaa8:	462f      	mov	r7, r5
 800eaaa:	2600      	movs	r6, #0
 800eaac:	e01b      	b.n	800eae6 <__kernel_rem_pio2+0xbe>
 800eaae:	42ef      	cmn	r7, r5
 800eab0:	d407      	bmi.n	800eac2 <__kernel_rem_pio2+0x9a>
 800eab2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800eab6:	f7f1 fd35 	bl	8000524 <__aeabi_i2d>
 800eaba:	e8e6 0102 	strd	r0, r1, [r6], #8
 800eabe:	3501      	adds	r5, #1
 800eac0:	e7df      	b.n	800ea82 <__kernel_rem_pio2+0x5a>
 800eac2:	ec51 0b18 	vmov	r0, r1, d8
 800eac6:	e7f8      	b.n	800eaba <__kernel_rem_pio2+0x92>
 800eac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eacc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ead0:	f7f1 fd92 	bl	80005f8 <__aeabi_dmul>
 800ead4:	4602      	mov	r2, r0
 800ead6:	460b      	mov	r3, r1
 800ead8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eadc:	f7f1 fbd6 	bl	800028c <__adddf3>
 800eae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eae4:	3601      	adds	r6, #1
 800eae6:	9b05      	ldr	r3, [sp, #20]
 800eae8:	429e      	cmp	r6, r3
 800eaea:	f1a7 0708 	sub.w	r7, r7, #8
 800eaee:	ddeb      	ble.n	800eac8 <__kernel_rem_pio2+0xa0>
 800eaf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eaf4:	f108 0801 	add.w	r8, r8, #1
 800eaf8:	ecaa 7b02 	vstmia	sl!, {d7}
 800eafc:	3508      	adds	r5, #8
 800eafe:	e7ca      	b.n	800ea96 <__kernel_rem_pio2+0x6e>
 800eb00:	9b00      	ldr	r3, [sp, #0]
 800eb02:	f8dd 8000 	ldr.w	r8, [sp]
 800eb06:	aa0c      	add	r2, sp, #48	@ 0x30
 800eb08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800eb0c:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb0e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800eb10:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800eb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb16:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800eb1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb1c:	ab98      	add	r3, sp, #608	@ 0x260
 800eb1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800eb22:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800eb26:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb2a:	ac0c      	add	r4, sp, #48	@ 0x30
 800eb2c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800eb2e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800eb32:	46a1      	mov	r9, r4
 800eb34:	46c2      	mov	sl, r8
 800eb36:	f1ba 0f00 	cmp.w	sl, #0
 800eb3a:	f1a5 0508 	sub.w	r5, r5, #8
 800eb3e:	dc77      	bgt.n	800ec30 <__kernel_rem_pio2+0x208>
 800eb40:	4658      	mov	r0, fp
 800eb42:	ed9d 0b02 	vldr	d0, [sp, #8]
 800eb46:	f000 fac7 	bl	800f0d8 <scalbn>
 800eb4a:	ec57 6b10 	vmov	r6, r7, d0
 800eb4e:	2200      	movs	r2, #0
 800eb50:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800eb54:	4630      	mov	r0, r6
 800eb56:	4639      	mov	r1, r7
 800eb58:	f7f1 fd4e 	bl	80005f8 <__aeabi_dmul>
 800eb5c:	ec41 0b10 	vmov	d0, r0, r1
 800eb60:	f000 fb3a 	bl	800f1d8 <floor>
 800eb64:	4b75      	ldr	r3, [pc, #468]	@ (800ed3c <__kernel_rem_pio2+0x314>)
 800eb66:	ec51 0b10 	vmov	r0, r1, d0
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	f7f1 fd44 	bl	80005f8 <__aeabi_dmul>
 800eb70:	4602      	mov	r2, r0
 800eb72:	460b      	mov	r3, r1
 800eb74:	4630      	mov	r0, r6
 800eb76:	4639      	mov	r1, r7
 800eb78:	f7f1 fb86 	bl	8000288 <__aeabi_dsub>
 800eb7c:	460f      	mov	r7, r1
 800eb7e:	4606      	mov	r6, r0
 800eb80:	f7f1 ffea 	bl	8000b58 <__aeabi_d2iz>
 800eb84:	9002      	str	r0, [sp, #8]
 800eb86:	f7f1 fccd 	bl	8000524 <__aeabi_i2d>
 800eb8a:	4602      	mov	r2, r0
 800eb8c:	460b      	mov	r3, r1
 800eb8e:	4630      	mov	r0, r6
 800eb90:	4639      	mov	r1, r7
 800eb92:	f7f1 fb79 	bl	8000288 <__aeabi_dsub>
 800eb96:	f1bb 0f00 	cmp.w	fp, #0
 800eb9a:	4606      	mov	r6, r0
 800eb9c:	460f      	mov	r7, r1
 800eb9e:	dd6c      	ble.n	800ec7a <__kernel_rem_pio2+0x252>
 800eba0:	f108 31ff 	add.w	r1, r8, #4294967295
 800eba4:	ab0c      	add	r3, sp, #48	@ 0x30
 800eba6:	9d02      	ldr	r5, [sp, #8]
 800eba8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ebac:	f1cb 0018 	rsb	r0, fp, #24
 800ebb0:	fa43 f200 	asr.w	r2, r3, r0
 800ebb4:	4415      	add	r5, r2
 800ebb6:	4082      	lsls	r2, r0
 800ebb8:	1a9b      	subs	r3, r3, r2
 800ebba:	aa0c      	add	r2, sp, #48	@ 0x30
 800ebbc:	9502      	str	r5, [sp, #8]
 800ebbe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ebc2:	f1cb 0217 	rsb	r2, fp, #23
 800ebc6:	fa43 f902 	asr.w	r9, r3, r2
 800ebca:	f1b9 0f00 	cmp.w	r9, #0
 800ebce:	dd64      	ble.n	800ec9a <__kernel_rem_pio2+0x272>
 800ebd0:	9b02      	ldr	r3, [sp, #8]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	3301      	adds	r3, #1
 800ebd6:	9302      	str	r3, [sp, #8]
 800ebd8:	4615      	mov	r5, r2
 800ebda:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ebde:	4590      	cmp	r8, r2
 800ebe0:	f300 80b8 	bgt.w	800ed54 <__kernel_rem_pio2+0x32c>
 800ebe4:	f1bb 0f00 	cmp.w	fp, #0
 800ebe8:	dd07      	ble.n	800ebfa <__kernel_rem_pio2+0x1d2>
 800ebea:	f1bb 0f01 	cmp.w	fp, #1
 800ebee:	f000 80bf 	beq.w	800ed70 <__kernel_rem_pio2+0x348>
 800ebf2:	f1bb 0f02 	cmp.w	fp, #2
 800ebf6:	f000 80c6 	beq.w	800ed86 <__kernel_rem_pio2+0x35e>
 800ebfa:	f1b9 0f02 	cmp.w	r9, #2
 800ebfe:	d14c      	bne.n	800ec9a <__kernel_rem_pio2+0x272>
 800ec00:	4632      	mov	r2, r6
 800ec02:	463b      	mov	r3, r7
 800ec04:	494e      	ldr	r1, [pc, #312]	@ (800ed40 <__kernel_rem_pio2+0x318>)
 800ec06:	2000      	movs	r0, #0
 800ec08:	f7f1 fb3e 	bl	8000288 <__aeabi_dsub>
 800ec0c:	4606      	mov	r6, r0
 800ec0e:	460f      	mov	r7, r1
 800ec10:	2d00      	cmp	r5, #0
 800ec12:	d042      	beq.n	800ec9a <__kernel_rem_pio2+0x272>
 800ec14:	4658      	mov	r0, fp
 800ec16:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800ed30 <__kernel_rem_pio2+0x308>
 800ec1a:	f000 fa5d 	bl	800f0d8 <scalbn>
 800ec1e:	4630      	mov	r0, r6
 800ec20:	4639      	mov	r1, r7
 800ec22:	ec53 2b10 	vmov	r2, r3, d0
 800ec26:	f7f1 fb2f 	bl	8000288 <__aeabi_dsub>
 800ec2a:	4606      	mov	r6, r0
 800ec2c:	460f      	mov	r7, r1
 800ec2e:	e034      	b.n	800ec9a <__kernel_rem_pio2+0x272>
 800ec30:	4b44      	ldr	r3, [pc, #272]	@ (800ed44 <__kernel_rem_pio2+0x31c>)
 800ec32:	2200      	movs	r2, #0
 800ec34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec38:	f7f1 fcde 	bl	80005f8 <__aeabi_dmul>
 800ec3c:	f7f1 ff8c 	bl	8000b58 <__aeabi_d2iz>
 800ec40:	f7f1 fc70 	bl	8000524 <__aeabi_i2d>
 800ec44:	4b40      	ldr	r3, [pc, #256]	@ (800ed48 <__kernel_rem_pio2+0x320>)
 800ec46:	2200      	movs	r2, #0
 800ec48:	4606      	mov	r6, r0
 800ec4a:	460f      	mov	r7, r1
 800ec4c:	f7f1 fcd4 	bl	80005f8 <__aeabi_dmul>
 800ec50:	4602      	mov	r2, r0
 800ec52:	460b      	mov	r3, r1
 800ec54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec58:	f7f1 fb16 	bl	8000288 <__aeabi_dsub>
 800ec5c:	f7f1 ff7c 	bl	8000b58 <__aeabi_d2iz>
 800ec60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ec64:	f849 0b04 	str.w	r0, [r9], #4
 800ec68:	4639      	mov	r1, r7
 800ec6a:	4630      	mov	r0, r6
 800ec6c:	f7f1 fb0e 	bl	800028c <__adddf3>
 800ec70:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ec74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec78:	e75d      	b.n	800eb36 <__kernel_rem_pio2+0x10e>
 800ec7a:	d107      	bne.n	800ec8c <__kernel_rem_pio2+0x264>
 800ec7c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ec80:	aa0c      	add	r2, sp, #48	@ 0x30
 800ec82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec86:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ec8a:	e79e      	b.n	800ebca <__kernel_rem_pio2+0x1a2>
 800ec8c:	4b2f      	ldr	r3, [pc, #188]	@ (800ed4c <__kernel_rem_pio2+0x324>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	f7f1 ff38 	bl	8000b04 <__aeabi_dcmpge>
 800ec94:	2800      	cmp	r0, #0
 800ec96:	d143      	bne.n	800ed20 <__kernel_rem_pio2+0x2f8>
 800ec98:	4681      	mov	r9, r0
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	4630      	mov	r0, r6
 800eca0:	4639      	mov	r1, r7
 800eca2:	f7f1 ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 800eca6:	2800      	cmp	r0, #0
 800eca8:	f000 80bf 	beq.w	800ee2a <__kernel_rem_pio2+0x402>
 800ecac:	f108 33ff 	add.w	r3, r8, #4294967295
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	9900      	ldr	r1, [sp, #0]
 800ecb4:	428b      	cmp	r3, r1
 800ecb6:	da6e      	bge.n	800ed96 <__kernel_rem_pio2+0x36e>
 800ecb8:	2a00      	cmp	r2, #0
 800ecba:	f000 8089 	beq.w	800edd0 <__kernel_rem_pio2+0x3a8>
 800ecbe:	f108 38ff 	add.w	r8, r8, #4294967295
 800ecc2:	ab0c      	add	r3, sp, #48	@ 0x30
 800ecc4:	f1ab 0b18 	sub.w	fp, fp, #24
 800ecc8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d0f6      	beq.n	800ecbe <__kernel_rem_pio2+0x296>
 800ecd0:	4658      	mov	r0, fp
 800ecd2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800ed30 <__kernel_rem_pio2+0x308>
 800ecd6:	f000 f9ff 	bl	800f0d8 <scalbn>
 800ecda:	f108 0301 	add.w	r3, r8, #1
 800ecde:	00da      	lsls	r2, r3, #3
 800ece0:	9205      	str	r2, [sp, #20]
 800ece2:	ec55 4b10 	vmov	r4, r5, d0
 800ece6:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ece8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800ed44 <__kernel_rem_pio2+0x31c>
 800ecec:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ecf0:	4646      	mov	r6, r8
 800ecf2:	f04f 0a00 	mov.w	sl, #0
 800ecf6:	2e00      	cmp	r6, #0
 800ecf8:	f280 80cf 	bge.w	800ee9a <__kernel_rem_pio2+0x472>
 800ecfc:	4644      	mov	r4, r8
 800ecfe:	2c00      	cmp	r4, #0
 800ed00:	f2c0 80fd 	blt.w	800eefe <__kernel_rem_pio2+0x4d6>
 800ed04:	4b12      	ldr	r3, [pc, #72]	@ (800ed50 <__kernel_rem_pio2+0x328>)
 800ed06:	461f      	mov	r7, r3
 800ed08:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ed0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ed0e:	9306      	str	r3, [sp, #24]
 800ed10:	f04f 0a00 	mov.w	sl, #0
 800ed14:	f04f 0b00 	mov.w	fp, #0
 800ed18:	2600      	movs	r6, #0
 800ed1a:	eba8 0504 	sub.w	r5, r8, r4
 800ed1e:	e0e2      	b.n	800eee6 <__kernel_rem_pio2+0x4be>
 800ed20:	f04f 0902 	mov.w	r9, #2
 800ed24:	e754      	b.n	800ebd0 <__kernel_rem_pio2+0x1a8>
 800ed26:	bf00      	nop
	...
 800ed34:	3ff00000 	.word	0x3ff00000
 800ed38:	0800fa38 	.word	0x0800fa38
 800ed3c:	40200000 	.word	0x40200000
 800ed40:	3ff00000 	.word	0x3ff00000
 800ed44:	3e700000 	.word	0x3e700000
 800ed48:	41700000 	.word	0x41700000
 800ed4c:	3fe00000 	.word	0x3fe00000
 800ed50:	0800f9f8 	.word	0x0800f9f8
 800ed54:	f854 3b04 	ldr.w	r3, [r4], #4
 800ed58:	b945      	cbnz	r5, 800ed6c <__kernel_rem_pio2+0x344>
 800ed5a:	b123      	cbz	r3, 800ed66 <__kernel_rem_pio2+0x33e>
 800ed5c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ed60:	f844 3c04 	str.w	r3, [r4, #-4]
 800ed64:	2301      	movs	r3, #1
 800ed66:	3201      	adds	r2, #1
 800ed68:	461d      	mov	r5, r3
 800ed6a:	e738      	b.n	800ebde <__kernel_rem_pio2+0x1b6>
 800ed6c:	1acb      	subs	r3, r1, r3
 800ed6e:	e7f7      	b.n	800ed60 <__kernel_rem_pio2+0x338>
 800ed70:	f108 32ff 	add.w	r2, r8, #4294967295
 800ed74:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed7a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ed7e:	a90c      	add	r1, sp, #48	@ 0x30
 800ed80:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ed84:	e739      	b.n	800ebfa <__kernel_rem_pio2+0x1d2>
 800ed86:	f108 32ff 	add.w	r2, r8, #4294967295
 800ed8a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed90:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ed94:	e7f3      	b.n	800ed7e <__kernel_rem_pio2+0x356>
 800ed96:	a90c      	add	r1, sp, #48	@ 0x30
 800ed98:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ed9c:	3b01      	subs	r3, #1
 800ed9e:	430a      	orrs	r2, r1
 800eda0:	e787      	b.n	800ecb2 <__kernel_rem_pio2+0x28a>
 800eda2:	3401      	adds	r4, #1
 800eda4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800eda8:	2a00      	cmp	r2, #0
 800edaa:	d0fa      	beq.n	800eda2 <__kernel_rem_pio2+0x37a>
 800edac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800edb2:	eb0d 0503 	add.w	r5, sp, r3
 800edb6:	9b06      	ldr	r3, [sp, #24]
 800edb8:	aa20      	add	r2, sp, #128	@ 0x80
 800edba:	4443      	add	r3, r8
 800edbc:	f108 0701 	add.w	r7, r8, #1
 800edc0:	3d98      	subs	r5, #152	@ 0x98
 800edc2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800edc6:	4444      	add	r4, r8
 800edc8:	42bc      	cmp	r4, r7
 800edca:	da04      	bge.n	800edd6 <__kernel_rem_pio2+0x3ae>
 800edcc:	46a0      	mov	r8, r4
 800edce:	e6a2      	b.n	800eb16 <__kernel_rem_pio2+0xee>
 800edd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edd2:	2401      	movs	r4, #1
 800edd4:	e7e6      	b.n	800eda4 <__kernel_rem_pio2+0x37c>
 800edd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edd8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800eddc:	f7f1 fba2 	bl	8000524 <__aeabi_i2d>
 800ede0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800f0a8 <__kernel_rem_pio2+0x680>
 800ede4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ede8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800edec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800edf0:	46b2      	mov	sl, r6
 800edf2:	f04f 0800 	mov.w	r8, #0
 800edf6:	9b05      	ldr	r3, [sp, #20]
 800edf8:	4598      	cmp	r8, r3
 800edfa:	dd05      	ble.n	800ee08 <__kernel_rem_pio2+0x3e0>
 800edfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ee00:	3701      	adds	r7, #1
 800ee02:	eca5 7b02 	vstmia	r5!, {d7}
 800ee06:	e7df      	b.n	800edc8 <__kernel_rem_pio2+0x3a0>
 800ee08:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800ee0c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ee10:	f7f1 fbf2 	bl	80005f8 <__aeabi_dmul>
 800ee14:	4602      	mov	r2, r0
 800ee16:	460b      	mov	r3, r1
 800ee18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee1c:	f7f1 fa36 	bl	800028c <__adddf3>
 800ee20:	f108 0801 	add.w	r8, r8, #1
 800ee24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee28:	e7e5      	b.n	800edf6 <__kernel_rem_pio2+0x3ce>
 800ee2a:	f1cb 0000 	rsb	r0, fp, #0
 800ee2e:	ec47 6b10 	vmov	d0, r6, r7
 800ee32:	f000 f951 	bl	800f0d8 <scalbn>
 800ee36:	ec55 4b10 	vmov	r4, r5, d0
 800ee3a:	4b9d      	ldr	r3, [pc, #628]	@ (800f0b0 <__kernel_rem_pio2+0x688>)
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	4620      	mov	r0, r4
 800ee40:	4629      	mov	r1, r5
 800ee42:	f7f1 fe5f 	bl	8000b04 <__aeabi_dcmpge>
 800ee46:	b300      	cbz	r0, 800ee8a <__kernel_rem_pio2+0x462>
 800ee48:	4b9a      	ldr	r3, [pc, #616]	@ (800f0b4 <__kernel_rem_pio2+0x68c>)
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	4629      	mov	r1, r5
 800ee50:	f7f1 fbd2 	bl	80005f8 <__aeabi_dmul>
 800ee54:	f7f1 fe80 	bl	8000b58 <__aeabi_d2iz>
 800ee58:	4606      	mov	r6, r0
 800ee5a:	f7f1 fb63 	bl	8000524 <__aeabi_i2d>
 800ee5e:	4b94      	ldr	r3, [pc, #592]	@ (800f0b0 <__kernel_rem_pio2+0x688>)
 800ee60:	2200      	movs	r2, #0
 800ee62:	f7f1 fbc9 	bl	80005f8 <__aeabi_dmul>
 800ee66:	460b      	mov	r3, r1
 800ee68:	4602      	mov	r2, r0
 800ee6a:	4629      	mov	r1, r5
 800ee6c:	4620      	mov	r0, r4
 800ee6e:	f7f1 fa0b 	bl	8000288 <__aeabi_dsub>
 800ee72:	f7f1 fe71 	bl	8000b58 <__aeabi_d2iz>
 800ee76:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee78:	f10b 0b18 	add.w	fp, fp, #24
 800ee7c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ee80:	f108 0801 	add.w	r8, r8, #1
 800ee84:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ee88:	e722      	b.n	800ecd0 <__kernel_rem_pio2+0x2a8>
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	4629      	mov	r1, r5
 800ee8e:	f7f1 fe63 	bl	8000b58 <__aeabi_d2iz>
 800ee92:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ee98:	e71a      	b.n	800ecd0 <__kernel_rem_pio2+0x2a8>
 800ee9a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee9c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800eea0:	f7f1 fb40 	bl	8000524 <__aeabi_i2d>
 800eea4:	4622      	mov	r2, r4
 800eea6:	462b      	mov	r3, r5
 800eea8:	f7f1 fba6 	bl	80005f8 <__aeabi_dmul>
 800eeac:	4652      	mov	r2, sl
 800eeae:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800eeb2:	465b      	mov	r3, fp
 800eeb4:	4620      	mov	r0, r4
 800eeb6:	4629      	mov	r1, r5
 800eeb8:	f7f1 fb9e 	bl	80005f8 <__aeabi_dmul>
 800eebc:	3e01      	subs	r6, #1
 800eebe:	4604      	mov	r4, r0
 800eec0:	460d      	mov	r5, r1
 800eec2:	e718      	b.n	800ecf6 <__kernel_rem_pio2+0x2ce>
 800eec4:	9906      	ldr	r1, [sp, #24]
 800eec6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800eeca:	9106      	str	r1, [sp, #24]
 800eecc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800eed0:	f7f1 fb92 	bl	80005f8 <__aeabi_dmul>
 800eed4:	4602      	mov	r2, r0
 800eed6:	460b      	mov	r3, r1
 800eed8:	4650      	mov	r0, sl
 800eeda:	4659      	mov	r1, fp
 800eedc:	f7f1 f9d6 	bl	800028c <__adddf3>
 800eee0:	3601      	adds	r6, #1
 800eee2:	4682      	mov	sl, r0
 800eee4:	468b      	mov	fp, r1
 800eee6:	9b00      	ldr	r3, [sp, #0]
 800eee8:	429e      	cmp	r6, r3
 800eeea:	dc01      	bgt.n	800eef0 <__kernel_rem_pio2+0x4c8>
 800eeec:	42b5      	cmp	r5, r6
 800eeee:	dae9      	bge.n	800eec4 <__kernel_rem_pio2+0x49c>
 800eef0:	ab48      	add	r3, sp, #288	@ 0x120
 800eef2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800eef6:	e9c5 ab00 	strd	sl, fp, [r5]
 800eefa:	3c01      	subs	r4, #1
 800eefc:	e6ff      	b.n	800ecfe <__kernel_rem_pio2+0x2d6>
 800eefe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ef00:	2b02      	cmp	r3, #2
 800ef02:	dc0b      	bgt.n	800ef1c <__kernel_rem_pio2+0x4f4>
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	dc39      	bgt.n	800ef7c <__kernel_rem_pio2+0x554>
 800ef08:	d05d      	beq.n	800efc6 <__kernel_rem_pio2+0x59e>
 800ef0a:	9b02      	ldr	r3, [sp, #8]
 800ef0c:	f003 0007 	and.w	r0, r3, #7
 800ef10:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800ef14:	ecbd 8b02 	vpop	{d8}
 800ef18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef1c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ef1e:	2b03      	cmp	r3, #3
 800ef20:	d1f3      	bne.n	800ef0a <__kernel_rem_pio2+0x4e2>
 800ef22:	9b05      	ldr	r3, [sp, #20]
 800ef24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ef28:	eb0d 0403 	add.w	r4, sp, r3
 800ef2c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800ef30:	4625      	mov	r5, r4
 800ef32:	46c2      	mov	sl, r8
 800ef34:	f1ba 0f00 	cmp.w	sl, #0
 800ef38:	f1a5 0508 	sub.w	r5, r5, #8
 800ef3c:	dc6b      	bgt.n	800f016 <__kernel_rem_pio2+0x5ee>
 800ef3e:	4645      	mov	r5, r8
 800ef40:	2d01      	cmp	r5, #1
 800ef42:	f1a4 0408 	sub.w	r4, r4, #8
 800ef46:	f300 8087 	bgt.w	800f058 <__kernel_rem_pio2+0x630>
 800ef4a:	9c05      	ldr	r4, [sp, #20]
 800ef4c:	ab48      	add	r3, sp, #288	@ 0x120
 800ef4e:	441c      	add	r4, r3
 800ef50:	2000      	movs	r0, #0
 800ef52:	2100      	movs	r1, #0
 800ef54:	f1b8 0f01 	cmp.w	r8, #1
 800ef58:	f300 809c 	bgt.w	800f094 <__kernel_rem_pio2+0x66c>
 800ef5c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800ef60:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800ef64:	f1b9 0f00 	cmp.w	r9, #0
 800ef68:	f040 80a6 	bne.w	800f0b8 <__kernel_rem_pio2+0x690>
 800ef6c:	9b04      	ldr	r3, [sp, #16]
 800ef6e:	e9c3 7800 	strd	r7, r8, [r3]
 800ef72:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ef76:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ef7a:	e7c6      	b.n	800ef0a <__kernel_rem_pio2+0x4e2>
 800ef7c:	9d05      	ldr	r5, [sp, #20]
 800ef7e:	ab48      	add	r3, sp, #288	@ 0x120
 800ef80:	441d      	add	r5, r3
 800ef82:	4644      	mov	r4, r8
 800ef84:	2000      	movs	r0, #0
 800ef86:	2100      	movs	r1, #0
 800ef88:	2c00      	cmp	r4, #0
 800ef8a:	da35      	bge.n	800eff8 <__kernel_rem_pio2+0x5d0>
 800ef8c:	f1b9 0f00 	cmp.w	r9, #0
 800ef90:	d038      	beq.n	800f004 <__kernel_rem_pio2+0x5dc>
 800ef92:	4602      	mov	r2, r0
 800ef94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ef98:	9c04      	ldr	r4, [sp, #16]
 800ef9a:	e9c4 2300 	strd	r2, r3, [r4]
 800ef9e:	4602      	mov	r2, r0
 800efa0:	460b      	mov	r3, r1
 800efa2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800efa6:	f7f1 f96f 	bl	8000288 <__aeabi_dsub>
 800efaa:	ad4a      	add	r5, sp, #296	@ 0x128
 800efac:	2401      	movs	r4, #1
 800efae:	45a0      	cmp	r8, r4
 800efb0:	da2b      	bge.n	800f00a <__kernel_rem_pio2+0x5e2>
 800efb2:	f1b9 0f00 	cmp.w	r9, #0
 800efb6:	d002      	beq.n	800efbe <__kernel_rem_pio2+0x596>
 800efb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800efbc:	4619      	mov	r1, r3
 800efbe:	9b04      	ldr	r3, [sp, #16]
 800efc0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800efc4:	e7a1      	b.n	800ef0a <__kernel_rem_pio2+0x4e2>
 800efc6:	9c05      	ldr	r4, [sp, #20]
 800efc8:	ab48      	add	r3, sp, #288	@ 0x120
 800efca:	441c      	add	r4, r3
 800efcc:	2000      	movs	r0, #0
 800efce:	2100      	movs	r1, #0
 800efd0:	f1b8 0f00 	cmp.w	r8, #0
 800efd4:	da09      	bge.n	800efea <__kernel_rem_pio2+0x5c2>
 800efd6:	f1b9 0f00 	cmp.w	r9, #0
 800efda:	d002      	beq.n	800efe2 <__kernel_rem_pio2+0x5ba>
 800efdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800efe0:	4619      	mov	r1, r3
 800efe2:	9b04      	ldr	r3, [sp, #16]
 800efe4:	e9c3 0100 	strd	r0, r1, [r3]
 800efe8:	e78f      	b.n	800ef0a <__kernel_rem_pio2+0x4e2>
 800efea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800efee:	f7f1 f94d 	bl	800028c <__adddf3>
 800eff2:	f108 38ff 	add.w	r8, r8, #4294967295
 800eff6:	e7eb      	b.n	800efd0 <__kernel_rem_pio2+0x5a8>
 800eff8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800effc:	f7f1 f946 	bl	800028c <__adddf3>
 800f000:	3c01      	subs	r4, #1
 800f002:	e7c1      	b.n	800ef88 <__kernel_rem_pio2+0x560>
 800f004:	4602      	mov	r2, r0
 800f006:	460b      	mov	r3, r1
 800f008:	e7c6      	b.n	800ef98 <__kernel_rem_pio2+0x570>
 800f00a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800f00e:	f7f1 f93d 	bl	800028c <__adddf3>
 800f012:	3401      	adds	r4, #1
 800f014:	e7cb      	b.n	800efae <__kernel_rem_pio2+0x586>
 800f016:	ed95 7b00 	vldr	d7, [r5]
 800f01a:	ed8d 7b00 	vstr	d7, [sp]
 800f01e:	ed95 7b02 	vldr	d7, [r5, #8]
 800f022:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f026:	ec53 2b17 	vmov	r2, r3, d7
 800f02a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f02e:	f7f1 f92d 	bl	800028c <__adddf3>
 800f032:	4602      	mov	r2, r0
 800f034:	460b      	mov	r3, r1
 800f036:	4606      	mov	r6, r0
 800f038:	460f      	mov	r7, r1
 800f03a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f03e:	f7f1 f923 	bl	8000288 <__aeabi_dsub>
 800f042:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f046:	f7f1 f921 	bl	800028c <__adddf3>
 800f04a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f04e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800f052:	e9c5 6700 	strd	r6, r7, [r5]
 800f056:	e76d      	b.n	800ef34 <__kernel_rem_pio2+0x50c>
 800f058:	ed94 7b00 	vldr	d7, [r4]
 800f05c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800f060:	ec51 0b17 	vmov	r0, r1, d7
 800f064:	4652      	mov	r2, sl
 800f066:	465b      	mov	r3, fp
 800f068:	ed8d 7b00 	vstr	d7, [sp]
 800f06c:	f7f1 f90e 	bl	800028c <__adddf3>
 800f070:	4602      	mov	r2, r0
 800f072:	460b      	mov	r3, r1
 800f074:	4606      	mov	r6, r0
 800f076:	460f      	mov	r7, r1
 800f078:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f07c:	f7f1 f904 	bl	8000288 <__aeabi_dsub>
 800f080:	4652      	mov	r2, sl
 800f082:	465b      	mov	r3, fp
 800f084:	f7f1 f902 	bl	800028c <__adddf3>
 800f088:	3d01      	subs	r5, #1
 800f08a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f08e:	e9c4 6700 	strd	r6, r7, [r4]
 800f092:	e755      	b.n	800ef40 <__kernel_rem_pio2+0x518>
 800f094:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f098:	f7f1 f8f8 	bl	800028c <__adddf3>
 800f09c:	f108 38ff 	add.w	r8, r8, #4294967295
 800f0a0:	e758      	b.n	800ef54 <__kernel_rem_pio2+0x52c>
 800f0a2:	bf00      	nop
 800f0a4:	f3af 8000 	nop.w
	...
 800f0b0:	41700000 	.word	0x41700000
 800f0b4:	3e700000 	.word	0x3e700000
 800f0b8:	9b04      	ldr	r3, [sp, #16]
 800f0ba:	9a04      	ldr	r2, [sp, #16]
 800f0bc:	601f      	str	r7, [r3, #0]
 800f0be:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800f0c2:	605c      	str	r4, [r3, #4]
 800f0c4:	609d      	str	r5, [r3, #8]
 800f0c6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f0ca:	60d3      	str	r3, [r2, #12]
 800f0cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0d0:	6110      	str	r0, [r2, #16]
 800f0d2:	6153      	str	r3, [r2, #20]
 800f0d4:	e719      	b.n	800ef0a <__kernel_rem_pio2+0x4e2>
 800f0d6:	bf00      	nop

0800f0d8 <scalbn>:
 800f0d8:	b570      	push	{r4, r5, r6, lr}
 800f0da:	ec55 4b10 	vmov	r4, r5, d0
 800f0de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f0e2:	4606      	mov	r6, r0
 800f0e4:	462b      	mov	r3, r5
 800f0e6:	b991      	cbnz	r1, 800f10e <scalbn+0x36>
 800f0e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f0ec:	4323      	orrs	r3, r4
 800f0ee:	d03d      	beq.n	800f16c <scalbn+0x94>
 800f0f0:	4b35      	ldr	r3, [pc, #212]	@ (800f1c8 <scalbn+0xf0>)
 800f0f2:	4620      	mov	r0, r4
 800f0f4:	4629      	mov	r1, r5
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	f7f1 fa7e 	bl	80005f8 <__aeabi_dmul>
 800f0fc:	4b33      	ldr	r3, [pc, #204]	@ (800f1cc <scalbn+0xf4>)
 800f0fe:	429e      	cmp	r6, r3
 800f100:	4604      	mov	r4, r0
 800f102:	460d      	mov	r5, r1
 800f104:	da0f      	bge.n	800f126 <scalbn+0x4e>
 800f106:	a328      	add	r3, pc, #160	@ (adr r3, 800f1a8 <scalbn+0xd0>)
 800f108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10c:	e01e      	b.n	800f14c <scalbn+0x74>
 800f10e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f112:	4291      	cmp	r1, r2
 800f114:	d10b      	bne.n	800f12e <scalbn+0x56>
 800f116:	4622      	mov	r2, r4
 800f118:	4620      	mov	r0, r4
 800f11a:	4629      	mov	r1, r5
 800f11c:	f7f1 f8b6 	bl	800028c <__adddf3>
 800f120:	4604      	mov	r4, r0
 800f122:	460d      	mov	r5, r1
 800f124:	e022      	b.n	800f16c <scalbn+0x94>
 800f126:	460b      	mov	r3, r1
 800f128:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f12c:	3936      	subs	r1, #54	@ 0x36
 800f12e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f132:	4296      	cmp	r6, r2
 800f134:	dd0d      	ble.n	800f152 <scalbn+0x7a>
 800f136:	2d00      	cmp	r5, #0
 800f138:	a11d      	add	r1, pc, #116	@ (adr r1, 800f1b0 <scalbn+0xd8>)
 800f13a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f13e:	da02      	bge.n	800f146 <scalbn+0x6e>
 800f140:	a11d      	add	r1, pc, #116	@ (adr r1, 800f1b8 <scalbn+0xe0>)
 800f142:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f146:	a31a      	add	r3, pc, #104	@ (adr r3, 800f1b0 <scalbn+0xd8>)
 800f148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14c:	f7f1 fa54 	bl	80005f8 <__aeabi_dmul>
 800f150:	e7e6      	b.n	800f120 <scalbn+0x48>
 800f152:	1872      	adds	r2, r6, r1
 800f154:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f158:	428a      	cmp	r2, r1
 800f15a:	dcec      	bgt.n	800f136 <scalbn+0x5e>
 800f15c:	2a00      	cmp	r2, #0
 800f15e:	dd08      	ble.n	800f172 <scalbn+0x9a>
 800f160:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f164:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f168:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f16c:	ec45 4b10 	vmov	d0, r4, r5
 800f170:	bd70      	pop	{r4, r5, r6, pc}
 800f172:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f176:	da08      	bge.n	800f18a <scalbn+0xb2>
 800f178:	2d00      	cmp	r5, #0
 800f17a:	a10b      	add	r1, pc, #44	@ (adr r1, 800f1a8 <scalbn+0xd0>)
 800f17c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f180:	dac1      	bge.n	800f106 <scalbn+0x2e>
 800f182:	a10f      	add	r1, pc, #60	@ (adr r1, 800f1c0 <scalbn+0xe8>)
 800f184:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f188:	e7bd      	b.n	800f106 <scalbn+0x2e>
 800f18a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f18e:	3236      	adds	r2, #54	@ 0x36
 800f190:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f194:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f198:	4620      	mov	r0, r4
 800f19a:	4b0d      	ldr	r3, [pc, #52]	@ (800f1d0 <scalbn+0xf8>)
 800f19c:	4629      	mov	r1, r5
 800f19e:	2200      	movs	r2, #0
 800f1a0:	e7d4      	b.n	800f14c <scalbn+0x74>
 800f1a2:	bf00      	nop
 800f1a4:	f3af 8000 	nop.w
 800f1a8:	c2f8f359 	.word	0xc2f8f359
 800f1ac:	01a56e1f 	.word	0x01a56e1f
 800f1b0:	8800759c 	.word	0x8800759c
 800f1b4:	7e37e43c 	.word	0x7e37e43c
 800f1b8:	8800759c 	.word	0x8800759c
 800f1bc:	fe37e43c 	.word	0xfe37e43c
 800f1c0:	c2f8f359 	.word	0xc2f8f359
 800f1c4:	81a56e1f 	.word	0x81a56e1f
 800f1c8:	43500000 	.word	0x43500000
 800f1cc:	ffff3cb0 	.word	0xffff3cb0
 800f1d0:	3c900000 	.word	0x3c900000
 800f1d4:	00000000 	.word	0x00000000

0800f1d8 <floor>:
 800f1d8:	ec51 0b10 	vmov	r0, r1, d0
 800f1dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f1e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1e4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f1e8:	2e13      	cmp	r6, #19
 800f1ea:	460c      	mov	r4, r1
 800f1ec:	4605      	mov	r5, r0
 800f1ee:	4680      	mov	r8, r0
 800f1f0:	dc34      	bgt.n	800f25c <floor+0x84>
 800f1f2:	2e00      	cmp	r6, #0
 800f1f4:	da17      	bge.n	800f226 <floor+0x4e>
 800f1f6:	a332      	add	r3, pc, #200	@ (adr r3, 800f2c0 <floor+0xe8>)
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	f7f1 f846 	bl	800028c <__adddf3>
 800f200:	2200      	movs	r2, #0
 800f202:	2300      	movs	r3, #0
 800f204:	f7f1 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 800f208:	b150      	cbz	r0, 800f220 <floor+0x48>
 800f20a:	2c00      	cmp	r4, #0
 800f20c:	da55      	bge.n	800f2ba <floor+0xe2>
 800f20e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f212:	432c      	orrs	r4, r5
 800f214:	2500      	movs	r5, #0
 800f216:	42ac      	cmp	r4, r5
 800f218:	4c2b      	ldr	r4, [pc, #172]	@ (800f2c8 <floor+0xf0>)
 800f21a:	bf08      	it	eq
 800f21c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f220:	4621      	mov	r1, r4
 800f222:	4628      	mov	r0, r5
 800f224:	e023      	b.n	800f26e <floor+0x96>
 800f226:	4f29      	ldr	r7, [pc, #164]	@ (800f2cc <floor+0xf4>)
 800f228:	4137      	asrs	r7, r6
 800f22a:	ea01 0307 	and.w	r3, r1, r7
 800f22e:	4303      	orrs	r3, r0
 800f230:	d01d      	beq.n	800f26e <floor+0x96>
 800f232:	a323      	add	r3, pc, #140	@ (adr r3, 800f2c0 <floor+0xe8>)
 800f234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f238:	f7f1 f828 	bl	800028c <__adddf3>
 800f23c:	2200      	movs	r2, #0
 800f23e:	2300      	movs	r3, #0
 800f240:	f7f1 fc6a 	bl	8000b18 <__aeabi_dcmpgt>
 800f244:	2800      	cmp	r0, #0
 800f246:	d0eb      	beq.n	800f220 <floor+0x48>
 800f248:	2c00      	cmp	r4, #0
 800f24a:	bfbe      	ittt	lt
 800f24c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f250:	4133      	asrlt	r3, r6
 800f252:	18e4      	addlt	r4, r4, r3
 800f254:	ea24 0407 	bic.w	r4, r4, r7
 800f258:	2500      	movs	r5, #0
 800f25a:	e7e1      	b.n	800f220 <floor+0x48>
 800f25c:	2e33      	cmp	r6, #51	@ 0x33
 800f25e:	dd0a      	ble.n	800f276 <floor+0x9e>
 800f260:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f264:	d103      	bne.n	800f26e <floor+0x96>
 800f266:	4602      	mov	r2, r0
 800f268:	460b      	mov	r3, r1
 800f26a:	f7f1 f80f 	bl	800028c <__adddf3>
 800f26e:	ec41 0b10 	vmov	d0, r0, r1
 800f272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f276:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f27a:	f04f 37ff 	mov.w	r7, #4294967295
 800f27e:	40df      	lsrs	r7, r3
 800f280:	4207      	tst	r7, r0
 800f282:	d0f4      	beq.n	800f26e <floor+0x96>
 800f284:	a30e      	add	r3, pc, #56	@ (adr r3, 800f2c0 <floor+0xe8>)
 800f286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28a:	f7f0 ffff 	bl	800028c <__adddf3>
 800f28e:	2200      	movs	r2, #0
 800f290:	2300      	movs	r3, #0
 800f292:	f7f1 fc41 	bl	8000b18 <__aeabi_dcmpgt>
 800f296:	2800      	cmp	r0, #0
 800f298:	d0c2      	beq.n	800f220 <floor+0x48>
 800f29a:	2c00      	cmp	r4, #0
 800f29c:	da0a      	bge.n	800f2b4 <floor+0xdc>
 800f29e:	2e14      	cmp	r6, #20
 800f2a0:	d101      	bne.n	800f2a6 <floor+0xce>
 800f2a2:	3401      	adds	r4, #1
 800f2a4:	e006      	b.n	800f2b4 <floor+0xdc>
 800f2a6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	40b3      	lsls	r3, r6
 800f2ae:	441d      	add	r5, r3
 800f2b0:	4545      	cmp	r5, r8
 800f2b2:	d3f6      	bcc.n	800f2a2 <floor+0xca>
 800f2b4:	ea25 0507 	bic.w	r5, r5, r7
 800f2b8:	e7b2      	b.n	800f220 <floor+0x48>
 800f2ba:	2500      	movs	r5, #0
 800f2bc:	462c      	mov	r4, r5
 800f2be:	e7af      	b.n	800f220 <floor+0x48>
 800f2c0:	8800759c 	.word	0x8800759c
 800f2c4:	7e37e43c 	.word	0x7e37e43c
 800f2c8:	bff00000 	.word	0xbff00000
 800f2cc:	000fffff 	.word	0x000fffff

0800f2d0 <_init>:
 800f2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2d2:	bf00      	nop
 800f2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2d6:	bc08      	pop	{r3}
 800f2d8:	469e      	mov	lr, r3
 800f2da:	4770      	bx	lr

0800f2dc <_fini>:
 800f2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2de:	bf00      	nop
 800f2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2e2:	bc08      	pop	{r3}
 800f2e4:	469e      	mov	lr, r3
 800f2e6:	4770      	bx	lr
