[
    {
        "Nodo0": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 59280,
                            "BRAM": 1392,
                            "DSP": 192
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 30300,
                            "BRAM": 600,
                            "DSP": 1920
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 58560,
                            "BRAM": 1536,
                            "DSP": 192
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "10": {
                        "Lat": 126,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo1": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 67200,
                            "BRAM": 1680,
                            "DSP": 768
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 30300,
                            "BRAM": 600,
                            "DSP": 1920
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part4": {
                            "CLBs": 111720,
                            "BRAM": 3300,
                            "DSP": 264
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "6": {
                        "Lat": 31,
                        "Throughput": 40
                    }
                },
                {
                    "10": {
                        "Lat": 125,
                        "Throughput": 40
                    }
                },
                {
                    "7": {
                        "Lat": 71,
                        "Throughput": 200
                    }
                },
                {
                    "14": {
                        "Lat": 160,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo2": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 30300,
                            "BRAM": 600,
                            "DSP": 1920
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 134280,
                            "BRAM": 3780,
                            "DSP": 1800
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "8": {
                        "Lat": 57,
                        "Throughput": 40
                    }
                },
                {
                    "3": {
                        "Lat": 114,
                        "Throughput": 100
                    }
                },
                {
                    "7": {
                        "Lat": 145,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo3": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part4": {
                            "CLBs": 13740,
                            "BRAM": 168,
                            "DSP": 768
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 58560,
                            "BRAM": 1536,
                            "DSP": 192
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "2": {
                        "Lat": 96,
                        "Throughput": 400
                    }
                },
                {
                    "9": {
                        "Lat": 147,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo4": {
            "FPGA": [],
            "Links": [
                {
                    "7": {
                        "Lat": 53,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo5": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 21660,
                            "BRAM": 456,
                            "DSP": 1344
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 67200,
                            "BRAM": 1680,
                            "DSP": 768
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part4": {
                            "CLBs": 117720,
                            "BRAM": 3348,
                            "DSP": 648
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "12": {
                        "Lat": 33,
                        "Throughput": 200
                    }
                },
                {
                    "13": {
                        "Lat": 94,
                        "Throughput": 100
                    }
                },
                {
                    "8": {
                        "Lat": 42,
                        "Throughput": 40
                    }
                },
                {
                    "10": {
                        "Lat": 63,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo6": {
            "FPGA": [],
            "Links": [
                {
                    "1": {
                        "Lat": 62,
                        "Throughput": 40
                    }
                },
                {
                    "7": {
                        "Lat": 73,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo7": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 120360,
                            "BRAM": 3444,
                            "DSP": 840
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "1": {
                        "Lat": 178,
                        "Throughput": 40
                    }
                },
                {
                    "2": {
                        "Lat": 29,
                        "Throughput": 100
                    }
                },
                {
                    "4": {
                        "Lat": 197,
                        "Throughput": 100
                    }
                },
                {
                    "6": {
                        "Lat": 132,
                        "Throughput": 200
                    }
                },
                {
                    "11": {
                        "Lat": 192,
                        "Throughput": 40
                    }
                },
                {
                    "10": {
                        "Lat": 113,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo8": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 131640,
                            "BRAM": 3684,
                            "DSP": 1608
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "2": {
                        "Lat": 194,
                        "Throughput": 400
                    }
                },
                {
                    "5": {
                        "Lat": 159,
                        "Throughput": 100
                    }
                },
                {
                    "10": {
                        "Lat": 197,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo9": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 134280,
                            "BRAM": 3780,
                            "DSP": 1800
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "3": {
                        "Lat": 73,
                        "Throughput": 40
                    }
                }
            ]
        }
    },
    {
        "Nodo10": {
            "FPGA": [],
            "Links": [
                {
                    "0": {
                        "Lat": 21,
                        "Throughput": 200
                    }
                },
                {
                    "1": {
                        "Lat": 27,
                        "Throughput": 100
                    }
                },
                {
                    "5": {
                        "Lat": 172,
                        "Throughput": 400
                    }
                },
                {
                    "7": {
                        "Lat": 152,
                        "Throughput": 400
                    }
                },
                {
                    "8": {
                        "Lat": 135,
                        "Throughput": 40
                    }
                },
                {
                    "14": {
                        "Lat": 97,
                        "Throughput": 100
                    }
                }
            ]
        }
    },
    {
        "Nodo11": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 134280,
                            "BRAM": 3780,
                            "DSP": 1800
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 2640,
                            "BRAM": 96,
                            "DSP": 192
                        }
                    },
                    {
                        "Part2": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part3": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part4": {
                            "CLBs": 111720,
                            "BRAM": 3300,
                            "DSP": 264
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "7": {
                        "Lat": 56,
                        "Throughput": 100
                    }
                },
                {
                    "12": {
                        "Lat": 62,
                        "Throughput": 200
                    }
                }
            ]
        }
    },
    {
        "Nodo12": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 67200,
                            "BRAM": 1680,
                            "DSP": 768
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 58560,
                            "BRAM": 1536,
                            "DSP": 192
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 8640,
                            "BRAM": 144,
                            "DSP": 576
                        }
                    },
                    {
                        "Part1": {
                            "CLBs": 125640,
                            "BRAM": 3636,
                            "DSP": 1224
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "5": {
                        "Lat": 71,
                        "Throughput": 40
                    }
                },
                {
                    "11": {
                        "Lat": 54,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo13": {
            "FPGA": [],
            "Links": [
                {
                    "5": {
                        "Lat": 92,
                        "Throughput": 400
                    }
                }
            ]
        }
    },
    {
        "Nodo14": {
            "FPGA": [
                [
                    {
                        "Part0": {
                            "CLBs": 134280,
                            "BRAM": 3780,
                            "DSP": 1800
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 67200,
                            "BRAM": 1680,
                            "DSP": 768
                        }
                    }
                ],
                [
                    {
                        "Part0": {
                            "CLBs": 67200,
                            "BRAM": 1680,
                            "DSP": 768
                        }
                    }
                ]
            ],
            "Links": [
                {
                    "1": {
                        "Lat": 41,
                        "Throughput": 200
                    }
                },
                {
                    "10": {
                        "Lat": 165,
                        "Throughput": 100
                    }
                }
            ]
        }
    }
]