awk: read error (Is a directory)
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_banker_algorithm_top -prj banker_algorithm.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s banker_algorithm 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/banker_algorithm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banker_algorithm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/banker_algorithm.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_banker_algorithm_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/AESL_automem_available.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_available
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/AESL_automem_allocated.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_allocated
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/AESL_automem_need.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_need
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.banker_algorithm [banker_algorithm_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_available [aesl_automem_available_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_allocated [aesl_automem_allocated_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_need [aesl_automem_need_default]
Compiling architecture behav of entity xil_defaultlib.apatb_banker_algorithm_top
Built simulation snapshot banker_algorithm
awk: read error (Is a directory)

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/xsim.dir/banker_algorithm/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/xsim.dir/banker_algorithm/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  1 11:52:37 2018. For additional details about this file, please refer to the WebTalk help file at /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  1 11:52:37 2018...
awk: read error (Is a directory)

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/banker_algorithm/xsim_script.tcl
# xsim {banker_algorithm} -autoloadwcfg -tclbatch {banker_algorithm.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source banker_algorithm.tcl
## run all
Note: simulation done!
Time: 235 ns  Iteration: 1  Process: /apatb_banker_algorithm_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/banker_algorithm.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 235 ns  Iteration: 1  Process: /apatb_banker_algorithm_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_Banker_Algorithm/solution1/sim/vhdl/banker_algorithm.autotb.vhd
$finish called at time : 235 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar  1 11:52:47 2018...
