--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 130622 paths analyzed, 13150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.005ns.
--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_271 (SLICE_X2Y15.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_uart_processor/current_state_FSM_FFd1 (FF)
  Destination:          u_uart_processor/memory_255_271 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.794 - 0.776)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_uart_processor/current_state_FSM_FFd1 to u_uart_processor/memory_255_271
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.430   u_uart_processor/uart_tx_valid
                                                       u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y15.C3       net (fanout=2107)    13.209   u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y15.CLK      Tas                   0.349   u_uart_processor/memory_255<271>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<271>1
                                                       u_uart_processor/memory_255_271
    -------------------------------------------------  ---------------------------
    Total                                     13.988ns (0.779ns logic, 13.209ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_365 (SLICE_X2Y16.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_uart_processor/current_state_FSM_FFd1 (FF)
  Destination:          u_uart_processor/memory_255_365 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.899ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.734 - 0.776)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_uart_processor/current_state_FSM_FFd1 to u_uart_processor/memory_255_365
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.430   u_uart_processor/uart_tx_valid
                                                       u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y16.A2       net (fanout=2107)    13.120   u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y16.CLK      Tas                   0.349   u_uart_processor/memory_255<367>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<365>1
                                                       u_uart_processor/memory_255_365
    -------------------------------------------------  ---------------------------
    Total                                     13.899ns (0.779ns logic, 13.120ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_303 (SLICE_X2Y17.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_uart_processor/current_state_FSM_FFd1 (FF)
  Destination:          u_uart_processor/memory_255_303 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.733 - 0.776)
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_uart_processor/current_state_FSM_FFd1 to u_uart_processor/memory_255_303
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.430   u_uart_processor/uart_tx_valid
                                                       u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y17.A1       net (fanout=2107)    13.093   u_uart_processor/current_state_FSM_FFd1
    SLICE_X2Y17.CLK      Tas                   0.349   u_uart_processor/memory_255<305>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<303>1
                                                       u_uart_processor/memory_255_303
    -------------------------------------------------  ---------------------------
    Total                                     13.872ns (0.779ns logic, 13.093ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_303 (SLICE_X2Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_uart_processor/memory_255_303 (FF)
  Destination:          u_uart_processor/memory_255_303 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_uart_processor/memory_255_303 to u_uart_processor/memory_255_303
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.200   u_uart_processor/memory_255<305>
                                                       u_uart_processor/memory_255_303
    SLICE_X2Y17.A6       net (fanout=2)        0.023   u_uart_processor/memory_255<303>
    SLICE_X2Y17.CLK      Tah         (-Th)    -0.190   u_uart_processor/memory_255<305>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<303>1
                                                       u_uart_processor/memory_255_303
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_1341 (SLICE_X2Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_uart_processor/memory_255_1341 (FF)
  Destination:          u_uart_processor/memory_255_1341 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_uart_processor/memory_255_1341 to u_uart_processor/memory_255_1341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.200   u_uart_processor/memory_255<1341>
                                                       u_uart_processor/memory_255_1341
    SLICE_X2Y37.D6       net (fanout=2)        0.023   u_uart_processor/memory_255<1341>
    SLICE_X2Y37.CLK      Tah         (-Th)    -0.190   u_uart_processor/memory_255<1341>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<1341>1
                                                       u_uart_processor/memory_255_1341
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point u_uart_processor/memory_255_1369 (SLICE_X2Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_uart_processor/memory_255_1369 (FF)
  Destination:          u_uart_processor/memory_255_1369 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_uart_processor/memory_255_1369 to u_uart_processor/memory_255_1369
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.200   u_uart_processor/memory_255<1372>
                                                       u_uart_processor/memory_255_1369
    SLICE_X2Y40.A6       net (fanout=2)        0.023   u_uart_processor/memory_255<1369>
    SLICE_X2Y40.CLK      Tah         (-Th)    -0.190   u_uart_processor/memory_255<1372>
                                                       u_uart_processor/current_state[2]_memory[0][7]_wide_mux_368_OUT<1369>1
                                                       u_uart_processor/memory_255_1369
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_50m_BUFGP/BUFG/I0
  Logical resource: clk_50m_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_50m_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_uart_processor/memory_255<1118>/CLK
  Logical resource: u_uart_processor/memory_255_1116/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u_uart_processor/memory_255<1118>/SR
  Logical resource: u_uart_processor/memory_255_1116/SR
  Location pin: SLICE_X0Y29.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |   14.005|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 130622 paths, 0 nets, and 16434 connections

Design statistics:
   Minimum period:  14.005ns{1}   (Maximum frequency:  71.403MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 31 20:25:26 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4648 MB



