
use crate::qecu::arch::tricore::symmap::SymMap;

const ASCLIN9_TXFIFOCON: u32 = 0xF0000F0C;
const ASCLIN9_RXFIFOCON: u32 = 0xF0000F10;
const ASCLIN9_BITCON: u32 = 0xF0000F14;
const MODULE_ASCLIN0: u32 = 0xF0000600;
const ASCLIN9_FRAMECON: u32 = 0xF0000F18;
const ASCLIN9_DATCON: u32 = 0xF0000F1C;
const ASCLIN9_BRG: u32 = 0xF0000F20;
const MODULE_ASCLIN1: u32 = 0xF0000700;
const ASCLIN9_BRD: u32 = 0xF0000F24;
const ASCLIN9_LIN_CON: u32 = 0xF0000F28;
const MODULE_ASCLIN2: u32 = 0xF0000800;
const ASCLIN9_LIN_BTIMER: u32 = 0xF0000F2C;
const ASCLIN9_LIN_HTIMER: u32 = 0xF0000F30;
const MODULE_ASCLIN3: u32 = 0xF0000900;
const ASCLIN9_FLAGS: u32 = 0xF0000F34;
const ASCLIN9_FLAGSSET: u32 = 0xF0000F38;
const MODULE_ASCLIN4: u32 = 0xF0000A00;
const ASCLIN9_FLAGSCLEAR: u32 = 0xF0000F3C;
const ASCLIN9_FLAGSENABLE: u32 = 0xF0000F40;
const ASCLIN9_TXDATA: u32 = 0xF0000F44;
const ASCLIN9_RXDATA: u32 = 0xF0000F48;
const MODULE_ASCLIN5: u32 = 0xF0000B00;
const ASCLIN9_CSR: u32 = 0xF0000F4C;
const ASCLIN9_RXDATAD: u32 = 0xF0000F50;
const ASCLIN9_OCS: u32 = 0xF0000FE8;
const MODULE_ASCLIN6: u32 = 0xF0000C00;
const ASCLIN9_KRSTCLR: u32 = 0xF0000FEC;
const ASCLIN9_KRST1: u32 = 0xF0000FF0;
const ASCLIN9_KRST0: u32 = 0xF0000FF4;
const MODULE_ASCLIN7: u32 = 0xF0000D00;
const ASCLIN9_ACCEN1: u32 = 0xF0000FF8;
const ASCLIN9_ACCEN0: u32 = 0xF0000FFC;
const MODULE_ASCLIN8: u32 = 0xF0000E00;
const ASCLIN10_CLC: u32 = 0xF02C0A00;
const ASCLIN10_IOCR: u32 = 0xF02C0A04;
const ASCLIN10_ID: u32 = 0xF02C0A08;
const ASCLIN10_TXFIFOCON: u32 = 0xF02C0A0C;
const MODULE_ASCLIN9: u32 = 0xF0000F00;
const ASCLIN10_RXFIFOCON: u32 = 0xF02C0A10;
const ASCLIN10_BITCON: u32 = 0xF02C0A14;
const ASCLIN10_FRAMECON: u32 = 0xF02C0A18;
const MODULE_ASCLIN10: u32 = 0xF02C0A00;
const ASCLIN10_DATCON: u32 = 0xF02C0A1C;
const ASCLIN10_BRG: u32 = 0xF02C0A20;
const ASCLIN10_BRD: u32 = 0xF02C0A24;
const MODULE_ASCLIN11: u32 = 0xF02C0B00;
const ASCLIN10_LIN_CON: u32 = 0xF02C0A28;
const ASCLIN10_LIN_BTIMER: u32 = 0xF02C0A2C;
const ASCLIN10_LIN_HTIMER: u32 = 0xF02C0A30;
const ASCLIN10_FLAGS: u32 = 0xF02C0A34;
const ASCLIN10_FLAGSSET: u32 = 0xF02C0A38;
const ASCLIN10_FLAGSCLEAR: u32 = 0xF02C0A3C;
const ASCLIN10_FLAGSENABLE: u32 = 0xF02C0A40;
const ASCLIN10_TXDATA: u32 = 0xF02C0A44;
const ASCLIN10_RXDATA: u32 = 0xF02C0A48;
const ASCLIN10_CSR: u32 = 0xF02C0A4C;
const ASCLIN10_RXDATAD: u32 = 0xF02C0A50;
const ASCLIN10_OCS: u32 = 0xF02C0AE8;
const ASCLIN10_KRSTCLR: u32 = 0xF02C0AEC;
const ASCLIN10_KRST1: u32 = 0xF02C0AF0;
const ASCLIN10_KRST0: u32 = 0xF02C0AF4;
const ASCLIN10_ACCEN1: u32 = 0xF02C0AF8;
const ASCLIN10_ACCEN0: u32 = 0xF02C0AFC;
const ASCLIN11_CLC: u32 = 0xF02C0B00;
const ASCLIN11_IOCR: u32 = 0xF02C0B04;
const ASCLIN11_ID: u32 = 0xF02C0B08;
const ASCLIN11_TXFIFOCON: u32 = 0xF02C0B0C;
const ASCLIN11_RXFIFOCON: u32 = 0xF02C0B10;
const ASCLIN11_BITCON: u32 = 0xF02C0B14;
const ASCLIN11_FRAMECON: u32 = 0xF02C0B18;
const ASCLIN11_DATCON: u32 = 0xF02C0B1C;
const ASCLIN0_CLC: u32 = 0xF0000600;
const ASCLIN11_BRG: u32 = 0xF02C0B20;
const ASCLIN11_BRD: u32 = 0xF02C0B24;
const ASCLIN11_LIN_CON: u32 = 0xF02C0B28;
const ASCLIN11_LIN_BTIMER: u32 = 0xF02C0B2C;
const ASCLIN11_LIN_HTIMER: u32 = 0xF02C0B30;
const ASCLIN11_FLAGS: u32 = 0xF02C0B34;
const ASCLIN0_IOCR: u32 = 0xF0000604;
const ASCLIN11_FLAGSSET: u32 = 0xF02C0B38;
const ASCLIN11_FLAGSCLEAR: u32 = 0xF02C0B3C;
const ASCLIN11_FLAGSENABLE: u32 = 0xF02C0B40;
const ASCLIN11_TXDATA: u32 = 0xF02C0B44;
const ASCLIN11_RXDATA: u32 = 0xF02C0B48;
const ASCLIN11_CSR: u32 = 0xF02C0B4C;
const ASCLIN11_RXDATAD: u32 = 0xF02C0B50;
const ASCLIN11_OCS: u32 = 0xF02C0BE8;
const ASCLIN11_KRSTCLR: u32 = 0xF02C0BEC;
const ASCLIN11_KRST1: u32 = 0xF02C0BF0;
const ASCLIN0_ID: u32 = 0xF0000608;
const ASCLIN11_KRST0: u32 = 0xF02C0BF4;
const ASCLIN11_ACCEN1: u32 = 0xF02C0BF8;
const ASCLIN11_ACCEN0: u32 = 0xF02C0BFC;
const ASCLIN0_TXFIFOCON: u32 = 0xF000060C;
const ASCLIN0_RXFIFOCON: u32 = 0xF0000610;
const ASCLIN0_BITCON: u32 = 0xF0000614;
const ASCLIN0_FRAMECON: u32 = 0xF0000618;
const ASCLIN0_DATCON: u32 = 0xF000061C;
const ASCLIN0_BRG: u32 = 0xF0000620;
const ASCLIN0_BRD: u32 = 0xF0000624;
const ASCLIN0_LIN_CON: u32 = 0xF0000628;
const ASCLIN0_LIN_BTIMER: u32 = 0xF000062C;
const ASCLIN0_LIN_HTIMER: u32 = 0xF0000630;
const ASCLIN0_FLAGS: u32 = 0xF0000634;
const ASCLIN0_FLAGSSET: u32 = 0xF0000638;
const ASCLIN0_FLAGSCLEAR: u32 = 0xF000063C;
const ASCLIN0_FLAGSENABLE: u32 = 0xF0000640;
const ASCLIN0_TXDATA: u32 = 0xF0000644;
const ASCLIN0_RXDATA: u32 = 0xF0000648;
const ASCLIN0_CSR: u32 = 0xF000064C;
const ASCLIN0_RXDATAD: u32 = 0xF0000650;
const ASCLIN0_OCS: u32 = 0xF00006E8;
const ASCLIN0_KRSTCLR: u32 = 0xF00006EC;
const ASCLIN0_KRST1: u32 = 0xF00006F0;
const ASCLIN0_KRST0: u32 = 0xF00006F4;
const ASCLIN0_ACCEN1: u32 = 0xF00006F8;
const ASCLIN0_ACCEN0: u32 = 0xF00006FC;
const ASCLIN1_CLC: u32 = 0xF0000700;
const ASCLIN1_IOCR: u32 = 0xF0000704;
const ASCLIN1_ID: u32 = 0xF0000708;
const ASCLIN1_TXFIFOCON: u32 = 0xF000070C;
const ASCLIN1_RXFIFOCON: u32 = 0xF0000710;
const ASCLIN1_BITCON: u32 = 0xF0000714;
const ASCLIN1_FRAMECON: u32 = 0xF0000718;
const ASCLIN1_DATCON: u32 = 0xF000071C;
const ASCLIN1_BRG: u32 = 0xF0000720;
const ASCLIN1_BRD: u32 = 0xF0000724;
const ASCLIN1_LIN_CON: u32 = 0xF0000728;
const ASCLIN1_LIN_BTIMER: u32 = 0xF000072C;
const ASCLIN1_LIN_HTIMER: u32 = 0xF0000730;
const ASCLIN1_FLAGS: u32 = 0xF0000734;
const ASCLIN1_FLAGSSET: u32 = 0xF0000738;
const ASCLIN1_FLAGSCLEAR: u32 = 0xF000073C;
const ASCLIN1_FLAGSENABLE: u32 = 0xF0000740;
const ASCLIN1_TXDATA: u32 = 0xF0000744;
const ASCLIN1_RXDATA: u32 = 0xF0000748;
const ASCLIN1_CSR: u32 = 0xF000074C;
const ASCLIN1_RXDATAD: u32 = 0xF0000750;
const ASCLIN1_OCS: u32 = 0xF00007E8;
const ASCLIN1_KRSTCLR: u32 = 0xF00007EC;
const ASCLIN1_KRST1: u32 = 0xF00007F0;
const ASCLIN1_KRST0: u32 = 0xF00007F4;
const ASCLIN1_ACCEN1: u32 = 0xF00007F8;
const ASCLIN1_ACCEN0: u32 = 0xF00007FC;
const ASCLIN2_CLC: u32 = 0xF0000800;
const ASCLIN2_IOCR: u32 = 0xF0000804;
const ASCLIN2_ID: u32 = 0xF0000808;
const ASCLIN2_TXFIFOCON: u32 = 0xF000080C;
const ASCLIN2_RXFIFOCON: u32 = 0xF0000810;
const ASCLIN2_BITCON: u32 = 0xF0000814;
const ASCLIN2_FRAMECON: u32 = 0xF0000818;
const ASCLIN2_DATCON: u32 = 0xF000081C;
const ASCLIN2_BRG: u32 = 0xF0000820;
const ASCLIN2_BRD: u32 = 0xF0000824;
const ASCLIN2_LIN_CON: u32 = 0xF0000828;
const ASCLIN2_LIN_BTIMER: u32 = 0xF000082C;
const ASCLIN2_LIN_HTIMER: u32 = 0xF0000830;
const ASCLIN2_FLAGS: u32 = 0xF0000834;
const ASCLIN2_FLAGSSET: u32 = 0xF0000838;
const ASCLIN2_FLAGSCLEAR: u32 = 0xF000083C;
const ASCLIN2_FLAGSENABLE: u32 = 0xF0000840;
const ASCLIN2_TXDATA: u32 = 0xF0000844;
const ASCLIN2_RXDATA: u32 = 0xF0000848;
const ASCLIN2_CSR: u32 = 0xF000084C;
const ASCLIN2_RXDATAD: u32 = 0xF0000850;
const ASCLIN2_OCS: u32 = 0xF00008E8;
const ASCLIN2_KRSTCLR: u32 = 0xF00008EC;
const ASCLIN2_KRST1: u32 = 0xF00008F0;
const ASCLIN2_KRST0: u32 = 0xF00008F4;
const ASCLIN2_ACCEN1: u32 = 0xF00008F8;
const ASCLIN2_ACCEN0: u32 = 0xF00008FC;
const ASCLIN3_CLC: u32 = 0xF0000900;
const ASCLIN3_IOCR: u32 = 0xF0000904;
const ASCLIN3_ID: u32 = 0xF0000908;
const ASCLIN3_TXFIFOCON: u32 = 0xF000090C;
const ASCLIN3_RXFIFOCON: u32 = 0xF0000910;
const ASCLIN3_BITCON: u32 = 0xF0000914;
const ASCLIN3_FRAMECON: u32 = 0xF0000918;
const ASCLIN3_DATCON: u32 = 0xF000091C;
const ASCLIN3_BRG: u32 = 0xF0000920;
const ASCLIN3_BRD: u32 = 0xF0000924;
const ASCLIN3_LIN_CON: u32 = 0xF0000928;
const ASCLIN3_LIN_BTIMER: u32 = 0xF000092C;
const ASCLIN3_LIN_HTIMER: u32 = 0xF0000930;
const ASCLIN3_FLAGS: u32 = 0xF0000934;
const ASCLIN3_FLAGSSET: u32 = 0xF0000938;
const ASCLIN3_FLAGSCLEAR: u32 = 0xF000093C;
const ASCLIN3_FLAGSENABLE: u32 = 0xF0000940;
const ASCLIN3_TXDATA: u32 = 0xF0000944;
const ASCLIN3_RXDATA: u32 = 0xF0000948;
const ASCLIN3_CSR: u32 = 0xF000094C;
const ASCLIN3_RXDATAD: u32 = 0xF0000950;
const ASCLIN3_OCS: u32 = 0xF00009E8;
const ASCLIN3_KRSTCLR: u32 = 0xF00009EC;
const ASCLIN3_KRST1: u32 = 0xF00009F0;
const ASCLIN3_KRST0: u32 = 0xF00009F4;
const ASCLIN3_ACCEN1: u32 = 0xF00009F8;
const ASCLIN3_ACCEN0: u32 = 0xF00009FC;
const ASCLIN4_CLC: u32 = 0xF0000A00;
const ASCLIN4_IOCR: u32 = 0xF0000A04;
const ASCLIN4_ID: u32 = 0xF0000A08;
const ASCLIN4_TXFIFOCON: u32 = 0xF0000A0C;
const ASCLIN4_RXFIFOCON: u32 = 0xF0000A10;
const ASCLIN4_BITCON: u32 = 0xF0000A14;
const ASCLIN4_FRAMECON: u32 = 0xF0000A18;
const ASCLIN4_DATCON: u32 = 0xF0000A1C;
const ASCLIN4_BRG: u32 = 0xF0000A20;
const ASCLIN4_BRD: u32 = 0xF0000A24;
const ASCLIN4_LIN_CON: u32 = 0xF0000A28;
const ASCLIN4_LIN_BTIMER: u32 = 0xF0000A2C;
const ASCLIN4_LIN_HTIMER: u32 = 0xF0000A30;
const ASCLIN4_FLAGS: u32 = 0xF0000A34;
const ASCLIN4_FLAGSSET: u32 = 0xF0000A38;
const ASCLIN4_FLAGSCLEAR: u32 = 0xF0000A3C;
const ASCLIN4_FLAGSENABLE: u32 = 0xF0000A40;
const ASCLIN4_TXDATA: u32 = 0xF0000A44;
const ASCLIN4_RXDATA: u32 = 0xF0000A48;
const ASCLIN4_CSR: u32 = 0xF0000A4C;
const ASCLIN4_RXDATAD: u32 = 0xF0000A50;
const ASCLIN4_OCS: u32 = 0xF0000AE8;
const ASCLIN4_KRSTCLR: u32 = 0xF0000AEC;
const ASCLIN4_KRST1: u32 = 0xF0000AF0;
const ASCLIN4_KRST0: u32 = 0xF0000AF4;
const ASCLIN4_ACCEN1: u32 = 0xF0000AF8;
const ASCLIN4_ACCEN0: u32 = 0xF0000AFC;
const ASCLIN5_CLC: u32 = 0xF0000B00;
const ASCLIN5_IOCR: u32 = 0xF0000B04;
const ASCLIN5_ID: u32 = 0xF0000B08;
const ASCLIN5_TXFIFOCON: u32 = 0xF0000B0C;
const ASCLIN5_RXFIFOCON: u32 = 0xF0000B10;
const ASCLIN5_BITCON: u32 = 0xF0000B14;
const ASCLIN5_FRAMECON: u32 = 0xF0000B18;
const ASCLIN5_DATCON: u32 = 0xF0000B1C;
const ASCLIN5_BRG: u32 = 0xF0000B20;
const ASCLIN5_BRD: u32 = 0xF0000B24;
const ASCLIN5_LIN_CON: u32 = 0xF0000B28;
const ASCLIN5_LIN_BTIMER: u32 = 0xF0000B2C;
const ASCLIN5_LIN_HTIMER: u32 = 0xF0000B30;
const ASCLIN5_FLAGS: u32 = 0xF0000B34;
const ASCLIN5_FLAGSSET: u32 = 0xF0000B38;
const ASCLIN5_FLAGSCLEAR: u32 = 0xF0000B3C;
const ASCLIN5_FLAGSENABLE: u32 = 0xF0000B40;
const ASCLIN5_TXDATA: u32 = 0xF0000B44;
const ASCLIN5_RXDATA: u32 = 0xF0000B48;
const ASCLIN5_CSR: u32 = 0xF0000B4C;
const ASCLIN5_RXDATAD: u32 = 0xF0000B50;
const ASCLIN5_OCS: u32 = 0xF0000BE8;
const ASCLIN5_KRSTCLR: u32 = 0xF0000BEC;
const ASCLIN5_KRST1: u32 = 0xF0000BF0;
const ASCLIN5_KRST0: u32 = 0xF0000BF4;
const ASCLIN5_ACCEN1: u32 = 0xF0000BF8;
const ASCLIN5_ACCEN0: u32 = 0xF0000BFC;
const ASCLIN6_CLC: u32 = 0xF0000C00;
const ASCLIN6_IOCR: u32 = 0xF0000C04;
const ASCLIN6_ID: u32 = 0xF0000C08;
const ASCLIN6_TXFIFOCON: u32 = 0xF0000C0C;
const ASCLIN6_RXFIFOCON: u32 = 0xF0000C10;
const ASCLIN6_BITCON: u32 = 0xF0000C14;
const ASCLIN6_FRAMECON: u32 = 0xF0000C18;
const ASCLIN6_DATCON: u32 = 0xF0000C1C;
const ASCLIN6_BRG: u32 = 0xF0000C20;
const ASCLIN6_BRD: u32 = 0xF0000C24;
const ASCLIN6_LIN_CON: u32 = 0xF0000C28;
const ASCLIN6_LIN_BTIMER: u32 = 0xF0000C2C;
const ASCLIN6_LIN_HTIMER: u32 = 0xF0000C30;
const ASCLIN6_FLAGS: u32 = 0xF0000C34;
const ASCLIN6_FLAGSSET: u32 = 0xF0000C38;
const ASCLIN6_FLAGSCLEAR: u32 = 0xF0000C3C;
const ASCLIN6_FLAGSENABLE: u32 = 0xF0000C40;
const ASCLIN6_TXDATA: u32 = 0xF0000C44;
const ASCLIN6_RXDATA: u32 = 0xF0000C48;
const ASCLIN6_CSR: u32 = 0xF0000C4C;
const ASCLIN6_RXDATAD: u32 = 0xF0000C50;
const ASCLIN6_OCS: u32 = 0xF0000CE8;
const ASCLIN6_KRSTCLR: u32 = 0xF0000CEC;
const ASCLIN6_KRST1: u32 = 0xF0000CF0;
const ASCLIN6_KRST0: u32 = 0xF0000CF4;
const ASCLIN6_ACCEN1: u32 = 0xF0000CF8;
const ASCLIN6_ACCEN0: u32 = 0xF0000CFC;
const ASCLIN7_CLC: u32 = 0xF0000D00;
const ASCLIN7_IOCR: u32 = 0xF0000D04;
const ASCLIN7_ID: u32 = 0xF0000D08;
const ASCLIN7_TXFIFOCON: u32 = 0xF0000D0C;
const ASCLIN7_RXFIFOCON: u32 = 0xF0000D10;
const ASCLIN7_BITCON: u32 = 0xF0000D14;
const ASCLIN7_FRAMECON: u32 = 0xF0000D18;
const ASCLIN7_DATCON: u32 = 0xF0000D1C;
const ASCLIN7_BRG: u32 = 0xF0000D20;
const ASCLIN7_BRD: u32 = 0xF0000D24;
const ASCLIN7_LIN_CON: u32 = 0xF0000D28;
const ASCLIN7_LIN_BTIMER: u32 = 0xF0000D2C;
const ASCLIN7_LIN_HTIMER: u32 = 0xF0000D30;
const ASCLIN7_FLAGS: u32 = 0xF0000D34;
const ASCLIN7_FLAGSSET: u32 = 0xF0000D38;
const ASCLIN7_FLAGSCLEAR: u32 = 0xF0000D3C;
const ASCLIN7_FLAGSENABLE: u32 = 0xF0000D40;
const ASCLIN7_TXDATA: u32 = 0xF0000D44;
const ASCLIN7_RXDATA: u32 = 0xF0000D48;
const ASCLIN7_CSR: u32 = 0xF0000D4C;
const ASCLIN7_RXDATAD: u32 = 0xF0000D50;
const ASCLIN7_OCS: u32 = 0xF0000DE8;
const ASCLIN7_KRSTCLR: u32 = 0xF0000DEC;
const ASCLIN7_KRST1: u32 = 0xF0000DF0;
const ASCLIN7_KRST0: u32 = 0xF0000DF4;
const ASCLIN7_ACCEN1: u32 = 0xF0000DF8;
const ASCLIN7_ACCEN0: u32 = 0xF0000DFC;
const ASCLIN8_CLC: u32 = 0xF0000E00;
const ASCLIN8_IOCR: u32 = 0xF0000E04;
const ASCLIN8_ID: u32 = 0xF0000E08;
const ASCLIN8_TXFIFOCON: u32 = 0xF0000E0C;
const ASCLIN8_RXFIFOCON: u32 = 0xF0000E10;
const ASCLIN8_BITCON: u32 = 0xF0000E14;
const ASCLIN8_FRAMECON: u32 = 0xF0000E18;
const ASCLIN8_DATCON: u32 = 0xF0000E1C;
const ASCLIN8_BRG: u32 = 0xF0000E20;
const ASCLIN8_BRD: u32 = 0xF0000E24;
const ASCLIN8_LIN_CON: u32 = 0xF0000E28;
const ASCLIN8_LIN_BTIMER: u32 = 0xF0000E2C;
const ASCLIN8_LIN_HTIMER: u32 = 0xF0000E30;
const ASCLIN8_FLAGS: u32 = 0xF0000E34;
const ASCLIN8_FLAGSSET: u32 = 0xF0000E38;
const ASCLIN8_FLAGSCLEAR: u32 = 0xF0000E3C;
const ASCLIN8_FLAGSENABLE: u32 = 0xF0000E40;
const ASCLIN8_TXDATA: u32 = 0xF0000E44;
const ASCLIN8_RXDATA: u32 = 0xF0000E48;
const ASCLIN8_CSR: u32 = 0xF0000E4C;
const ASCLIN8_RXDATAD: u32 = 0xF0000E50;
const ASCLIN8_OCS: u32 = 0xF0000EE8;
const ASCLIN8_KRSTCLR: u32 = 0xF0000EEC;
const ASCLIN8_KRST1: u32 = 0xF0000EF0;
const ASCLIN8_KRST0: u32 = 0xF0000EF4;
const ASCLIN8_ACCEN1: u32 = 0xF0000EF8;
const ASCLIN8_ACCEN0: u32 = 0xF0000EFC;
const ASCLIN9_CLC: u32 = 0xF0000F00;
const ASCLIN9_IOCR: u32 = 0xF0000F04;
const ASCLIN9_ID: u32 = 0xF0000F08;
const CAN0_N1_TX_EFC: u32 = 0xF02086F0;
const CAN0_N1_TX_EFS: u32 = 0xF02086F4;
const CAN0_N1_TX_EFA: u32 = 0xF02086F8;
const CAN0_ACCENCTR0: u32 = 0xF02080DC;
const CAN0_N2_ACCENNODE0: u32 = 0xF0208900;
const CAN0_N2_STARTADR: u32 = 0xF0208908;
const CAN0_N2_ENDADR: u32 = 0xF020890C;
const CAN0_N2_ISREG: u32 = 0xF0208910;
const CAN0_OCS: u32 = 0xF02080E8;
const CAN0_N2_GRINT1: u32 = 0xF0208914;
const CAN0_N2_GRINT2: u32 = 0xF0208918;
const CAN0_N2_NT_CCR: u32 = 0xF0208920;
const CAN0_N2_NT_ATTR: u32 = 0xF0208924;
const CAN0_N2_NT_BTTR: u32 = 0xF0208928;
const CAN0_KRSTCLR: u32 = 0xF02080EC;
const CAN0_N2_NT_CTTR: u32 = 0xF020892C;
const CAN0_N2_NT_RTR: u32 = 0xF0208930;
const CAN0_N2_NPCR: u32 = 0xF0208940;
const CAN0_N2_CREL: u32 = 0xF0208A00;
const CAN0_KRST1: u32 = 0xF02080F0;
const CAN0_N2_ENDN: u32 = 0xF0208A04;
const CAN0_N2_DBTP: u32 = 0xF0208A0C;
const CAN0_N2_TEST: u32 = 0xF0208A10;
const CAN0_N2_RWD: u32 = 0xF0208A14;
const CAN0_KRST0: u32 = 0xF02080F4;
const CAN0_N2_CCCR: u32 = 0xF0208A18;
const CAN0_N2_NBTP: u32 = 0xF0208A1C;
const CAN0_N2_TSCC: u32 = 0xF0208A20;
const CAN0_N2_TSCV: u32 = 0xF0208A24;
const CAN0_N2_TOCC: u32 = 0xF0208A28;
const CAN0_ACCEN0: u32 = 0xF02080FC;
const CAN0_N2_TOCV: u32 = 0xF0208A2C;
const CAN0_N2_ECR: u32 = 0xF0208A40;
const CAN0_N2_PSR: u32 = 0xF0208A44;
const CAN0_N2_TDCR: u32 = 0xF0208A48;
const CAN0_N0_ACCENNODE0: u32 = 0xF0208100;
const CAN0_N2_IR: u32 = 0xF0208A50;
const CAN0_N2_IE: u32 = 0xF0208A54;
const CAN0_N2_GFC: u32 = 0xF0208A80;
const CAN0_N2_SIDFC: u32 = 0xF0208A84;
const CAN0_N2_XIDFC: u32 = 0xF0208A88;
const CAN0_N2_XIDAM: u32 = 0xF0208A90;
const CAN0_N2_HPMS: u32 = 0xF0208A94;
const CAN0_N2_NDAT1: u32 = 0xF0208A98;
const CAN0_N2_NDAT2: u32 = 0xF0208A9C;
const CAN0_N2_RX_F0C: u32 = 0xF0208AA0;
const CAN0_N0_STARTADR: u32 = 0xF0208108;
const CAN0_N2_RX_F0S: u32 = 0xF0208AA4;
const CAN0_N2_RX_F0A: u32 = 0xF0208AA8;
const CAN0_N2_RX_BC: u32 = 0xF0208AAC;
const CAN0_N2_RX_F1C: u32 = 0xF0208AB0;
const CAN0_N2_RX_F1S: u32 = 0xF0208AB4;
const CAN0_N2_RX_F1A: u32 = 0xF0208AB8;
const CAN0_N2_RX_ESC: u32 = 0xF0208ABC;
const CAN0_N2_TX_BC: u32 = 0xF0208AC0;
const CAN0_N2_TX_FQS: u32 = 0xF0208AC4;
const CAN0_N2_TX_ESC: u32 = 0xF0208AC8;
const CAN0_N0_ENDADR: u32 = 0xF020810C;
const CAN0_N2_TX_BRP: u32 = 0xF0208ACC;
const CAN0_N2_TX_BAR: u32 = 0xF0208AD0;
const CAN0_N2_TX_BCR: u32 = 0xF0208AD4;
const CAN0_N2_TX_BTO: u32 = 0xF0208AD8;
const CAN0_N2_TX_BCF: u32 = 0xF0208ADC;
const CAN0_N2_TX_BTIE: u32 = 0xF0208AE0;
const CAN0_N2_TX_BCIE: u32 = 0xF0208AE4;
const CAN0_N2_TX_EFC: u32 = 0xF0208AF0;
const CAN0_N2_TX_EFS: u32 = 0xF0208AF4;
const CAN0_N2_TX_EFA: u32 = 0xF0208AF8;
const CAN0_N0_ISREG: u32 = 0xF0208110;
const CAN0_N3_ACCENNODE0: u32 = 0xF0208D00;
const CAN0_N3_STARTADR: u32 = 0xF0208D08;
const CAN0_N3_ENDADR: u32 = 0xF0208D0C;
const CAN0_N3_ISREG: u32 = 0xF0208D10;
const CAN0_N3_GRINT1: u32 = 0xF0208D14;
const CAN0_N3_GRINT2: u32 = 0xF0208D18;
const CAN0_N3_NT_CCR: u32 = 0xF0208D20;
const CAN0_N3_NT_ATTR: u32 = 0xF0208D24;
const CAN0_N3_NT_BTTR: u32 = 0xF0208D28;
const CAN0_N3_NT_CTTR: u32 = 0xF0208D2C;
const CAN0_N0_GRINT1: u32 = 0xF0208114;
const CAN0_N3_NT_RTR: u32 = 0xF0208D30;
const CAN0_N3_NPCR: u32 = 0xF0208D40;
const CAN0_N3_CREL: u32 = 0xF0208E00;
const CAN0_N3_ENDN: u32 = 0xF0208E04;
const CAN0_N3_DBTP: u32 = 0xF0208E0C;
const CAN0_N3_TEST: u32 = 0xF0208E10;
const CAN0_N3_RWD: u32 = 0xF0208E14;
const CAN0_N3_CCCR: u32 = 0xF0208E18;
const CAN0_N3_NBTP: u32 = 0xF0208E1C;
const CAN0_N3_TSCC: u32 = 0xF0208E20;
const CAN0_N0_GRINT2: u32 = 0xF0208118;
const CAN0_N3_TSCV: u32 = 0xF0208E24;
const CAN0_N3_TOCC: u32 = 0xF0208E28;
const CAN0_N3_TOCV: u32 = 0xF0208E2C;
const CAN0_N3_ECR: u32 = 0xF0208E40;
const CAN0_N3_PSR: u32 = 0xF0208E44;
const CAN0_N3_TDCR: u32 = 0xF0208E48;
const CAN0_N3_IR: u32 = 0xF0208E50;
const CAN0_N3_IE: u32 = 0xF0208E54;
const CAN0_N3_GFC: u32 = 0xF0208E80;
const CAN0_N3_SIDFC: u32 = 0xF0208E84;
const CAN0_N0_NT_CCR: u32 = 0xF0208120;
const CAN0_N3_XIDFC: u32 = 0xF0208E88;
const CAN0_N3_XIDAM: u32 = 0xF0208E90;
const CAN0_N3_HPMS: u32 = 0xF0208E94;
const CAN0_N3_NDAT1: u32 = 0xF0208E98;
const CAN0_N3_NDAT2: u32 = 0xF0208E9C;
const CAN0_N3_RX_F0C: u32 = 0xF0208EA0;
const CAN0_N3_RX_F0S: u32 = 0xF0208EA4;
const CAN0_N3_RX_F0A: u32 = 0xF0208EA8;
const CAN0_N3_RX_BC: u32 = 0xF0208EAC;
const CAN0_N3_RX_F1C: u32 = 0xF0208EB0;
const CAN0_N0_NT_ATTR: u32 = 0xF0208124;
const CAN0_N3_RX_F1S: u32 = 0xF0208EB4;
const CAN0_N3_RX_F1A: u32 = 0xF0208EB8;
const CAN0_N3_RX_ESC: u32 = 0xF0208EBC;
const CAN0_N3_TX_BC: u32 = 0xF0208EC0;
const CAN0_N3_TX_FQS: u32 = 0xF0208EC4;
const CAN0_N3_TX_ESC: u32 = 0xF0208EC8;
const CAN0_N3_TX_BRP: u32 = 0xF0208ECC;
const CAN0_N3_TX_BAR: u32 = 0xF0208ED0;
const CAN0_N3_TX_BCR: u32 = 0xF0208ED4;
const CAN0_N3_TX_BTO: u32 = 0xF0208ED8;
const CAN0_N0_NT_BTTR: u32 = 0xF0208128;
const CAN0_N3_TX_BCF: u32 = 0xF0208EDC;
const CAN0_N3_TX_BTIE: u32 = 0xF0208EE0;
const CAN0_N3_TX_BCIE: u32 = 0xF0208EE4;
const CAN0_N3_TX_EFC: u32 = 0xF0208EF0;
const CAN0_N3_TX_EFS: u32 = 0xF0208EF4;
const CAN0_N3_TX_EFA: u32 = 0xF0208EF8;
const CAN1_RAM: u32 = 0xF0210000;
const CAN1_CLC: u32 = 0xF0218000;
const CAN1_ID: u32 = 0xF0218008;
const CAN1_MCR: u32 = 0xF0218030;
const CAN1_ACCENCTR0: u32 = 0xF02180DC;
const CAN1_OCS: u32 = 0xF02180E8;
const CAN1_KRSTCLR: u32 = 0xF02180EC;
const CAN0_N0_NT_CTTR: u32 = 0xF020812C;
const CAN1_KRST1: u32 = 0xF02180F0;
const CAN1_KRST0: u32 = 0xF02180F4;
const CAN1_ACCEN0: u32 = 0xF02180FC;
const CAN1_N0_ACCENNODE0: u32 = 0xF0218100;
const CAN1_N0_STARTADR: u32 = 0xF0218108;
const CAN1_N0_ENDADR: u32 = 0xF021810C;
const CAN1_N0_ISREG: u32 = 0xF0218110;
const CAN1_N0_GRINT1: u32 = 0xF0218114;
const CAN1_N0_GRINT2: u32 = 0xF0218118;
const CAN1_N0_NT_CCR: u32 = 0xF0218120;
const CAN1_N0_NT_ATTR: u32 = 0xF0218124;
const CAN1_N0_NT_BTTR: u32 = 0xF0218128;
const CAN0_N0_NT_RTR: u32 = 0xF0208130;
const CAN1_N0_NT_CTTR: u32 = 0xF021812C;
const CAN1_N0_NT_RTR: u32 = 0xF0218130;
const CAN1_N0_NPCR: u32 = 0xF0218140;
const CAN1_N0_CREL: u32 = 0xF0218200;
const CAN1_N0_ENDN: u32 = 0xF0218204;
const CAN1_N0_DBTP: u32 = 0xF021820C;
const CAN1_N0_TEST: u32 = 0xF0218210;
const CAN1_N0_RWD: u32 = 0xF0218214;
const CAN1_N0_CCCR: u32 = 0xF0218218;
const CAN1_N0_NBTP: u32 = 0xF021821C;
const CAN0_N0_NPCR: u32 = 0xF0208140;
const CAN1_N0_TSCC: u32 = 0xF0218220;
const CAN1_N0_TSCV: u32 = 0xF0218224;
const CAN1_N0_TOCC: u32 = 0xF0218228;
const CAN1_N0_TOCV: u32 = 0xF021822C;
const CAN1_N0_ECR: u32 = 0xF0218240;
const CAN1_N0_PSR: u32 = 0xF0218244;
const CAN1_N0_TDCR: u32 = 0xF0218248;
const CAN1_N0_IR: u32 = 0xF0218250;
const CAN1_N0_IE: u32 = 0xF0218254;
const CAN1_N0_GFC: u32 = 0xF0218280;
const CAN0_N0_TTCR: u32 = 0xF02081F0;
const CAN1_N0_SIDFC: u32 = 0xF0218284;
const CAN1_N0_XIDFC: u32 = 0xF0218288;
const CAN1_N0_XIDAM: u32 = 0xF0218290;
const CAN1_N0_HPMS: u32 = 0xF0218294;
const CAN1_N0_NDAT1: u32 = 0xF0218298;
const CAN1_N0_NDAT2: u32 = 0xF021829C;
const CAN1_N0_RX_F0C: u32 = 0xF02182A0;
const CAN1_N0_RX_F0S: u32 = 0xF02182A4;
const CAN1_N0_RX_F0A: u32 = 0xF02182A8;
const CAN1_N0_RX_BC: u32 = 0xF02182AC;
const CAN0_N0_CREL: u32 = 0xF0208200;
const CAN1_N0_RX_F1C: u32 = 0xF02182B0;
const CAN1_N0_RX_F1S: u32 = 0xF02182B4;
const CAN1_N0_RX_F1A: u32 = 0xF02182B8;
const CAN1_N0_RX_ESC: u32 = 0xF02182BC;
const CAN1_N0_TX_BC: u32 = 0xF02182C0;
const CAN1_N0_TX_FQS: u32 = 0xF02182C4;
const CAN1_N0_TX_ESC: u32 = 0xF02182C8;
const CAN1_N0_TX_BRP: u32 = 0xF02182CC;
const CAN1_N0_TX_BAR: u32 = 0xF02182D0;
const CAN1_N0_TX_BCR: u32 = 0xF02182D4;
const CAN0_N0_ENDN: u32 = 0xF0208204;
const CAN1_N0_TX_BTO: u32 = 0xF02182D8;
const CAN1_N0_TX_BCF: u32 = 0xF02182DC;
const CAN1_N0_TX_BTIE: u32 = 0xF02182E0;
const CAN1_N0_TX_BCIE: u32 = 0xF02182E4;
const CAN1_N0_TX_EFC: u32 = 0xF02182F0;
const CAN1_N0_TX_EFS: u32 = 0xF02182F4;
const CAN1_N0_TX_EFA: u32 = 0xF02182F8;
const CAN1_N1_ACCENNODE0: u32 = 0xF0218500;
const CAN1_N1_STARTADR: u32 = 0xF0218508;
const CAN1_N1_ENDADR: u32 = 0xF021850C;
const CAN0_N0_DBTP: u32 = 0xF020820C;
const CAN1_N1_ISREG: u32 = 0xF0218510;
const CAN1_N1_GRINT1: u32 = 0xF0218514;
const CAN1_N1_GRINT2: u32 = 0xF0218518;
const CAN1_N1_NT_CCR: u32 = 0xF0218520;
const CAN1_N1_NT_ATTR: u32 = 0xF0218524;
const CAN1_N1_NT_BTTR: u32 = 0xF0218528;
const CAN1_N1_NT_CTTR: u32 = 0xF021852C;
const CAN1_N1_NT_RTR: u32 = 0xF0218530;
const CAN1_N1_NPCR: u32 = 0xF0218540;
const CAN1_N1_CREL: u32 = 0xF0218600;
const CAN0_N0_TEST: u32 = 0xF0208210;
const CAN1_N1_ENDN: u32 = 0xF0218604;
const CAN1_N1_DBTP: u32 = 0xF021860C;
const CAN1_N1_TEST: u32 = 0xF0218610;
const CAN1_N1_RWD: u32 = 0xF0218614;
const CAN1_N1_CCCR: u32 = 0xF0218618;
const CAN1_N1_NBTP: u32 = 0xF021861C;
const CAN1_N1_TSCC: u32 = 0xF0218620;
const CAN1_N1_TSCV: u32 = 0xF0218624;
const CAN1_N1_TOCC: u32 = 0xF0218628;
const CAN1_N1_TOCV: u32 = 0xF021862C;
const CAN0_N0_RWD: u32 = 0xF0208214;
const CAN1_N1_ECR: u32 = 0xF0218640;
const CAN1_N1_PSR: u32 = 0xF0218644;
const CAN1_N1_TDCR: u32 = 0xF0218648;
const CAN1_N1_IR: u32 = 0xF0218650;
const CAN1_N1_IE: u32 = 0xF0218654;
const CAN1_N1_GFC: u32 = 0xF0218680;
const CAN1_N1_SIDFC: u32 = 0xF0218684;
const CAN1_N1_XIDFC: u32 = 0xF0218688;
const CAN1_N1_XIDAM: u32 = 0xF0218690;
const CAN1_N1_HPMS: u32 = 0xF0218694;
const CAN0_N0_CCCR: u32 = 0xF0208218;
const CAN1_N1_NDAT1: u32 = 0xF0218698;
const CAN1_N1_NDAT2: u32 = 0xF021869C;
const CAN1_N1_RX_F0C: u32 = 0xF02186A0;
const CAN1_N1_RX_F0S: u32 = 0xF02186A4;
const CAN1_N1_RX_F0A: u32 = 0xF02186A8;
const CAN1_N1_RX_BC: u32 = 0xF02186AC;
const CAN1_N1_RX_F1C: u32 = 0xF02186B0;
const CAN1_N1_RX_F1S: u32 = 0xF02186B4;
const CAN1_N1_RX_F1A: u32 = 0xF02186B8;
const CAN1_N1_RX_ESC: u32 = 0xF02186BC;
const CAN0_N0_NBTP: u32 = 0xF020821C;
const CAN1_N1_TX_BC: u32 = 0xF02186C0;
const CAN1_N1_TX_FQS: u32 = 0xF02186C4;
const CAN1_N1_TX_ESC: u32 = 0xF02186C8;
const CAN1_N1_TX_BRP: u32 = 0xF02186CC;
const CAN1_N1_TX_BAR: u32 = 0xF02186D0;
const CAN1_N1_TX_BCR: u32 = 0xF02186D4;
const CAN1_N1_TX_BTO: u32 = 0xF02186D8;
const CAN1_N1_TX_BCF: u32 = 0xF02186DC;
const CAN1_N1_TX_BTIE: u32 = 0xF02186E0;
const CAN1_N1_TX_BCIE: u32 = 0xF02186E4;
const CAN0_N0_TSCC: u32 = 0xF0208220;
const CAN1_N1_TX_EFC: u32 = 0xF02186F0;
const CAN1_N1_TX_EFS: u32 = 0xF02186F4;
const CAN1_N1_TX_EFA: u32 = 0xF02186F8;
const CAN1_N2_ACCENNODE0: u32 = 0xF0218900;
const CAN1_N2_STARTADR: u32 = 0xF0218908;
const CAN1_N2_ENDADR: u32 = 0xF021890C;
const CAN1_N2_ISREG: u32 = 0xF0218910;
const CAN1_N2_GRINT1: u32 = 0xF0218914;
const CAN1_N2_GRINT2: u32 = 0xF0218918;
const CAN1_N2_NT_CCR: u32 = 0xF0218920;
const CAN0_N0_TSCV: u32 = 0xF0208224;
const CAN1_N2_NT_ATTR: u32 = 0xF0218924;
const CAN1_N2_NT_BTTR: u32 = 0xF0218928;
const CAN1_N2_NT_CTTR: u32 = 0xF021892C;
const CAN1_N2_NT_RTR: u32 = 0xF0218930;
const CAN1_N2_NPCR: u32 = 0xF0218940;
const CAN1_N2_CREL: u32 = 0xF0218A00;
const CAN1_N2_ENDN: u32 = 0xF0218A04;
const CAN1_N2_DBTP: u32 = 0xF0218A0C;
const CAN1_N2_TEST: u32 = 0xF0218A10;
const CAN1_N2_RWD: u32 = 0xF0218A14;
const CAN0_N0_TOCC: u32 = 0xF0208228;
const CAN1_N2_CCCR: u32 = 0xF0218A18;
const CAN1_N2_NBTP: u32 = 0xF0218A1C;
const CAN1_N2_TSCC: u32 = 0xF0218A20;
const CAN1_N2_TSCV: u32 = 0xF0218A24;
const CAN1_N2_TOCC: u32 = 0xF0218A28;
const CAN1_N2_TOCV: u32 = 0xF0218A2C;
const CAN1_N2_ECR: u32 = 0xF0218A40;
const CAN1_N2_PSR: u32 = 0xF0218A44;
const CAN1_N2_TDCR: u32 = 0xF0218A48;
const CAN1_N2_IR: u32 = 0xF0218A50;
const CAN0_N0_TOCV: u32 = 0xF020822C;
const CAN1_N2_IE: u32 = 0xF0218A54;
const CAN1_N2_GFC: u32 = 0xF0218A80;
const CAN1_N2_SIDFC: u32 = 0xF0218A84;
const CAN1_N2_XIDFC: u32 = 0xF0218A88;
const CAN1_N2_XIDAM: u32 = 0xF0218A90;
const CAN1_N2_HPMS: u32 = 0xF0218A94;
const CAN1_N2_NDAT1: u32 = 0xF0218A98;
const CAN1_N2_NDAT2: u32 = 0xF0218A9C;
const CAN1_N2_RX_F0C: u32 = 0xF0218AA0;
const CAN1_N2_RX_F0S: u32 = 0xF0218AA4;
const CAN0_N0_ECR: u32 = 0xF0208240;
const CAN1_N2_RX_F0A: u32 = 0xF0218AA8;
const CAN1_N2_RX_BC: u32 = 0xF0218AAC;
const CAN1_N2_RX_F1C: u32 = 0xF0218AB0;
const CAN1_N2_RX_F1S: u32 = 0xF0218AB4;
const CAN1_N2_RX_F1A: u32 = 0xF0218AB8;
const CAN1_N2_RX_ESC: u32 = 0xF0218ABC;
const CAN1_N2_TX_BC: u32 = 0xF0218AC0;
const CAN1_N2_TX_FQS: u32 = 0xF0218AC4;
const CAN1_N2_TX_ESC: u32 = 0xF0218AC8;
const CAN1_N2_TX_BRP: u32 = 0xF0218ACC;
const CAN0_N0_PSR: u32 = 0xF0208244;
const CAN1_N2_TX_BAR: u32 = 0xF0218AD0;
const CAN1_N2_TX_BCR: u32 = 0xF0218AD4;
const CAN1_N2_TX_BTO: u32 = 0xF0218AD8;
const CAN1_N2_TX_BCF: u32 = 0xF0218ADC;
const CAN1_N2_TX_BTIE: u32 = 0xF0218AE0;
const CAN1_N2_TX_BCIE: u32 = 0xF0218AE4;
const CAN1_N2_TX_EFC: u32 = 0xF0218AF0;
const CAN1_N2_TX_EFS: u32 = 0xF0218AF4;
const CAN1_N2_TX_EFA: u32 = 0xF0218AF8;
const CAN1_N3_ACCENNODE0: u32 = 0xF0218D00;
const CAN0_N0_TDCR: u32 = 0xF0208248;
const CAN1_N3_STARTADR: u32 = 0xF0218D08;
const CAN1_N3_ENDADR: u32 = 0xF0218D0C;
const CAN1_N3_ISREG: u32 = 0xF0218D10;
const CAN1_N3_GRINT1: u32 = 0xF0218D14;
const CAN1_N3_GRINT2: u32 = 0xF0218D18;
const CAN1_N3_NT_CCR: u32 = 0xF0218D20;
const CAN1_N3_NT_ATTR: u32 = 0xF0218D24;
const CAN1_N3_NT_BTTR: u32 = 0xF0218D28;
const CAN1_N3_NT_CTTR: u32 = 0xF0218D2C;
const CAN1_N3_NT_RTR: u32 = 0xF0218D30;
const CAN0_N0_IR: u32 = 0xF0208250;
const CAN1_N3_NPCR: u32 = 0xF0218D40;
const CAN1_N3_CREL: u32 = 0xF0218E00;
const CAN1_N3_ENDN: u32 = 0xF0218E04;
const CAN1_N3_DBTP: u32 = 0xF0218E0C;
const CAN1_N3_TEST: u32 = 0xF0218E10;
const CAN1_N3_RWD: u32 = 0xF0218E14;
const CAN1_N3_CCCR: u32 = 0xF0218E18;
const CAN1_N3_NBTP: u32 = 0xF0218E1C;
const CAN1_N3_TSCC: u32 = 0xF0218E20;
const CAN1_N3_TSCV: u32 = 0xF0218E24;
const CAN0_N0_IE: u32 = 0xF0208254;
const CAN1_N3_TOCC: u32 = 0xF0218E28;
const CAN1_N3_TOCV: u32 = 0xF0218E2C;
const CAN1_N3_ECR: u32 = 0xF0218E40;
const CAN1_N3_PSR: u32 = 0xF0218E44;
const CAN1_N3_TDCR: u32 = 0xF0218E48;
const CAN1_N3_IR: u32 = 0xF0218E50;
const CAN1_N3_IE: u32 = 0xF0218E54;
const CAN1_N3_GFC: u32 = 0xF0218E80;
const CAN1_N3_SIDFC: u32 = 0xF0218E84;
const CAN1_N3_XIDFC: u32 = 0xF0218E88;
const CAN0_N0_GFC: u32 = 0xF0208280;
const CAN1_N3_XIDAM: u32 = 0xF0218E90;
const CAN1_N3_HPMS: u32 = 0xF0218E94;
const CAN1_N3_NDAT1: u32 = 0xF0218E98;
const CAN1_N3_NDAT2: u32 = 0xF0218E9C;
const CAN1_N3_RX_F0C: u32 = 0xF0218EA0;
const CAN1_N3_RX_F0S: u32 = 0xF0218EA4;
const CAN1_N3_RX_F0A: u32 = 0xF0218EA8;
const CAN1_N3_RX_BC: u32 = 0xF0218EAC;
const CAN1_N3_RX_F1C: u32 = 0xF0218EB0;
const CAN1_N3_RX_F1S: u32 = 0xF0218EB4;
const CAN0_N0_SIDFC: u32 = 0xF0208284;
const CAN1_N3_RX_F1A: u32 = 0xF0218EB8;
const CAN1_N3_RX_ESC: u32 = 0xF0218EBC;
const CAN1_N3_TX_BC: u32 = 0xF0218EC0;
const CAN1_N3_TX_FQS: u32 = 0xF0218EC4;
const CAN1_N3_TX_ESC: u32 = 0xF0218EC8;
const CAN1_N3_TX_BRP: u32 = 0xF0218ECC;
const CAN1_N3_TX_BAR: u32 = 0xF0218ED0;
const CAN1_N3_TX_BCR: u32 = 0xF0218ED4;
const CAN1_N3_TX_BTO: u32 = 0xF0218ED8;
const CAN1_N3_TX_BCF: u32 = 0xF0218EDC;
const CAN0_N0_XIDFC: u32 = 0xF0208288;
const CAN1_N3_TX_BTIE: u32 = 0xF0218EE0;
const CAN1_N3_TX_BCIE: u32 = 0xF0218EE4;
const CAN1_N3_TX_EFC: u32 = 0xF0218EF0;
const CAN1_N3_TX_EFS: u32 = 0xF0218EF4;
const CAN1_N3_TX_EFA: u32 = 0xF0218EF8;
const CAN0_N0_XIDAM: u32 = 0xF0208290;
const CAN0_N0_HPMS: u32 = 0xF0208294;
const CAN0_N0_NDAT1: u32 = 0xF0208298;
const CAN0_N0_NDAT2: u32 = 0xF020829C;
const CAN0_N0_RX_F0C: u32 = 0xF02082A0;
const CAN0_N0_RX_F0S: u32 = 0xF02082A4;
const CAN0_N0_RX_F0A: u32 = 0xF02082A8;
const CAN0_N0_RX_BC: u32 = 0xF02082AC;
const CAN0_N0_RX_F1C: u32 = 0xF02082B0;
const CAN0_N0_RX_F1S: u32 = 0xF02082B4;
const CAN0_N0_RX_F1A: u32 = 0xF02082B8;
const CAN0_N0_RX_ESC: u32 = 0xF02082BC;
const CAN0_N0_TX_BC: u32 = 0xF02082C0;
const CAN0_N0_TX_FQS: u32 = 0xF02082C4;
const CAN0_N0_TX_ESC: u32 = 0xF02082C8;
const CAN0_N0_TX_BRP: u32 = 0xF02082CC;
const CAN0_N0_TX_BAR: u32 = 0xF02082D0;
const CAN0_N0_TX_BCR: u32 = 0xF02082D4;
const CAN0_N0_TX_BTO: u32 = 0xF02082D8;
const CAN0_N0_TX_BCF: u32 = 0xF02082DC;
const CAN0_N0_TX_BTIE: u32 = 0xF02082E0;
const CAN0_N0_TX_BCIE: u32 = 0xF02082E4;
const CAN0_N0_TX_EFC: u32 = 0xF02082F0;
const CAN0_N0_TX_EFS: u32 = 0xF02082F4;
const CAN0_N0_TX_EFA: u32 = 0xF02082F8;
const CAN0_N0_TT_TMC: u32 = 0xF0208300;
const CAN0_N0_TT_RMC: u32 = 0xF0208304;
const CAN0_N0_TT_OCF: u32 = 0xF0208308;
const CAN0_N0_TT_MLM: u32 = 0xF020830C;
const CAN0_N0_TT_TURCF: u32 = 0xF0208310;
const CAN0_N0_TT_OCN: u32 = 0xF0208314;
const CAN0_N0_TT_GTP: u32 = 0xF0208318;
const CAN0_N0_TT_TMK: u32 = 0xF020831C;
const CAN0_N0_TT_IR: u32 = 0xF0208320;
const CAN0_N0_TT_IE: u32 = 0xF0208324;
const CAN0_N0_TT_OST: u32 = 0xF020832C;
const CAN0_N0_TT_TURNA: u32 = 0xF0208330;
const CAN0_N0_TT_LGT: u32 = 0xF0208334;
const CAN0_N0_TT_CTC: u32 = 0xF0208338;
const CAN0_N0_TT_CPT: u32 = 0xF020833C;
const CAN0_N0_TT_CSM: u32 = 0xF0208340;
const CAN0_N1_ACCENNODE0: u32 = 0xF0208500;
const CAN0_N1_STARTADR: u32 = 0xF0208508;
const CAN0_N1_ENDADR: u32 = 0xF020850C;
const CAN0_N1_ISREG: u32 = 0xF0208510;
const CAN0_N1_GRINT1: u32 = 0xF0208514;
const CAN0_N1_GRINT2: u32 = 0xF0208518;
const CAN0_N1_NT_CCR: u32 = 0xF0208520;
const CAN0_N1_NT_ATTR: u32 = 0xF0208524;
const CAN0_N1_NT_BTTR: u32 = 0xF0208528;
const CAN0_N1_NT_CTTR: u32 = 0xF020852C;
const CAN0_N1_NT_RTR: u32 = 0xF0208530;
const CAN0_N1_NPCR: u32 = 0xF0208540;
const MODULE_CAN0: u32 = 0xF0200000;
const CAN0_N1_CREL: u32 = 0xF0208600;
const MODULE_CAN1: u32 = 0xF0210000;
const CAN0_N1_ENDN: u32 = 0xF0208604;
const CAN0_N1_DBTP: u32 = 0xF020860C;
const CAN0_N1_TEST: u32 = 0xF0208610;
const CAN0_N1_RWD: u32 = 0xF0208614;
const CAN0_N1_CCCR: u32 = 0xF0208618;
const CAN0_N1_NBTP: u32 = 0xF020861C;
const CAN0_N1_TSCC: u32 = 0xF0208620;
const CAN0_N1_TSCV: u32 = 0xF0208624;
const CAN0_N1_TOCC: u32 = 0xF0208628;
const CAN0_N1_TOCV: u32 = 0xF020862C;
const CAN0_N1_ECR: u32 = 0xF0208640;
const CAN0_N1_PSR: u32 = 0xF0208644;
const CAN0_N1_TDCR: u32 = 0xF0208648;
const CAN0_RAM: u32 = 0xF0200000;
const CAN0_N1_IR: u32 = 0xF0208650;
const CAN0_N1_IE: u32 = 0xF0208654;
const CAN0_N1_GFC: u32 = 0xF0208680;
const CAN0_N1_SIDFC: u32 = 0xF0208684;
const CAN0_CLC: u32 = 0xF0208000;
const CAN0_N1_XIDFC: u32 = 0xF0208688;
const CAN0_N1_XIDAM: u32 = 0xF0208690;
const CAN0_N1_HPMS: u32 = 0xF0208694;
const CAN0_N1_NDAT1: u32 = 0xF0208698;
const CAN0_N1_NDAT2: u32 = 0xF020869C;
const CAN0_ID: u32 = 0xF0208008;
const CAN0_N1_RX_F0C: u32 = 0xF02086A0;
const CAN0_N1_RX_F0S: u32 = 0xF02086A4;
const CAN0_N1_RX_F0A: u32 = 0xF02086A8;
const CAN0_N1_RX_BC: u32 = 0xF02086AC;
const CAN0_MCR: u32 = 0xF0208030;
const CAN0_N1_RX_F1C: u32 = 0xF02086B0;
const CAN0_N1_RX_F1S: u32 = 0xF02086B4;
const CAN0_N1_RX_F1A: u32 = 0xF02086B8;
const CAN0_N1_RX_ESC: u32 = 0xF02086BC;
const CAN0_BUFADR: u32 = 0xF0208034;
const CAN0_N1_TX_BC: u32 = 0xF02086C0;
const CAN0_N1_TX_FQS: u32 = 0xF02086C4;
const CAN0_N1_TX_ESC: u32 = 0xF02086C8;
const CAN0_N1_TX_BRP: u32 = 0xF02086CC;
const CAN0_N1_TX_BAR: u32 = 0xF02086D0;
const CAN0_MECR: u32 = 0xF0208040;
const CAN0_N1_TX_BCR: u32 = 0xF02086D4;
const CAN0_N1_TX_BTO: u32 = 0xF02086D8;
const CAN0_N1_TX_BCF: u32 = 0xF02086DC;
const CAN0_N1_TX_BTIE: u32 = 0xF02086E0;
const CAN0_MESTAT: u32 = 0xF0208044;
const CAN0_N1_TX_BCIE: u32 = 0xF02086E4;
const CBS_TRC2: u32 = 0xF0000428;
const CBS_TRC3: u32 = 0xF000042C;
const CBS_TRC4: u32 = 0xF0000430;
const CBS_TRC5: u32 = 0xF0000434;
const CBS_TRHSM: u32 = 0xF0000438;
const CBS_TRMC: u32 = 0xF000043C;
const CBS_TLCC0: u32 = 0xF0000440;
const CBS_TLCC1: u32 = 0xF0000444;
const CBS_TLCV0: u32 = 0xF0000450;
const CBS_TLCV1: u32 = 0xF0000454;
const CBS_TRSS: u32 = 0xF0000460;
const CBS_JTAGID: u32 = 0xF0000464;
const CBS_COMDATA: u32 = 0xF0000468;
const CBS_IOSR: u32 = 0xF000046C;
const CBS_TLS: u32 = 0xF0000470;
const CBS_TCTL: u32 = 0xF0000474;
const CBS_OEC: u32 = 0xF0000478;
const CBS_OCNTRL: u32 = 0xF000047C;
const CBS_OSTATE: u32 = 0xF0000480;
const CBS_INTMOD: u32 = 0xF0000484;
const CBS_ICTSA: u32 = 0xF0000488;
const CBS_ICTTA: u32 = 0xF000048C;
const CBS_TLC: u32 = 0xF0000490;
const CBS_TL1ST: u32 = 0xF0000494;
const CBS_TLCHE: u32 = 0xF0000498;
const CBS_TLCHS: u32 = 0xF000049C;
const CBS_TRIGS: u32 = 0xF00004A0;
const CBS_TRIGC: u32 = 0xF00004A4;
const CBS_TLT: u32 = 0xF00004A8;
const CBS_TLTTH: u32 = 0xF00004AC;
const CBS_TCCB: u32 = 0xF00004B0;
const CBS_TCCH: u32 = 0xF00004B4;
const CBS_TCTGB: u32 = 0xF00004B8;
const CBS_TCM: u32 = 0xF00004BC;
const CBS_TREC0: u32 = 0xF00004C0;
const CBS_TREC1: u32 = 0xF00004C4;
const CBS_TREC2: u32 = 0xF00004C8;
const CBS_TREC3: u32 = 0xF00004CC;
const CBS_TREC4: u32 = 0xF00004D0;
const CBS_TREC5: u32 = 0xF00004D4;
const CBS_TRMT: u32 = 0xF00004DC;
const CBS_TRTGB0_L: u32 = 0xF00004E0;
const CBS_TRTGB0_H: u32 = 0xF00004E4;
const CBS_TRTGB1_L: u32 = 0xF00004E8;
const CBS_TRTGB1_H: u32 = 0xF00004EC;
const CBS_IFSA: u32 = 0xF00004F0;
const CBS_IFSC: u32 = 0xF00004F4;
const CBS_TRIG0: u32 = 0xF0000500;
const CBS_TRIG1: u32 = 0xF0000504;
const CBS_TRIG2: u32 = 0xF0000508;
const CBS_TRIG3: u32 = 0xF000050C;
const CBS_TRIG4: u32 = 0xF0000510;
const CBS_TRIG5: u32 = 0xF0000514;
const CBS_ACCEN1: u32 = 0xF00005F8;
const CBS_ACCEN0: u32 = 0xF00005FC;
const MODULE_CBS: u32 = 0xF0000400;
const CBS_JDPID: u32 = 0xF0000408;
const CBS_OIFM: u32 = 0xF000040C;
const CBS_TIPR: u32 = 0xF0000410;
const CBS_TOPR: u32 = 0xF0000414;
const CBS_TOPPS: u32 = 0xF0000418;
const CBS_TCIP: u32 = 0xF000041C;
const CBS_TRC0: u32 = 0xF0000420;
const CBS_TRC1: u32 = 0xF0000424;
const CCU60_T12: u32 = 0xF0002A20;
const CCU60_T12PR: u32 = 0xF0002A24;
const CCU60_T12DTC: u32 = 0xF0002A28;
const CCU60_CC6R0: u32 = 0xF0002A30;
const CCU60_CC6R1: u32 = 0xF0002A34;
const CCU60_CC6R2: u32 = 0xF0002A38;
const CCU60_CC6SR0: u32 = 0xF0002A40;
const CCU60_CC6SR1: u32 = 0xF0002A44;
const CCU60_CC6SR2: u32 = 0xF0002A48;
const CCU60_T13: u32 = 0xF0002A50;
const CCU60_T13PR: u32 = 0xF0002A54;
const CCU60_CC63R: u32 = 0xF0002A58;
const CCU60_CC63SR: u32 = 0xF0002A5C;
const CCU60_CMPSTAT: u32 = 0xF0002A60;
const CCU60_CMPMODIF: u32 = 0xF0002A64;
const CCU60_T12MSEL: u32 = 0xF0002A68;
const CCU60_TCTR0: u32 = 0xF0002A70;
const CCU60_TCTR2: u32 = 0xF0002A74;
const CCU60_TCTR4: u32 = 0xF0002A78;
const CCU60_MODCTR: u32 = 0xF0002A80;
const CCU60_TRPCTR: u32 = 0xF0002A84;
const CCU60_PSLR: u32 = 0xF0002A88;
const CCU60_MCMOUTS: u32 = 0xF0002A8C;
const CCU60_MCMOUT: u32 = 0xF0002A90;
const CCU60_MCMCTR: u32 = 0xF0002A94;
const CCU60_IMON: u32 = 0xF0002A98;
const CCU60_LI: u32 = 0xF0002A9C;
const CCU60_IS: u32 = 0xF0002AA0;
const CCU60_ISS: u32 = 0xF0002AA4;
const CCU60_ISR: u32 = 0xF0002AA8;
const CCU60_INP: u32 = 0xF0002AAC;
const CCU60_IEN: u32 = 0xF0002AB0;
const CCU60_OCS: u32 = 0xF0002AE8;
const CCU60_KRSTCLR: u32 = 0xF0002AEC;
const CCU60_KRST1: u32 = 0xF0002AF0;
const CCU60_KRST0: u32 = 0xF0002AF4;
const CCU60_ACCEN0: u32 = 0xF0002AFC;
const CCU61_CLC: u32 = 0xF0002B00;
const CCU61_MCFG: u32 = 0xF0002B04;
const CCU61_ID: u32 = 0xF0002B08;
const CCU61_PISEL0: u32 = 0xF0002B10;
const CCU61_PISEL2: u32 = 0xF0002B14;
const CCU61_KSCSR: u32 = 0xF0002B1C;
const CCU61_T12: u32 = 0xF0002B20;
const CCU61_T12PR: u32 = 0xF0002B24;
const CCU61_T12DTC: u32 = 0xF0002B28;
const CCU61_CC6R0: u32 = 0xF0002B30;
const CCU61_CC6R1: u32 = 0xF0002B34;
const CCU61_CC6R2: u32 = 0xF0002B38;
const CCU61_CC6SR0: u32 = 0xF0002B40;
const CCU61_CC6SR1: u32 = 0xF0002B44;
const CCU61_CC6SR2: u32 = 0xF0002B48;
const CCU61_T13: u32 = 0xF0002B50;
const CCU61_T13PR: u32 = 0xF0002B54;
const CCU61_CC63R: u32 = 0xF0002B58;
const CCU61_CC63SR: u32 = 0xF0002B5C;
const CCU61_CMPSTAT: u32 = 0xF0002B60;
const CCU61_CMPMODIF: u32 = 0xF0002B64;
const CCU61_T12MSEL: u32 = 0xF0002B68;
const CCU61_TCTR0: u32 = 0xF0002B70;
const CCU61_TCTR2: u32 = 0xF0002B74;
const CCU61_TCTR4: u32 = 0xF0002B78;
const CCU61_MODCTR: u32 = 0xF0002B80;
const CCU61_TRPCTR: u32 = 0xF0002B84;
const CCU61_PSLR: u32 = 0xF0002B88;
const CCU61_MCMOUTS: u32 = 0xF0002B8C;
const CCU61_MCMOUT: u32 = 0xF0002B90;
const CCU61_MCMCTR: u32 = 0xF0002B94;
const CCU61_IMON: u32 = 0xF0002B98;
const CCU61_LI: u32 = 0xF0002B9C;
const CCU61_IS: u32 = 0xF0002BA0;
const CCU61_ISS: u32 = 0xF0002BA4;
const CCU61_ISR: u32 = 0xF0002BA8;
const CCU61_INP: u32 = 0xF0002BAC;
const CCU61_IEN: u32 = 0xF0002BB0;
const CCU61_OCS: u32 = 0xF0002BE8;
const CCU61_KRSTCLR: u32 = 0xF0002BEC;
const CCU61_KRST1: u32 = 0xF0002BF0;
const CCU61_KRST0: u32 = 0xF0002BF4;
const CCU61_ACCEN0: u32 = 0xF0002BFC;
const MODULE_CCU60: u32 = 0xF0002A00;
const MODULE_CCU61: u32 = 0xF0002B00;
const CCU60_CLC: u32 = 0xF0002A00;
const CCU60_MCFG: u32 = 0xF0002A04;
const CCU60_ID: u32 = 0xF0002A08;
const CCU60_MOSEL: u32 = 0xF0002A0C;
const CCU60_PISEL0: u32 = 0xF0002A10;
const CCU60_PISEL2: u32 = 0xF0002A14;
const CCU60_KSCSR: u32 = 0xF0002A1C;
const CONVCTRL_PHSCFG: u32 = 0xF0025080;
const CONVCTRL_PHSSFTY: u32 = 0xF0025084;
const MODULE_CONVCTRL: u32 = 0xF0025000;
const CONVCTRL_CLC: u32 = 0xF0025000;
const CONVCTRL_ID: u32 = 0xF0025008;
const CONVCTRL_OCS: u32 = 0xF0025028;
const CONVCTRL_KRSTCLR: u32 = 0xF002502C;
const CONVCTRL_KRST1: u32 = 0xF0025030;
const CONVCTRL_KRST0: u32 = 0xF0025034;
const CONVCTRL_ACCEN0: u32 = 0xF002503C;
const CONVCTRL_CCCTRL: u32 = 0xF002507C;
const CPU0_SPR_SPROT_RGNACCENB_R3: u32 = 0xF880E0BC;
const CPU0_SPR_SPROT_RGNACCENA_R4: u32 = 0xF880E0C8;
const CPU0_SPR_SPROT_RGNACCENB_R4: u32 = 0xF880E0CC;
const CPU0_SPR_SPROT_RGNACCENA_R5: u32 = 0xF880E0D8;
const CPU0_SPR_SPROT_RGNACCENB_R5: u32 = 0xF880E0DC;
const CPU0_SPR_SPROT_RGNACCENA_R6: u32 = 0xF880E0E8;
const CPU0_SPR_SPROT_RGNACCENB_R6: u32 = 0xF880E0EC;
const CPU0_SPR_SPROT_RGNACCENA_R7: u32 = 0xF880E0F8;
const CPU0_SPR_SPROT_RGNACCENB_R7: u32 = 0xF880E0FC;
const CPU0_SFR_SPROT_ACCENA_W: u32 = 0xF880E100;
const CPU0_SFR_SPROT_ACCENB_W: u32 = 0xF880E104;
const CPU0_LPB_SPROT_ACCENA_R: u32 = 0xF880E110;
const CPU0_LPB_SPROT_ACCENB_R: u32 = 0xF880E114;
const CPU0_DLMU_SPROT_RGNLA0: u32 = 0xF880E200;
const CPU0_DLMU_SPROT_RGNUA0: u32 = 0xF880E204;
const CPU0_DLMU_SPROT_RGNACCENA_W0: u32 = 0xF880E208;
const CPU0_DLMU_SPROT_RGNACCENB_W0: u32 = 0xF880E20C;
const CPU0_DLMU_SPROT_RGNLA1: u32 = 0xF880E210;
const CPU0_DLMU_SPROT_RGNUA1: u32 = 0xF880E214;
const CPU0_DLMU_SPROT_RGNACCENA_W1: u32 = 0xF880E218;
const CPU0_DLMU_SPROT_RGNACCENB_W1: u32 = 0xF880E21C;
const CPU0_DLMU_SPROT_RGNLA2: u32 = 0xF880E220;
const CPU0_DLMU_SPROT_RGNUA2: u32 = 0xF880E224;
const CPU0_DLMU_SPROT_RGNACCENA_W2: u32 = 0xF880E228;
const CPU0_DLMU_SPROT_RGNACCENB_W2: u32 = 0xF880E22C;
const CPU0_DLMU_SPROT_RGNLA3: u32 = 0xF880E230;
const CPU0_DLMU_SPROT_RGNUA3: u32 = 0xF880E234;
const CPU0_DLMU_SPROT_RGNACCENA_W3: u32 = 0xF880E238;
const CPU0_DLMU_SPROT_RGNACCENB_W3: u32 = 0xF880E23C;
const CPU0_DLMU_SPROT_RGNLA4: u32 = 0xF880E240;
const CPU0_DLMU_SPROT_RGNUA4: u32 = 0xF880E244;
const CPU0_DLMU_SPROT_RGNACCENA_W4: u32 = 0xF880E248;
const CPU0_DLMU_SPROT_RGNACCENB_W4: u32 = 0xF880E24C;
const CPU0_DLMU_SPROT_RGNLA5: u32 = 0xF880E250;
const CPU0_DLMU_SPROT_RGNUA5: u32 = 0xF880E254;
const CPU0_DLMU_SPROT_RGNACCENA_W5: u32 = 0xF880E258;
const CPU0_DLMU_SPROT_RGNACCENB_W5: u32 = 0xF880E25C;
const CPU0_DLMU_SPROT_RGNLA6: u32 = 0xF880E260;
const CPU0_DLMU_SPROT_RGNUA6: u32 = 0xF880E264;
const CPU0_DLMU_SPROT_RGNACCENA_W6: u32 = 0xF880E268;
const CPU0_DLMU_SPROT_RGNACCENB_W6: u32 = 0xF880E26C;
const CPU0_DLMU_SPROT_RGNLA7: u32 = 0xF880E270;
const CPU0_DLMU_SPROT_RGNUA7: u32 = 0xF880E274;
const CPU0_DLMU_SPROT_RGNACCENA_W7: u32 = 0xF880E278;
const CPU0_DLMU_SPROT_RGNACCENB_W7: u32 = 0xF880E27C;
const CPU0_DLMU_SPROT_RGNACCENA_R0: u32 = 0xF880E288;
const CPU0_DLMU_SPROT_RGNACCENB_R0: u32 = 0xF880E28C;
const CPU0_DLMU_SPROT_RGNACCENA_R1: u32 = 0xF880E298;
const CPU0_DLMU_SPROT_RGNACCENB_R1: u32 = 0xF880E29C;
const CPU0_DLMU_SPROT_RGNACCENA_R2: u32 = 0xF880E2A8;
const CPU0_DLMU_SPROT_RGNACCENB_R2: u32 = 0xF880E2AC;
const CPU0_DLMU_SPROT_RGNACCENA_R3: u32 = 0xF880E2B8;
const CPU0_DLMU_SPROT_RGNACCENB_R3: u32 = 0xF880E2BC;
const CPU0_DLMU_SPROT_RGNACCENA_R4: u32 = 0xF880E2C8;
const CPU0_DLMU_SPROT_RGNACCENB_R4: u32 = 0xF880E2CC;
const CPU0_DLMU_SPROT_RGNACCENA_R5: u32 = 0xF880E2D8;
const CPU0_DLMU_SPROT_RGNACCENB_R5: u32 = 0xF880E2DC;
const CPU0_DLMU_SPROT_RGNACCENA_R6: u32 = 0xF880E2E8;
const CPU0_DLMU_SPROT_RGNACCENB_R6: u32 = 0xF880E2EC;
const CPU0_DLMU_SPROT_RGNACCENA_R7: u32 = 0xF880E2F8;
const CPU0_DLMU_SPROT_RGNACCENB_R7: u32 = 0xF880E2FC;
const CPU0_OSEL: u32 = 0xF880FB00;
const CPU0_BLK0_RABR: u32 = 0xF880FB10;
const CPU0_BLK0_OTAR: u32 = 0xF880FB14;
const CPU0_BLK0_OMASK: u32 = 0xF880FB18;
const CPU0_BLK1_RABR: u32 = 0xF880FB1C;
const CPU0_BLK1_OTAR: u32 = 0xF880FB20;
const CPU0_BLK1_OMASK: u32 = 0xF880FB24;
const CPU0_BLK2_RABR: u32 = 0xF880FB28;
const CPU0_BLK2_OTAR: u32 = 0xF880FB2C;
const CPU0_BLK2_OMASK: u32 = 0xF880FB30;
const CPU0_BLK3_RABR: u32 = 0xF880FB34;
const CPU0_BLK3_OTAR: u32 = 0xF880FB38;
const CPU0_BLK3_OMASK: u32 = 0xF880FB3C;
const CPU0_BLK4_RABR: u32 = 0xF880FB40;
const CPU0_BLK4_OTAR: u32 = 0xF880FB44;
const CPU0_BLK4_OMASK: u32 = 0xF880FB48;
const CPU0_BLK5_RABR: u32 = 0xF880FB4C;
const CPU0_BLK5_OTAR: u32 = 0xF880FB50;
const CPU0_BLK5_OMASK: u32 = 0xF880FB54;
const CPU0_BLK6_RABR: u32 = 0xF880FB58;
const CPU0_BLK6_OTAR: u32 = 0xF880FB5C;
const CPU0_BLK6_OMASK: u32 = 0xF880FB60;
const CPU0_BLK7_RABR: u32 = 0xF880FB64;
const CPU0_BLK7_OTAR: u32 = 0xF880FB68;
const CPU0_BLK7_OMASK: u32 = 0xF880FB6C;
const CPU0_BLK8_RABR: u32 = 0xF880FB70;
const CPU0_BLK8_OTAR: u32 = 0xF880FB74;
const CPU0_BLK8_OMASK: u32 = 0xF880FB78;
const CPU0_BLK9_RABR: u32 = 0xF880FB7C;
const CPU0_BLK9_OTAR: u32 = 0xF880FB80;
const CPU0_BLK9_OMASK: u32 = 0xF880FB84;
const CPU0_BLK10_RABR: u32 = 0xF880FB88;
const CPU0_BLK10_OTAR: u32 = 0xF880FB8C;
const CPU0_BLK10_OMASK: u32 = 0xF880FB90;
const CPU0_BLK11_RABR: u32 = 0xF880FB94;
const CPU0_BLK11_OTAR: u32 = 0xF880FB98;
const CPU0_BLK11_OMASK: u32 = 0xF880FB9C;
const CPU0_BLK12_RABR: u32 = 0xF880FBA0;
const CPU0_BLK12_OTAR: u32 = 0xF880FBA4;
const CPU0_BLK12_OMASK: u32 = 0xF880FBA8;
const CPU0_BLK13_RABR: u32 = 0xF880FBAC;
const CPU0_BLK13_OTAR: u32 = 0xF880FBB0;
const CPU0_BLK13_OMASK: u32 = 0xF880FBB4;
const CPU0_BLK14_RABR: u32 = 0xF880FBB8;
const CPU0_BLK14_OTAR: u32 = 0xF880FBBC;
const CPU0_BLK14_OMASK: u32 = 0xF880FBC0;
const CPU0_BLK15_RABR: u32 = 0xF880FBC4;
const CPU0_BLK15_OTAR: u32 = 0xF880FBC8;
const CPU0_BLK15_OMASK: u32 = 0xF880FBCC;
const CPU0_BLK16_RABR: u32 = 0xF880FBD0;
const CPU0_BLK16_OTAR: u32 = 0xF880FBD4;
const CPU0_BLK16_OMASK: u32 = 0xF880FBD8;
const CPU0_BLK17_RABR: u32 = 0xF880FBDC;
const CPU0_BLK17_OTAR: u32 = 0xF880FBE0;
const CPU0_BLK17_OMASK: u32 = 0xF880FBE4;
const CPU0_BLK18_RABR: u32 = 0xF880FBE8;
const CPU0_BLK18_OTAR: u32 = 0xF880FBEC;
const CPU0_BLK18_OMASK: u32 = 0xF880FBF0;
const CPU0_BLK19_RABR: u32 = 0xF880FBF4;
const CPU0_BLK19_OTAR: u32 = 0xF880FBF8;
const CPU0_BLK19_OMASK: u32 = 0xF880FBFC;
const CPU0_BLK20_RABR: u32 = 0xF880FC00;
const CPU0_BLK20_OTAR: u32 = 0xF880FC04;
const CPU0_BLK20_OMASK: u32 = 0xF880FC08;
const CPU0_BLK21_RABR: u32 = 0xF880FC0C;
const CPU0_BLK21_OTAR: u32 = 0xF880FC10;
const CPU0_BLK21_OMASK: u32 = 0xF880FC14;
const CPU0_BLK22_RABR: u32 = 0xF880FC18;
const CPU0_BLK22_OTAR: u32 = 0xF880FC1C;
const CPU0_BLK22_OMASK: u32 = 0xF880FC20;
const CPU0_BLK23_RABR: u32 = 0xF880FC24;
const CPU0_BLK23_OTAR: u32 = 0xF880FC28;
const CPU0_BLK23_OMASK: u32 = 0xF880FC2C;
const CPU0_BLK24_RABR: u32 = 0xF880FC30;
const CPU0_BLK24_OTAR: u32 = 0xF880FC34;
const CPU0_BLK24_OMASK: u32 = 0xF880FC38;
const CPU0_BLK25_RABR: u32 = 0xF880FC3C;
const CPU0_BLK25_OTAR: u32 = 0xF880FC40;
const CPU0_BLK25_OMASK: u32 = 0xF880FC44;
const CPU0_BLK26_RABR: u32 = 0xF880FC48;
const CPU0_BLK26_OTAR: u32 = 0xF880FC4C;
const CPU0_BLK26_OMASK: u32 = 0xF880FC50;
const CPU0_BLK27_RABR: u32 = 0xF880FC54;
const CPU0_BLK27_OTAR: u32 = 0xF880FC58;
const CPU0_BLK27_OMASK: u32 = 0xF880FC5C;
const CPU0_BLK28_RABR: u32 = 0xF880FC60;
const CPU0_BLK28_OTAR: u32 = 0xF880FC64;
const CPU0_BLK28_OMASK: u32 = 0xF880FC68;
const CPU0_BLK29_RABR: u32 = 0xF880FC6C;
const CPU0_BLK29_OTAR: u32 = 0xF880FC70;
const CPU0_BLK29_OMASK: u32 = 0xF880FC74;
const CPU0_BLK30_RABR: u32 = 0xF880FC78;
const CPU0_BLK30_OTAR: u32 = 0xF880FC7C;
const CPU0_BLK30_OMASK: u32 = 0xF880FC80;
const CPU0_BLK31_RABR: u32 = 0xF880FC84;
const CPU0_BLK31_OTAR: u32 = 0xF880FC88;
const CPU0_BLK31_OMASK: u32 = 0xF880FC8C;
const CPU0_SEGEN: u32 = 0xF8811030;
const CPU0_TASK_ASI: u32 = 0xF8818004;
const CPU0_PMA0: u32 = 0xF8818100;
const CPU0_PMA1: u32 = 0xF8818104;
const CPU0_PMA2: u32 = 0xF8818108;
const CPU0_DCON2: u32 = 0xF8819000;
const CPU0_SMACON: u32 = 0xF881900C;
const CPU0_DSTR: u32 = 0xF8819010;
const CPU0_DATR: u32 = 0xF8819018;
const CPU0_DEADD: u32 = 0xF881901C;
const CPU0_DIEAR: u32 = 0xF8819020;
const CPU0_DIETR: u32 = 0xF8819024;
const CPU0_DCON0: u32 = 0xF8819040;
const CPU0_PSTR: u32 = 0xF8819200;
const CPU0_PCON1: u32 = 0xF8819204;
const CPU0_PCON2: u32 = 0xF8819208;
const CPU0_PCON0: u32 = 0xF881920C;
const CPU0_PIEAR: u32 = 0xF8819210;
const CPU0_PIETR: u32 = 0xF8819214;
const CPU0_COMPAT: u32 = 0xF8819400;
const CPU0_FPU_TRAP_CON: u32 = 0xF881A000;
const CPU0_FPU_TRAP_PC: u32 = 0xF881A004;
const CPU0_FPU_TRAP_OPC: u32 = 0xF881A008;
const CPU0_FPU_TRAP_SRC1: u32 = 0xF881A010;
const CPU0_FPU_TRAP_SRC2: u32 = 0xF881A014;
const CPU0_FPU_TRAP_SRC3: u32 = 0xF881A018;
const CPU0_DPR0_L: u32 = 0xF881C000;
const CPU0_DPR0_U: u32 = 0xF881C004;
const CPU0_DPR1_L: u32 = 0xF881C008;
const CPU0_DPR1_U: u32 = 0xF881C00C;
const CPU0_DPR2_L: u32 = 0xF881C010;
const CPU0_DPR2_U: u32 = 0xF881C014;
const CPU0_DPR3_L: u32 = 0xF881C018;
const CPU0_DPR3_U: u32 = 0xF881C01C;
const CPU0_DPR4_L: u32 = 0xF881C020;
const CPU0_DPR4_U: u32 = 0xF881C024;
const CPU0_DPR5_L: u32 = 0xF881C028;
const CPU0_DPR5_U: u32 = 0xF881C02C;
const CPU0_DPR6_L: u32 = 0xF881C030;
const CPU0_DPR6_U: u32 = 0xF881C034;
const CPU0_DPR7_L: u32 = 0xF881C038;
const CPU0_DPR7_U: u32 = 0xF881C03C;
const CPU0_DPR8_L: u32 = 0xF881C040;
const CPU0_DPR8_U: u32 = 0xF881C044;
const CPU0_DPR9_L: u32 = 0xF881C048;
const CPU0_DPR9_U: u32 = 0xF881C04C;
const CPU0_DPR10_L: u32 = 0xF881C050;
const CPU0_DPR10_U: u32 = 0xF881C054;
const CPU0_DPR11_L: u32 = 0xF881C058;
const CPU0_DPR11_U: u32 = 0xF881C05C;
const CPU0_DPR12_L: u32 = 0xF881C060;
const CPU0_DPR12_U: u32 = 0xF881C064;
const CPU0_DPR13_L: u32 = 0xF881C068;
const CPU0_DPR13_U: u32 = 0xF881C06C;
const CPU0_DPR14_L: u32 = 0xF881C070;
const CPU0_DPR14_U: u32 = 0xF881C074;
const CPU0_DPR15_L: u32 = 0xF881C078;
const CPU0_DPR15_U: u32 = 0xF881C07C;
const CPU0_DPR16_L: u32 = 0xF881C080;
const CPU0_DPR16_U: u32 = 0xF881C084;
const CPU0_DPR17_L: u32 = 0xF881C088;
const CPU0_DPR17_U: u32 = 0xF881C08C;
const CPU0_CPR0_L: u32 = 0xF881D000;
const CPU0_CPR0_U: u32 = 0xF881D004;
const CPU0_CPR1_L: u32 = 0xF881D008;
const CPU0_CPR1_U: u32 = 0xF881D00C;
const CPU0_CPR2_L: u32 = 0xF881D010;
const CPU0_CPR2_U: u32 = 0xF881D014;
const CPU0_CPR3_L: u32 = 0xF881D018;
const CPU0_CPR3_U: u32 = 0xF881D01C;
const CPU0_CPR4_L: u32 = 0xF881D020;
const CPU0_CPR4_U: u32 = 0xF881D024;
const CPU0_CPR5_L: u32 = 0xF881D028;
const CPU0_CPR5_U: u32 = 0xF881D02C;
const CPU0_CPR6_L: u32 = 0xF881D030;
const CPU0_CPR6_U: u32 = 0xF881D034;
const CPU0_CPR7_L: u32 = 0xF881D038;
const CPU0_CPR7_U: u32 = 0xF881D03C;
const CPU0_CPR8_L: u32 = 0xF881D040;
const CPU0_CPR8_U: u32 = 0xF881D044;
const CPU0_CPR9_L: u32 = 0xF881D048;
const CPU0_CPR9_U: u32 = 0xF881D04C;
const CPU0_CPXE_0: u32 = 0xF881E000;
const CPU0_CPXE_1: u32 = 0xF881E004;
const CPU0_CPXE_2: u32 = 0xF881E008;
const CPU0_CPXE_3: u32 = 0xF881E00C;
const CPU0_DPRE_0: u32 = 0xF881E010;
const CPU0_DPRE_1: u32 = 0xF881E014;
const CPU0_DPRE_2: u32 = 0xF881E018;
const CPU0_DPRE_3: u32 = 0xF881E01C;
const CPU0_DPWE_0: u32 = 0xF881E020;
const CPU0_DPWE_1: u32 = 0xF881E024;
const CPU0_DPWE_2: u32 = 0xF881E028;
const CPU0_DPWE_3: u32 = 0xF881E02C;
const CPU0_CPXE_4: u32 = 0xF881E040;
const CPU0_CPXE_5: u32 = 0xF881E044;
const CPU0_DPRE_4: u32 = 0xF881E050;
const CPU0_DPRE_5: u32 = 0xF881E054;
const CPU0_DPWE_4: u32 = 0xF881E060;
const CPU0_DPWE_5: u32 = 0xF881E064;
const CPU0_TPS_CON: u32 = 0xF881E400;
const CPU0_TPS_TIMER0: u32 = 0xF881E404;
const CPU0_TPS_TIMER1: u32 = 0xF881E408;
const CPU0_TPS_TIMER2: u32 = 0xF881E40C;
const CPU0_TPS_EXTIM_ENTRY_LVAL: u32 = 0xF881E440;
const CPU0_TPS_EXTIM_ENTRY_CVAL: u32 = 0xF881E444;
const CPU0_TPS_EXTIM_EXIT_LVAL: u32 = 0xF881E448;
const CPU0_TPS_EXTIM_EXIT_CVAL: u32 = 0xF881E44C;
const CPU0_TPS_EXTIM_CLASS_EN: u32 = 0xF881E450;
const CPU0_TPS_EXTIM_STAT: u32 = 0xF881E454;
const CPU0_TPS_EXTIM_FCX: u32 = 0xF881E458;
const CPU0_TR0_EVT: u32 = 0xF881F000;
const CPU0_TR0_ADR: u32 = 0xF881F004;
const CPU0_TR1_EVT: u32 = 0xF881F008;
const CPU0_TR1_ADR: u32 = 0xF881F00C;
const CPU0_TR2_EVT: u32 = 0xF881F010;
const CPU0_TR2_ADR: u32 = 0xF881F014;
const CPU0_TR3_EVT: u32 = 0xF881F018;
const CPU0_TR3_ADR: u32 = 0xF881F01C;
const CPU0_TR4_EVT: u32 = 0xF881F020;
const CPU0_TR4_ADR: u32 = 0xF881F024;
const CPU0_TR5_EVT: u32 = 0xF881F028;
const CPU0_TR5_ADR: u32 = 0xF881F02C;
const CPU0_TR6_EVT: u32 = 0xF881F030;
const CPU0_TR6_ADR: u32 = 0xF881F034;
const CPU0_TR7_EVT: u32 = 0xF881F038;
const CPU0_TR7_ADR: u32 = 0xF881F03C;
const CPU0_CCTRL: u32 = 0xF881FC00;
const CPU0_CCNT: u32 = 0xF881FC04;
const CPU0_ICNT: u32 = 0xF881FC08;
const CPU0_M1CNT: u32 = 0xF881FC0C;
const CPU0_M2CNT: u32 = 0xF881FC10;
const CPU0_M3CNT: u32 = 0xF881FC14;
const CPU0_DBGSR: u32 = 0xF881FD00;
const CPU0_EXEVT: u32 = 0xF881FD08;
const CPU0_CREVT: u32 = 0xF881FD0C;
const CPU0_SWEVT: u32 = 0xF881FD10;
const CPU0_TRIG_ACC: u32 = 0xF881FD30;
const CPU0_DMS: u32 = 0xF881FD40;
const CPU0_DCX: u32 = 0xF881FD44;
const CPU0_DBGTCR: u32 = 0xF881FD48;
const CPU0_PCXI: u32 = 0xF881FE00;
const CPU0_PSW: u32 = 0xF881FE04;
const CPU0_PC: u32 = 0xF881FE08;
const CPU0_SYSCON: u32 = 0xF881FE14;
const CPU0_CPU_ID: u32 = 0xF881FE18;
const CPU0_CORE_ID: u32 = 0xF881FE1C;
const CPU0_BIV: u32 = 0xF881FE20;
const CPU0_BTV: u32 = 0xF881FE24;
const CPU0_ISP: u32 = 0xF881FE28;
const CPU0_ICR: u32 = 0xF881FE2C;
const CPU0_FCX: u32 = 0xF881FE38;
const CPU0_LCX: u32 = 0xF881FE3C;
const CPU0_CUS_ID: u32 = 0xF881FE50;
const CPU0_D0: u32 = 0xF881FF00;
const CPU0_D1: u32 = 0xF881FF04;
const CPU0_D2: u32 = 0xF881FF08;
const CPU0_D3: u32 = 0xF881FF0C;
const CPU0_D4: u32 = 0xF881FF10;
const CPU0_D5: u32 = 0xF881FF14;
const CPU0_D6: u32 = 0xF881FF18;
const CPU0_D7: u32 = 0xF881FF1C;
const CPU0_D8: u32 = 0xF881FF20;
const CPU0_D9: u32 = 0xF881FF24;
const CPU0_D10: u32 = 0xF881FF28;
const CPU0_D11: u32 = 0xF881FF2C;
const CPU0_D12: u32 = 0xF881FF30;
const CPU0_D13: u32 = 0xF881FF34;
const CPU0_D14: u32 = 0xF881FF38;
const CPU0_D15: u32 = 0xF881FF3C;
const CPU0_A0: u32 = 0xF881FF80;
const CPU0_A1: u32 = 0xF881FF84;
const CPU0_A2: u32 = 0xF881FF88;
const CPU0_A3: u32 = 0xF881FF8C;
const CPU0_A4: u32 = 0xF881FF90;
const CPU0_A5: u32 = 0xF881FF94;
const CPU0_A6: u32 = 0xF881FF98;
const CPU0_A7: u32 = 0xF881FF9C;
const CPU0_A8: u32 = 0xF881FFA0;
const CPU0_A9: u32 = 0xF881FFA4;
const CPU0_A10: u32 = 0xF881FFA8;
const CPU0_A11: u32 = 0xF881FFAC;
const CPU0_A12: u32 = 0xF881FFB0;
const CPU0_A13: u32 = 0xF881FFB4;
const CPU0_A14: u32 = 0xF881FFB8;
const CPU0_A15: u32 = 0xF881FFBC;
const CPU1_FLASHCON0: u32 = 0xF8821100;
const CPU1_FLASHCON1: u32 = 0xF8821104;
const CPU1_FLASHCON2: u32 = 0xF8821108;
const CPU1_FLASHCON3: u32 = 0xF882110C;
const CPU1_FLASHCON4: u32 = 0xF8821110;
const CPU1_KRST0: u32 = 0xF882D000;
const CPU1_KRST1: u32 = 0xF882D004;
const CPU1_KRSTCLR: u32 = 0xF882D008;
const CPU1_RGN0_LA: u32 = 0xF882E000;
const CPU1_RGN0_UA: u32 = 0xF882E004;
const CPU1_RGN0_ACCENA: u32 = 0xF882E008;
const CPU1_RGN0_ACCENB: u32 = 0xF882E00C;
const CPU1_RGN1_LA: u32 = 0xF882E010;
const CPU1_RGN1_UA: u32 = 0xF882E014;
const CPU1_RGN1_ACCENA: u32 = 0xF882E018;
const CPU1_RGN1_ACCENB: u32 = 0xF882E01C;
const CPU1_RGN2_LA: u32 = 0xF882E020;
const CPU1_RGN2_UA: u32 = 0xF882E024;
const CPU1_RGN2_ACCENA: u32 = 0xF882E028;
const CPU1_RGN2_ACCENB: u32 = 0xF882E02C;
const CPU1_RGN3_LA: u32 = 0xF882E030;
const CPU1_RGN3_UA: u32 = 0xF882E034;
const CPU1_RGN3_ACCENA: u32 = 0xF882E038;
const CPU1_RGN3_ACCENB: u32 = 0xF882E03C;
const CPU1_RGN4_LA: u32 = 0xF882E040;
const CPU1_RGN4_UA: u32 = 0xF882E044;
const CPU1_RGN4_ACCENA: u32 = 0xF882E048;
const CPU1_RGN4_ACCENB: u32 = 0xF882E04C;
const CPU1_RGN5_LA: u32 = 0xF882E050;
const CPU1_RGN5_UA: u32 = 0xF882E054;
const CPU1_RGN5_ACCENA: u32 = 0xF882E058;
const CPU1_RGN5_ACCENB: u32 = 0xF882E05C;
const CPU1_RGN6_LA: u32 = 0xF882E060;
const CPU1_RGN6_UA: u32 = 0xF882E064;
const CPU1_RGN6_ACCENA: u32 = 0xF882E068;
const CPU1_RGN6_ACCENB: u32 = 0xF882E06C;
const CPU1_RGN7_LA: u32 = 0xF882E070;
const CPU1_RGN7_UA: u32 = 0xF882E074;
const CPU1_RGN7_ACCENA: u32 = 0xF882E078;
const CPU1_RGN7_ACCENB: u32 = 0xF882E07C;
const CPU1_SPR_SPROT_RGNACCENA_R0: u32 = 0xF882E088;
const CPU1_SPR_SPROT_RGNACCENB_R0: u32 = 0xF882E08C;
const CPU1_SPR_SPROT_RGNACCENA_R1: u32 = 0xF882E098;
const CPU1_SPR_SPROT_RGNACCENB_R1: u32 = 0xF882E09C;
const CPU1_SPR_SPROT_RGNACCENA_R2: u32 = 0xF882E0A8;
const CPU1_SPR_SPROT_RGNACCENB_R2: u32 = 0xF882E0AC;
const CPU1_SPR_SPROT_RGNACCENA_R3: u32 = 0xF882E0B8;
const CPU1_SPR_SPROT_RGNACCENB_R3: u32 = 0xF882E0BC;
const CPU1_SPR_SPROT_RGNACCENA_R4: u32 = 0xF882E0C8;
const CPU1_SPR_SPROT_RGNACCENB_R4: u32 = 0xF882E0CC;
const CPU1_SPR_SPROT_RGNACCENA_R5: u32 = 0xF882E0D8;
const CPU1_SPR_SPROT_RGNACCENB_R5: u32 = 0xF882E0DC;
const CPU1_SPR_SPROT_RGNACCENA_R6: u32 = 0xF882E0E8;
const CPU1_SPR_SPROT_RGNACCENB_R6: u32 = 0xF882E0EC;
const CPU1_SPR_SPROT_RGNACCENA_R7: u32 = 0xF882E0F8;
const CPU1_SPR_SPROT_RGNACCENB_R7: u32 = 0xF882E0FC;
const CPU1_SFR_SPROT_ACCENA_W: u32 = 0xF882E100;
const CPU1_SFR_SPROT_ACCENB_W: u32 = 0xF882E104;
const CPU1_LPB_SPROT_ACCENA_R: u32 = 0xF882E110;
const CPU1_LPB_SPROT_ACCENB_R: u32 = 0xF882E114;
const CPU1_DLMU_SPROT_RGNLA0: u32 = 0xF882E200;
const CPU1_DLMU_SPROT_RGNUA0: u32 = 0xF882E204;
const CPU1_DLMU_SPROT_RGNACCENA_W0: u32 = 0xF882E208;
const CPU1_DLMU_SPROT_RGNACCENB_W0: u32 = 0xF882E20C;
const CPU1_DLMU_SPROT_RGNLA1: u32 = 0xF882E210;
const CPU1_DLMU_SPROT_RGNUA1: u32 = 0xF882E214;
const CPU1_DLMU_SPROT_RGNACCENA_W1: u32 = 0xF882E218;
const CPU1_DLMU_SPROT_RGNACCENB_W1: u32 = 0xF882E21C;
const CPU1_DLMU_SPROT_RGNLA2: u32 = 0xF882E220;
const CPU1_DLMU_SPROT_RGNUA2: u32 = 0xF882E224;
const CPU1_DLMU_SPROT_RGNACCENA_W2: u32 = 0xF882E228;
const CPU1_DLMU_SPROT_RGNACCENB_W2: u32 = 0xF882E22C;
const CPU1_DLMU_SPROT_RGNLA3: u32 = 0xF882E230;
const CPU1_DLMU_SPROT_RGNUA3: u32 = 0xF882E234;
const CPU1_DLMU_SPROT_RGNACCENA_W3: u32 = 0xF882E238;
const CPU1_DLMU_SPROT_RGNACCENB_W3: u32 = 0xF882E23C;
const CPU1_DLMU_SPROT_RGNLA4: u32 = 0xF882E240;
const CPU1_DLMU_SPROT_RGNUA4: u32 = 0xF882E244;
const CPU1_DLMU_SPROT_RGNACCENA_W4: u32 = 0xF882E248;
const CPU1_DLMU_SPROT_RGNACCENB_W4: u32 = 0xF882E24C;
const CPU1_DLMU_SPROT_RGNLA5: u32 = 0xF882E250;
const CPU1_DLMU_SPROT_RGNUA5: u32 = 0xF882E254;
const CPU1_DLMU_SPROT_RGNACCENA_W5: u32 = 0xF882E258;
const CPU1_DLMU_SPROT_RGNACCENB_W5: u32 = 0xF882E25C;
const CPU1_DLMU_SPROT_RGNLA6: u32 = 0xF882E260;
const CPU1_DLMU_SPROT_RGNUA6: u32 = 0xF882E264;
const CPU1_DLMU_SPROT_RGNACCENA_W6: u32 = 0xF882E268;
const CPU1_DLMU_SPROT_RGNACCENB_W6: u32 = 0xF882E26C;
const CPU1_DLMU_SPROT_RGNLA7: u32 = 0xF882E270;
const CPU1_DLMU_SPROT_RGNUA7: u32 = 0xF882E274;
const CPU1_DLMU_SPROT_RGNACCENA_W7: u32 = 0xF882E278;
const CPU1_DLMU_SPROT_RGNACCENB_W7: u32 = 0xF882E27C;
const CPU1_DLMU_SPROT_RGNACCENA_R0: u32 = 0xF882E288;
const CPU1_DLMU_SPROT_RGNACCENB_R0: u32 = 0xF882E28C;
const CPU1_DLMU_SPROT_RGNACCENA_R1: u32 = 0xF882E298;
const CPU1_DLMU_SPROT_RGNACCENB_R1: u32 = 0xF882E29C;
const CPU1_DLMU_SPROT_RGNACCENA_R2: u32 = 0xF882E2A8;
const CPU1_DLMU_SPROT_RGNACCENB_R2: u32 = 0xF882E2AC;
const CPU1_DLMU_SPROT_RGNACCENA_R3: u32 = 0xF882E2B8;
const CPU1_DLMU_SPROT_RGNACCENB_R3: u32 = 0xF882E2BC;
const CPU1_DLMU_SPROT_RGNACCENA_R4: u32 = 0xF882E2C8;
const CPU1_DLMU_SPROT_RGNACCENB_R4: u32 = 0xF882E2CC;
const CPU1_DLMU_SPROT_RGNACCENA_R5: u32 = 0xF882E2D8;
const CPU1_DLMU_SPROT_RGNACCENB_R5: u32 = 0xF882E2DC;
const CPU1_DLMU_SPROT_RGNACCENA_R6: u32 = 0xF882E2E8;
const CPU1_DLMU_SPROT_RGNACCENB_R6: u32 = 0xF882E2EC;
const CPU1_DLMU_SPROT_RGNACCENA_R7: u32 = 0xF882E2F8;
const CPU1_DLMU_SPROT_RGNACCENB_R7: u32 = 0xF882E2FC;
const CPU1_OSEL: u32 = 0xF882FB00;
const CPU1_BLK0_RABR: u32 = 0xF882FB10;
const CPU1_BLK0_OTAR: u32 = 0xF882FB14;
const CPU1_BLK0_OMASK: u32 = 0xF882FB18;
const CPU1_BLK1_RABR: u32 = 0xF882FB1C;
const CPU1_BLK1_OTAR: u32 = 0xF882FB20;
const CPU1_BLK1_OMASK: u32 = 0xF882FB24;
const CPU1_BLK2_RABR: u32 = 0xF882FB28;
const CPU1_BLK2_OTAR: u32 = 0xF882FB2C;
const CPU1_BLK2_OMASK: u32 = 0xF882FB30;
const CPU1_BLK3_RABR: u32 = 0xF882FB34;
const CPU1_BLK3_OTAR: u32 = 0xF882FB38;
const CPU1_BLK3_OMASK: u32 = 0xF882FB3C;
const CPU1_BLK4_RABR: u32 = 0xF882FB40;
const CPU1_BLK4_OTAR: u32 = 0xF882FB44;
const CPU1_BLK4_OMASK: u32 = 0xF882FB48;
const CPU1_BLK5_RABR: u32 = 0xF882FB4C;
const CPU1_BLK5_OTAR: u32 = 0xF882FB50;
const CPU1_BLK5_OMASK: u32 = 0xF882FB54;
const CPU1_BLK6_RABR: u32 = 0xF882FB58;
const CPU1_BLK6_OTAR: u32 = 0xF882FB5C;
const CPU1_BLK6_OMASK: u32 = 0xF882FB60;
const CPU1_BLK7_RABR: u32 = 0xF882FB64;
const CPU1_BLK7_OTAR: u32 = 0xF882FB68;
const CPU1_BLK7_OMASK: u32 = 0xF882FB6C;
const CPU1_BLK8_RABR: u32 = 0xF882FB70;
const CPU1_BLK8_OTAR: u32 = 0xF882FB74;
const CPU1_BLK8_OMASK: u32 = 0xF882FB78;
const CPU1_BLK9_RABR: u32 = 0xF882FB7C;
const CPU1_BLK9_OTAR: u32 = 0xF882FB80;
const CPU1_BLK9_OMASK: u32 = 0xF882FB84;
const CPU1_BLK10_RABR: u32 = 0xF882FB88;
const CPU1_BLK10_OTAR: u32 = 0xF882FB8C;
const CPU1_BLK10_OMASK: u32 = 0xF882FB90;
const CPU1_BLK11_RABR: u32 = 0xF882FB94;
const CPU1_BLK11_OTAR: u32 = 0xF882FB98;
const CPU1_BLK11_OMASK: u32 = 0xF882FB9C;
const CPU1_BLK12_RABR: u32 = 0xF882FBA0;
const CPU1_BLK12_OTAR: u32 = 0xF882FBA4;
const CPU1_BLK12_OMASK: u32 = 0xF882FBA8;
const CPU1_BLK13_RABR: u32 = 0xF882FBAC;
const CPU1_BLK13_OTAR: u32 = 0xF882FBB0;
const CPU1_BLK13_OMASK: u32 = 0xF882FBB4;
const CPU1_BLK14_RABR: u32 = 0xF882FBB8;
const CPU1_BLK14_OTAR: u32 = 0xF882FBBC;
const CPU1_BLK14_OMASK: u32 = 0xF882FBC0;
const CPU1_BLK15_RABR: u32 = 0xF882FBC4;
const CPU1_BLK15_OTAR: u32 = 0xF882FBC8;
const CPU1_BLK15_OMASK: u32 = 0xF882FBCC;
const CPU1_BLK16_RABR: u32 = 0xF882FBD0;
const CPU1_BLK16_OTAR: u32 = 0xF882FBD4;
const CPU1_BLK16_OMASK: u32 = 0xF882FBD8;
const CPU1_BLK17_RABR: u32 = 0xF882FBDC;
const CPU1_BLK17_OTAR: u32 = 0xF882FBE0;
const CPU1_BLK17_OMASK: u32 = 0xF882FBE4;
const CPU1_BLK18_RABR: u32 = 0xF882FBE8;
const CPU1_BLK18_OTAR: u32 = 0xF882FBEC;
const CPU1_BLK18_OMASK: u32 = 0xF882FBF0;
const CPU1_BLK19_RABR: u32 = 0xF882FBF4;
const CPU1_BLK19_OTAR: u32 = 0xF882FBF8;
const CPU1_BLK19_OMASK: u32 = 0xF882FBFC;
const CPU1_BLK20_RABR: u32 = 0xF882FC00;
const CPU1_BLK20_OTAR: u32 = 0xF882FC04;
const CPU1_BLK20_OMASK: u32 = 0xF882FC08;
const CPU1_BLK21_RABR: u32 = 0xF882FC0C;
const CPU1_BLK21_OTAR: u32 = 0xF882FC10;
const CPU1_BLK21_OMASK: u32 = 0xF882FC14;
const CPU1_BLK22_RABR: u32 = 0xF882FC18;
const CPU1_BLK22_OTAR: u32 = 0xF882FC1C;
const CPU1_BLK22_OMASK: u32 = 0xF882FC20;
const CPU1_BLK23_RABR: u32 = 0xF882FC24;
const CPU1_BLK23_OTAR: u32 = 0xF882FC28;
const CPU1_BLK23_OMASK: u32 = 0xF882FC2C;
const CPU1_BLK24_RABR: u32 = 0xF882FC30;
const CPU1_BLK24_OTAR: u32 = 0xF882FC34;
const CPU1_BLK24_OMASK: u32 = 0xF882FC38;
const CPU1_BLK25_RABR: u32 = 0xF882FC3C;
const CPU1_BLK25_OTAR: u32 = 0xF882FC40;
const CPU1_BLK25_OMASK: u32 = 0xF882FC44;
const CPU1_BLK26_RABR: u32 = 0xF882FC48;
const CPU1_BLK26_OTAR: u32 = 0xF882FC4C;
const CPU1_BLK26_OMASK: u32 = 0xF882FC50;
const CPU1_BLK27_RABR: u32 = 0xF882FC54;
const CPU1_BLK27_OTAR: u32 = 0xF882FC58;
const CPU1_BLK27_OMASK: u32 = 0xF882FC5C;
const CPU1_BLK28_RABR: u32 = 0xF882FC60;
const CPU1_BLK28_OTAR: u32 = 0xF882FC64;
const CPU1_BLK28_OMASK: u32 = 0xF882FC68;
const CPU1_BLK29_RABR: u32 = 0xF882FC6C;
const CPU1_BLK29_OTAR: u32 = 0xF882FC70;
const CPU1_BLK29_OMASK: u32 = 0xF882FC74;
const CPU1_BLK30_RABR: u32 = 0xF882FC78;
const CPU1_BLK30_OTAR: u32 = 0xF882FC7C;
const CPU1_BLK30_OMASK: u32 = 0xF882FC80;
const CPU1_BLK31_RABR: u32 = 0xF882FC84;
const CPU1_BLK31_OTAR: u32 = 0xF882FC88;
const CPU1_BLK31_OMASK: u32 = 0xF882FC8C;
const CPU1_SEGEN: u32 = 0xF8831030;
const CPU1_TASK_ASI: u32 = 0xF8838004;
const CPU1_PMA0: u32 = 0xF8838100;
const CPU1_PMA1: u32 = 0xF8838104;
const CPU1_PMA2: u32 = 0xF8838108;
const CPU1_DCON2: u32 = 0xF8839000;
const CPU1_SMACON: u32 = 0xF883900C;
const CPU1_DSTR: u32 = 0xF8839010;
const CPU1_DATR: u32 = 0xF8839018;
const CPU1_DEADD: u32 = 0xF883901C;
const CPU1_DIEAR: u32 = 0xF8839020;
const CPU1_DIETR: u32 = 0xF8839024;
const CPU1_DCON0: u32 = 0xF8839040;
const CPU1_PSTR: u32 = 0xF8839200;
const CPU1_PCON1: u32 = 0xF8839204;
const CPU1_PCON2: u32 = 0xF8839208;
const CPU1_PCON0: u32 = 0xF883920C;
const CPU1_PIEAR: u32 = 0xF8839210;
const CPU1_PIETR: u32 = 0xF8839214;
const CPU1_COMPAT: u32 = 0xF8839400;
const CPU1_FPU_TRAP_CON: u32 = 0xF883A000;
const CPU1_FPU_TRAP_PC: u32 = 0xF883A004;
const CPU1_FPU_TRAP_OPC: u32 = 0xF883A008;
const CPU1_FPU_TRAP_SRC1: u32 = 0xF883A010;
const CPU1_FPU_TRAP_SRC2: u32 = 0xF883A014;
const CPU1_FPU_TRAP_SRC3: u32 = 0xF883A018;
const CPU1_DPR0_L: u32 = 0xF883C000;
const CPU1_DPR0_U: u32 = 0xF883C004;
const CPU1_DPR1_L: u32 = 0xF883C008;
const CPU1_DPR1_U: u32 = 0xF883C00C;
const CPU1_DPR2_L: u32 = 0xF883C010;
const CPU1_DPR2_U: u32 = 0xF883C014;
const CPU1_DPR3_L: u32 = 0xF883C018;
const CPU1_DPR3_U: u32 = 0xF883C01C;
const CPU1_DPR4_L: u32 = 0xF883C020;
const CPU1_DPR4_U: u32 = 0xF883C024;
const CPU1_DPR5_L: u32 = 0xF883C028;
const CPU1_DPR5_U: u32 = 0xF883C02C;
const CPU1_DPR6_L: u32 = 0xF883C030;
const CPU1_DPR6_U: u32 = 0xF883C034;
const CPU1_DPR7_L: u32 = 0xF883C038;
const CPU1_DPR7_U: u32 = 0xF883C03C;
const CPU1_DPR8_L: u32 = 0xF883C040;
const CPU1_DPR8_U: u32 = 0xF883C044;
const CPU1_DPR9_L: u32 = 0xF883C048;
const CPU1_DPR9_U: u32 = 0xF883C04C;
const CPU1_DPR10_L: u32 = 0xF883C050;
const CPU1_DPR10_U: u32 = 0xF883C054;
const CPU1_DPR11_L: u32 = 0xF883C058;
const CPU1_DPR11_U: u32 = 0xF883C05C;
const CPU1_DPR12_L: u32 = 0xF883C060;
const CPU1_DPR12_U: u32 = 0xF883C064;
const CPU1_DPR13_L: u32 = 0xF883C068;
const CPU1_DPR13_U: u32 = 0xF883C06C;
const CPU1_DPR14_L: u32 = 0xF883C070;
const CPU1_DPR14_U: u32 = 0xF883C074;
const CPU1_DPR15_L: u32 = 0xF883C078;
const CPU1_DPR15_U: u32 = 0xF883C07C;
const CPU1_DPR16_L: u32 = 0xF883C080;
const CPU1_DPR16_U: u32 = 0xF883C084;
const CPU1_DPR17_L: u32 = 0xF883C088;
const CPU1_DPR17_U: u32 = 0xF883C08C;
const CPU1_CPR0_L: u32 = 0xF883D000;
const CPU1_CPR0_U: u32 = 0xF883D004;
const CPU1_CPR1_L: u32 = 0xF883D008;
const CPU1_CPR1_U: u32 = 0xF883D00C;
const CPU1_CPR2_L: u32 = 0xF883D010;
const CPU1_CPR2_U: u32 = 0xF883D014;
const CPU1_CPR3_L: u32 = 0xF883D018;
const CPU1_CPR3_U: u32 = 0xF883D01C;
const CPU1_CPR4_L: u32 = 0xF883D020;
const CPU1_CPR4_U: u32 = 0xF883D024;
const CPU1_CPR5_L: u32 = 0xF883D028;
const CPU1_CPR5_U: u32 = 0xF883D02C;
const CPU1_CPR6_L: u32 = 0xF883D030;
const CPU1_CPR6_U: u32 = 0xF883D034;
const CPU1_CPR7_L: u32 = 0xF883D038;
const CPU1_CPR7_U: u32 = 0xF883D03C;
const CPU1_CPR8_L: u32 = 0xF883D040;
const CPU1_CPR8_U: u32 = 0xF883D044;
const CPU1_CPR9_L: u32 = 0xF883D048;
const CPU1_CPR9_U: u32 = 0xF883D04C;
const CPU1_CPXE_0: u32 = 0xF883E000;
const CPU1_CPXE_1: u32 = 0xF883E004;
const CPU1_CPXE_2: u32 = 0xF883E008;
const CPU1_CPXE_3: u32 = 0xF883E00C;
const CPU1_DPRE_0: u32 = 0xF883E010;
const CPU1_DPRE_1: u32 = 0xF883E014;
const CPU1_DPRE_2: u32 = 0xF883E018;
const CPU1_DPRE_3: u32 = 0xF883E01C;
const CPU1_DPWE_0: u32 = 0xF883E020;
const CPU1_DPWE_1: u32 = 0xF883E024;
const CPU1_DPWE_2: u32 = 0xF883E028;
const CPU1_DPWE_3: u32 = 0xF883E02C;
const CPU1_CPXE_4: u32 = 0xF883E040;
const CPU1_CPXE_5: u32 = 0xF883E044;
const CPU1_DPRE_4: u32 = 0xF883E050;
const CPU1_DPRE_5: u32 = 0xF883E054;
const CPU1_DPWE_4: u32 = 0xF883E060;
const CPU1_DPWE_5: u32 = 0xF883E064;
const CPU1_TPS_CON: u32 = 0xF883E400;
const CPU1_TPS_TIMER0: u32 = 0xF883E404;
const CPU1_TPS_TIMER1: u32 = 0xF883E408;
const CPU1_TPS_TIMER2: u32 = 0xF883E40C;
const CPU1_TPS_EXTIM_ENTRY_LVAL: u32 = 0xF883E440;
const CPU1_TPS_EXTIM_ENTRY_CVAL: u32 = 0xF883E444;
const CPU1_TPS_EXTIM_EXIT_LVAL: u32 = 0xF883E448;
const CPU1_TPS_EXTIM_EXIT_CVAL: u32 = 0xF883E44C;
const CPU1_TPS_EXTIM_CLASS_EN: u32 = 0xF883E450;
const CPU1_TPS_EXTIM_STAT: u32 = 0xF883E454;
const CPU1_TPS_EXTIM_FCX: u32 = 0xF883E458;
const CPU1_TR0_EVT: u32 = 0xF883F000;
const CPU1_TR0_ADR: u32 = 0xF883F004;
const CPU1_TR1_EVT: u32 = 0xF883F008;
const CPU1_TR1_ADR: u32 = 0xF883F00C;
const CPU1_TR2_EVT: u32 = 0xF883F010;
const CPU1_TR2_ADR: u32 = 0xF883F014;
const CPU1_TR3_EVT: u32 = 0xF883F018;
const CPU1_TR3_ADR: u32 = 0xF883F01C;
const CPU1_TR4_EVT: u32 = 0xF883F020;
const CPU1_TR4_ADR: u32 = 0xF883F024;
const CPU1_TR5_EVT: u32 = 0xF883F028;
const CPU1_TR5_ADR: u32 = 0xF883F02C;
const CPU1_TR6_EVT: u32 = 0xF883F030;
const CPU1_TR6_ADR: u32 = 0xF883F034;
const CPU1_TR7_EVT: u32 = 0xF883F038;
const CPU1_TR7_ADR: u32 = 0xF883F03C;
const CPU1_CCTRL: u32 = 0xF883FC00;
const CPU1_CCNT: u32 = 0xF883FC04;
const CPU1_ICNT: u32 = 0xF883FC08;
const CPU1_M1CNT: u32 = 0xF883FC0C;
const CPU1_M2CNT: u32 = 0xF883FC10;
const CPU1_M3CNT: u32 = 0xF883FC14;
const CPU1_DBGSR: u32 = 0xF883FD00;
const CPU1_EXEVT: u32 = 0xF883FD08;
const CPU1_CREVT: u32 = 0xF883FD0C;
const CPU1_SWEVT: u32 = 0xF883FD10;
const CPU1_TRIG_ACC: u32 = 0xF883FD30;
const CPU1_DMS: u32 = 0xF883FD40;
const CPU1_DCX: u32 = 0xF883FD44;
const CPU1_DBGTCR: u32 = 0xF883FD48;
const CPU1_PCXI: u32 = 0xF883FE00;
const CPU1_PSW: u32 = 0xF883FE04;
const CPU1_PC: u32 = 0xF883FE08;
const CPU1_SYSCON: u32 = 0xF883FE14;
const CPU1_CPU_ID: u32 = 0xF883FE18;
const CPU1_CORE_ID: u32 = 0xF883FE1C;
const CPU1_BIV: u32 = 0xF883FE20;
const CPU1_BTV: u32 = 0xF883FE24;
const CPU1_ISP: u32 = 0xF883FE28;
const CPU1_ICR: u32 = 0xF883FE2C;
const CPU1_FCX: u32 = 0xF883FE38;
const CPU1_LCX: u32 = 0xF883FE3C;
const CPU1_CUS_ID: u32 = 0xF883FE50;
const CPU1_D0: u32 = 0xF883FF00;
const CPU1_D1: u32 = 0xF883FF04;
const CPU1_D2: u32 = 0xF883FF08;
const CPU1_D3: u32 = 0xF883FF0C;
const CPU1_D4: u32 = 0xF883FF10;
const CPU1_D5: u32 = 0xF883FF14;
const CPU1_D6: u32 = 0xF883FF18;
const CPU1_D7: u32 = 0xF883FF1C;
const CPU1_D8: u32 = 0xF883FF20;
const CPU1_D9: u32 = 0xF883FF24;
const CPU1_D10: u32 = 0xF883FF28;
const CPU1_D11: u32 = 0xF883FF2C;
const CPU1_D12: u32 = 0xF883FF30;
const CPU1_D13: u32 = 0xF883FF34;
const CPU1_D14: u32 = 0xF883FF38;
const CPU1_D15: u32 = 0xF883FF3C;
const CPU1_A0: u32 = 0xF883FF80;
const CPU1_A1: u32 = 0xF883FF84;
const CPU1_A2: u32 = 0xF883FF88;
const CPU1_A3: u32 = 0xF883FF8C;
const CPU1_A4: u32 = 0xF883FF90;
const CPU1_A5: u32 = 0xF883FF94;
const CPU1_A6: u32 = 0xF883FF98;
const CPU1_A7: u32 = 0xF883FF9C;
const CPU1_A8: u32 = 0xF883FFA0;
const CPU1_A9: u32 = 0xF883FFA4;
const CPU1_A10: u32 = 0xF883FFA8;
const CPU1_A11: u32 = 0xF883FFAC;
const CPU1_A12: u32 = 0xF883FFB0;
const CPU1_A13: u32 = 0xF883FFB4;
const CPU1_A14: u32 = 0xF883FFB8;
const CPU1_A15: u32 = 0xF883FFBC;
const CPU2_FLASHCON0: u32 = 0xF8841100;
const CPU2_FLASHCON1: u32 = 0xF8841104;
const CPU2_FLASHCON2: u32 = 0xF8841108;
const CPU2_FLASHCON3: u32 = 0xF884110C;
const CPU2_FLASHCON4: u32 = 0xF8841110;
const CPU2_KRST0: u32 = 0xF884D000;
const CPU2_KRST1: u32 = 0xF884D004;
const CPU2_KRSTCLR: u32 = 0xF884D008;
const CPU2_RGN0_LA: u32 = 0xF884E000;
const CPU2_RGN0_UA: u32 = 0xF884E004;
const CPU2_RGN0_ACCENA: u32 = 0xF884E008;
const CPU2_RGN0_ACCENB: u32 = 0xF884E00C;
const CPU2_RGN1_LA: u32 = 0xF884E010;
const CPU2_RGN1_UA: u32 = 0xF884E014;
const CPU2_RGN1_ACCENA: u32 = 0xF884E018;
const CPU2_RGN1_ACCENB: u32 = 0xF884E01C;
const CPU2_RGN2_LA: u32 = 0xF884E020;
const CPU2_RGN2_UA: u32 = 0xF884E024;
const CPU2_RGN2_ACCENA: u32 = 0xF884E028;
const CPU2_RGN2_ACCENB: u32 = 0xF884E02C;
const CPU2_RGN3_LA: u32 = 0xF884E030;
const CPU2_RGN3_UA: u32 = 0xF884E034;
const CPU2_RGN3_ACCENA: u32 = 0xF884E038;
const CPU2_RGN3_ACCENB: u32 = 0xF884E03C;
const CPU2_RGN4_LA: u32 = 0xF884E040;
const CPU2_RGN4_UA: u32 = 0xF884E044;
const CPU2_RGN4_ACCENA: u32 = 0xF884E048;
const CPU2_RGN4_ACCENB: u32 = 0xF884E04C;
const CPU2_RGN5_LA: u32 = 0xF884E050;
const CPU2_RGN5_UA: u32 = 0xF884E054;
const CPU2_RGN5_ACCENA: u32 = 0xF884E058;
const CPU2_RGN5_ACCENB: u32 = 0xF884E05C;
const CPU2_RGN6_LA: u32 = 0xF884E060;
const CPU2_RGN6_UA: u32 = 0xF884E064;
const CPU2_RGN6_ACCENA: u32 = 0xF884E068;
const CPU2_RGN6_ACCENB: u32 = 0xF884E06C;
const CPU2_RGN7_LA: u32 = 0xF884E070;
const CPU2_RGN7_UA: u32 = 0xF884E074;
const CPU2_RGN7_ACCENA: u32 = 0xF884E078;
const CPU2_RGN7_ACCENB: u32 = 0xF884E07C;
const CPU2_SPR_SPROT_RGNACCENA_R0: u32 = 0xF884E088;
const CPU2_SPR_SPROT_RGNACCENB_R0: u32 = 0xF884E08C;
const CPU2_SPR_SPROT_RGNACCENA_R1: u32 = 0xF884E098;
const CPU2_SPR_SPROT_RGNACCENB_R1: u32 = 0xF884E09C;
const CPU2_SPR_SPROT_RGNACCENA_R2: u32 = 0xF884E0A8;
const CPU2_SPR_SPROT_RGNACCENB_R2: u32 = 0xF884E0AC;
const CPU2_SPR_SPROT_RGNACCENA_R3: u32 = 0xF884E0B8;
const CPU2_SPR_SPROT_RGNACCENB_R3: u32 = 0xF884E0BC;
const CPU2_SPR_SPROT_RGNACCENA_R4: u32 = 0xF884E0C8;
const CPU2_SPR_SPROT_RGNACCENB_R4: u32 = 0xF884E0CC;
const CPU2_SPR_SPROT_RGNACCENA_R5: u32 = 0xF884E0D8;
const CPU2_SPR_SPROT_RGNACCENB_R5: u32 = 0xF884E0DC;
const CPU2_SPR_SPROT_RGNACCENA_R6: u32 = 0xF884E0E8;
const CPU2_SPR_SPROT_RGNACCENB_R6: u32 = 0xF884E0EC;
const CPU2_SPR_SPROT_RGNACCENA_R7: u32 = 0xF884E0F8;
const CPU2_SPR_SPROT_RGNACCENB_R7: u32 = 0xF884E0FC;
const CPU2_SFR_SPROT_ACCENA_W: u32 = 0xF884E100;
const CPU2_SFR_SPROT_ACCENB_W: u32 = 0xF884E104;
const CPU2_LPB_SPROT_ACCENA_R: u32 = 0xF884E110;
const CPU2_LPB_SPROT_ACCENB_R: u32 = 0xF884E114;
const CPU2_DLMU_SPROT_RGNLA0: u32 = 0xF884E200;
const CPU2_DLMU_SPROT_RGNUA0: u32 = 0xF884E204;
const CPU2_DLMU_SPROT_RGNACCENA_W0: u32 = 0xF884E208;
const CPU2_DLMU_SPROT_RGNACCENB_W0: u32 = 0xF884E20C;
const CPU2_DLMU_SPROT_RGNLA1: u32 = 0xF884E210;
const CPU2_DLMU_SPROT_RGNUA1: u32 = 0xF884E214;
const CPU2_DLMU_SPROT_RGNACCENA_W1: u32 = 0xF884E218;
const CPU2_DLMU_SPROT_RGNACCENB_W1: u32 = 0xF884E21C;
const CPU2_DLMU_SPROT_RGNLA2: u32 = 0xF884E220;
const CPU2_DLMU_SPROT_RGNUA2: u32 = 0xF884E224;
const CPU2_DLMU_SPROT_RGNACCENA_W2: u32 = 0xF884E228;
const CPU2_DLMU_SPROT_RGNACCENB_W2: u32 = 0xF884E22C;
const CPU2_DLMU_SPROT_RGNLA3: u32 = 0xF884E230;
const CPU2_DLMU_SPROT_RGNUA3: u32 = 0xF884E234;
const CPU2_DLMU_SPROT_RGNACCENA_W3: u32 = 0xF884E238;
const CPU2_DLMU_SPROT_RGNACCENB_W3: u32 = 0xF884E23C;
const CPU2_DLMU_SPROT_RGNLA4: u32 = 0xF884E240;
const CPU2_DLMU_SPROT_RGNUA4: u32 = 0xF884E244;
const CPU2_DLMU_SPROT_RGNACCENA_W4: u32 = 0xF884E248;
const CPU2_DLMU_SPROT_RGNACCENB_W4: u32 = 0xF884E24C;
const CPU2_DLMU_SPROT_RGNLA5: u32 = 0xF884E250;
const CPU2_DLMU_SPROT_RGNUA5: u32 = 0xF884E254;
const CPU2_DLMU_SPROT_RGNACCENA_W5: u32 = 0xF884E258;
const CPU2_DLMU_SPROT_RGNACCENB_W5: u32 = 0xF884E25C;
const CPU2_DLMU_SPROT_RGNLA6: u32 = 0xF884E260;
const CPU2_DLMU_SPROT_RGNUA6: u32 = 0xF884E264;
const CPU2_DLMU_SPROT_RGNACCENA_W6: u32 = 0xF884E268;
const CPU2_DLMU_SPROT_RGNACCENB_W6: u32 = 0xF884E26C;
const CPU2_DLMU_SPROT_RGNLA7: u32 = 0xF884E270;
const CPU2_DLMU_SPROT_RGNUA7: u32 = 0xF884E274;
const CPU2_DLMU_SPROT_RGNACCENA_W7: u32 = 0xF884E278;
const CPU2_DLMU_SPROT_RGNACCENB_W7: u32 = 0xF884E27C;
const CPU2_DLMU_SPROT_RGNACCENA_R0: u32 = 0xF884E288;
const CPU2_DLMU_SPROT_RGNACCENB_R0: u32 = 0xF884E28C;
const CPU2_DLMU_SPROT_RGNACCENA_R1: u32 = 0xF884E298;
const CPU2_DLMU_SPROT_RGNACCENB_R1: u32 = 0xF884E29C;
const CPU2_DLMU_SPROT_RGNACCENA_R2: u32 = 0xF884E2A8;
const CPU2_DLMU_SPROT_RGNACCENB_R2: u32 = 0xF884E2AC;
const CPU2_DLMU_SPROT_RGNACCENA_R3: u32 = 0xF884E2B8;
const CPU2_DLMU_SPROT_RGNACCENB_R3: u32 = 0xF884E2BC;
const CPU2_DLMU_SPROT_RGNACCENA_R4: u32 = 0xF884E2C8;
const CPU2_DLMU_SPROT_RGNACCENB_R4: u32 = 0xF884E2CC;
const CPU2_DLMU_SPROT_RGNACCENA_R5: u32 = 0xF884E2D8;
const CPU2_DLMU_SPROT_RGNACCENB_R5: u32 = 0xF884E2DC;
const CPU2_DLMU_SPROT_RGNACCENA_R6: u32 = 0xF884E2E8;
const CPU2_DLMU_SPROT_RGNACCENB_R6: u32 = 0xF884E2EC;
const CPU2_DLMU_SPROT_RGNACCENA_R7: u32 = 0xF884E2F8;
const CPU2_DLMU_SPROT_RGNACCENB_R7: u32 = 0xF884E2FC;
const CPU2_OSEL: u32 = 0xF884FB00;
const CPU2_BLK0_RABR: u32 = 0xF884FB10;
const CPU2_BLK0_OTAR: u32 = 0xF884FB14;
const CPU2_BLK0_OMASK: u32 = 0xF884FB18;
const CPU2_BLK1_RABR: u32 = 0xF884FB1C;
const CPU2_BLK1_OTAR: u32 = 0xF884FB20;
const CPU2_BLK1_OMASK: u32 = 0xF884FB24;
const CPU2_BLK2_RABR: u32 = 0xF884FB28;
const CPU2_BLK2_OTAR: u32 = 0xF884FB2C;
const CPU2_BLK2_OMASK: u32 = 0xF884FB30;
const CPU2_BLK3_RABR: u32 = 0xF884FB34;
const CPU2_BLK3_OTAR: u32 = 0xF884FB38;
const CPU2_BLK3_OMASK: u32 = 0xF884FB3C;
const CPU2_BLK4_RABR: u32 = 0xF884FB40;
const CPU2_BLK4_OTAR: u32 = 0xF884FB44;
const CPU2_BLK4_OMASK: u32 = 0xF884FB48;
const CPU2_BLK5_RABR: u32 = 0xF884FB4C;
const CPU2_BLK5_OTAR: u32 = 0xF884FB50;
const CPU2_BLK5_OMASK: u32 = 0xF884FB54;
const CPU2_BLK6_RABR: u32 = 0xF884FB58;
const CPU2_BLK6_OTAR: u32 = 0xF884FB5C;
const CPU2_BLK6_OMASK: u32 = 0xF884FB60;
const CPU2_BLK7_RABR: u32 = 0xF884FB64;
const CPU2_BLK7_OTAR: u32 = 0xF884FB68;
const CPU2_BLK7_OMASK: u32 = 0xF884FB6C;
const CPU2_BLK8_RABR: u32 = 0xF884FB70;
const CPU2_BLK8_OTAR: u32 = 0xF884FB74;
const CPU2_BLK8_OMASK: u32 = 0xF884FB78;
const CPU2_BLK9_RABR: u32 = 0xF884FB7C;
const CPU2_BLK9_OTAR: u32 = 0xF884FB80;
const CPU2_BLK9_OMASK: u32 = 0xF884FB84;
const CPU2_BLK10_RABR: u32 = 0xF884FB88;
const CPU2_BLK10_OTAR: u32 = 0xF884FB8C;
const CPU2_BLK10_OMASK: u32 = 0xF884FB90;
const CPU2_BLK11_RABR: u32 = 0xF884FB94;
const CPU2_BLK11_OTAR: u32 = 0xF884FB98;
const CPU2_BLK11_OMASK: u32 = 0xF884FB9C;
const CPU2_BLK12_RABR: u32 = 0xF884FBA0;
const CPU2_BLK12_OTAR: u32 = 0xF884FBA4;
const CPU2_BLK12_OMASK: u32 = 0xF884FBA8;
const CPU2_BLK13_RABR: u32 = 0xF884FBAC;
const CPU2_BLK13_OTAR: u32 = 0xF884FBB0;
const CPU2_BLK13_OMASK: u32 = 0xF884FBB4;
const CPU2_BLK14_RABR: u32 = 0xF884FBB8;
const CPU2_BLK14_OTAR: u32 = 0xF884FBBC;
const CPU2_BLK14_OMASK: u32 = 0xF884FBC0;
const CPU2_BLK15_RABR: u32 = 0xF884FBC4;
const CPU2_BLK15_OTAR: u32 = 0xF884FBC8;
const CPU2_BLK15_OMASK: u32 = 0xF884FBCC;
const CPU2_BLK16_RABR: u32 = 0xF884FBD0;
const CPU2_BLK16_OTAR: u32 = 0xF884FBD4;
const CPU2_BLK16_OMASK: u32 = 0xF884FBD8;
const CPU2_BLK17_RABR: u32 = 0xF884FBDC;
const CPU2_BLK17_OTAR: u32 = 0xF884FBE0;
const CPU2_BLK17_OMASK: u32 = 0xF884FBE4;
const CPU2_BLK18_RABR: u32 = 0xF884FBE8;
const CPU2_BLK18_OTAR: u32 = 0xF884FBEC;
const CPU2_BLK18_OMASK: u32 = 0xF884FBF0;
const CPU2_BLK19_RABR: u32 = 0xF884FBF4;
const CPU2_BLK19_OTAR: u32 = 0xF884FBF8;
const CPU2_BLK19_OMASK: u32 = 0xF884FBFC;
const CPU2_BLK20_RABR: u32 = 0xF884FC00;
const CPU2_BLK20_OTAR: u32 = 0xF884FC04;
const CPU2_BLK20_OMASK: u32 = 0xF884FC08;
const CPU2_BLK21_RABR: u32 = 0xF884FC0C;
const CPU2_BLK21_OTAR: u32 = 0xF884FC10;
const CPU2_BLK21_OMASK: u32 = 0xF884FC14;
const CPU2_BLK22_RABR: u32 = 0xF884FC18;
const CPU2_BLK22_OTAR: u32 = 0xF884FC1C;
const CPU2_BLK22_OMASK: u32 = 0xF884FC20;
const CPU2_BLK23_RABR: u32 = 0xF884FC24;
const CPU2_BLK23_OTAR: u32 = 0xF884FC28;
const CPU2_BLK23_OMASK: u32 = 0xF884FC2C;
const CPU2_BLK24_RABR: u32 = 0xF884FC30;
const CPU2_BLK24_OTAR: u32 = 0xF884FC34;
const CPU2_BLK24_OMASK: u32 = 0xF884FC38;
const CPU2_BLK25_RABR: u32 = 0xF884FC3C;
const CPU2_BLK25_OTAR: u32 = 0xF884FC40;
const CPU2_BLK25_OMASK: u32 = 0xF884FC44;
const CPU2_BLK26_RABR: u32 = 0xF884FC48;
const CPU2_BLK26_OTAR: u32 = 0xF884FC4C;
const CPU2_BLK26_OMASK: u32 = 0xF884FC50;
const CPU2_BLK27_RABR: u32 = 0xF884FC54;
const CPU2_BLK27_OTAR: u32 = 0xF884FC58;
const CPU2_BLK27_OMASK: u32 = 0xF884FC5C;
const CPU2_BLK28_RABR: u32 = 0xF884FC60;
const CPU2_BLK28_OTAR: u32 = 0xF884FC64;
const CPU2_BLK28_OMASK: u32 = 0xF884FC68;
const CPU2_BLK29_RABR: u32 = 0xF884FC6C;
const CPU2_BLK29_OTAR: u32 = 0xF884FC70;
const CPU2_BLK29_OMASK: u32 = 0xF884FC74;
const CPU2_BLK30_RABR: u32 = 0xF884FC78;
const CPU2_BLK30_OTAR: u32 = 0xF884FC7C;
const CPU2_BLK30_OMASK: u32 = 0xF884FC80;
const CPU2_BLK31_RABR: u32 = 0xF884FC84;
const CPU2_BLK31_OTAR: u32 = 0xF884FC88;
const CPU2_BLK31_OMASK: u32 = 0xF884FC8C;
const CPU2_SEGEN: u32 = 0xF8851030;
const CPU2_TASK_ASI: u32 = 0xF8858004;
const CPU2_PMA0: u32 = 0xF8858100;
const CPU2_PMA1: u32 = 0xF8858104;
const CPU2_PMA2: u32 = 0xF8858108;
const CPU2_DCON2: u32 = 0xF8859000;
const CPU2_SMACON: u32 = 0xF885900C;
const CPU2_DSTR: u32 = 0xF8859010;
const CPU2_DATR: u32 = 0xF8859018;
const CPU2_DEADD: u32 = 0xF885901C;
const CPU2_DIEAR: u32 = 0xF8859020;
const CPU2_DIETR: u32 = 0xF8859024;
const CPU2_DCON0: u32 = 0xF8859040;
const CPU2_PSTR: u32 = 0xF8859200;
const CPU2_PCON1: u32 = 0xF8859204;
const CPU2_PCON2: u32 = 0xF8859208;
const CPU2_PCON0: u32 = 0xF885920C;
const CPU2_PIEAR: u32 = 0xF8859210;
const CPU2_PIETR: u32 = 0xF8859214;
const CPU2_COMPAT: u32 = 0xF8859400;
const CPU2_FPU_TRAP_CON: u32 = 0xF885A000;
const CPU2_FPU_TRAP_PC: u32 = 0xF885A004;
const CPU2_FPU_TRAP_OPC: u32 = 0xF885A008;
const CPU2_FPU_TRAP_SRC1: u32 = 0xF885A010;
const CPU2_FPU_TRAP_SRC2: u32 = 0xF885A014;
const CPU2_FPU_TRAP_SRC3: u32 = 0xF885A018;
const CPU2_DPR0_L: u32 = 0xF885C000;
const CPU2_DPR0_U: u32 = 0xF885C004;
const CPU2_DPR1_L: u32 = 0xF885C008;
const CPU2_DPR1_U: u32 = 0xF885C00C;
const CPU2_DPR2_L: u32 = 0xF885C010;
const CPU2_DPR2_U: u32 = 0xF885C014;
const CPU2_DPR3_L: u32 = 0xF885C018;
const CPU2_DPR3_U: u32 = 0xF885C01C;
const CPU2_DPR4_L: u32 = 0xF885C020;
const CPU2_DPR4_U: u32 = 0xF885C024;
const CPU2_DPR5_L: u32 = 0xF885C028;
const CPU2_DPR5_U: u32 = 0xF885C02C;
const CPU2_DPR6_L: u32 = 0xF885C030;
const CPU2_DPR6_U: u32 = 0xF885C034;
const CPU2_DPR7_L: u32 = 0xF885C038;
const CPU2_DPR7_U: u32 = 0xF885C03C;
const CPU2_DPR8_L: u32 = 0xF885C040;
const CPU2_DPR8_U: u32 = 0xF885C044;
const CPU2_DPR9_L: u32 = 0xF885C048;
const CPU2_DPR9_U: u32 = 0xF885C04C;
const CPU2_DPR10_L: u32 = 0xF885C050;
const CPU2_DPR10_U: u32 = 0xF885C054;
const CPU2_DPR11_L: u32 = 0xF885C058;
const CPU2_DPR11_U: u32 = 0xF885C05C;
const CPU2_DPR12_L: u32 = 0xF885C060;
const CPU2_DPR12_U: u32 = 0xF885C064;
const CPU2_DPR13_L: u32 = 0xF885C068;
const CPU2_DPR13_U: u32 = 0xF885C06C;
const CPU2_DPR14_L: u32 = 0xF885C070;
const CPU2_DPR14_U: u32 = 0xF885C074;
const CPU2_DPR15_L: u32 = 0xF885C078;
const CPU2_DPR15_U: u32 = 0xF885C07C;
const CPU2_DPR16_L: u32 = 0xF885C080;
const CPU2_DPR16_U: u32 = 0xF885C084;
const CPU2_DPR17_L: u32 = 0xF885C088;
const CPU2_DPR17_U: u32 = 0xF885C08C;
const CPU2_CPR0_L: u32 = 0xF885D000;
const CPU2_CPR0_U: u32 = 0xF885D004;
const CPU2_CPR1_L: u32 = 0xF885D008;
const CPU2_CPR1_U: u32 = 0xF885D00C;
const CPU2_CPR2_L: u32 = 0xF885D010;
const CPU2_CPR2_U: u32 = 0xF885D014;
const CPU2_CPR3_L: u32 = 0xF885D018;
const CPU2_CPR3_U: u32 = 0xF885D01C;
const CPU2_CPR4_L: u32 = 0xF885D020;
const CPU2_CPR4_U: u32 = 0xF885D024;
const CPU2_CPR5_L: u32 = 0xF885D028;
const CPU2_CPR5_U: u32 = 0xF885D02C;
const CPU2_CPR6_L: u32 = 0xF885D030;
const CPU2_CPR6_U: u32 = 0xF885D034;
const CPU2_CPR7_L: u32 = 0xF885D038;
const CPU2_CPR7_U: u32 = 0xF885D03C;
const CPU2_CPR8_L: u32 = 0xF885D040;
const CPU2_CPR8_U: u32 = 0xF885D044;
const CPU2_CPR9_L: u32 = 0xF885D048;
const CPU2_CPR9_U: u32 = 0xF885D04C;
const CPU2_CPXE_0: u32 = 0xF885E000;
const CPU2_CPXE_1: u32 = 0xF885E004;
const CPU2_CPXE_2: u32 = 0xF885E008;
const CPU2_CPXE_3: u32 = 0xF885E00C;
const CPU2_DPRE_0: u32 = 0xF885E010;
const CPU2_DPRE_1: u32 = 0xF885E014;
const CPU2_DPRE_2: u32 = 0xF885E018;
const CPU2_DPRE_3: u32 = 0xF885E01C;
const CPU2_DPWE_0: u32 = 0xF885E020;
const CPU2_DPWE_1: u32 = 0xF885E024;
const CPU2_DPWE_2: u32 = 0xF885E028;
const CPU2_DPWE_3: u32 = 0xF885E02C;
const CPU2_CPXE_4: u32 = 0xF885E040;
const CPU2_CPXE_5: u32 = 0xF885E044;
const CPU2_DPRE_4: u32 = 0xF885E050;
const CPU2_DPRE_5: u32 = 0xF885E054;
const CPU2_DPWE_4: u32 = 0xF885E060;
const CPU2_DPWE_5: u32 = 0xF885E064;
const CPU2_TPS_CON: u32 = 0xF885E400;
const CPU2_TPS_TIMER0: u32 = 0xF885E404;
const CPU2_TPS_TIMER1: u32 = 0xF885E408;
const CPU2_TPS_TIMER2: u32 = 0xF885E40C;
const CPU2_TPS_EXTIM_ENTRY_LVAL: u32 = 0xF885E440;
const CPU2_TPS_EXTIM_ENTRY_CVAL: u32 = 0xF885E444;
const CPU2_TPS_EXTIM_EXIT_LVAL: u32 = 0xF885E448;
const CPU2_TPS_EXTIM_EXIT_CVAL: u32 = 0xF885E44C;
const CPU2_TPS_EXTIM_CLASS_EN: u32 = 0xF885E450;
const CPU2_TPS_EXTIM_STAT: u32 = 0xF885E454;
const CPU2_TPS_EXTIM_FCX: u32 = 0xF885E458;
const CPU2_TR0_EVT: u32 = 0xF885F000;
const CPU2_TR0_ADR: u32 = 0xF885F004;
const CPU2_TR1_EVT: u32 = 0xF885F008;
const CPU2_TR1_ADR: u32 = 0xF885F00C;
const CPU2_TR2_EVT: u32 = 0xF885F010;
const CPU2_TR2_ADR: u32 = 0xF885F014;
const CPU2_TR3_EVT: u32 = 0xF885F018;
const CPU2_TR3_ADR: u32 = 0xF885F01C;
const CPU2_TR4_EVT: u32 = 0xF885F020;
const CPU2_TR4_ADR: u32 = 0xF885F024;
const CPU2_TR5_EVT: u32 = 0xF885F028;
const CPU2_TR5_ADR: u32 = 0xF885F02C;
const CPU2_TR6_EVT: u32 = 0xF885F030;
const CPU2_TR6_ADR: u32 = 0xF885F034;
const CPU2_TR7_EVT: u32 = 0xF885F038;
const CPU2_TR7_ADR: u32 = 0xF885F03C;
const CPU2_CCTRL: u32 = 0xF885FC00;
const CPU2_CCNT: u32 = 0xF885FC04;
const CPU2_ICNT: u32 = 0xF885FC08;
const CPU2_M1CNT: u32 = 0xF885FC0C;
const CPU2_M2CNT: u32 = 0xF885FC10;
const CPU2_M3CNT: u32 = 0xF885FC14;
const CPU2_DBGSR: u32 = 0xF885FD00;
const CPU2_EXEVT: u32 = 0xF885FD08;
const CPU2_CREVT: u32 = 0xF885FD0C;
const CPU2_SWEVT: u32 = 0xF885FD10;
const CPU2_TRIG_ACC: u32 = 0xF885FD30;
const CPU2_DMS: u32 = 0xF885FD40;
const CPU2_DCX: u32 = 0xF885FD44;
const CPU2_DBGTCR: u32 = 0xF885FD48;
const CPU2_PCXI: u32 = 0xF885FE00;
const CPU2_PSW: u32 = 0xF885FE04;
const CPU2_PC: u32 = 0xF885FE08;
const CPU2_SYSCON: u32 = 0xF885FE14;
const CPU2_CPU_ID: u32 = 0xF885FE18;
const CPU2_CORE_ID: u32 = 0xF885FE1C;
const CPU2_BIV: u32 = 0xF885FE20;
const CPU2_BTV: u32 = 0xF885FE24;
const CPU2_ISP: u32 = 0xF885FE28;
const CPU2_ICR: u32 = 0xF885FE2C;
const CPU2_FCX: u32 = 0xF885FE38;
const CPU2_LCX: u32 = 0xF885FE3C;
const CPU2_CUS_ID: u32 = 0xF885FE50;
const CPU2_D0: u32 = 0xF885FF00;
const CPU2_D1: u32 = 0xF885FF04;
const CPU2_D2: u32 = 0xF885FF08;
const CPU2_D3: u32 = 0xF885FF0C;
const CPU2_D4: u32 = 0xF885FF10;
const CPU2_D5: u32 = 0xF885FF14;
const CPU2_D6: u32 = 0xF885FF18;
const CPU2_D7: u32 = 0xF885FF1C;
const CPU2_D8: u32 = 0xF885FF20;
const CPU2_D9: u32 = 0xF885FF24;
const CPU2_D10: u32 = 0xF885FF28;
const CPU2_D11: u32 = 0xF885FF2C;
const CPU2_D12: u32 = 0xF885FF30;
const CPU2_D13: u32 = 0xF885FF34;
const CPU2_D14: u32 = 0xF885FF38;
const CPU2_D15: u32 = 0xF885FF3C;
const CPU2_A0: u32 = 0xF885FF80;
const CPU2_A1: u32 = 0xF885FF84;
const CPU2_A2: u32 = 0xF885FF88;
const CPU2_A3: u32 = 0xF885FF8C;
const CPU2_A4: u32 = 0xF885FF90;
const CPU2_A5: u32 = 0xF885FF94;
const CPU2_A6: u32 = 0xF885FF98;
const CPU2_A7: u32 = 0xF885FF9C;
const CPU2_A8: u32 = 0xF885FFA0;
const CPU2_A9: u32 = 0xF885FFA4;
const CPU2_A10: u32 = 0xF885FFA8;
const CPU2_A11: u32 = 0xF885FFAC;
const CPU2_A12: u32 = 0xF885FFB0;
const CPU2_A13: u32 = 0xF885FFB4;
const CPU2_A14: u32 = 0xF885FFB8;
const CPU2_A15: u32 = 0xF885FFBC;
const CPU0_FLASHCON0: u32 = 0xF8801100;
const CPU0_FLASHCON1: u32 = 0xF8801104;
const CPU0_FLASHCON2: u32 = 0xF8801108;
const CPU0_FLASHCON3: u32 = 0xF880110C;
const CPU0_FLASHCON4: u32 = 0xF8801110;
const CPU0_KRST0: u32 = 0xF880D000;
const CPU0_KRST1: u32 = 0xF880D004;
const CPU0_KRSTCLR: u32 = 0xF880D008;
const CPU0_RGN0_LA: u32 = 0xF880E000;
const CPU0_RGN0_UA: u32 = 0xF880E004;
const MODULE_CPU0: u32 = 0xF8800000;
const CPU0_RGN0_ACCENA: u32 = 0xF880E008;
const MODULE_CPU1: u32 = 0xF8820000;
const CPU0_RGN0_ACCENB: u32 = 0xF880E00C;
const CPU0_RGN1_LA: u32 = 0xF880E010;
const MODULE_CPU2: u32 = 0xF8840000;
const CPU0_RGN1_UA: u32 = 0xF880E014;
const CPU0_RGN1_ACCENA: u32 = 0xF880E018;
const CPU0_RGN1_ACCENB: u32 = 0xF880E01C;
const CPU0_RGN2_LA: u32 = 0xF880E020;
const CPU0_RGN2_UA: u32 = 0xF880E024;
const CPU0_RGN2_ACCENA: u32 = 0xF880E028;
const CPU0_RGN2_ACCENB: u32 = 0xF880E02C;
const CPU0_RGN3_LA: u32 = 0xF880E030;
const CPU0_RGN3_UA: u32 = 0xF880E034;
const CPU0_RGN3_ACCENA: u32 = 0xF880E038;
const CPU0_RGN3_ACCENB: u32 = 0xF880E03C;
const CPU0_RGN4_LA: u32 = 0xF880E040;
const CPU0_RGN4_UA: u32 = 0xF880E044;
const CPU0_RGN4_ACCENA: u32 = 0xF880E048;
const CPU0_RGN4_ACCENB: u32 = 0xF880E04C;
const CPU0_RGN5_LA: u32 = 0xF880E050;
const CPU0_RGN5_UA: u32 = 0xF880E054;
const CPU0_RGN5_ACCENA: u32 = 0xF880E058;
const CPU0_RGN5_ACCENB: u32 = 0xF880E05C;
const CPU0_RGN6_LA: u32 = 0xF880E060;
const CPU0_RGN6_UA: u32 = 0xF880E064;
const CPU0_RGN6_ACCENA: u32 = 0xF880E068;
const CPU0_RGN6_ACCENB: u32 = 0xF880E06C;
const CPU0_RGN7_LA: u32 = 0xF880E070;
const CPU0_RGN7_UA: u32 = 0xF880E074;
const CPU0_RGN7_ACCENA: u32 = 0xF880E078;
const CPU0_RGN7_ACCENB: u32 = 0xF880E07C;
const CPU0_SPR_SPROT_RGNACCENA_R0: u32 = 0xF880E088;
const CPU0_SPR_SPROT_RGNACCENB_R0: u32 = 0xF880E08C;
const CPU0_SPR_SPROT_RGNACCENA_R1: u32 = 0xF880E098;
const CPU0_SPR_SPROT_RGNACCENB_R1: u32 = 0xF880E09C;
const CPU0_SPR_SPROT_RGNACCENA_R2: u32 = 0xF880E0A8;
const CPU0_SPR_SPROT_RGNACCENB_R2: u32 = 0xF880E0AC;
const CPU0_SPR_SPROT_RGNACCENA_R3: u32 = 0xF880E0B8;
const DAM0_RGN0_ACCENA: u32 = 0xF8500058;
const DAM0_RGN0_ACCENB: u32 = 0xF850005C;
const DAM0_RGN1_LA: u32 = 0xF8500060;
const DAM0_RGN1_UA: u32 = 0xF8500064;
const DAM0_RGN1_ACCENA: u32 = 0xF8500068;
const DAM0_RGN1_ACCENB: u32 = 0xF850006C;
const DAM0_RGN2_LA: u32 = 0xF8500070;
const DAM0_RGN2_UA: u32 = 0xF8500074;
const DAM0_RGN2_ACCENA: u32 = 0xF8500078;
const DAM0_RGN2_ACCENB: u32 = 0xF850007C;
const DAM0_RGN3_LA: u32 = 0xF8500080;
const DAM0_RGN3_UA: u32 = 0xF8500084;
const DAM0_RGN3_ACCENA: u32 = 0xF8500088;
const DAM0_RGN3_ACCENB: u32 = 0xF850008C;
const DAM0_RGN4_LA: u32 = 0xF8500090;
const DAM0_RGN4_UA: u32 = 0xF8500094;
const DAM0_RGN4_ACCENA: u32 = 0xF8500098;
const DAM0_RGN4_ACCENB: u32 = 0xF850009C;
const DAM0_RGN5_LA: u32 = 0xF85000A0;
const DAM0_RGN5_UA: u32 = 0xF85000A4;
const DAM0_RGN5_ACCENA: u32 = 0xF85000A8;
const DAM0_RGN5_ACCENB: u32 = 0xF85000AC;
const DAM0_RGN6_LA: u32 = 0xF85000B0;
const DAM0_RGN6_UA: u32 = 0xF85000B4;
const DAM0_RGN6_ACCENA: u32 = 0xF85000B8;
const DAM0_RGN6_ACCENB: u32 = 0xF85000BC;
const DAM0_RGN7_LA: u32 = 0xF85000C0;
const DAM0_RGN7_UA: u32 = 0xF85000C4;
const DAM0_RGN7_ACCENA: u32 = 0xF85000C8;
const DAM0_RGN7_ACCENB: u32 = 0xF85000CC;
const DAM0_RGNACCEN0_RA: u32 = 0xF85000D8;
const DAM0_RGNACCEN0_RB: u32 = 0xF85000DC;
const DAM0_RGNACCEN1_RA: u32 = 0xF85000E8;
const DAM0_RGNACCEN1_RB: u32 = 0xF85000EC;
const DAM0_RGNACCEN2_RA: u32 = 0xF85000F8;
const DAM0_RGNACCEN2_RB: u32 = 0xF85000FC;
const DAM0_RGNACCEN3_RA: u32 = 0xF8500108;
const DAM0_RGNACCEN3_RB: u32 = 0xF850010C;
const DAM0_RGNACCEN4_RA: u32 = 0xF8500118;
const DAM0_RGNACCEN4_RB: u32 = 0xF850011C;
const DAM0_RGNACCEN5_RA: u32 = 0xF8500128;
const DAM0_RGNACCEN5_RB: u32 = 0xF850012C;
const DAM0_RGNACCEN6_RA: u32 = 0xF8500138;
const DAM0_RGNACCEN6_RB: u32 = 0xF850013C;
const DAM0_RGNACCEN7_RA: u32 = 0xF8500148;
const DAM0_RGNACCEN7_RB: u32 = 0xF850014C;
const MODULE_DAM0: u32 = 0xF8500000;
const DAM0_CLC: u32 = 0xF8500000;
const DAM0_MODID: u32 = 0xF8500008;
const DAM0_ACCEN0: u32 = 0xF8500010;
const DAM0_ACCEN1: u32 = 0xF8500014;
const DAM0_MEMCON: u32 = 0xF8500020;
const DAM0_RGN0_LA: u32 = 0xF8500050;
const DAM0_RGN0_UA: u32 = 0xF8500054;
const DMA_CH114_ADICR: u32 = 0xF0012E50;
const DMA_CH114_CHCFGR: u32 = 0xF0012E54;
const DMA_HRR78: u32 = 0xF0011938;
const DMA_CH114_SHADR: u32 = 0xF0012E58;
const DMA_CH114_CHCSR: u32 = 0xF0012E5C;
const DMA_CH115_RDCRCR: u32 = 0xF0012E60;
const DMA_CH115_SDCRCR: u32 = 0xF0012E64;
const DMA_CH115_SADR: u32 = 0xF0012E68;
const DMA_CH115_DADR: u32 = 0xF0012E6C;
const DMA_CH115_ADICR: u32 = 0xF0012E70;
const DMA_CH115_CHCFGR: u32 = 0xF0012E74;
const DMA_CH115_SHADR: u32 = 0xF0012E78;
const DMA_CH115_CHCSR: u32 = 0xF0012E7C;
const DMA_HRR79: u32 = 0xF001193C;
const DMA_CH116_RDCRCR: u32 = 0xF0012E80;
const DMA_CH116_SDCRCR: u32 = 0xF0012E84;
const DMA_CH116_SADR: u32 = 0xF0012E88;
const DMA_CH116_DADR: u32 = 0xF0012E8C;
const DMA_CH116_ADICR: u32 = 0xF0012E90;
const DMA_CH116_CHCFGR: u32 = 0xF0012E94;
const DMA_CH116_SHADR: u32 = 0xF0012E98;
const DMA_CH116_CHCSR: u32 = 0xF0012E9C;
const DMA_CH117_RDCRCR: u32 = 0xF0012EA0;
const DMA_CH117_SDCRCR: u32 = 0xF0012EA4;
const DMA_HRR80: u32 = 0xF0011940;
const DMA_CH117_SADR: u32 = 0xF0012EA8;
const DMA_CH117_DADR: u32 = 0xF0012EAC;
const DMA_CH117_ADICR: u32 = 0xF0012EB0;
const DMA_CH117_CHCFGR: u32 = 0xF0012EB4;
const DMA_CH117_SHADR: u32 = 0xF0012EB8;
const DMA_CH117_CHCSR: u32 = 0xF0012EBC;
const DMA_CH118_RDCRCR: u32 = 0xF0012EC0;
const DMA_CH118_SDCRCR: u32 = 0xF0012EC4;
const DMA_CH118_SADR: u32 = 0xF0012EC8;
const DMA_CH118_DADR: u32 = 0xF0012ECC;
const DMA_HRR81: u32 = 0xF0011944;
const DMA_CH118_ADICR: u32 = 0xF0012ED0;
const DMA_CH118_CHCFGR: u32 = 0xF0012ED4;
const DMA_CH118_SHADR: u32 = 0xF0012ED8;
const DMA_CH118_CHCSR: u32 = 0xF0012EDC;
const DMA_CH119_RDCRCR: u32 = 0xF0012EE0;
const DMA_CH119_SDCRCR: u32 = 0xF0012EE4;
const DMA_CH119_SADR: u32 = 0xF0012EE8;
const DMA_CH119_DADR: u32 = 0xF0012EEC;
const DMA_CH119_ADICR: u32 = 0xF0012EF0;
const DMA_CH119_CHCFGR: u32 = 0xF0012EF4;
const DMA_HRR82: u32 = 0xF0011948;
const DMA_CH119_SHADR: u32 = 0xF0012EF8;
const DMA_CH119_CHCSR: u32 = 0xF0012EFC;
const DMA_CH120_RDCRCR: u32 = 0xF0012F00;
const DMA_CH120_SDCRCR: u32 = 0xF0012F04;
const DMA_CH120_SADR: u32 = 0xF0012F08;
const DMA_CH120_DADR: u32 = 0xF0012F0C;
const DMA_CH120_ADICR: u32 = 0xF0012F10;
const DMA_CH120_CHCFGR: u32 = 0xF0012F14;
const DMA_CH120_SHADR: u32 = 0xF0012F18;
const DMA_CH120_CHCSR: u32 = 0xF0012F1C;
const DMA_HRR83: u32 = 0xF001194C;
const DMA_CH121_RDCRCR: u32 = 0xF0012F20;
const DMA_CH121_SDCRCR: u32 = 0xF0012F24;
const DMA_CH121_SADR: u32 = 0xF0012F28;
const DMA_CH121_DADR: u32 = 0xF0012F2C;
const DMA_CH121_ADICR: u32 = 0xF0012F30;
const DMA_ACCEN1_ACCENR1: u32 = 0xF001004C;
const DMA_CH121_CHCFGR: u32 = 0xF0012F34;
const DMA_CH121_SHADR: u32 = 0xF0012F38;
const DMA_CH121_CHCSR: u32 = 0xF0012F3C;
const DMA_CH122_RDCRCR: u32 = 0xF0012F40;
const DMA_CH122_SDCRCR: u32 = 0xF0012F44;
const DMA_HRR84: u32 = 0xF0011950;
const DMA_CH122_SADR: u32 = 0xF0012F48;
const DMA_CH122_DADR: u32 = 0xF0012F4C;
const DMA_CH122_ADICR: u32 = 0xF0012F50;
const DMA_CH122_CHCFGR: u32 = 0xF0012F54;
const DMA_CH122_SHADR: u32 = 0xF0012F58;
const DMA_CH122_CHCSR: u32 = 0xF0012F5C;
const DMA_CH123_RDCRCR: u32 = 0xF0012F60;
const DMA_CH123_SDCRCR: u32 = 0xF0012F64;
const DMA_CH123_SADR: u32 = 0xF0012F68;
const DMA_CH123_DADR: u32 = 0xF0012F6C;
const DMA_HRR85: u32 = 0xF0011954;
const DMA_CH123_ADICR: u32 = 0xF0012F70;
const DMA_CH123_CHCFGR: u32 = 0xF0012F74;
const DMA_CH123_SHADR: u32 = 0xF0012F78;
const DMA_CH123_CHCSR: u32 = 0xF0012F7C;
const DMA_CH124_RDCRCR: u32 = 0xF0012F80;
const DMA_CH124_SDCRCR: u32 = 0xF0012F84;
const DMA_CH124_SADR: u32 = 0xF0012F88;
const DMA_CH124_DADR: u32 = 0xF0012F8C;
const DMA_CH124_ADICR: u32 = 0xF0012F90;
const DMA_CH124_CHCFGR: u32 = 0xF0012F94;
const DMA_HRR86: u32 = 0xF0011958;
const DMA_CH124_SHADR: u32 = 0xF0012F98;
const DMA_CH124_CHCSR: u32 = 0xF0012F9C;
const DMA_CH125_RDCRCR: u32 = 0xF0012FA0;
const DMA_CH125_SDCRCR: u32 = 0xF0012FA4;
const DMA_CH125_SADR: u32 = 0xF0012FA8;
const DMA_CH125_DADR: u32 = 0xF0012FAC;
const DMA_CH125_ADICR: u32 = 0xF0012FB0;
const DMA_CH125_CHCFGR: u32 = 0xF0012FB4;
const DMA_CH125_SHADR: u32 = 0xF0012FB8;
const DMA_CH125_CHCSR: u32 = 0xF0012FBC;
const DMA_HRR87: u32 = 0xF001195C;
const DMA_CH126_RDCRCR: u32 = 0xF0012FC0;
const DMA_CH126_SDCRCR: u32 = 0xF0012FC4;
const DMA_CH126_SADR: u32 = 0xF0012FC8;
const DMA_CH126_DADR: u32 = 0xF0012FCC;
const DMA_CH126_ADICR: u32 = 0xF0012FD0;
const DMA_CH126_CHCFGR: u32 = 0xF0012FD4;
const DMA_CH126_SHADR: u32 = 0xF0012FD8;
const DMA_CH126_CHCSR: u32 = 0xF0012FDC;
const DMA_CH127_RDCRCR: u32 = 0xF0012FE0;
const DMA_CH127_SDCRCR: u32 = 0xF0012FE4;
const DMA_HRR88: u32 = 0xF0011960;
const DMA_CH127_SADR: u32 = 0xF0012FE8;
const DMA_CH127_DADR: u32 = 0xF0012FEC;
const DMA_CH127_ADICR: u32 = 0xF0012FF0;
const DMA_CH127_CHCFGR: u32 = 0xF0012FF4;
const DMA_CH127_SHADR: u32 = 0xF0012FF8;
const DMA_CH127_CHCSR: u32 = 0xF0012FFC;
const DMA_HRR89: u32 = 0xF0011964;
const DMA_HRR90: u32 = 0xF0011968;
const DMA_HRR91: u32 = 0xF001196C;
const DMA_HRR92: u32 = 0xF0011970;
const DMA_HRR93: u32 = 0xF0011974;
const DMA_ACCEN2_ACCENR0: u32 = 0xF0010050;
const DMA_HRR94: u32 = 0xF0011978;
const DMA_HRR95: u32 = 0xF001197C;
const DMA_HRR96: u32 = 0xF0011980;
const DMA_HRR97: u32 = 0xF0011984;
const DMA_HRR98: u32 = 0xF0011988;
const DMA_HRR99: u32 = 0xF001198C;
const DMA_HRR100: u32 = 0xF0011990;
const DMA_HRR101: u32 = 0xF0011994;
const DMA_HRR102: u32 = 0xF0011998;
const DMA_HRR103: u32 = 0xF001199C;
const DMA_HRR104: u32 = 0xF00119A0;
const DMA_HRR105: u32 = 0xF00119A4;
const DMA_HRR106: u32 = 0xF00119A8;
const DMA_HRR107: u32 = 0xF00119AC;
const DMA_HRR108: u32 = 0xF00119B0;
const DMA_ACCEN2_ACCENR1: u32 = 0xF0010054;
const DMA_HRR109: u32 = 0xF00119B4;
const DMA_HRR110: u32 = 0xF00119B8;
const DMA_HRR111: u32 = 0xF00119BC;
const DMA_HRR112: u32 = 0xF00119C0;
const DMA_HRR113: u32 = 0xF00119C4;
const DMA_HRR114: u32 = 0xF00119C8;
const DMA_HRR115: u32 = 0xF00119CC;
const DMA_HRR116: u32 = 0xF00119D0;
const DMA_HRR117: u32 = 0xF00119D4;
const DMA_HRR118: u32 = 0xF00119D8;
const DMA_HRR119: u32 = 0xF00119DC;
const DMA_HRR120: u32 = 0xF00119E0;
const DMA_HRR121: u32 = 0xF00119E4;
const DMA_HRR122: u32 = 0xF00119E8;
const DMA_HRR123: u32 = 0xF00119EC;
const DMA_HRR124: u32 = 0xF00119F0;
const DMA_HRR125: u32 = 0xF00119F4;
const DMA_HRR126: u32 = 0xF00119F8;
const DMA_HRR127: u32 = 0xF00119FC;
const DMA_SUSENR0: u32 = 0xF0011A00;
const DMA_SUSENR1: u32 = 0xF0011A04;
const DMA_ACCEN3_ACCENR0: u32 = 0xF0010058;
const DMA_SUSENR2: u32 = 0xF0011A08;
const DMA_SUSENR3: u32 = 0xF0011A0C;
const DMA_SUSENR4: u32 = 0xF0011A10;
const DMA_SUSENR5: u32 = 0xF0011A14;
const DMA_SUSENR6: u32 = 0xF0011A18;
const DMA_SUSENR7: u32 = 0xF0011A1C;
const DMA_SUSENR8: u32 = 0xF0011A20;
const DMA_SUSENR9: u32 = 0xF0011A24;
const DMA_SUSENR10: u32 = 0xF0011A28;
const DMA_SUSENR11: u32 = 0xF0011A2C;
const DMA_ACCEN3_ACCENR1: u32 = 0xF001005C;
const DMA_SUSENR12: u32 = 0xF0011A30;
const DMA_SUSENR13: u32 = 0xF0011A34;
const DMA_SUSENR14: u32 = 0xF0011A38;
const DMA_SUSENR15: u32 = 0xF0011A3C;
const DMA_SUSENR16: u32 = 0xF0011A40;
const DMA_SUSENR17: u32 = 0xF0011A44;
const DMA_SUSENR18: u32 = 0xF0011A48;
const DMA_SUSENR19: u32 = 0xF0011A4C;
const DMA_SUSENR20: u32 = 0xF0011A50;
const DMA_SUSENR21: u32 = 0xF0011A54;
const DMA_ME0_EER: u32 = 0xF0010120;
const DMA_SUSENR22: u32 = 0xF0011A58;
const DMA_SUSENR23: u32 = 0xF0011A5C;
const DMA_SUSENR24: u32 = 0xF0011A60;
const DMA_SUSENR25: u32 = 0xF0011A64;
const DMA_SUSENR26: u32 = 0xF0011A68;
const DMA_SUSENR27: u32 = 0xF0011A6C;
const DMA_SUSENR28: u32 = 0xF0011A70;
const DMA_SUSENR29: u32 = 0xF0011A74;
const DMA_SUSENR30: u32 = 0xF0011A78;
const DMA_SUSENR31: u32 = 0xF0011A7C;
const DMA_ME0_ERRSR: u32 = 0xF0010124;
const DMA_SUSENR32: u32 = 0xF0011A80;
const DMA_SUSENR33: u32 = 0xF0011A84;
const DMA_SUSENR34: u32 = 0xF0011A88;
const DMA_SUSENR35: u32 = 0xF0011A8C;
const DMA_SUSENR36: u32 = 0xF0011A90;
const DMA_SUSENR37: u32 = 0xF0011A94;
const DMA_SUSENR38: u32 = 0xF0011A98;
const DMA_SUSENR39: u32 = 0xF0011A9C;
const DMA_SUSENR40: u32 = 0xF0011AA0;
const DMA_SUSENR41: u32 = 0xF0011AA4;
const DMA_ME0_CLRE: u32 = 0xF0010128;
const DMA_SUSENR42: u32 = 0xF0011AA8;
const DMA_SUSENR43: u32 = 0xF0011AAC;
const DMA_SUSENR44: u32 = 0xF0011AB0;
const DMA_SUSENR45: u32 = 0xF0011AB4;
const DMA_SUSENR46: u32 = 0xF0011AB8;
const DMA_SUSENR47: u32 = 0xF0011ABC;
const DMA_SUSENR48: u32 = 0xF0011AC0;
const DMA_SUSENR49: u32 = 0xF0011AC4;
const DMA_SUSENR50: u32 = 0xF0011AC8;
const DMA_SUSENR51: u32 = 0xF0011ACC;
const DMA_ME0_SR: u32 = 0xF0010130;
const DMA_SUSENR52: u32 = 0xF0011AD0;
const DMA_SUSENR53: u32 = 0xF0011AD4;
const DMA_SUSENR54: u32 = 0xF0011AD8;
const DMA_SUSENR55: u32 = 0xF0011ADC;
const DMA_SUSENR56: u32 = 0xF0011AE0;
const DMA_SUSENR57: u32 = 0xF0011AE4;
const DMA_SUSENR58: u32 = 0xF0011AE8;
const DMA_SUSENR59: u32 = 0xF0011AEC;
const DMA_SUSENR60: u32 = 0xF0011AF0;
const DMA_SUSENR61: u32 = 0xF0011AF4;
const DMA_ME0_R0: u32 = 0xF0010140;
const DMA_SUSENR62: u32 = 0xF0011AF8;
const DMA_SUSENR63: u32 = 0xF0011AFC;
const DMA_SUSENR64: u32 = 0xF0011B00;
const DMA_SUSENR65: u32 = 0xF0011B04;
const DMA_SUSENR66: u32 = 0xF0011B08;
const DMA_SUSENR67: u32 = 0xF0011B0C;
const DMA_SUSENR68: u32 = 0xF0011B10;
const DMA_SUSENR69: u32 = 0xF0011B14;
const DMA_SUSENR70: u32 = 0xF0011B18;
const DMA_SUSENR71: u32 = 0xF0011B1C;
const DMA_ME0_R1: u32 = 0xF0010144;
const DMA_SUSENR72: u32 = 0xF0011B20;
const DMA_SUSENR73: u32 = 0xF0011B24;
const DMA_SUSENR74: u32 = 0xF0011B28;
const DMA_SUSENR75: u32 = 0xF0011B2C;
const DMA_SUSENR76: u32 = 0xF0011B30;
const DMA_SUSENR77: u32 = 0xF0011B34;
const DMA_SUSENR78: u32 = 0xF0011B38;
const DMA_SUSENR79: u32 = 0xF0011B3C;
const DMA_SUSENR80: u32 = 0xF0011B40;
const DMA_SUSENR81: u32 = 0xF0011B44;
const DMA_ME0_R2: u32 = 0xF0010148;
const DMA_SUSENR82: u32 = 0xF0011B48;
const DMA_SUSENR83: u32 = 0xF0011B4C;
const DMA_SUSENR84: u32 = 0xF0011B50;
const DMA_SUSENR85: u32 = 0xF0011B54;
const DMA_SUSENR86: u32 = 0xF0011B58;
const DMA_SUSENR87: u32 = 0xF0011B5C;
const DMA_SUSENR88: u32 = 0xF0011B60;
const DMA_SUSENR89: u32 = 0xF0011B64;
const DMA_SUSENR90: u32 = 0xF0011B68;
const DMA_SUSENR91: u32 = 0xF0011B6C;
const DMA_ME0_R3: u32 = 0xF001014C;
const DMA_SUSENR92: u32 = 0xF0011B70;
const DMA_SUSENR93: u32 = 0xF0011B74;
const DMA_SUSENR94: u32 = 0xF0011B78;
const DMA_SUSENR95: u32 = 0xF0011B7C;
const DMA_SUSENR96: u32 = 0xF0011B80;
const DMA_SUSENR97: u32 = 0xF0011B84;
const DMA_SUSENR98: u32 = 0xF0011B88;
const DMA_SUSENR99: u32 = 0xF0011B8C;
const DMA_SUSENR100: u32 = 0xF0011B90;
const DMA_SUSENR101: u32 = 0xF0011B94;
const DMA_SUSENR102: u32 = 0xF0011B98;
const DMA_SUSENR103: u32 = 0xF0011B9C;
const DMA_ME0_R4: u32 = 0xF0010150;
const DMA_SUSENR104: u32 = 0xF0011BA0;
const DMA_SUSENR105: u32 = 0xF0011BA4;
const DMA_SUSENR106: u32 = 0xF0011BA8;
const DMA_SUSENR107: u32 = 0xF0011BAC;
const DMA_SUSENR108: u32 = 0xF0011BB0;
const DMA_SUSENR109: u32 = 0xF0011BB4;
const DMA_SUSENR110: u32 = 0xF0011BB8;
const DMA_SUSENR111: u32 = 0xF0011BBC;
const DMA_SUSENR112: u32 = 0xF0011BC0;
const DMA_SUSENR113: u32 = 0xF0011BC4;
const DMA_SUSENR114: u32 = 0xF0011BC8;
const DMA_SUSENR115: u32 = 0xF0011BCC;
const DMA_SUSENR116: u32 = 0xF0011BD0;
const DMA_SUSENR117: u32 = 0xF0011BD4;
const DMA_SUSENR118: u32 = 0xF0011BD8;
const DMA_SUSENR119: u32 = 0xF0011BDC;
const DMA_SUSENR120: u32 = 0xF0011BE0;
const DMA_SUSENR121: u32 = 0xF0011BE4;
const DMA_SUSENR122: u32 = 0xF0011BE8;
const DMA_SUSENR123: u32 = 0xF0011BEC;
const DMA_SUSENR124: u32 = 0xF0011BF0;
const DMA_SUSENR125: u32 = 0xF0011BF4;
const DMA_SUSENR126: u32 = 0xF0011BF8;
const DMA_SUSENR127: u32 = 0xF0011BFC;
const DMA_ME0_R5: u32 = 0xF0010154;
const DMA_SUSACR0: u32 = 0xF0011C00;
const DMA_SUSACR1: u32 = 0xF0011C04;
const DMA_SUSACR2: u32 = 0xF0011C08;
const DMA_SUSACR3: u32 = 0xF0011C0C;
const DMA_SUSACR4: u32 = 0xF0011C10;
const DMA_SUSACR5: u32 = 0xF0011C14;
const DMA_SUSACR6: u32 = 0xF0011C18;
const DMA_SUSACR7: u32 = 0xF0011C1C;
const DMA_SUSACR8: u32 = 0xF0011C20;
const DMA_SUSACR9: u32 = 0xF0011C24;
const DMA_ME0_R6: u32 = 0xF0010158;
const DMA_SUSACR10: u32 = 0xF0011C28;
const DMA_SUSACR11: u32 = 0xF0011C2C;
const DMA_SUSACR12: u32 = 0xF0011C30;
const DMA_SUSACR13: u32 = 0xF0011C34;
const DMA_SUSACR14: u32 = 0xF0011C38;
const DMA_SUSACR15: u32 = 0xF0011C3C;
const DMA_SUSACR16: u32 = 0xF0011C40;
const DMA_SUSACR17: u32 = 0xF0011C44;
const DMA_SUSACR18: u32 = 0xF0011C48;
const DMA_SUSACR19: u32 = 0xF0011C4C;
const DMA_ME0_R7: u32 = 0xF001015C;
const DMA_SUSACR20: u32 = 0xF0011C50;
const DMA_SUSACR21: u32 = 0xF0011C54;
const DMA_SUSACR22: u32 = 0xF0011C58;
const DMA_SUSACR23: u32 = 0xF0011C5C;
const DMA_SUSACR24: u32 = 0xF0011C60;
const DMA_SUSACR25: u32 = 0xF0011C64;
const DMA_SUSACR26: u32 = 0xF0011C68;
const DMA_SUSACR27: u32 = 0xF0011C6C;
const DMA_SUSACR28: u32 = 0xF0011C70;
const DMA_SUSACR29: u32 = 0xF0011C74;
const DMA_ME0_RDCRC: u32 = 0xF0010180;
const DMA_SUSACR30: u32 = 0xF0011C78;
const DMA_SUSACR31: u32 = 0xF0011C7C;
const DMA_SUSACR32: u32 = 0xF0011C80;
const DMA_SUSACR33: u32 = 0xF0011C84;
const DMA_SUSACR34: u32 = 0xF0011C88;
const DMA_SUSACR35: u32 = 0xF0011C8C;
const DMA_SUSACR36: u32 = 0xF0011C90;
const DMA_SUSACR37: u32 = 0xF0011C94;
const DMA_SUSACR38: u32 = 0xF0011C98;
const DMA_SUSACR39: u32 = 0xF0011C9C;
const DMA_ME0_SDCRC: u32 = 0xF0010184;
const DMA_SUSACR40: u32 = 0xF0011CA0;
const DMA_SUSACR41: u32 = 0xF0011CA4;
const DMA_SUSACR42: u32 = 0xF0011CA8;
const DMA_SUSACR43: u32 = 0xF0011CAC;
const DMA_SUSACR44: u32 = 0xF0011CB0;
const DMA_SUSACR45: u32 = 0xF0011CB4;
const DMA_SUSACR46: u32 = 0xF0011CB8;
const DMA_SUSACR47: u32 = 0xF0011CBC;
const DMA_SUSACR48: u32 = 0xF0011CC0;
const DMA_SUSACR49: u32 = 0xF0011CC4;
const DMA_ME0_SADR: u32 = 0xF0010188;
const DMA_SUSACR50: u32 = 0xF0011CC8;
const DMA_SUSACR51: u32 = 0xF0011CCC;
const DMA_SUSACR52: u32 = 0xF0011CD0;
const DMA_SUSACR53: u32 = 0xF0011CD4;
const DMA_SUSACR54: u32 = 0xF0011CD8;
const DMA_SUSACR55: u32 = 0xF0011CDC;
const DMA_SUSACR56: u32 = 0xF0011CE0;
const DMA_SUSACR57: u32 = 0xF0011CE4;
const DMA_SUSACR58: u32 = 0xF0011CE8;
const DMA_SUSACR59: u32 = 0xF0011CEC;
const DMA_ME0_DADR: u32 = 0xF001018C;
const DMA_SUSACR60: u32 = 0xF0011CF0;
const DMA_SUSACR61: u32 = 0xF0011CF4;
const DMA_SUSACR62: u32 = 0xF0011CF8;
const DMA_SUSACR63: u32 = 0xF0011CFC;
const DMA_SUSACR64: u32 = 0xF0011D00;
const DMA_SUSACR65: u32 = 0xF0011D04;
const DMA_SUSACR66: u32 = 0xF0011D08;
const DMA_SUSACR67: u32 = 0xF0011D0C;
const DMA_SUSACR68: u32 = 0xF0011D10;
const DMA_SUSACR69: u32 = 0xF0011D14;
const DMA_ME0_ADICR: u32 = 0xF0010190;
const DMA_SUSACR70: u32 = 0xF0011D18;
const DMA_SUSACR71: u32 = 0xF0011D1C;
const DMA_SUSACR72: u32 = 0xF0011D20;
const DMA_SUSACR73: u32 = 0xF0011D24;
const DMA_SUSACR74: u32 = 0xF0011D28;
const DMA_SUSACR75: u32 = 0xF0011D2C;
const DMA_SUSACR76: u32 = 0xF0011D30;
const DMA_SUSACR77: u32 = 0xF0011D34;
const DMA_SUSACR78: u32 = 0xF0011D38;
const DMA_SUSACR79: u32 = 0xF0011D3C;
const DMA_ME0_CHCR: u32 = 0xF0010194;
const DMA_SUSACR80: u32 = 0xF0011D40;
const DMA_SUSACR81: u32 = 0xF0011D44;
const DMA_SUSACR82: u32 = 0xF0011D48;
const DMA_SUSACR83: u32 = 0xF0011D4C;
const DMA_SUSACR84: u32 = 0xF0011D50;
const DMA_SUSACR85: u32 = 0xF0011D54;
const DMA_SUSACR86: u32 = 0xF0011D58;
const DMA_SUSACR87: u32 = 0xF0011D5C;
const DMA_SUSACR88: u32 = 0xF0011D60;
const DMA_SUSACR89: u32 = 0xF0011D64;
const DMA_ME0_SHADR: u32 = 0xF0010198;
const DMA_SUSACR90: u32 = 0xF0011D68;
const DMA_SUSACR91: u32 = 0xF0011D6C;
const DMA_SUSACR92: u32 = 0xF0011D70;
const DMA_SUSACR93: u32 = 0xF0011D74;
const DMA_SUSACR94: u32 = 0xF0011D78;
const DMA_SUSACR95: u32 = 0xF0011D7C;
const DMA_SUSACR96: u32 = 0xF0011D80;
const DMA_SUSACR97: u32 = 0xF0011D84;
const DMA_SUSACR98: u32 = 0xF0011D88;
const DMA_SUSACR99: u32 = 0xF0011D8C;
const DMA_ME0_CHSR: u32 = 0xF001019C;
const DMA_SUSACR100: u32 = 0xF0011D90;
const DMA_SUSACR101: u32 = 0xF0011D94;
const DMA_SUSACR102: u32 = 0xF0011D98;
const DMA_SUSACR103: u32 = 0xF0011D9C;
const DMA_SUSACR104: u32 = 0xF0011DA0;
const DMA_SUSACR105: u32 = 0xF0011DA4;
const DMA_SUSACR106: u32 = 0xF0011DA8;
const DMA_SUSACR107: u32 = 0xF0011DAC;
const DMA_SUSACR108: u32 = 0xF0011DB0;
const DMA_SUSACR109: u32 = 0xF0011DB4;
const DMA_SUSACR110: u32 = 0xF0011DB8;
const DMA_SUSACR111: u32 = 0xF0011DBC;
const DMA_SUSACR112: u32 = 0xF0011DC0;
const DMA_SUSACR113: u32 = 0xF0011DC4;
const DMA_SUSACR114: u32 = 0xF0011DC8;
const DMA_SUSACR115: u32 = 0xF0011DCC;
const DMA_SUSACR116: u32 = 0xF0011DD0;
const DMA_SUSACR117: u32 = 0xF0011DD4;
const DMA_SUSACR118: u32 = 0xF0011DD8;
const DMA_SUSACR119: u32 = 0xF0011DDC;
const DMA_SUSACR120: u32 = 0xF0011DE0;
const DMA_SUSACR121: u32 = 0xF0011DE4;
const DMA_SUSACR122: u32 = 0xF0011DE8;
const DMA_ME1_EER: u32 = 0xF0011120;
const DMA_SUSACR123: u32 = 0xF0011DEC;
const DMA_SUSACR124: u32 = 0xF0011DF0;
const DMA_SUSACR125: u32 = 0xF0011DF4;
const DMA_SUSACR126: u32 = 0xF0011DF8;
const DMA_SUSACR127: u32 = 0xF0011DFC;
const DMA_TSR0: u32 = 0xF0011E00;
const DMA_TSR1: u32 = 0xF0011E04;
const DMA_TSR2: u32 = 0xF0011E08;
const DMA_TSR3: u32 = 0xF0011E0C;
const DMA_TSR4: u32 = 0xF0011E10;
const DMA_TSR5: u32 = 0xF0011E14;
const DMA_TSR6: u32 = 0xF0011E18;
const DMA_TSR7: u32 = 0xF0011E1C;
const DMA_ME1_ERRSR: u32 = 0xF0011124;
const DMA_TSR8: u32 = 0xF0011E20;
const DMA_TSR9: u32 = 0xF0011E24;
const DMA_TSR10: u32 = 0xF0011E28;
const DMA_TSR11: u32 = 0xF0011E2C;
const DMA_TSR12: u32 = 0xF0011E30;
const DMA_TSR13: u32 = 0xF0011E34;
const DMA_TSR14: u32 = 0xF0011E38;
const DMA_TSR15: u32 = 0xF0011E3C;
const DMA_TSR16: u32 = 0xF0011E40;
const DMA_TSR17: u32 = 0xF0011E44;
const DMA_ME1_CLRE: u32 = 0xF0011128;
const DMA_TSR18: u32 = 0xF0011E48;
const DMA_TSR19: u32 = 0xF0011E4C;
const DMA_TSR20: u32 = 0xF0011E50;
const DMA_TSR21: u32 = 0xF0011E54;
const DMA_TSR22: u32 = 0xF0011E58;
const DMA_TSR23: u32 = 0xF0011E5C;
const DMA_TSR24: u32 = 0xF0011E60;
const DMA_TSR25: u32 = 0xF0011E64;
const DMA_TSR26: u32 = 0xF0011E68;
const DMA_TSR27: u32 = 0xF0011E6C;
const DMA_ME1_SR: u32 = 0xF0011130;
const DMA_TSR28: u32 = 0xF0011E70;
const DMA_TSR29: u32 = 0xF0011E74;
const DMA_TSR30: u32 = 0xF0011E78;
const DMA_TSR31: u32 = 0xF0011E7C;
const DMA_TSR32: u32 = 0xF0011E80;
const DMA_TSR33: u32 = 0xF0011E84;
const DMA_TSR34: u32 = 0xF0011E88;
const DMA_TSR35: u32 = 0xF0011E8C;
const DMA_TSR36: u32 = 0xF0011E90;
const DMA_TSR37: u32 = 0xF0011E94;
const DMA_ME1_R0: u32 = 0xF0011140;
const DMA_TSR38: u32 = 0xF0011E98;
const DMA_TSR39: u32 = 0xF0011E9C;
const DMA_TSR40: u32 = 0xF0011EA0;
const DMA_TSR41: u32 = 0xF0011EA4;
const DMA_TSR42: u32 = 0xF0011EA8;
const DMA_TSR43: u32 = 0xF0011EAC;
const DMA_TSR44: u32 = 0xF0011EB0;
const DMA_TSR45: u32 = 0xF0011EB4;
const DMA_TSR46: u32 = 0xF0011EB8;
const DMA_TSR47: u32 = 0xF0011EBC;
const DMA_ME1_R1: u32 = 0xF0011144;
const DMA_TSR48: u32 = 0xF0011EC0;
const DMA_TSR49: u32 = 0xF0011EC4;
const DMA_TSR50: u32 = 0xF0011EC8;
const DMA_TSR51: u32 = 0xF0011ECC;
const DMA_TSR52: u32 = 0xF0011ED0;
const DMA_TSR53: u32 = 0xF0011ED4;
const DMA_TSR54: u32 = 0xF0011ED8;
const DMA_TSR55: u32 = 0xF0011EDC;
const DMA_TSR56: u32 = 0xF0011EE0;
const DMA_TSR57: u32 = 0xF0011EE4;
const DMA_ME1_R2: u32 = 0xF0011148;
const DMA_TSR58: u32 = 0xF0011EE8;
const DMA_TSR59: u32 = 0xF0011EEC;
const DMA_TSR60: u32 = 0xF0011EF0;
const DMA_TSR61: u32 = 0xF0011EF4;
const DMA_TSR62: u32 = 0xF0011EF8;
const DMA_TSR63: u32 = 0xF0011EFC;
const DMA_TSR64: u32 = 0xF0011F00;
const DMA_TSR65: u32 = 0xF0011F04;
const DMA_TSR66: u32 = 0xF0011F08;
const DMA_TSR67: u32 = 0xF0011F0C;
const DMA_ME1_R3: u32 = 0xF001114C;
const DMA_TSR68: u32 = 0xF0011F10;
const DMA_TSR69: u32 = 0xF0011F14;
const DMA_TSR70: u32 = 0xF0011F18;
const DMA_TSR71: u32 = 0xF0011F1C;
const DMA_TSR72: u32 = 0xF0011F20;
const DMA_TSR73: u32 = 0xF0011F24;
const DMA_TSR74: u32 = 0xF0011F28;
const DMA_TSR75: u32 = 0xF0011F2C;
const DMA_TSR76: u32 = 0xF0011F30;
const DMA_TSR77: u32 = 0xF0011F34;
const DMA_ME1_R4: u32 = 0xF0011150;
const DMA_TSR78: u32 = 0xF0011F38;
const DMA_TSR79: u32 = 0xF0011F3C;
const DMA_TSR80: u32 = 0xF0011F40;
const DMA_TSR81: u32 = 0xF0011F44;
const DMA_TSR82: u32 = 0xF0011F48;
const DMA_TSR83: u32 = 0xF0011F4C;
const DMA_TSR84: u32 = 0xF0011F50;
const DMA_TSR85: u32 = 0xF0011F54;
const DMA_TSR86: u32 = 0xF0011F58;
const DMA_TSR87: u32 = 0xF0011F5C;
const DMA_ME1_R5: u32 = 0xF0011154;
const DMA_TSR88: u32 = 0xF0011F60;
const DMA_TSR89: u32 = 0xF0011F64;
const DMA_TSR90: u32 = 0xF0011F68;
const DMA_TSR91: u32 = 0xF0011F6C;
const DMA_TSR92: u32 = 0xF0011F70;
const DMA_TSR93: u32 = 0xF0011F74;
const DMA_TSR94: u32 = 0xF0011F78;
const DMA_TSR95: u32 = 0xF0011F7C;
const DMA_TSR96: u32 = 0xF0011F80;
const DMA_TSR97: u32 = 0xF0011F84;
const DMA_ME1_R6: u32 = 0xF0011158;
const DMA_TSR98: u32 = 0xF0011F88;
const DMA_TSR99: u32 = 0xF0011F8C;
const DMA_TSR100: u32 = 0xF0011F90;
const DMA_TSR101: u32 = 0xF0011F94;
const DMA_TSR102: u32 = 0xF0011F98;
const DMA_TSR103: u32 = 0xF0011F9C;
const DMA_TSR104: u32 = 0xF0011FA0;
const DMA_TSR105: u32 = 0xF0011FA4;
const DMA_TSR106: u32 = 0xF0011FA8;
const DMA_TSR107: u32 = 0xF0011FAC;
const DMA_TSR108: u32 = 0xF0011FB0;
const DMA_TSR109: u32 = 0xF0011FB4;
const DMA_TSR110: u32 = 0xF0011FB8;
const DMA_TSR111: u32 = 0xF0011FBC;
const DMA_TSR112: u32 = 0xF0011FC0;
const DMA_TSR113: u32 = 0xF0011FC4;
const DMA_TSR114: u32 = 0xF0011FC8;
const DMA_TSR115: u32 = 0xF0011FCC;
const DMA_TSR116: u32 = 0xF0011FD0;
const DMA_TSR117: u32 = 0xF0011FD4;
const DMA_ME1_R7: u32 = 0xF001115C;
const DMA_TSR118: u32 = 0xF0011FD8;
const DMA_TSR119: u32 = 0xF0011FDC;
const DMA_TSR120: u32 = 0xF0011FE0;
const DMA_TSR121: u32 = 0xF0011FE4;
const DMA_TSR122: u32 = 0xF0011FE8;
const DMA_TSR123: u32 = 0xF0011FEC;
const DMA_TSR124: u32 = 0xF0011FF0;
const DMA_TSR125: u32 = 0xF0011FF4;
const DMA_TSR126: u32 = 0xF0011FF8;
const DMA_TSR127: u32 = 0xF0011FFC;
const DMA_CH0_RDCRCR: u32 = 0xF0012000;
const DMA_CH0_SDCRCR: u32 = 0xF0012004;
const DMA_CH0_SADR: u32 = 0xF0012008;
const DMA_CH0_DADR: u32 = 0xF001200C;
const DMA_CH0_ADICR: u32 = 0xF0012010;
const DMA_CH0_CHCFGR: u32 = 0xF0012014;
const DMA_ME1_RDCRC: u32 = 0xF0011180;
const DMA_CH0_SHADR: u32 = 0xF0012018;
const DMA_CH0_CHCSR: u32 = 0xF001201C;
const DMA_CH1_RDCRCR: u32 = 0xF0012020;
const DMA_CH1_SDCRCR: u32 = 0xF0012024;
const DMA_CH1_SADR: u32 = 0xF0012028;
const DMA_CH1_DADR: u32 = 0xF001202C;
const DMA_CH1_ADICR: u32 = 0xF0012030;
const DMA_CH1_CHCFGR: u32 = 0xF0012034;
const DMA_CH1_SHADR: u32 = 0xF0012038;
const DMA_CH1_CHCSR: u32 = 0xF001203C;
const DMA_ME1_SDCRC: u32 = 0xF0011184;
const DMA_CH2_RDCRCR: u32 = 0xF0012040;
const DMA_CH2_SDCRCR: u32 = 0xF0012044;
const DMA_CH2_SADR: u32 = 0xF0012048;
const DMA_CH2_DADR: u32 = 0xF001204C;
const DMA_CH2_ADICR: u32 = 0xF0012050;
const DMA_CH2_CHCFGR: u32 = 0xF0012054;
const DMA_CH2_SHADR: u32 = 0xF0012058;
const DMA_CH2_CHCSR: u32 = 0xF001205C;
const DMA_CH3_RDCRCR: u32 = 0xF0012060;
const DMA_CH3_SDCRCR: u32 = 0xF0012064;
const DMA_ME1_SADR: u32 = 0xF0011188;
const DMA_CH3_SADR: u32 = 0xF0012068;
const DMA_CH3_DADR: u32 = 0xF001206C;
const DMA_CH3_ADICR: u32 = 0xF0012070;
const DMA_CH3_CHCFGR: u32 = 0xF0012074;
const DMA_CH3_SHADR: u32 = 0xF0012078;
const DMA_CH3_CHCSR: u32 = 0xF001207C;
const DMA_CH4_RDCRCR: u32 = 0xF0012080;
const DMA_CH4_SDCRCR: u32 = 0xF0012084;
const DMA_CH4_SADR: u32 = 0xF0012088;
const DMA_CH4_DADR: u32 = 0xF001208C;
const DMA_ME1_DADR: u32 = 0xF001118C;
const DMA_CH4_ADICR: u32 = 0xF0012090;
const DMA_CH4_CHCFGR: u32 = 0xF0012094;
const DMA_CH4_SHADR: u32 = 0xF0012098;
const DMA_CH4_CHCSR: u32 = 0xF001209C;
const DMA_CH5_RDCRCR: u32 = 0xF00120A0;
const DMA_CH5_SDCRCR: u32 = 0xF00120A4;
const DMA_CH5_SADR: u32 = 0xF00120A8;
const DMA_CH5_DADR: u32 = 0xF00120AC;
const DMA_CH5_ADICR: u32 = 0xF00120B0;
const DMA_CH5_CHCFGR: u32 = 0xF00120B4;
const DMA_ME1_ADICR: u32 = 0xF0011190;
const DMA_CH5_SHADR: u32 = 0xF00120B8;
const DMA_CH5_CHCSR: u32 = 0xF00120BC;
const DMA_CH6_RDCRCR: u32 = 0xF00120C0;
const DMA_CH6_SDCRCR: u32 = 0xF00120C4;
const DMA_CH6_SADR: u32 = 0xF00120C8;
const DMA_CH6_DADR: u32 = 0xF00120CC;
const DMA_CH6_ADICR: u32 = 0xF00120D0;
const DMA_CH6_CHCFGR: u32 = 0xF00120D4;
const DMA_CH6_SHADR: u32 = 0xF00120D8;
const DMA_CH6_CHCSR: u32 = 0xF00120DC;
const DMA_ME1_CHCR: u32 = 0xF0011194;
const DMA_CH7_RDCRCR: u32 = 0xF00120E0;
const DMA_CH7_SDCRCR: u32 = 0xF00120E4;
const DMA_CH7_SADR: u32 = 0xF00120E8;
const DMA_CH7_DADR: u32 = 0xF00120EC;
const DMA_CH7_ADICR: u32 = 0xF00120F0;
const DMA_CH7_CHCFGR: u32 = 0xF00120F4;
const DMA_CH7_SHADR: u32 = 0xF00120F8;
const DMA_CH7_CHCSR: u32 = 0xF00120FC;
const DMA_CH8_RDCRCR: u32 = 0xF0012100;
const DMA_CH8_SDCRCR: u32 = 0xF0012104;
const DMA_ME1_SHADR: u32 = 0xF0011198;
const DMA_CH8_SADR: u32 = 0xF0012108;
const DMA_CH8_DADR: u32 = 0xF001210C;
const DMA_CH8_ADICR: u32 = 0xF0012110;
const DMA_CH8_CHCFGR: u32 = 0xF0012114;
const DMA_CH8_SHADR: u32 = 0xF0012118;
const DMA_CH8_CHCSR: u32 = 0xF001211C;
const DMA_CH9_RDCRCR: u32 = 0xF0012120;
const DMA_CH9_SDCRCR: u32 = 0xF0012124;
const DMA_CH9_SADR: u32 = 0xF0012128;
const DMA_CH9_DADR: u32 = 0xF001212C;
const DMA_ME1_CHSR: u32 = 0xF001119C;
const DMA_CH9_ADICR: u32 = 0xF0012130;
const DMA_CH9_CHCFGR: u32 = 0xF0012134;
const DMA_CH9_SHADR: u32 = 0xF0012138;
const DMA_CH9_CHCSR: u32 = 0xF001213C;
const DMA_CH10_RDCRCR: u32 = 0xF0012140;
const DMA_CH10_SDCRCR: u32 = 0xF0012144;
const DMA_CH10_SADR: u32 = 0xF0012148;
const DMA_CH10_DADR: u32 = 0xF001214C;
const DMA_CH10_ADICR: u32 = 0xF0012150;
const DMA_CH10_CHCFGR: u32 = 0xF0012154;
const DMA_OTSS: u32 = 0xF0011200;
const DMA_CH10_SHADR: u32 = 0xF0012158;
const DMA_CH10_CHCSR: u32 = 0xF001215C;
const DMA_CH11_RDCRCR: u32 = 0xF0012160;
const DMA_CH11_SDCRCR: u32 = 0xF0012164;
const DMA_PRR0: u32 = 0xF0011208;
const DMA_CH11_SADR: u32 = 0xF0012168;
const DMA_CH11_DADR: u32 = 0xF001216C;
const DMA_CH11_ADICR: u32 = 0xF0012170;
const DMA_CH11_CHCFGR: u32 = 0xF0012174;
const DMA_CH11_SHADR: u32 = 0xF0012178;
const DMA_PRR1: u32 = 0xF001120C;
const DMA_CH11_CHCSR: u32 = 0xF001217C;
const DMA_CH12_RDCRCR: u32 = 0xF0012180;
const DMA_CH12_SDCRCR: u32 = 0xF0012184;
const DMA_CH12_SADR: u32 = 0xF0012188;
const DMA_TIME: u32 = 0xF0011210;
const DMA_CH12_DADR: u32 = 0xF001218C;
const DMA_CH12_ADICR: u32 = 0xF0012190;
const DMA_CH12_CHCFGR: u32 = 0xF0012194;
const DMA_CH12_SHADR: u32 = 0xF0012198;
const DMA_MODE0: u32 = 0xF0011300;
const DMA_CH12_CHCSR: u32 = 0xF001219C;
const DMA_CH13_RDCRCR: u32 = 0xF00121A0;
const DMA_CH13_SDCRCR: u32 = 0xF00121A4;
const DMA_CH13_SADR: u32 = 0xF00121A8;
const DMA_CH13_DADR: u32 = 0xF00121AC;
const DMA_MODE1: u32 = 0xF0011304;
const DMA_CH13_ADICR: u32 = 0xF00121B0;
const DMA_CH13_CHCFGR: u32 = 0xF00121B4;
const DMA_CH13_SHADR: u32 = 0xF00121B8;
const DMA_CH13_CHCSR: u32 = 0xF00121BC;
const DMA_MODE2: u32 = 0xF0011308;
const DMA_CH14_RDCRCR: u32 = 0xF00121C0;
const DMA_CH14_SDCRCR: u32 = 0xF00121C4;
const DMA_CH14_SADR: u32 = 0xF00121C8;
const DMA_CH14_DADR: u32 = 0xF00121CC;
const DMA_MODE3: u32 = 0xF001130C;
const DMA_CH14_ADICR: u32 = 0xF00121D0;
const DMA_CH14_CHCFGR: u32 = 0xF00121D4;
const DMA_CH14_SHADR: u32 = 0xF00121D8;
const DMA_CH14_CHCSR: u32 = 0xF00121DC;
const DMA_ERRINTR0: u32 = 0xF0011320;
const DMA_CH15_RDCRCR: u32 = 0xF00121E0;
const DMA_CH15_SDCRCR: u32 = 0xF00121E4;
const DMA_CH15_SADR: u32 = 0xF00121E8;
const DMA_CH15_DADR: u32 = 0xF00121EC;
const DMA_CH15_ADICR: u32 = 0xF00121F0;
const DMA_ERRINTR1: u32 = 0xF0011324;
const DMA_CH15_CHCFGR: u32 = 0xF00121F4;
const DMA_CH15_SHADR: u32 = 0xF00121F8;
const DMA_CH15_CHCSR: u32 = 0xF00121FC;
const DMA_CH16_RDCRCR: u32 = 0xF0012200;
const DMA_ERRINTR2: u32 = 0xF0011328;
const DMA_CH16_SDCRCR: u32 = 0xF0012204;
const DMA_CH16_SADR: u32 = 0xF0012208;
const DMA_CH16_DADR: u32 = 0xF001220C;
const DMA_CH16_ADICR: u32 = 0xF0012210;
const DMA_ERRINTR3: u32 = 0xF001132C;
const DMA_CH16_CHCFGR: u32 = 0xF0012214;
const DMA_CH16_SHADR: u32 = 0xF0012218;
const DMA_CH16_CHCSR: u32 = 0xF001221C;
const DMA_CH17_RDCRCR: u32 = 0xF0012220;
const DMA_CH17_SDCRCR: u32 = 0xF0012224;
const DMA_HRR0: u32 = 0xF0011800;
const DMA_CH17_SADR: u32 = 0xF0012228;
const DMA_CH17_DADR: u32 = 0xF001222C;
const DMA_CH17_ADICR: u32 = 0xF0012230;
const DMA_CH17_CHCFGR: u32 = 0xF0012234;
const DMA_CH17_SHADR: u32 = 0xF0012238;
const DMA_CH17_CHCSR: u32 = 0xF001223C;
const DMA_CH18_RDCRCR: u32 = 0xF0012240;
const DMA_CH18_SDCRCR: u32 = 0xF0012244;
const DMA_CH18_SADR: u32 = 0xF0012248;
const DMA_CH18_DADR: u32 = 0xF001224C;
const DMA_HRR1: u32 = 0xF0011804;
const DMA_CH18_ADICR: u32 = 0xF0012250;
const DMA_CH18_CHCFGR: u32 = 0xF0012254;
const DMA_CH18_SHADR: u32 = 0xF0012258;
const DMA_CH18_CHCSR: u32 = 0xF001225C;
const DMA_CH19_RDCRCR: u32 = 0xF0012260;
const DMA_CH19_SDCRCR: u32 = 0xF0012264;
const DMA_CH19_SADR: u32 = 0xF0012268;
const DMA_CH19_DADR: u32 = 0xF001226C;
const DMA_CH19_ADICR: u32 = 0xF0012270;
const DMA_CH19_CHCFGR: u32 = 0xF0012274;
const DMA_HRR2: u32 = 0xF0011808;
const DMA_CH19_SHADR: u32 = 0xF0012278;
const DMA_CH19_CHCSR: u32 = 0xF001227C;
const DMA_CH20_RDCRCR: u32 = 0xF0012280;
const DMA_CH20_SDCRCR: u32 = 0xF0012284;
const DMA_CH20_SADR: u32 = 0xF0012288;
const DMA_CH20_DADR: u32 = 0xF001228C;
const DMA_CH20_ADICR: u32 = 0xF0012290;
const DMA_CH20_CHCFGR: u32 = 0xF0012294;
const DMA_CH20_SHADR: u32 = 0xF0012298;
const DMA_CH20_CHCSR: u32 = 0xF001229C;
const DMA_HRR3: u32 = 0xF001180C;
const DMA_CH21_RDCRCR: u32 = 0xF00122A0;
const DMA_CH21_SDCRCR: u32 = 0xF00122A4;
const DMA_CH21_SADR: u32 = 0xF00122A8;
const DMA_CH21_DADR: u32 = 0xF00122AC;
const DMA_CH21_ADICR: u32 = 0xF00122B0;
const DMA_CH21_CHCFGR: u32 = 0xF00122B4;
const DMA_CH21_SHADR: u32 = 0xF00122B8;
const DMA_CH21_CHCSR: u32 = 0xF00122BC;
const DMA_CH22_RDCRCR: u32 = 0xF00122C0;
const DMA_CH22_SDCRCR: u32 = 0xF00122C4;
const DMA_HRR4: u32 = 0xF0011810;
const DMA_CH22_SADR: u32 = 0xF00122C8;
const DMA_CH22_DADR: u32 = 0xF00122CC;
const DMA_CH22_ADICR: u32 = 0xF00122D0;
const DMA_CH22_CHCFGR: u32 = 0xF00122D4;
const DMA_CH22_SHADR: u32 = 0xF00122D8;
const DMA_CH22_CHCSR: u32 = 0xF00122DC;
const DMA_CH23_RDCRCR: u32 = 0xF00122E0;
const DMA_CH23_SDCRCR: u32 = 0xF00122E4;
const DMA_CH23_SADR: u32 = 0xF00122E8;
const DMA_CH23_DADR: u32 = 0xF00122EC;
const DMA_HRR5: u32 = 0xF0011814;
const DMA_CH23_ADICR: u32 = 0xF00122F0;
const DMA_CH23_CHCFGR: u32 = 0xF00122F4;
const DMA_CH23_SHADR: u32 = 0xF00122F8;
const DMA_CH23_CHCSR: u32 = 0xF00122FC;
const DMA_CH24_RDCRCR: u32 = 0xF0012300;
const DMA_CH24_SDCRCR: u32 = 0xF0012304;
const DMA_CH24_SADR: u32 = 0xF0012308;
const DMA_CH24_DADR: u32 = 0xF001230C;
const DMA_CH24_ADICR: u32 = 0xF0012310;
const DMA_CH24_CHCFGR: u32 = 0xF0012314;
const DMA_HRR6: u32 = 0xF0011818;
const DMA_CH24_SHADR: u32 = 0xF0012318;
const DMA_CH24_CHCSR: u32 = 0xF001231C;
const DMA_CH25_RDCRCR: u32 = 0xF0012320;
const DMA_CH25_SDCRCR: u32 = 0xF0012324;
const DMA_CH25_SADR: u32 = 0xF0012328;
const DMA_CH25_DADR: u32 = 0xF001232C;
const DMA_CH25_ADICR: u32 = 0xF0012330;
const DMA_CH25_CHCFGR: u32 = 0xF0012334;
const DMA_CH25_SHADR: u32 = 0xF0012338;
const DMA_CH25_CHCSR: u32 = 0xF001233C;
const DMA_HRR7: u32 = 0xF001181C;
const DMA_CH26_RDCRCR: u32 = 0xF0012340;
const DMA_CH26_SDCRCR: u32 = 0xF0012344;
const DMA_CH26_SADR: u32 = 0xF0012348;
const DMA_CH26_DADR: u32 = 0xF001234C;
const DMA_CH26_ADICR: u32 = 0xF0012350;
const DMA_CH26_CHCFGR: u32 = 0xF0012354;
const DMA_CH26_SHADR: u32 = 0xF0012358;
const DMA_CH26_CHCSR: u32 = 0xF001235C;
const DMA_CH27_RDCRCR: u32 = 0xF0012360;
const DMA_CH27_SDCRCR: u32 = 0xF0012364;
const DMA_HRR8: u32 = 0xF0011820;
const DMA_CH27_SADR: u32 = 0xF0012368;
const DMA_CH27_DADR: u32 = 0xF001236C;
const DMA_CH27_ADICR: u32 = 0xF0012370;
const DMA_CH27_CHCFGR: u32 = 0xF0012374;
const DMA_CH27_SHADR: u32 = 0xF0012378;
const DMA_CH27_CHCSR: u32 = 0xF001237C;
const DMA_CH28_RDCRCR: u32 = 0xF0012380;
const DMA_CH28_SDCRCR: u32 = 0xF0012384;
const DMA_CH28_SADR: u32 = 0xF0012388;
const DMA_CH28_DADR: u32 = 0xF001238C;
const DMA_HRR9: u32 = 0xF0011824;
const DMA_CH28_ADICR: u32 = 0xF0012390;
const DMA_CH28_CHCFGR: u32 = 0xF0012394;
const DMA_CH28_SHADR: u32 = 0xF0012398;
const DMA_CH28_CHCSR: u32 = 0xF001239C;
const DMA_CH29_RDCRCR: u32 = 0xF00123A0;
const DMA_CH29_SDCRCR: u32 = 0xF00123A4;
const DMA_CH29_SADR: u32 = 0xF00123A8;
const DMA_CH29_DADR: u32 = 0xF00123AC;
const DMA_CH29_ADICR: u32 = 0xF00123B0;
const DMA_CH29_CHCFGR: u32 = 0xF00123B4;
const DMA_HRR10: u32 = 0xF0011828;
const DMA_CH29_SHADR: u32 = 0xF00123B8;
const DMA_CH29_CHCSR: u32 = 0xF00123BC;
const DMA_CH30_RDCRCR: u32 = 0xF00123C0;
const DMA_CH30_SDCRCR: u32 = 0xF00123C4;
const DMA_CH30_SADR: u32 = 0xF00123C8;
const DMA_CH30_DADR: u32 = 0xF00123CC;
const DMA_CH30_ADICR: u32 = 0xF00123D0;
const DMA_CH30_CHCFGR: u32 = 0xF00123D4;
const DMA_CH30_SHADR: u32 = 0xF00123D8;
const DMA_CH30_CHCSR: u32 = 0xF00123DC;
const DMA_HRR11: u32 = 0xF001182C;
const DMA_CH31_RDCRCR: u32 = 0xF00123E0;
const DMA_CH31_SDCRCR: u32 = 0xF00123E4;
const DMA_CH31_SADR: u32 = 0xF00123E8;
const DMA_CH31_DADR: u32 = 0xF00123EC;
const DMA_CH31_ADICR: u32 = 0xF00123F0;
const DMA_CH31_CHCFGR: u32 = 0xF00123F4;
const DMA_CH31_SHADR: u32 = 0xF00123F8;
const DMA_CH31_CHCSR: u32 = 0xF00123FC;
const DMA_CH32_RDCRCR: u32 = 0xF0012400;
const DMA_CH32_SDCRCR: u32 = 0xF0012404;
const DMA_HRR12: u32 = 0xF0011830;
const DMA_CH32_SADR: u32 = 0xF0012408;
const DMA_CH32_DADR: u32 = 0xF001240C;
const DMA_CH32_ADICR: u32 = 0xF0012410;
const DMA_CH32_CHCFGR: u32 = 0xF0012414;
const DMA_CH32_SHADR: u32 = 0xF0012418;
const DMA_CH32_CHCSR: u32 = 0xF001241C;
const DMA_CH33_RDCRCR: u32 = 0xF0012420;
const DMA_CH33_SDCRCR: u32 = 0xF0012424;
const DMA_CH33_SADR: u32 = 0xF0012428;
const DMA_CH33_DADR: u32 = 0xF001242C;
const DMA_HRR13: u32 = 0xF0011834;
const DMA_CH33_ADICR: u32 = 0xF0012430;
const DMA_CH33_CHCFGR: u32 = 0xF0012434;
const DMA_CH33_SHADR: u32 = 0xF0012438;
const DMA_CH33_CHCSR: u32 = 0xF001243C;
const DMA_CH34_RDCRCR: u32 = 0xF0012440;
const DMA_CH34_SDCRCR: u32 = 0xF0012444;
const DMA_CH34_SADR: u32 = 0xF0012448;
const DMA_CH34_DADR: u32 = 0xF001244C;
const DMA_CH34_ADICR: u32 = 0xF0012450;
const DMA_CH34_CHCFGR: u32 = 0xF0012454;
const DMA_HRR14: u32 = 0xF0011838;
const DMA_CH34_SHADR: u32 = 0xF0012458;
const DMA_CH34_CHCSR: u32 = 0xF001245C;
const DMA_CH35_RDCRCR: u32 = 0xF0012460;
const DMA_CH35_SDCRCR: u32 = 0xF0012464;
const DMA_CH35_SADR: u32 = 0xF0012468;
const DMA_CH35_DADR: u32 = 0xF001246C;
const DMA_CH35_ADICR: u32 = 0xF0012470;
const DMA_CH35_CHCFGR: u32 = 0xF0012474;
const DMA_CH35_SHADR: u32 = 0xF0012478;
const DMA_CH35_CHCSR: u32 = 0xF001247C;
const DMA_HRR15: u32 = 0xF001183C;
const DMA_CH36_RDCRCR: u32 = 0xF0012480;
const DMA_CH36_SDCRCR: u32 = 0xF0012484;
const DMA_CH36_SADR: u32 = 0xF0012488;
const DMA_CH36_DADR: u32 = 0xF001248C;
const DMA_CH36_ADICR: u32 = 0xF0012490;
const DMA_CH36_CHCFGR: u32 = 0xF0012494;
const DMA_CH36_SHADR: u32 = 0xF0012498;
const DMA_CH36_CHCSR: u32 = 0xF001249C;
const DMA_CH37_RDCRCR: u32 = 0xF00124A0;
const DMA_CH37_SDCRCR: u32 = 0xF00124A4;
const DMA_HRR16: u32 = 0xF0011840;
const DMA_CH37_SADR: u32 = 0xF00124A8;
const DMA_CH37_DADR: u32 = 0xF00124AC;
const DMA_CH37_ADICR: u32 = 0xF00124B0;
const DMA_CH37_CHCFGR: u32 = 0xF00124B4;
const DMA_CH37_SHADR: u32 = 0xF00124B8;
const DMA_CH37_CHCSR: u32 = 0xF00124BC;
const DMA_CH38_RDCRCR: u32 = 0xF00124C0;
const DMA_CH38_SDCRCR: u32 = 0xF00124C4;
const DMA_CH38_SADR: u32 = 0xF00124C8;
const DMA_CH38_DADR: u32 = 0xF00124CC;
const DMA_HRR17: u32 = 0xF0011844;
const DMA_CH38_ADICR: u32 = 0xF00124D0;
const DMA_CH38_CHCFGR: u32 = 0xF00124D4;
const DMA_CH38_SHADR: u32 = 0xF00124D8;
const DMA_CH38_CHCSR: u32 = 0xF00124DC;
const DMA_CH39_RDCRCR: u32 = 0xF00124E0;
const DMA_CH39_SDCRCR: u32 = 0xF00124E4;
const DMA_CH39_SADR: u32 = 0xF00124E8;
const DMA_CH39_DADR: u32 = 0xF00124EC;
const DMA_CH39_ADICR: u32 = 0xF00124F0;
const DMA_CH39_CHCFGR: u32 = 0xF00124F4;
const DMA_HRR18: u32 = 0xF0011848;
const DMA_CH39_SHADR: u32 = 0xF00124F8;
const DMA_CH39_CHCSR: u32 = 0xF00124FC;
const DMA_CH40_RDCRCR: u32 = 0xF0012500;
const DMA_CH40_SDCRCR: u32 = 0xF0012504;
const DMA_CH40_SADR: u32 = 0xF0012508;
const DMA_CH40_DADR: u32 = 0xF001250C;
const DMA_CH40_ADICR: u32 = 0xF0012510;
const DMA_CH40_CHCFGR: u32 = 0xF0012514;
const DMA_CH40_SHADR: u32 = 0xF0012518;
const DMA_CH40_CHCSR: u32 = 0xF001251C;
const DMA_HRR19: u32 = 0xF001184C;
const DMA_CH41_RDCRCR: u32 = 0xF0012520;
const DMA_CH41_SDCRCR: u32 = 0xF0012524;
const DMA_CH41_SADR: u32 = 0xF0012528;
const DMA_CH41_DADR: u32 = 0xF001252C;
const DMA_CH41_ADICR: u32 = 0xF0012530;
const DMA_CH41_CHCFGR: u32 = 0xF0012534;
const DMA_CH41_SHADR: u32 = 0xF0012538;
const DMA_CH41_CHCSR: u32 = 0xF001253C;
const DMA_CH42_RDCRCR: u32 = 0xF0012540;
const DMA_CH42_SDCRCR: u32 = 0xF0012544;
const DMA_HRR20: u32 = 0xF0011850;
const DMA_CH42_SADR: u32 = 0xF0012548;
const DMA_CH42_DADR: u32 = 0xF001254C;
const DMA_CH42_ADICR: u32 = 0xF0012550;
const DMA_CH42_CHCFGR: u32 = 0xF0012554;
const DMA_CH42_SHADR: u32 = 0xF0012558;
const DMA_CH42_CHCSR: u32 = 0xF001255C;
const DMA_CH43_RDCRCR: u32 = 0xF0012560;
const DMA_CH43_SDCRCR: u32 = 0xF0012564;
const DMA_CH43_SADR: u32 = 0xF0012568;
const DMA_CH43_DADR: u32 = 0xF001256C;
const DMA_HRR21: u32 = 0xF0011854;
const DMA_CH43_ADICR: u32 = 0xF0012570;
const DMA_CH43_CHCFGR: u32 = 0xF0012574;
const DMA_CH43_SHADR: u32 = 0xF0012578;
const DMA_CH43_CHCSR: u32 = 0xF001257C;
const DMA_CH44_RDCRCR: u32 = 0xF0012580;
const DMA_CH44_SDCRCR: u32 = 0xF0012584;
const DMA_CH44_SADR: u32 = 0xF0012588;
const DMA_CH44_DADR: u32 = 0xF001258C;
const DMA_CH44_ADICR: u32 = 0xF0012590;
const DMA_CH44_CHCFGR: u32 = 0xF0012594;
const DMA_HRR22: u32 = 0xF0011858;
const DMA_CH44_SHADR: u32 = 0xF0012598;
const DMA_CH44_CHCSR: u32 = 0xF001259C;
const DMA_CH45_RDCRCR: u32 = 0xF00125A0;
const DMA_CH45_SDCRCR: u32 = 0xF00125A4;
const DMA_CH45_SADR: u32 = 0xF00125A8;
const DMA_CH45_DADR: u32 = 0xF00125AC;
const DMA_CH45_ADICR: u32 = 0xF00125B0;
const DMA_CH45_CHCFGR: u32 = 0xF00125B4;
const DMA_CH45_SHADR: u32 = 0xF00125B8;
const DMA_CH45_CHCSR: u32 = 0xF00125BC;
const DMA_HRR23: u32 = 0xF001185C;
const DMA_CH46_RDCRCR: u32 = 0xF00125C0;
const DMA_CH46_SDCRCR: u32 = 0xF00125C4;
const DMA_CH46_SADR: u32 = 0xF00125C8;
const DMA_CH46_DADR: u32 = 0xF00125CC;
const DMA_CH46_ADICR: u32 = 0xF00125D0;
const DMA_CH46_CHCFGR: u32 = 0xF00125D4;
const DMA_CH46_SHADR: u32 = 0xF00125D8;
const DMA_CH46_CHCSR: u32 = 0xF00125DC;
const DMA_CH47_RDCRCR: u32 = 0xF00125E0;
const DMA_CH47_SDCRCR: u32 = 0xF00125E4;
const DMA_HRR24: u32 = 0xF0011860;
const DMA_CH47_SADR: u32 = 0xF00125E8;
const DMA_CH47_DADR: u32 = 0xF00125EC;
const DMA_CH47_ADICR: u32 = 0xF00125F0;
const DMA_CH47_CHCFGR: u32 = 0xF00125F4;
const DMA_CH47_SHADR: u32 = 0xF00125F8;
const DMA_CH47_CHCSR: u32 = 0xF00125FC;
const DMA_CH48_RDCRCR: u32 = 0xF0012600;
const DMA_CH48_SDCRCR: u32 = 0xF0012604;
const DMA_CH48_SADR: u32 = 0xF0012608;
const DMA_CH48_DADR: u32 = 0xF001260C;
const DMA_HRR25: u32 = 0xF0011864;
const DMA_CH48_ADICR: u32 = 0xF0012610;
const DMA_CH48_CHCFGR: u32 = 0xF0012614;
const DMA_CH48_SHADR: u32 = 0xF0012618;
const DMA_CH48_CHCSR: u32 = 0xF001261C;
const DMA_CH49_RDCRCR: u32 = 0xF0012620;
const DMA_CH49_SDCRCR: u32 = 0xF0012624;
const DMA_CH49_SADR: u32 = 0xF0012628;
const DMA_CH49_DADR: u32 = 0xF001262C;
const DMA_CH49_ADICR: u32 = 0xF0012630;
const DMA_CH49_CHCFGR: u32 = 0xF0012634;
const DMA_HRR26: u32 = 0xF0011868;
const DMA_CH49_SHADR: u32 = 0xF0012638;
const DMA_CH49_CHCSR: u32 = 0xF001263C;
const DMA_CH50_RDCRCR: u32 = 0xF0012640;
const DMA_CH50_SDCRCR: u32 = 0xF0012644;
const DMA_CH50_SADR: u32 = 0xF0012648;
const DMA_CH50_DADR: u32 = 0xF001264C;
const DMA_CH50_ADICR: u32 = 0xF0012650;
const DMA_CH50_CHCFGR: u32 = 0xF0012654;
const DMA_CH50_SHADR: u32 = 0xF0012658;
const DMA_CH50_CHCSR: u32 = 0xF001265C;
const DMA_HRR27: u32 = 0xF001186C;
const DMA_CH51_RDCRCR: u32 = 0xF0012660;
const DMA_CH51_SDCRCR: u32 = 0xF0012664;
const DMA_CH51_SADR: u32 = 0xF0012668;
const DMA_CH51_DADR: u32 = 0xF001266C;
const DMA_CH51_ADICR: u32 = 0xF0012670;
const DMA_CH51_CHCFGR: u32 = 0xF0012674;
const DMA_CH51_SHADR: u32 = 0xF0012678;
const DMA_CH51_CHCSR: u32 = 0xF001267C;
const DMA_CH52_RDCRCR: u32 = 0xF0012680;
const DMA_CH52_SDCRCR: u32 = 0xF0012684;
const DMA_HRR28: u32 = 0xF0011870;
const DMA_CH52_SADR: u32 = 0xF0012688;
const DMA_CH52_DADR: u32 = 0xF001268C;
const DMA_CH52_ADICR: u32 = 0xF0012690;
const DMA_CH52_CHCFGR: u32 = 0xF0012694;
const DMA_CH52_SHADR: u32 = 0xF0012698;
const DMA_CH52_CHCSR: u32 = 0xF001269C;
const DMA_CH53_RDCRCR: u32 = 0xF00126A0;
const DMA_CH53_SDCRCR: u32 = 0xF00126A4;
const DMA_CH53_SADR: u32 = 0xF00126A8;
const DMA_CH53_DADR: u32 = 0xF00126AC;
const DMA_HRR29: u32 = 0xF0011874;
const DMA_CH53_ADICR: u32 = 0xF00126B0;
const DMA_CH53_CHCFGR: u32 = 0xF00126B4;
const DMA_CH53_SHADR: u32 = 0xF00126B8;
const DMA_CH53_CHCSR: u32 = 0xF00126BC;
const DMA_CH54_RDCRCR: u32 = 0xF00126C0;
const DMA_CH54_SDCRCR: u32 = 0xF00126C4;
const DMA_CH54_SADR: u32 = 0xF00126C8;
const DMA_CH54_DADR: u32 = 0xF00126CC;
const DMA_CH54_ADICR: u32 = 0xF00126D0;
const DMA_CH54_CHCFGR: u32 = 0xF00126D4;
const DMA_HRR30: u32 = 0xF0011878;
const DMA_CH54_SHADR: u32 = 0xF00126D8;
const DMA_CH54_CHCSR: u32 = 0xF00126DC;
const DMA_CH55_RDCRCR: u32 = 0xF00126E0;
const DMA_CH55_SDCRCR: u32 = 0xF00126E4;
const DMA_CH55_SADR: u32 = 0xF00126E8;
const DMA_CH55_DADR: u32 = 0xF00126EC;
const DMA_CH55_ADICR: u32 = 0xF00126F0;
const DMA_CH55_CHCFGR: u32 = 0xF00126F4;
const DMA_CH55_SHADR: u32 = 0xF00126F8;
const DMA_CH55_CHCSR: u32 = 0xF00126FC;
const DMA_HRR31: u32 = 0xF001187C;
const DMA_CH56_RDCRCR: u32 = 0xF0012700;
const DMA_CH56_SDCRCR: u32 = 0xF0012704;
const DMA_CH56_SADR: u32 = 0xF0012708;
const DMA_CH56_DADR: u32 = 0xF001270C;
const DMA_CH56_ADICR: u32 = 0xF0012710;
const DMA_CH56_CHCFGR: u32 = 0xF0012714;
const DMA_CH56_SHADR: u32 = 0xF0012718;
const DMA_CH56_CHCSR: u32 = 0xF001271C;
const DMA_CH57_RDCRCR: u32 = 0xF0012720;
const DMA_CH57_SDCRCR: u32 = 0xF0012724;
const DMA_HRR32: u32 = 0xF0011880;
const DMA_CH57_SADR: u32 = 0xF0012728;
const MODULE_DMA: u32 = 0xF0010000;
const DMA_CH57_DADR: u32 = 0xF001272C;
const DMA_CH57_ADICR: u32 = 0xF0012730;
const DMA_CH57_CHCFGR: u32 = 0xF0012734;
const DMA_CH57_SHADR: u32 = 0xF0012738;
const DMA_CH57_CHCSR: u32 = 0xF001273C;
const DMA_CH58_RDCRCR: u32 = 0xF0012740;
const DMA_CH58_SDCRCR: u32 = 0xF0012744;
const DMA_CH58_SADR: u32 = 0xF0012748;
const DMA_CH58_DADR: u32 = 0xF001274C;
const DMA_HRR33: u32 = 0xF0011884;
const DMA_CH58_ADICR: u32 = 0xF0012750;
const DMA_CH58_CHCFGR: u32 = 0xF0012754;
const DMA_CH58_SHADR: u32 = 0xF0012758;
const DMA_CH58_CHCSR: u32 = 0xF001275C;
const DMA_CH59_RDCRCR: u32 = 0xF0012760;
const DMA_CH59_SDCRCR: u32 = 0xF0012764;
const DMA_CH59_SADR: u32 = 0xF0012768;
const DMA_CH59_DADR: u32 = 0xF001276C;
const DMA_CH59_ADICR: u32 = 0xF0012770;
const DMA_CH59_CHCFGR: u32 = 0xF0012774;
const DMA_HRR34: u32 = 0xF0011888;
const DMA_CH59_SHADR: u32 = 0xF0012778;
const DMA_CH59_CHCSR: u32 = 0xF001277C;
const DMA_CH60_RDCRCR: u32 = 0xF0012780;
const DMA_CH60_SDCRCR: u32 = 0xF0012784;
const DMA_CH60_SADR: u32 = 0xF0012788;
const DMA_CH60_DADR: u32 = 0xF001278C;
const DMA_CH60_ADICR: u32 = 0xF0012790;
const DMA_CH60_CHCFGR: u32 = 0xF0012794;
const DMA_CH60_SHADR: u32 = 0xF0012798;
const DMA_CH60_CHCSR: u32 = 0xF001279C;
const DMA_HRR35: u32 = 0xF001188C;
const DMA_CH61_RDCRCR: u32 = 0xF00127A0;
const DMA_CH61_SDCRCR: u32 = 0xF00127A4;
const DMA_CH61_SADR: u32 = 0xF00127A8;
const DMA_CH61_DADR: u32 = 0xF00127AC;
const DMA_CH61_ADICR: u32 = 0xF00127B0;
const DMA_CH61_CHCFGR: u32 = 0xF00127B4;
const DMA_CH61_SHADR: u32 = 0xF00127B8;
const DMA_CH61_CHCSR: u32 = 0xF00127BC;
const DMA_CH62_RDCRCR: u32 = 0xF00127C0;
const DMA_CH62_SDCRCR: u32 = 0xF00127C4;
const DMA_HRR36: u32 = 0xF0011890;
const DMA_CH62_SADR: u32 = 0xF00127C8;
const DMA_CH62_DADR: u32 = 0xF00127CC;
const DMA_CH62_ADICR: u32 = 0xF00127D0;
const DMA_CH62_CHCFGR: u32 = 0xF00127D4;
const DMA_CH62_SHADR: u32 = 0xF00127D8;
const DMA_CH62_CHCSR: u32 = 0xF00127DC;
const DMA_CH63_RDCRCR: u32 = 0xF00127E0;
const DMA_CH63_SDCRCR: u32 = 0xF00127E4;
const DMA_CH63_SADR: u32 = 0xF00127E8;
const DMA_CH63_DADR: u32 = 0xF00127EC;
const DMA_HRR37: u32 = 0xF0011894;
const DMA_CH63_ADICR: u32 = 0xF00127F0;
const DMA_CH63_CHCFGR: u32 = 0xF00127F4;
const DMA_CH63_SHADR: u32 = 0xF00127F8;
const DMA_CH63_CHCSR: u32 = 0xF00127FC;
const DMA_CH64_RDCRCR: u32 = 0xF0012800;
const DMA_CH64_SDCRCR: u32 = 0xF0012804;
const DMA_CH64_SADR: u32 = 0xF0012808;
const DMA_CH64_DADR: u32 = 0xF001280C;
const DMA_CH64_ADICR: u32 = 0xF0012810;
const DMA_CH64_CHCFGR: u32 = 0xF0012814;
const DMA_HRR38: u32 = 0xF0011898;
const DMA_CH64_SHADR: u32 = 0xF0012818;
const DMA_CH64_CHCSR: u32 = 0xF001281C;
const DMA_CH65_RDCRCR: u32 = 0xF0012820;
const DMA_CH65_SDCRCR: u32 = 0xF0012824;
const DMA_CH65_SADR: u32 = 0xF0012828;
const DMA_CH65_DADR: u32 = 0xF001282C;
const DMA_CH65_ADICR: u32 = 0xF0012830;
const DMA_CH65_CHCFGR: u32 = 0xF0012834;
const DMA_CH65_SHADR: u32 = 0xF0012838;
const DMA_CH65_CHCSR: u32 = 0xF001283C;
const DMA_HRR39: u32 = 0xF001189C;
const DMA_CH66_RDCRCR: u32 = 0xF0012840;
const DMA_CH66_SDCRCR: u32 = 0xF0012844;
const DMA_CH66_SADR: u32 = 0xF0012848;
const DMA_CH66_DADR: u32 = 0xF001284C;
const DMA_CH66_ADICR: u32 = 0xF0012850;
const DMA_CH66_CHCFGR: u32 = 0xF0012854;
const DMA_CH66_SHADR: u32 = 0xF0012858;
const DMA_CH66_CHCSR: u32 = 0xF001285C;
const DMA_CH67_RDCRCR: u32 = 0xF0012860;
const DMA_CH67_SDCRCR: u32 = 0xF0012864;
const DMA_HRR40: u32 = 0xF00118A0;
const DMA_CH67_SADR: u32 = 0xF0012868;
const DMA_CH67_DADR: u32 = 0xF001286C;
const DMA_CH67_ADICR: u32 = 0xF0012870;
const DMA_CH67_CHCFGR: u32 = 0xF0012874;
const DMA_CH67_SHADR: u32 = 0xF0012878;
const DMA_CH67_CHCSR: u32 = 0xF001287C;
const DMA_CH68_RDCRCR: u32 = 0xF0012880;
const DMA_CH68_SDCRCR: u32 = 0xF0012884;
const DMA_CH68_SADR: u32 = 0xF0012888;
const DMA_CH68_DADR: u32 = 0xF001288C;
const DMA_HRR41: u32 = 0xF00118A4;
const DMA_CH68_ADICR: u32 = 0xF0012890;
const DMA_CH68_CHCFGR: u32 = 0xF0012894;
const DMA_CH68_SHADR: u32 = 0xF0012898;
const DMA_CH68_CHCSR: u32 = 0xF001289C;
const DMA_CH69_RDCRCR: u32 = 0xF00128A0;
const DMA_CH69_SDCRCR: u32 = 0xF00128A4;
const DMA_CH69_SADR: u32 = 0xF00128A8;
const DMA_CH69_DADR: u32 = 0xF00128AC;
const DMA_CH69_ADICR: u32 = 0xF00128B0;
const DMA_CH69_CHCFGR: u32 = 0xF00128B4;
const DMA_HRR42: u32 = 0xF00118A8;
const DMA_CH69_SHADR: u32 = 0xF00128B8;
const DMA_CH69_CHCSR: u32 = 0xF00128BC;
const DMA_CH70_RDCRCR: u32 = 0xF00128C0;
const DMA_CH70_SDCRCR: u32 = 0xF00128C4;
const DMA_CH70_SADR: u32 = 0xF00128C8;
const DMA_CH70_DADR: u32 = 0xF00128CC;
const DMA_CH70_ADICR: u32 = 0xF00128D0;
const DMA_CH70_CHCFGR: u32 = 0xF00128D4;
const DMA_CH70_SHADR: u32 = 0xF00128D8;
const DMA_CH70_CHCSR: u32 = 0xF00128DC;
const DMA_HRR43: u32 = 0xF00118AC;
const DMA_CH71_RDCRCR: u32 = 0xF00128E0;
const DMA_CH71_SDCRCR: u32 = 0xF00128E4;
const DMA_CH71_SADR: u32 = 0xF00128E8;
const DMA_CH71_DADR: u32 = 0xF00128EC;
const DMA_CH71_ADICR: u32 = 0xF00128F0;
const DMA_CH71_CHCFGR: u32 = 0xF00128F4;
const DMA_CH71_SHADR: u32 = 0xF00128F8;
const DMA_CH71_CHCSR: u32 = 0xF00128FC;
const DMA_CH72_RDCRCR: u32 = 0xF0012900;
const DMA_CH72_SDCRCR: u32 = 0xF0012904;
const DMA_HRR44: u32 = 0xF00118B0;
const DMA_CH72_SADR: u32 = 0xF0012908;
const DMA_CH72_DADR: u32 = 0xF001290C;
const DMA_CH72_ADICR: u32 = 0xF0012910;
const DMA_CH72_CHCFGR: u32 = 0xF0012914;
const DMA_CH72_SHADR: u32 = 0xF0012918;
const DMA_CH72_CHCSR: u32 = 0xF001291C;
const DMA_CH73_RDCRCR: u32 = 0xF0012920;
const DMA_CH73_SDCRCR: u32 = 0xF0012924;
const DMA_CH73_SADR: u32 = 0xF0012928;
const DMA_CH73_DADR: u32 = 0xF001292C;
const DMA_HRR45: u32 = 0xF00118B4;
const DMA_CLC: u32 = 0xF0010000;
const DMA_CH73_ADICR: u32 = 0xF0012930;
const DMA_CH73_CHCFGR: u32 = 0xF0012934;
const DMA_CH73_SHADR: u32 = 0xF0012938;
const DMA_CH73_CHCSR: u32 = 0xF001293C;
const DMA_CH74_RDCRCR: u32 = 0xF0012940;
const DMA_CH74_SDCRCR: u32 = 0xF0012944;
const DMA_CH74_SADR: u32 = 0xF0012948;
const DMA_CH74_DADR: u32 = 0xF001294C;
const DMA_CH74_ADICR: u32 = 0xF0012950;
const DMA_CH74_CHCFGR: u32 = 0xF0012954;
const DMA_HRR46: u32 = 0xF00118B8;
const DMA_CH74_SHADR: u32 = 0xF0012958;
const DMA_CH74_CHCSR: u32 = 0xF001295C;
const DMA_CH75_RDCRCR: u32 = 0xF0012960;
const DMA_CH75_SDCRCR: u32 = 0xF0012964;
const DMA_CH75_SADR: u32 = 0xF0012968;
const DMA_CH75_DADR: u32 = 0xF001296C;
const DMA_CH75_ADICR: u32 = 0xF0012970;
const DMA_CH75_CHCFGR: u32 = 0xF0012974;
const DMA_CH75_SHADR: u32 = 0xF0012978;
const DMA_CH75_CHCSR: u32 = 0xF001297C;
const DMA_HRR47: u32 = 0xF00118BC;
const DMA_CH76_RDCRCR: u32 = 0xF0012980;
const DMA_CH76_SDCRCR: u32 = 0xF0012984;
const DMA_CH76_SADR: u32 = 0xF0012988;
const DMA_CH76_DADR: u32 = 0xF001298C;
const DMA_CH76_ADICR: u32 = 0xF0012990;
const DMA_CH76_CHCFGR: u32 = 0xF0012994;
const DMA_CH76_SHADR: u32 = 0xF0012998;
const DMA_CH76_CHCSR: u32 = 0xF001299C;
const DMA_CH77_RDCRCR: u32 = 0xF00129A0;
const DMA_CH77_SDCRCR: u32 = 0xF00129A4;
const DMA_HRR48: u32 = 0xF00118C0;
const DMA_CH77_SADR: u32 = 0xF00129A8;
const DMA_CH77_DADR: u32 = 0xF00129AC;
const DMA_CH77_ADICR: u32 = 0xF00129B0;
const DMA_CH77_CHCFGR: u32 = 0xF00129B4;
const DMA_CH77_SHADR: u32 = 0xF00129B8;
const DMA_CH77_CHCSR: u32 = 0xF00129BC;
const DMA_CH78_RDCRCR: u32 = 0xF00129C0;
const DMA_CH78_SDCRCR: u32 = 0xF00129C4;
const DMA_CH78_SADR: u32 = 0xF00129C8;
const DMA_CH78_DADR: u32 = 0xF00129CC;
const DMA_HRR49: u32 = 0xF00118C4;
const DMA_CH78_ADICR: u32 = 0xF00129D0;
const DMA_CH78_CHCFGR: u32 = 0xF00129D4;
const DMA_ID: u32 = 0xF0010008;
const DMA_CH78_SHADR: u32 = 0xF00129D8;
const DMA_CH78_CHCSR: u32 = 0xF00129DC;
const DMA_CH79_RDCRCR: u32 = 0xF00129E0;
const DMA_CH79_SDCRCR: u32 = 0xF00129E4;
const DMA_CH79_SADR: u32 = 0xF00129E8;
const DMA_CH79_DADR: u32 = 0xF00129EC;
const DMA_CH79_ADICR: u32 = 0xF00129F0;
const DMA_CH79_CHCFGR: u32 = 0xF00129F4;
const DMA_HRR50: u32 = 0xF00118C8;
const DMA_CH79_SHADR: u32 = 0xF00129F8;
const DMA_CH79_CHCSR: u32 = 0xF00129FC;
const DMA_CH80_RDCRCR: u32 = 0xF0012A00;
const DMA_CH80_SDCRCR: u32 = 0xF0012A04;
const DMA_CH80_SADR: u32 = 0xF0012A08;
const DMA_CH80_DADR: u32 = 0xF0012A0C;
const DMA_CH80_ADICR: u32 = 0xF0012A10;
const DMA_CH80_CHCFGR: u32 = 0xF0012A14;
const DMA_CH80_SHADR: u32 = 0xF0012A18;
const DMA_CH80_CHCSR: u32 = 0xF0012A1C;
const DMA_HRR51: u32 = 0xF00118CC;
const DMA_CH81_RDCRCR: u32 = 0xF0012A20;
const DMA_CH81_SDCRCR: u32 = 0xF0012A24;
const DMA_CH81_SADR: u32 = 0xF0012A28;
const DMA_CH81_DADR: u32 = 0xF0012A2C;
const DMA_CH81_ADICR: u32 = 0xF0012A30;
const DMA_CH81_CHCFGR: u32 = 0xF0012A34;
const DMA_CH81_SHADR: u32 = 0xF0012A38;
const DMA_CH81_CHCSR: u32 = 0xF0012A3C;
const DMA_CH82_RDCRCR: u32 = 0xF0012A40;
const DMA_CH82_SDCRCR: u32 = 0xF0012A44;
const DMA_HRR52: u32 = 0xF00118D0;
const DMA_CH82_SADR: u32 = 0xF0012A48;
const DMA_CH82_DADR: u32 = 0xF0012A4C;
const DMA_CH82_ADICR: u32 = 0xF0012A50;
const DMA_CH82_CHCFGR: u32 = 0xF0012A54;
const DMA_CH82_SHADR: u32 = 0xF0012A58;
const DMA_CH82_CHCSR: u32 = 0xF0012A5C;
const DMA_CH83_RDCRCR: u32 = 0xF0012A60;
const DMA_CH83_SDCRCR: u32 = 0xF0012A64;
const DMA_CH83_SADR: u32 = 0xF0012A68;
const DMA_CH83_DADR: u32 = 0xF0012A6C;
const DMA_HRR53: u32 = 0xF00118D4;
const DMA_CH83_ADICR: u32 = 0xF0012A70;
const DMA_CH83_CHCFGR: u32 = 0xF0012A74;
const DMA_CH83_SHADR: u32 = 0xF0012A78;
const DMA_CH83_CHCSR: u32 = 0xF0012A7C;
const DMA_CH84_RDCRCR: u32 = 0xF0012A80;
const DMA_ACCEN0_ACCENR0: u32 = 0xF0010040;
const DMA_CH84_SDCRCR: u32 = 0xF0012A84;
const DMA_CH84_SADR: u32 = 0xF0012A88;
const DMA_CH84_DADR: u32 = 0xF0012A8C;
const DMA_CH84_ADICR: u32 = 0xF0012A90;
const DMA_CH84_CHCFGR: u32 = 0xF0012A94;
const DMA_HRR54: u32 = 0xF00118D8;
const DMA_CH84_SHADR: u32 = 0xF0012A98;
const DMA_CH84_CHCSR: u32 = 0xF0012A9C;
const DMA_CH85_RDCRCR: u32 = 0xF0012AA0;
const DMA_CH85_SDCRCR: u32 = 0xF0012AA4;
const DMA_CH85_SADR: u32 = 0xF0012AA8;
const DMA_CH85_DADR: u32 = 0xF0012AAC;
const DMA_CH85_ADICR: u32 = 0xF0012AB0;
const DMA_CH85_CHCFGR: u32 = 0xF0012AB4;
const DMA_CH85_SHADR: u32 = 0xF0012AB8;
const DMA_CH85_CHCSR: u32 = 0xF0012ABC;
const DMA_HRR55: u32 = 0xF00118DC;
const DMA_CH86_RDCRCR: u32 = 0xF0012AC0;
const DMA_CH86_SDCRCR: u32 = 0xF0012AC4;
const DMA_CH86_SADR: u32 = 0xF0012AC8;
const DMA_CH86_DADR: u32 = 0xF0012ACC;
const DMA_CH86_ADICR: u32 = 0xF0012AD0;
const DMA_CH86_CHCFGR: u32 = 0xF0012AD4;
const DMA_CH86_SHADR: u32 = 0xF0012AD8;
const DMA_CH86_CHCSR: u32 = 0xF0012ADC;
const DMA_CH87_RDCRCR: u32 = 0xF0012AE0;
const DMA_CH87_SDCRCR: u32 = 0xF0012AE4;
const DMA_HRR56: u32 = 0xF00118E0;
const DMA_CH87_SADR: u32 = 0xF0012AE8;
const DMA_CH87_DADR: u32 = 0xF0012AEC;
const DMA_CH87_ADICR: u32 = 0xF0012AF0;
const DMA_CH87_CHCFGR: u32 = 0xF0012AF4;
const DMA_CH87_SHADR: u32 = 0xF0012AF8;
const DMA_CH87_CHCSR: u32 = 0xF0012AFC;
const DMA_CH88_RDCRCR: u32 = 0xF0012B00;
const DMA_CH88_SDCRCR: u32 = 0xF0012B04;
const DMA_CH88_SADR: u32 = 0xF0012B08;
const DMA_CH88_DADR: u32 = 0xF0012B0C;
const DMA_HRR57: u32 = 0xF00118E4;
const DMA_CH88_ADICR: u32 = 0xF0012B10;
const DMA_CH88_CHCFGR: u32 = 0xF0012B14;
const DMA_CH88_SHADR: u32 = 0xF0012B18;
const DMA_CH88_CHCSR: u32 = 0xF0012B1C;
const DMA_CH89_RDCRCR: u32 = 0xF0012B20;
const DMA_CH89_SDCRCR: u32 = 0xF0012B24;
const DMA_CH89_SADR: u32 = 0xF0012B28;
const DMA_CH89_DADR: u32 = 0xF0012B2C;
const DMA_CH89_ADICR: u32 = 0xF0012B30;
const DMA_CH89_CHCFGR: u32 = 0xF0012B34;
const DMA_HRR58: u32 = 0xF00118E8;
const DMA_CH89_SHADR: u32 = 0xF0012B38;
const DMA_CH89_CHCSR: u32 = 0xF0012B3C;
const DMA_CH90_RDCRCR: u32 = 0xF0012B40;
const DMA_CH90_SDCRCR: u32 = 0xF0012B44;
const DMA_CH90_SADR: u32 = 0xF0012B48;
const DMA_CH90_DADR: u32 = 0xF0012B4C;
const DMA_CH90_ADICR: u32 = 0xF0012B50;
const DMA_CH90_CHCFGR: u32 = 0xF0012B54;
const DMA_CH90_SHADR: u32 = 0xF0012B58;
const DMA_CH90_CHCSR: u32 = 0xF0012B5C;
const DMA_HRR59: u32 = 0xF00118EC;
const DMA_CH91_RDCRCR: u32 = 0xF0012B60;
const DMA_CH91_SDCRCR: u32 = 0xF0012B64;
const DMA_CH91_SADR: u32 = 0xF0012B68;
const DMA_CH91_DADR: u32 = 0xF0012B6C;
const DMA_CH91_ADICR: u32 = 0xF0012B70;
const DMA_CH91_CHCFGR: u32 = 0xF0012B74;
const DMA_CH91_SHADR: u32 = 0xF0012B78;
const DMA_CH91_CHCSR: u32 = 0xF0012B7C;
const DMA_CH92_RDCRCR: u32 = 0xF0012B80;
const DMA_CH92_SDCRCR: u32 = 0xF0012B84;
const DMA_HRR60: u32 = 0xF00118F0;
const DMA_CH92_SADR: u32 = 0xF0012B88;
const DMA_CH92_DADR: u32 = 0xF0012B8C;
const DMA_CH92_ADICR: u32 = 0xF0012B90;
const DMA_CH92_CHCFGR: u32 = 0xF0012B94;
const DMA_CH92_SHADR: u32 = 0xF0012B98;
const DMA_CH92_CHCSR: u32 = 0xF0012B9C;
const DMA_CH93_RDCRCR: u32 = 0xF0012BA0;
const DMA_CH93_SDCRCR: u32 = 0xF0012BA4;
const DMA_CH93_SADR: u32 = 0xF0012BA8;
const DMA_CH93_DADR: u32 = 0xF0012BAC;
const DMA_HRR61: u32 = 0xF00118F4;
const DMA_CH93_ADICR: u32 = 0xF0012BB0;
const DMA_CH93_CHCFGR: u32 = 0xF0012BB4;
const DMA_CH93_SHADR: u32 = 0xF0012BB8;
const DMA_CH93_CHCSR: u32 = 0xF0012BBC;
const DMA_CH94_RDCRCR: u32 = 0xF0012BC0;
const DMA_CH94_SDCRCR: u32 = 0xF0012BC4;
const DMA_CH94_SADR: u32 = 0xF0012BC8;
const DMA_CH94_DADR: u32 = 0xF0012BCC;
const DMA_CH94_ADICR: u32 = 0xF0012BD0;
const DMA_CH94_CHCFGR: u32 = 0xF0012BD4;
const DMA_HRR62: u32 = 0xF00118F8;
const DMA_CH94_SHADR: u32 = 0xF0012BD8;
const DMA_CH94_CHCSR: u32 = 0xF0012BDC;
const DMA_CH95_RDCRCR: u32 = 0xF0012BE0;
const DMA_CH95_SDCRCR: u32 = 0xF0012BE4;
const DMA_CH95_SADR: u32 = 0xF0012BE8;
const DMA_CH95_DADR: u32 = 0xF0012BEC;
const DMA_CH95_ADICR: u32 = 0xF0012BF0;
const DMA_CH95_CHCFGR: u32 = 0xF0012BF4;
const DMA_CH95_SHADR: u32 = 0xF0012BF8;
const DMA_CH95_CHCSR: u32 = 0xF0012BFC;
const DMA_HRR63: u32 = 0xF00118FC;
const DMA_CH96_RDCRCR: u32 = 0xF0012C00;
const DMA_CH96_SDCRCR: u32 = 0xF0012C04;
const DMA_CH96_SADR: u32 = 0xF0012C08;
const DMA_CH96_DADR: u32 = 0xF0012C0C;
const DMA_CH96_ADICR: u32 = 0xF0012C10;
const DMA_ACCEN0_ACCENR1: u32 = 0xF0010044;
const DMA_CH96_CHCFGR: u32 = 0xF0012C14;
const DMA_CH96_SHADR: u32 = 0xF0012C18;
const DMA_CH96_CHCSR: u32 = 0xF0012C1C;
const DMA_CH97_RDCRCR: u32 = 0xF0012C20;
const DMA_CH97_SDCRCR: u32 = 0xF0012C24;
const DMA_HRR64: u32 = 0xF0011900;
const DMA_CH97_SADR: u32 = 0xF0012C28;
const DMA_CH97_DADR: u32 = 0xF0012C2C;
const DMA_CH97_ADICR: u32 = 0xF0012C30;
const DMA_CH97_CHCFGR: u32 = 0xF0012C34;
const DMA_CH97_SHADR: u32 = 0xF0012C38;
const DMA_CH97_CHCSR: u32 = 0xF0012C3C;
const DMA_CH98_RDCRCR: u32 = 0xF0012C40;
const DMA_CH98_SDCRCR: u32 = 0xF0012C44;
const DMA_CH98_SADR: u32 = 0xF0012C48;
const DMA_CH98_DADR: u32 = 0xF0012C4C;
const DMA_HRR65: u32 = 0xF0011904;
const DMA_CH98_ADICR: u32 = 0xF0012C50;
const DMA_CH98_CHCFGR: u32 = 0xF0012C54;
const DMA_CH98_SHADR: u32 = 0xF0012C58;
const DMA_CH98_CHCSR: u32 = 0xF0012C5C;
const DMA_CH99_RDCRCR: u32 = 0xF0012C60;
const DMA_CH99_SDCRCR: u32 = 0xF0012C64;
const DMA_CH99_SADR: u32 = 0xF0012C68;
const DMA_CH99_DADR: u32 = 0xF0012C6C;
const DMA_CH99_ADICR: u32 = 0xF0012C70;
const DMA_CH99_CHCFGR: u32 = 0xF0012C74;
const DMA_HRR66: u32 = 0xF0011908;
const DMA_CH99_SHADR: u32 = 0xF0012C78;
const DMA_CH99_CHCSR: u32 = 0xF0012C7C;
const DMA_CH100_RDCRCR: u32 = 0xF0012C80;
const DMA_CH100_SDCRCR: u32 = 0xF0012C84;
const DMA_CH100_SADR: u32 = 0xF0012C88;
const DMA_CH100_DADR: u32 = 0xF0012C8C;
const DMA_CH100_ADICR: u32 = 0xF0012C90;
const DMA_CH100_CHCFGR: u32 = 0xF0012C94;
const DMA_CH100_SHADR: u32 = 0xF0012C98;
const DMA_CH100_CHCSR: u32 = 0xF0012C9C;
const DMA_HRR67: u32 = 0xF001190C;
const DMA_CH101_RDCRCR: u32 = 0xF0012CA0;
const DMA_CH101_SDCRCR: u32 = 0xF0012CA4;
const DMA_CH101_SADR: u32 = 0xF0012CA8;
const DMA_CH101_DADR: u32 = 0xF0012CAC;
const DMA_CH101_ADICR: u32 = 0xF0012CB0;
const DMA_CH101_CHCFGR: u32 = 0xF0012CB4;
const DMA_CH101_SHADR: u32 = 0xF0012CB8;
const DMA_CH101_CHCSR: u32 = 0xF0012CBC;
const DMA_CH102_RDCRCR: u32 = 0xF0012CC0;
const DMA_CH102_SDCRCR: u32 = 0xF0012CC4;
const DMA_HRR68: u32 = 0xF0011910;
const DMA_CH102_SADR: u32 = 0xF0012CC8;
const DMA_CH102_DADR: u32 = 0xF0012CCC;
const DMA_CH102_ADICR: u32 = 0xF0012CD0;
const DMA_CH102_CHCFGR: u32 = 0xF0012CD4;
const DMA_CH102_SHADR: u32 = 0xF0012CD8;
const DMA_CH102_CHCSR: u32 = 0xF0012CDC;
const DMA_CH103_RDCRCR: u32 = 0xF0012CE0;
const DMA_CH103_SDCRCR: u32 = 0xF0012CE4;
const DMA_CH103_SADR: u32 = 0xF0012CE8;
const DMA_CH103_DADR: u32 = 0xF0012CEC;
const DMA_HRR69: u32 = 0xF0011914;
const DMA_CH103_ADICR: u32 = 0xF0012CF0;
const DMA_CH103_CHCFGR: u32 = 0xF0012CF4;
const DMA_CH103_SHADR: u32 = 0xF0012CF8;
const DMA_CH103_CHCSR: u32 = 0xF0012CFC;
const DMA_CH104_RDCRCR: u32 = 0xF0012D00;
const DMA_CH104_SDCRCR: u32 = 0xF0012D04;
const DMA_CH104_SADR: u32 = 0xF0012D08;
const DMA_CH104_DADR: u32 = 0xF0012D0C;
const DMA_CH104_ADICR: u32 = 0xF0012D10;
const DMA_CH104_CHCFGR: u32 = 0xF0012D14;
const DMA_HRR70: u32 = 0xF0011918;
const DMA_CH104_SHADR: u32 = 0xF0012D18;
const DMA_CH104_CHCSR: u32 = 0xF0012D1C;
const DMA_CH105_RDCRCR: u32 = 0xF0012D20;
const DMA_CH105_SDCRCR: u32 = 0xF0012D24;
const DMA_CH105_SADR: u32 = 0xF0012D28;
const DMA_CH105_DADR: u32 = 0xF0012D2C;
const DMA_CH105_ADICR: u32 = 0xF0012D30;
const DMA_CH105_CHCFGR: u32 = 0xF0012D34;
const DMA_CH105_SHADR: u32 = 0xF0012D38;
const DMA_CH105_CHCSR: u32 = 0xF0012D3C;
const DMA_HRR71: u32 = 0xF001191C;
const DMA_CH106_RDCRCR: u32 = 0xF0012D40;
const DMA_CH106_SDCRCR: u32 = 0xF0012D44;
const DMA_CH106_SADR: u32 = 0xF0012D48;
const DMA_CH106_DADR: u32 = 0xF0012D4C;
const DMA_CH106_ADICR: u32 = 0xF0012D50;
const DMA_CH106_CHCFGR: u32 = 0xF0012D54;
const DMA_CH106_SHADR: u32 = 0xF0012D58;
const DMA_CH106_CHCSR: u32 = 0xF0012D5C;
const DMA_CH107_RDCRCR: u32 = 0xF0012D60;
const DMA_CH107_SDCRCR: u32 = 0xF0012D64;
const DMA_HRR72: u32 = 0xF0011920;
const DMA_CH107_SADR: u32 = 0xF0012D68;
const DMA_CH107_DADR: u32 = 0xF0012D6C;
const DMA_CH107_ADICR: u32 = 0xF0012D70;
const DMA_CH107_CHCFGR: u32 = 0xF0012D74;
const DMA_CH107_SHADR: u32 = 0xF0012D78;
const DMA_CH107_CHCSR: u32 = 0xF0012D7C;
const DMA_CH108_RDCRCR: u32 = 0xF0012D80;
const DMA_CH108_SDCRCR: u32 = 0xF0012D84;
const DMA_CH108_SADR: u32 = 0xF0012D88;
const DMA_CH108_DADR: u32 = 0xF0012D8C;
const DMA_HRR73: u32 = 0xF0011924;
const DMA_CH108_ADICR: u32 = 0xF0012D90;
const DMA_CH108_CHCFGR: u32 = 0xF0012D94;
const DMA_CH108_SHADR: u32 = 0xF0012D98;
const DMA_CH108_CHCSR: u32 = 0xF0012D9C;
const DMA_CH109_RDCRCR: u32 = 0xF0012DA0;
const DMA_ACCEN1_ACCENR0: u32 = 0xF0010048;
const DMA_CH109_SDCRCR: u32 = 0xF0012DA4;
const DMA_CH109_SADR: u32 = 0xF0012DA8;
const DMA_CH109_DADR: u32 = 0xF0012DAC;
const DMA_CH109_ADICR: u32 = 0xF0012DB0;
const DMA_CH109_CHCFGR: u32 = 0xF0012DB4;
const DMA_HRR74: u32 = 0xF0011928;
const DMA_CH109_SHADR: u32 = 0xF0012DB8;
const DMA_CH109_CHCSR: u32 = 0xF0012DBC;
const DMA_CH110_RDCRCR: u32 = 0xF0012DC0;
const DMA_CH110_SDCRCR: u32 = 0xF0012DC4;
const DMA_CH110_SADR: u32 = 0xF0012DC8;
const DMA_CH110_DADR: u32 = 0xF0012DCC;
const DMA_CH110_ADICR: u32 = 0xF0012DD0;
const DMA_CH110_CHCFGR: u32 = 0xF0012DD4;
const DMA_CH110_SHADR: u32 = 0xF0012DD8;
const DMA_CH110_CHCSR: u32 = 0xF0012DDC;
const DMA_HRR75: u32 = 0xF001192C;
const DMA_CH111_RDCRCR: u32 = 0xF0012DE0;
const DMA_CH111_SDCRCR: u32 = 0xF0012DE4;
const DMA_CH111_SADR: u32 = 0xF0012DE8;
const DMA_CH111_DADR: u32 = 0xF0012DEC;
const DMA_CH111_ADICR: u32 = 0xF0012DF0;
const DMA_CH111_CHCFGR: u32 = 0xF0012DF4;
const DMA_CH111_SHADR: u32 = 0xF0012DF8;
const DMA_CH111_CHCSR: u32 = 0xF0012DFC;
const DMA_CH112_RDCRCR: u32 = 0xF0012E00;
const DMA_CH112_SDCRCR: u32 = 0xF0012E04;
const DMA_HRR76: u32 = 0xF0011930;
const DMA_CH112_SADR: u32 = 0xF0012E08;
const DMA_CH112_DADR: u32 = 0xF0012E0C;
const DMA_CH112_ADICR: u32 = 0xF0012E10;
const DMA_CH112_CHCFGR: u32 = 0xF0012E14;
const DMA_CH112_SHADR: u32 = 0xF0012E18;
const DMA_CH112_CHCSR: u32 = 0xF0012E1C;
const DMA_CH113_RDCRCR: u32 = 0xF0012E20;
const DMA_CH113_SDCRCR: u32 = 0xF0012E24;
const DMA_CH113_SADR: u32 = 0xF0012E28;
const DMA_CH113_DADR: u32 = 0xF0012E2C;
const DMA_HRR77: u32 = 0xF0011934;
const DMA_CH113_ADICR: u32 = 0xF0012E30;
const DMA_CH113_CHCFGR: u32 = 0xF0012E34;
const DMA_CH113_SHADR: u32 = 0xF0012E38;
const DMA_CH113_CHCSR: u32 = 0xF0012E3C;
const DMA_CH114_RDCRCR: u32 = 0xF0012E40;
const DMA_CH114_SDCRCR: u32 = 0xF0012E44;
const DMA_CH114_SADR: u32 = 0xF0012E48;
const DMA_CH114_DADR: u32 = 0xF0012E4C;
const DMU_HF_EER: u32 = 0xF8040030;
const DMU_HF_ERRSR: u32 = 0xF8040034;
const DMU_HF_CLRE: u32 = 0xF8040038;
const DMU_HF_ECCR: u32 = 0xF8040040;
const DMU_HF_ECCS: u32 = 0xF8040044;
const DMU_HF_ECCC: u32 = 0xF8040048;
const DMU_HF_ECCW: u32 = 0xF804004C;
const DMU_HF_CCONTROL: u32 = 0xF8040050;
const DMU_HF_PSTATUS: u32 = 0xF8040060;
const DMU_HF_PCONTROL: u32 = 0xF8040064;
const DMU_HF_PWAIT: u32 = 0xF8040068;
const DMU_HF_DWAIT: u32 = 0xF804006C;
const DMU_HF_PROCONUSR: u32 = 0xF8040074;
const DMU_HF_PROCONPF: u32 = 0xF8040080;
const DMU_HF_PROCONTP: u32 = 0xF8040084;
const DMU_HF_PROCONDF: u32 = 0xF8040088;
const DMU_HF_PROCONRAM: u32 = 0xF804008C;
const DMU_HF_PROCONDBG: u32 = 0xF8040090;
const DMU_HF_SUSPEND: u32 = 0xF80400F0;
const DMU_HF_MARGIN: u32 = 0xF80400F4;
const DMU_HF_ACCEN1: u32 = 0xF80400F8;
const DMU_HF_ACCEN0: u32 = 0xF80400FC;
const DMU_HP0_PROCON_P0: u32 = 0xF8050000;
const DMU_HP0_PROCON_P1: u32 = 0xF8050004;
const DMU_HP0_PROCON_P2: u32 = 0xF8050008;
const DMU_HP0_PROCON_P3: u32 = 0xF805000C;
const DMU_HP0_PROCON_P4: u32 = 0xF8050010;
const DMU_HP0_PROCON_P5: u32 = 0xF8050014;
const DMU_HP0_PROCON_OTP0: u32 = 0xF8050040;
const DMU_HP0_PROCON_OTP1: u32 = 0xF8050044;
const DMU_HP0_PROCON_OTP2: u32 = 0xF8050048;
const DMU_HP0_PROCON_OTP3: u32 = 0xF805004C;
const DMU_HP0_PROCON_OTP4: u32 = 0xF8050050;
const DMU_HP0_PROCON_OTP5: u32 = 0xF8050054;
const DMU_HP0_PROCON_WOP0: u32 = 0xF8050080;
const DMU_HP0_PROCON_WOP1: u32 = 0xF8050084;
const DMU_HP0_PROCON_WOP2: u32 = 0xF8050088;
const DMU_HP0_PROCON_WOP3: u32 = 0xF805008C;
const DMU_HP0_PROCON_WOP4: u32 = 0xF8050090;
const DMU_HP0_PROCON_WOP5: u32 = 0xF8050094;
const DMU_HP0_ECPRIO_P0: u32 = 0xF80500A0;
const DMU_HP0_ECPRIO_P1: u32 = 0xF80500A4;
const DMU_HP0_ECPRIO_P2: u32 = 0xF80500A8;
const DMU_HP0_ECPRIO_P3: u32 = 0xF80500AC;
const DMU_HP0_ECPRIO_P4: u32 = 0xF80500B0;
const DMU_HP0_ECPRIO_P5: u32 = 0xF80500B4;
const DMU_HP1_PROCON_P0: u32 = 0xF8050100;
const DMU_HP1_PROCON_P1: u32 = 0xF8050104;
const DMU_HP1_PROCON_P2: u32 = 0xF8050108;
const DMU_HP1_PROCON_P3: u32 = 0xF805010C;
const DMU_HP1_PROCON_P4: u32 = 0xF8050110;
const DMU_HP1_PROCON_P5: u32 = 0xF8050114;
const DMU_HP1_PROCON_OTP0: u32 = 0xF8050140;
const DMU_HP1_PROCON_OTP1: u32 = 0xF8050144;
const DMU_HP1_PROCON_OTP2: u32 = 0xF8050148;
const DMU_HP1_PROCON_OTP3: u32 = 0xF805014C;
const DMU_HP1_PROCON_OTP4: u32 = 0xF8050150;
const DMU_HP1_PROCON_OTP5: u32 = 0xF8050154;
const DMU_HP1_PROCON_WOP0: u32 = 0xF8050180;
const DMU_HP1_PROCON_WOP1: u32 = 0xF8050184;
const DMU_HP1_PROCON_WOP2: u32 = 0xF8050188;
const DMU_HP1_PROCON_WOP3: u32 = 0xF805018C;
const DMU_HP1_PROCON_WOP4: u32 = 0xF8050190;
const DMU_HP1_PROCON_WOP5: u32 = 0xF8050194;
const DMU_HP1_ECPRIO_P0: u32 = 0xF80501A0;
const DMU_HP1_ECPRIO_P1: u32 = 0xF80501A4;
const DMU_HP1_ECPRIO_P2: u32 = 0xF80501A8;
const DMU_HP1_ECPRIO_P3: u32 = 0xF80501AC;
const DMU_HP1_ECPRIO_P4: u32 = 0xF80501B0;
const DMU_HP1_ECPRIO_P5: u32 = 0xF80501B4;
const DMU_SF_STATUS: u32 = 0xF8060010;
const DMU_SF_CONTROL: u32 = 0xF8060014;
const DMU_SF_OPERATION: u32 = 0xF8060018;
const DMU_SF_EER: u32 = 0xF8060030;
const DMU_SF_ERRSR: u32 = 0xF8060034;
const DMU_SF_CLRE: u32 = 0xF8060038;
const DMU_SF_ECCR: u32 = 0xF8060040;
const DMU_SF_ECCS: u32 = 0xF8060044;
const DMU_SF_ECCC: u32 = 0xF8060048;
const DMU_SF_ECCW: u32 = 0xF806004C;
const DMU_SF_PROCONUSR: u32 = 0xF8060074;
const DMU_SF_SUSPEND: u32 = 0xF80600E8;
const DMU_SF_MARGIN: u32 = 0xF80600EC;
const DMU_SP_PROCONHSMCFG: u32 = 0xF8070000;
const DMU_SP_PROCONHSMCBS: u32 = 0xF8070004;
const DMU_SP_PROCONHSMCX0: u32 = 0xF8070008;
const DMU_SP_PROCONHSMCX1: u32 = 0xF807000C;
const DMU_SP_PROCONHSMCOTP0: u32 = 0xF8070010;
const DMU_SP_PROCONHSMCOTP1: u32 = 0xF8070014;
const DMU_SP_PROCONHSM: u32 = 0xF8070040;
const MODULE_DMU: u32 = 0xF8040000;
const DMU_HF_ID: u32 = 0xF8040008;
const DMU_HF_STATUS: u32 = 0xF8040010;
const DMU_HF_CONTROL: u32 = 0xF8040014;
const DMU_HF_OPERATION: u32 = 0xF8040018;
const DMU_HF_PROTECT: u32 = 0xF804001C;
const DMU_HF_CONFIRM0: u32 = 0xF8040020;
const DMU_HF_CONFIRM1: u32 = 0xF8040024;
const DMU_HF_CONFIRM2: u32 = 0xF8040028;
const DOM0_SCICTRL1_PECON: u32 = 0xF8700020;
const DOM0_SCICTRL1_PRIORITY: u32 = 0xF8700028;
const DOM0_SCICTRL1_ERRADDR: u32 = 0xF8700030;
const DOM0_SCICTRL1_ERR: u32 = 0xF8700038;
const DOM0_SCICTRL2_PECON: u32 = 0xF8700040;
const DOM0_SCICTRL2_PRIORITY: u32 = 0xF8700048;
const DOM0_SCICTRL2_ERRADDR: u32 = 0xF8700050;
const DOM0_SCICTRL2_ERR: u32 = 0xF8700058;
const DOM0_SCICTRL3_PECON: u32 = 0xF8700060;
const DOM0_SCICTRL3_PRIORITY: u32 = 0xF8700068;
const DOM0_SCICTRL3_ERRADDR: u32 = 0xF8700070;
const DOM0_SCICTRL3_ERR: u32 = 0xF8700078;
const DOM0_SCICTRL4_PECON: u32 = 0xF8700080;
const DOM0_SCICTRL4_PRIORITY: u32 = 0xF8700088;
const DOM0_SCICTRL4_ERRADDR: u32 = 0xF8700090;
const DOM0_SCICTRL4_ERR: u32 = 0xF8700098;
const DOM0_SCICTRL5_PECON: u32 = 0xF87000A0;
const DOM0_SCICTRL5_PRIORITY: u32 = 0xF87000A8;
const DOM0_SCICTRL5_ERRADDR: u32 = 0xF87000B0;
const DOM0_SCICTRL5_ERR: u32 = 0xF87000B8;
const DOM0_SCICTRL6_PECON: u32 = 0xF87000C0;
const DOM0_SCICTRL6_PRIORITY: u32 = 0xF87000C8;
const DOM0_SCICTRL6_ERRADDR: u32 = 0xF87000D0;
const DOM0_SCICTRL6_ERR: u32 = 0xF87000D8;
const DOM0_SCICTRL7_PECON: u32 = 0xF87000E0;
const DOM0_SCICTRL7_PRIORITY: u32 = 0xF87000E8;
const DOM0_SCICTRL7_ERRADDR: u32 = 0xF87000F0;
const DOM0_SCICTRL7_ERR: u32 = 0xF87000F8;
const DOM0_SCICTRL8_PECON: u32 = 0xF8700100;
const DOM0_SCICTRL8_PRIORITY: u32 = 0xF8700108;
const DOM0_SCICTRL8_ERRADDR: u32 = 0xF8700110;
const DOM0_SCICTRL8_ERR: u32 = 0xF8700118;
const DOM0_SCICTRL9_PECON: u32 = 0xF8700120;
const DOM0_SCICTRL9_PRIORITY: u32 = 0xF8700128;
const DOM0_SCICTRL9_ERRADDR: u32 = 0xF8700130;
const DOM0_SCICTRL9_ERR: u32 = 0xF8700138;
const DOM0_SCICTRL10_PECON: u32 = 0xF8700140;
const DOM0_SCICTRL10_PRIORITY: u32 = 0xF8700148;
const DOM0_SCICTRL10_ERRADDR: u32 = 0xF8700150;
const DOM0_SCICTRL10_ERR: u32 = 0xF8700158;
const DOM0_SCICTRL11_PECON: u32 = 0xF8700160;
const DOM0_SCICTRL11_PRIORITY: u32 = 0xF8700168;
const DOM0_SCICTRL11_ERRADDR: u32 = 0xF8700170;
const DOM0_SCICTRL11_ERR: u32 = 0xF8700178;
const DOM0_SCICTRL12_PECON: u32 = 0xF8700180;
const DOM0_SCICTRL12_PRIORITY: u32 = 0xF8700188;
const DOM0_SCICTRL12_ERRADDR: u32 = 0xF8700190;
const DOM0_SCICTRL12_ERR: u32 = 0xF8700198;
const DOM0_SCICTRL13_PECON: u32 = 0xF87001A0;
const DOM0_SCICTRL13_PRIORITY: u32 = 0xF87001A8;
const DOM0_SCICTRL13_ERRADDR: u32 = 0xF87001B0;
const DOM0_SCICTRL13_ERR: u32 = 0xF87001B8;
const DOM0_SCICTRL14_PECON: u32 = 0xF87001C0;
const DOM0_SCICTRL14_PRIORITY: u32 = 0xF87001C8;
const DOM0_SCICTRL14_ERRADDR: u32 = 0xF87001D0;
const DOM0_SCICTRL14_ERR: u32 = 0xF87001D8;
const DOM0_SCICTRL15_PECON: u32 = 0xF87001E0;
const DOM0_SCICTRL15_PRIORITY: u32 = 0xF87001E8;
const DOM0_SCICTRL15_ERRADDR: u32 = 0xF87001F0;
const DOM0_SCICTRL15_ERR: u32 = 0xF87001F8;
const DOM0_ID: u32 = 0xF8700408;
const DOM0_PESTAT: u32 = 0xF8700410;
const DOM0_TIDSTAT: u32 = 0xF8700418;
const DOM0_TIDEN: u32 = 0xF8700420;
const DOM0_BRCON: u32 = 0xF8700430;
const DOM0_ACCEN0: u32 = 0xF87004F0;
const DOM0_ACCEN1: u32 = 0xF87004F8;
const MODULE_DOM0: u32 = 0xF8700000;
const DOM0_SCICTRL0_PECON: u32 = 0xF8700000;
const DOM0_SCICTRL0_PRIORITY: u32 = 0xF8700008;
const DOM0_SCICTRL0_ERRADDR: u32 = 0xF8700010;
const DOM0_SCICTRL0_ERR: u32 = 0xF8700018;
const EDSADC_CH5_GAINCAL: u32 = 0xF002463C;
const EDSADC_GLOBRC: u32 = 0xF0024088;
const EDSADC_CH5_GAINCTR: u32 = 0xF0024640;
const EDSADC_CH5_GAINCORR: u32 = 0xF0024644;
const EDSADC_CH5_TSTMP: u32 = 0xF0024650;
const EDSADC_CH5_TSCNT: u32 = 0xF0024654;
const EDSADC_CH5_FCFGA: u32 = 0xF0024670;
const EDSADC_ACCPROT: u32 = 0xF0024090;
const EDSADC_CH5_BOUNDSEL: u32 = 0xF0024678;
const EDSADC_CH5_RESA: u32 = 0xF0024680;
const EDSADC_CH5_CGSYNC: u32 = 0xF00246A0;
const EDSADC_CH5_RECTCFG: u32 = 0xF00246A8;
const EDSADC_CGCFG: u32 = 0xF00240A0;
const EDSADC_CH5_VCM: u32 = 0xF00246B0;
const EDSADC_EVFLAG: u32 = 0xF00240E0;
const EDSADC_EVFLAGCLR: u32 = 0xF00240E4;
const EDSADC_CH0_MODCFG: u32 = 0xF0024100;
const EDSADC_CH0_DICFG: u32 = 0xF0024108;
const EDSADC_CH0_FCFGM: u32 = 0xF0024110;
const EDSADC_CH0_FCFGC: u32 = 0xF0024114;
const EDSADC_CH0_FCNTC: u32 = 0xF0024118;
const EDSADC_CH0_OVSCFG: u32 = 0xF002411C;
const EDSADC_CH0_IWCTR: u32 = 0xF0024120;
const EDSADC_CH0_IIVAL: u32 = 0xF0024124;
const EDSADC_CH0_ISTAT: u32 = 0xF0024128;
const EDSADC_CH0_RFC: u32 = 0xF002412C;
const EDSADC_CH0_RESM: u32 = 0xF0024130;
const EDSADC_CH0_OFFCOMP: u32 = 0xF0024138;
const EDSADC_CH0_GAINCAL: u32 = 0xF002413C;
const EDSADC_CH0_GAINCTR: u32 = 0xF0024140;
const EDSADC_CH0_GAINCORR: u32 = 0xF0024144;
const EDSADC_CH0_TSTMP: u32 = 0xF0024150;
const EDSADC_CH0_TSCNT: u32 = 0xF0024154;
const EDSADC_CH0_FCFGA: u32 = 0xF0024170;
const EDSADC_CH0_BOUNDSEL: u32 = 0xF0024178;
const EDSADC_CH0_RESA: u32 = 0xF0024180;
const EDSADC_CH0_CGSYNC: u32 = 0xF00241A0;
const EDSADC_CH0_RECTCFG: u32 = 0xF00241A8;
const EDSADC_CH0_VCM: u32 = 0xF00241B0;
const EDSADC_CH1_MODCFG: u32 = 0xF0024200;
const EDSADC_CH1_DICFG: u32 = 0xF0024208;
const EDSADC_CH1_FCFGM: u32 = 0xF0024210;
const EDSADC_CH1_FCFGC: u32 = 0xF0024214;
const EDSADC_CH1_FCNTC: u32 = 0xF0024218;
const EDSADC_CH1_OVSCFG: u32 = 0xF002421C;
const EDSADC_CH1_IWCTR: u32 = 0xF0024220;
const EDSADC_CH1_IIVAL: u32 = 0xF0024224;
const EDSADC_CH1_ISTAT: u32 = 0xF0024228;
const EDSADC_CH1_RFC: u32 = 0xF002422C;
const EDSADC_CH1_RESM: u32 = 0xF0024230;
const EDSADC_CH1_OFFCOMP: u32 = 0xF0024238;
const EDSADC_CH1_GAINCAL: u32 = 0xF002423C;
const EDSADC_CH1_GAINCTR: u32 = 0xF0024240;
const EDSADC_CH1_GAINCORR: u32 = 0xF0024244;
const EDSADC_CH1_TSTMP: u32 = 0xF0024250;
const EDSADC_CH1_TSCNT: u32 = 0xF0024254;
const EDSADC_CH1_FCFGA: u32 = 0xF0024270;
const EDSADC_CH1_BOUNDSEL: u32 = 0xF0024278;
const EDSADC_CH1_RESA: u32 = 0xF0024280;
const EDSADC_CH1_CGSYNC: u32 = 0xF00242A0;
const EDSADC_CH1_RECTCFG: u32 = 0xF00242A8;
const EDSADC_CH1_VCM: u32 = 0xF00242B0;
const EDSADC_CH2_MODCFG: u32 = 0xF0024300;
const EDSADC_CH2_DICFG: u32 = 0xF0024308;
const EDSADC_CH2_FCFGM: u32 = 0xF0024310;
const EDSADC_CH2_FCFGC: u32 = 0xF0024314;
const EDSADC_CH2_FCNTC: u32 = 0xF0024318;
const EDSADC_CH2_OVSCFG: u32 = 0xF002431C;
const EDSADC_CH2_IWCTR: u32 = 0xF0024320;
const EDSADC_CH2_IIVAL: u32 = 0xF0024324;
const EDSADC_CH2_ISTAT: u32 = 0xF0024328;
const EDSADC_CH2_RFC: u32 = 0xF002432C;
const EDSADC_CH2_RESM: u32 = 0xF0024330;
const EDSADC_CH2_OFFCOMP: u32 = 0xF0024338;
const EDSADC_CH2_GAINCAL: u32 = 0xF002433C;
const EDSADC_CH2_GAINCTR: u32 = 0xF0024340;
const EDSADC_CH2_GAINCORR: u32 = 0xF0024344;
const EDSADC_CH2_TSTMP: u32 = 0xF0024350;
const EDSADC_CH2_TSCNT: u32 = 0xF0024354;
const EDSADC_CH2_FCFGA: u32 = 0xF0024370;
const EDSADC_CH2_BOUNDSEL: u32 = 0xF0024378;
const EDSADC_CH2_RESA: u32 = 0xF0024380;
const EDSADC_CH2_CGSYNC: u32 = 0xF00243A0;
const EDSADC_CH2_RECTCFG: u32 = 0xF00243A8;
const EDSADC_CH2_VCM: u32 = 0xF00243B0;
const EDSADC_CH3_MODCFG: u32 = 0xF0024400;
const EDSADC_CH3_DICFG: u32 = 0xF0024408;
const EDSADC_CH3_FCFGM: u32 = 0xF0024410;
const EDSADC_CH3_FCFGC: u32 = 0xF0024414;
const EDSADC_CH3_FCNTC: u32 = 0xF0024418;
const EDSADC_CH3_OVSCFG: u32 = 0xF002441C;
const EDSADC_CH3_IWCTR: u32 = 0xF0024420;
const EDSADC_CH3_IIVAL: u32 = 0xF0024424;
const EDSADC_CH3_ISTAT: u32 = 0xF0024428;
const EDSADC_CH3_RFC: u32 = 0xF002442C;
const EDSADC_CH3_RESM: u32 = 0xF0024430;
const EDSADC_CH3_OFFCOMP: u32 = 0xF0024438;
const MODULE_EDSADC: u32 = 0xF0024000;
const EDSADC_CH3_GAINCAL: u32 = 0xF002443C;
const EDSADC_CH3_GAINCTR: u32 = 0xF0024440;
const EDSADC_CH3_GAINCORR: u32 = 0xF0024444;
const EDSADC_CH3_TSTMP: u32 = 0xF0024450;
const EDSADC_CH3_TSCNT: u32 = 0xF0024454;
const EDSADC_CH3_FCFGA: u32 = 0xF0024470;
const EDSADC_CH3_BOUNDSEL: u32 = 0xF0024478;
const EDSADC_CH3_RESA: u32 = 0xF0024480;
const EDSADC_CH3_CGSYNC: u32 = 0xF00244A0;
const EDSADC_CH3_RECTCFG: u32 = 0xF00244A8;
const EDSADC_CH3_VCM: u32 = 0xF00244B0;
const EDSADC_CH4_MODCFG: u32 = 0xF0024500;
const EDSADC_CH4_DICFG: u32 = 0xF0024508;
const EDSADC_CLC: u32 = 0xF0024000;
const EDSADC_CH4_FCFGM: u32 = 0xF0024510;
const EDSADC_CH4_FCFGC: u32 = 0xF0024514;
const EDSADC_CH4_FCNTC: u32 = 0xF0024518;
const EDSADC_CH4_OVSCFG: u32 = 0xF002451C;
const EDSADC_ID: u32 = 0xF0024008;
const EDSADC_CH4_IWCTR: u32 = 0xF0024520;
const EDSADC_CH4_IIVAL: u32 = 0xF0024524;
const EDSADC_CH4_ISTAT: u32 = 0xF0024528;
const EDSADC_CH4_RFC: u32 = 0xF002452C;
const EDSADC_CH4_RESM: u32 = 0xF0024530;
const EDSADC_OCS: u32 = 0xF0024028;
const EDSADC_CH4_OFFCOMP: u32 = 0xF0024538;
const EDSADC_CH4_GAINCAL: u32 = 0xF002453C;
const EDSADC_CH4_GAINCTR: u32 = 0xF0024540;
const EDSADC_CH4_GAINCORR: u32 = 0xF0024544;
const EDSADC_KRSTCLR: u32 = 0xF002402C;
const EDSADC_CH4_TSTMP: u32 = 0xF0024550;
const EDSADC_CH4_TSCNT: u32 = 0xF0024554;
const EDSADC_CH4_FCFGA: u32 = 0xF0024570;
const EDSADC_CH4_BOUNDSEL: u32 = 0xF0024578;
const EDSADC_KRST1: u32 = 0xF0024030;
const EDSADC_CH4_RESA: u32 = 0xF0024580;
const EDSADC_CH4_CGSYNC: u32 = 0xF00245A0;
const EDSADC_CH4_RECTCFG: u32 = 0xF00245A8;
const EDSADC_CH4_VCM: u32 = 0xF00245B0;
const EDSADC_KRST0: u32 = 0xF0024034;
const EDSADC_CH5_MODCFG: u32 = 0xF0024600;
const EDSADC_CH5_DICFG: u32 = 0xF0024608;
const EDSADC_CH5_FCFGM: u32 = 0xF0024610;
const EDSADC_CH5_FCFGC: u32 = 0xF0024614;
const EDSADC_CH5_FCNTC: u32 = 0xF0024618;
const EDSADC_ACCEN0: u32 = 0xF002403C;
const EDSADC_CH5_OVSCFG: u32 = 0xF002461C;
const EDSADC_CH5_IWCTR: u32 = 0xF0024620;
const EDSADC_CH5_IIVAL: u32 = 0xF0024624;
const EDSADC_CH5_ISTAT: u32 = 0xF0024628;
const EDSADC_GLOBCFG: u32 = 0xF0024080;
const EDSADC_CH5_RFC: u32 = 0xF002462C;
const EDSADC_CH5_RESM: u32 = 0xF0024630;
const EDSADC_CH5_OFFCOMP: u32 = 0xF0024638;
const ERAY0_RDDS_1S0: u32 = 0xF001C600;
const ERAY0_RDDS_1S1: u32 = 0xF001C604;
const ERAY0_SIR: u32 = 0xF001C024;
const ERAY0_RDDS_1S2: u32 = 0xF001C608;
const ERAY0_RDDS_1S3: u32 = 0xF001C60C;
const ERAY0_RDDS_1S4: u32 = 0xF001C610;
const ERAY0_RDDS_1S5: u32 = 0xF001C614;
const ERAY0_EILS: u32 = 0xF001C028;
const ERAY0_RDDS_1S6: u32 = 0xF001C618;
const ERAY0_RDDS_1S7: u32 = 0xF001C61C;
const ERAY0_RDDS_1S8: u32 = 0xF001C620;
const ERAY0_RDDS_1S9: u32 = 0xF001C624;
const ERAY0_SILS: u32 = 0xF001C02C;
const ERAY0_RDDS_1S10: u32 = 0xF001C628;
const ERAY0_RDDS_1S11: u32 = 0xF001C62C;
const ERAY0_RDDS_1S12: u32 = 0xF001C630;
const ERAY0_RDDS_1S13: u32 = 0xF001C634;
const ERAY0_RDDS_1S14: u32 = 0xF001C638;
const ERAY0_EIES: u32 = 0xF001C030;
const ERAY0_RDDS_1S15: u32 = 0xF001C63C;
const ERAY0_RDDS_1S16: u32 = 0xF001C640;
const ERAY0_RDDS_1S17: u32 = 0xF001C644;
const ERAY0_RDDS_1S18: u32 = 0xF001C648;
const ERAY0_EIER: u32 = 0xF001C034;
const ERAY0_RDDS_1S19: u32 = 0xF001C64C;
const ERAY0_RDDS_1S20: u32 = 0xF001C650;
const ERAY0_RDDS_1S21: u32 = 0xF001C654;
const ERAY0_RDDS_1S22: u32 = 0xF001C658;
const ERAY0_SIES: u32 = 0xF001C038;
const ERAY0_RDDS_1S23: u32 = 0xF001C65C;
const ERAY0_RDDS_1S24: u32 = 0xF001C660;
const ERAY0_RDDS_1S25: u32 = 0xF001C664;
const ERAY0_RDDS_1S26: u32 = 0xF001C668;
const ERAY0_SIER: u32 = 0xF001C03C;
const ERAY0_RDDS_1S27: u32 = 0xF001C66C;
const ERAY0_RDDS_1S28: u32 = 0xF001C670;
const ERAY0_RDDS_1S29: u32 = 0xF001C674;
const ERAY0_RDDS_1S30: u32 = 0xF001C678;
const ERAY0_RDDS_1S31: u32 = 0xF001C67C;
const ERAY0_ILE: u32 = 0xF001C040;
const ERAY0_RDDS_1S32: u32 = 0xF001C680;
const ERAY0_RDDS_1S33: u32 = 0xF001C684;
const ERAY0_RDDS_1S34: u32 = 0xF001C688;
const ERAY0_RDDS_1S35: u32 = 0xF001C68C;
const ERAY0_T0C: u32 = 0xF001C044;
const ERAY0_RDDS_1S36: u32 = 0xF001C690;
const ERAY0_RDDS_1S37: u32 = 0xF001C694;
const ERAY0_RDDS_1S38: u32 = 0xF001C698;
const ERAY0_RDDS_1S39: u32 = 0xF001C69C;
const ERAY0_T1C: u32 = 0xF001C048;
const ERAY0_RDDS_1S40: u32 = 0xF001C6A0;
const ERAY0_RDDS_1S41: u32 = 0xF001C6A4;
const ERAY0_RDDS_1S42: u32 = 0xF001C6A8;
const ERAY0_RDDS_1S43: u32 = 0xF001C6AC;
const ERAY0_RDDS_1S44: u32 = 0xF001C6B0;
const ERAY0_STPW1: u32 = 0xF001C04C;
const ERAY0_RDDS_1S45: u32 = 0xF001C6B4;
const ERAY0_RDDS_1S46: u32 = 0xF001C6B8;
const ERAY0_RDDS_1S47: u32 = 0xF001C6BC;
const ERAY0_RDDS_1S48: u32 = 0xF001C6C0;
const ERAY0_STPW2: u32 = 0xF001C050;
const ERAY0_RDDS_1S49: u32 = 0xF001C6C4;
const ERAY0_RDDS_1S50: u32 = 0xF001C6C8;
const ERAY0_RDDS_1S51: u32 = 0xF001C6CC;
const ERAY0_RDDS_1S52: u32 = 0xF001C6D0;
const ERAY0_SUCC1: u32 = 0xF001C080;
const ERAY0_RDDS_1S53: u32 = 0xF001C6D4;
const ERAY0_RDDS_1S54: u32 = 0xF001C6D8;
const ERAY0_RDDS_1S55: u32 = 0xF001C6DC;
const ERAY0_RDDS_1S56: u32 = 0xF001C6E0;
const ERAY0_SUCC2: u32 = 0xF001C084;
const ERAY0_RDDS_1S57: u32 = 0xF001C6E4;
const ERAY0_RDDS_1S58: u32 = 0xF001C6E8;
const ERAY0_RDDS_1S59: u32 = 0xF001C6EC;
const ERAY0_RDDS_1S60: u32 = 0xF001C6F0;
const ERAY0_RDDS_1S61: u32 = 0xF001C6F4;
const ERAY0_SUCC3: u32 = 0xF001C088;
const ERAY0_RDDS_1S62: u32 = 0xF001C6F8;
const ERAY0_RDDS_1S63: u32 = 0xF001C6FC;
const ERAY0_RDHS1: u32 = 0xF001C700;
const ERAY0_RDHS2: u32 = 0xF001C704;
const ERAY0_RDHS3: u32 = 0xF001C708;
const ERAY0_MBS: u32 = 0xF001C70C;
const ERAY0_NEMC: u32 = 0xF001C08C;
const ERAY0_OBCM: u32 = 0xF001C710;
const ERAY0_OBCR: u32 = 0xF001C714;
const ERAY0_OTSS: u32 = 0xF001C870;
const ERAY0_OCS: u32 = 0xF001C8E8;
const ERAY0_KRSTCLR: u32 = 0xF001C8EC;
const ERAY0_KRST1: u32 = 0xF001C8F0;
const ERAY0_KRST0: u32 = 0xF001C8F4;
const ERAY0_ACCEN0: u32 = 0xF001C8FC;
const ERAY0_PRTC1: u32 = 0xF001C090;
const ERAY0_PRTC2: u32 = 0xF001C094;
const ERAY0_MHDC: u32 = 0xF001C098;
const ERAY0_GTUC01: u32 = 0xF001C0A0;
const ERAY0_GTUC02: u32 = 0xF001C0A4;
const ERAY0_GTUC03: u32 = 0xF001C0A8;
const ERAY0_GTUC04: u32 = 0xF001C0AC;
const ERAY0_GTUC05: u32 = 0xF001C0B0;
const ERAY0_GTUC06: u32 = 0xF001C0B4;
const ERAY0_GTUC07: u32 = 0xF001C0B8;
const ERAY0_GTUC08: u32 = 0xF001C0BC;
const ERAY0_GTUC09: u32 = 0xF001C0C0;
const ERAY0_GTUC10: u32 = 0xF001C0C4;
const ERAY0_GTUC11: u32 = 0xF001C0C8;
const ERAY0_CCSV: u32 = 0xF001C100;
const ERAY0_CCEV: u32 = 0xF001C104;
const ERAY0_SCV: u32 = 0xF001C110;
const ERAY0_MTCCV: u32 = 0xF001C114;
const ERAY0_RCV: u32 = 0xF001C118;
const ERAY0_OCV: u32 = 0xF001C11C;
const ERAY0_SFS: u32 = 0xF001C120;
const ERAY0_SWNIT: u32 = 0xF001C124;
const ERAY0_ACS: u32 = 0xF001C128;
const ERAY0_ESID_1S0: u32 = 0xF001C130;
const ERAY0_ESID_1S1: u32 = 0xF001C134;
const ERAY0_ESID_1S2: u32 = 0xF001C138;
const ERAY0_ESID_1S3: u32 = 0xF001C13C;
const ERAY0_ESID_1S4: u32 = 0xF001C140;
const ERAY0_ESID_1S5: u32 = 0xF001C144;
const ERAY0_ESID_1S6: u32 = 0xF001C148;
const ERAY0_ESID_1S7: u32 = 0xF001C14C;
const ERAY0_ESID_1S8: u32 = 0xF001C150;
const ERAY0_ESID_1S9: u32 = 0xF001C154;
const ERAY0_ESID_1S10: u32 = 0xF001C158;
const ERAY0_ESID_1S11: u32 = 0xF001C15C;
const ERAY0_ESID_1S12: u32 = 0xF001C160;
const ERAY0_ESID_1S13: u32 = 0xF001C164;
const ERAY0_ESID_1S14: u32 = 0xF001C168;
const ERAY0_OSID_1S0: u32 = 0xF001C170;
const ERAY0_OSID_1S1: u32 = 0xF001C174;
const ERAY0_OSID_1S2: u32 = 0xF001C178;
const ERAY0_OSID_1S3: u32 = 0xF001C17C;
const ERAY0_OSID_1S4: u32 = 0xF001C180;
const ERAY0_OSID_1S5: u32 = 0xF001C184;
const ERAY0_OSID_1S6: u32 = 0xF001C188;
const ERAY0_OSID_1S7: u32 = 0xF001C18C;
const ERAY0_OSID_1S8: u32 = 0xF001C190;
const ERAY0_OSID_1S9: u32 = 0xF001C194;
const ERAY0_OSID_1S10: u32 = 0xF001C198;
const ERAY0_OSID_1S11: u32 = 0xF001C19C;
const ERAY0_OSID_1S12: u32 = 0xF001C1A0;
const ERAY0_OSID_1S13: u32 = 0xF001C1A4;
const ERAY0_OSID_1S14: u32 = 0xF001C1A8;
const ERAY0_NMV_1S0: u32 = 0xF001C1B0;
const ERAY0_NMV_1S1: u32 = 0xF001C1B4;
const ERAY0_NMV_1S2: u32 = 0xF001C1B8;
const ERAY0_MRC: u32 = 0xF001C300;
const ERAY0_FRF: u32 = 0xF001C304;
const ERAY0_FRFM: u32 = 0xF001C308;
const ERAY0_FCL: u32 = 0xF001C30C;
const ERAY0_MHDS: u32 = 0xF001C310;
const ERAY0_LDTS: u32 = 0xF001C314;
const ERAY0_FSR: u32 = 0xF001C318;
const ERAY0_MHDF: u32 = 0xF001C31C;
const ERAY0_TXRQ1: u32 = 0xF001C320;
const ERAY0_TXRQ2: u32 = 0xF001C324;
const ERAY0_TXRQ3: u32 = 0xF001C328;
const ERAY0_TXRQ4: u32 = 0xF001C32C;
const ERAY0_NDAT1: u32 = 0xF001C330;
const ERAY0_NDAT2: u32 = 0xF001C334;
const ERAY0_NDAT3: u32 = 0xF001C338;
const ERAY0_NDAT4: u32 = 0xF001C33C;
const ERAY0_MBSC1: u32 = 0xF001C340;
const ERAY0_MBSC2: u32 = 0xF001C344;
const ERAY0_MBSC3: u32 = 0xF001C348;
const ERAY0_MBSC4: u32 = 0xF001C34C;
const ERAY0_NDIC1: u32 = 0xF001C3A8;
const ERAY0_NDIC2: u32 = 0xF001C3AC;
const ERAY0_NDIC3: u32 = 0xF001C3B0;
const ERAY0_NDIC4: u32 = 0xF001C3B4;
const ERAY0_MSIC1: u32 = 0xF001C3B8;
const ERAY0_MSIC2: u32 = 0xF001C3BC;
const ERAY0_MSIC3: u32 = 0xF001C3C0;
const ERAY0_MSIC4: u32 = 0xF001C3C4;
const ERAY0_CREL: u32 = 0xF001C3F0;
const ERAY0_ENDN: u32 = 0xF001C3F4;
const ERAY0_WRDS_1S0: u32 = 0xF001C400;
const ERAY0_WRDS_1S1: u32 = 0xF001C404;
const ERAY0_WRDS_1S2: u32 = 0xF001C408;
const ERAY0_WRDS_1S3: u32 = 0xF001C40C;
const ERAY0_WRDS_1S4: u32 = 0xF001C410;
const ERAY0_WRDS_1S5: u32 = 0xF001C414;
const ERAY0_WRDS_1S6: u32 = 0xF001C418;
const ERAY0_WRDS_1S7: u32 = 0xF001C41C;
const ERAY0_WRDS_1S8: u32 = 0xF001C420;
const ERAY0_WRDS_1S9: u32 = 0xF001C424;
const ERAY0_WRDS_1S10: u32 = 0xF001C428;
const ERAY0_WRDS_1S11: u32 = 0xF001C42C;
const ERAY0_WRDS_1S12: u32 = 0xF001C430;
const ERAY0_WRDS_1S13: u32 = 0xF001C434;
const ERAY0_WRDS_1S14: u32 = 0xF001C438;
const ERAY0_WRDS_1S15: u32 = 0xF001C43C;
const ERAY0_WRDS_1S16: u32 = 0xF001C440;
const ERAY0_WRDS_1S17: u32 = 0xF001C444;
const ERAY0_WRDS_1S18: u32 = 0xF001C448;
const ERAY0_WRDS_1S19: u32 = 0xF001C44C;
const ERAY0_WRDS_1S20: u32 = 0xF001C450;
const MODULE_ERAY0: u32 = 0xF001C000;
const ERAY0_WRDS_1S21: u32 = 0xF001C454;
const ERAY0_WRDS_1S22: u32 = 0xF001C458;
const ERAY0_WRDS_1S23: u32 = 0xF001C45C;
const ERAY0_WRDS_1S24: u32 = 0xF001C460;
const ERAY0_WRDS_1S25: u32 = 0xF001C464;
const ERAY0_WRDS_1S26: u32 = 0xF001C468;
const ERAY0_WRDS_1S27: u32 = 0xF001C46C;
const ERAY0_WRDS_1S28: u32 = 0xF001C470;
const ERAY0_WRDS_1S29: u32 = 0xF001C474;
const ERAY0_WRDS_1S30: u32 = 0xF001C478;
const ERAY0_WRDS_1S31: u32 = 0xF001C47C;
const ERAY0_WRDS_1S32: u32 = 0xF001C480;
const ERAY0_WRDS_1S33: u32 = 0xF001C484;
const ERAY0_CLC: u32 = 0xF001C000;
const ERAY0_WRDS_1S34: u32 = 0xF001C488;
const ERAY0_WRDS_1S35: u32 = 0xF001C48C;
const ERAY0_WRDS_1S36: u32 = 0xF001C490;
const ERAY0_WRDS_1S37: u32 = 0xF001C494;
const ERAY0_CUST1: u32 = 0xF001C004;
const ERAY0_WRDS_1S38: u32 = 0xF001C498;
const ERAY0_WRDS_1S39: u32 = 0xF001C49C;
const ERAY0_WRDS_1S40: u32 = 0xF001C4A0;
const ERAY0_WRDS_1S41: u32 = 0xF001C4A4;
const ERAY0_ID: u32 = 0xF001C008;
const ERAY0_WRDS_1S42: u32 = 0xF001C4A8;
const ERAY0_WRDS_1S43: u32 = 0xF001C4AC;
const ERAY0_WRDS_1S44: u32 = 0xF001C4B0;
const ERAY0_WRDS_1S45: u32 = 0xF001C4B4;
const ERAY0_CUST3: u32 = 0xF001C00C;
const ERAY0_WRDS_1S46: u32 = 0xF001C4B8;
const ERAY0_WRDS_1S47: u32 = 0xF001C4BC;
const ERAY0_WRDS_1S48: u32 = 0xF001C4C0;
const ERAY0_WRDS_1S49: u32 = 0xF001C4C4;
const ERAY0_WRDS_1S50: u32 = 0xF001C4C8;
const ERAY0_TEST1: u32 = 0xF001C010;
const ERAY0_WRDS_1S51: u32 = 0xF001C4CC;
const ERAY0_WRDS_1S52: u32 = 0xF001C4D0;
const ERAY0_WRDS_1S53: u32 = 0xF001C4D4;
const ERAY0_WRDS_1S54: u32 = 0xF001C4D8;
const ERAY0_TEST2: u32 = 0xF001C014;
const ERAY0_WRDS_1S55: u32 = 0xF001C4DC;
const ERAY0_WRDS_1S56: u32 = 0xF001C4E0;
const ERAY0_WRDS_1S57: u32 = 0xF001C4E4;
const ERAY0_WRDS_1S58: u32 = 0xF001C4E8;
const ERAY0_LCK: u32 = 0xF001C01C;
const ERAY0_WRDS_1S59: u32 = 0xF001C4EC;
const ERAY0_WRDS_1S60: u32 = 0xF001C4F0;
const ERAY0_WRDS_1S61: u32 = 0xF001C4F4;
const ERAY0_WRDS_1S62: u32 = 0xF001C4F8;
const ERAY0_WRDS_1S63: u32 = 0xF001C4FC;
const ERAY0_EIR: u32 = 0xF001C020;
const ERAY0_WRHS1: u32 = 0xF001C500;
const ERAY0_WRHS2: u32 = 0xF001C504;
const ERAY0_WRHS3: u32 = 0xF001C508;
const ERAY0_IBCM: u32 = 0xF001C510;
const ERAY0_IBCR: u32 = 0xF001C514;
const EVADC_G1_Q0_QINR: u32 = 0xF0020910;
const EVADC_G1_Q0_QBUR: u32 = 0xF0020914;
const EVADC_ACCPROT0: u32 = 0xF0020088;
const EVADC_G1_Q0_REQTM: u32 = 0xF0020918;
const EVADC_G1_Q0_REQTS: u32 = 0xF002091C;
const EVADC_G1_Q1_QCTRL: u32 = 0xF0020920;
const EVADC_G1_Q1_QMR: u32 = 0xF0020924;
const EVADC_ACCPROT1: u32 = 0xF002008C;
const EVADC_G1_Q1_QSR: u32 = 0xF0020928;
const EVADC_G1_Q1_Q0R: u32 = 0xF002092C;
const EVADC_G1_Q1_QINR: u32 = 0xF0020930;
const EVADC_G1_Q1_QBUR: u32 = 0xF0020934;
const EVADC_ACCPROT2: u32 = 0xF0020090;
const EVADC_G1_Q1_REQTM: u32 = 0xF0020938;
const EVADC_G1_Q1_REQTS: u32 = 0xF002093C;
const EVADC_G1_Q2_QCTRL: u32 = 0xF0020940;
const EVADC_G1_Q2_QMR: u32 = 0xF0020944;
const EVADC_G1_Q2_QSR: u32 = 0xF0020948;
const EVADC_GLOB_ICLASS0: u32 = 0xF00200A0;
const EVADC_G1_Q2_Q0R: u32 = 0xF002094C;
const EVADC_G1_Q2_QINR: u32 = 0xF0020950;
const EVADC_G1_Q2_QBUR: u32 = 0xF0020954;
const EVADC_G1_Q2_REQTM: u32 = 0xF0020958;
const EVADC_G1_Q2_REQTS: u32 = 0xF002095C;
const EVADC_G1_CEFLAG: u32 = 0xF0020980;
const EVADC_G1_REFLAG: u32 = 0xF0020984;
const EVADC_G1_SEFLAG: u32 = 0xF0020988;
const EVADC_G1_CEFCLR: u32 = 0xF0020990;
const EVADC_G1_REFCLR: u32 = 0xF0020994;
const EVADC_GLOB_ICLASS1: u32 = 0xF00200A4;
const EVADC_G1_SEFCLR: u32 = 0xF0020998;
const EVADC_G1_CEVNP0: u32 = 0xF00209A0;
const EVADC_G1_CEVNP1: u32 = 0xF00209A4;
const EVADC_G1_REVNP0: u32 = 0xF00209B0;
const EVADC_G1_REVNP1: u32 = 0xF00209B4;
const EVADC_G1_SEVNP: u32 = 0xF00209C0;
const EVADC_G1_SRACT: u32 = 0xF00209C8;
const EVADC_G1_EMUXCTR: u32 = 0xF00209F0;
const EVADC_G1_EMUXCS: u32 = 0xF00209F4;
const EVADC_G1_VFR: u32 = 0xF00209F8;
const EVADC_GLOB_BOUND: u32 = 0xF00200B8;
const EVADC_G1_CHCTR0: u32 = 0xF0020A00;
const EVADC_G1_CHCTR1: u32 = 0xF0020A04;
const EVADC_G1_CHCTR2: u32 = 0xF0020A08;
const EVADC_G1_CHCTR3: u32 = 0xF0020A0C;
const EVADC_G1_CHCTR4: u32 = 0xF0020A10;
const EVADC_G1_CHCTR5: u32 = 0xF0020A14;
const EVADC_G1_CHCTR6: u32 = 0xF0020A18;
const EVADC_G1_CHCTR7: u32 = 0xF0020A1C;
const EVADC_G1_RCR0: u32 = 0xF0020A80;
const EVADC_G1_RCR1: u32 = 0xF0020A84;
const EVADC_GLOB_EFLAG: u32 = 0xF00200E0;
const EVADC_G1_RCR2: u32 = 0xF0020A88;
const EVADC_G1_RCR3: u32 = 0xF0020A8C;
const EVADC_G1_RCR4: u32 = 0xF0020A90;
const EVADC_G1_RCR5: u32 = 0xF0020A94;
const EVADC_G1_RCR6: u32 = 0xF0020A98;
const EVADC_G1_RCR7: u32 = 0xF0020A9C;
const EVADC_G1_RCR8: u32 = 0xF0020AA0;
const EVADC_G1_RCR9: u32 = 0xF0020AA4;
const EVADC_G1_RCR10: u32 = 0xF0020AA8;
const EVADC_G1_RCR11: u32 = 0xF0020AAC;
const EVADC_GLOB_EVNP: u32 = 0xF0020140;
const EVADC_G1_RCR12: u32 = 0xF0020AB0;
const EVADC_G1_RCR13: u32 = 0xF0020AB4;
const EVADC_G1_RCR14: u32 = 0xF0020AB8;
const EVADC_G1_RCR15: u32 = 0xF0020ABC;
const EVADC_G1_RES0: u32 = 0xF0020B00;
const EVADC_G1_RES1: u32 = 0xF0020B04;
const EVADC_G1_RES2: u32 = 0xF0020B08;
const EVADC_G1_RES3: u32 = 0xF0020B0C;
const EVADC_G1_RES4: u32 = 0xF0020B10;
const EVADC_G1_RES5: u32 = 0xF0020B14;
const EVADC_GLOB_TF: u32 = 0xF0020160;
const EVADC_G1_RES6: u32 = 0xF0020B18;
const EVADC_G1_RES7: u32 = 0xF0020B1C;
const EVADC_G1_RES8: u32 = 0xF0020B20;
const EVADC_G1_RES9: u32 = 0xF0020B24;
const EVADC_G1_RES10: u32 = 0xF0020B28;
const EVADC_G1_RES11: u32 = 0xF0020B2C;
const EVADC_G1_RES12: u32 = 0xF0020B30;
const EVADC_G1_RES13: u32 = 0xF0020B34;
const EVADC_G1_RES14: u32 = 0xF0020B38;
const EVADC_G1_RES15: u32 = 0xF0020B3C;
const EVADC_GLOB_TE: u32 = 0xF0020164;
const EVADC_G1_RESD0: u32 = 0xF0020B80;
const EVADC_G1_RESD1: u32 = 0xF0020B84;
const EVADC_G1_RESD2: u32 = 0xF0020B88;
const EVADC_G1_RESD3: u32 = 0xF0020B8C;
const EVADC_G1_RESD4: u32 = 0xF0020B90;
const EVADC_G1_RESD5: u32 = 0xF0020B94;
const EVADC_G1_RESD6: u32 = 0xF0020B98;
const EVADC_G1_RESD7: u32 = 0xF0020B9C;
const EVADC_G1_RESD8: u32 = 0xF0020BA0;
const EVADC_G1_RESD9: u32 = 0xF0020BA4;
const EVADC_GLOB_RCR: u32 = 0xF0020280;
const EVADC_G1_RESD10: u32 = 0xF0020BA8;
const EVADC_G1_RESD11: u32 = 0xF0020BAC;
const EVADC_G1_RESD12: u32 = 0xF0020BB0;
const EVADC_G1_RESD13: u32 = 0xF0020BB4;
const EVADC_G1_RESD14: u32 = 0xF0020BB8;
const EVADC_G1_RESD15: u32 = 0xF0020BBC;
const EVADC_G2_TRCTR: u32 = 0xF0020C10;
const EVADC_G2_ARBCFG: u32 = 0xF0020C80;
const EVADC_G2_ARBPR: u32 = 0xF0020C84;
const EVADC_G2_ANCFG: u32 = 0xF0020C88;
const EVADC_GLOB_RES: u32 = 0xF0020300;
const EVADC_G2_ICLASS0: u32 = 0xF0020CA0;
const EVADC_G2_ICLASS1: u32 = 0xF0020CA4;
const EVADC_G2_ALIAS: u32 = 0xF0020CB0;
const EVADC_G2_BOUND: u32 = 0xF0020CB8;
const EVADC_G2_SYNCTR: u32 = 0xF0020CC0;
const EVADC_G2_Q0_QCTRL: u32 = 0xF0020D00;
const EVADC_G2_Q0_QMR: u32 = 0xF0020D04;
const EVADC_G2_Q0_QSR: u32 = 0xF0020D08;
const EVADC_G2_Q0_Q0R: u32 = 0xF0020D0C;
const EVADC_G2_Q0_QINR: u32 = 0xF0020D10;
const EVADC_GLOB_RESD: u32 = 0xF0020380;
const EVADC_G2_Q0_QBUR: u32 = 0xF0020D14;
const EVADC_G2_Q0_REQTM: u32 = 0xF0020D18;
const EVADC_G2_Q0_REQTS: u32 = 0xF0020D1C;
const EVADC_G2_Q1_QCTRL: u32 = 0xF0020D20;
const EVADC_G2_Q1_QMR: u32 = 0xF0020D24;
const EVADC_G2_Q1_QSR: u32 = 0xF0020D28;
const EVADC_G2_Q1_Q0R: u32 = 0xF0020D2C;
const EVADC_G2_Q1_QINR: u32 = 0xF0020D30;
const EVADC_G2_Q1_QBUR: u32 = 0xF0020D34;
const EVADC_G2_Q1_REQTM: u32 = 0xF0020D38;
const EVADC_EMUXSEL: u32 = 0xF00203F0;
const EVADC_G2_Q1_REQTS: u32 = 0xF0020D3C;
const EVADC_G2_Q2_QCTRL: u32 = 0xF0020D40;
const EVADC_G2_Q2_QMR: u32 = 0xF0020D44;
const EVADC_G2_Q2_QSR: u32 = 0xF0020D48;
const EVADC_G0_TRCTR: u32 = 0xF0020410;
const EVADC_G2_Q2_Q0R: u32 = 0xF0020D4C;
const EVADC_G2_Q2_QINR: u32 = 0xF0020D50;
const EVADC_G2_Q2_QBUR: u32 = 0xF0020D54;
const EVADC_G2_Q2_REQTM: u32 = 0xF0020D58;
const EVADC_G2_Q2_REQTS: u32 = 0xF0020D5C;
const EVADC_G2_CEFLAG: u32 = 0xF0020D80;
const EVADC_G2_REFLAG: u32 = 0xF0020D84;
const EVADC_G2_SEFLAG: u32 = 0xF0020D88;
const EVADC_G2_CEFCLR: u32 = 0xF0020D90;
const EVADC_G2_REFCLR: u32 = 0xF0020D94;
const EVADC_G0_ARBCFG: u32 = 0xF0020480;
const EVADC_G2_SEFCLR: u32 = 0xF0020D98;
const EVADC_G2_CEVNP0: u32 = 0xF0020DA0;
const EVADC_G2_CEVNP1: u32 = 0xF0020DA4;
const EVADC_G2_REVNP0: u32 = 0xF0020DB0;
const EVADC_G2_REVNP1: u32 = 0xF0020DB4;
const EVADC_G2_SEVNP: u32 = 0xF0020DC0;
const EVADC_G2_SRACT: u32 = 0xF0020DC8;
const EVADC_G2_EMUXCTR: u32 = 0xF0020DF0;
const EVADC_G2_EMUXCS: u32 = 0xF0020DF4;
const EVADC_G2_VFR: u32 = 0xF0020DF8;
const EVADC_G0_ARBPR: u32 = 0xF0020484;
const EVADC_G2_CHCTR0: u32 = 0xF0020E00;
const EVADC_G2_CHCTR1: u32 = 0xF0020E04;
const EVADC_G2_CHCTR2: u32 = 0xF0020E08;
const EVADC_G2_CHCTR3: u32 = 0xF0020E0C;
const EVADC_G2_CHCTR4: u32 = 0xF0020E10;
const EVADC_G2_CHCTR5: u32 = 0xF0020E14;
const EVADC_G2_CHCTR6: u32 = 0xF0020E18;
const EVADC_G2_CHCTR7: u32 = 0xF0020E1C;
const EVADC_G2_RCR0: u32 = 0xF0020E80;
const EVADC_G2_RCR1: u32 = 0xF0020E84;
const EVADC_G0_ANCFG: u32 = 0xF0020488;
const EVADC_G2_RCR2: u32 = 0xF0020E88;
const EVADC_G2_RCR3: u32 = 0xF0020E8C;
const EVADC_G2_RCR4: u32 = 0xF0020E90;
const EVADC_G2_RCR5: u32 = 0xF0020E94;
const EVADC_G2_RCR6: u32 = 0xF0020E98;
const EVADC_G2_RCR7: u32 = 0xF0020E9C;
const EVADC_G2_RCR8: u32 = 0xF0020EA0;
const EVADC_G2_RCR9: u32 = 0xF0020EA4;
const EVADC_G2_RCR10: u32 = 0xF0020EA8;
const EVADC_G2_RCR11: u32 = 0xF0020EAC;
const EVADC_G0_ICLASS0: u32 = 0xF00204A0;
const EVADC_G2_RCR12: u32 = 0xF0020EB0;
const EVADC_G2_RCR13: u32 = 0xF0020EB4;
const EVADC_G2_RCR14: u32 = 0xF0020EB8;
const EVADC_G2_RCR15: u32 = 0xF0020EBC;
const EVADC_G2_RES0: u32 = 0xF0020F00;
const EVADC_G2_RES1: u32 = 0xF0020F04;
const EVADC_G2_RES2: u32 = 0xF0020F08;
const EVADC_G2_RES3: u32 = 0xF0020F0C;
const EVADC_G2_RES4: u32 = 0xF0020F10;
const EVADC_G2_RES5: u32 = 0xF0020F14;
const EVADC_G0_ICLASS1: u32 = 0xF00204A4;
const EVADC_G2_RES6: u32 = 0xF0020F18;
const EVADC_G2_RES7: u32 = 0xF0020F1C;
const EVADC_G2_RES8: u32 = 0xF0020F20;
const EVADC_G2_RES9: u32 = 0xF0020F24;
const EVADC_G2_RES10: u32 = 0xF0020F28;
const EVADC_G2_RES11: u32 = 0xF0020F2C;
const EVADC_G2_RES12: u32 = 0xF0020F30;
const EVADC_G2_RES13: u32 = 0xF0020F34;
const EVADC_G2_RES14: u32 = 0xF0020F38;
const EVADC_G2_RES15: u32 = 0xF0020F3C;
const EVADC_G0_ALIAS: u32 = 0xF00204B0;
const EVADC_G2_RESD0: u32 = 0xF0020F80;
const EVADC_G2_RESD1: u32 = 0xF0020F84;
const EVADC_G2_RESD2: u32 = 0xF0020F88;
const EVADC_G2_RESD3: u32 = 0xF0020F8C;
const EVADC_G2_RESD4: u32 = 0xF0020F90;
const EVADC_G2_RESD5: u32 = 0xF0020F94;
const EVADC_G2_RESD6: u32 = 0xF0020F98;
const EVADC_G2_RESD7: u32 = 0xF0020F9C;
const EVADC_G2_RESD8: u32 = 0xF0020FA0;
const EVADC_G2_RESD9: u32 = 0xF0020FA4;
const EVADC_G0_BOUND: u32 = 0xF00204B8;
const EVADC_G2_RESD10: u32 = 0xF0020FA8;
const EVADC_G2_RESD11: u32 = 0xF0020FAC;
const EVADC_G2_RESD12: u32 = 0xF0020FB0;
const EVADC_G2_RESD13: u32 = 0xF0020FB4;
const EVADC_G2_RESD14: u32 = 0xF0020FB8;
const EVADC_G2_RESD15: u32 = 0xF0020FBC;
const EVADC_G3_TRCTR: u32 = 0xF0021010;
const EVADC_G3_ARBCFG: u32 = 0xF0021080;
const EVADC_G3_ARBPR: u32 = 0xF0021084;
const EVADC_G3_ANCFG: u32 = 0xF0021088;
const EVADC_G0_SYNCTR: u32 = 0xF00204C0;
const EVADC_G3_ICLASS0: u32 = 0xF00210A0;
const EVADC_G3_ICLASS1: u32 = 0xF00210A4;
const EVADC_G3_ALIAS: u32 = 0xF00210B0;
const EVADC_G3_BOUND: u32 = 0xF00210B8;
const EVADC_G3_SYNCTR: u32 = 0xF00210C0;
const EVADC_G3_Q0_QCTRL: u32 = 0xF0021100;
const EVADC_G3_Q0_QMR: u32 = 0xF0021104;
const EVADC_G3_Q0_QSR: u32 = 0xF0021108;
const EVADC_G3_Q0_Q0R: u32 = 0xF002110C;
const EVADC_G3_Q0_QINR: u32 = 0xF0021110;
const EVADC_G0_Q0_QCTRL: u32 = 0xF0020500;
const EVADC_G3_Q0_QBUR: u32 = 0xF0021114;
const EVADC_G3_Q0_REQTM: u32 = 0xF0021118;
const EVADC_G3_Q0_REQTS: u32 = 0xF002111C;
const EVADC_G3_Q1_QCTRL: u32 = 0xF0021120;
const EVADC_G3_Q1_QMR: u32 = 0xF0021124;
const EVADC_G3_Q1_QSR: u32 = 0xF0021128;
const EVADC_G3_Q1_Q0R: u32 = 0xF002112C;
const EVADC_G3_Q1_QINR: u32 = 0xF0021130;
const EVADC_G3_Q1_QBUR: u32 = 0xF0021134;
const EVADC_G3_Q1_REQTM: u32 = 0xF0021138;
const EVADC_G0_Q0_QMR: u32 = 0xF0020504;
const EVADC_G3_Q1_REQTS: u32 = 0xF002113C;
const EVADC_G3_Q2_QCTRL: u32 = 0xF0021140;
const EVADC_G3_Q2_QMR: u32 = 0xF0021144;
const EVADC_G3_Q2_QSR: u32 = 0xF0021148;
const EVADC_G3_Q2_Q0R: u32 = 0xF002114C;
const EVADC_G3_Q2_QINR: u32 = 0xF0021150;
const EVADC_G3_Q2_QBUR: u32 = 0xF0021154;
const EVADC_G3_Q2_REQTM: u32 = 0xF0021158;
const EVADC_G3_Q2_REQTS: u32 = 0xF002115C;
const EVADC_G3_CEFLAG: u32 = 0xF0021180;
const EVADC_G0_Q0_QSR: u32 = 0xF0020508;
const EVADC_G3_REFLAG: u32 = 0xF0021184;
const EVADC_G3_SEFLAG: u32 = 0xF0021188;
const EVADC_G3_CEFCLR: u32 = 0xF0021190;
const EVADC_G3_REFCLR: u32 = 0xF0021194;
const EVADC_G3_SEFCLR: u32 = 0xF0021198;
const EVADC_G3_CEVNP0: u32 = 0xF00211A0;
const EVADC_G3_CEVNP1: u32 = 0xF00211A4;
const EVADC_G3_REVNP0: u32 = 0xF00211B0;
const EVADC_G3_REVNP1: u32 = 0xF00211B4;
const EVADC_G3_SEVNP: u32 = 0xF00211C0;
const EVADC_G0_Q0_Q0R: u32 = 0xF002050C;
const EVADC_G3_SRACT: u32 = 0xF00211C8;
const EVADC_G3_EMUXCTR: u32 = 0xF00211F0;
const EVADC_G3_EMUXCS: u32 = 0xF00211F4;
const EVADC_G3_VFR: u32 = 0xF00211F8;
const EVADC_G3_CHCTR0: u32 = 0xF0021200;
const EVADC_G3_CHCTR1: u32 = 0xF0021204;
const EVADC_G3_CHCTR2: u32 = 0xF0021208;
const EVADC_G3_CHCTR3: u32 = 0xF002120C;
const EVADC_G3_CHCTR4: u32 = 0xF0021210;
const EVADC_G3_CHCTR5: u32 = 0xF0021214;
const EVADC_G0_Q0_QINR: u32 = 0xF0020510;
const EVADC_G3_CHCTR6: u32 = 0xF0021218;
const EVADC_G3_CHCTR7: u32 = 0xF002121C;
const EVADC_G3_RCR0: u32 = 0xF0021280;
const EVADC_G3_RCR1: u32 = 0xF0021284;
const EVADC_G3_RCR2: u32 = 0xF0021288;
const EVADC_G3_RCR3: u32 = 0xF002128C;
const EVADC_G3_RCR4: u32 = 0xF0021290;
const EVADC_G3_RCR5: u32 = 0xF0021294;
const EVADC_G3_RCR6: u32 = 0xF0021298;
const EVADC_G3_RCR7: u32 = 0xF002129C;
const EVADC_G0_Q0_QBUR: u32 = 0xF0020514;
const EVADC_G3_RCR8: u32 = 0xF00212A0;
const EVADC_G3_RCR9: u32 = 0xF00212A4;
const EVADC_G3_RCR10: u32 = 0xF00212A8;
const EVADC_G3_RCR11: u32 = 0xF00212AC;
const EVADC_G3_RCR12: u32 = 0xF00212B0;
const EVADC_G3_RCR13: u32 = 0xF00212B4;
const EVADC_G3_RCR14: u32 = 0xF00212B8;
const EVADC_G3_RCR15: u32 = 0xF00212BC;
const EVADC_G3_RES0: u32 = 0xF0021300;
const EVADC_G3_RES1: u32 = 0xF0021304;
const EVADC_G0_Q0_REQTM: u32 = 0xF0020518;
const EVADC_G3_RES2: u32 = 0xF0021308;
const EVADC_G3_RES3: u32 = 0xF002130C;
const EVADC_G3_RES4: u32 = 0xF0021310;
const EVADC_G3_RES5: u32 = 0xF0021314;
const EVADC_G3_RES6: u32 = 0xF0021318;
const EVADC_G3_RES7: u32 = 0xF002131C;
const EVADC_G3_RES8: u32 = 0xF0021320;
const EVADC_G3_RES9: u32 = 0xF0021324;
const EVADC_G3_RES10: u32 = 0xF0021328;
const EVADC_G3_RES11: u32 = 0xF002132C;
const EVADC_G0_Q0_REQTS: u32 = 0xF002051C;
const EVADC_G3_RES12: u32 = 0xF0021330;
const EVADC_G3_RES13: u32 = 0xF0021334;
const EVADC_G3_RES14: u32 = 0xF0021338;
const EVADC_G3_RES15: u32 = 0xF002133C;
const EVADC_G3_RESD0: u32 = 0xF0021380;
const EVADC_G3_RESD1: u32 = 0xF0021384;
const EVADC_G3_RESD2: u32 = 0xF0021388;
const EVADC_G3_RESD3: u32 = 0xF002138C;
const EVADC_G3_RESD4: u32 = 0xF0021390;
const EVADC_G3_RESD5: u32 = 0xF0021394;
const EVADC_G0_Q1_QCTRL: u32 = 0xF0020520;
const EVADC_G3_RESD6: u32 = 0xF0021398;
const EVADC_G3_RESD7: u32 = 0xF002139C;
const EVADC_G3_RESD8: u32 = 0xF00213A0;
const EVADC_G3_RESD9: u32 = 0xF00213A4;
const EVADC_G3_RESD10: u32 = 0xF00213A8;
const EVADC_G3_RESD11: u32 = 0xF00213AC;
const EVADC_G3_RESD12: u32 = 0xF00213B0;
const EVADC_G3_RESD13: u32 = 0xF00213B4;
const EVADC_G3_RESD14: u32 = 0xF00213B8;
const EVADC_G3_RESD15: u32 = 0xF00213BC;
const EVADC_G0_Q1_QMR: u32 = 0xF0020524;
const EVADC_G4_CEVNP1: u32 = 0xF00215A4;
const EVADC_G5_CEVNP1: u32 = 0xF00219A4;
const EVADC_G6_CEVNP1: u32 = 0xF0021DA4;
const EVADC_G7_CEVNP1: u32 = 0xF00221A4;
const EVADC_G8_TRCTR: u32 = 0xF0022410;
const EVADC_G8_ARBCFG: u32 = 0xF0022480;
const EVADC_G8_ARBPR: u32 = 0xF0022484;
const EVADC_G8_ANCFG: u32 = 0xF0022488;
const EVADC_G8_ICLASS0: u32 = 0xF00224A0;
const EVADC_G8_ICLASS1: u32 = 0xF00224A4;
const EVADC_G0_Q1_QSR: u32 = 0xF0020528;
const EVADC_G8_ALIAS: u32 = 0xF00224B0;
const EVADC_G8_BOUND: u32 = 0xF00224B8;
const EVADC_G8_SYNCTR: u32 = 0xF00224C0;
const EVADC_G8_Q0_QCTRL: u32 = 0xF0022500;
const EVADC_G8_Q0_QMR: u32 = 0xF0022504;
const EVADC_G8_Q0_QSR: u32 = 0xF0022508;
const EVADC_G8_Q0_Q0R: u32 = 0xF002250C;
const EVADC_G8_Q0_QINR: u32 = 0xF0022510;
const EVADC_G8_Q0_QBUR: u32 = 0xF0022514;
const EVADC_G8_Q0_REQTM: u32 = 0xF0022518;
const EVADC_G0_Q1_Q0R: u32 = 0xF002052C;
const EVADC_G8_Q0_REQTS: u32 = 0xF002251C;
const EVADC_G8_Q1_QCTRL: u32 = 0xF0022520;
const EVADC_G8_Q1_QMR: u32 = 0xF0022524;
const EVADC_G8_Q1_QSR: u32 = 0xF0022528;
const EVADC_G8_Q1_Q0R: u32 = 0xF002252C;
const EVADC_G8_Q1_QINR: u32 = 0xF0022530;
const EVADC_G8_Q1_QBUR: u32 = 0xF0022534;
const EVADC_G8_Q1_REQTM: u32 = 0xF0022538;
const EVADC_G8_Q1_REQTS: u32 = 0xF002253C;
const EVADC_G8_Q2_QCTRL: u32 = 0xF0022540;
const EVADC_G0_Q1_QINR: u32 = 0xF0020530;
const EVADC_G8_Q2_QMR: u32 = 0xF0022544;
const EVADC_G8_Q2_QSR: u32 = 0xF0022548;
const EVADC_G8_Q2_Q0R: u32 = 0xF002254C;
const EVADC_G8_Q2_QINR: u32 = 0xF0022550;
const EVADC_G8_Q2_QBUR: u32 = 0xF0022554;
const EVADC_G8_Q2_REQTM: u32 = 0xF0022558;
const EVADC_G8_Q2_REQTS: u32 = 0xF002255C;
const EVADC_G8_CEFLAG: u32 = 0xF0022580;
const EVADC_G8_REFLAG: u32 = 0xF0022584;
const EVADC_G8_SEFLAG: u32 = 0xF0022588;
const EVADC_G0_Q1_QBUR: u32 = 0xF0020534;
const EVADC_G8_CEFCLR: u32 = 0xF0022590;
const EVADC_G8_REFCLR: u32 = 0xF0022594;
const EVADC_G8_SEFCLR: u32 = 0xF0022598;
const EVADC_G8_CEVNP0: u32 = 0xF00225A0;
const EVADC_G8_CEVNP1: u32 = 0xF00225A4;
const EVADC_G8_REVNP0: u32 = 0xF00225B0;
const EVADC_G8_REVNP1: u32 = 0xF00225B4;
const EVADC_G8_SEVNP: u32 = 0xF00225C0;
const EVADC_G8_SRACT: u32 = 0xF00225C8;
const EVADC_G8_EMUXCTR: u32 = 0xF00225F0;
const EVADC_G0_Q1_REQTM: u32 = 0xF0020538;
const EVADC_G8_EMUXCS: u32 = 0xF00225F4;
const EVADC_G8_VFR: u32 = 0xF00225F8;
const EVADC_G8_CHCTR0: u32 = 0xF0022600;
const EVADC_G8_CHCTR1: u32 = 0xF0022604;
const EVADC_G8_CHCTR2: u32 = 0xF0022608;
const EVADC_G8_CHCTR3: u32 = 0xF002260C;
const EVADC_G8_CHCTR4: u32 = 0xF0022610;
const EVADC_G8_CHCTR5: u32 = 0xF0022614;
const EVADC_G8_CHCTR6: u32 = 0xF0022618;
const EVADC_G8_CHCTR7: u32 = 0xF002261C;
const EVADC_G0_Q1_REQTS: u32 = 0xF002053C;
const EVADC_G8_CHCTR8: u32 = 0xF0022620;
const EVADC_G8_CHCTR9: u32 = 0xF0022624;
const EVADC_G8_CHCTR10: u32 = 0xF0022628;
const EVADC_G8_CHCTR11: u32 = 0xF002262C;
const EVADC_G8_CHCTR12: u32 = 0xF0022630;
const EVADC_G8_CHCTR13: u32 = 0xF0022634;
const EVADC_G8_CHCTR14: u32 = 0xF0022638;
const EVADC_G8_CHCTR15: u32 = 0xF002263C;
const EVADC_G8_RCR0: u32 = 0xF0022680;
const EVADC_G8_RCR1: u32 = 0xF0022684;
const EVADC_G0_Q2_QCTRL: u32 = 0xF0020540;
const EVADC_G8_RCR2: u32 = 0xF0022688;
const EVADC_G8_RCR3: u32 = 0xF002268C;
const EVADC_G8_RCR4: u32 = 0xF0022690;
const EVADC_G8_RCR5: u32 = 0xF0022694;
const EVADC_G8_RCR6: u32 = 0xF0022698;
const EVADC_G8_RCR7: u32 = 0xF002269C;
const EVADC_G8_RCR8: u32 = 0xF00226A0;
const EVADC_G8_RCR9: u32 = 0xF00226A4;
const EVADC_G8_RCR10: u32 = 0xF00226A8;
const EVADC_G8_RCR11: u32 = 0xF00226AC;
const EVADC_G0_Q2_QMR: u32 = 0xF0020544;
const EVADC_G8_RCR12: u32 = 0xF00226B0;
const EVADC_G8_RCR13: u32 = 0xF00226B4;
const EVADC_G8_RCR14: u32 = 0xF00226B8;
const EVADC_G8_RCR15: u32 = 0xF00226BC;
const EVADC_G8_RES0: u32 = 0xF0022700;
const EVADC_G8_RES1: u32 = 0xF0022704;
const EVADC_G8_RES2: u32 = 0xF0022708;
const EVADC_G8_RES3: u32 = 0xF002270C;
const EVADC_G8_RES4: u32 = 0xF0022710;
const EVADC_G8_RES5: u32 = 0xF0022714;
const EVADC_G0_Q2_QSR: u32 = 0xF0020548;
const EVADC_G8_RES6: u32 = 0xF0022718;
const EVADC_G8_RES7: u32 = 0xF002271C;
const EVADC_G8_RES8: u32 = 0xF0022720;
const EVADC_G8_RES9: u32 = 0xF0022724;
const EVADC_G8_RES10: u32 = 0xF0022728;
const EVADC_G8_RES11: u32 = 0xF002272C;
const EVADC_G8_RES12: u32 = 0xF0022730;
const EVADC_G8_RES13: u32 = 0xF0022734;
const EVADC_G8_RES14: u32 = 0xF0022738;
const EVADC_G8_RES15: u32 = 0xF002273C;
const EVADC_G0_Q2_Q0R: u32 = 0xF002054C;
const EVADC_G8_RESD0: u32 = 0xF0022780;
const EVADC_G8_RESD1: u32 = 0xF0022784;
const EVADC_G8_RESD2: u32 = 0xF0022788;
const EVADC_G8_RESD3: u32 = 0xF002278C;
const EVADC_G8_RESD4: u32 = 0xF0022790;
const EVADC_G8_RESD5: u32 = 0xF0022794;
const EVADC_G8_RESD6: u32 = 0xF0022798;
const EVADC_G8_RESD7: u32 = 0xF002279C;
const EVADC_G8_RESD8: u32 = 0xF00227A0;
const EVADC_G8_RESD9: u32 = 0xF00227A4;
const EVADC_G0_Q2_QINR: u32 = 0xF0020550;
const EVADC_G8_RESD10: u32 = 0xF00227A8;
const EVADC_G8_RESD11: u32 = 0xF00227AC;
const EVADC_G8_RESD12: u32 = 0xF00227B0;
const EVADC_G8_RESD13: u32 = 0xF00227B4;
const EVADC_G8_RESD14: u32 = 0xF00227B8;
const EVADC_G8_RESD15: u32 = 0xF00227BC;
const EVADC_G9_TRCTR: u32 = 0xF0022810;
const EVADC_G9_ARBCFG: u32 = 0xF0022880;
const EVADC_G9_ARBPR: u32 = 0xF0022884;
const EVADC_G9_ANCFG: u32 = 0xF0022888;
const EVADC_G0_Q2_QBUR: u32 = 0xF0020554;
const EVADC_G9_ICLASS0: u32 = 0xF00228A0;
const EVADC_G9_ICLASS1: u32 = 0xF00228A4;
const EVADC_G9_ALIAS: u32 = 0xF00228B0;
const EVADC_G9_BOUND: u32 = 0xF00228B8;
const EVADC_G9_SYNCTR: u32 = 0xF00228C0;
const EVADC_G9_Q0_QCTRL: u32 = 0xF0022900;
const EVADC_G9_Q0_QMR: u32 = 0xF0022904;
const EVADC_G9_Q0_QSR: u32 = 0xF0022908;
const EVADC_G9_Q0_Q0R: u32 = 0xF002290C;
const EVADC_G9_Q0_QINR: u32 = 0xF0022910;
const EVADC_G0_Q2_REQTM: u32 = 0xF0020558;
const EVADC_G9_Q0_QBUR: u32 = 0xF0022914;
const EVADC_G9_Q0_REQTM: u32 = 0xF0022918;
const EVADC_G9_Q0_REQTS: u32 = 0xF002291C;
const EVADC_G9_Q1_QCTRL: u32 = 0xF0022920;
const EVADC_G9_Q1_QMR: u32 = 0xF0022924;
const EVADC_G9_Q1_QSR: u32 = 0xF0022928;
const EVADC_G9_Q1_Q0R: u32 = 0xF002292C;
const EVADC_G9_Q1_QINR: u32 = 0xF0022930;
const EVADC_G9_Q1_QBUR: u32 = 0xF0022934;
const EVADC_G9_Q1_REQTM: u32 = 0xF0022938;
const EVADC_G0_Q2_REQTS: u32 = 0xF002055C;
const EVADC_G9_Q1_REQTS: u32 = 0xF002293C;
const EVADC_G9_Q2_QCTRL: u32 = 0xF0022940;
const EVADC_G9_Q2_QMR: u32 = 0xF0022944;
const EVADC_G9_Q2_QSR: u32 = 0xF0022948;
const EVADC_G9_Q2_Q0R: u32 = 0xF002294C;
const EVADC_G9_Q2_QINR: u32 = 0xF0022950;
const EVADC_G9_Q2_QBUR: u32 = 0xF0022954;
const EVADC_G9_Q2_REQTM: u32 = 0xF0022958;
const EVADC_G9_Q2_REQTS: u32 = 0xF002295C;
const EVADC_G9_CEFLAG: u32 = 0xF0022980;
const EVADC_G0_CEFLAG: u32 = 0xF0020580;
const EVADC_G9_REFLAG: u32 = 0xF0022984;
const EVADC_G9_SEFLAG: u32 = 0xF0022988;
const EVADC_G9_CEFCLR: u32 = 0xF0022990;
const EVADC_G9_REFCLR: u32 = 0xF0022994;
const EVADC_G9_SEFCLR: u32 = 0xF0022998;
const EVADC_G9_CEVNP0: u32 = 0xF00229A0;
const EVADC_G9_CEVNP1: u32 = 0xF00229A4;
const EVADC_G9_REVNP0: u32 = 0xF00229B0;
const EVADC_G9_REVNP1: u32 = 0xF00229B4;
const EVADC_G9_SEVNP: u32 = 0xF00229C0;
const EVADC_G0_REFLAG: u32 = 0xF0020584;
const EVADC_G9_SRACT: u32 = 0xF00229C8;
const EVADC_G9_EMUXCTR: u32 = 0xF00229F0;
const EVADC_G9_EMUXCS: u32 = 0xF00229F4;
const EVADC_G9_VFR: u32 = 0xF00229F8;
const EVADC_G9_CHCTR0: u32 = 0xF0022A00;
const EVADC_G9_CHCTR1: u32 = 0xF0022A04;
const EVADC_G9_CHCTR2: u32 = 0xF0022A08;
const EVADC_G9_CHCTR3: u32 = 0xF0022A0C;
const EVADC_G9_CHCTR4: u32 = 0xF0022A10;
const EVADC_G9_CHCTR5: u32 = 0xF0022A14;
const EVADC_G0_SEFLAG: u32 = 0xF0020588;
const EVADC_G9_CHCTR6: u32 = 0xF0022A18;
const EVADC_G9_CHCTR7: u32 = 0xF0022A1C;
const EVADC_G9_CHCTR8: u32 = 0xF0022A20;
const EVADC_G9_CHCTR9: u32 = 0xF0022A24;
const EVADC_G9_CHCTR10: u32 = 0xF0022A28;
const EVADC_G9_CHCTR11: u32 = 0xF0022A2C;
const EVADC_G9_CHCTR12: u32 = 0xF0022A30;
const EVADC_G9_CHCTR13: u32 = 0xF0022A34;
const EVADC_G9_CHCTR14: u32 = 0xF0022A38;
const EVADC_G9_CHCTR15: u32 = 0xF0022A3C;
const EVADC_G0_CEFCLR: u32 = 0xF0020590;
const EVADC_G9_RCR0: u32 = 0xF0022A80;
const EVADC_G9_RCR1: u32 = 0xF0022A84;
const EVADC_G9_RCR2: u32 = 0xF0022A88;
const EVADC_G9_RCR3: u32 = 0xF0022A8C;
const EVADC_G9_RCR4: u32 = 0xF0022A90;
const EVADC_G9_RCR5: u32 = 0xF0022A94;
const EVADC_G9_RCR6: u32 = 0xF0022A98;
const EVADC_G9_RCR7: u32 = 0xF0022A9C;
const EVADC_G9_RCR8: u32 = 0xF0022AA0;
const EVADC_G9_RCR9: u32 = 0xF0022AA4;
const EVADC_G0_REFCLR: u32 = 0xF0020594;
const EVADC_G9_RCR10: u32 = 0xF0022AA8;
const EVADC_G9_RCR11: u32 = 0xF0022AAC;
const EVADC_G9_RCR12: u32 = 0xF0022AB0;
const EVADC_G9_RCR13: u32 = 0xF0022AB4;
const EVADC_G9_RCR14: u32 = 0xF0022AB8;
const EVADC_G9_RCR15: u32 = 0xF0022ABC;
const EVADC_G9_RES0: u32 = 0xF0022B00;
const EVADC_G9_RES1: u32 = 0xF0022B04;
const EVADC_G9_RES2: u32 = 0xF0022B08;
const EVADC_G9_RES3: u32 = 0xF0022B0C;
const EVADC_G0_SEFCLR: u32 = 0xF0020598;
const EVADC_G9_RES4: u32 = 0xF0022B10;
const EVADC_G9_RES5: u32 = 0xF0022B14;
const EVADC_G9_RES6: u32 = 0xF0022B18;
const EVADC_G9_RES7: u32 = 0xF0022B1C;
const EVADC_G9_RES8: u32 = 0xF0022B20;
const EVADC_G9_RES9: u32 = 0xF0022B24;
const EVADC_G9_RES10: u32 = 0xF0022B28;
const EVADC_G9_RES11: u32 = 0xF0022B2C;
const EVADC_G9_RES12: u32 = 0xF0022B30;
const EVADC_G9_RES13: u32 = 0xF0022B34;
const EVADC_G0_CEVNP0: u32 = 0xF00205A0;
const EVADC_G9_RES14: u32 = 0xF0022B38;
const EVADC_G9_RES15: u32 = 0xF0022B3C;
const EVADC_G9_RESD0: u32 = 0xF0022B80;
const EVADC_G9_RESD1: u32 = 0xF0022B84;
const EVADC_G9_RESD2: u32 = 0xF0022B88;
const EVADC_G9_RESD3: u32 = 0xF0022B8C;
const EVADC_G9_RESD4: u32 = 0xF0022B90;
const EVADC_G9_RESD5: u32 = 0xF0022B94;
const EVADC_G9_RESD6: u32 = 0xF0022B98;
const EVADC_G9_RESD7: u32 = 0xF0022B9C;
const EVADC_G0_CEVNP1: u32 = 0xF00205A4;
const EVADC_G9_RESD8: u32 = 0xF0022BA0;
const EVADC_G9_RESD9: u32 = 0xF0022BA4;
const EVADC_G9_RESD10: u32 = 0xF0022BA8;
const EVADC_G9_RESD11: u32 = 0xF0022BAC;
const EVADC_G9_RESD12: u32 = 0xF0022BB0;
const EVADC_G9_RESD13: u32 = 0xF0022BB4;
const EVADC_G9_RESD14: u32 = 0xF0022BB8;
const EVADC_G9_RESD15: u32 = 0xF0022BBC;
const EVADC_G10_TRCTR: u32 = 0xF0022C10;
const EVADC_G10_ARBCFG: u32 = 0xF0022C80;
const EVADC_G0_REVNP0: u32 = 0xF00205B0;
const EVADC_G10_ARBPR: u32 = 0xF0022C84;
const EVADC_G10_ANCFG: u32 = 0xF0022C88;
const EVADC_G10_ICLASS0: u32 = 0xF0022CA0;
const EVADC_G10_ICLASS1: u32 = 0xF0022CA4;
const EVADC_G10_ALIAS: u32 = 0xF0022CB0;
const EVADC_G10_BOUND: u32 = 0xF0022CB8;
const EVADC_G10_SYNCTR: u32 = 0xF0022CC0;
const EVADC_G10_Q0_QCTRL: u32 = 0xF0022D00;
const EVADC_G10_Q0_QMR: u32 = 0xF0022D04;
const EVADC_G10_Q0_QSR: u32 = 0xF0022D08;
const EVADC_G0_REVNP1: u32 = 0xF00205B4;
const EVADC_G10_Q0_Q0R: u32 = 0xF0022D0C;
const EVADC_G10_Q0_QINR: u32 = 0xF0022D10;
const EVADC_G10_Q0_QBUR: u32 = 0xF0022D14;
const EVADC_G10_Q0_REQTM: u32 = 0xF0022D18;
const EVADC_G10_Q0_REQTS: u32 = 0xF0022D1C;
const EVADC_G10_Q1_QCTRL: u32 = 0xF0022D20;
const EVADC_G10_Q1_QMR: u32 = 0xF0022D24;
const EVADC_G10_Q1_QSR: u32 = 0xF0022D28;
const EVADC_G10_Q1_Q0R: u32 = 0xF0022D2C;
const EVADC_G10_Q1_QINR: u32 = 0xF0022D30;
const EVADC_G0_SEVNP: u32 = 0xF00205C0;
const EVADC_G10_Q1_QBUR: u32 = 0xF0022D34;
const EVADC_G10_Q1_REQTM: u32 = 0xF0022D38;
const EVADC_G10_Q1_REQTS: u32 = 0xF0022D3C;
const EVADC_G10_Q2_QCTRL: u32 = 0xF0022D40;
const EVADC_G10_Q2_QMR: u32 = 0xF0022D44;
const EVADC_G10_Q2_QSR: u32 = 0xF0022D48;
const EVADC_G10_Q2_Q0R: u32 = 0xF0022D4C;
const EVADC_G10_Q2_QINR: u32 = 0xF0022D50;
const EVADC_G10_Q2_QBUR: u32 = 0xF0022D54;
const EVADC_G10_Q2_REQTM: u32 = 0xF0022D58;
const EVADC_G0_SRACT: u32 = 0xF00205C8;
const EVADC_G10_Q2_REQTS: u32 = 0xF0022D5C;
const EVADC_G10_CEFLAG: u32 = 0xF0022D80;
const EVADC_G10_REFLAG: u32 = 0xF0022D84;
const EVADC_G10_SEFLAG: u32 = 0xF0022D88;
const EVADC_G10_CEFCLR: u32 = 0xF0022D90;
const EVADC_G10_REFCLR: u32 = 0xF0022D94;
const EVADC_G10_SEFCLR: u32 = 0xF0022D98;
const EVADC_G10_CEVNP0: u32 = 0xF0022DA0;
const EVADC_G10_CEVNP1: u32 = 0xF0022DA4;
const EVADC_G10_REVNP0: u32 = 0xF0022DB0;
const EVADC_G0_EMUXCTR: u32 = 0xF00205F0;
const EVADC_G10_REVNP1: u32 = 0xF0022DB4;
const EVADC_G10_SEVNP: u32 = 0xF0022DC0;
const EVADC_G10_SRACT: u32 = 0xF0022DC8;
const EVADC_G10_EMUXCTR: u32 = 0xF0022DF0;
const EVADC_G10_EMUXCS: u32 = 0xF0022DF4;
const EVADC_G10_VFR: u32 = 0xF0022DF8;
const EVADC_G10_CHCTR0: u32 = 0xF0022E00;
const EVADC_G10_CHCTR1: u32 = 0xF0022E04;
const EVADC_G10_CHCTR2: u32 = 0xF0022E08;
const EVADC_G10_CHCTR3: u32 = 0xF0022E0C;
const EVADC_G0_EMUXCS: u32 = 0xF00205F4;
const EVADC_G10_CHCTR4: u32 = 0xF0022E10;
const EVADC_G10_CHCTR5: u32 = 0xF0022E14;
const EVADC_G10_CHCTR6: u32 = 0xF0022E18;
const EVADC_G10_CHCTR7: u32 = 0xF0022E1C;
const EVADC_G10_CHCTR8: u32 = 0xF0022E20;
const EVADC_G10_CHCTR9: u32 = 0xF0022E24;
const EVADC_G10_CHCTR10: u32 = 0xF0022E28;
const EVADC_G10_CHCTR11: u32 = 0xF0022E2C;
const EVADC_G10_CHCTR12: u32 = 0xF0022E30;
const EVADC_G10_CHCTR13: u32 = 0xF0022E34;
const EVADC_G0_VFR: u32 = 0xF00205F8;
const EVADC_G10_CHCTR14: u32 = 0xF0022E38;
const EVADC_G10_CHCTR15: u32 = 0xF0022E3C;
const EVADC_G10_RCR0: u32 = 0xF0022E80;
const EVADC_G10_RCR1: u32 = 0xF0022E84;
const EVADC_G10_RCR2: u32 = 0xF0022E88;
const EVADC_G10_RCR3: u32 = 0xF0022E8C;
const EVADC_G10_RCR4: u32 = 0xF0022E90;
const EVADC_G10_RCR5: u32 = 0xF0022E94;
const EVADC_G10_RCR6: u32 = 0xF0022E98;
const EVADC_G10_RCR7: u32 = 0xF0022E9C;
const EVADC_G0_CHCTR0: u32 = 0xF0020600;
const EVADC_G10_RCR8: u32 = 0xF0022EA0;
const EVADC_G10_RCR9: u32 = 0xF0022EA4;
const EVADC_G10_RCR10: u32 = 0xF0022EA8;
const EVADC_G10_RCR11: u32 = 0xF0022EAC;
const EVADC_G10_RCR12: u32 = 0xF0022EB0;
const EVADC_G10_RCR13: u32 = 0xF0022EB4;
const EVADC_G10_RCR14: u32 = 0xF0022EB8;
const EVADC_G10_RCR15: u32 = 0xF0022EBC;
const EVADC_G10_RES0: u32 = 0xF0022F00;
const EVADC_G10_RES1: u32 = 0xF0022F04;
const EVADC_G0_CHCTR1: u32 = 0xF0020604;
const EVADC_G10_RES2: u32 = 0xF0022F08;
const EVADC_G10_RES3: u32 = 0xF0022F0C;
const EVADC_G10_RES4: u32 = 0xF0022F10;
const EVADC_G10_RES5: u32 = 0xF0022F14;
const EVADC_G10_RES6: u32 = 0xF0022F18;
const EVADC_G10_RES7: u32 = 0xF0022F1C;
const EVADC_G10_RES8: u32 = 0xF0022F20;
const EVADC_G10_RES9: u32 = 0xF0022F24;
const EVADC_G10_RES10: u32 = 0xF0022F28;
const EVADC_G10_RES11: u32 = 0xF0022F2C;
const EVADC_G0_CHCTR2: u32 = 0xF0020608;
const EVADC_G10_RES12: u32 = 0xF0022F30;
const EVADC_G10_RES13: u32 = 0xF0022F34;
const EVADC_G10_RES14: u32 = 0xF0022F38;
const EVADC_G10_RES15: u32 = 0xF0022F3C;
const EVADC_G10_RESD0: u32 = 0xF0022F80;
const EVADC_G10_RESD1: u32 = 0xF0022F84;
const EVADC_G10_RESD2: u32 = 0xF0022F88;
const EVADC_G10_RESD3: u32 = 0xF0022F8C;
const EVADC_G10_RESD4: u32 = 0xF0022F90;
const EVADC_G10_RESD5: u32 = 0xF0022F94;
const EVADC_G0_CHCTR3: u32 = 0xF002060C;
const EVADC_G10_RESD6: u32 = 0xF0022F98;
const EVADC_G10_RESD7: u32 = 0xF0022F9C;
const EVADC_G10_RESD8: u32 = 0xF0022FA0;
const EVADC_G10_RESD9: u32 = 0xF0022FA4;
const EVADC_G10_RESD10: u32 = 0xF0022FA8;
const EVADC_G10_RESD11: u32 = 0xF0022FAC;
const EVADC_G10_RESD12: u32 = 0xF0022FB0;
const EVADC_G10_RESD13: u32 = 0xF0022FB4;
const EVADC_G10_RESD14: u32 = 0xF0022FB8;
const EVADC_G10_RESD15: u32 = 0xF0022FBC;
const EVADC_G0_CHCTR4: u32 = 0xF0020610;
const EVADC_G11_TRCTR: u32 = 0xF0023010;
const EVADC_G11_ARBCFG: u32 = 0xF0023080;
const EVADC_G11_ARBPR: u32 = 0xF0023084;
const EVADC_G11_ANCFG: u32 = 0xF0023088;
const EVADC_G11_ICLASS0: u32 = 0xF00230A0;
const EVADC_G11_ICLASS1: u32 = 0xF00230A4;
const EVADC_G11_ALIAS: u32 = 0xF00230B0;
const EVADC_G11_BOUND: u32 = 0xF00230B8;
const EVADC_G11_SYNCTR: u32 = 0xF00230C0;
const EVADC_G11_Q0_QCTRL: u32 = 0xF0023100;
const EVADC_G0_CHCTR5: u32 = 0xF0020614;
const EVADC_G11_Q0_QMR: u32 = 0xF0023104;
const EVADC_G11_Q0_QSR: u32 = 0xF0023108;
const EVADC_G11_Q0_Q0R: u32 = 0xF002310C;
const EVADC_G11_Q0_QINR: u32 = 0xF0023110;
const EVADC_G11_Q0_QBUR: u32 = 0xF0023114;
const EVADC_G11_Q0_REQTM: u32 = 0xF0023118;
const EVADC_G11_Q0_REQTS: u32 = 0xF002311C;
const EVADC_G11_Q1_QCTRL: u32 = 0xF0023120;
const EVADC_G11_Q1_QMR: u32 = 0xF0023124;
const EVADC_G11_Q1_QSR: u32 = 0xF0023128;
const EVADC_G0_CHCTR6: u32 = 0xF0020618;
const EVADC_G11_Q1_Q0R: u32 = 0xF002312C;
const EVADC_G11_Q1_QINR: u32 = 0xF0023130;
const EVADC_G11_Q1_QBUR: u32 = 0xF0023134;
const EVADC_G11_Q1_REQTM: u32 = 0xF0023138;
const EVADC_G11_Q1_REQTS: u32 = 0xF002313C;
const EVADC_G11_Q2_QCTRL: u32 = 0xF0023140;
const EVADC_G11_Q2_QMR: u32 = 0xF0023144;
const EVADC_G11_Q2_QSR: u32 = 0xF0023148;
const EVADC_G11_Q2_Q0R: u32 = 0xF002314C;
const EVADC_G11_Q2_QINR: u32 = 0xF0023150;
const EVADC_G0_CHCTR7: u32 = 0xF002061C;
const EVADC_G11_Q2_QBUR: u32 = 0xF0023154;
const EVADC_G11_Q2_REQTM: u32 = 0xF0023158;
const EVADC_G11_Q2_REQTS: u32 = 0xF002315C;
const EVADC_G11_CEFLAG: u32 = 0xF0023180;
const EVADC_G11_REFLAG: u32 = 0xF0023184;
const EVADC_G11_SEFLAG: u32 = 0xF0023188;
const EVADC_G11_CEFCLR: u32 = 0xF0023190;
const EVADC_G11_REFCLR: u32 = 0xF0023194;
const EVADC_G11_SEFCLR: u32 = 0xF0023198;
const EVADC_G11_CEVNP0: u32 = 0xF00231A0;
const EVADC_G0_RCR0: u32 = 0xF0020680;
const EVADC_G11_CEVNP1: u32 = 0xF00231A4;
const EVADC_G11_REVNP0: u32 = 0xF00231B0;
const EVADC_G11_REVNP1: u32 = 0xF00231B4;
const EVADC_G11_SEVNP: u32 = 0xF00231C0;
const EVADC_G11_SRACT: u32 = 0xF00231C8;
const EVADC_G11_EMUXCTR: u32 = 0xF00231F0;
const EVADC_G11_EMUXCS: u32 = 0xF00231F4;
const EVADC_G11_VFR: u32 = 0xF00231F8;
const EVADC_G11_CHCTR0: u32 = 0xF0023200;
const EVADC_G11_CHCTR1: u32 = 0xF0023204;
const EVADC_G0_RCR1: u32 = 0xF0020684;
const EVADC_G11_CHCTR2: u32 = 0xF0023208;
const EVADC_G11_CHCTR3: u32 = 0xF002320C;
const EVADC_G11_CHCTR4: u32 = 0xF0023210;
const EVADC_G11_CHCTR5: u32 = 0xF0023214;
const EVADC_G11_CHCTR6: u32 = 0xF0023218;
const EVADC_G11_CHCTR7: u32 = 0xF002321C;
const EVADC_G11_CHCTR8: u32 = 0xF0023220;
const EVADC_G11_CHCTR9: u32 = 0xF0023224;
const EVADC_G11_CHCTR10: u32 = 0xF0023228;
const EVADC_G11_CHCTR11: u32 = 0xF002322C;
const EVADC_G0_RCR2: u32 = 0xF0020688;
const EVADC_G11_CHCTR12: u32 = 0xF0023230;
const EVADC_G11_CHCTR13: u32 = 0xF0023234;
const EVADC_G11_CHCTR14: u32 = 0xF0023238;
const EVADC_G11_CHCTR15: u32 = 0xF002323C;
const EVADC_G11_RCR0: u32 = 0xF0023280;
const EVADC_G11_RCR1: u32 = 0xF0023284;
const EVADC_G11_RCR2: u32 = 0xF0023288;
const EVADC_G11_RCR3: u32 = 0xF002328C;
const EVADC_G11_RCR4: u32 = 0xF0023290;
const EVADC_G11_RCR5: u32 = 0xF0023294;
const EVADC_G0_RCR3: u32 = 0xF002068C;
const EVADC_G11_RCR6: u32 = 0xF0023298;
const EVADC_G11_RCR7: u32 = 0xF002329C;
const EVADC_G11_RCR8: u32 = 0xF00232A0;
const EVADC_G11_RCR9: u32 = 0xF00232A4;
const EVADC_G11_RCR10: u32 = 0xF00232A8;
const EVADC_G11_RCR11: u32 = 0xF00232AC;
const EVADC_G11_RCR12: u32 = 0xF00232B0;
const EVADC_G11_RCR13: u32 = 0xF00232B4;
const EVADC_G11_RCR14: u32 = 0xF00232B8;
const EVADC_G11_RCR15: u32 = 0xF00232BC;
const EVADC_G0_RCR4: u32 = 0xF0020690;
const EVADC_G11_RES0: u32 = 0xF0023300;
const EVADC_G11_RES1: u32 = 0xF0023304;
const EVADC_G11_RES2: u32 = 0xF0023308;
const EVADC_G11_RES3: u32 = 0xF002330C;
const EVADC_G11_RES4: u32 = 0xF0023310;
const EVADC_G11_RES5: u32 = 0xF0023314;
const EVADC_G11_RES6: u32 = 0xF0023318;
const EVADC_G11_RES7: u32 = 0xF002331C;
const EVADC_G11_RES8: u32 = 0xF0023320;
const EVADC_G11_RES9: u32 = 0xF0023324;
const EVADC_G0_RCR5: u32 = 0xF0020694;
const EVADC_G11_RES10: u32 = 0xF0023328;
const EVADC_G11_RES11: u32 = 0xF002332C;
const EVADC_G11_RES12: u32 = 0xF0023330;
const EVADC_G11_RES13: u32 = 0xF0023334;
const EVADC_G11_RES14: u32 = 0xF0023338;
const EVADC_G11_RES15: u32 = 0xF002333C;
const EVADC_G11_RESD0: u32 = 0xF0023380;
const EVADC_G11_RESD1: u32 = 0xF0023384;
const EVADC_G11_RESD2: u32 = 0xF0023388;
const EVADC_G11_RESD3: u32 = 0xF002338C;
const EVADC_G0_RCR6: u32 = 0xF0020698;
const EVADC_G11_RESD4: u32 = 0xF0023390;
const EVADC_G11_RESD5: u32 = 0xF0023394;
const EVADC_G11_RESD6: u32 = 0xF0023398;
const EVADC_G11_RESD7: u32 = 0xF002339C;
const EVADC_G11_RESD8: u32 = 0xF00233A0;
const EVADC_G11_RESD9: u32 = 0xF00233A4;
const EVADC_G11_RESD10: u32 = 0xF00233A8;
const EVADC_G11_RESD11: u32 = 0xF00233AC;
const EVADC_G11_RESD12: u32 = 0xF00233B0;
const EVADC_G11_RESD13: u32 = 0xF00233B4;
const EVADC_G0_RCR7: u32 = 0xF002069C;
const EVADC_G11_RESD14: u32 = 0xF00233B8;
const EVADC_G11_RESD15: u32 = 0xF00233BC;
const EVADC_FC0_FCCTRL: u32 = 0xF0023400;
const EVADC_FC0_FCM: u32 = 0xF0023404;
const EVADC_FC0_FCRAMP0: u32 = 0xF0023408;
const EVADC_FC0_FCRAMP1: u32 = 0xF002340C;
const EVADC_FC0_FCBFL: u32 = 0xF0023420;
const EVADC_FC0_FCHYST: u32 = 0xF0023424;
const EVADC_FC1_FCCTRL: u32 = 0xF0023500;
const EVADC_FC1_FCM: u32 = 0xF0023504;
const EVADC_G0_RCR8: u32 = 0xF00206A0;
const EVADC_FC1_FCRAMP0: u32 = 0xF0023508;
const EVADC_FC1_FCRAMP1: u32 = 0xF002350C;
const EVADC_FC1_FCBFL: u32 = 0xF0023520;
const EVADC_FC1_FCHYST: u32 = 0xF0023524;
const EVADC_FC2_FCCTRL: u32 = 0xF0023600;
const EVADC_FC2_FCM: u32 = 0xF0023604;
const EVADC_FC2_FCRAMP0: u32 = 0xF0023608;
const EVADC_FC2_FCRAMP1: u32 = 0xF002360C;
const EVADC_FC2_FCBFL: u32 = 0xF0023620;
const EVADC_FC2_FCHYST: u32 = 0xF0023624;
const EVADC_G0_RCR9: u32 = 0xF00206A4;
const EVADC_FC3_FCCTRL: u32 = 0xF0023700;
const EVADC_FC3_FCM: u32 = 0xF0023704;
const EVADC_FC3_FCRAMP0: u32 = 0xF0023708;
const EVADC_FC3_FCRAMP1: u32 = 0xF002370C;
const EVADC_FC3_FCBFL: u32 = 0xF0023720;
const EVADC_FC3_FCHYST: u32 = 0xF0023724;
const EVADC_G0_RCR10: u32 = 0xF00206A8;
const EVADC_G0_RCR11: u32 = 0xF00206AC;
const EVADC_G0_RCR12: u32 = 0xF00206B0;
const EVADC_G0_RCR13: u32 = 0xF00206B4;
const EVADC_G0_RCR14: u32 = 0xF00206B8;
const EVADC_G0_RCR15: u32 = 0xF00206BC;
const MODULE_EVADC: u32 = 0xF0020000;
const EVADC_G0_RES0: u32 = 0xF0020700;
const EVADC_G0_RES1: u32 = 0xF0020704;
const EVADC_G0_RES2: u32 = 0xF0020708;
const EVADC_G0_RES3: u32 = 0xF002070C;
const EVADC_G0_RES4: u32 = 0xF0020710;
const EVADC_G0_RES5: u32 = 0xF0020714;
const EVADC_G0_RES6: u32 = 0xF0020718;
const EVADC_G0_RES7: u32 = 0xF002071C;
const EVADC_G0_RES8: u32 = 0xF0020720;
const EVADC_G0_RES9: u32 = 0xF0020724;
const EVADC_G0_RES10: u32 = 0xF0020728;
const EVADC_G0_RES11: u32 = 0xF002072C;
const EVADC_CLC: u32 = 0xF0020000;
const EVADC_G0_RES12: u32 = 0xF0020730;
const EVADC_G0_RES13: u32 = 0xF0020734;
const EVADC_G0_RES14: u32 = 0xF0020738;
const EVADC_G0_RES15: u32 = 0xF002073C;
const EVADC_G0_RESD0: u32 = 0xF0020780;
const EVADC_ID: u32 = 0xF0020008;
const EVADC_G0_RESD1: u32 = 0xF0020784;
const EVADC_G0_RESD2: u32 = 0xF0020788;
const EVADC_G0_RESD3: u32 = 0xF002078C;
const EVADC_G0_RESD4: u32 = 0xF0020790;
const EVADC_OCS: u32 = 0xF0020028;
const EVADC_G0_RESD5: u32 = 0xF0020794;
const EVADC_G0_RESD6: u32 = 0xF0020798;
const EVADC_G0_RESD7: u32 = 0xF002079C;
const EVADC_G0_RESD8: u32 = 0xF00207A0;
const EVADC_KRSTCLR: u32 = 0xF002002C;
const EVADC_G0_RESD9: u32 = 0xF00207A4;
const EVADC_G0_RESD10: u32 = 0xF00207A8;
const EVADC_G0_RESD11: u32 = 0xF00207AC;
const EVADC_G0_RESD12: u32 = 0xF00207B0;
const EVADC_G0_RESD13: u32 = 0xF00207B4;
const EVADC_KRST1: u32 = 0xF0020030;
const EVADC_G0_RESD14: u32 = 0xF00207B8;
const EVADC_G0_RESD15: u32 = 0xF00207BC;
const EVADC_G1_TRCTR: u32 = 0xF0020810;
const EVADC_G1_ARBCFG: u32 = 0xF0020880;
const EVADC_KRST0: u32 = 0xF0020034;
const EVADC_G1_ARBPR: u32 = 0xF0020884;
const EVADC_G1_ANCFG: u32 = 0xF0020888;
const EVADC_G1_ICLASS0: u32 = 0xF00208A0;
const EVADC_G1_ICLASS1: u32 = 0xF00208A4;
const EVADC_ACCEN0: u32 = 0xF002003C;
const EVADC_G1_ALIAS: u32 = 0xF00208B0;
const EVADC_G1_BOUND: u32 = 0xF00208B8;
const EVADC_G1_SYNCTR: u32 = 0xF00208C0;
const EVADC_G1_Q0_QCTRL: u32 = 0xF0020900;
const EVADC_GLOBCFG: u32 = 0xF0020080;
const EVADC_G1_Q0_QMR: u32 = 0xF0020904;
const EVADC_G1_Q0_QSR: u32 = 0xF0020908;
const EVADC_G1_Q0_Q0R: u32 = 0xF002090C;
const FCE_IN0_IR: u32 = 0xF0000100;
const FCE_IN0_RES: u32 = 0xF0000104;
const FCE_IN0_CFG: u32 = 0xF0000108;
const FCE_IN0_STS: u32 = 0xF000010C;
const FCE_IN0_LENGTH: u32 = 0xF0000110;
const FCE_IN0_CHECK: u32 = 0xF0000114;
const FCE_IN0_CRC: u32 = 0xF0000118;
const FCE_IN0_CTR: u32 = 0xF000011C;
const FCE_IN1_IR: u32 = 0xF0000120;
const FCE_IN1_RES: u32 = 0xF0000124;
const FCE_IN1_CFG: u32 = 0xF0000128;
const FCE_IN1_STS: u32 = 0xF000012C;
const FCE_IN1_LENGTH: u32 = 0xF0000130;
const FCE_IN1_CHECK: u32 = 0xF0000134;
const FCE_IN1_CRC: u32 = 0xF0000138;
const FCE_IN1_CTR: u32 = 0xF000013C;
const FCE_IN2_IR: u32 = 0xF0000140;
const FCE_IN2_RES: u32 = 0xF0000144;
const FCE_IN2_CFG: u32 = 0xF0000148;
const FCE_IN2_STS: u32 = 0xF000014C;
const FCE_IN2_LENGTH: u32 = 0xF0000150;
const FCE_IN2_CHECK: u32 = 0xF0000154;
const FCE_IN2_CRC: u32 = 0xF0000158;
const FCE_IN2_CTR: u32 = 0xF000015C;
const FCE_IN3_IR: u32 = 0xF0000160;
const FCE_IN3_RES: u32 = 0xF0000164;
const FCE_IN3_CFG: u32 = 0xF0000168;
const FCE_IN3_STS: u32 = 0xF000016C;
const FCE_IN3_LENGTH: u32 = 0xF0000170;
const FCE_IN3_CHECK: u32 = 0xF0000174;
const FCE_IN3_CRC: u32 = 0xF0000178;
const FCE_IN3_CTR: u32 = 0xF000017C;
const FCE_IN4_IR: u32 = 0xF0000180;
const FCE_IN4_RES: u32 = 0xF0000184;
const FCE_IN4_CFG: u32 = 0xF0000188;
const FCE_IN4_STS: u32 = 0xF000018C;
const FCE_IN4_LENGTH: u32 = 0xF0000190;
const FCE_IN4_CHECK: u32 = 0xF0000194;
const FCE_IN4_CRC: u32 = 0xF0000198;
const FCE_IN4_CTR: u32 = 0xF000019C;
const FCE_IN5_IR: u32 = 0xF00001A0;
const FCE_IN5_RES: u32 = 0xF00001A4;
const FCE_IN5_CFG: u32 = 0xF00001A8;
const FCE_IN5_STS: u32 = 0xF00001AC;
const FCE_IN5_LENGTH: u32 = 0xF00001B0;
const FCE_IN5_CHECK: u32 = 0xF00001B4;
const FCE_IN5_CRC: u32 = 0xF00001B8;
const FCE_IN5_CTR: u32 = 0xF00001BC;
const FCE_IN6_IR: u32 = 0xF00001C0;
const FCE_IN6_RES: u32 = 0xF00001C4;
const FCE_IN6_CFG: u32 = 0xF00001C8;
const FCE_IN6_STS: u32 = 0xF00001CC;
const FCE_IN6_LENGTH: u32 = 0xF00001D0;
const FCE_IN6_CHECK: u32 = 0xF00001D4;
const FCE_IN6_CRC: u32 = 0xF00001D8;
const FCE_IN6_CTR: u32 = 0xF00001DC;
const FCE_IN7_IR: u32 = 0xF00001E0;
const FCE_IN7_RES: u32 = 0xF00001E4;
const FCE_IN7_CFG: u32 = 0xF00001E8;
const FCE_IN7_STS: u32 = 0xF00001EC;
const FCE_IN7_LENGTH: u32 = 0xF00001F0;
const FCE_IN7_CHECK: u32 = 0xF00001F4;
const FCE_IN7_CRC: u32 = 0xF00001F8;
const FCE_IN7_CTR: u32 = 0xF00001FC;
const MODULE_FCE: u32 = 0xF0000000;
const FCE_CLC: u32 = 0xF0000000;
const FCE_ID: u32 = 0xF0000008;
const FCE_CHSTS: u32 = 0xF0000020;
const FCE_KRSTCLR: u32 = 0xF00000EC;
const FCE_KRST1: u32 = 0xF00000F0;
const FCE_KRST0: u32 = 0xF00000F4;
const FCE_ACCEN1: u32 = 0xF00000F8;
const FCE_ACCEN0: u32 = 0xF00000FC;
const MODULE_FSI: u32 = 0xF8030000;
const FSI_COMM_1: u32 = 0xF8030004;
const FSI_COMM_2: u32 = 0xF8030005;
const FSI_HSMCOMM_1: u32 = 0xF8030006;
const FSI_HSMCOMM_2: u32 = 0xF8030007;
const GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND: u32 = 0xF001DB58;
const GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND: u32 = 0xF001DB5C;
const GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC: u32 = 0xF001DB60;
const GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC: u32 = 0xF001DB64;
const GETH_MAC_PPS_CONTROL: u32 = 0xF001DB70;
const GETH_MAC_PPS0_TARGET_TIME_SECONDS: u32 = 0xF001DB80;
const GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS: u32 = 0xF001DB84;
const GETH_MAC_PPS0_INTERVAL: u32 = 0xF001DB88;
const GETH_MAC_PPS0_WIDTH: u32 = 0xF001DB8C;
const GETH_MTL_OPERATION_MODE: u32 = 0xF001DC00;
const GETH_MTL_INTERRUPT_STATUS: u32 = 0xF001DC20;
const GETH_MTL_RXQ_DMA_MAP0: u32 = 0xF001DC30;
const GETH_MTL_TXQ0_OPERATION_MODE: u32 = 0xF001DD00;
const GETH_MTL_TXQ0_UNDERFLOW: u32 = 0xF001DD04;
const GETH_MTL_TXQ0_DEBUG: u32 = 0xF001DD08;
const GETH_MTL_TXQ0_ETS_STATUS: u32 = 0xF001DD14;
const GETH_MTL_TXQ0_QUANTUM_WEIGHT: u32 = 0xF001DD18;
const GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS: u32 = 0xF001DD2C;
const GETH_MTL_RXQ0_OPERATION_MODE: u32 = 0xF001DD30;
const GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT: u32 = 0xF001DD34;
const GETH_MTL_RXQ0_DEBUG: u32 = 0xF001DD38;
const GETH_MTL_RXQ0_CONTROL: u32 = 0xF001DD3C;
const GETH_MTL_TXQ1_OPERATION_MODE: u32 = 0xF001DD40;
const GETH_MTL_TXQ1_UNDERFLOW: u32 = 0xF001DD44;
const GETH_MTL_TXQ1_DEBUG: u32 = 0xF001DD48;
const GETH_MTL_TXQ1_ETS_CONTROL: u32 = 0xF001DD50;
const GETH_MTL_TXQ1_ETS_STATUS: u32 = 0xF001DD54;
const GETH_MTL_TXQ1_QUANTUM_WEIGHT: u32 = 0xF001DD58;
const GETH_MTL_TXQ1_SENDSLOPECREDIT: u32 = 0xF001DD5C;
const GETH_MTL_TXQ1_HICREDIT: u32 = 0xF001DD60;
const GETH_MTL_TXQ1_LOCREDIT: u32 = 0xF001DD64;
const GETH_MTL_Q1_INTERRUPT_CONTROL_STATUS: u32 = 0xF001DD6C;
const GETH_MTL_RXQ1_OPERATION_MODE: u32 = 0xF001DD70;
const GETH_MAC_VLAN_HASH_TABLE: u32 = 0xF001D058;
const GETH_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT: u32 = 0xF001DD74;
const GETH_MTL_RXQ1_DEBUG: u32 = 0xF001DD78;
const GETH_MTL_RXQ1_CONTROL: u32 = 0xF001DD7C;
const GETH_MTL_TXQ2_OPERATION_MODE: u32 = 0xF001DD80;
const GETH_MTL_TXQ2_UNDERFLOW: u32 = 0xF001DD84;
const GETH_MTL_TXQ2_DEBUG: u32 = 0xF001DD88;
const GETH_MTL_TXQ2_ETS_CONTROL: u32 = 0xF001DD90;
const GETH_MTL_TXQ2_ETS_STATUS: u32 = 0xF001DD94;
const GETH_MTL_TXQ2_QUANTUM_WEIGHT: u32 = 0xF001DD98;
const GETH_MTL_TXQ2_SENDSLOPECREDIT: u32 = 0xF001DD9C;
const GETH_MAC_VLAN_INCL: u32 = 0xF001D060;
const GETH_MTL_TXQ2_HICREDIT: u32 = 0xF001DDA0;
const GETH_MTL_TXQ2_LOCREDIT: u32 = 0xF001DDA4;
const GETH_MTL_Q2_INTERRUPT_CONTROL_STATUS: u32 = 0xF001DDAC;
const GETH_MTL_RXQ2_OPERATION_MODE: u32 = 0xF001DDB0;
const GETH_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT: u32 = 0xF001DDB4;
const GETH_MTL_RXQ2_DEBUG: u32 = 0xF001DDB8;
const GETH_MTL_RXQ2_CONTROL: u32 = 0xF001DDBC;
const GETH_MTL_TXQ3_OPERATION_MODE: u32 = 0xF001DDC0;
const GETH_MTL_TXQ3_UNDERFLOW: u32 = 0xF001DDC4;
const GETH_MTL_TXQ3_DEBUG: u32 = 0xF001DDC8;
const GETH_MAC_VLAN_INCL_Q: u32 = 0xF001D060;
const GETH_MTL_TXQ3_ETS_CONTROL: u32 = 0xF001DDD0;
const GETH_MTL_TXQ3_ETS_STATUS: u32 = 0xF001DDD4;
const GETH_MTL_TXQ3_QUANTUM_WEIGHT: u32 = 0xF001DDD8;
const GETH_MTL_TXQ3_SENDSLOPECREDIT: u32 = 0xF001DDDC;
const GETH_MTL_TXQ3_HICREDIT: u32 = 0xF001DDE0;
const GETH_MTL_TXQ3_LOCREDIT: u32 = 0xF001DDE4;
const GETH_MTL_Q3_INTERRUPT_CONTROL_STATUS: u32 = 0xF001DDEC;
const GETH_MTL_RXQ3_OPERATION_MODE: u32 = 0xF001DDF0;
const GETH_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT: u32 = 0xF001DDF4;
const GETH_MTL_RXQ3_DEBUG: u32 = 0xF001DDF8;
const GETH_MTL_RXQ3_CONTROL: u32 = 0xF001DDFC;
const GETH_DMA_MODE: u32 = 0xF001E000;
const GETH_DMA_SYSBUS_MODE: u32 = 0xF001E004;
const GETH_DMA_INTERRUPT_STATUS: u32 = 0xF001E008;
const GETH_DMA_DEBUG_STATUS0: u32 = 0xF001E00C;
const GETH_DMA_DEBUG_STATUS1: u32 = 0xF001E010;
const GETH_DMA_CH0_CONTROL: u32 = 0xF001E100;
const GETH_DMA_CH0_TX_CONTROL: u32 = 0xF001E104;
const GETH_DMA_CH0_RX_CONTROL: u32 = 0xF001E108;
const GETH_DMA_CH0_TXDESC_LIST_ADDRESS: u32 = 0xF001E114;
const GETH_DMA_CH0_RXDESC_LIST_ADDRESS: u32 = 0xF001E11C;
const GETH_DMA_CH0_TXDESC_TAIL_POINTER: u32 = 0xF001E120;
const GETH_DMA_CH0_RXDESC_TAIL_POINTER: u32 = 0xF001E128;
const GETH_DMA_CH0_TXDESC_RING_LENGTH: u32 = 0xF001E12C;
const GETH_DMA_CH0_RXDESC_RING_LENGTH: u32 = 0xF001E130;
const GETH_DMA_CH0_INTERRUPT_ENABLE: u32 = 0xF001E134;
const GETH_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER: u32 = 0xF001E138;
const GETH_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS: u32 = 0xF001E13C;
const GETH_DMA_CH0_CURRENT_APP_TXDESC: u32 = 0xF001E144;
const GETH_DMA_CH0_CURRENT_APP_RXDESC: u32 = 0xF001E14C;
const GETH_DMA_CH0_CURRENT_APP_TXBUFFER: u32 = 0xF001E154;
const GETH_DMA_CH0_CURRENT_APP_RXBUFFER: u32 = 0xF001E15C;
const GETH_DMA_CH0_STATUS: u32 = 0xF001E160;
const GETH_DMA_CH0_MISS_FRAME_CNT: u32 = 0xF001E164;
const GETH_DMA_CH1_CONTROL: u32 = 0xF001E180;
const GETH_DMA_CH1_TX_CONTROL: u32 = 0xF001E184;
const GETH_DMA_CH1_RX_CONTROL: u32 = 0xF001E188;
const GETH_MAC_INNER_VLAN_INCL: u32 = 0xF001D064;
const GETH_DMA_CH1_TXDESC_LIST_ADDRESS: u32 = 0xF001E194;
const GETH_DMA_CH1_RXDESC_LIST_ADDRESS: u32 = 0xF001E19C;
const GETH_DMA_CH1_TXDESC_TAIL_POINTER: u32 = 0xF001E1A0;
const GETH_DMA_CH1_RXDESC_TAIL_POINTER: u32 = 0xF001E1A8;
const GETH_DMA_CH1_TXDESC_RING_LENGTH: u32 = 0xF001E1AC;
const GETH_DMA_CH1_RXDESC_RING_LENGTH: u32 = 0xF001E1B0;
const GETH_DMA_CH1_INTERRUPT_ENABLE: u32 = 0xF001E1B4;
const GETH_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER: u32 = 0xF001E1B8;
const GETH_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS: u32 = 0xF001E1BC;
const GETH_DMA_CH1_CURRENT_APP_TXDESC: u32 = 0xF001E1C4;
const GETH_DMA_CH1_CURRENT_APP_RXDESC: u32 = 0xF001E1CC;
const GETH_DMA_CH1_CURRENT_APP_TXBUFFER: u32 = 0xF001E1D4;
const GETH_DMA_CH1_CURRENT_APP_RXBUFFER: u32 = 0xF001E1DC;
const GETH_DMA_CH1_STATUS: u32 = 0xF001E1E0;
const GETH_DMA_CH1_MISS_FRAME_CNT: u32 = 0xF001E1E4;
const GETH_DMA_CH2_CONTROL: u32 = 0xF001E200;
const GETH_DMA_CH2_TX_CONTROL: u32 = 0xF001E204;
const GETH_DMA_CH2_RX_CONTROL: u32 = 0xF001E208;
const GETH_DMA_CH2_TXDESC_LIST_ADDRESS: u32 = 0xF001E214;
const GETH_DMA_CH2_RXDESC_LIST_ADDRESS: u32 = 0xF001E21C;
const GETH_DMA_CH2_TXDESC_TAIL_POINTER: u32 = 0xF001E220;
const GETH_DMA_CH2_RXDESC_TAIL_POINTER: u32 = 0xF001E228;
const GETH_DMA_CH2_TXDESC_RING_LENGTH: u32 = 0xF001E22C;
const GETH_DMA_CH2_RXDESC_RING_LENGTH: u32 = 0xF001E230;
const GETH_DMA_CH2_INTERRUPT_ENABLE: u32 = 0xF001E234;
const GETH_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER: u32 = 0xF001E238;
const GETH_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS: u32 = 0xF001E23C;
const GETH_DMA_CH2_CURRENT_APP_TXDESC: u32 = 0xF001E244;
const GETH_DMA_CH2_CURRENT_APP_RXDESC: u32 = 0xF001E24C;
const GETH_DMA_CH2_CURRENT_APP_TXBUFFER: u32 = 0xF001E254;
const GETH_DMA_CH2_CURRENT_APP_RXBUFFER: u32 = 0xF001E25C;
const GETH_DMA_CH2_STATUS: u32 = 0xF001E260;
const GETH_DMA_CH2_MISS_FRAME_CNT: u32 = 0xF001E264;
const GETH_DMA_CH3_CONTROL: u32 = 0xF001E280;
const GETH_DMA_CH3_TX_CONTROL: u32 = 0xF001E284;
const GETH_DMA_CH3_RX_CONTROL: u32 = 0xF001E288;
const GETH_DMA_CH3_TXDESC_LIST_ADDRESS: u32 = 0xF001E294;
const GETH_MAC_Q0_TX_FLOW_CTRL: u32 = 0xF001D070;
const GETH_DMA_CH3_RXDESC_LIST_ADDRESS: u32 = 0xF001E29C;
const GETH_DMA_CH3_TXDESC_TAIL_POINTER: u32 = 0xF001E2A0;
const GETH_DMA_CH3_RXDESC_TAIL_POINTER: u32 = 0xF001E2A8;
const GETH_DMA_CH3_TXDESC_RING_LENGTH: u32 = 0xF001E2AC;
const GETH_DMA_CH3_RXDESC_RING_LENGTH: u32 = 0xF001E2B0;
const GETH_DMA_CH3_INTERRUPT_ENABLE: u32 = 0xF001E2B4;
const GETH_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER: u32 = 0xF001E2B8;
const GETH_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS: u32 = 0xF001E2BC;
const GETH_DMA_CH3_CURRENT_APP_TXDESC: u32 = 0xF001E2C4;
const GETH_DMA_CH3_CURRENT_APP_RXDESC: u32 = 0xF001E2CC;
const GETH_MAC_RX_FLOW_CTRL: u32 = 0xF001D090;
const GETH_DMA_CH3_CURRENT_APP_TXBUFFER: u32 = 0xF001E2D4;
const GETH_DMA_CH3_CURRENT_APP_RXBUFFER: u32 = 0xF001E2DC;
const GETH_DMA_CH3_STATUS: u32 = 0xF001E2E0;
const GETH_DMA_CH3_MISS_FRAME_CNT: u32 = 0xF001E2E4;
const GETH_CLC: u32 = 0xF001F000;
const GETH_ID: u32 = 0xF001F004;
const GETH_GPCTL: u32 = 0xF001F008;
const GETH_ACCEN0: u32 = 0xF001F00C;
const GETH_ACCEN1: u32 = 0xF001F010;
const GETH_KRST0: u32 = 0xF001F014;
const GETH_MAC_RXQ_CTRL4: u32 = 0xF001D094;
const GETH_KRST1: u32 = 0xF001F018;
const GETH_KRSTCLR: u32 = 0xF001F01C;
const GETH_ACCEND0_ACCEN0D: u32 = 0xF001F020;
const GETH_ACCEND0_ACCEN1D: u32 = 0xF001F024;
const GETH_ACCEND1_ACCEN0D: u32 = 0xF001F028;
const GETH_ACCEND1_ACCEN1D: u32 = 0xF001F02C;
const GETH_MAC_RXQ_CTRL0: u32 = 0xF001D0A0;
const GETH_ACCEND2_ACCEN0D: u32 = 0xF001F030;
const GETH_ACCEND2_ACCEN1D: u32 = 0xF001F034;
const GETH_ACCEND3_ACCEN0D: u32 = 0xF001F038;
const GETH_ACCEND3_ACCEN1D: u32 = 0xF001F03C;
const GETH_MAC_RXQ_CTRL1: u32 = 0xF001D0A4;
const GETH_SKEWCTL: u32 = 0xF001F040;
const GETH_MAC_RXQ_CTRL2: u32 = 0xF001D0A8;
const GETH_MAC_INTERRUPT_STATUS: u32 = 0xF001D0B0;
const GETH_MAC_INTERRUPT_ENABLE: u32 = 0xF001D0B4;
const GETH_MAC_RX_TX_STATUS: u32 = 0xF001D0B8;
const GETH_MAC_PMT_CONTROL_STATUS: u32 = 0xF001D0C0;
const GETH_MAC_RWK_PACKET_FILTER: u32 = 0xF001D0C4;
const GETH_RWK_FILTER_COMMAND_0: u32 = 0xF001D0C4;
const GETH_RWK_FILTER_OFFSET_0: u32 = 0xF001D0C4;
const GETH_RWK_FILTER_CRC: u32 = 0xF001D0C4;
const GETH_RWK_FILTER_BYTE_MASK: u32 = 0xF001D0C4;
const GETH_MAC_LPI_CONTROL_STATUS: u32 = 0xF001D0D0;
const GETH_MAC_LPI_TIMERS_CONTROL: u32 = 0xF001D0D4;
const GETH_MAC_LPI_ENTRY_TIMER: u32 = 0xF001D0D8;
const GETH_MAC_1US_TIC_COUNTER: u32 = 0xF001D0DC;
const GETH_MAC_PHYIF_CONTROL_STATUS: u32 = 0xF001D0F8;
const GETH_MAC_VERSION: u32 = 0xF001D110;
const GETH_MAC_DEBUG: u32 = 0xF001D114;
const GETH_MAC_HW_FEATURE0: u32 = 0xF001D11C;
const GETH_MAC_HW_FEATURE1: u32 = 0xF001D120;
const GETH_MAC_HW_FEATURE2: u32 = 0xF001D124;
const GETH_MAC_HW_FEATURE3: u32 = 0xF001D128;
const GETH_MAC_MDIO_ADDRESS: u32 = 0xF001D200;
const GETH_MAC_MDIO_DATA: u32 = 0xF001D204;
const GETH_MAC_CSR_SW_CTRL: u32 = 0xF001D230;
const GETH_MAC_EXT_CFG1: u32 = 0xF001D238;
const GETH_MAC_ADDRESS_HIGH0: u32 = 0xF001D300;
const GETH_MAC_ADDRESS_LOW0: u32 = 0xF001D304;
const GETH_MAC_ADDRESS_HIGH1: u32 = 0xF001D308;
const GETH_MAC_ADDRESS_LOW1: u32 = 0xF001D30C;
const GETH_MAC_ADDRESS_HIGH2: u32 = 0xF001D310;
const GETH_MAC_ADDRESS_LOW2: u32 = 0xF001D314;
const GETH_MAC_ADDRESS_HIGH3: u32 = 0xF001D318;
const GETH_MAC_ADDRESS_LOW3: u32 = 0xF001D31C;
const GETH_MAC_ADDRESS_HIGH4: u32 = 0xF001D320;
const GETH_MAC_ADDRESS_LOW4: u32 = 0xF001D324;
const GETH_MAC_ADDRESS_HIGH5: u32 = 0xF001D328;
const GETH_MAC_ADDRESS_LOW5: u32 = 0xF001D32C;
const GETH_MAC_ADDRESS_HIGH6: u32 = 0xF001D330;
const GETH_MAC_ADDRESS_LOW6: u32 = 0xF001D334;
const GETH_MAC_ADDRESS_HIGH7: u32 = 0xF001D338;
const GETH_MAC_ADDRESS_LOW7: u32 = 0xF001D33C;
const GETH_MAC_ADDRESS_HIGH8: u32 = 0xF001D340;
const GETH_MAC_ADDRESS_LOW8: u32 = 0xF001D344;
const GETH_MAC_ADDRESS_HIGH9: u32 = 0xF001D348;
const GETH_MAC_ADDRESS_LOW9: u32 = 0xF001D34C;
const GETH_MAC_ADDRESS_HIGH10: u32 = 0xF001D350;
const GETH_MAC_ADDRESS_LOW10: u32 = 0xF001D354;
const GETH_MAC_ADDRESS_HIGH11: u32 = 0xF001D358;
const GETH_MAC_ADDRESS_LOW11: u32 = 0xF001D35C;
const GETH_MAC_ADDRESS_HIGH12: u32 = 0xF001D360;
const GETH_MAC_ADDRESS_LOW12: u32 = 0xF001D364;
const GETH_MAC_ADDRESS_HIGH13: u32 = 0xF001D368;
const GETH_MAC_ADDRESS_LOW13: u32 = 0xF001D36C;
const GETH_MAC_ADDRESS_HIGH14: u32 = 0xF001D370;
const GETH_MAC_ADDRESS_LOW14: u32 = 0xF001D374;
const GETH_MAC_ADDRESS_HIGH15: u32 = 0xF001D378;
const GETH_MAC_ADDRESS_LOW15: u32 = 0xF001D37C;
const GETH_MAC_ADDRESS_HIGH16: u32 = 0xF001D380;
const GETH_MAC_ADDRESS_LOW16: u32 = 0xF001D384;
const GETH_MAC_ADDRESS_HIGH17: u32 = 0xF001D388;
const GETH_MAC_ADDRESS_LOW17: u32 = 0xF001D38C;
const GETH_MAC_ADDRESS_HIGH18: u32 = 0xF001D390;
const GETH_MAC_ADDRESS_LOW18: u32 = 0xF001D394;
const GETH_MAC_ADDRESS_HIGH19: u32 = 0xF001D398;
const GETH_MAC_ADDRESS_LOW19: u32 = 0xF001D39C;
const GETH_MAC_ADDRESS_HIGH20: u32 = 0xF001D3A0;
const GETH_MAC_ADDRESS_LOW20: u32 = 0xF001D3A4;
const GETH_MAC_ADDRESS_HIGH21: u32 = 0xF001D3A8;
const GETH_MAC_ADDRESS_LOW21: u32 = 0xF001D3AC;
const GETH_MAC_ADDRESS_HIGH22: u32 = 0xF001D3B0;
const GETH_MAC_ADDRESS_LOW22: u32 = 0xF001D3B4;
const GETH_MAC_ADDRESS_HIGH23: u32 = 0xF001D3B8;
const GETH_MAC_ADDRESS_LOW23: u32 = 0xF001D3BC;
const GETH_MAC_ADDRESS_HIGH24: u32 = 0xF001D3C0;
const GETH_MAC_ADDRESS_LOW24: u32 = 0xF001D3C4;
const GETH_MAC_ADDRESS_HIGH25: u32 = 0xF001D3C8;
const GETH_MAC_ADDRESS_LOW25: u32 = 0xF001D3CC;
const GETH_MAC_ADDRESS_HIGH26: u32 = 0xF001D3D0;
const GETH_MAC_ADDRESS_LOW26: u32 = 0xF001D3D4;
const GETH_MAC_ADDRESS_HIGH27: u32 = 0xF001D3D8;
const GETH_MAC_ADDRESS_LOW27: u32 = 0xF001D3DC;
const GETH_MAC_ADDRESS_HIGH28: u32 = 0xF001D3E0;
const GETH_MAC_ADDRESS_LOW28: u32 = 0xF001D3E4;
const GETH_MAC_ADDRESS_HIGH29: u32 = 0xF001D3E8;
const GETH_MAC_ADDRESS_LOW29: u32 = 0xF001D3EC;
const GETH_MAC_ADDRESS_HIGH30: u32 = 0xF001D3F0;
const GETH_MAC_ADDRESS_LOW30: u32 = 0xF001D3F4;
const GETH_MAC_ADDRESS_HIGH31: u32 = 0xF001D3F8;
const MODULE_GETH: u32 = 0xF001D000;
const GETH_MAC_ADDRESS_LOW31: u32 = 0xF001D3FC;
const GETH_MMC_CONTROL: u32 = 0xF001D700;
const GETH_MMC_RX_INTERRUPT: u32 = 0xF001D704;
const GETH_MMC_TX_INTERRUPT: u32 = 0xF001D708;
const GETH_MMC_RX_INTERRUPT_MASK: u32 = 0xF001D70C;
const GETH_MMC_TX_INTERRUPT_MASK: u32 = 0xF001D710;
const GETH_TX_OCTET_COUNT_GOOD_BAD: u32 = 0xF001D714;
const GETH_TX_PACKET_COUNT_GOOD_BAD: u32 = 0xF001D718;
const GETH_TX_BROADCAST_PACKETS_GOOD: u32 = 0xF001D71C;
const GETH_TX_MULTICAST_PACKETS_GOOD: u32 = 0xF001D720;
const GETH_TX_64OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D724;
const GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D728;
const GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D72C;
const GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D730;
const GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D734;
const GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D738;
const GETH_TX_UNICAST_PACKETS_GOOD_BAD: u32 = 0xF001D73C;
const GETH_TX_MULTICAST_PACKETS_GOOD_BAD: u32 = 0xF001D740;
const GETH_TX_BROADCAST_PACKETS_GOOD_BAD: u32 = 0xF001D744;
const GETH_TX_UNDERFLOW_ERROR_PACKETS: u32 = 0xF001D748;
const GETH_TX_SINGLE_COLLISION_GOOD_PACKETS: u32 = 0xF001D74C;
const GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS: u32 = 0xF001D750;
const GETH_TX_DEFERRED_PACKETS: u32 = 0xF001D754;
const GETH_TX_LATE_COLLISION_PACKETS: u32 = 0xF001D758;
const GETH_TX_EXCESSIVE_COLLISION_PACKETS: u32 = 0xF001D75C;
const GETH_TX_CARRIER_ERROR_PACKETS: u32 = 0xF001D760;
const GETH_TX_OCTET_COUNT_GOOD: u32 = 0xF001D764;
const GETH_TX_PACKET_COUNT_GOOD: u32 = 0xF001D768;
const GETH_MAC_CONFIGURATION: u32 = 0xF001D000;
const GETH_TX_EXCESSIVE_DEFERRAL_ERROR: u32 = 0xF001D76C;
const GETH_TX_PAUSE_PACKETS: u32 = 0xF001D770;
const GETH_TX_VLAN_PACKETS_GOOD: u32 = 0xF001D774;
const GETH_TX_OSIZE_PACKETS_GOOD: u32 = 0xF001D778;
const GETH_RX_PACKETS_COUNT_GOOD_BAD: u32 = 0xF001D780;
const GETH_RX_OCTET_COUNT_GOOD_BAD: u32 = 0xF001D784;
const GETH_RX_OCTET_COUNT_GOOD: u32 = 0xF001D788;
const GETH_RX_BROADCAST_PACKETS_GOOD: u32 = 0xF001D78C;
const GETH_RX_MULTICAST_PACKETS_GOOD: u32 = 0xF001D790;
const GETH_RX_CRC_ERROR_PACKETS: u32 = 0xF001D794;
const GETH_MAC_EXT_CONFIGURATION: u32 = 0xF001D004;
const GETH_RX_ALIGNMENT_ERROR_PACKETS: u32 = 0xF001D798;
const GETH_RX_RUNT_ERROR_PACKETS: u32 = 0xF001D79C;
const GETH_RX_JABBER_ERROR_PACKETS: u32 = 0xF001D7A0;
const GETH_RX_UNDERSIZE_PACKETS_GOOD: u32 = 0xF001D7A4;
const GETH_RX_OVERSIZE_PACKETS_GOOD: u32 = 0xF001D7A8;
const GETH_RX_64OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7AC;
const GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7B0;
const GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7B4;
const GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7B8;
const GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7BC;
const GETH_MAC_PACKET_FILTER: u32 = 0xF001D008;
const GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD: u32 = 0xF001D7C0;
const GETH_RX_UNICAST_PACKETS_GOOD: u32 = 0xF001D7C4;
const GETH_RX_LENGTH_ERROR_PACKETS: u32 = 0xF001D7C8;
const GETH_RX_OUT_OF_RANGE_TYPE_PACKETS: u32 = 0xF001D7CC;
const GETH_RX_PAUSE_PACKETS: u32 = 0xF001D7D0;
const GETH_RX_FIFO_OVERFLOW_PACKETS: u32 = 0xF001D7D4;
const GETH_RX_VLAN_PACKETS_GOOD_BAD: u32 = 0xF001D7D8;
const GETH_RX_WATCHDOG_ERROR_PACKETS: u32 = 0xF001D7DC;
const GETH_RX_RECEIVE_ERROR_PACKETS: u32 = 0xF001D7E0;
const GETH_RX_CONTROL_PACKETS_GOOD: u32 = 0xF001D7E4;
const GETH_MAC_WATCHDOG_TIMEOUT: u32 = 0xF001D00C;
const GETH_TX_LPI_USEC_CNTR: u32 = 0xF001D7EC;
const GETH_TX_LPI_TRAN_CNTR: u32 = 0xF001D7F0;
const GETH_RX_LPI_USEC_CNTR: u32 = 0xF001D7F4;
const GETH_RX_LPI_TRAN_CNTR: u32 = 0xF001D7F8;
const GETH_MMC_IPC_RX_INTERRUPT_MASK: u32 = 0xF001D800;
const GETH_MMC_IPC_RX_INTERRUPT: u32 = 0xF001D808;
const GETH_RXIPV4_GOOD_PACKETS: u32 = 0xF001D810;
const GETH_RXIPV4_HEADER_ERROR_PACKETS: u32 = 0xF001D814;
const GETH_RXIPV4_NO_PAYLOAD_PACKETS: u32 = 0xF001D818;
const GETH_RXIPV4_FRAGMENTED_PACKETS: u32 = 0xF001D81C;
const GETH_MAC_VLAN_TAG_CTRL: u32 = 0xF001D050;
const GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS: u32 = 0xF001D820;
const GETH_RXIPV6_GOOD_PACKETS: u32 = 0xF001D824;
const GETH_RXIPV6_HEADER_ERROR_PACKETS: u32 = 0xF001D828;
const GETH_RXIPV6_NO_PAYLOAD_PACKETS: u32 = 0xF001D82C;
const GETH_RXUDP_GOOD_PACKETS: u32 = 0xF001D830;
const GETH_RXUDP_ERROR_PACKETS: u32 = 0xF001D834;
const GETH_RXTCP_GOOD_PACKETS: u32 = 0xF001D838;
const GETH_RXTCP_ERROR_PACKETS: u32 = 0xF001D83C;
const GETH_RXICMP_GOOD_PACKETS: u32 = 0xF001D840;
const GETH_RXICMP_ERROR_PACKETS: u32 = 0xF001D844;
const GETH_MAC_VLAN_TAG_DATA: u32 = 0xF001D054;
const GETH_RXIPV4_GOOD_OCTETS: u32 = 0xF001D850;
const GETH_RXIPV4_HEADER_ERROR_OCTETS: u32 = 0xF001D854;
const GETH_RXIPV4_NO_PAYLOAD_OCTETS: u32 = 0xF001D858;
const GETH_RXIPV4_FRAGMENTED_OCTETS: u32 = 0xF001D85C;
const GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS: u32 = 0xF001D860;
const GETH_RXIPV6_GOOD_OCTETS: u32 = 0xF001D864;
const GETH_RXIPV6_HEADER_ERROR_OCTETS: u32 = 0xF001D868;
const GETH_RXIPV6_NO_PAYLOAD_OCTETS: u32 = 0xF001D86C;
const GETH_RXUDP_GOOD_OCTETS: u32 = 0xF001D870;
const GETH_RXUDP_ERROR_OCTETS: u32 = 0xF001D874;
const GETH_MAC_VLAN_TAG_FILTER: u32 = 0xF001D054;
const GETH_RXTCP_GOOD_OCTETS: u32 = 0xF001D878;
const GETH_RXTCP_ERROR_OCTETS: u32 = 0xF001D87C;
const GETH_RXICMP_GOOD_OCTETS: u32 = 0xF001D880;
const GETH_RXICMP_ERROR_OCTETS: u32 = 0xF001D884;
const GETH_MAC_TIMESTAMP_CONTROL: u32 = 0xF001DB00;
const GETH_MAC_SUB_SECOND_INCREMENT: u32 = 0xF001DB04;
const GETH_MAC_SYSTEM_TIME_SECONDS: u32 = 0xF001DB08;
const GETH_MAC_SYSTEM_TIME_NANOSECONDS: u32 = 0xF001DB0C;
const GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE: u32 = 0xF001DB10;
const GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE: u32 = 0xF001DB14;
const GETH_MAC_TIMESTAMP_ADDEND: u32 = 0xF001DB18;
const GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS: u32 = 0xF001DB1C;
const GETH_MAC_TIMESTAMP_STATUS: u32 = 0xF001DB20;
const GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS: u32 = 0xF001DB30;
const GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS: u32 = 0xF001DB34;
const GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR: u32 = 0xF001DB50;
const GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR: u32 = 0xF001DB54;
const GPT120_CAPREL: u32 = 0xF0001830;
const GPT120_T2: u32 = 0xF0001834;
const GPT120_T3: u32 = 0xF0001838;
const GPT120_T4: u32 = 0xF000183C;
const GPT120_T5: u32 = 0xF0001840;
const GPT120_T6: u32 = 0xF0001844;
const GPT120_OCS: u32 = 0xF00018E8;
const GPT120_KRSTCLR: u32 = 0xF00018EC;
const GPT120_KRST1: u32 = 0xF00018F0;
const GPT120_KRST0: u32 = 0xF00018F4;
const GPT120_ACCEN0: u32 = 0xF00018FC;
const MODULE_GPT120: u32 = 0xF0001800;
const GPT120_CLC: u32 = 0xF0001800;
const GPT120_PISEL: u32 = 0xF0001804;
const GPT120_ID: u32 = 0xF0001808;
const GPT120_T2CON: u32 = 0xF0001810;
const GPT120_T3CON: u32 = 0xF0001814;
const GPT120_T4CON: u32 = 0xF0001818;
const GPT120_T5CON: u32 = 0xF000181C;
const GPT120_T6CON: u32 = 0xF0001820;
const GTM_ATOM0_CH1_CM0: u32 = 0xF01E8090;
const GTM_ATOM0_CH1_CM1: u32 = 0xF01E8094;
const GTM_ATOM0_CH1_CN0: u32 = 0xF01E8098;
const GTM_ATOM0_CH1_STAT: u32 = 0xF01E809C;
const GTM_ATOM0_CH1_IRQ_NOTIFY: u32 = 0xF01E80A0;
const GTM_ATOM0_CH1_IRQ_EN: u32 = 0xF01E80A4;
const GTM_ATOM0_CH1_IRQ_FORCINT: u32 = 0xF01E80A8;
const GTM_ATOM0_CH1_IRQ_MODE: u32 = 0xF01E80AC;
const GTM_ATOM0_CH2_RDADDR: u32 = 0xF01E8100;
const GTM_ATOM0_CH2_CTRL: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SOMB: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SOMC: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SOMI: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SOMP: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SOMS: u32 = 0xF01E8104;
const GTM_ATOM0_CH2_SR0: u32 = 0xF01E8108;
const GTM_ATOM0_CH2_SR1: u32 = 0xF01E810C;
const GTM_ATOM0_CH2_CM0: u32 = 0xF01E8110;
const GTM_ATOM0_CH2_CM1: u32 = 0xF01E8114;
const GTM_ATOM0_CH2_CN0: u32 = 0xF01E8118;
const GTM_ATOM0_CH2_STAT: u32 = 0xF01E811C;
const GTM_ATOM0_CH2_IRQ_NOTIFY: u32 = 0xF01E8120;
const GTM_ATOM0_CH2_IRQ_EN: u32 = 0xF01E8124;
const GTM_ATOM0_CH2_IRQ_FORCINT: u32 = 0xF01E8128;
const GTM_ICM_IRQG_CI_ATOM1: u32 = 0xF0100794;
const GTM_ATOM0_CH2_IRQ_MODE: u32 = 0xF01E812C;
const GTM_ATOM0_CH3_RDADDR: u32 = 0xF01E8180;
const GTM_ATOM0_CH3_CTRL: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SOMB: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SOMC: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SOMI: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SOMP: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SOMS: u32 = 0xF01E8184;
const GTM_ATOM0_CH3_SR0: u32 = 0xF01E8188;
const GTM_ATOM0_CH3_SR1: u32 = 0xF01E818C;
const GTM_MCS3_MEM: u32 = 0xF0150000;
const GTM_ATOM0_CH3_CM0: u32 = 0xF01E8190;
const GTM_ATOM0_CH3_CM1: u32 = 0xF01E8194;
const GTM_ATOM0_CH3_CN0: u32 = 0xF01E8198;
const GTM_ATOM0_CH3_STAT: u32 = 0xF01E819C;
const GTM_ATOM0_CH3_IRQ_NOTIFY: u32 = 0xF01E81A0;
const GTM_ATOM0_CH3_IRQ_EN: u32 = 0xF01E81A4;
const GTM_ATOM0_CH3_IRQ_FORCINT: u32 = 0xF01E81A8;
const GTM_ATOM0_CH3_IRQ_MODE: u32 = 0xF01E81AC;
const GTM_ATOM0_CH4_RDADDR: u32 = 0xF01E8200;
const GTM_ATOM0_CH4_CTRL: u32 = 0xF01E8204;
const GTM_ATOM0_CH4_SOMB: u32 = 0xF01E8204;
const GTM_ATOM0_CH4_SOMC: u32 = 0xF01E8204;
const GTM_ATOM0_CH4_SOMI: u32 = 0xF01E8204;
const GTM_ICM_IRQG_CI_TOM0: u32 = 0xF01007A0;
const GTM_ATOM0_CH4_SOMP: u32 = 0xF01E8204;
const GTM_ATOM0_CH4_SOMS: u32 = 0xF01E8204;
const GTM_ATOM0_CH4_SR0: u32 = 0xF01E8208;
const GTM_ATOM0_CH4_SR1: u32 = 0xF01E820C;
const GTM_ATOM0_CH4_CM0: u32 = 0xF01E8210;
const GTM_ATOM0_CH4_CM1: u32 = 0xF01E8214;
const GTM_ATOM0_CH4_CN0: u32 = 0xF01E8218;
const GTM_ATOM0_CH4_STAT: u32 = 0xF01E821C;
const GTM_ATOM0_CH4_IRQ_NOTIFY: u32 = 0xF01E8220;
const GTM_ATOM0_CH4_IRQ_EN: u32 = 0xF01E8224;
const GTM_ATOM0_CH4_IRQ_FORCINT: u32 = 0xF01E8228;
const GTM_ATOM0_CH4_IRQ_MODE: u32 = 0xF01E822C;
const GTM_ATOM0_CH5_RDADDR: u32 = 0xF01E8280;
const GTM_ATOM0_CH5_CTRL: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SOMB: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SOMC: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SOMI: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SOMP: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SOMS: u32 = 0xF01E8284;
const GTM_ATOM0_CH5_SR0: u32 = 0xF01E8288;
const GTM_ATOM0_CH5_SR1: u32 = 0xF01E828C;
const GTM_ATOM0_CH5_CM0: u32 = 0xF01E8290;
const GTM_ATOM0_CH5_CM1: u32 = 0xF01E8294;
const GTM_ICM_IRQG_CI_TOM1: u32 = 0xF01007A4;
const GTM_ATOM0_CH5_CN0: u32 = 0xF01E8298;
const GTM_ATOM0_CH5_STAT: u32 = 0xF01E829C;
const GTM_ATOM0_CH5_IRQ_NOTIFY: u32 = 0xF01E82A0;
const GTM_ATOM0_CH5_IRQ_EN: u32 = 0xF01E82A4;
const GTM_ATOM0_CH5_IRQ_FORCINT: u32 = 0xF01E82A8;
const GTM_ATOM0_CH5_IRQ_MODE: u32 = 0xF01E82AC;
const GTM_ATOM0_CH6_RDADDR: u32 = 0xF01E8300;
const GTM_ATOM0_CH6_CTRL: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SOMB: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SOMC: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SOMI: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SOMP: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SOMS: u32 = 0xF01E8304;
const GTM_ATOM0_CH6_SR0: u32 = 0xF01E8308;
const GTM_ATOM0_CH6_SR1: u32 = 0xF01E830C;
const GTM_ATOM0_CH6_CM0: u32 = 0xF01E8310;
const GTM_ATOM0_CH6_CM1: u32 = 0xF01E8314;
const GTM_ATOM0_CH6_CN0: u32 = 0xF01E8318;
const GTM_ATOM0_CH6_STAT: u32 = 0xF01E831C;
const GTM_ATOM0_CH6_IRQ_NOTIFY: u32 = 0xF01E8320;
const GTM_ATOM0_CH6_IRQ_EN: u32 = 0xF01E8324;
const GTM_ATOM0_CH6_IRQ_FORCINT: u32 = 0xF01E8328;
const GTM_ATOM0_CH6_IRQ_MODE: u32 = 0xF01E832C;
const GTM_ATOM0_CH7_RDADDR: u32 = 0xF01E8380;
const GTM_SPE0_CTRL_STAT: u32 = 0xF0100800;
const GTM_ATOM0_CH7_CTRL: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SOMB: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SOMC: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SOMI: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SOMP: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SOMS: u32 = 0xF01E8384;
const GTM_ATOM0_CH7_SR0: u32 = 0xF01E8388;
const GTM_ATOM0_CH7_SR1: u32 = 0xF01E838C;
const GTM_ATOM0_CH7_CM0: u32 = 0xF01E8390;
const GTM_ATOM0_CH7_CM1: u32 = 0xF01E8394;
const GTM_SPE0_PAT: u32 = 0xF0100804;
const GTM_ATOM0_CH7_CN0: u32 = 0xF01E8398;
const GTM_ATOM0_CH7_STAT: u32 = 0xF01E839C;
const GTM_ATOM0_CH7_IRQ_NOTIFY: u32 = 0xF01E83A0;
const GTM_ATOM0_CH7_IRQ_EN: u32 = 0xF01E83A4;
const GTM_ATOM0_CH7_IRQ_FORCINT: u32 = 0xF01E83A8;
const GTM_ATOM0_CH7_IRQ_MODE: u32 = 0xF01E83AC;
const GTM_ATOM1_CH0_RDADDR: u32 = 0xF01E8800;
const GTM_ATOM1_CH0_CTRL: u32 = 0xF01E8804;
const GTM_ATOM1_CH0_SOMB: u32 = 0xF01E8804;
const GTM_ATOM1_CH0_SOMC: u32 = 0xF01E8804;
const GTM_SPE0_OUT_PAT0: u32 = 0xF0100808;
const GTM_ATOM1_CH0_SOMI: u32 = 0xF01E8804;
const GTM_ATOM1_CH0_SOMP: u32 = 0xF01E8804;
const GTM_ATOM1_CH0_SOMS: u32 = 0xF01E8804;
const GTM_ATOM1_CH0_SR0: u32 = 0xF01E8808;
const GTM_ATOM1_CH0_SR1: u32 = 0xF01E880C;
const GTM_ATOM1_CH0_CM0: u32 = 0xF01E8810;
const GTM_ATOM1_CH0_CM1: u32 = 0xF01E8814;
const GTM_ATOM1_CH0_CN0: u32 = 0xF01E8818;
const GTM_ATOM1_CH0_STAT: u32 = 0xF01E881C;
const GTM_ATOM1_CH0_IRQ_NOTIFY: u32 = 0xF01E8820;
const GTM_SPE0_OUT_PAT1: u32 = 0xF010080C;
const GTM_ATOM1_CH0_IRQ_EN: u32 = 0xF01E8824;
const GTM_ATOM1_CH0_IRQ_FORCINT: u32 = 0xF01E8828;
const GTM_ATOM1_CH0_IRQ_MODE: u32 = 0xF01E882C;
const GTM_ATOM1_AGC_GLB_CTRL: u32 = 0xF01E8840;
const GTM_ATOM1_AGC_ENDIS_CTRL: u32 = 0xF01E8844;
const GTM_ATOM1_AGC_ENDIS_STAT: u32 = 0xF01E8848;
const GTM_ATOM1_AGC_ACT_TB: u32 = 0xF01E884C;
const GTM_ATOM1_AGC_OUTEN_CTRL: u32 = 0xF01E8850;
const GTM_ATOM1_AGC_OUTEN_STAT: u32 = 0xF01E8854;
const GTM_ATOM1_AGC_FUPD_CTRL: u32 = 0xF01E8858;
const GTM_SPE0_OUT_PAT2: u32 = 0xF0100810;
const GTM_MCS3_MEM1: u32 = 0xF0152000;
const GTM_ATOM1_AGC_INT_TRIG: u32 = 0xF01E885C;
const GTM_ATOM1_CH1_RDADDR: u32 = 0xF01E8880;
const GTM_ATOM1_CH1_CTRL: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SOMB: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SOMC: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SOMI: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SOMP: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SOMS: u32 = 0xF01E8884;
const GTM_ATOM1_CH1_SR0: u32 = 0xF01E8888;
const GTM_ATOM1_CH1_SR1: u32 = 0xF01E888C;
const GTM_SPE0_OUT_PAT3: u32 = 0xF0100814;
const GTM_ATOM1_CH1_CM0: u32 = 0xF01E8890;
const GTM_ATOM1_CH1_CM1: u32 = 0xF01E8894;
const GTM_ATOM1_CH1_CN0: u32 = 0xF01E8898;
const GTM_ATOM1_CH1_STAT: u32 = 0xF01E889C;
const GTM_ATOM1_CH1_IRQ_NOTIFY: u32 = 0xF01E88A0;
const GTM_ATOM1_CH1_IRQ_EN: u32 = 0xF01E88A4;
const GTM_ATOM1_CH1_IRQ_FORCINT: u32 = 0xF01E88A8;
const GTM_ATOM1_CH1_IRQ_MODE: u32 = 0xF01E88AC;
const GTM_ATOM1_CH2_RDADDR: u32 = 0xF01E8900;
const GTM_ATOM1_CH2_CTRL: u32 = 0xF01E8904;
const GTM_SPE0_OUT_PAT4: u32 = 0xF0100818;
const GTM_ATOM1_CH2_SOMB: u32 = 0xF01E8904;
const GTM_ATOM1_CH2_SOMC: u32 = 0xF01E8904;
const GTM_ATOM1_CH2_SOMI: u32 = 0xF01E8904;
const GTM_ATOM1_CH2_SOMP: u32 = 0xF01E8904;
const GTM_ATOM1_CH2_SOMS: u32 = 0xF01E8904;
const GTM_ATOM1_CH2_SR0: u32 = 0xF01E8908;
const GTM_ATOM1_CH2_SR1: u32 = 0xF01E890C;
const GTM_ATOM1_CH2_CM0: u32 = 0xF01E8910;
const GTM_ATOM1_CH2_CM1: u32 = 0xF01E8914;
const GTM_ATOM1_CH2_CN0: u32 = 0xF01E8918;
const GTM_SPE0_OUT_PAT5: u32 = 0xF010081C;
const GTM_ATOM1_CH2_STAT: u32 = 0xF01E891C;
const GTM_ATOM1_CH2_IRQ_NOTIFY: u32 = 0xF01E8920;
const GTM_ATOM1_CH2_IRQ_EN: u32 = 0xF01E8924;
const GTM_ATOM1_CH2_IRQ_FORCINT: u32 = 0xF01E8928;
const GTM_ATOM1_CH2_IRQ_MODE: u32 = 0xF01E892C;
const GTM_ATOM1_CH3_RDADDR: u32 = 0xF01E8980;
const GTM_ATOM1_CH3_CTRL: u32 = 0xF01E8984;
const GTM_ATOM1_CH3_SOMB: u32 = 0xF01E8984;
const GTM_ATOM1_CH3_SOMC: u32 = 0xF01E8984;
const GTM_ATOM1_CH3_SOMI: u32 = 0xF01E8984;
const GTM_SPE0_OUT_PAT6: u32 = 0xF0100820;
const GTM_ATOM1_CH3_SOMP: u32 = 0xF01E8984;
const GTM_ATOM1_CH3_SOMS: u32 = 0xF01E8984;
const GTM_ATOM1_CH3_SR0: u32 = 0xF01E8988;
const GTM_ATOM1_CH3_SR1: u32 = 0xF01E898C;
const GTM_ATOM1_CH3_CM0: u32 = 0xF01E8990;
const GTM_ATOM1_CH3_CM1: u32 = 0xF01E8994;
const GTM_ATOM1_CH3_CN0: u32 = 0xF01E8998;
const GTM_ATOM1_CH3_STAT: u32 = 0xF01E899C;
const GTM_ATOM1_CH3_IRQ_NOTIFY: u32 = 0xF01E89A0;
const GTM_ATOM1_CH3_IRQ_EN: u32 = 0xF01E89A4;
const GTM_SPE0_OUT_PAT7: u32 = 0xF0100824;
const GTM_ATOM1_CH3_IRQ_FORCINT: u32 = 0xF01E89A8;
const GTM_ATOM1_CH3_IRQ_MODE: u32 = 0xF01E89AC;
const GTM_ATOM1_CH4_RDADDR: u32 = 0xF01E8A00;
const GTM_ATOM1_CH4_CTRL: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SOMB: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SOMC: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SOMI: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SOMP: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SOMS: u32 = 0xF01E8A04;
const GTM_ATOM1_CH4_SR0: u32 = 0xF01E8A08;
const GTM_SPE0_OUT_CTRL: u32 = 0xF0100828;
const GTM_ATOM1_CH4_SR1: u32 = 0xF01E8A0C;
const GTM_ATOM1_CH4_CM0: u32 = 0xF01E8A10;
const GTM_ATOM1_CH4_CM1: u32 = 0xF01E8A14;
const GTM_ATOM1_CH4_CN0: u32 = 0xF01E8A18;
const GTM_ATOM1_CH4_STAT: u32 = 0xF01E8A1C;
const GTM_ATOM1_CH4_IRQ_NOTIFY: u32 = 0xF01E8A20;
const GTM_ATOM1_CH4_IRQ_EN: u32 = 0xF01E8A24;
const GTM_ATOM1_CH4_IRQ_FORCINT: u32 = 0xF01E8A28;
const GTM_ATOM1_CH4_IRQ_MODE: u32 = 0xF01E8A2C;
const GTM_ATOM1_CH5_RDADDR: u32 = 0xF01E8A80;
const GTM_SPE0_IRQ_NOTIFY: u32 = 0xF010082C;
const GTM_ATOM1_CH5_CTRL: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SOMB: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SOMC: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SOMI: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SOMP: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SOMS: u32 = 0xF01E8A84;
const GTM_ATOM1_CH5_SR0: u32 = 0xF01E8A88;
const GTM_ATOM1_CH5_SR1: u32 = 0xF01E8A8C;
const GTM_ATOM1_CH5_CM0: u32 = 0xF01E8A90;
const GTM_ATOM1_CH5_CM1: u32 = 0xF01E8A94;
const GTM_SPE0_IRQ_EN: u32 = 0xF0100830;
const GTM_ATOM1_CH5_CN0: u32 = 0xF01E8A98;
const GTM_ATOM1_CH5_STAT: u32 = 0xF01E8A9C;
const GTM_ATOM1_CH5_IRQ_NOTIFY: u32 = 0xF01E8AA0;
const GTM_ATOM1_CH5_IRQ_EN: u32 = 0xF01E8AA4;
const GTM_ATOM1_CH5_IRQ_FORCINT: u32 = 0xF01E8AA8;
const GTM_ATOM1_CH5_IRQ_MODE: u32 = 0xF01E8AAC;
const GTM_ATOM1_CH6_RDADDR: u32 = 0xF01E8B00;
const GTM_ATOM1_CH6_CTRL: u32 = 0xF01E8B04;
const GTM_ATOM1_CH6_SOMB: u32 = 0xF01E8B04;
const GTM_ATOM1_CH6_SOMC: u32 = 0xF01E8B04;
const GTM_SPE0_IRQ_FORCINT: u32 = 0xF0100834;
const GTM_ATOM1_CH6_SOMI: u32 = 0xF01E8B04;
const GTM_ATOM1_CH6_SOMP: u32 = 0xF01E8B04;
const GTM_ATOM1_CH6_SOMS: u32 = 0xF01E8B04;
const GTM_ATOM1_CH6_SR0: u32 = 0xF01E8B08;
const GTM_ATOM1_CH6_SR1: u32 = 0xF01E8B0C;
const GTM_ATOM1_CH6_CM0: u32 = 0xF01E8B10;
const GTM_ATOM1_CH6_CM1: u32 = 0xF01E8B14;
const GTM_ATOM1_CH6_CN0: u32 = 0xF01E8B18;
const GTM_ATOM1_CH6_STAT: u32 = 0xF01E8B1C;
const GTM_ATOM1_CH6_IRQ_NOTIFY: u32 = 0xF01E8B20;
const GTM_SPE0_IRQ_MODE: u32 = 0xF0100838;
const GTM_MCS4_MEM: u32 = 0xF0158000;
const GTM_ATOM1_CH6_IRQ_EN: u32 = 0xF01E8B24;
const GTM_ATOM1_CH6_IRQ_FORCINT: u32 = 0xF01E8B28;
const GTM_ATOM1_CH6_IRQ_MODE: u32 = 0xF01E8B2C;
const GTM_ATOM1_CH7_RDADDR: u32 = 0xF01E8B80;
const GTM_ATOM1_CH7_CTRL: u32 = 0xF01E8B84;
const GTM_ATOM1_CH7_SOMB: u32 = 0xF01E8B84;
const GTM_ATOM1_CH7_SOMC: u32 = 0xF01E8B84;
const GTM_ATOM1_CH7_SOMI: u32 = 0xF01E8B84;
const GTM_ATOM1_CH7_SOMP: u32 = 0xF01E8B84;
const GTM_ATOM1_CH7_SOMS: u32 = 0xF01E8B84;
const GTM_SPE0_EIRQ_EN: u32 = 0xF010083C;
const GTM_ATOM1_CH7_SR0: u32 = 0xF01E8B88;
const GTM_ATOM1_CH7_SR1: u32 = 0xF01E8B8C;
const GTM_ATOM1_CH7_CM0: u32 = 0xF01E8B90;
const GTM_ATOM1_CH7_CM1: u32 = 0xF01E8B94;
const GTM_ATOM1_CH7_CN0: u32 = 0xF01E8B98;
const GTM_ATOM1_CH7_STAT: u32 = 0xF01E8B9C;
const GTM_ATOM1_CH7_IRQ_NOTIFY: u32 = 0xF01E8BA0;
const GTM_ATOM1_CH7_IRQ_EN: u32 = 0xF01E8BA4;
const GTM_ATOM1_CH7_IRQ_FORCINT: u32 = 0xF01E8BA8;
const GTM_ATOM1_CH7_IRQ_MODE: u32 = 0xF01E8BAC;
const GTM_SPE0_REV_CNT: u32 = 0xF0100840;
const GTM_ATOM2_CH0_RDADDR: u32 = 0xF01E9000;
const GTM_ATOM2_CH0_CTRL: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SOMB: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SOMC: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SOMI: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SOMP: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SOMS: u32 = 0xF01E9004;
const GTM_ATOM2_CH0_SR0: u32 = 0xF01E9008;
const GTM_ATOM2_CH0_SR1: u32 = 0xF01E900C;
const GTM_ATOM2_CH0_CM0: u32 = 0xF01E9010;
const GTM_SPE0_REV_CMP: u32 = 0xF0100844;
const GTM_ATOM2_CH0_CM1: u32 = 0xF01E9014;
const GTM_ATOM2_CH0_CN0: u32 = 0xF01E9018;
const GTM_ATOM2_CH0_STAT: u32 = 0xF01E901C;
const GTM_ATOM2_CH0_IRQ_NOTIFY: u32 = 0xF01E9020;
const GTM_ATOM2_CH0_IRQ_EN: u32 = 0xF01E9024;
const GTM_ATOM2_CH0_IRQ_FORCINT: u32 = 0xF01E9028;
const GTM_ATOM2_CH0_IRQ_MODE: u32 = 0xF01E902C;
const GTM_ATOM2_AGC_GLB_CTRL: u32 = 0xF01E9040;
const GTM_ATOM2_AGC_ENDIS_CTRL: u32 = 0xF01E9044;
const GTM_ATOM2_AGC_ENDIS_STAT: u32 = 0xF01E9048;
const GTM_SPE0_CTRL_STAT2: u32 = 0xF0100848;
const GTM_ATOM2_AGC_ACT_TB: u32 = 0xF01E904C;
const GTM_ATOM2_AGC_OUTEN_CTRL: u32 = 0xF01E9050;
const GTM_ATOM2_AGC_OUTEN_STAT: u32 = 0xF01E9054;
const GTM_ATOM2_AGC_FUPD_CTRL: u32 = 0xF01E9058;
const GTM_ATOM2_AGC_INT_TRIG: u32 = 0xF01E905C;
const GTM_ATOM2_CH1_RDADDR: u32 = 0xF01E9080;
const GTM_ATOM2_CH1_CTRL: u32 = 0xF01E9084;
const GTM_ATOM2_CH1_SOMB: u32 = 0xF01E9084;
const GTM_ATOM2_CH1_SOMC: u32 = 0xF01E9084;
const GTM_ATOM2_CH1_SOMI: u32 = 0xF01E9084;
const GTM_SPE0_CMD: u32 = 0xF010084C;
const GTM_ATOM2_CH1_SOMP: u32 = 0xF01E9084;
const GTM_ATOM2_CH1_SOMS: u32 = 0xF01E9084;
const GTM_ATOM2_CH1_SR0: u32 = 0xF01E9088;
const GTM_ATOM2_CH1_SR1: u32 = 0xF01E908C;
const GTM_ATOM2_CH1_CM0: u32 = 0xF01E9090;
const GTM_ATOM2_CH1_CM1: u32 = 0xF01E9094;
const GTM_ATOM2_CH1_CN0: u32 = 0xF01E9098;
const GTM_ATOM2_CH1_STAT: u32 = 0xF01E909C;
const GTM_ATOM2_CH1_IRQ_NOTIFY: u32 = 0xF01E90A0;
const GTM_ATOM2_CH1_IRQ_EN: u32 = 0xF01E90A4;
const GTM_SPE1_CTRL_STAT: u32 = 0xF0100880;
const GTM_ATOM2_CH1_IRQ_FORCINT: u32 = 0xF01E90A8;
const GTM_ATOM2_CH1_IRQ_MODE: u32 = 0xF01E90AC;
const GTM_ATOM2_CH2_RDADDR: u32 = 0xF01E9100;
const GTM_ATOM2_CH2_CTRL: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SOMB: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SOMC: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SOMI: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SOMP: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SOMS: u32 = 0xF01E9104;
const GTM_ATOM2_CH2_SR0: u32 = 0xF01E9108;
const GTM_SPE1_PAT: u32 = 0xF0100884;
const GTM_ATOM2_CH2_SR1: u32 = 0xF01E910C;
const GTM_ATOM2_CH2_CM0: u32 = 0xF01E9110;
const GTM_ATOM2_CH2_CM1: u32 = 0xF01E9114;
const GTM_ATOM2_CH2_CN0: u32 = 0xF01E9118;
const GTM_ATOM2_CH2_STAT: u32 = 0xF01E911C;
const GTM_ATOM2_CH2_IRQ_NOTIFY: u32 = 0xF01E9120;
const GTM_ATOM2_CH2_IRQ_EN: u32 = 0xF01E9124;
const GTM_ATOM2_CH2_IRQ_FORCINT: u32 = 0xF01E9128;
const GTM_ATOM2_CH2_IRQ_MODE: u32 = 0xF01E912C;
const GTM_ATOM2_CH3_RDADDR: u32 = 0xF01E9180;
const GTM_SPE1_OUT_PAT0: u32 = 0xF0100888;
const GTM_ATOM2_CH3_CTRL: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SOMB: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SOMC: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SOMI: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SOMP: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SOMS: u32 = 0xF01E9184;
const GTM_ATOM2_CH3_SR0: u32 = 0xF01E9188;
const GTM_ATOM2_CH3_SR1: u32 = 0xF01E918C;
const GTM_ATOM2_CH3_CM0: u32 = 0xF01E9190;
const GTM_ATOM2_CH3_CM1: u32 = 0xF01E9194;
const GTM_SPE1_OUT_PAT1: u32 = 0xF010088C;
const GTM_ATOM2_CH3_CN0: u32 = 0xF01E9198;
const GTM_ATOM2_CH3_STAT: u32 = 0xF01E919C;
const GTM_ATOM2_CH3_IRQ_NOTIFY: u32 = 0xF01E91A0;
const GTM_ATOM2_CH3_IRQ_EN: u32 = 0xF01E91A4;
const GTM_ATOM2_CH3_IRQ_FORCINT: u32 = 0xF01E91A8;
const GTM_ATOM2_CH3_IRQ_MODE: u32 = 0xF01E91AC;
const GTM_ATOM2_CH4_RDADDR: u32 = 0xF01E9200;
const GTM_ATOM2_CH4_CTRL: u32 = 0xF01E9204;
const GTM_ATOM2_CH4_SOMB: u32 = 0xF01E9204;
const GTM_ATOM2_CH4_SOMC: u32 = 0xF01E9204;
const GTM_SPE1_OUT_PAT2: u32 = 0xF0100890;
const GTM_MCS4_MEM1: u32 = 0xF015A000;
const GTM_ATOM2_CH4_SOMI: u32 = 0xF01E9204;
const GTM_ATOM2_CH4_SOMP: u32 = 0xF01E9204;
const GTM_ATOM2_CH4_SOMS: u32 = 0xF01E9204;
const GTM_ATOM2_CH4_SR0: u32 = 0xF01E9208;
const GTM_ATOM2_CH4_SR1: u32 = 0xF01E920C;
const GTM_ATOM2_CH4_CM0: u32 = 0xF01E9210;
const GTM_ATOM2_CH4_CM1: u32 = 0xF01E9214;
const GTM_ATOM2_CH4_CN0: u32 = 0xF01E9218;
const GTM_ATOM2_CH4_STAT: u32 = 0xF01E921C;
const GTM_ATOM2_CH4_IRQ_NOTIFY: u32 = 0xF01E9220;
const GTM_SPE1_OUT_PAT3: u32 = 0xF0100894;
const GTM_ATOM2_CH4_IRQ_EN: u32 = 0xF01E9224;
const GTM_ATOM2_CH4_IRQ_FORCINT: u32 = 0xF01E9228;
const GTM_ATOM2_CH4_IRQ_MODE: u32 = 0xF01E922C;
const GTM_ATOM2_CH5_RDADDR: u32 = 0xF01E9280;
const GTM_ATOM2_CH5_CTRL: u32 = 0xF01E9284;
const GTM_ATOM2_CH5_SOMB: u32 = 0xF01E9284;
const GTM_ATOM2_CH5_SOMC: u32 = 0xF01E9284;
const GTM_ATOM2_CH5_SOMI: u32 = 0xF01E9284;
const GTM_ATOM2_CH5_SOMP: u32 = 0xF01E9284;
const GTM_ATOM2_CH5_SOMS: u32 = 0xF01E9284;
const GTM_SPE1_OUT_PAT4: u32 = 0xF0100898;
const GTM_ATOM2_CH5_SR0: u32 = 0xF01E9288;
const GTM_ATOM2_CH5_SR1: u32 = 0xF01E928C;
const GTM_ATOM2_CH5_CM0: u32 = 0xF01E9290;
const GTM_ATOM2_CH5_CM1: u32 = 0xF01E9294;
const GTM_ATOM2_CH5_CN0: u32 = 0xF01E9298;
const GTM_ATOM2_CH5_STAT: u32 = 0xF01E929C;
const GTM_ATOM2_CH5_IRQ_NOTIFY: u32 = 0xF01E92A0;
const GTM_ATOM2_CH5_IRQ_EN: u32 = 0xF01E92A4;
const GTM_ATOM2_CH5_IRQ_FORCINT: u32 = 0xF01E92A8;
const GTM_ATOM2_CH5_IRQ_MODE: u32 = 0xF01E92AC;
const GTM_SPE1_OUT_PAT5: u32 = 0xF010089C;
const GTM_ATOM2_CH6_RDADDR: u32 = 0xF01E9300;
const GTM_ATOM2_CH6_CTRL: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SOMB: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SOMC: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SOMI: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SOMP: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SOMS: u32 = 0xF01E9304;
const GTM_ATOM2_CH6_SR0: u32 = 0xF01E9308;
const GTM_ATOM2_CH6_SR1: u32 = 0xF01E930C;
const GTM_ATOM2_CH6_CM0: u32 = 0xF01E9310;
const GTM_SPE1_OUT_PAT6: u32 = 0xF01008A0;
const GTM_ATOM2_CH6_CM1: u32 = 0xF01E9314;
const GTM_ATOM2_CH6_CN0: u32 = 0xF01E9318;
const GTM_ATOM2_CH6_STAT: u32 = 0xF01E931C;
const GTM_ATOM2_CH6_IRQ_NOTIFY: u32 = 0xF01E9320;
const GTM_ATOM2_CH6_IRQ_EN: u32 = 0xF01E9324;
const GTM_ATOM2_CH6_IRQ_FORCINT: u32 = 0xF01E9328;
const GTM_ATOM2_CH6_IRQ_MODE: u32 = 0xF01E932C;
const GTM_ATOM2_CH7_RDADDR: u32 = 0xF01E9380;
const GTM_ATOM2_CH7_CTRL: u32 = 0xF01E9384;
const GTM_ATOM2_CH7_SOMB: u32 = 0xF01E9384;
const GTM_SPE1_OUT_PAT7: u32 = 0xF01008A4;
const GTM_ATOM2_CH7_SOMC: u32 = 0xF01E9384;
const GTM_ATOM2_CH7_SOMI: u32 = 0xF01E9384;
const GTM_ATOM2_CH7_SOMP: u32 = 0xF01E9384;
const GTM_ATOM2_CH7_SOMS: u32 = 0xF01E9384;
const GTM_ATOM2_CH7_SR0: u32 = 0xF01E9388;
const GTM_ATOM2_CH7_SR1: u32 = 0xF01E938C;
const GTM_ATOM2_CH7_CM0: u32 = 0xF01E9390;
const GTM_ATOM2_CH7_CM1: u32 = 0xF01E9394;
const GTM_ATOM2_CH7_CN0: u32 = 0xF01E9398;
const GTM_ATOM2_CH7_STAT: u32 = 0xF01E939C;
const GTM_SPE1_OUT_CTRL: u32 = 0xF01008A8;
const GTM_ATOM2_CH7_IRQ_NOTIFY: u32 = 0xF01E93A0;
const GTM_ATOM2_CH7_IRQ_EN: u32 = 0xF01E93A4;
const GTM_ATOM2_CH7_IRQ_FORCINT: u32 = 0xF01E93A8;
const GTM_ATOM2_CH7_IRQ_MODE: u32 = 0xF01E93AC;
const GTM_ATOM3_CH0_RDADDR: u32 = 0xF01E9800;
const GTM_ATOM3_CH0_CTRL: u32 = 0xF01E9804;
const GTM_ATOM3_CH0_SOMB: u32 = 0xF01E9804;
const GTM_ATOM3_CH0_SOMC: u32 = 0xF01E9804;
const GTM_ATOM3_CH0_SOMI: u32 = 0xF01E9804;
const GTM_ATOM3_CH0_SOMP: u32 = 0xF01E9804;
const GTM_SPE1_IRQ_NOTIFY: u32 = 0xF01008AC;
const GTM_ATOM3_CH0_SOMS: u32 = 0xF01E9804;
const GTM_ATOM3_CH0_SR0: u32 = 0xF01E9808;
const GTM_ATOM3_CH0_SR1: u32 = 0xF01E980C;
const GTM_ATOM3_CH0_CM0: u32 = 0xF01E9810;
const GTM_ATOM3_CH0_CM1: u32 = 0xF01E9814;
const GTM_ATOM3_CH0_CN0: u32 = 0xF01E9818;
const GTM_ATOM3_CH0_STAT: u32 = 0xF01E981C;
const GTM_ATOM3_CH0_IRQ_NOTIFY: u32 = 0xF01E9820;
const GTM_ATOM3_CH0_IRQ_EN: u32 = 0xF01E9824;
const GTM_ATOM3_CH0_IRQ_FORCINT: u32 = 0xF01E9828;
const GTM_SPE1_IRQ_EN: u32 = 0xF01008B0;
const GTM_ATOM3_CH0_IRQ_MODE: u32 = 0xF01E982C;
const GTM_ATOM3_AGC_GLB_CTRL: u32 = 0xF01E9840;
const GTM_ATOM3_AGC_ENDIS_CTRL: u32 = 0xF01E9844;
const GTM_ATOM3_AGC_ENDIS_STAT: u32 = 0xF01E9848;
const GTM_ATOM3_AGC_ACT_TB: u32 = 0xF01E984C;
const GTM_ATOM3_AGC_OUTEN_CTRL: u32 = 0xF01E9850;
const GTM_ATOM3_AGC_OUTEN_STAT: u32 = 0xF01E9854;
const GTM_ATOM3_AGC_FUPD_CTRL: u32 = 0xF01E9858;
const GTM_ATOM3_AGC_INT_TRIG: u32 = 0xF01E985C;
const GTM_ATOM3_CH1_RDADDR: u32 = 0xF01E9880;
const GTM_SPE1_IRQ_FORCINT: u32 = 0xF01008B4;
const GTM_ATOM3_CH1_CTRL: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SOMB: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SOMC: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SOMI: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SOMP: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SOMS: u32 = 0xF01E9884;
const GTM_ATOM3_CH1_SR0: u32 = 0xF01E9888;
const GTM_ATOM3_CH1_SR1: u32 = 0xF01E988C;
const GTM_ATOM3_CH1_CM0: u32 = 0xF01E9890;
const GTM_ATOM3_CH1_CM1: u32 = 0xF01E9894;
const GTM_SPE1_IRQ_MODE: u32 = 0xF01008B8;
const GTM_REV: u32 = 0xF0100000;
const GTM_ATOM3_CH1_CN0: u32 = 0xF01E9898;
const GTM_ATOM3_CH1_STAT: u32 = 0xF01E989C;
const GTM_ATOM3_CH1_IRQ_NOTIFY: u32 = 0xF01E98A0;
const GTM_ATOM3_CH1_IRQ_EN: u32 = 0xF01E98A4;
const GTM_ATOM3_CH1_IRQ_FORCINT: u32 = 0xF01E98A8;
const GTM_ATOM3_CH1_IRQ_MODE: u32 = 0xF01E98AC;
const GTM_ATOM3_CH2_RDADDR: u32 = 0xF01E9900;
const GTM_ATOM3_CH2_CTRL: u32 = 0xF01E9904;
const GTM_ATOM3_CH2_SOMB: u32 = 0xF01E9904;
const GTM_ATOM3_CH2_SOMC: u32 = 0xF01E9904;
const GTM_SPE1_EIRQ_EN: u32 = 0xF01008BC;
const GTM_ATOM3_CH2_SOMI: u32 = 0xF01E9904;
const GTM_ATOM3_CH2_SOMP: u32 = 0xF01E9904;
const GTM_ATOM3_CH2_SOMS: u32 = 0xF01E9904;
const GTM_ATOM3_CH2_SR0: u32 = 0xF01E9908;
const GTM_ATOM3_CH2_SR1: u32 = 0xF01E990C;
const GTM_ATOM3_CH2_CM0: u32 = 0xF01E9910;
const GTM_ATOM3_CH2_CM1: u32 = 0xF01E9914;
const GTM_ATOM3_CH2_CN0: u32 = 0xF01E9918;
const GTM_ATOM3_CH2_STAT: u32 = 0xF01E991C;
const GTM_ATOM3_CH2_IRQ_NOTIFY: u32 = 0xF01E9920;
const GTM_SPE1_REV_CNT: u32 = 0xF01008C0;
const GTM_ATOM3_CH2_IRQ_EN: u32 = 0xF01E9924;
const GTM_ATOM3_CH2_IRQ_FORCINT: u32 = 0xF01E9928;
const GTM_ATOM3_CH2_IRQ_MODE: u32 = 0xF01E992C;
const GTM_ATOM3_CH3_RDADDR: u32 = 0xF01E9980;
const GTM_ATOM3_CH3_CTRL: u32 = 0xF01E9984;
const GTM_ATOM3_CH3_SOMB: u32 = 0xF01E9984;
const GTM_ATOM3_CH3_SOMC: u32 = 0xF01E9984;
const GTM_ATOM3_CH3_SOMI: u32 = 0xF01E9984;
const GTM_ATOM3_CH3_SOMP: u32 = 0xF01E9984;
const GTM_ATOM3_CH3_SOMS: u32 = 0xF01E9984;
const GTM_SPE1_REV_CMP: u32 = 0xF01008C4;
const GTM_ATOM3_CH3_SR0: u32 = 0xF01E9988;
const GTM_ATOM3_CH3_SR1: u32 = 0xF01E998C;
const GTM_ATOM3_CH3_CM0: u32 = 0xF01E9990;
const GTM_ATOM3_CH3_CM1: u32 = 0xF01E9994;
const GTM_ATOM3_CH3_CN0: u32 = 0xF01E9998;
const GTM_ATOM3_CH3_STAT: u32 = 0xF01E999C;
const GTM_ATOM3_CH3_IRQ_NOTIFY: u32 = 0xF01E99A0;
const GTM_ATOM3_CH3_IRQ_EN: u32 = 0xF01E99A4;
const GTM_ATOM3_CH3_IRQ_FORCINT: u32 = 0xF01E99A8;
const GTM_ATOM3_CH3_IRQ_MODE: u32 = 0xF01E99AC;
const GTM_SPE1_CTRL_STAT2: u32 = 0xF01008C8;
const GTM_ATOM3_CH4_RDADDR: u32 = 0xF01E9A00;
const GTM_ATOM3_CH4_CTRL: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SOMB: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SOMC: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SOMI: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SOMP: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SOMS: u32 = 0xF01E9A04;
const GTM_ATOM3_CH4_SR0: u32 = 0xF01E9A08;
const GTM_ATOM3_CH4_SR1: u32 = 0xF01E9A0C;
const GTM_ATOM3_CH4_CM0: u32 = 0xF01E9A10;
const GTM_SPE1_CMD: u32 = 0xF01008CC;
const GTM_ATOM3_CH4_CM1: u32 = 0xF01E9A14;
const GTM_ATOM3_CH4_CN0: u32 = 0xF01E9A18;
const GTM_ATOM3_CH4_STAT: u32 = 0xF01E9A1C;
const GTM_ATOM3_CH4_IRQ_NOTIFY: u32 = 0xF01E9A20;
const GTM_ATOM3_CH4_IRQ_EN: u32 = 0xF01E9A24;
const GTM_ATOM3_CH4_IRQ_FORCINT: u32 = 0xF01E9A28;
const GTM_ATOM3_CH4_IRQ_MODE: u32 = 0xF01E9A2C;
const GTM_ATOM3_CH5_RDADDR: u32 = 0xF01E9A80;
const GTM_ATOM3_CH5_CTRL: u32 = 0xF01E9A84;
const GTM_ATOM3_CH5_SOMB: u32 = 0xF01E9A84;
const GTM_MAP_CTRL: u32 = 0xF0100F00;
const GTM_ATOM3_CH5_SOMC: u32 = 0xF01E9A84;
const GTM_ATOM3_CH5_SOMI: u32 = 0xF01E9A84;
const GTM_ATOM3_CH5_SOMP: u32 = 0xF01E9A84;
const GTM_ATOM3_CH5_SOMS: u32 = 0xF01E9A84;
const GTM_ATOM3_CH5_SR0: u32 = 0xF01E9A88;
const GTM_ATOM3_CH5_SR1: u32 = 0xF01E9A8C;
const GTM_ATOM3_CH5_CM0: u32 = 0xF01E9A90;
const GTM_ATOM3_CH5_CM1: u32 = 0xF01E9A94;
const GTM_ATOM3_CH5_CN0: u32 = 0xF01E9A98;
const GTM_ATOM3_CH5_STAT: u32 = 0xF01E9A9C;
const GTM_MCFG_CTRL: u32 = 0xF0100F40;
const GTM_ATOM3_CH5_IRQ_NOTIFY: u32 = 0xF01E9AA0;
const GTM_ATOM3_CH5_IRQ_EN: u32 = 0xF01E9AA4;
const GTM_ATOM3_CH5_IRQ_FORCINT: u32 = 0xF01E9AA8;
const GTM_ATOM3_CH5_IRQ_MODE: u32 = 0xF01E9AAC;
const GTM_ATOM3_CH6_RDADDR: u32 = 0xF01E9B00;
const GTM_ATOM3_CH6_CTRL: u32 = 0xF01E9B04;
const GTM_ATOM3_CH6_SOMB: u32 = 0xF01E9B04;
const GTM_ATOM3_CH6_SOMC: u32 = 0xF01E9B04;
const GTM_ATOM3_CH6_SOMI: u32 = 0xF01E9B04;
const GTM_ATOM3_CH6_SOMP: u32 = 0xF01E9B04;
const GTM_TIM0_CH0_GPR0: u32 = 0xF0101000;
const GTM_ATOM3_CH6_SOMS: u32 = 0xF01E9B04;
const GTM_ATOM3_CH6_SR0: u32 = 0xF01E9B08;
const GTM_ATOM3_CH6_SR1: u32 = 0xF01E9B0C;
const GTM_ATOM3_CH6_CM0: u32 = 0xF01E9B10;
const GTM_ATOM3_CH6_CM1: u32 = 0xF01E9B14;
const GTM_ATOM3_CH6_CN0: u32 = 0xF01E9B18;
const GTM_ATOM3_CH6_STAT: u32 = 0xF01E9B1C;
const GTM_ATOM3_CH6_IRQ_NOTIFY: u32 = 0xF01E9B20;
const GTM_ATOM3_CH6_IRQ_EN: u32 = 0xF01E9B24;
const GTM_ATOM3_CH6_IRQ_FORCINT: u32 = 0xF01E9B28;
const GTM_TIM0_CH0_GPR1: u32 = 0xF0101004;
const GTM_ATOM3_CH6_IRQ_MODE: u32 = 0xF01E9B2C;
const GTM_ATOM3_CH7_RDADDR: u32 = 0xF01E9B80;
const GTM_ATOM3_CH7_CTRL: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SOMB: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SOMC: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SOMI: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SOMP: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SOMS: u32 = 0xF01E9B84;
const GTM_ATOM3_CH7_SR0: u32 = 0xF01E9B88;
const GTM_ATOM3_CH7_SR1: u32 = 0xF01E9B8C;
const GTM_TIM0_CH0_CNT: u32 = 0xF0101008;
const GTM_RST: u32 = 0xF0100004;
const GTM_ATOM3_CH7_CM0: u32 = 0xF01E9B90;
const GTM_ATOM3_CH7_CM1: u32 = 0xF01E9B94;
const GTM_ATOM3_CH7_CN0: u32 = 0xF01E9B98;
const GTM_ATOM3_CH7_STAT: u32 = 0xF01E9B9C;
const GTM_ATOM3_CH7_IRQ_NOTIFY: u32 = 0xF01E9BA0;
const GTM_ATOM3_CH7_IRQ_EN: u32 = 0xF01E9BA4;
const GTM_ATOM3_CH7_IRQ_FORCINT: u32 = 0xF01E9BA8;
const GTM_ATOM3_CH7_IRQ_MODE: u32 = 0xF01E9BAC;
const GTM_ATOM4_CH0_RDADDR: u32 = 0xF01EA000;
const GTM_ATOM4_CH0_CTRL: u32 = 0xF01EA004;
const GTM_TIM0_CH0_ECNT: u32 = 0xF010100C;
const GTM_ATOM4_CH0_SOMB: u32 = 0xF01EA004;
const GTM_ATOM4_CH0_SOMC: u32 = 0xF01EA004;
const GTM_ATOM4_CH0_SOMI: u32 = 0xF01EA004;
const GTM_ATOM4_CH0_SOMP: u32 = 0xF01EA004;
const GTM_ATOM4_CH0_SOMS: u32 = 0xF01EA004;
const GTM_ATOM4_CH0_SR0: u32 = 0xF01EA008;
const GTM_ATOM4_CH0_SR1: u32 = 0xF01EA00C;
const GTM_ATOM4_CH0_CM0: u32 = 0xF01EA010;
const GTM_ATOM4_CH0_CM1: u32 = 0xF01EA014;
const GTM_ATOM4_CH0_CN0: u32 = 0xF01EA018;
const GTM_TIM0_CH0_CNTS: u32 = 0xF0101010;
const GTM_ATOM4_CH0_STAT: u32 = 0xF01EA01C;
const GTM_ATOM4_CH0_IRQ_NOTIFY: u32 = 0xF01EA020;
const GTM_ATOM4_CH0_IRQ_EN: u32 = 0xF01EA024;
const GTM_ATOM4_CH0_IRQ_FORCINT: u32 = 0xF01EA028;
const GTM_ATOM4_CH0_IRQ_MODE: u32 = 0xF01EA02C;
const GTM_ATOM4_AGC_GLB_CTRL: u32 = 0xF01EA040;
const GTM_ATOM4_AGC_ENDIS_CTRL: u32 = 0xF01EA044;
const GTM_ATOM4_AGC_ENDIS_STAT: u32 = 0xF01EA048;
const GTM_ATOM4_AGC_ACT_TB: u32 = 0xF01EA04C;
const GTM_ATOM4_AGC_OUTEN_CTRL: u32 = 0xF01EA050;
const GTM_TIM0_CH0_TDUC: u32 = 0xF0101014;
const GTM_ATOM4_AGC_OUTEN_STAT: u32 = 0xF01EA054;
const GTM_ATOM4_AGC_FUPD_CTRL: u32 = 0xF01EA058;
const GTM_ATOM4_AGC_INT_TRIG: u32 = 0xF01EA05C;
const GTM_ATOM4_CH1_RDADDR: u32 = 0xF01EA080;
const GTM_ATOM4_CH1_CTRL: u32 = 0xF01EA084;
const GTM_ATOM4_CH1_SOMB: u32 = 0xF01EA084;
const GTM_ATOM4_CH1_SOMC: u32 = 0xF01EA084;
const GTM_ATOM4_CH1_SOMI: u32 = 0xF01EA084;
const GTM_ATOM4_CH1_SOMP: u32 = 0xF01EA084;
const GTM_ATOM4_CH1_SOMS: u32 = 0xF01EA084;
const GTM_TIM0_CH0_TDUV: u32 = 0xF0101018;
const GTM_ATOM4_CH1_SR0: u32 = 0xF01EA088;
const GTM_ATOM4_CH1_SR1: u32 = 0xF01EA08C;
const GTM_ATOM4_CH1_CM0: u32 = 0xF01EA090;
const GTM_ATOM4_CH1_CM1: u32 = 0xF01EA094;
const GTM_ATOM4_CH1_CN0: u32 = 0xF01EA098;
const GTM_ATOM4_CH1_STAT: u32 = 0xF01EA09C;
const GTM_ATOM4_CH1_IRQ_NOTIFY: u32 = 0xF01EA0A0;
const GTM_ATOM4_CH1_IRQ_EN: u32 = 0xF01EA0A4;
const GTM_ATOM4_CH1_IRQ_FORCINT: u32 = 0xF01EA0A8;
const GTM_ATOM4_CH1_IRQ_MODE: u32 = 0xF01EA0AC;
const GTM_TIM0_CH0_FLT_RE: u32 = 0xF010101C;
const GTM_ATOM4_CH2_RDADDR: u32 = 0xF01EA100;
const GTM_ATOM4_CH2_CTRL: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SOMB: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SOMC: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SOMI: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SOMP: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SOMS: u32 = 0xF01EA104;
const GTM_ATOM4_CH2_SR0: u32 = 0xF01EA108;
const GTM_ATOM4_CH2_SR1: u32 = 0xF01EA10C;
const GTM_ATOM4_CH2_CM0: u32 = 0xF01EA110;
const GTM_TIM0_CH0_FLT_FE: u32 = 0xF0101020;
const GTM_ATOM4_CH2_CM1: u32 = 0xF01EA114;
const GTM_ATOM4_CH2_CN0: u32 = 0xF01EA118;
const GTM_ATOM4_CH2_STAT: u32 = 0xF01EA11C;
const GTM_ATOM4_CH2_IRQ_NOTIFY: u32 = 0xF01EA120;
const GTM_ATOM4_CH2_IRQ_EN: u32 = 0xF01EA124;
const GTM_ATOM4_CH2_IRQ_FORCINT: u32 = 0xF01EA128;
const GTM_ATOM4_CH2_IRQ_MODE: u32 = 0xF01EA12C;
const GTM_ATOM4_CH3_RDADDR: u32 = 0xF01EA180;
const GTM_ATOM4_CH3_CTRL: u32 = 0xF01EA184;
const GTM_ATOM4_CH3_SOMB: u32 = 0xF01EA184;
const GTM_TIM0_CH0_CTRL: u32 = 0xF0101024;
const GTM_ATOM4_CH3_SOMC: u32 = 0xF01EA184;
const GTM_ATOM4_CH3_SOMI: u32 = 0xF01EA184;
const GTM_ATOM4_CH3_SOMP: u32 = 0xF01EA184;
const GTM_ATOM4_CH3_SOMS: u32 = 0xF01EA184;
const GTM_ATOM4_CH3_SR0: u32 = 0xF01EA188;
const GTM_ATOM4_CH3_SR1: u32 = 0xF01EA18C;
const GTM_ATOM4_CH3_CM0: u32 = 0xF01EA190;
const GTM_ATOM4_CH3_CM1: u32 = 0xF01EA194;
const GTM_ATOM4_CH3_CN0: u32 = 0xF01EA198;
const GTM_ATOM4_CH3_STAT: u32 = 0xF01EA19C;
const GTM_TIM0_CH0_ECTRL: u32 = 0xF0101028;
const GTM_ATOM4_CH3_IRQ_NOTIFY: u32 = 0xF01EA1A0;
const GTM_ATOM4_CH3_IRQ_EN: u32 = 0xF01EA1A4;
const GTM_ATOM4_CH3_IRQ_FORCINT: u32 = 0xF01EA1A8;
const GTM_ATOM4_CH3_IRQ_MODE: u32 = 0xF01EA1AC;
const GTM_ATOM4_CH4_RDADDR: u32 = 0xF01EA200;
const GTM_ATOM4_CH4_CTRL: u32 = 0xF01EA204;
const GTM_ATOM4_CH4_SOMB: u32 = 0xF01EA204;
const GTM_ATOM4_CH4_SOMC: u32 = 0xF01EA204;
const GTM_ATOM4_CH4_SOMI: u32 = 0xF01EA204;
const GTM_ATOM4_CH4_SOMP: u32 = 0xF01EA204;
const GTM_TIM0_CH0_IRQ_NOTIFY: u32 = 0xF010102C;
const GTM_ATOM4_CH4_SOMS: u32 = 0xF01EA204;
const GTM_ATOM4_CH4_SR0: u32 = 0xF01EA208;
const GTM_ATOM4_CH4_SR1: u32 = 0xF01EA20C;
const GTM_ATOM4_CH4_CM0: u32 = 0xF01EA210;
const GTM_ATOM4_CH4_CM1: u32 = 0xF01EA214;
const GTM_ATOM4_CH4_CN0: u32 = 0xF01EA218;
const GTM_ATOM4_CH4_STAT: u32 = 0xF01EA21C;
const GTM_ATOM4_CH4_IRQ_NOTIFY: u32 = 0xF01EA220;
const GTM_ATOM4_CH4_IRQ_EN: u32 = 0xF01EA224;
const GTM_ATOM4_CH4_IRQ_FORCINT: u32 = 0xF01EA228;
const GTM_TIM0_CH0_IRQ_EN: u32 = 0xF0101030;
const GTM_CTRL: u32 = 0xF0100008;
const GTM_ATOM4_CH4_IRQ_MODE: u32 = 0xF01EA22C;
const GTM_ATOM4_CH5_RDADDR: u32 = 0xF01EA280;
const GTM_ATOM4_CH5_CTRL: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SOMB: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SOMC: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SOMI: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SOMP: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SOMS: u32 = 0xF01EA284;
const GTM_ATOM4_CH5_SR0: u32 = 0xF01EA288;
const GTM_ATOM4_CH5_SR1: u32 = 0xF01EA28C;
const GTM_TIM0_CH0_IRQ_FORCINT: u32 = 0xF0101034;
const GTM_ATOM4_CH5_CM0: u32 = 0xF01EA290;
const GTM_ATOM4_CH5_CM1: u32 = 0xF01EA294;
const GTM_ATOM4_CH5_CN0: u32 = 0xF01EA298;
const GTM_ATOM4_CH5_STAT: u32 = 0xF01EA29C;
const GTM_ATOM4_CH5_IRQ_NOTIFY: u32 = 0xF01EA2A0;
const GTM_ATOM4_CH5_IRQ_EN: u32 = 0xF01EA2A4;
const GTM_ATOM4_CH5_IRQ_FORCINT: u32 = 0xF01EA2A8;
const GTM_ATOM4_CH5_IRQ_MODE: u32 = 0xF01EA2AC;
const GTM_ATOM4_CH6_RDADDR: u32 = 0xF01EA300;
const GTM_ATOM4_CH6_CTRL: u32 = 0xF01EA304;
const GTM_TIM0_CH0_IRQ_MODE: u32 = 0xF0101038;
const GTM_ATOM4_CH6_SOMB: u32 = 0xF01EA304;
const GTM_ATOM4_CH6_SOMC: u32 = 0xF01EA304;
const GTM_ATOM4_CH6_SOMI: u32 = 0xF01EA304;
const GTM_ATOM4_CH6_SOMP: u32 = 0xF01EA304;
const GTM_ATOM4_CH6_SOMS: u32 = 0xF01EA304;
const GTM_ATOM4_CH6_SR0: u32 = 0xF01EA308;
const GTM_ATOM4_CH6_SR1: u32 = 0xF01EA30C;
const GTM_ATOM4_CH6_CM0: u32 = 0xF01EA310;
const GTM_ATOM4_CH6_CM1: u32 = 0xF01EA314;
const GTM_ATOM4_CH6_CN0: u32 = 0xF01EA318;
const GTM_TIM0_CH0_EIRQ_EN: u32 = 0xF010103C;
const GTM_ATOM4_CH6_STAT: u32 = 0xF01EA31C;
const GTM_ATOM4_CH6_IRQ_NOTIFY: u32 = 0xF01EA320;
const GTM_ATOM4_CH6_IRQ_EN: u32 = 0xF01EA324;
const GTM_ATOM4_CH6_IRQ_FORCINT: u32 = 0xF01EA328;
const GTM_ATOM4_CH6_IRQ_MODE: u32 = 0xF01EA32C;
const GTM_ATOM4_CH7_RDADDR: u32 = 0xF01EA380;
const GTM_ATOM4_CH7_CTRL: u32 = 0xF01EA384;
const GTM_ATOM4_CH7_SOMB: u32 = 0xF01EA384;
const GTM_ATOM4_CH7_SOMC: u32 = 0xF01EA384;
const GTM_ATOM4_CH7_SOMI: u32 = 0xF01EA384;
const GTM_TIM0_INP_VAL: u32 = 0xF0101074;
const GTM_ATOM4_CH7_SOMP: u32 = 0xF01EA384;
const GTM_ATOM4_CH7_SOMS: u32 = 0xF01EA384;
const GTM_ATOM4_CH7_SR0: u32 = 0xF01EA388;
const GTM_ATOM4_CH7_SR1: u32 = 0xF01EA38C;
const GTM_ATOM4_CH7_CM0: u32 = 0xF01EA390;
const GTM_ATOM4_CH7_CM1: u32 = 0xF01EA394;
const GTM_ATOM4_CH7_CN0: u32 = 0xF01EA398;
const GTM_ATOM4_CH7_STAT: u32 = 0xF01EA39C;
const GTM_ATOM4_CH7_IRQ_NOTIFY: u32 = 0xF01EA3A0;
const GTM_ATOM4_CH7_IRQ_EN: u32 = 0xF01EA3A4;
const GTM_TIM0_IN_SRC: u32 = 0xF0101078;
const GTM_ATOM4_CH7_IRQ_FORCINT: u32 = 0xF01EA3A8;
const GTM_ATOM4_CH7_IRQ_MODE: u32 = 0xF01EA3AC;
const GTM_ATOM5_CH0_RDADDR: u32 = 0xF01EA800;
const GTM_ATOM5_CH0_CTRL: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SOMB: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SOMC: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SOMI: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SOMP: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SOMS: u32 = 0xF01EA804;
const GTM_ATOM5_CH0_SR0: u32 = 0xF01EA808;
const GTM_TIM0_RST: u32 = 0xF010107C;
const GTM_ATOM5_CH0_SR1: u32 = 0xF01EA80C;
const GTM_ATOM5_CH0_CM0: u32 = 0xF01EA810;
const GTM_ATOM5_CH0_CM1: u32 = 0xF01EA814;
const GTM_ATOM5_CH0_CN0: u32 = 0xF01EA818;
const GTM_ATOM5_CH0_STAT: u32 = 0xF01EA81C;
const GTM_ATOM5_CH0_IRQ_NOTIFY: u32 = 0xF01EA820;
const GTM_ATOM5_CH0_IRQ_EN: u32 = 0xF01EA824;
const GTM_ATOM5_CH0_IRQ_FORCINT: u32 = 0xF01EA828;
const GTM_ATOM5_CH0_IRQ_MODE: u32 = 0xF01EA82C;
const GTM_ATOM5_AGC_GLB_CTRL: u32 = 0xF01EA840;
const GTM_TIM0_CH1_GPR0: u32 = 0xF0101080;
const GTM_ATOM5_AGC_ENDIS_CTRL: u32 = 0xF01EA844;
const GTM_ATOM5_AGC_ENDIS_STAT: u32 = 0xF01EA848;
const GTM_ATOM5_AGC_ACT_TB: u32 = 0xF01EA84C;
const GTM_ATOM5_AGC_OUTEN_CTRL: u32 = 0xF01EA850;
const GTM_ATOM5_AGC_OUTEN_STAT: u32 = 0xF01EA854;
const GTM_ATOM5_AGC_FUPD_CTRL: u32 = 0xF01EA858;
const GTM_ATOM5_AGC_INT_TRIG: u32 = 0xF01EA85C;
const GTM_ATOM5_CH1_RDADDR: u32 = 0xF01EA880;
const GTM_ATOM5_CH1_CTRL: u32 = 0xF01EA884;
const GTM_ATOM5_CH1_SOMB: u32 = 0xF01EA884;
const GTM_TIM0_CH1_GPR1: u32 = 0xF0101084;
const GTM_ATOM5_CH1_SOMC: u32 = 0xF01EA884;
const GTM_ATOM5_CH1_SOMI: u32 = 0xF01EA884;
const GTM_ATOM5_CH1_SOMP: u32 = 0xF01EA884;
const GTM_ATOM5_CH1_SOMS: u32 = 0xF01EA884;
const GTM_ATOM5_CH1_SR0: u32 = 0xF01EA888;
const GTM_ATOM5_CH1_SR1: u32 = 0xF01EA88C;
const GTM_ATOM5_CH1_CM0: u32 = 0xF01EA890;
const GTM_ATOM5_CH1_CM1: u32 = 0xF01EA894;
const GTM_ATOM5_CH1_CN0: u32 = 0xF01EA898;
const GTM_ATOM5_CH1_STAT: u32 = 0xF01EA89C;
const GTM_TIM0_CH1_CNT: u32 = 0xF0101088;
const GTM_ATOM5_CH1_IRQ_NOTIFY: u32 = 0xF01EA8A0;
const GTM_ATOM5_CH1_IRQ_EN: u32 = 0xF01EA8A4;
const GTM_ATOM5_CH1_IRQ_FORCINT: u32 = 0xF01EA8A8;
const GTM_ATOM5_CH1_IRQ_MODE: u32 = 0xF01EA8AC;
const GTM_ATOM5_CH2_RDADDR: u32 = 0xF01EA900;
const GTM_ATOM5_CH2_CTRL: u32 = 0xF01EA904;
const GTM_ATOM5_CH2_SOMB: u32 = 0xF01EA904;
const GTM_ATOM5_CH2_SOMC: u32 = 0xF01EA904;
const GTM_ATOM5_CH2_SOMI: u32 = 0xF01EA904;
const GTM_ATOM5_CH2_SOMP: u32 = 0xF01EA904;
const GTM_TIM0_CH1_ECNT: u32 = 0xF010108C;
const GTM_AEI_ADDR_XPT: u32 = 0xF010000C;
const GTM_ATOM5_CH2_SOMS: u32 = 0xF01EA904;
const GTM_ATOM5_CH2_SR0: u32 = 0xF01EA908;
const GTM_ATOM5_CH2_SR1: u32 = 0xF01EA90C;
const GTM_ATOM5_CH2_CM0: u32 = 0xF01EA910;
const GTM_ATOM5_CH2_CM1: u32 = 0xF01EA914;
const GTM_ATOM5_CH2_CN0: u32 = 0xF01EA918;
const GTM_ATOM5_CH2_STAT: u32 = 0xF01EA91C;
const GTM_ATOM5_CH2_IRQ_NOTIFY: u32 = 0xF01EA920;
const GTM_ATOM5_CH2_IRQ_EN: u32 = 0xF01EA924;
const GTM_ATOM5_CH2_IRQ_FORCINT: u32 = 0xF01EA928;
const GTM_TIM0_CH1_CNTS: u32 = 0xF0101090;
const GTM_ATOM5_CH2_IRQ_MODE: u32 = 0xF01EA92C;
const GTM_ATOM5_CH3_RDADDR: u32 = 0xF01EA980;
const GTM_ATOM5_CH3_CTRL: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SOMB: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SOMC: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SOMI: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SOMP: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SOMS: u32 = 0xF01EA984;
const GTM_ATOM5_CH3_SR0: u32 = 0xF01EA988;
const GTM_ATOM5_CH3_SR1: u32 = 0xF01EA98C;
const GTM_TIM0_CH1_TDUC: u32 = 0xF0101094;
const GTM_ATOM5_CH3_CM0: u32 = 0xF01EA990;
const GTM_ATOM5_CH3_CM1: u32 = 0xF01EA994;
const GTM_ATOM5_CH3_CN0: u32 = 0xF01EA998;
const GTM_ATOM5_CH3_STAT: u32 = 0xF01EA99C;
const GTM_ATOM5_CH3_IRQ_NOTIFY: u32 = 0xF01EA9A0;
const GTM_ATOM5_CH3_IRQ_EN: u32 = 0xF01EA9A4;
const GTM_ATOM5_CH3_IRQ_FORCINT: u32 = 0xF01EA9A8;
const GTM_ATOM5_CH3_IRQ_MODE: u32 = 0xF01EA9AC;
const GTM_ATOM5_CH4_RDADDR: u32 = 0xF01EAA00;
const GTM_ATOM5_CH4_CTRL: u32 = 0xF01EAA04;
const GTM_TIM0_CH1_TDUV: u32 = 0xF0101098;
const GTM_ATOM5_CH4_SOMB: u32 = 0xF01EAA04;
const GTM_ATOM5_CH4_SOMC: u32 = 0xF01EAA04;
const GTM_ATOM5_CH4_SOMI: u32 = 0xF01EAA04;
const GTM_ATOM5_CH4_SOMP: u32 = 0xF01EAA04;
const GTM_ATOM5_CH4_SOMS: u32 = 0xF01EAA04;
const GTM_ATOM5_CH4_SR0: u32 = 0xF01EAA08;
const GTM_ATOM5_CH4_SR1: u32 = 0xF01EAA0C;
const GTM_ATOM5_CH4_CM0: u32 = 0xF01EAA10;
const GTM_ATOM5_CH4_CM1: u32 = 0xF01EAA14;
const GTM_ATOM5_CH4_CN0: u32 = 0xF01EAA18;
const GTM_TIM0_CH1_FLT_RE: u32 = 0xF010109C;
const GTM_ATOM5_CH4_STAT: u32 = 0xF01EAA1C;
const GTM_ATOM5_CH4_IRQ_NOTIFY: u32 = 0xF01EAA20;
const GTM_ATOM5_CH4_IRQ_EN: u32 = 0xF01EAA24;
const GTM_ATOM5_CH4_IRQ_FORCINT: u32 = 0xF01EAA28;
const GTM_ATOM5_CH4_IRQ_MODE: u32 = 0xF01EAA2C;
const GTM_ATOM5_CH5_RDADDR: u32 = 0xF01EAA80;
const GTM_ATOM5_CH5_CTRL: u32 = 0xF01EAA84;
const GTM_ATOM5_CH5_SOMB: u32 = 0xF01EAA84;
const GTM_ATOM5_CH5_SOMC: u32 = 0xF01EAA84;
const GTM_ATOM5_CH5_SOMI: u32 = 0xF01EAA84;
const GTM_TIM0_CH1_FLT_FE: u32 = 0xF01010A0;
const GTM_ATOM5_CH5_SOMP: u32 = 0xF01EAA84;
const GTM_ATOM5_CH5_SOMS: u32 = 0xF01EAA84;
const GTM_ATOM5_CH5_SR0: u32 = 0xF01EAA88;
const GTM_ATOM5_CH5_SR1: u32 = 0xF01EAA8C;
const GTM_ATOM5_CH5_CM0: u32 = 0xF01EAA90;
const GTM_ATOM5_CH5_CM1: u32 = 0xF01EAA94;
const GTM_ATOM5_CH5_CN0: u32 = 0xF01EAA98;
const GTM_ATOM5_CH5_STAT: u32 = 0xF01EAA9C;
const GTM_ATOM5_CH5_IRQ_NOTIFY: u32 = 0xF01EAAA0;
const GTM_ATOM5_CH5_IRQ_EN: u32 = 0xF01EAAA4;
const GTM_TIM0_CH1_CTRL: u32 = 0xF01010A4;
const GTM_ATOM5_CH5_IRQ_FORCINT: u32 = 0xF01EAAA8;
const GTM_ATOM5_CH5_IRQ_MODE: u32 = 0xF01EAAAC;
const GTM_ATOM5_CH6_RDADDR: u32 = 0xF01EAB00;
const GTM_ATOM5_CH6_CTRL: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SOMB: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SOMC: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SOMI: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SOMP: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SOMS: u32 = 0xF01EAB04;
const GTM_ATOM5_CH6_SR0: u32 = 0xF01EAB08;
const GTM_TIM0_CH1_ECTRL: u32 = 0xF01010A8;
const GTM_ATOM5_CH6_SR1: u32 = 0xF01EAB0C;
const GTM_ATOM5_CH6_CM0: u32 = 0xF01EAB10;
const GTM_ATOM5_CH6_CM1: u32 = 0xF01EAB14;
const GTM_ATOM5_CH6_CN0: u32 = 0xF01EAB18;
const GTM_ATOM5_CH6_STAT: u32 = 0xF01EAB1C;
const GTM_ATOM5_CH6_IRQ_NOTIFY: u32 = 0xF01EAB20;
const GTM_ATOM5_CH6_IRQ_EN: u32 = 0xF01EAB24;
const GTM_ATOM5_CH6_IRQ_FORCINT: u32 = 0xF01EAB28;
const GTM_ATOM5_CH6_IRQ_MODE: u32 = 0xF01EAB2C;
const GTM_ATOM5_CH7_RDADDR: u32 = 0xF01EAB80;
const GTM_TIM0_CH1_IRQ_NOTIFY: u32 = 0xF01010AC;
const GTM_ATOM5_CH7_CTRL: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SOMB: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SOMC: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SOMI: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SOMP: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SOMS: u32 = 0xF01EAB84;
const GTM_ATOM5_CH7_SR0: u32 = 0xF01EAB88;
const GTM_ATOM5_CH7_SR1: u32 = 0xF01EAB8C;
const GTM_ATOM5_CH7_CM0: u32 = 0xF01EAB90;
const GTM_ATOM5_CH7_CM1: u32 = 0xF01EAB94;
const GTM_TIM0_CH1_IRQ_EN: u32 = 0xF01010B0;
const GTM_ATOM5_CH7_CN0: u32 = 0xF01EAB98;
const GTM_ATOM5_CH7_STAT: u32 = 0xF01EAB9C;
const GTM_ATOM5_CH7_IRQ_NOTIFY: u32 = 0xF01EABA0;
const GTM_ATOM5_CH7_IRQ_EN: u32 = 0xF01EABA4;
const GTM_ATOM5_CH7_IRQ_FORCINT: u32 = 0xF01EABA8;
const GTM_ATOM5_CH7_IRQ_MODE: u32 = 0xF01EABAC;
const GTM_MCS0_CH0_R0: u32 = 0xF01F0000;
const GTM_MCS0_CH0_R1: u32 = 0xF01F0004;
const GTM_MCS0_CH0_R2: u32 = 0xF01F0008;
const GTM_MCS0_CH0_R3: u32 = 0xF01F000C;
const GTM_TIM0_CH1_IRQ_FORCINT: u32 = 0xF01010B4;
const GTM_IRQ_NOTIFY: u32 = 0xF0100010;
const GTM_MCS0_CH0_R4: u32 = 0xF01F0010;
const GTM_MCS0_CH0_R5: u32 = 0xF01F0014;
const GTM_MCS0_CH0_R6: u32 = 0xF01F0018;
const GTM_MCS0_CH0_R7: u32 = 0xF01F001C;
const GTM_MCS0_CH0_CTRL: u32 = 0xF01F0020;
const GTM_MCS0_CH0_ACB: u32 = 0xF01F0024;
const GTM_MCS0_CH0_CTRG: u32 = 0xF01F0028;
const GTM_MCS0_CH0_STRG: u32 = 0xF01F002C;
const GTM_TIM0_CH1_IRQ_MODE: u32 = 0xF01010B8;
const GTM_MCS0_CH0_MHB: u32 = 0xF01F003C;
const GTM_MCS0_CH0_PC: u32 = 0xF01F0040;
const GTM_MCS0_CH0_IRQ_NOTIFY: u32 = 0xF01F0044;
const GTM_MCS0_CH0_IRQ_EN: u32 = 0xF01F0048;
const GTM_MCS0_CH0_IRQ_FORCINT: u32 = 0xF01F004C;
const GTM_MCS0_CH0_IRQ_MODE: u32 = 0xF01F0050;
const GTM_MCS0_CH0_EIRQ_EN: u32 = 0xF01F0054;
const GTM_MCS0_REG_PROT: u32 = 0xF01F0060;
const GTM_MCS0_CTRL_STAT: u32 = 0xF01F0064;
const GTM_TIM0_CH1_EIRQ_EN: u32 = 0xF01010BC;
const GTM_MCS0_RESET: u32 = 0xF01F0068;
const GTM_MCS0_CAT: u32 = 0xF01F006C;
const GTM_MCS0_CWT: u32 = 0xF01F0070;
const GTM_MCS0_ERR: u32 = 0xF01F007C;
const GTM_MCS0_CH1_R0: u32 = 0xF01F0080;
const GTM_MCS0_CH1_R1: u32 = 0xF01F0084;
const GTM_MCS0_CH1_R2: u32 = 0xF01F0088;
const GTM_MCS0_CH1_R3: u32 = 0xF01F008C;
const GTM_MCS0_CH1_R4: u32 = 0xF01F0090;
const GTM_MCS0_CH1_R5: u32 = 0xF01F0094;
const GTM_TIM0_CH2_GPR0: u32 = 0xF0101100;
const GTM_MCS0_CH1_R6: u32 = 0xF01F0098;
const GTM_MCS0_CH1_R7: u32 = 0xF01F009C;
const GTM_MCS0_CH1_CTRL: u32 = 0xF01F00A0;
const GTM_MCS0_CH1_ACB: u32 = 0xF01F00A4;
const GTM_MCS0_CH1_MHB: u32 = 0xF01F00BC;
const GTM_MCS0_CH1_PC: u32 = 0xF01F00C0;
const GTM_MCS0_CH1_IRQ_NOTIFY: u32 = 0xF01F00C4;
const GTM_MCS0_CH1_IRQ_EN: u32 = 0xF01F00C8;
const GTM_MCS0_CH1_IRQ_FORCINT: u32 = 0xF01F00CC;
const GTM_MCS0_CH1_IRQ_MODE: u32 = 0xF01F00D0;
const GTM_TIM0_CH2_GPR1: u32 = 0xF0101104;
const GTM_MCS0_CH1_EIRQ_EN: u32 = 0xF01F00D4;
const GTM_MCS0_CH2_R0: u32 = 0xF01F0100;
const GTM_MCS0_CH2_R1: u32 = 0xF01F0104;
const GTM_MCS0_CH2_R2: u32 = 0xF01F0108;
const GTM_MCS0_CH2_R3: u32 = 0xF01F010C;
const GTM_MCS0_CH2_R4: u32 = 0xF01F0110;
const GTM_MCS0_CH2_R5: u32 = 0xF01F0114;
const GTM_MCS0_CH2_R6: u32 = 0xF01F0118;
const GTM_MCS0_CH2_R7: u32 = 0xF01F011C;
const GTM_MCS0_CH2_CTRL: u32 = 0xF01F0120;
const GTM_TIM0_CH2_CNT: u32 = 0xF0101108;
const GTM_MCS0_CH2_ACB: u32 = 0xF01F0124;
const GTM_MCS0_CH2_MHB: u32 = 0xF01F013C;
const GTM_MCS0_CH2_PC: u32 = 0xF01F0140;
const GTM_MCS0_CH2_IRQ_NOTIFY: u32 = 0xF01F0144;
const GTM_MCS0_CH2_IRQ_EN: u32 = 0xF01F0148;
const GTM_MCS0_CH2_IRQ_FORCINT: u32 = 0xF01F014C;
const GTM_MCS0_CH2_IRQ_MODE: u32 = 0xF01F0150;
const GTM_MCS0_CH2_EIRQ_EN: u32 = 0xF01F0154;
const GTM_MCS0_CH3_R0: u32 = 0xF01F0180;
const GTM_MCS0_CH3_R1: u32 = 0xF01F0184;
const GTM_TIM0_CH2_ECNT: u32 = 0xF010110C;
const GTM_MCS0_CH3_R2: u32 = 0xF01F0188;
const GTM_MCS0_CH3_R3: u32 = 0xF01F018C;
const GTM_MCS0_CH3_R4: u32 = 0xF01F0190;
const GTM_MCS0_CH3_R5: u32 = 0xF01F0194;
const GTM_MCS0_CH3_R6: u32 = 0xF01F0198;
const GTM_MCS0_CH3_R7: u32 = 0xF01F019C;
const GTM_MCS0_CH3_CTRL: u32 = 0xF01F01A0;
const GTM_MCS0_CH3_ACB: u32 = 0xF01F01A4;
const GTM_MCS0_CH3_MHB: u32 = 0xF01F01BC;
const GTM_MCS0_CH3_PC: u32 = 0xF01F01C0;
const GTM_TIM0_CH2_CNTS: u32 = 0xF0101110;
const GTM_MCS0_CH3_IRQ_NOTIFY: u32 = 0xF01F01C4;
const GTM_MCS0_CH3_IRQ_EN: u32 = 0xF01F01C8;
const GTM_MCS0_CH3_IRQ_FORCINT: u32 = 0xF01F01CC;
const GTM_MCS0_CH3_IRQ_MODE: u32 = 0xF01F01D0;
const GTM_MCS0_CH3_EIRQ_EN: u32 = 0xF01F01D4;
const GTM_MCS0_CH4_R0: u32 = 0xF01F0200;
const GTM_MCS0_CH4_R1: u32 = 0xF01F0204;
const GTM_MCS0_CH4_R2: u32 = 0xF01F0208;
const GTM_MCS0_CH4_R3: u32 = 0xF01F020C;
const GTM_MCS0_CH4_R4: u32 = 0xF01F0210;
const GTM_TIM0_CH2_TDUC: u32 = 0xF0101114;
const GTM_MCS0_CH4_R5: u32 = 0xF01F0214;
const GTM_MCS0_CH4_R6: u32 = 0xF01F0218;
const GTM_MCS0_CH4_R7: u32 = 0xF01F021C;
const GTM_MCS0_CH4_CTRL: u32 = 0xF01F0220;
const GTM_MCS0_CH4_ACB: u32 = 0xF01F0224;
const GTM_MCS0_CH4_MHB: u32 = 0xF01F023C;
const GTM_MCS0_CH4_PC: u32 = 0xF01F0240;
const GTM_MCS0_CH4_IRQ_NOTIFY: u32 = 0xF01F0244;
const GTM_MCS0_CH4_IRQ_EN: u32 = 0xF01F0248;
const GTM_MCS0_CH4_IRQ_FORCINT: u32 = 0xF01F024C;
const GTM_TIM0_CH2_TDUV: u32 = 0xF0101118;
const GTM_MCS0_CH4_IRQ_MODE: u32 = 0xF01F0250;
const GTM_MCS0_CH4_EIRQ_EN: u32 = 0xF01F0254;
const GTM_MCS0_CH5_R0: u32 = 0xF01F0280;
const GTM_MCS0_CH5_R1: u32 = 0xF01F0284;
const GTM_MCS0_CH5_R2: u32 = 0xF01F0288;
const GTM_MCS0_CH5_R3: u32 = 0xF01F028C;
const GTM_MCS0_CH5_R4: u32 = 0xF01F0290;
const GTM_MCS0_CH5_R5: u32 = 0xF01F0294;
const GTM_MCS0_CH5_R6: u32 = 0xF01F0298;
const GTM_MCS0_CH5_R7: u32 = 0xF01F029C;
const GTM_TIM0_CH2_FLT_RE: u32 = 0xF010111C;
const GTM_IRQ_EN: u32 = 0xF0100014;
const GTM_MCS0_CH5_CTRL: u32 = 0xF01F02A0;
const GTM_MCS0_CH5_ACB: u32 = 0xF01F02A4;
const GTM_MCS0_CH5_MHB: u32 = 0xF01F02BC;
const GTM_MCS0_CH5_PC: u32 = 0xF01F02C0;
const GTM_MCS0_CH5_IRQ_NOTIFY: u32 = 0xF01F02C4;
const GTM_MCS0_CH5_IRQ_EN: u32 = 0xF01F02C8;
const GTM_MCS0_CH5_IRQ_FORCINT: u32 = 0xF01F02CC;
const GTM_MCS0_CH5_IRQ_MODE: u32 = 0xF01F02D0;
const GTM_MCS0_CH5_EIRQ_EN: u32 = 0xF01F02D4;
const GTM_MCS0_CH6_R0: u32 = 0xF01F0300;
const GTM_TIM0_CH2_FLT_FE: u32 = 0xF0101120;
const GTM_MCS0_CH6_R1: u32 = 0xF01F0304;
const GTM_MCS0_CH6_R2: u32 = 0xF01F0308;
const GTM_MCS0_CH6_R3: u32 = 0xF01F030C;
const GTM_MCS0_CH6_R4: u32 = 0xF01F0310;
const GTM_MCS0_CH6_R5: u32 = 0xF01F0314;
const GTM_MCS0_CH6_R6: u32 = 0xF01F0318;
const GTM_MCS0_CH6_R7: u32 = 0xF01F031C;
const GTM_MCS0_CH6_CTRL: u32 = 0xF01F0320;
const GTM_MCS0_CH6_ACB: u32 = 0xF01F0324;
const GTM_MCS0_CH6_MHB: u32 = 0xF01F033C;
const GTM_TIM0_CH2_CTRL: u32 = 0xF0101124;
const GTM_MCS0_CH6_PC: u32 = 0xF01F0340;
const GTM_MCS0_CH6_IRQ_NOTIFY: u32 = 0xF01F0344;
const GTM_MCS0_CH6_IRQ_EN: u32 = 0xF01F0348;
const GTM_MCS0_CH6_IRQ_FORCINT: u32 = 0xF01F034C;
const GTM_MCS0_CH6_IRQ_MODE: u32 = 0xF01F0350;
const GTM_MCS0_CH6_EIRQ_EN: u32 = 0xF01F0354;
const GTM_MCS0_CH7_R0: u32 = 0xF01F0380;
const GTM_MCS0_CH7_R1: u32 = 0xF01F0384;
const GTM_MCS0_CH7_R2: u32 = 0xF01F0388;
const GTM_MCS0_CH7_R3: u32 = 0xF01F038C;
const GTM_TIM0_CH2_ECTRL: u32 = 0xF0101128;
const GTM_MCS0_CH7_R4: u32 = 0xF01F0390;
const GTM_MCS0_CH7_R5: u32 = 0xF01F0394;
const GTM_MCS0_CH7_R6: u32 = 0xF01F0398;
const GTM_MCS0_CH7_R7: u32 = 0xF01F039C;
const GTM_MCS0_CH7_CTRL: u32 = 0xF01F03A0;
const GTM_MCS0_CH7_ACB: u32 = 0xF01F03A4;
const GTM_MCS0_CH7_MHB: u32 = 0xF01F03BC;
const GTM_MCS0_CH7_PC: u32 = 0xF01F03C0;
const GTM_MCS0_CH7_IRQ_NOTIFY: u32 = 0xF01F03C4;
const GTM_MCS0_CH7_IRQ_EN: u32 = 0xF01F03C8;
const GTM_TIM0_CH2_IRQ_NOTIFY: u32 = 0xF010112C;
const GTM_MCS0_CH7_IRQ_FORCINT: u32 = 0xF01F03CC;
const GTM_MCS0_CH7_IRQ_MODE: u32 = 0xF01F03D0;
const GTM_MCS0_CH7_EIRQ_EN: u32 = 0xF01F03D4;
const GTM_MCS1_CH0_R0: u32 = 0xF01F1000;
const GTM_MCS1_CH0_R1: u32 = 0xF01F1004;
const GTM_MCS1_CH0_R2: u32 = 0xF01F1008;
const GTM_MCS1_CH0_R3: u32 = 0xF01F100C;
const GTM_MCS1_CH0_R4: u32 = 0xF01F1010;
const GTM_MCS1_CH0_R5: u32 = 0xF01F1014;
const GTM_MCS1_CH0_R6: u32 = 0xF01F1018;
const GTM_TIM0_CH2_IRQ_EN: u32 = 0xF0101130;
const GTM_MCS1_CH0_R7: u32 = 0xF01F101C;
const GTM_MCS1_CH0_CTRL: u32 = 0xF01F1020;
const GTM_MCS1_CH0_ACB: u32 = 0xF01F1024;
const GTM_MCS1_CH0_CTRG: u32 = 0xF01F1028;
const GTM_MCS1_CH0_STRG: u32 = 0xF01F102C;
const GTM_MCS1_CH0_MHB: u32 = 0xF01F103C;
const GTM_MCS1_CH0_PC: u32 = 0xF01F1040;
const GTM_TIM0_CH2_IRQ_FORCINT: u32 = 0xF0101134;
const GTM_MCS1_CH0_IRQ_NOTIFY: u32 = 0xF01F1044;
const GTM_MCS1_CH0_IRQ_EN: u32 = 0xF01F1048;
const GTM_MCS1_CH0_IRQ_FORCINT: u32 = 0xF01F104C;
const GTM_MCS1_CH0_IRQ_MODE: u32 = 0xF01F1050;
const GTM_MCS1_CH0_EIRQ_EN: u32 = 0xF01F1054;
const GTM_MCS1_REG_PROT: u32 = 0xF01F1060;
const GTM_MCS1_CTRL_STAT: u32 = 0xF01F1064;
const GTM_MCS1_RESET: u32 = 0xF01F1068;
const GTM_MCS1_CAT: u32 = 0xF01F106C;
const GTM_MCS1_CWT: u32 = 0xF01F1070;
const GTM_TIM0_CH2_IRQ_MODE: u32 = 0xF0101138;
const GTM_MCS1_ERR: u32 = 0xF01F107C;
const GTM_MCS1_CH1_R0: u32 = 0xF01F1080;
const GTM_MCS1_CH1_R1: u32 = 0xF01F1084;
const GTM_MCS1_CH1_R2: u32 = 0xF01F1088;
const GTM_MCS1_CH1_R3: u32 = 0xF01F108C;
const GTM_MCS1_CH1_R4: u32 = 0xF01F1090;
const GTM_MCS1_CH1_R5: u32 = 0xF01F1094;
const GTM_MCS1_CH1_R6: u32 = 0xF01F1098;
const GTM_MCS1_CH1_R7: u32 = 0xF01F109C;
const GTM_MCS1_CH1_CTRL: u32 = 0xF01F10A0;
const GTM_TIM0_CH2_EIRQ_EN: u32 = 0xF010113C;
const GTM_MCS1_CH1_ACB: u32 = 0xF01F10A4;
const GTM_MCS1_CH1_MHB: u32 = 0xF01F10BC;
const GTM_MCS1_CH1_PC: u32 = 0xF01F10C0;
const GTM_MCS1_CH1_IRQ_NOTIFY: u32 = 0xF01F10C4;
const GTM_MCS1_CH1_IRQ_EN: u32 = 0xF01F10C8;
const GTM_MCS1_CH1_IRQ_FORCINT: u32 = 0xF01F10CC;
const GTM_MCS1_CH1_IRQ_MODE: u32 = 0xF01F10D0;
const GTM_MCS1_CH1_EIRQ_EN: u32 = 0xF01F10D4;
const GTM_MCS1_CH2_R0: u32 = 0xF01F1100;
const GTM_MCS1_CH2_R1: u32 = 0xF01F1104;
const GTM_TIM0_CH3_GPR0: u32 = 0xF0101180;
const GTM_MCS1_CH2_R2: u32 = 0xF01F1108;
const GTM_MCS1_CH2_R3: u32 = 0xF01F110C;
const GTM_MCS1_CH2_R4: u32 = 0xF01F1110;
const GTM_MCS1_CH2_R5: u32 = 0xF01F1114;
const GTM_MCS1_CH2_R6: u32 = 0xF01F1118;
const GTM_MCS1_CH2_R7: u32 = 0xF01F111C;
const GTM_MCS1_CH2_CTRL: u32 = 0xF01F1120;
const GTM_MCS1_CH2_ACB: u32 = 0xF01F1124;
const GTM_MCS1_CH2_MHB: u32 = 0xF01F113C;
const GTM_MCS1_CH2_PC: u32 = 0xF01F1140;
const GTM_TIM0_CH3_GPR1: u32 = 0xF0101184;
const GTM_IRQ_FORCINT: u32 = 0xF0100018;
const GTM_MCS1_CH2_IRQ_NOTIFY: u32 = 0xF01F1144;
const GTM_MCS1_CH2_IRQ_EN: u32 = 0xF01F1148;
const GTM_MCS1_CH2_IRQ_FORCINT: u32 = 0xF01F114C;
const GTM_MCS1_CH2_IRQ_MODE: u32 = 0xF01F1150;
const GTM_MCS1_CH2_EIRQ_EN: u32 = 0xF01F1154;
const GTM_MCS1_CH3_R0: u32 = 0xF01F1180;
const GTM_MCS1_CH3_R1: u32 = 0xF01F1184;
const GTM_MCS1_CH3_R2: u32 = 0xF01F1188;
const GTM_MCS1_CH3_R3: u32 = 0xF01F118C;
const GTM_MCS1_CH3_R4: u32 = 0xF01F1190;
const GTM_TIM0_CH3_CNT: u32 = 0xF0101188;
const GTM_MCS1_CH3_R5: u32 = 0xF01F1194;
const GTM_MCS1_CH3_R6: u32 = 0xF01F1198;
const GTM_MCS1_CH3_R7: u32 = 0xF01F119C;
const GTM_MCS1_CH3_CTRL: u32 = 0xF01F11A0;
const GTM_MCS1_CH3_ACB: u32 = 0xF01F11A4;
const GTM_MCS1_CH3_MHB: u32 = 0xF01F11BC;
const GTM_MCS1_CH3_PC: u32 = 0xF01F11C0;
const GTM_MCS1_CH3_IRQ_NOTIFY: u32 = 0xF01F11C4;
const GTM_MCS1_CH3_IRQ_EN: u32 = 0xF01F11C8;
const GTM_MCS1_CH3_IRQ_FORCINT: u32 = 0xF01F11CC;
const GTM_TIM0_CH3_ECNT: u32 = 0xF010118C;
const GTM_MCS1_CH3_IRQ_MODE: u32 = 0xF01F11D0;
const GTM_MCS1_CH3_EIRQ_EN: u32 = 0xF01F11D4;
const GTM_MCS1_CH4_R0: u32 = 0xF01F1200;
const GTM_MCS1_CH4_R1: u32 = 0xF01F1204;
const GTM_MCS1_CH4_R2: u32 = 0xF01F1208;
const GTM_MCS1_CH4_R3: u32 = 0xF01F120C;
const GTM_MCS1_CH4_R4: u32 = 0xF01F1210;
const GTM_MCS1_CH4_R5: u32 = 0xF01F1214;
const GTM_MCS1_CH4_R6: u32 = 0xF01F1218;
const GTM_MCS1_CH4_R7: u32 = 0xF01F121C;
const GTM_TIM0_CH3_CNTS: u32 = 0xF0101190;
const GTM_MCS1_CH4_CTRL: u32 = 0xF01F1220;
const GTM_MCS1_CH4_ACB: u32 = 0xF01F1224;
const GTM_MCS1_CH4_MHB: u32 = 0xF01F123C;
const GTM_MCS1_CH4_PC: u32 = 0xF01F1240;
const GTM_MCS1_CH4_IRQ_NOTIFY: u32 = 0xF01F1244;
const GTM_MCS1_CH4_IRQ_EN: u32 = 0xF01F1248;
const GTM_MCS1_CH4_IRQ_FORCINT: u32 = 0xF01F124C;
const GTM_MCS1_CH4_IRQ_MODE: u32 = 0xF01F1250;
const GTM_MCS1_CH4_EIRQ_EN: u32 = 0xF01F1254;
const GTM_MCS1_CH5_R0: u32 = 0xF01F1280;
const GTM_TIM0_CH3_TDUC: u32 = 0xF0101194;
const GTM_MCS1_CH5_R1: u32 = 0xF01F1284;
const GTM_MCS1_CH5_R2: u32 = 0xF01F1288;
const GTM_MCS1_CH5_R3: u32 = 0xF01F128C;
const GTM_MCS1_CH5_R4: u32 = 0xF01F1290;
const GTM_MCS1_CH5_R5: u32 = 0xF01F1294;
const GTM_MCS1_CH5_R6: u32 = 0xF01F1298;
const GTM_MCS1_CH5_R7: u32 = 0xF01F129C;
const GTM_MCS1_CH5_CTRL: u32 = 0xF01F12A0;
const GTM_MCS1_CH5_ACB: u32 = 0xF01F12A4;
const GTM_MCS1_CH5_MHB: u32 = 0xF01F12BC;
const GTM_TIM0_CH3_TDUV: u32 = 0xF0101198;
const GTM_MCS1_CH5_PC: u32 = 0xF01F12C0;
const GTM_MCS1_CH5_IRQ_NOTIFY: u32 = 0xF01F12C4;
const GTM_MCS1_CH5_IRQ_EN: u32 = 0xF01F12C8;
const GTM_MCS1_CH5_IRQ_FORCINT: u32 = 0xF01F12CC;
const GTM_MCS1_CH5_IRQ_MODE: u32 = 0xF01F12D0;
const GTM_MCS1_CH5_EIRQ_EN: u32 = 0xF01F12D4;
const GTM_MCS1_CH6_R0: u32 = 0xF01F1300;
const GTM_MCS1_CH6_R1: u32 = 0xF01F1304;
const GTM_MCS1_CH6_R2: u32 = 0xF01F1308;
const GTM_MCS1_CH6_R3: u32 = 0xF01F130C;
const GTM_TIM0_CH3_FLT_RE: u32 = 0xF010119C;
const GTM_MCS1_CH6_R4: u32 = 0xF01F1310;
const GTM_MCS1_CH6_R5: u32 = 0xF01F1314;
const GTM_MCS1_CH6_R6: u32 = 0xF01F1318;
const GTM_MCS1_CH6_R7: u32 = 0xF01F131C;
const GTM_MCS1_CH6_CTRL: u32 = 0xF01F1320;
const GTM_MCS1_CH6_ACB: u32 = 0xF01F1324;
const GTM_MCS1_CH6_MHB: u32 = 0xF01F133C;
const GTM_MCS1_CH6_PC: u32 = 0xF01F1340;
const GTM_MCS1_CH6_IRQ_NOTIFY: u32 = 0xF01F1344;
const GTM_MCS1_CH6_IRQ_EN: u32 = 0xF01F1348;
const GTM_TIM0_CH3_FLT_FE: u32 = 0xF01011A0;
const GTM_MCS1_CH6_IRQ_FORCINT: u32 = 0xF01F134C;
const GTM_MCS1_CH6_IRQ_MODE: u32 = 0xF01F1350;
const GTM_MCS1_CH6_EIRQ_EN: u32 = 0xF01F1354;
const GTM_MCS1_CH7_R0: u32 = 0xF01F1380;
const GTM_MCS1_CH7_R1: u32 = 0xF01F1384;
const GTM_MCS1_CH7_R2: u32 = 0xF01F1388;
const GTM_MCS1_CH7_R3: u32 = 0xF01F138C;
const GTM_MCS1_CH7_R4: u32 = 0xF01F1390;
const GTM_MCS1_CH7_R5: u32 = 0xF01F1394;
const GTM_MCS1_CH7_R6: u32 = 0xF01F1398;
const GTM_TIM0_CH3_CTRL: u32 = 0xF01011A4;
const GTM_MCS1_CH7_R7: u32 = 0xF01F139C;
const GTM_MCS1_CH7_CTRL: u32 = 0xF01F13A0;
const GTM_MCS1_CH7_ACB: u32 = 0xF01F13A4;
const GTM_MCS1_CH7_MHB: u32 = 0xF01F13BC;
const GTM_MCS1_CH7_PC: u32 = 0xF01F13C0;
const GTM_MCS1_CH7_IRQ_NOTIFY: u32 = 0xF01F13C4;
const GTM_MCS1_CH7_IRQ_EN: u32 = 0xF01F13C8;
const GTM_MCS1_CH7_IRQ_FORCINT: u32 = 0xF01F13CC;
const GTM_MCS1_CH7_IRQ_MODE: u32 = 0xF01F13D0;
const GTM_MCS1_CH7_EIRQ_EN: u32 = 0xF01F13D4;
const GTM_TIM0_CH3_ECTRL: u32 = 0xF01011A8;
const GTM_MCS2_CH0_R0: u32 = 0xF01F2000;
const GTM_MCS2_CH0_R1: u32 = 0xF01F2004;
const GTM_MCS2_CH0_R2: u32 = 0xF01F2008;
const GTM_MCS2_CH0_R3: u32 = 0xF01F200C;
const GTM_MCS2_CH0_R4: u32 = 0xF01F2010;
const GTM_MCS2_CH0_R5: u32 = 0xF01F2014;
const GTM_MCS2_CH0_R6: u32 = 0xF01F2018;
const GTM_MCS2_CH0_R7: u32 = 0xF01F201C;
const GTM_MCS2_CH0_CTRL: u32 = 0xF01F2020;
const GTM_MCS2_CH0_ACB: u32 = 0xF01F2024;
const GTM_TIM0_CH3_IRQ_NOTIFY: u32 = 0xF01011AC;
const GTM_IRQ_MODE: u32 = 0xF010001C;
const GTM_MCS2_CH0_CTRG: u32 = 0xF01F2028;
const GTM_MCS2_CH0_STRG: u32 = 0xF01F202C;
const GTM_MCS2_CH0_MHB: u32 = 0xF01F203C;
const GTM_MCS2_CH0_PC: u32 = 0xF01F2040;
const GTM_MCS2_CH0_IRQ_NOTIFY: u32 = 0xF01F2044;
const GTM_MCS2_CH0_IRQ_EN: u32 = 0xF01F2048;
const GTM_MCS2_CH0_IRQ_FORCINT: u32 = 0xF01F204C;
const GTM_MCS2_CH0_IRQ_MODE: u32 = 0xF01F2050;
const GTM_TIM0_CH3_IRQ_EN: u32 = 0xF01011B0;
const GTM_MCS2_CH0_EIRQ_EN: u32 = 0xF01F2054;
const GTM_MCS2_REG_PROT: u32 = 0xF01F2060;
const GTM_MCS2_CTRL_STAT: u32 = 0xF01F2064;
const GTM_MCS2_RESET: u32 = 0xF01F2068;
const GTM_MCS2_CAT: u32 = 0xF01F206C;
const GTM_MCS2_CWT: u32 = 0xF01F2070;
const GTM_MCS2_ERR: u32 = 0xF01F207C;
const GTM_MCS2_CH1_R0: u32 = 0xF01F2080;
const GTM_MCS2_CH1_R1: u32 = 0xF01F2084;
const GTM_MCS2_CH1_R2: u32 = 0xF01F2088;
const GTM_TIM0_CH3_IRQ_FORCINT: u32 = 0xF01011B4;
const GTM_MCS2_CH1_R3: u32 = 0xF01F208C;
const GTM_MCS2_CH1_R4: u32 = 0xF01F2090;
const GTM_MCS2_CH1_R5: u32 = 0xF01F2094;
const GTM_MCS2_CH1_R6: u32 = 0xF01F2098;
const GTM_MCS2_CH1_R7: u32 = 0xF01F209C;
const GTM_MCS2_CH1_CTRL: u32 = 0xF01F20A0;
const GTM_MCS2_CH1_ACB: u32 = 0xF01F20A4;
const GTM_MCS2_CH1_MHB: u32 = 0xF01F20BC;
const GTM_MCS2_CH1_PC: u32 = 0xF01F20C0;
const GTM_MCS2_CH1_IRQ_NOTIFY: u32 = 0xF01F20C4;
const GTM_TIM0_CH3_IRQ_MODE: u32 = 0xF01011B8;
const GTM_MCS2_CH1_IRQ_EN: u32 = 0xF01F20C8;
const GTM_MCS2_CH1_IRQ_FORCINT: u32 = 0xF01F20CC;
const GTM_MCS2_CH1_IRQ_MODE: u32 = 0xF01F20D0;
const GTM_MCS2_CH1_EIRQ_EN: u32 = 0xF01F20D4;
const GTM_MCS2_CH2_R0: u32 = 0xF01F2100;
const GTM_MCS2_CH2_R1: u32 = 0xF01F2104;
const GTM_MCS2_CH2_R2: u32 = 0xF01F2108;
const GTM_MCS2_CH2_R3: u32 = 0xF01F210C;
const GTM_MCS2_CH2_R4: u32 = 0xF01F2110;
const GTM_MCS2_CH2_R5: u32 = 0xF01F2114;
const GTM_TIM0_CH3_EIRQ_EN: u32 = 0xF01011BC;
const GTM_MCS2_CH2_R6: u32 = 0xF01F2118;
const GTM_MCS2_CH2_R7: u32 = 0xF01F211C;
const GTM_MCS2_CH2_CTRL: u32 = 0xF01F2120;
const GTM_MCS2_CH2_ACB: u32 = 0xF01F2124;
const GTM_MCS2_CH2_MHB: u32 = 0xF01F213C;
const GTM_MCS2_CH2_PC: u32 = 0xF01F2140;
const GTM_MCS2_CH2_IRQ_NOTIFY: u32 = 0xF01F2144;
const GTM_MCS2_CH2_IRQ_EN: u32 = 0xF01F2148;
const GTM_MCS2_CH2_IRQ_FORCINT: u32 = 0xF01F214C;
const GTM_MCS2_CH2_IRQ_MODE: u32 = 0xF01F2150;
const GTM_TIM0_CH4_GPR0: u32 = 0xF0101200;
const GTM_MCS2_CH2_EIRQ_EN: u32 = 0xF01F2154;
const GTM_MCS2_CH3_R0: u32 = 0xF01F2180;
const GTM_MCS2_CH3_R1: u32 = 0xF01F2184;
const GTM_MCS2_CH3_R2: u32 = 0xF01F2188;
const GTM_MCS2_CH3_R3: u32 = 0xF01F218C;
const GTM_MCS2_CH3_R4: u32 = 0xF01F2190;
const GTM_MCS2_CH3_R5: u32 = 0xF01F2194;
const GTM_MCS2_CH3_R6: u32 = 0xF01F2198;
const GTM_MCS2_CH3_R7: u32 = 0xF01F219C;
const GTM_MCS2_CH3_CTRL: u32 = 0xF01F21A0;
const GTM_TIM0_CH4_GPR1: u32 = 0xF0101204;
const GTM_MCS2_CH3_ACB: u32 = 0xF01F21A4;
const GTM_MCS2_CH3_MHB: u32 = 0xF01F21BC;
const GTM_MCS2_CH3_PC: u32 = 0xF01F21C0;
const GTM_MCS2_CH3_IRQ_NOTIFY: u32 = 0xF01F21C4;
const GTM_MCS2_CH3_IRQ_EN: u32 = 0xF01F21C8;
const GTM_MCS2_CH3_IRQ_FORCINT: u32 = 0xF01F21CC;
const GTM_MCS2_CH3_IRQ_MODE: u32 = 0xF01F21D0;
const GTM_MCS2_CH3_EIRQ_EN: u32 = 0xF01F21D4;
const GTM_MCS2_CH4_R0: u32 = 0xF01F2200;
const GTM_MCS2_CH4_R1: u32 = 0xF01F2204;
const GTM_TIM0_CH4_CNT: u32 = 0xF0101208;
const GTM_MCS2_CH4_R2: u32 = 0xF01F2208;
const GTM_MCS2_CH4_R3: u32 = 0xF01F220C;
const GTM_MCS2_CH4_R4: u32 = 0xF01F2210;
const GTM_MCS2_CH4_R5: u32 = 0xF01F2214;
const GTM_MCS2_CH4_R6: u32 = 0xF01F2218;
const GTM_MCS2_CH4_R7: u32 = 0xF01F221C;
const GTM_MCS2_CH4_CTRL: u32 = 0xF01F2220;
const GTM_MCS2_CH4_ACB: u32 = 0xF01F2224;
const GTM_MCS2_CH4_MHB: u32 = 0xF01F223C;
const GTM_MCS2_CH4_PC: u32 = 0xF01F2240;
const GTM_TIM0_CH4_ECNT: u32 = 0xF010120C;
const GTM_MCS2_CH4_IRQ_NOTIFY: u32 = 0xF01F2244;
const GTM_MCS2_CH4_IRQ_EN: u32 = 0xF01F2248;
const GTM_MCS2_CH4_IRQ_FORCINT: u32 = 0xF01F224C;
const GTM_MCS2_CH4_IRQ_MODE: u32 = 0xF01F2250;
const GTM_MCS2_CH4_EIRQ_EN: u32 = 0xF01F2254;
const GTM_MCS2_CH5_R0: u32 = 0xF01F2280;
const GTM_MCS2_CH5_R1: u32 = 0xF01F2284;
const GTM_MCS2_CH5_R2: u32 = 0xF01F2288;
const GTM_MCS2_CH5_R3: u32 = 0xF01F228C;
const GTM_MCS2_CH5_R4: u32 = 0xF01F2290;
const GTM_TIM0_CH4_CNTS: u32 = 0xF0101210;
const GTM_MCS2_CH5_R5: u32 = 0xF01F2294;
const GTM_MCS2_CH5_R6: u32 = 0xF01F2298;
const GTM_MCS2_CH5_R7: u32 = 0xF01F229C;
const GTM_MCS2_CH5_CTRL: u32 = 0xF01F22A0;
const GTM_MCS2_CH5_ACB: u32 = 0xF01F22A4;
const GTM_MCS2_CH5_MHB: u32 = 0xF01F22BC;
const GTM_MCS2_CH5_PC: u32 = 0xF01F22C0;
const GTM_MCS2_CH5_IRQ_NOTIFY: u32 = 0xF01F22C4;
const GTM_MCS2_CH5_IRQ_EN: u32 = 0xF01F22C8;
const GTM_MCS2_CH5_IRQ_FORCINT: u32 = 0xF01F22CC;
const GTM_TIM0_CH4_TDUC: u32 = 0xF0101214;
const GTM_EIRQ_EN: u32 = 0xF0100020;
const GTM_MCS2_CH5_IRQ_MODE: u32 = 0xF01F22D0;
const GTM_MCS2_CH5_EIRQ_EN: u32 = 0xF01F22D4;
const GTM_MCS2_CH6_R0: u32 = 0xF01F2300;
const GTM_MCS2_CH6_R1: u32 = 0xF01F2304;
const GTM_MCS2_CH6_R2: u32 = 0xF01F2308;
const GTM_MCS2_CH6_R3: u32 = 0xF01F230C;
const GTM_MCS2_CH6_R4: u32 = 0xF01F2310;
const GTM_MCS2_CH6_R5: u32 = 0xF01F2314;
const GTM_MCS2_CH6_R6: u32 = 0xF01F2318;
const GTM_MCS2_CH6_R7: u32 = 0xF01F231C;
const GTM_TIM0_CH4_TDUV: u32 = 0xF0101218;
const GTM_MCS2_CH6_CTRL: u32 = 0xF01F2320;
const GTM_MCS2_CH6_ACB: u32 = 0xF01F2324;
const GTM_MCS2_CH6_MHB: u32 = 0xF01F233C;
const GTM_MCS2_CH6_PC: u32 = 0xF01F2340;
const GTM_MCS2_CH6_IRQ_NOTIFY: u32 = 0xF01F2344;
const GTM_MCS2_CH6_IRQ_EN: u32 = 0xF01F2348;
const GTM_MCS2_CH6_IRQ_FORCINT: u32 = 0xF01F234C;
const GTM_MCS2_CH6_IRQ_MODE: u32 = 0xF01F2350;
const GTM_MCS2_CH6_EIRQ_EN: u32 = 0xF01F2354;
const GTM_MCS2_CH7_R0: u32 = 0xF01F2380;
const GTM_TIM0_CH4_FLT_RE: u32 = 0xF010121C;
const GTM_MCS2_CH7_R1: u32 = 0xF01F2384;
const GTM_MCS2_CH7_R2: u32 = 0xF01F2388;
const GTM_MCS2_CH7_R3: u32 = 0xF01F238C;
const GTM_MCS2_CH7_R4: u32 = 0xF01F2390;
const GTM_MCS2_CH7_R5: u32 = 0xF01F2394;
const GTM_MCS2_CH7_R6: u32 = 0xF01F2398;
const GTM_MCS2_CH7_R7: u32 = 0xF01F239C;
const GTM_MCS2_CH7_CTRL: u32 = 0xF01F23A0;
const GTM_MCS2_CH7_ACB: u32 = 0xF01F23A4;
const GTM_MCS2_CH7_MHB: u32 = 0xF01F23BC;
const GTM_TIM0_CH4_FLT_FE: u32 = 0xF0101220;
const GTM_MCS2_CH7_PC: u32 = 0xF01F23C0;
const GTM_MCS2_CH7_IRQ_NOTIFY: u32 = 0xF01F23C4;
const GTM_MCS2_CH7_IRQ_EN: u32 = 0xF01F23C8;
const GTM_MCS2_CH7_IRQ_FORCINT: u32 = 0xF01F23CC;
const GTM_MCS2_CH7_IRQ_MODE: u32 = 0xF01F23D0;
const GTM_MCS2_CH7_EIRQ_EN: u32 = 0xF01F23D4;
const GTM_MCS3_CH0_R0: u32 = 0xF01F3000;
const GTM_MCS3_CH0_R1: u32 = 0xF01F3004;
const GTM_MCS3_CH0_R2: u32 = 0xF01F3008;
const GTM_MCS3_CH0_R3: u32 = 0xF01F300C;
const GTM_TIM0_CH4_CTRL: u32 = 0xF0101224;
const GTM_MCS3_CH0_R4: u32 = 0xF01F3010;
const GTM_MCS3_CH0_R5: u32 = 0xF01F3014;
const GTM_MCS3_CH0_R6: u32 = 0xF01F3018;
const GTM_MCS3_CH0_R7: u32 = 0xF01F301C;
const GTM_MCS3_CH0_CTRL: u32 = 0xF01F3020;
const GTM_MCS3_CH0_ACB: u32 = 0xF01F3024;
const GTM_MCS3_CH0_CTRG: u32 = 0xF01F3028;
const GTM_MCS3_CH0_STRG: u32 = 0xF01F302C;
const GTM_TIM0_CH4_ECTRL: u32 = 0xF0101228;
const GTM_MCS3_CH0_MHB: u32 = 0xF01F303C;
const GTM_MCS3_CH0_PC: u32 = 0xF01F3040;
const GTM_MCS3_CH0_IRQ_NOTIFY: u32 = 0xF01F3044;
const GTM_MCS3_CH0_IRQ_EN: u32 = 0xF01F3048;
const GTM_MCS3_CH0_IRQ_FORCINT: u32 = 0xF01F304C;
const GTM_MCS3_CH0_IRQ_MODE: u32 = 0xF01F3050;
const GTM_MCS3_CH0_EIRQ_EN: u32 = 0xF01F3054;
const GTM_MCS3_REG_PROT: u32 = 0xF01F3060;
const GTM_MCS3_CTRL_STAT: u32 = 0xF01F3064;
const GTM_TIM0_CH4_IRQ_NOTIFY: u32 = 0xF010122C;
const GTM_MCS3_RESET: u32 = 0xF01F3068;
const GTM_MCS3_CAT: u32 = 0xF01F306C;
const GTM_MCS3_CWT: u32 = 0xF01F3070;
const GTM_MCS3_ERR: u32 = 0xF01F307C;
const GTM_MCS3_CH1_R0: u32 = 0xF01F3080;
const GTM_MCS3_CH1_R1: u32 = 0xF01F3084;
const GTM_MCS3_CH1_R2: u32 = 0xF01F3088;
const GTM_MCS3_CH1_R3: u32 = 0xF01F308C;
const GTM_MCS3_CH1_R4: u32 = 0xF01F3090;
const GTM_MCS3_CH1_R5: u32 = 0xF01F3094;
const GTM_TIM0_CH4_IRQ_EN: u32 = 0xF0101230;
const GTM_MCS3_CH1_R6: u32 = 0xF01F3098;
const GTM_MCS3_CH1_R7: u32 = 0xF01F309C;
const GTM_MCS3_CH1_CTRL: u32 = 0xF01F30A0;
const GTM_MCS3_CH1_ACB: u32 = 0xF01F30A4;
const GTM_MCS3_CH1_MHB: u32 = 0xF01F30BC;
const GTM_MCS3_CH1_PC: u32 = 0xF01F30C0;
const GTM_MCS3_CH1_IRQ_NOTIFY: u32 = 0xF01F30C4;
const GTM_MCS3_CH1_IRQ_EN: u32 = 0xF01F30C8;
const GTM_MCS3_CH1_IRQ_FORCINT: u32 = 0xF01F30CC;
const GTM_MCS3_CH1_IRQ_MODE: u32 = 0xF01F30D0;
const GTM_TIM0_CH4_IRQ_FORCINT: u32 = 0xF0101234;
const GTM_MCS3_CH1_EIRQ_EN: u32 = 0xF01F30D4;
const GTM_MCS3_CH2_R0: u32 = 0xF01F3100;
const GTM_MCS3_CH2_R1: u32 = 0xF01F3104;
const GTM_MCS3_CH2_R2: u32 = 0xF01F3108;
const GTM_MCS3_CH2_R3: u32 = 0xF01F310C;
const GTM_MCS3_CH2_R4: u32 = 0xF01F3110;
const GTM_MCS3_CH2_R5: u32 = 0xF01F3114;
const GTM_MCS3_CH2_R6: u32 = 0xF01F3118;
const GTM_MCS3_CH2_R7: u32 = 0xF01F311C;
const GTM_MCS3_CH2_CTRL: u32 = 0xF01F3120;
const GTM_TIM0_CH4_IRQ_MODE: u32 = 0xF0101238;
const GTM_MCS3_CH2_ACB: u32 = 0xF01F3124;
const GTM_MCS3_CH2_MHB: u32 = 0xF01F313C;
const GTM_MCS3_CH2_PC: u32 = 0xF01F3140;
const GTM_MCS3_CH2_IRQ_NOTIFY: u32 = 0xF01F3144;
const GTM_MCS3_CH2_IRQ_EN: u32 = 0xF01F3148;
const GTM_MCS3_CH2_IRQ_FORCINT: u32 = 0xF01F314C;
const GTM_MCS3_CH2_IRQ_MODE: u32 = 0xF01F3150;
const GTM_MCS3_CH2_EIRQ_EN: u32 = 0xF01F3154;
const GTM_MCS3_CH3_R0: u32 = 0xF01F3180;
const GTM_MCS3_CH3_R1: u32 = 0xF01F3184;
const GTM_TIM0_CH4_EIRQ_EN: u32 = 0xF010123C;
const GTM_HW_CONF: u32 = 0xF0100024;
const GTM_MCS3_CH3_R2: u32 = 0xF01F3188;
const GTM_MCS3_CH3_R3: u32 = 0xF01F318C;
const GTM_MCS3_CH3_R4: u32 = 0xF01F3190;
const GTM_MCS3_CH3_R5: u32 = 0xF01F3194;
const GTM_MCS3_CH3_R6: u32 = 0xF01F3198;
const GTM_MCS3_CH3_R7: u32 = 0xF01F319C;
const GTM_MCS3_CH3_CTRL: u32 = 0xF01F31A0;
const GTM_MCS3_CH3_ACB: u32 = 0xF01F31A4;
const GTM_MCS3_CH3_MHB: u32 = 0xF01F31BC;
const GTM_MCS3_CH3_PC: u32 = 0xF01F31C0;
const GTM_TIM0_CH5_GPR0: u32 = 0xF0101280;
const GTM_MCS3_CH3_IRQ_NOTIFY: u32 = 0xF01F31C4;
const GTM_MCS3_CH3_IRQ_EN: u32 = 0xF01F31C8;
const GTM_MCS3_CH3_IRQ_FORCINT: u32 = 0xF01F31CC;
const GTM_MCS3_CH3_IRQ_MODE: u32 = 0xF01F31D0;
const GTM_MCS3_CH3_EIRQ_EN: u32 = 0xF01F31D4;
const GTM_MCS3_CH4_R0: u32 = 0xF01F3200;
const GTM_MCS3_CH4_R1: u32 = 0xF01F3204;
const GTM_MCS3_CH4_R2: u32 = 0xF01F3208;
const GTM_MCS3_CH4_R3: u32 = 0xF01F320C;
const GTM_MCS3_CH4_R4: u32 = 0xF01F3210;
const GTM_TIM0_CH5_GPR1: u32 = 0xF0101284;
const GTM_MCS3_CH4_R5: u32 = 0xF01F3214;
const GTM_MCS3_CH4_R6: u32 = 0xF01F3218;
const GTM_MCS3_CH4_R7: u32 = 0xF01F321C;
const GTM_MCS3_CH4_CTRL: u32 = 0xF01F3220;
const GTM_MCS3_CH4_ACB: u32 = 0xF01F3224;
const GTM_MCS3_CH4_MHB: u32 = 0xF01F323C;
const GTM_MCS3_CH4_PC: u32 = 0xF01F3240;
const GTM_MCS3_CH4_IRQ_NOTIFY: u32 = 0xF01F3244;
const GTM_MCS3_CH4_IRQ_EN: u32 = 0xF01F3248;
const GTM_MCS3_CH4_IRQ_FORCINT: u32 = 0xF01F324C;
const GTM_TIM0_CH5_CNT: u32 = 0xF0101288;
const GTM_MCS3_CH4_IRQ_MODE: u32 = 0xF01F3250;
const GTM_MCS3_CH4_EIRQ_EN: u32 = 0xF01F3254;
const GTM_MCS3_CH5_R0: u32 = 0xF01F3280;
const GTM_MCS3_CH5_R1: u32 = 0xF01F3284;
const GTM_MCS3_CH5_R2: u32 = 0xF01F3288;
const GTM_MCS3_CH5_R3: u32 = 0xF01F328C;
const GTM_MCS3_CH5_R4: u32 = 0xF01F3290;
const GTM_MCS3_CH5_R5: u32 = 0xF01F3294;
const GTM_MCS3_CH5_R6: u32 = 0xF01F3298;
const GTM_MCS3_CH5_R7: u32 = 0xF01F329C;
const GTM_TIM0_CH5_ECNT: u32 = 0xF010128C;
const GTM_MCS3_CH5_CTRL: u32 = 0xF01F32A0;
const GTM_MCS3_CH5_ACB: u32 = 0xF01F32A4;
const GTM_MCS3_CH5_MHB: u32 = 0xF01F32BC;
const GTM_MCS3_CH5_PC: u32 = 0xF01F32C0;
const GTM_MCS3_CH5_IRQ_NOTIFY: u32 = 0xF01F32C4;
const GTM_MCS3_CH5_IRQ_EN: u32 = 0xF01F32C8;
const GTM_MCS3_CH5_IRQ_FORCINT: u32 = 0xF01F32CC;
const GTM_MCS3_CH5_IRQ_MODE: u32 = 0xF01F32D0;
const GTM_MCS3_CH5_EIRQ_EN: u32 = 0xF01F32D4;
const GTM_MCS3_CH6_R0: u32 = 0xF01F3300;
const GTM_TIM0_CH5_CNTS: u32 = 0xF0101290;
const GTM_MCS3_CH6_R1: u32 = 0xF01F3304;
const GTM_MCS3_CH6_R2: u32 = 0xF01F3308;
const GTM_MCS3_CH6_R3: u32 = 0xF01F330C;
const GTM_MCS3_CH6_R4: u32 = 0xF01F3310;
const GTM_MCS3_CH6_R5: u32 = 0xF01F3314;
const GTM_MCS3_CH6_R6: u32 = 0xF01F3318;
const GTM_MCS3_CH6_R7: u32 = 0xF01F331C;
const GTM_MCS3_CH6_CTRL: u32 = 0xF01F3320;
const GTM_MCS3_CH6_ACB: u32 = 0xF01F3324;
const GTM_MCS3_CH6_MHB: u32 = 0xF01F333C;
const GTM_TIM0_CH5_TDUC: u32 = 0xF0101294;
const GTM_MCS3_CH6_PC: u32 = 0xF01F3340;
const GTM_MCS3_CH6_IRQ_NOTIFY: u32 = 0xF01F3344;
const GTM_MCS3_CH6_IRQ_EN: u32 = 0xF01F3348;
const GTM_MCS3_CH6_IRQ_FORCINT: u32 = 0xF01F334C;
const GTM_MCS3_CH6_IRQ_MODE: u32 = 0xF01F3350;
const GTM_MCS3_CH6_EIRQ_EN: u32 = 0xF01F3354;
const GTM_MCS3_CH7_R0: u32 = 0xF01F3380;
const GTM_MCS3_CH7_R1: u32 = 0xF01F3384;
const GTM_MCS3_CH7_R2: u32 = 0xF01F3388;
const GTM_MCS3_CH7_R3: u32 = 0xF01F338C;
const GTM_TIM0_CH5_TDUV: u32 = 0xF0101298;
const GTM_MCS3_CH7_R4: u32 = 0xF01F3390;
const GTM_MCS3_CH7_R5: u32 = 0xF01F3394;
const GTM_MCS3_CH7_R6: u32 = 0xF01F3398;
const GTM_MCS3_CH7_R7: u32 = 0xF01F339C;
const GTM_MCS3_CH7_CTRL: u32 = 0xF01F33A0;
const GTM_MCS3_CH7_ACB: u32 = 0xF01F33A4;
const GTM_MCS3_CH7_MHB: u32 = 0xF01F33BC;
const GTM_MCS3_CH7_PC: u32 = 0xF01F33C0;
const GTM_MCS3_CH7_IRQ_NOTIFY: u32 = 0xF01F33C4;
const GTM_MCS3_CH7_IRQ_EN: u32 = 0xF01F33C8;
const GTM_TIM0_CH5_FLT_RE: u32 = 0xF010129C;
const GTM_MCS3_CH7_IRQ_FORCINT: u32 = 0xF01F33CC;
const GTM_MCS3_CH7_IRQ_MODE: u32 = 0xF01F33D0;
const GTM_MCS3_CH7_EIRQ_EN: u32 = 0xF01F33D4;
const GTM_MCS4_CH0_R0: u32 = 0xF01F4000;
const GTM_MCS4_CH0_R1: u32 = 0xF01F4004;
const GTM_MCS4_CH0_R2: u32 = 0xF01F4008;
const GTM_MCS4_CH0_R3: u32 = 0xF01F400C;
const GTM_MCS4_CH0_R4: u32 = 0xF01F4010;
const GTM_MCS4_CH0_R5: u32 = 0xF01F4014;
const GTM_MCS4_CH0_R6: u32 = 0xF01F4018;
const GTM_TIM0_CH5_FLT_FE: u32 = 0xF01012A0;
const GTM_MCS4_CH0_R7: u32 = 0xF01F401C;
const GTM_MCS4_CH0_CTRL: u32 = 0xF01F4020;
const GTM_MCS4_CH0_ACB: u32 = 0xF01F4024;
const GTM_MCS4_CH0_CTRG: u32 = 0xF01F4028;
const GTM_MCS4_CH0_STRG: u32 = 0xF01F402C;
const GTM_MCS4_CH0_MHB: u32 = 0xF01F403C;
const GTM_MCS4_CH0_PC: u32 = 0xF01F4040;
const GTM_TIM0_CH5_CTRL: u32 = 0xF01012A4;
const GTM_CFG: u32 = 0xF0100028;
const GTM_MCS4_CH0_IRQ_NOTIFY: u32 = 0xF01F4044;
const GTM_MCS4_CH0_IRQ_EN: u32 = 0xF01F4048;
const GTM_MCS4_CH0_IRQ_FORCINT: u32 = 0xF01F404C;
const GTM_MCS4_CH0_IRQ_MODE: u32 = 0xF01F4050;
const GTM_MCS4_CH0_EIRQ_EN: u32 = 0xF01F4054;
const GTM_MCS4_REG_PROT: u32 = 0xF01F4060;
const GTM_MCS4_CTRL_STAT: u32 = 0xF01F4064;
const GTM_MCS4_RESET: u32 = 0xF01F4068;
const GTM_MCS4_CAT: u32 = 0xF01F406C;
const GTM_MCS4_CWT: u32 = 0xF01F4070;
const GTM_TIM0_CH5_ECTRL: u32 = 0xF01012A8;
const GTM_MCS4_ERR: u32 = 0xF01F407C;
const GTM_MCS4_CH1_R0: u32 = 0xF01F4080;
const GTM_MCS4_CH1_R1: u32 = 0xF01F4084;
const GTM_MCS4_CH1_R2: u32 = 0xF01F4088;
const GTM_MCS4_CH1_R3: u32 = 0xF01F408C;
const GTM_MCS4_CH1_R4: u32 = 0xF01F4090;
const GTM_MCS4_CH1_R5: u32 = 0xF01F4094;
const GTM_MCS4_CH1_R6: u32 = 0xF01F4098;
const GTM_MCS4_CH1_R7: u32 = 0xF01F409C;
const GTM_MCS4_CH1_CTRL: u32 = 0xF01F40A0;
const GTM_TIM0_CH5_IRQ_NOTIFY: u32 = 0xF01012AC;
const GTM_MCS4_CH1_ACB: u32 = 0xF01F40A4;
const GTM_MCS4_CH1_MHB: u32 = 0xF01F40BC;
const GTM_MCS4_CH1_PC: u32 = 0xF01F40C0;
const GTM_MCS4_CH1_IRQ_NOTIFY: u32 = 0xF01F40C4;
const GTM_MCS4_CH1_IRQ_EN: u32 = 0xF01F40C8;
const GTM_MCS4_CH1_IRQ_FORCINT: u32 = 0xF01F40CC;
const GTM_MCS4_CH1_IRQ_MODE: u32 = 0xF01F40D0;
const GTM_MCS4_CH1_EIRQ_EN: u32 = 0xF01F40D4;
const GTM_MCS4_CH2_R0: u32 = 0xF01F4100;
const GTM_MCS4_CH2_R1: u32 = 0xF01F4104;
const GTM_TIM0_CH5_IRQ_EN: u32 = 0xF01012B0;
const GTM_MCS4_CH2_R2: u32 = 0xF01F4108;
const GTM_MCS4_CH2_R3: u32 = 0xF01F410C;
const GTM_MCS4_CH2_R4: u32 = 0xF01F4110;
const GTM_MCS4_CH2_R5: u32 = 0xF01F4114;
const GTM_MCS4_CH2_R6: u32 = 0xF01F4118;
const GTM_MCS4_CH2_R7: u32 = 0xF01F411C;
const GTM_MCS4_CH2_CTRL: u32 = 0xF01F4120;
const GTM_MCS4_CH2_ACB: u32 = 0xF01F4124;
const GTM_MCS4_CH2_MHB: u32 = 0xF01F413C;
const GTM_MCS4_CH2_PC: u32 = 0xF01F4140;
const GTM_TIM0_CH5_IRQ_FORCINT: u32 = 0xF01012B4;
const GTM_MCS4_CH2_IRQ_NOTIFY: u32 = 0xF01F4144;
const GTM_MCS4_CH2_IRQ_EN: u32 = 0xF01F4148;
const GTM_MCS4_CH2_IRQ_FORCINT: u32 = 0xF01F414C;
const GTM_MCS4_CH2_IRQ_MODE: u32 = 0xF01F4150;
const GTM_MCS4_CH2_EIRQ_EN: u32 = 0xF01F4154;
const GTM_MCS4_CH3_R0: u32 = 0xF01F4180;
const GTM_MCS4_CH3_R1: u32 = 0xF01F4184;
const GTM_MCS4_CH3_R2: u32 = 0xF01F4188;
const GTM_MCS4_CH3_R3: u32 = 0xF01F418C;
const GTM_MCS4_CH3_R4: u32 = 0xF01F4190;
const GTM_TIM0_CH5_IRQ_MODE: u32 = 0xF01012B8;
const GTM_MCS4_CH3_R5: u32 = 0xF01F4194;
const GTM_MCS4_CH3_R6: u32 = 0xF01F4198;
const GTM_MCS4_CH3_R7: u32 = 0xF01F419C;
const GTM_MCS4_CH3_CTRL: u32 = 0xF01F41A0;
const GTM_MCS4_CH3_ACB: u32 = 0xF01F41A4;
const GTM_MCS4_CH3_MHB: u32 = 0xF01F41BC;
const GTM_MCS4_CH3_PC: u32 = 0xF01F41C0;
const GTM_MCS4_CH3_IRQ_NOTIFY: u32 = 0xF01F41C4;
const GTM_MCS4_CH3_IRQ_EN: u32 = 0xF01F41C8;
const GTM_MCS4_CH3_IRQ_FORCINT: u32 = 0xF01F41CC;
const GTM_TIM0_CH5_EIRQ_EN: u32 = 0xF01012BC;
const GTM_MCS4_CH3_IRQ_MODE: u32 = 0xF01F41D0;
const GTM_MCS4_CH3_EIRQ_EN: u32 = 0xF01F41D4;
const GTM_MCS4_CH4_R0: u32 = 0xF01F4200;
const GTM_MCS4_CH4_R1: u32 = 0xF01F4204;
const GTM_MCS4_CH4_R2: u32 = 0xF01F4208;
const GTM_MCS4_CH4_R3: u32 = 0xF01F420C;
const GTM_MCS4_CH4_R4: u32 = 0xF01F4210;
const GTM_MCS4_CH4_R5: u32 = 0xF01F4214;
const GTM_MCS4_CH4_R6: u32 = 0xF01F4218;
const GTM_MCS4_CH4_R7: u32 = 0xF01F421C;
const GTM_TIM0_CH6_GPR0: u32 = 0xF0101300;
const GTM_MCS4_CH4_CTRL: u32 = 0xF01F4220;
const GTM_MCS4_CH4_ACB: u32 = 0xF01F4224;
const GTM_MCS4_CH4_MHB: u32 = 0xF01F423C;
const GTM_MCS4_CH4_PC: u32 = 0xF01F4240;
const GTM_MCS4_CH4_IRQ_NOTIFY: u32 = 0xF01F4244;
const GTM_MCS4_CH4_IRQ_EN: u32 = 0xF01F4248;
const GTM_MCS4_CH4_IRQ_FORCINT: u32 = 0xF01F424C;
const GTM_MCS4_CH4_IRQ_MODE: u32 = 0xF01F4250;
const GTM_MCS4_CH4_EIRQ_EN: u32 = 0xF01F4254;
const GTM_MCS4_CH5_R0: u32 = 0xF01F4280;
const GTM_TIM0_CH6_GPR1: u32 = 0xF0101304;
const GTM_MCS4_CH5_R1: u32 = 0xF01F4284;
const GTM_MCS4_CH5_R2: u32 = 0xF01F4288;
const GTM_MCS4_CH5_R3: u32 = 0xF01F428C;
const GTM_MCS4_CH5_R4: u32 = 0xF01F4290;
const GTM_MCS4_CH5_R5: u32 = 0xF01F4294;
const GTM_MCS4_CH5_R6: u32 = 0xF01F4298;
const GTM_MCS4_CH5_R7: u32 = 0xF01F429C;
const GTM_MCS4_CH5_CTRL: u32 = 0xF01F42A0;
const GTM_MCS4_CH5_ACB: u32 = 0xF01F42A4;
const GTM_MCS4_CH5_MHB: u32 = 0xF01F42BC;
const GTM_TIM0_CH6_CNT: u32 = 0xF0101308;
const GTM_MCS4_CH5_PC: u32 = 0xF01F42C0;
const GTM_MCS4_CH5_IRQ_NOTIFY: u32 = 0xF01F42C4;
const GTM_MCS4_CH5_IRQ_EN: u32 = 0xF01F42C8;
const GTM_MCS4_CH5_IRQ_FORCINT: u32 = 0xF01F42CC;
const GTM_MCS4_CH5_IRQ_MODE: u32 = 0xF01F42D0;
const GTM_MCS4_CH5_EIRQ_EN: u32 = 0xF01F42D4;
const GTM_MCS4_CH6_R0: u32 = 0xF01F4300;
const GTM_MCS4_CH6_R1: u32 = 0xF01F4304;
const GTM_MCS4_CH6_R2: u32 = 0xF01F4308;
const GTM_MCS4_CH6_R3: u32 = 0xF01F430C;
const GTM_TIM0_CH6_ECNT: u32 = 0xF010130C;
const GTM_AEI_STA_XPT: u32 = 0xF010002C;
const GTM_MCS4_CH6_R4: u32 = 0xF01F4310;
const GTM_MCS4_CH6_R5: u32 = 0xF01F4314;
const GTM_MCS4_CH6_R6: u32 = 0xF01F4318;
const GTM_MCS4_CH6_R7: u32 = 0xF01F431C;
const GTM_MCS4_CH6_CTRL: u32 = 0xF01F4320;
const GTM_MCS4_CH6_ACB: u32 = 0xF01F4324;
const GTM_MCS4_CH6_MHB: u32 = 0xF01F433C;
const GTM_MCS4_CH6_PC: u32 = 0xF01F4340;
const GTM_MCS4_CH6_IRQ_NOTIFY: u32 = 0xF01F4344;
const GTM_MCS4_CH6_IRQ_EN: u32 = 0xF01F4348;
const GTM_TIM0_CH6_CNTS: u32 = 0xF0101310;
const GTM_MCS4_CH6_IRQ_FORCINT: u32 = 0xF01F434C;
const GTM_MCS4_CH6_IRQ_MODE: u32 = 0xF01F4350;
const GTM_MCS4_CH6_EIRQ_EN: u32 = 0xF01F4354;
const GTM_MCS4_CH7_R0: u32 = 0xF01F4380;
const GTM_MCS4_CH7_R1: u32 = 0xF01F4384;
const GTM_MCS4_CH7_R2: u32 = 0xF01F4388;
const GTM_MCS4_CH7_R3: u32 = 0xF01F438C;
const GTM_MCS4_CH7_R4: u32 = 0xF01F4390;
const GTM_MCS4_CH7_R5: u32 = 0xF01F4394;
const GTM_MCS4_CH7_R6: u32 = 0xF01F4398;
const GTM_TIM0_CH6_TDUC: u32 = 0xF0101314;
const GTM_MCS4_CH7_R7: u32 = 0xF01F439C;
const GTM_MCS4_CH7_CTRL: u32 = 0xF01F43A0;
const GTM_MCS4_CH7_ACB: u32 = 0xF01F43A4;
const GTM_MCS4_CH7_MHB: u32 = 0xF01F43BC;
const GTM_MCS4_CH7_PC: u32 = 0xF01F43C0;
const GTM_MCS4_CH7_IRQ_NOTIFY: u32 = 0xF01F43C4;
const GTM_MCS4_CH7_IRQ_EN: u32 = 0xF01F43C8;
const GTM_MCS4_CH7_IRQ_FORCINT: u32 = 0xF01F43CC;
const GTM_MCS4_CH7_IRQ_MODE: u32 = 0xF01F43D0;
const GTM_MCS4_CH7_EIRQ_EN: u32 = 0xF01F43D4;
const GTM_TIM0_CH6_TDUV: u32 = 0xF0101318;
const GTM_TIM0_CH6_FLT_RE: u32 = 0xF010131C;
const GTM_TIM0_CH6_FLT_FE: u32 = 0xF0101320;
const GTM_TIM0_CH6_CTRL: u32 = 0xF0101324;
const GTM_TIM0_CH6_ECTRL: u32 = 0xF0101328;
const GTM_TIM0_CH6_IRQ_NOTIFY: u32 = 0xF010132C;
const GTM_TIM0_CH6_IRQ_EN: u32 = 0xF0101330;
const GTM_TIM0_CH6_IRQ_FORCINT: u32 = 0xF0101334;
const GTM_BRIDGE_MODE: u32 = 0xF0100030;
const GTM_TIM0_CH6_IRQ_MODE: u32 = 0xF0101338;
const GTM_TIM0_CH6_EIRQ_EN: u32 = 0xF010133C;
const GTM_TIM0_CH7_GPR0: u32 = 0xF0101380;
const GTM_TIM0_CH7_GPR1: u32 = 0xF0101384;
const GTM_TIM0_CH7_CNT: u32 = 0xF0101388;
const GTM_TIM0_CH7_ECNT: u32 = 0xF010138C;
const GTM_TIM0_CH7_CNTS: u32 = 0xF0101390;
const GTM_TIM0_CH7_TDUC: u32 = 0xF0101394;
const GTM_TIM0_CH7_TDUV: u32 = 0xF0101398;
const GTM_TIM0_CH7_FLT_RE: u32 = 0xF010139C;
const GTM_BRIDGE_PTR1: u32 = 0xF0100034;
const GTM_TIM0_CH7_FLT_FE: u32 = 0xF01013A0;
const GTM_TIM0_CH7_CTRL: u32 = 0xF01013A4;
const GTM_TIM0_CH7_ECTRL: u32 = 0xF01013A8;
const GTM_TIM0_CH7_IRQ_NOTIFY: u32 = 0xF01013AC;
const GTM_TIM0_CH7_IRQ_EN: u32 = 0xF01013B0;
const GTM_TIM0_CH7_IRQ_FORCINT: u32 = 0xF01013B4;
const GTM_TIM0_CH7_IRQ_MODE: u32 = 0xF01013B8;
const GTM_TIM0_CH7_EIRQ_EN: u32 = 0xF01013BC;
const GTM_TIM1_CH0_GPR0: u32 = 0xF0101800;
const GTM_TIM1_CH0_GPR1: u32 = 0xF0101804;
const GTM_BRIDGE_PTR2: u32 = 0xF0100038;
const GTM_TIM1_CH0_CNT: u32 = 0xF0101808;
const GTM_TIM1_CH0_ECNT: u32 = 0xF010180C;
const GTM_TIM1_CH0_CNTS: u32 = 0xF0101810;
const GTM_TIM1_CH0_TDUC: u32 = 0xF0101814;
const GTM_TIM1_CH0_TDUV: u32 = 0xF0101818;
const GTM_TIM1_CH0_FLT_RE: u32 = 0xF010181C;
const GTM_TIM1_CH0_FLT_FE: u32 = 0xF0101820;
const GTM_TIM1_CH0_CTRL: u32 = 0xF0101824;
const GTM_TIM1_CH0_ECTRL: u32 = 0xF0101828;
const GTM_TIM1_CH0_IRQ_NOTIFY: u32 = 0xF010182C;
const GTM_MCS_AEM_DIS: u32 = 0xF010003C;
const GTM_TIM1_CH0_IRQ_EN: u32 = 0xF0101830;
const GTM_TIM1_CH0_IRQ_FORCINT: u32 = 0xF0101834;
const GTM_TIM1_CH0_IRQ_MODE: u32 = 0xF0101838;
const GTM_TIM1_CH0_EIRQ_EN: u32 = 0xF010183C;
const GTM_TIM1_INP_VAL: u32 = 0xF0101874;
const GTM_TIM1_IN_SRC: u32 = 0xF0101878;
const GTM_TIM1_RST: u32 = 0xF010187C;
const GTM_TIM1_CH1_GPR0: u32 = 0xF0101880;
const GTM_TIM1_CH1_GPR1: u32 = 0xF0101884;
const GTM_TIM1_CH1_CNT: u32 = 0xF0101888;
const GTM_AUX_IN_SRC_TIM0: u32 = 0xF0100040;
const GTM_TIM1_CH1_ECNT: u32 = 0xF010188C;
const GTM_TIM1_CH1_CNTS: u32 = 0xF0101890;
const GTM_TIM1_CH1_TDUC: u32 = 0xF0101894;
const GTM_TIM1_CH1_TDUV: u32 = 0xF0101898;
const GTM_TIM1_CH1_FLT_RE: u32 = 0xF010189C;
const GTM_TIM1_CH1_FLT_FE: u32 = 0xF01018A0;
const GTM_TIM1_CH1_CTRL: u32 = 0xF01018A4;
const GTM_TIM1_CH1_ECTRL: u32 = 0xF01018A8;
const GTM_TIM1_CH1_IRQ_NOTIFY: u32 = 0xF01018AC;
const GTM_TIM1_CH1_IRQ_EN: u32 = 0xF01018B0;
const GTM_TIM1_CH1_IRQ_FORCINT: u32 = 0xF01018B4;
const GTM_TIM1_CH1_IRQ_MODE: u32 = 0xF01018B8;
const GTM_TIM1_CH1_EIRQ_EN: u32 = 0xF01018BC;
const GTM_TIM1_CH2_GPR0: u32 = 0xF0101900;
const GTM_TIM1_CH2_GPR1: u32 = 0xF0101904;
const GTM_TIM1_CH2_CNT: u32 = 0xF0101908;
const GTM_TIM1_CH2_ECNT: u32 = 0xF010190C;
const GTM_TIM1_CH2_CNTS: u32 = 0xF0101910;
const GTM_TIM1_CH2_TDUC: u32 = 0xF0101914;
const GTM_TIM1_CH2_TDUV: u32 = 0xF0101918;
const GTM_TIM1_CH2_FLT_RE: u32 = 0xF010191C;
const GTM_TIM1_CH2_FLT_FE: u32 = 0xF0101920;
const GTM_TIM1_CH2_CTRL: u32 = 0xF0101924;
const GTM_AUX_IN_SRC_TIM1: u32 = 0xF0100044;
const GTM_TIM1_CH2_ECTRL: u32 = 0xF0101928;
const GTM_TIM1_CH2_IRQ_NOTIFY: u32 = 0xF010192C;
const GTM_TIM1_CH2_IRQ_EN: u32 = 0xF0101930;
const GTM_TIM1_CH2_IRQ_FORCINT: u32 = 0xF0101934;
const GTM_TIM1_CH2_IRQ_MODE: u32 = 0xF0101938;
const GTM_TIM1_CH2_EIRQ_EN: u32 = 0xF010193C;
const GTM_TIM1_CH3_GPR0: u32 = 0xF0101980;
const GTM_TIM1_CH3_GPR1: u32 = 0xF0101984;
const GTM_TIM1_CH3_CNT: u32 = 0xF0101988;
const GTM_TIM1_CH3_ECNT: u32 = 0xF010198C;
const GTM_TIM1_CH3_CNTS: u32 = 0xF0101990;
const GTM_TIM1_CH3_TDUC: u32 = 0xF0101994;
const GTM_TIM1_CH3_TDUV: u32 = 0xF0101998;
const GTM_TIM1_CH3_FLT_RE: u32 = 0xF010199C;
const GTM_TIM1_CH3_FLT_FE: u32 = 0xF01019A0;
const GTM_TIM1_CH3_CTRL: u32 = 0xF01019A4;
const GTM_TIM1_CH3_ECTRL: u32 = 0xF01019A8;
const GTM_TIM1_CH3_IRQ_NOTIFY: u32 = 0xF01019AC;
const GTM_TIM1_CH3_IRQ_EN: u32 = 0xF01019B0;
const GTM_TIM1_CH3_IRQ_FORCINT: u32 = 0xF01019B4;
const GTM_TIM1_CH3_IRQ_MODE: u32 = 0xF01019B8;
const GTM_TIM1_CH3_EIRQ_EN: u32 = 0xF01019BC;
const GTM_TIM1_CH4_GPR0: u32 = 0xF0101A00;
const GTM_AUX_IN_SRC_TIM2: u32 = 0xF0100048;
const GTM_TIM1_CH4_GPR1: u32 = 0xF0101A04;
const GTM_TIM1_CH4_CNT: u32 = 0xF0101A08;
const GTM_TIM1_CH4_ECNT: u32 = 0xF0101A0C;
const GTM_TIM1_CH4_CNTS: u32 = 0xF0101A10;
const GTM_TIM1_CH4_TDUC: u32 = 0xF0101A14;
const GTM_TIM1_CH4_TDUV: u32 = 0xF0101A18;
const GTM_TIM1_CH4_FLT_RE: u32 = 0xF0101A1C;
const GTM_TIM1_CH4_FLT_FE: u32 = 0xF0101A20;
const GTM_TIM1_CH4_CTRL: u32 = 0xF0101A24;
const GTM_TIM1_CH4_ECTRL: u32 = 0xF0101A28;
const GTM_TIM1_CH4_IRQ_NOTIFY: u32 = 0xF0101A2C;
const GTM_TIM1_CH4_IRQ_EN: u32 = 0xF0101A30;
const GTM_TIM1_CH4_IRQ_FORCINT: u32 = 0xF0101A34;
const GTM_TIM1_CH4_IRQ_MODE: u32 = 0xF0101A38;
const GTM_TIM1_CH4_EIRQ_EN: u32 = 0xF0101A3C;
const GTM_TIM1_CH5_GPR0: u32 = 0xF0101A80;
const GTM_TIM1_CH5_GPR1: u32 = 0xF0101A84;
const GTM_TIM1_CH5_CNT: u32 = 0xF0101A88;
const GTM_TIM1_CH5_ECNT: u32 = 0xF0101A8C;
const GTM_TIM1_CH5_CNTS: u32 = 0xF0101A90;
const GTM_TIM1_CH5_TDUC: u32 = 0xF0101A94;
const GTM_TIM1_CH5_TDUV: u32 = 0xF0101A98;
const GTM_TIM1_CH5_FLT_RE: u32 = 0xF0101A9C;
const GTM_TIM1_CH5_FLT_FE: u32 = 0xF0101AA0;
const GTM_AUX_IN_SRC_TIM3: u32 = 0xF010004C;
const GTM_TIM1_CH5_CTRL: u32 = 0xF0101AA4;
const GTM_TIM1_CH5_ECTRL: u32 = 0xF0101AA8;
const GTM_TIM1_CH5_IRQ_NOTIFY: u32 = 0xF0101AAC;
const GTM_TIM1_CH5_IRQ_EN: u32 = 0xF0101AB0;
const GTM_TIM1_CH5_IRQ_FORCINT: u32 = 0xF0101AB4;
const GTM_TIM1_CH5_IRQ_MODE: u32 = 0xF0101AB8;
const GTM_TIM1_CH5_EIRQ_EN: u32 = 0xF0101ABC;
const GTM_TIM1_CH6_GPR0: u32 = 0xF0101B00;
const GTM_TIM1_CH6_GPR1: u32 = 0xF0101B04;
const GTM_TIM1_CH6_CNT: u32 = 0xF0101B08;
const GTM_TIM1_CH6_ECNT: u32 = 0xF0101B0C;
const GTM_TIM1_CH6_CNTS: u32 = 0xF0101B10;
const GTM_TIM1_CH6_TDUC: u32 = 0xF0101B14;
const GTM_TIM1_CH6_TDUV: u32 = 0xF0101B18;
const GTM_TIM1_CH6_FLT_RE: u32 = 0xF0101B1C;
const GTM_TIM1_CH6_FLT_FE: u32 = 0xF0101B20;
const GTM_TIM1_CH6_CTRL: u32 = 0xF0101B24;
const GTM_TIM1_CH6_ECTRL: u32 = 0xF0101B28;
const GTM_TIM1_CH6_IRQ_NOTIFY: u32 = 0xF0101B2C;
const GTM_TIM1_CH6_IRQ_EN: u32 = 0xF0101B30;
const GTM_TIM1_CH6_IRQ_FORCINT: u32 = 0xF0101B34;
const GTM_TIM1_CH6_IRQ_MODE: u32 = 0xF0101B38;
const GTM_TIM1_CH6_EIRQ_EN: u32 = 0xF0101B3C;
const GTM_AUX_IN_SRC_TIM4: u32 = 0xF0100050;
const GTM_TIM1_CH7_GPR0: u32 = 0xF0101B80;
const GTM_TIM1_CH7_GPR1: u32 = 0xF0101B84;
const GTM_TIM1_CH7_CNT: u32 = 0xF0101B88;
const GTM_TIM1_CH7_ECNT: u32 = 0xF0101B8C;
const GTM_TIM1_CH7_CNTS: u32 = 0xF0101B90;
const GTM_TIM1_CH7_TDUC: u32 = 0xF0101B94;
const GTM_TIM1_CH7_TDUV: u32 = 0xF0101B98;
const GTM_TIM1_CH7_FLT_RE: u32 = 0xF0101B9C;
const GTM_TIM1_CH7_FLT_FE: u32 = 0xF0101BA0;
const GTM_TIM1_CH7_CTRL: u32 = 0xF0101BA4;
const GTM_TIM1_CH7_ECTRL: u32 = 0xF0101BA8;
const GTM_TIM1_CH7_IRQ_NOTIFY: u32 = 0xF0101BAC;
const GTM_TIM1_CH7_IRQ_EN: u32 = 0xF0101BB0;
const GTM_TIM1_CH7_IRQ_FORCINT: u32 = 0xF0101BB4;
const GTM_TIM1_CH7_IRQ_MODE: u32 = 0xF0101BB8;
const GTM_TIM1_CH7_EIRQ_EN: u32 = 0xF0101BBC;
const GTM_TIM2_CH0_GPR0: u32 = 0xF0102000;
const GTM_TIM2_CH0_GPR1: u32 = 0xF0102004;
const GTM_TIM2_CH0_CNT: u32 = 0xF0102008;
const GTM_TIM2_CH0_ECNT: u32 = 0xF010200C;
const GTM_TIM2_CH0_CNTS: u32 = 0xF0102010;
const GTM_TIM2_CH0_TDUC: u32 = 0xF0102014;
const GTM_TIM2_CH0_TDUV: u32 = 0xF0102018;
const GTM_AUX_IN_SRC_TIM5: u32 = 0xF0100054;
const GTM_TIM2_CH0_FLT_RE: u32 = 0xF010201C;
const GTM_TIM2_CH0_FLT_FE: u32 = 0xF0102020;
const GTM_TIM2_CH0_CTRL: u32 = 0xF0102024;
const GTM_TIM2_CH0_ECTRL: u32 = 0xF0102028;
const GTM_TIM2_CH0_IRQ_NOTIFY: u32 = 0xF010202C;
const GTM_TIM2_CH0_IRQ_EN: u32 = 0xF0102030;
const GTM_TIM2_CH0_IRQ_FORCINT: u32 = 0xF0102034;
const GTM_TIM2_CH0_IRQ_MODE: u32 = 0xF0102038;
const GTM_TIM2_CH0_EIRQ_EN: u32 = 0xF010203C;
const GTM_TIM2_INP_VAL: u32 = 0xF0102074;
const GTM_TIM2_IN_SRC: u32 = 0xF0102078;
const GTM_TIM2_RST: u32 = 0xF010207C;
const GTM_TIM2_CH1_GPR0: u32 = 0xF0102080;
const GTM_TIM2_CH1_GPR1: u32 = 0xF0102084;
const GTM_TIM2_CH1_CNT: u32 = 0xF0102088;
const GTM_TIM2_CH1_ECNT: u32 = 0xF010208C;
const GTM_TIM2_CH1_CNTS: u32 = 0xF0102090;
const GTM_TIM2_CH1_TDUC: u32 = 0xF0102094;
const GTM_TIM2_CH1_TDUV: u32 = 0xF0102098;
const GTM_TIM2_CH1_FLT_RE: u32 = 0xF010209C;
const GTM_TIM2_CH1_FLT_FE: u32 = 0xF01020A0;
const GTM_TIM2_CH1_CTRL: u32 = 0xF01020A4;
const GTM_TIM2_CH1_ECTRL: u32 = 0xF01020A8;
const GTM_TIM2_CH1_IRQ_NOTIFY: u32 = 0xF01020AC;
const GTM_EXT_CAP_EN0: u32 = 0xF010005C;
const GTM_TIM2_CH1_IRQ_EN: u32 = 0xF01020B0;
const GTM_TIM2_CH1_IRQ_FORCINT: u32 = 0xF01020B4;
const GTM_TIM2_CH1_IRQ_MODE: u32 = 0xF01020B8;
const GTM_TIM2_CH1_EIRQ_EN: u32 = 0xF01020BC;
const GTM_TIM2_CH2_GPR0: u32 = 0xF0102100;
const GTM_TIM2_CH2_GPR1: u32 = 0xF0102104;
const GTM_TIM2_CH2_CNT: u32 = 0xF0102108;
const GTM_TIM2_CH2_ECNT: u32 = 0xF010210C;
const GTM_TIM2_CH2_CNTS: u32 = 0xF0102110;
const GTM_TIM2_CH2_TDUC: u32 = 0xF0102114;
const GTM_TIM2_CH2_TDUV: u32 = 0xF0102118;
const GTM_TIM2_CH2_FLT_RE: u32 = 0xF010211C;
const GTM_TIM2_CH2_FLT_FE: u32 = 0xF0102120;
const GTM_TIM2_CH2_CTRL: u32 = 0xF0102124;
const GTM_TIM2_CH2_ECTRL: u32 = 0xF0102128;
const GTM_TIM2_CH2_IRQ_NOTIFY: u32 = 0xF010212C;
const GTM_TIM2_CH2_IRQ_EN: u32 = 0xF0102130;
const GTM_TIM2_CH2_IRQ_FORCINT: u32 = 0xF0102134;
const GTM_TIM2_CH2_IRQ_MODE: u32 = 0xF0102138;
const GTM_TIM2_CH2_EIRQ_EN: u32 = 0xF010213C;
const GTM_TIM2_CH3_GPR0: u32 = 0xF0102180;
const GTM_TIM2_CH3_GPR1: u32 = 0xF0102184;
const GTM_TIM2_CH3_CNT: u32 = 0xF0102188;
const GTM_EXT_CAP_EN1: u32 = 0xF0100060;
const GTM_TIM2_CH3_ECNT: u32 = 0xF010218C;
const GTM_TIM2_CH3_CNTS: u32 = 0xF0102190;
const GTM_TIM2_CH3_TDUC: u32 = 0xF0102194;
const GTM_TIM2_CH3_TDUV: u32 = 0xF0102198;
const GTM_TIM2_CH3_FLT_RE: u32 = 0xF010219C;
const GTM_TIM2_CH3_FLT_FE: u32 = 0xF01021A0;
const GTM_TIM2_CH3_CTRL: u32 = 0xF01021A4;
const GTM_TIM2_CH3_ECTRL: u32 = 0xF01021A8;
const GTM_TIM2_CH3_IRQ_NOTIFY: u32 = 0xF01021AC;
const GTM_TIM2_CH3_IRQ_EN: u32 = 0xF01021B0;
const GTM_TIM2_CH3_IRQ_FORCINT: u32 = 0xF01021B4;
const GTM_TIM2_CH3_IRQ_MODE: u32 = 0xF01021B8;
const GTM_TIM2_CH3_EIRQ_EN: u32 = 0xF01021BC;
const GTM_TIM2_CH4_GPR0: u32 = 0xF0102200;
const GTM_TIM2_CH4_GPR1: u32 = 0xF0102204;
const GTM_TIM2_CH4_CNT: u32 = 0xF0102208;
const GTM_TIM2_CH4_ECNT: u32 = 0xF010220C;
const GTM_TIM2_CH4_CNTS: u32 = 0xF0102210;
const GTM_TIM2_CH4_TDUC: u32 = 0xF0102214;
const GTM_TIM2_CH4_TDUV: u32 = 0xF0102218;
const GTM_TIM2_CH4_FLT_RE: u32 = 0xF010221C;
const GTM_TIM2_CH4_FLT_FE: u32 = 0xF0102220;
const GTM_TIM2_CH4_CTRL: u32 = 0xF0102224;
const GTM_EXT_CAP_EN2: u32 = 0xF0100064;
const GTM_TIM2_CH4_ECTRL: u32 = 0xF0102228;
const GTM_TIM2_CH4_IRQ_NOTIFY: u32 = 0xF010222C;
const GTM_TIM2_CH4_IRQ_EN: u32 = 0xF0102230;
const GTM_TIM2_CH4_IRQ_FORCINT: u32 = 0xF0102234;
const GTM_TIM2_CH4_IRQ_MODE: u32 = 0xF0102238;
const GTM_TIM2_CH4_EIRQ_EN: u32 = 0xF010223C;
const GTM_TIM2_CH5_GPR0: u32 = 0xF0102280;
const GTM_TIM2_CH5_GPR1: u32 = 0xF0102284;
const GTM_TIM2_CH5_CNT: u32 = 0xF0102288;
const GTM_TIM2_CH5_ECNT: u32 = 0xF010228C;
const GTM_TIM2_CH5_CNTS: u32 = 0xF0102290;
const GTM_TIM2_CH5_TDUC: u32 = 0xF0102294;
const GTM_TIM2_CH5_TDUV: u32 = 0xF0102298;
const GTM_TIM2_CH5_FLT_RE: u32 = 0xF010229C;
const GTM_TIM2_CH5_FLT_FE: u32 = 0xF01022A0;
const GTM_TIM2_CH5_CTRL: u32 = 0xF01022A4;
const GTM_TIM2_CH5_ECTRL: u32 = 0xF01022A8;
const GTM_TIM2_CH5_IRQ_NOTIFY: u32 = 0xF01022AC;
const GTM_TIM2_CH5_IRQ_EN: u32 = 0xF01022B0;
const GTM_TIM2_CH5_IRQ_FORCINT: u32 = 0xF01022B4;
const GTM_TIM2_CH5_IRQ_MODE: u32 = 0xF01022B8;
const GTM_TIM2_CH5_EIRQ_EN: u32 = 0xF01022BC;
const GTM_TIM2_CH6_GPR0: u32 = 0xF0102300;
const GTM_TIM2_CH6_GPR1: u32 = 0xF0102304;
const GTM_EXT_CAP_EN3: u32 = 0xF0100068;
const GTM_TIM2_CH6_CNT: u32 = 0xF0102308;
const GTM_TIM2_CH6_ECNT: u32 = 0xF010230C;
const GTM_TIM2_CH6_CNTS: u32 = 0xF0102310;
const GTM_TIM2_CH6_TDUC: u32 = 0xF0102314;
const GTM_TIM2_CH6_TDUV: u32 = 0xF0102318;
const GTM_TIM2_CH6_FLT_RE: u32 = 0xF010231C;
const GTM_TIM2_CH6_FLT_FE: u32 = 0xF0102320;
const GTM_TIM2_CH6_CTRL: u32 = 0xF0102324;
const GTM_TIM2_CH6_ECTRL: u32 = 0xF0102328;
const GTM_TIM2_CH6_IRQ_NOTIFY: u32 = 0xF010232C;
const GTM_TIM2_CH6_IRQ_EN: u32 = 0xF0102330;
const GTM_TIM2_CH6_IRQ_FORCINT: u32 = 0xF0102334;
const GTM_TIM2_CH6_IRQ_MODE: u32 = 0xF0102338;
const GTM_TIM2_CH6_EIRQ_EN: u32 = 0xF010233C;
const GTM_TIM2_CH7_GPR0: u32 = 0xF0102380;
const GTM_TIM2_CH7_GPR1: u32 = 0xF0102384;
const GTM_TIM2_CH7_CNT: u32 = 0xF0102388;
const GTM_TIM2_CH7_ECNT: u32 = 0xF010238C;
const GTM_TIM2_CH7_CNTS: u32 = 0xF0102390;
const GTM_TIM2_CH7_TDUC: u32 = 0xF0102394;
const GTM_TIM2_CH7_TDUV: u32 = 0xF0102398;
const GTM_TIM2_CH7_FLT_RE: u32 = 0xF010239C;
const GTM_TIM2_CH7_FLT_FE: u32 = 0xF01023A0;
const GTM_EXT_CAP_EN4: u32 = 0xF010006C;
const GTM_TIM2_CH7_CTRL: u32 = 0xF01023A4;
const GTM_TIM2_CH7_ECTRL: u32 = 0xF01023A8;
const GTM_TIM2_CH7_IRQ_NOTIFY: u32 = 0xF01023AC;
const GTM_TIM2_CH7_IRQ_EN: u32 = 0xF01023B0;
const GTM_TIM2_CH7_IRQ_FORCINT: u32 = 0xF01023B4;
const GTM_TIM2_CH7_IRQ_MODE: u32 = 0xF01023B8;
const GTM_TIM2_CH7_EIRQ_EN: u32 = 0xF01023BC;
const GTM_TIM3_CH0_GPR0: u32 = 0xF0102800;
const GTM_TIM3_CH0_GPR1: u32 = 0xF0102804;
const GTM_TIM3_CH0_CNT: u32 = 0xF0102808;
const GTM_TIM3_CH0_ECNT: u32 = 0xF010280C;
const GTM_TIM3_CH0_CNTS: u32 = 0xF0102810;
const GTM_TIM3_CH0_TDUC: u32 = 0xF0102814;
const GTM_TIM3_CH0_TDUV: u32 = 0xF0102818;
const GTM_TIM3_CH0_FLT_RE: u32 = 0xF010281C;
const GTM_TIM3_CH0_FLT_FE: u32 = 0xF0102820;
const GTM_TIM3_CH0_CTRL: u32 = 0xF0102824;
const GTM_TIM3_CH0_ECTRL: u32 = 0xF0102828;
const GTM_TIM3_CH0_IRQ_NOTIFY: u32 = 0xF010282C;
const GTM_TIM3_CH0_IRQ_EN: u32 = 0xF0102830;
const GTM_TIM3_CH0_IRQ_FORCINT: u32 = 0xF0102834;
const GTM_TIM3_CH0_IRQ_MODE: u32 = 0xF0102838;
const GTM_TIM3_CH0_EIRQ_EN: u32 = 0xF010283C;
const GTM_OUT_TOM0: u32 = 0xF0100080;
const GTM_TIM3_INP_VAL: u32 = 0xF0102874;
const GTM_TIM3_IN_SRC: u32 = 0xF0102878;
const GTM_TIM3_RST: u32 = 0xF010287C;
const GTM_TIM3_CH1_GPR0: u32 = 0xF0102880;
const GTM_TIM3_CH1_GPR1: u32 = 0xF0102884;
const GTM_TIM3_CH1_CNT: u32 = 0xF0102888;
const GTM_TIM3_CH1_ECNT: u32 = 0xF010288C;
const GTM_TIM3_CH1_CNTS: u32 = 0xF0102890;
const GTM_TIM3_CH1_TDUC: u32 = 0xF0102894;
const GTM_TIM3_CH1_TDUV: u32 = 0xF0102898;
const GTM_TIM3_CH1_FLT_RE: u32 = 0xF010289C;
const GTM_TIM3_CH1_FLT_FE: u32 = 0xF01028A0;
const GTM_TIM3_CH1_CTRL: u32 = 0xF01028A4;
const GTM_TIM3_CH1_ECTRL: u32 = 0xF01028A8;
const GTM_TIM3_CH1_IRQ_NOTIFY: u32 = 0xF01028AC;
const GTM_TIM3_CH1_IRQ_EN: u32 = 0xF01028B0;
const GTM_TIM3_CH1_IRQ_FORCINT: u32 = 0xF01028B4;
const GTM_TIM3_CH1_IRQ_MODE: u32 = 0xF01028B8;
const GTM_TIM3_CH1_EIRQ_EN: u32 = 0xF01028BC;
const GTM_TIM3_CH2_GPR0: u32 = 0xF0102900;
const GTM_TIM3_CH2_GPR1: u32 = 0xF0102904;
const GTM_TIM3_CH2_CNT: u32 = 0xF0102908;
const GTM_TIM3_CH2_ECNT: u32 = 0xF010290C;
const GTM_TIM3_CH2_CNTS: u32 = 0xF0102910;
const GTM_OUT_TOM1: u32 = 0xF0100084;
const GTM_TIM3_CH2_TDUC: u32 = 0xF0102914;
const GTM_TIM3_CH2_TDUV: u32 = 0xF0102918;
const GTM_TIM3_CH2_FLT_RE: u32 = 0xF010291C;
const GTM_TIM3_CH2_FLT_FE: u32 = 0xF0102920;
const GTM_TIM3_CH2_CTRL: u32 = 0xF0102924;
const GTM_TIM3_CH2_ECTRL: u32 = 0xF0102928;
const GTM_TIM3_CH2_IRQ_NOTIFY: u32 = 0xF010292C;
const GTM_TIM3_CH2_IRQ_EN: u32 = 0xF0102930;
const GTM_TIM3_CH2_IRQ_FORCINT: u32 = 0xF0102934;
const GTM_TIM3_CH2_IRQ_MODE: u32 = 0xF0102938;
const GTM_TIM3_CH2_EIRQ_EN: u32 = 0xF010293C;
const GTM_TIM3_CH3_GPR0: u32 = 0xF0102980;
const GTM_TIM3_CH3_GPR1: u32 = 0xF0102984;
const GTM_TIM3_CH3_CNT: u32 = 0xF0102988;
const GTM_TIM3_CH3_ECNT: u32 = 0xF010298C;
const GTM_TIM3_CH3_CNTS: u32 = 0xF0102990;
const GTM_TIM3_CH3_TDUC: u32 = 0xF0102994;
const GTM_TIM3_CH3_TDUV: u32 = 0xF0102998;
const GTM_TIM3_CH3_FLT_RE: u32 = 0xF010299C;
const GTM_TIM3_CH3_FLT_FE: u32 = 0xF01029A0;
const GTM_TIM3_CH3_CTRL: u32 = 0xF01029A4;
const GTM_TIM3_CH3_ECTRL: u32 = 0xF01029A8;
const GTM_TIM3_CH3_IRQ_NOTIFY: u32 = 0xF01029AC;
const GTM_OUT_TOM2: u32 = 0xF0100088;
const GTM_TIM3_CH3_IRQ_EN: u32 = 0xF01029B0;
const GTM_TIM3_CH3_IRQ_FORCINT: u32 = 0xF01029B4;
const GTM_TIM3_CH3_IRQ_MODE: u32 = 0xF01029B8;
const GTM_TIM3_CH3_EIRQ_EN: u32 = 0xF01029BC;
const GTM_TIM3_CH4_GPR0: u32 = 0xF0102A00;
const GTM_TIM3_CH4_GPR1: u32 = 0xF0102A04;
const GTM_TIM3_CH4_CNT: u32 = 0xF0102A08;
const GTM_TIM3_CH4_ECNT: u32 = 0xF0102A0C;
const GTM_TIM3_CH4_CNTS: u32 = 0xF0102A10;
const GTM_TIM3_CH4_TDUC: u32 = 0xF0102A14;
const GTM_TIM3_CH4_TDUV: u32 = 0xF0102A18;
const GTM_TIM3_CH4_FLT_RE: u32 = 0xF0102A1C;
const GTM_TIM3_CH4_FLT_FE: u32 = 0xF0102A20;
const GTM_TIM3_CH4_CTRL: u32 = 0xF0102A24;
const GTM_TIM3_CH4_ECTRL: u32 = 0xF0102A28;
const GTM_TIM3_CH4_IRQ_NOTIFY: u32 = 0xF0102A2C;
const GTM_TIM3_CH4_IRQ_EN: u32 = 0xF0102A30;
const GTM_TIM3_CH4_IRQ_FORCINT: u32 = 0xF0102A34;
const GTM_TIM3_CH4_IRQ_MODE: u32 = 0xF0102A38;
const GTM_TIM3_CH4_EIRQ_EN: u32 = 0xF0102A3C;
const GTM_TIM3_CH5_GPR0: u32 = 0xF0102A80;
const GTM_TIM3_CH5_GPR1: u32 = 0xF0102A84;
const GTM_TIM3_CH5_CNT: u32 = 0xF0102A88;
const GTM_OUT_ATOM0: u32 = 0xF0100098;
const GTM_TIM3_CH5_ECNT: u32 = 0xF0102A8C;
const GTM_TIM3_CH5_CNTS: u32 = 0xF0102A90;
const GTM_TIM3_CH5_TDUC: u32 = 0xF0102A94;
const GTM_TIM3_CH5_TDUV: u32 = 0xF0102A98;
const GTM_TIM3_CH5_FLT_RE: u32 = 0xF0102A9C;
const GTM_TIM3_CH5_FLT_FE: u32 = 0xF0102AA0;
const GTM_TIM3_CH5_CTRL: u32 = 0xF0102AA4;
const GTM_TIM3_CH5_ECTRL: u32 = 0xF0102AA8;
const GTM_TIM3_CH5_IRQ_NOTIFY: u32 = 0xF0102AAC;
const GTM_TIM3_CH5_IRQ_EN: u32 = 0xF0102AB0;
const GTM_TIM3_CH5_IRQ_FORCINT: u32 = 0xF0102AB4;
const GTM_TIM3_CH5_IRQ_MODE: u32 = 0xF0102AB8;
const GTM_TIM3_CH5_EIRQ_EN: u32 = 0xF0102ABC;
const GTM_TIM3_CH6_GPR0: u32 = 0xF0102B00;
const GTM_TIM3_CH6_GPR1: u32 = 0xF0102B04;
const GTM_TIM3_CH6_CNT: u32 = 0xF0102B08;
const GTM_TIM3_CH6_ECNT: u32 = 0xF0102B0C;
const GTM_TIM3_CH6_CNTS: u32 = 0xF0102B10;
const GTM_TIM3_CH6_TDUC: u32 = 0xF0102B14;
const GTM_TIM3_CH6_TDUV: u32 = 0xF0102B18;
const GTM_TIM3_CH6_FLT_RE: u32 = 0xF0102B1C;
const GTM_TIM3_CH6_FLT_FE: u32 = 0xF0102B20;
const GTM_TIM3_CH6_CTRL: u32 = 0xF0102B24;
const GTM_TIM3_CH6_ECTRL: u32 = 0xF0102B28;
const GTM_OUT_ATOM2: u32 = 0xF010009C;
const GTM_TIM3_CH6_IRQ_NOTIFY: u32 = 0xF0102B2C;
const GTM_TIM3_CH6_IRQ_EN: u32 = 0xF0102B30;
const GTM_TIM3_CH6_IRQ_FORCINT: u32 = 0xF0102B34;
const GTM_TIM3_CH6_IRQ_MODE: u32 = 0xF0102B38;
const GTM_TIM3_CH6_EIRQ_EN: u32 = 0xF0102B3C;
const GTM_TIM3_CH7_GPR0: u32 = 0xF0102B80;
const GTM_TIM3_CH7_GPR1: u32 = 0xF0102B84;
const GTM_TIM3_CH7_CNT: u32 = 0xF0102B88;
const GTM_TIM3_CH7_ECNT: u32 = 0xF0102B8C;
const GTM_TIM3_CH7_CNTS: u32 = 0xF0102B90;
const GTM_TIM3_CH7_TDUC: u32 = 0xF0102B94;
const GTM_TIM3_CH7_TDUV: u32 = 0xF0102B98;
const GTM_TIM3_CH7_FLT_RE: u32 = 0xF0102B9C;
const GTM_TIM3_CH7_FLT_FE: u32 = 0xF0102BA0;
const GTM_TIM3_CH7_CTRL: u32 = 0xF0102BA4;
const GTM_TIM3_CH7_ECTRL: u32 = 0xF0102BA8;
const GTM_TIM3_CH7_IRQ_NOTIFY: u32 = 0xF0102BAC;
const GTM_TIM3_CH7_IRQ_EN: u32 = 0xF0102BB0;
const GTM_TIM3_CH7_IRQ_FORCINT: u32 = 0xF0102BB4;
const GTM_TIM3_CH7_IRQ_MODE: u32 = 0xF0102BB8;
const GTM_TIM3_CH7_EIRQ_EN: u32 = 0xF0102BBC;
const GTM_TIM4_CH0_GPR0: u32 = 0xF0103000;
const GTM_TIM4_CH0_GPR1: u32 = 0xF0103004;
const GTM_OUT_ATOM4: u32 = 0xF01000A0;
const GTM_TIM4_CH0_CNT: u32 = 0xF0103008;
const GTM_TIM4_CH0_ECNT: u32 = 0xF010300C;
const GTM_TIM4_CH0_CNTS: u32 = 0xF0103010;
const GTM_TIM4_CH0_TDUC: u32 = 0xF0103014;
const GTM_TIM4_CH0_TDUV: u32 = 0xF0103018;
const GTM_TIM4_CH0_FLT_RE: u32 = 0xF010301C;
const GTM_TIM4_CH0_FLT_FE: u32 = 0xF0103020;
const GTM_TIM4_CH0_CTRL: u32 = 0xF0103024;
const GTM_TIM4_CH0_ECTRL: u32 = 0xF0103028;
const GTM_TIM4_CH0_IRQ_NOTIFY: u32 = 0xF010302C;
const GTM_TIM4_CH0_IRQ_EN: u32 = 0xF0103030;
const GTM_TIM4_CH0_IRQ_FORCINT: u32 = 0xF0103034;
const GTM_TIM4_CH0_IRQ_MODE: u32 = 0xF0103038;
const GTM_TIM4_CH0_EIRQ_EN: u32 = 0xF010303C;
const GTM_TIM4_INP_VAL: u32 = 0xF0103074;
const GTM_TIM4_IN_SRC: u32 = 0xF0103078;
const GTM_TIM4_RST: u32 = 0xF010307C;
const GTM_TIM4_CH1_GPR0: u32 = 0xF0103080;
const GTM_TIM4_CH1_GPR1: u32 = 0xF0103084;
const GTM_TIM4_CH1_CNT: u32 = 0xF0103088;
const GTM_TIM4_CH1_ECNT: u32 = 0xF010308C;
const GTM_TIM4_CH1_CNTS: u32 = 0xF0103090;
const GTM_TIM4_CH1_TDUC: u32 = 0xF0103094;
const GTM_CLS_CLK_CFG: u32 = 0xF01000B0;
const GTM_TIM4_CH1_TDUV: u32 = 0xF0103098;
const GTM_TIM4_CH1_FLT_RE: u32 = 0xF010309C;
const GTM_TIM4_CH1_FLT_FE: u32 = 0xF01030A0;
const GTM_TIM4_CH1_CTRL: u32 = 0xF01030A4;
const GTM_TIM4_CH1_ECTRL: u32 = 0xF01030A8;
const GTM_TIM4_CH1_IRQ_NOTIFY: u32 = 0xF01030AC;
const GTM_TIM4_CH1_IRQ_EN: u32 = 0xF01030B0;
const GTM_TIM4_CH1_IRQ_FORCINT: u32 = 0xF01030B4;
const GTM_TIM4_CH1_IRQ_MODE: u32 = 0xF01030B8;
const GTM_TIM4_CH1_EIRQ_EN: u32 = 0xF01030BC;
const GTM_TBU_CHEN: u32 = 0xF0100100;
const GTM_TIM4_CH2_GPR0: u32 = 0xF0103100;
const GTM_TIM4_CH2_GPR1: u32 = 0xF0103104;
const GTM_TIM4_CH2_CNT: u32 = 0xF0103108;
const GTM_TIM4_CH2_ECNT: u32 = 0xF010310C;
const GTM_TIM4_CH2_CNTS: u32 = 0xF0103110;
const GTM_TIM4_CH2_TDUC: u32 = 0xF0103114;
const GTM_TIM4_CH2_TDUV: u32 = 0xF0103118;
const GTM_TIM4_CH2_FLT_RE: u32 = 0xF010311C;
const GTM_TIM4_CH2_FLT_FE: u32 = 0xF0103120;
const GTM_TIM4_CH2_CTRL: u32 = 0xF0103124;
const GTM_TBU_CH0_CTRL: u32 = 0xF0100104;
const GTM_TIM4_CH2_ECTRL: u32 = 0xF0103128;
const GTM_TIM4_CH2_IRQ_NOTIFY: u32 = 0xF010312C;
const GTM_TIM4_CH2_IRQ_EN: u32 = 0xF0103130;
const GTM_TIM4_CH2_IRQ_FORCINT: u32 = 0xF0103134;
const GTM_TIM4_CH2_IRQ_MODE: u32 = 0xF0103138;
const GTM_TIM4_CH2_EIRQ_EN: u32 = 0xF010313C;
const GTM_TIM4_CH3_GPR0: u32 = 0xF0103180;
const GTM_TIM4_CH3_GPR1: u32 = 0xF0103184;
const GTM_TIM4_CH3_CNT: u32 = 0xF0103188;
const GTM_TIM4_CH3_ECNT: u32 = 0xF010318C;
const GTM_TBU_CH0_BASE: u32 = 0xF0100108;
const GTM_TIM4_CH3_CNTS: u32 = 0xF0103190;
const GTM_TIM4_CH3_TDUC: u32 = 0xF0103194;
const GTM_TIM4_CH3_TDUV: u32 = 0xF0103198;
const GTM_TIM4_CH3_FLT_RE: u32 = 0xF010319C;
const GTM_TIM4_CH3_FLT_FE: u32 = 0xF01031A0;
const GTM_TIM4_CH3_CTRL: u32 = 0xF01031A4;
const GTM_TIM4_CH3_ECTRL: u32 = 0xF01031A8;
const GTM_TIM4_CH3_IRQ_NOTIFY: u32 = 0xF01031AC;
const GTM_TIM4_CH3_IRQ_EN: u32 = 0xF01031B0;
const GTM_TIM4_CH3_IRQ_FORCINT: u32 = 0xF01031B4;
const GTM_TBU_CH1_CTRL: u32 = 0xF010010C;
const GTM_TIM4_CH3_IRQ_MODE: u32 = 0xF01031B8;
const GTM_TIM4_CH3_EIRQ_EN: u32 = 0xF01031BC;
const GTM_TIM4_CH4_GPR0: u32 = 0xF0103200;
const GTM_TIM4_CH4_GPR1: u32 = 0xF0103204;
const GTM_TIM4_CH4_CNT: u32 = 0xF0103208;
const GTM_TIM4_CH4_ECNT: u32 = 0xF010320C;
const GTM_TIM4_CH4_CNTS: u32 = 0xF0103210;
const GTM_TIM4_CH4_TDUC: u32 = 0xF0103214;
const GTM_TIM4_CH4_TDUV: u32 = 0xF0103218;
const GTM_TIM4_CH4_FLT_RE: u32 = 0xF010321C;
const GTM_TBU_CH1_BASE: u32 = 0xF0100110;
const GTM_TIM4_CH4_FLT_FE: u32 = 0xF0103220;
const GTM_TIM4_CH4_CTRL: u32 = 0xF0103224;
const GTM_TIM4_CH4_ECTRL: u32 = 0xF0103228;
const GTM_TIM4_CH4_IRQ_NOTIFY: u32 = 0xF010322C;
const GTM_TIM4_CH4_IRQ_EN: u32 = 0xF0103230;
const GTM_TIM4_CH4_IRQ_FORCINT: u32 = 0xF0103234;
const GTM_TIM4_CH4_IRQ_MODE: u32 = 0xF0103238;
const GTM_TIM4_CH4_EIRQ_EN: u32 = 0xF010323C;
const GTM_TIM4_CH5_GPR0: u32 = 0xF0103280;
const GTM_TIM4_CH5_GPR1: u32 = 0xF0103284;
const GTM_TBU_CH2_CTRL: u32 = 0xF0100114;
const GTM_TIM4_CH5_CNT: u32 = 0xF0103288;
const GTM_TIM4_CH5_ECNT: u32 = 0xF010328C;
const GTM_TIM4_CH5_CNTS: u32 = 0xF0103290;
const GTM_TIM4_CH5_TDUC: u32 = 0xF0103294;
const GTM_TIM4_CH5_TDUV: u32 = 0xF0103298;
const GTM_TIM4_CH5_FLT_RE: u32 = 0xF010329C;
const GTM_TIM4_CH5_FLT_FE: u32 = 0xF01032A0;
const GTM_TIM4_CH5_CTRL: u32 = 0xF01032A4;
const GTM_TIM4_CH5_ECTRL: u32 = 0xF01032A8;
const GTM_TIM4_CH5_IRQ_NOTIFY: u32 = 0xF01032AC;
const GTM_TBU_CH2_BASE: u32 = 0xF0100118;
const GTM_TIM4_CH5_IRQ_EN: u32 = 0xF01032B0;
const GTM_TIM4_CH5_IRQ_FORCINT: u32 = 0xF01032B4;
const GTM_TIM4_CH5_IRQ_MODE: u32 = 0xF01032B8;
const GTM_TIM4_CH5_EIRQ_EN: u32 = 0xF01032BC;
const GTM_TIM4_CH6_GPR0: u32 = 0xF0103300;
const GTM_TIM4_CH6_GPR1: u32 = 0xF0103304;
const GTM_TIM4_CH6_CNT: u32 = 0xF0103308;
const GTM_TIM4_CH6_ECNT: u32 = 0xF010330C;
const GTM_TIM4_CH6_CNTS: u32 = 0xF0103310;
const GTM_TIM4_CH6_TDUC: u32 = 0xF0103314;
const GTM_TBU_CH3_CTRL: u32 = 0xF010011C;
const GTM_TIM4_CH6_TDUV: u32 = 0xF0103318;
const GTM_TIM4_CH6_FLT_RE: u32 = 0xF010331C;
const GTM_TIM4_CH6_FLT_FE: u32 = 0xF0103320;
const GTM_TIM4_CH6_CTRL: u32 = 0xF0103324;
const GTM_TIM4_CH6_ECTRL: u32 = 0xF0103328;
const GTM_TIM4_CH6_IRQ_NOTIFY: u32 = 0xF010332C;
const GTM_TIM4_CH6_IRQ_EN: u32 = 0xF0103330;
const GTM_TIM4_CH6_IRQ_FORCINT: u32 = 0xF0103334;
const GTM_TIM4_CH6_IRQ_MODE: u32 = 0xF0103338;
const GTM_TIM4_CH6_EIRQ_EN: u32 = 0xF010333C;
const GTM_TBU_CH3_BASE: u32 = 0xF0100120;
const GTM_TIM4_CH7_GPR0: u32 = 0xF0103380;
const GTM_TIM4_CH7_GPR1: u32 = 0xF0103384;
const GTM_TIM4_CH7_CNT: u32 = 0xF0103388;
const GTM_TIM4_CH7_ECNT: u32 = 0xF010338C;
const GTM_TIM4_CH7_CNTS: u32 = 0xF0103390;
const GTM_TIM4_CH7_TDUC: u32 = 0xF0103394;
const GTM_TIM4_CH7_TDUV: u32 = 0xF0103398;
const GTM_TIM4_CH7_FLT_RE: u32 = 0xF010339C;
const GTM_TIM4_CH7_FLT_FE: u32 = 0xF01033A0;
const GTM_TIM4_CH7_CTRL: u32 = 0xF01033A4;
const GTM_TBU_CH3_BASE_MARK: u32 = 0xF0100124;
const GTM_TIM4_CH7_ECTRL: u32 = 0xF01033A8;
const GTM_TIM4_CH7_IRQ_NOTIFY: u32 = 0xF01033AC;
const GTM_TIM4_CH7_IRQ_EN: u32 = 0xF01033B0;
const GTM_TIM4_CH7_IRQ_FORCINT: u32 = 0xF01033B4;
const GTM_TIM4_CH7_IRQ_MODE: u32 = 0xF01033B8;
const GTM_TIM4_CH7_EIRQ_EN: u32 = 0xF01033BC;
const GTM_TIM5_CH0_GPR0: u32 = 0xF0103800;
const GTM_TIM5_CH0_GPR1: u32 = 0xF0103804;
const GTM_TIM5_CH0_CNT: u32 = 0xF0103808;
const GTM_TIM5_CH0_ECNT: u32 = 0xF010380C;
const GTM_TBU_CH3_BASE_CAPTURE: u32 = 0xF0100128;
const GTM_TIM5_CH0_CNTS: u32 = 0xF0103810;
const GTM_TIM5_CH0_TDUC: u32 = 0xF0103814;
const GTM_TIM5_CH0_TDUV: u32 = 0xF0103818;
const GTM_TIM5_CH0_FLT_RE: u32 = 0xF010381C;
const GTM_TIM5_CH0_FLT_FE: u32 = 0xF0103820;
const GTM_TIM5_CH0_CTRL: u32 = 0xF0103824;
const GTM_TIM5_CH0_ECTRL: u32 = 0xF0103828;
const GTM_TIM5_CH0_IRQ_NOTIFY: u32 = 0xF010382C;
const GTM_TIM5_CH0_IRQ_EN: u32 = 0xF0103830;
const GTM_TIM5_CH0_IRQ_FORCINT: u32 = 0xF0103834;
const GTM_MON_STATUS: u32 = 0xF0100180;
const GTM_TIM5_CH0_IRQ_MODE: u32 = 0xF0103838;
const GTM_TIM5_CH0_EIRQ_EN: u32 = 0xF010383C;
const GTM_TIM5_INP_VAL: u32 = 0xF0103874;
const GTM_TIM5_IN_SRC: u32 = 0xF0103878;
const GTM_TIM5_RST: u32 = 0xF010387C;
const GTM_TIM5_CH1_GPR0: u32 = 0xF0103880;
const GTM_TIM5_CH1_GPR1: u32 = 0xF0103884;
const GTM_TIM5_CH1_CNT: u32 = 0xF0103888;
const GTM_TIM5_CH1_ECNT: u32 = 0xF010388C;
const GTM_TIM5_CH1_CNTS: u32 = 0xF0103890;
const GTM_MON_ACTIVITY_R0: u32 = 0xF0100184;
const GTM_TIM5_CH1_TDUC: u32 = 0xF0103894;
const GTM_TIM5_CH1_TDUV: u32 = 0xF0103898;
const GTM_TIM5_CH1_FLT_RE: u32 = 0xF010389C;
const GTM_TIM5_CH1_FLT_FE: u32 = 0xF01038A0;
const GTM_TIM5_CH1_CTRL: u32 = 0xF01038A4;
const GTM_TIM5_CH1_ECTRL: u32 = 0xF01038A8;
const GTM_TIM5_CH1_IRQ_NOTIFY: u32 = 0xF01038AC;
const GTM_TIM5_CH1_IRQ_EN: u32 = 0xF01038B0;
const GTM_TIM5_CH1_IRQ_FORCINT: u32 = 0xF01038B4;
const GTM_TIM5_CH1_IRQ_MODE: u32 = 0xF01038B8;
const GTM_TIM5_CH1_EIRQ_EN: u32 = 0xF01038BC;
const GTM_TIM5_CH2_GPR0: u32 = 0xF0103900;
const GTM_TIM5_CH2_GPR1: u32 = 0xF0103904;
const GTM_TIM5_CH2_CNT: u32 = 0xF0103908;
const GTM_TIM5_CH2_ECNT: u32 = 0xF010390C;
const GTM_TIM5_CH2_CNTS: u32 = 0xF0103910;
const GTM_TIM5_CH2_TDUC: u32 = 0xF0103914;
const GTM_TIM5_CH2_TDUV: u32 = 0xF0103918;
const GTM_TIM5_CH2_FLT_RE: u32 = 0xF010391C;
const GTM_TIM5_CH2_FLT_FE: u32 = 0xF0103920;
const GTM_TIM5_CH2_CTRL: u32 = 0xF0103924;
const GTM_TIM5_CH2_ECTRL: u32 = 0xF0103928;
const GTM_TIM5_CH2_IRQ_NOTIFY: u32 = 0xF010392C;
const GTM_TIM5_CH2_IRQ_EN: u32 = 0xF0103930;
const GTM_MON_ACTIVITY_R1: u32 = 0xF0100188;
const GTM_TIM5_CH2_IRQ_FORCINT: u32 = 0xF0103934;
const GTM_TIM5_CH2_IRQ_MODE: u32 = 0xF0103938;
const GTM_TIM5_CH2_EIRQ_EN: u32 = 0xF010393C;
const GTM_TIM5_CH3_GPR0: u32 = 0xF0103980;
const GTM_TIM5_CH3_GPR1: u32 = 0xF0103984;
const GTM_TIM5_CH3_CNT: u32 = 0xF0103988;
const GTM_TIM5_CH3_ECNT: u32 = 0xF010398C;
const GTM_TIM5_CH3_CNTS: u32 = 0xF0103990;
const GTM_TIM5_CH3_TDUC: u32 = 0xF0103994;
const GTM_TIM5_CH3_TDUV: u32 = 0xF0103998;
const GTM_TIM5_CH3_FLT_RE: u32 = 0xF010399C;
const GTM_TIM5_CH3_FLT_FE: u32 = 0xF01039A0;
const GTM_TIM5_CH3_CTRL: u32 = 0xF01039A4;
const GTM_TIM5_CH3_ECTRL: u32 = 0xF01039A8;
const GTM_TIM5_CH3_IRQ_NOTIFY: u32 = 0xF01039AC;
const GTM_TIM5_CH3_IRQ_EN: u32 = 0xF01039B0;
const GTM_TIM5_CH3_IRQ_FORCINT: u32 = 0xF01039B4;
const GTM_TIM5_CH3_IRQ_MODE: u32 = 0xF01039B8;
const GTM_TIM5_CH3_EIRQ_EN: u32 = 0xF01039BC;
const GTM_TIM5_CH4_GPR0: u32 = 0xF0103A00;
const GTM_TIM5_CH4_GPR1: u32 = 0xF0103A04;
const GTM_TIM5_CH4_CNT: u32 = 0xF0103A08;
const GTM_TIM5_CH4_ECNT: u32 = 0xF0103A0C;
const GTM_MON_ACTIVITY_MCS0: u32 = 0xF010018C;
const GTM_TIM5_CH4_CNTS: u32 = 0xF0103A10;
const GTM_TIM5_CH4_TDUC: u32 = 0xF0103A14;
const GTM_TIM5_CH4_TDUV: u32 = 0xF0103A18;
const GTM_TIM5_CH4_FLT_RE: u32 = 0xF0103A1C;
const GTM_TIM5_CH4_FLT_FE: u32 = 0xF0103A20;
const GTM_TIM5_CH4_CTRL: u32 = 0xF0103A24;
const GTM_TIM5_CH4_ECTRL: u32 = 0xF0103A28;
const GTM_TIM5_CH4_IRQ_NOTIFY: u32 = 0xF0103A2C;
const GTM_TIM5_CH4_IRQ_EN: u32 = 0xF0103A30;
const GTM_TIM5_CH4_IRQ_FORCINT: u32 = 0xF0103A34;
const GTM_MON_ACTIVITY_MCS1: u32 = 0xF0100190;
const GTM_TIM5_CH4_IRQ_MODE: u32 = 0xF0103A38;
const GTM_TIM5_CH4_EIRQ_EN: u32 = 0xF0103A3C;
const GTM_TIM5_CH5_GPR0: u32 = 0xF0103A80;
const GTM_TIM5_CH5_GPR1: u32 = 0xF0103A84;
const GTM_TIM5_CH5_CNT: u32 = 0xF0103A88;
const GTM_TIM5_CH5_ECNT: u32 = 0xF0103A8C;
const GTM_TIM5_CH5_CNTS: u32 = 0xF0103A90;
const GTM_TIM5_CH5_TDUC: u32 = 0xF0103A94;
const GTM_TIM5_CH5_TDUV: u32 = 0xF0103A98;
const GTM_TIM5_CH5_FLT_RE: u32 = 0xF0103A9C;
const GTM_MON_ACTIVITY_MCS2: u32 = 0xF0100194;
const GTM_TIM5_CH5_FLT_FE: u32 = 0xF0103AA0;
const GTM_TIM5_CH5_CTRL: u32 = 0xF0103AA4;
const GTM_TIM5_CH5_ECTRL: u32 = 0xF0103AA8;
const GTM_TIM5_CH5_IRQ_NOTIFY: u32 = 0xF0103AAC;
const GTM_TIM5_CH5_IRQ_EN: u32 = 0xF0103AB0;
const GTM_TIM5_CH5_IRQ_FORCINT: u32 = 0xF0103AB4;
const GTM_TIM5_CH5_IRQ_MODE: u32 = 0xF0103AB8;
const GTM_TIM5_CH5_EIRQ_EN: u32 = 0xF0103ABC;
const GTM_TIM5_CH6_GPR0: u32 = 0xF0103B00;
const GTM_TIM5_CH6_GPR1: u32 = 0xF0103B04;
const GTM_MON_ACTIVITY_MCS3: u32 = 0xF0100198;
const GTM_TIM5_CH6_CNT: u32 = 0xF0103B08;
const GTM_TIM5_CH6_ECNT: u32 = 0xF0103B0C;
const GTM_TIM5_CH6_CNTS: u32 = 0xF0103B10;
const GTM_TIM5_CH6_TDUC: u32 = 0xF0103B14;
const GTM_TIM5_CH6_TDUV: u32 = 0xF0103B18;
const GTM_TIM5_CH6_FLT_RE: u32 = 0xF0103B1C;
const GTM_TIM5_CH6_FLT_FE: u32 = 0xF0103B20;
const GTM_TIM5_CH6_CTRL: u32 = 0xF0103B24;
const GTM_TIM5_CH6_ECTRL: u32 = 0xF0103B28;
const GTM_TIM5_CH6_IRQ_NOTIFY: u32 = 0xF0103B2C;
const GTM_MON_ACTIVITY_MCS4: u32 = 0xF010019C;
const GTM_TIM5_CH6_IRQ_EN: u32 = 0xF0103B30;
const GTM_TIM5_CH6_IRQ_FORCINT: u32 = 0xF0103B34;
const GTM_TIM5_CH6_IRQ_MODE: u32 = 0xF0103B38;
const GTM_TIM5_CH6_EIRQ_EN: u32 = 0xF0103B3C;
const GTM_TIM5_CH7_GPR0: u32 = 0xF0103B80;
const GTM_TIM5_CH7_GPR1: u32 = 0xF0103B84;
const GTM_TIM5_CH7_CNT: u32 = 0xF0103B88;
const GTM_TIM5_CH7_ECNT: u32 = 0xF0103B8C;
const GTM_TIM5_CH7_CNTS: u32 = 0xF0103B90;
const GTM_TIM5_CH7_TDUC: u32 = 0xF0103B94;
const GTM_CMP_EN: u32 = 0xF0100200;
const GTM_TIM5_CH7_TDUV: u32 = 0xF0103B98;
const GTM_TIM5_CH7_FLT_RE: u32 = 0xF0103B9C;
const GTM_TIM5_CH7_FLT_FE: u32 = 0xF0103BA0;
const GTM_TIM5_CH7_CTRL: u32 = 0xF0103BA4;
const GTM_TIM5_CH7_ECTRL: u32 = 0xF0103BA8;
const GTM_TIM5_CH7_IRQ_NOTIFY: u32 = 0xF0103BAC;
const GTM_TIM5_CH7_IRQ_EN: u32 = 0xF0103BB0;
const GTM_TIM5_CH7_IRQ_FORCINT: u32 = 0xF0103BB4;
const GTM_TIM5_CH7_IRQ_MODE: u32 = 0xF0103BB8;
const GTM_TIM5_CH7_EIRQ_EN: u32 = 0xF0103BBC;
const GTM_CMP_IRQ_NOTIFY: u32 = 0xF0100204;
const GTM_TOM0_CH0_CTRL: u32 = 0xF0108000;
const GTM_TOM0_CH0_SR0: u32 = 0xF0108004;
const GTM_TOM0_CH0_SR1: u32 = 0xF0108008;
const GTM_TOM0_CH0_CM0: u32 = 0xF010800C;
const GTM_TOM0_CH0_CM1: u32 = 0xF0108010;
const GTM_TOM0_CH0_CN0: u32 = 0xF0108014;
const GTM_TOM0_CH0_STAT: u32 = 0xF0108018;
const GTM_TOM0_CH0_IRQ_NOTIFY: u32 = 0xF010801C;
const GTM_TOM0_CH0_IRQ_EN: u32 = 0xF0108020;
const GTM_TOM0_CH0_IRQ_FORCINT: u32 = 0xF0108024;
const GTM_CMP_IRQ_EN: u32 = 0xF0100208;
const GTM_TOM0_CH0_IRQ_MODE: u32 = 0xF0108028;
const GTM_TOM0_TGC0_GLB_CTRL: u32 = 0xF0108030;
const GTM_TOM0_TGC0_ACT_TB: u32 = 0xF0108034;
const GTM_TOM0_TGC0_FUPD_CTRL: u32 = 0xF0108038;
const GTM_TOM0_TGC0_INT_TRIG: u32 = 0xF010803C;
const GTM_TOM0_CH1_CTRL: u32 = 0xF0108040;
const GTM_TOM0_CH1_SR0: u32 = 0xF0108044;
const GTM_TOM0_CH1_SR1: u32 = 0xF0108048;
const GTM_TOM0_CH1_CM0: u32 = 0xF010804C;
const GTM_TOM0_CH1_CM1: u32 = 0xF0108050;
const GTM_CMP_IRQ_FORCINT: u32 = 0xF010020C;
const GTM_TOM0_CH1_CN0: u32 = 0xF0108054;
const GTM_TOM0_CH1_STAT: u32 = 0xF0108058;
const GTM_TOM0_CH1_IRQ_NOTIFY: u32 = 0xF010805C;
const GTM_TOM0_CH1_IRQ_EN: u32 = 0xF0108060;
const GTM_TOM0_CH1_IRQ_FORCINT: u32 = 0xF0108064;
const GTM_TOM0_CH1_IRQ_MODE: u32 = 0xF0108068;
const GTM_TOM0_TGC0_ENDIS_CTRL: u32 = 0xF0108070;
const GTM_TOM0_TGC0_ENDIS_STAT: u32 = 0xF0108074;
const GTM_TOM0_TGC0_OUTEN_CTRL: u32 = 0xF0108078;
const GTM_TOM0_TGC0_OUTEN_STAT: u32 = 0xF010807C;
const GTM_CMP_IRQ_MODE: u32 = 0xF0100210;
const GTM_TOM0_CH2_CTRL: u32 = 0xF0108080;
const GTM_TOM0_CH2_SR0: u32 = 0xF0108084;
const GTM_TOM0_CH2_SR1: u32 = 0xF0108088;
const GTM_TOM0_CH2_CM0: u32 = 0xF010808C;
const GTM_TOM0_CH2_CM1: u32 = 0xF0108090;
const GTM_TOM0_CH2_CN0: u32 = 0xF0108094;
const GTM_TOM0_CH2_STAT: u32 = 0xF0108098;
const GTM_TOM0_CH2_IRQ_NOTIFY: u32 = 0xF010809C;
const GTM_TOM0_CH2_IRQ_EN: u32 = 0xF01080A0;
const GTM_TOM0_CH2_IRQ_FORCINT: u32 = 0xF01080A4;
const GTM_CMP_EIRQ_EN: u32 = 0xF0100214;
const GTM_TOM0_CH2_IRQ_MODE: u32 = 0xF01080A8;
const GTM_TOM0_CH3_CTRL: u32 = 0xF01080C0;
const GTM_TOM0_CH3_SR0: u32 = 0xF01080C4;
const GTM_TOM0_CH3_SR1: u32 = 0xF01080C8;
const GTM_TOM0_CH3_CM0: u32 = 0xF01080CC;
const GTM_TOM0_CH3_CM1: u32 = 0xF01080D0;
const GTM_TOM0_CH3_CN0: u32 = 0xF01080D4;
const GTM_TOM0_CH3_STAT: u32 = 0xF01080D8;
const GTM_TOM0_CH3_IRQ_NOTIFY: u32 = 0xF01080DC;
const GTM_TOM0_CH3_IRQ_EN: u32 = 0xF01080E0;
const GTM_ARU_ACCESS: u32 = 0xF0100280;
const GTM_TOM0_CH3_IRQ_FORCINT: u32 = 0xF01080E4;
const GTM_TOM0_CH3_IRQ_MODE: u32 = 0xF01080E8;
const GTM_TOM0_CH4_CTRL: u32 = 0xF0108100;
const GTM_TOM0_CH4_SR0: u32 = 0xF0108104;
const GTM_TOM0_CH4_SR1: u32 = 0xF0108108;
const GTM_TOM0_CH4_CM0: u32 = 0xF010810C;
const GTM_TOM0_CH4_CM1: u32 = 0xF0108110;
const GTM_TOM0_CH4_CN0: u32 = 0xF0108114;
const GTM_TOM0_CH4_STAT: u32 = 0xF0108118;
const GTM_TOM0_CH4_IRQ_NOTIFY: u32 = 0xF010811C;
const GTM_ARU_DATA_H: u32 = 0xF0100284;
const GTM_TOM0_CH4_IRQ_EN: u32 = 0xF0108120;
const GTM_TOM0_CH4_IRQ_FORCINT: u32 = 0xF0108124;
const GTM_TOM0_CH4_IRQ_MODE: u32 = 0xF0108128;
const GTM_TOM0_CH5_CTRL: u32 = 0xF0108140;
const GTM_TOM0_CH5_SR0: u32 = 0xF0108144;
const GTM_TOM0_CH5_SR1: u32 = 0xF0108148;
const GTM_TOM0_CH5_CM0: u32 = 0xF010814C;
const GTM_TOM0_CH5_CM1: u32 = 0xF0108150;
const GTM_TOM0_CH5_CN0: u32 = 0xF0108154;
const GTM_TOM0_CH5_STAT: u32 = 0xF0108158;
const GTM_ARU_DATA_L: u32 = 0xF0100288;
const GTM_TOM0_CH5_IRQ_NOTIFY: u32 = 0xF010815C;
const GTM_TOM0_CH5_IRQ_EN: u32 = 0xF0108160;
const GTM_TOM0_CH5_IRQ_FORCINT: u32 = 0xF0108164;
const GTM_TOM0_CH5_IRQ_MODE: u32 = 0xF0108168;
const GTM_TOM0_CH6_CTRL: u32 = 0xF0108180;
const GTM_TOM0_CH6_SR0: u32 = 0xF0108184;
const GTM_TOM0_CH6_SR1: u32 = 0xF0108188;
const GTM_TOM0_CH6_CM0: u32 = 0xF010818C;
const GTM_TOM0_CH6_CM1: u32 = 0xF0108190;
const GTM_TOM0_CH6_CN0: u32 = 0xF0108194;
const GTM_ARU_DBG_ACCESS0: u32 = 0xF010028C;
const GTM_TOM0_CH6_STAT: u32 = 0xF0108198;
const GTM_TOM0_CH6_IRQ_NOTIFY: u32 = 0xF010819C;
const GTM_TOM0_CH6_IRQ_EN: u32 = 0xF01081A0;
const GTM_TOM0_CH6_IRQ_FORCINT: u32 = 0xF01081A4;
const GTM_TOM0_CH6_IRQ_MODE: u32 = 0xF01081A8;
const GTM_TOM0_CH7_CTRL: u32 = 0xF01081C0;
const GTM_TOM0_CH7_SR0: u32 = 0xF01081C4;
const GTM_TOM0_CH7_SR1: u32 = 0xF01081C8;
const GTM_TOM0_CH7_CM0: u32 = 0xF01081CC;
const GTM_TOM0_CH7_CM1: u32 = 0xF01081D0;
const GTM_ARU_DBG_DATA0_H: u32 = 0xF0100290;
const GTM_TOM0_CH7_CN0: u32 = 0xF01081D4;
const GTM_TOM0_CH7_STAT: u32 = 0xF01081D8;
const GTM_TOM0_CH7_IRQ_NOTIFY: u32 = 0xF01081DC;
const GTM_TOM0_CH7_IRQ_EN: u32 = 0xF01081E0;
const GTM_TOM0_CH7_IRQ_FORCINT: u32 = 0xF01081E4;
const GTM_TOM0_CH7_IRQ_MODE: u32 = 0xF01081E8;
const GTM_TOM0_CH8_CTRL: u32 = 0xF0108200;
const GTM_TOM0_CH8_SR0: u32 = 0xF0108204;
const GTM_TOM0_CH8_SR1: u32 = 0xF0108208;
const GTM_TOM0_CH8_CM0: u32 = 0xF010820C;
const GTM_ARU_DBG_DATA0_L: u32 = 0xF0100294;
const GTM_TOM0_CH8_CM1: u32 = 0xF0108210;
const GTM_TOM0_CH8_CN0: u32 = 0xF0108214;
const GTM_TOM0_CH8_STAT: u32 = 0xF0108218;
const GTM_TOM0_CH8_IRQ_NOTIFY: u32 = 0xF010821C;
const GTM_TOM0_CH8_IRQ_EN: u32 = 0xF0108220;
const GTM_TOM0_CH8_IRQ_FORCINT: u32 = 0xF0108224;
const GTM_TOM0_CH8_IRQ_MODE: u32 = 0xF0108228;
const GTM_TOM0_TGC1_GLB_CTRL: u32 = 0xF0108230;
const GTM_TOM0_TGC1_ACT_TB: u32 = 0xF0108234;
const GTM_TOM0_TGC1_FUPD_CTRL: u32 = 0xF0108238;
const GTM_ARU_DBG_ACCESS1: u32 = 0xF0100298;
const GTM_TOM0_TGC1_INT_TRIG: u32 = 0xF010823C;
const GTM_TOM0_CH9_CTRL: u32 = 0xF0108240;
const GTM_TOM0_CH9_SR0: u32 = 0xF0108244;
const GTM_TOM0_CH9_SR1: u32 = 0xF0108248;
const GTM_TOM0_CH9_CM0: u32 = 0xF010824C;
const GTM_TOM0_CH9_CM1: u32 = 0xF0108250;
const GTM_TOM0_CH9_CN0: u32 = 0xF0108254;
const GTM_TOM0_CH9_STAT: u32 = 0xF0108258;
const GTM_TOM0_CH9_IRQ_NOTIFY: u32 = 0xF010825C;
const GTM_TOM0_CH9_IRQ_EN: u32 = 0xF0108260;
const GTM_ARU_DBG_DATA1_H: u32 = 0xF010029C;
const GTM_TOM0_CH9_IRQ_FORCINT: u32 = 0xF0108264;
const GTM_TOM0_CH9_IRQ_MODE: u32 = 0xF0108268;
const GTM_TOM0_TGC1_ENDIS_CTRL: u32 = 0xF0108270;
const GTM_TOM0_TGC1_ENDIS_STAT: u32 = 0xF0108274;
const GTM_TOM0_TGC1_OUTEN_CTRL: u32 = 0xF0108278;
const GTM_TOM0_TGC1_OUTEN_STAT: u32 = 0xF010827C;
const GTM_TOM0_CH10_CTRL: u32 = 0xF0108280;
const GTM_TOM0_CH10_SR0: u32 = 0xF0108284;
const GTM_TOM0_CH10_SR1: u32 = 0xF0108288;
const GTM_TOM0_CH10_CM0: u32 = 0xF010828C;
const GTM_ARU_DBG_DATA1_L: u32 = 0xF01002A0;
const GTM_TOM0_CH10_CM1: u32 = 0xF0108290;
const GTM_TOM0_CH10_CN0: u32 = 0xF0108294;
const GTM_TOM0_CH10_STAT: u32 = 0xF0108298;
const GTM_TOM0_CH10_IRQ_NOTIFY: u32 = 0xF010829C;
const GTM_TOM0_CH10_IRQ_EN: u32 = 0xF01082A0;
const GTM_TOM0_CH10_IRQ_FORCINT: u32 = 0xF01082A4;
const GTM_TOM0_CH10_IRQ_MODE: u32 = 0xF01082A8;
const GTM_TOM0_CH11_CTRL: u32 = 0xF01082C0;
const GTM_TOM0_CH11_SR0: u32 = 0xF01082C4;
const GTM_TOM0_CH11_SR1: u32 = 0xF01082C8;
const GTM_ARU_IRQ_NOTIFY: u32 = 0xF01002A4;
const GTM_TOM0_CH11_CM0: u32 = 0xF01082CC;
const GTM_TOM0_CH11_CM1: u32 = 0xF01082D0;
const GTM_TOM0_CH11_CN0: u32 = 0xF01082D4;
const GTM_TOM0_CH11_STAT: u32 = 0xF01082D8;
const GTM_TOM0_CH11_IRQ_NOTIFY: u32 = 0xF01082DC;
const GTM_TOM0_CH11_IRQ_EN: u32 = 0xF01082E0;
const GTM_TOM0_CH11_IRQ_FORCINT: u32 = 0xF01082E4;
const GTM_TOM0_CH11_IRQ_MODE: u32 = 0xF01082E8;
const GTM_TOM0_CH12_CTRL: u32 = 0xF0108300;
const GTM_TOM0_CH12_SR0: u32 = 0xF0108304;
const GTM_ARU_IRQ_EN: u32 = 0xF01002A8;
const GTM_TOM0_CH12_SR1: u32 = 0xF0108308;
const GTM_TOM0_CH12_CM0: u32 = 0xF010830C;
const GTM_TOM0_CH12_CM1: u32 = 0xF0108310;
const GTM_TOM0_CH12_CN0: u32 = 0xF0108314;
const GTM_TOM0_CH12_STAT: u32 = 0xF0108318;
const GTM_TOM0_CH12_IRQ_NOTIFY: u32 = 0xF010831C;
const GTM_TOM0_CH12_IRQ_EN: u32 = 0xF0108320;
const GTM_TOM0_CH12_IRQ_FORCINT: u32 = 0xF0108324;
const GTM_TOM0_CH12_IRQ_MODE: u32 = 0xF0108328;
const GTM_TOM0_CH13_CTRL: u32 = 0xF0108340;
const GTM_ARU_IRQ_FORCINT: u32 = 0xF01002AC;
const GTM_TOM0_CH13_SR0: u32 = 0xF0108344;
const GTM_TOM0_CH13_SR1: u32 = 0xF0108348;
const GTM_TOM0_CH13_CM0: u32 = 0xF010834C;
const GTM_TOM0_CH13_CM1: u32 = 0xF0108350;
const GTM_TOM0_CH13_CN0: u32 = 0xF0108354;
const GTM_TOM0_CH13_STAT: u32 = 0xF0108358;
const GTM_TOM0_CH13_IRQ_NOTIFY: u32 = 0xF010835C;
const GTM_TOM0_CH13_IRQ_EN: u32 = 0xF0108360;
const GTM_TOM0_CH13_IRQ_FORCINT: u32 = 0xF0108364;
const GTM_TOM0_CH13_IRQ_MODE: u32 = 0xF0108368;
const GTM_ARU_IRQ_MODE: u32 = 0xF01002B0;
const GTM_TOM0_CH14_CTRL: u32 = 0xF0108380;
const GTM_TOM0_CH14_SR0: u32 = 0xF0108384;
const GTM_TOM0_CH14_SR1: u32 = 0xF0108388;
const GTM_TOM0_CH14_CM0: u32 = 0xF010838C;
const GTM_TOM0_CH14_CM1: u32 = 0xF0108390;
const GTM_TOM0_CH14_CN0: u32 = 0xF0108394;
const GTM_TOM0_CH14_STAT: u32 = 0xF0108398;
const GTM_TOM0_CH14_IRQ_NOTIFY: u32 = 0xF010839C;
const GTM_TOM0_CH14_IRQ_EN: u32 = 0xF01083A0;
const GTM_TOM0_CH14_IRQ_FORCINT: u32 = 0xF01083A4;
const GTM_ARU_CADDR_END: u32 = 0xF01002B4;
const GTM_TOM0_CH14_IRQ_MODE: u32 = 0xF01083A8;
const GTM_TOM0_CH15_CTRL: u32 = 0xF01083C0;
const GTM_TOM0_CH15_SR0: u32 = 0xF01083C4;
const GTM_TOM0_CH15_SR1: u32 = 0xF01083C8;
const GTM_TOM0_CH15_CM0: u32 = 0xF01083CC;
const GTM_TOM0_CH15_CM1: u32 = 0xF01083D0;
const GTM_TOM0_CH15_CN0: u32 = 0xF01083D4;
const GTM_TOM0_CH15_STAT: u32 = 0xF01083D8;
const GTM_TOM0_CH15_IRQ_NOTIFY: u32 = 0xF01083DC;
const GTM_TOM0_CH15_IRQ_EN: u32 = 0xF01083E0;
const GTM_ARU_CTRL: u32 = 0xF01002BC;
const GTM_TOM0_CH15_IRQ_FORCINT: u32 = 0xF01083E4;
const GTM_TOM0_CH15_IRQ_MODE: u32 = 0xF01083E8;
const GTM_TOM1_CH0_CTRL: u32 = 0xF0108800;
const GTM_TOM1_CH0_SR0: u32 = 0xF0108804;
const GTM_TOM1_CH0_SR1: u32 = 0xF0108808;
const GTM_TOM1_CH0_CM0: u32 = 0xF010880C;
const GTM_TOM1_CH0_CM1: u32 = 0xF0108810;
const GTM_TOM1_CH0_CN0: u32 = 0xF0108814;
const GTM_TOM1_CH0_STAT: u32 = 0xF0108818;
const GTM_TOM1_CH0_IRQ_NOTIFY: u32 = 0xF010881C;
const GTM_ARU_DYN_CTRL0: u32 = 0xF01002C0;
const GTM_TOM1_CH0_IRQ_EN: u32 = 0xF0108820;
const GTM_TOM1_CH0_IRQ_FORCINT: u32 = 0xF0108824;
const GTM_TOM1_CH0_IRQ_MODE: u32 = 0xF0108828;
const GTM_TOM1_TGC0_GLB_CTRL: u32 = 0xF0108830;
const GTM_TOM1_TGC0_ACT_TB: u32 = 0xF0108834;
const GTM_TOM1_TGC0_FUPD_CTRL: u32 = 0xF0108838;
const GTM_TOM1_TGC0_INT_TRIG: u32 = 0xF010883C;
const GTM_TOM1_CH1_CTRL: u32 = 0xF0108840;
const GTM_TOM1_CH1_SR0: u32 = 0xF0108844;
const GTM_TOM1_CH1_SR1: u32 = 0xF0108848;
const GTM_TOM1_CH1_CM0: u32 = 0xF010884C;
const GTM_TOM1_CH1_CM1: u32 = 0xF0108850;
const GTM_TOM1_CH1_CN0: u32 = 0xF0108854;
const GTM_TOM1_CH1_STAT: u32 = 0xF0108858;
const GTM_TOM1_CH1_IRQ_NOTIFY: u32 = 0xF010885C;
const GTM_TOM1_CH1_IRQ_EN: u32 = 0xF0108860;
const GTM_TOM1_CH1_IRQ_FORCINT: u32 = 0xF0108864;
const GTM_TOM1_CH1_IRQ_MODE: u32 = 0xF0108868;
const GTM_TOM1_TGC0_ENDIS_CTRL: u32 = 0xF0108870;
const GTM_TOM1_TGC0_ENDIS_STAT: u32 = 0xF0108874;
const GTM_TOM1_TGC0_OUTEN_CTRL: u32 = 0xF0108878;
const GTM_TOM1_TGC0_OUTEN_STAT: u32 = 0xF010887C;
const GTM_TOM1_CH2_CTRL: u32 = 0xF0108880;
const GTM_ARU_DYN_CTRL1: u32 = 0xF01002C4;
const GTM_TOM1_CH2_SR0: u32 = 0xF0108884;
const GTM_TOM1_CH2_SR1: u32 = 0xF0108888;
const GTM_TOM1_CH2_CM0: u32 = 0xF010888C;
const GTM_TOM1_CH2_CM1: u32 = 0xF0108890;
const GTM_TOM1_CH2_CN0: u32 = 0xF0108894;
const GTM_TOM1_CH2_STAT: u32 = 0xF0108898;
const GTM_TOM1_CH2_IRQ_NOTIFY: u32 = 0xF010889C;
const GTM_TOM1_CH2_IRQ_EN: u32 = 0xF01088A0;
const GTM_TOM1_CH2_IRQ_FORCINT: u32 = 0xF01088A4;
const GTM_TOM1_CH2_IRQ_MODE: u32 = 0xF01088A8;
const GTM_TOM1_CH3_CTRL: u32 = 0xF01088C0;
const GTM_TOM1_CH3_SR0: u32 = 0xF01088C4;
const GTM_TOM1_CH3_SR1: u32 = 0xF01088C8;
const GTM_TOM1_CH3_CM0: u32 = 0xF01088CC;
const GTM_TOM1_CH3_CM1: u32 = 0xF01088D0;
const GTM_TOM1_CH3_CN0: u32 = 0xF01088D4;
const GTM_TOM1_CH3_STAT: u32 = 0xF01088D8;
const GTM_TOM1_CH3_IRQ_NOTIFY: u32 = 0xF01088DC;
const GTM_TOM1_CH3_IRQ_EN: u32 = 0xF01088E0;
const GTM_TOM1_CH3_IRQ_FORCINT: u32 = 0xF01088E4;
const GTM_TOM1_CH3_IRQ_MODE: u32 = 0xF01088E8;
const GTM_TOM1_CH4_CTRL: u32 = 0xF0108900;
const GTM_TOM1_CH4_SR0: u32 = 0xF0108904;
const GTM_TOM1_CH4_SR1: u32 = 0xF0108908;
const GTM_ARU_DYN_ROUTE_LOW0: u32 = 0xF01002C8;
const GTM_TOM1_CH4_CM0: u32 = 0xF010890C;
const GTM_TOM1_CH4_CM1: u32 = 0xF0108910;
const GTM_TOM1_CH4_CN0: u32 = 0xF0108914;
const GTM_TOM1_CH4_STAT: u32 = 0xF0108918;
const GTM_TOM1_CH4_IRQ_NOTIFY: u32 = 0xF010891C;
const GTM_TOM1_CH4_IRQ_EN: u32 = 0xF0108920;
const GTM_TOM1_CH4_IRQ_FORCINT: u32 = 0xF0108924;
const GTM_TOM1_CH4_IRQ_MODE: u32 = 0xF0108928;
const GTM_TOM1_CH5_CTRL: u32 = 0xF0108940;
const GTM_TOM1_CH5_SR0: u32 = 0xF0108944;
const GTM_TOM1_CH5_SR1: u32 = 0xF0108948;
const GTM_TOM1_CH5_CM0: u32 = 0xF010894C;
const GTM_TOM1_CH5_CM1: u32 = 0xF0108950;
const GTM_TOM1_CH5_CN0: u32 = 0xF0108954;
const GTM_TOM1_CH5_STAT: u32 = 0xF0108958;
const GTM_TOM1_CH5_IRQ_NOTIFY: u32 = 0xF010895C;
const GTM_TOM1_CH5_IRQ_EN: u32 = 0xF0108960;
const GTM_TOM1_CH5_IRQ_FORCINT: u32 = 0xF0108964;
const GTM_TOM1_CH5_IRQ_MODE: u32 = 0xF0108968;
const GTM_TOM1_CH6_CTRL: u32 = 0xF0108980;
const GTM_TOM1_CH6_SR0: u32 = 0xF0108984;
const GTM_TOM1_CH6_SR1: u32 = 0xF0108988;
const GTM_TOM1_CH6_CM0: u32 = 0xF010898C;
const GTM_ARU_DYN_ROUTE_LOW1: u32 = 0xF01002CC;
const GTM_TOM1_CH6_CM1: u32 = 0xF0108990;
const GTM_TOM1_CH6_CN0: u32 = 0xF0108994;
const GTM_TOM1_CH6_STAT: u32 = 0xF0108998;
const GTM_TOM1_CH6_IRQ_NOTIFY: u32 = 0xF010899C;
const GTM_TOM1_CH6_IRQ_EN: u32 = 0xF01089A0;
const GTM_TOM1_CH6_IRQ_FORCINT: u32 = 0xF01089A4;
const GTM_TOM1_CH6_IRQ_MODE: u32 = 0xF01089A8;
const GTM_TOM1_CH7_CTRL: u32 = 0xF01089C0;
const GTM_TOM1_CH7_SR0: u32 = 0xF01089C4;
const GTM_TOM1_CH7_SR1: u32 = 0xF01089C8;
const GTM_TOM1_CH7_CM0: u32 = 0xF01089CC;
const GTM_TOM1_CH7_CM1: u32 = 0xF01089D0;
const GTM_TOM1_CH7_CN0: u32 = 0xF01089D4;
const GTM_TOM1_CH7_STAT: u32 = 0xF01089D8;
const GTM_TOM1_CH7_IRQ_NOTIFY: u32 = 0xF01089DC;
const GTM_TOM1_CH7_IRQ_EN: u32 = 0xF01089E0;
const GTM_TOM1_CH7_IRQ_FORCINT: u32 = 0xF01089E4;
const GTM_TOM1_CH7_IRQ_MODE: u32 = 0xF01089E8;
const GTM_TOM1_CH8_CTRL: u32 = 0xF0108A00;
const GTM_TOM1_CH8_SR0: u32 = 0xF0108A04;
const GTM_TOM1_CH8_SR1: u32 = 0xF0108A08;
const GTM_TOM1_CH8_CM0: u32 = 0xF0108A0C;
const GTM_TOM1_CH8_CM1: u32 = 0xF0108A10;
const GTM_ARU_DYN_ROUTE_HIGH0: u32 = 0xF01002D0;
const GTM_TOM1_CH8_CN0: u32 = 0xF0108A14;
const GTM_TOM1_CH8_STAT: u32 = 0xF0108A18;
const GTM_TOM1_CH8_IRQ_NOTIFY: u32 = 0xF0108A1C;
const GTM_TOM1_CH8_IRQ_EN: u32 = 0xF0108A20;
const GTM_TOM1_CH8_IRQ_FORCINT: u32 = 0xF0108A24;
const GTM_TOM1_CH8_IRQ_MODE: u32 = 0xF0108A28;
const GTM_TOM1_TGC1_GLB_CTRL: u32 = 0xF0108A30;
const GTM_TOM1_TGC1_ACT_TB: u32 = 0xF0108A34;
const GTM_TOM1_TGC1_FUPD_CTRL: u32 = 0xF0108A38;
const GTM_TOM1_TGC1_INT_TRIG: u32 = 0xF0108A3C;
const GTM_TOM1_CH9_CTRL: u32 = 0xF0108A40;
const GTM_TOM1_CH9_SR0: u32 = 0xF0108A44;
const GTM_TOM1_CH9_SR1: u32 = 0xF0108A48;
const GTM_TOM1_CH9_CM0: u32 = 0xF0108A4C;
const GTM_TOM1_CH9_CM1: u32 = 0xF0108A50;
const GTM_TOM1_CH9_CN0: u32 = 0xF0108A54;
const GTM_TOM1_CH9_STAT: u32 = 0xF0108A58;
const GTM_TOM1_CH9_IRQ_NOTIFY: u32 = 0xF0108A5C;
const GTM_TOM1_CH9_IRQ_EN: u32 = 0xF0108A60;
const GTM_TOM1_CH9_IRQ_FORCINT: u32 = 0xF0108A64;
const GTM_TOM1_CH9_IRQ_MODE: u32 = 0xF0108A68;
const GTM_TOM1_TGC1_ENDIS_CTRL: u32 = 0xF0108A70;
const GTM_TOM1_TGC1_ENDIS_STAT: u32 = 0xF0108A74;
const GTM_TOM1_TGC1_OUTEN_CTRL: u32 = 0xF0108A78;
const GTM_ARU_DYN_ROUTE_HIGH1: u32 = 0xF01002D4;
const GTM_TOM1_TGC1_OUTEN_STAT: u32 = 0xF0108A7C;
const GTM_TOM1_CH10_CTRL: u32 = 0xF0108A80;
const GTM_TOM1_CH10_SR0: u32 = 0xF0108A84;
const GTM_TOM1_CH10_SR1: u32 = 0xF0108A88;
const GTM_TOM1_CH10_CM0: u32 = 0xF0108A8C;
const GTM_TOM1_CH10_CM1: u32 = 0xF0108A90;
const GTM_TOM1_CH10_CN0: u32 = 0xF0108A94;
const GTM_TOM1_CH10_STAT: u32 = 0xF0108A98;
const GTM_TOM1_CH10_IRQ_NOTIFY: u32 = 0xF0108A9C;
const GTM_TOM1_CH10_IRQ_EN: u32 = 0xF0108AA0;
const GTM_TOM1_CH10_IRQ_FORCINT: u32 = 0xF0108AA4;
const GTM_TOM1_CH10_IRQ_MODE: u32 = 0xF0108AA8;
const GTM_TOM1_CH11_CTRL: u32 = 0xF0108AC0;
const GTM_TOM1_CH11_SR0: u32 = 0xF0108AC4;
const GTM_TOM1_CH11_SR1: u32 = 0xF0108AC8;
const GTM_TOM1_CH11_CM0: u32 = 0xF0108ACC;
const GTM_TOM1_CH11_CM1: u32 = 0xF0108AD0;
const GTM_TOM1_CH11_CN0: u32 = 0xF0108AD4;
const GTM_TOM1_CH11_STAT: u32 = 0xF0108AD8;
const GTM_TOM1_CH11_IRQ_NOTIFY: u32 = 0xF0108ADC;
const GTM_TOM1_CH11_IRQ_EN: u32 = 0xF0108AE0;
const GTM_TOM1_CH11_IRQ_FORCINT: u32 = 0xF0108AE4;
const GTM_TOM1_CH11_IRQ_MODE: u32 = 0xF0108AE8;
const GTM_ARU_DYN_ROUTE_SR_LOW0: u32 = 0xF01002D8;
const GTM_TOM1_CH12_CTRL: u32 = 0xF0108B00;
const GTM_TOM1_CH12_SR0: u32 = 0xF0108B04;
const GTM_TOM1_CH12_SR1: u32 = 0xF0108B08;
const GTM_TOM1_CH12_CM0: u32 = 0xF0108B0C;
const GTM_TOM1_CH12_CM1: u32 = 0xF0108B10;
const GTM_TOM1_CH12_CN0: u32 = 0xF0108B14;
const GTM_TOM1_CH12_STAT: u32 = 0xF0108B18;
const GTM_TOM1_CH12_IRQ_NOTIFY: u32 = 0xF0108B1C;
const GTM_TOM1_CH12_IRQ_EN: u32 = 0xF0108B20;
const GTM_TOM1_CH12_IRQ_FORCINT: u32 = 0xF0108B24;
const GTM_TOM1_CH12_IRQ_MODE: u32 = 0xF0108B28;
const GTM_TOM1_CH13_CTRL: u32 = 0xF0108B40;
const GTM_TOM1_CH13_SR0: u32 = 0xF0108B44;
const GTM_TOM1_CH13_SR1: u32 = 0xF0108B48;
const GTM_TOM1_CH13_CM0: u32 = 0xF0108B4C;
const GTM_TOM1_CH13_CM1: u32 = 0xF0108B50;
const GTM_TOM1_CH13_CN0: u32 = 0xF0108B54;
const GTM_TOM1_CH13_STAT: u32 = 0xF0108B58;
const GTM_TOM1_CH13_IRQ_NOTIFY: u32 = 0xF0108B5C;
const GTM_TOM1_CH13_IRQ_EN: u32 = 0xF0108B60;
const GTM_TOM1_CH13_IRQ_FORCINT: u32 = 0xF0108B64;
const GTM_TOM1_CH13_IRQ_MODE: u32 = 0xF0108B68;
const GTM_TOM1_CH14_CTRL: u32 = 0xF0108B80;
const GTM_ARU_DYN_ROUTE_SR_LOW1: u32 = 0xF01002DC;
const GTM_TOM1_CH14_SR0: u32 = 0xF0108B84;
const GTM_TOM1_CH14_SR1: u32 = 0xF0108B88;
const GTM_TOM1_CH14_CM0: u32 = 0xF0108B8C;
const GTM_TOM1_CH14_CM1: u32 = 0xF0108B90;
const GTM_TOM1_CH14_CN0: u32 = 0xF0108B94;
const GTM_TOM1_CH14_STAT: u32 = 0xF0108B98;
const GTM_TOM1_CH14_IRQ_NOTIFY: u32 = 0xF0108B9C;
const GTM_TOM1_CH14_IRQ_EN: u32 = 0xF0108BA0;
const GTM_TOM1_CH14_IRQ_FORCINT: u32 = 0xF0108BA4;
const GTM_TOM1_CH14_IRQ_MODE: u32 = 0xF0108BA8;
const GTM_TOM1_CH15_CTRL: u32 = 0xF0108BC0;
const GTM_TOM1_CH15_SR0: u32 = 0xF0108BC4;
const GTM_TOM1_CH15_SR1: u32 = 0xF0108BC8;
const GTM_TOM1_CH15_CM0: u32 = 0xF0108BCC;
const GTM_TOM1_CH15_CM1: u32 = 0xF0108BD0;
const GTM_TOM1_CH15_CN0: u32 = 0xF0108BD4;
const GTM_TOM1_CH15_STAT: u32 = 0xF0108BD8;
const GTM_TOM1_CH15_IRQ_NOTIFY: u32 = 0xF0108BDC;
const GTM_TOM1_CH15_IRQ_EN: u32 = 0xF0108BE0;
const GTM_TOM1_CH15_IRQ_FORCINT: u32 = 0xF0108BE4;
const GTM_TOM1_CH15_IRQ_MODE: u32 = 0xF0108BE8;
const GTM_TOM2_CH0_CTRL: u32 = 0xF0109000;
const GTM_TOM2_CH0_SR0: u32 = 0xF0109004;
const GTM_TOM2_CH0_SR1: u32 = 0xF0109008;
const GTM_ARU_DYN_ROUTE_SR_HIGH0: u32 = 0xF01002E0;
const GTM_TOM2_CH0_CM0: u32 = 0xF010900C;
const GTM_TOM2_CH0_CM1: u32 = 0xF0109010;
const GTM_TOM2_CH0_CN0: u32 = 0xF0109014;
const GTM_TOM2_CH0_STAT: u32 = 0xF0109018;
const GTM_TOM2_CH0_IRQ_NOTIFY: u32 = 0xF010901C;
const GTM_TOM2_CH0_IRQ_EN: u32 = 0xF0109020;
const GTM_TOM2_CH0_IRQ_FORCINT: u32 = 0xF0109024;
const GTM_TOM2_CH0_IRQ_MODE: u32 = 0xF0109028;
const GTM_TOM2_TGC0_GLB_CTRL: u32 = 0xF0109030;
const GTM_TOM2_TGC0_ACT_TB: u32 = 0xF0109034;
const GTM_TOM2_TGC0_FUPD_CTRL: u32 = 0xF0109038;
const GTM_TOM2_TGC0_INT_TRIG: u32 = 0xF010903C;
const GTM_TOM2_CH1_CTRL: u32 = 0xF0109040;
const GTM_TOM2_CH1_SR0: u32 = 0xF0109044;
const GTM_TOM2_CH1_SR1: u32 = 0xF0109048;
const GTM_TOM2_CH1_CM0: u32 = 0xF010904C;
const GTM_TOM2_CH1_CM1: u32 = 0xF0109050;
const GTM_TOM2_CH1_CN0: u32 = 0xF0109054;
const GTM_TOM2_CH1_STAT: u32 = 0xF0109058;
const GTM_TOM2_CH1_IRQ_NOTIFY: u32 = 0xF010905C;
const GTM_TOM2_CH1_IRQ_EN: u32 = 0xF0109060;
const GTM_TOM2_CH1_IRQ_FORCINT: u32 = 0xF0109064;
const GTM_TOM2_CH1_IRQ_MODE: u32 = 0xF0109068;
const GTM_ARU_DYN_ROUTE_SR_HIGH1: u32 = 0xF01002E4;
const GTM_TOM2_TGC0_ENDIS_CTRL: u32 = 0xF0109070;
const GTM_TOM2_TGC0_ENDIS_STAT: u32 = 0xF0109074;
const GTM_TOM2_TGC0_OUTEN_CTRL: u32 = 0xF0109078;
const GTM_TOM2_TGC0_OUTEN_STAT: u32 = 0xF010907C;
const GTM_TOM2_CH2_CTRL: u32 = 0xF0109080;
const GTM_TOM2_CH2_SR0: u32 = 0xF0109084;
const GTM_TOM2_CH2_SR1: u32 = 0xF0109088;
const GTM_TOM2_CH2_CM0: u32 = 0xF010908C;
const GTM_TOM2_CH2_CM1: u32 = 0xF0109090;
const GTM_TOM2_CH2_CN0: u32 = 0xF0109094;
const GTM_TOM2_CH2_STAT: u32 = 0xF0109098;
const GTM_TOM2_CH2_IRQ_NOTIFY: u32 = 0xF010909C;
const GTM_TOM2_CH2_IRQ_EN: u32 = 0xF01090A0;
const GTM_TOM2_CH2_IRQ_FORCINT: u32 = 0xF01090A4;
const GTM_TOM2_CH2_IRQ_MODE: u32 = 0xF01090A8;
const GTM_TOM2_CH3_CTRL: u32 = 0xF01090C0;
const GTM_TOM2_CH3_SR0: u32 = 0xF01090C4;
const GTM_TOM2_CH3_SR1: u32 = 0xF01090C8;
const GTM_TOM2_CH3_CM0: u32 = 0xF01090CC;
const GTM_TOM2_CH3_CM1: u32 = 0xF01090D0;
const GTM_TOM2_CH3_CN0: u32 = 0xF01090D4;
const GTM_TOM2_CH3_STAT: u32 = 0xF01090D8;
const GTM_TOM2_CH3_IRQ_NOTIFY: u32 = 0xF01090DC;
const GTM_ARU_DYN_RDADDR0: u32 = 0xF01002E8;
const GTM_TOM2_CH3_IRQ_EN: u32 = 0xF01090E0;
const GTM_TOM2_CH3_IRQ_FORCINT: u32 = 0xF01090E4;
const GTM_TOM2_CH3_IRQ_MODE: u32 = 0xF01090E8;
const GTM_TOM2_CH4_CTRL: u32 = 0xF0109100;
const GTM_TOM2_CH4_SR0: u32 = 0xF0109104;
const GTM_TOM2_CH4_SR1: u32 = 0xF0109108;
const GTM_TOM2_CH4_CM0: u32 = 0xF010910C;
const GTM_TOM2_CH4_CM1: u32 = 0xF0109110;
const GTM_TOM2_CH4_CN0: u32 = 0xF0109114;
const GTM_TOM2_CH4_STAT: u32 = 0xF0109118;
const GTM_TOM2_CH4_IRQ_NOTIFY: u32 = 0xF010911C;
const GTM_TOM2_CH4_IRQ_EN: u32 = 0xF0109120;
const GTM_TOM2_CH4_IRQ_FORCINT: u32 = 0xF0109124;
const GTM_TOM2_CH4_IRQ_MODE: u32 = 0xF0109128;
const GTM_TOM2_CH5_CTRL: u32 = 0xF0109140;
const GTM_TOM2_CH5_SR0: u32 = 0xF0109144;
const GTM_TOM2_CH5_SR1: u32 = 0xF0109148;
const GTM_TOM2_CH5_CM0: u32 = 0xF010914C;
const GTM_TOM2_CH5_CM1: u32 = 0xF0109150;
const GTM_TOM2_CH5_CN0: u32 = 0xF0109154;
const GTM_TOM2_CH5_STAT: u32 = 0xF0109158;
const GTM_TOM2_CH5_IRQ_NOTIFY: u32 = 0xF010915C;
const GTM_TOM2_CH5_IRQ_EN: u32 = 0xF0109160;
const GTM_TOM2_CH5_IRQ_FORCINT: u32 = 0xF0109164;
const GTM_ARU_DYN_RDADDR1: u32 = 0xF01002EC;
const GTM_TOM2_CH5_IRQ_MODE: u32 = 0xF0109168;
const GTM_TOM2_CH6_CTRL: u32 = 0xF0109180;
const GTM_TOM2_CH6_SR0: u32 = 0xF0109184;
const GTM_TOM2_CH6_SR1: u32 = 0xF0109188;
const GTM_TOM2_CH6_CM0: u32 = 0xF010918C;
const GTM_TOM2_CH6_CM1: u32 = 0xF0109190;
const GTM_TOM2_CH6_CN0: u32 = 0xF0109194;
const GTM_TOM2_CH6_STAT: u32 = 0xF0109198;
const GTM_TOM2_CH6_IRQ_NOTIFY: u32 = 0xF010919C;
const GTM_TOM2_CH6_IRQ_EN: u32 = 0xF01091A0;
const GTM_TOM2_CH6_IRQ_FORCINT: u32 = 0xF01091A4;
const GTM_TOM2_CH6_IRQ_MODE: u32 = 0xF01091A8;
const GTM_TOM2_CH7_CTRL: u32 = 0xF01091C0;
const GTM_TOM2_CH7_SR0: u32 = 0xF01091C4;
const GTM_TOM2_CH7_SR1: u32 = 0xF01091C8;
const GTM_TOM2_CH7_CM0: u32 = 0xF01091CC;
const GTM_TOM2_CH7_CM1: u32 = 0xF01091D0;
const GTM_TOM2_CH7_CN0: u32 = 0xF01091D4;
const GTM_TOM2_CH7_STAT: u32 = 0xF01091D8;
const GTM_TOM2_CH7_IRQ_NOTIFY: u32 = 0xF01091DC;
const GTM_TOM2_CH7_IRQ_EN: u32 = 0xF01091E0;
const GTM_TOM2_CH7_IRQ_FORCINT: u32 = 0xF01091E4;
const GTM_TOM2_CH7_IRQ_MODE: u32 = 0xF01091E8;
const GTM_ARU_CADDR: u32 = 0xF01002FC;
const GTM_TOM2_CH8_CTRL: u32 = 0xF0109200;
const GTM_TOM2_CH8_SR0: u32 = 0xF0109204;
const GTM_TOM2_CH8_SR1: u32 = 0xF0109208;
const GTM_TOM2_CH8_CM0: u32 = 0xF010920C;
const GTM_TOM2_CH8_CM1: u32 = 0xF0109210;
const GTM_TOM2_CH8_CN0: u32 = 0xF0109214;
const GTM_TOM2_CH8_STAT: u32 = 0xF0109218;
const GTM_TOM2_CH8_IRQ_NOTIFY: u32 = 0xF010921C;
const GTM_TOM2_CH8_IRQ_EN: u32 = 0xF0109220;
const GTM_TOM2_CH8_IRQ_FORCINT: u32 = 0xF0109224;
const GTM_CMU_CLK_EN: u32 = 0xF0100300;
const GTM_TOM2_CH8_IRQ_MODE: u32 = 0xF0109228;
const GTM_TOM2_TGC1_GLB_CTRL: u32 = 0xF0109230;
const GTM_TOM2_TGC1_ACT_TB: u32 = 0xF0109234;
const GTM_TOM2_TGC1_FUPD_CTRL: u32 = 0xF0109238;
const GTM_TOM2_TGC1_INT_TRIG: u32 = 0xF010923C;
const GTM_TOM2_CH9_CTRL: u32 = 0xF0109240;
const GTM_TOM2_CH9_SR0: u32 = 0xF0109244;
const GTM_TOM2_CH9_SR1: u32 = 0xF0109248;
const GTM_TOM2_CH9_CM0: u32 = 0xF010924C;
const GTM_TOM2_CH9_CM1: u32 = 0xF0109250;
const GTM_CMU_GCLK_NUM: u32 = 0xF0100304;
const GTM_TOM2_CH9_CN0: u32 = 0xF0109254;
const GTM_TOM2_CH9_STAT: u32 = 0xF0109258;
const GTM_TOM2_CH9_IRQ_NOTIFY: u32 = 0xF010925C;
const GTM_TOM2_CH9_IRQ_EN: u32 = 0xF0109260;
const GTM_TOM2_CH9_IRQ_FORCINT: u32 = 0xF0109264;
const GTM_TOM2_CH9_IRQ_MODE: u32 = 0xF0109268;
const GTM_TOM2_TGC1_ENDIS_CTRL: u32 = 0xF0109270;
const GTM_TOM2_TGC1_ENDIS_STAT: u32 = 0xF0109274;
const GTM_TOM2_TGC1_OUTEN_CTRL: u32 = 0xF0109278;
const GTM_TOM2_TGC1_OUTEN_STAT: u32 = 0xF010927C;
const GTM_CMU_GCLK_DEN: u32 = 0xF0100308;
const GTM_TOM2_CH10_CTRL: u32 = 0xF0109280;
const GTM_TOM2_CH10_SR0: u32 = 0xF0109284;
const GTM_TOM2_CH10_SR1: u32 = 0xF0109288;
const GTM_TOM2_CH10_CM0: u32 = 0xF010928C;
const GTM_TOM2_CH10_CM1: u32 = 0xF0109290;
const GTM_TOM2_CH10_CN0: u32 = 0xF0109294;
const GTM_TOM2_CH10_STAT: u32 = 0xF0109298;
const GTM_TOM2_CH10_IRQ_NOTIFY: u32 = 0xF010929C;
const GTM_TOM2_CH10_IRQ_EN: u32 = 0xF01092A0;
const GTM_TOM2_CH10_IRQ_FORCINT: u32 = 0xF01092A4;
const GTM_CMU_CLK0_CTRL: u32 = 0xF010030C;
const GTM_TOM2_CH10_IRQ_MODE: u32 = 0xF01092A8;
const GTM_TOM2_CH11_CTRL: u32 = 0xF01092C0;
const GTM_TOM2_CH11_SR0: u32 = 0xF01092C4;
const GTM_TOM2_CH11_SR1: u32 = 0xF01092C8;
const GTM_TOM2_CH11_CM0: u32 = 0xF01092CC;
const GTM_TOM2_CH11_CM1: u32 = 0xF01092D0;
const GTM_TOM2_CH11_CN0: u32 = 0xF01092D4;
const GTM_TOM2_CH11_STAT: u32 = 0xF01092D8;
const GTM_TOM2_CH11_IRQ_NOTIFY: u32 = 0xF01092DC;
const GTM_TOM2_CH11_IRQ_EN: u32 = 0xF01092E0;
const GTM_TOM2_CH11_IRQ_FORCINT: u32 = 0xF01092E4;
const GTM_TOM2_CH11_IRQ_MODE: u32 = 0xF01092E8;
const GTM_TOM2_CH12_CTRL: u32 = 0xF0109300;
const GTM_TOM2_CH12_SR0: u32 = 0xF0109304;
const GTM_TOM2_CH12_SR1: u32 = 0xF0109308;
const GTM_TOM2_CH12_CM0: u32 = 0xF010930C;
const GTM_TOM2_CH12_CM1: u32 = 0xF0109310;
const GTM_TOM2_CH12_CN0: u32 = 0xF0109314;
const GTM_TOM2_CH12_STAT: u32 = 0xF0109318;
const GTM_TOM2_CH12_IRQ_NOTIFY: u32 = 0xF010931C;
const GTM_TOM2_CH12_IRQ_EN: u32 = 0xF0109320;
const GTM_TOM2_CH12_IRQ_FORCINT: u32 = 0xF0109324;
const GTM_TOM2_CH12_IRQ_MODE: u32 = 0xF0109328;
const GTM_CMU_CLK1_CTRL: u32 = 0xF0100310;
const GTM_TOM2_CH13_CTRL: u32 = 0xF0109340;
const GTM_TOM2_CH13_SR0: u32 = 0xF0109344;
const GTM_TOM2_CH13_SR1: u32 = 0xF0109348;
const GTM_TOM2_CH13_CM0: u32 = 0xF010934C;
const GTM_TOM2_CH13_CM1: u32 = 0xF0109350;
const GTM_TOM2_CH13_CN0: u32 = 0xF0109354;
const GTM_TOM2_CH13_STAT: u32 = 0xF0109358;
const GTM_TOM2_CH13_IRQ_NOTIFY: u32 = 0xF010935C;
const GTM_TOM2_CH13_IRQ_EN: u32 = 0xF0109360;
const GTM_TOM2_CH13_IRQ_FORCINT: u32 = 0xF0109364;
const GTM_TOM2_CH13_IRQ_MODE: u32 = 0xF0109368;
const GTM_TOM2_CH14_CTRL: u32 = 0xF0109380;
const GTM_TOM2_CH14_SR0: u32 = 0xF0109384;
const GTM_TOM2_CH14_SR1: u32 = 0xF0109388;
const GTM_TOM2_CH14_CM0: u32 = 0xF010938C;
const GTM_TOM2_CH14_CM1: u32 = 0xF0109390;
const GTM_TOM2_CH14_CN0: u32 = 0xF0109394;
const GTM_TOM2_CH14_STAT: u32 = 0xF0109398;
const GTM_TOM2_CH14_IRQ_NOTIFY: u32 = 0xF010939C;
const GTM_TOM2_CH14_IRQ_EN: u32 = 0xF01093A0;
const GTM_TOM2_CH14_IRQ_FORCINT: u32 = 0xF01093A4;
const GTM_TOM2_CH14_IRQ_MODE: u32 = 0xF01093A8;
const GTM_TOM2_CH15_CTRL: u32 = 0xF01093C0;
const GTM_TOM2_CH15_SR0: u32 = 0xF01093C4;
const GTM_CMU_CLK2_CTRL: u32 = 0xF0100314;
const GTM_TOM2_CH15_SR1: u32 = 0xF01093C8;
const GTM_TOM2_CH15_CM0: u32 = 0xF01093CC;
const GTM_TOM2_CH15_CM1: u32 = 0xF01093D0;
const GTM_TOM2_CH15_CN0: u32 = 0xF01093D4;
const GTM_TOM2_CH15_STAT: u32 = 0xF01093D8;
const GTM_TOM2_CH15_IRQ_NOTIFY: u32 = 0xF01093DC;
const GTM_TOM2_CH15_IRQ_EN: u32 = 0xF01093E0;
const GTM_TOM2_CH15_IRQ_FORCINT: u32 = 0xF01093E4;
const GTM_TOM2_CH15_IRQ_MODE: u32 = 0xF01093E8;
const GTM_PSM0_F2A_RD_CH0_ARU_RD_FIFO: u32 = 0xF0118000;
const GTM_PSM0_F2A_RD_CH1_ARU_RD_FIFO: u32 = 0xF0118004;
const GTM_PSM0_F2A_RD_CH2_ARU_RD_FIFO: u32 = 0xF0118008;
const GTM_PSM0_F2A_RD_CH3_ARU_RD_FIFO: u32 = 0xF011800C;
const GTM_PSM0_F2A_RD_CH4_ARU_RD_FIFO: u32 = 0xF0118010;
const GTM_PSM0_F2A_RD_CH5_ARU_RD_FIFO: u32 = 0xF0118014;
const GTM_CMU_CLK3_CTRL: u32 = 0xF0100318;
const GTM_PSM0_F2A_RD_CH6_ARU_RD_FIFO: u32 = 0xF0118018;
const GTM_PSM0_F2A_RD_CH7_ARU_RD_FIFO: u32 = 0xF011801C;
const GTM_PSM0_F2A_STR_CH0_STR_CFG: u32 = 0xF0118020;
const GTM_PSM0_F2A_STR_CH1_STR_CFG: u32 = 0xF0118024;
const GTM_PSM0_F2A_STR_CH2_STR_CFG: u32 = 0xF0118028;
const GTM_PSM0_F2A_STR_CH3_STR_CFG: u32 = 0xF011802C;
const GTM_PSM0_F2A_STR_CH4_STR_CFG: u32 = 0xF0118030;
const GTM_PSM0_F2A_STR_CH5_STR_CFG: u32 = 0xF0118034;
const GTM_PSM0_F2A_STR_CH6_STR_CFG: u32 = 0xF0118038;
const GTM_PSM0_F2A_STR_CH7_STR_CFG: u32 = 0xF011803C;
const GTM_CMU_CLK4_CTRL: u32 = 0xF010031C;
const GTM_PSM0_F2A_ENABLE: u32 = 0xF0118040;
const GTM_PSM0_F2A_F2A_CTRL: u32 = 0xF0118044;
const GTM_PSM0_AFD_CH0_BUF_ACC: u32 = 0xF0118080;
const GTM_PSM0_AFD_CH1_BUF_ACC: u32 = 0xF0118090;
const GTM_PSM0_AFD_CH2_BUF_ACC: u32 = 0xF01180A0;
const GTM_PSM0_AFD_CH3_BUF_ACC: u32 = 0xF01180B0;
const GTM_PSM0_AFD_CH4_BUF_ACC: u32 = 0xF01180C0;
const GTM_PSM0_AFD_CH5_BUF_ACC: u32 = 0xF01180D0;
const GTM_PSM0_AFD_CH6_BUF_ACC: u32 = 0xF01180E0;
const GTM_PSM0_AFD_CH7_BUF_ACC: u32 = 0xF01180F0;
const GTM_CMU_CLK5_CTRL: u32 = 0xF0100320;
const GTM_PSM0_FIFO_CH0_CTRL: u32 = 0xF0118400;
const GTM_PSM0_FIFO_CH0_END_ADDR: u32 = 0xF0118404;
const GTM_PSM0_FIFO_CH0_START_ADDR: u32 = 0xF0118408;
const GTM_PSM0_FIFO_CH0_UPPER_WM: u32 = 0xF011840C;
const GTM_PSM0_FIFO_CH0_LOWER_WM: u32 = 0xF0118410;
const GTM_PSM0_FIFO_CH0_STATUS: u32 = 0xF0118414;
const GTM_PSM0_FIFO_CH0_FILL_LEVEL: u32 = 0xF0118418;
const GTM_PSM0_FIFO_CH0_WR_PTR: u32 = 0xF011841C;
const GTM_PSM0_FIFO_CH0_RD_PTR: u32 = 0xF0118420;
const GTM_PSM0_FIFO_CH0_IRQ_NOTIFY: u32 = 0xF0118424;
const GTM_CMU_CLK6_CTRL: u32 = 0xF0100324;
const GTM_PSM0_FIFO_CH0_IRQ_EN: u32 = 0xF0118428;
const GTM_PSM0_FIFO_CH0_IRQ_FORCINT: u32 = 0xF011842C;
const GTM_PSM0_FIFO_CH0_IRQ_MODE: u32 = 0xF0118430;
const GTM_PSM0_FIFO_CH0_EIRQ_EN: u32 = 0xF0118434;
const GTM_PSM0_FIFO_CH1_CTRL: u32 = 0xF0118440;
const GTM_PSM0_FIFO_CH1_END_ADDR: u32 = 0xF0118444;
const GTM_PSM0_FIFO_CH1_START_ADDR: u32 = 0xF0118448;
const GTM_PSM0_FIFO_CH1_UPPER_WM: u32 = 0xF011844C;
const GTM_PSM0_FIFO_CH1_LOWER_WM: u32 = 0xF0118450;
const GTM_PSM0_FIFO_CH1_STATUS: u32 = 0xF0118454;
const GTM_CMU_CLK7_CTRL: u32 = 0xF0100328;
const GTM_PSM0_FIFO_CH1_FILL_LEVEL: u32 = 0xF0118458;
const GTM_PSM0_FIFO_CH1_WR_PTR: u32 = 0xF011845C;
const GTM_PSM0_FIFO_CH1_RD_PTR: u32 = 0xF0118460;
const GTM_PSM0_FIFO_CH1_IRQ_NOTIFY: u32 = 0xF0118464;
const GTM_PSM0_FIFO_CH1_IRQ_EN: u32 = 0xF0118468;
const GTM_PSM0_FIFO_CH1_IRQ_FORCINT: u32 = 0xF011846C;
const GTM_PSM0_FIFO_CH1_IRQ_MODE: u32 = 0xF0118470;
const GTM_PSM0_FIFO_CH1_EIRQ_EN: u32 = 0xF0118474;
const GTM_PSM0_FIFO_CH2_CTRL: u32 = 0xF0118480;
const GTM_PSM0_FIFO_CH2_END_ADDR: u32 = 0xF0118484;
const GTM_CMU_ECLK0_NUM: u32 = 0xF010032C;
const GTM_PSM0_FIFO_CH2_START_ADDR: u32 = 0xF0118488;
const GTM_PSM0_FIFO_CH2_UPPER_WM: u32 = 0xF011848C;
const GTM_PSM0_FIFO_CH2_LOWER_WM: u32 = 0xF0118490;
const GTM_PSM0_FIFO_CH2_STATUS: u32 = 0xF0118494;
const GTM_PSM0_FIFO_CH2_FILL_LEVEL: u32 = 0xF0118498;
const GTM_PSM0_FIFO_CH2_WR_PTR: u32 = 0xF011849C;
const GTM_PSM0_FIFO_CH2_RD_PTR: u32 = 0xF01184A0;
const GTM_PSM0_FIFO_CH2_IRQ_NOTIFY: u32 = 0xF01184A4;
const GTM_PSM0_FIFO_CH2_IRQ_EN: u32 = 0xF01184A8;
const GTM_PSM0_FIFO_CH2_IRQ_FORCINT: u32 = 0xF01184AC;
const GTM_CMU_ECLK0_DEN: u32 = 0xF0100330;
const GTM_PSM0_FIFO_CH2_IRQ_MODE: u32 = 0xF01184B0;
const GTM_PSM0_FIFO_CH2_EIRQ_EN: u32 = 0xF01184B4;
const GTM_PSM0_FIFO_CH3_CTRL: u32 = 0xF01184C0;
const GTM_PSM0_FIFO_CH3_END_ADDR: u32 = 0xF01184C4;
const GTM_PSM0_FIFO_CH3_START_ADDR: u32 = 0xF01184C8;
const GTM_PSM0_FIFO_CH3_UPPER_WM: u32 = 0xF01184CC;
const GTM_PSM0_FIFO_CH3_LOWER_WM: u32 = 0xF01184D0;
const GTM_PSM0_FIFO_CH3_STATUS: u32 = 0xF01184D4;
const GTM_PSM0_FIFO_CH3_FILL_LEVEL: u32 = 0xF01184D8;
const GTM_PSM0_FIFO_CH3_WR_PTR: u32 = 0xF01184DC;
const GTM_CMU_ECLK1_NUM: u32 = 0xF0100334;
const GTM_PSM0_FIFO_CH3_RD_PTR: u32 = 0xF01184E0;
const GTM_PSM0_FIFO_CH3_IRQ_NOTIFY: u32 = 0xF01184E4;
const GTM_PSM0_FIFO_CH3_IRQ_EN: u32 = 0xF01184E8;
const GTM_PSM0_FIFO_CH3_IRQ_FORCINT: u32 = 0xF01184EC;
const GTM_PSM0_FIFO_CH3_IRQ_MODE: u32 = 0xF01184F0;
const GTM_PSM0_FIFO_CH3_EIRQ_EN: u32 = 0xF01184F4;
const GTM_PSM0_FIFO_CH4_CTRL: u32 = 0xF0118500;
const GTM_PSM0_FIFO_CH4_END_ADDR: u32 = 0xF0118504;
const GTM_PSM0_FIFO_CH4_START_ADDR: u32 = 0xF0118508;
const GTM_PSM0_FIFO_CH4_UPPER_WM: u32 = 0xF011850C;
const GTM_CMU_ECLK1_DEN: u32 = 0xF0100338;
const GTM_PSM0_FIFO_CH4_LOWER_WM: u32 = 0xF0118510;
const GTM_PSM0_FIFO_CH4_STATUS: u32 = 0xF0118514;
const GTM_PSM0_FIFO_CH4_FILL_LEVEL: u32 = 0xF0118518;
const GTM_PSM0_FIFO_CH4_WR_PTR: u32 = 0xF011851C;
const GTM_PSM0_FIFO_CH4_RD_PTR: u32 = 0xF0118520;
const GTM_PSM0_FIFO_CH4_IRQ_NOTIFY: u32 = 0xF0118524;
const GTM_PSM0_FIFO_CH4_IRQ_EN: u32 = 0xF0118528;
const GTM_PSM0_FIFO_CH4_IRQ_FORCINT: u32 = 0xF011852C;
const GTM_PSM0_FIFO_CH4_IRQ_MODE: u32 = 0xF0118530;
const GTM_PSM0_FIFO_CH4_EIRQ_EN: u32 = 0xF0118534;
const GTM_CMU_ECLK2_NUM: u32 = 0xF010033C;
const GTM_PSM0_FIFO_CH5_CTRL: u32 = 0xF0118540;
const GTM_PSM0_FIFO_CH5_END_ADDR: u32 = 0xF0118544;
const GTM_PSM0_FIFO_CH5_START_ADDR: u32 = 0xF0118548;
const GTM_PSM0_FIFO_CH5_UPPER_WM: u32 = 0xF011854C;
const GTM_PSM0_FIFO_CH5_LOWER_WM: u32 = 0xF0118550;
const GTM_PSM0_FIFO_CH5_STATUS: u32 = 0xF0118554;
const GTM_PSM0_FIFO_CH5_FILL_LEVEL: u32 = 0xF0118558;
const GTM_PSM0_FIFO_CH5_WR_PTR: u32 = 0xF011855C;
const GTM_PSM0_FIFO_CH5_RD_PTR: u32 = 0xF0118560;
const GTM_PSM0_FIFO_CH5_IRQ_NOTIFY: u32 = 0xF0118564;
const GTM_CMU_ECLK2_DEN: u32 = 0xF0100340;
const GTM_PSM0_FIFO_CH5_IRQ_EN: u32 = 0xF0118568;
const GTM_PSM0_FIFO_CH5_IRQ_FORCINT: u32 = 0xF011856C;
const GTM_PSM0_FIFO_CH5_IRQ_MODE: u32 = 0xF0118570;
const GTM_PSM0_FIFO_CH5_EIRQ_EN: u32 = 0xF0118574;
const GTM_PSM0_FIFO_CH6_CTRL: u32 = 0xF0118580;
const GTM_PSM0_FIFO_CH6_END_ADDR: u32 = 0xF0118584;
const GTM_PSM0_FIFO_CH6_START_ADDR: u32 = 0xF0118588;
const GTM_PSM0_FIFO_CH6_UPPER_WM: u32 = 0xF011858C;
const GTM_PSM0_FIFO_CH6_LOWER_WM: u32 = 0xF0118590;
const GTM_PSM0_FIFO_CH6_STATUS: u32 = 0xF0118594;
const GTM_CMU_FXCLK_CTRL: u32 = 0xF0100344;
const GTM_PSM0_FIFO_CH6_FILL_LEVEL: u32 = 0xF0118598;
const GTM_PSM0_FIFO_CH6_WR_PTR: u32 = 0xF011859C;
const GTM_PSM0_FIFO_CH6_RD_PTR: u32 = 0xF01185A0;
const GTM_PSM0_FIFO_CH6_IRQ_NOTIFY: u32 = 0xF01185A4;
const GTM_PSM0_FIFO_CH6_IRQ_EN: u32 = 0xF01185A8;
const GTM_CMU_GLB_CTRL: u32 = 0xF0100348;
const GTM_PSM0_FIFO_CH6_IRQ_FORCINT: u32 = 0xF01185AC;
const GTM_PSM0_FIFO_CH6_IRQ_MODE: u32 = 0xF01185B0;
const GTM_PSM0_FIFO_CH6_EIRQ_EN: u32 = 0xF01185B4;
const GTM_PSM0_FIFO_CH7_CTRL: u32 = 0xF01185C0;
const GTM_CMU_CLK_CTRL: u32 = 0xF010034C;
const GTM_PSM0_FIFO_CH7_END_ADDR: u32 = 0xF01185C4;
const GTM_PSM0_FIFO_CH7_START_ADDR: u32 = 0xF01185C8;
const GTM_PSM0_FIFO_CH7_UPPER_WM: u32 = 0xF01185CC;
const GTM_PSM0_FIFO_CH7_LOWER_WM: u32 = 0xF01185D0;
const GTM_BRC_SRC0_ADDR: u32 = 0xF0100400;
const GTM_PSM0_FIFO_CH7_STATUS: u32 = 0xF01185D4;
const GTM_PSM0_FIFO_CH7_FILL_LEVEL: u32 = 0xF01185D8;
const GTM_PSM0_FIFO_CH7_WR_PTR: u32 = 0xF01185DC;
const GTM_PSM0_FIFO_CH7_RD_PTR: u32 = 0xF01185E0;
const GTM_PSM0_FIFO_CH7_IRQ_NOTIFY: u32 = 0xF01185E4;
const GTM_PSM0_FIFO_CH7_IRQ_EN: u32 = 0xF01185E8;
const GTM_PSM0_FIFO_CH7_IRQ_FORCINT: u32 = 0xF01185EC;
const GTM_PSM0_FIFO_CH7_IRQ_MODE: u32 = 0xF01185F0;
const GTM_PSM0_FIFO_CH7_EIRQ_EN: u32 = 0xF01185F4;
const GTM_DPLL_CTRL_0: u32 = 0xF0128000;
const GTM_DPLL_CTRL_1: u32 = 0xF0128004;
const GTM_BRC_SRC0_DEST: u32 = 0xF0100404;
const GTM_DPLL_CTRL_2: u32 = 0xF0128008;
const GTM_DPLL_CTRL_3: u32 = 0xF012800C;
const GTM_DPLL_CTRL_4: u32 = 0xF0128010;
const GTM_DPLL_CTRL_5: u32 = 0xF0128014;
const GTM_DPLL_ACT_STA: u32 = 0xF0128018;
const GTM_DPLL_OSW: u32 = 0xF012801C;
const GTM_DPLL_AOSV_2: u32 = 0xF0128020;
const GTM_DPLL_APT: u32 = 0xF0128024;
const GTM_DPLL_APS: u32 = 0xF0128028;
const GTM_DPLL_APT_2C: u32 = 0xF012802C;
const GTM_DPLL_APS_1C3: u32 = 0xF0128030;
const GTM_DPLL_NUTC: u32 = 0xF0128034;
const GTM_DPLL_NUSC: u32 = 0xF0128038;
const GTM_DPLL_NTI_CNT: u32 = 0xF012803C;
const GTM_DPLL_IRQ_NOTIFY: u32 = 0xF0128040;
const GTM_DPLL_IRQ_EN: u32 = 0xF0128044;
const GTM_DPLL_IRQ_FORCINT: u32 = 0xF0128048;
const GTM_DPLL_IRQ_MODE: u32 = 0xF012804C;
const GTM_DPLL_EIRQ_EN: u32 = 0xF0128050;
const GTM_DPLL_INC_CNT1: u32 = 0xF01280B0;
const GTM_DPLL_INC_CNT2: u32 = 0xF01280B4;
const GTM_DPLL_APT_SYNC: u32 = 0xF01280B8;
const GTM_DPLL_APS_SYNC: u32 = 0xF01280BC;
const GTM_BRC_SRC1_ADDR: u32 = 0xF0100408;
const GTM_DPLL_TBU_TS0_T: u32 = 0xF01280C0;
const GTM_DPLL_TBU_TS0_S: u32 = 0xF01280C4;
const GTM_DPLL_ADD_IN_LD1: u32 = 0xF01280C8;
const GTM_DPLL_ADD_IN_LD2: u32 = 0xF01280CC;
const GTM_DPLL_STATUS: u32 = 0xF01280FC;
const GTM_DPLL_ID_PMTR0: u32 = 0xF0128100;
const GTM_DPLL_ID_PMTR1: u32 = 0xF0128104;
const GTM_DPLL_ID_PMTR2: u32 = 0xF0128108;
const GTM_DPLL_ID_PMTR3: u32 = 0xF012810C;
const GTM_DPLL_ID_PMTR4: u32 = 0xF0128110;
const GTM_DPLL_ID_PMTR5: u32 = 0xF0128114;
const GTM_DPLL_ID_PMTR6: u32 = 0xF0128118;
const GTM_DPLL_ID_PMTR7: u32 = 0xF012811C;
const GTM_BRC_SRC1_DEST: u32 = 0xF010040C;
const GTM_DPLL_ID_PMTR8: u32 = 0xF0128120;
const GTM_DPLL_ID_PMTR9: u32 = 0xF0128124;
const GTM_DPLL_ID_PMTR10: u32 = 0xF0128128;
const GTM_DPLL_ID_PMTR11: u32 = 0xF012812C;
const GTM_DPLL_ID_PMTR12: u32 = 0xF0128130;
const GTM_DPLL_ID_PMTR13: u32 = 0xF0128134;
const GTM_DPLL_ID_PMTR14: u32 = 0xF0128138;
const GTM_DPLL_ID_PMTR15: u32 = 0xF012813C;
const GTM_DPLL_ID_PMTR16: u32 = 0xF0128140;
const GTM_DPLL_ID_PMTR17: u32 = 0xF0128144;
const GTM_BRC_SRC2_ADDR: u32 = 0xF0100410;
const GTM_DPLL_ID_PMTR18: u32 = 0xF0128148;
const GTM_DPLL_ID_PMTR19: u32 = 0xF012814C;
const GTM_DPLL_ID_PMTR20: u32 = 0xF0128150;
const GTM_DPLL_ID_PMTR21: u32 = 0xF0128154;
const GTM_DPLL_ID_PMTR22: u32 = 0xF0128158;
const GTM_DPLL_ID_PMTR23: u32 = 0xF012815C;
const GTM_DPLL_ID_PMTR24: u32 = 0xF0128160;
const GTM_DPLL_ID_PMTR25: u32 = 0xF0128164;
const GTM_DPLL_ID_PMTR26: u32 = 0xF0128168;
const GTM_DPLL_ID_PMTR27: u32 = 0xF012816C;
const GTM_BRC_SRC2_DEST: u32 = 0xF0100414;
const GTM_DPLL_ID_PMTR28: u32 = 0xF0128170;
const GTM_DPLL_ID_PMTR29: u32 = 0xF0128174;
const GTM_DPLL_ID_PMTR30: u32 = 0xF0128178;
const GTM_DPLL_ID_PMTR31: u32 = 0xF012817C;
const GTM_DPLL_CTRL_0_SHADOW_TRIGGER: u32 = 0xF01281E0;
const GTM_DPLL_CTRL_0_SHADOW_STATE: u32 = 0xF01281E4;
const GTM_DPLL_CTRL_1_SHADOW_TRIGGER: u32 = 0xF01281E8;
const GTM_DPLL_CTRL_1_SHADOW_STATE: u32 = 0xF01281EC;
const GTM_DPLL_RAM_INI: u32 = 0xF01281FC;
const GTM_DPLL_PSA0: u32 = 0xF0128200;
const GTM_DPLL_PSA1: u32 = 0xF0128204;
const GTM_DPLL_PSA2: u32 = 0xF0128208;
const GTM_DPLL_PSA3: u32 = 0xF012820C;
const GTM_DPLL_PSA4: u32 = 0xF0128210;
const GTM_DPLL_PSA5: u32 = 0xF0128214;
const GTM_DPLL_PSA6: u32 = 0xF0128218;
const GTM_DPLL_PSA7: u32 = 0xF012821C;
const GTM_DPLL_PSA8: u32 = 0xF0128220;
const GTM_BRC_SRC3_ADDR: u32 = 0xF0100418;
const GTM_DPLL_PSA9: u32 = 0xF0128224;
const GTM_DPLL_PSA10: u32 = 0xF0128228;
const GTM_DPLL_PSA11: u32 = 0xF012822C;
const GTM_DPLL_PSA12: u32 = 0xF0128230;
const GTM_DPLL_PSA13: u32 = 0xF0128234;
const GTM_DPLL_PSA14: u32 = 0xF0128238;
const GTM_DPLL_PSA15: u32 = 0xF012823C;
const GTM_DPLL_PSA16: u32 = 0xF0128240;
const GTM_DPLL_PSA17: u32 = 0xF0128244;
const GTM_DPLL_PSA18: u32 = 0xF0128248;
const GTM_DPLL_PSA19: u32 = 0xF012824C;
const GTM_DPLL_PSA20: u32 = 0xF0128250;
const GTM_DPLL_PSA21: u32 = 0xF0128254;
const GTM_DPLL_PSA22: u32 = 0xF0128258;
const GTM_DPLL_PSA23: u32 = 0xF012825C;
const GTM_DPLL_PSA24: u32 = 0xF0128260;
const GTM_DPLL_PSA25: u32 = 0xF0128264;
const GTM_DPLL_PSA26: u32 = 0xF0128268;
const GTM_DPLL_PSA27: u32 = 0xF012826C;
const GTM_DPLL_PSA28: u32 = 0xF0128270;
const GTM_DPLL_PSA29: u32 = 0xF0128274;
const GTM_DPLL_PSA30: u32 = 0xF0128278;
const GTM_DPLL_PSA31: u32 = 0xF012827C;
const GTM_BRC_SRC3_DEST: u32 = 0xF010041C;
const GTM_DPLL_DLA0: u32 = 0xF0128280;
const GTM_DPLL_DLA1: u32 = 0xF0128284;
const GTM_DPLL_DLA2: u32 = 0xF0128288;
const GTM_DPLL_DLA3: u32 = 0xF012828C;
const GTM_DPLL_DLA4: u32 = 0xF0128290;
const GTM_DPLL_DLA5: u32 = 0xF0128294;
const GTM_DPLL_DLA6: u32 = 0xF0128298;
const GTM_DPLL_DLA7: u32 = 0xF012829C;
const GTM_DPLL_DLA8: u32 = 0xF01282A0;
const GTM_DPLL_DLA9: u32 = 0xF01282A4;
const GTM_DPLL_DLA10: u32 = 0xF01282A8;
const GTM_DPLL_DLA11: u32 = 0xF01282AC;
const GTM_DPLL_DLA12: u32 = 0xF01282B0;
const GTM_DPLL_DLA13: u32 = 0xF01282B4;
const GTM_DPLL_DLA14: u32 = 0xF01282B8;
const GTM_DPLL_DLA15: u32 = 0xF01282BC;
const GTM_DPLL_DLA16: u32 = 0xF01282C0;
const GTM_DPLL_DLA17: u32 = 0xF01282C4;
const GTM_DPLL_DLA18: u32 = 0xF01282C8;
const GTM_DPLL_DLA19: u32 = 0xF01282CC;
const GTM_DPLL_DLA20: u32 = 0xF01282D0;
const GTM_DPLL_DLA21: u32 = 0xF01282D4;
const GTM_DPLL_DLA22: u32 = 0xF01282D8;
const GTM_DPLL_DLA23: u32 = 0xF01282DC;
const GTM_BRC_SRC4_ADDR: u32 = 0xF0100420;
const GTM_DPLL_DLA24: u32 = 0xF01282E0;
const GTM_DPLL_DLA25: u32 = 0xF01282E4;
const GTM_DPLL_DLA26: u32 = 0xF01282E8;
const GTM_DPLL_DLA27: u32 = 0xF01282EC;
const GTM_DPLL_DLA28: u32 = 0xF01282F0;
const GTM_DPLL_DLA29: u32 = 0xF01282F4;
const GTM_DPLL_DLA30: u32 = 0xF01282F8;
const GTM_DPLL_DLA31: u32 = 0xF01282FC;
const GTM_DPLL_NA0: u32 = 0xF0128300;
const GTM_DPLL_NA1: u32 = 0xF0128304;
const GTM_DPLL_NA2: u32 = 0xF0128308;
const GTM_DPLL_NA3: u32 = 0xF012830C;
const GTM_DPLL_NA4: u32 = 0xF0128310;
const GTM_DPLL_NA5: u32 = 0xF0128314;
const GTM_DPLL_NA6: u32 = 0xF0128318;
const GTM_DPLL_NA7: u32 = 0xF012831C;
const GTM_DPLL_NA8: u32 = 0xF0128320;
const GTM_DPLL_NA9: u32 = 0xF0128324;
const GTM_DPLL_NA10: u32 = 0xF0128328;
const GTM_DPLL_NA11: u32 = 0xF012832C;
const GTM_DPLL_NA12: u32 = 0xF0128330;
const GTM_DPLL_NA13: u32 = 0xF0128334;
const GTM_DPLL_NA14: u32 = 0xF0128338;
const GTM_BRC_SRC4_DEST: u32 = 0xF0100424;
const GTM_DPLL_NA15: u32 = 0xF012833C;
const GTM_DPLL_NA16: u32 = 0xF0128340;
const GTM_DPLL_NA17: u32 = 0xF0128344;
const GTM_DPLL_NA18: u32 = 0xF0128348;
const GTM_DPLL_NA19: u32 = 0xF012834C;
const GTM_DPLL_NA20: u32 = 0xF0128350;
const GTM_DPLL_NA21: u32 = 0xF0128354;
const GTM_DPLL_NA22: u32 = 0xF0128358;
const GTM_DPLL_NA23: u32 = 0xF012835C;
const GTM_DPLL_NA24: u32 = 0xF0128360;
const MODULE_GTM: u32 = 0xF0100000;
const GTM_DPLL_NA25: u32 = 0xF0128364;
const GTM_DPLL_NA26: u32 = 0xF0128368;
const GTM_DPLL_NA27: u32 = 0xF012836C;
const GTM_DPLL_NA28: u32 = 0xF0128370;
const GTM_DPLL_NA29: u32 = 0xF0128374;
const GTM_DPLL_NA30: u32 = 0xF0128378;
const GTM_DPLL_NA31: u32 = 0xF012837C;
const GTM_DPLL_DTA0: u32 = 0xF0128380;
const GTM_DPLL_DTA1: u32 = 0xF0128384;
const GTM_DPLL_DTA2: u32 = 0xF0128388;
const GTM_DPLL_DTA3: u32 = 0xF012838C;
const GTM_DPLL_DTA4: u32 = 0xF0128390;
const GTM_DPLL_DTA5: u32 = 0xF0128394;
const GTM_BRC_SRC5_ADDR: u32 = 0xF0100428;
const GTM_DPLL_DTA6: u32 = 0xF0128398;
const GTM_DPLL_DTA7: u32 = 0xF012839C;
const GTM_DPLL_DTA8: u32 = 0xF01283A0;
const GTM_DPLL_DTA9: u32 = 0xF01283A4;
const GTM_DPLL_DTA10: u32 = 0xF01283A8;
const GTM_DPLL_DTA11: u32 = 0xF01283AC;
const GTM_DPLL_DTA12: u32 = 0xF01283B0;
const GTM_DPLL_DTA13: u32 = 0xF01283B4;
const GTM_DPLL_DTA14: u32 = 0xF01283B8;
const GTM_DPLL_DTA15: u32 = 0xF01283BC;
const GTM_DPLL_DTA16: u32 = 0xF01283C0;
const GTM_DPLL_DTA17: u32 = 0xF01283C4;
const GTM_DPLL_DTA18: u32 = 0xF01283C8;
const GTM_DPLL_DTA19: u32 = 0xF01283CC;
const GTM_DPLL_DTA20: u32 = 0xF01283D0;
const GTM_DPLL_DTA21: u32 = 0xF01283D4;
const GTM_DPLL_DTA22: u32 = 0xF01283D8;
const GTM_DPLL_DTA23: u32 = 0xF01283DC;
const GTM_DPLL_DTA24: u32 = 0xF01283E0;
const GTM_DPLL_DTA25: u32 = 0xF01283E4;
const GTM_DPLL_DTA26: u32 = 0xF01283E8;
const GTM_DPLL_DTA27: u32 = 0xF01283EC;
const GTM_DPLL_DTA28: u32 = 0xF01283F0;
const GTM_DPLL_DTA29: u32 = 0xF01283F4;
const GTM_BRC_SRC5_DEST: u32 = 0xF010042C;
const GTM_DPLL_DTA30: u32 = 0xF01283F8;
const GTM_DPLL_DTA31: u32 = 0xF01283FC;
const GTM_DPLL_TS_T: u32 = 0xF0128400;
const GTM_DPLL_TS_T_OLD: u32 = 0xF0128404;
const GTM_DPLL_FTV_T: u32 = 0xF0128408;
const GTM_DPLL_TS_S: u32 = 0xF0128410;
const GTM_DPLL_TS_S_OLD: u32 = 0xF0128414;
const GTM_DPLL_FTV_S: u32 = 0xF0128418;
const GTM_DPLL_THMI: u32 = 0xF0128420;
const GTM_DPLL_THMA: u32 = 0xF0128424;
const GTM_DPLL_THVAL: u32 = 0xF0128428;
const GTM_DPLL_TOV: u32 = 0xF0128430;
const GTM_DPLL_TOV_S: u32 = 0xF0128434;
const GTM_DPLL_ADD_IN_CAL1: u32 = 0xF0128438;
const GTM_DPLL_ADD_IN_CAL2: u32 = 0xF012843C;
const GTM_DPLL_MPVAL1: u32 = 0xF0128440;
const GTM_DPLL_MPVAL2: u32 = 0xF0128444;
const GTM_DPLL_NMB_T_TAR: u32 = 0xF0128448;
const GTM_DPLL_NMB_T_TAR_OLD: u32 = 0xF012844C;
const GTM_DPLL_NMB_S_TAR: u32 = 0xF0128450;
const GTM_DPLL_NMB_S_TAR_OLD: u32 = 0xF0128454;
const GTM_DPLL_RCDT_TX: u32 = 0xF0128460;
const GTM_DPLL_RCDT_SX: u32 = 0xF0128464;
const GTM_BRC_SRC6_ADDR: u32 = 0xF0100430;
const GTM_DPLL_RCDT_TX_NOM: u32 = 0xF0128468;
const GTM_DPLL_RCDT_SX_NOM: u32 = 0xF012846C;
const GTM_DPLL_RDT_T_ACT: u32 = 0xF0128470;
const GTM_DPLL_RDT_S_ACT: u32 = 0xF0128474;
const GTM_DPLL_DT_T_ACT: u32 = 0xF0128478;
const GTM_DPLL_DT_S_ACT: u32 = 0xF012847C;
const GTM_DPLL_EDT_T: u32 = 0xF0128480;
const GTM_DPLL_MEDT_T: u32 = 0xF0128484;
const GTM_DPLL_EDT_S: u32 = 0xF0128488;
const GTM_DPLL_MEDT_S: u32 = 0xF012848C;
const GTM_DPLL_CDT_TX: u32 = 0xF0128490;
const GTM_DPLL_CDT_SX: u32 = 0xF0128494;
const GTM_DPLL_CDT_TX_NOM: u32 = 0xF0128498;
const GTM_DPLL_CDT_SX_NOM: u32 = 0xF012849C;
const GTM_DPLL_TLR: u32 = 0xF01284A0;
const GTM_DPLL_SLR: u32 = 0xF01284A4;
const GTM_DPLL_PDT0: u32 = 0xF0128500;
const GTM_DPLL_PDT1: u32 = 0xF0128504;
const GTM_DPLL_PDT2: u32 = 0xF0128508;
const GTM_BRC_SRC6_DEST: u32 = 0xF0100434;
const GTM_DPLL_PDT3: u32 = 0xF012850C;
const GTM_DPLL_PDT4: u32 = 0xF0128510;
const GTM_DPLL_PDT5: u32 = 0xF0128514;
const GTM_DPLL_PDT6: u32 = 0xF0128518;
const GTM_DPLL_PDT7: u32 = 0xF012851C;
const GTM_DPLL_PDT8: u32 = 0xF0128520;
const GTM_DPLL_PDT9: u32 = 0xF0128524;
const GTM_DPLL_PDT10: u32 = 0xF0128528;
const GTM_DPLL_PDT11: u32 = 0xF012852C;
const GTM_DPLL_PDT12: u32 = 0xF0128530;
const GTM_BRC_SRC7_ADDR: u32 = 0xF0100438;
const GTM_DPLL_PDT13: u32 = 0xF0128534;
const GTM_DPLL_PDT14: u32 = 0xF0128538;
const GTM_DPLL_PDT15: u32 = 0xF012853C;
const GTM_DPLL_PDT16: u32 = 0xF0128540;
const GTM_DPLL_PDT17: u32 = 0xF0128544;
const GTM_DPLL_PDT18: u32 = 0xF0128548;
const GTM_DPLL_PDT19: u32 = 0xF012854C;
const GTM_DPLL_PDT20: u32 = 0xF0128550;
const GTM_DPLL_PDT21: u32 = 0xF0128554;
const GTM_DPLL_PDT22: u32 = 0xF0128558;
const GTM_BRC_SRC7_DEST: u32 = 0xF010043C;
const GTM_DPLL_PDT23: u32 = 0xF012855C;
const GTM_DPLL_PDT24: u32 = 0xF0128560;
const GTM_DPLL_PDT25: u32 = 0xF0128564;
const GTM_DPLL_PDT26: u32 = 0xF0128568;
const GTM_DPLL_PDT27: u32 = 0xF012856C;
const GTM_DPLL_PDT28: u32 = 0xF0128570;
const GTM_DPLL_PDT29: u32 = 0xF0128574;
const GTM_DPLL_PDT30: u32 = 0xF0128578;
const GTM_DPLL_PDT31: u32 = 0xF012857C;
const GTM_DPLL_MLS1: u32 = 0xF01285C0;
const GTM_DPLL_MLS2: u32 = 0xF01285C4;
const GTM_DPLL_CNT_NUM_1: u32 = 0xF01285C8;
const GTM_BRC_SRC8_ADDR: u32 = 0xF0100440;
const GTM_DPLL_CNT_NUM_2: u32 = 0xF01285CC;
const GTM_DPLL_PVT: u32 = 0xF01285D0;
const GTM_DPLL_PSTC: u32 = 0xF01285E0;
const GTM_DPLL_PSSC: u32 = 0xF01285E4;
const GTM_DPLL_PSTM: u32 = 0xF01285E8;
const GTM_DPLL_PSTM_OLD: u32 = 0xF01285EC;
const GTM_DPLL_PSSM: u32 = 0xF01285F0;
const GTM_DPLL_PSSM_OLD: u32 = 0xF01285F4;
const GTM_DPLL_NMB_T: u32 = 0xF01285F8;
const GTM_DPLL_NMB_S: u32 = 0xF01285FC;
const GTM_DPLL_RDT_S0: u32 = 0xF0128600;
const GTM_DPLL_RDT_S1: u32 = 0xF0128604;
const GTM_DPLL_RDT_S2: u32 = 0xF0128608;
const GTM_DPLL_RDT_S3: u32 = 0xF012860C;
const GTM_DPLL_RDT_S4: u32 = 0xF0128610;
const GTM_DPLL_RDT_S5: u32 = 0xF0128614;
const GTM_DPLL_RDT_S6: u32 = 0xF0128618;
const GTM_DPLL_RDT_S7: u32 = 0xF012861C;
const GTM_DPLL_RDT_S8: u32 = 0xF0128620;
const GTM_DPLL_RDT_S9: u32 = 0xF0128624;
const GTM_DPLL_RDT_S10: u32 = 0xF0128628;
const GTM_DPLL_RDT_S11: u32 = 0xF012862C;
const GTM_DPLL_RDT_S12: u32 = 0xF0128630;
const GTM_BRC_SRC8_DEST: u32 = 0xF0100444;
const GTM_DPLL_RDT_S13: u32 = 0xF0128634;
const GTM_DPLL_RDT_S14: u32 = 0xF0128638;
const GTM_DPLL_RDT_S15: u32 = 0xF012863C;
const GTM_DPLL_RDT_S16: u32 = 0xF0128640;
const GTM_DPLL_RDT_S17: u32 = 0xF0128644;
const GTM_DPLL_RDT_S18: u32 = 0xF0128648;
const GTM_DPLL_RDT_S19: u32 = 0xF012864C;
const GTM_DPLL_RDT_S20: u32 = 0xF0128650;
const GTM_DPLL_RDT_S21: u32 = 0xF0128654;
const GTM_DPLL_RDT_S22: u32 = 0xF0128658;
const GTM_DPLL_RDT_S23: u32 = 0xF012865C;
const GTM_DPLL_RDT_S24: u32 = 0xF0128660;
const GTM_DPLL_RDT_S25: u32 = 0xF0128664;
const GTM_DPLL_RDT_S26: u32 = 0xF0128668;
const GTM_DPLL_RDT_S27: u32 = 0xF012866C;
const GTM_DPLL_RDT_S28: u32 = 0xF0128670;
const GTM_DPLL_RDT_S29: u32 = 0xF0128674;
const GTM_DPLL_RDT_S30: u32 = 0xF0128678;
const GTM_DPLL_RDT_S31: u32 = 0xF012867C;
const GTM_DPLL_RDT_S32: u32 = 0xF0128680;
const GTM_DPLL_RDT_S33: u32 = 0xF0128684;
const GTM_DPLL_RDT_S34: u32 = 0xF0128688;
const GTM_DPLL_RDT_S35: u32 = 0xF012868C;
const GTM_BRC_SRC9_ADDR: u32 = 0xF0100448;
const GTM_DPLL_RDT_S36: u32 = 0xF0128690;
const GTM_DPLL_RDT_S37: u32 = 0xF0128694;
const GTM_DPLL_RDT_S38: u32 = 0xF0128698;
const GTM_DPLL_RDT_S39: u32 = 0xF012869C;
const GTM_DPLL_RDT_S40: u32 = 0xF01286A0;
const GTM_DPLL_RDT_S41: u32 = 0xF01286A4;
const GTM_DPLL_RDT_S42: u32 = 0xF01286A8;
const GTM_DPLL_RDT_S43: u32 = 0xF01286AC;
const GTM_DPLL_RDT_S44: u32 = 0xF01286B0;
const GTM_DPLL_RDT_S45: u32 = 0xF01286B4;
const GTM_DPLL_RDT_S46: u32 = 0xF01286B8;
const GTM_DPLL_RDT_S47: u32 = 0xF01286BC;
const GTM_DPLL_RDT_S48: u32 = 0xF01286C0;
const GTM_DPLL_RDT_S49: u32 = 0xF01286C4;
const GTM_DPLL_RDT_S50: u32 = 0xF01286C8;
const GTM_DPLL_RDT_S51: u32 = 0xF01286CC;
const GTM_DPLL_RDT_S52: u32 = 0xF01286D0;
const GTM_DPLL_RDT_S53: u32 = 0xF01286D4;
const GTM_DPLL_RDT_S54: u32 = 0xF01286D8;
const GTM_DPLL_RDT_S55: u32 = 0xF01286DC;
const GTM_DPLL_RDT_S56: u32 = 0xF01286E0;
const GTM_DPLL_RDT_S57: u32 = 0xF01286E4;
const GTM_DPLL_RDT_S58: u32 = 0xF01286E8;
const GTM_DPLL_RDT_S59: u32 = 0xF01286EC;
const GTM_BRC_SRC9_DEST: u32 = 0xF010044C;
const GTM_DPLL_RDT_S60: u32 = 0xF01286F0;
const GTM_DPLL_RDT_S61: u32 = 0xF01286F4;
const GTM_DPLL_RDT_S62: u32 = 0xF01286F8;
const GTM_DPLL_RDT_S63: u32 = 0xF01286FC;
const GTM_DPLL_TSF_S0: u32 = 0xF0128700;
const GTM_DPLL_TSF_S1: u32 = 0xF0128704;
const GTM_DPLL_TSF_S2: u32 = 0xF0128708;
const GTM_DPLL_TSF_S3: u32 = 0xF012870C;
const GTM_DPLL_TSF_S4: u32 = 0xF0128710;
const GTM_DPLL_TSF_S5: u32 = 0xF0128714;
const GTM_DPLL_TSF_S6: u32 = 0xF0128718;
const GTM_DPLL_TSF_S7: u32 = 0xF012871C;
const GTM_DPLL_TSF_S8: u32 = 0xF0128720;
const GTM_DPLL_TSF_S9: u32 = 0xF0128724;
const GTM_DPLL_TSF_S10: u32 = 0xF0128728;
const GTM_DPLL_TSF_S11: u32 = 0xF012872C;
const GTM_DPLL_TSF_S12: u32 = 0xF0128730;
const GTM_DPLL_TSF_S13: u32 = 0xF0128734;
const GTM_DPLL_TSF_S14: u32 = 0xF0128738;
const GTM_DPLL_TSF_S15: u32 = 0xF012873C;
const GTM_DPLL_TSF_S16: u32 = 0xF0128740;
const GTM_DPLL_TSF_S17: u32 = 0xF0128744;
const GTM_DPLL_TSF_S18: u32 = 0xF0128748;
const GTM_BRC_SRC10_ADDR: u32 = 0xF0100450;
const GTM_DPLL_TSF_S19: u32 = 0xF012874C;
const GTM_DPLL_TSF_S20: u32 = 0xF0128750;
const GTM_DPLL_TSF_S21: u32 = 0xF0128754;
const GTM_DPLL_TSF_S22: u32 = 0xF0128758;
const GTM_DPLL_TSF_S23: u32 = 0xF012875C;
const GTM_DPLL_TSF_S24: u32 = 0xF0128760;
const GTM_DPLL_TSF_S25: u32 = 0xF0128764;
const GTM_DPLL_TSF_S26: u32 = 0xF0128768;
const GTM_DPLL_TSF_S27: u32 = 0xF012876C;
const GTM_DPLL_TSF_S28: u32 = 0xF0128770;
const GTM_DPLL_TSF_S29: u32 = 0xF0128774;
const GTM_DPLL_TSF_S30: u32 = 0xF0128778;
const GTM_DPLL_TSF_S31: u32 = 0xF012877C;
const GTM_DPLL_TSF_S32: u32 = 0xF0128780;
const GTM_DPLL_TSF_S33: u32 = 0xF0128784;
const GTM_DPLL_TSF_S34: u32 = 0xF0128788;
const GTM_DPLL_TSF_S35: u32 = 0xF012878C;
const GTM_DPLL_TSF_S36: u32 = 0xF0128790;
const GTM_DPLL_TSF_S37: u32 = 0xF0128794;
const GTM_DPLL_TSF_S38: u32 = 0xF0128798;
const GTM_DPLL_TSF_S39: u32 = 0xF012879C;
const GTM_DPLL_TSF_S40: u32 = 0xF01287A0;
const GTM_DPLL_TSF_S41: u32 = 0xF01287A4;
const GTM_BRC_SRC10_DEST: u32 = 0xF0100454;
const GTM_DPLL_TSF_S42: u32 = 0xF01287A8;
const GTM_DPLL_TSF_S43: u32 = 0xF01287AC;
const GTM_DPLL_TSF_S44: u32 = 0xF01287B0;
const GTM_DPLL_TSF_S45: u32 = 0xF01287B4;
const GTM_DPLL_TSF_S46: u32 = 0xF01287B8;
const GTM_DPLL_TSF_S47: u32 = 0xF01287BC;
const GTM_DPLL_TSF_S48: u32 = 0xF01287C0;
const GTM_DPLL_TSF_S49: u32 = 0xF01287C4;
const GTM_DPLL_TSF_S50: u32 = 0xF01287C8;
const GTM_DPLL_TSF_S51: u32 = 0xF01287CC;
const GTM_DPLL_TSF_S52: u32 = 0xF01287D0;
const GTM_DPLL_TSF_S53: u32 = 0xF01287D4;
const GTM_DPLL_TSF_S54: u32 = 0xF01287D8;
const GTM_DPLL_TSF_S55: u32 = 0xF01287DC;
const GTM_DPLL_TSF_S56: u32 = 0xF01287E0;
const GTM_DPLL_TSF_S57: u32 = 0xF01287E4;
const GTM_DPLL_TSF_S58: u32 = 0xF01287E8;
const GTM_DPLL_TSF_S59: u32 = 0xF01287EC;
const GTM_DPLL_TSF_S60: u32 = 0xF01287F0;
const GTM_DPLL_TSF_S61: u32 = 0xF01287F4;
const GTM_DPLL_TSF_S62: u32 = 0xF01287F8;
const GTM_DPLL_TSF_S63: u32 = 0xF01287FC;
const GTM_DPLL_ADT_S0: u32 = 0xF0128800;
const GTM_DPLL_ADT_S1: u32 = 0xF0128804;
const GTM_BRC_SRC11_ADDR: u32 = 0xF0100458;
const GTM_DPLL_ADT_S2: u32 = 0xF0128808;
const GTM_DPLL_ADT_S3: u32 = 0xF012880C;
const GTM_DPLL_ADT_S4: u32 = 0xF0128810;
const GTM_DPLL_ADT_S5: u32 = 0xF0128814;
const GTM_DPLL_ADT_S6: u32 = 0xF0128818;
const GTM_DPLL_ADT_S7: u32 = 0xF012881C;
const GTM_PSM_FIFO0_MEMORY: u32 = 0xF0119000;
const GTM_DPLL_ADT_S8: u32 = 0xF0128820;
const GTM_DPLL_ADT_S9: u32 = 0xF0128824;
const GTM_DPLL_ADT_S10: u32 = 0xF0128828;
const GTM_DPLL_ADT_S11: u32 = 0xF012882C;
const GTM_DPLL_ADT_S12: u32 = 0xF0128830;
const GTM_DPLL_ADT_S13: u32 = 0xF0128834;
const GTM_DPLL_ADT_S14: u32 = 0xF0128838;
const GTM_DPLL_ADT_S15: u32 = 0xF012883C;
const GTM_DPLL_ADT_S16: u32 = 0xF0128840;
const GTM_DPLL_ADT_S17: u32 = 0xF0128844;
const GTM_DPLL_ADT_S18: u32 = 0xF0128848;
const GTM_DPLL_ADT_S19: u32 = 0xF012884C;
const GTM_DPLL_ADT_S20: u32 = 0xF0128850;
const GTM_DPLL_ADT_S21: u32 = 0xF0128854;
const GTM_DPLL_ADT_S22: u32 = 0xF0128858;
const GTM_DPLL_ADT_S23: u32 = 0xF012885C;
const GTM_DPLL_ADT_S24: u32 = 0xF0128860;
const GTM_BRC_SRC11_DEST: u32 = 0xF010045C;
const GTM_DPLL_ADT_S25: u32 = 0xF0128864;
const GTM_DPLL_ADT_S26: u32 = 0xF0128868;
const GTM_DPLL_ADT_S27: u32 = 0xF012886C;
const GTM_DPLL_ADT_S28: u32 = 0xF0128870;
const GTM_DPLL_ADT_S29: u32 = 0xF0128874;
const GTM_DPLL_ADT_S30: u32 = 0xF0128878;
const GTM_DPLL_ADT_S31: u32 = 0xF012887C;
const GTM_DPLL_ADT_S32: u32 = 0xF0128880;
const GTM_DPLL_ADT_S33: u32 = 0xF0128884;
const GTM_DPLL_ADT_S34: u32 = 0xF0128888;
const GTM_DPLL_ADT_S35: u32 = 0xF012888C;
const GTM_DPLL_ADT_S36: u32 = 0xF0128890;
const GTM_DPLL_ADT_S37: u32 = 0xF0128894;
const GTM_DPLL_ADT_S38: u32 = 0xF0128898;
const GTM_DPLL_ADT_S39: u32 = 0xF012889C;
const GTM_DPLL_ADT_S40: u32 = 0xF01288A0;
const GTM_DPLL_ADT_S41: u32 = 0xF01288A4;
const GTM_DPLL_ADT_S42: u32 = 0xF01288A8;
const GTM_DPLL_ADT_S43: u32 = 0xF01288AC;
const GTM_DPLL_ADT_S44: u32 = 0xF01288B0;
const GTM_DPLL_ADT_S45: u32 = 0xF01288B4;
const GTM_DPLL_ADT_S46: u32 = 0xF01288B8;
const GTM_DPLL_ADT_S47: u32 = 0xF01288BC;
const GTM_BRC_IRQ_NOTIFY: u32 = 0xF0100460;
const GTM_DPLL_ADT_S48: u32 = 0xF01288C0;
const GTM_DPLL_ADT_S49: u32 = 0xF01288C4;
const GTM_DPLL_ADT_S50: u32 = 0xF01288C8;
const GTM_DPLL_ADT_S51: u32 = 0xF01288CC;
const GTM_DPLL_ADT_S52: u32 = 0xF01288D0;
const GTM_DPLL_ADT_S53: u32 = 0xF01288D4;
const GTM_DPLL_ADT_S54: u32 = 0xF01288D8;
const GTM_DPLL_ADT_S55: u32 = 0xF01288DC;
const GTM_DPLL_ADT_S56: u32 = 0xF01288E0;
const GTM_DPLL_ADT_S57: u32 = 0xF01288E4;
const GTM_BRC_IRQ_EN: u32 = 0xF0100464;
const GTM_DPLL_ADT_S58: u32 = 0xF01288E8;
const GTM_DPLL_ADT_S59: u32 = 0xF01288EC;
const GTM_DPLL_ADT_S60: u32 = 0xF01288F0;
const GTM_DPLL_ADT_S61: u32 = 0xF01288F4;
const GTM_DPLL_ADT_S62: u32 = 0xF01288F8;
const GTM_DPLL_ADT_S63: u32 = 0xF01288FC;
const GTM_DPLL_DT_S0: u32 = 0xF0128900;
const GTM_DPLL_DT_S1: u32 = 0xF0128904;
const GTM_DPLL_DT_S2: u32 = 0xF0128908;
const GTM_DPLL_DT_S3: u32 = 0xF012890C;
const GTM_BRC_IRQ_FORCINT: u32 = 0xF0100468;
const GTM_DPLL_DT_S4: u32 = 0xF0128910;
const GTM_DPLL_DT_S5: u32 = 0xF0128914;
const GTM_DPLL_DT_S6: u32 = 0xF0128918;
const GTM_DPLL_DT_S7: u32 = 0xF012891C;
const GTM_DPLL_DT_S8: u32 = 0xF0128920;
const GTM_DPLL_DT_S9: u32 = 0xF0128924;
const GTM_DPLL_DT_S10: u32 = 0xF0128928;
const GTM_DPLL_DT_S11: u32 = 0xF012892C;
const GTM_DPLL_DT_S12: u32 = 0xF0128930;
const GTM_DPLL_DT_S13: u32 = 0xF0128934;
const GTM_BRC_IRQ_MODE: u32 = 0xF010046C;
const GTM_DPLL_DT_S14: u32 = 0xF0128938;
const GTM_DPLL_DT_S15: u32 = 0xF012893C;
const GTM_DPLL_DT_S16: u32 = 0xF0128940;
const GTM_DPLL_DT_S17: u32 = 0xF0128944;
const GTM_DPLL_DT_S18: u32 = 0xF0128948;
const GTM_DPLL_DT_S19: u32 = 0xF012894C;
const GTM_DPLL_DT_S20: u32 = 0xF0128950;
const GTM_DPLL_DT_S21: u32 = 0xF0128954;
const GTM_DPLL_DT_S22: u32 = 0xF0128958;
const GTM_DPLL_DT_S23: u32 = 0xF012895C;
const GTM_BRC_RST: u32 = 0xF0100470;
const GTM_DPLL_DT_S24: u32 = 0xF0128960;
const GTM_DPLL_DT_S25: u32 = 0xF0128964;
const GTM_DPLL_DT_S26: u32 = 0xF0128968;
const GTM_DPLL_DT_S27: u32 = 0xF012896C;
const GTM_DPLL_DT_S28: u32 = 0xF0128970;
const GTM_DPLL_DT_S29: u32 = 0xF0128974;
const GTM_DPLL_DT_S30: u32 = 0xF0128978;
const GTM_DPLL_DT_S31: u32 = 0xF012897C;
const GTM_DPLL_DT_S32: u32 = 0xF0128980;
const GTM_DPLL_DT_S33: u32 = 0xF0128984;
const GTM_BRC_EIRQ_EN: u32 = 0xF0100474;
const GTM_DPLL_DT_S34: u32 = 0xF0128988;
const GTM_DPLL_DT_S35: u32 = 0xF012898C;
const GTM_DPLL_DT_S36: u32 = 0xF0128990;
const GTM_DPLL_DT_S37: u32 = 0xF0128994;
const GTM_DPLL_DT_S38: u32 = 0xF0128998;
const GTM_DPLL_DT_S39: u32 = 0xF012899C;
const GTM_DPLL_DT_S40: u32 = 0xF01289A0;
const GTM_DPLL_DT_S41: u32 = 0xF01289A4;
const GTM_DPLL_DT_S42: u32 = 0xF01289A8;
const GTM_DPLL_DT_S43: u32 = 0xF01289AC;
const GTM_ICM_IRQG_R0: u32 = 0xF0100600;
const GTM_DPLL_RR2: u32 = 0xF012C000;
const GTM_DPLL_DT_S44: u32 = 0xF01289B0;
const GTM_DPLL_DT_S45: u32 = 0xF01289B4;
const GTM_DPLL_DT_S46: u32 = 0xF01289B8;
const GTM_DPLL_DT_S47: u32 = 0xF01289BC;
const GTM_DPLL_DT_S48: u32 = 0xF01289C0;
const GTM_DPLL_DT_S49: u32 = 0xF01289C4;
const GTM_DPLL_DT_S50: u32 = 0xF01289C8;
const GTM_DPLL_DT_S51: u32 = 0xF01289CC;
const GTM_DPLL_DT_S52: u32 = 0xF01289D0;
const GTM_DPLL_DT_S53: u32 = 0xF01289D4;
const GTM_DPLL_DT_S54: u32 = 0xF01289D8;
const GTM_DPLL_DT_S55: u32 = 0xF01289DC;
const GTM_DPLL_DT_S56: u32 = 0xF01289E0;
const GTM_DPLL_DT_S57: u32 = 0xF01289E4;
const GTM_DPLL_DT_S58: u32 = 0xF01289E8;
const GTM_DPLL_DT_S59: u32 = 0xF01289EC;
const GTM_DPLL_DT_S60: u32 = 0xF01289F0;
const GTM_DPLL_DT_S61: u32 = 0xF01289F4;
const GTM_DPLL_DT_S62: u32 = 0xF01289F8;
const GTM_DPLL_DT_S63: u32 = 0xF01289FC;
const GTM_DPLL_TSAC0: u32 = 0xF0128E00;
const GTM_DPLL_TSAC1: u32 = 0xF0128E04;
const GTM_DPLL_TSAC2: u32 = 0xF0128E08;
const GTM_DPLL_TSAC3: u32 = 0xF0128E0C;
const GTM_ICM_IRQG_R1: u32 = 0xF0100604;
const GTM_DPLL_TSAC4: u32 = 0xF0128E10;
const GTM_DPLL_TSAC5: u32 = 0xF0128E14;
const GTM_DPLL_TSAC6: u32 = 0xF0128E18;
const GTM_DPLL_TSAC7: u32 = 0xF0128E1C;
const GTM_DPLL_TSAC8: u32 = 0xF0128E20;
const GTM_DPLL_TSAC9: u32 = 0xF0128E24;
const GTM_DPLL_TSAC10: u32 = 0xF0128E28;
const GTM_DPLL_TSAC11: u32 = 0xF0128E2C;
const GTM_DPLL_TSAC12: u32 = 0xF0128E30;
const GTM_DPLL_TSAC13: u32 = 0xF0128E34;
const GTM_DPLL_TSAC14: u32 = 0xF0128E38;
const GTM_DPLL_TSAC15: u32 = 0xF0128E3C;
const GTM_DPLL_TSAC16: u32 = 0xF0128E40;
const GTM_DPLL_TSAC17: u32 = 0xF0128E44;
const GTM_DPLL_TSAC18: u32 = 0xF0128E48;
const GTM_DPLL_TSAC19: u32 = 0xF0128E4C;
const GTM_DPLL_TSAC20: u32 = 0xF0128E50;
const GTM_DPLL_TSAC21: u32 = 0xF0128E54;
const GTM_DPLL_TSAC22: u32 = 0xF0128E58;
const GTM_DPLL_TSAC23: u32 = 0xF0128E5C;
const GTM_DPLL_TSAC24: u32 = 0xF0128E60;
const GTM_DPLL_TSAC25: u32 = 0xF0128E64;
const GTM_DPLL_TSAC26: u32 = 0xF0128E68;
const GTM_ICM_IRQG_R2: u32 = 0xF0100608;
const GTM_DPLL_TSAC27: u32 = 0xF0128E6C;
const GTM_DPLL_TSAC28: u32 = 0xF0128E70;
const GTM_DPLL_TSAC29: u32 = 0xF0128E74;
const GTM_DPLL_TSAC30: u32 = 0xF0128E78;
const GTM_DPLL_TSAC31: u32 = 0xF0128E7C;
const GTM_DPLL_PSAC0: u32 = 0xF0128E80;
const GTM_DPLL_PSAC1: u32 = 0xF0128E84;
const GTM_DPLL_PSAC2: u32 = 0xF0128E88;
const GTM_DPLL_PSAC3: u32 = 0xF0128E8C;
const GTM_DPLL_PSAC4: u32 = 0xF0128E90;
const GTM_DPLL_PSAC5: u32 = 0xF0128E94;
const GTM_DPLL_PSAC6: u32 = 0xF0128E98;
const GTM_DPLL_PSAC7: u32 = 0xF0128E9C;
const GTM_DPLL_PSAC8: u32 = 0xF0128EA0;
const GTM_DPLL_PSAC9: u32 = 0xF0128EA4;
const GTM_DPLL_PSAC10: u32 = 0xF0128EA8;
const GTM_DPLL_PSAC11: u32 = 0xF0128EAC;
const GTM_DPLL_PSAC12: u32 = 0xF0128EB0;
const GTM_DPLL_PSAC13: u32 = 0xF0128EB4;
const GTM_DPLL_PSAC14: u32 = 0xF0128EB8;
const GTM_DPLL_PSAC15: u32 = 0xF0128EBC;
const GTM_DPLL_PSAC16: u32 = 0xF0128EC0;
const GTM_DPLL_PSAC17: u32 = 0xF0128EC4;
const GTM_ICM_IRQG_R3: u32 = 0xF010060C;
const GTM_DPLL_PSAC18: u32 = 0xF0128EC8;
const GTM_DPLL_PSAC19: u32 = 0xF0128ECC;
const GTM_DPLL_PSAC20: u32 = 0xF0128ED0;
const GTM_DPLL_PSAC21: u32 = 0xF0128ED4;
const GTM_DPLL_PSAC22: u32 = 0xF0128ED8;
const GTM_DPLL_PSAC23: u32 = 0xF0128EDC;
const GTM_DPLL_PSAC24: u32 = 0xF0128EE0;
const GTM_DPLL_PSAC25: u32 = 0xF0128EE4;
const GTM_DPLL_PSAC26: u32 = 0xF0128EE8;
const GTM_DPLL_PSAC27: u32 = 0xF0128EEC;
const GTM_DPLL_PSAC28: u32 = 0xF0128EF0;
const GTM_DPLL_PSAC29: u32 = 0xF0128EF4;
const GTM_DPLL_PSAC30: u32 = 0xF0128EF8;
const GTM_DPLL_PSAC31: u32 = 0xF0128EFC;
const GTM_DPLL_ACB0: u32 = 0xF0128F00;
const GTM_DPLL_ACB1: u32 = 0xF0128F04;
const GTM_DPLL_ACB2: u32 = 0xF0128F08;
const GTM_DPLL_ACB3: u32 = 0xF0128F0C;
const GTM_ICM_IRQG_R4: u32 = 0xF0100610;
const GTM_DPLL_ACB4: u32 = 0xF0128F10;
const GTM_DPLL_ACB5: u32 = 0xF0128F14;
const GTM_DPLL_ACB6: u32 = 0xF0128F18;
const GTM_MCS0_MEM: u32 = 0xF0138000;
const GTM_DPLL_ACB7: u32 = 0xF0128F1C;
const GTM_DPLL_CTRL_11: u32 = 0xF0128F20;
const GTM_DPLL_THVAL2: u32 = 0xF0128F24;
const GTM_DPLL_TIDEL: u32 = 0xF0128F28;
const GTM_DPLL_SIDEL: u32 = 0xF0128F2C;
const GTM_DPLL_APS_SYNC_EXT: u32 = 0xF0128F30;
const GTM_DPLL_CTRL_EXT: u32 = 0xF0128F34;
const GTM_DPLL_APS_EXT: u32 = 0xF0128F38;
const GTM_DPLL_APS_1C3_EXT: u32 = 0xF0128F3C;
const GTM_DPLL_STA: u32 = 0xF0128F40;
const GTM_DPLL_INCF1_OFFSET: u32 = 0xF0128F44;
const GTM_DPLL_INCF2_OFFSET: u32 = 0xF0128F48;
const GTM_DPLL_DT_T_START: u32 = 0xF0128F4C;
const GTM_DPLL_DT_S_START: u32 = 0xF0128F50;
const GTM_DPLL_STA_MASK: u32 = 0xF0128F54;
const GTM_ICM_IRQG_R5: u32 = 0xF0100614;
const GTM_DPLL_STA_FLAG: u32 = 0xF0128F58;
const GTM_DPLL_INC_CNT1_MASK: u32 = 0xF0128F5C;
const GTM_DPLL_INC_CNT2_MASK: u32 = 0xF0128F60;
const GTM_DPLL_NUSC_EXT1: u32 = 0xF0128F64;
const GTM_DPLL_NUSC_EXT2: u32 = 0xF0128F68;
const GTM_DPLL_CTN_MIN: u32 = 0xF0128F6C;
const GTM_DPLL_CTN_MAX: u32 = 0xF0128F70;
const GTM_DPLL_CSN_MIN: u32 = 0xF0128F74;
const GTM_DPLL_CSN_MAX: u32 = 0xF0128F78;
const GTM_CLC: u32 = 0xF019FD00;
const GTM_RESET_CLR: u32 = 0xF019FD04;
const GTM_RESET1: u32 = 0xF019FD08;
const GTM_RESET2: u32 = 0xF019FD0C;
const GTM_ACCEN0: u32 = 0xF019FD10;
const GTM_ACCEN1: u32 = 0xF019FD14;
const GTM_OCDS_OTBU0T: u32 = 0xF019FD18;
const GTM_OCDS_OTBU1T: u32 = 0xF019FD1C;
const GTM_OCDS_OTBU2T: u32 = 0xF019FD20;
const GTM_OCDS_OTBU3T: u32 = 0xF019FD24;
const GTM_ICM_IRQG_R6: u32 = 0xF0100618;
const GTM_OCDS_OTSS: u32 = 0xF019FD28;
const GTM_OCDS_OTSC0: u32 = 0xF019FD2C;
const GTM_OCDS_OTSC1: u32 = 0xF019FD30;
const GTM_OCDS_ODA: u32 = 0xF019FD34;
const GTM_OCDS_OCS: u32 = 0xF019FD38;
const GTM_TIMINSEL0: u32 = 0xF019FD40;
const GTM_TIMINSEL1: u32 = 0xF019FD44;
const GTM_TIMINSEL2: u32 = 0xF019FD48;
const GTM_TIMINSEL3: u32 = 0xF019FD4C;
const GTM_TIMINSEL4: u32 = 0xF019FD50;
const GTM_ICM_IRQG_R7: u32 = 0xF010061C;
const GTM_TIMINSEL5: u32 = 0xF019FD54;
const GTM_TOUTSEL0: u32 = 0xF019FD60;
const GTM_TOUTSEL1: u32 = 0xF019FD64;
const GTM_TOUTSEL2: u32 = 0xF019FD68;
const GTM_TOUTSEL3: u32 = 0xF019FD6C;
const GTM_TOUTSEL4: u32 = 0xF019FD70;
const GTM_TOUTSEL5: u32 = 0xF019FD74;
const GTM_TOUTSEL6: u32 = 0xF019FD78;
const GTM_TOUTSEL7: u32 = 0xF019FD7C;
const GTM_TOUTSEL8: u32 = 0xF019FD80;
const GTM_TOUTSEL9: u32 = 0xF019FD84;
const GTM_TOUTSEL10: u32 = 0xF019FD88;
const GTM_TOUTSEL11: u32 = 0xF019FD8C;
const GTM_TOUTSEL12: u32 = 0xF019FD90;
const GTM_TOUTSEL13: u32 = 0xF019FD94;
const GTM_TOUTSEL14: u32 = 0xF019FD98;
const GTM_TOUTSEL15: u32 = 0xF019FD9C;
const GTM_TOUTSEL16: u32 = 0xF019FDA0;
const GTM_TOUTSEL17: u32 = 0xF019FDA4;
const GTM_TOUTSEL18: u32 = 0xF019FDA8;
const GTM_DSADCINSEL0: u32 = 0xF019FE00;
const GTM_ICM_IRQG_R9: u32 = 0xF0100624;
const GTM_DSADCINSEL1: u32 = 0xF019FE04;
const GTM_DSADCINSEL2: u32 = 0xF019FE08;
const GTM_DSADCINSEL3: u32 = 0xF019FE0C;
const GTM_DSADCINSEL4: u32 = 0xF019FE10;
const GTM_DSADCINSEL5: u32 = 0xF019FE14;
const GTM_DSADC0_OUTSEL0: u32 = 0xF019FE20;
const GTM_DSADC1_OUTSEL0: u32 = 0xF019FE28;
const GTM_DSADC2_OUTSEL0: u32 = 0xF019FE30;
const GTM_DSADC3_OUTSEL0: u32 = 0xF019FE38;
const GTM_MCS0_MEM1: u32 = 0xF013A000;
const GTM_ADCTRIG0_OUT0: u32 = 0xF019FE40;
const GTM_ADCTRIG0_OUT1: u32 = 0xF019FE44;
const GTM_ADCTRIG1_OUT0: u32 = 0xF019FE48;
const GTM_ADCTRIG1_OUT1: u32 = 0xF019FE4C;
const GTM_ICM_IRQG_R10: u32 = 0xF0100628;
const GTM_ADCTRIG2_OUT0: u32 = 0xF019FE50;
const GTM_ADCTRIG2_OUT1: u32 = 0xF019FE54;
const GTM_ADCTRIG3_OUT0: u32 = 0xF019FE58;
const GTM_ADCTRIG3_OUT1: u32 = 0xF019FE5C;
const GTM_ADCTRIG4_OUT0: u32 = 0xF019FE60;
const GTM_ADCTRIG4_OUT1: u32 = 0xF019FE64;
const GTM_DXOUTCON: u32 = 0xF019FE70;
const GTM_TRIGOUT0: u32 = 0xF019FE74;
const GTM_TRIGOUT1: u32 = 0xF019FE78;
const GTM_TRIGOUT2: u32 = 0xF019FE7C;
const GTM_TRIGOUT3: u32 = 0xF019FE80;
const GTM_TRIGOUT4: u32 = 0xF019FE84;
const GTM_INTOUT0: u32 = 0xF019FE9C;
const GTM_INTOUT1: u32 = 0xF019FEA0;
const GTM_INTOUT2: u32 = 0xF019FEA4;
const GTM_ICM_IRQG_MEI: u32 = 0xF0100630;
const GTM_INTOUT3: u32 = 0xF019FEA8;
const GTM_INTOUT4: u32 = 0xF019FEAC;
const GTM_MCSTRIGOUTSEL: u32 = 0xF019FEC4;
const GTM_MCSINTSTAT: u32 = 0xF019FEC8;
const GTM_MCSINTCLR: u32 = 0xF019FECC;
const GTM_DXINCON: u32 = 0xF019FED0;
const GTM_DATAIN0: u32 = 0xF019FED4;
const GTM_DATAIN1: u32 = 0xF019FED8;
const GTM_DATAIN2: u32 = 0xF019FEDC;
const GTM_DATAIN3: u32 = 0xF019FEE0;
const GTM_ICM_IRQG_CEI0: u32 = 0xF0100634;
const GTM_DATAIN4: u32 = 0xF019FEE4;
const GTM_MSC_SET0_CON0: u32 = 0xF019FF00;
const GTM_MSC_SET0_CON1: u32 = 0xF019FF04;
const GTM_MSC_SET0_CON2: u32 = 0xF019FF08;
const GTM_MSC_SET0_CON3: u32 = 0xF019FF0C;
const GTM_ICM_IRQG_CEI1: u32 = 0xF0100638;
const GTM_MSC_SET1_CON0: u32 = 0xF019FF10;
const GTM_MSC_SET1_CON1: u32 = 0xF019FF14;
const GTM_MSC_SET1_CON2: u32 = 0xF019FF18;
const GTM_MSC_SET1_CON3: u32 = 0xF019FF1C;
const GTM_MSC_SET2_CON0: u32 = 0xF019FF20;
const GTM_ICM_IRQG_CEI2: u32 = 0xF010063C;
const GTM_MSC_SET2_CON1: u32 = 0xF019FF24;
const GTM_MSC_SET2_CON2: u32 = 0xF019FF28;
const GTM_MSC_SET2_CON3: u32 = 0xF019FF2C;
const GTM_MSC_SET3_CON0: u32 = 0xF019FF30;
const GTM_ICM_IRQG_CEI3: u32 = 0xF0100640;
const GTM_MSC_SET3_CON1: u32 = 0xF019FF34;
const GTM_MSC_SET3_CON2: u32 = 0xF019FF38;
const GTM_MSC_SET3_CON3: u32 = 0xF019FF3C;
const GTM_MSC_MSCQ0_INLCON: u32 = 0xF019FF90;
const GTM_ICM_IRQG_CEI4: u32 = 0xF0100644;
const GTM_MSC_MSCQ0_INHCON: u32 = 0xF019FF94;
const GTM_MSC_MSCQ0_INLEXTCON: u32 = 0xF019FF98;
const GTM_MSC_MSCQ1_INLCON: u32 = 0xF019FF9C;
const GTM_MSC_MSCQ1_INHCON: u32 = 0xF019FFA0;
const GTM_ICM_IRQG_CEI_MCS0: u32 = 0xF0100664;
const GTM_MSC_MSCQ1_INLEXTCON: u32 = 0xF019FFA4;
const GTM_PSI5OUTSEL: u32 = 0xF019FFCC;
const GTM_PSI5SOUTSEL: u32 = 0xF019FFD0;
const GTM_LCDCDCOUTSEL: u32 = 0xF019FFD4;
const GTM_DTMAUXINSEL: u32 = 0xF019FFD8;
const GTM_CANOUTSEL0: u32 = 0xF019FFDC;
const GTM_MCS1_MEM: u32 = 0xF0140000;
const GTM_CANOUTSEL1: u32 = 0xF019FFE0;
const GTM_CCM0_ARP0_CTRL: u32 = 0xF01E2000;
const GTM_CCM0_ARP0_PROT: u32 = 0xF01E2004;
const GTM_CCM0_ARP1_CTRL: u32 = 0xF01E2008;
const GTM_CCM0_ARP1_PROT: u32 = 0xF01E200C;
const GTM_CCM0_ARP2_CTRL: u32 = 0xF01E2010;
const GTM_CCM0_ARP2_PROT: u32 = 0xF01E2014;
const GTM_CCM0_ARP3_CTRL: u32 = 0xF01E2018;
const GTM_CCM0_ARP3_PROT: u32 = 0xF01E201C;
const GTM_CCM0_ARP4_CTRL: u32 = 0xF01E2020;
const GTM_CCM0_ARP4_PROT: u32 = 0xF01E2024;
const GTM_CCM0_ARP5_CTRL: u32 = 0xF01E2028;
const GTM_CCM0_ARP5_PROT: u32 = 0xF01E202C;
const GTM_CCM0_ARP6_CTRL: u32 = 0xF01E2030;
const GTM_CCM0_ARP6_PROT: u32 = 0xF01E2034;
const GTM_CCM0_ARP7_CTRL: u32 = 0xF01E2038;
const GTM_ICM_IRQG_CEI_MCS1: u32 = 0xF0100668;
const GTM_CCM0_ARP7_PROT: u32 = 0xF01E203C;
const GTM_CCM0_ARP8_CTRL: u32 = 0xF01E2040;
const GTM_CCM0_ARP8_PROT: u32 = 0xF01E2044;
const GTM_CCM0_ARP9_CTRL: u32 = 0xF01E2048;
const GTM_CCM0_ARP9_PROT: u32 = 0xF01E204C;
const GTM_CCM0_AEIM_STA: u32 = 0xF01E21D8;
const GTM_CCM0_HW_CONF: u32 = 0xF01E21DC;
const GTM_CCM0_TIM_AUX_IN_SRC: u32 = 0xF01E21E0;
const GTM_CCM0_EXT_CAP_EN: u32 = 0xF01E21E4;
const GTM_CCM0_TOM_OUT: u32 = 0xF01E21E8;
const GTM_CCM0_ATOM_OUT: u32 = 0xF01E21EC;
const GTM_CCM0_CMU_CLK_CFG: u32 = 0xF01E21F0;
const GTM_CCM0_CMU_FXCLK_CFG: u32 = 0xF01E21F4;
const GTM_CCM0_CFG: u32 = 0xF01E21F8;
const GTM_CCM0_PROT: u32 = 0xF01E21FC;
const GTM_CCM1_ARP0_CTRL: u32 = 0xF01E2200;
const GTM_CCM1_ARP0_PROT: u32 = 0xF01E2204;
const GTM_CCM1_ARP1_CTRL: u32 = 0xF01E2208;
const GTM_CCM1_ARP1_PROT: u32 = 0xF01E220C;
const GTM_CCM1_ARP2_CTRL: u32 = 0xF01E2210;
const GTM_CCM1_ARP2_PROT: u32 = 0xF01E2214;
const GTM_CCM1_ARP3_CTRL: u32 = 0xF01E2218;
const GTM_CCM1_ARP3_PROT: u32 = 0xF01E221C;
const GTM_CCM1_ARP4_CTRL: u32 = 0xF01E2220;
const GTM_ICM_IRQG_CEI_MCS2: u32 = 0xF010066C;
const GTM_CCM1_ARP4_PROT: u32 = 0xF01E2224;
const GTM_CCM1_ARP5_CTRL: u32 = 0xF01E2228;
const GTM_CCM1_ARP5_PROT: u32 = 0xF01E222C;
const GTM_CCM1_ARP6_CTRL: u32 = 0xF01E2230;
const GTM_CCM1_ARP6_PROT: u32 = 0xF01E2234;
const GTM_CCM1_ARP7_CTRL: u32 = 0xF01E2238;
const GTM_CCM1_ARP7_PROT: u32 = 0xF01E223C;
const GTM_CCM1_ARP8_CTRL: u32 = 0xF01E2240;
const GTM_CCM1_ARP8_PROT: u32 = 0xF01E2244;
const GTM_CCM1_ARP9_CTRL: u32 = 0xF01E2248;
const GTM_CCM1_ARP9_PROT: u32 = 0xF01E224C;
const GTM_CCM1_AEIM_STA: u32 = 0xF01E23D8;
const GTM_CCM1_HW_CONF: u32 = 0xF01E23DC;
const GTM_CCM1_TIM_AUX_IN_SRC: u32 = 0xF01E23E0;
const GTM_CCM1_EXT_CAP_EN: u32 = 0xF01E23E4;
const GTM_CCM1_TOM_OUT: u32 = 0xF01E23E8;
const GTM_CCM1_ATOM_OUT: u32 = 0xF01E23EC;
const GTM_CCM1_CMU_CLK_CFG: u32 = 0xF01E23F0;
const GTM_CCM1_CMU_FXCLK_CFG: u32 = 0xF01E23F4;
const GTM_CCM1_CFG: u32 = 0xF01E23F8;
const GTM_CCM1_PROT: u32 = 0xF01E23FC;
const GTM_CCM2_ARP0_CTRL: u32 = 0xF01E2400;
const GTM_CCM2_ARP0_PROT: u32 = 0xF01E2404;
const GTM_ICM_IRQG_CEI_MCS3: u32 = 0xF0100670;
const GTM_CCM2_ARP1_CTRL: u32 = 0xF01E2408;
const GTM_CCM2_ARP1_PROT: u32 = 0xF01E240C;
const GTM_CCM2_ARP2_CTRL: u32 = 0xF01E2410;
const GTM_CCM2_ARP2_PROT: u32 = 0xF01E2414;
const GTM_CCM2_ARP3_CTRL: u32 = 0xF01E2418;
const GTM_CCM2_ARP3_PROT: u32 = 0xF01E241C;
const GTM_CCM2_ARP4_CTRL: u32 = 0xF01E2420;
const GTM_CCM2_ARP4_PROT: u32 = 0xF01E2424;
const GTM_CCM2_ARP5_CTRL: u32 = 0xF01E2428;
const GTM_CCM2_ARP5_PROT: u32 = 0xF01E242C;
const GTM_CCM2_ARP6_CTRL: u32 = 0xF01E2430;
const GTM_CCM2_ARP6_PROT: u32 = 0xF01E2434;
const GTM_CCM2_ARP7_CTRL: u32 = 0xF01E2438;
const GTM_CCM2_ARP7_PROT: u32 = 0xF01E243C;
const GTM_CCM2_ARP8_CTRL: u32 = 0xF01E2440;
const GTM_CCM2_ARP8_PROT: u32 = 0xF01E2444;
const GTM_CCM2_ARP9_CTRL: u32 = 0xF01E2448;
const GTM_CCM2_ARP9_PROT: u32 = 0xF01E244C;
const GTM_CCM2_AEIM_STA: u32 = 0xF01E25D8;
const GTM_CCM2_HW_CONF: u32 = 0xF01E25DC;
const GTM_CCM2_TIM_AUX_IN_SRC: u32 = 0xF01E25E0;
const GTM_CCM2_EXT_CAP_EN: u32 = 0xF01E25E4;
const GTM_CCM2_TOM_OUT: u32 = 0xF01E25E8;
const GTM_ICM_IRQG_CEI_MCS4: u32 = 0xF0100674;
const GTM_CCM2_ATOM_OUT: u32 = 0xF01E25EC;
const GTM_CCM2_CMU_CLK_CFG: u32 = 0xF01E25F0;
const GTM_CCM2_CMU_FXCLK_CFG: u32 = 0xF01E25F4;
const GTM_CCM2_CFG: u32 = 0xF01E25F8;
const GTM_CCM2_PROT: u32 = 0xF01E25FC;
const GTM_CCM3_ARP0_CTRL: u32 = 0xF01E2600;
const GTM_CCM3_ARP0_PROT: u32 = 0xF01E2604;
const GTM_CCM3_ARP1_CTRL: u32 = 0xF01E2608;
const GTM_CCM3_ARP1_PROT: u32 = 0xF01E260C;
const GTM_CCM3_ARP2_CTRL: u32 = 0xF01E2610;
const GTM_CCM3_ARP2_PROT: u32 = 0xF01E2614;
const GTM_CCM3_ARP3_CTRL: u32 = 0xF01E2618;
const GTM_CCM3_ARP3_PROT: u32 = 0xF01E261C;
const GTM_CCM3_ARP4_CTRL: u32 = 0xF01E2620;
const GTM_MCS1_MEM1: u32 = 0xF0142000;
const GTM_CCM3_ARP4_PROT: u32 = 0xF01E2624;
const GTM_CCM3_ARP5_CTRL: u32 = 0xF01E2628;
const GTM_CCM3_ARP5_PROT: u32 = 0xF01E262C;
const GTM_CCM3_ARP6_CTRL: u32 = 0xF01E2630;
const GTM_CCM3_ARP6_PROT: u32 = 0xF01E2634;
const GTM_CCM3_ARP7_CTRL: u32 = 0xF01E2638;
const GTM_CCM3_ARP7_PROT: u32 = 0xF01E263C;
const GTM_CCM3_ARP8_CTRL: u32 = 0xF01E2640;
const GTM_CCM3_ARP8_PROT: u32 = 0xF01E2644;
const GTM_CCM3_ARP9_CTRL: u32 = 0xF01E2648;
const GTM_ICM_IRQG_CEI_PSM0: u32 = 0xF01006A4;
const GTM_CCM3_ARP9_PROT: u32 = 0xF01E264C;
const GTM_CCM3_AEIM_STA: u32 = 0xF01E27D8;
const GTM_CCM3_HW_CONF: u32 = 0xF01E27DC;
const GTM_CCM3_TIM_AUX_IN_SRC: u32 = 0xF01E27E0;
const GTM_CCM3_EXT_CAP_EN: u32 = 0xF01E27E4;
const GTM_CCM3_ATOM_OUT: u32 = 0xF01E27EC;
const GTM_CCM3_CMU_CLK_CFG: u32 = 0xF01E27F0;
const GTM_CCM3_CMU_FXCLK_CFG: u32 = 0xF01E27F4;
const GTM_CCM3_CFG: u32 = 0xF01E27F8;
const GTM_CCM3_PROT: u32 = 0xF01E27FC;
const GTM_CCM4_ARP0_CTRL: u32 = 0xF01E2800;
const GTM_CCM4_ARP0_PROT: u32 = 0xF01E2804;
const GTM_CCM4_ARP1_CTRL: u32 = 0xF01E2808;
const GTM_CCM4_ARP1_PROT: u32 = 0xF01E280C;
const GTM_CCM4_ARP2_CTRL: u32 = 0xF01E2810;
const GTM_CCM4_ARP2_PROT: u32 = 0xF01E2814;
const GTM_CCM4_ARP3_CTRL: u32 = 0xF01E2818;
const GTM_CCM4_ARP3_PROT: u32 = 0xF01E281C;
const GTM_CCM4_ARP4_CTRL: u32 = 0xF01E2820;
const GTM_CCM4_ARP4_PROT: u32 = 0xF01E2824;
const GTM_CCM4_ARP5_CTRL: u32 = 0xF01E2828;
const GTM_CCM4_ARP5_PROT: u32 = 0xF01E282C;
const GTM_CCM4_ARP6_CTRL: u32 = 0xF01E2830;
const GTM_ICM_IRQG_CEI_SPE: u32 = 0xF01006B4;
const GTM_CCM4_ARP6_PROT: u32 = 0xF01E2834;
const GTM_CCM4_ARP7_CTRL: u32 = 0xF01E2838;
const GTM_CCM4_ARP7_PROT: u32 = 0xF01E283C;
const GTM_CCM4_ARP8_CTRL: u32 = 0xF01E2840;
const GTM_CCM4_ARP8_PROT: u32 = 0xF01E2844;
const GTM_CCM4_ARP9_CTRL: u32 = 0xF01E2848;
const GTM_CCM4_ARP9_PROT: u32 = 0xF01E284C;
const GTM_CCM4_AEIM_STA: u32 = 0xF01E29D8;
const GTM_CCM4_HW_CONF: u32 = 0xF01E29DC;
const GTM_CCM4_TIM_AUX_IN_SRC: u32 = 0xF01E29E0;
const GTM_CCM4_EXT_CAP_EN: u32 = 0xF01E29E4;
const GTM_CCM4_ATOM_OUT: u32 = 0xF01E29EC;
const GTM_CCM4_CMU_CLK_CFG: u32 = 0xF01E29F0;
const GTM_CCM4_CMU_FXCLK_CFG: u32 = 0xF01E29F4;
const GTM_CCM4_CFG: u32 = 0xF01E29F8;
const GTM_CCM4_PROT: u32 = 0xF01E29FC;
const GTM_CCM5_HW_CONF: u32 = 0xF01E2BDC;
const GTM_CCM5_TIM_AUX_IN_SRC: u32 = 0xF01E2BE0;
const GTM_CCM5_ATOM_OUT: u32 = 0xF01E2BEC;
const GTM_CCM5_CMU_CLK_CFG: u32 = 0xF01E2BF0;
const GTM_CCM5_CMU_FXCLK_CFG: u32 = 0xF01E2BF4;
const GTM_CCM5_CFG: u32 = 0xF01E2BF8;
const GTM_CCM5_PROT: u32 = 0xF01E2BFC;
const GTM_ICM_IRQG_MEI_CLS0: u32 = 0xF0100710;
const GTM_CDTM0_DTM0_CTRL: u32 = 0xF01E4000;
const GTM_CDTM0_DTM0_CH_CTRL1: u32 = 0xF01E4004;
const GTM_CDTM0_DTM0_CH_CTRL2: u32 = 0xF01E4008;
const GTM_CDTM0_DTM0_CH_CTRL2_SR: u32 = 0xF01E400C;
const GTM_CDTM0_DTM0_PS_CTRL: u32 = 0xF01E4010;
const GTM_CDTM0_DTM0_CH0_DTV: u32 = 0xF01E4014;
const GTM_CDTM0_DTM0_CH1_DTV: u32 = 0xF01E4018;
const GTM_CDTM0_DTM0_CH2_DTV: u32 = 0xF01E401C;
const GTM_CDTM0_DTM0_CH3_DTV: u32 = 0xF01E4020;
const GTM_CDTM0_DTM0_CH_SR: u32 = 0xF01E4024;
const GTM_CDTM0_DTM0_CH_CTRL3: u32 = 0xF01E4028;
const GTM_CDTM0_DTM1_CTRL: u32 = 0xF01E4040;
const GTM_CDTM0_DTM1_CH_CTRL1: u32 = 0xF01E4044;
const GTM_CDTM0_DTM1_CH_CTRL2: u32 = 0xF01E4048;
const GTM_CDTM0_DTM1_CH_CTRL2_SR: u32 = 0xF01E404C;
const GTM_CDTM0_DTM1_PS_CTRL: u32 = 0xF01E4050;
const GTM_CDTM0_DTM1_CH0_DTV: u32 = 0xF01E4054;
const GTM_CDTM0_DTM1_CH1_DTV: u32 = 0xF01E4058;
const GTM_CDTM0_DTM1_CH2_DTV: u32 = 0xF01E405C;
const GTM_CDTM0_DTM1_CH3_DTV: u32 = 0xF01E4060;
const GTM_CDTM0_DTM1_CH_SR: u32 = 0xF01E4064;
const GTM_CDTM0_DTM1_CH_CTRL3: u32 = 0xF01E4068;
const GTM_CDTM0_DTM4_CTRL: u32 = 0xF01E4100;
const GTM_CDTM0_DTM4_CH_CTRL1: u32 = 0xF01E4104;
const GTM_ICM_IRQG_MEI_CLS1: u32 = 0xF0100714;
const GTM_CDTM0_DTM4_CH_CTRL2: u32 = 0xF01E4108;
const GTM_CDTM0_DTM4_CH_CTRL2_SR: u32 = 0xF01E410C;
const GTM_CDTM0_DTM4_PS_CTRL: u32 = 0xF01E4110;
const GTM_CDTM0_DTM4_CH0_DTV: u32 = 0xF01E4114;
const GTM_CDTM0_DTM4_CH1_DTV: u32 = 0xF01E4118;
const GTM_CDTM0_DTM4_CH2_DTV: u32 = 0xF01E411C;
const GTM_CDTM0_DTM4_CH3_DTV: u32 = 0xF01E4120;
const GTM_CDTM0_DTM4_CH_SR: u32 = 0xF01E4124;
const GTM_CDTM0_DTM4_CH_CTRL3: u32 = 0xF01E4128;
const GTM_CDTM0_DTM5_CTRL: u32 = 0xF01E4140;
const GTM_CDTM0_DTM5_CH_CTRL1: u32 = 0xF01E4144;
const GTM_CDTM0_DTM5_CH_CTRL2: u32 = 0xF01E4148;
const GTM_CDTM0_DTM5_CH_CTRL2_SR: u32 = 0xF01E414C;
const GTM_CDTM0_DTM5_PS_CTRL: u32 = 0xF01E4150;
const GTM_CDTM0_DTM5_CH0_DTV: u32 = 0xF01E4154;
const GTM_CDTM0_DTM5_CH1_DTV: u32 = 0xF01E4158;
const GTM_CDTM0_DTM5_CH2_DTV: u32 = 0xF01E415C;
const GTM_CDTM0_DTM5_CH3_DTV: u32 = 0xF01E4160;
const GTM_CDTM0_DTM5_CH_SR: u32 = 0xF01E4164;
const GTM_CDTM0_DTM5_CH_CTRL3: u32 = 0xF01E4168;
const GTM_MCS2_MEM: u32 = 0xF0148000;
const GTM_CDTM1_DTM0_CTRL: u32 = 0xF01E4400;
const GTM_CDTM1_DTM0_CH_CTRL1: u32 = 0xF01E4404;
const GTM_CDTM1_DTM0_CH_CTRL2: u32 = 0xF01E4408;
const GTM_ICM_IRQG_CI_MCS0: u32 = 0xF0100720;
const GTM_CDTM1_DTM0_CH_CTRL2_SR: u32 = 0xF01E440C;
const GTM_CDTM1_DTM0_PS_CTRL: u32 = 0xF01E4410;
const GTM_CDTM1_DTM0_CH0_DTV: u32 = 0xF01E4414;
const GTM_CDTM1_DTM0_CH1_DTV: u32 = 0xF01E4418;
const GTM_CDTM1_DTM0_CH2_DTV: u32 = 0xF01E441C;
const GTM_CDTM1_DTM0_CH3_DTV: u32 = 0xF01E4420;
const GTM_CDTM1_DTM0_CH_SR: u32 = 0xF01E4424;
const GTM_CDTM1_DTM0_CH_CTRL3: u32 = 0xF01E4428;
const GTM_CDTM1_DTM1_CTRL: u32 = 0xF01E4440;
const GTM_CDTM1_DTM1_CH_CTRL1: u32 = 0xF01E4444;
const GTM_CDTM1_DTM1_CH_CTRL2: u32 = 0xF01E4448;
const GTM_CDTM1_DTM1_CH_CTRL2_SR: u32 = 0xF01E444C;
const GTM_CDTM1_DTM1_PS_CTRL: u32 = 0xF01E4450;
const GTM_CDTM1_DTM1_CH0_DTV: u32 = 0xF01E4454;
const GTM_CDTM1_DTM1_CH1_DTV: u32 = 0xF01E4458;
const GTM_CDTM1_DTM1_CH2_DTV: u32 = 0xF01E445C;
const GTM_CDTM1_DTM1_CH3_DTV: u32 = 0xF01E4460;
const GTM_CDTM1_DTM1_CH_SR: u32 = 0xF01E4464;
const GTM_CDTM1_DTM1_CH_CTRL3: u32 = 0xF01E4468;
const GTM_CDTM1_DTM4_CTRL: u32 = 0xF01E4500;
const GTM_CDTM1_DTM4_CH_CTRL1: u32 = 0xF01E4504;
const GTM_CDTM1_DTM4_CH_CTRL2: u32 = 0xF01E4508;
const GTM_CDTM1_DTM4_CH_CTRL2_SR: u32 = 0xF01E450C;
const GTM_ICM_IRQG_CI_MCS1: u32 = 0xF0100724;
const GTM_CDTM1_DTM4_PS_CTRL: u32 = 0xF01E4510;
const GTM_CDTM1_DTM4_CH0_DTV: u32 = 0xF01E4514;
const GTM_CDTM1_DTM4_CH1_DTV: u32 = 0xF01E4518;
const GTM_CDTM1_DTM4_CH2_DTV: u32 = 0xF01E451C;
const GTM_CDTM1_DTM4_CH3_DTV: u32 = 0xF01E4520;
const GTM_CDTM1_DTM4_CH_SR: u32 = 0xF01E4524;
const GTM_CDTM1_DTM4_CH_CTRL3: u32 = 0xF01E4528;
const GTM_CDTM1_DTM5_CTRL: u32 = 0xF01E4540;
const GTM_CDTM1_DTM5_CH_CTRL1: u32 = 0xF01E4544;
const GTM_CDTM1_DTM5_CH_CTRL2: u32 = 0xF01E4548;
const GTM_CDTM1_DTM5_CH_CTRL2_SR: u32 = 0xF01E454C;
const GTM_CDTM1_DTM5_PS_CTRL: u32 = 0xF01E4550;
const GTM_CDTM1_DTM5_CH0_DTV: u32 = 0xF01E4554;
const GTM_CDTM1_DTM5_CH1_DTV: u32 = 0xF01E4558;
const GTM_CDTM1_DTM5_CH2_DTV: u32 = 0xF01E455C;
const GTM_CDTM1_DTM5_CH3_DTV: u32 = 0xF01E4560;
const GTM_CDTM1_DTM5_CH_SR: u32 = 0xF01E4564;
const GTM_CDTM1_DTM5_CH_CTRL3: u32 = 0xF01E4568;
const GTM_CDTM2_DTM0_CTRL: u32 = 0xF01E4800;
const GTM_CDTM2_DTM0_CH_CTRL1: u32 = 0xF01E4804;
const GTM_CDTM2_DTM0_CH_CTRL2: u32 = 0xF01E4808;
const GTM_CDTM2_DTM0_CH_CTRL2_SR: u32 = 0xF01E480C;
const GTM_CDTM2_DTM0_PS_CTRL: u32 = 0xF01E4810;
const GTM_CDTM2_DTM0_CH0_DTV: u32 = 0xF01E4814;
const GTM_ICM_IRQG_CI_MCS2: u32 = 0xF0100728;
const GTM_CDTM2_DTM0_CH1_DTV: u32 = 0xF01E4818;
const GTM_CDTM2_DTM0_CH2_DTV: u32 = 0xF01E481C;
const GTM_CDTM2_DTM0_CH3_DTV: u32 = 0xF01E4820;
const GTM_CDTM2_DTM0_CH_SR: u32 = 0xF01E4824;
const GTM_CDTM2_DTM0_CH_CTRL3: u32 = 0xF01E4828;
const GTM_CDTM2_DTM1_CTRL: u32 = 0xF01E4840;
const GTM_CDTM2_DTM1_CH_CTRL1: u32 = 0xF01E4844;
const GTM_CDTM2_DTM1_CH_CTRL2: u32 = 0xF01E4848;
const GTM_CDTM2_DTM1_CH_CTRL2_SR: u32 = 0xF01E484C;
const GTM_CDTM2_DTM1_PS_CTRL: u32 = 0xF01E4850;
const GTM_CDTM2_DTM1_CH0_DTV: u32 = 0xF01E4854;
const GTM_CDTM2_DTM1_CH1_DTV: u32 = 0xF01E4858;
const GTM_CDTM2_DTM1_CH2_DTV: u32 = 0xF01E485C;
const GTM_CDTM2_DTM1_CH3_DTV: u32 = 0xF01E4860;
const GTM_CDTM2_DTM1_CH_SR: u32 = 0xF01E4864;
const GTM_CDTM2_DTM1_CH_CTRL3: u32 = 0xF01E4868;
const GTM_CDTM2_DTM4_CTRL: u32 = 0xF01E4900;
const GTM_CDTM2_DTM4_CH_CTRL1: u32 = 0xF01E4904;
const GTM_CDTM2_DTM4_CH_CTRL2: u32 = 0xF01E4908;
const GTM_CDTM2_DTM4_CH_CTRL2_SR: u32 = 0xF01E490C;
const GTM_CDTM2_DTM4_PS_CTRL: u32 = 0xF01E4910;
const GTM_CDTM2_DTM4_CH0_DTV: u32 = 0xF01E4914;
const GTM_CDTM2_DTM4_CH1_DTV: u32 = 0xF01E4918;
const GTM_ICM_IRQG_CI_MCS3: u32 = 0xF010072C;
const GTM_CDTM2_DTM4_CH2_DTV: u32 = 0xF01E491C;
const GTM_CDTM2_DTM4_CH3_DTV: u32 = 0xF01E4920;
const GTM_CDTM2_DTM4_CH_SR: u32 = 0xF01E4924;
const GTM_CDTM2_DTM4_CH_CTRL3: u32 = 0xF01E4928;
const GTM_CDTM2_DTM5_CTRL: u32 = 0xF01E4940;
const GTM_CDTM2_DTM5_CH_CTRL1: u32 = 0xF01E4944;
const GTM_CDTM2_DTM5_CH_CTRL2: u32 = 0xF01E4948;
const GTM_CDTM2_DTM5_CH_CTRL2_SR: u32 = 0xF01E494C;
const GTM_CDTM2_DTM5_PS_CTRL: u32 = 0xF01E4950;
const GTM_CDTM2_DTM5_CH0_DTV: u32 = 0xF01E4954;
const GTM_CDTM2_DTM5_CH1_DTV: u32 = 0xF01E4958;
const GTM_CDTM2_DTM5_CH2_DTV: u32 = 0xF01E495C;
const GTM_CDTM2_DTM5_CH3_DTV: u32 = 0xF01E4960;
const GTM_CDTM2_DTM5_CH_SR: u32 = 0xF01E4964;
const GTM_CDTM2_DTM5_CH_CTRL3: u32 = 0xF01E4968;
const GTM_CDTM3_DTM4_CTRL: u32 = 0xF01E4D00;
const GTM_CDTM3_DTM4_CH_CTRL1: u32 = 0xF01E4D04;
const GTM_CDTM3_DTM4_CH_CTRL2: u32 = 0xF01E4D08;
const GTM_CDTM3_DTM4_CH_CTRL2_SR: u32 = 0xF01E4D0C;
const GTM_CDTM3_DTM4_PS_CTRL: u32 = 0xF01E4D10;
const GTM_CDTM3_DTM4_CH0_DTV: u32 = 0xF01E4D14;
const GTM_CDTM3_DTM4_CH1_DTV: u32 = 0xF01E4D18;
const GTM_CDTM3_DTM4_CH2_DTV: u32 = 0xF01E4D1C;
const GTM_ICM_IRQG_CI_MCS4: u32 = 0xF0100730;
const GTM_CDTM3_DTM4_CH3_DTV: u32 = 0xF01E4D20;
const GTM_CDTM3_DTM4_CH_SR: u32 = 0xF01E4D24;
const GTM_CDTM3_DTM4_CH_CTRL3: u32 = 0xF01E4D28;
const GTM_CDTM3_DTM5_CTRL: u32 = 0xF01E4D40;
const GTM_MCS2_MEM1: u32 = 0xF014A000;
const GTM_CDTM3_DTM5_CH_CTRL1: u32 = 0xF01E4D44;
const GTM_CDTM3_DTM5_CH_CTRL2: u32 = 0xF01E4D48;
const GTM_CDTM3_DTM5_CH_CTRL2_SR: u32 = 0xF01E4D4C;
const GTM_CDTM3_DTM5_PS_CTRL: u32 = 0xF01E4D50;
const GTM_CDTM3_DTM5_CH0_DTV: u32 = 0xF01E4D54;
const GTM_CDTM3_DTM5_CH1_DTV: u32 = 0xF01E4D58;
const GTM_CDTM3_DTM5_CH2_DTV: u32 = 0xF01E4D5C;
const GTM_CDTM3_DTM5_CH3_DTV: u32 = 0xF01E4D60;
const GTM_CDTM3_DTM5_CH_SR: u32 = 0xF01E4D64;
const GTM_CDTM3_DTM5_CH_CTRL3: u32 = 0xF01E4D68;
const GTM_CDTM4_DTM4_CTRL: u32 = 0xF01E5100;
const GTM_CDTM4_DTM4_CH_CTRL1: u32 = 0xF01E5104;
const GTM_CDTM4_DTM4_CH_CTRL2: u32 = 0xF01E5108;
const GTM_CDTM4_DTM4_CH_CTRL2_SR: u32 = 0xF01E510C;
const GTM_CDTM4_DTM4_PS_CTRL: u32 = 0xF01E5110;
const GTM_CDTM4_DTM4_CH0_DTV: u32 = 0xF01E5114;
const GTM_CDTM4_DTM4_CH1_DTV: u32 = 0xF01E5118;
const GTM_CDTM4_DTM4_CH2_DTV: u32 = 0xF01E511C;
const GTM_CDTM4_DTM4_CH3_DTV: u32 = 0xF01E5120;
const GTM_CDTM4_DTM4_CH_SR: u32 = 0xF01E5124;
const GTM_ICM_IRQG_CI_PSM0: u32 = 0xF0100760;
const GTM_CDTM4_DTM4_CH_CTRL3: u32 = 0xF01E5128;
const GTM_CDTM4_DTM5_CTRL: u32 = 0xF01E5140;
const GTM_CDTM4_DTM5_CH_CTRL1: u32 = 0xF01E5144;
const GTM_CDTM4_DTM5_CH_CTRL2: u32 = 0xF01E5148;
const GTM_CDTM4_DTM5_CH_CTRL2_SR: u32 = 0xF01E514C;
const GTM_CDTM4_DTM5_PS_CTRL: u32 = 0xF01E5150;
const GTM_CDTM4_DTM5_CH0_DTV: u32 = 0xF01E5154;
const GTM_CDTM4_DTM5_CH1_DTV: u32 = 0xF01E5158;
const GTM_CDTM4_DTM5_CH2_DTV: u32 = 0xF01E515C;
const GTM_CDTM4_DTM5_CH3_DTV: u32 = 0xF01E5160;
const GTM_CDTM4_DTM5_CH_SR: u32 = 0xF01E5164;
const GTM_CDTM4_DTM5_CH_CTRL3: u32 = 0xF01E5168;
const GTM_ATOM0_CH0_RDADDR: u32 = 0xF01E8000;
const GTM_ATOM0_CH0_CTRL: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SOMB: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SOMC: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SOMI: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SOMP: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SOMS: u32 = 0xF01E8004;
const GTM_ATOM0_CH0_SR0: u32 = 0xF01E8008;
const GTM_ATOM0_CH0_SR1: u32 = 0xF01E800C;
const GTM_ATOM0_CH0_CM0: u32 = 0xF01E8010;
const GTM_ATOM0_CH0_CM1: u32 = 0xF01E8014;
const GTM_ICM_IRQG_CI_SPE: u32 = 0xF0100770;
const GTM_ATOM0_CH0_CN0: u32 = 0xF01E8018;
const GTM_ATOM0_CH0_STAT: u32 = 0xF01E801C;
const GTM_ATOM0_CH0_IRQ_NOTIFY: u32 = 0xF01E8020;
const GTM_ATOM0_CH0_IRQ_EN: u32 = 0xF01E8024;
const GTM_ATOM0_CH0_IRQ_FORCINT: u32 = 0xF01E8028;
const GTM_ATOM0_CH0_IRQ_MODE: u32 = 0xF01E802C;
const GTM_ATOM0_AGC_GLB_CTRL: u32 = 0xF01E8040;
const GTM_ATOM0_AGC_ENDIS_CTRL: u32 = 0xF01E8044;
const GTM_ATOM0_AGC_ENDIS_STAT: u32 = 0xF01E8048;
const GTM_ATOM0_AGC_ACT_TB: u32 = 0xF01E804C;
const GTM_ATOM0_AGC_OUTEN_CTRL: u32 = 0xF01E8050;
const GTM_ATOM0_AGC_OUTEN_STAT: u32 = 0xF01E8054;
const GTM_ATOM0_AGC_FUPD_CTRL: u32 = 0xF01E8058;
const GTM_ATOM0_AGC_INT_TRIG: u32 = 0xF01E805C;
const GTM_ATOM0_CH1_RDADDR: u32 = 0xF01E8080;
const GTM_ATOM0_CH1_CTRL: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SOMB: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SOMC: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SOMI: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SOMP: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SOMS: u32 = 0xF01E8084;
const GTM_ATOM0_CH1_SR0: u32 = 0xF01E8088;
const GTM_ATOM0_CH1_SR1: u32 = 0xF01E808C;
const GTM_ICM_IRQG_CI_ATOM0: u32 = 0xF0100790;
const HSCT0_IFSTAT: u32 = 0xF0090028;
const HSCT0_CONFIGPHY: u32 = 0xF0090030;
const HSCT0_STATPHY: u32 = 0xF0090034;
const HSCT0_IRQ: u32 = 0xF0090040;
const HSCT0_IRQEN: u32 = 0xF0090044;
const HSCT0_IRQCLR: u32 = 0xF0090048;
const HSCT0_USMR: u32 = 0xF0090050;
const HSCT0_USMS: u32 = 0xF0090054;
const HSCT0_TESTCTRL: u32 = 0xF0090060;
const HSCT0_OCS: u32 = 0xF009FFE8;
const HSCT0_KRSTCLR: u32 = 0xF009FFEC;
const HSCT0_KRST1: u32 = 0xF009FFF0;
const HSCT0_KRST0: u32 = 0xF009FFF4;
const HSCT0_ACCEN1: u32 = 0xF009FFF8;
const HSCT0_ACCEN0: u32 = 0xF009FFFC;
const MODULE_HSCT0: u32 = 0xF0090000;
const HSCT0_CLC: u32 = 0xF0090000;
const HSCT0_ID: u32 = 0xF0090008;
const HSCT0_INIT: u32 = 0xF0090010;
const HSCT0_IFCTRL: u32 = 0xF0090014;
const HSCT0_SLEEPCTRL: u32 = 0xF0090018;
const HSCT0_CTSCTRL: u32 = 0xF009001C;
const HSCT0_DISABLE: u32 = 0xF0090020;
const HSCT0_STAT: u32 = 0xF0090024;
const HSSL0_MFLAGSEN: u32 = 0xF0080024;
const HSSL0_SFSFLAGS: u32 = 0xF0080028;
const HSSL0_I0_IWD: u32 = 0xF0080030;
const HSSL0_I0_ICON: u32 = 0xF0080034;
const HSSL0_I0_IRWA: u32 = 0xF0080038;
const HSSL0_I0_IRD: u32 = 0xF008003C;
const HSSL0_I1_IWD: u32 = 0xF0080040;
const HSSL0_I1_ICON: u32 = 0xF0080044;
const HSSL0_I1_IRWA: u32 = 0xF0080048;
const HSSL0_I1_IRD: u32 = 0xF008004C;
const HSSL0_I2_IWD: u32 = 0xF0080050;
const HSSL0_I2_ICON: u32 = 0xF0080054;
const HSSL0_I2_IRWA: u32 = 0xF0080058;
const HSSL0_I2_IRD: u32 = 0xF008005C;
const HSSL0_I3_IWD: u32 = 0xF0080060;
const HSSL0_I3_ICON: u32 = 0xF0080064;
const HSSL0_I3_IRWA: u32 = 0xF0080068;
const HSSL0_I3_IRD: u32 = 0xF008006C;
const HSSL0_T0_TCD: u32 = 0xF0080070;
const HSSL0_T0_TCA: u32 = 0xF0080074;
const HSSL0_T1_TCD: u32 = 0xF0080078;
const HSSL0_T1_TCA: u32 = 0xF008007C;
const HSSL0_T2_TCD: u32 = 0xF0080080;
const HSSL0_T2_TCA: u32 = 0xF0080084;
const HSSL0_T3_TCD: u32 = 0xF0080088;
const HSSL0_T3_TCA: u32 = 0xF008008C;
const HSSL0_TSTAT: u32 = 0xF0080090;
const HSSL0_TIDADD: u32 = 0xF0080094;
const HSSL0_SEC: u32 = 0xF0080098;
const HSSL0_MSCR: u32 = 0xF008009C;
const HSSL0_IS_SA0: u32 = 0xF00800A0;
const HSSL0_IS_SA1: u32 = 0xF00800A4;
const HSSL0_IS_CA: u32 = 0xF00800A8;
const HSSL0_IS_FC: u32 = 0xF00800AC;
const HSSL0_TS_SA0: u32 = 0xF00800B0;
const HSSL0_TS_SA1: u32 = 0xF00800B4;
const HSSL0_TS_CA: u32 = 0xF00800B8;
const HSSL0_TS_FC: u32 = 0xF00800BC;
const HSSL0_AW0_AWSTART: u32 = 0xF00800C0;
const HSSL0_AW0_AWEND: u32 = 0xF00800C4;
const HSSL0_AW1_AWSTART: u32 = 0xF00800C8;
const HSSL0_AW1_AWEND: u32 = 0xF00800CC;
const HSSL0_AW2_AWSTART: u32 = 0xF00800D0;
const HSSL0_AW2_AWEND: u32 = 0xF00800D4;
const HSSL0_AW3_AWSTART: u32 = 0xF00800D8;
const HSSL0_AW3_AWEND: u32 = 0xF00800DC;
const HSSL0_AR: u32 = 0xF00800E0;
const HSSL0_OCS: u32 = 0xF00800E8;
const HSSL0_KRSTCLR: u32 = 0xF00800EC;
const HSSL0_KRST1: u32 = 0xF00800F0;
const HSSL0_KRST0: u32 = 0xF00800F4;
const HSSL0_ACCEN1: u32 = 0xF00800F8;
const HSSL0_ACCEN0: u32 = 0xF00800FC;
const MODULE_HSSL0: u32 = 0xF0080000;
const HSSL0_CLC: u32 = 0xF0080000;
const HSSL0_ID: u32 = 0xF0080008;
const HSSL0_CRC: u32 = 0xF008000C;
const HSSL0_CFG: u32 = 0xF0080010;
const HSSL0_QFLAGS: u32 = 0xF0080014;
const HSSL0_MFLAGS: u32 = 0xF0080018;
const HSSL0_MFLAGSSET: u32 = 0xF008001C;
const HSSL0_MFLAGSCL: u32 = 0xF0080020;
const I2C0_FIFOCFG: u32 = 0xF00C0028;
const I2C0_MRPSCTRL: u32 = 0xF00C002C;
const I2C0_RPSSTAT: u32 = 0xF00C0030;
const I2C0_TPSCTRL: u32 = 0xF00C0034;
const I2C0_FFSSTAT: u32 = 0xF00C0038;
const I2C0_TIMCFG: u32 = 0xF00C0040;
const I2C0_ERRIRQSM: u32 = 0xF00C0060;
const I2C0_ERRIRQSS: u32 = 0xF00C0064;
const I2C0_ERRIRQSC: u32 = 0xF00C0068;
const I2C0_PIRQSM: u32 = 0xF00C0070;
const I2C0_PIRQSS: u32 = 0xF00C0074;
const I2C0_PIRQSC: u32 = 0xF00C0078;
const I2C0_RIS: u32 = 0xF00C0080;
const I2C0_IMSC: u32 = 0xF00C0084;
const I2C0_MIS: u32 = 0xF00C0088;
const I2C0_ICR: u32 = 0xF00C008C;
const I2C0_ISR: u32 = 0xF00C0090;
const I2C0_TXD: u32 = 0xF00C8000;
const I2C0_RXD: u32 = 0xF00CC000;
const I2C0_CLC: u32 = 0xF00D0000;
const I2C0_MODID: u32 = 0xF00D0004;
const I2C0_GPCTL: u32 = 0xF00D0008;
const I2C0_ACCEN0: u32 = 0xF00D000C;
const I2C0_ACCEN1: u32 = 0xF00D0010;
const I2C0_KRST0: u32 = 0xF00D0014;
const I2C0_KRST1: u32 = 0xF00D0018;
const I2C0_KRSTCLR: u32 = 0xF00D001C;
const MODULE_I2C0: u32 = 0xF00C0000;
const I2C0_CLC1: u32 = 0xF00C0000;
const I2C0_ID: u32 = 0xF00C0008;
const I2C0_RUNCTRL: u32 = 0xF00C0010;
const I2C0_ENDDCTRL: u32 = 0xF00C0014;
const I2C0_FDIVCFG: u32 = 0xF00C0018;
const I2C0_FDIVHIGHCFG: u32 = 0xF00C001C;
const I2C0_ADDRCFG: u32 = 0xF00C0020;
const I2C0_BUSSTAT: u32 = 0xF00C0024;
const INT_OIXS0: u32 = 0xF0037090;
const INT_OIXS1: u32 = 0xF0037094;
const INT_OIT: u32 = 0xF00370A0;
const INT_OMISP: u32 = 0xF00370A4;
const INT_OMISN: u32 = 0xF00370A8;
const INT_ACCEN_CONFIG0: u32 = 0xF00370F0;
const INT_ACCEN_CONFIG1: u32 = 0xF00370F4;
const INT_ACCEN0_SRB0: u32 = 0xF0037100;
const INT_ACCEN0_SRB1: u32 = 0xF0037104;
const INT_ACCEN1_SRB0: u32 = 0xF0037108;
const INT_ACCEN1_SRB1: u32 = 0xF003710C;
const INT_ACCEN2_SRB0: u32 = 0xF0037110;
const INT_ACCEN2_SRB1: u32 = 0xF0037114;
const INT_ACCEN_SRC0_TOS0: u32 = 0xF0037180;
const INT_ACCEN_SRC0_TOS1: u32 = 0xF0037184;
const INT_ACCEN_SRC1_TOS0: u32 = 0xF0037188;
const INT_ACCEN_SRC1_TOS1: u32 = 0xF003718C;
const INT_ACCEN_SRC2_TOS0: u32 = 0xF0037190;
const INT_ACCEN_SRC2_TOS1: u32 = 0xF0037194;
const INT_ACCEN_SRC3_TOS0: u32 = 0xF0037198;
const INT_ACCEN_SRC3_TOS1: u32 = 0xF003719C;
const INT_CH0_LWSR: u32 = 0xF0037200;
const INT_CH0_LASR: u32 = 0xF0037204;
const INT_CH0_ECR: u32 = 0xF0037208;
const INT_CH1_LWSR: u32 = 0xF0037210;
const INT_CH1_LASR: u32 = 0xF0037214;
const INT_CH1_ECR: u32 = 0xF0037218;
const INT_CH2_LWSR: u32 = 0xF0037220;
const INT_CH2_LASR: u32 = 0xF0037224;
const INT_CH2_ECR: u32 = 0xF0037228;
const INT_CH3_LWSR: u32 = 0xF0037230;
const INT_CH3_LASR: u32 = 0xF0037234;
const INT_CH3_ECR: u32 = 0xF0037238;
const MODULE_INT: u32 = 0xF0037000;
const INT_ID: u32 = 0xF0037008;
const INT_SRB0: u32 = 0xF0037010;
const INT_SRB1: u32 = 0xF0037014;
const INT_SRB2: u32 = 0xF0037018;
const INT_OOBS: u32 = 0xF0037080;
const INT_OSSIC: u32 = 0xF0037084;
const INT_OIXTS: u32 = 0xF0037088;
const INT_OIXMS: u32 = 0xF003708C;
const IOM_ECMSELR: u32 = 0xF0035034;
const IOM_ECMETH0: u32 = 0xF0035038;
const IOM_ECMETH1: u32 = 0xF003503C;
const IOM_GTMEXR: u32 = 0xF0035040;
const IOM_FPCESR: u32 = 0xF0035078;
const IOM_FPCCTR0: u32 = 0xF0035080;
const IOM_FPCCTR1: u32 = 0xF0035084;
const IOM_FPCCTR2: u32 = 0xF0035088;
const IOM_FPCCTR3: u32 = 0xF003508C;
const IOM_FPCCTR4: u32 = 0xF0035090;
const IOM_FPCCTR5: u32 = 0xF0035094;
const IOM_FPCCTR6: u32 = 0xF0035098;
const IOM_FPCCTR7: u32 = 0xF003509C;
const IOM_FPCCTR8: u32 = 0xF00350A0;
const IOM_FPCCTR9: u32 = 0xF00350A4;
const IOM_FPCCTR10: u32 = 0xF00350A8;
const IOM_FPCCTR11: u32 = 0xF00350AC;
const IOM_FPCCTR12: u32 = 0xF00350B0;
const IOM_FPCCTR13: u32 = 0xF00350B4;
const IOM_FPCCTR14: u32 = 0xF00350B8;
const IOM_FPCCTR15: u32 = 0xF00350BC;
const IOM_FPCTIM0: u32 = 0xF00350C0;
const IOM_FPCTIM1: u32 = 0xF00350C4;
const IOM_FPCTIM2: u32 = 0xF00350C8;
const IOM_FPCTIM3: u32 = 0xF00350CC;
const IOM_FPCTIM4: u32 = 0xF00350D0;
const IOM_FPCTIM5: u32 = 0xF00350D4;
const IOM_FPCTIM6: u32 = 0xF00350D8;
const IOM_FPCTIM7: u32 = 0xF00350DC;
const IOM_FPCTIM8: u32 = 0xF00350E0;
const IOM_FPCTIM9: u32 = 0xF00350E4;
const IOM_FPCTIM10: u32 = 0xF00350E8;
const IOM_FPCTIM11: u32 = 0xF00350EC;
const IOM_FPCTIM12: u32 = 0xF00350F0;
const IOM_FPCTIM13: u32 = 0xF00350F4;
const IOM_FPCTIM14: u32 = 0xF00350F8;
const IOM_FPCTIM15: u32 = 0xF00350FC;
const IOM_LAMEWC0: u32 = 0xF0035100;
const IOM_LAMEWC1: u32 = 0xF0035104;
const IOM_LAMEWC2: u32 = 0xF0035108;
const IOM_LAMEWC3: u32 = 0xF003510C;
const IOM_LAMEWC4: u32 = 0xF0035110;
const IOM_LAMEWC5: u32 = 0xF0035114;
const IOM_LAMEWC6: u32 = 0xF0035118;
const IOM_LAMEWC7: u32 = 0xF003511C;
const IOM_LAMEWC8: u32 = 0xF0035120;
const IOM_LAMEWC9: u32 = 0xF0035124;
const IOM_LAMEWC10: u32 = 0xF0035128;
const IOM_LAMEWC11: u32 = 0xF003512C;
const IOM_LAMEWC12: u32 = 0xF0035130;
const IOM_LAMEWC13: u32 = 0xF0035134;
const IOM_LAMEWC14: u32 = 0xF0035138;
const IOM_LAMEWC15: u32 = 0xF003513C;
const IOM_LAMCFG0: u32 = 0xF0035180;
const IOM_LAMCFG1: u32 = 0xF0035184;
const IOM_LAMCFG2: u32 = 0xF0035188;
const IOM_LAMCFG3: u32 = 0xF003518C;
const IOM_LAMCFG4: u32 = 0xF0035190;
const IOM_LAMCFG5: u32 = 0xF0035194;
const IOM_LAMCFG6: u32 = 0xF0035198;
const IOM_LAMCFG7: u32 = 0xF003519C;
const IOM_LAMCFG8: u32 = 0xF00351A0;
const IOM_LAMCFG9: u32 = 0xF00351A4;
const IOM_LAMCFG10: u32 = 0xF00351A8;
const IOM_LAMCFG11: u32 = 0xF00351AC;
const IOM_LAMCFG12: u32 = 0xF00351B0;
const IOM_LAMCFG13: u32 = 0xF00351B4;
const IOM_LAMCFG14: u32 = 0xF00351B8;
const IOM_LAMCFG15: u32 = 0xF00351BC;
const IOM_LAMEWS0: u32 = 0xF00351C0;
const IOM_LAMEWS1: u32 = 0xF00351C4;
const IOM_LAMEWS2: u32 = 0xF00351C8;
const IOM_LAMEWS3: u32 = 0xF00351CC;
const IOM_LAMEWS4: u32 = 0xF00351D0;
const IOM_LAMEWS5: u32 = 0xF00351D4;
const IOM_LAMEWS6: u32 = 0xF00351D8;
const IOM_LAMEWS7: u32 = 0xF00351DC;
const IOM_LAMEWS8: u32 = 0xF00351E0;
const IOM_LAMEWS9: u32 = 0xF00351E4;
const IOM_LAMEWS10: u32 = 0xF00351E8;
const IOM_LAMEWS11: u32 = 0xF00351EC;
const IOM_LAMEWS12: u32 = 0xF00351F0;
const IOM_LAMEWS13: u32 = 0xF00351F4;
const IOM_LAMEWS14: u32 = 0xF00351F8;
const IOM_LAMEWS15: u32 = 0xF00351FC;
const MODULE_IOM: u32 = 0xF0035000;
const IOM_CLC: u32 = 0xF0035000;
const IOM_ID: u32 = 0xF0035008;
const IOM_KRSTCLR: u32 = 0xF003501C;
const IOM_KRST1: u32 = 0xF0035020;
const IOM_KRST0: u32 = 0xF0035024;
const IOM_ACCEN1: u32 = 0xF0035028;
const IOM_ACCEN0: u32 = 0xF003502C;
const IOM_ECMCCFG: u32 = 0xF0035030;
const MINIMCDS_FIFOPRE: u32 = 0xFB718208;
const MINIMCDS_FIFOTOP: u32 = 0xFB71820C;
const MINIMCDS_FIFOCTL: u32 = 0xFB718210;
const MINIMCDS_FIFOWARN0: u32 = 0xFB718214;
const MINIMCDS_FIFOWARN1: u32 = 0xFB718218;
const MINIMCDS_FIFOOVRCNT: u32 = 0xFB71821C;
const MINIMCDS_TSUREFCNT: u32 = 0xFB718400;
const MINIMCDS_TSUPRSCL: u32 = 0xFB718404;
const MINIMCDS_TSUEMUCNT: u32 = 0xFB718408;
const MINIMCDS_MCX_EVT0: u32 = 0xFB718800;
const MINIMCDS_MCX_EVT1: u32 = 0xFB718804;
const MINIMCDS_MCX_EVT2: u32 = 0xFB718808;
const MINIMCDS_MCX_EVT3: u32 = 0xFB71880C;
const MINIMCDS_MCX_EVT4: u32 = 0xFB718810;
const MINIMCDS_MCX_EVT5: u32 = 0xFB718814;
const MINIMCDS_MCX_EVT6: u32 = 0xFB718818;
const MINIMCDS_MCX_EVT7: u32 = 0xFB71881C;
const MINIMCDS_MCX_EVT8: u32 = 0xFB718820;
const MINIMCDS_MCX_EVT9: u32 = 0xFB718824;
const MINIMCDS_MCX_EVT10: u32 = 0xFB718828;
const MINIMCDS_MCX_EVT11: u32 = 0xFB71882C;
const MINIMCDS_MCX_EVT12: u32 = 0xFB718830;
const MINIMCDS_MCX_EVT13: u32 = 0xFB718834;
const MINIMCDS_MCX_EVT14: u32 = 0xFB718838;
const MINIMCDS_MCX_EVT15: u32 = 0xFB71883C;
const MINIMCDS_MCX_ACT0: u32 = 0xFB718880;
const MINIMCDS_MCX_ACT1: u32 = 0xFB718884;
const MINIMCDS_MCX_ACT2: u32 = 0xFB718888;
const MINIMCDS_MCX_ACT3: u32 = 0xFB71888C;
const MINIMCDS_MCX_ACT4: u32 = 0xFB718890;
const MINIMCDS_MCX_ACT5: u32 = 0xFB718894;
const MINIMCDS_MCX_ACT6: u32 = 0xFB718898;
const MINIMCDS_MCX_ACT7: u32 = 0xFB71889C;
const MINIMCDS_MCX_ACT8: u32 = 0xFB7188A0;
const MINIMCDS_MCX_ACT9: u32 = 0xFB7188A4;
const MINIMCDS_MCX_ACT10: u32 = 0xFB7188A8;
const MINIMCDS_MCX_ACT11: u32 = 0xFB7188AC;
const MINIMCDS_MCX_ACT12: u32 = 0xFB7188B0;
const MINIMCDS_MCX_ACT13: u32 = 0xFB7188B4;
const MINIMCDS_MCX_ACT14: u32 = 0xFB7188B8;
const MINIMCDS_MCX_ACT15: u32 = 0xFB7188BC;
const MINIMCDS_MCX_ACT16: u32 = 0xFB7188C0;
const MINIMCDS_MCX_ACT17: u32 = 0xFB7188C4;
const MINIMCDS_MCX_ACT18: u32 = 0xFB7188C8;
const MINIMCDS_MCX_ACT19: u32 = 0xFB7188CC;
const MINIMCDS_MCX_ACT20: u32 = 0xFB7188D0;
const MINIMCDS_MCX_ACT21: u32 = 0xFB7188D4;
const MINIMCDS_MCX_ACT22: u32 = 0xFB7188D8;
const MINIMCDS_MCX_ACT23: u32 = 0xFB7188DC;
const MINIMCDS_MCX_ACT24: u32 = 0xFB7188E0;
const MINIMCDS_MCX_ACT25: u32 = 0xFB7188E4;
const MINIMCDS_MCX_ACT26: u32 = 0xFB7188E8;
const MINIMCDS_MCX_ACT27: u32 = 0xFB7188EC;
const MINIMCDS_MCX_ACT28: u32 = 0xFB7188F0;
const MINIMCDS_MCX_ACT29: u32 = 0xFB7188F4;
const MINIMCDS_MCX_ACT30: u32 = 0xFB7188F8;
const MINIMCDS_MCX_ACT31: u32 = 0xFB7188FC;
const MINIMCDS_MCX_ACT32: u32 = 0xFB718900;
const MINIMCDS_MCX_ACT33: u32 = 0xFB718904;
const MINIMCDS_MCX_ACT34: u32 = 0xFB718908;
const MINIMCDS_MCX_ACT35: u32 = 0xFB71890C;
const MINIMCDS_MCX_ACT36: u32 = 0xFB718910;
const MINIMCDS_MCX_ACT37: u32 = 0xFB718914;
const MINIMCDS_MCX_ACT38: u32 = 0xFB718918;
const MINIMCDS_MCX_ACT39: u32 = 0xFB71891C;
const MINIMCDS_MCX_ACT40: u32 = 0xFB718920;
const MINIMCDS_MCX_ACT41: u32 = 0xFB718924;
const MINIMCDS_MCX_CNT0_CCL: u32 = 0xFB718A00;
const MINIMCDS_MCX_CNT0_LMT: u32 = 0xFB718A04;
const MINIMCDS_MCX_CNT0_CNT: u32 = 0xFB718A08;
const MINIMCDS_MCX_CNT1_CCL: u32 = 0xFB718A10;
const MINIMCDS_MCX_CNT1_LMT: u32 = 0xFB718A14;
const MINIMCDS_MCX_CNT1_CNT: u32 = 0xFB718A18;
const MINIMCDS_MCX_CNT2_CCL: u32 = 0xFB718A20;
const MINIMCDS_MCX_CNT2_LMT: u32 = 0xFB718A24;
const MINIMCDS_MCX_CNT2_CNT: u32 = 0xFB718A28;
const MINIMCDS_MCX_CNT3_CCL: u32 = 0xFB718A30;
const MINIMCDS_MCX_CNT3_LMT: u32 = 0xFB718A34;
const MINIMCDS_MCX_CNT3_CNT: u32 = 0xFB718A38;
const MINIMCDS_MCX_CNT4_CCL: u32 = 0xFB718A40;
const MINIMCDS_MCX_CNT4_LMT: u32 = 0xFB718A44;
const MINIMCDS_MCX_CNT4_CNT: u32 = 0xFB718A48;
const MINIMCDS_MCX_CNT5_CCL: u32 = 0xFB718A50;
const MINIMCDS_MCX_CNT5_LMT: u32 = 0xFB718A54;
const MINIMCDS_MCX_CNT5_CNT: u32 = 0xFB718A58;
const MINIMCDS_MCX_CNT6_CCL: u32 = 0xFB718A60;
const MINIMCDS_MCX_CNT6_LMT: u32 = 0xFB718A64;
const MINIMCDS_MCX_CNT6_CNT: u32 = 0xFB718A68;
const MODULE_MINIMCDS: u32 = 0xFB718000;
const MINIMCDS_MCX_CNT7_CCL: u32 = 0xFB718A70;
const MINIMCDS_MCX_CNT7_LMT: u32 = 0xFB718A74;
const MINIMCDS_MCX_CNT7_CNT: u32 = 0xFB718A78;
const MINIMCDS_TCX_DCSTS: u32 = 0xFB71A000;
const MINIMCDS_TCX_CIP: u32 = 0xFB71A008;
const MINIMCDS_TCX_CFT: u32 = 0xFB71A00C;
const MINIMCDS_TCX_EA0_BND: u32 = 0xFB71A400;
const MINIMCDS_TCX_EA0_RNG: u32 = 0xFB71A404;
const MINIMCDS_TCX_EA1_BND: u32 = 0xFB71A410;
const MINIMCDS_TCX_EA1_RNG: u32 = 0xFB71A414;
const MINIMCDS_TCX_WD0_BND: u32 = 0xFB71A480;
const MINIMCDS_TCX_WD0_RNG: u32 = 0xFB71A488;
const MINIMCDS_TCX_WD0_MSK: u32 = 0xFB71A490;
const MINIMCDS_CLC: u32 = 0xFB718000;
const MINIMCDS_TCX_WD0_SGN: u32 = 0xFB71A49C;
const MINIMCDS_TCX_WD1_BND: u32 = 0xFB71A4A0;
const MINIMCDS_TCX_WD1_RNG: u32 = 0xFB71A4A8;
const MINIMCDS_TCX_WD1_MSK: u32 = 0xFB71A4B0;
const MINIMCDS_TCX_WD1_SGN: u32 = 0xFB71A4BC;
const MINIMCDS_OCS: u32 = 0xFB718004;
const MINIMCDS_TCX_AC0_BND: u32 = 0xFB71A500;
const MINIMCDS_TCX_AC0_RNG: u32 = 0xFB71A504;
const MINIMCDS_TCX_AC0_MSK: u32 = 0xFB71A508;
const MINIMCDS_TCX_AC1_BND: u32 = 0xFB71A518;
const MINIMCDS_ID: u32 = 0xFB718008;
const MINIMCDS_TCX_AC1_RNG: u32 = 0xFB71A51C;
const MINIMCDS_TCX_AC1_MSK: u32 = 0xFB71A520;
const MINIMCDS_TCX_IP0_BND: u32 = 0xFB71B000;
const MINIMCDS_TCX_IP0_RNG: u32 = 0xFB71B004;
const MINIMCDS_CT: u32 = 0xFB718010;
const MINIMCDS_TCX_IP1_BND: u32 = 0xFB71B010;
const MINIMCDS_TCX_IP1_RNG: u32 = 0xFB71B014;
const MINIMCDS_MUX: u32 = 0xFB718014;
const MINIMCDS_MUX_TC_RC: u32 = 0xFB718020;
const MINIMCDS_FIFONOW: u32 = 0xFB718200;
const MINIMCDS_FIFOBOT: u32 = 0xFB718204;
const MSC0_DC: u32 = 0xF0002620;
const MSC0_DSDSL: u32 = 0xF0002624;
const MSC0_DSDSH: u32 = 0xF0002628;
const MSC0_ESR: u32 = 0xF000262C;
const MSC0_UD0: u32 = 0xF0002630;
const MSC0_UD1: u32 = 0xF0002634;
const MSC0_UD2: u32 = 0xF0002638;
const MSC0_UD3: u32 = 0xF000263C;
const MSC0_ICR: u32 = 0xF0002640;
const MSC0_ISR: u32 = 0xF0002644;
const MSC0_ISC: u32 = 0xF0002648;
const MSC0_OCR: u32 = 0xF000264C;
const MSC0_DSCE: u32 = 0xF0002658;
const MSC0_USCE: u32 = 0xF000265C;
const MSC0_DSDSLE: u32 = 0xF0002660;
const MSC0_DSDSHE: u32 = 0xF0002664;
const MSC0_ESRE: u32 = 0xF0002668;
const MSC0_DSTE: u32 = 0xF000266C;
const MSC0_DDM: u32 = 0xF0002670;
const MSC0_DDE: u32 = 0xF0002674;
const MSC0_DCM: u32 = 0xF0002678;
const MSC0_DCE: u32 = 0xF000267C;
const MSC0_ABC: u32 = 0xF0002680;
const MSC0_OCS: u32 = 0xF00026E8;
const MSC0_KRSTCLR: u32 = 0xF00026EC;
const MSC0_KRST1: u32 = 0xF00026F0;
const MSC0_KRST0: u32 = 0xF00026F4;
const MSC0_ACCEN1: u32 = 0xF00026F8;
const MSC0_ACCEN0: u32 = 0xF00026FC;
const MSC1_CLC: u32 = 0xF0002700;
const MSC1_ID: u32 = 0xF0002708;
const MSC1_FDR: u32 = 0xF000270C;
const MSC1_USR: u32 = 0xF0002710;
const MSC1_DSC: u32 = 0xF0002714;
const MSC1_DSS: u32 = 0xF0002718;
const MSC1_DD: u32 = 0xF000271C;
const MSC1_DC: u32 = 0xF0002720;
const MSC1_DSDSL: u32 = 0xF0002724;
const MSC1_DSDSH: u32 = 0xF0002728;
const MSC1_ESR: u32 = 0xF000272C;
const MSC1_UD0: u32 = 0xF0002730;
const MSC1_UD1: u32 = 0xF0002734;
const MSC1_UD2: u32 = 0xF0002738;
const MSC1_UD3: u32 = 0xF000273C;
const MSC1_ICR: u32 = 0xF0002740;
const MSC1_ISR: u32 = 0xF0002744;
const MSC1_ISC: u32 = 0xF0002748;
const MSC1_OCR: u32 = 0xF000274C;
const MSC1_DSCE: u32 = 0xF0002758;
const MSC1_USCE: u32 = 0xF000275C;
const MSC1_DSDSLE: u32 = 0xF0002760;
const MSC1_DSDSHE: u32 = 0xF0002764;
const MSC1_ESRE: u32 = 0xF0002768;
const MSC1_DSTE: u32 = 0xF000276C;
const MSC1_DDM: u32 = 0xF0002770;
const MSC1_DDE: u32 = 0xF0002774;
const MSC1_DCM: u32 = 0xF0002778;
const MSC1_DCE: u32 = 0xF000277C;
const MSC1_ABC: u32 = 0xF0002780;
const MSC1_OCS: u32 = 0xF00027E8;
const MSC1_KRSTCLR: u32 = 0xF00027EC;
const MSC1_KRST1: u32 = 0xF00027F0;
const MSC1_KRST0: u32 = 0xF00027F4;
const MSC1_ACCEN1: u32 = 0xF00027F8;
const MSC1_ACCEN0: u32 = 0xF00027FC;
const MODULE_MSC0: u32 = 0xF0002600;
const MODULE_MSC1: u32 = 0xF0002700;
const MSC0_CLC: u32 = 0xF0002600;
const MSC0_ID: u32 = 0xF0002608;
const MSC0_FDR: u32 = 0xF000260C;
const MSC0_USR: u32 = 0xF0002610;
const MSC0_DSC: u32 = 0xF0002614;
const MSC0_DSS: u32 = 0xF0002618;
const MSC0_DD: u32 = 0xF000261C;
const MTU_MC37_RDBFL59: u32 = 0xF00635D6;
const MTU_MC37_RDBFL60: u32 = 0xF00635D8;
const MTU_MC37_RDBFL61: u32 = 0xF00635DA;
const MTU_MC37_RDBFL62: u32 = 0xF00635DC;
const MTU_MC3_RDBFL17: u32 = 0xF0061382;
const MTU_MC37_RDBFL63: u32 = 0xF00635DE;
const MTU_MC37_RDBFL64: u32 = 0xF00635E0;
const MTU_MC37_RDBFL65: u32 = 0xF00635E2;
const MTU_MC37_RDBFL66: u32 = 0xF00635E4;
const MTU_MC37_ALMSRCS: u32 = 0xF00635EE;
const MTU_MC37_FAULTSTS: u32 = 0xF00635F0;
const MTU_MC37_ERRINFO0: u32 = 0xF00635F2;
const MTU_MC37_ERRINFO1: u32 = 0xF00635F4;
const MTU_MC37_ERRINFO2: u32 = 0xF00635F6;
const MTU_MC37_ERRINFO3: u32 = 0xF00635F8;
const MTU_MC3_RDBFL18: u32 = 0xF0061384;
const MTU_MC37_ERRINFO4: u32 = 0xF00635FA;
const MTU_MC38_CONFIG0: u32 = 0xF0063600;
const MTU_MC38_CONFIG1: u32 = 0xF0063602;
const MTU_MC38_MCONTROL: u32 = 0xF0063604;
const MTU_MC38_MSTATUS: u32 = 0xF0063606;
const MTU_MC38_RANGE: u32 = 0xF0063608;
const MTU_MC38_REVID: u32 = 0xF006360C;
const MTU_MC38_ECCS: u32 = 0xF006360E;
const MTU_MC38_ECCD: u32 = 0xF0063610;
const MTU_MC38_ETRR0: u32 = 0xF0063612;
const MTU_MC3_RDBFL19: u32 = 0xF0061386;
const MTU_MC38_ETRR1: u32 = 0xF0063614;
const MTU_MC38_ETRR2: u32 = 0xF0063616;
const MTU_MC38_ETRR3: u32 = 0xF0063618;
const MTU_MC38_ETRR4: u32 = 0xF006361A;
const MTU_MC38_RDBFL0: u32 = 0xF0063660;
const MTU_MC38_RDBFL1: u32 = 0xF0063662;
const MTU_MC38_RDBFL2: u32 = 0xF0063664;
const MTU_MC38_RDBFL3: u32 = 0xF0063666;
const MTU_MC38_RDBFL4: u32 = 0xF0063668;
const MTU_MC38_RDBFL5: u32 = 0xF006366A;
const MTU_MC3_RDBFL20: u32 = 0xF0061388;
const MTU_MEMSTAT2: u32 = 0xF0060040;
const MTU_MC38_RDBFL6: u32 = 0xF006366C;
const MTU_MC38_RDBFL7: u32 = 0xF006366E;
const MTU_MC38_RDBFL8: u32 = 0xF0063670;
const MTU_MC38_RDBFL9: u32 = 0xF0063672;
const MTU_MC38_RDBFL10: u32 = 0xF0063674;
const MTU_MC38_RDBFL11: u32 = 0xF0063676;
const MTU_MC38_RDBFL12: u32 = 0xF0063678;
const MTU_MC38_RDBFL13: u32 = 0xF006367A;
const MTU_MC38_RDBFL14: u32 = 0xF006367C;
const MTU_MC38_RDBFL15: u32 = 0xF006367E;
const MTU_MC3_RDBFL21: u32 = 0xF006138A;
const MTU_MC38_RDBFL16: u32 = 0xF0063680;
const MTU_MC38_RDBFL17: u32 = 0xF0063682;
const MTU_MC38_RDBFL18: u32 = 0xF0063684;
const MTU_MC38_RDBFL19: u32 = 0xF0063686;
const MTU_MC38_RDBFL20: u32 = 0xF0063688;
const MTU_MC38_RDBFL21: u32 = 0xF006368A;
const MTU_MC38_RDBFL22: u32 = 0xF006368C;
const MTU_MC38_RDBFL23: u32 = 0xF006368E;
const MTU_MC38_RDBFL24: u32 = 0xF0063690;
const MTU_MC38_RDBFL25: u32 = 0xF0063692;
const MTU_MC3_RDBFL22: u32 = 0xF006138C;
const MTU_MC38_RDBFL26: u32 = 0xF0063694;
const MTU_MC38_RDBFL27: u32 = 0xF0063696;
const MTU_MC38_RDBFL28: u32 = 0xF0063698;
const MTU_MC38_RDBFL29: u32 = 0xF006369A;
const MTU_MC38_RDBFL30: u32 = 0xF006369C;
const MTU_MC38_RDBFL31: u32 = 0xF006369E;
const MTU_MC38_RDBFL32: u32 = 0xF00636A0;
const MTU_MC38_RDBFL33: u32 = 0xF00636A2;
const MTU_MC38_RDBFL34: u32 = 0xF00636A4;
const MTU_MC38_RDBFL35: u32 = 0xF00636A6;
const MTU_MC3_RDBFL23: u32 = 0xF006138E;
const MTU_MC38_RDBFL36: u32 = 0xF00636A8;
const MTU_MC38_RDBFL37: u32 = 0xF00636AA;
const MTU_MC38_RDBFL38: u32 = 0xF00636AC;
const MTU_MC38_RDBFL39: u32 = 0xF00636AE;
const MTU_MC38_RDBFL40: u32 = 0xF00636B0;
const MTU_MC38_RDBFL41: u32 = 0xF00636B2;
const MTU_MC38_RDBFL42: u32 = 0xF00636B4;
const MTU_MC38_RDBFL43: u32 = 0xF00636B6;
const MTU_MC38_RDBFL44: u32 = 0xF00636B8;
const MTU_MC38_RDBFL45: u32 = 0xF00636BA;
const MTU_MC3_RDBFL24: u32 = 0xF0061390;
const MTU_MC38_RDBFL46: u32 = 0xF00636BC;
const MTU_MC38_RDBFL47: u32 = 0xF00636BE;
const MTU_MC38_RDBFL48: u32 = 0xF00636C0;
const MTU_MC38_RDBFL49: u32 = 0xF00636C2;
const MTU_MC38_RDBFL50: u32 = 0xF00636C4;
const MTU_MC38_RDBFL51: u32 = 0xF00636C6;
const MTU_MC38_RDBFL52: u32 = 0xF00636C8;
const MTU_MC38_RDBFL53: u32 = 0xF00636CA;
const MTU_MC38_RDBFL54: u32 = 0xF00636CC;
const MTU_MC38_RDBFL55: u32 = 0xF00636CE;
const MTU_MC3_RDBFL25: u32 = 0xF0061392;
const MTU_MC38_RDBFL56: u32 = 0xF00636D0;
const MTU_MC38_RDBFL57: u32 = 0xF00636D2;
const MTU_MC38_RDBFL58: u32 = 0xF00636D4;
const MTU_MC38_RDBFL59: u32 = 0xF00636D6;
const MTU_MC38_RDBFL60: u32 = 0xF00636D8;
const MTU_MC38_RDBFL61: u32 = 0xF00636DA;
const MTU_MC38_RDBFL62: u32 = 0xF00636DC;
const MTU_MC38_RDBFL63: u32 = 0xF00636DE;
const MTU_MC38_RDBFL64: u32 = 0xF00636E0;
const MTU_MC38_RDBFL65: u32 = 0xF00636E2;
const MTU_MC3_RDBFL26: u32 = 0xF0061394;
const MTU_MC38_RDBFL66: u32 = 0xF00636E4;
const MTU_MC38_ALMSRCS: u32 = 0xF00636EE;
const MTU_MC38_FAULTSTS: u32 = 0xF00636F0;
const MTU_MC38_ERRINFO0: u32 = 0xF00636F2;
const MTU_MC38_ERRINFO1: u32 = 0xF00636F4;
const MTU_MC38_ERRINFO2: u32 = 0xF00636F6;
const MTU_MC38_ERRINFO3: u32 = 0xF00636F8;
const MTU_MC38_ERRINFO4: u32 = 0xF00636FA;
const MTU_MC39_CONFIG0: u32 = 0xF0063700;
const MTU_MC39_CONFIG1: u32 = 0xF0063702;
const MTU_MC3_RDBFL27: u32 = 0xF0061396;
const MTU_MC39_MCONTROL: u32 = 0xF0063704;
const MTU_MC39_MSTATUS: u32 = 0xF0063706;
const MTU_MC39_RANGE: u32 = 0xF0063708;
const MTU_MC39_REVID: u32 = 0xF006370C;
const MTU_MC39_ECCS: u32 = 0xF006370E;
const MTU_MC39_ECCD: u32 = 0xF0063710;
const MTU_MC39_ETRR0: u32 = 0xF0063712;
const MTU_MC39_ETRR1: u32 = 0xF0063714;
const MTU_MC39_ETRR2: u32 = 0xF0063716;
const MTU_MC39_ETRR3: u32 = 0xF0063718;
const MTU_MC3_RDBFL28: u32 = 0xF0061398;
const MTU_MC39_ETRR4: u32 = 0xF006371A;
const MTU_MC39_RDBFL0: u32 = 0xF0063760;
const MTU_MC39_RDBFL1: u32 = 0xF0063762;
const MTU_MC39_RDBFL2: u32 = 0xF0063764;
const MTU_MC39_RDBFL3: u32 = 0xF0063766;
const MTU_MC39_RDBFL4: u32 = 0xF0063768;
const MTU_MC39_RDBFL5: u32 = 0xF006376A;
const MTU_MC39_RDBFL6: u32 = 0xF006376C;
const MTU_MC39_RDBFL7: u32 = 0xF006376E;
const MTU_MC39_RDBFL8: u32 = 0xF0063770;
const MTU_MC3_RDBFL29: u32 = 0xF006139A;
const MTU_MC39_RDBFL9: u32 = 0xF0063772;
const MTU_MC39_RDBFL10: u32 = 0xF0063774;
const MTU_MC39_RDBFL11: u32 = 0xF0063776;
const MTU_MC39_RDBFL12: u32 = 0xF0063778;
const MTU_MC39_RDBFL13: u32 = 0xF006377A;
const MTU_MC39_RDBFL14: u32 = 0xF006377C;
const MTU_MC39_RDBFL15: u32 = 0xF006377E;
const MTU_MC39_RDBFL16: u32 = 0xF0063780;
const MTU_MC39_RDBFL17: u32 = 0xF0063782;
const MTU_MC39_RDBFL18: u32 = 0xF0063784;
const MTU_MC3_RDBFL30: u32 = 0xF006139C;
const MTU_MEMDONE0: u32 = 0xF0060050;
const MTU_MC39_RDBFL19: u32 = 0xF0063786;
const MTU_MC39_RDBFL20: u32 = 0xF0063788;
const MTU_MC39_RDBFL21: u32 = 0xF006378A;
const MTU_MC39_RDBFL22: u32 = 0xF006378C;
const MTU_MC39_RDBFL23: u32 = 0xF006378E;
const MTU_MC39_RDBFL24: u32 = 0xF0063790;
const MTU_MC39_RDBFL25: u32 = 0xF0063792;
const MTU_MC39_RDBFL26: u32 = 0xF0063794;
const MTU_MC39_RDBFL27: u32 = 0xF0063796;
const MTU_MC39_RDBFL28: u32 = 0xF0063798;
const MTU_MC3_RDBFL31: u32 = 0xF006139E;
const MTU_MC39_RDBFL29: u32 = 0xF006379A;
const MTU_MC39_RDBFL30: u32 = 0xF006379C;
const MTU_MC39_RDBFL31: u32 = 0xF006379E;
const MTU_MC39_RDBFL32: u32 = 0xF00637A0;
const MTU_MC39_RDBFL33: u32 = 0xF00637A2;
const MTU_MC39_RDBFL34: u32 = 0xF00637A4;
const MTU_MC39_RDBFL35: u32 = 0xF00637A6;
const MTU_MC39_RDBFL36: u32 = 0xF00637A8;
const MTU_MC39_RDBFL37: u32 = 0xF00637AA;
const MTU_MC39_RDBFL38: u32 = 0xF00637AC;
const MTU_MC3_RDBFL32: u32 = 0xF00613A0;
const MTU_MC39_RDBFL39: u32 = 0xF00637AE;
const MTU_MC39_RDBFL40: u32 = 0xF00637B0;
const MTU_MC39_RDBFL41: u32 = 0xF00637B2;
const MTU_MC39_RDBFL42: u32 = 0xF00637B4;
const MTU_MC39_RDBFL43: u32 = 0xF00637B6;
const MTU_MC39_RDBFL44: u32 = 0xF00637B8;
const MTU_MC39_RDBFL45: u32 = 0xF00637BA;
const MTU_MC39_RDBFL46: u32 = 0xF00637BC;
const MTU_MC39_RDBFL47: u32 = 0xF00637BE;
const MTU_MC39_RDBFL48: u32 = 0xF00637C0;
const MTU_MC3_RDBFL33: u32 = 0xF00613A2;
const MTU_MC39_RDBFL49: u32 = 0xF00637C2;
const MTU_MC39_RDBFL50: u32 = 0xF00637C4;
const MTU_MC39_RDBFL51: u32 = 0xF00637C6;
const MTU_MC39_RDBFL52: u32 = 0xF00637C8;
const MTU_MC39_RDBFL53: u32 = 0xF00637CA;
const MTU_MC39_RDBFL54: u32 = 0xF00637CC;
const MTU_MC39_RDBFL55: u32 = 0xF00637CE;
const MTU_MC39_RDBFL56: u32 = 0xF00637D0;
const MTU_MC39_RDBFL57: u32 = 0xF00637D2;
const MTU_MC39_RDBFL58: u32 = 0xF00637D4;
const MTU_MC3_RDBFL34: u32 = 0xF00613A4;
const MTU_MC39_RDBFL59: u32 = 0xF00637D6;
const MTU_MC39_RDBFL60: u32 = 0xF00637D8;
const MTU_MC39_RDBFL61: u32 = 0xF00637DA;
const MTU_MC39_RDBFL62: u32 = 0xF00637DC;
const MTU_MC39_RDBFL63: u32 = 0xF00637DE;
const MTU_MC39_RDBFL64: u32 = 0xF00637E0;
const MTU_MC39_RDBFL65: u32 = 0xF00637E2;
const MTU_MC39_RDBFL66: u32 = 0xF00637E4;
const MTU_MC39_ALMSRCS: u32 = 0xF00637EE;
const MTU_MC39_FAULTSTS: u32 = 0xF00637F0;
const MTU_MC3_RDBFL35: u32 = 0xF00613A6;
const MTU_MC39_ERRINFO0: u32 = 0xF00637F2;
const MTU_MC39_ERRINFO1: u32 = 0xF00637F4;
const MTU_MC39_ERRINFO2: u32 = 0xF00637F6;
const MTU_MC39_ERRINFO3: u32 = 0xF00637F8;
const MTU_MC39_ERRINFO4: u32 = 0xF00637FA;
const MTU_MC40_CONFIG0: u32 = 0xF0063800;
const MTU_MC40_CONFIG1: u32 = 0xF0063802;
const MTU_MC40_MCONTROL: u32 = 0xF0063804;
const MTU_MC40_MSTATUS: u32 = 0xF0063806;
const MTU_MC40_RANGE: u32 = 0xF0063808;
const MTU_MC3_RDBFL36: u32 = 0xF00613A8;
const MTU_MC40_REVID: u32 = 0xF006380C;
const MTU_MC40_ECCS: u32 = 0xF006380E;
const MTU_MC40_ECCD: u32 = 0xF0063810;
const MTU_MC40_ETRR0: u32 = 0xF0063812;
const MTU_MC40_ETRR1: u32 = 0xF0063814;
const MTU_MC40_ETRR2: u32 = 0xF0063816;
const MTU_MC40_ETRR3: u32 = 0xF0063818;
const MTU_MC40_ETRR4: u32 = 0xF006381A;
const MTU_MC40_RDBFL0: u32 = 0xF0063860;
const MTU_MC40_RDBFL1: u32 = 0xF0063862;
const MTU_MC3_RDBFL37: u32 = 0xF00613AA;
const MTU_MC40_RDBFL2: u32 = 0xF0063864;
const MTU_MC40_RDBFL3: u32 = 0xF0063866;
const MTU_MC40_RDBFL4: u32 = 0xF0063868;
const MTU_MC40_RDBFL5: u32 = 0xF006386A;
const MTU_MC40_RDBFL6: u32 = 0xF006386C;
const MTU_MC40_RDBFL7: u32 = 0xF006386E;
const MTU_MC40_RDBFL8: u32 = 0xF0063870;
const MTU_MC40_RDBFL9: u32 = 0xF0063872;
const MTU_MC40_RDBFL10: u32 = 0xF0063874;
const MTU_MC40_RDBFL11: u32 = 0xF0063876;
const MTU_MC3_RDBFL38: u32 = 0xF00613AC;
const MTU_MC40_RDBFL12: u32 = 0xF0063878;
const MTU_MC40_RDBFL13: u32 = 0xF006387A;
const MTU_MC40_RDBFL14: u32 = 0xF006387C;
const MTU_MC40_RDBFL15: u32 = 0xF006387E;
const MTU_MC40_RDBFL16: u32 = 0xF0063880;
const MTU_MC40_RDBFL17: u32 = 0xF0063882;
const MTU_MC40_RDBFL18: u32 = 0xF0063884;
const MTU_MC40_RDBFL19: u32 = 0xF0063886;
const MTU_MC40_RDBFL20: u32 = 0xF0063888;
const MTU_MC40_RDBFL21: u32 = 0xF006388A;
const MTU_MC3_RDBFL39: u32 = 0xF00613AE;
const MTU_MC40_RDBFL22: u32 = 0xF006388C;
const MTU_MC40_RDBFL23: u32 = 0xF006388E;
const MTU_MC40_RDBFL24: u32 = 0xF0063890;
const MTU_MC40_RDBFL25: u32 = 0xF0063892;
const MTU_MC40_RDBFL26: u32 = 0xF0063894;
const MTU_MC40_RDBFL27: u32 = 0xF0063896;
const MTU_MC40_RDBFL28: u32 = 0xF0063898;
const MTU_MC40_RDBFL29: u32 = 0xF006389A;
const MTU_MC40_RDBFL30: u32 = 0xF006389C;
const MTU_MC40_RDBFL31: u32 = 0xF006389E;
const MTU_MC3_RDBFL40: u32 = 0xF00613B0;
const MTU_MEMDONE1: u32 = 0xF0060054;
const MTU_MC40_RDBFL32: u32 = 0xF00638A0;
const MTU_MC40_RDBFL33: u32 = 0xF00638A2;
const MTU_MC40_RDBFL34: u32 = 0xF00638A4;
const MTU_MC40_RDBFL35: u32 = 0xF00638A6;
const MTU_MC40_RDBFL36: u32 = 0xF00638A8;
const MTU_MC40_RDBFL37: u32 = 0xF00638AA;
const MTU_MC40_RDBFL38: u32 = 0xF00638AC;
const MTU_MC40_RDBFL39: u32 = 0xF00638AE;
const MTU_MC40_RDBFL40: u32 = 0xF00638B0;
const MTU_MC40_RDBFL41: u32 = 0xF00638B2;
const MTU_MC3_RDBFL41: u32 = 0xF00613B2;
const MTU_MC40_RDBFL42: u32 = 0xF00638B4;
const MTU_MC40_RDBFL43: u32 = 0xF00638B6;
const MTU_MC40_RDBFL44: u32 = 0xF00638B8;
const MTU_MC40_RDBFL45: u32 = 0xF00638BA;
const MTU_MC40_RDBFL46: u32 = 0xF00638BC;
const MTU_MC40_RDBFL47: u32 = 0xF00638BE;
const MTU_MC40_RDBFL48: u32 = 0xF00638C0;
const MTU_MC40_RDBFL49: u32 = 0xF00638C2;
const MTU_MC40_RDBFL50: u32 = 0xF00638C4;
const MTU_MC40_RDBFL51: u32 = 0xF00638C6;
const MTU_MC3_RDBFL42: u32 = 0xF00613B4;
const MTU_MC40_RDBFL52: u32 = 0xF00638C8;
const MTU_MC40_RDBFL53: u32 = 0xF00638CA;
const MTU_MC40_RDBFL54: u32 = 0xF00638CC;
const MTU_MC40_RDBFL55: u32 = 0xF00638CE;
const MTU_MC40_RDBFL56: u32 = 0xF00638D0;
const MTU_MC40_RDBFL57: u32 = 0xF00638D2;
const MTU_MC40_RDBFL58: u32 = 0xF00638D4;
const MTU_MC40_RDBFL59: u32 = 0xF00638D6;
const MTU_MC40_RDBFL60: u32 = 0xF00638D8;
const MTU_MC40_RDBFL61: u32 = 0xF00638DA;
const MTU_MC3_RDBFL43: u32 = 0xF00613B6;
const MTU_MC40_RDBFL62: u32 = 0xF00638DC;
const MTU_MC40_RDBFL63: u32 = 0xF00638DE;
const MTU_MC40_RDBFL64: u32 = 0xF00638E0;
const MTU_MC40_RDBFL65: u32 = 0xF00638E2;
const MTU_MC40_RDBFL66: u32 = 0xF00638E4;
const MTU_MC40_ALMSRCS: u32 = 0xF00638EE;
const MTU_MC40_FAULTSTS: u32 = 0xF00638F0;
const MTU_MC40_ERRINFO0: u32 = 0xF00638F2;
const MTU_MC40_ERRINFO1: u32 = 0xF00638F4;
const MTU_MC40_ERRINFO2: u32 = 0xF00638F6;
const MTU_MC3_RDBFL44: u32 = 0xF00613B8;
const MTU_MC40_ERRINFO3: u32 = 0xF00638F8;
const MTU_MC40_ERRINFO4: u32 = 0xF00638FA;
const MTU_MC41_CONFIG0: u32 = 0xF0063900;
const MTU_MC41_CONFIG1: u32 = 0xF0063902;
const MTU_MC41_MCONTROL: u32 = 0xF0063904;
const MTU_MC41_MSTATUS: u32 = 0xF0063906;
const MTU_MC41_RANGE: u32 = 0xF0063908;
const MTU_MC41_REVID: u32 = 0xF006390C;
const MTU_MC41_ECCS: u32 = 0xF006390E;
const MTU_MC41_ECCD: u32 = 0xF0063910;
const MTU_MC3_RDBFL45: u32 = 0xF00613BA;
const MTU_MC41_ETRR0: u32 = 0xF0063912;
const MTU_MC41_ETRR1: u32 = 0xF0063914;
const MTU_MC41_ETRR2: u32 = 0xF0063916;
const MTU_MC41_ETRR3: u32 = 0xF0063918;
const MTU_MC41_ETRR4: u32 = 0xF006391A;
const MTU_MC41_RDBFL0: u32 = 0xF0063960;
const MTU_MC41_RDBFL1: u32 = 0xF0063962;
const MTU_MC41_RDBFL2: u32 = 0xF0063964;
const MTU_MC41_RDBFL3: u32 = 0xF0063966;
const MTU_MC41_RDBFL4: u32 = 0xF0063968;
const MTU_MC3_RDBFL46: u32 = 0xF00613BC;
const MTU_MC41_RDBFL5: u32 = 0xF006396A;
const MTU_MC41_RDBFL6: u32 = 0xF006396C;
const MTU_MC41_RDBFL7: u32 = 0xF006396E;
const MTU_MC41_RDBFL8: u32 = 0xF0063970;
const MTU_MC41_RDBFL9: u32 = 0xF0063972;
const MTU_MC41_RDBFL10: u32 = 0xF0063974;
const MTU_MC41_RDBFL11: u32 = 0xF0063976;
const MTU_MC41_RDBFL12: u32 = 0xF0063978;
const MTU_MC41_RDBFL13: u32 = 0xF006397A;
const MTU_MC41_RDBFL14: u32 = 0xF006397C;
const MTU_MC3_RDBFL47: u32 = 0xF00613BE;
const MTU_MC41_RDBFL15: u32 = 0xF006397E;
const MTU_MC41_RDBFL16: u32 = 0xF0063980;
const MTU_MC41_RDBFL17: u32 = 0xF0063982;
const MTU_MC41_RDBFL18: u32 = 0xF0063984;
const MTU_MC41_RDBFL19: u32 = 0xF0063986;
const MTU_MC41_RDBFL20: u32 = 0xF0063988;
const MTU_MC41_RDBFL21: u32 = 0xF006398A;
const MTU_MC41_RDBFL22: u32 = 0xF006398C;
const MTU_MC41_RDBFL23: u32 = 0xF006398E;
const MTU_MC41_RDBFL24: u32 = 0xF0063990;
const MTU_MC3_RDBFL48: u32 = 0xF00613C0;
const MTU_MC41_RDBFL25: u32 = 0xF0063992;
const MTU_MC41_RDBFL26: u32 = 0xF0063994;
const MTU_MC41_RDBFL27: u32 = 0xF0063996;
const MTU_MC41_RDBFL28: u32 = 0xF0063998;
const MTU_MC41_RDBFL29: u32 = 0xF006399A;
const MTU_MC41_RDBFL30: u32 = 0xF006399C;
const MTU_MC41_RDBFL31: u32 = 0xF006399E;
const MTU_MC41_RDBFL32: u32 = 0xF00639A0;
const MTU_MC41_RDBFL33: u32 = 0xF00639A2;
const MTU_MC41_RDBFL34: u32 = 0xF00639A4;
const MTU_MC3_RDBFL49: u32 = 0xF00613C2;
const MTU_MC41_RDBFL35: u32 = 0xF00639A6;
const MTU_MC41_RDBFL36: u32 = 0xF00639A8;
const MTU_MC41_RDBFL37: u32 = 0xF00639AA;
const MTU_MC41_RDBFL38: u32 = 0xF00639AC;
const MTU_MC41_RDBFL39: u32 = 0xF00639AE;
const MTU_MC41_RDBFL40: u32 = 0xF00639B0;
const MTU_MC41_RDBFL41: u32 = 0xF00639B2;
const MTU_MC41_RDBFL42: u32 = 0xF00639B4;
const MTU_MC41_RDBFL43: u32 = 0xF00639B6;
const MTU_MC41_RDBFL44: u32 = 0xF00639B8;
const MTU_MC3_RDBFL50: u32 = 0xF00613C4;
const MTU_MEMDONE2: u32 = 0xF0060058;
const MTU_MC41_RDBFL45: u32 = 0xF00639BA;
const MTU_MC41_RDBFL46: u32 = 0xF00639BC;
const MTU_MC41_RDBFL47: u32 = 0xF00639BE;
const MTU_MC41_RDBFL48: u32 = 0xF00639C0;
const MTU_MC41_RDBFL49: u32 = 0xF00639C2;
const MTU_MC41_RDBFL50: u32 = 0xF00639C4;
const MTU_MC41_RDBFL51: u32 = 0xF00639C6;
const MTU_MC41_RDBFL52: u32 = 0xF00639C8;
const MTU_MC41_RDBFL53: u32 = 0xF00639CA;
const MTU_MC41_RDBFL54: u32 = 0xF00639CC;
const MTU_MC3_RDBFL51: u32 = 0xF00613C6;
const MTU_MC41_RDBFL55: u32 = 0xF00639CE;
const MTU_MC41_RDBFL56: u32 = 0xF00639D0;
const MTU_MC41_RDBFL57: u32 = 0xF00639D2;
const MTU_MC41_RDBFL58: u32 = 0xF00639D4;
const MTU_MC41_RDBFL59: u32 = 0xF00639D6;
const MTU_MC41_RDBFL60: u32 = 0xF00639D8;
const MTU_MC41_RDBFL61: u32 = 0xF00639DA;
const MTU_MC41_RDBFL62: u32 = 0xF00639DC;
const MTU_MC41_RDBFL63: u32 = 0xF00639DE;
const MTU_MC41_RDBFL64: u32 = 0xF00639E0;
const MTU_MC3_RDBFL52: u32 = 0xF00613C8;
const MTU_MC41_RDBFL65: u32 = 0xF00639E2;
const MTU_MC41_RDBFL66: u32 = 0xF00639E4;
const MTU_MC41_ALMSRCS: u32 = 0xF00639EE;
const MTU_MC41_FAULTSTS: u32 = 0xF00639F0;
const MTU_MC41_ERRINFO0: u32 = 0xF00639F2;
const MTU_MC41_ERRINFO1: u32 = 0xF00639F4;
const MTU_MC41_ERRINFO2: u32 = 0xF00639F6;
const MTU_MC41_ERRINFO3: u32 = 0xF00639F8;
const MTU_MC41_ERRINFO4: u32 = 0xF00639FA;
const MTU_MC42_CONFIG0: u32 = 0xF0063A00;
const MTU_MC3_RDBFL53: u32 = 0xF00613CA;
const MTU_MC42_CONFIG1: u32 = 0xF0063A02;
const MTU_MC42_MCONTROL: u32 = 0xF0063A04;
const MTU_MC42_MSTATUS: u32 = 0xF0063A06;
const MTU_MC42_RANGE: u32 = 0xF0063A08;
const MTU_MC42_REVID: u32 = 0xF0063A0C;
const MTU_MC42_ECCS: u32 = 0xF0063A0E;
const MTU_MC42_ECCD: u32 = 0xF0063A10;
const MTU_MC42_ETRR0: u32 = 0xF0063A12;
const MTU_MC42_ETRR1: u32 = 0xF0063A14;
const MTU_MC42_ETRR2: u32 = 0xF0063A16;
const MTU_MC3_RDBFL54: u32 = 0xF00613CC;
const MTU_MC42_ETRR3: u32 = 0xF0063A18;
const MTU_MC42_ETRR4: u32 = 0xF0063A1A;
const MTU_MC42_RDBFL0: u32 = 0xF0063A60;
const MTU_MC42_RDBFL1: u32 = 0xF0063A62;
const MTU_MC42_RDBFL2: u32 = 0xF0063A64;
const MTU_MC42_RDBFL3: u32 = 0xF0063A66;
const MTU_MC42_RDBFL4: u32 = 0xF0063A68;
const MTU_MC42_RDBFL5: u32 = 0xF0063A6A;
const MTU_MC42_RDBFL6: u32 = 0xF0063A6C;
const MTU_MC42_RDBFL7: u32 = 0xF0063A6E;
const MTU_MC3_RDBFL55: u32 = 0xF00613CE;
const MTU_MC42_RDBFL8: u32 = 0xF0063A70;
const MTU_MC42_RDBFL9: u32 = 0xF0063A72;
const MTU_MC42_RDBFL10: u32 = 0xF0063A74;
const MTU_MC42_RDBFL11: u32 = 0xF0063A76;
const MTU_MC42_RDBFL12: u32 = 0xF0063A78;
const MTU_MC42_RDBFL13: u32 = 0xF0063A7A;
const MTU_MC42_RDBFL14: u32 = 0xF0063A7C;
const MTU_MC42_RDBFL15: u32 = 0xF0063A7E;
const MTU_MC42_RDBFL16: u32 = 0xF0063A80;
const MTU_MC42_RDBFL17: u32 = 0xF0063A82;
const MTU_MC3_RDBFL56: u32 = 0xF00613D0;
const MTU_MC42_RDBFL18: u32 = 0xF0063A84;
const MTU_MC42_RDBFL19: u32 = 0xF0063A86;
const MTU_MC42_RDBFL20: u32 = 0xF0063A88;
const MTU_MC42_RDBFL21: u32 = 0xF0063A8A;
const MTU_MC42_RDBFL22: u32 = 0xF0063A8C;
const MTU_MC42_RDBFL23: u32 = 0xF0063A8E;
const MTU_MC42_RDBFL24: u32 = 0xF0063A90;
const MTU_MC42_RDBFL25: u32 = 0xF0063A92;
const MTU_MC42_RDBFL26: u32 = 0xF0063A94;
const MTU_MC42_RDBFL27: u32 = 0xF0063A96;
const MTU_MC3_RDBFL57: u32 = 0xF00613D2;
const MTU_MC42_RDBFL28: u32 = 0xF0063A98;
const MTU_MC42_RDBFL29: u32 = 0xF0063A9A;
const MTU_MC42_RDBFL30: u32 = 0xF0063A9C;
const MTU_MC42_RDBFL31: u32 = 0xF0063A9E;
const MTU_MC42_RDBFL32: u32 = 0xF0063AA0;
const MTU_MC42_RDBFL33: u32 = 0xF0063AA2;
const MTU_MC42_RDBFL34: u32 = 0xF0063AA4;
const MTU_MC42_RDBFL35: u32 = 0xF0063AA6;
const MTU_MC42_RDBFL36: u32 = 0xF0063AA8;
const MTU_MC42_RDBFL37: u32 = 0xF0063AAA;
const MTU_MC3_RDBFL58: u32 = 0xF00613D4;
const MTU_MC42_RDBFL38: u32 = 0xF0063AAC;
const MTU_MC42_RDBFL39: u32 = 0xF0063AAE;
const MTU_MC42_RDBFL40: u32 = 0xF0063AB0;
const MTU_MC42_RDBFL41: u32 = 0xF0063AB2;
const MTU_MC42_RDBFL42: u32 = 0xF0063AB4;
const MTU_MC42_RDBFL43: u32 = 0xF0063AB6;
const MTU_MC42_RDBFL44: u32 = 0xF0063AB8;
const MTU_MC42_RDBFL45: u32 = 0xF0063ABA;
const MTU_MC42_RDBFL46: u32 = 0xF0063ABC;
const MTU_MC42_RDBFL47: u32 = 0xF0063ABE;
const MTU_MC3_RDBFL59: u32 = 0xF00613D6;
const MTU_MC42_RDBFL48: u32 = 0xF0063AC0;
const MTU_MC42_RDBFL49: u32 = 0xF0063AC2;
const MTU_MC42_RDBFL50: u32 = 0xF0063AC4;
const MTU_MC42_RDBFL51: u32 = 0xF0063AC6;
const MTU_MC42_RDBFL52: u32 = 0xF0063AC8;
const MTU_MC42_RDBFL53: u32 = 0xF0063ACA;
const MTU_MC42_RDBFL54: u32 = 0xF0063ACC;
const MTU_MC42_RDBFL55: u32 = 0xF0063ACE;
const MTU_MC42_RDBFL56: u32 = 0xF0063AD0;
const MTU_MC42_RDBFL57: u32 = 0xF0063AD2;
const MTU_MC3_RDBFL60: u32 = 0xF00613D8;
const MTU_MEMFDA0: u32 = 0xF0060060;
const MTU_MC42_RDBFL58: u32 = 0xF0063AD4;
const MTU_MC42_RDBFL59: u32 = 0xF0063AD6;
const MTU_MC42_RDBFL60: u32 = 0xF0063AD8;
const MTU_MC42_RDBFL61: u32 = 0xF0063ADA;
const MTU_MC42_RDBFL62: u32 = 0xF0063ADC;
const MTU_MC42_RDBFL63: u32 = 0xF0063ADE;
const MTU_MC42_RDBFL64: u32 = 0xF0063AE0;
const MTU_MC42_RDBFL65: u32 = 0xF0063AE2;
const MTU_MC42_RDBFL66: u32 = 0xF0063AE4;
const MTU_MC42_ALMSRCS: u32 = 0xF0063AEE;
const MTU_MC3_RDBFL61: u32 = 0xF00613DA;
const MTU_MC42_FAULTSTS: u32 = 0xF0063AF0;
const MTU_MC42_ERRINFO0: u32 = 0xF0063AF2;
const MTU_MC42_ERRINFO1: u32 = 0xF0063AF4;
const MTU_MC42_ERRINFO2: u32 = 0xF0063AF6;
const MTU_MC42_ERRINFO3: u32 = 0xF0063AF8;
const MTU_MC42_ERRINFO4: u32 = 0xF0063AFA;
const MTU_MC43_CONFIG0: u32 = 0xF0063B00;
const MTU_MC43_CONFIG1: u32 = 0xF0063B02;
const MTU_MC43_MCONTROL: u32 = 0xF0063B04;
const MTU_MC43_MSTATUS: u32 = 0xF0063B06;
const MTU_MC3_RDBFL62: u32 = 0xF00613DC;
const MTU_MC43_RANGE: u32 = 0xF0063B08;
const MTU_MC43_REVID: u32 = 0xF0063B0C;
const MTU_MC43_ECCS: u32 = 0xF0063B0E;
const MTU_MC43_ECCD: u32 = 0xF0063B10;
const MTU_MC43_ETRR0: u32 = 0xF0063B12;
const MTU_MC43_ETRR1: u32 = 0xF0063B14;
const MTU_MC43_ETRR2: u32 = 0xF0063B16;
const MTU_MC43_ETRR3: u32 = 0xF0063B18;
const MTU_MC43_ETRR4: u32 = 0xF0063B1A;
const MTU_MC43_RDBFL0: u32 = 0xF0063B60;
const MTU_MC3_RDBFL63: u32 = 0xF00613DE;
const MTU_MC43_RDBFL1: u32 = 0xF0063B62;
const MTU_MC43_RDBFL2: u32 = 0xF0063B64;
const MTU_MC43_RDBFL3: u32 = 0xF0063B66;
const MTU_MC43_RDBFL4: u32 = 0xF0063B68;
const MTU_MC43_RDBFL5: u32 = 0xF0063B6A;
const MTU_MC43_RDBFL6: u32 = 0xF0063B6C;
const MTU_MC43_RDBFL7: u32 = 0xF0063B6E;
const MTU_MC43_RDBFL8: u32 = 0xF0063B70;
const MTU_MC43_RDBFL9: u32 = 0xF0063B72;
const MTU_MC43_RDBFL10: u32 = 0xF0063B74;
const MTU_MC3_RDBFL64: u32 = 0xF00613E0;
const MTU_MC43_RDBFL11: u32 = 0xF0063B76;
const MTU_MC43_RDBFL12: u32 = 0xF0063B78;
const MTU_MC43_RDBFL13: u32 = 0xF0063B7A;
const MTU_MC43_RDBFL14: u32 = 0xF0063B7C;
const MTU_MC43_RDBFL15: u32 = 0xF0063B7E;
const MTU_MC43_RDBFL16: u32 = 0xF0063B80;
const MTU_MC43_RDBFL17: u32 = 0xF0063B82;
const MTU_MC43_RDBFL18: u32 = 0xF0063B84;
const MTU_MC43_RDBFL19: u32 = 0xF0063B86;
const MTU_MC43_RDBFL20: u32 = 0xF0063B88;
const MTU_MC3_RDBFL65: u32 = 0xF00613E2;
const MTU_MC43_RDBFL21: u32 = 0xF0063B8A;
const MTU_MC43_RDBFL22: u32 = 0xF0063B8C;
const MTU_MC43_RDBFL23: u32 = 0xF0063B8E;
const MTU_MC43_RDBFL24: u32 = 0xF0063B90;
const MTU_MC43_RDBFL25: u32 = 0xF0063B92;
const MTU_MC43_RDBFL26: u32 = 0xF0063B94;
const MTU_MC43_RDBFL27: u32 = 0xF0063B96;
const MTU_MC43_RDBFL28: u32 = 0xF0063B98;
const MTU_MC43_RDBFL29: u32 = 0xF0063B9A;
const MTU_MC43_RDBFL30: u32 = 0xF0063B9C;
const MTU_MC3_RDBFL66: u32 = 0xF00613E4;
const MTU_MC43_RDBFL31: u32 = 0xF0063B9E;
const MTU_MC43_RDBFL32: u32 = 0xF0063BA0;
const MTU_MC43_RDBFL33: u32 = 0xF0063BA2;
const MTU_MC43_RDBFL34: u32 = 0xF0063BA4;
const MTU_MC43_RDBFL35: u32 = 0xF0063BA6;
const MTU_MC43_RDBFL36: u32 = 0xF0063BA8;
const MTU_MC43_RDBFL37: u32 = 0xF0063BAA;
const MTU_MC43_RDBFL38: u32 = 0xF0063BAC;
const MTU_MC43_RDBFL39: u32 = 0xF0063BAE;
const MTU_MC43_RDBFL40: u32 = 0xF0063BB0;
const MTU_MC3_ALMSRCS: u32 = 0xF00613EE;
const MTU_MC43_RDBFL41: u32 = 0xF0063BB2;
const MTU_MC43_RDBFL42: u32 = 0xF0063BB4;
const MTU_MC43_RDBFL43: u32 = 0xF0063BB6;
const MTU_MC43_RDBFL44: u32 = 0xF0063BB8;
const MTU_MC43_RDBFL45: u32 = 0xF0063BBA;
const MTU_MC43_RDBFL46: u32 = 0xF0063BBC;
const MTU_MC43_RDBFL47: u32 = 0xF0063BBE;
const MTU_MC43_RDBFL48: u32 = 0xF0063BC0;
const MTU_MC43_RDBFL49: u32 = 0xF0063BC2;
const MTU_MC43_RDBFL50: u32 = 0xF0063BC4;
const MTU_MC3_FAULTSTS: u32 = 0xF00613F0;
const MTU_MC43_RDBFL51: u32 = 0xF0063BC6;
const MTU_MC43_RDBFL52: u32 = 0xF0063BC8;
const MTU_MC43_RDBFL53: u32 = 0xF0063BCA;
const MTU_MC43_RDBFL54: u32 = 0xF0063BCC;
const MTU_MC43_RDBFL55: u32 = 0xF0063BCE;
const MTU_MC43_RDBFL56: u32 = 0xF0063BD0;
const MTU_MC43_RDBFL57: u32 = 0xF0063BD2;
const MTU_MC43_RDBFL58: u32 = 0xF0063BD4;
const MTU_MC43_RDBFL59: u32 = 0xF0063BD6;
const MTU_MC43_RDBFL60: u32 = 0xF0063BD8;
const MTU_MC3_ERRINFO0: u32 = 0xF00613F2;
const MTU_MC43_RDBFL61: u32 = 0xF0063BDA;
const MTU_MC43_RDBFL62: u32 = 0xF0063BDC;
const MTU_MC43_RDBFL63: u32 = 0xF0063BDE;
const MTU_MC43_RDBFL64: u32 = 0xF0063BE0;
const MTU_MC43_RDBFL65: u32 = 0xF0063BE2;
const MTU_MC43_RDBFL66: u32 = 0xF0063BE4;
const MTU_MC43_ALMSRCS: u32 = 0xF0063BEE;
const MTU_MC43_FAULTSTS: u32 = 0xF0063BF0;
const MTU_MC43_ERRINFO0: u32 = 0xF0063BF2;
const MTU_MC43_ERRINFO1: u32 = 0xF0063BF4;
const MTU_MC3_ERRINFO1: u32 = 0xF00613F4;
const MTU_MEMFDA1: u32 = 0xF0060064;
const MTU_MC43_ERRINFO2: u32 = 0xF0063BF6;
const MTU_MC43_ERRINFO3: u32 = 0xF0063BF8;
const MTU_MC43_ERRINFO4: u32 = 0xF0063BFA;
const MTU_MC44_CONFIG0: u32 = 0xF0063C00;
const MTU_MC44_CONFIG1: u32 = 0xF0063C02;
const MTU_MC44_MCONTROL: u32 = 0xF0063C04;
const MTU_MC44_MSTATUS: u32 = 0xF0063C06;
const MTU_MC44_RANGE: u32 = 0xF0063C08;
const MTU_MC44_REVID: u32 = 0xF0063C0C;
const MTU_MC44_ECCS: u32 = 0xF0063C0E;
const MTU_MC3_ERRINFO2: u32 = 0xF00613F6;
const MTU_MC44_ECCD: u32 = 0xF0063C10;
const MTU_MC44_ETRR0: u32 = 0xF0063C12;
const MTU_MC44_ETRR1: u32 = 0xF0063C14;
const MTU_MC44_ETRR2: u32 = 0xF0063C16;
const MTU_MC44_ETRR3: u32 = 0xF0063C18;
const MTU_MC44_ETRR4: u32 = 0xF0063C1A;
const MTU_MC44_RDBFL0: u32 = 0xF0063C60;
const MTU_MC44_RDBFL1: u32 = 0xF0063C62;
const MTU_MC44_RDBFL2: u32 = 0xF0063C64;
const MTU_MC44_RDBFL3: u32 = 0xF0063C66;
const MTU_MC3_ERRINFO3: u32 = 0xF00613F8;
const MTU_MC44_RDBFL4: u32 = 0xF0063C68;
const MTU_MC44_RDBFL5: u32 = 0xF0063C6A;
const MTU_MC44_RDBFL6: u32 = 0xF0063C6C;
const MTU_MC44_RDBFL7: u32 = 0xF0063C6E;
const MTU_MC44_RDBFL8: u32 = 0xF0063C70;
const MTU_MC44_RDBFL9: u32 = 0xF0063C72;
const MTU_MC44_RDBFL10: u32 = 0xF0063C74;
const MTU_MC44_RDBFL11: u32 = 0xF0063C76;
const MTU_MC44_RDBFL12: u32 = 0xF0063C78;
const MTU_MC44_RDBFL13: u32 = 0xF0063C7A;
const MTU_MC3_ERRINFO4: u32 = 0xF00613FA;
const MTU_MC44_RDBFL14: u32 = 0xF0063C7C;
const MTU_MC44_RDBFL15: u32 = 0xF0063C7E;
const MTU_MC44_RDBFL16: u32 = 0xF0063C80;
const MTU_MC44_RDBFL17: u32 = 0xF0063C82;
const MTU_MC44_RDBFL18: u32 = 0xF0063C84;
const MTU_MC44_RDBFL19: u32 = 0xF0063C86;
const MTU_MC44_RDBFL20: u32 = 0xF0063C88;
const MTU_MC44_RDBFL21: u32 = 0xF0063C8A;
const MTU_MC44_RDBFL22: u32 = 0xF0063C8C;
const MTU_MC44_RDBFL23: u32 = 0xF0063C8E;
const MTU_MC4_CONFIG0: u32 = 0xF0061400;
const MTU_MC44_RDBFL24: u32 = 0xF0063C90;
const MTU_MC44_RDBFL25: u32 = 0xF0063C92;
const MTU_MC44_RDBFL26: u32 = 0xF0063C94;
const MTU_MC44_RDBFL27: u32 = 0xF0063C96;
const MTU_MC44_RDBFL28: u32 = 0xF0063C98;
const MTU_MC44_RDBFL29: u32 = 0xF0063C9A;
const MTU_MC44_RDBFL30: u32 = 0xF0063C9C;
const MTU_MC44_RDBFL31: u32 = 0xF0063C9E;
const MTU_MC44_RDBFL32: u32 = 0xF0063CA0;
const MTU_MC44_RDBFL33: u32 = 0xF0063CA2;
const MTU_MC4_CONFIG1: u32 = 0xF0061402;
const MTU_MC44_RDBFL34: u32 = 0xF0063CA4;
const MTU_MC44_RDBFL35: u32 = 0xF0063CA6;
const MTU_MC44_RDBFL36: u32 = 0xF0063CA8;
const MTU_MC44_RDBFL37: u32 = 0xF0063CAA;
const MTU_MC44_RDBFL38: u32 = 0xF0063CAC;
const MTU_MC44_RDBFL39: u32 = 0xF0063CAE;
const MTU_MC44_RDBFL40: u32 = 0xF0063CB0;
const MTU_MC44_RDBFL41: u32 = 0xF0063CB2;
const MTU_MC44_RDBFL42: u32 = 0xF0063CB4;
const MTU_MC44_RDBFL43: u32 = 0xF0063CB6;
const MTU_MC4_MCONTROL: u32 = 0xF0061404;
const MTU_MC44_RDBFL44: u32 = 0xF0063CB8;
const MTU_MC44_RDBFL45: u32 = 0xF0063CBA;
const MTU_MC44_RDBFL46: u32 = 0xF0063CBC;
const MTU_MC44_RDBFL47: u32 = 0xF0063CBE;
const MTU_MC44_RDBFL48: u32 = 0xF0063CC0;
const MTU_MC44_RDBFL49: u32 = 0xF0063CC2;
const MTU_MC44_RDBFL50: u32 = 0xF0063CC4;
const MTU_MC44_RDBFL51: u32 = 0xF0063CC6;
const MTU_MC44_RDBFL52: u32 = 0xF0063CC8;
const MTU_MC44_RDBFL53: u32 = 0xF0063CCA;
const MTU_MC4_MSTATUS: u32 = 0xF0061406;
const MTU_MC44_RDBFL54: u32 = 0xF0063CCC;
const MTU_MC44_RDBFL55: u32 = 0xF0063CCE;
const MTU_MC44_RDBFL56: u32 = 0xF0063CD0;
const MTU_MC44_RDBFL57: u32 = 0xF0063CD2;
const MTU_MC44_RDBFL58: u32 = 0xF0063CD4;
const MTU_MC44_RDBFL59: u32 = 0xF0063CD6;
const MTU_MC44_RDBFL60: u32 = 0xF0063CD8;
const MTU_MC44_RDBFL61: u32 = 0xF0063CDA;
const MTU_MC44_RDBFL62: u32 = 0xF0063CDC;
const MTU_MC44_RDBFL63: u32 = 0xF0063CDE;
const MTU_MC4_RANGE: u32 = 0xF0061408;
const MTU_MC44_RDBFL64: u32 = 0xF0063CE0;
const MTU_MC44_RDBFL65: u32 = 0xF0063CE2;
const MTU_MC44_RDBFL66: u32 = 0xF0063CE4;
const MTU_MC44_ALMSRCS: u32 = 0xF0063CEE;
const MTU_MC44_FAULTSTS: u32 = 0xF0063CF0;
const MTU_MC44_ERRINFO0: u32 = 0xF0063CF2;
const MTU_MC44_ERRINFO1: u32 = 0xF0063CF4;
const MTU_MC44_ERRINFO2: u32 = 0xF0063CF6;
const MTU_MC44_ERRINFO3: u32 = 0xF0063CF8;
const MTU_MC44_ERRINFO4: u32 = 0xF0063CFA;
const MTU_MC4_REVID: u32 = 0xF006140C;
const MTU_MC45_CONFIG0: u32 = 0xF0063D00;
const MTU_MC45_CONFIG1: u32 = 0xF0063D02;
const MTU_MC45_MCONTROL: u32 = 0xF0063D04;
const MTU_MC45_MSTATUS: u32 = 0xF0063D06;
const MTU_MC45_RANGE: u32 = 0xF0063D08;
const MTU_MC45_REVID: u32 = 0xF0063D0C;
const MTU_MC45_ECCS: u32 = 0xF0063D0E;
const MTU_MC45_ECCD: u32 = 0xF0063D10;
const MTU_MC45_ETRR0: u32 = 0xF0063D12;
const MTU_MC45_ETRR1: u32 = 0xF0063D14;
const MTU_MC4_ECCS: u32 = 0xF006140E;
const MTU_MEMFDA2: u32 = 0xF0060068;
const MTU_MC45_ETRR2: u32 = 0xF0063D16;
const MTU_MC45_ETRR3: u32 = 0xF0063D18;
const MTU_MC45_ETRR4: u32 = 0xF0063D1A;
const MTU_MC45_RDBFL0: u32 = 0xF0063D60;
const MTU_MC45_RDBFL1: u32 = 0xF0063D62;
const MTU_MC45_RDBFL2: u32 = 0xF0063D64;
const MTU_MC45_RDBFL3: u32 = 0xF0063D66;
const MTU_MC45_RDBFL4: u32 = 0xF0063D68;
const MTU_MC45_RDBFL5: u32 = 0xF0063D6A;
const MTU_MC45_RDBFL6: u32 = 0xF0063D6C;
const MTU_MC4_ECCD: u32 = 0xF0061410;
const MTU_MC45_RDBFL7: u32 = 0xF0063D6E;
const MTU_MC45_RDBFL8: u32 = 0xF0063D70;
const MTU_MC45_RDBFL9: u32 = 0xF0063D72;
const MTU_MC45_RDBFL10: u32 = 0xF0063D74;
const MTU_MC45_RDBFL11: u32 = 0xF0063D76;
const MTU_MC45_RDBFL12: u32 = 0xF0063D78;
const MTU_MC45_RDBFL13: u32 = 0xF0063D7A;
const MTU_MC45_RDBFL14: u32 = 0xF0063D7C;
const MTU_MC45_RDBFL15: u32 = 0xF0063D7E;
const MTU_MC45_RDBFL16: u32 = 0xF0063D80;
const MTU_MC4_ETRR0: u32 = 0xF0061412;
const MTU_MC45_RDBFL17: u32 = 0xF0063D82;
const MTU_MC45_RDBFL18: u32 = 0xF0063D84;
const MTU_MC45_RDBFL19: u32 = 0xF0063D86;
const MTU_MC45_RDBFL20: u32 = 0xF0063D88;
const MTU_MC45_RDBFL21: u32 = 0xF0063D8A;
const MTU_MC45_RDBFL22: u32 = 0xF0063D8C;
const MTU_MC45_RDBFL23: u32 = 0xF0063D8E;
const MTU_MC45_RDBFL24: u32 = 0xF0063D90;
const MTU_MC45_RDBFL25: u32 = 0xF0063D92;
const MTU_MC45_RDBFL26: u32 = 0xF0063D94;
const MTU_MC4_ETRR1: u32 = 0xF0061414;
const MTU_MC45_RDBFL27: u32 = 0xF0063D96;
const MTU_MC45_RDBFL28: u32 = 0xF0063D98;
const MTU_MC45_RDBFL29: u32 = 0xF0063D9A;
const MTU_MC45_RDBFL30: u32 = 0xF0063D9C;
const MTU_MC45_RDBFL31: u32 = 0xF0063D9E;
const MTU_MC45_RDBFL32: u32 = 0xF0063DA0;
const MTU_MC45_RDBFL33: u32 = 0xF0063DA2;
const MTU_MC45_RDBFL34: u32 = 0xF0063DA4;
const MTU_MC45_RDBFL35: u32 = 0xF0063DA6;
const MTU_MC45_RDBFL36: u32 = 0xF0063DA8;
const MTU_MC4_ETRR2: u32 = 0xF0061416;
const MTU_MC45_RDBFL37: u32 = 0xF0063DAA;
const MTU_MC45_RDBFL38: u32 = 0xF0063DAC;
const MTU_MC45_RDBFL39: u32 = 0xF0063DAE;
const MTU_MC45_RDBFL40: u32 = 0xF0063DB0;
const MTU_MC45_RDBFL41: u32 = 0xF0063DB2;
const MTU_MC45_RDBFL42: u32 = 0xF0063DB4;
const MTU_MC45_RDBFL43: u32 = 0xF0063DB6;
const MTU_MC45_RDBFL44: u32 = 0xF0063DB8;
const MTU_MC45_RDBFL45: u32 = 0xF0063DBA;
const MTU_MC45_RDBFL46: u32 = 0xF0063DBC;
const MTU_MC4_ETRR3: u32 = 0xF0061418;
const MTU_MC45_RDBFL47: u32 = 0xF0063DBE;
const MTU_MC45_RDBFL48: u32 = 0xF0063DC0;
const MTU_MC45_RDBFL49: u32 = 0xF0063DC2;
const MTU_MC45_RDBFL50: u32 = 0xF0063DC4;
const MTU_MC45_RDBFL51: u32 = 0xF0063DC6;
const MTU_MC45_RDBFL52: u32 = 0xF0063DC8;
const MTU_MC45_RDBFL53: u32 = 0xF0063DCA;
const MTU_MC45_RDBFL54: u32 = 0xF0063DCC;
const MTU_MC45_RDBFL55: u32 = 0xF0063DCE;
const MTU_MC45_RDBFL56: u32 = 0xF0063DD0;
const MTU_MC4_ETRR4: u32 = 0xF006141A;
const MTU_MC45_RDBFL57: u32 = 0xF0063DD2;
const MTU_MC45_RDBFL58: u32 = 0xF0063DD4;
const MTU_MC45_RDBFL59: u32 = 0xF0063DD6;
const MTU_MC45_RDBFL60: u32 = 0xF0063DD8;
const MTU_MC45_RDBFL61: u32 = 0xF0063DDA;
const MTU_MC45_RDBFL62: u32 = 0xF0063DDC;
const MTU_MC45_RDBFL63: u32 = 0xF0063DDE;
const MTU_MC45_RDBFL64: u32 = 0xF0063DE0;
const MTU_MC45_RDBFL65: u32 = 0xF0063DE2;
const MTU_MC45_RDBFL66: u32 = 0xF0063DE4;
const MTU_MC4_RDBFL0: u32 = 0xF0061460;
const MTU_MC45_ALMSRCS: u32 = 0xF0063DEE;
const MTU_MC45_FAULTSTS: u32 = 0xF0063DF0;
const MTU_MC45_ERRINFO0: u32 = 0xF0063DF2;
const MTU_MC45_ERRINFO1: u32 = 0xF0063DF4;
const MTU_MC45_ERRINFO2: u32 = 0xF0063DF6;
const MTU_MC45_ERRINFO3: u32 = 0xF0063DF8;
const MTU_MC45_ERRINFO4: u32 = 0xF0063DFA;
const MTU_MC46_CONFIG0: u32 = 0xF0063E00;
const MTU_MC46_CONFIG1: u32 = 0xF0063E02;
const MTU_MC46_MCONTROL: u32 = 0xF0063E04;
const MTU_MC4_RDBFL1: u32 = 0xF0061462;
const MTU_MC46_MSTATUS: u32 = 0xF0063E06;
const MTU_MC46_RANGE: u32 = 0xF0063E08;
const MTU_MC46_REVID: u32 = 0xF0063E0C;
const MTU_MC46_ECCS: u32 = 0xF0063E0E;
const MTU_MC46_ECCD: u32 = 0xF0063E10;
const MTU_MC46_ETRR0: u32 = 0xF0063E12;
const MTU_MC46_ETRR1: u32 = 0xF0063E14;
const MTU_MC46_ETRR2: u32 = 0xF0063E16;
const MTU_MC46_ETRR3: u32 = 0xF0063E18;
const MTU_MC46_ETRR4: u32 = 0xF0063E1A;
const MTU_MC4_RDBFL2: u32 = 0xF0061464;
const MTU_MC46_RDBFL0: u32 = 0xF0063E60;
const MTU_MC46_RDBFL1: u32 = 0xF0063E62;
const MTU_MC46_RDBFL2: u32 = 0xF0063E64;
const MTU_MC46_RDBFL3: u32 = 0xF0063E66;
const MTU_MC46_RDBFL4: u32 = 0xF0063E68;
const MTU_MC46_RDBFL5: u32 = 0xF0063E6A;
const MTU_MC46_RDBFL6: u32 = 0xF0063E6C;
const MTU_MC46_RDBFL7: u32 = 0xF0063E6E;
const MTU_MC46_RDBFL8: u32 = 0xF0063E70;
const MTU_MC46_RDBFL9: u32 = 0xF0063E72;
const MTU_MC4_RDBFL3: u32 = 0xF0061466;
const MTU_ACCEN1: u32 = 0xF00600F8;
const MTU_MC46_RDBFL10: u32 = 0xF0063E74;
const MTU_MC46_RDBFL11: u32 = 0xF0063E76;
const MTU_MC46_RDBFL12: u32 = 0xF0063E78;
const MTU_MC46_RDBFL13: u32 = 0xF0063E7A;
const MTU_MC46_RDBFL14: u32 = 0xF0063E7C;
const MTU_MC46_RDBFL15: u32 = 0xF0063E7E;
const MTU_MC46_RDBFL16: u32 = 0xF0063E80;
const MTU_MC46_RDBFL17: u32 = 0xF0063E82;
const MTU_MC46_RDBFL18: u32 = 0xF0063E84;
const MTU_MC46_RDBFL19: u32 = 0xF0063E86;
const MTU_MC4_RDBFL4: u32 = 0xF0061468;
const MTU_MC46_RDBFL20: u32 = 0xF0063E88;
const MTU_MC46_RDBFL21: u32 = 0xF0063E8A;
const MTU_MC46_RDBFL22: u32 = 0xF0063E8C;
const MTU_MC46_RDBFL23: u32 = 0xF0063E8E;
const MTU_MC46_RDBFL24: u32 = 0xF0063E90;
const MTU_MC46_RDBFL25: u32 = 0xF0063E92;
const MTU_MC46_RDBFL26: u32 = 0xF0063E94;
const MTU_MC46_RDBFL27: u32 = 0xF0063E96;
const MTU_MC46_RDBFL28: u32 = 0xF0063E98;
const MTU_MC46_RDBFL29: u32 = 0xF0063E9A;
const MTU_MC4_RDBFL5: u32 = 0xF006146A;
const MTU_MC46_RDBFL30: u32 = 0xF0063E9C;
const MTU_MC46_RDBFL31: u32 = 0xF0063E9E;
const MTU_MC46_RDBFL32: u32 = 0xF0063EA0;
const MTU_MC46_RDBFL33: u32 = 0xF0063EA2;
const MTU_MC46_RDBFL34: u32 = 0xF0063EA4;
const MTU_MC46_RDBFL35: u32 = 0xF0063EA6;
const MTU_MC46_RDBFL36: u32 = 0xF0063EA8;
const MTU_MC46_RDBFL37: u32 = 0xF0063EAA;
const MTU_MC46_RDBFL38: u32 = 0xF0063EAC;
const MTU_MC46_RDBFL39: u32 = 0xF0063EAE;
const MTU_MC4_RDBFL6: u32 = 0xF006146C;
const MTU_MC46_RDBFL40: u32 = 0xF0063EB0;
const MTU_MC46_RDBFL41: u32 = 0xF0063EB2;
const MTU_MC46_RDBFL42: u32 = 0xF0063EB4;
const MTU_MC46_RDBFL43: u32 = 0xF0063EB6;
const MTU_MC46_RDBFL44: u32 = 0xF0063EB8;
const MTU_MC46_RDBFL45: u32 = 0xF0063EBA;
const MTU_MC46_RDBFL46: u32 = 0xF0063EBC;
const MTU_MC46_RDBFL47: u32 = 0xF0063EBE;
const MTU_MC46_RDBFL48: u32 = 0xF0063EC0;
const MTU_MC46_RDBFL49: u32 = 0xF0063EC2;
const MTU_MC4_RDBFL7: u32 = 0xF006146E;
const MTU_MC46_RDBFL50: u32 = 0xF0063EC4;
const MTU_MC46_RDBFL51: u32 = 0xF0063EC6;
const MTU_MC46_RDBFL52: u32 = 0xF0063EC8;
const MTU_MC46_RDBFL53: u32 = 0xF0063ECA;
const MTU_MC46_RDBFL54: u32 = 0xF0063ECC;
const MTU_MC46_RDBFL55: u32 = 0xF0063ECE;
const MTU_MC46_RDBFL56: u32 = 0xF0063ED0;
const MTU_MC46_RDBFL57: u32 = 0xF0063ED2;
const MTU_MC46_RDBFL58: u32 = 0xF0063ED4;
const MTU_MC46_RDBFL59: u32 = 0xF0063ED6;
const MTU_MC4_RDBFL8: u32 = 0xF0061470;
const MTU_MC46_RDBFL60: u32 = 0xF0063ED8;
const MTU_MC46_RDBFL61: u32 = 0xF0063EDA;
const MTU_MC46_RDBFL62: u32 = 0xF0063EDC;
const MTU_MC46_RDBFL63: u32 = 0xF0063EDE;
const MTU_MC46_RDBFL64: u32 = 0xF0063EE0;
const MTU_MC46_RDBFL65: u32 = 0xF0063EE2;
const MTU_MC46_RDBFL66: u32 = 0xF0063EE4;
const MTU_MC46_ALMSRCS: u32 = 0xF0063EEE;
const MTU_MC46_FAULTSTS: u32 = 0xF0063EF0;
const MTU_MC46_ERRINFO0: u32 = 0xF0063EF2;
const MTU_MC4_RDBFL9: u32 = 0xF0061472;
const MTU_MC46_ERRINFO1: u32 = 0xF0063EF4;
const MTU_MC46_ERRINFO2: u32 = 0xF0063EF6;
const MTU_MC46_ERRINFO3: u32 = 0xF0063EF8;
const MTU_MC46_ERRINFO4: u32 = 0xF0063EFA;
const MTU_MC47_CONFIG0: u32 = 0xF0063F00;
const MTU_MC47_CONFIG1: u32 = 0xF0063F02;
const MTU_MC47_MCONTROL: u32 = 0xF0063F04;
const MTU_MC47_MSTATUS: u32 = 0xF0063F06;
const MTU_MC47_RANGE: u32 = 0xF0063F08;
const MTU_MC47_REVID: u32 = 0xF0063F0C;
const MTU_MC4_RDBFL10: u32 = 0xF0061474;
const MTU_MC47_ECCS: u32 = 0xF0063F0E;
const MTU_MC47_ECCD: u32 = 0xF0063F10;
const MTU_MC47_ETRR0: u32 = 0xF0063F12;
const MTU_MC47_ETRR1: u32 = 0xF0063F14;
const MTU_MC47_ETRR2: u32 = 0xF0063F16;
const MTU_MC47_ETRR3: u32 = 0xF0063F18;
const MTU_MC47_ETRR4: u32 = 0xF0063F1A;
const MTU_MC47_RDBFL0: u32 = 0xF0063F60;
const MTU_MC47_RDBFL1: u32 = 0xF0063F62;
const MTU_MC47_RDBFL2: u32 = 0xF0063F64;
const MTU_MC4_RDBFL11: u32 = 0xF0061476;
const MTU_MC47_RDBFL3: u32 = 0xF0063F66;
const MTU_MC47_RDBFL4: u32 = 0xF0063F68;
const MTU_MC47_RDBFL5: u32 = 0xF0063F6A;
const MTU_MC47_RDBFL6: u32 = 0xF0063F6C;
const MTU_MC47_RDBFL7: u32 = 0xF0063F6E;
const MTU_MC47_RDBFL8: u32 = 0xF0063F70;
const MTU_MC47_RDBFL9: u32 = 0xF0063F72;
const MTU_MC47_RDBFL10: u32 = 0xF0063F74;
const MTU_MC47_RDBFL11: u32 = 0xF0063F76;
const MTU_MC47_RDBFL12: u32 = 0xF0063F78;
const MTU_MC4_RDBFL12: u32 = 0xF0061478;
const MTU_MC47_RDBFL13: u32 = 0xF0063F7A;
const MTU_MC47_RDBFL14: u32 = 0xF0063F7C;
const MTU_MC47_RDBFL15: u32 = 0xF0063F7E;
const MTU_MC47_RDBFL16: u32 = 0xF0063F80;
const MTU_MC47_RDBFL17: u32 = 0xF0063F82;
const MTU_MC47_RDBFL18: u32 = 0xF0063F84;
const MTU_MC47_RDBFL19: u32 = 0xF0063F86;
const MTU_MC47_RDBFL20: u32 = 0xF0063F88;
const MTU_MC47_RDBFL21: u32 = 0xF0063F8A;
const MTU_MC47_RDBFL22: u32 = 0xF0063F8C;
const MTU_MC4_RDBFL13: u32 = 0xF006147A;
const MTU_ACCEN0: u32 = 0xF00600FC;
const MTU_MC47_RDBFL23: u32 = 0xF0063F8E;
const MTU_MC47_RDBFL24: u32 = 0xF0063F90;
const MTU_MC47_RDBFL25: u32 = 0xF0063F92;
const MTU_MC47_RDBFL26: u32 = 0xF0063F94;
const MTU_MC47_RDBFL27: u32 = 0xF0063F96;
const MTU_MC47_RDBFL28: u32 = 0xF0063F98;
const MTU_MC47_RDBFL29: u32 = 0xF0063F9A;
const MTU_MC47_RDBFL30: u32 = 0xF0063F9C;
const MTU_MC47_RDBFL31: u32 = 0xF0063F9E;
const MTU_MC47_RDBFL32: u32 = 0xF0063FA0;
const MTU_MC4_RDBFL14: u32 = 0xF006147C;
const MTU_MC47_RDBFL33: u32 = 0xF0063FA2;
const MTU_MC47_RDBFL34: u32 = 0xF0063FA4;
const MTU_MC47_RDBFL35: u32 = 0xF0063FA6;
const MTU_MC47_RDBFL36: u32 = 0xF0063FA8;
const MTU_MC47_RDBFL37: u32 = 0xF0063FAA;
const MTU_MC47_RDBFL38: u32 = 0xF0063FAC;
const MTU_MC47_RDBFL39: u32 = 0xF0063FAE;
const MTU_MC47_RDBFL40: u32 = 0xF0063FB0;
const MTU_MC47_RDBFL41: u32 = 0xF0063FB2;
const MTU_MC47_RDBFL42: u32 = 0xF0063FB4;
const MTU_MC4_RDBFL15: u32 = 0xF006147E;
const MTU_MC47_RDBFL43: u32 = 0xF0063FB6;
const MTU_MC47_RDBFL44: u32 = 0xF0063FB8;
const MTU_MC47_RDBFL45: u32 = 0xF0063FBA;
const MTU_MC47_RDBFL46: u32 = 0xF0063FBC;
const MTU_MC47_RDBFL47: u32 = 0xF0063FBE;
const MTU_MC47_RDBFL48: u32 = 0xF0063FC0;
const MTU_MC47_RDBFL49: u32 = 0xF0063FC2;
const MTU_MC47_RDBFL50: u32 = 0xF0063FC4;
const MTU_MC47_RDBFL51: u32 = 0xF0063FC6;
const MTU_MC47_RDBFL52: u32 = 0xF0063FC8;
const MTU_MC4_RDBFL16: u32 = 0xF0061480;
const MTU_MC47_RDBFL53: u32 = 0xF0063FCA;
const MTU_MC47_RDBFL54: u32 = 0xF0063FCC;
const MTU_MC47_RDBFL55: u32 = 0xF0063FCE;
const MTU_MC47_RDBFL56: u32 = 0xF0063FD0;
const MTU_MC47_RDBFL57: u32 = 0xF0063FD2;
const MTU_MC47_RDBFL58: u32 = 0xF0063FD4;
const MTU_MC47_RDBFL59: u32 = 0xF0063FD6;
const MTU_MC47_RDBFL60: u32 = 0xF0063FD8;
const MTU_MC47_RDBFL61: u32 = 0xF0063FDA;
const MTU_MC47_RDBFL62: u32 = 0xF0063FDC;
const MTU_MC4_RDBFL17: u32 = 0xF0061482;
const MTU_MC47_RDBFL63: u32 = 0xF0063FDE;
const MTU_MC47_RDBFL64: u32 = 0xF0063FE0;
const MTU_MC47_RDBFL65: u32 = 0xF0063FE2;
const MTU_MC47_RDBFL66: u32 = 0xF0063FE4;
const MTU_MC47_ALMSRCS: u32 = 0xF0063FEE;
const MTU_MC47_FAULTSTS: u32 = 0xF0063FF0;
const MTU_MC47_ERRINFO0: u32 = 0xF0063FF2;
const MTU_MC47_ERRINFO1: u32 = 0xF0063FF4;
const MTU_MC47_ERRINFO2: u32 = 0xF0063FF6;
const MTU_MC47_ERRINFO3: u32 = 0xF0063FF8;
const MTU_MC4_RDBFL18: u32 = 0xF0061484;
const MTU_MC47_ERRINFO4: u32 = 0xF0063FFA;
const MTU_MC48_CONFIG0: u32 = 0xF0064000;
const MTU_MC48_CONFIG1: u32 = 0xF0064002;
const MTU_MC48_MCONTROL: u32 = 0xF0064004;
const MTU_MC48_MSTATUS: u32 = 0xF0064006;
const MTU_MC48_RANGE: u32 = 0xF0064008;
const MTU_MC48_REVID: u32 = 0xF006400C;
const MTU_MC48_ECCS: u32 = 0xF006400E;
const MTU_MC48_ECCD: u32 = 0xF0064010;
const MTU_MC48_ETRR0: u32 = 0xF0064012;
const MTU_MC4_RDBFL19: u32 = 0xF0061486;
const MTU_MC48_ETRR1: u32 = 0xF0064014;
const MTU_MC48_ETRR2: u32 = 0xF0064016;
const MTU_MC48_ETRR3: u32 = 0xF0064018;
const MTU_MC48_ETRR4: u32 = 0xF006401A;
const MTU_MC48_RDBFL0: u32 = 0xF0064060;
const MTU_MC48_RDBFL1: u32 = 0xF0064062;
const MTU_MC48_RDBFL2: u32 = 0xF0064064;
const MTU_MC48_RDBFL3: u32 = 0xF0064066;
const MTU_MC48_RDBFL4: u32 = 0xF0064068;
const MTU_MC48_RDBFL5: u32 = 0xF006406A;
const MTU_MC4_RDBFL20: u32 = 0xF0061488;
const MTU_MC48_RDBFL6: u32 = 0xF006406C;
const MTU_MC48_RDBFL7: u32 = 0xF006406E;
const MTU_MC48_RDBFL8: u32 = 0xF0064070;
const MTU_MC48_RDBFL9: u32 = 0xF0064072;
const MTU_MC48_RDBFL10: u32 = 0xF0064074;
const MTU_MC48_RDBFL11: u32 = 0xF0064076;
const MTU_MC48_RDBFL12: u32 = 0xF0064078;
const MTU_MC48_RDBFL13: u32 = 0xF006407A;
const MTU_MC48_RDBFL14: u32 = 0xF006407C;
const MTU_MC48_RDBFL15: u32 = 0xF006407E;
const MTU_MC4_RDBFL21: u32 = 0xF006148A;
const MTU_MC48_RDBFL16: u32 = 0xF0064080;
const MTU_MC48_RDBFL17: u32 = 0xF0064082;
const MTU_MC48_RDBFL18: u32 = 0xF0064084;
const MTU_MC48_RDBFL19: u32 = 0xF0064086;
const MTU_MC48_RDBFL20: u32 = 0xF0064088;
const MTU_MC48_RDBFL21: u32 = 0xF006408A;
const MTU_MC48_RDBFL22: u32 = 0xF006408C;
const MTU_MC48_RDBFL23: u32 = 0xF006408E;
const MTU_MC48_RDBFL24: u32 = 0xF0064090;
const MTU_MC48_RDBFL25: u32 = 0xF0064092;
const MTU_MC4_RDBFL22: u32 = 0xF006148C;
const MTU_MC48_RDBFL26: u32 = 0xF0064094;
const MTU_MC48_RDBFL27: u32 = 0xF0064096;
const MTU_MC48_RDBFL28: u32 = 0xF0064098;
const MTU_MC48_RDBFL29: u32 = 0xF006409A;
const MTU_MC48_RDBFL30: u32 = 0xF006409C;
const MTU_MC48_RDBFL31: u32 = 0xF006409E;
const MTU_MC48_RDBFL32: u32 = 0xF00640A0;
const MTU_MC48_RDBFL33: u32 = 0xF00640A2;
const MTU_MC48_RDBFL34: u32 = 0xF00640A4;
const MTU_MC48_RDBFL35: u32 = 0xF00640A6;
const MTU_MC4_RDBFL23: u32 = 0xF006148E;
const MTU_MC0_CONFIG0: u32 = 0xF0061000;
const MTU_MC48_RDBFL36: u32 = 0xF00640A8;
const MTU_MC48_RDBFL37: u32 = 0xF00640AA;
const MTU_MC48_RDBFL38: u32 = 0xF00640AC;
const MTU_MC48_RDBFL39: u32 = 0xF00640AE;
const MTU_MC48_RDBFL40: u32 = 0xF00640B0;
const MTU_MC48_RDBFL41: u32 = 0xF00640B2;
const MTU_MC48_RDBFL42: u32 = 0xF00640B4;
const MTU_MC48_RDBFL43: u32 = 0xF00640B6;
const MTU_MC48_RDBFL44: u32 = 0xF00640B8;
const MTU_MC48_RDBFL45: u32 = 0xF00640BA;
const MTU_MC4_RDBFL24: u32 = 0xF0061490;
const MTU_MC48_RDBFL46: u32 = 0xF00640BC;
const MTU_MC48_RDBFL47: u32 = 0xF00640BE;
const MTU_MC48_RDBFL48: u32 = 0xF00640C0;
const MTU_MC48_RDBFL49: u32 = 0xF00640C2;
const MTU_MC48_RDBFL50: u32 = 0xF00640C4;
const MTU_MC48_RDBFL51: u32 = 0xF00640C6;
const MTU_MC48_RDBFL52: u32 = 0xF00640C8;
const MTU_MC48_RDBFL53: u32 = 0xF00640CA;
const MTU_MC48_RDBFL54: u32 = 0xF00640CC;
const MTU_MC48_RDBFL55: u32 = 0xF00640CE;
const MTU_MC4_RDBFL25: u32 = 0xF0061492;
const MTU_MC48_RDBFL56: u32 = 0xF00640D0;
const MTU_MC48_RDBFL57: u32 = 0xF00640D2;
const MTU_MC48_RDBFL58: u32 = 0xF00640D4;
const MTU_MC48_RDBFL59: u32 = 0xF00640D6;
const MTU_MC48_RDBFL60: u32 = 0xF00640D8;
const MTU_MC48_RDBFL61: u32 = 0xF00640DA;
const MTU_MC48_RDBFL62: u32 = 0xF00640DC;
const MTU_MC48_RDBFL63: u32 = 0xF00640DE;
const MTU_MC48_RDBFL64: u32 = 0xF00640E0;
const MTU_MC48_RDBFL65: u32 = 0xF00640E2;
const MTU_MC4_RDBFL26: u32 = 0xF0061494;
const MTU_MC48_RDBFL66: u32 = 0xF00640E4;
const MTU_MC48_ALMSRCS: u32 = 0xF00640EE;
const MTU_MC48_FAULTSTS: u32 = 0xF00640F0;
const MTU_MC48_ERRINFO0: u32 = 0xF00640F2;
const MTU_MC48_ERRINFO1: u32 = 0xF00640F4;
const MTU_MC48_ERRINFO2: u32 = 0xF00640F6;
const MTU_MC48_ERRINFO3: u32 = 0xF00640F8;
const MTU_MC48_ERRINFO4: u32 = 0xF00640FA;
const MTU_MC49_CONFIG0: u32 = 0xF0064100;
const MTU_MC49_CONFIG1: u32 = 0xF0064102;
const MTU_MC4_RDBFL27: u32 = 0xF0061496;
const MTU_MC49_MCONTROL: u32 = 0xF0064104;
const MTU_MC49_MSTATUS: u32 = 0xF0064106;
const MTU_MC49_RANGE: u32 = 0xF0064108;
const MTU_MC49_REVID: u32 = 0xF006410C;
const MTU_MC49_ECCS: u32 = 0xF006410E;
const MTU_MC49_ECCD: u32 = 0xF0064110;
const MTU_MC49_ETRR0: u32 = 0xF0064112;
const MTU_MC49_ETRR1: u32 = 0xF0064114;
const MTU_MC49_ETRR2: u32 = 0xF0064116;
const MTU_MC49_ETRR3: u32 = 0xF0064118;
const MTU_MC4_RDBFL28: u32 = 0xF0061498;
const MTU_MC49_ETRR4: u32 = 0xF006411A;
const MTU_MC49_RDBFL0: u32 = 0xF0064160;
const MTU_MC49_RDBFL1: u32 = 0xF0064162;
const MTU_MC49_RDBFL2: u32 = 0xF0064164;
const MTU_MC49_RDBFL3: u32 = 0xF0064166;
const MTU_MC49_RDBFL4: u32 = 0xF0064168;
const MTU_MC49_RDBFL5: u32 = 0xF006416A;
const MTU_MC49_RDBFL6: u32 = 0xF006416C;
const MTU_MC49_RDBFL7: u32 = 0xF006416E;
const MTU_MC49_RDBFL8: u32 = 0xF0064170;
const MTU_MC4_RDBFL29: u32 = 0xF006149A;
const MTU_MC49_RDBFL9: u32 = 0xF0064172;
const MTU_MC49_RDBFL10: u32 = 0xF0064174;
const MTU_MC49_RDBFL11: u32 = 0xF0064176;
const MTU_MC49_RDBFL12: u32 = 0xF0064178;
const MTU_MC49_RDBFL13: u32 = 0xF006417A;
const MTU_MC49_RDBFL14: u32 = 0xF006417C;
const MTU_MC49_RDBFL15: u32 = 0xF006417E;
const MTU_MC49_RDBFL16: u32 = 0xF0064180;
const MTU_MC49_RDBFL17: u32 = 0xF0064182;
const MTU_MC49_RDBFL18: u32 = 0xF0064184;
const MTU_MC4_RDBFL30: u32 = 0xF006149C;
const MTU_MC49_RDBFL19: u32 = 0xF0064186;
const MTU_MC49_RDBFL20: u32 = 0xF0064188;
const MTU_MC49_RDBFL21: u32 = 0xF006418A;
const MTU_MC49_RDBFL22: u32 = 0xF006418C;
const MTU_MC49_RDBFL23: u32 = 0xF006418E;
const MTU_MC49_RDBFL24: u32 = 0xF0064190;
const MTU_MC49_RDBFL25: u32 = 0xF0064192;
const MTU_MC49_RDBFL26: u32 = 0xF0064194;
const MTU_MC49_RDBFL27: u32 = 0xF0064196;
const MTU_MC49_RDBFL28: u32 = 0xF0064198;
const MTU_MC4_RDBFL31: u32 = 0xF006149E;
const MTU_MC49_RDBFL29: u32 = 0xF006419A;
const MTU_MC49_RDBFL30: u32 = 0xF006419C;
const MTU_MC49_RDBFL31: u32 = 0xF006419E;
const MTU_MC49_RDBFL32: u32 = 0xF00641A0;
const MTU_MC49_RDBFL33: u32 = 0xF00641A2;
const MTU_MC49_RDBFL34: u32 = 0xF00641A4;
const MTU_MC49_RDBFL35: u32 = 0xF00641A6;
const MTU_MC49_RDBFL36: u32 = 0xF00641A8;
const MTU_MC49_RDBFL37: u32 = 0xF00641AA;
const MTU_MC49_RDBFL38: u32 = 0xF00641AC;
const MTU_MC4_RDBFL32: u32 = 0xF00614A0;
const MTU_MC49_RDBFL39: u32 = 0xF00641AE;
const MTU_MC49_RDBFL40: u32 = 0xF00641B0;
const MTU_MC49_RDBFL41: u32 = 0xF00641B2;
const MTU_MC49_RDBFL42: u32 = 0xF00641B4;
const MTU_MC49_RDBFL43: u32 = 0xF00641B6;
const MTU_MC49_RDBFL44: u32 = 0xF00641B8;
const MTU_MC49_RDBFL45: u32 = 0xF00641BA;
const MTU_MC49_RDBFL46: u32 = 0xF00641BC;
const MTU_MC49_RDBFL47: u32 = 0xF00641BE;
const MTU_MC49_RDBFL48: u32 = 0xF00641C0;
const MTU_MC4_RDBFL33: u32 = 0xF00614A2;
const MTU_MC0_CONFIG1: u32 = 0xF0061002;
const MTU_MC49_RDBFL49: u32 = 0xF00641C2;
const MTU_MC49_RDBFL50: u32 = 0xF00641C4;
const MTU_MC49_RDBFL51: u32 = 0xF00641C6;
const MTU_MC49_RDBFL52: u32 = 0xF00641C8;
const MTU_MC49_RDBFL53: u32 = 0xF00641CA;
const MTU_MC49_RDBFL54: u32 = 0xF00641CC;
const MTU_MC49_RDBFL55: u32 = 0xF00641CE;
const MTU_MC49_RDBFL56: u32 = 0xF00641D0;
const MTU_MC49_RDBFL57: u32 = 0xF00641D2;
const MTU_MC49_RDBFL58: u32 = 0xF00641D4;
const MTU_MC4_RDBFL34: u32 = 0xF00614A4;
const MTU_MC49_RDBFL59: u32 = 0xF00641D6;
const MTU_MC49_RDBFL60: u32 = 0xF00641D8;
const MTU_MC49_RDBFL61: u32 = 0xF00641DA;
const MTU_MC49_RDBFL62: u32 = 0xF00641DC;
const MTU_MC49_RDBFL63: u32 = 0xF00641DE;
const MTU_MC49_RDBFL64: u32 = 0xF00641E0;
const MTU_MC49_RDBFL65: u32 = 0xF00641E2;
const MTU_MC49_RDBFL66: u32 = 0xF00641E4;
const MTU_MC49_ALMSRCS: u32 = 0xF00641EE;
const MTU_MC49_FAULTSTS: u32 = 0xF00641F0;
const MTU_MC4_RDBFL35: u32 = 0xF00614A6;
const MTU_MC49_ERRINFO0: u32 = 0xF00641F2;
const MTU_MC49_ERRINFO1: u32 = 0xF00641F4;
const MTU_MC49_ERRINFO2: u32 = 0xF00641F6;
const MTU_MC49_ERRINFO3: u32 = 0xF00641F8;
const MTU_MC49_ERRINFO4: u32 = 0xF00641FA;
const MTU_MC50_CONFIG0: u32 = 0xF0064200;
const MTU_MC50_CONFIG1: u32 = 0xF0064202;
const MTU_MC50_MCONTROL: u32 = 0xF0064204;
const MTU_MC50_MSTATUS: u32 = 0xF0064206;
const MTU_MC50_RANGE: u32 = 0xF0064208;
const MTU_MC4_RDBFL36: u32 = 0xF00614A8;
const MTU_MC50_REVID: u32 = 0xF006420C;
const MTU_MC50_ECCS: u32 = 0xF006420E;
const MTU_MC50_ECCD: u32 = 0xF0064210;
const MTU_MC50_ETRR0: u32 = 0xF0064212;
const MTU_MC50_ETRR1: u32 = 0xF0064214;
const MTU_MC50_ETRR2: u32 = 0xF0064216;
const MTU_MC50_ETRR3: u32 = 0xF0064218;
const MTU_MC50_ETRR4: u32 = 0xF006421A;
const MTU_MC50_RDBFL0: u32 = 0xF0064260;
const MTU_MC50_RDBFL1: u32 = 0xF0064262;
const MTU_MC4_RDBFL37: u32 = 0xF00614AA;
const MTU_MC50_RDBFL2: u32 = 0xF0064264;
const MTU_MC50_RDBFL3: u32 = 0xF0064266;
const MTU_MC50_RDBFL4: u32 = 0xF0064268;
const MTU_MC50_RDBFL5: u32 = 0xF006426A;
const MTU_MC50_RDBFL6: u32 = 0xF006426C;
const MTU_MC50_RDBFL7: u32 = 0xF006426E;
const MTU_MC50_RDBFL8: u32 = 0xF0064270;
const MTU_MC50_RDBFL9: u32 = 0xF0064272;
const MTU_MC50_RDBFL10: u32 = 0xF0064274;
const MTU_MC50_RDBFL11: u32 = 0xF0064276;
const MTU_MC4_RDBFL38: u32 = 0xF00614AC;
const MTU_MC50_RDBFL12: u32 = 0xF0064278;
const MTU_MC50_RDBFL13: u32 = 0xF006427A;
const MTU_MC50_RDBFL14: u32 = 0xF006427C;
const MTU_MC50_RDBFL15: u32 = 0xF006427E;
const MTU_MC50_RDBFL16: u32 = 0xF0064280;
const MTU_MC50_RDBFL17: u32 = 0xF0064282;
const MTU_MC50_RDBFL18: u32 = 0xF0064284;
const MTU_MC50_RDBFL19: u32 = 0xF0064286;
const MTU_MC50_RDBFL20: u32 = 0xF0064288;
const MTU_MC50_RDBFL21: u32 = 0xF006428A;
const MTU_MC4_RDBFL39: u32 = 0xF00614AE;
const MTU_MC50_RDBFL22: u32 = 0xF006428C;
const MTU_MC50_RDBFL23: u32 = 0xF006428E;
const MTU_MC50_RDBFL24: u32 = 0xF0064290;
const MTU_MC50_RDBFL25: u32 = 0xF0064292;
const MTU_MC50_RDBFL26: u32 = 0xF0064294;
const MTU_MC50_RDBFL27: u32 = 0xF0064296;
const MTU_MC50_RDBFL28: u32 = 0xF0064298;
const MTU_MC50_RDBFL29: u32 = 0xF006429A;
const MTU_MC50_RDBFL30: u32 = 0xF006429C;
const MTU_MC50_RDBFL31: u32 = 0xF006429E;
const MTU_MC4_RDBFL40: u32 = 0xF00614B0;
const MTU_MC50_RDBFL32: u32 = 0xF00642A0;
const MTU_MC50_RDBFL33: u32 = 0xF00642A2;
const MTU_MC50_RDBFL34: u32 = 0xF00642A4;
const MTU_MC50_RDBFL35: u32 = 0xF00642A6;
const MTU_MC50_RDBFL36: u32 = 0xF00642A8;
const MTU_MC50_RDBFL37: u32 = 0xF00642AA;
const MTU_MC50_RDBFL38: u32 = 0xF00642AC;
const MTU_MC50_RDBFL39: u32 = 0xF00642AE;
const MTU_MC50_RDBFL40: u32 = 0xF00642B0;
const MTU_MC50_RDBFL41: u32 = 0xF00642B2;
const MTU_MC4_RDBFL41: u32 = 0xF00614B2;
const MTU_MC50_RDBFL42: u32 = 0xF00642B4;
const MTU_MC50_RDBFL43: u32 = 0xF00642B6;
const MTU_MC50_RDBFL44: u32 = 0xF00642B8;
const MTU_MC50_RDBFL45: u32 = 0xF00642BA;
const MTU_MC50_RDBFL46: u32 = 0xF00642BC;
const MTU_MC50_RDBFL47: u32 = 0xF00642BE;
const MTU_MC50_RDBFL48: u32 = 0xF00642C0;
const MTU_MC50_RDBFL49: u32 = 0xF00642C2;
const MTU_MC50_RDBFL50: u32 = 0xF00642C4;
const MTU_MC50_RDBFL51: u32 = 0xF00642C6;
const MTU_MC4_RDBFL42: u32 = 0xF00614B4;
const MTU_MC50_RDBFL52: u32 = 0xF00642C8;
const MTU_MC50_RDBFL53: u32 = 0xF00642CA;
const MTU_MC50_RDBFL54: u32 = 0xF00642CC;
const MTU_MC50_RDBFL55: u32 = 0xF00642CE;
const MTU_MC50_RDBFL56: u32 = 0xF00642D0;
const MTU_MC50_RDBFL57: u32 = 0xF00642D2;
const MTU_MC50_RDBFL58: u32 = 0xF00642D4;
const MTU_MC50_RDBFL59: u32 = 0xF00642D6;
const MTU_MC50_RDBFL60: u32 = 0xF00642D8;
const MTU_MC50_RDBFL61: u32 = 0xF00642DA;
const MTU_MC4_RDBFL43: u32 = 0xF00614B6;
const MTU_MC0_MCONTROL: u32 = 0xF0061004;
const MTU_MC50_RDBFL62: u32 = 0xF00642DC;
const MTU_MC50_RDBFL63: u32 = 0xF00642DE;
const MTU_MC50_RDBFL64: u32 = 0xF00642E0;
const MTU_MC50_RDBFL65: u32 = 0xF00642E2;
const MTU_MC50_RDBFL66: u32 = 0xF00642E4;
const MTU_MC50_ALMSRCS: u32 = 0xF00642EE;
const MTU_MC50_FAULTSTS: u32 = 0xF00642F0;
const MTU_MC50_ERRINFO0: u32 = 0xF00642F2;
const MTU_MC50_ERRINFO1: u32 = 0xF00642F4;
const MTU_MC50_ERRINFO2: u32 = 0xF00642F6;
const MTU_MC4_RDBFL44: u32 = 0xF00614B8;
const MTU_MC50_ERRINFO3: u32 = 0xF00642F8;
const MTU_MC50_ERRINFO4: u32 = 0xF00642FA;
const MTU_MC51_CONFIG0: u32 = 0xF0064300;
const MTU_MC51_CONFIG1: u32 = 0xF0064302;
const MTU_MC51_MCONTROL: u32 = 0xF0064304;
const MTU_MC51_MSTATUS: u32 = 0xF0064306;
const MTU_MC51_RANGE: u32 = 0xF0064308;
const MTU_MC51_REVID: u32 = 0xF006430C;
const MTU_MC51_ECCS: u32 = 0xF006430E;
const MTU_MC51_ECCD: u32 = 0xF0064310;
const MTU_MC4_RDBFL45: u32 = 0xF00614BA;
const MTU_MC51_ETRR0: u32 = 0xF0064312;
const MTU_MC51_ETRR1: u32 = 0xF0064314;
const MTU_MC51_ETRR2: u32 = 0xF0064316;
const MTU_MC51_ETRR3: u32 = 0xF0064318;
const MTU_MC51_ETRR4: u32 = 0xF006431A;
const MTU_MC51_RDBFL0: u32 = 0xF0064360;
const MTU_MC51_RDBFL1: u32 = 0xF0064362;
const MTU_MC51_RDBFL2: u32 = 0xF0064364;
const MTU_MC51_RDBFL3: u32 = 0xF0064366;
const MTU_MC51_RDBFL4: u32 = 0xF0064368;
const MTU_MC4_RDBFL46: u32 = 0xF00614BC;
const MTU_MC51_RDBFL5: u32 = 0xF006436A;
const MTU_MC51_RDBFL6: u32 = 0xF006436C;
const MTU_MC51_RDBFL7: u32 = 0xF006436E;
const MTU_MC51_RDBFL8: u32 = 0xF0064370;
const MTU_MC51_RDBFL9: u32 = 0xF0064372;
const MTU_MC51_RDBFL10: u32 = 0xF0064374;
const MTU_MC51_RDBFL11: u32 = 0xF0064376;
const MTU_MC51_RDBFL12: u32 = 0xF0064378;
const MTU_MC51_RDBFL13: u32 = 0xF006437A;
const MTU_MC51_RDBFL14: u32 = 0xF006437C;
const MTU_MC4_RDBFL47: u32 = 0xF00614BE;
const MTU_MC51_RDBFL15: u32 = 0xF006437E;
const MTU_MC51_RDBFL16: u32 = 0xF0064380;
const MTU_MC51_RDBFL17: u32 = 0xF0064382;
const MTU_MC51_RDBFL18: u32 = 0xF0064384;
const MTU_MC51_RDBFL19: u32 = 0xF0064386;
const MTU_MC51_RDBFL20: u32 = 0xF0064388;
const MTU_MC51_RDBFL21: u32 = 0xF006438A;
const MTU_MC51_RDBFL22: u32 = 0xF006438C;
const MTU_MC51_RDBFL23: u32 = 0xF006438E;
const MTU_MC51_RDBFL24: u32 = 0xF0064390;
const MTU_MC4_RDBFL48: u32 = 0xF00614C0;
const MTU_MC51_RDBFL25: u32 = 0xF0064392;
const MTU_MC51_RDBFL26: u32 = 0xF0064394;
const MTU_MC51_RDBFL27: u32 = 0xF0064396;
const MTU_MC51_RDBFL28: u32 = 0xF0064398;
const MTU_MC51_RDBFL29: u32 = 0xF006439A;
const MTU_MC51_RDBFL30: u32 = 0xF006439C;
const MTU_MC51_RDBFL31: u32 = 0xF006439E;
const MTU_MC51_RDBFL32: u32 = 0xF00643A0;
const MTU_MC51_RDBFL33: u32 = 0xF00643A2;
const MTU_MC51_RDBFL34: u32 = 0xF00643A4;
const MTU_MC4_RDBFL49: u32 = 0xF00614C2;
const MTU_MC51_RDBFL35: u32 = 0xF00643A6;
const MTU_MC51_RDBFL36: u32 = 0xF00643A8;
const MTU_MC51_RDBFL37: u32 = 0xF00643AA;
const MTU_MC51_RDBFL38: u32 = 0xF00643AC;
const MTU_MC51_RDBFL39: u32 = 0xF00643AE;
const MTU_MC51_RDBFL40: u32 = 0xF00643B0;
const MTU_MC51_RDBFL41: u32 = 0xF00643B2;
const MTU_MC51_RDBFL42: u32 = 0xF00643B4;
const MTU_MC51_RDBFL43: u32 = 0xF00643B6;
const MTU_MC51_RDBFL44: u32 = 0xF00643B8;
const MTU_MC4_RDBFL50: u32 = 0xF00614C4;
const MTU_MC51_RDBFL45: u32 = 0xF00643BA;
const MTU_MC51_RDBFL46: u32 = 0xF00643BC;
const MTU_MC51_RDBFL47: u32 = 0xF00643BE;
const MTU_MC51_RDBFL48: u32 = 0xF00643C0;
const MTU_MC51_RDBFL49: u32 = 0xF00643C2;
const MTU_MC51_RDBFL50: u32 = 0xF00643C4;
const MTU_MC51_RDBFL51: u32 = 0xF00643C6;
const MTU_MC51_RDBFL52: u32 = 0xF00643C8;
const MTU_MC51_RDBFL53: u32 = 0xF00643CA;
const MTU_MC51_RDBFL54: u32 = 0xF00643CC;
const MTU_MC4_RDBFL51: u32 = 0xF00614C6;
const MTU_MC51_RDBFL55: u32 = 0xF00643CE;
const MTU_MC51_RDBFL56: u32 = 0xF00643D0;
const MTU_MC51_RDBFL57: u32 = 0xF00643D2;
const MTU_MC51_RDBFL58: u32 = 0xF00643D4;
const MTU_MC51_RDBFL59: u32 = 0xF00643D6;
const MTU_MC51_RDBFL60: u32 = 0xF00643D8;
const MTU_MC51_RDBFL61: u32 = 0xF00643DA;
const MTU_MC51_RDBFL62: u32 = 0xF00643DC;
const MTU_MC51_RDBFL63: u32 = 0xF00643DE;
const MTU_MC51_RDBFL64: u32 = 0xF00643E0;
const MTU_MC4_RDBFL52: u32 = 0xF00614C8;
const MTU_MC51_RDBFL65: u32 = 0xF00643E2;
const MTU_MC51_RDBFL66: u32 = 0xF00643E4;
const MTU_MC51_ALMSRCS: u32 = 0xF00643EE;
const MTU_MC51_FAULTSTS: u32 = 0xF00643F0;
const MTU_MC51_ERRINFO0: u32 = 0xF00643F2;
const MTU_MC51_ERRINFO1: u32 = 0xF00643F4;
const MTU_MC51_ERRINFO2: u32 = 0xF00643F6;
const MTU_MC51_ERRINFO3: u32 = 0xF00643F8;
const MTU_MC51_ERRINFO4: u32 = 0xF00643FA;
const MTU_MC52_CONFIG0: u32 = 0xF0064400;
const MTU_MC4_RDBFL53: u32 = 0xF00614CA;
const MTU_MC0_MSTATUS: u32 = 0xF0061006;
const MTU_MC52_CONFIG1: u32 = 0xF0064402;
const MTU_MC52_MCONTROL: u32 = 0xF0064404;
const MTU_MC52_MSTATUS: u32 = 0xF0064406;
const MTU_MC52_RANGE: u32 = 0xF0064408;
const MTU_MC52_REVID: u32 = 0xF006440C;
const MTU_MC52_ECCS: u32 = 0xF006440E;
const MTU_MC52_ECCD: u32 = 0xF0064410;
const MTU_MC52_ETRR0: u32 = 0xF0064412;
const MTU_MC52_ETRR1: u32 = 0xF0064414;
const MTU_MC52_ETRR2: u32 = 0xF0064416;
const MTU_MC4_RDBFL54: u32 = 0xF00614CC;
const MTU_MC52_ETRR3: u32 = 0xF0064418;
const MTU_MC52_ETRR4: u32 = 0xF006441A;
const MTU_MC52_RDBFL0: u32 = 0xF0064460;
const MTU_MC52_RDBFL1: u32 = 0xF0064462;
const MTU_MC52_RDBFL2: u32 = 0xF0064464;
const MTU_MC52_RDBFL3: u32 = 0xF0064466;
const MTU_MC52_RDBFL4: u32 = 0xF0064468;
const MTU_MC52_RDBFL5: u32 = 0xF006446A;
const MTU_MC52_RDBFL6: u32 = 0xF006446C;
const MTU_MC52_RDBFL7: u32 = 0xF006446E;
const MTU_MC4_RDBFL55: u32 = 0xF00614CE;
const MTU_MC52_RDBFL8: u32 = 0xF0064470;
const MTU_MC52_RDBFL9: u32 = 0xF0064472;
const MTU_MC52_RDBFL10: u32 = 0xF0064474;
const MTU_MC52_RDBFL11: u32 = 0xF0064476;
const MTU_MC52_RDBFL12: u32 = 0xF0064478;
const MTU_MC52_RDBFL13: u32 = 0xF006447A;
const MTU_MC52_RDBFL14: u32 = 0xF006447C;
const MTU_MC52_RDBFL15: u32 = 0xF006447E;
const MTU_MC52_RDBFL16: u32 = 0xF0064480;
const MTU_MC52_RDBFL17: u32 = 0xF0064482;
const MTU_MC4_RDBFL56: u32 = 0xF00614D0;
const MTU_MC52_RDBFL18: u32 = 0xF0064484;
const MTU_MC52_RDBFL19: u32 = 0xF0064486;
const MTU_MC52_RDBFL20: u32 = 0xF0064488;
const MTU_MC52_RDBFL21: u32 = 0xF006448A;
const MTU_MC52_RDBFL22: u32 = 0xF006448C;
const MTU_MC52_RDBFL23: u32 = 0xF006448E;
const MTU_MC52_RDBFL24: u32 = 0xF0064490;
const MTU_MC52_RDBFL25: u32 = 0xF0064492;
const MTU_MC52_RDBFL26: u32 = 0xF0064494;
const MTU_MC52_RDBFL27: u32 = 0xF0064496;
const MTU_MC4_RDBFL57: u32 = 0xF00614D2;
const MTU_MC52_RDBFL28: u32 = 0xF0064498;
const MTU_MC52_RDBFL29: u32 = 0xF006449A;
const MTU_MC52_RDBFL30: u32 = 0xF006449C;
const MTU_MC52_RDBFL31: u32 = 0xF006449E;
const MTU_MC52_RDBFL32: u32 = 0xF00644A0;
const MTU_MC52_RDBFL33: u32 = 0xF00644A2;
const MTU_MC52_RDBFL34: u32 = 0xF00644A4;
const MTU_MC52_RDBFL35: u32 = 0xF00644A6;
const MTU_MC52_RDBFL36: u32 = 0xF00644A8;
const MTU_MC52_RDBFL37: u32 = 0xF00644AA;
const MTU_MC4_RDBFL58: u32 = 0xF00614D4;
const MTU_MC52_RDBFL38: u32 = 0xF00644AC;
const MTU_MC52_RDBFL39: u32 = 0xF00644AE;
const MTU_MC52_RDBFL40: u32 = 0xF00644B0;
const MTU_MC52_RDBFL41: u32 = 0xF00644B2;
const MTU_MC52_RDBFL42: u32 = 0xF00644B4;
const MTU_MC52_RDBFL43: u32 = 0xF00644B6;
const MTU_MC52_RDBFL44: u32 = 0xF00644B8;
const MTU_MC52_RDBFL45: u32 = 0xF00644BA;
const MTU_MC52_RDBFL46: u32 = 0xF00644BC;
const MTU_MC52_RDBFL47: u32 = 0xF00644BE;
const MTU_MC4_RDBFL59: u32 = 0xF00614D6;
const MTU_MC52_RDBFL48: u32 = 0xF00644C0;
const MTU_MC52_RDBFL49: u32 = 0xF00644C2;
const MTU_MC52_RDBFL50: u32 = 0xF00644C4;
const MTU_MC52_RDBFL51: u32 = 0xF00644C6;
const MTU_MC52_RDBFL52: u32 = 0xF00644C8;
const MTU_MC52_RDBFL53: u32 = 0xF00644CA;
const MTU_MC52_RDBFL54: u32 = 0xF00644CC;
const MTU_MC52_RDBFL55: u32 = 0xF00644CE;
const MTU_MC52_RDBFL56: u32 = 0xF00644D0;
const MTU_MC52_RDBFL57: u32 = 0xF00644D2;
const MTU_MC4_RDBFL60: u32 = 0xF00614D8;
const MTU_MC52_RDBFL58: u32 = 0xF00644D4;
const MTU_MC52_RDBFL59: u32 = 0xF00644D6;
const MTU_MC52_RDBFL60: u32 = 0xF00644D8;
const MTU_MC52_RDBFL61: u32 = 0xF00644DA;
const MTU_MC52_RDBFL62: u32 = 0xF00644DC;
const MTU_MC52_RDBFL63: u32 = 0xF00644DE;
const MTU_MC52_RDBFL64: u32 = 0xF00644E0;
const MTU_MC52_RDBFL65: u32 = 0xF00644E2;
const MTU_MC52_RDBFL66: u32 = 0xF00644E4;
const MTU_MC52_ALMSRCS: u32 = 0xF00644EE;
const MTU_MC4_RDBFL61: u32 = 0xF00614DA;
const MTU_MC52_FAULTSTS: u32 = 0xF00644F0;
const MTU_MC52_ERRINFO0: u32 = 0xF00644F2;
const MTU_MC52_ERRINFO1: u32 = 0xF00644F4;
const MTU_MC52_ERRINFO2: u32 = 0xF00644F6;
const MTU_MC52_ERRINFO3: u32 = 0xF00644F8;
const MTU_MC52_ERRINFO4: u32 = 0xF00644FA;
const MTU_MC53_CONFIG0: u32 = 0xF0064500;
const MTU_MC53_CONFIG1: u32 = 0xF0064502;
const MTU_MC53_MCONTROL: u32 = 0xF0064504;
const MTU_MC53_MSTATUS: u32 = 0xF0064506;
const MTU_MC4_RDBFL62: u32 = 0xF00614DC;
const MTU_MC53_RANGE: u32 = 0xF0064508;
const MTU_MC53_REVID: u32 = 0xF006450C;
const MTU_MC53_ECCS: u32 = 0xF006450E;
const MTU_MC53_ECCD: u32 = 0xF0064510;
const MTU_MC53_ETRR0: u32 = 0xF0064512;
const MTU_MC53_ETRR1: u32 = 0xF0064514;
const MTU_MC53_ETRR2: u32 = 0xF0064516;
const MTU_MC53_ETRR3: u32 = 0xF0064518;
const MTU_MC53_ETRR4: u32 = 0xF006451A;
const MTU_MC53_RDBFL0: u32 = 0xF0064560;
const MTU_MC4_RDBFL63: u32 = 0xF00614DE;
const MTU_MC0_RANGE: u32 = 0xF0061008;
const MTU_MC53_RDBFL1: u32 = 0xF0064562;
const MTU_MC53_RDBFL2: u32 = 0xF0064564;
const MTU_MC53_RDBFL3: u32 = 0xF0064566;
const MTU_MC53_RDBFL4: u32 = 0xF0064568;
const MTU_MC53_RDBFL5: u32 = 0xF006456A;
const MTU_MC53_RDBFL6: u32 = 0xF006456C;
const MTU_MC53_RDBFL7: u32 = 0xF006456E;
const MTU_MC53_RDBFL8: u32 = 0xF0064570;
const MTU_MC53_RDBFL9: u32 = 0xF0064572;
const MTU_MC53_RDBFL10: u32 = 0xF0064574;
const MTU_MC4_RDBFL64: u32 = 0xF00614E0;
const MTU_MC53_RDBFL11: u32 = 0xF0064576;
const MTU_MC53_RDBFL12: u32 = 0xF0064578;
const MTU_MC53_RDBFL13: u32 = 0xF006457A;
const MTU_MC53_RDBFL14: u32 = 0xF006457C;
const MTU_MC53_RDBFL15: u32 = 0xF006457E;
const MTU_MC53_RDBFL16: u32 = 0xF0064580;
const MTU_MC53_RDBFL17: u32 = 0xF0064582;
const MTU_MC53_RDBFL18: u32 = 0xF0064584;
const MTU_MC53_RDBFL19: u32 = 0xF0064586;
const MTU_MC53_RDBFL20: u32 = 0xF0064588;
const MTU_MC4_RDBFL65: u32 = 0xF00614E2;
const MTU_MC53_RDBFL21: u32 = 0xF006458A;
const MTU_MC53_RDBFL22: u32 = 0xF006458C;
const MTU_MC53_RDBFL23: u32 = 0xF006458E;
const MTU_MC53_RDBFL24: u32 = 0xF0064590;
const MTU_MC53_RDBFL25: u32 = 0xF0064592;
const MTU_MC53_RDBFL26: u32 = 0xF0064594;
const MTU_MC53_RDBFL27: u32 = 0xF0064596;
const MTU_MC53_RDBFL28: u32 = 0xF0064598;
const MTU_MC53_RDBFL29: u32 = 0xF006459A;
const MTU_MC53_RDBFL30: u32 = 0xF006459C;
const MTU_MC4_RDBFL66: u32 = 0xF00614E4;
const MTU_MC53_RDBFL31: u32 = 0xF006459E;
const MTU_MC53_RDBFL32: u32 = 0xF00645A0;
const MTU_MC53_RDBFL33: u32 = 0xF00645A2;
const MTU_MC53_RDBFL34: u32 = 0xF00645A4;
const MTU_MC53_RDBFL35: u32 = 0xF00645A6;
const MTU_MC53_RDBFL36: u32 = 0xF00645A8;
const MTU_MC53_RDBFL37: u32 = 0xF00645AA;
const MTU_MC53_RDBFL38: u32 = 0xF00645AC;
const MTU_MC53_RDBFL39: u32 = 0xF00645AE;
const MTU_MC53_RDBFL40: u32 = 0xF00645B0;
const MTU_MC4_ALMSRCS: u32 = 0xF00614EE;
const MTU_MC53_RDBFL41: u32 = 0xF00645B2;
const MTU_MC53_RDBFL42: u32 = 0xF00645B4;
const MTU_MC53_RDBFL43: u32 = 0xF00645B6;
const MTU_MC53_RDBFL44: u32 = 0xF00645B8;
const MTU_MC53_RDBFL45: u32 = 0xF00645BA;
const MTU_MC53_RDBFL46: u32 = 0xF00645BC;
const MTU_MC53_RDBFL47: u32 = 0xF00645BE;
const MTU_MC53_RDBFL48: u32 = 0xF00645C0;
const MTU_MC53_RDBFL49: u32 = 0xF00645C2;
const MTU_MC53_RDBFL50: u32 = 0xF00645C4;
const MTU_MC4_FAULTSTS: u32 = 0xF00614F0;
const MTU_MC53_RDBFL51: u32 = 0xF00645C6;
const MTU_MC53_RDBFL52: u32 = 0xF00645C8;
const MTU_MC53_RDBFL53: u32 = 0xF00645CA;
const MTU_MC53_RDBFL54: u32 = 0xF00645CC;
const MTU_MC53_RDBFL55: u32 = 0xF00645CE;
const MTU_MC53_RDBFL56: u32 = 0xF00645D0;
const MTU_MC53_RDBFL57: u32 = 0xF00645D2;
const MTU_MC53_RDBFL58: u32 = 0xF00645D4;
const MTU_MC53_RDBFL59: u32 = 0xF00645D6;
const MTU_MC53_RDBFL60: u32 = 0xF00645D8;
const MTU_MC4_ERRINFO0: u32 = 0xF00614F2;
const MTU_MC53_RDBFL61: u32 = 0xF00645DA;
const MTU_MC53_RDBFL62: u32 = 0xF00645DC;
const MTU_MC53_RDBFL63: u32 = 0xF00645DE;
const MTU_MC53_RDBFL64: u32 = 0xF00645E0;
const MTU_MC53_RDBFL65: u32 = 0xF00645E2;
const MTU_MC53_RDBFL66: u32 = 0xF00645E4;
const MTU_MC53_ALMSRCS: u32 = 0xF00645EE;
const MTU_MC53_FAULTSTS: u32 = 0xF00645F0;
const MTU_MC53_ERRINFO0: u32 = 0xF00645F2;
const MTU_MC53_ERRINFO1: u32 = 0xF00645F4;
const MTU_MC4_ERRINFO1: u32 = 0xF00614F4;
const MTU_MC53_ERRINFO2: u32 = 0xF00645F6;
const MTU_MC53_ERRINFO3: u32 = 0xF00645F8;
const MTU_MC53_ERRINFO4: u32 = 0xF00645FA;
const MTU_MC54_CONFIG0: u32 = 0xF0064600;
const MTU_MC54_CONFIG1: u32 = 0xF0064602;
const MTU_MC54_MCONTROL: u32 = 0xF0064604;
const MTU_MC54_MSTATUS: u32 = 0xF0064606;
const MTU_MC54_RANGE: u32 = 0xF0064608;
const MTU_MC54_REVID: u32 = 0xF006460C;
const MTU_MC54_ECCS: u32 = 0xF006460E;
const MTU_MC4_ERRINFO2: u32 = 0xF00614F6;
const MTU_MC54_ECCD: u32 = 0xF0064610;
const MTU_MC54_ETRR0: u32 = 0xF0064612;
const MTU_MC54_ETRR1: u32 = 0xF0064614;
const MTU_MC54_ETRR2: u32 = 0xF0064616;
const MTU_MC54_ETRR3: u32 = 0xF0064618;
const MTU_MC54_ETRR4: u32 = 0xF006461A;
const MTU_MC54_RDBFL0: u32 = 0xF0064660;
const MTU_MC54_RDBFL1: u32 = 0xF0064662;
const MTU_MC54_RDBFL2: u32 = 0xF0064664;
const MTU_MC54_RDBFL3: u32 = 0xF0064666;
const MTU_MC4_ERRINFO3: u32 = 0xF00614F8;
const MTU_MC54_RDBFL4: u32 = 0xF0064668;
const MTU_MC54_RDBFL5: u32 = 0xF006466A;
const MTU_MC54_RDBFL6: u32 = 0xF006466C;
const MTU_MC54_RDBFL7: u32 = 0xF006466E;
const MTU_MC54_RDBFL8: u32 = 0xF0064670;
const MTU_MC54_RDBFL9: u32 = 0xF0064672;
const MTU_MC54_RDBFL10: u32 = 0xF0064674;
const MTU_MC54_RDBFL11: u32 = 0xF0064676;
const MTU_MC54_RDBFL12: u32 = 0xF0064678;
const MTU_MC54_RDBFL13: u32 = 0xF006467A;
const MTU_MC4_ERRINFO4: u32 = 0xF00614FA;
const MTU_MC0_REVID: u32 = 0xF006100C;
const MTU_MC54_RDBFL14: u32 = 0xF006467C;
const MTU_MC54_RDBFL15: u32 = 0xF006467E;
const MTU_MC54_RDBFL16: u32 = 0xF0064680;
const MTU_MC54_RDBFL17: u32 = 0xF0064682;
const MTU_MC54_RDBFL18: u32 = 0xF0064684;
const MTU_MC54_RDBFL19: u32 = 0xF0064686;
const MTU_MC54_RDBFL20: u32 = 0xF0064688;
const MTU_MC54_RDBFL21: u32 = 0xF006468A;
const MTU_MC54_RDBFL22: u32 = 0xF006468C;
const MTU_MC54_RDBFL23: u32 = 0xF006468E;
const MTU_MC5_CONFIG0: u32 = 0xF0061500;
const MTU_MC54_RDBFL24: u32 = 0xF0064690;
const MTU_MC54_RDBFL25: u32 = 0xF0064692;
const MTU_MC54_RDBFL26: u32 = 0xF0064694;
const MTU_MC54_RDBFL27: u32 = 0xF0064696;
const MTU_MC54_RDBFL28: u32 = 0xF0064698;
const MTU_MC54_RDBFL29: u32 = 0xF006469A;
const MTU_MC54_RDBFL30: u32 = 0xF006469C;
const MTU_MC54_RDBFL31: u32 = 0xF006469E;
const MTU_MC54_RDBFL32: u32 = 0xF00646A0;
const MTU_MC54_RDBFL33: u32 = 0xF00646A2;
const MTU_MC5_CONFIG1: u32 = 0xF0061502;
const MTU_MC54_RDBFL34: u32 = 0xF00646A4;
const MTU_MC54_RDBFL35: u32 = 0xF00646A6;
const MTU_MC54_RDBFL36: u32 = 0xF00646A8;
const MTU_MC54_RDBFL37: u32 = 0xF00646AA;
const MTU_MC54_RDBFL38: u32 = 0xF00646AC;
const MTU_MC54_RDBFL39: u32 = 0xF00646AE;
const MTU_MC54_RDBFL40: u32 = 0xF00646B0;
const MTU_MC54_RDBFL41: u32 = 0xF00646B2;
const MTU_MC54_RDBFL42: u32 = 0xF00646B4;
const MTU_MC54_RDBFL43: u32 = 0xF00646B6;
const MTU_MC5_MCONTROL: u32 = 0xF0061504;
const MTU_MC54_RDBFL44: u32 = 0xF00646B8;
const MTU_MC54_RDBFL45: u32 = 0xF00646BA;
const MTU_MC54_RDBFL46: u32 = 0xF00646BC;
const MTU_MC54_RDBFL47: u32 = 0xF00646BE;
const MTU_MC54_RDBFL48: u32 = 0xF00646C0;
const MTU_MC54_RDBFL49: u32 = 0xF00646C2;
const MTU_MC54_RDBFL50: u32 = 0xF00646C4;
const MTU_MC54_RDBFL51: u32 = 0xF00646C6;
const MTU_MC54_RDBFL52: u32 = 0xF00646C8;
const MTU_MC54_RDBFL53: u32 = 0xF00646CA;
const MTU_MC5_MSTATUS: u32 = 0xF0061506;
const MTU_MC54_RDBFL54: u32 = 0xF00646CC;
const MTU_MC54_RDBFL55: u32 = 0xF00646CE;
const MTU_MC54_RDBFL56: u32 = 0xF00646D0;
const MTU_MC54_RDBFL57: u32 = 0xF00646D2;
const MTU_MC54_RDBFL58: u32 = 0xF00646D4;
const MTU_MC54_RDBFL59: u32 = 0xF00646D6;
const MTU_MC54_RDBFL60: u32 = 0xF00646D8;
const MTU_MC54_RDBFL61: u32 = 0xF00646DA;
const MTU_MC54_RDBFL62: u32 = 0xF00646DC;
const MTU_MC54_RDBFL63: u32 = 0xF00646DE;
const MTU_MC5_RANGE: u32 = 0xF0061508;
const MTU_MC54_RDBFL64: u32 = 0xF00646E0;
const MTU_MC54_RDBFL65: u32 = 0xF00646E2;
const MTU_MC54_RDBFL66: u32 = 0xF00646E4;
const MTU_MC54_ALMSRCS: u32 = 0xF00646EE;
const MTU_MC54_FAULTSTS: u32 = 0xF00646F0;
const MTU_MC54_ERRINFO0: u32 = 0xF00646F2;
const MTU_MC54_ERRINFO1: u32 = 0xF00646F4;
const MTU_MC54_ERRINFO2: u32 = 0xF00646F6;
const MTU_MC54_ERRINFO3: u32 = 0xF00646F8;
const MTU_MC54_ERRINFO4: u32 = 0xF00646FA;
const MTU_MC5_REVID: u32 = 0xF006150C;
const MTU_MC55_CONFIG0: u32 = 0xF0064700;
const MTU_MC55_CONFIG1: u32 = 0xF0064702;
const MTU_MC55_MCONTROL: u32 = 0xF0064704;
const MTU_MC55_MSTATUS: u32 = 0xF0064706;
const MTU_MC55_RANGE: u32 = 0xF0064708;
const MTU_MC55_REVID: u32 = 0xF006470C;
const MTU_MC55_ECCS: u32 = 0xF006470E;
const MTU_MC55_ECCD: u32 = 0xF0064710;
const MTU_MC55_ETRR0: u32 = 0xF0064712;
const MTU_MC55_ETRR1: u32 = 0xF0064714;
const MTU_MC5_ECCS: u32 = 0xF006150E;
const MTU_MC55_ETRR2: u32 = 0xF0064716;
const MTU_MC55_ETRR3: u32 = 0xF0064718;
const MTU_MC55_ETRR4: u32 = 0xF006471A;
const MTU_MC55_RDBFL0: u32 = 0xF0064760;
const MTU_MC55_RDBFL1: u32 = 0xF0064762;
const MTU_MC55_RDBFL2: u32 = 0xF0064764;
const MTU_MC55_RDBFL3: u32 = 0xF0064766;
const MTU_MC55_RDBFL4: u32 = 0xF0064768;
const MTU_MC55_RDBFL5: u32 = 0xF006476A;
const MTU_MC55_RDBFL6: u32 = 0xF006476C;
const MTU_MC5_ECCD: u32 = 0xF0061510;
const MTU_MC55_RDBFL7: u32 = 0xF006476E;
const MTU_MC55_RDBFL8: u32 = 0xF0064770;
const MTU_MC55_RDBFL9: u32 = 0xF0064772;
const MTU_MC55_RDBFL10: u32 = 0xF0064774;
const MTU_MC55_RDBFL11: u32 = 0xF0064776;
const MTU_MC55_RDBFL12: u32 = 0xF0064778;
const MTU_MC55_RDBFL13: u32 = 0xF006477A;
const MTU_MC55_RDBFL14: u32 = 0xF006477C;
const MTU_MC55_RDBFL15: u32 = 0xF006477E;
const MTU_MC55_RDBFL16: u32 = 0xF0064780;
const MTU_MC5_ETRR0: u32 = 0xF0061512;
const MTU_MC55_RDBFL17: u32 = 0xF0064782;
const MTU_MC55_RDBFL18: u32 = 0xF0064784;
const MTU_MC55_RDBFL19: u32 = 0xF0064786;
const MTU_MC55_RDBFL20: u32 = 0xF0064788;
const MTU_MC55_RDBFL21: u32 = 0xF006478A;
const MTU_MC55_RDBFL22: u32 = 0xF006478C;
const MTU_MC55_RDBFL23: u32 = 0xF006478E;
const MTU_MC55_RDBFL24: u32 = 0xF0064790;
const MTU_MC55_RDBFL25: u32 = 0xF0064792;
const MTU_MC55_RDBFL26: u32 = 0xF0064794;
const MTU_MC5_ETRR1: u32 = 0xF0061514;
const MTU_MC0_ECCS: u32 = 0xF006100E;
const MTU_MC55_RDBFL27: u32 = 0xF0064796;
const MTU_MC55_RDBFL28: u32 = 0xF0064798;
const MTU_MC55_RDBFL29: u32 = 0xF006479A;
const MTU_MC55_RDBFL30: u32 = 0xF006479C;
const MTU_MC55_RDBFL31: u32 = 0xF006479E;
const MTU_MC55_RDBFL32: u32 = 0xF00647A0;
const MTU_MC55_RDBFL33: u32 = 0xF00647A2;
const MTU_MC55_RDBFL34: u32 = 0xF00647A4;
const MTU_MC55_RDBFL35: u32 = 0xF00647A6;
const MTU_MC55_RDBFL36: u32 = 0xF00647A8;
const MTU_MC5_ETRR2: u32 = 0xF0061516;
const MTU_MC55_RDBFL37: u32 = 0xF00647AA;
const MTU_MC55_RDBFL38: u32 = 0xF00647AC;
const MTU_MC55_RDBFL39: u32 = 0xF00647AE;
const MTU_MC55_RDBFL40: u32 = 0xF00647B0;
const MTU_MC55_RDBFL41: u32 = 0xF00647B2;
const MTU_MC55_RDBFL42: u32 = 0xF00647B4;
const MTU_MC55_RDBFL43: u32 = 0xF00647B6;
const MTU_MC55_RDBFL44: u32 = 0xF00647B8;
const MTU_MC55_RDBFL45: u32 = 0xF00647BA;
const MTU_MC55_RDBFL46: u32 = 0xF00647BC;
const MTU_MC5_ETRR3: u32 = 0xF0061518;
const MTU_MC55_RDBFL47: u32 = 0xF00647BE;
const MTU_MC55_RDBFL48: u32 = 0xF00647C0;
const MTU_MC55_RDBFL49: u32 = 0xF00647C2;
const MTU_MC55_RDBFL50: u32 = 0xF00647C4;
const MTU_MC55_RDBFL51: u32 = 0xF00647C6;
const MTU_MC55_RDBFL52: u32 = 0xF00647C8;
const MTU_MC55_RDBFL53: u32 = 0xF00647CA;
const MTU_MC55_RDBFL54: u32 = 0xF00647CC;
const MTU_MC55_RDBFL55: u32 = 0xF00647CE;
const MTU_MC55_RDBFL56: u32 = 0xF00647D0;
const MTU_MC5_ETRR4: u32 = 0xF006151A;
const MTU_MC55_RDBFL57: u32 = 0xF00647D2;
const MTU_MC55_RDBFL58: u32 = 0xF00647D4;
const MTU_MC55_RDBFL59: u32 = 0xF00647D6;
const MTU_MC55_RDBFL60: u32 = 0xF00647D8;
const MTU_MC55_RDBFL61: u32 = 0xF00647DA;
const MTU_MC55_RDBFL62: u32 = 0xF00647DC;
const MTU_MC55_RDBFL63: u32 = 0xF00647DE;
const MTU_MC55_RDBFL64: u32 = 0xF00647E0;
const MTU_MC55_RDBFL65: u32 = 0xF00647E2;
const MTU_MC55_RDBFL66: u32 = 0xF00647E4;
const MTU_MC5_RDBFL0: u32 = 0xF0061560;
const MTU_MC55_ALMSRCS: u32 = 0xF00647EE;
const MTU_MC55_FAULTSTS: u32 = 0xF00647F0;
const MTU_MC55_ERRINFO0: u32 = 0xF00647F2;
const MTU_MC55_ERRINFO1: u32 = 0xF00647F4;
const MTU_MC55_ERRINFO2: u32 = 0xF00647F6;
const MTU_MC55_ERRINFO3: u32 = 0xF00647F8;
const MTU_MC55_ERRINFO4: u32 = 0xF00647FA;
const MTU_MC56_CONFIG0: u32 = 0xF0064800;
const MTU_MC56_CONFIG1: u32 = 0xF0064802;
const MTU_MC56_MCONTROL: u32 = 0xF0064804;
const MTU_MC5_RDBFL1: u32 = 0xF0061562;
const MTU_MC56_MSTATUS: u32 = 0xF0064806;
const MTU_MC56_RANGE: u32 = 0xF0064808;
const MTU_MC56_REVID: u32 = 0xF006480C;
const MTU_MC56_ECCS: u32 = 0xF006480E;
const MTU_MC56_ECCD: u32 = 0xF0064810;
const MTU_MC56_ETRR0: u32 = 0xF0064812;
const MTU_MC56_ETRR1: u32 = 0xF0064814;
const MTU_MC56_ETRR2: u32 = 0xF0064816;
const MTU_MC56_ETRR3: u32 = 0xF0064818;
const MTU_MC56_ETRR4: u32 = 0xF006481A;
const MTU_MC5_RDBFL2: u32 = 0xF0061564;
const MTU_MC56_RDBFL0: u32 = 0xF0064860;
const MTU_MC56_RDBFL1: u32 = 0xF0064862;
const MTU_MC56_RDBFL2: u32 = 0xF0064864;
const MTU_MC56_RDBFL3: u32 = 0xF0064866;
const MTU_MC56_RDBFL4: u32 = 0xF0064868;
const MTU_MC56_RDBFL5: u32 = 0xF006486A;
const MTU_MC56_RDBFL6: u32 = 0xF006486C;
const MTU_MC56_RDBFL7: u32 = 0xF006486E;
const MTU_MC56_RDBFL8: u32 = 0xF0064870;
const MTU_MC56_RDBFL9: u32 = 0xF0064872;
const MTU_MC5_RDBFL3: u32 = 0xF0061566;
const MTU_MC56_RDBFL10: u32 = 0xF0064874;
const MTU_MC56_RDBFL11: u32 = 0xF0064876;
const MTU_MC56_RDBFL12: u32 = 0xF0064878;
const MTU_MC56_RDBFL13: u32 = 0xF006487A;
const MTU_MC56_RDBFL14: u32 = 0xF006487C;
const MTU_MC56_RDBFL15: u32 = 0xF006487E;
const MTU_MC56_RDBFL16: u32 = 0xF0064880;
const MTU_MC56_RDBFL17: u32 = 0xF0064882;
const MTU_MC56_RDBFL18: u32 = 0xF0064884;
const MTU_MC56_RDBFL19: u32 = 0xF0064886;
const MTU_MC5_RDBFL4: u32 = 0xF0061568;
const MTU_MC56_RDBFL20: u32 = 0xF0064888;
const MTU_MC56_RDBFL21: u32 = 0xF006488A;
const MTU_MC56_RDBFL22: u32 = 0xF006488C;
const MTU_MC56_RDBFL23: u32 = 0xF006488E;
const MTU_MC56_RDBFL24: u32 = 0xF0064890;
const MTU_MC56_RDBFL25: u32 = 0xF0064892;
const MTU_MC56_RDBFL26: u32 = 0xF0064894;
const MTU_MC56_RDBFL27: u32 = 0xF0064896;
const MTU_MC56_RDBFL28: u32 = 0xF0064898;
const MTU_MC56_RDBFL29: u32 = 0xF006489A;
const MTU_MC5_RDBFL5: u32 = 0xF006156A;
const MTU_MC56_RDBFL30: u32 = 0xF006489C;
const MTU_MC56_RDBFL31: u32 = 0xF006489E;
const MTU_MC56_RDBFL32: u32 = 0xF00648A0;
const MTU_MC56_RDBFL33: u32 = 0xF00648A2;
const MTU_MC56_RDBFL34: u32 = 0xF00648A4;
const MTU_MC56_RDBFL35: u32 = 0xF00648A6;
const MTU_MC56_RDBFL36: u32 = 0xF00648A8;
const MTU_MC56_RDBFL37: u32 = 0xF00648AA;
const MTU_MC56_RDBFL38: u32 = 0xF00648AC;
const MTU_MC56_RDBFL39: u32 = 0xF00648AE;
const MTU_MC5_RDBFL6: u32 = 0xF006156C;
const MTU_MC0_ECCD: u32 = 0xF0061010;
const MTU_MC56_RDBFL40: u32 = 0xF00648B0;
const MTU_MC56_RDBFL41: u32 = 0xF00648B2;
const MTU_MC56_RDBFL42: u32 = 0xF00648B4;
const MTU_MC56_RDBFL43: u32 = 0xF00648B6;
const MTU_MC56_RDBFL44: u32 = 0xF00648B8;
const MTU_MC56_RDBFL45: u32 = 0xF00648BA;
const MTU_MC56_RDBFL46: u32 = 0xF00648BC;
const MTU_MC56_RDBFL47: u32 = 0xF00648BE;
const MTU_MC56_RDBFL48: u32 = 0xF00648C0;
const MTU_MC56_RDBFL49: u32 = 0xF00648C2;
const MTU_MC5_RDBFL7: u32 = 0xF006156E;
const MTU_MC56_RDBFL50: u32 = 0xF00648C4;
const MTU_MC56_RDBFL51: u32 = 0xF00648C6;
const MTU_MC56_RDBFL52: u32 = 0xF00648C8;
const MTU_MC56_RDBFL53: u32 = 0xF00648CA;
const MTU_MC56_RDBFL54: u32 = 0xF00648CC;
const MTU_MC56_RDBFL55: u32 = 0xF00648CE;
const MTU_MC56_RDBFL56: u32 = 0xF00648D0;
const MTU_MC56_RDBFL57: u32 = 0xF00648D2;
const MTU_MC56_RDBFL58: u32 = 0xF00648D4;
const MTU_MC56_RDBFL59: u32 = 0xF00648D6;
const MTU_MC5_RDBFL8: u32 = 0xF0061570;
const MTU_MC56_RDBFL60: u32 = 0xF00648D8;
const MTU_MC56_RDBFL61: u32 = 0xF00648DA;
const MTU_MC56_RDBFL62: u32 = 0xF00648DC;
const MTU_MC56_RDBFL63: u32 = 0xF00648DE;
const MTU_MC56_RDBFL64: u32 = 0xF00648E0;
const MTU_MC56_RDBFL65: u32 = 0xF00648E2;
const MTU_MC56_RDBFL66: u32 = 0xF00648E4;
const MTU_MC56_ALMSRCS: u32 = 0xF00648EE;
const MTU_MC56_FAULTSTS: u32 = 0xF00648F0;
const MTU_MC56_ERRINFO0: u32 = 0xF00648F2;
const MTU_MC5_RDBFL9: u32 = 0xF0061572;
const MTU_MC56_ERRINFO1: u32 = 0xF00648F4;
const MTU_MC56_ERRINFO2: u32 = 0xF00648F6;
const MTU_MC56_ERRINFO3: u32 = 0xF00648F8;
const MTU_MC56_ERRINFO4: u32 = 0xF00648FA;
const MTU_MC57_CONFIG0: u32 = 0xF0064900;
const MTU_MC57_CONFIG1: u32 = 0xF0064902;
const MTU_MC57_MCONTROL: u32 = 0xF0064904;
const MTU_MC57_MSTATUS: u32 = 0xF0064906;
const MTU_MC57_RANGE: u32 = 0xF0064908;
const MTU_MC57_REVID: u32 = 0xF006490C;
const MTU_MC5_RDBFL10: u32 = 0xF0061574;
const MTU_MC57_ECCS: u32 = 0xF006490E;
const MTU_MC57_ECCD: u32 = 0xF0064910;
const MTU_MC57_ETRR0: u32 = 0xF0064912;
const MTU_MC57_ETRR1: u32 = 0xF0064914;
const MTU_MC57_ETRR2: u32 = 0xF0064916;
const MTU_MC57_ETRR3: u32 = 0xF0064918;
const MTU_MC57_ETRR4: u32 = 0xF006491A;
const MTU_MC57_RDBFL0: u32 = 0xF0064960;
const MTU_MC57_RDBFL1: u32 = 0xF0064962;
const MTU_MC57_RDBFL2: u32 = 0xF0064964;
const MTU_MC5_RDBFL11: u32 = 0xF0061576;
const MTU_MC57_RDBFL3: u32 = 0xF0064966;
const MTU_MC57_RDBFL4: u32 = 0xF0064968;
const MTU_MC57_RDBFL5: u32 = 0xF006496A;
const MTU_MC57_RDBFL6: u32 = 0xF006496C;
const MTU_MC57_RDBFL7: u32 = 0xF006496E;
const MTU_MC57_RDBFL8: u32 = 0xF0064970;
const MTU_MC57_RDBFL9: u32 = 0xF0064972;
const MTU_MC57_RDBFL10: u32 = 0xF0064974;
const MTU_MC57_RDBFL11: u32 = 0xF0064976;
const MTU_MC57_RDBFL12: u32 = 0xF0064978;
const MTU_MC5_RDBFL12: u32 = 0xF0061578;
const MTU_MC57_RDBFL13: u32 = 0xF006497A;
const MTU_MC57_RDBFL14: u32 = 0xF006497C;
const MTU_MC57_RDBFL15: u32 = 0xF006497E;
const MTU_MC57_RDBFL16: u32 = 0xF0064980;
const MTU_MC57_RDBFL17: u32 = 0xF0064982;
const MTU_MC57_RDBFL18: u32 = 0xF0064984;
const MTU_MC57_RDBFL19: u32 = 0xF0064986;
const MTU_MC57_RDBFL20: u32 = 0xF0064988;
const MTU_MC57_RDBFL21: u32 = 0xF006498A;
const MTU_MC57_RDBFL22: u32 = 0xF006498C;
const MTU_MC5_RDBFL13: u32 = 0xF006157A;
const MTU_MC57_RDBFL23: u32 = 0xF006498E;
const MTU_MC57_RDBFL24: u32 = 0xF0064990;
const MTU_MC57_RDBFL25: u32 = 0xF0064992;
const MTU_MC57_RDBFL26: u32 = 0xF0064994;
const MTU_MC57_RDBFL27: u32 = 0xF0064996;
const MTU_MC57_RDBFL28: u32 = 0xF0064998;
const MTU_MC57_RDBFL29: u32 = 0xF006499A;
const MTU_MC57_RDBFL30: u32 = 0xF006499C;
const MTU_MC57_RDBFL31: u32 = 0xF006499E;
const MTU_MC57_RDBFL32: u32 = 0xF00649A0;
const MTU_MC5_RDBFL14: u32 = 0xF006157C;
const MTU_MC57_RDBFL33: u32 = 0xF00649A2;
const MTU_MC57_RDBFL34: u32 = 0xF00649A4;
const MTU_MC57_RDBFL35: u32 = 0xF00649A6;
const MTU_MC57_RDBFL36: u32 = 0xF00649A8;
const MTU_MC57_RDBFL37: u32 = 0xF00649AA;
const MTU_MC57_RDBFL38: u32 = 0xF00649AC;
const MTU_MC57_RDBFL39: u32 = 0xF00649AE;
const MTU_MC57_RDBFL40: u32 = 0xF00649B0;
const MTU_MC57_RDBFL41: u32 = 0xF00649B2;
const MTU_MC57_RDBFL42: u32 = 0xF00649B4;
const MTU_MC5_RDBFL15: u32 = 0xF006157E;
const MTU_MC57_RDBFL43: u32 = 0xF00649B6;
const MTU_MC57_RDBFL44: u32 = 0xF00649B8;
const MTU_MC57_RDBFL45: u32 = 0xF00649BA;
const MTU_MC57_RDBFL46: u32 = 0xF00649BC;
const MTU_MC57_RDBFL47: u32 = 0xF00649BE;
const MTU_MC57_RDBFL48: u32 = 0xF00649C0;
const MTU_MC57_RDBFL49: u32 = 0xF00649C2;
const MTU_MC57_RDBFL50: u32 = 0xF00649C4;
const MTU_MC57_RDBFL51: u32 = 0xF00649C6;
const MTU_MC57_RDBFL52: u32 = 0xF00649C8;
const MTU_MC5_RDBFL16: u32 = 0xF0061580;
const MTU_MC0_ETRR0: u32 = 0xF0061012;
const MTU_MC57_RDBFL53: u32 = 0xF00649CA;
const MTU_MC57_RDBFL54: u32 = 0xF00649CC;
const MTU_MC57_RDBFL55: u32 = 0xF00649CE;
const MTU_MC57_RDBFL56: u32 = 0xF00649D0;
const MTU_MC57_RDBFL57: u32 = 0xF00649D2;
const MTU_MC57_RDBFL58: u32 = 0xF00649D4;
const MTU_MC57_RDBFL59: u32 = 0xF00649D6;
const MTU_MC57_RDBFL60: u32 = 0xF00649D8;
const MTU_MC57_RDBFL61: u32 = 0xF00649DA;
const MTU_MC57_RDBFL62: u32 = 0xF00649DC;
const MTU_MC5_RDBFL17: u32 = 0xF0061582;
const MTU_MC57_RDBFL63: u32 = 0xF00649DE;
const MTU_MC57_RDBFL64: u32 = 0xF00649E0;
const MTU_MC57_RDBFL65: u32 = 0xF00649E2;
const MTU_MC57_RDBFL66: u32 = 0xF00649E4;
const MTU_MC57_ALMSRCS: u32 = 0xF00649EE;
const MTU_MC57_FAULTSTS: u32 = 0xF00649F0;
const MTU_MC57_ERRINFO0: u32 = 0xF00649F2;
const MTU_MC57_ERRINFO1: u32 = 0xF00649F4;
const MTU_MC57_ERRINFO2: u32 = 0xF00649F6;
const MTU_MC57_ERRINFO3: u32 = 0xF00649F8;
const MTU_MC5_RDBFL18: u32 = 0xF0061584;
const MTU_MC57_ERRINFO4: u32 = 0xF00649FA;
const MTU_MC58_CONFIG0: u32 = 0xF0064A00;
const MTU_MC58_CONFIG1: u32 = 0xF0064A02;
const MTU_MC58_MCONTROL: u32 = 0xF0064A04;
const MTU_MC58_MSTATUS: u32 = 0xF0064A06;
const MTU_MC58_RANGE: u32 = 0xF0064A08;
const MTU_MC58_REVID: u32 = 0xF0064A0C;
const MTU_MC58_ECCS: u32 = 0xF0064A0E;
const MTU_MC58_ECCD: u32 = 0xF0064A10;
const MTU_MC58_ETRR0: u32 = 0xF0064A12;
const MTU_MC5_RDBFL19: u32 = 0xF0061586;
const MTU_MC58_ETRR1: u32 = 0xF0064A14;
const MTU_MC58_ETRR2: u32 = 0xF0064A16;
const MTU_MC58_ETRR3: u32 = 0xF0064A18;
const MTU_MC58_ETRR4: u32 = 0xF0064A1A;
const MTU_MC58_RDBFL0: u32 = 0xF0064A60;
const MTU_MC58_RDBFL1: u32 = 0xF0064A62;
const MTU_MC58_RDBFL2: u32 = 0xF0064A64;
const MTU_MC58_RDBFL3: u32 = 0xF0064A66;
const MTU_MC58_RDBFL4: u32 = 0xF0064A68;
const MTU_MC58_RDBFL5: u32 = 0xF0064A6A;
const MTU_MC5_RDBFL20: u32 = 0xF0061588;
const MTU_MC58_RDBFL6: u32 = 0xF0064A6C;
const MTU_MC58_RDBFL7: u32 = 0xF0064A6E;
const MTU_MC58_RDBFL8: u32 = 0xF0064A70;
const MTU_MC58_RDBFL9: u32 = 0xF0064A72;
const MTU_MC58_RDBFL10: u32 = 0xF0064A74;
const MTU_MC58_RDBFL11: u32 = 0xF0064A76;
const MTU_MC58_RDBFL12: u32 = 0xF0064A78;
const MTU_MC58_RDBFL13: u32 = 0xF0064A7A;
const MTU_MC58_RDBFL14: u32 = 0xF0064A7C;
const MTU_MC58_RDBFL15: u32 = 0xF0064A7E;
const MTU_MC5_RDBFL21: u32 = 0xF006158A;
const MTU_MC58_RDBFL16: u32 = 0xF0064A80;
const MTU_MC58_RDBFL17: u32 = 0xF0064A82;
const MTU_MC58_RDBFL18: u32 = 0xF0064A84;
const MTU_MC58_RDBFL19: u32 = 0xF0064A86;
const MTU_MC58_RDBFL20: u32 = 0xF0064A88;
const MTU_MC58_RDBFL21: u32 = 0xF0064A8A;
const MTU_MC58_RDBFL22: u32 = 0xF0064A8C;
const MTU_MC58_RDBFL23: u32 = 0xF0064A8E;
const MTU_MC58_RDBFL24: u32 = 0xF0064A90;
const MTU_MC58_RDBFL25: u32 = 0xF0064A92;
const MTU_MC5_RDBFL22: u32 = 0xF006158C;
const MTU_MC58_RDBFL26: u32 = 0xF0064A94;
const MTU_MC58_RDBFL27: u32 = 0xF0064A96;
const MTU_MC58_RDBFL28: u32 = 0xF0064A98;
const MTU_MC58_RDBFL29: u32 = 0xF0064A9A;
const MTU_MC58_RDBFL30: u32 = 0xF0064A9C;
const MTU_MC58_RDBFL31: u32 = 0xF0064A9E;
const MTU_MC58_RDBFL32: u32 = 0xF0064AA0;
const MTU_MC58_RDBFL33: u32 = 0xF0064AA2;
const MTU_MC58_RDBFL34: u32 = 0xF0064AA4;
const MTU_MC58_RDBFL35: u32 = 0xF0064AA6;
const MTU_MC5_RDBFL23: u32 = 0xF006158E;
const MTU_MC58_RDBFL36: u32 = 0xF0064AA8;
const MTU_MC58_RDBFL37: u32 = 0xF0064AAA;
const MTU_MC58_RDBFL38: u32 = 0xF0064AAC;
const MTU_MC58_RDBFL39: u32 = 0xF0064AAE;
const MTU_MC58_RDBFL40: u32 = 0xF0064AB0;
const MTU_MC58_RDBFL41: u32 = 0xF0064AB2;
const MTU_MC58_RDBFL42: u32 = 0xF0064AB4;
const MTU_MC58_RDBFL43: u32 = 0xF0064AB6;
const MTU_MC58_RDBFL44: u32 = 0xF0064AB8;
const MTU_MC58_RDBFL45: u32 = 0xF0064ABA;
const MTU_MC5_RDBFL24: u32 = 0xF0061590;
const MTU_MC58_RDBFL46: u32 = 0xF0064ABC;
const MTU_MC58_RDBFL47: u32 = 0xF0064ABE;
const MTU_MC58_RDBFL48: u32 = 0xF0064AC0;
const MTU_MC58_RDBFL49: u32 = 0xF0064AC2;
const MTU_MC58_RDBFL50: u32 = 0xF0064AC4;
const MTU_MC58_RDBFL51: u32 = 0xF0064AC6;
const MTU_MC58_RDBFL52: u32 = 0xF0064AC8;
const MTU_MC58_RDBFL53: u32 = 0xF0064ACA;
const MTU_MC58_RDBFL54: u32 = 0xF0064ACC;
const MTU_MC58_RDBFL55: u32 = 0xF0064ACE;
const MTU_MC5_RDBFL25: u32 = 0xF0061592;
const MTU_MC58_RDBFL56: u32 = 0xF0064AD0;
const MTU_MC58_RDBFL57: u32 = 0xF0064AD2;
const MTU_MC58_RDBFL58: u32 = 0xF0064AD4;
const MTU_MC58_RDBFL59: u32 = 0xF0064AD6;
const MTU_MC58_RDBFL60: u32 = 0xF0064AD8;
const MTU_MC58_RDBFL61: u32 = 0xF0064ADA;
const MTU_MC58_RDBFL62: u32 = 0xF0064ADC;
const MTU_MC58_RDBFL63: u32 = 0xF0064ADE;
const MTU_MC58_RDBFL64: u32 = 0xF0064AE0;
const MTU_MC58_RDBFL65: u32 = 0xF0064AE2;
const MTU_MC5_RDBFL26: u32 = 0xF0061594;
const MTU_MC0_ETRR1: u32 = 0xF0061014;
const MTU_MC58_RDBFL66: u32 = 0xF0064AE4;
const MTU_MC58_ALMSRCS: u32 = 0xF0064AEE;
const MTU_MC58_FAULTSTS: u32 = 0xF0064AF0;
const MTU_MC58_ERRINFO0: u32 = 0xF0064AF2;
const MTU_MC58_ERRINFO1: u32 = 0xF0064AF4;
const MTU_MC58_ERRINFO2: u32 = 0xF0064AF6;
const MTU_MC58_ERRINFO3: u32 = 0xF0064AF8;
const MTU_MC58_ERRINFO4: u32 = 0xF0064AFA;
const MTU_MC59_CONFIG0: u32 = 0xF0064B00;
const MTU_MC59_CONFIG1: u32 = 0xF0064B02;
const MTU_MC5_RDBFL27: u32 = 0xF0061596;
const MTU_MC59_MCONTROL: u32 = 0xF0064B04;
const MTU_MC59_MSTATUS: u32 = 0xF0064B06;
const MTU_MC59_RANGE: u32 = 0xF0064B08;
const MTU_MC59_REVID: u32 = 0xF0064B0C;
const MTU_MC59_ECCS: u32 = 0xF0064B0E;
const MTU_MC59_ECCD: u32 = 0xF0064B10;
const MTU_MC59_ETRR0: u32 = 0xF0064B12;
const MTU_MC59_ETRR1: u32 = 0xF0064B14;
const MTU_MC59_ETRR2: u32 = 0xF0064B16;
const MTU_MC59_ETRR3: u32 = 0xF0064B18;
const MTU_MC5_RDBFL28: u32 = 0xF0061598;
const MTU_MC59_ETRR4: u32 = 0xF0064B1A;
const MTU_MC59_RDBFL0: u32 = 0xF0064B60;
const MTU_MC59_RDBFL1: u32 = 0xF0064B62;
const MTU_MC59_RDBFL2: u32 = 0xF0064B64;
const MTU_MC59_RDBFL3: u32 = 0xF0064B66;
const MTU_MC59_RDBFL4: u32 = 0xF0064B68;
const MTU_MC59_RDBFL5: u32 = 0xF0064B6A;
const MTU_MC59_RDBFL6: u32 = 0xF0064B6C;
const MTU_MC59_RDBFL7: u32 = 0xF0064B6E;
const MTU_MC59_RDBFL8: u32 = 0xF0064B70;
const MTU_MC5_RDBFL29: u32 = 0xF006159A;
const MTU_MC59_RDBFL9: u32 = 0xF0064B72;
const MTU_MC59_RDBFL10: u32 = 0xF0064B74;
const MTU_MC59_RDBFL11: u32 = 0xF0064B76;
const MTU_MC59_RDBFL12: u32 = 0xF0064B78;
const MTU_MC59_RDBFL13: u32 = 0xF0064B7A;
const MTU_MC59_RDBFL14: u32 = 0xF0064B7C;
const MTU_MC59_RDBFL15: u32 = 0xF0064B7E;
const MTU_MC59_RDBFL16: u32 = 0xF0064B80;
const MTU_MC59_RDBFL17: u32 = 0xF0064B82;
const MTU_MC59_RDBFL18: u32 = 0xF0064B84;
const MTU_MC5_RDBFL30: u32 = 0xF006159C;
const MTU_MC59_RDBFL19: u32 = 0xF0064B86;
const MTU_MC59_RDBFL20: u32 = 0xF0064B88;
const MTU_MC59_RDBFL21: u32 = 0xF0064B8A;
const MTU_MC59_RDBFL22: u32 = 0xF0064B8C;
const MTU_MC59_RDBFL23: u32 = 0xF0064B8E;
const MTU_MC59_RDBFL24: u32 = 0xF0064B90;
const MTU_MC59_RDBFL25: u32 = 0xF0064B92;
const MTU_MC59_RDBFL26: u32 = 0xF0064B94;
const MTU_MC59_RDBFL27: u32 = 0xF0064B96;
const MTU_MC59_RDBFL28: u32 = 0xF0064B98;
const MTU_MC5_RDBFL31: u32 = 0xF006159E;
const MTU_MC59_RDBFL29: u32 = 0xF0064B9A;
const MTU_MC59_RDBFL30: u32 = 0xF0064B9C;
const MTU_MC59_RDBFL31: u32 = 0xF0064B9E;
const MTU_MC59_RDBFL32: u32 = 0xF0064BA0;
const MTU_MC59_RDBFL33: u32 = 0xF0064BA2;
const MTU_MC59_RDBFL34: u32 = 0xF0064BA4;
const MTU_MC59_RDBFL35: u32 = 0xF0064BA6;
const MTU_MC59_RDBFL36: u32 = 0xF0064BA8;
const MTU_MC59_RDBFL37: u32 = 0xF0064BAA;
const MTU_MC59_RDBFL38: u32 = 0xF0064BAC;
const MTU_MC5_RDBFL32: u32 = 0xF00615A0;
const MTU_MC59_RDBFL39: u32 = 0xF0064BAE;
const MTU_MC59_RDBFL40: u32 = 0xF0064BB0;
const MTU_MC59_RDBFL41: u32 = 0xF0064BB2;
const MTU_MC59_RDBFL42: u32 = 0xF0064BB4;
const MTU_MC59_RDBFL43: u32 = 0xF0064BB6;
const MTU_MC59_RDBFL44: u32 = 0xF0064BB8;
const MTU_MC59_RDBFL45: u32 = 0xF0064BBA;
const MTU_MC59_RDBFL46: u32 = 0xF0064BBC;
const MTU_MC59_RDBFL47: u32 = 0xF0064BBE;
const MTU_MC59_RDBFL48: u32 = 0xF0064BC0;
const MTU_MC5_RDBFL33: u32 = 0xF00615A2;
const MTU_MC59_RDBFL49: u32 = 0xF0064BC2;
const MTU_MC59_RDBFL50: u32 = 0xF0064BC4;
const MTU_MC59_RDBFL51: u32 = 0xF0064BC6;
const MTU_MC59_RDBFL52: u32 = 0xF0064BC8;
const MTU_MC59_RDBFL53: u32 = 0xF0064BCA;
const MTU_MC59_RDBFL54: u32 = 0xF0064BCC;
const MTU_MC59_RDBFL55: u32 = 0xF0064BCE;
const MTU_MC59_RDBFL56: u32 = 0xF0064BD0;
const MTU_MC59_RDBFL57: u32 = 0xF0064BD2;
const MTU_MC59_RDBFL58: u32 = 0xF0064BD4;
const MTU_MC5_RDBFL34: u32 = 0xF00615A4;
const MTU_MC59_RDBFL59: u32 = 0xF0064BD6;
const MTU_MC59_RDBFL60: u32 = 0xF0064BD8;
const MTU_MC59_RDBFL61: u32 = 0xF0064BDA;
const MTU_MC59_RDBFL62: u32 = 0xF0064BDC;
const MTU_MC59_RDBFL63: u32 = 0xF0064BDE;
const MTU_MC59_RDBFL64: u32 = 0xF0064BE0;
const MTU_MC59_RDBFL65: u32 = 0xF0064BE2;
const MTU_MC59_RDBFL66: u32 = 0xF0064BE4;
const MTU_MC59_ALMSRCS: u32 = 0xF0064BEE;
const MTU_MC59_FAULTSTS: u32 = 0xF0064BF0;
const MTU_MC5_RDBFL35: u32 = 0xF00615A6;
const MTU_MC59_ERRINFO0: u32 = 0xF0064BF2;
const MTU_MC59_ERRINFO1: u32 = 0xF0064BF4;
const MTU_MC59_ERRINFO2: u32 = 0xF0064BF6;
const MTU_MC59_ERRINFO3: u32 = 0xF0064BF8;
const MTU_MC59_ERRINFO4: u32 = 0xF0064BFA;
const MTU_MC60_CONFIG0: u32 = 0xF0064C00;
const MTU_MC60_CONFIG1: u32 = 0xF0064C02;
const MTU_MC60_MCONTROL: u32 = 0xF0064C04;
const MTU_MC60_MSTATUS: u32 = 0xF0064C06;
const MTU_MC60_RANGE: u32 = 0xF0064C08;
const MTU_MC5_RDBFL36: u32 = 0xF00615A8;
const MTU_MC0_ETRR2: u32 = 0xF0061016;
const MTU_MC60_REVID: u32 = 0xF0064C0C;
const MTU_MC60_ECCS: u32 = 0xF0064C0E;
const MTU_MC60_ECCD: u32 = 0xF0064C10;
const MTU_MC60_ETRR0: u32 = 0xF0064C12;
const MTU_MC60_ETRR1: u32 = 0xF0064C14;
const MTU_MC60_ETRR2: u32 = 0xF0064C16;
const MTU_MC60_ETRR3: u32 = 0xF0064C18;
const MTU_MC60_ETRR4: u32 = 0xF0064C1A;
const MTU_MC60_RDBFL0: u32 = 0xF0064C60;
const MTU_MC60_RDBFL1: u32 = 0xF0064C62;
const MTU_MC5_RDBFL37: u32 = 0xF00615AA;
const MTU_MC60_RDBFL2: u32 = 0xF0064C64;
const MTU_MC60_RDBFL3: u32 = 0xF0064C66;
const MTU_MC60_RDBFL4: u32 = 0xF0064C68;
const MTU_MC60_RDBFL5: u32 = 0xF0064C6A;
const MTU_MC60_RDBFL6: u32 = 0xF0064C6C;
const MTU_MC60_RDBFL7: u32 = 0xF0064C6E;
const MTU_MC60_RDBFL8: u32 = 0xF0064C70;
const MTU_MC60_RDBFL9: u32 = 0xF0064C72;
const MTU_MC60_RDBFL10: u32 = 0xF0064C74;
const MTU_MC60_RDBFL11: u32 = 0xF0064C76;
const MTU_MC5_RDBFL38: u32 = 0xF00615AC;
const MTU_MC60_RDBFL12: u32 = 0xF0064C78;
const MTU_MC60_RDBFL13: u32 = 0xF0064C7A;
const MTU_MC60_RDBFL14: u32 = 0xF0064C7C;
const MTU_MC60_RDBFL15: u32 = 0xF0064C7E;
const MTU_MC60_RDBFL16: u32 = 0xF0064C80;
const MTU_MC60_RDBFL17: u32 = 0xF0064C82;
const MTU_MC60_RDBFL18: u32 = 0xF0064C84;
const MTU_MC60_RDBFL19: u32 = 0xF0064C86;
const MTU_MC60_RDBFL20: u32 = 0xF0064C88;
const MTU_MC60_RDBFL21: u32 = 0xF0064C8A;
const MTU_MC5_RDBFL39: u32 = 0xF00615AE;
const MTU_MC60_RDBFL22: u32 = 0xF0064C8C;
const MTU_MC60_RDBFL23: u32 = 0xF0064C8E;
const MTU_MC60_RDBFL24: u32 = 0xF0064C90;
const MTU_MC60_RDBFL25: u32 = 0xF0064C92;
const MTU_MC60_RDBFL26: u32 = 0xF0064C94;
const MTU_MC60_RDBFL27: u32 = 0xF0064C96;
const MTU_MC60_RDBFL28: u32 = 0xF0064C98;
const MTU_MC60_RDBFL29: u32 = 0xF0064C9A;
const MTU_MC60_RDBFL30: u32 = 0xF0064C9C;
const MTU_MC60_RDBFL31: u32 = 0xF0064C9E;
const MTU_MC5_RDBFL40: u32 = 0xF00615B0;
const MTU_MC60_RDBFL32: u32 = 0xF0064CA0;
const MTU_MC60_RDBFL33: u32 = 0xF0064CA2;
const MTU_MC60_RDBFL34: u32 = 0xF0064CA4;
const MTU_MC60_RDBFL35: u32 = 0xF0064CA6;
const MTU_MC60_RDBFL36: u32 = 0xF0064CA8;
const MTU_MC60_RDBFL37: u32 = 0xF0064CAA;
const MTU_MC60_RDBFL38: u32 = 0xF0064CAC;
const MTU_MC60_RDBFL39: u32 = 0xF0064CAE;
const MTU_MC60_RDBFL40: u32 = 0xF0064CB0;
const MTU_MC60_RDBFL41: u32 = 0xF0064CB2;
const MTU_MC5_RDBFL41: u32 = 0xF00615B2;
const MTU_MC60_RDBFL42: u32 = 0xF0064CB4;
const MTU_MC60_RDBFL43: u32 = 0xF0064CB6;
const MTU_MC60_RDBFL44: u32 = 0xF0064CB8;
const MTU_MC60_RDBFL45: u32 = 0xF0064CBA;
const MTU_MC60_RDBFL46: u32 = 0xF0064CBC;
const MTU_MC60_RDBFL47: u32 = 0xF0064CBE;
const MTU_MC60_RDBFL48: u32 = 0xF0064CC0;
const MTU_MC60_RDBFL49: u32 = 0xF0064CC2;
const MTU_MC60_RDBFL50: u32 = 0xF0064CC4;
const MTU_MC60_RDBFL51: u32 = 0xF0064CC6;
const MTU_MC5_RDBFL42: u32 = 0xF00615B4;
const MTU_MC60_RDBFL52: u32 = 0xF0064CC8;
const MTU_MC60_RDBFL53: u32 = 0xF0064CCA;
const MTU_MC60_RDBFL54: u32 = 0xF0064CCC;
const MTU_MC60_RDBFL55: u32 = 0xF0064CCE;
const MTU_MC60_RDBFL56: u32 = 0xF0064CD0;
const MTU_MC60_RDBFL57: u32 = 0xF0064CD2;
const MTU_MC60_RDBFL58: u32 = 0xF0064CD4;
const MTU_MC60_RDBFL59: u32 = 0xF0064CD6;
const MTU_MC60_RDBFL60: u32 = 0xF0064CD8;
const MTU_MC60_RDBFL61: u32 = 0xF0064CDA;
const MTU_MC5_RDBFL43: u32 = 0xF00615B6;
const MTU_MC60_RDBFL62: u32 = 0xF0064CDC;
const MTU_MC60_RDBFL63: u32 = 0xF0064CDE;
const MTU_MC60_RDBFL64: u32 = 0xF0064CE0;
const MTU_MC60_RDBFL65: u32 = 0xF0064CE2;
const MTU_MC60_RDBFL66: u32 = 0xF0064CE4;
const MTU_MC60_ALMSRCS: u32 = 0xF0064CEE;
const MTU_MC60_FAULTSTS: u32 = 0xF0064CF0;
const MTU_MC60_ERRINFO0: u32 = 0xF0064CF2;
const MTU_MC60_ERRINFO1: u32 = 0xF0064CF4;
const MTU_MC60_ERRINFO2: u32 = 0xF0064CF6;
const MTU_MC5_RDBFL44: u32 = 0xF00615B8;
const MTU_MC60_ERRINFO3: u32 = 0xF0064CF8;
const MTU_MC60_ERRINFO4: u32 = 0xF0064CFA;
const MTU_MC61_CONFIG0: u32 = 0xF0064D00;
const MTU_MC61_CONFIG1: u32 = 0xF0064D02;
const MTU_MC61_MCONTROL: u32 = 0xF0064D04;
const MTU_MC61_MSTATUS: u32 = 0xF0064D06;
const MTU_MC61_RANGE: u32 = 0xF0064D08;
const MTU_MC61_REVID: u32 = 0xF0064D0C;
const MTU_MC61_ECCS: u32 = 0xF0064D0E;
const MTU_MC61_ECCD: u32 = 0xF0064D10;
const MTU_MC5_RDBFL45: u32 = 0xF00615BA;
const MTU_MC61_ETRR0: u32 = 0xF0064D12;
const MTU_MC61_ETRR1: u32 = 0xF0064D14;
const MTU_MC61_ETRR2: u32 = 0xF0064D16;
const MTU_MC61_ETRR3: u32 = 0xF0064D18;
const MTU_MC61_ETRR4: u32 = 0xF0064D1A;
const MTU_MC61_RDBFL0: u32 = 0xF0064D60;
const MTU_MC61_RDBFL1: u32 = 0xF0064D62;
const MTU_MC61_RDBFL2: u32 = 0xF0064D64;
const MTU_MC61_RDBFL3: u32 = 0xF0064D66;
const MTU_MC61_RDBFL4: u32 = 0xF0064D68;
const MTU_MC5_RDBFL46: u32 = 0xF00615BC;
const MTU_MC0_ETRR3: u32 = 0xF0061018;
const MTU_MC61_RDBFL5: u32 = 0xF0064D6A;
const MTU_MC61_RDBFL6: u32 = 0xF0064D6C;
const MTU_MC61_RDBFL7: u32 = 0xF0064D6E;
const MTU_MC61_RDBFL8: u32 = 0xF0064D70;
const MTU_MC61_RDBFL9: u32 = 0xF0064D72;
const MTU_MC61_RDBFL10: u32 = 0xF0064D74;
const MTU_MC61_RDBFL11: u32 = 0xF0064D76;
const MTU_MC61_RDBFL12: u32 = 0xF0064D78;
const MTU_MC61_RDBFL13: u32 = 0xF0064D7A;
const MTU_MC61_RDBFL14: u32 = 0xF0064D7C;
const MTU_MC5_RDBFL47: u32 = 0xF00615BE;
const MTU_MC61_RDBFL15: u32 = 0xF0064D7E;
const MTU_MC61_RDBFL16: u32 = 0xF0064D80;
const MTU_MC61_RDBFL17: u32 = 0xF0064D82;
const MTU_MC61_RDBFL18: u32 = 0xF0064D84;
const MTU_MC61_RDBFL19: u32 = 0xF0064D86;
const MTU_MC61_RDBFL20: u32 = 0xF0064D88;
const MTU_MC61_RDBFL21: u32 = 0xF0064D8A;
const MTU_MC61_RDBFL22: u32 = 0xF0064D8C;
const MTU_MC61_RDBFL23: u32 = 0xF0064D8E;
const MTU_MC61_RDBFL24: u32 = 0xF0064D90;
const MTU_MC5_RDBFL48: u32 = 0xF00615C0;
const MTU_MC61_RDBFL25: u32 = 0xF0064D92;
const MTU_MC61_RDBFL26: u32 = 0xF0064D94;
const MTU_MC61_RDBFL27: u32 = 0xF0064D96;
const MTU_MC61_RDBFL28: u32 = 0xF0064D98;
const MTU_MC61_RDBFL29: u32 = 0xF0064D9A;
const MTU_MC61_RDBFL30: u32 = 0xF0064D9C;
const MTU_MC61_RDBFL31: u32 = 0xF0064D9E;
const MTU_MC61_RDBFL32: u32 = 0xF0064DA0;
const MTU_MC61_RDBFL33: u32 = 0xF0064DA2;
const MTU_MC61_RDBFL34: u32 = 0xF0064DA4;
const MTU_MC5_RDBFL49: u32 = 0xF00615C2;
const MTU_MC61_RDBFL35: u32 = 0xF0064DA6;
const MTU_MC61_RDBFL36: u32 = 0xF0064DA8;
const MTU_MC61_RDBFL37: u32 = 0xF0064DAA;
const MTU_MC61_RDBFL38: u32 = 0xF0064DAC;
const MTU_MC61_RDBFL39: u32 = 0xF0064DAE;
const MTU_MC61_RDBFL40: u32 = 0xF0064DB0;
const MTU_MC61_RDBFL41: u32 = 0xF0064DB2;
const MTU_MC61_RDBFL42: u32 = 0xF0064DB4;
const MTU_MC61_RDBFL43: u32 = 0xF0064DB6;
const MTU_MC61_RDBFL44: u32 = 0xF0064DB8;
const MTU_MC5_RDBFL50: u32 = 0xF00615C4;
const MTU_MC61_RDBFL45: u32 = 0xF0064DBA;
const MTU_MC61_RDBFL46: u32 = 0xF0064DBC;
const MTU_MC61_RDBFL47: u32 = 0xF0064DBE;
const MTU_MC61_RDBFL48: u32 = 0xF0064DC0;
const MTU_MC61_RDBFL49: u32 = 0xF0064DC2;
const MTU_MC61_RDBFL50: u32 = 0xF0064DC4;
const MTU_MC61_RDBFL51: u32 = 0xF0064DC6;
const MTU_MC61_RDBFL52: u32 = 0xF0064DC8;
const MTU_MC61_RDBFL53: u32 = 0xF0064DCA;
const MTU_MC61_RDBFL54: u32 = 0xF0064DCC;
const MTU_MC5_RDBFL51: u32 = 0xF00615C6;
const MTU_MC61_RDBFL55: u32 = 0xF0064DCE;
const MTU_MC61_RDBFL56: u32 = 0xF0064DD0;
const MTU_MC61_RDBFL57: u32 = 0xF0064DD2;
const MTU_MC61_RDBFL58: u32 = 0xF0064DD4;
const MTU_MC61_RDBFL59: u32 = 0xF0064DD6;
const MTU_MC61_RDBFL60: u32 = 0xF0064DD8;
const MTU_MC61_RDBFL61: u32 = 0xF0064DDA;
const MTU_MC61_RDBFL62: u32 = 0xF0064DDC;
const MTU_MC61_RDBFL63: u32 = 0xF0064DDE;
const MTU_MC61_RDBFL64: u32 = 0xF0064DE0;
const MTU_MC5_RDBFL52: u32 = 0xF00615C8;
const MTU_MC61_RDBFL65: u32 = 0xF0064DE2;
const MTU_MC61_RDBFL66: u32 = 0xF0064DE4;
const MTU_MC61_ALMSRCS: u32 = 0xF0064DEE;
const MTU_MC61_FAULTSTS: u32 = 0xF0064DF0;
const MTU_MC61_ERRINFO0: u32 = 0xF0064DF2;
const MTU_MC61_ERRINFO1: u32 = 0xF0064DF4;
const MTU_MC61_ERRINFO2: u32 = 0xF0064DF6;
const MTU_MC61_ERRINFO3: u32 = 0xF0064DF8;
const MTU_MC61_ERRINFO4: u32 = 0xF0064DFA;
const MTU_MC62_CONFIG0: u32 = 0xF0064E00;
const MTU_MC5_RDBFL53: u32 = 0xF00615CA;
const MTU_MC62_CONFIG1: u32 = 0xF0064E02;
const MTU_MC62_MCONTROL: u32 = 0xF0064E04;
const MTU_MC62_MSTATUS: u32 = 0xF0064E06;
const MTU_MC62_RANGE: u32 = 0xF0064E08;
const MTU_MC62_REVID: u32 = 0xF0064E0C;
const MTU_MC62_ECCS: u32 = 0xF0064E0E;
const MTU_MC62_ECCD: u32 = 0xF0064E10;
const MTU_MC62_ETRR0: u32 = 0xF0064E12;
const MTU_MC62_ETRR1: u32 = 0xF0064E14;
const MTU_MC62_ETRR2: u32 = 0xF0064E16;
const MTU_MC5_RDBFL54: u32 = 0xF00615CC;
const MTU_MC62_ETRR3: u32 = 0xF0064E18;
const MTU_MC62_ETRR4: u32 = 0xF0064E1A;
const MTU_MC62_RDBFL0: u32 = 0xF0064E60;
const MTU_MC62_RDBFL1: u32 = 0xF0064E62;
const MTU_MC62_RDBFL2: u32 = 0xF0064E64;
const MTU_MC62_RDBFL3: u32 = 0xF0064E66;
const MTU_MC62_RDBFL4: u32 = 0xF0064E68;
const MTU_MC62_RDBFL5: u32 = 0xF0064E6A;
const MTU_MC62_RDBFL6: u32 = 0xF0064E6C;
const MTU_MC62_RDBFL7: u32 = 0xF0064E6E;
const MTU_MC5_RDBFL55: u32 = 0xF00615CE;
const MTU_MC62_RDBFL8: u32 = 0xF0064E70;
const MTU_MC62_RDBFL9: u32 = 0xF0064E72;
const MTU_MC62_RDBFL10: u32 = 0xF0064E74;
const MTU_MC62_RDBFL11: u32 = 0xF0064E76;
const MTU_MC62_RDBFL12: u32 = 0xF0064E78;
const MTU_MC62_RDBFL13: u32 = 0xF0064E7A;
const MTU_MC62_RDBFL14: u32 = 0xF0064E7C;
const MTU_MC62_RDBFL15: u32 = 0xF0064E7E;
const MTU_MC62_RDBFL16: u32 = 0xF0064E80;
const MTU_MC62_RDBFL17: u32 = 0xF0064E82;
const MTU_MC5_RDBFL56: u32 = 0xF00615D0;
const MTU_MC0_ETRR4: u32 = 0xF006101A;
const MTU_MC62_RDBFL18: u32 = 0xF0064E84;
const MTU_MC62_RDBFL19: u32 = 0xF0064E86;
const MTU_MC62_RDBFL20: u32 = 0xF0064E88;
const MTU_MC62_RDBFL21: u32 = 0xF0064E8A;
const MTU_MC62_RDBFL22: u32 = 0xF0064E8C;
const MTU_MC62_RDBFL23: u32 = 0xF0064E8E;
const MTU_MC62_RDBFL24: u32 = 0xF0064E90;
const MTU_MC62_RDBFL25: u32 = 0xF0064E92;
const MTU_MC62_RDBFL26: u32 = 0xF0064E94;
const MTU_MC62_RDBFL27: u32 = 0xF0064E96;
const MTU_MC5_RDBFL57: u32 = 0xF00615D2;
const MTU_MC62_RDBFL28: u32 = 0xF0064E98;
const MTU_MC62_RDBFL29: u32 = 0xF0064E9A;
const MTU_MC62_RDBFL30: u32 = 0xF0064E9C;
const MTU_MC62_RDBFL31: u32 = 0xF0064E9E;
const MTU_MC62_RDBFL32: u32 = 0xF0064EA0;
const MTU_MC62_RDBFL33: u32 = 0xF0064EA2;
const MTU_MC62_RDBFL34: u32 = 0xF0064EA4;
const MTU_MC62_RDBFL35: u32 = 0xF0064EA6;
const MTU_MC62_RDBFL36: u32 = 0xF0064EA8;
const MTU_MC62_RDBFL37: u32 = 0xF0064EAA;
const MTU_MC5_RDBFL58: u32 = 0xF00615D4;
const MTU_MC62_RDBFL38: u32 = 0xF0064EAC;
const MTU_MC62_RDBFL39: u32 = 0xF0064EAE;
const MTU_MC62_RDBFL40: u32 = 0xF0064EB0;
const MTU_MC62_RDBFL41: u32 = 0xF0064EB2;
const MTU_MC62_RDBFL42: u32 = 0xF0064EB4;
const MTU_MC62_RDBFL43: u32 = 0xF0064EB6;
const MTU_MC62_RDBFL44: u32 = 0xF0064EB8;
const MTU_MC62_RDBFL45: u32 = 0xF0064EBA;
const MTU_MC62_RDBFL46: u32 = 0xF0064EBC;
const MTU_MC62_RDBFL47: u32 = 0xF0064EBE;
const MTU_MC5_RDBFL59: u32 = 0xF00615D6;
const MTU_MC62_RDBFL48: u32 = 0xF0064EC0;
const MTU_MC62_RDBFL49: u32 = 0xF0064EC2;
const MTU_MC62_RDBFL50: u32 = 0xF0064EC4;
const MTU_MC62_RDBFL51: u32 = 0xF0064EC6;
const MTU_MC62_RDBFL52: u32 = 0xF0064EC8;
const MTU_MC62_RDBFL53: u32 = 0xF0064ECA;
const MTU_MC62_RDBFL54: u32 = 0xF0064ECC;
const MTU_MC62_RDBFL55: u32 = 0xF0064ECE;
const MTU_MC62_RDBFL56: u32 = 0xF0064ED0;
const MTU_MC62_RDBFL57: u32 = 0xF0064ED2;
const MTU_MC5_RDBFL60: u32 = 0xF00615D8;
const MTU_MC62_RDBFL58: u32 = 0xF0064ED4;
const MTU_MC62_RDBFL59: u32 = 0xF0064ED6;
const MTU_MC62_RDBFL60: u32 = 0xF0064ED8;
const MTU_MC62_RDBFL61: u32 = 0xF0064EDA;
const MTU_MC62_RDBFL62: u32 = 0xF0064EDC;
const MTU_MC62_RDBFL63: u32 = 0xF0064EDE;
const MTU_MC62_RDBFL64: u32 = 0xF0064EE0;
const MTU_MC62_RDBFL65: u32 = 0xF0064EE2;
const MTU_MC62_RDBFL66: u32 = 0xF0064EE4;
const MTU_MC62_ALMSRCS: u32 = 0xF0064EEE;
const MTU_MC5_RDBFL61: u32 = 0xF00615DA;
const MTU_MC62_FAULTSTS: u32 = 0xF0064EF0;
const MTU_MC62_ERRINFO0: u32 = 0xF0064EF2;
const MTU_MC62_ERRINFO1: u32 = 0xF0064EF4;
const MTU_MC62_ERRINFO2: u32 = 0xF0064EF6;
const MTU_MC62_ERRINFO3: u32 = 0xF0064EF8;
const MTU_MC62_ERRINFO4: u32 = 0xF0064EFA;
const MTU_MC63_CONFIG0: u32 = 0xF0064F00;
const MTU_MC63_CONFIG1: u32 = 0xF0064F02;
const MTU_MC63_MCONTROL: u32 = 0xF0064F04;
const MTU_MC63_MSTATUS: u32 = 0xF0064F06;
const MTU_MC5_RDBFL62: u32 = 0xF00615DC;
const MTU_MC63_RANGE: u32 = 0xF0064F08;
const MTU_MC63_REVID: u32 = 0xF0064F0C;
const MTU_MC63_ECCS: u32 = 0xF0064F0E;
const MTU_MC63_ECCD: u32 = 0xF0064F10;
const MTU_MC63_ETRR0: u32 = 0xF0064F12;
const MTU_MC63_ETRR1: u32 = 0xF0064F14;
const MTU_MC63_ETRR2: u32 = 0xF0064F16;
const MTU_MC63_ETRR3: u32 = 0xF0064F18;
const MTU_MC63_ETRR4: u32 = 0xF0064F1A;
const MTU_MC63_RDBFL0: u32 = 0xF0064F60;
const MTU_MC5_RDBFL63: u32 = 0xF00615DE;
const MTU_MC63_RDBFL1: u32 = 0xF0064F62;
const MTU_MC63_RDBFL2: u32 = 0xF0064F64;
const MTU_MC63_RDBFL3: u32 = 0xF0064F66;
const MTU_MC63_RDBFL4: u32 = 0xF0064F68;
const MTU_MC63_RDBFL5: u32 = 0xF0064F6A;
const MTU_MC63_RDBFL6: u32 = 0xF0064F6C;
const MTU_MC63_RDBFL7: u32 = 0xF0064F6E;
const MTU_MC63_RDBFL8: u32 = 0xF0064F70;
const MTU_MC63_RDBFL9: u32 = 0xF0064F72;
const MTU_MC63_RDBFL10: u32 = 0xF0064F74;
const MTU_MC5_RDBFL64: u32 = 0xF00615E0;
const MTU_MC63_RDBFL11: u32 = 0xF0064F76;
const MTU_MC63_RDBFL12: u32 = 0xF0064F78;
const MTU_MC63_RDBFL13: u32 = 0xF0064F7A;
const MTU_MC63_RDBFL14: u32 = 0xF0064F7C;
const MTU_MC63_RDBFL15: u32 = 0xF0064F7E;
const MTU_MC63_RDBFL16: u32 = 0xF0064F80;
const MTU_MC63_RDBFL17: u32 = 0xF0064F82;
const MTU_MC63_RDBFL18: u32 = 0xF0064F84;
const MTU_MC63_RDBFL19: u32 = 0xF0064F86;
const MTU_MC63_RDBFL20: u32 = 0xF0064F88;
const MTU_MC5_RDBFL65: u32 = 0xF00615E2;
const MTU_MC63_RDBFL21: u32 = 0xF0064F8A;
const MTU_MC63_RDBFL22: u32 = 0xF0064F8C;
const MTU_MC63_RDBFL23: u32 = 0xF0064F8E;
const MTU_MC63_RDBFL24: u32 = 0xF0064F90;
const MTU_MC63_RDBFL25: u32 = 0xF0064F92;
const MTU_MC63_RDBFL26: u32 = 0xF0064F94;
const MTU_MC63_RDBFL27: u32 = 0xF0064F96;
const MTU_MC63_RDBFL28: u32 = 0xF0064F98;
const MTU_MC63_RDBFL29: u32 = 0xF0064F9A;
const MTU_MC63_RDBFL30: u32 = 0xF0064F9C;
const MTU_MC5_RDBFL66: u32 = 0xF00615E4;
const MTU_MC0_RDBFL0: u32 = 0xF0061060;
const MTU_MC63_RDBFL31: u32 = 0xF0064F9E;
const MTU_MC63_RDBFL32: u32 = 0xF0064FA0;
const MTU_MC63_RDBFL33: u32 = 0xF0064FA2;
const MTU_MC63_RDBFL34: u32 = 0xF0064FA4;
const MTU_MC63_RDBFL35: u32 = 0xF0064FA6;
const MTU_MC63_RDBFL36: u32 = 0xF0064FA8;
const MTU_MC63_RDBFL37: u32 = 0xF0064FAA;
const MTU_MC63_RDBFL38: u32 = 0xF0064FAC;
const MTU_MC63_RDBFL39: u32 = 0xF0064FAE;
const MTU_MC63_RDBFL40: u32 = 0xF0064FB0;
const MTU_MC5_ALMSRCS: u32 = 0xF00615EE;
const MTU_MC63_RDBFL41: u32 = 0xF0064FB2;
const MTU_MC63_RDBFL42: u32 = 0xF0064FB4;
const MTU_MC63_RDBFL43: u32 = 0xF0064FB6;
const MTU_MC63_RDBFL44: u32 = 0xF0064FB8;
const MTU_MC63_RDBFL45: u32 = 0xF0064FBA;
const MTU_MC63_RDBFL46: u32 = 0xF0064FBC;
const MTU_MC63_RDBFL47: u32 = 0xF0064FBE;
const MTU_MC63_RDBFL48: u32 = 0xF0064FC0;
const MTU_MC63_RDBFL49: u32 = 0xF0064FC2;
const MTU_MC63_RDBFL50: u32 = 0xF0064FC4;
const MTU_MC5_FAULTSTS: u32 = 0xF00615F0;
const MTU_MC63_RDBFL51: u32 = 0xF0064FC6;
const MTU_MC63_RDBFL52: u32 = 0xF0064FC8;
const MTU_MC63_RDBFL53: u32 = 0xF0064FCA;
const MTU_MC63_RDBFL54: u32 = 0xF0064FCC;
const MTU_MC63_RDBFL55: u32 = 0xF0064FCE;
const MTU_MC63_RDBFL56: u32 = 0xF0064FD0;
const MTU_MC63_RDBFL57: u32 = 0xF0064FD2;
const MTU_MC63_RDBFL58: u32 = 0xF0064FD4;
const MTU_MC63_RDBFL59: u32 = 0xF0064FD6;
const MTU_MC63_RDBFL60: u32 = 0xF0064FD8;
const MTU_MC5_ERRINFO0: u32 = 0xF00615F2;
const MTU_MC63_RDBFL61: u32 = 0xF0064FDA;
const MTU_MC63_RDBFL62: u32 = 0xF0064FDC;
const MTU_MC63_RDBFL63: u32 = 0xF0064FDE;
const MTU_MC63_RDBFL64: u32 = 0xF0064FE0;
const MTU_MC63_RDBFL65: u32 = 0xF0064FE2;
const MTU_MC63_RDBFL66: u32 = 0xF0064FE4;
const MTU_MC63_ALMSRCS: u32 = 0xF0064FEE;
const MTU_MC63_FAULTSTS: u32 = 0xF0064FF0;
const MTU_MC63_ERRINFO0: u32 = 0xF0064FF2;
const MTU_MC63_ERRINFO1: u32 = 0xF0064FF4;
const MTU_MC5_ERRINFO1: u32 = 0xF00615F4;
const MTU_MC63_ERRINFO2: u32 = 0xF0064FF6;
const MTU_MC63_ERRINFO3: u32 = 0xF0064FF8;
const MTU_MC63_ERRINFO4: u32 = 0xF0064FFA;
const MTU_MC64_CONFIG0: u32 = 0xF0065000;
const MTU_MC64_CONFIG1: u32 = 0xF0065002;
const MTU_MC64_MCONTROL: u32 = 0xF0065004;
const MTU_MC64_MSTATUS: u32 = 0xF0065006;
const MTU_MC64_RANGE: u32 = 0xF0065008;
const MTU_MC64_REVID: u32 = 0xF006500C;
const MTU_MC64_ECCS: u32 = 0xF006500E;
const MTU_MC5_ERRINFO2: u32 = 0xF00615F6;
const MTU_MC64_ECCD: u32 = 0xF0065010;
const MTU_MC64_ETRR0: u32 = 0xF0065012;
const MTU_MC64_ETRR1: u32 = 0xF0065014;
const MTU_MC64_ETRR2: u32 = 0xF0065016;
const MTU_MC64_ETRR3: u32 = 0xF0065018;
const MTU_MC64_ETRR4: u32 = 0xF006501A;
const MTU_MC64_RDBFL0: u32 = 0xF0065060;
const MTU_MC64_RDBFL1: u32 = 0xF0065062;
const MTU_MC64_RDBFL2: u32 = 0xF0065064;
const MTU_MC64_RDBFL3: u32 = 0xF0065066;
const MTU_MC5_ERRINFO3: u32 = 0xF00615F8;
const MTU_MC64_RDBFL4: u32 = 0xF0065068;
const MTU_MC64_RDBFL5: u32 = 0xF006506A;
const MTU_MC64_RDBFL6: u32 = 0xF006506C;
const MTU_MC64_RDBFL7: u32 = 0xF006506E;
const MTU_MC64_RDBFL8: u32 = 0xF0065070;
const MTU_MC64_RDBFL9: u32 = 0xF0065072;
const MTU_MC64_RDBFL10: u32 = 0xF0065074;
const MTU_MC64_RDBFL11: u32 = 0xF0065076;
const MTU_MC64_RDBFL12: u32 = 0xF0065078;
const MTU_MC64_RDBFL13: u32 = 0xF006507A;
const MTU_MC5_ERRINFO4: u32 = 0xF00615FA;
const MTU_MC64_RDBFL14: u32 = 0xF006507C;
const MTU_MC64_RDBFL15: u32 = 0xF006507E;
const MTU_MC64_RDBFL16: u32 = 0xF0065080;
const MTU_MC64_RDBFL17: u32 = 0xF0065082;
const MTU_MC64_RDBFL18: u32 = 0xF0065084;
const MTU_MC64_RDBFL19: u32 = 0xF0065086;
const MTU_MC64_RDBFL20: u32 = 0xF0065088;
const MTU_MC64_RDBFL21: u32 = 0xF006508A;
const MTU_MC64_RDBFL22: u32 = 0xF006508C;
const MTU_MC64_RDBFL23: u32 = 0xF006508E;
const MTU_MC6_CONFIG0: u32 = 0xF0061600;
const MTU_MC64_RDBFL24: u32 = 0xF0065090;
const MTU_MC64_RDBFL25: u32 = 0xF0065092;
const MTU_MC64_RDBFL26: u32 = 0xF0065094;
const MTU_MC64_RDBFL27: u32 = 0xF0065096;
const MTU_MC64_RDBFL28: u32 = 0xF0065098;
const MTU_MC64_RDBFL29: u32 = 0xF006509A;
const MTU_MC64_RDBFL30: u32 = 0xF006509C;
const MTU_MC64_RDBFL31: u32 = 0xF006509E;
const MTU_MC64_RDBFL32: u32 = 0xF00650A0;
const MTU_MC64_RDBFL33: u32 = 0xF00650A2;
const MTU_MC6_CONFIG1: u32 = 0xF0061602;
const MTU_MC64_RDBFL34: u32 = 0xF00650A4;
const MTU_MC64_RDBFL35: u32 = 0xF00650A6;
const MTU_MC64_RDBFL36: u32 = 0xF00650A8;
const MTU_MC64_RDBFL37: u32 = 0xF00650AA;
const MTU_MC64_RDBFL38: u32 = 0xF00650AC;
const MTU_MC64_RDBFL39: u32 = 0xF00650AE;
const MTU_MC64_RDBFL40: u32 = 0xF00650B0;
const MTU_MC64_RDBFL41: u32 = 0xF00650B2;
const MTU_MC64_RDBFL42: u32 = 0xF00650B4;
const MTU_MC64_RDBFL43: u32 = 0xF00650B6;
const MTU_MC6_MCONTROL: u32 = 0xF0061604;
const MTU_MC0_RDBFL1: u32 = 0xF0061062;
const MTU_MC64_RDBFL44: u32 = 0xF00650B8;
const MTU_MC64_RDBFL45: u32 = 0xF00650BA;
const MTU_MC64_RDBFL46: u32 = 0xF00650BC;
const MTU_MC64_RDBFL47: u32 = 0xF00650BE;
const MTU_MC64_RDBFL48: u32 = 0xF00650C0;
const MTU_MC64_RDBFL49: u32 = 0xF00650C2;
const MTU_MC64_RDBFL50: u32 = 0xF00650C4;
const MTU_MC64_RDBFL51: u32 = 0xF00650C6;
const MTU_MC64_RDBFL52: u32 = 0xF00650C8;
const MTU_MC64_RDBFL53: u32 = 0xF00650CA;
const MTU_MC6_MSTATUS: u32 = 0xF0061606;
const MTU_MC64_RDBFL54: u32 = 0xF00650CC;
const MTU_MC64_RDBFL55: u32 = 0xF00650CE;
const MTU_MC64_RDBFL56: u32 = 0xF00650D0;
const MTU_MC64_RDBFL57: u32 = 0xF00650D2;
const MTU_MC64_RDBFL58: u32 = 0xF00650D4;
const MTU_MC64_RDBFL59: u32 = 0xF00650D6;
const MTU_MC64_RDBFL60: u32 = 0xF00650D8;
const MTU_MC64_RDBFL61: u32 = 0xF00650DA;
const MTU_MC64_RDBFL62: u32 = 0xF00650DC;
const MTU_MC64_RDBFL63: u32 = 0xF00650DE;
const MTU_MC6_RANGE: u32 = 0xF0061608;
const MTU_MC64_RDBFL64: u32 = 0xF00650E0;
const MTU_MC64_RDBFL65: u32 = 0xF00650E2;
const MTU_MC64_RDBFL66: u32 = 0xF00650E4;
const MTU_MC64_ALMSRCS: u32 = 0xF00650EE;
const MTU_MC64_FAULTSTS: u32 = 0xF00650F0;
const MTU_MC64_ERRINFO0: u32 = 0xF00650F2;
const MTU_MC64_ERRINFO1: u32 = 0xF00650F4;
const MTU_MC64_ERRINFO2: u32 = 0xF00650F6;
const MTU_MC64_ERRINFO3: u32 = 0xF00650F8;
const MTU_MC64_ERRINFO4: u32 = 0xF00650FA;
const MTU_MC6_REVID: u32 = 0xF006160C;
const MTU_MC65_CONFIG0: u32 = 0xF0065100;
const MTU_MC65_CONFIG1: u32 = 0xF0065102;
const MTU_MC65_MCONTROL: u32 = 0xF0065104;
const MTU_MC65_MSTATUS: u32 = 0xF0065106;
const MTU_MC65_RANGE: u32 = 0xF0065108;
const MTU_MC65_REVID: u32 = 0xF006510C;
const MTU_MC65_ECCS: u32 = 0xF006510E;
const MTU_MC65_ECCD: u32 = 0xF0065110;
const MTU_MC65_ETRR0: u32 = 0xF0065112;
const MTU_MC65_ETRR1: u32 = 0xF0065114;
const MTU_MC6_ECCS: u32 = 0xF006160E;
const MTU_MC65_ETRR2: u32 = 0xF0065116;
const MTU_MC65_ETRR3: u32 = 0xF0065118;
const MTU_MC65_ETRR4: u32 = 0xF006511A;
const MTU_MC65_RDBFL0: u32 = 0xF0065160;
const MTU_MC65_RDBFL1: u32 = 0xF0065162;
const MTU_MC65_RDBFL2: u32 = 0xF0065164;
const MTU_MC65_RDBFL3: u32 = 0xF0065166;
const MTU_MC65_RDBFL4: u32 = 0xF0065168;
const MTU_MC65_RDBFL5: u32 = 0xF006516A;
const MTU_MC65_RDBFL6: u32 = 0xF006516C;
const MTU_MC6_ECCD: u32 = 0xF0061610;
const MTU_MC65_RDBFL7: u32 = 0xF006516E;
const MTU_MC65_RDBFL8: u32 = 0xF0065170;
const MTU_MC65_RDBFL9: u32 = 0xF0065172;
const MTU_MC65_RDBFL10: u32 = 0xF0065174;
const MTU_MC65_RDBFL11: u32 = 0xF0065176;
const MTU_MC65_RDBFL12: u32 = 0xF0065178;
const MTU_MC65_RDBFL13: u32 = 0xF006517A;
const MTU_MC65_RDBFL14: u32 = 0xF006517C;
const MTU_MC65_RDBFL15: u32 = 0xF006517E;
const MTU_MC65_RDBFL16: u32 = 0xF0065180;
const MTU_MC6_ETRR0: u32 = 0xF0061612;
const MTU_MC65_RDBFL17: u32 = 0xF0065182;
const MTU_MC65_RDBFL18: u32 = 0xF0065184;
const MTU_MC65_RDBFL19: u32 = 0xF0065186;
const MTU_MC65_RDBFL20: u32 = 0xF0065188;
const MTU_MC65_RDBFL21: u32 = 0xF006518A;
const MTU_MC65_RDBFL22: u32 = 0xF006518C;
const MTU_MC65_RDBFL23: u32 = 0xF006518E;
const MTU_MC65_RDBFL24: u32 = 0xF0065190;
const MTU_MC65_RDBFL25: u32 = 0xF0065192;
const MTU_MC65_RDBFL26: u32 = 0xF0065194;
const MTU_MC6_ETRR1: u32 = 0xF0061614;
const MTU_MC65_RDBFL27: u32 = 0xF0065196;
const MTU_MC65_RDBFL28: u32 = 0xF0065198;
const MTU_MC65_RDBFL29: u32 = 0xF006519A;
const MTU_MC65_RDBFL30: u32 = 0xF006519C;
const MTU_MC65_RDBFL31: u32 = 0xF006519E;
const MTU_MC65_RDBFL32: u32 = 0xF00651A0;
const MTU_MC65_RDBFL33: u32 = 0xF00651A2;
const MTU_MC65_RDBFL34: u32 = 0xF00651A4;
const MTU_MC65_RDBFL35: u32 = 0xF00651A6;
const MTU_MC65_RDBFL36: u32 = 0xF00651A8;
const MTU_MC6_ETRR2: u32 = 0xF0061616;
const MTU_MC65_RDBFL37: u32 = 0xF00651AA;
const MTU_MC65_RDBFL38: u32 = 0xF00651AC;
const MTU_MC65_RDBFL39: u32 = 0xF00651AE;
const MTU_MC65_RDBFL40: u32 = 0xF00651B0;
const MTU_MC65_RDBFL41: u32 = 0xF00651B2;
const MTU_MC65_RDBFL42: u32 = 0xF00651B4;
const MTU_MC65_RDBFL43: u32 = 0xF00651B6;
const MTU_MC65_RDBFL44: u32 = 0xF00651B8;
const MTU_MC65_RDBFL45: u32 = 0xF00651BA;
const MTU_MC65_RDBFL46: u32 = 0xF00651BC;
const MTU_MC6_ETRR3: u32 = 0xF0061618;
const MTU_MC65_RDBFL47: u32 = 0xF00651BE;
const MTU_MC65_RDBFL48: u32 = 0xF00651C0;
const MTU_MC65_RDBFL49: u32 = 0xF00651C2;
const MTU_MC65_RDBFL50: u32 = 0xF00651C4;
const MTU_MC65_RDBFL51: u32 = 0xF00651C6;
const MTU_MC65_RDBFL52: u32 = 0xF00651C8;
const MTU_MC65_RDBFL53: u32 = 0xF00651CA;
const MTU_MC65_RDBFL54: u32 = 0xF00651CC;
const MTU_MC65_RDBFL55: u32 = 0xF00651CE;
const MTU_MC65_RDBFL56: u32 = 0xF00651D0;
const MTU_MC6_ETRR4: u32 = 0xF006161A;
const MTU_MC0_RDBFL2: u32 = 0xF0061064;
const MTU_MC65_RDBFL57: u32 = 0xF00651D2;
const MTU_MC65_RDBFL58: u32 = 0xF00651D4;
const MTU_MC65_RDBFL59: u32 = 0xF00651D6;
const MTU_MC65_RDBFL60: u32 = 0xF00651D8;
const MTU_MC65_RDBFL61: u32 = 0xF00651DA;
const MTU_MC65_RDBFL62: u32 = 0xF00651DC;
const MTU_MC65_RDBFL63: u32 = 0xF00651DE;
const MTU_MC65_RDBFL64: u32 = 0xF00651E0;
const MTU_MC65_RDBFL65: u32 = 0xF00651E2;
const MTU_MC65_RDBFL66: u32 = 0xF00651E4;
const MTU_MC6_RDBFL0: u32 = 0xF0061660;
const MTU_MC65_ALMSRCS: u32 = 0xF00651EE;
const MTU_MC65_FAULTSTS: u32 = 0xF00651F0;
const MTU_MC65_ERRINFO0: u32 = 0xF00651F2;
const MTU_MC65_ERRINFO1: u32 = 0xF00651F4;
const MTU_MC65_ERRINFO2: u32 = 0xF00651F6;
const MTU_MC65_ERRINFO3: u32 = 0xF00651F8;
const MTU_MC65_ERRINFO4: u32 = 0xF00651FA;
const MTU_MC66_CONFIG0: u32 = 0xF0065200;
const MTU_MC66_CONFIG1: u32 = 0xF0065202;
const MTU_MC66_MCONTROL: u32 = 0xF0065204;
const MTU_MC6_RDBFL1: u32 = 0xF0061662;
const MTU_MC66_MSTATUS: u32 = 0xF0065206;
const MTU_MC66_RANGE: u32 = 0xF0065208;
const MTU_MC66_REVID: u32 = 0xF006520C;
const MTU_MC66_ECCS: u32 = 0xF006520E;
const MTU_MC66_ECCD: u32 = 0xF0065210;
const MTU_MC66_ETRR0: u32 = 0xF0065212;
const MTU_MC66_ETRR1: u32 = 0xF0065214;
const MTU_MC66_ETRR2: u32 = 0xF0065216;
const MTU_MC66_ETRR3: u32 = 0xF0065218;
const MTU_MC66_ETRR4: u32 = 0xF006521A;
const MTU_MC6_RDBFL2: u32 = 0xF0061664;
const MTU_MC66_RDBFL0: u32 = 0xF0065260;
const MTU_MC66_RDBFL1: u32 = 0xF0065262;
const MTU_MC66_RDBFL2: u32 = 0xF0065264;
const MTU_MC66_RDBFL3: u32 = 0xF0065266;
const MTU_MC66_RDBFL4: u32 = 0xF0065268;
const MTU_MC66_RDBFL5: u32 = 0xF006526A;
const MTU_MC66_RDBFL6: u32 = 0xF006526C;
const MTU_MC66_RDBFL7: u32 = 0xF006526E;
const MTU_MC66_RDBFL8: u32 = 0xF0065270;
const MTU_MC66_RDBFL9: u32 = 0xF0065272;
const MTU_MC6_RDBFL3: u32 = 0xF0061666;
const MTU_MC66_RDBFL10: u32 = 0xF0065274;
const MTU_MC66_RDBFL11: u32 = 0xF0065276;
const MTU_MC66_RDBFL12: u32 = 0xF0065278;
const MTU_MC66_RDBFL13: u32 = 0xF006527A;
const MTU_MC66_RDBFL14: u32 = 0xF006527C;
const MTU_MC66_RDBFL15: u32 = 0xF006527E;
const MTU_MC66_RDBFL16: u32 = 0xF0065280;
const MTU_MC66_RDBFL17: u32 = 0xF0065282;
const MTU_MC66_RDBFL18: u32 = 0xF0065284;
const MTU_MC66_RDBFL19: u32 = 0xF0065286;
const MTU_MC6_RDBFL4: u32 = 0xF0061668;
const MTU_MC66_RDBFL20: u32 = 0xF0065288;
const MTU_MC66_RDBFL21: u32 = 0xF006528A;
const MTU_MC66_RDBFL22: u32 = 0xF006528C;
const MTU_MC66_RDBFL23: u32 = 0xF006528E;
const MTU_MC66_RDBFL24: u32 = 0xF0065290;
const MTU_MC66_RDBFL25: u32 = 0xF0065292;
const MTU_MC66_RDBFL26: u32 = 0xF0065294;
const MTU_MC66_RDBFL27: u32 = 0xF0065296;
const MTU_MC66_RDBFL28: u32 = 0xF0065298;
const MTU_MC66_RDBFL29: u32 = 0xF006529A;
const MTU_MC6_RDBFL5: u32 = 0xF006166A;
const MTU_MC66_RDBFL30: u32 = 0xF006529C;
const MTU_MC66_RDBFL31: u32 = 0xF006529E;
const MTU_MC66_RDBFL32: u32 = 0xF00652A0;
const MTU_MC66_RDBFL33: u32 = 0xF00652A2;
const MTU_MC66_RDBFL34: u32 = 0xF00652A4;
const MTU_MC66_RDBFL35: u32 = 0xF00652A6;
const MTU_MC66_RDBFL36: u32 = 0xF00652A8;
const MTU_MC66_RDBFL37: u32 = 0xF00652AA;
const MTU_MC66_RDBFL38: u32 = 0xF00652AC;
const MTU_MC66_RDBFL39: u32 = 0xF00652AE;
const MTU_MC6_RDBFL6: u32 = 0xF006166C;
const MTU_MC66_RDBFL40: u32 = 0xF00652B0;
const MTU_MC66_RDBFL41: u32 = 0xF00652B2;
const MTU_MC66_RDBFL42: u32 = 0xF00652B4;
const MTU_MC66_RDBFL43: u32 = 0xF00652B6;
const MTU_MC66_RDBFL44: u32 = 0xF00652B8;
const MTU_MC66_RDBFL45: u32 = 0xF00652BA;
const MTU_MC66_RDBFL46: u32 = 0xF00652BC;
const MTU_MC66_RDBFL47: u32 = 0xF00652BE;
const MTU_MC66_RDBFL48: u32 = 0xF00652C0;
const MTU_MC66_RDBFL49: u32 = 0xF00652C2;
const MTU_MC6_RDBFL7: u32 = 0xF006166E;
const MTU_MC66_RDBFL50: u32 = 0xF00652C4;
const MTU_MC66_RDBFL51: u32 = 0xF00652C6;
const MTU_MC66_RDBFL52: u32 = 0xF00652C8;
const MTU_MC66_RDBFL53: u32 = 0xF00652CA;
const MTU_MC66_RDBFL54: u32 = 0xF00652CC;
const MTU_MC66_RDBFL55: u32 = 0xF00652CE;
const MTU_MC66_RDBFL56: u32 = 0xF00652D0;
const MTU_MC66_RDBFL57: u32 = 0xF00652D2;
const MTU_MC66_RDBFL58: u32 = 0xF00652D4;
const MTU_MC66_RDBFL59: u32 = 0xF00652D6;
const MTU_MC6_RDBFL8: u32 = 0xF0061670;
const MTU_MC66_RDBFL60: u32 = 0xF00652D8;
const MTU_MC66_RDBFL61: u32 = 0xF00652DA;
const MTU_MC66_RDBFL62: u32 = 0xF00652DC;
const MTU_MC66_RDBFL63: u32 = 0xF00652DE;
const MTU_MC66_RDBFL64: u32 = 0xF00652E0;
const MTU_MC66_RDBFL65: u32 = 0xF00652E2;
const MTU_MC66_RDBFL66: u32 = 0xF00652E4;
const MTU_MC66_ALMSRCS: u32 = 0xF00652EE;
const MTU_MC66_FAULTSTS: u32 = 0xF00652F0;
const MTU_MC66_ERRINFO0: u32 = 0xF00652F2;
const MTU_MC6_RDBFL9: u32 = 0xF0061672;
const MTU_MC0_RDBFL3: u32 = 0xF0061066;
const MTU_MC66_ERRINFO1: u32 = 0xF00652F4;
const MTU_MC66_ERRINFO2: u32 = 0xF00652F6;
const MTU_MC66_ERRINFO3: u32 = 0xF00652F8;
const MTU_MC66_ERRINFO4: u32 = 0xF00652FA;
const MTU_MC67_CONFIG0: u32 = 0xF0065300;
const MTU_MC67_CONFIG1: u32 = 0xF0065302;
const MTU_MC67_MCONTROL: u32 = 0xF0065304;
const MTU_MC67_MSTATUS: u32 = 0xF0065306;
const MTU_MC67_RANGE: u32 = 0xF0065308;
const MTU_MC67_REVID: u32 = 0xF006530C;
const MTU_MC6_RDBFL10: u32 = 0xF0061674;
const MTU_MC67_ECCS: u32 = 0xF006530E;
const MTU_MC67_ECCD: u32 = 0xF0065310;
const MTU_MC67_ETRR0: u32 = 0xF0065312;
const MTU_MC67_ETRR1: u32 = 0xF0065314;
const MTU_MC67_ETRR2: u32 = 0xF0065316;
const MTU_MC67_ETRR3: u32 = 0xF0065318;
const MTU_MC67_ETRR4: u32 = 0xF006531A;
const MTU_MC67_RDBFL0: u32 = 0xF0065360;
const MTU_MC67_RDBFL1: u32 = 0xF0065362;
const MTU_MC67_RDBFL2: u32 = 0xF0065364;
const MTU_MC6_RDBFL11: u32 = 0xF0061676;
const MTU_MC67_RDBFL3: u32 = 0xF0065366;
const MTU_MC67_RDBFL4: u32 = 0xF0065368;
const MTU_MC67_RDBFL5: u32 = 0xF006536A;
const MTU_MC67_RDBFL6: u32 = 0xF006536C;
const MTU_MC67_RDBFL7: u32 = 0xF006536E;
const MTU_MC67_RDBFL8: u32 = 0xF0065370;
const MTU_MC67_RDBFL9: u32 = 0xF0065372;
const MTU_MC67_RDBFL10: u32 = 0xF0065374;
const MTU_MC67_RDBFL11: u32 = 0xF0065376;
const MTU_MC67_RDBFL12: u32 = 0xF0065378;
const MTU_MC6_RDBFL12: u32 = 0xF0061678;
const MTU_MC67_RDBFL13: u32 = 0xF006537A;
const MTU_MC67_RDBFL14: u32 = 0xF006537C;
const MTU_MC67_RDBFL15: u32 = 0xF006537E;
const MTU_MC67_RDBFL16: u32 = 0xF0065380;
const MTU_MC67_RDBFL17: u32 = 0xF0065382;
const MTU_MC67_RDBFL18: u32 = 0xF0065384;
const MTU_MC67_RDBFL19: u32 = 0xF0065386;
const MTU_MC67_RDBFL20: u32 = 0xF0065388;
const MTU_MC67_RDBFL21: u32 = 0xF006538A;
const MTU_MC67_RDBFL22: u32 = 0xF006538C;
const MTU_MC6_RDBFL13: u32 = 0xF006167A;
const MTU_MC67_RDBFL23: u32 = 0xF006538E;
const MTU_MC67_RDBFL24: u32 = 0xF0065390;
const MTU_MC67_RDBFL25: u32 = 0xF0065392;
const MTU_MC67_RDBFL26: u32 = 0xF0065394;
const MTU_MC67_RDBFL27: u32 = 0xF0065396;
const MTU_MC67_RDBFL28: u32 = 0xF0065398;
const MTU_MC67_RDBFL29: u32 = 0xF006539A;
const MTU_MC67_RDBFL30: u32 = 0xF006539C;
const MTU_MC67_RDBFL31: u32 = 0xF006539E;
const MTU_MC67_RDBFL32: u32 = 0xF00653A0;
const MTU_MC6_RDBFL14: u32 = 0xF006167C;
const MTU_MC67_RDBFL33: u32 = 0xF00653A2;
const MTU_MC67_RDBFL34: u32 = 0xF00653A4;
const MTU_MC67_RDBFL35: u32 = 0xF00653A6;
const MTU_MC67_RDBFL36: u32 = 0xF00653A8;
const MTU_MC67_RDBFL37: u32 = 0xF00653AA;
const MTU_MC67_RDBFL38: u32 = 0xF00653AC;
const MTU_MC67_RDBFL39: u32 = 0xF00653AE;
const MTU_MC67_RDBFL40: u32 = 0xF00653B0;
const MTU_MC67_RDBFL41: u32 = 0xF00653B2;
const MTU_MC67_RDBFL42: u32 = 0xF00653B4;
const MTU_MC6_RDBFL15: u32 = 0xF006167E;
const MTU_MC67_RDBFL43: u32 = 0xF00653B6;
const MTU_MC67_RDBFL44: u32 = 0xF00653B8;
const MTU_MC67_RDBFL45: u32 = 0xF00653BA;
const MTU_MC67_RDBFL46: u32 = 0xF00653BC;
const MTU_MC67_RDBFL47: u32 = 0xF00653BE;
const MTU_MC67_RDBFL48: u32 = 0xF00653C0;
const MTU_MC67_RDBFL49: u32 = 0xF00653C2;
const MTU_MC67_RDBFL50: u32 = 0xF00653C4;
const MTU_MC67_RDBFL51: u32 = 0xF00653C6;
const MTU_MC67_RDBFL52: u32 = 0xF00653C8;
const MTU_MC6_RDBFL16: u32 = 0xF0061680;
const MTU_MC67_RDBFL53: u32 = 0xF00653CA;
const MTU_MC67_RDBFL54: u32 = 0xF00653CC;
const MTU_MC67_RDBFL55: u32 = 0xF00653CE;
const MTU_MC67_RDBFL56: u32 = 0xF00653D0;
const MTU_MC67_RDBFL57: u32 = 0xF00653D2;
const MTU_MC67_RDBFL58: u32 = 0xF00653D4;
const MTU_MC67_RDBFL59: u32 = 0xF00653D6;
const MTU_MC67_RDBFL60: u32 = 0xF00653D8;
const MTU_MC67_RDBFL61: u32 = 0xF00653DA;
const MTU_MC67_RDBFL62: u32 = 0xF00653DC;
const MTU_MC6_RDBFL17: u32 = 0xF0061682;
const MTU_MC67_RDBFL63: u32 = 0xF00653DE;
const MTU_MC67_RDBFL64: u32 = 0xF00653E0;
const MTU_MC67_RDBFL65: u32 = 0xF00653E2;
const MTU_MC67_RDBFL66: u32 = 0xF00653E4;
const MTU_MC67_ALMSRCS: u32 = 0xF00653EE;
const MTU_MC67_FAULTSTS: u32 = 0xF00653F0;
const MTU_MC67_ERRINFO0: u32 = 0xF00653F2;
const MTU_MC67_ERRINFO1: u32 = 0xF00653F4;
const MTU_MC67_ERRINFO2: u32 = 0xF00653F6;
const MTU_MC67_ERRINFO3: u32 = 0xF00653F8;
const MTU_MC6_RDBFL18: u32 = 0xF0061684;
const MTU_MC67_ERRINFO4: u32 = 0xF00653FA;
const MTU_MC68_CONFIG0: u32 = 0xF0065400;
const MTU_MC68_CONFIG1: u32 = 0xF0065402;
const MTU_MC68_MCONTROL: u32 = 0xF0065404;
const MTU_MC68_MSTATUS: u32 = 0xF0065406;
const MTU_MC68_RANGE: u32 = 0xF0065408;
const MTU_MC68_REVID: u32 = 0xF006540C;
const MTU_MC68_ECCS: u32 = 0xF006540E;
const MTU_MC68_ECCD: u32 = 0xF0065410;
const MTU_MC68_ETRR0: u32 = 0xF0065412;
const MTU_MC6_RDBFL19: u32 = 0xF0061686;
const MTU_MC0_RDBFL4: u32 = 0xF0061068;
const MTU_MC68_ETRR1: u32 = 0xF0065414;
const MTU_MC68_ETRR2: u32 = 0xF0065416;
const MTU_MC68_ETRR3: u32 = 0xF0065418;
const MTU_MC68_ETRR4: u32 = 0xF006541A;
const MTU_MC68_RDBFL0: u32 = 0xF0065460;
const MTU_MC68_RDBFL1: u32 = 0xF0065462;
const MTU_MC68_RDBFL2: u32 = 0xF0065464;
const MTU_MC68_RDBFL3: u32 = 0xF0065466;
const MTU_MC68_RDBFL4: u32 = 0xF0065468;
const MTU_MC68_RDBFL5: u32 = 0xF006546A;
const MTU_MC6_RDBFL20: u32 = 0xF0061688;
const MTU_MC68_RDBFL6: u32 = 0xF006546C;
const MTU_MC68_RDBFL7: u32 = 0xF006546E;
const MTU_MC68_RDBFL8: u32 = 0xF0065470;
const MTU_MC68_RDBFL9: u32 = 0xF0065472;
const MTU_MC68_RDBFL10: u32 = 0xF0065474;
const MTU_MC68_RDBFL11: u32 = 0xF0065476;
const MTU_MC68_RDBFL12: u32 = 0xF0065478;
const MTU_MC68_RDBFL13: u32 = 0xF006547A;
const MTU_MC68_RDBFL14: u32 = 0xF006547C;
const MTU_MC68_RDBFL15: u32 = 0xF006547E;
const MTU_MC6_RDBFL21: u32 = 0xF006168A;
const MTU_MC68_RDBFL16: u32 = 0xF0065480;
const MTU_MC68_RDBFL17: u32 = 0xF0065482;
const MTU_MC68_RDBFL18: u32 = 0xF0065484;
const MTU_MC68_RDBFL19: u32 = 0xF0065486;
const MTU_MC68_RDBFL20: u32 = 0xF0065488;
const MTU_MC68_RDBFL21: u32 = 0xF006548A;
const MTU_MC68_RDBFL22: u32 = 0xF006548C;
const MTU_MC68_RDBFL23: u32 = 0xF006548E;
const MTU_MC68_RDBFL24: u32 = 0xF0065490;
const MTU_MC68_RDBFL25: u32 = 0xF0065492;
const MTU_MC6_RDBFL22: u32 = 0xF006168C;
const MTU_MC68_RDBFL26: u32 = 0xF0065494;
const MTU_MC68_RDBFL27: u32 = 0xF0065496;
const MTU_MC68_RDBFL28: u32 = 0xF0065498;
const MTU_MC68_RDBFL29: u32 = 0xF006549A;
const MTU_MC68_RDBFL30: u32 = 0xF006549C;
const MTU_MC68_RDBFL31: u32 = 0xF006549E;
const MTU_MC68_RDBFL32: u32 = 0xF00654A0;
const MTU_MC68_RDBFL33: u32 = 0xF00654A2;
const MTU_MC68_RDBFL34: u32 = 0xF00654A4;
const MTU_MC68_RDBFL35: u32 = 0xF00654A6;
const MTU_MC6_RDBFL23: u32 = 0xF006168E;
const MTU_MC68_RDBFL36: u32 = 0xF00654A8;
const MTU_MC68_RDBFL37: u32 = 0xF00654AA;
const MTU_MC68_RDBFL38: u32 = 0xF00654AC;
const MTU_MC68_RDBFL39: u32 = 0xF00654AE;
const MTU_MC68_RDBFL40: u32 = 0xF00654B0;
const MTU_MC68_RDBFL41: u32 = 0xF00654B2;
const MTU_MC68_RDBFL42: u32 = 0xF00654B4;
const MTU_MC68_RDBFL43: u32 = 0xF00654B6;
const MTU_MC68_RDBFL44: u32 = 0xF00654B8;
const MTU_MC68_RDBFL45: u32 = 0xF00654BA;
const MTU_MC6_RDBFL24: u32 = 0xF0061690;
const MTU_MC68_RDBFL46: u32 = 0xF00654BC;
const MTU_MC68_RDBFL47: u32 = 0xF00654BE;
const MTU_MC68_RDBFL48: u32 = 0xF00654C0;
const MTU_MC68_RDBFL49: u32 = 0xF00654C2;
const MTU_MC68_RDBFL50: u32 = 0xF00654C4;
const MTU_MC68_RDBFL51: u32 = 0xF00654C6;
const MTU_MC68_RDBFL52: u32 = 0xF00654C8;
const MTU_MC68_RDBFL53: u32 = 0xF00654CA;
const MTU_MC68_RDBFL54: u32 = 0xF00654CC;
const MTU_MC68_RDBFL55: u32 = 0xF00654CE;
const MTU_MC6_RDBFL25: u32 = 0xF0061692;
const MTU_MC68_RDBFL56: u32 = 0xF00654D0;
const MTU_MC68_RDBFL57: u32 = 0xF00654D2;
const MTU_MC68_RDBFL58: u32 = 0xF00654D4;
const MTU_MC68_RDBFL59: u32 = 0xF00654D6;
const MTU_MC68_RDBFL60: u32 = 0xF00654D8;
const MTU_MC68_RDBFL61: u32 = 0xF00654DA;
const MTU_MC68_RDBFL62: u32 = 0xF00654DC;
const MTU_MC68_RDBFL63: u32 = 0xF00654DE;
const MTU_MC68_RDBFL64: u32 = 0xF00654E0;
const MTU_MC68_RDBFL65: u32 = 0xF00654E2;
const MTU_MC6_RDBFL26: u32 = 0xF0061694;
const MTU_MC68_RDBFL66: u32 = 0xF00654E4;
const MTU_MC68_ALMSRCS: u32 = 0xF00654EE;
const MTU_MC68_FAULTSTS: u32 = 0xF00654F0;
const MTU_MC68_ERRINFO0: u32 = 0xF00654F2;
const MTU_MC68_ERRINFO1: u32 = 0xF00654F4;
const MTU_MC68_ERRINFO2: u32 = 0xF00654F6;
const MTU_MC68_ERRINFO3: u32 = 0xF00654F8;
const MTU_MC68_ERRINFO4: u32 = 0xF00654FA;
const MTU_MC69_CONFIG0: u32 = 0xF0065500;
const MTU_MC69_CONFIG1: u32 = 0xF0065502;
const MTU_MC6_RDBFL27: u32 = 0xF0061696;
const MTU_MC69_MCONTROL: u32 = 0xF0065504;
const MTU_MC69_MSTATUS: u32 = 0xF0065506;
const MTU_MC69_RANGE: u32 = 0xF0065508;
const MTU_MC69_REVID: u32 = 0xF006550C;
const MTU_MC69_ECCS: u32 = 0xF006550E;
const MTU_MC69_ECCD: u32 = 0xF0065510;
const MTU_MC69_ETRR0: u32 = 0xF0065512;
const MTU_MC69_ETRR1: u32 = 0xF0065514;
const MTU_MC69_ETRR2: u32 = 0xF0065516;
const MTU_MC69_ETRR3: u32 = 0xF0065518;
const MTU_MC6_RDBFL28: u32 = 0xF0061698;
const MTU_MC69_ETRR4: u32 = 0xF006551A;
const MTU_MC69_RDBFL0: u32 = 0xF0065560;
const MTU_MC69_RDBFL1: u32 = 0xF0065562;
const MTU_MC69_RDBFL2: u32 = 0xF0065564;
const MTU_MC69_RDBFL3: u32 = 0xF0065566;
const MTU_MC69_RDBFL4: u32 = 0xF0065568;
const MTU_MC69_RDBFL5: u32 = 0xF006556A;
const MTU_MC69_RDBFL6: u32 = 0xF006556C;
const MTU_MC69_RDBFL7: u32 = 0xF006556E;
const MTU_MC69_RDBFL8: u32 = 0xF0065570;
const MTU_MC6_RDBFL29: u32 = 0xF006169A;
const MTU_MC0_RDBFL5: u32 = 0xF006106A;
const MTU_MC69_RDBFL9: u32 = 0xF0065572;
const MTU_MC69_RDBFL10: u32 = 0xF0065574;
const MTU_MC69_RDBFL11: u32 = 0xF0065576;
const MTU_MC69_RDBFL12: u32 = 0xF0065578;
const MTU_MC69_RDBFL13: u32 = 0xF006557A;
const MTU_MC69_RDBFL14: u32 = 0xF006557C;
const MTU_MC69_RDBFL15: u32 = 0xF006557E;
const MTU_MC69_RDBFL16: u32 = 0xF0065580;
const MTU_MC69_RDBFL17: u32 = 0xF0065582;
const MTU_MC69_RDBFL18: u32 = 0xF0065584;
const MTU_MC6_RDBFL30: u32 = 0xF006169C;
const MTU_MC69_RDBFL19: u32 = 0xF0065586;
const MTU_MC69_RDBFL20: u32 = 0xF0065588;
const MTU_MC69_RDBFL21: u32 = 0xF006558A;
const MTU_MC69_RDBFL22: u32 = 0xF006558C;
const MTU_MC69_RDBFL23: u32 = 0xF006558E;
const MTU_MC69_RDBFL24: u32 = 0xF0065590;
const MTU_MC69_RDBFL25: u32 = 0xF0065592;
const MTU_MC69_RDBFL26: u32 = 0xF0065594;
const MTU_MC69_RDBFL27: u32 = 0xF0065596;
const MTU_MC69_RDBFL28: u32 = 0xF0065598;
const MTU_MC6_RDBFL31: u32 = 0xF006169E;
const MTU_MC69_RDBFL29: u32 = 0xF006559A;
const MTU_MC69_RDBFL30: u32 = 0xF006559C;
const MTU_MC69_RDBFL31: u32 = 0xF006559E;
const MTU_MC69_RDBFL32: u32 = 0xF00655A0;
const MTU_MC69_RDBFL33: u32 = 0xF00655A2;
const MTU_MC69_RDBFL34: u32 = 0xF00655A4;
const MTU_MC69_RDBFL35: u32 = 0xF00655A6;
const MTU_MC69_RDBFL36: u32 = 0xF00655A8;
const MTU_MC69_RDBFL37: u32 = 0xF00655AA;
const MTU_MC69_RDBFL38: u32 = 0xF00655AC;
const MTU_MC6_RDBFL32: u32 = 0xF00616A0;
const MTU_MC69_RDBFL39: u32 = 0xF00655AE;
const MTU_MC69_RDBFL40: u32 = 0xF00655B0;
const MTU_MC69_RDBFL41: u32 = 0xF00655B2;
const MTU_MC69_RDBFL42: u32 = 0xF00655B4;
const MTU_MC69_RDBFL43: u32 = 0xF00655B6;
const MTU_MC69_RDBFL44: u32 = 0xF00655B8;
const MTU_MC69_RDBFL45: u32 = 0xF00655BA;
const MTU_MC69_RDBFL46: u32 = 0xF00655BC;
const MTU_MC69_RDBFL47: u32 = 0xF00655BE;
const MTU_MC69_RDBFL48: u32 = 0xF00655C0;
const MTU_MC6_RDBFL33: u32 = 0xF00616A2;
const MTU_MC69_RDBFL49: u32 = 0xF00655C2;
const MTU_MC69_RDBFL50: u32 = 0xF00655C4;
const MTU_MC69_RDBFL51: u32 = 0xF00655C6;
const MTU_MC69_RDBFL52: u32 = 0xF00655C8;
const MTU_MC69_RDBFL53: u32 = 0xF00655CA;
const MTU_MC69_RDBFL54: u32 = 0xF00655CC;
const MTU_MC69_RDBFL55: u32 = 0xF00655CE;
const MTU_MC69_RDBFL56: u32 = 0xF00655D0;
const MTU_MC69_RDBFL57: u32 = 0xF00655D2;
const MTU_MC69_RDBFL58: u32 = 0xF00655D4;
const MTU_MC6_RDBFL34: u32 = 0xF00616A4;
const MTU_MC69_RDBFL59: u32 = 0xF00655D6;
const MTU_MC69_RDBFL60: u32 = 0xF00655D8;
const MTU_MC69_RDBFL61: u32 = 0xF00655DA;
const MTU_MC69_RDBFL62: u32 = 0xF00655DC;
const MTU_MC69_RDBFL63: u32 = 0xF00655DE;
const MTU_MC69_RDBFL64: u32 = 0xF00655E0;
const MTU_MC69_RDBFL65: u32 = 0xF00655E2;
const MTU_MC69_RDBFL66: u32 = 0xF00655E4;
const MTU_MC69_ALMSRCS: u32 = 0xF00655EE;
const MTU_MC69_FAULTSTS: u32 = 0xF00655F0;
const MTU_MC6_RDBFL35: u32 = 0xF00616A6;
const MTU_MC69_ERRINFO0: u32 = 0xF00655F2;
const MTU_MC69_ERRINFO1: u32 = 0xF00655F4;
const MTU_MC69_ERRINFO2: u32 = 0xF00655F6;
const MTU_MC69_ERRINFO3: u32 = 0xF00655F8;
const MTU_MC69_ERRINFO4: u32 = 0xF00655FA;
const MTU_MC70_CONFIG0: u32 = 0xF0065600;
const MTU_MC70_CONFIG1: u32 = 0xF0065602;
const MTU_MC70_MCONTROL: u32 = 0xF0065604;
const MTU_MC70_MSTATUS: u32 = 0xF0065606;
const MTU_MC70_RANGE: u32 = 0xF0065608;
const MTU_MC6_RDBFL36: u32 = 0xF00616A8;
const MTU_MC70_REVID: u32 = 0xF006560C;
const MTU_MC70_ECCS: u32 = 0xF006560E;
const MTU_MC70_ECCD: u32 = 0xF0065610;
const MTU_MC70_ETRR0: u32 = 0xF0065612;
const MTU_MC70_ETRR1: u32 = 0xF0065614;
const MTU_MC70_ETRR2: u32 = 0xF0065616;
const MTU_MC70_ETRR3: u32 = 0xF0065618;
const MTU_MC70_ETRR4: u32 = 0xF006561A;
const MTU_MC70_RDBFL0: u32 = 0xF0065660;
const MTU_MC70_RDBFL1: u32 = 0xF0065662;
const MTU_MC6_RDBFL37: u32 = 0xF00616AA;
const MTU_MC70_RDBFL2: u32 = 0xF0065664;
const MTU_MC70_RDBFL3: u32 = 0xF0065666;
const MTU_MC70_RDBFL4: u32 = 0xF0065668;
const MTU_MC70_RDBFL5: u32 = 0xF006566A;
const MTU_MC70_RDBFL6: u32 = 0xF006566C;
const MTU_MC70_RDBFL7: u32 = 0xF006566E;
const MTU_MC70_RDBFL8: u32 = 0xF0065670;
const MTU_MC70_RDBFL9: u32 = 0xF0065672;
const MTU_MC70_RDBFL10: u32 = 0xF0065674;
const MTU_MC70_RDBFL11: u32 = 0xF0065676;
const MTU_MC6_RDBFL38: u32 = 0xF00616AC;
const MTU_MC70_RDBFL12: u32 = 0xF0065678;
const MTU_MC70_RDBFL13: u32 = 0xF006567A;
const MTU_MC70_RDBFL14: u32 = 0xF006567C;
const MTU_MC70_RDBFL15: u32 = 0xF006567E;
const MTU_MC70_RDBFL16: u32 = 0xF0065680;
const MTU_MC70_RDBFL17: u32 = 0xF0065682;
const MTU_MC70_RDBFL18: u32 = 0xF0065684;
const MTU_MC70_RDBFL19: u32 = 0xF0065686;
const MTU_MC70_RDBFL20: u32 = 0xF0065688;
const MTU_MC70_RDBFL21: u32 = 0xF006568A;
const MTU_MC6_RDBFL39: u32 = 0xF00616AE;
const MTU_MC0_RDBFL6: u32 = 0xF006106C;
const MTU_MC70_RDBFL22: u32 = 0xF006568C;
const MTU_MC70_RDBFL23: u32 = 0xF006568E;
const MTU_MC70_RDBFL24: u32 = 0xF0065690;
const MTU_MC70_RDBFL25: u32 = 0xF0065692;
const MTU_MC70_RDBFL26: u32 = 0xF0065694;
const MTU_MC70_RDBFL27: u32 = 0xF0065696;
const MTU_MC70_RDBFL28: u32 = 0xF0065698;
const MTU_MC70_RDBFL29: u32 = 0xF006569A;
const MTU_MC70_RDBFL30: u32 = 0xF006569C;
const MTU_MC70_RDBFL31: u32 = 0xF006569E;
const MTU_MC6_RDBFL40: u32 = 0xF00616B0;
const MTU_MC70_RDBFL32: u32 = 0xF00656A0;
const MTU_MC70_RDBFL33: u32 = 0xF00656A2;
const MTU_MC70_RDBFL34: u32 = 0xF00656A4;
const MTU_MC70_RDBFL35: u32 = 0xF00656A6;
const MTU_MC70_RDBFL36: u32 = 0xF00656A8;
const MTU_MC70_RDBFL37: u32 = 0xF00656AA;
const MTU_MC70_RDBFL38: u32 = 0xF00656AC;
const MTU_MC70_RDBFL39: u32 = 0xF00656AE;
const MTU_MC70_RDBFL40: u32 = 0xF00656B0;
const MTU_MC70_RDBFL41: u32 = 0xF00656B2;
const MTU_MC6_RDBFL41: u32 = 0xF00616B2;
const MTU_MC70_RDBFL42: u32 = 0xF00656B4;
const MTU_MC70_RDBFL43: u32 = 0xF00656B6;
const MTU_MC70_RDBFL44: u32 = 0xF00656B8;
const MTU_MC70_RDBFL45: u32 = 0xF00656BA;
const MTU_MC70_RDBFL46: u32 = 0xF00656BC;
const MTU_MC70_RDBFL47: u32 = 0xF00656BE;
const MTU_MC70_RDBFL48: u32 = 0xF00656C0;
const MTU_MC70_RDBFL49: u32 = 0xF00656C2;
const MTU_MC70_RDBFL50: u32 = 0xF00656C4;
const MTU_MC70_RDBFL51: u32 = 0xF00656C6;
const MTU_MC6_RDBFL42: u32 = 0xF00616B4;
const MTU_MC70_RDBFL52: u32 = 0xF00656C8;
const MTU_MC70_RDBFL53: u32 = 0xF00656CA;
const MTU_MC70_RDBFL54: u32 = 0xF00656CC;
const MTU_MC70_RDBFL55: u32 = 0xF00656CE;
const MTU_MC70_RDBFL56: u32 = 0xF00656D0;
const MTU_MC70_RDBFL57: u32 = 0xF00656D2;
const MTU_MC70_RDBFL58: u32 = 0xF00656D4;
const MTU_MC70_RDBFL59: u32 = 0xF00656D6;
const MTU_MC70_RDBFL60: u32 = 0xF00656D8;
const MTU_MC70_RDBFL61: u32 = 0xF00656DA;
const MTU_MC6_RDBFL43: u32 = 0xF00616B6;
const MTU_MC70_RDBFL62: u32 = 0xF00656DC;
const MTU_MC70_RDBFL63: u32 = 0xF00656DE;
const MTU_MC70_RDBFL64: u32 = 0xF00656E0;
const MTU_MC70_RDBFL65: u32 = 0xF00656E2;
const MTU_MC70_RDBFL66: u32 = 0xF00656E4;
const MTU_MC70_ALMSRCS: u32 = 0xF00656EE;
const MTU_MC70_FAULTSTS: u32 = 0xF00656F0;
const MTU_MC70_ERRINFO0: u32 = 0xF00656F2;
const MTU_MC70_ERRINFO1: u32 = 0xF00656F4;
const MTU_MC70_ERRINFO2: u32 = 0xF00656F6;
const MTU_MC6_RDBFL44: u32 = 0xF00616B8;
const MTU_MC70_ERRINFO3: u32 = 0xF00656F8;
const MTU_MC70_ERRINFO4: u32 = 0xF00656FA;
const MTU_MC71_CONFIG0: u32 = 0xF0065700;
const MTU_MC71_CONFIG1: u32 = 0xF0065702;
const MTU_MC71_MCONTROL: u32 = 0xF0065704;
const MTU_MC71_MSTATUS: u32 = 0xF0065706;
const MTU_MC71_RANGE: u32 = 0xF0065708;
const MTU_MC71_REVID: u32 = 0xF006570C;
const MTU_MC71_ECCS: u32 = 0xF006570E;
const MTU_MC71_ECCD: u32 = 0xF0065710;
const MTU_MC6_RDBFL45: u32 = 0xF00616BA;
const MTU_MC71_ETRR0: u32 = 0xF0065712;
const MTU_MC71_ETRR1: u32 = 0xF0065714;
const MTU_MC71_ETRR2: u32 = 0xF0065716;
const MTU_MC71_ETRR3: u32 = 0xF0065718;
const MTU_MC71_ETRR4: u32 = 0xF006571A;
const MTU_MC71_RDBFL0: u32 = 0xF0065760;
const MTU_MC71_RDBFL1: u32 = 0xF0065762;
const MTU_MC71_RDBFL2: u32 = 0xF0065764;
const MTU_MC71_RDBFL3: u32 = 0xF0065766;
const MTU_MC71_RDBFL4: u32 = 0xF0065768;
const MTU_MC6_RDBFL46: u32 = 0xF00616BC;
const MTU_MC71_RDBFL5: u32 = 0xF006576A;
const MTU_MC71_RDBFL6: u32 = 0xF006576C;
const MTU_MC71_RDBFL7: u32 = 0xF006576E;
const MTU_MC71_RDBFL8: u32 = 0xF0065770;
const MTU_MC71_RDBFL9: u32 = 0xF0065772;
const MTU_MC71_RDBFL10: u32 = 0xF0065774;
const MTU_MC71_RDBFL11: u32 = 0xF0065776;
const MTU_MC71_RDBFL12: u32 = 0xF0065778;
const MTU_MC71_RDBFL13: u32 = 0xF006577A;
const MTU_MC71_RDBFL14: u32 = 0xF006577C;
const MTU_MC6_RDBFL47: u32 = 0xF00616BE;
const MTU_MC71_RDBFL15: u32 = 0xF006577E;
const MTU_MC71_RDBFL16: u32 = 0xF0065780;
const MTU_MC71_RDBFL17: u32 = 0xF0065782;
const MTU_MC71_RDBFL18: u32 = 0xF0065784;
const MTU_MC71_RDBFL19: u32 = 0xF0065786;
const MTU_MC71_RDBFL20: u32 = 0xF0065788;
const MTU_MC71_RDBFL21: u32 = 0xF006578A;
const MTU_MC71_RDBFL22: u32 = 0xF006578C;
const MTU_MC71_RDBFL23: u32 = 0xF006578E;
const MTU_MC71_RDBFL24: u32 = 0xF0065790;
const MTU_MC6_RDBFL48: u32 = 0xF00616C0;
const MTU_MC71_RDBFL25: u32 = 0xF0065792;
const MTU_MC71_RDBFL26: u32 = 0xF0065794;
const MTU_MC71_RDBFL27: u32 = 0xF0065796;
const MTU_MC71_RDBFL28: u32 = 0xF0065798;
const MTU_MC71_RDBFL29: u32 = 0xF006579A;
const MTU_MC71_RDBFL30: u32 = 0xF006579C;
const MTU_MC71_RDBFL31: u32 = 0xF006579E;
const MTU_MC71_RDBFL32: u32 = 0xF00657A0;
const MTU_MC71_RDBFL33: u32 = 0xF00657A2;
const MTU_MC71_RDBFL34: u32 = 0xF00657A4;
const MTU_MC6_RDBFL49: u32 = 0xF00616C2;
const MTU_MC0_RDBFL7: u32 = 0xF006106E;
const MTU_MC71_RDBFL35: u32 = 0xF00657A6;
const MTU_MC71_RDBFL36: u32 = 0xF00657A8;
const MTU_MC71_RDBFL37: u32 = 0xF00657AA;
const MTU_MC71_RDBFL38: u32 = 0xF00657AC;
const MTU_MC71_RDBFL39: u32 = 0xF00657AE;
const MTU_MC71_RDBFL40: u32 = 0xF00657B0;
const MTU_MC71_RDBFL41: u32 = 0xF00657B2;
const MTU_MC71_RDBFL42: u32 = 0xF00657B4;
const MTU_MC71_RDBFL43: u32 = 0xF00657B6;
const MTU_MC71_RDBFL44: u32 = 0xF00657B8;
const MTU_MC6_RDBFL50: u32 = 0xF00616C4;
const MTU_MC71_RDBFL45: u32 = 0xF00657BA;
const MTU_MC71_RDBFL46: u32 = 0xF00657BC;
const MTU_MC71_RDBFL47: u32 = 0xF00657BE;
const MTU_MC71_RDBFL48: u32 = 0xF00657C0;
const MTU_MC71_RDBFL49: u32 = 0xF00657C2;
const MTU_MC71_RDBFL50: u32 = 0xF00657C4;
const MTU_MC71_RDBFL51: u32 = 0xF00657C6;
const MTU_MC71_RDBFL52: u32 = 0xF00657C8;
const MTU_MC71_RDBFL53: u32 = 0xF00657CA;
const MTU_MC71_RDBFL54: u32 = 0xF00657CC;
const MTU_MC6_RDBFL51: u32 = 0xF00616C6;
const MTU_MC71_RDBFL55: u32 = 0xF00657CE;
const MTU_MC71_RDBFL56: u32 = 0xF00657D0;
const MTU_MC71_RDBFL57: u32 = 0xF00657D2;
const MTU_MC71_RDBFL58: u32 = 0xF00657D4;
const MTU_MC71_RDBFL59: u32 = 0xF00657D6;
const MTU_MC71_RDBFL60: u32 = 0xF00657D8;
const MTU_MC71_RDBFL61: u32 = 0xF00657DA;
const MTU_MC71_RDBFL62: u32 = 0xF00657DC;
const MTU_MC71_RDBFL63: u32 = 0xF00657DE;
const MTU_MC71_RDBFL64: u32 = 0xF00657E0;
const MTU_MC6_RDBFL52: u32 = 0xF00616C8;
const MTU_MC71_RDBFL65: u32 = 0xF00657E2;
const MTU_MC71_RDBFL66: u32 = 0xF00657E4;
const MTU_MC71_ALMSRCS: u32 = 0xF00657EE;
const MTU_MC71_FAULTSTS: u32 = 0xF00657F0;
const MTU_MC71_ERRINFO0: u32 = 0xF00657F2;
const MTU_MC71_ERRINFO1: u32 = 0xF00657F4;
const MTU_MC71_ERRINFO2: u32 = 0xF00657F6;
const MTU_MC71_ERRINFO3: u32 = 0xF00657F8;
const MTU_MC71_ERRINFO4: u32 = 0xF00657FA;
const MTU_MC72_CONFIG0: u32 = 0xF0065800;
const MTU_MC6_RDBFL53: u32 = 0xF00616CA;
const MTU_MC72_CONFIG1: u32 = 0xF0065802;
const MTU_MC72_MCONTROL: u32 = 0xF0065804;
const MTU_MC72_MSTATUS: u32 = 0xF0065806;
const MTU_MC72_RANGE: u32 = 0xF0065808;
const MTU_MC72_REVID: u32 = 0xF006580C;
const MTU_MC72_ECCS: u32 = 0xF006580E;
const MTU_MC72_ECCD: u32 = 0xF0065810;
const MTU_MC72_ETRR0: u32 = 0xF0065812;
const MTU_MC72_ETRR1: u32 = 0xF0065814;
const MTU_MC72_ETRR2: u32 = 0xF0065816;
const MTU_MC6_RDBFL54: u32 = 0xF00616CC;
const MTU_MC72_ETRR3: u32 = 0xF0065818;
const MTU_MC72_ETRR4: u32 = 0xF006581A;
const MTU_MC72_RDBFL0: u32 = 0xF0065860;
const MTU_MC72_RDBFL1: u32 = 0xF0065862;
const MTU_MC72_RDBFL2: u32 = 0xF0065864;
const MTU_MC72_RDBFL3: u32 = 0xF0065866;
const MTU_MC72_RDBFL4: u32 = 0xF0065868;
const MTU_MC72_RDBFL5: u32 = 0xF006586A;
const MTU_MC72_RDBFL6: u32 = 0xF006586C;
const MTU_MC72_RDBFL7: u32 = 0xF006586E;
const MTU_MC6_RDBFL55: u32 = 0xF00616CE;
const MTU_MC72_RDBFL8: u32 = 0xF0065870;
const MTU_MC72_RDBFL9: u32 = 0xF0065872;
const MTU_MC72_RDBFL10: u32 = 0xF0065874;
const MTU_MC72_RDBFL11: u32 = 0xF0065876;
const MTU_MC72_RDBFL12: u32 = 0xF0065878;
const MTU_MC72_RDBFL13: u32 = 0xF006587A;
const MTU_MC72_RDBFL14: u32 = 0xF006587C;
const MTU_MC72_RDBFL15: u32 = 0xF006587E;
const MTU_MC72_RDBFL16: u32 = 0xF0065880;
const MTU_MC72_RDBFL17: u32 = 0xF0065882;
const MTU_MC6_RDBFL56: u32 = 0xF00616D0;
const MTU_MC72_RDBFL18: u32 = 0xF0065884;
const MTU_MC72_RDBFL19: u32 = 0xF0065886;
const MTU_MC72_RDBFL20: u32 = 0xF0065888;
const MTU_MC72_RDBFL21: u32 = 0xF006588A;
const MTU_MC72_RDBFL22: u32 = 0xF006588C;
const MTU_MC72_RDBFL23: u32 = 0xF006588E;
const MTU_MC72_RDBFL24: u32 = 0xF0065890;
const MTU_MC72_RDBFL25: u32 = 0xF0065892;
const MTU_MC72_RDBFL26: u32 = 0xF0065894;
const MTU_MC72_RDBFL27: u32 = 0xF0065896;
const MTU_MC6_RDBFL57: u32 = 0xF00616D2;
const MTU_MC72_RDBFL28: u32 = 0xF0065898;
const MTU_MC72_RDBFL29: u32 = 0xF006589A;
const MTU_MC72_RDBFL30: u32 = 0xF006589C;
const MTU_MC72_RDBFL31: u32 = 0xF006589E;
const MTU_MC72_RDBFL32: u32 = 0xF00658A0;
const MTU_MC72_RDBFL33: u32 = 0xF00658A2;
const MTU_MC72_RDBFL34: u32 = 0xF00658A4;
const MTU_MC72_RDBFL35: u32 = 0xF00658A6;
const MTU_MC72_RDBFL36: u32 = 0xF00658A8;
const MTU_MC72_RDBFL37: u32 = 0xF00658AA;
const MTU_MC6_RDBFL58: u32 = 0xF00616D4;
const MTU_MC72_RDBFL38: u32 = 0xF00658AC;
const MTU_MC72_RDBFL39: u32 = 0xF00658AE;
const MTU_MC72_RDBFL40: u32 = 0xF00658B0;
const MTU_MC72_RDBFL41: u32 = 0xF00658B2;
const MTU_MC72_RDBFL42: u32 = 0xF00658B4;
const MTU_MC72_RDBFL43: u32 = 0xF00658B6;
const MTU_MC72_RDBFL44: u32 = 0xF00658B8;
const MTU_MC72_RDBFL45: u32 = 0xF00658BA;
const MTU_MC72_RDBFL46: u32 = 0xF00658BC;
const MTU_MC72_RDBFL47: u32 = 0xF00658BE;
const MTU_MC6_RDBFL59: u32 = 0xF00616D6;
const MTU_MC0_RDBFL8: u32 = 0xF0061070;
const MTU_MC72_RDBFL48: u32 = 0xF00658C0;
const MTU_MC72_RDBFL49: u32 = 0xF00658C2;
const MTU_MC72_RDBFL50: u32 = 0xF00658C4;
const MTU_MC72_RDBFL51: u32 = 0xF00658C6;
const MTU_MC72_RDBFL52: u32 = 0xF00658C8;
const MTU_MC72_RDBFL53: u32 = 0xF00658CA;
const MTU_MC72_RDBFL54: u32 = 0xF00658CC;
const MTU_MC72_RDBFL55: u32 = 0xF00658CE;
const MTU_MC72_RDBFL56: u32 = 0xF00658D0;
const MTU_MC72_RDBFL57: u32 = 0xF00658D2;
const MTU_MC6_RDBFL60: u32 = 0xF00616D8;
const MTU_MC72_RDBFL58: u32 = 0xF00658D4;
const MTU_MC72_RDBFL59: u32 = 0xF00658D6;
const MTU_MC72_RDBFL60: u32 = 0xF00658D8;
const MTU_MC72_RDBFL61: u32 = 0xF00658DA;
const MTU_MC72_RDBFL62: u32 = 0xF00658DC;
const MTU_MC72_RDBFL63: u32 = 0xF00658DE;
const MTU_MC72_RDBFL64: u32 = 0xF00658E0;
const MTU_MC72_RDBFL65: u32 = 0xF00658E2;
const MTU_MC72_RDBFL66: u32 = 0xF00658E4;
const MTU_MC72_ALMSRCS: u32 = 0xF00658EE;
const MTU_MC6_RDBFL61: u32 = 0xF00616DA;
const MTU_MC72_FAULTSTS: u32 = 0xF00658F0;
const MTU_MC72_ERRINFO0: u32 = 0xF00658F2;
const MTU_MC72_ERRINFO1: u32 = 0xF00658F4;
const MTU_MC72_ERRINFO2: u32 = 0xF00658F6;
const MTU_MC72_ERRINFO3: u32 = 0xF00658F8;
const MTU_MC72_ERRINFO4: u32 = 0xF00658FA;
const MTU_MC73_CONFIG0: u32 = 0xF0065900;
const MTU_MC73_CONFIG1: u32 = 0xF0065902;
const MTU_MC73_MCONTROL: u32 = 0xF0065904;
const MTU_MC73_MSTATUS: u32 = 0xF0065906;
const MTU_MC6_RDBFL62: u32 = 0xF00616DC;
const MTU_MC73_RANGE: u32 = 0xF0065908;
const MTU_MC73_REVID: u32 = 0xF006590C;
const MTU_MC73_ECCS: u32 = 0xF006590E;
const MTU_MC73_ECCD: u32 = 0xF0065910;
const MTU_MC73_ETRR0: u32 = 0xF0065912;
const MTU_MC73_ETRR1: u32 = 0xF0065914;
const MTU_MC73_ETRR2: u32 = 0xF0065916;
const MTU_MC73_ETRR3: u32 = 0xF0065918;
const MTU_MC73_ETRR4: u32 = 0xF006591A;
const MTU_MC73_RDBFL0: u32 = 0xF0065960;
const MTU_MC6_RDBFL63: u32 = 0xF00616DE;
const MTU_MC73_RDBFL1: u32 = 0xF0065962;
const MTU_MC73_RDBFL2: u32 = 0xF0065964;
const MTU_MC73_RDBFL3: u32 = 0xF0065966;
const MTU_MC73_RDBFL4: u32 = 0xF0065968;
const MTU_MC73_RDBFL5: u32 = 0xF006596A;
const MTU_MC73_RDBFL6: u32 = 0xF006596C;
const MTU_MC73_RDBFL7: u32 = 0xF006596E;
const MTU_MC73_RDBFL8: u32 = 0xF0065970;
const MTU_MC73_RDBFL9: u32 = 0xF0065972;
const MTU_MC73_RDBFL10: u32 = 0xF0065974;
const MTU_MC6_RDBFL64: u32 = 0xF00616E0;
const MTU_MC73_RDBFL11: u32 = 0xF0065976;
const MTU_MC73_RDBFL12: u32 = 0xF0065978;
const MTU_MC73_RDBFL13: u32 = 0xF006597A;
const MTU_MC73_RDBFL14: u32 = 0xF006597C;
const MTU_MC73_RDBFL15: u32 = 0xF006597E;
const MTU_MC73_RDBFL16: u32 = 0xF0065980;
const MTU_MC73_RDBFL17: u32 = 0xF0065982;
const MTU_MC73_RDBFL18: u32 = 0xF0065984;
const MTU_MC73_RDBFL19: u32 = 0xF0065986;
const MTU_MC73_RDBFL20: u32 = 0xF0065988;
const MTU_MC6_RDBFL65: u32 = 0xF00616E2;
const MTU_MC73_RDBFL21: u32 = 0xF006598A;
const MTU_MC73_RDBFL22: u32 = 0xF006598C;
const MTU_MC73_RDBFL23: u32 = 0xF006598E;
const MTU_MC73_RDBFL24: u32 = 0xF0065990;
const MTU_MC73_RDBFL25: u32 = 0xF0065992;
const MTU_MC73_RDBFL26: u32 = 0xF0065994;
const MTU_MC73_RDBFL27: u32 = 0xF0065996;
const MTU_MC73_RDBFL28: u32 = 0xF0065998;
const MTU_MC73_RDBFL29: u32 = 0xF006599A;
const MTU_MC73_RDBFL30: u32 = 0xF006599C;
const MTU_MC6_RDBFL66: u32 = 0xF00616E4;
const MTU_MC73_RDBFL31: u32 = 0xF006599E;
const MTU_MC73_RDBFL32: u32 = 0xF00659A0;
const MTU_MC73_RDBFL33: u32 = 0xF00659A2;
const MTU_MC73_RDBFL34: u32 = 0xF00659A4;
const MTU_MC73_RDBFL35: u32 = 0xF00659A6;
const MTU_MC73_RDBFL36: u32 = 0xF00659A8;
const MTU_MC73_RDBFL37: u32 = 0xF00659AA;
const MTU_MC73_RDBFL38: u32 = 0xF00659AC;
const MTU_MC73_RDBFL39: u32 = 0xF00659AE;
const MTU_MC73_RDBFL40: u32 = 0xF00659B0;
const MTU_MC6_ALMSRCS: u32 = 0xF00616EE;
const MTU_MC73_RDBFL41: u32 = 0xF00659B2;
const MTU_MC73_RDBFL42: u32 = 0xF00659B4;
const MTU_MC73_RDBFL43: u32 = 0xF00659B6;
const MTU_MC73_RDBFL44: u32 = 0xF00659B8;
const MTU_MC73_RDBFL45: u32 = 0xF00659BA;
const MTU_MC73_RDBFL46: u32 = 0xF00659BC;
const MTU_MC73_RDBFL47: u32 = 0xF00659BE;
const MTU_MC73_RDBFL48: u32 = 0xF00659C0;
const MTU_MC73_RDBFL49: u32 = 0xF00659C2;
const MTU_MC73_RDBFL50: u32 = 0xF00659C4;
const MTU_MC6_FAULTSTS: u32 = 0xF00616F0;
const MTU_MC73_RDBFL51: u32 = 0xF00659C6;
const MTU_MC73_RDBFL52: u32 = 0xF00659C8;
const MTU_MC73_RDBFL53: u32 = 0xF00659CA;
const MTU_MC73_RDBFL54: u32 = 0xF00659CC;
const MTU_MC73_RDBFL55: u32 = 0xF00659CE;
const MTU_MC73_RDBFL56: u32 = 0xF00659D0;
const MTU_MC73_RDBFL57: u32 = 0xF00659D2;
const MTU_MC73_RDBFL58: u32 = 0xF00659D4;
const MTU_MC73_RDBFL59: u32 = 0xF00659D6;
const MTU_MC73_RDBFL60: u32 = 0xF00659D8;
const MTU_MC6_ERRINFO0: u32 = 0xF00616F2;
const MTU_MC0_RDBFL9: u32 = 0xF0061072;
const MTU_MC73_RDBFL61: u32 = 0xF00659DA;
const MTU_MC73_RDBFL62: u32 = 0xF00659DC;
const MTU_MC73_RDBFL63: u32 = 0xF00659DE;
const MTU_MC73_RDBFL64: u32 = 0xF00659E0;
const MTU_MC73_RDBFL65: u32 = 0xF00659E2;
const MTU_MC73_RDBFL66: u32 = 0xF00659E4;
const MTU_MC73_ALMSRCS: u32 = 0xF00659EE;
const MTU_MC73_FAULTSTS: u32 = 0xF00659F0;
const MTU_MC73_ERRINFO0: u32 = 0xF00659F2;
const MTU_MC73_ERRINFO1: u32 = 0xF00659F4;
const MTU_MC6_ERRINFO1: u32 = 0xF00616F4;
const MTU_MC73_ERRINFO2: u32 = 0xF00659F6;
const MTU_MC73_ERRINFO3: u32 = 0xF00659F8;
const MTU_MC73_ERRINFO4: u32 = 0xF00659FA;
const MTU_MC74_CONFIG0: u32 = 0xF0065A00;
const MTU_MC74_CONFIG1: u32 = 0xF0065A02;
const MTU_MC74_MCONTROL: u32 = 0xF0065A04;
const MTU_MC74_MSTATUS: u32 = 0xF0065A06;
const MTU_MC74_RANGE: u32 = 0xF0065A08;
const MTU_MC74_REVID: u32 = 0xF0065A0C;
const MTU_MC74_ECCS: u32 = 0xF0065A0E;
const MTU_MC6_ERRINFO2: u32 = 0xF00616F6;
const MTU_MC74_ECCD: u32 = 0xF0065A10;
const MTU_MC74_ETRR0: u32 = 0xF0065A12;
const MTU_MC74_ETRR1: u32 = 0xF0065A14;
const MTU_MC74_ETRR2: u32 = 0xF0065A16;
const MTU_MC74_ETRR3: u32 = 0xF0065A18;
const MTU_MC74_ETRR4: u32 = 0xF0065A1A;
const MTU_MC74_RDBFL0: u32 = 0xF0065A60;
const MTU_MC74_RDBFL1: u32 = 0xF0065A62;
const MTU_MC74_RDBFL2: u32 = 0xF0065A64;
const MTU_MC74_RDBFL3: u32 = 0xF0065A66;
const MTU_MC6_ERRINFO3: u32 = 0xF00616F8;
const MTU_MC74_RDBFL4: u32 = 0xF0065A68;
const MTU_MC74_RDBFL5: u32 = 0xF0065A6A;
const MTU_MC74_RDBFL6: u32 = 0xF0065A6C;
const MTU_MC74_RDBFL7: u32 = 0xF0065A6E;
const MTU_MC74_RDBFL8: u32 = 0xF0065A70;
const MTU_MC74_RDBFL9: u32 = 0xF0065A72;
const MTU_MC74_RDBFL10: u32 = 0xF0065A74;
const MTU_MC74_RDBFL11: u32 = 0xF0065A76;
const MTU_MC74_RDBFL12: u32 = 0xF0065A78;
const MTU_MC74_RDBFL13: u32 = 0xF0065A7A;
const MTU_MC6_ERRINFO4: u32 = 0xF00616FA;
const MTU_MC74_RDBFL14: u32 = 0xF0065A7C;
const MTU_MC74_RDBFL15: u32 = 0xF0065A7E;
const MTU_MC74_RDBFL16: u32 = 0xF0065A80;
const MTU_MC74_RDBFL17: u32 = 0xF0065A82;
const MTU_MC74_RDBFL18: u32 = 0xF0065A84;
const MTU_MC74_RDBFL19: u32 = 0xF0065A86;
const MTU_MC74_RDBFL20: u32 = 0xF0065A88;
const MTU_MC74_RDBFL21: u32 = 0xF0065A8A;
const MTU_MC74_RDBFL22: u32 = 0xF0065A8C;
const MTU_MC74_RDBFL23: u32 = 0xF0065A8E;
const MTU_MC7_CONFIG0: u32 = 0xF0061700;
const MTU_MC74_RDBFL24: u32 = 0xF0065A90;
const MTU_MC74_RDBFL25: u32 = 0xF0065A92;
const MTU_MC74_RDBFL26: u32 = 0xF0065A94;
const MTU_MC74_RDBFL27: u32 = 0xF0065A96;
const MTU_MC74_RDBFL28: u32 = 0xF0065A98;
const MTU_MC74_RDBFL29: u32 = 0xF0065A9A;
const MTU_MC74_RDBFL30: u32 = 0xF0065A9C;
const MTU_MC74_RDBFL31: u32 = 0xF0065A9E;
const MTU_MC74_RDBFL32: u32 = 0xF0065AA0;
const MTU_MC74_RDBFL33: u32 = 0xF0065AA2;
const MTU_MC7_CONFIG1: u32 = 0xF0061702;
const MTU_MC74_RDBFL34: u32 = 0xF0065AA4;
const MTU_MC74_RDBFL35: u32 = 0xF0065AA6;
const MTU_MC74_RDBFL36: u32 = 0xF0065AA8;
const MTU_MC74_RDBFL37: u32 = 0xF0065AAA;
const MTU_MC74_RDBFL38: u32 = 0xF0065AAC;
const MTU_MC74_RDBFL39: u32 = 0xF0065AAE;
const MTU_MC74_RDBFL40: u32 = 0xF0065AB0;
const MTU_MC74_RDBFL41: u32 = 0xF0065AB2;
const MTU_MC74_RDBFL42: u32 = 0xF0065AB4;
const MTU_MC74_RDBFL43: u32 = 0xF0065AB6;
const MTU_MC7_MCONTROL: u32 = 0xF0061704;
const MTU_MC74_RDBFL44: u32 = 0xF0065AB8;
const MTU_MC74_RDBFL45: u32 = 0xF0065ABA;
const MTU_MC74_RDBFL46: u32 = 0xF0065ABC;
const MTU_MC74_RDBFL47: u32 = 0xF0065ABE;
const MTU_MC74_RDBFL48: u32 = 0xF0065AC0;
const MTU_MC74_RDBFL49: u32 = 0xF0065AC2;
const MTU_MC74_RDBFL50: u32 = 0xF0065AC4;
const MTU_MC74_RDBFL51: u32 = 0xF0065AC6;
const MTU_MC74_RDBFL52: u32 = 0xF0065AC8;
const MTU_MC74_RDBFL53: u32 = 0xF0065ACA;
const MTU_MC7_MSTATUS: u32 = 0xF0061706;
const MTU_MC74_RDBFL54: u32 = 0xF0065ACC;
const MTU_MC74_RDBFL55: u32 = 0xF0065ACE;
const MTU_MC74_RDBFL56: u32 = 0xF0065AD0;
const MTU_MC74_RDBFL57: u32 = 0xF0065AD2;
const MTU_MC74_RDBFL58: u32 = 0xF0065AD4;
const MTU_MC74_RDBFL59: u32 = 0xF0065AD6;
const MTU_MC74_RDBFL60: u32 = 0xF0065AD8;
const MTU_MC74_RDBFL61: u32 = 0xF0065ADA;
const MTU_MC74_RDBFL62: u32 = 0xF0065ADC;
const MTU_MC74_RDBFL63: u32 = 0xF0065ADE;
const MTU_MC7_RANGE: u32 = 0xF0061708;
const MTU_MC74_RDBFL64: u32 = 0xF0065AE0;
const MTU_MC74_RDBFL65: u32 = 0xF0065AE2;
const MTU_MC74_RDBFL66: u32 = 0xF0065AE4;
const MTU_MC74_ALMSRCS: u32 = 0xF0065AEE;
const MTU_MC74_FAULTSTS: u32 = 0xF0065AF0;
const MTU_MC74_ERRINFO0: u32 = 0xF0065AF2;
const MTU_MC74_ERRINFO1: u32 = 0xF0065AF4;
const MTU_MC74_ERRINFO2: u32 = 0xF0065AF6;
const MTU_MC74_ERRINFO3: u32 = 0xF0065AF8;
const MTU_MC74_ERRINFO4: u32 = 0xF0065AFA;
const MTU_MC7_REVID: u32 = 0xF006170C;
const MTU_MC0_RDBFL10: u32 = 0xF0061074;
const MTU_MC75_CONFIG0: u32 = 0xF0065B00;
const MTU_MC75_CONFIG1: u32 = 0xF0065B02;
const MTU_MC75_MCONTROL: u32 = 0xF0065B04;
const MTU_MC75_MSTATUS: u32 = 0xF0065B06;
const MTU_MC75_RANGE: u32 = 0xF0065B08;
const MTU_MC75_REVID: u32 = 0xF0065B0C;
const MTU_MC75_ECCS: u32 = 0xF0065B0E;
const MTU_MC75_ECCD: u32 = 0xF0065B10;
const MTU_MC75_ETRR0: u32 = 0xF0065B12;
const MTU_MC75_ETRR1: u32 = 0xF0065B14;
const MTU_MC7_ECCS: u32 = 0xF006170E;
const MTU_MC75_ETRR2: u32 = 0xF0065B16;
const MTU_MC75_ETRR3: u32 = 0xF0065B18;
const MTU_MC75_ETRR4: u32 = 0xF0065B1A;
const MTU_MC75_RDBFL0: u32 = 0xF0065B60;
const MTU_MC75_RDBFL1: u32 = 0xF0065B62;
const MTU_MC75_RDBFL2: u32 = 0xF0065B64;
const MTU_MC75_RDBFL3: u32 = 0xF0065B66;
const MTU_MC75_RDBFL4: u32 = 0xF0065B68;
const MTU_MC75_RDBFL5: u32 = 0xF0065B6A;
const MTU_MC75_RDBFL6: u32 = 0xF0065B6C;
const MTU_MC7_ECCD: u32 = 0xF0061710;
const MTU_MC75_RDBFL7: u32 = 0xF0065B6E;
const MTU_MC75_RDBFL8: u32 = 0xF0065B70;
const MTU_MC75_RDBFL9: u32 = 0xF0065B72;
const MTU_MC75_RDBFL10: u32 = 0xF0065B74;
const MTU_MC75_RDBFL11: u32 = 0xF0065B76;
const MTU_MC75_RDBFL12: u32 = 0xF0065B78;
const MTU_MC75_RDBFL13: u32 = 0xF0065B7A;
const MTU_MC75_RDBFL14: u32 = 0xF0065B7C;
const MTU_MC75_RDBFL15: u32 = 0xF0065B7E;
const MTU_MC75_RDBFL16: u32 = 0xF0065B80;
const MTU_MC7_ETRR0: u32 = 0xF0061712;
const MTU_MC75_RDBFL17: u32 = 0xF0065B82;
const MTU_MC75_RDBFL18: u32 = 0xF0065B84;
const MTU_MC75_RDBFL19: u32 = 0xF0065B86;
const MTU_MC75_RDBFL20: u32 = 0xF0065B88;
const MTU_MC75_RDBFL21: u32 = 0xF0065B8A;
const MTU_MC75_RDBFL22: u32 = 0xF0065B8C;
const MTU_MC75_RDBFL23: u32 = 0xF0065B8E;
const MTU_MC75_RDBFL24: u32 = 0xF0065B90;
const MTU_MC75_RDBFL25: u32 = 0xF0065B92;
const MTU_MC75_RDBFL26: u32 = 0xF0065B94;
const MTU_MC7_ETRR1: u32 = 0xF0061714;
const MTU_MC75_RDBFL27: u32 = 0xF0065B96;
const MTU_MC75_RDBFL28: u32 = 0xF0065B98;
const MTU_MC75_RDBFL29: u32 = 0xF0065B9A;
const MTU_MC75_RDBFL30: u32 = 0xF0065B9C;
const MTU_MC75_RDBFL31: u32 = 0xF0065B9E;
const MTU_MC75_RDBFL32: u32 = 0xF0065BA0;
const MTU_MC75_RDBFL33: u32 = 0xF0065BA2;
const MTU_MC75_RDBFL34: u32 = 0xF0065BA4;
const MTU_MC75_RDBFL35: u32 = 0xF0065BA6;
const MTU_MC75_RDBFL36: u32 = 0xF0065BA8;
const MTU_MC7_ETRR2: u32 = 0xF0061716;
const MTU_MC75_RDBFL37: u32 = 0xF0065BAA;
const MTU_MC75_RDBFL38: u32 = 0xF0065BAC;
const MTU_MC75_RDBFL39: u32 = 0xF0065BAE;
const MTU_MC75_RDBFL40: u32 = 0xF0065BB0;
const MTU_MC75_RDBFL41: u32 = 0xF0065BB2;
const MTU_MC75_RDBFL42: u32 = 0xF0065BB4;
const MTU_MC75_RDBFL43: u32 = 0xF0065BB6;
const MTU_MC75_RDBFL44: u32 = 0xF0065BB8;
const MTU_MC75_RDBFL45: u32 = 0xF0065BBA;
const MTU_MC75_RDBFL46: u32 = 0xF0065BBC;
const MTU_MC7_ETRR3: u32 = 0xF0061718;
const MTU_MC75_RDBFL47: u32 = 0xF0065BBE;
const MTU_MC75_RDBFL48: u32 = 0xF0065BC0;
const MTU_MC75_RDBFL49: u32 = 0xF0065BC2;
const MTU_MC75_RDBFL50: u32 = 0xF0065BC4;
const MTU_MC75_RDBFL51: u32 = 0xF0065BC6;
const MTU_MC75_RDBFL52: u32 = 0xF0065BC8;
const MTU_MC75_RDBFL53: u32 = 0xF0065BCA;
const MTU_MC75_RDBFL54: u32 = 0xF0065BCC;
const MTU_MC75_RDBFL55: u32 = 0xF0065BCE;
const MTU_MC75_RDBFL56: u32 = 0xF0065BD0;
const MTU_MC7_ETRR4: u32 = 0xF006171A;
const MTU_MC75_RDBFL57: u32 = 0xF0065BD2;
const MTU_MC75_RDBFL58: u32 = 0xF0065BD4;
const MTU_MC75_RDBFL59: u32 = 0xF0065BD6;
const MTU_MC75_RDBFL60: u32 = 0xF0065BD8;
const MTU_MC75_RDBFL61: u32 = 0xF0065BDA;
const MTU_MC75_RDBFL62: u32 = 0xF0065BDC;
const MTU_MC75_RDBFL63: u32 = 0xF0065BDE;
const MTU_MC75_RDBFL64: u32 = 0xF0065BE0;
const MTU_MC75_RDBFL65: u32 = 0xF0065BE2;
const MTU_MC75_RDBFL66: u32 = 0xF0065BE4;
const MTU_MC7_RDBFL0: u32 = 0xF0061760;
const MTU_MC75_ALMSRCS: u32 = 0xF0065BEE;
const MTU_MC75_FAULTSTS: u32 = 0xF0065BF0;
const MTU_MC75_ERRINFO0: u32 = 0xF0065BF2;
const MTU_MC75_ERRINFO1: u32 = 0xF0065BF4;
const MTU_MC75_ERRINFO2: u32 = 0xF0065BF6;
const MTU_MC75_ERRINFO3: u32 = 0xF0065BF8;
const MTU_MC75_ERRINFO4: u32 = 0xF0065BFA;
const MTU_MC76_CONFIG0: u32 = 0xF0065C00;
const MTU_MC76_CONFIG1: u32 = 0xF0065C02;
const MTU_MC76_MCONTROL: u32 = 0xF0065C04;
const MTU_MC7_RDBFL1: u32 = 0xF0061762;
const MTU_MC76_MSTATUS: u32 = 0xF0065C06;
const MTU_MC76_RANGE: u32 = 0xF0065C08;
const MTU_MC76_REVID: u32 = 0xF0065C0C;
const MTU_MC76_ECCS: u32 = 0xF0065C0E;
const MTU_MC76_ECCD: u32 = 0xF0065C10;
const MTU_MC76_ETRR0: u32 = 0xF0065C12;
const MTU_MC76_ETRR1: u32 = 0xF0065C14;
const MTU_MC76_ETRR2: u32 = 0xF0065C16;
const MTU_MC76_ETRR3: u32 = 0xF0065C18;
const MTU_MC76_ETRR4: u32 = 0xF0065C1A;
const MTU_MC7_RDBFL2: u32 = 0xF0061764;
const MTU_MC0_RDBFL11: u32 = 0xF0061076;
const MTU_MC76_RDBFL0: u32 = 0xF0065C60;
const MTU_MC76_RDBFL1: u32 = 0xF0065C62;
const MTU_MC76_RDBFL2: u32 = 0xF0065C64;
const MTU_MC76_RDBFL3: u32 = 0xF0065C66;
const MTU_MC76_RDBFL4: u32 = 0xF0065C68;
const MTU_MC76_RDBFL5: u32 = 0xF0065C6A;
const MTU_MC76_RDBFL6: u32 = 0xF0065C6C;
const MTU_MC76_RDBFL7: u32 = 0xF0065C6E;
const MTU_MC76_RDBFL8: u32 = 0xF0065C70;
const MTU_MC76_RDBFL9: u32 = 0xF0065C72;
const MTU_MC7_RDBFL3: u32 = 0xF0061766;
const MTU_MC76_RDBFL10: u32 = 0xF0065C74;
const MTU_MC76_RDBFL11: u32 = 0xF0065C76;
const MTU_MC76_RDBFL12: u32 = 0xF0065C78;
const MTU_MC76_RDBFL13: u32 = 0xF0065C7A;
const MTU_MC76_RDBFL14: u32 = 0xF0065C7C;
const MTU_MC76_RDBFL15: u32 = 0xF0065C7E;
const MTU_MC76_RDBFL16: u32 = 0xF0065C80;
const MTU_MC76_RDBFL17: u32 = 0xF0065C82;
const MTU_MC76_RDBFL18: u32 = 0xF0065C84;
const MTU_MC76_RDBFL19: u32 = 0xF0065C86;
const MTU_MC7_RDBFL4: u32 = 0xF0061768;
const MTU_MC76_RDBFL20: u32 = 0xF0065C88;
const MTU_MC76_RDBFL21: u32 = 0xF0065C8A;
const MTU_MC76_RDBFL22: u32 = 0xF0065C8C;
const MTU_MC76_RDBFL23: u32 = 0xF0065C8E;
const MTU_MC76_RDBFL24: u32 = 0xF0065C90;
const MTU_MC76_RDBFL25: u32 = 0xF0065C92;
const MTU_MC76_RDBFL26: u32 = 0xF0065C94;
const MTU_MC76_RDBFL27: u32 = 0xF0065C96;
const MTU_MC76_RDBFL28: u32 = 0xF0065C98;
const MTU_MC76_RDBFL29: u32 = 0xF0065C9A;
const MTU_MC7_RDBFL5: u32 = 0xF006176A;
const MTU_MC76_RDBFL30: u32 = 0xF0065C9C;
const MTU_MC76_RDBFL31: u32 = 0xF0065C9E;
const MTU_MC76_RDBFL32: u32 = 0xF0065CA0;
const MTU_MC76_RDBFL33: u32 = 0xF0065CA2;
const MTU_MC76_RDBFL34: u32 = 0xF0065CA4;
const MTU_MC76_RDBFL35: u32 = 0xF0065CA6;
const MTU_MC76_RDBFL36: u32 = 0xF0065CA8;
const MTU_MC76_RDBFL37: u32 = 0xF0065CAA;
const MTU_MC76_RDBFL38: u32 = 0xF0065CAC;
const MTU_MC76_RDBFL39: u32 = 0xF0065CAE;
const MTU_MC7_RDBFL6: u32 = 0xF006176C;
const MTU_MC76_RDBFL40: u32 = 0xF0065CB0;
const MTU_MC76_RDBFL41: u32 = 0xF0065CB2;
const MTU_MC76_RDBFL42: u32 = 0xF0065CB4;
const MTU_MC76_RDBFL43: u32 = 0xF0065CB6;
const MTU_MC76_RDBFL44: u32 = 0xF0065CB8;
const MTU_MC76_RDBFL45: u32 = 0xF0065CBA;
const MTU_MC76_RDBFL46: u32 = 0xF0065CBC;
const MTU_MC76_RDBFL47: u32 = 0xF0065CBE;
const MTU_MC76_RDBFL48: u32 = 0xF0065CC0;
const MTU_MC76_RDBFL49: u32 = 0xF0065CC2;
const MTU_MC7_RDBFL7: u32 = 0xF006176E;
const MTU_MC76_RDBFL50: u32 = 0xF0065CC4;
const MTU_MC76_RDBFL51: u32 = 0xF0065CC6;
const MTU_MC76_RDBFL52: u32 = 0xF0065CC8;
const MTU_MC76_RDBFL53: u32 = 0xF0065CCA;
const MTU_MC76_RDBFL54: u32 = 0xF0065CCC;
const MTU_MC76_RDBFL55: u32 = 0xF0065CCE;
const MTU_MC76_RDBFL56: u32 = 0xF0065CD0;
const MTU_MC76_RDBFL57: u32 = 0xF0065CD2;
const MTU_MC76_RDBFL58: u32 = 0xF0065CD4;
const MTU_MC76_RDBFL59: u32 = 0xF0065CD6;
const MTU_MC7_RDBFL8: u32 = 0xF0061770;
const MTU_MC76_RDBFL60: u32 = 0xF0065CD8;
const MTU_MC76_RDBFL61: u32 = 0xF0065CDA;
const MTU_MC76_RDBFL62: u32 = 0xF0065CDC;
const MTU_MC76_RDBFL63: u32 = 0xF0065CDE;
const MTU_MC76_RDBFL64: u32 = 0xF0065CE0;
const MTU_MC76_RDBFL65: u32 = 0xF0065CE2;
const MTU_MC76_RDBFL66: u32 = 0xF0065CE4;
const MTU_MC76_ALMSRCS: u32 = 0xF0065CEE;
const MTU_MC76_FAULTSTS: u32 = 0xF0065CF0;
const MTU_MC76_ERRINFO0: u32 = 0xF0065CF2;
const MTU_MC7_RDBFL9: u32 = 0xF0061772;
const MTU_MC76_ERRINFO1: u32 = 0xF0065CF4;
const MTU_MC76_ERRINFO2: u32 = 0xF0065CF6;
const MTU_MC76_ERRINFO3: u32 = 0xF0065CF8;
const MTU_MC76_ERRINFO4: u32 = 0xF0065CFA;
const MTU_MC77_CONFIG0: u32 = 0xF0065D00;
const MTU_MC77_CONFIG1: u32 = 0xF0065D02;
const MTU_MC77_MCONTROL: u32 = 0xF0065D04;
const MTU_MC77_MSTATUS: u32 = 0xF0065D06;
const MTU_MC77_RANGE: u32 = 0xF0065D08;
const MTU_MC77_REVID: u32 = 0xF0065D0C;
const MTU_MC7_RDBFL10: u32 = 0xF0061774;
const MTU_MC77_ECCS: u32 = 0xF0065D0E;
const MTU_MC77_ECCD: u32 = 0xF0065D10;
const MTU_MC77_ETRR0: u32 = 0xF0065D12;
const MTU_MC77_ETRR1: u32 = 0xF0065D14;
const MTU_MC77_ETRR2: u32 = 0xF0065D16;
const MTU_MC77_ETRR3: u32 = 0xF0065D18;
const MTU_MC77_ETRR4: u32 = 0xF0065D1A;
const MTU_MC77_RDBFL0: u32 = 0xF0065D60;
const MTU_MC77_RDBFL1: u32 = 0xF0065D62;
const MTU_MC77_RDBFL2: u32 = 0xF0065D64;
const MTU_MC7_RDBFL11: u32 = 0xF0061776;
const MTU_MC77_RDBFL3: u32 = 0xF0065D66;
const MTU_MC77_RDBFL4: u32 = 0xF0065D68;
const MTU_MC77_RDBFL5: u32 = 0xF0065D6A;
const MTU_MC77_RDBFL6: u32 = 0xF0065D6C;
const MTU_MC77_RDBFL7: u32 = 0xF0065D6E;
const MTU_MC77_RDBFL8: u32 = 0xF0065D70;
const MTU_MC77_RDBFL9: u32 = 0xF0065D72;
const MTU_MC77_RDBFL10: u32 = 0xF0065D74;
const MTU_MC77_RDBFL11: u32 = 0xF0065D76;
const MTU_MC77_RDBFL12: u32 = 0xF0065D78;
const MTU_MC7_RDBFL12: u32 = 0xF0061778;
const MTU_MC0_RDBFL12: u32 = 0xF0061078;
const MTU_MC77_RDBFL13: u32 = 0xF0065D7A;
const MTU_MC77_RDBFL14: u32 = 0xF0065D7C;
const MTU_MC77_RDBFL15: u32 = 0xF0065D7E;
const MTU_MC77_RDBFL16: u32 = 0xF0065D80;
const MTU_MC77_RDBFL17: u32 = 0xF0065D82;
const MTU_MC77_RDBFL18: u32 = 0xF0065D84;
const MTU_MC77_RDBFL19: u32 = 0xF0065D86;
const MTU_MC77_RDBFL20: u32 = 0xF0065D88;
const MTU_MC77_RDBFL21: u32 = 0xF0065D8A;
const MTU_MC77_RDBFL22: u32 = 0xF0065D8C;
const MTU_MC7_RDBFL13: u32 = 0xF006177A;
const MTU_MC77_RDBFL23: u32 = 0xF0065D8E;
const MTU_MC77_RDBFL24: u32 = 0xF0065D90;
const MTU_MC77_RDBFL25: u32 = 0xF0065D92;
const MTU_MC77_RDBFL26: u32 = 0xF0065D94;
const MTU_MC77_RDBFL27: u32 = 0xF0065D96;
const MTU_MC77_RDBFL28: u32 = 0xF0065D98;
const MTU_MC77_RDBFL29: u32 = 0xF0065D9A;
const MTU_MC77_RDBFL30: u32 = 0xF0065D9C;
const MTU_MC77_RDBFL31: u32 = 0xF0065D9E;
const MTU_MC77_RDBFL32: u32 = 0xF0065DA0;
const MTU_MC7_RDBFL14: u32 = 0xF006177C;
const MTU_MC77_RDBFL33: u32 = 0xF0065DA2;
const MTU_MC77_RDBFL34: u32 = 0xF0065DA4;
const MTU_MC77_RDBFL35: u32 = 0xF0065DA6;
const MTU_MC77_RDBFL36: u32 = 0xF0065DA8;
const MTU_MC77_RDBFL37: u32 = 0xF0065DAA;
const MTU_MC77_RDBFL38: u32 = 0xF0065DAC;
const MTU_MC77_RDBFL39: u32 = 0xF0065DAE;
const MTU_MC77_RDBFL40: u32 = 0xF0065DB0;
const MTU_MC77_RDBFL41: u32 = 0xF0065DB2;
const MTU_MC77_RDBFL42: u32 = 0xF0065DB4;
const MTU_MC7_RDBFL15: u32 = 0xF006177E;
const MTU_MC77_RDBFL43: u32 = 0xF0065DB6;
const MTU_MC77_RDBFL44: u32 = 0xF0065DB8;
const MTU_MC77_RDBFL45: u32 = 0xF0065DBA;
const MTU_MC77_RDBFL46: u32 = 0xF0065DBC;
const MTU_MC77_RDBFL47: u32 = 0xF0065DBE;
const MTU_MC77_RDBFL48: u32 = 0xF0065DC0;
const MTU_MC77_RDBFL49: u32 = 0xF0065DC2;
const MTU_MC77_RDBFL50: u32 = 0xF0065DC4;
const MTU_MC77_RDBFL51: u32 = 0xF0065DC6;
const MTU_MC77_RDBFL52: u32 = 0xF0065DC8;
const MTU_MC7_RDBFL16: u32 = 0xF0061780;
const MTU_MC77_RDBFL53: u32 = 0xF0065DCA;
const MTU_MC77_RDBFL54: u32 = 0xF0065DCC;
const MTU_MC77_RDBFL55: u32 = 0xF0065DCE;
const MTU_MC77_RDBFL56: u32 = 0xF0065DD0;
const MTU_MC77_RDBFL57: u32 = 0xF0065DD2;
const MTU_MC77_RDBFL58: u32 = 0xF0065DD4;
const MTU_MC77_RDBFL59: u32 = 0xF0065DD6;
const MTU_MC77_RDBFL60: u32 = 0xF0065DD8;
const MTU_MC77_RDBFL61: u32 = 0xF0065DDA;
const MTU_MC77_RDBFL62: u32 = 0xF0065DDC;
const MTU_MC7_RDBFL17: u32 = 0xF0061782;
const MTU_MC77_RDBFL63: u32 = 0xF0065DDE;
const MTU_MC77_RDBFL64: u32 = 0xF0065DE0;
const MTU_MC77_RDBFL65: u32 = 0xF0065DE2;
const MTU_MC77_RDBFL66: u32 = 0xF0065DE4;
const MTU_MC77_ALMSRCS: u32 = 0xF0065DEE;
const MTU_MC77_FAULTSTS: u32 = 0xF0065DF0;
const MTU_MC77_ERRINFO0: u32 = 0xF0065DF2;
const MTU_MC77_ERRINFO1: u32 = 0xF0065DF4;
const MTU_MC77_ERRINFO2: u32 = 0xF0065DF6;
const MTU_MC77_ERRINFO3: u32 = 0xF0065DF8;
const MTU_MC7_RDBFL18: u32 = 0xF0061784;
const MTU_MC77_ERRINFO4: u32 = 0xF0065DFA;
const MTU_MC78_CONFIG0: u32 = 0xF0065E00;
const MTU_MC78_CONFIG1: u32 = 0xF0065E02;
const MTU_MC78_MCONTROL: u32 = 0xF0065E04;
const MTU_MC78_MSTATUS: u32 = 0xF0065E06;
const MTU_MC78_RANGE: u32 = 0xF0065E08;
const MTU_MC78_REVID: u32 = 0xF0065E0C;
const MTU_MC78_ECCS: u32 = 0xF0065E0E;
const MTU_MC78_ECCD: u32 = 0xF0065E10;
const MTU_MC78_ETRR0: u32 = 0xF0065E12;
const MTU_MC7_RDBFL19: u32 = 0xF0061786;
const MTU_MC78_ETRR1: u32 = 0xF0065E14;
const MTU_MC78_ETRR2: u32 = 0xF0065E16;
const MTU_MC78_ETRR3: u32 = 0xF0065E18;
const MTU_MC78_ETRR4: u32 = 0xF0065E1A;
const MTU_MC78_RDBFL0: u32 = 0xF0065E60;
const MTU_MC78_RDBFL1: u32 = 0xF0065E62;
const MTU_MC78_RDBFL2: u32 = 0xF0065E64;
const MTU_MC78_RDBFL3: u32 = 0xF0065E66;
const MTU_MC78_RDBFL4: u32 = 0xF0065E68;
const MTU_MC78_RDBFL5: u32 = 0xF0065E6A;
const MTU_MC7_RDBFL20: u32 = 0xF0061788;
const MTU_MC78_RDBFL6: u32 = 0xF0065E6C;
const MTU_MC78_RDBFL7: u32 = 0xF0065E6E;
const MTU_MC78_RDBFL8: u32 = 0xF0065E70;
const MTU_MC78_RDBFL9: u32 = 0xF0065E72;
const MTU_MC78_RDBFL10: u32 = 0xF0065E74;
const MTU_MC78_RDBFL11: u32 = 0xF0065E76;
const MTU_MC78_RDBFL12: u32 = 0xF0065E78;
const MTU_MC78_RDBFL13: u32 = 0xF0065E7A;
const MTU_MC78_RDBFL14: u32 = 0xF0065E7C;
const MTU_MC78_RDBFL15: u32 = 0xF0065E7E;
const MTU_MC7_RDBFL21: u32 = 0xF006178A;
const MTU_MC78_RDBFL16: u32 = 0xF0065E80;
const MTU_MC78_RDBFL17: u32 = 0xF0065E82;
const MTU_MC78_RDBFL18: u32 = 0xF0065E84;
const MTU_MC78_RDBFL19: u32 = 0xF0065E86;
const MTU_MC78_RDBFL20: u32 = 0xF0065E88;
const MTU_MC78_RDBFL21: u32 = 0xF0065E8A;
const MTU_MC78_RDBFL22: u32 = 0xF0065E8C;
const MTU_MC78_RDBFL23: u32 = 0xF0065E8E;
const MTU_MC78_RDBFL24: u32 = 0xF0065E90;
const MTU_MC78_RDBFL25: u32 = 0xF0065E92;
const MTU_MC7_RDBFL22: u32 = 0xF006178C;
const MTU_MC0_RDBFL13: u32 = 0xF006107A;
const MTU_MC78_RDBFL26: u32 = 0xF0065E94;
const MTU_MC78_RDBFL27: u32 = 0xF0065E96;
const MTU_MC78_RDBFL28: u32 = 0xF0065E98;
const MTU_MC78_RDBFL29: u32 = 0xF0065E9A;
const MTU_MC78_RDBFL30: u32 = 0xF0065E9C;
const MTU_MC78_RDBFL31: u32 = 0xF0065E9E;
const MTU_MC78_RDBFL32: u32 = 0xF0065EA0;
const MTU_MC78_RDBFL33: u32 = 0xF0065EA2;
const MTU_MC78_RDBFL34: u32 = 0xF0065EA4;
const MTU_MC78_RDBFL35: u32 = 0xF0065EA6;
const MTU_MC7_RDBFL23: u32 = 0xF006178E;
const MTU_MC78_RDBFL36: u32 = 0xF0065EA8;
const MTU_MC78_RDBFL37: u32 = 0xF0065EAA;
const MTU_MC78_RDBFL38: u32 = 0xF0065EAC;
const MTU_MC78_RDBFL39: u32 = 0xF0065EAE;
const MTU_MC78_RDBFL40: u32 = 0xF0065EB0;
const MTU_MC78_RDBFL41: u32 = 0xF0065EB2;
const MTU_MC78_RDBFL42: u32 = 0xF0065EB4;
const MTU_MC78_RDBFL43: u32 = 0xF0065EB6;
const MTU_MC78_RDBFL44: u32 = 0xF0065EB8;
const MTU_MC78_RDBFL45: u32 = 0xF0065EBA;
const MTU_MC7_RDBFL24: u32 = 0xF0061790;
const MTU_MC78_RDBFL46: u32 = 0xF0065EBC;
const MTU_MC78_RDBFL47: u32 = 0xF0065EBE;
const MTU_MC78_RDBFL48: u32 = 0xF0065EC0;
const MTU_MC78_RDBFL49: u32 = 0xF0065EC2;
const MTU_MC78_RDBFL50: u32 = 0xF0065EC4;
const MTU_MC78_RDBFL51: u32 = 0xF0065EC6;
const MTU_MC78_RDBFL52: u32 = 0xF0065EC8;
const MTU_MC78_RDBFL53: u32 = 0xF0065ECA;
const MTU_MC78_RDBFL54: u32 = 0xF0065ECC;
const MTU_MC78_RDBFL55: u32 = 0xF0065ECE;
const MTU_MC7_RDBFL25: u32 = 0xF0061792;
const MTU_MC78_RDBFL56: u32 = 0xF0065ED0;
const MTU_MC78_RDBFL57: u32 = 0xF0065ED2;
const MTU_MC78_RDBFL58: u32 = 0xF0065ED4;
const MTU_MC78_RDBFL59: u32 = 0xF0065ED6;
const MTU_MC78_RDBFL60: u32 = 0xF0065ED8;
const MTU_MC78_RDBFL61: u32 = 0xF0065EDA;
const MTU_MC78_RDBFL62: u32 = 0xF0065EDC;
const MTU_MC78_RDBFL63: u32 = 0xF0065EDE;
const MTU_MC78_RDBFL64: u32 = 0xF0065EE0;
const MTU_MC78_RDBFL65: u32 = 0xF0065EE2;
const MTU_MC7_RDBFL26: u32 = 0xF0061794;
const MTU_MC78_RDBFL66: u32 = 0xF0065EE4;
const MTU_MC78_ALMSRCS: u32 = 0xF0065EEE;
const MTU_MC78_FAULTSTS: u32 = 0xF0065EF0;
const MTU_MC78_ERRINFO0: u32 = 0xF0065EF2;
const MTU_MC78_ERRINFO1: u32 = 0xF0065EF4;
const MTU_MC78_ERRINFO2: u32 = 0xF0065EF6;
const MTU_MC78_ERRINFO3: u32 = 0xF0065EF8;
const MTU_MC78_ERRINFO4: u32 = 0xF0065EFA;
const MTU_MC79_CONFIG0: u32 = 0xF0065F00;
const MTU_MC79_CONFIG1: u32 = 0xF0065F02;
const MTU_MC7_RDBFL27: u32 = 0xF0061796;
const MTU_MC79_MCONTROL: u32 = 0xF0065F04;
const MTU_MC79_MSTATUS: u32 = 0xF0065F06;
const MTU_MC79_RANGE: u32 = 0xF0065F08;
const MTU_MC79_REVID: u32 = 0xF0065F0C;
const MTU_MC79_ECCS: u32 = 0xF0065F0E;
const MTU_MC79_ECCD: u32 = 0xF0065F10;
const MTU_MC79_ETRR0: u32 = 0xF0065F12;
const MTU_MC79_ETRR1: u32 = 0xF0065F14;
const MTU_MC79_ETRR2: u32 = 0xF0065F16;
const MTU_MC79_ETRR3: u32 = 0xF0065F18;
const MTU_MC7_RDBFL28: u32 = 0xF0061798;
const MTU_MC79_ETRR4: u32 = 0xF0065F1A;
const MTU_MC79_RDBFL0: u32 = 0xF0065F60;
const MTU_MC79_RDBFL1: u32 = 0xF0065F62;
const MTU_MC79_RDBFL2: u32 = 0xF0065F64;
const MTU_MC79_RDBFL3: u32 = 0xF0065F66;
const MTU_MC79_RDBFL4: u32 = 0xF0065F68;
const MTU_MC79_RDBFL5: u32 = 0xF0065F6A;
const MTU_MC79_RDBFL6: u32 = 0xF0065F6C;
const MTU_MC79_RDBFL7: u32 = 0xF0065F6E;
const MTU_MC79_RDBFL8: u32 = 0xF0065F70;
const MTU_MC7_RDBFL29: u32 = 0xF006179A;
const MTU_MC79_RDBFL9: u32 = 0xF0065F72;
const MTU_MC79_RDBFL10: u32 = 0xF0065F74;
const MTU_MC79_RDBFL11: u32 = 0xF0065F76;
const MTU_MC79_RDBFL12: u32 = 0xF0065F78;
const MTU_MC79_RDBFL13: u32 = 0xF0065F7A;
const MTU_MC79_RDBFL14: u32 = 0xF0065F7C;
const MTU_MC79_RDBFL15: u32 = 0xF0065F7E;
const MTU_MC79_RDBFL16: u32 = 0xF0065F80;
const MTU_MC79_RDBFL17: u32 = 0xF0065F82;
const MTU_MC79_RDBFL18: u32 = 0xF0065F84;
const MTU_MC7_RDBFL30: u32 = 0xF006179C;
const MTU_MC79_RDBFL19: u32 = 0xF0065F86;
const MTU_MC79_RDBFL20: u32 = 0xF0065F88;
const MTU_MC79_RDBFL21: u32 = 0xF0065F8A;
const MTU_MC79_RDBFL22: u32 = 0xF0065F8C;
const MTU_MC79_RDBFL23: u32 = 0xF0065F8E;
const MTU_MC79_RDBFL24: u32 = 0xF0065F90;
const MTU_MC79_RDBFL25: u32 = 0xF0065F92;
const MTU_MC79_RDBFL26: u32 = 0xF0065F94;
const MTU_MC79_RDBFL27: u32 = 0xF0065F96;
const MTU_MC79_RDBFL28: u32 = 0xF0065F98;
const MTU_MC7_RDBFL31: u32 = 0xF006179E;
const MTU_MC79_RDBFL29: u32 = 0xF0065F9A;
const MTU_MC79_RDBFL30: u32 = 0xF0065F9C;
const MTU_MC79_RDBFL31: u32 = 0xF0065F9E;
const MTU_MC79_RDBFL32: u32 = 0xF0065FA0;
const MTU_MC79_RDBFL33: u32 = 0xF0065FA2;
const MTU_MC79_RDBFL34: u32 = 0xF0065FA4;
const MTU_MC79_RDBFL35: u32 = 0xF0065FA6;
const MTU_MC79_RDBFL36: u32 = 0xF0065FA8;
const MTU_MC79_RDBFL37: u32 = 0xF0065FAA;
const MTU_MC79_RDBFL38: u32 = 0xF0065FAC;
const MTU_MC7_RDBFL32: u32 = 0xF00617A0;
const MTU_MC0_RDBFL14: u32 = 0xF006107C;
const MTU_MC79_RDBFL39: u32 = 0xF0065FAE;
const MTU_MC79_RDBFL40: u32 = 0xF0065FB0;
const MTU_MC79_RDBFL41: u32 = 0xF0065FB2;
const MTU_MC79_RDBFL42: u32 = 0xF0065FB4;
const MTU_MC79_RDBFL43: u32 = 0xF0065FB6;
const MTU_MC79_RDBFL44: u32 = 0xF0065FB8;
const MTU_MC79_RDBFL45: u32 = 0xF0065FBA;
const MTU_MC79_RDBFL46: u32 = 0xF0065FBC;
const MTU_MC79_RDBFL47: u32 = 0xF0065FBE;
const MTU_MC79_RDBFL48: u32 = 0xF0065FC0;
const MTU_MC7_RDBFL33: u32 = 0xF00617A2;
const MTU_MC79_RDBFL49: u32 = 0xF0065FC2;
const MTU_MC79_RDBFL50: u32 = 0xF0065FC4;
const MTU_MC79_RDBFL51: u32 = 0xF0065FC6;
const MTU_MC79_RDBFL52: u32 = 0xF0065FC8;
const MTU_MC79_RDBFL53: u32 = 0xF0065FCA;
const MTU_MC79_RDBFL54: u32 = 0xF0065FCC;
const MTU_MC79_RDBFL55: u32 = 0xF0065FCE;
const MTU_MC79_RDBFL56: u32 = 0xF0065FD0;
const MTU_MC79_RDBFL57: u32 = 0xF0065FD2;
const MTU_MC79_RDBFL58: u32 = 0xF0065FD4;
const MTU_MC7_RDBFL34: u32 = 0xF00617A4;
const MTU_MC79_RDBFL59: u32 = 0xF0065FD6;
const MTU_MC79_RDBFL60: u32 = 0xF0065FD8;
const MTU_MC79_RDBFL61: u32 = 0xF0065FDA;
const MTU_MC79_RDBFL62: u32 = 0xF0065FDC;
const MTU_MC79_RDBFL63: u32 = 0xF0065FDE;
const MTU_MC79_RDBFL64: u32 = 0xF0065FE0;
const MTU_MC79_RDBFL65: u32 = 0xF0065FE2;
const MTU_MC79_RDBFL66: u32 = 0xF0065FE4;
const MTU_MC79_ALMSRCS: u32 = 0xF0065FEE;
const MTU_MC79_FAULTSTS: u32 = 0xF0065FF0;
const MTU_MC7_RDBFL35: u32 = 0xF00617A6;
const MTU_MC79_ERRINFO0: u32 = 0xF0065FF2;
const MTU_MC79_ERRINFO1: u32 = 0xF0065FF4;
const MTU_MC79_ERRINFO2: u32 = 0xF0065FF6;
const MTU_MC79_ERRINFO3: u32 = 0xF0065FF8;
const MTU_MC79_ERRINFO4: u32 = 0xF0065FFA;
const MTU_MC80_CONFIG0: u32 = 0xF0066000;
const MTU_MC80_CONFIG1: u32 = 0xF0066002;
const MTU_MC80_MCONTROL: u32 = 0xF0066004;
const MTU_MC80_MSTATUS: u32 = 0xF0066006;
const MTU_MC80_RANGE: u32 = 0xF0066008;
const MTU_MC7_RDBFL36: u32 = 0xF00617A8;
const MTU_MC80_REVID: u32 = 0xF006600C;
const MTU_MC80_ECCS: u32 = 0xF006600E;
const MTU_MC80_ECCD: u32 = 0xF0066010;
const MTU_MC80_ETRR0: u32 = 0xF0066012;
const MTU_MC80_ETRR1: u32 = 0xF0066014;
const MTU_MC80_ETRR2: u32 = 0xF0066016;
const MTU_MC80_ETRR3: u32 = 0xF0066018;
const MTU_MC80_ETRR4: u32 = 0xF006601A;
const MTU_MC80_RDBFL0: u32 = 0xF0066060;
const MTU_MC80_RDBFL1: u32 = 0xF0066062;
const MTU_MC7_RDBFL37: u32 = 0xF00617AA;
const MTU_MC80_RDBFL2: u32 = 0xF0066064;
const MTU_MC80_RDBFL3: u32 = 0xF0066066;
const MTU_MC80_RDBFL4: u32 = 0xF0066068;
const MTU_MC80_RDBFL5: u32 = 0xF006606A;
const MTU_MC80_RDBFL6: u32 = 0xF006606C;
const MTU_MC80_RDBFL7: u32 = 0xF006606E;
const MTU_MC80_RDBFL8: u32 = 0xF0066070;
const MTU_MC80_RDBFL9: u32 = 0xF0066072;
const MTU_MC80_RDBFL10: u32 = 0xF0066074;
const MTU_MC80_RDBFL11: u32 = 0xF0066076;
const MTU_MC7_RDBFL38: u32 = 0xF00617AC;
const MTU_MC80_RDBFL12: u32 = 0xF0066078;
const MTU_MC80_RDBFL13: u32 = 0xF006607A;
const MTU_MC80_RDBFL14: u32 = 0xF006607C;
const MTU_MC80_RDBFL15: u32 = 0xF006607E;
const MTU_MC80_RDBFL16: u32 = 0xF0066080;
const MTU_MC80_RDBFL17: u32 = 0xF0066082;
const MTU_MC80_RDBFL18: u32 = 0xF0066084;
const MTU_MC80_RDBFL19: u32 = 0xF0066086;
const MTU_MC80_RDBFL20: u32 = 0xF0066088;
const MTU_MC80_RDBFL21: u32 = 0xF006608A;
const MTU_MC7_RDBFL39: u32 = 0xF00617AE;
const MTU_MC80_RDBFL22: u32 = 0xF006608C;
const MTU_MC80_RDBFL23: u32 = 0xF006608E;
const MTU_MC80_RDBFL24: u32 = 0xF0066090;
const MTU_MC80_RDBFL25: u32 = 0xF0066092;
const MTU_MC80_RDBFL26: u32 = 0xF0066094;
const MTU_MC80_RDBFL27: u32 = 0xF0066096;
const MTU_MC80_RDBFL28: u32 = 0xF0066098;
const MTU_MC80_RDBFL29: u32 = 0xF006609A;
const MTU_MC80_RDBFL30: u32 = 0xF006609C;
const MTU_MC80_RDBFL31: u32 = 0xF006609E;
const MTU_MC7_RDBFL40: u32 = 0xF00617B0;
const MTU_MC80_RDBFL32: u32 = 0xF00660A0;
const MTU_MC80_RDBFL33: u32 = 0xF00660A2;
const MTU_MC80_RDBFL34: u32 = 0xF00660A4;
const MTU_MC80_RDBFL35: u32 = 0xF00660A6;
const MTU_MC80_RDBFL36: u32 = 0xF00660A8;
const MTU_MC80_RDBFL37: u32 = 0xF00660AA;
const MTU_MC80_RDBFL38: u32 = 0xF00660AC;
const MTU_MC80_RDBFL39: u32 = 0xF00660AE;
const MTU_MC80_RDBFL40: u32 = 0xF00660B0;
const MTU_MC80_RDBFL41: u32 = 0xF00660B2;
const MTU_MC7_RDBFL41: u32 = 0xF00617B2;
const MTU_MC80_RDBFL42: u32 = 0xF00660B4;
const MTU_MC80_RDBFL43: u32 = 0xF00660B6;
const MTU_MC80_RDBFL44: u32 = 0xF00660B8;
const MTU_MC80_RDBFL45: u32 = 0xF00660BA;
const MTU_MC80_RDBFL46: u32 = 0xF00660BC;
const MTU_MC80_RDBFL47: u32 = 0xF00660BE;
const MTU_MC80_RDBFL48: u32 = 0xF00660C0;
const MTU_MC80_RDBFL49: u32 = 0xF00660C2;
const MTU_MC80_RDBFL50: u32 = 0xF00660C4;
const MTU_MC80_RDBFL51: u32 = 0xF00660C6;
const MTU_MC7_RDBFL42: u32 = 0xF00617B4;
const MTU_MC0_RDBFL15: u32 = 0xF006107E;
const MTU_MC80_RDBFL52: u32 = 0xF00660C8;
const MTU_MC80_RDBFL53: u32 = 0xF00660CA;
const MTU_MC80_RDBFL54: u32 = 0xF00660CC;
const MTU_MC80_RDBFL55: u32 = 0xF00660CE;
const MTU_MC80_RDBFL56: u32 = 0xF00660D0;
const MTU_MC80_RDBFL57: u32 = 0xF00660D2;
const MTU_MC80_RDBFL58: u32 = 0xF00660D4;
const MTU_MC80_RDBFL59: u32 = 0xF00660D6;
const MTU_MC80_RDBFL60: u32 = 0xF00660D8;
const MTU_MC80_RDBFL61: u32 = 0xF00660DA;
const MTU_MC7_RDBFL43: u32 = 0xF00617B6;
const MTU_MC80_RDBFL62: u32 = 0xF00660DC;
const MTU_MC80_RDBFL63: u32 = 0xF00660DE;
const MTU_MC80_RDBFL64: u32 = 0xF00660E0;
const MTU_MC80_RDBFL65: u32 = 0xF00660E2;
const MTU_MC80_RDBFL66: u32 = 0xF00660E4;
const MTU_MC80_ALMSRCS: u32 = 0xF00660EE;
const MTU_MC80_FAULTSTS: u32 = 0xF00660F0;
const MTU_MC80_ERRINFO0: u32 = 0xF00660F2;
const MTU_MC80_ERRINFO1: u32 = 0xF00660F4;
const MTU_MC80_ERRINFO2: u32 = 0xF00660F6;
const MTU_MC7_RDBFL44: u32 = 0xF00617B8;
const MTU_MC80_ERRINFO3: u32 = 0xF00660F8;
const MTU_MC80_ERRINFO4: u32 = 0xF00660FA;
const MTU_MC81_CONFIG0: u32 = 0xF0066100;
const MTU_MC81_CONFIG1: u32 = 0xF0066102;
const MTU_MC81_MCONTROL: u32 = 0xF0066104;
const MTU_MC81_MSTATUS: u32 = 0xF0066106;
const MTU_MC81_RANGE: u32 = 0xF0066108;
const MTU_MC81_REVID: u32 = 0xF006610C;
const MTU_MC81_ECCS: u32 = 0xF006610E;
const MTU_MC81_ECCD: u32 = 0xF0066110;
const MTU_MC7_RDBFL45: u32 = 0xF00617BA;
const MTU_MC81_ETRR0: u32 = 0xF0066112;
const MTU_MC81_ETRR1: u32 = 0xF0066114;
const MTU_MC81_ETRR2: u32 = 0xF0066116;
const MTU_MC81_ETRR3: u32 = 0xF0066118;
const MTU_MC81_ETRR4: u32 = 0xF006611A;
const MTU_MC81_RDBFL0: u32 = 0xF0066160;
const MTU_MC81_RDBFL1: u32 = 0xF0066162;
const MTU_MC81_RDBFL2: u32 = 0xF0066164;
const MTU_MC81_RDBFL3: u32 = 0xF0066166;
const MTU_MC81_RDBFL4: u32 = 0xF0066168;
const MTU_MC7_RDBFL46: u32 = 0xF00617BC;
const MTU_MC81_RDBFL5: u32 = 0xF006616A;
const MTU_MC81_RDBFL6: u32 = 0xF006616C;
const MTU_MC81_RDBFL7: u32 = 0xF006616E;
const MTU_MC81_RDBFL8: u32 = 0xF0066170;
const MTU_MC81_RDBFL9: u32 = 0xF0066172;
const MTU_MC81_RDBFL10: u32 = 0xF0066174;
const MTU_MC81_RDBFL11: u32 = 0xF0066176;
const MTU_MC81_RDBFL12: u32 = 0xF0066178;
const MTU_MC81_RDBFL13: u32 = 0xF006617A;
const MTU_MC81_RDBFL14: u32 = 0xF006617C;
const MTU_MC7_RDBFL47: u32 = 0xF00617BE;
const MTU_MC81_RDBFL15: u32 = 0xF006617E;
const MTU_MC81_RDBFL16: u32 = 0xF0066180;
const MTU_MC81_RDBFL17: u32 = 0xF0066182;
const MTU_MC81_RDBFL18: u32 = 0xF0066184;
const MTU_MC81_RDBFL19: u32 = 0xF0066186;
const MTU_MC81_RDBFL20: u32 = 0xF0066188;
const MTU_MC81_RDBFL21: u32 = 0xF006618A;
const MTU_MC81_RDBFL22: u32 = 0xF006618C;
const MTU_MC81_RDBFL23: u32 = 0xF006618E;
const MTU_MC81_RDBFL24: u32 = 0xF0066190;
const MTU_MC7_RDBFL48: u32 = 0xF00617C0;
const MTU_MC81_RDBFL25: u32 = 0xF0066192;
const MTU_MC81_RDBFL26: u32 = 0xF0066194;
const MTU_MC81_RDBFL27: u32 = 0xF0066196;
const MTU_MC81_RDBFL28: u32 = 0xF0066198;
const MTU_MC81_RDBFL29: u32 = 0xF006619A;
const MTU_MC81_RDBFL30: u32 = 0xF006619C;
const MTU_MC81_RDBFL31: u32 = 0xF006619E;
const MTU_MC81_RDBFL32: u32 = 0xF00661A0;
const MTU_MC81_RDBFL33: u32 = 0xF00661A2;
const MTU_MC81_RDBFL34: u32 = 0xF00661A4;
const MTU_MC7_RDBFL49: u32 = 0xF00617C2;
const MTU_MC81_RDBFL35: u32 = 0xF00661A6;
const MTU_MC81_RDBFL36: u32 = 0xF00661A8;
const MTU_MC81_RDBFL37: u32 = 0xF00661AA;
const MTU_MC81_RDBFL38: u32 = 0xF00661AC;
const MTU_MC81_RDBFL39: u32 = 0xF00661AE;
const MTU_MC81_RDBFL40: u32 = 0xF00661B0;
const MTU_MC81_RDBFL41: u32 = 0xF00661B2;
const MTU_MC81_RDBFL42: u32 = 0xF00661B4;
const MTU_MC81_RDBFL43: u32 = 0xF00661B6;
const MTU_MC81_RDBFL44: u32 = 0xF00661B8;
const MTU_MC7_RDBFL50: u32 = 0xF00617C4;
const MTU_MC81_RDBFL45: u32 = 0xF00661BA;
const MTU_MC81_RDBFL46: u32 = 0xF00661BC;
const MTU_MC81_RDBFL47: u32 = 0xF00661BE;
const MTU_MC81_RDBFL48: u32 = 0xF00661C0;
const MTU_MC81_RDBFL49: u32 = 0xF00661C2;
const MTU_MC81_RDBFL50: u32 = 0xF00661C4;
const MTU_MC81_RDBFL51: u32 = 0xF00661C6;
const MTU_MC81_RDBFL52: u32 = 0xF00661C8;
const MTU_MC81_RDBFL53: u32 = 0xF00661CA;
const MTU_MC81_RDBFL54: u32 = 0xF00661CC;
const MTU_MC7_RDBFL51: u32 = 0xF00617C6;
const MTU_MC81_RDBFL55: u32 = 0xF00661CE;
const MTU_MC81_RDBFL56: u32 = 0xF00661D0;
const MTU_MC81_RDBFL57: u32 = 0xF00661D2;
const MTU_MC81_RDBFL58: u32 = 0xF00661D4;
const MTU_MC81_RDBFL59: u32 = 0xF00661D6;
const MTU_MC81_RDBFL60: u32 = 0xF00661D8;
const MTU_MC81_RDBFL61: u32 = 0xF00661DA;
const MTU_MC81_RDBFL62: u32 = 0xF00661DC;
const MTU_MC81_RDBFL63: u32 = 0xF00661DE;
const MTU_MC81_RDBFL64: u32 = 0xF00661E0;
const MTU_MC7_RDBFL52: u32 = 0xF00617C8;
const MTU_MC0_RDBFL16: u32 = 0xF0061080;
const MTU_MC81_RDBFL65: u32 = 0xF00661E2;
const MTU_MC81_RDBFL66: u32 = 0xF00661E4;
const MTU_MC81_ALMSRCS: u32 = 0xF00661EE;
const MTU_MC81_FAULTSTS: u32 = 0xF00661F0;
const MTU_MC81_ERRINFO0: u32 = 0xF00661F2;
const MTU_MC81_ERRINFO1: u32 = 0xF00661F4;
const MTU_MC81_ERRINFO2: u32 = 0xF00661F6;
const MTU_MC81_ERRINFO3: u32 = 0xF00661F8;
const MTU_MC81_ERRINFO4: u32 = 0xF00661FA;
const MTU_MC82_CONFIG0: u32 = 0xF0066200;
const MTU_MC7_RDBFL53: u32 = 0xF00617CA;
const MTU_MC82_CONFIG1: u32 = 0xF0066202;
const MTU_MC82_MCONTROL: u32 = 0xF0066204;
const MTU_MC82_MSTATUS: u32 = 0xF0066206;
const MTU_MC82_RANGE: u32 = 0xF0066208;
const MTU_MC82_REVID: u32 = 0xF006620C;
const MTU_MC82_ECCS: u32 = 0xF006620E;
const MTU_MC82_ECCD: u32 = 0xF0066210;
const MTU_MC82_ETRR0: u32 = 0xF0066212;
const MTU_MC82_ETRR1: u32 = 0xF0066214;
const MTU_MC82_ETRR2: u32 = 0xF0066216;
const MTU_MC7_RDBFL54: u32 = 0xF00617CC;
const MTU_MC82_ETRR3: u32 = 0xF0066218;
const MTU_MC82_ETRR4: u32 = 0xF006621A;
const MTU_MC82_RDBFL0: u32 = 0xF0066260;
const MTU_MC82_RDBFL1: u32 = 0xF0066262;
const MTU_MC82_RDBFL2: u32 = 0xF0066264;
const MTU_MC82_RDBFL3: u32 = 0xF0066266;
const MTU_MC82_RDBFL4: u32 = 0xF0066268;
const MTU_MC82_RDBFL5: u32 = 0xF006626A;
const MTU_MC82_RDBFL6: u32 = 0xF006626C;
const MTU_MC82_RDBFL7: u32 = 0xF006626E;
const MTU_MC7_RDBFL55: u32 = 0xF00617CE;
const MTU_MC82_RDBFL8: u32 = 0xF0066270;
const MTU_MC82_RDBFL9: u32 = 0xF0066272;
const MTU_MC82_RDBFL10: u32 = 0xF0066274;
const MTU_MC82_RDBFL11: u32 = 0xF0066276;
const MTU_MC82_RDBFL12: u32 = 0xF0066278;
const MTU_MC82_RDBFL13: u32 = 0xF006627A;
const MTU_MC82_RDBFL14: u32 = 0xF006627C;
const MTU_MC82_RDBFL15: u32 = 0xF006627E;
const MTU_MC82_RDBFL16: u32 = 0xF0066280;
const MTU_MC82_RDBFL17: u32 = 0xF0066282;
const MTU_MC7_RDBFL56: u32 = 0xF00617D0;
const MTU_MC82_RDBFL18: u32 = 0xF0066284;
const MTU_MC82_RDBFL19: u32 = 0xF0066286;
const MTU_MC82_RDBFL20: u32 = 0xF0066288;
const MTU_MC82_RDBFL21: u32 = 0xF006628A;
const MTU_MC82_RDBFL22: u32 = 0xF006628C;
const MTU_MC82_RDBFL23: u32 = 0xF006628E;
const MTU_MC82_RDBFL24: u32 = 0xF0066290;
const MTU_MC82_RDBFL25: u32 = 0xF0066292;
const MTU_MC82_RDBFL26: u32 = 0xF0066294;
const MTU_MC82_RDBFL27: u32 = 0xF0066296;
const MTU_MC7_RDBFL57: u32 = 0xF00617D2;
const MTU_MC82_RDBFL28: u32 = 0xF0066298;
const MTU_MC82_RDBFL29: u32 = 0xF006629A;
const MTU_MC82_RDBFL30: u32 = 0xF006629C;
const MTU_MC82_RDBFL31: u32 = 0xF006629E;
const MTU_MC82_RDBFL32: u32 = 0xF00662A0;
const MTU_MC82_RDBFL33: u32 = 0xF00662A2;
const MTU_MC82_RDBFL34: u32 = 0xF00662A4;
const MTU_MC82_RDBFL35: u32 = 0xF00662A6;
const MTU_MC82_RDBFL36: u32 = 0xF00662A8;
const MTU_MC82_RDBFL37: u32 = 0xF00662AA;
const MTU_MC7_RDBFL58: u32 = 0xF00617D4;
const MTU_MC82_RDBFL38: u32 = 0xF00662AC;
const MTU_MC82_RDBFL39: u32 = 0xF00662AE;
const MTU_MC82_RDBFL40: u32 = 0xF00662B0;
const MTU_MC82_RDBFL41: u32 = 0xF00662B2;
const MTU_MC82_RDBFL42: u32 = 0xF00662B4;
const MTU_MC82_RDBFL43: u32 = 0xF00662B6;
const MTU_MC82_RDBFL44: u32 = 0xF00662B8;
const MTU_MC82_RDBFL45: u32 = 0xF00662BA;
const MTU_MC82_RDBFL46: u32 = 0xF00662BC;
const MTU_MC82_RDBFL47: u32 = 0xF00662BE;
const MTU_MC7_RDBFL59: u32 = 0xF00617D6;
const MTU_MC82_RDBFL48: u32 = 0xF00662C0;
const MTU_MC82_RDBFL49: u32 = 0xF00662C2;
const MTU_MC82_RDBFL50: u32 = 0xF00662C4;
const MTU_MC82_RDBFL51: u32 = 0xF00662C6;
const MTU_MC82_RDBFL52: u32 = 0xF00662C8;
const MTU_MC82_RDBFL53: u32 = 0xF00662CA;
const MTU_MC82_RDBFL54: u32 = 0xF00662CC;
const MTU_MC82_RDBFL55: u32 = 0xF00662CE;
const MTU_MC82_RDBFL56: u32 = 0xF00662D0;
const MTU_MC82_RDBFL57: u32 = 0xF00662D2;
const MTU_MC7_RDBFL60: u32 = 0xF00617D8;
const MTU_MC82_RDBFL58: u32 = 0xF00662D4;
const MTU_MC82_RDBFL59: u32 = 0xF00662D6;
const MTU_MC82_RDBFL60: u32 = 0xF00662D8;
const MTU_MC82_RDBFL61: u32 = 0xF00662DA;
const MTU_MC82_RDBFL62: u32 = 0xF00662DC;
const MTU_MC82_RDBFL63: u32 = 0xF00662DE;
const MTU_MC82_RDBFL64: u32 = 0xF00662E0;
const MTU_MC82_RDBFL65: u32 = 0xF00662E2;
const MTU_MC82_RDBFL66: u32 = 0xF00662E4;
const MTU_MC82_ALMSRCS: u32 = 0xF00662EE;
const MTU_MC7_RDBFL61: u32 = 0xF00617DA;
const MTU_MC82_FAULTSTS: u32 = 0xF00662F0;
const MTU_MC82_ERRINFO0: u32 = 0xF00662F2;
const MTU_MC82_ERRINFO1: u32 = 0xF00662F4;
const MTU_MC82_ERRINFO2: u32 = 0xF00662F6;
const MTU_MC82_ERRINFO3: u32 = 0xF00662F8;
const MTU_MC82_ERRINFO4: u32 = 0xF00662FA;
const MTU_MC83_CONFIG0: u32 = 0xF0066300;
const MTU_MC83_CONFIG1: u32 = 0xF0066302;
const MTU_MC83_MCONTROL: u32 = 0xF0066304;
const MTU_MC83_MSTATUS: u32 = 0xF0066306;
const MTU_MC7_RDBFL62: u32 = 0xF00617DC;
const MTU_MC0_RDBFL17: u32 = 0xF0061082;
const MTU_MC83_RANGE: u32 = 0xF0066308;
const MTU_MC83_REVID: u32 = 0xF006630C;
const MTU_MC83_ECCS: u32 = 0xF006630E;
const MTU_MC83_ECCD: u32 = 0xF0066310;
const MTU_MC83_ETRR0: u32 = 0xF0066312;
const MTU_MC83_ETRR1: u32 = 0xF0066314;
const MTU_MC83_ETRR2: u32 = 0xF0066316;
const MTU_MC83_ETRR3: u32 = 0xF0066318;
const MTU_MC83_ETRR4: u32 = 0xF006631A;
const MTU_MC83_RDBFL0: u32 = 0xF0066360;
const MTU_MC7_RDBFL63: u32 = 0xF00617DE;
const MTU_MC83_RDBFL1: u32 = 0xF0066362;
const MTU_MC83_RDBFL2: u32 = 0xF0066364;
const MTU_MC83_RDBFL3: u32 = 0xF0066366;
const MTU_MC83_RDBFL4: u32 = 0xF0066368;
const MTU_MC83_RDBFL5: u32 = 0xF006636A;
const MTU_MC83_RDBFL6: u32 = 0xF006636C;
const MTU_MC83_RDBFL7: u32 = 0xF006636E;
const MTU_MC83_RDBFL8: u32 = 0xF0066370;
const MTU_MC83_RDBFL9: u32 = 0xF0066372;
const MTU_MC83_RDBFL10: u32 = 0xF0066374;
const MTU_MC7_RDBFL64: u32 = 0xF00617E0;
const MTU_MC83_RDBFL11: u32 = 0xF0066376;
const MTU_MC83_RDBFL12: u32 = 0xF0066378;
const MTU_MC83_RDBFL13: u32 = 0xF006637A;
const MTU_MC83_RDBFL14: u32 = 0xF006637C;
const MTU_MC83_RDBFL15: u32 = 0xF006637E;
const MTU_MC83_RDBFL16: u32 = 0xF0066380;
const MTU_MC83_RDBFL17: u32 = 0xF0066382;
const MTU_MC83_RDBFL18: u32 = 0xF0066384;
const MTU_MC83_RDBFL19: u32 = 0xF0066386;
const MTU_MC83_RDBFL20: u32 = 0xF0066388;
const MTU_MC7_RDBFL65: u32 = 0xF00617E2;
const MTU_MC83_RDBFL21: u32 = 0xF006638A;
const MTU_MC83_RDBFL22: u32 = 0xF006638C;
const MTU_MC83_RDBFL23: u32 = 0xF006638E;
const MTU_MC83_RDBFL24: u32 = 0xF0066390;
const MTU_MC83_RDBFL25: u32 = 0xF0066392;
const MTU_MC83_RDBFL26: u32 = 0xF0066394;
const MTU_MC83_RDBFL27: u32 = 0xF0066396;
const MTU_MC83_RDBFL28: u32 = 0xF0066398;
const MTU_MC83_RDBFL29: u32 = 0xF006639A;
const MTU_MC83_RDBFL30: u32 = 0xF006639C;
const MTU_MC7_RDBFL66: u32 = 0xF00617E4;
const MTU_MC83_RDBFL31: u32 = 0xF006639E;
const MTU_MC83_RDBFL32: u32 = 0xF00663A0;
const MTU_MC83_RDBFL33: u32 = 0xF00663A2;
const MTU_MC83_RDBFL34: u32 = 0xF00663A4;
const MTU_MC83_RDBFL35: u32 = 0xF00663A6;
const MTU_MC83_RDBFL36: u32 = 0xF00663A8;
const MTU_MC83_RDBFL37: u32 = 0xF00663AA;
const MTU_MC83_RDBFL38: u32 = 0xF00663AC;
const MTU_MC83_RDBFL39: u32 = 0xF00663AE;
const MTU_MC83_RDBFL40: u32 = 0xF00663B0;
const MTU_MC7_ALMSRCS: u32 = 0xF00617EE;
const MTU_MC83_RDBFL41: u32 = 0xF00663B2;
const MTU_MC83_RDBFL42: u32 = 0xF00663B4;
const MTU_MC83_RDBFL43: u32 = 0xF00663B6;
const MTU_MC83_RDBFL44: u32 = 0xF00663B8;
const MTU_MC83_RDBFL45: u32 = 0xF00663BA;
const MTU_MC83_RDBFL46: u32 = 0xF00663BC;
const MTU_MC83_RDBFL47: u32 = 0xF00663BE;
const MTU_MC83_RDBFL48: u32 = 0xF00663C0;
const MTU_MC83_RDBFL49: u32 = 0xF00663C2;
const MTU_MC83_RDBFL50: u32 = 0xF00663C4;
const MTU_MC7_FAULTSTS: u32 = 0xF00617F0;
const MTU_MC83_RDBFL51: u32 = 0xF00663C6;
const MTU_MC83_RDBFL52: u32 = 0xF00663C8;
const MTU_MC83_RDBFL53: u32 = 0xF00663CA;
const MTU_MC83_RDBFL54: u32 = 0xF00663CC;
const MTU_MC83_RDBFL55: u32 = 0xF00663CE;
const MTU_MC83_RDBFL56: u32 = 0xF00663D0;
const MTU_MC83_RDBFL57: u32 = 0xF00663D2;
const MTU_MC83_RDBFL58: u32 = 0xF00663D4;
const MTU_MC83_RDBFL59: u32 = 0xF00663D6;
const MTU_MC83_RDBFL60: u32 = 0xF00663D8;
const MTU_MC7_ERRINFO0: u32 = 0xF00617F2;
const MTU_MC83_RDBFL61: u32 = 0xF00663DA;
const MTU_MC83_RDBFL62: u32 = 0xF00663DC;
const MTU_MC83_RDBFL63: u32 = 0xF00663DE;
const MTU_MC83_RDBFL64: u32 = 0xF00663E0;
const MTU_MC83_RDBFL65: u32 = 0xF00663E2;
const MTU_MC83_RDBFL66: u32 = 0xF00663E4;
const MTU_MC83_ALMSRCS: u32 = 0xF00663EE;
const MTU_MC83_FAULTSTS: u32 = 0xF00663F0;
const MTU_MC83_ERRINFO0: u32 = 0xF00663F2;
const MTU_MC83_ERRINFO1: u32 = 0xF00663F4;
const MTU_MC7_ERRINFO1: u32 = 0xF00617F4;
const MTU_MC83_ERRINFO2: u32 = 0xF00663F6;
const MTU_MC83_ERRINFO3: u32 = 0xF00663F8;
const MTU_MC83_ERRINFO4: u32 = 0xF00663FA;
const MTU_MC84_CONFIG0: u32 = 0xF0066400;
const MTU_MC84_CONFIG1: u32 = 0xF0066402;
const MTU_MC84_MCONTROL: u32 = 0xF0066404;
const MTU_MC84_MSTATUS: u32 = 0xF0066406;
const MTU_MC84_RANGE: u32 = 0xF0066408;
const MTU_MC84_REVID: u32 = 0xF006640C;
const MTU_MC84_ECCS: u32 = 0xF006640E;
const MTU_MC7_ERRINFO2: u32 = 0xF00617F6;
const MTU_MC84_ECCD: u32 = 0xF0066410;
const MTU_MC84_ETRR0: u32 = 0xF0066412;
const MTU_MC84_ETRR1: u32 = 0xF0066414;
const MTU_MC84_ETRR2: u32 = 0xF0066416;
const MTU_MC84_ETRR3: u32 = 0xF0066418;
const MTU_MC84_ETRR4: u32 = 0xF006641A;
const MTU_MC84_RDBFL0: u32 = 0xF0066460;
const MTU_MC84_RDBFL1: u32 = 0xF0066462;
const MTU_MC84_RDBFL2: u32 = 0xF0066464;
const MTU_MC84_RDBFL3: u32 = 0xF0066466;
const MTU_MC7_ERRINFO3: u32 = 0xF00617F8;
const MTU_MC0_RDBFL18: u32 = 0xF0061084;
const MTU_MC84_RDBFL4: u32 = 0xF0066468;
const MTU_MC84_RDBFL5: u32 = 0xF006646A;
const MTU_MC84_RDBFL6: u32 = 0xF006646C;
const MTU_MC84_RDBFL7: u32 = 0xF006646E;
const MTU_MC84_RDBFL8: u32 = 0xF0066470;
const MTU_MC84_RDBFL9: u32 = 0xF0066472;
const MTU_MC84_RDBFL10: u32 = 0xF0066474;
const MTU_MC84_RDBFL11: u32 = 0xF0066476;
const MTU_MC84_RDBFL12: u32 = 0xF0066478;
const MTU_MC84_RDBFL13: u32 = 0xF006647A;
const MTU_MC7_ERRINFO4: u32 = 0xF00617FA;
const MTU_MC84_RDBFL14: u32 = 0xF006647C;
const MTU_MC84_RDBFL15: u32 = 0xF006647E;
const MTU_MC84_RDBFL16: u32 = 0xF0066480;
const MTU_MC84_RDBFL17: u32 = 0xF0066482;
const MTU_MC84_RDBFL18: u32 = 0xF0066484;
const MTU_MC84_RDBFL19: u32 = 0xF0066486;
const MTU_MC84_RDBFL20: u32 = 0xF0066488;
const MTU_MC84_RDBFL21: u32 = 0xF006648A;
const MTU_MC84_RDBFL22: u32 = 0xF006648C;
const MTU_MC84_RDBFL23: u32 = 0xF006648E;
const MTU_MC8_CONFIG0: u32 = 0xF0061800;
const MTU_MC84_RDBFL24: u32 = 0xF0066490;
const MTU_MC84_RDBFL25: u32 = 0xF0066492;
const MTU_MC84_RDBFL26: u32 = 0xF0066494;
const MTU_MC84_RDBFL27: u32 = 0xF0066496;
const MTU_MC84_RDBFL28: u32 = 0xF0066498;
const MTU_MC84_RDBFL29: u32 = 0xF006649A;
const MTU_MC84_RDBFL30: u32 = 0xF006649C;
const MTU_MC84_RDBFL31: u32 = 0xF006649E;
const MTU_MC84_RDBFL32: u32 = 0xF00664A0;
const MTU_MC84_RDBFL33: u32 = 0xF00664A2;
const MTU_MC8_CONFIG1: u32 = 0xF0061802;
const MTU_MC84_RDBFL34: u32 = 0xF00664A4;
const MTU_MC84_RDBFL35: u32 = 0xF00664A6;
const MTU_MC84_RDBFL36: u32 = 0xF00664A8;
const MTU_MC84_RDBFL37: u32 = 0xF00664AA;
const MTU_MC84_RDBFL38: u32 = 0xF00664AC;
const MTU_MC84_RDBFL39: u32 = 0xF00664AE;
const MTU_MC84_RDBFL40: u32 = 0xF00664B0;
const MTU_MC84_RDBFL41: u32 = 0xF00664B2;
const MTU_MC84_RDBFL42: u32 = 0xF00664B4;
const MTU_MC84_RDBFL43: u32 = 0xF00664B6;
const MTU_MC8_MCONTROL: u32 = 0xF0061804;
const MTU_MC84_RDBFL44: u32 = 0xF00664B8;
const MTU_MC84_RDBFL45: u32 = 0xF00664BA;
const MTU_MC84_RDBFL46: u32 = 0xF00664BC;
const MTU_MC84_RDBFL47: u32 = 0xF00664BE;
const MTU_MC84_RDBFL48: u32 = 0xF00664C0;
const MTU_MC84_RDBFL49: u32 = 0xF00664C2;
const MTU_MC84_RDBFL50: u32 = 0xF00664C4;
const MTU_MC84_RDBFL51: u32 = 0xF00664C6;
const MTU_MC84_RDBFL52: u32 = 0xF00664C8;
const MTU_MC84_RDBFL53: u32 = 0xF00664CA;
const MTU_MC8_MSTATUS: u32 = 0xF0061806;
const MTU_MC84_RDBFL54: u32 = 0xF00664CC;
const MTU_MC84_RDBFL55: u32 = 0xF00664CE;
const MTU_MC84_RDBFL56: u32 = 0xF00664D0;
const MTU_MC84_RDBFL57: u32 = 0xF00664D2;
const MTU_MC84_RDBFL58: u32 = 0xF00664D4;
const MTU_MC84_RDBFL59: u32 = 0xF00664D6;
const MTU_MC84_RDBFL60: u32 = 0xF00664D8;
const MTU_MC84_RDBFL61: u32 = 0xF00664DA;
const MTU_MC84_RDBFL62: u32 = 0xF00664DC;
const MTU_MC84_RDBFL63: u32 = 0xF00664DE;
const MTU_MC8_RANGE: u32 = 0xF0061808;
const MTU_MC84_RDBFL64: u32 = 0xF00664E0;
const MTU_MC84_RDBFL65: u32 = 0xF00664E2;
const MTU_MC84_RDBFL66: u32 = 0xF00664E4;
const MTU_MC84_ALMSRCS: u32 = 0xF00664EE;
const MTU_MC84_FAULTSTS: u32 = 0xF00664F0;
const MTU_MC84_ERRINFO0: u32 = 0xF00664F2;
const MTU_MC84_ERRINFO1: u32 = 0xF00664F4;
const MTU_MC84_ERRINFO2: u32 = 0xF00664F6;
const MTU_MC84_ERRINFO3: u32 = 0xF00664F8;
const MTU_MC84_ERRINFO4: u32 = 0xF00664FA;
const MTU_MC8_REVID: u32 = 0xF006180C;
const MTU_MC85_CONFIG0: u32 = 0xF0066500;
const MTU_MC85_CONFIG1: u32 = 0xF0066502;
const MTU_MC85_MCONTROL: u32 = 0xF0066504;
const MTU_MC85_MSTATUS: u32 = 0xF0066506;
const MTU_MC85_RANGE: u32 = 0xF0066508;
const MTU_MC85_REVID: u32 = 0xF006650C;
const MTU_MC85_ECCS: u32 = 0xF006650E;
const MTU_MC85_ECCD: u32 = 0xF0066510;
const MTU_MC85_ETRR0: u32 = 0xF0066512;
const MTU_MC85_ETRR1: u32 = 0xF0066514;
const MTU_MC8_ECCS: u32 = 0xF006180E;
const MTU_MC85_ETRR2: u32 = 0xF0066516;
const MTU_MC85_ETRR3: u32 = 0xF0066518;
const MTU_MC85_ETRR4: u32 = 0xF006651A;
const MTU_MC85_RDBFL0: u32 = 0xF0066560;
const MTU_MC85_RDBFL1: u32 = 0xF0066562;
const MTU_MC85_RDBFL2: u32 = 0xF0066564;
const MTU_MC85_RDBFL3: u32 = 0xF0066566;
const MTU_MC85_RDBFL4: u32 = 0xF0066568;
const MTU_MC85_RDBFL5: u32 = 0xF006656A;
const MTU_MC85_RDBFL6: u32 = 0xF006656C;
const MTU_MC8_ECCD: u32 = 0xF0061810;
const MTU_MC85_RDBFL7: u32 = 0xF006656E;
const MTU_MC85_RDBFL8: u32 = 0xF0066570;
const MTU_MC85_RDBFL9: u32 = 0xF0066572;
const MTU_MC85_RDBFL10: u32 = 0xF0066574;
const MTU_MC85_RDBFL11: u32 = 0xF0066576;
const MTU_MC85_RDBFL12: u32 = 0xF0066578;
const MTU_MC85_RDBFL13: u32 = 0xF006657A;
const MTU_MC85_RDBFL14: u32 = 0xF006657C;
const MTU_MC85_RDBFL15: u32 = 0xF006657E;
const MTU_MC85_RDBFL16: u32 = 0xF0066580;
const MTU_MC8_ETRR0: u32 = 0xF0061812;
const MTU_MC0_RDBFL19: u32 = 0xF0061086;
const MTU_MC85_RDBFL17: u32 = 0xF0066582;
const MTU_MC85_RDBFL18: u32 = 0xF0066584;
const MTU_MC85_RDBFL19: u32 = 0xF0066586;
const MTU_MC85_RDBFL20: u32 = 0xF0066588;
const MTU_MC85_RDBFL21: u32 = 0xF006658A;
const MTU_MC85_RDBFL22: u32 = 0xF006658C;
const MTU_MC85_RDBFL23: u32 = 0xF006658E;
const MTU_MC85_RDBFL24: u32 = 0xF0066590;
const MTU_MC85_RDBFL25: u32 = 0xF0066592;
const MTU_MC85_RDBFL26: u32 = 0xF0066594;
const MTU_MC8_ETRR1: u32 = 0xF0061814;
const MTU_MC85_RDBFL27: u32 = 0xF0066596;
const MTU_MC85_RDBFL28: u32 = 0xF0066598;
const MTU_MC85_RDBFL29: u32 = 0xF006659A;
const MTU_MC85_RDBFL30: u32 = 0xF006659C;
const MTU_MC85_RDBFL31: u32 = 0xF006659E;
const MTU_MC85_RDBFL32: u32 = 0xF00665A0;
const MTU_MC85_RDBFL33: u32 = 0xF00665A2;
const MTU_MC85_RDBFL34: u32 = 0xF00665A4;
const MTU_MC85_RDBFL35: u32 = 0xF00665A6;
const MTU_MC85_RDBFL36: u32 = 0xF00665A8;
const MTU_MC8_ETRR2: u32 = 0xF0061816;
const MTU_MC85_RDBFL37: u32 = 0xF00665AA;
const MTU_MC85_RDBFL38: u32 = 0xF00665AC;
const MTU_MC85_RDBFL39: u32 = 0xF00665AE;
const MTU_MC85_RDBFL40: u32 = 0xF00665B0;
const MTU_MC85_RDBFL41: u32 = 0xF00665B2;
const MTU_MC85_RDBFL42: u32 = 0xF00665B4;
const MTU_MC85_RDBFL43: u32 = 0xF00665B6;
const MTU_MC85_RDBFL44: u32 = 0xF00665B8;
const MTU_MC85_RDBFL45: u32 = 0xF00665BA;
const MTU_MC85_RDBFL46: u32 = 0xF00665BC;
const MTU_MC8_ETRR3: u32 = 0xF0061818;
const MTU_MC85_RDBFL47: u32 = 0xF00665BE;
const MTU_MC85_RDBFL48: u32 = 0xF00665C0;
const MTU_MC85_RDBFL49: u32 = 0xF00665C2;
const MTU_MC85_RDBFL50: u32 = 0xF00665C4;
const MTU_MC85_RDBFL51: u32 = 0xF00665C6;
const MTU_MC85_RDBFL52: u32 = 0xF00665C8;
const MTU_MC85_RDBFL53: u32 = 0xF00665CA;
const MTU_MC85_RDBFL54: u32 = 0xF00665CC;
const MTU_MC85_RDBFL55: u32 = 0xF00665CE;
const MTU_MC85_RDBFL56: u32 = 0xF00665D0;
const MTU_MC8_ETRR4: u32 = 0xF006181A;
const MTU_MC85_RDBFL57: u32 = 0xF00665D2;
const MTU_MC85_RDBFL58: u32 = 0xF00665D4;
const MTU_MC85_RDBFL59: u32 = 0xF00665D6;
const MTU_MC85_RDBFL60: u32 = 0xF00665D8;
const MTU_MC85_RDBFL61: u32 = 0xF00665DA;
const MTU_MC85_RDBFL62: u32 = 0xF00665DC;
const MTU_MC85_RDBFL63: u32 = 0xF00665DE;
const MTU_MC85_RDBFL64: u32 = 0xF00665E0;
const MTU_MC85_RDBFL65: u32 = 0xF00665E2;
const MTU_MC85_RDBFL66: u32 = 0xF00665E4;
const MTU_MC8_RDBFL0: u32 = 0xF0061860;
const MTU_MC85_ALMSRCS: u32 = 0xF00665EE;
const MTU_MC85_FAULTSTS: u32 = 0xF00665F0;
const MTU_MC85_ERRINFO0: u32 = 0xF00665F2;
const MTU_MC85_ERRINFO1: u32 = 0xF00665F4;
const MTU_MC85_ERRINFO2: u32 = 0xF00665F6;
const MTU_MC85_ERRINFO3: u32 = 0xF00665F8;
const MTU_MC85_ERRINFO4: u32 = 0xF00665FA;
const MTU_MC86_CONFIG0: u32 = 0xF0066600;
const MTU_MC86_CONFIG1: u32 = 0xF0066602;
const MTU_MC86_MCONTROL: u32 = 0xF0066604;
const MTU_MC8_RDBFL1: u32 = 0xF0061862;
const MTU_MC86_MSTATUS: u32 = 0xF0066606;
const MTU_MC86_RANGE: u32 = 0xF0066608;
const MTU_MC86_REVID: u32 = 0xF006660C;
const MTU_MC86_ECCS: u32 = 0xF006660E;
const MTU_MC86_ECCD: u32 = 0xF0066610;
const MTU_MC86_ETRR0: u32 = 0xF0066612;
const MTU_MC86_ETRR1: u32 = 0xF0066614;
const MTU_MC86_ETRR2: u32 = 0xF0066616;
const MTU_MC86_ETRR3: u32 = 0xF0066618;
const MTU_MC86_ETRR4: u32 = 0xF006661A;
const MTU_MC8_RDBFL2: u32 = 0xF0061864;
const MTU_MC86_RDBFL0: u32 = 0xF0066660;
const MTU_MC86_RDBFL1: u32 = 0xF0066662;
const MTU_MC86_RDBFL2: u32 = 0xF0066664;
const MTU_MC86_RDBFL3: u32 = 0xF0066666;
const MTU_MC86_RDBFL4: u32 = 0xF0066668;
const MTU_MC86_RDBFL5: u32 = 0xF006666A;
const MTU_MC86_RDBFL6: u32 = 0xF006666C;
const MTU_MC86_RDBFL7: u32 = 0xF006666E;
const MTU_MC86_RDBFL8: u32 = 0xF0066670;
const MTU_MC86_RDBFL9: u32 = 0xF0066672;
const MTU_MC8_RDBFL3: u32 = 0xF0061866;
const MTU_MC86_RDBFL10: u32 = 0xF0066674;
const MTU_MC86_RDBFL11: u32 = 0xF0066676;
const MTU_MC86_RDBFL12: u32 = 0xF0066678;
const MTU_MC86_RDBFL13: u32 = 0xF006667A;
const MTU_MC86_RDBFL14: u32 = 0xF006667C;
const MTU_MC86_RDBFL15: u32 = 0xF006667E;
const MTU_MC86_RDBFL16: u32 = 0xF0066680;
const MTU_MC86_RDBFL17: u32 = 0xF0066682;
const MTU_MC86_RDBFL18: u32 = 0xF0066684;
const MTU_MC86_RDBFL19: u32 = 0xF0066686;
const MTU_MC8_RDBFL4: u32 = 0xF0061868;
const MTU_MC86_RDBFL20: u32 = 0xF0066688;
const MTU_MC86_RDBFL21: u32 = 0xF006668A;
const MTU_MC86_RDBFL22: u32 = 0xF006668C;
const MTU_MC86_RDBFL23: u32 = 0xF006668E;
const MTU_MC86_RDBFL24: u32 = 0xF0066690;
const MTU_MC86_RDBFL25: u32 = 0xF0066692;
const MTU_MC86_RDBFL26: u32 = 0xF0066694;
const MTU_MC86_RDBFL27: u32 = 0xF0066696;
const MTU_MC86_RDBFL28: u32 = 0xF0066698;
const MTU_MC86_RDBFL29: u32 = 0xF006669A;
const MTU_MC8_RDBFL5: u32 = 0xF006186A;
const MTU_MC0_RDBFL20: u32 = 0xF0061088;
const MTU_MC86_RDBFL30: u32 = 0xF006669C;
const MTU_MC86_RDBFL31: u32 = 0xF006669E;
const MTU_MC86_RDBFL32: u32 = 0xF00666A0;
const MTU_MC86_RDBFL33: u32 = 0xF00666A2;
const MTU_MC86_RDBFL34: u32 = 0xF00666A4;
const MTU_MC86_RDBFL35: u32 = 0xF00666A6;
const MTU_MC86_RDBFL36: u32 = 0xF00666A8;
const MTU_MC86_RDBFL37: u32 = 0xF00666AA;
const MTU_MC86_RDBFL38: u32 = 0xF00666AC;
const MTU_MC86_RDBFL39: u32 = 0xF00666AE;
const MTU_MC8_RDBFL6: u32 = 0xF006186C;
const MTU_MC86_RDBFL40: u32 = 0xF00666B0;
const MTU_MC86_RDBFL41: u32 = 0xF00666B2;
const MTU_MC86_RDBFL42: u32 = 0xF00666B4;
const MTU_MC86_RDBFL43: u32 = 0xF00666B6;
const MTU_MC86_RDBFL44: u32 = 0xF00666B8;
const MTU_MC86_RDBFL45: u32 = 0xF00666BA;
const MTU_MC86_RDBFL46: u32 = 0xF00666BC;
const MTU_MC86_RDBFL47: u32 = 0xF00666BE;
const MTU_MC86_RDBFL48: u32 = 0xF00666C0;
const MTU_MC86_RDBFL49: u32 = 0xF00666C2;
const MTU_MC8_RDBFL7: u32 = 0xF006186E;
const MTU_MC86_RDBFL50: u32 = 0xF00666C4;
const MTU_MC86_RDBFL51: u32 = 0xF00666C6;
const MTU_MC86_RDBFL52: u32 = 0xF00666C8;
const MTU_MC86_RDBFL53: u32 = 0xF00666CA;
const MTU_MC86_RDBFL54: u32 = 0xF00666CC;
const MTU_MC86_RDBFL55: u32 = 0xF00666CE;
const MTU_MC86_RDBFL56: u32 = 0xF00666D0;
const MTU_MC86_RDBFL57: u32 = 0xF00666D2;
const MTU_MC86_RDBFL58: u32 = 0xF00666D4;
const MTU_MC86_RDBFL59: u32 = 0xF00666D6;
const MTU_MC8_RDBFL8: u32 = 0xF0061870;
const MTU_MC86_RDBFL60: u32 = 0xF00666D8;
const MTU_MC86_RDBFL61: u32 = 0xF00666DA;
const MTU_MC86_RDBFL62: u32 = 0xF00666DC;
const MTU_MC86_RDBFL63: u32 = 0xF00666DE;
const MTU_MC86_RDBFL64: u32 = 0xF00666E0;
const MTU_MC86_RDBFL65: u32 = 0xF00666E2;
const MTU_MC86_RDBFL66: u32 = 0xF00666E4;
const MTU_MC86_ALMSRCS: u32 = 0xF00666EE;
const MTU_MC86_FAULTSTS: u32 = 0xF00666F0;
const MTU_MC86_ERRINFO0: u32 = 0xF00666F2;
const MTU_MC8_RDBFL9: u32 = 0xF0061872;
const MTU_MC86_ERRINFO1: u32 = 0xF00666F4;
const MTU_MC86_ERRINFO2: u32 = 0xF00666F6;
const MTU_MC86_ERRINFO3: u32 = 0xF00666F8;
const MTU_MC86_ERRINFO4: u32 = 0xF00666FA;
const MTU_MC87_CONFIG0: u32 = 0xF0066700;
const MTU_MC87_CONFIG1: u32 = 0xF0066702;
const MTU_MC87_MCONTROL: u32 = 0xF0066704;
const MTU_MC87_MSTATUS: u32 = 0xF0066706;
const MTU_MC87_RANGE: u32 = 0xF0066708;
const MTU_MC87_REVID: u32 = 0xF006670C;
const MTU_MC8_RDBFL10: u32 = 0xF0061874;
const MTU_MC87_ECCS: u32 = 0xF006670E;
const MTU_MC87_ECCD: u32 = 0xF0066710;
const MTU_MC87_ETRR0: u32 = 0xF0066712;
const MTU_MC87_ETRR1: u32 = 0xF0066714;
const MTU_MC87_ETRR2: u32 = 0xF0066716;
const MTU_MC87_ETRR3: u32 = 0xF0066718;
const MTU_MC87_ETRR4: u32 = 0xF006671A;
const MTU_MC87_RDBFL0: u32 = 0xF0066760;
const MTU_MC87_RDBFL1: u32 = 0xF0066762;
const MTU_MC87_RDBFL2: u32 = 0xF0066764;
const MTU_MC8_RDBFL11: u32 = 0xF0061876;
const MTU_MC87_RDBFL3: u32 = 0xF0066766;
const MTU_MC87_RDBFL4: u32 = 0xF0066768;
const MTU_MC87_RDBFL5: u32 = 0xF006676A;
const MTU_MC87_RDBFL6: u32 = 0xF006676C;
const MTU_MC87_RDBFL7: u32 = 0xF006676E;
const MTU_MC87_RDBFL8: u32 = 0xF0066770;
const MTU_MC87_RDBFL9: u32 = 0xF0066772;
const MTU_MC87_RDBFL10: u32 = 0xF0066774;
const MTU_MC87_RDBFL11: u32 = 0xF0066776;
const MTU_MC87_RDBFL12: u32 = 0xF0066778;
const MTU_MC8_RDBFL12: u32 = 0xF0061878;
const MTU_MC87_RDBFL13: u32 = 0xF006677A;
const MTU_MC87_RDBFL14: u32 = 0xF006677C;
const MTU_MC87_RDBFL15: u32 = 0xF006677E;
const MTU_MC87_RDBFL16: u32 = 0xF0066780;
const MTU_MC87_RDBFL17: u32 = 0xF0066782;
const MTU_MC87_RDBFL18: u32 = 0xF0066784;
const MTU_MC87_RDBFL19: u32 = 0xF0066786;
const MTU_MC87_RDBFL20: u32 = 0xF0066788;
const MTU_MC87_RDBFL21: u32 = 0xF006678A;
const MTU_MC87_RDBFL22: u32 = 0xF006678C;
const MTU_MC8_RDBFL13: u32 = 0xF006187A;
const MTU_MC87_RDBFL23: u32 = 0xF006678E;
const MTU_MC87_RDBFL24: u32 = 0xF0066790;
const MTU_MC87_RDBFL25: u32 = 0xF0066792;
const MTU_MC87_RDBFL26: u32 = 0xF0066794;
const MTU_MC87_RDBFL27: u32 = 0xF0066796;
const MTU_MC87_RDBFL28: u32 = 0xF0066798;
const MTU_MC87_RDBFL29: u32 = 0xF006679A;
const MTU_MC87_RDBFL30: u32 = 0xF006679C;
const MTU_MC87_RDBFL31: u32 = 0xF006679E;
const MTU_MC87_RDBFL32: u32 = 0xF00667A0;
const MTU_MC8_RDBFL14: u32 = 0xF006187C;
const MTU_MC87_RDBFL33: u32 = 0xF00667A2;
const MTU_MC87_RDBFL34: u32 = 0xF00667A4;
const MTU_MC87_RDBFL35: u32 = 0xF00667A6;
const MTU_MC87_RDBFL36: u32 = 0xF00667A8;
const MTU_MC87_RDBFL37: u32 = 0xF00667AA;
const MTU_MC87_RDBFL38: u32 = 0xF00667AC;
const MTU_MC87_RDBFL39: u32 = 0xF00667AE;
const MTU_MC87_RDBFL40: u32 = 0xF00667B0;
const MTU_MC87_RDBFL41: u32 = 0xF00667B2;
const MTU_MC87_RDBFL42: u32 = 0xF00667B4;
const MTU_MC8_RDBFL15: u32 = 0xF006187E;
const MTU_MC0_RDBFL21: u32 = 0xF006108A;
const MTU_MC87_RDBFL43: u32 = 0xF00667B6;
const MTU_MC87_RDBFL44: u32 = 0xF00667B8;
const MTU_MC87_RDBFL45: u32 = 0xF00667BA;
const MTU_MC87_RDBFL46: u32 = 0xF00667BC;
const MTU_MC87_RDBFL47: u32 = 0xF00667BE;
const MTU_MC87_RDBFL48: u32 = 0xF00667C0;
const MTU_MC87_RDBFL49: u32 = 0xF00667C2;
const MTU_MC87_RDBFL50: u32 = 0xF00667C4;
const MTU_MC87_RDBFL51: u32 = 0xF00667C6;
const MTU_MC87_RDBFL52: u32 = 0xF00667C8;
const MTU_MC8_RDBFL16: u32 = 0xF0061880;
const MTU_MC87_RDBFL53: u32 = 0xF00667CA;
const MTU_MC87_RDBFL54: u32 = 0xF00667CC;
const MTU_MC87_RDBFL55: u32 = 0xF00667CE;
const MTU_MC87_RDBFL56: u32 = 0xF00667D0;
const MTU_MC87_RDBFL57: u32 = 0xF00667D2;
const MTU_MC87_RDBFL58: u32 = 0xF00667D4;
const MTU_MC87_RDBFL59: u32 = 0xF00667D6;
const MTU_MC87_RDBFL60: u32 = 0xF00667D8;
const MTU_MC87_RDBFL61: u32 = 0xF00667DA;
const MTU_MC87_RDBFL62: u32 = 0xF00667DC;
const MTU_MC8_RDBFL17: u32 = 0xF0061882;
const MTU_MC87_RDBFL63: u32 = 0xF00667DE;
const MTU_MC87_RDBFL64: u32 = 0xF00667E0;
const MTU_MC87_RDBFL65: u32 = 0xF00667E2;
const MTU_MC87_RDBFL66: u32 = 0xF00667E4;
const MTU_MC87_ALMSRCS: u32 = 0xF00667EE;
const MTU_MC87_FAULTSTS: u32 = 0xF00667F0;
const MTU_MC87_ERRINFO0: u32 = 0xF00667F2;
const MTU_MC87_ERRINFO1: u32 = 0xF00667F4;
const MTU_MC87_ERRINFO2: u32 = 0xF00667F6;
const MTU_MC87_ERRINFO3: u32 = 0xF00667F8;
const MTU_MC8_RDBFL18: u32 = 0xF0061884;
const MTU_MC87_ERRINFO4: u32 = 0xF00667FA;
const MTU_MC88_CONFIG0: u32 = 0xF0066800;
const MTU_MC88_CONFIG1: u32 = 0xF0066802;
const MTU_MC88_MCONTROL: u32 = 0xF0066804;
const MTU_MC88_MSTATUS: u32 = 0xF0066806;
const MTU_MC88_RANGE: u32 = 0xF0066808;
const MTU_MC88_REVID: u32 = 0xF006680C;
const MTU_MC88_ECCS: u32 = 0xF006680E;
const MTU_MC88_ECCD: u32 = 0xF0066810;
const MTU_MC88_ETRR0: u32 = 0xF0066812;
const MTU_MC8_RDBFL19: u32 = 0xF0061886;
const MTU_MC88_ETRR1: u32 = 0xF0066814;
const MTU_MC88_ETRR2: u32 = 0xF0066816;
const MTU_MC88_ETRR3: u32 = 0xF0066818;
const MTU_MC88_ETRR4: u32 = 0xF006681A;
const MTU_MC88_RDBFL0: u32 = 0xF0066860;
const MTU_MC88_RDBFL1: u32 = 0xF0066862;
const MTU_MC88_RDBFL2: u32 = 0xF0066864;
const MTU_MC88_RDBFL3: u32 = 0xF0066866;
const MTU_MC88_RDBFL4: u32 = 0xF0066868;
const MTU_MC88_RDBFL5: u32 = 0xF006686A;
const MTU_MC8_RDBFL20: u32 = 0xF0061888;
const MTU_MC88_RDBFL6: u32 = 0xF006686C;
const MTU_MC88_RDBFL7: u32 = 0xF006686E;
const MTU_MC88_RDBFL8: u32 = 0xF0066870;
const MTU_MC88_RDBFL9: u32 = 0xF0066872;
const MTU_MC88_RDBFL10: u32 = 0xF0066874;
const MTU_MC88_RDBFL11: u32 = 0xF0066876;
const MTU_MC88_RDBFL12: u32 = 0xF0066878;
const MTU_MC88_RDBFL13: u32 = 0xF006687A;
const MTU_MC88_RDBFL14: u32 = 0xF006687C;
const MTU_MC88_RDBFL15: u32 = 0xF006687E;
const MTU_MC8_RDBFL21: u32 = 0xF006188A;
const MTU_MC88_RDBFL16: u32 = 0xF0066880;
const MTU_MC88_RDBFL17: u32 = 0xF0066882;
const MTU_MC88_RDBFL18: u32 = 0xF0066884;
const MTU_MC88_RDBFL19: u32 = 0xF0066886;
const MTU_MC88_RDBFL20: u32 = 0xF0066888;
const MTU_MC88_RDBFL21: u32 = 0xF006688A;
const MTU_MC88_RDBFL22: u32 = 0xF006688C;
const MTU_MC88_RDBFL23: u32 = 0xF006688E;
const MTU_MC88_RDBFL24: u32 = 0xF0066890;
const MTU_MC88_RDBFL25: u32 = 0xF0066892;
const MTU_MC8_RDBFL22: u32 = 0xF006188C;
const MTU_MC88_RDBFL26: u32 = 0xF0066894;
const MTU_MC88_RDBFL27: u32 = 0xF0066896;
const MTU_MC88_RDBFL28: u32 = 0xF0066898;
const MTU_MC88_RDBFL29: u32 = 0xF006689A;
const MTU_MC88_RDBFL30: u32 = 0xF006689C;
const MTU_MC88_RDBFL31: u32 = 0xF006689E;
const MTU_MC88_RDBFL32: u32 = 0xF00668A0;
const MTU_MC88_RDBFL33: u32 = 0xF00668A2;
const MTU_MC88_RDBFL34: u32 = 0xF00668A4;
const MTU_MC88_RDBFL35: u32 = 0xF00668A6;
const MTU_MC8_RDBFL23: u32 = 0xF006188E;
const MTU_MC88_RDBFL36: u32 = 0xF00668A8;
const MTU_MC88_RDBFL37: u32 = 0xF00668AA;
const MTU_MC88_RDBFL38: u32 = 0xF00668AC;
const MTU_MC88_RDBFL39: u32 = 0xF00668AE;
const MTU_MC88_RDBFL40: u32 = 0xF00668B0;
const MTU_MC88_RDBFL41: u32 = 0xF00668B2;
const MTU_MC88_RDBFL42: u32 = 0xF00668B4;
const MTU_MC88_RDBFL43: u32 = 0xF00668B6;
const MTU_MC88_RDBFL44: u32 = 0xF00668B8;
const MTU_MC88_RDBFL45: u32 = 0xF00668BA;
const MTU_MC8_RDBFL24: u32 = 0xF0061890;
const MTU_MC88_RDBFL46: u32 = 0xF00668BC;
const MTU_MC88_RDBFL47: u32 = 0xF00668BE;
const MTU_MC88_RDBFL48: u32 = 0xF00668C0;
const MTU_MC88_RDBFL49: u32 = 0xF00668C2;
const MTU_MC88_RDBFL50: u32 = 0xF00668C4;
const MTU_MC88_RDBFL51: u32 = 0xF00668C6;
const MTU_MC88_RDBFL52: u32 = 0xF00668C8;
const MTU_MC88_RDBFL53: u32 = 0xF00668CA;
const MTU_MC88_RDBFL54: u32 = 0xF00668CC;
const MTU_MC88_RDBFL55: u32 = 0xF00668CE;
const MTU_MC8_RDBFL25: u32 = 0xF0061892;
const MTU_MC0_RDBFL22: u32 = 0xF006108C;
const MTU_MC88_RDBFL56: u32 = 0xF00668D0;
const MTU_MC88_RDBFL57: u32 = 0xF00668D2;
const MTU_MC88_RDBFL58: u32 = 0xF00668D4;
const MTU_MC88_RDBFL59: u32 = 0xF00668D6;
const MTU_MC88_RDBFL60: u32 = 0xF00668D8;
const MTU_MC88_RDBFL61: u32 = 0xF00668DA;
const MTU_MC88_RDBFL62: u32 = 0xF00668DC;
const MTU_MC88_RDBFL63: u32 = 0xF00668DE;
const MTU_MC88_RDBFL64: u32 = 0xF00668E0;
const MTU_MC88_RDBFL65: u32 = 0xF00668E2;
const MTU_MC8_RDBFL26: u32 = 0xF0061894;
const MTU_MC88_RDBFL66: u32 = 0xF00668E4;
const MTU_MC88_ALMSRCS: u32 = 0xF00668EE;
const MTU_MC88_FAULTSTS: u32 = 0xF00668F0;
const MTU_MC88_ERRINFO0: u32 = 0xF00668F2;
const MTU_MC88_ERRINFO1: u32 = 0xF00668F4;
const MTU_MC88_ERRINFO2: u32 = 0xF00668F6;
const MTU_MC88_ERRINFO3: u32 = 0xF00668F8;
const MTU_MC88_ERRINFO4: u32 = 0xF00668FA;
const MTU_MC89_CONFIG0: u32 = 0xF0066900;
const MTU_MC89_CONFIG1: u32 = 0xF0066902;
const MTU_MC8_RDBFL27: u32 = 0xF0061896;
const MTU_MC89_MCONTROL: u32 = 0xF0066904;
const MTU_MC89_MSTATUS: u32 = 0xF0066906;
const MTU_MC89_RANGE: u32 = 0xF0066908;
const MTU_MC89_REVID: u32 = 0xF006690C;
const MTU_MC89_ECCS: u32 = 0xF006690E;
const MTU_MC89_ECCD: u32 = 0xF0066910;
const MTU_MC89_ETRR0: u32 = 0xF0066912;
const MTU_MC89_ETRR1: u32 = 0xF0066914;
const MTU_MC89_ETRR2: u32 = 0xF0066916;
const MTU_MC89_ETRR3: u32 = 0xF0066918;
const MTU_MC8_RDBFL28: u32 = 0xF0061898;
const MTU_MC89_ETRR4: u32 = 0xF006691A;
const MTU_MC89_RDBFL0: u32 = 0xF0066960;
const MTU_MC89_RDBFL1: u32 = 0xF0066962;
const MTU_MC89_RDBFL2: u32 = 0xF0066964;
const MTU_MC89_RDBFL3: u32 = 0xF0066966;
const MTU_MC89_RDBFL4: u32 = 0xF0066968;
const MTU_MC89_RDBFL5: u32 = 0xF006696A;
const MTU_MC89_RDBFL6: u32 = 0xF006696C;
const MTU_MC89_RDBFL7: u32 = 0xF006696E;
const MTU_MC89_RDBFL8: u32 = 0xF0066970;
const MTU_MC8_RDBFL29: u32 = 0xF006189A;
const MTU_MC89_RDBFL9: u32 = 0xF0066972;
const MTU_MC89_RDBFL10: u32 = 0xF0066974;
const MTU_MC89_RDBFL11: u32 = 0xF0066976;
const MTU_MC89_RDBFL12: u32 = 0xF0066978;
const MTU_MC89_RDBFL13: u32 = 0xF006697A;
const MTU_MC89_RDBFL14: u32 = 0xF006697C;
const MTU_MC89_RDBFL15: u32 = 0xF006697E;
const MTU_MC89_RDBFL16: u32 = 0xF0066980;
const MTU_MC89_RDBFL17: u32 = 0xF0066982;
const MTU_MC89_RDBFL18: u32 = 0xF0066984;
const MTU_MC8_RDBFL30: u32 = 0xF006189C;
const MTU_MC89_RDBFL19: u32 = 0xF0066986;
const MTU_MC89_RDBFL20: u32 = 0xF0066988;
const MTU_MC89_RDBFL21: u32 = 0xF006698A;
const MTU_MC89_RDBFL22: u32 = 0xF006698C;
const MTU_MC89_RDBFL23: u32 = 0xF006698E;
const MTU_MC89_RDBFL24: u32 = 0xF0066990;
const MTU_MC89_RDBFL25: u32 = 0xF0066992;
const MTU_MC89_RDBFL26: u32 = 0xF0066994;
const MTU_MC89_RDBFL27: u32 = 0xF0066996;
const MTU_MC89_RDBFL28: u32 = 0xF0066998;
const MTU_MC8_RDBFL31: u32 = 0xF006189E;
const MTU_MC89_RDBFL29: u32 = 0xF006699A;
const MTU_MC89_RDBFL30: u32 = 0xF006699C;
const MTU_MC89_RDBFL31: u32 = 0xF006699E;
const MTU_MC89_RDBFL32: u32 = 0xF00669A0;
const MTU_MC89_RDBFL33: u32 = 0xF00669A2;
const MTU_MC89_RDBFL34: u32 = 0xF00669A4;
const MTU_MC89_RDBFL35: u32 = 0xF00669A6;
const MTU_MC89_RDBFL36: u32 = 0xF00669A8;
const MTU_MC89_RDBFL37: u32 = 0xF00669AA;
const MTU_MC89_RDBFL38: u32 = 0xF00669AC;
const MTU_MC8_RDBFL32: u32 = 0xF00618A0;
const MTU_MC89_RDBFL39: u32 = 0xF00669AE;
const MTU_MC89_RDBFL40: u32 = 0xF00669B0;
const MTU_MC89_RDBFL41: u32 = 0xF00669B2;
const MTU_MC89_RDBFL42: u32 = 0xF00669B4;
const MTU_MC89_RDBFL43: u32 = 0xF00669B6;
const MTU_MC89_RDBFL44: u32 = 0xF00669B8;
const MTU_MC89_RDBFL45: u32 = 0xF00669BA;
const MTU_MC89_RDBFL46: u32 = 0xF00669BC;
const MTU_MC89_RDBFL47: u32 = 0xF00669BE;
const MTU_MC89_RDBFL48: u32 = 0xF00669C0;
const MTU_MC8_RDBFL33: u32 = 0xF00618A2;
const MTU_MC89_RDBFL49: u32 = 0xF00669C2;
const MTU_MC89_RDBFL50: u32 = 0xF00669C4;
const MTU_MC89_RDBFL51: u32 = 0xF00669C6;
const MTU_MC89_RDBFL52: u32 = 0xF00669C8;
const MTU_MC89_RDBFL53: u32 = 0xF00669CA;
const MTU_MC89_RDBFL54: u32 = 0xF00669CC;
const MTU_MC89_RDBFL55: u32 = 0xF00669CE;
const MTU_MC89_RDBFL56: u32 = 0xF00669D0;
const MTU_MC89_RDBFL57: u32 = 0xF00669D2;
const MTU_MC89_RDBFL58: u32 = 0xF00669D4;
const MTU_MC8_RDBFL34: u32 = 0xF00618A4;
const MTU_MC89_RDBFL59: u32 = 0xF00669D6;
const MTU_MC89_RDBFL60: u32 = 0xF00669D8;
const MTU_MC89_RDBFL61: u32 = 0xF00669DA;
const MTU_MC89_RDBFL62: u32 = 0xF00669DC;
const MTU_MC89_RDBFL63: u32 = 0xF00669DE;
const MTU_MC89_RDBFL64: u32 = 0xF00669E0;
const MTU_MC89_RDBFL65: u32 = 0xF00669E2;
const MTU_MC89_RDBFL66: u32 = 0xF00669E4;
const MTU_MC89_ALMSRCS: u32 = 0xF00669EE;
const MTU_MC89_FAULTSTS: u32 = 0xF00669F0;
const MTU_MC8_RDBFL35: u32 = 0xF00618A6;
const MTU_MC0_RDBFL23: u32 = 0xF006108E;
const MTU_MC89_ERRINFO0: u32 = 0xF00669F2;
const MTU_MC89_ERRINFO1: u32 = 0xF00669F4;
const MTU_MC89_ERRINFO2: u32 = 0xF00669F6;
const MTU_MC89_ERRINFO3: u32 = 0xF00669F8;
const MTU_MC89_ERRINFO4: u32 = 0xF00669FA;
const MTU_MC90_CONFIG0: u32 = 0xF0066A00;
const MTU_MC90_CONFIG1: u32 = 0xF0066A02;
const MTU_MC90_MCONTROL: u32 = 0xF0066A04;
const MTU_MC90_MSTATUS: u32 = 0xF0066A06;
const MTU_MC90_RANGE: u32 = 0xF0066A08;
const MTU_MC8_RDBFL36: u32 = 0xF00618A8;
const MTU_MC90_REVID: u32 = 0xF0066A0C;
const MTU_MC90_ECCS: u32 = 0xF0066A0E;
const MTU_MC90_ECCD: u32 = 0xF0066A10;
const MTU_MC90_ETRR0: u32 = 0xF0066A12;
const MTU_MC90_ETRR1: u32 = 0xF0066A14;
const MTU_MC90_ETRR2: u32 = 0xF0066A16;
const MTU_MC90_ETRR3: u32 = 0xF0066A18;
const MTU_MC90_ETRR4: u32 = 0xF0066A1A;
const MTU_MC90_RDBFL0: u32 = 0xF0066A60;
const MTU_MC90_RDBFL1: u32 = 0xF0066A62;
const MTU_MC8_RDBFL37: u32 = 0xF00618AA;
const MTU_MC90_RDBFL2: u32 = 0xF0066A64;
const MTU_MC90_RDBFL3: u32 = 0xF0066A66;
const MTU_MC90_RDBFL4: u32 = 0xF0066A68;
const MTU_MC90_RDBFL5: u32 = 0xF0066A6A;
const MTU_MC90_RDBFL6: u32 = 0xF0066A6C;
const MTU_MC90_RDBFL7: u32 = 0xF0066A6E;
const MTU_MC90_RDBFL8: u32 = 0xF0066A70;
const MTU_MC90_RDBFL9: u32 = 0xF0066A72;
const MTU_MC90_RDBFL10: u32 = 0xF0066A74;
const MTU_MC90_RDBFL11: u32 = 0xF0066A76;
const MTU_MC8_RDBFL38: u32 = 0xF00618AC;
const MTU_MC90_RDBFL12: u32 = 0xF0066A78;
const MTU_MC90_RDBFL13: u32 = 0xF0066A7A;
const MTU_MC90_RDBFL14: u32 = 0xF0066A7C;
const MTU_MC90_RDBFL15: u32 = 0xF0066A7E;
const MTU_MC90_RDBFL16: u32 = 0xF0066A80;
const MTU_MC90_RDBFL17: u32 = 0xF0066A82;
const MTU_MC90_RDBFL18: u32 = 0xF0066A84;
const MTU_MC90_RDBFL19: u32 = 0xF0066A86;
const MTU_MC90_RDBFL20: u32 = 0xF0066A88;
const MTU_MC90_RDBFL21: u32 = 0xF0066A8A;
const MTU_MC8_RDBFL39: u32 = 0xF00618AE;
const MTU_MC90_RDBFL22: u32 = 0xF0066A8C;
const MTU_MC90_RDBFL23: u32 = 0xF0066A8E;
const MTU_MC90_RDBFL24: u32 = 0xF0066A90;
const MTU_MC90_RDBFL25: u32 = 0xF0066A92;
const MTU_MC90_RDBFL26: u32 = 0xF0066A94;
const MTU_MC90_RDBFL27: u32 = 0xF0066A96;
const MTU_MC90_RDBFL28: u32 = 0xF0066A98;
const MTU_MC90_RDBFL29: u32 = 0xF0066A9A;
const MTU_MC90_RDBFL30: u32 = 0xF0066A9C;
const MTU_MC90_RDBFL31: u32 = 0xF0066A9E;
const MTU_MC8_RDBFL40: u32 = 0xF00618B0;
const MTU_MC90_RDBFL32: u32 = 0xF0066AA0;
const MTU_MC90_RDBFL33: u32 = 0xF0066AA2;
const MTU_MC90_RDBFL34: u32 = 0xF0066AA4;
const MTU_MC90_RDBFL35: u32 = 0xF0066AA6;
const MTU_MC90_RDBFL36: u32 = 0xF0066AA8;
const MTU_MC90_RDBFL37: u32 = 0xF0066AAA;
const MTU_MC90_RDBFL38: u32 = 0xF0066AAC;
const MTU_MC90_RDBFL39: u32 = 0xF0066AAE;
const MTU_MC90_RDBFL40: u32 = 0xF0066AB0;
const MTU_MC90_RDBFL41: u32 = 0xF0066AB2;
const MTU_MC8_RDBFL41: u32 = 0xF00618B2;
const MTU_MC90_RDBFL42: u32 = 0xF0066AB4;
const MTU_MC90_RDBFL43: u32 = 0xF0066AB6;
const MTU_MC90_RDBFL44: u32 = 0xF0066AB8;
const MTU_MC90_RDBFL45: u32 = 0xF0066ABA;
const MTU_MC90_RDBFL46: u32 = 0xF0066ABC;
const MTU_MC90_RDBFL47: u32 = 0xF0066ABE;
const MTU_MC90_RDBFL48: u32 = 0xF0066AC0;
const MTU_MC90_RDBFL49: u32 = 0xF0066AC2;
const MTU_MC90_RDBFL50: u32 = 0xF0066AC4;
const MTU_MC90_RDBFL51: u32 = 0xF0066AC6;
const MTU_MC8_RDBFL42: u32 = 0xF00618B4;
const MTU_MC90_RDBFL52: u32 = 0xF0066AC8;
const MTU_MC90_RDBFL53: u32 = 0xF0066ACA;
const MTU_MC90_RDBFL54: u32 = 0xF0066ACC;
const MTU_MC90_RDBFL55: u32 = 0xF0066ACE;
const MTU_MC90_RDBFL56: u32 = 0xF0066AD0;
const MTU_MC90_RDBFL57: u32 = 0xF0066AD2;
const MTU_MC90_RDBFL58: u32 = 0xF0066AD4;
const MTU_MC90_RDBFL59: u32 = 0xF0066AD6;
const MTU_MC90_RDBFL60: u32 = 0xF0066AD8;
const MTU_MC90_RDBFL61: u32 = 0xF0066ADA;
const MTU_MC8_RDBFL43: u32 = 0xF00618B6;
const MTU_MC90_RDBFL62: u32 = 0xF0066ADC;
const MTU_MC90_RDBFL63: u32 = 0xF0066ADE;
const MTU_MC90_RDBFL64: u32 = 0xF0066AE0;
const MTU_MC90_RDBFL65: u32 = 0xF0066AE2;
const MTU_MC90_RDBFL66: u32 = 0xF0066AE4;
const MTU_MC90_ALMSRCS: u32 = 0xF0066AEE;
const MTU_MC90_FAULTSTS: u32 = 0xF0066AF0;
const MTU_MC90_ERRINFO0: u32 = 0xF0066AF2;
const MTU_MC90_ERRINFO1: u32 = 0xF0066AF4;
const MTU_MC90_ERRINFO2: u32 = 0xF0066AF6;
const MTU_MC8_RDBFL44: u32 = 0xF00618B8;
const MTU_MC90_ERRINFO3: u32 = 0xF0066AF8;
const MTU_MC90_ERRINFO4: u32 = 0xF0066AFA;
const MTU_MC91_CONFIG0: u32 = 0xF0066B00;
const MTU_MC91_CONFIG1: u32 = 0xF0066B02;
const MTU_MC91_MCONTROL: u32 = 0xF0066B04;
const MTU_MC91_MSTATUS: u32 = 0xF0066B06;
const MTU_MC91_RANGE: u32 = 0xF0066B08;
const MTU_MC91_REVID: u32 = 0xF0066B0C;
const MTU_MC91_ECCS: u32 = 0xF0066B0E;
const MTU_MC91_ECCD: u32 = 0xF0066B10;
const MTU_MC8_RDBFL45: u32 = 0xF00618BA;
const MTU_MC0_RDBFL24: u32 = 0xF0061090;
const MTU_MC91_ETRR0: u32 = 0xF0066B12;
const MTU_MC91_ETRR1: u32 = 0xF0066B14;
const MTU_MC91_ETRR2: u32 = 0xF0066B16;
const MTU_MC91_ETRR3: u32 = 0xF0066B18;
const MTU_MC91_ETRR4: u32 = 0xF0066B1A;
const MTU_MC91_RDBFL0: u32 = 0xF0066B60;
const MTU_MC91_RDBFL1: u32 = 0xF0066B62;
const MTU_MC91_RDBFL2: u32 = 0xF0066B64;
const MTU_MC91_RDBFL3: u32 = 0xF0066B66;
const MTU_MC91_RDBFL4: u32 = 0xF0066B68;
const MTU_MC8_RDBFL46: u32 = 0xF00618BC;
const MTU_MC91_RDBFL5: u32 = 0xF0066B6A;
const MTU_MC91_RDBFL6: u32 = 0xF0066B6C;
const MTU_MC91_RDBFL7: u32 = 0xF0066B6E;
const MTU_MC91_RDBFL8: u32 = 0xF0066B70;
const MTU_MC91_RDBFL9: u32 = 0xF0066B72;
const MTU_MC91_RDBFL10: u32 = 0xF0066B74;
const MTU_MC91_RDBFL11: u32 = 0xF0066B76;
const MTU_MC91_RDBFL12: u32 = 0xF0066B78;
const MTU_MC91_RDBFL13: u32 = 0xF0066B7A;
const MTU_MC91_RDBFL14: u32 = 0xF0066B7C;
const MTU_MC8_RDBFL47: u32 = 0xF00618BE;
const MTU_MC91_RDBFL15: u32 = 0xF0066B7E;
const MTU_MC91_RDBFL16: u32 = 0xF0066B80;
const MTU_MC91_RDBFL17: u32 = 0xF0066B82;
const MTU_MC91_RDBFL18: u32 = 0xF0066B84;
const MTU_MC91_RDBFL19: u32 = 0xF0066B86;
const MTU_MC91_RDBFL20: u32 = 0xF0066B88;
const MTU_MC91_RDBFL21: u32 = 0xF0066B8A;
const MTU_MC91_RDBFL22: u32 = 0xF0066B8C;
const MTU_MC91_RDBFL23: u32 = 0xF0066B8E;
const MTU_MC91_RDBFL24: u32 = 0xF0066B90;
const MTU_MC8_RDBFL48: u32 = 0xF00618C0;
const MTU_MC91_RDBFL25: u32 = 0xF0066B92;
const MTU_MC91_RDBFL26: u32 = 0xF0066B94;
const MTU_MC91_RDBFL27: u32 = 0xF0066B96;
const MTU_MC91_RDBFL28: u32 = 0xF0066B98;
const MTU_MC91_RDBFL29: u32 = 0xF0066B9A;
const MTU_MC91_RDBFL30: u32 = 0xF0066B9C;
const MTU_MC91_RDBFL31: u32 = 0xF0066B9E;
const MTU_MC91_RDBFL32: u32 = 0xF0066BA0;
const MTU_MC91_RDBFL33: u32 = 0xF0066BA2;
const MTU_MC91_RDBFL34: u32 = 0xF0066BA4;
const MTU_MC8_RDBFL49: u32 = 0xF00618C2;
const MTU_MC91_RDBFL35: u32 = 0xF0066BA6;
const MTU_MC91_RDBFL36: u32 = 0xF0066BA8;
const MTU_MC91_RDBFL37: u32 = 0xF0066BAA;
const MTU_MC91_RDBFL38: u32 = 0xF0066BAC;
const MTU_MC91_RDBFL39: u32 = 0xF0066BAE;
const MTU_MC91_RDBFL40: u32 = 0xF0066BB0;
const MTU_MC91_RDBFL41: u32 = 0xF0066BB2;
const MTU_MC91_RDBFL42: u32 = 0xF0066BB4;
const MTU_MC91_RDBFL43: u32 = 0xF0066BB6;
const MTU_MC91_RDBFL44: u32 = 0xF0066BB8;
const MTU_MC8_RDBFL50: u32 = 0xF00618C4;
const MTU_MC91_RDBFL45: u32 = 0xF0066BBA;
const MTU_MC91_RDBFL46: u32 = 0xF0066BBC;
const MTU_MC91_RDBFL47: u32 = 0xF0066BBE;
const MTU_MC91_RDBFL48: u32 = 0xF0066BC0;
const MTU_MC91_RDBFL49: u32 = 0xF0066BC2;
const MTU_MC91_RDBFL50: u32 = 0xF0066BC4;
const MTU_MC91_RDBFL51: u32 = 0xF0066BC6;
const MTU_MC91_RDBFL52: u32 = 0xF0066BC8;
const MTU_MC91_RDBFL53: u32 = 0xF0066BCA;
const MTU_MC91_RDBFL54: u32 = 0xF0066BCC;
const MTU_MC8_RDBFL51: u32 = 0xF00618C6;
const MTU_MC91_RDBFL55: u32 = 0xF0066BCE;
const MTU_MC91_RDBFL56: u32 = 0xF0066BD0;
const MTU_MC91_RDBFL57: u32 = 0xF0066BD2;
const MTU_MC91_RDBFL58: u32 = 0xF0066BD4;
const MTU_MC91_RDBFL59: u32 = 0xF0066BD6;
const MTU_MC91_RDBFL60: u32 = 0xF0066BD8;
const MTU_MC91_RDBFL61: u32 = 0xF0066BDA;
const MTU_MC91_RDBFL62: u32 = 0xF0066BDC;
const MTU_MC91_RDBFL63: u32 = 0xF0066BDE;
const MTU_MC91_RDBFL64: u32 = 0xF0066BE0;
const MTU_MC8_RDBFL52: u32 = 0xF00618C8;
const MTU_MC91_RDBFL65: u32 = 0xF0066BE2;
const MTU_MC91_RDBFL66: u32 = 0xF0066BE4;
const MTU_MC91_ALMSRCS: u32 = 0xF0066BEE;
const MTU_MC91_FAULTSTS: u32 = 0xF0066BF0;
const MTU_MC91_ERRINFO0: u32 = 0xF0066BF2;
const MTU_MC91_ERRINFO1: u32 = 0xF0066BF4;
const MTU_MC91_ERRINFO2: u32 = 0xF0066BF6;
const MTU_MC91_ERRINFO3: u32 = 0xF0066BF8;
const MTU_MC91_ERRINFO4: u32 = 0xF0066BFA;
const MTU_MC92_CONFIG0: u32 = 0xF0066C00;
const MTU_MC8_RDBFL53: u32 = 0xF00618CA;
const MTU_MC92_CONFIG1: u32 = 0xF0066C02;
const MTU_MC92_MCONTROL: u32 = 0xF0066C04;
const MTU_MC92_MSTATUS: u32 = 0xF0066C06;
const MTU_MC92_RANGE: u32 = 0xF0066C08;
const MTU_MC92_REVID: u32 = 0xF0066C0C;
const MTU_MC92_ECCS: u32 = 0xF0066C0E;
const MTU_MC92_ECCD: u32 = 0xF0066C10;
const MTU_MC92_ETRR0: u32 = 0xF0066C12;
const MTU_MC92_ETRR1: u32 = 0xF0066C14;
const MTU_MC92_ETRR2: u32 = 0xF0066C16;
const MTU_MC8_RDBFL54: u32 = 0xF00618CC;
const MTU_MC92_ETRR3: u32 = 0xF0066C18;
const MTU_MC92_ETRR4: u32 = 0xF0066C1A;
const MTU_MC92_RDBFL0: u32 = 0xF0066C60;
const MTU_MC92_RDBFL1: u32 = 0xF0066C62;
const MTU_MC92_RDBFL2: u32 = 0xF0066C64;
const MTU_MC92_RDBFL3: u32 = 0xF0066C66;
const MTU_MC92_RDBFL4: u32 = 0xF0066C68;
const MTU_MC92_RDBFL5: u32 = 0xF0066C6A;
const MTU_MC92_RDBFL6: u32 = 0xF0066C6C;
const MTU_MC92_RDBFL7: u32 = 0xF0066C6E;
const MTU_MC8_RDBFL55: u32 = 0xF00618CE;
const MTU_MC0_RDBFL25: u32 = 0xF0061092;
const MTU_MC92_RDBFL8: u32 = 0xF0066C70;
const MTU_MC92_RDBFL9: u32 = 0xF0066C72;
const MTU_MC92_RDBFL10: u32 = 0xF0066C74;
const MTU_MC92_RDBFL11: u32 = 0xF0066C76;
const MTU_MC92_RDBFL12: u32 = 0xF0066C78;
const MTU_MC92_RDBFL13: u32 = 0xF0066C7A;
const MTU_MC92_RDBFL14: u32 = 0xF0066C7C;
const MTU_MC92_RDBFL15: u32 = 0xF0066C7E;
const MTU_MC92_RDBFL16: u32 = 0xF0066C80;
const MTU_MC92_RDBFL17: u32 = 0xF0066C82;
const MTU_MC8_RDBFL56: u32 = 0xF00618D0;
const MTU_MC92_RDBFL18: u32 = 0xF0066C84;
const MTU_MC92_RDBFL19: u32 = 0xF0066C86;
const MTU_MC92_RDBFL20: u32 = 0xF0066C88;
const MTU_MC92_RDBFL21: u32 = 0xF0066C8A;
const MTU_MC92_RDBFL22: u32 = 0xF0066C8C;
const MTU_MC92_RDBFL23: u32 = 0xF0066C8E;
const MTU_MC92_RDBFL24: u32 = 0xF0066C90;
const MTU_MC92_RDBFL25: u32 = 0xF0066C92;
const MTU_MC92_RDBFL26: u32 = 0xF0066C94;
const MTU_MC92_RDBFL27: u32 = 0xF0066C96;
const MTU_MC8_RDBFL57: u32 = 0xF00618D2;
const MTU_MC92_RDBFL28: u32 = 0xF0066C98;
const MTU_MC92_RDBFL29: u32 = 0xF0066C9A;
const MTU_MC92_RDBFL30: u32 = 0xF0066C9C;
const MTU_MC92_RDBFL31: u32 = 0xF0066C9E;
const MTU_MC92_RDBFL32: u32 = 0xF0066CA0;
const MTU_MC92_RDBFL33: u32 = 0xF0066CA2;
const MTU_MC92_RDBFL34: u32 = 0xF0066CA4;
const MTU_MC92_RDBFL35: u32 = 0xF0066CA6;
const MTU_MC92_RDBFL36: u32 = 0xF0066CA8;
const MTU_MC92_RDBFL37: u32 = 0xF0066CAA;
const MTU_MC8_RDBFL58: u32 = 0xF00618D4;
const MTU_MC92_RDBFL38: u32 = 0xF0066CAC;
const MTU_MC92_RDBFL39: u32 = 0xF0066CAE;
const MTU_MC92_RDBFL40: u32 = 0xF0066CB0;
const MTU_MC92_RDBFL41: u32 = 0xF0066CB2;
const MTU_MC92_RDBFL42: u32 = 0xF0066CB4;
const MTU_MC92_RDBFL43: u32 = 0xF0066CB6;
const MTU_MC92_RDBFL44: u32 = 0xF0066CB8;
const MTU_MC92_RDBFL45: u32 = 0xF0066CBA;
const MTU_MC92_RDBFL46: u32 = 0xF0066CBC;
const MTU_MC92_RDBFL47: u32 = 0xF0066CBE;
const MTU_MC8_RDBFL59: u32 = 0xF00618D6;
const MTU_MC92_RDBFL48: u32 = 0xF0066CC0;
const MTU_MC92_RDBFL49: u32 = 0xF0066CC2;
const MTU_MC92_RDBFL50: u32 = 0xF0066CC4;
const MTU_MC92_RDBFL51: u32 = 0xF0066CC6;
const MTU_MC92_RDBFL52: u32 = 0xF0066CC8;
const MTU_MC92_RDBFL53: u32 = 0xF0066CCA;
const MTU_MC92_RDBFL54: u32 = 0xF0066CCC;
const MTU_MC92_RDBFL55: u32 = 0xF0066CCE;
const MTU_MC92_RDBFL56: u32 = 0xF0066CD0;
const MTU_MC92_RDBFL57: u32 = 0xF0066CD2;
const MTU_MC8_RDBFL60: u32 = 0xF00618D8;
const MTU_MC92_RDBFL58: u32 = 0xF0066CD4;
const MTU_MC92_RDBFL59: u32 = 0xF0066CD6;
const MTU_MC92_RDBFL60: u32 = 0xF0066CD8;
const MTU_MC92_RDBFL61: u32 = 0xF0066CDA;
const MTU_MC92_RDBFL62: u32 = 0xF0066CDC;
const MTU_MC92_RDBFL63: u32 = 0xF0066CDE;
const MTU_MC92_RDBFL64: u32 = 0xF0066CE0;
const MTU_MC92_RDBFL65: u32 = 0xF0066CE2;
const MTU_MC92_RDBFL66: u32 = 0xF0066CE4;
const MTU_MC92_ALMSRCS: u32 = 0xF0066CEE;
const MTU_MC8_RDBFL61: u32 = 0xF00618DA;
const MTU_MC92_FAULTSTS: u32 = 0xF0066CF0;
const MTU_MC92_ERRINFO0: u32 = 0xF0066CF2;
const MTU_MC92_ERRINFO1: u32 = 0xF0066CF4;
const MTU_MC92_ERRINFO2: u32 = 0xF0066CF6;
const MTU_MC92_ERRINFO3: u32 = 0xF0066CF8;
const MTU_MC92_ERRINFO4: u32 = 0xF0066CFA;
const MTU_MC93_CONFIG0: u32 = 0xF0066D00;
const MTU_MC93_CONFIG1: u32 = 0xF0066D02;
const MTU_MC93_MCONTROL: u32 = 0xF0066D04;
const MTU_MC93_MSTATUS: u32 = 0xF0066D06;
const MTU_MC8_RDBFL62: u32 = 0xF00618DC;
const MTU_MC93_RANGE: u32 = 0xF0066D08;
const MTU_MC93_REVID: u32 = 0xF0066D0C;
const MTU_MC93_ECCS: u32 = 0xF0066D0E;
const MTU_MC93_ECCD: u32 = 0xF0066D10;
const MTU_MC93_ETRR0: u32 = 0xF0066D12;
const MTU_MC93_ETRR1: u32 = 0xF0066D14;
const MTU_MC93_ETRR2: u32 = 0xF0066D16;
const MTU_MC93_ETRR3: u32 = 0xF0066D18;
const MTU_MC93_ETRR4: u32 = 0xF0066D1A;
const MTU_MC93_RDBFL0: u32 = 0xF0066D60;
const MTU_MC8_RDBFL63: u32 = 0xF00618DE;
const MTU_MC93_RDBFL1: u32 = 0xF0066D62;
const MTU_MC93_RDBFL2: u32 = 0xF0066D64;
const MTU_MC93_RDBFL3: u32 = 0xF0066D66;
const MTU_MC93_RDBFL4: u32 = 0xF0066D68;
const MTU_MC93_RDBFL5: u32 = 0xF0066D6A;
const MTU_MC93_RDBFL6: u32 = 0xF0066D6C;
const MTU_MC93_RDBFL7: u32 = 0xF0066D6E;
const MTU_MC93_RDBFL8: u32 = 0xF0066D70;
const MTU_MC93_RDBFL9: u32 = 0xF0066D72;
const MTU_MC93_RDBFL10: u32 = 0xF0066D74;
const MTU_MC8_RDBFL64: u32 = 0xF00618E0;
const MTU_MC93_RDBFL11: u32 = 0xF0066D76;
const MTU_MC93_RDBFL12: u32 = 0xF0066D78;
const MTU_MC93_RDBFL13: u32 = 0xF0066D7A;
const MTU_MC93_RDBFL14: u32 = 0xF0066D7C;
const MTU_MC93_RDBFL15: u32 = 0xF0066D7E;
const MTU_MC93_RDBFL16: u32 = 0xF0066D80;
const MTU_MC93_RDBFL17: u32 = 0xF0066D82;
const MTU_MC93_RDBFL18: u32 = 0xF0066D84;
const MTU_MC93_RDBFL19: u32 = 0xF0066D86;
const MTU_MC93_RDBFL20: u32 = 0xF0066D88;
const MTU_MC8_RDBFL65: u32 = 0xF00618E2;
const MTU_MC0_RDBFL26: u32 = 0xF0061094;
const MTU_MC93_RDBFL21: u32 = 0xF0066D8A;
const MTU_MC93_RDBFL22: u32 = 0xF0066D8C;
const MTU_MC93_RDBFL23: u32 = 0xF0066D8E;
const MTU_MC93_RDBFL24: u32 = 0xF0066D90;
const MTU_MC93_RDBFL25: u32 = 0xF0066D92;
const MTU_MC93_RDBFL26: u32 = 0xF0066D94;
const MTU_MC93_RDBFL27: u32 = 0xF0066D96;
const MTU_MC93_RDBFL28: u32 = 0xF0066D98;
const MTU_MC93_RDBFL29: u32 = 0xF0066D9A;
const MTU_MC93_RDBFL30: u32 = 0xF0066D9C;
const MTU_MC8_RDBFL66: u32 = 0xF00618E4;
const MTU_MC93_RDBFL31: u32 = 0xF0066D9E;
const MTU_MC93_RDBFL32: u32 = 0xF0066DA0;
const MTU_MC93_RDBFL33: u32 = 0xF0066DA2;
const MTU_MC93_RDBFL34: u32 = 0xF0066DA4;
const MTU_MC93_RDBFL35: u32 = 0xF0066DA6;
const MTU_MC93_RDBFL36: u32 = 0xF0066DA8;
const MTU_MC93_RDBFL37: u32 = 0xF0066DAA;
const MTU_MC93_RDBFL38: u32 = 0xF0066DAC;
const MTU_MC93_RDBFL39: u32 = 0xF0066DAE;
const MTU_MC93_RDBFL40: u32 = 0xF0066DB0;
const MTU_MC8_ALMSRCS: u32 = 0xF00618EE;
const MTU_MC93_RDBFL41: u32 = 0xF0066DB2;
const MTU_MC93_RDBFL42: u32 = 0xF0066DB4;
const MTU_MC93_RDBFL43: u32 = 0xF0066DB6;
const MTU_MC93_RDBFL44: u32 = 0xF0066DB8;
const MTU_MC93_RDBFL45: u32 = 0xF0066DBA;
const MTU_MC93_RDBFL46: u32 = 0xF0066DBC;
const MTU_MC93_RDBFL47: u32 = 0xF0066DBE;
const MTU_MC93_RDBFL48: u32 = 0xF0066DC0;
const MTU_MC93_RDBFL49: u32 = 0xF0066DC2;
const MTU_MC93_RDBFL50: u32 = 0xF0066DC4;
const MTU_MC8_FAULTSTS: u32 = 0xF00618F0;
const MTU_MC93_RDBFL51: u32 = 0xF0066DC6;
const MTU_MC93_RDBFL52: u32 = 0xF0066DC8;
const MTU_MC93_RDBFL53: u32 = 0xF0066DCA;
const MTU_MC93_RDBFL54: u32 = 0xF0066DCC;
const MTU_MC93_RDBFL55: u32 = 0xF0066DCE;
const MTU_MC93_RDBFL56: u32 = 0xF0066DD0;
const MTU_MC93_RDBFL57: u32 = 0xF0066DD2;
const MTU_MC93_RDBFL58: u32 = 0xF0066DD4;
const MTU_MC93_RDBFL59: u32 = 0xF0066DD6;
const MTU_MC93_RDBFL60: u32 = 0xF0066DD8;
const MTU_MC8_ERRINFO0: u32 = 0xF00618F2;
const MTU_MC93_RDBFL61: u32 = 0xF0066DDA;
const MTU_MC93_RDBFL62: u32 = 0xF0066DDC;
const MTU_MC93_RDBFL63: u32 = 0xF0066DDE;
const MTU_MC93_RDBFL64: u32 = 0xF0066DE0;
const MTU_MC93_RDBFL65: u32 = 0xF0066DE2;
const MTU_MC93_RDBFL66: u32 = 0xF0066DE4;
const MTU_MC93_ALMSRCS: u32 = 0xF0066DEE;
const MTU_MC93_FAULTSTS: u32 = 0xF0066DF0;
const MTU_MC93_ERRINFO0: u32 = 0xF0066DF2;
const MTU_MC93_ERRINFO1: u32 = 0xF0066DF4;
const MTU_MC8_ERRINFO1: u32 = 0xF00618F4;
const MTU_MC93_ERRINFO2: u32 = 0xF0066DF6;
const MTU_MC93_ERRINFO3: u32 = 0xF0066DF8;
const MTU_MC93_ERRINFO4: u32 = 0xF0066DFA;
const MTU_MC94_CONFIG0: u32 = 0xF0066E00;
const MTU_MC94_CONFIG1: u32 = 0xF0066E02;
const MTU_MC94_MCONTROL: u32 = 0xF0066E04;
const MTU_MC94_MSTATUS: u32 = 0xF0066E06;
const MTU_MC94_RANGE: u32 = 0xF0066E08;
const MTU_MC94_REVID: u32 = 0xF0066E0C;
const MTU_MC94_ECCS: u32 = 0xF0066E0E;
const MTU_MC8_ERRINFO2: u32 = 0xF00618F6;
const MTU_MC94_ECCD: u32 = 0xF0066E10;
const MTU_MC94_ETRR0: u32 = 0xF0066E12;
const MTU_MC94_ETRR1: u32 = 0xF0066E14;
const MTU_MC94_ETRR2: u32 = 0xF0066E16;
const MTU_MC94_ETRR3: u32 = 0xF0066E18;
const MTU_MC94_ETRR4: u32 = 0xF0066E1A;
const MTU_MC94_RDBFL0: u32 = 0xF0066E60;
const MTU_MC94_RDBFL1: u32 = 0xF0066E62;
const MTU_MC94_RDBFL2: u32 = 0xF0066E64;
const MTU_MC94_RDBFL3: u32 = 0xF0066E66;
const MTU_MC8_ERRINFO3: u32 = 0xF00618F8;
const MTU_MC94_RDBFL4: u32 = 0xF0066E68;
const MTU_MC94_RDBFL5: u32 = 0xF0066E6A;
const MTU_MC94_RDBFL6: u32 = 0xF0066E6C;
const MTU_MC94_RDBFL7: u32 = 0xF0066E6E;
const MTU_MC94_RDBFL8: u32 = 0xF0066E70;
const MTU_MC94_RDBFL9: u32 = 0xF0066E72;
const MTU_MC94_RDBFL10: u32 = 0xF0066E74;
const MTU_MC94_RDBFL11: u32 = 0xF0066E76;
const MTU_MC94_RDBFL12: u32 = 0xF0066E78;
const MTU_MC94_RDBFL13: u32 = 0xF0066E7A;
const MTU_MC8_ERRINFO4: u32 = 0xF00618FA;
const MTU_MC94_RDBFL14: u32 = 0xF0066E7C;
const MTU_MC94_RDBFL15: u32 = 0xF0066E7E;
const MTU_MC94_RDBFL16: u32 = 0xF0066E80;
const MTU_MC94_RDBFL17: u32 = 0xF0066E82;
const MTU_MC94_RDBFL18: u32 = 0xF0066E84;
const MTU_MC94_RDBFL19: u32 = 0xF0066E86;
const MTU_MC94_RDBFL20: u32 = 0xF0066E88;
const MTU_MC94_RDBFL21: u32 = 0xF0066E8A;
const MTU_MC94_RDBFL22: u32 = 0xF0066E8C;
const MTU_MC94_RDBFL23: u32 = 0xF0066E8E;
const MTU_MC9_CONFIG0: u32 = 0xF0061900;
const MTU_MC94_RDBFL24: u32 = 0xF0066E90;
const MTU_MC94_RDBFL25: u32 = 0xF0066E92;
const MTU_MC94_RDBFL26: u32 = 0xF0066E94;
const MTU_MC94_RDBFL27: u32 = 0xF0066E96;
const MTU_MC94_RDBFL28: u32 = 0xF0066E98;
const MTU_MC94_RDBFL29: u32 = 0xF0066E9A;
const MTU_MC94_RDBFL30: u32 = 0xF0066E9C;
const MTU_MC94_RDBFL31: u32 = 0xF0066E9E;
const MTU_MC94_RDBFL32: u32 = 0xF0066EA0;
const MTU_MC94_RDBFL33: u32 = 0xF0066EA2;
const MTU_MC9_CONFIG1: u32 = 0xF0061902;
const MTU_MC0_RDBFL27: u32 = 0xF0061096;
const MTU_MC94_RDBFL34: u32 = 0xF0066EA4;
const MTU_MC94_RDBFL35: u32 = 0xF0066EA6;
const MTU_MC94_RDBFL36: u32 = 0xF0066EA8;
const MTU_MC94_RDBFL37: u32 = 0xF0066EAA;
const MTU_MC94_RDBFL38: u32 = 0xF0066EAC;
const MTU_MC94_RDBFL39: u32 = 0xF0066EAE;
const MTU_MC94_RDBFL40: u32 = 0xF0066EB0;
const MTU_MC94_RDBFL41: u32 = 0xF0066EB2;
const MTU_MC94_RDBFL42: u32 = 0xF0066EB4;
const MTU_MC94_RDBFL43: u32 = 0xF0066EB6;
const MTU_MC9_MCONTROL: u32 = 0xF0061904;
const MTU_MC94_RDBFL44: u32 = 0xF0066EB8;
const MTU_MC94_RDBFL45: u32 = 0xF0066EBA;
const MTU_MC94_RDBFL46: u32 = 0xF0066EBC;
const MTU_MC94_RDBFL47: u32 = 0xF0066EBE;
const MTU_MC94_RDBFL48: u32 = 0xF0066EC0;
const MTU_MC94_RDBFL49: u32 = 0xF0066EC2;
const MTU_MC94_RDBFL50: u32 = 0xF0066EC4;
const MTU_MC94_RDBFL51: u32 = 0xF0066EC6;
const MTU_MC94_RDBFL52: u32 = 0xF0066EC8;
const MTU_MC94_RDBFL53: u32 = 0xF0066ECA;
const MTU_MC9_MSTATUS: u32 = 0xF0061906;
const MTU_MC94_RDBFL54: u32 = 0xF0066ECC;
const MTU_MC94_RDBFL55: u32 = 0xF0066ECE;
const MTU_MC94_RDBFL56: u32 = 0xF0066ED0;
const MTU_MC94_RDBFL57: u32 = 0xF0066ED2;
const MTU_MC94_RDBFL58: u32 = 0xF0066ED4;
const MTU_MC94_RDBFL59: u32 = 0xF0066ED6;
const MTU_MC94_RDBFL60: u32 = 0xF0066ED8;
const MTU_MC94_RDBFL61: u32 = 0xF0066EDA;
const MTU_MC94_RDBFL62: u32 = 0xF0066EDC;
const MTU_MC94_RDBFL63: u32 = 0xF0066EDE;
const MTU_MC9_RANGE: u32 = 0xF0061908;
const MTU_MC94_RDBFL64: u32 = 0xF0066EE0;
const MTU_MC94_RDBFL65: u32 = 0xF0066EE2;
const MTU_MC94_RDBFL66: u32 = 0xF0066EE4;
const MTU_MC94_ALMSRCS: u32 = 0xF0066EEE;
const MTU_MC94_FAULTSTS: u32 = 0xF0066EF0;
const MTU_MC94_ERRINFO0: u32 = 0xF0066EF2;
const MTU_MC94_ERRINFO1: u32 = 0xF0066EF4;
const MTU_MC94_ERRINFO2: u32 = 0xF0066EF6;
const MTU_MC94_ERRINFO3: u32 = 0xF0066EF8;
const MTU_MC94_ERRINFO4: u32 = 0xF0066EFA;
const MTU_MC9_REVID: u32 = 0xF006190C;
const MTU_MC95_CONFIG0: u32 = 0xF0066F00;
const MTU_MC95_CONFIG1: u32 = 0xF0066F02;
const MTU_MC95_MCONTROL: u32 = 0xF0066F04;
const MTU_MC95_MSTATUS: u32 = 0xF0066F06;
const MTU_MC95_RANGE: u32 = 0xF0066F08;
const MTU_MC95_REVID: u32 = 0xF0066F0C;
const MTU_MC95_ECCS: u32 = 0xF0066F0E;
const MTU_MC95_ECCD: u32 = 0xF0066F10;
const MTU_MC95_ETRR0: u32 = 0xF0066F12;
const MTU_MC95_ETRR1: u32 = 0xF0066F14;
const MTU_MC9_ECCS: u32 = 0xF006190E;
const MTU_MC95_ETRR2: u32 = 0xF0066F16;
const MTU_MC95_ETRR3: u32 = 0xF0066F18;
const MTU_MC95_ETRR4: u32 = 0xF0066F1A;
const MTU_MC95_RDBFL0: u32 = 0xF0066F60;
const MTU_MC95_RDBFL1: u32 = 0xF0066F62;
const MTU_MC95_RDBFL2: u32 = 0xF0066F64;
const MTU_MC95_RDBFL3: u32 = 0xF0066F66;
const MTU_MC95_RDBFL4: u32 = 0xF0066F68;
const MTU_MC95_RDBFL5: u32 = 0xF0066F6A;
const MTU_MC95_RDBFL6: u32 = 0xF0066F6C;
const MTU_MC9_ECCD: u32 = 0xF0061910;
const MTU_MC95_RDBFL7: u32 = 0xF0066F6E;
const MTU_MC95_RDBFL8: u32 = 0xF0066F70;
const MTU_MC95_RDBFL9: u32 = 0xF0066F72;
const MTU_MC95_RDBFL10: u32 = 0xF0066F74;
const MTU_MC95_RDBFL11: u32 = 0xF0066F76;
const MTU_MC95_RDBFL12: u32 = 0xF0066F78;
const MTU_MC95_RDBFL13: u32 = 0xF0066F7A;
const MTU_MC95_RDBFL14: u32 = 0xF0066F7C;
const MTU_MC95_RDBFL15: u32 = 0xF0066F7E;
const MTU_MC95_RDBFL16: u32 = 0xF0066F80;
const MTU_MC9_ETRR0: u32 = 0xF0061912;
const MTU_MC95_RDBFL17: u32 = 0xF0066F82;
const MTU_MC95_RDBFL18: u32 = 0xF0066F84;
const MTU_MC95_RDBFL19: u32 = 0xF0066F86;
const MTU_MC95_RDBFL20: u32 = 0xF0066F88;
const MTU_MC95_RDBFL21: u32 = 0xF0066F8A;
const MTU_MC95_RDBFL22: u32 = 0xF0066F8C;
const MTU_MC95_RDBFL23: u32 = 0xF0066F8E;
const MTU_MC95_RDBFL24: u32 = 0xF0066F90;
const MTU_MC95_RDBFL25: u32 = 0xF0066F92;
const MTU_MC95_RDBFL26: u32 = 0xF0066F94;
const MTU_MC9_ETRR1: u32 = 0xF0061914;
const MTU_MC95_RDBFL27: u32 = 0xF0066F96;
const MTU_MC95_RDBFL28: u32 = 0xF0066F98;
const MTU_MC95_RDBFL29: u32 = 0xF0066F9A;
const MTU_MC95_RDBFL30: u32 = 0xF0066F9C;
const MTU_MC95_RDBFL31: u32 = 0xF0066F9E;
const MTU_MC95_RDBFL32: u32 = 0xF0066FA0;
const MTU_MC95_RDBFL33: u32 = 0xF0066FA2;
const MTU_MC95_RDBFL34: u32 = 0xF0066FA4;
const MTU_MC95_RDBFL35: u32 = 0xF0066FA6;
const MTU_MC95_RDBFL36: u32 = 0xF0066FA8;
const MTU_MC9_ETRR2: u32 = 0xF0061916;
const MTU_MC95_RDBFL37: u32 = 0xF0066FAA;
const MTU_MC95_RDBFL38: u32 = 0xF0066FAC;
const MTU_MC95_RDBFL39: u32 = 0xF0066FAE;
const MTU_MC95_RDBFL40: u32 = 0xF0066FB0;
const MTU_MC95_RDBFL41: u32 = 0xF0066FB2;
const MTU_MC95_RDBFL42: u32 = 0xF0066FB4;
const MTU_MC95_RDBFL43: u32 = 0xF0066FB6;
const MTU_MC95_RDBFL44: u32 = 0xF0066FB8;
const MTU_MC95_RDBFL45: u32 = 0xF0066FBA;
const MTU_MC95_RDBFL46: u32 = 0xF0066FBC;
const MTU_MC9_ETRR3: u32 = 0xF0061918;
const MTU_MC0_RDBFL28: u32 = 0xF0061098;
const MTU_MC95_RDBFL47: u32 = 0xF0066FBE;
const MTU_MC95_RDBFL48: u32 = 0xF0066FC0;
const MTU_MC95_RDBFL49: u32 = 0xF0066FC2;
const MTU_MC95_RDBFL50: u32 = 0xF0066FC4;
const MTU_MC95_RDBFL51: u32 = 0xF0066FC6;
const MTU_MC95_RDBFL52: u32 = 0xF0066FC8;
const MTU_MC95_RDBFL53: u32 = 0xF0066FCA;
const MTU_MC95_RDBFL54: u32 = 0xF0066FCC;
const MTU_MC95_RDBFL55: u32 = 0xF0066FCE;
const MTU_MC95_RDBFL56: u32 = 0xF0066FD0;
const MTU_MC9_ETRR4: u32 = 0xF006191A;
const MTU_MC95_RDBFL57: u32 = 0xF0066FD2;
const MTU_MC95_RDBFL58: u32 = 0xF0066FD4;
const MTU_MC95_RDBFL59: u32 = 0xF0066FD6;
const MTU_MC95_RDBFL60: u32 = 0xF0066FD8;
const MTU_MC95_RDBFL61: u32 = 0xF0066FDA;
const MTU_MC95_RDBFL62: u32 = 0xF0066FDC;
const MTU_MC95_RDBFL63: u32 = 0xF0066FDE;
const MTU_MC95_RDBFL64: u32 = 0xF0066FE0;
const MTU_MC95_RDBFL65: u32 = 0xF0066FE2;
const MTU_MC95_RDBFL66: u32 = 0xF0066FE4;
const MTU_MC9_RDBFL0: u32 = 0xF0061960;
const MTU_MC95_ALMSRCS: u32 = 0xF0066FEE;
const MTU_MC95_FAULTSTS: u32 = 0xF0066FF0;
const MTU_MC95_ERRINFO0: u32 = 0xF0066FF2;
const MTU_MC95_ERRINFO1: u32 = 0xF0066FF4;
const MTU_MC95_ERRINFO2: u32 = 0xF0066FF6;
const MTU_MC95_ERRINFO3: u32 = 0xF0066FF8;
const MTU_MC95_ERRINFO4: u32 = 0xF0066FFA;
const MTU_MC9_RDBFL1: u32 = 0xF0061962;
const MTU_MC9_RDBFL2: u32 = 0xF0061964;
const MTU_MC9_RDBFL3: u32 = 0xF0061966;
const MTU_MC9_RDBFL4: u32 = 0xF0061968;
const MTU_MC9_RDBFL5: u32 = 0xF006196A;
const MTU_MC9_RDBFL6: u32 = 0xF006196C;
const MTU_MC9_RDBFL7: u32 = 0xF006196E;
const MTU_MC9_RDBFL8: u32 = 0xF0061970;
const MTU_MC0_RDBFL29: u32 = 0xF006109A;
const MTU_MC9_RDBFL9: u32 = 0xF0061972;
const MTU_MC9_RDBFL10: u32 = 0xF0061974;
const MTU_MC9_RDBFL11: u32 = 0xF0061976;
const MTU_MC9_RDBFL12: u32 = 0xF0061978;
const MTU_MC9_RDBFL13: u32 = 0xF006197A;
const MTU_MC9_RDBFL14: u32 = 0xF006197C;
const MTU_MC9_RDBFL15: u32 = 0xF006197E;
const MTU_MC9_RDBFL16: u32 = 0xF0061980;
const MTU_MC9_RDBFL17: u32 = 0xF0061982;
const MTU_MC9_RDBFL18: u32 = 0xF0061984;
const MTU_MC0_RDBFL30: u32 = 0xF006109C;
const MTU_MC9_RDBFL19: u32 = 0xF0061986;
const MTU_MC9_RDBFL20: u32 = 0xF0061988;
const MTU_MC9_RDBFL21: u32 = 0xF006198A;
const MTU_MC9_RDBFL22: u32 = 0xF006198C;
const MTU_MC9_RDBFL23: u32 = 0xF006198E;
const MTU_MC9_RDBFL24: u32 = 0xF0061990;
const MTU_MC9_RDBFL25: u32 = 0xF0061992;
const MTU_MC9_RDBFL26: u32 = 0xF0061994;
const MTU_MC9_RDBFL27: u32 = 0xF0061996;
const MTU_MC9_RDBFL28: u32 = 0xF0061998;
const MTU_MC0_RDBFL31: u32 = 0xF006109E;
const MTU_MC9_RDBFL29: u32 = 0xF006199A;
const MTU_MC9_RDBFL30: u32 = 0xF006199C;
const MTU_MC9_RDBFL31: u32 = 0xF006199E;
const MTU_MC9_RDBFL32: u32 = 0xF00619A0;
const MTU_MC9_RDBFL33: u32 = 0xF00619A2;
const MTU_MC9_RDBFL34: u32 = 0xF00619A4;
const MTU_MC9_RDBFL35: u32 = 0xF00619A6;
const MTU_MC9_RDBFL36: u32 = 0xF00619A8;
const MTU_MC9_RDBFL37: u32 = 0xF00619AA;
const MTU_MC9_RDBFL38: u32 = 0xF00619AC;
const MTU_MC0_RDBFL32: u32 = 0xF00610A0;
const MTU_MC9_RDBFL39: u32 = 0xF00619AE;
const MTU_MC9_RDBFL40: u32 = 0xF00619B0;
const MTU_MC9_RDBFL41: u32 = 0xF00619B2;
const MTU_MC9_RDBFL42: u32 = 0xF00619B4;
const MTU_MC9_RDBFL43: u32 = 0xF00619B6;
const MTU_MC9_RDBFL44: u32 = 0xF00619B8;
const MTU_MC9_RDBFL45: u32 = 0xF00619BA;
const MTU_MC9_RDBFL46: u32 = 0xF00619BC;
const MTU_MC9_RDBFL47: u32 = 0xF00619BE;
const MTU_MC9_RDBFL48: u32 = 0xF00619C0;
const MTU_MC0_RDBFL33: u32 = 0xF00610A2;
const MTU_MC9_RDBFL49: u32 = 0xF00619C2;
const MTU_MC9_RDBFL50: u32 = 0xF00619C4;
const MTU_MC9_RDBFL51: u32 = 0xF00619C6;
const MTU_MC9_RDBFL52: u32 = 0xF00619C8;
const MTU_MC9_RDBFL53: u32 = 0xF00619CA;
const MTU_MC9_RDBFL54: u32 = 0xF00619CC;
const MTU_MC9_RDBFL55: u32 = 0xF00619CE;
const MTU_MC9_RDBFL56: u32 = 0xF00619D0;
const MTU_MC9_RDBFL57: u32 = 0xF00619D2;
const MTU_MC9_RDBFL58: u32 = 0xF00619D4;
const MTU_MC0_RDBFL34: u32 = 0xF00610A4;
const MTU_MC9_RDBFL59: u32 = 0xF00619D6;
const MTU_MC9_RDBFL60: u32 = 0xF00619D8;
const MTU_MC9_RDBFL61: u32 = 0xF00619DA;
const MTU_MC9_RDBFL62: u32 = 0xF00619DC;
const MTU_MC9_RDBFL63: u32 = 0xF00619DE;
const MTU_MC9_RDBFL64: u32 = 0xF00619E0;
const MTU_MC9_RDBFL65: u32 = 0xF00619E2;
const MTU_MC9_RDBFL66: u32 = 0xF00619E4;
const MTU_MC9_ALMSRCS: u32 = 0xF00619EE;
const MTU_MC9_FAULTSTS: u32 = 0xF00619F0;
const MTU_MC0_RDBFL35: u32 = 0xF00610A6;
const MTU_MC9_ERRINFO0: u32 = 0xF00619F2;
const MTU_MC9_ERRINFO1: u32 = 0xF00619F4;
const MTU_MC9_ERRINFO2: u32 = 0xF00619F6;
const MTU_MC9_ERRINFO3: u32 = 0xF00619F8;
const MTU_MC9_ERRINFO4: u32 = 0xF00619FA;
const MTU_MC10_CONFIG0: u32 = 0xF0061A00;
const MTU_MC10_CONFIG1: u32 = 0xF0061A02;
const MTU_MC10_MCONTROL: u32 = 0xF0061A04;
const MTU_MC10_MSTATUS: u32 = 0xF0061A06;
const MTU_MC10_RANGE: u32 = 0xF0061A08;
const MTU_MC0_RDBFL36: u32 = 0xF00610A8;
const MTU_MC10_REVID: u32 = 0xF0061A0C;
const MTU_MC10_ECCS: u32 = 0xF0061A0E;
const MTU_MC10_ECCD: u32 = 0xF0061A10;
const MTU_MC10_ETRR0: u32 = 0xF0061A12;
const MTU_MC10_ETRR1: u32 = 0xF0061A14;
const MTU_MC10_ETRR2: u32 = 0xF0061A16;
const MTU_MC10_ETRR3: u32 = 0xF0061A18;
const MTU_MC10_ETRR4: u32 = 0xF0061A1A;
const MTU_MC10_RDBFL0: u32 = 0xF0061A60;
const MTU_MC10_RDBFL1: u32 = 0xF0061A62;
const MTU_MC0_RDBFL37: u32 = 0xF00610AA;
const MTU_MC10_RDBFL2: u32 = 0xF0061A64;
const MTU_MC10_RDBFL3: u32 = 0xF0061A66;
const MTU_MC10_RDBFL4: u32 = 0xF0061A68;
const MTU_MC10_RDBFL5: u32 = 0xF0061A6A;
const MTU_MC10_RDBFL6: u32 = 0xF0061A6C;
const MTU_MC10_RDBFL7: u32 = 0xF0061A6E;
const MTU_MC10_RDBFL8: u32 = 0xF0061A70;
const MTU_MC10_RDBFL9: u32 = 0xF0061A72;
const MTU_MC10_RDBFL10: u32 = 0xF0061A74;
const MTU_MC10_RDBFL11: u32 = 0xF0061A76;
const MTU_MC0_RDBFL38: u32 = 0xF00610AC;
const MTU_MC10_RDBFL12: u32 = 0xF0061A78;
const MTU_MC10_RDBFL13: u32 = 0xF0061A7A;
const MTU_MC10_RDBFL14: u32 = 0xF0061A7C;
const MTU_MC10_RDBFL15: u32 = 0xF0061A7E;
const MTU_MC10_RDBFL16: u32 = 0xF0061A80;
const MTU_MC10_RDBFL17: u32 = 0xF0061A82;
const MTU_MC10_RDBFL18: u32 = 0xF0061A84;
const MTU_MC10_RDBFL19: u32 = 0xF0061A86;
const MTU_MC10_RDBFL20: u32 = 0xF0061A88;
const MTU_MC10_RDBFL21: u32 = 0xF0061A8A;
const MTU_MC0_RDBFL39: u32 = 0xF00610AE;
const MTU_MC10_RDBFL22: u32 = 0xF0061A8C;
const MTU_MC10_RDBFL23: u32 = 0xF0061A8E;
const MTU_MC10_RDBFL24: u32 = 0xF0061A90;
const MTU_MC10_RDBFL25: u32 = 0xF0061A92;
const MTU_MC10_RDBFL26: u32 = 0xF0061A94;
const MTU_MC10_RDBFL27: u32 = 0xF0061A96;
const MTU_MC10_RDBFL28: u32 = 0xF0061A98;
const MTU_MC10_RDBFL29: u32 = 0xF0061A9A;
const MTU_MC10_RDBFL30: u32 = 0xF0061A9C;
const MTU_MC10_RDBFL31: u32 = 0xF0061A9E;
const MTU_MC0_RDBFL40: u32 = 0xF00610B0;
const MTU_MC10_RDBFL32: u32 = 0xF0061AA0;
const MTU_MC10_RDBFL33: u32 = 0xF0061AA2;
const MTU_MC10_RDBFL34: u32 = 0xF0061AA4;
const MTU_MC10_RDBFL35: u32 = 0xF0061AA6;
const MTU_MC10_RDBFL36: u32 = 0xF0061AA8;
const MTU_MC10_RDBFL37: u32 = 0xF0061AAA;
const MTU_MC10_RDBFL38: u32 = 0xF0061AAC;
const MTU_MC10_RDBFL39: u32 = 0xF0061AAE;
const MTU_MC10_RDBFL40: u32 = 0xF0061AB0;
const MTU_MC10_RDBFL41: u32 = 0xF0061AB2;
const MTU_MC0_RDBFL41: u32 = 0xF00610B2;
const MTU_MC10_RDBFL42: u32 = 0xF0061AB4;
const MTU_MC10_RDBFL43: u32 = 0xF0061AB6;
const MTU_MC10_RDBFL44: u32 = 0xF0061AB8;
const MTU_MC10_RDBFL45: u32 = 0xF0061ABA;
const MTU_MC10_RDBFL46: u32 = 0xF0061ABC;
const MTU_MC10_RDBFL47: u32 = 0xF0061ABE;
const MTU_MC10_RDBFL48: u32 = 0xF0061AC0;
const MTU_MC10_RDBFL49: u32 = 0xF0061AC2;
const MTU_MC10_RDBFL50: u32 = 0xF0061AC4;
const MTU_MC10_RDBFL51: u32 = 0xF0061AC6;
const MTU_MC0_RDBFL42: u32 = 0xF00610B4;
const MTU_MC10_RDBFL52: u32 = 0xF0061AC8;
const MTU_MC10_RDBFL53: u32 = 0xF0061ACA;
const MTU_MC10_RDBFL54: u32 = 0xF0061ACC;
const MTU_MC10_RDBFL55: u32 = 0xF0061ACE;
const MTU_MC10_RDBFL56: u32 = 0xF0061AD0;
const MTU_MC10_RDBFL57: u32 = 0xF0061AD2;
const MTU_MC10_RDBFL58: u32 = 0xF0061AD4;
const MTU_MC10_RDBFL59: u32 = 0xF0061AD6;
const MTU_MC10_RDBFL60: u32 = 0xF0061AD8;
const MTU_MC10_RDBFL61: u32 = 0xF0061ADA;
const MTU_MC0_RDBFL43: u32 = 0xF00610B6;
const MTU_MC10_RDBFL62: u32 = 0xF0061ADC;
const MTU_MC10_RDBFL63: u32 = 0xF0061ADE;
const MTU_MC10_RDBFL64: u32 = 0xF0061AE0;
const MTU_MC10_RDBFL65: u32 = 0xF0061AE2;
const MTU_MC10_RDBFL66: u32 = 0xF0061AE4;
const MTU_MC10_ALMSRCS: u32 = 0xF0061AEE;
const MTU_MC10_FAULTSTS: u32 = 0xF0061AF0;
const MTU_MC10_ERRINFO0: u32 = 0xF0061AF2;
const MTU_MC10_ERRINFO1: u32 = 0xF0061AF4;
const MTU_MC10_ERRINFO2: u32 = 0xF0061AF6;
const MTU_MC0_RDBFL44: u32 = 0xF00610B8;
const MTU_MC10_ERRINFO3: u32 = 0xF0061AF8;
const MTU_MC10_ERRINFO4: u32 = 0xF0061AFA;
const MTU_MC11_CONFIG0: u32 = 0xF0061B00;
const MTU_MC11_CONFIG1: u32 = 0xF0061B02;
const MTU_MC11_MCONTROL: u32 = 0xF0061B04;
const MTU_MC11_MSTATUS: u32 = 0xF0061B06;
const MTU_MC11_RANGE: u32 = 0xF0061B08;
const MTU_MC11_REVID: u32 = 0xF0061B0C;
const MTU_MC11_ECCS: u32 = 0xF0061B0E;
const MTU_MC11_ECCD: u32 = 0xF0061B10;
const MTU_MC0_RDBFL45: u32 = 0xF00610BA;
const MTU_MC11_ETRR0: u32 = 0xF0061B12;
const MTU_MC11_ETRR1: u32 = 0xF0061B14;
const MTU_MC11_ETRR2: u32 = 0xF0061B16;
const MTU_MC11_ETRR3: u32 = 0xF0061B18;
const MTU_MC11_ETRR4: u32 = 0xF0061B1A;
const MTU_MC11_RDBFL0: u32 = 0xF0061B60;
const MTU_MC11_RDBFL1: u32 = 0xF0061B62;
const MTU_MC11_RDBFL2: u32 = 0xF0061B64;
const MTU_MC11_RDBFL3: u32 = 0xF0061B66;
const MTU_MC11_RDBFL4: u32 = 0xF0061B68;
const MTU_MC0_RDBFL46: u32 = 0xF00610BC;
const MTU_MC11_RDBFL5: u32 = 0xF0061B6A;
const MTU_MC11_RDBFL6: u32 = 0xF0061B6C;
const MTU_MC11_RDBFL7: u32 = 0xF0061B6E;
const MTU_MC11_RDBFL8: u32 = 0xF0061B70;
const MTU_MC11_RDBFL9: u32 = 0xF0061B72;
const MTU_MC11_RDBFL10: u32 = 0xF0061B74;
const MTU_MC11_RDBFL11: u32 = 0xF0061B76;
const MTU_MC11_RDBFL12: u32 = 0xF0061B78;
const MTU_MC11_RDBFL13: u32 = 0xF0061B7A;
const MTU_MC11_RDBFL14: u32 = 0xF0061B7C;
const MTU_MC0_RDBFL47: u32 = 0xF00610BE;
const MTU_MC11_RDBFL15: u32 = 0xF0061B7E;
const MTU_MC11_RDBFL16: u32 = 0xF0061B80;
const MTU_MC11_RDBFL17: u32 = 0xF0061B82;
const MTU_MC11_RDBFL18: u32 = 0xF0061B84;
const MTU_MC11_RDBFL19: u32 = 0xF0061B86;
const MTU_MC11_RDBFL20: u32 = 0xF0061B88;
const MTU_MC11_RDBFL21: u32 = 0xF0061B8A;
const MTU_MC11_RDBFL22: u32 = 0xF0061B8C;
const MTU_MC11_RDBFL23: u32 = 0xF0061B8E;
const MTU_MC11_RDBFL24: u32 = 0xF0061B90;
const MTU_MC0_RDBFL48: u32 = 0xF00610C0;
const MTU_MC11_RDBFL25: u32 = 0xF0061B92;
const MTU_MC11_RDBFL26: u32 = 0xF0061B94;
const MTU_MC11_RDBFL27: u32 = 0xF0061B96;
const MTU_MC11_RDBFL28: u32 = 0xF0061B98;
const MTU_MC11_RDBFL29: u32 = 0xF0061B9A;
const MTU_MC11_RDBFL30: u32 = 0xF0061B9C;
const MTU_MC11_RDBFL31: u32 = 0xF0061B9E;
const MTU_MC11_RDBFL32: u32 = 0xF0061BA0;
const MTU_MC11_RDBFL33: u32 = 0xF0061BA2;
const MTU_MC11_RDBFL34: u32 = 0xF0061BA4;
const MTU_MC0_RDBFL49: u32 = 0xF00610C2;
const MTU_MC11_RDBFL35: u32 = 0xF0061BA6;
const MTU_MC11_RDBFL36: u32 = 0xF0061BA8;
const MTU_MC11_RDBFL37: u32 = 0xF0061BAA;
const MTU_MC11_RDBFL38: u32 = 0xF0061BAC;
const MTU_MC11_RDBFL39: u32 = 0xF0061BAE;
const MTU_MC11_RDBFL40: u32 = 0xF0061BB0;
const MTU_MC11_RDBFL41: u32 = 0xF0061BB2;
const MTU_MC11_RDBFL42: u32 = 0xF0061BB4;
const MTU_MC11_RDBFL43: u32 = 0xF0061BB6;
const MTU_MC11_RDBFL44: u32 = 0xF0061BB8;
const MTU_MC0_RDBFL50: u32 = 0xF00610C4;
const MTU_MC11_RDBFL45: u32 = 0xF0061BBA;
const MTU_MC11_RDBFL46: u32 = 0xF0061BBC;
const MTU_MC11_RDBFL47: u32 = 0xF0061BBE;
const MTU_MC11_RDBFL48: u32 = 0xF0061BC0;
const MTU_MC11_RDBFL49: u32 = 0xF0061BC2;
const MTU_MC11_RDBFL50: u32 = 0xF0061BC4;
const MTU_MC11_RDBFL51: u32 = 0xF0061BC6;
const MTU_MC11_RDBFL52: u32 = 0xF0061BC8;
const MTU_MC11_RDBFL53: u32 = 0xF0061BCA;
const MTU_MC11_RDBFL54: u32 = 0xF0061BCC;
const MTU_MC0_RDBFL51: u32 = 0xF00610C6;
const MTU_MC11_RDBFL55: u32 = 0xF0061BCE;
const MTU_MC11_RDBFL56: u32 = 0xF0061BD0;
const MTU_MC11_RDBFL57: u32 = 0xF0061BD2;
const MTU_MC11_RDBFL58: u32 = 0xF0061BD4;
const MTU_MC11_RDBFL59: u32 = 0xF0061BD6;
const MTU_MC11_RDBFL60: u32 = 0xF0061BD8;
const MTU_MC11_RDBFL61: u32 = 0xF0061BDA;
const MTU_MC11_RDBFL62: u32 = 0xF0061BDC;
const MTU_MC11_RDBFL63: u32 = 0xF0061BDE;
const MTU_MC11_RDBFL64: u32 = 0xF0061BE0;
const MTU_MC0_RDBFL52: u32 = 0xF00610C8;
const MTU_MC11_RDBFL65: u32 = 0xF0061BE2;
const MTU_MC11_RDBFL66: u32 = 0xF0061BE4;
const MTU_MC11_ALMSRCS: u32 = 0xF0061BEE;
const MTU_MC11_FAULTSTS: u32 = 0xF0061BF0;
const MTU_MC11_ERRINFO0: u32 = 0xF0061BF2;
const MTU_MC11_ERRINFO1: u32 = 0xF0061BF4;
const MTU_MC11_ERRINFO2: u32 = 0xF0061BF6;
const MTU_MC11_ERRINFO3: u32 = 0xF0061BF8;
const MTU_MC11_ERRINFO4: u32 = 0xF0061BFA;
const MTU_MC12_CONFIG0: u32 = 0xF0061C00;
const MTU_MC0_RDBFL53: u32 = 0xF00610CA;
const MTU_MC12_CONFIG1: u32 = 0xF0061C02;
const MTU_MC12_MCONTROL: u32 = 0xF0061C04;
const MTU_MC12_MSTATUS: u32 = 0xF0061C06;
const MTU_MC12_RANGE: u32 = 0xF0061C08;
const MTU_MC12_REVID: u32 = 0xF0061C0C;
const MTU_MC12_ECCS: u32 = 0xF0061C0E;
const MTU_MC12_ECCD: u32 = 0xF0061C10;
const MTU_MC12_ETRR0: u32 = 0xF0061C12;
const MTU_MC12_ETRR1: u32 = 0xF0061C14;
const MTU_MC12_ETRR2: u32 = 0xF0061C16;
const MTU_MC0_RDBFL54: u32 = 0xF00610CC;
const MTU_MC12_ETRR3: u32 = 0xF0061C18;
const MTU_MC12_ETRR4: u32 = 0xF0061C1A;
const MTU_MC12_RDBFL0: u32 = 0xF0061C60;
const MTU_MC12_RDBFL1: u32 = 0xF0061C62;
const MTU_MC12_RDBFL2: u32 = 0xF0061C64;
const MTU_MC12_RDBFL3: u32 = 0xF0061C66;
const MTU_MC12_RDBFL4: u32 = 0xF0061C68;
const MTU_MC12_RDBFL5: u32 = 0xF0061C6A;
const MTU_MC12_RDBFL6: u32 = 0xF0061C6C;
const MTU_MC12_RDBFL7: u32 = 0xF0061C6E;
const MTU_MC0_RDBFL55: u32 = 0xF00610CE;
const MTU_MC12_RDBFL8: u32 = 0xF0061C70;
const MTU_MC12_RDBFL9: u32 = 0xF0061C72;
const MTU_MC12_RDBFL10: u32 = 0xF0061C74;
const MTU_MC12_RDBFL11: u32 = 0xF0061C76;
const MTU_MC12_RDBFL12: u32 = 0xF0061C78;
const MTU_MC12_RDBFL13: u32 = 0xF0061C7A;
const MTU_MC12_RDBFL14: u32 = 0xF0061C7C;
const MTU_MC12_RDBFL15: u32 = 0xF0061C7E;
const MTU_MC12_RDBFL16: u32 = 0xF0061C80;
const MTU_MC12_RDBFL17: u32 = 0xF0061C82;
const MTU_MC0_RDBFL56: u32 = 0xF00610D0;
const MTU_MC12_RDBFL18: u32 = 0xF0061C84;
const MTU_MC12_RDBFL19: u32 = 0xF0061C86;
const MTU_MC12_RDBFL20: u32 = 0xF0061C88;
const MTU_MC12_RDBFL21: u32 = 0xF0061C8A;
const MTU_MC12_RDBFL22: u32 = 0xF0061C8C;
const MTU_MC12_RDBFL23: u32 = 0xF0061C8E;
const MTU_MC12_RDBFL24: u32 = 0xF0061C90;
const MTU_MC12_RDBFL25: u32 = 0xF0061C92;
const MTU_MC12_RDBFL26: u32 = 0xF0061C94;
const MTU_MC12_RDBFL27: u32 = 0xF0061C96;
const MTU_MC0_RDBFL57: u32 = 0xF00610D2;
const MTU_MC12_RDBFL28: u32 = 0xF0061C98;
const MTU_MC12_RDBFL29: u32 = 0xF0061C9A;
const MTU_MC12_RDBFL30: u32 = 0xF0061C9C;
const MTU_MC12_RDBFL31: u32 = 0xF0061C9E;
const MTU_MC12_RDBFL32: u32 = 0xF0061CA0;
const MTU_MC12_RDBFL33: u32 = 0xF0061CA2;
const MTU_MC12_RDBFL34: u32 = 0xF0061CA4;
const MTU_MC12_RDBFL35: u32 = 0xF0061CA6;
const MTU_MC12_RDBFL36: u32 = 0xF0061CA8;
const MTU_MC12_RDBFL37: u32 = 0xF0061CAA;
const MTU_MC0_RDBFL58: u32 = 0xF00610D4;
const MTU_MC12_RDBFL38: u32 = 0xF0061CAC;
const MTU_MC12_RDBFL39: u32 = 0xF0061CAE;
const MTU_MC12_RDBFL40: u32 = 0xF0061CB0;
const MTU_MC12_RDBFL41: u32 = 0xF0061CB2;
const MTU_MC12_RDBFL42: u32 = 0xF0061CB4;
const MTU_MC12_RDBFL43: u32 = 0xF0061CB6;
const MTU_MC12_RDBFL44: u32 = 0xF0061CB8;
const MTU_MC12_RDBFL45: u32 = 0xF0061CBA;
const MTU_MC12_RDBFL46: u32 = 0xF0061CBC;
const MTU_MC12_RDBFL47: u32 = 0xF0061CBE;
const MTU_MC0_RDBFL59: u32 = 0xF00610D6;
const MTU_MC12_RDBFL48: u32 = 0xF0061CC0;
const MTU_MC12_RDBFL49: u32 = 0xF0061CC2;
const MTU_MC12_RDBFL50: u32 = 0xF0061CC4;
const MTU_MC12_RDBFL51: u32 = 0xF0061CC6;
const MTU_MC12_RDBFL52: u32 = 0xF0061CC8;
const MTU_MC12_RDBFL53: u32 = 0xF0061CCA;
const MTU_MC12_RDBFL54: u32 = 0xF0061CCC;
const MTU_MC12_RDBFL55: u32 = 0xF0061CCE;
const MTU_MC12_RDBFL56: u32 = 0xF0061CD0;
const MTU_MC12_RDBFL57: u32 = 0xF0061CD2;
const MTU_MC0_RDBFL60: u32 = 0xF00610D8;
const MTU_MC12_RDBFL58: u32 = 0xF0061CD4;
const MTU_MC12_RDBFL59: u32 = 0xF0061CD6;
const MTU_MC12_RDBFL60: u32 = 0xF0061CD8;
const MTU_MC12_RDBFL61: u32 = 0xF0061CDA;
const MTU_MC12_RDBFL62: u32 = 0xF0061CDC;
const MTU_MC12_RDBFL63: u32 = 0xF0061CDE;
const MTU_MC12_RDBFL64: u32 = 0xF0061CE0;
const MTU_MC12_RDBFL65: u32 = 0xF0061CE2;
const MTU_MC12_RDBFL66: u32 = 0xF0061CE4;
const MTU_MC12_ALMSRCS: u32 = 0xF0061CEE;
const MTU_MC0_RDBFL61: u32 = 0xF00610DA;
const MTU_MC12_FAULTSTS: u32 = 0xF0061CF0;
const MTU_MC12_ERRINFO0: u32 = 0xF0061CF2;
const MTU_MC12_ERRINFO1: u32 = 0xF0061CF4;
const MTU_MC12_ERRINFO2: u32 = 0xF0061CF6;
const MTU_MC12_ERRINFO3: u32 = 0xF0061CF8;
const MTU_MC12_ERRINFO4: u32 = 0xF0061CFA;
const MTU_MC13_CONFIG0: u32 = 0xF0061D00;
const MTU_MC13_CONFIG1: u32 = 0xF0061D02;
const MTU_MC13_MCONTROL: u32 = 0xF0061D04;
const MTU_MC13_MSTATUS: u32 = 0xF0061D06;
const MTU_MC0_RDBFL62: u32 = 0xF00610DC;
const MTU_MC13_RANGE: u32 = 0xF0061D08;
const MTU_MC13_REVID: u32 = 0xF0061D0C;
const MTU_MC13_ECCS: u32 = 0xF0061D0E;
const MTU_MC13_ECCD: u32 = 0xF0061D10;
const MTU_MC13_ETRR0: u32 = 0xF0061D12;
const MTU_MC13_ETRR1: u32 = 0xF0061D14;
const MTU_MC13_ETRR2: u32 = 0xF0061D16;
const MTU_MC13_ETRR3: u32 = 0xF0061D18;
const MTU_MC13_ETRR4: u32 = 0xF0061D1A;
const MTU_MC13_RDBFL0: u32 = 0xF0061D60;
const MTU_MC0_RDBFL63: u32 = 0xF00610DE;
const MTU_MC13_RDBFL1: u32 = 0xF0061D62;
const MTU_MC13_RDBFL2: u32 = 0xF0061D64;
const MTU_MC13_RDBFL3: u32 = 0xF0061D66;
const MTU_MC13_RDBFL4: u32 = 0xF0061D68;
const MTU_MC13_RDBFL5: u32 = 0xF0061D6A;
const MTU_MC13_RDBFL6: u32 = 0xF0061D6C;
const MTU_MC13_RDBFL7: u32 = 0xF0061D6E;
const MTU_MC13_RDBFL8: u32 = 0xF0061D70;
const MTU_MC13_RDBFL9: u32 = 0xF0061D72;
const MTU_MC13_RDBFL10: u32 = 0xF0061D74;
const MTU_MC0_RDBFL64: u32 = 0xF00610E0;
const MTU_MC13_RDBFL11: u32 = 0xF0061D76;
const MTU_MC13_RDBFL12: u32 = 0xF0061D78;
const MTU_MC13_RDBFL13: u32 = 0xF0061D7A;
const MTU_MC13_RDBFL14: u32 = 0xF0061D7C;
const MTU_MC13_RDBFL15: u32 = 0xF0061D7E;
const MTU_MC13_RDBFL16: u32 = 0xF0061D80;
const MTU_MC13_RDBFL17: u32 = 0xF0061D82;
const MTU_MC13_RDBFL18: u32 = 0xF0061D84;
const MTU_MC13_RDBFL19: u32 = 0xF0061D86;
const MTU_MC13_RDBFL20: u32 = 0xF0061D88;
const MTU_MC0_RDBFL65: u32 = 0xF00610E2;
const MTU_MC13_RDBFL21: u32 = 0xF0061D8A;
const MTU_MC13_RDBFL22: u32 = 0xF0061D8C;
const MTU_MC13_RDBFL23: u32 = 0xF0061D8E;
const MTU_MC13_RDBFL24: u32 = 0xF0061D90;
const MTU_MC13_RDBFL25: u32 = 0xF0061D92;
const MTU_MC13_RDBFL26: u32 = 0xF0061D94;
const MTU_MC13_RDBFL27: u32 = 0xF0061D96;
const MTU_MC13_RDBFL28: u32 = 0xF0061D98;
const MTU_MC13_RDBFL29: u32 = 0xF0061D9A;
const MTU_MC13_RDBFL30: u32 = 0xF0061D9C;
const MTU_MC0_RDBFL66: u32 = 0xF00610E4;
const MTU_MC13_RDBFL31: u32 = 0xF0061D9E;
const MTU_MC13_RDBFL32: u32 = 0xF0061DA0;
const MTU_MC13_RDBFL33: u32 = 0xF0061DA2;
const MTU_MC13_RDBFL34: u32 = 0xF0061DA4;
const MTU_MC13_RDBFL35: u32 = 0xF0061DA6;
const MTU_MC13_RDBFL36: u32 = 0xF0061DA8;
const MTU_MC13_RDBFL37: u32 = 0xF0061DAA;
const MTU_MC13_RDBFL38: u32 = 0xF0061DAC;
const MTU_MC13_RDBFL39: u32 = 0xF0061DAE;
const MTU_MC13_RDBFL40: u32 = 0xF0061DB0;
const MTU_MC0_ALMSRCS: u32 = 0xF00610EE;
const MTU_MC13_RDBFL41: u32 = 0xF0061DB2;
const MTU_MC13_RDBFL42: u32 = 0xF0061DB4;
const MTU_MC13_RDBFL43: u32 = 0xF0061DB6;
const MTU_MC13_RDBFL44: u32 = 0xF0061DB8;
const MTU_MC13_RDBFL45: u32 = 0xF0061DBA;
const MTU_MC13_RDBFL46: u32 = 0xF0061DBC;
const MTU_MC13_RDBFL47: u32 = 0xF0061DBE;
const MTU_MC13_RDBFL48: u32 = 0xF0061DC0;
const MTU_MC13_RDBFL49: u32 = 0xF0061DC2;
const MTU_MC13_RDBFL50: u32 = 0xF0061DC4;
const MTU_MC0_FAULTSTS: u32 = 0xF00610F0;
const MTU_MC13_RDBFL51: u32 = 0xF0061DC6;
const MTU_MC13_RDBFL52: u32 = 0xF0061DC8;
const MTU_MC13_RDBFL53: u32 = 0xF0061DCA;
const MTU_MC13_RDBFL54: u32 = 0xF0061DCC;
const MTU_MC13_RDBFL55: u32 = 0xF0061DCE;
const MTU_MC13_RDBFL56: u32 = 0xF0061DD0;
const MTU_MC13_RDBFL57: u32 = 0xF0061DD2;
const MTU_MC13_RDBFL58: u32 = 0xF0061DD4;
const MTU_MC13_RDBFL59: u32 = 0xF0061DD6;
const MTU_MC13_RDBFL60: u32 = 0xF0061DD8;
const MTU_MC0_ERRINFO0: u32 = 0xF00610F2;
const MTU_MC13_RDBFL61: u32 = 0xF0061DDA;
const MTU_MC13_RDBFL62: u32 = 0xF0061DDC;
const MTU_MC13_RDBFL63: u32 = 0xF0061DDE;
const MTU_MC13_RDBFL64: u32 = 0xF0061DE0;
const MTU_MC13_RDBFL65: u32 = 0xF0061DE2;
const MTU_MC13_RDBFL66: u32 = 0xF0061DE4;
const MTU_MC13_ALMSRCS: u32 = 0xF0061DEE;
const MTU_MC13_FAULTSTS: u32 = 0xF0061DF0;
const MTU_MC13_ERRINFO0: u32 = 0xF0061DF2;
const MTU_MC13_ERRINFO1: u32 = 0xF0061DF4;
const MTU_MC0_ERRINFO1: u32 = 0xF00610F4;
const MTU_MC13_ERRINFO2: u32 = 0xF0061DF6;
const MTU_MC13_ERRINFO3: u32 = 0xF0061DF8;
const MTU_MC13_ERRINFO4: u32 = 0xF0061DFA;
const MTU_MC14_CONFIG0: u32 = 0xF0061E00;
const MTU_MC14_CONFIG1: u32 = 0xF0061E02;
const MTU_MC14_MCONTROL: u32 = 0xF0061E04;
const MTU_MC14_MSTATUS: u32 = 0xF0061E06;
const MTU_MC14_RANGE: u32 = 0xF0061E08;
const MTU_MC14_REVID: u32 = 0xF0061E0C;
const MTU_MC14_ECCS: u32 = 0xF0061E0E;
const MTU_MC0_ERRINFO2: u32 = 0xF00610F6;
const MTU_MC14_ECCD: u32 = 0xF0061E10;
const MTU_MC14_ETRR0: u32 = 0xF0061E12;
const MTU_MC14_ETRR1: u32 = 0xF0061E14;
const MTU_MC14_ETRR2: u32 = 0xF0061E16;
const MTU_MC14_ETRR3: u32 = 0xF0061E18;
const MTU_MC14_ETRR4: u32 = 0xF0061E1A;
const MTU_MC14_RDBFL0: u32 = 0xF0061E60;
const MTU_MC14_RDBFL1: u32 = 0xF0061E62;
const MTU_MC14_RDBFL2: u32 = 0xF0061E64;
const MTU_MC14_RDBFL3: u32 = 0xF0061E66;
const MTU_MC0_ERRINFO3: u32 = 0xF00610F8;
const MTU_MC14_RDBFL4: u32 = 0xF0061E68;
const MTU_MC14_RDBFL5: u32 = 0xF0061E6A;
const MTU_MC14_RDBFL6: u32 = 0xF0061E6C;
const MTU_MC14_RDBFL7: u32 = 0xF0061E6E;
const MTU_MC14_RDBFL8: u32 = 0xF0061E70;
const MTU_MC14_RDBFL9: u32 = 0xF0061E72;
const MTU_MC14_RDBFL10: u32 = 0xF0061E74;
const MTU_MC14_RDBFL11: u32 = 0xF0061E76;
const MTU_MC14_RDBFL12: u32 = 0xF0061E78;
const MTU_MC14_RDBFL13: u32 = 0xF0061E7A;
const MTU_MC0_ERRINFO4: u32 = 0xF00610FA;
const MTU_MC14_RDBFL14: u32 = 0xF0061E7C;
const MTU_MC14_RDBFL15: u32 = 0xF0061E7E;
const MTU_MC14_RDBFL16: u32 = 0xF0061E80;
const MTU_MC14_RDBFL17: u32 = 0xF0061E82;
const MTU_MC14_RDBFL18: u32 = 0xF0061E84;
const MTU_MC14_RDBFL19: u32 = 0xF0061E86;
const MTU_MC14_RDBFL20: u32 = 0xF0061E88;
const MTU_MC14_RDBFL21: u32 = 0xF0061E8A;
const MTU_MC14_RDBFL22: u32 = 0xF0061E8C;
const MTU_MC14_RDBFL23: u32 = 0xF0061E8E;
const MTU_MC1_CONFIG0: u32 = 0xF0061100;
const MTU_MC14_RDBFL24: u32 = 0xF0061E90;
const MTU_MC14_RDBFL25: u32 = 0xF0061E92;
const MTU_MC14_RDBFL26: u32 = 0xF0061E94;
const MTU_MC14_RDBFL27: u32 = 0xF0061E96;
const MTU_MC14_RDBFL28: u32 = 0xF0061E98;
const MTU_MC14_RDBFL29: u32 = 0xF0061E9A;
const MTU_MC14_RDBFL30: u32 = 0xF0061E9C;
const MTU_MC14_RDBFL31: u32 = 0xF0061E9E;
const MTU_MC14_RDBFL32: u32 = 0xF0061EA0;
const MTU_MC14_RDBFL33: u32 = 0xF0061EA2;
const MTU_MC1_CONFIG1: u32 = 0xF0061102;
const MTU_MC14_RDBFL34: u32 = 0xF0061EA4;
const MTU_MC14_RDBFL35: u32 = 0xF0061EA6;
const MTU_MC14_RDBFL36: u32 = 0xF0061EA8;
const MTU_MC14_RDBFL37: u32 = 0xF0061EAA;
const MTU_MC14_RDBFL38: u32 = 0xF0061EAC;
const MTU_MC14_RDBFL39: u32 = 0xF0061EAE;
const MTU_MC14_RDBFL40: u32 = 0xF0061EB0;
const MTU_MC14_RDBFL41: u32 = 0xF0061EB2;
const MTU_MC14_RDBFL42: u32 = 0xF0061EB4;
const MTU_MC14_RDBFL43: u32 = 0xF0061EB6;
const MTU_MC1_MCONTROL: u32 = 0xF0061104;
const MTU_MC14_RDBFL44: u32 = 0xF0061EB8;
const MTU_MC14_RDBFL45: u32 = 0xF0061EBA;
const MTU_MC14_RDBFL46: u32 = 0xF0061EBC;
const MTU_MC14_RDBFL47: u32 = 0xF0061EBE;
const MTU_MC14_RDBFL48: u32 = 0xF0061EC0;
const MTU_MC14_RDBFL49: u32 = 0xF0061EC2;
const MTU_MC14_RDBFL50: u32 = 0xF0061EC4;
const MTU_MC14_RDBFL51: u32 = 0xF0061EC6;
const MTU_MC14_RDBFL52: u32 = 0xF0061EC8;
const MTU_MC14_RDBFL53: u32 = 0xF0061ECA;
const MTU_MC1_MSTATUS: u32 = 0xF0061106;
const MTU_MC14_RDBFL54: u32 = 0xF0061ECC;
const MTU_MC14_RDBFL55: u32 = 0xF0061ECE;
const MTU_MC14_RDBFL56: u32 = 0xF0061ED0;
const MTU_MC14_RDBFL57: u32 = 0xF0061ED2;
const MTU_MC14_RDBFL58: u32 = 0xF0061ED4;
const MTU_MC14_RDBFL59: u32 = 0xF0061ED6;
const MTU_MC14_RDBFL60: u32 = 0xF0061ED8;
const MTU_MC14_RDBFL61: u32 = 0xF0061EDA;
const MTU_MC14_RDBFL62: u32 = 0xF0061EDC;
const MTU_MC14_RDBFL63: u32 = 0xF0061EDE;
const MTU_MC1_RANGE: u32 = 0xF0061108;
const MTU_MC14_RDBFL64: u32 = 0xF0061EE0;
const MTU_MC14_RDBFL65: u32 = 0xF0061EE2;
const MTU_MC14_RDBFL66: u32 = 0xF0061EE4;
const MTU_MC14_ALMSRCS: u32 = 0xF0061EEE;
const MTU_MC14_FAULTSTS: u32 = 0xF0061EF0;
const MTU_MC14_ERRINFO0: u32 = 0xF0061EF2;
const MTU_MC14_ERRINFO1: u32 = 0xF0061EF4;
const MTU_MC14_ERRINFO2: u32 = 0xF0061EF6;
const MTU_MC14_ERRINFO3: u32 = 0xF0061EF8;
const MTU_MC14_ERRINFO4: u32 = 0xF0061EFA;
const MTU_MC1_REVID: u32 = 0xF006110C;
const MTU_MC15_CONFIG0: u32 = 0xF0061F00;
const MTU_MC15_CONFIG1: u32 = 0xF0061F02;
const MTU_MC15_MCONTROL: u32 = 0xF0061F04;
const MTU_MC15_MSTATUS: u32 = 0xF0061F06;
const MTU_MC15_RANGE: u32 = 0xF0061F08;
const MTU_MC15_REVID: u32 = 0xF0061F0C;
const MTU_MC15_ECCS: u32 = 0xF0061F0E;
const MTU_MC15_ECCD: u32 = 0xF0061F10;
const MTU_MC15_ETRR0: u32 = 0xF0061F12;
const MTU_MC15_ETRR1: u32 = 0xF0061F14;
const MTU_MC1_ECCS: u32 = 0xF006110E;
const MTU_MC15_ETRR2: u32 = 0xF0061F16;
const MTU_MC15_ETRR3: u32 = 0xF0061F18;
const MTU_MC15_ETRR4: u32 = 0xF0061F1A;
const MTU_MC15_RDBFL0: u32 = 0xF0061F60;
const MTU_MC15_RDBFL1: u32 = 0xF0061F62;
const MTU_MC15_RDBFL2: u32 = 0xF0061F64;
const MTU_MC15_RDBFL3: u32 = 0xF0061F66;
const MTU_MC15_RDBFL4: u32 = 0xF0061F68;
const MTU_MC15_RDBFL5: u32 = 0xF0061F6A;
const MTU_MC15_RDBFL6: u32 = 0xF0061F6C;
const MTU_MC1_ECCD: u32 = 0xF0061110;
const MTU_MC15_RDBFL7: u32 = 0xF0061F6E;
const MTU_MC15_RDBFL8: u32 = 0xF0061F70;
const MTU_MC15_RDBFL9: u32 = 0xF0061F72;
const MTU_MC15_RDBFL10: u32 = 0xF0061F74;
const MTU_MC15_RDBFL11: u32 = 0xF0061F76;
const MTU_MC15_RDBFL12: u32 = 0xF0061F78;
const MTU_MC15_RDBFL13: u32 = 0xF0061F7A;
const MTU_MC15_RDBFL14: u32 = 0xF0061F7C;
const MTU_MC15_RDBFL15: u32 = 0xF0061F7E;
const MTU_MC15_RDBFL16: u32 = 0xF0061F80;
const MTU_MC1_ETRR0: u32 = 0xF0061112;
const MTU_MC15_RDBFL17: u32 = 0xF0061F82;
const MTU_MC15_RDBFL18: u32 = 0xF0061F84;
const MTU_MC15_RDBFL19: u32 = 0xF0061F86;
const MTU_MC15_RDBFL20: u32 = 0xF0061F88;
const MTU_MC15_RDBFL21: u32 = 0xF0061F8A;
const MTU_MC15_RDBFL22: u32 = 0xF0061F8C;
const MTU_MC15_RDBFL23: u32 = 0xF0061F8E;
const MTU_MC15_RDBFL24: u32 = 0xF0061F90;
const MTU_MC15_RDBFL25: u32 = 0xF0061F92;
const MTU_MC15_RDBFL26: u32 = 0xF0061F94;
const MTU_MC1_ETRR1: u32 = 0xF0061114;
const MTU_MC15_RDBFL27: u32 = 0xF0061F96;
const MTU_MC15_RDBFL28: u32 = 0xF0061F98;
const MTU_MC15_RDBFL29: u32 = 0xF0061F9A;
const MTU_MC15_RDBFL30: u32 = 0xF0061F9C;
const MTU_MC15_RDBFL31: u32 = 0xF0061F9E;
const MTU_MC15_RDBFL32: u32 = 0xF0061FA0;
const MTU_MC15_RDBFL33: u32 = 0xF0061FA2;
const MTU_MC15_RDBFL34: u32 = 0xF0061FA4;
const MTU_MC15_RDBFL35: u32 = 0xF0061FA6;
const MTU_MC15_RDBFL36: u32 = 0xF0061FA8;
const MTU_MC1_ETRR2: u32 = 0xF0061116;
const MTU_MC15_RDBFL37: u32 = 0xF0061FAA;
const MTU_MC15_RDBFL38: u32 = 0xF0061FAC;
const MTU_MC15_RDBFL39: u32 = 0xF0061FAE;
const MTU_MC15_RDBFL40: u32 = 0xF0061FB0;
const MTU_MC15_RDBFL41: u32 = 0xF0061FB2;
const MTU_MC15_RDBFL42: u32 = 0xF0061FB4;
const MTU_MC15_RDBFL43: u32 = 0xF0061FB6;
const MTU_MC15_RDBFL44: u32 = 0xF0061FB8;
const MTU_MC15_RDBFL45: u32 = 0xF0061FBA;
const MTU_MC15_RDBFL46: u32 = 0xF0061FBC;
const MTU_MC1_ETRR3: u32 = 0xF0061118;
const MTU_MC15_RDBFL47: u32 = 0xF0061FBE;
const MTU_MC15_RDBFL48: u32 = 0xF0061FC0;
const MTU_MC15_RDBFL49: u32 = 0xF0061FC2;
const MTU_MC15_RDBFL50: u32 = 0xF0061FC4;
const MTU_MC15_RDBFL51: u32 = 0xF0061FC6;
const MTU_MC15_RDBFL52: u32 = 0xF0061FC8;
const MTU_MC15_RDBFL53: u32 = 0xF0061FCA;
const MTU_MC15_RDBFL54: u32 = 0xF0061FCC;
const MTU_MC15_RDBFL55: u32 = 0xF0061FCE;
const MTU_MC15_RDBFL56: u32 = 0xF0061FD0;
const MTU_MC1_ETRR4: u32 = 0xF006111A;
const MTU_MC15_RDBFL57: u32 = 0xF0061FD2;
const MTU_MC15_RDBFL58: u32 = 0xF0061FD4;
const MTU_MC15_RDBFL59: u32 = 0xF0061FD6;
const MTU_MC15_RDBFL60: u32 = 0xF0061FD8;
const MTU_MC15_RDBFL61: u32 = 0xF0061FDA;
const MTU_MC15_RDBFL62: u32 = 0xF0061FDC;
const MTU_MC15_RDBFL63: u32 = 0xF0061FDE;
const MTU_MC15_RDBFL64: u32 = 0xF0061FE0;
const MTU_MC15_RDBFL65: u32 = 0xF0061FE2;
const MTU_MC15_RDBFL66: u32 = 0xF0061FE4;
const MTU_MC1_RDBFL0: u32 = 0xF0061160;
const MTU_MC15_ALMSRCS: u32 = 0xF0061FEE;
const MTU_MC15_FAULTSTS: u32 = 0xF0061FF0;
const MTU_MC15_ERRINFO0: u32 = 0xF0061FF2;
const MTU_MC15_ERRINFO1: u32 = 0xF0061FF4;
const MTU_MC15_ERRINFO2: u32 = 0xF0061FF6;
const MTU_MC15_ERRINFO3: u32 = 0xF0061FF8;
const MTU_MC15_ERRINFO4: u32 = 0xF0061FFA;
const MTU_MC16_CONFIG0: u32 = 0xF0062000;
const MTU_MC16_CONFIG1: u32 = 0xF0062002;
const MTU_MC16_MCONTROL: u32 = 0xF0062004;
const MTU_MC1_RDBFL1: u32 = 0xF0061162;
const MTU_MC16_MSTATUS: u32 = 0xF0062006;
const MTU_MC16_RANGE: u32 = 0xF0062008;
const MTU_MC16_REVID: u32 = 0xF006200C;
const MTU_MC16_ECCS: u32 = 0xF006200E;
const MTU_MC16_ECCD: u32 = 0xF0062010;
const MTU_MC16_ETRR0: u32 = 0xF0062012;
const MTU_MC16_ETRR1: u32 = 0xF0062014;
const MTU_MC16_ETRR2: u32 = 0xF0062016;
const MTU_MC16_ETRR3: u32 = 0xF0062018;
const MTU_MC16_ETRR4: u32 = 0xF006201A;
const MTU_MC1_RDBFL2: u32 = 0xF0061164;
const MTU_MC16_RDBFL0: u32 = 0xF0062060;
const MTU_MC16_RDBFL1: u32 = 0xF0062062;
const MTU_MC16_RDBFL2: u32 = 0xF0062064;
const MTU_MC16_RDBFL3: u32 = 0xF0062066;
const MTU_MC16_RDBFL4: u32 = 0xF0062068;
const MTU_MC16_RDBFL5: u32 = 0xF006206A;
const MTU_MC16_RDBFL6: u32 = 0xF006206C;
const MTU_MC16_RDBFL7: u32 = 0xF006206E;
const MTU_MC16_RDBFL8: u32 = 0xF0062070;
const MTU_MC16_RDBFL9: u32 = 0xF0062072;
const MTU_MC1_RDBFL3: u32 = 0xF0061166;
const MTU_MC16_RDBFL10: u32 = 0xF0062074;
const MTU_MC16_RDBFL11: u32 = 0xF0062076;
const MTU_MC16_RDBFL12: u32 = 0xF0062078;
const MTU_MC16_RDBFL13: u32 = 0xF006207A;
const MTU_MC16_RDBFL14: u32 = 0xF006207C;
const MTU_MC16_RDBFL15: u32 = 0xF006207E;
const MTU_MC16_RDBFL16: u32 = 0xF0062080;
const MTU_MC16_RDBFL17: u32 = 0xF0062082;
const MTU_MC16_RDBFL18: u32 = 0xF0062084;
const MTU_MC16_RDBFL19: u32 = 0xF0062086;
const MTU_MC1_RDBFL4: u32 = 0xF0061168;
const MTU_MC16_RDBFL20: u32 = 0xF0062088;
const MTU_MC16_RDBFL21: u32 = 0xF006208A;
const MTU_MC16_RDBFL22: u32 = 0xF006208C;
const MTU_MC16_RDBFL23: u32 = 0xF006208E;
const MTU_MC16_RDBFL24: u32 = 0xF0062090;
const MTU_MC16_RDBFL25: u32 = 0xF0062092;
const MTU_MC16_RDBFL26: u32 = 0xF0062094;
const MTU_MC16_RDBFL27: u32 = 0xF0062096;
const MTU_MC16_RDBFL28: u32 = 0xF0062098;
const MTU_MC16_RDBFL29: u32 = 0xF006209A;
const MTU_MC1_RDBFL5: u32 = 0xF006116A;
const MTU_MC16_RDBFL30: u32 = 0xF006209C;
const MTU_MC16_RDBFL31: u32 = 0xF006209E;
const MTU_MC16_RDBFL32: u32 = 0xF00620A0;
const MTU_MC16_RDBFL33: u32 = 0xF00620A2;
const MTU_MC16_RDBFL34: u32 = 0xF00620A4;
const MTU_MC16_RDBFL35: u32 = 0xF00620A6;
const MTU_MC16_RDBFL36: u32 = 0xF00620A8;
const MTU_MC16_RDBFL37: u32 = 0xF00620AA;
const MTU_MC16_RDBFL38: u32 = 0xF00620AC;
const MTU_MC16_RDBFL39: u32 = 0xF00620AE;
const MTU_MC1_RDBFL6: u32 = 0xF006116C;
const MTU_MC16_RDBFL40: u32 = 0xF00620B0;
const MTU_MC16_RDBFL41: u32 = 0xF00620B2;
const MTU_MC16_RDBFL42: u32 = 0xF00620B4;
const MTU_MC16_RDBFL43: u32 = 0xF00620B6;
const MTU_MC16_RDBFL44: u32 = 0xF00620B8;
const MTU_MC16_RDBFL45: u32 = 0xF00620BA;
const MTU_MC16_RDBFL46: u32 = 0xF00620BC;
const MTU_MC16_RDBFL47: u32 = 0xF00620BE;
const MTU_MC16_RDBFL48: u32 = 0xF00620C0;
const MTU_MC16_RDBFL49: u32 = 0xF00620C2;
const MTU_MC1_RDBFL7: u32 = 0xF006116E;
const MTU_MC16_RDBFL50: u32 = 0xF00620C4;
const MTU_MC16_RDBFL51: u32 = 0xF00620C6;
const MTU_MC16_RDBFL52: u32 = 0xF00620C8;
const MTU_MC16_RDBFL53: u32 = 0xF00620CA;
const MTU_MC16_RDBFL54: u32 = 0xF00620CC;
const MTU_MC16_RDBFL55: u32 = 0xF00620CE;
const MTU_MC16_RDBFL56: u32 = 0xF00620D0;
const MTU_MC16_RDBFL57: u32 = 0xF00620D2;
const MTU_MC16_RDBFL58: u32 = 0xF00620D4;
const MTU_MC16_RDBFL59: u32 = 0xF00620D6;
const MTU_MC1_RDBFL8: u32 = 0xF0061170;
const MTU_MC16_RDBFL60: u32 = 0xF00620D8;
const MTU_MC16_RDBFL61: u32 = 0xF00620DA;
const MTU_MC16_RDBFL62: u32 = 0xF00620DC;
const MTU_MC16_RDBFL63: u32 = 0xF00620DE;
const MTU_MC16_RDBFL64: u32 = 0xF00620E0;
const MTU_MC16_RDBFL65: u32 = 0xF00620E2;
const MTU_MC16_RDBFL66: u32 = 0xF00620E4;
const MTU_MC16_ALMSRCS: u32 = 0xF00620EE;
const MTU_MC16_FAULTSTS: u32 = 0xF00620F0;
const MTU_MC16_ERRINFO0: u32 = 0xF00620F2;
const MTU_MC1_RDBFL9: u32 = 0xF0061172;
const MTU_MC16_ERRINFO1: u32 = 0xF00620F4;
const MTU_MC16_ERRINFO2: u32 = 0xF00620F6;
const MTU_MC16_ERRINFO3: u32 = 0xF00620F8;
const MTU_MC16_ERRINFO4: u32 = 0xF00620FA;
const MTU_MC17_CONFIG0: u32 = 0xF0062100;
const MTU_MC17_CONFIG1: u32 = 0xF0062102;
const MTU_MC17_MCONTROL: u32 = 0xF0062104;
const MTU_MC17_MSTATUS: u32 = 0xF0062106;
const MTU_MC17_RANGE: u32 = 0xF0062108;
const MTU_MC17_REVID: u32 = 0xF006210C;
const MTU_MC1_RDBFL10: u32 = 0xF0061174;
const MTU_MC17_ECCS: u32 = 0xF006210E;
const MTU_MC17_ECCD: u32 = 0xF0062110;
const MTU_MC17_ETRR0: u32 = 0xF0062112;
const MTU_MC17_ETRR1: u32 = 0xF0062114;
const MTU_MC17_ETRR2: u32 = 0xF0062116;
const MTU_MC17_ETRR3: u32 = 0xF0062118;
const MTU_MC17_ETRR4: u32 = 0xF006211A;
const MTU_MC17_RDBFL0: u32 = 0xF0062160;
const MTU_MC17_RDBFL1: u32 = 0xF0062162;
const MTU_MC17_RDBFL2: u32 = 0xF0062164;
const MTU_MC1_RDBFL11: u32 = 0xF0061176;
const MTU_MC17_RDBFL3: u32 = 0xF0062166;
const MTU_MC17_RDBFL4: u32 = 0xF0062168;
const MTU_MC17_RDBFL5: u32 = 0xF006216A;
const MTU_MC17_RDBFL6: u32 = 0xF006216C;
const MTU_MC17_RDBFL7: u32 = 0xF006216E;
const MTU_MC17_RDBFL8: u32 = 0xF0062170;
const MTU_MC17_RDBFL9: u32 = 0xF0062172;
const MTU_MC17_RDBFL10: u32 = 0xF0062174;
const MTU_MC17_RDBFL11: u32 = 0xF0062176;
const MTU_MC17_RDBFL12: u32 = 0xF0062178;
const MTU_MC1_RDBFL12: u32 = 0xF0061178;
const MTU_MC17_RDBFL13: u32 = 0xF006217A;
const MTU_MC17_RDBFL14: u32 = 0xF006217C;
const MTU_MC17_RDBFL15: u32 = 0xF006217E;
const MTU_MC17_RDBFL16: u32 = 0xF0062180;
const MTU_MC17_RDBFL17: u32 = 0xF0062182;
const MTU_MC17_RDBFL18: u32 = 0xF0062184;
const MTU_MC17_RDBFL19: u32 = 0xF0062186;
const MTU_MC17_RDBFL20: u32 = 0xF0062188;
const MTU_MC17_RDBFL21: u32 = 0xF006218A;
const MTU_MC17_RDBFL22: u32 = 0xF006218C;
const MTU_MC1_RDBFL13: u32 = 0xF006117A;
const MTU_MC17_RDBFL23: u32 = 0xF006218E;
const MTU_MC17_RDBFL24: u32 = 0xF0062190;
const MTU_MC17_RDBFL25: u32 = 0xF0062192;
const MTU_MC17_RDBFL26: u32 = 0xF0062194;
const MTU_MC17_RDBFL27: u32 = 0xF0062196;
const MTU_MC17_RDBFL28: u32 = 0xF0062198;
const MTU_MC17_RDBFL29: u32 = 0xF006219A;
const MTU_MC17_RDBFL30: u32 = 0xF006219C;
const MTU_MC17_RDBFL31: u32 = 0xF006219E;
const MTU_MC17_RDBFL32: u32 = 0xF00621A0;
const MTU_MC1_RDBFL14: u32 = 0xF006117C;
const MTU_MC17_RDBFL33: u32 = 0xF00621A2;
const MTU_MC17_RDBFL34: u32 = 0xF00621A4;
const MTU_MC17_RDBFL35: u32 = 0xF00621A6;
const MTU_MC17_RDBFL36: u32 = 0xF00621A8;
const MTU_MC17_RDBFL37: u32 = 0xF00621AA;
const MTU_MC17_RDBFL38: u32 = 0xF00621AC;
const MTU_MC17_RDBFL39: u32 = 0xF00621AE;
const MTU_MC17_RDBFL40: u32 = 0xF00621B0;
const MTU_MC17_RDBFL41: u32 = 0xF00621B2;
const MTU_MC17_RDBFL42: u32 = 0xF00621B4;
const MTU_MC1_RDBFL15: u32 = 0xF006117E;
const MTU_MC17_RDBFL43: u32 = 0xF00621B6;
const MTU_MC17_RDBFL44: u32 = 0xF00621B8;
const MTU_MC17_RDBFL45: u32 = 0xF00621BA;
const MTU_MC17_RDBFL46: u32 = 0xF00621BC;
const MTU_MC17_RDBFL47: u32 = 0xF00621BE;
const MTU_MC17_RDBFL48: u32 = 0xF00621C0;
const MTU_MC17_RDBFL49: u32 = 0xF00621C2;
const MTU_MC17_RDBFL50: u32 = 0xF00621C4;
const MTU_MC17_RDBFL51: u32 = 0xF00621C6;
const MTU_MC17_RDBFL52: u32 = 0xF00621C8;
const MTU_MC1_RDBFL16: u32 = 0xF0061180;
const MTU_MC17_RDBFL53: u32 = 0xF00621CA;
const MTU_MC17_RDBFL54: u32 = 0xF00621CC;
const MTU_MC17_RDBFL55: u32 = 0xF00621CE;
const MTU_MC17_RDBFL56: u32 = 0xF00621D0;
const MTU_MC17_RDBFL57: u32 = 0xF00621D2;
const MTU_MC17_RDBFL58: u32 = 0xF00621D4;
const MTU_MC17_RDBFL59: u32 = 0xF00621D6;
const MTU_MC17_RDBFL60: u32 = 0xF00621D8;
const MTU_MC17_RDBFL61: u32 = 0xF00621DA;
const MTU_MC17_RDBFL62: u32 = 0xF00621DC;
const MTU_MC1_RDBFL17: u32 = 0xF0061182;
const MTU_MC17_RDBFL63: u32 = 0xF00621DE;
const MTU_MC17_RDBFL64: u32 = 0xF00621E0;
const MTU_MC17_RDBFL65: u32 = 0xF00621E2;
const MTU_MC17_RDBFL66: u32 = 0xF00621E4;
const MTU_MC17_ALMSRCS: u32 = 0xF00621EE;
const MTU_MC17_FAULTSTS: u32 = 0xF00621F0;
const MTU_MC17_ERRINFO0: u32 = 0xF00621F2;
const MTU_MC17_ERRINFO1: u32 = 0xF00621F4;
const MTU_MC17_ERRINFO2: u32 = 0xF00621F6;
const MTU_MC17_ERRINFO3: u32 = 0xF00621F8;
const MTU_MC1_RDBFL18: u32 = 0xF0061184;
const MTU_MC17_ERRINFO4: u32 = 0xF00621FA;
const MTU_MC18_CONFIG0: u32 = 0xF0062200;
const MTU_MC18_CONFIG1: u32 = 0xF0062202;
const MTU_MC18_MCONTROL: u32 = 0xF0062204;
const MTU_MC18_MSTATUS: u32 = 0xF0062206;
const MTU_MC18_RANGE: u32 = 0xF0062208;
const MTU_MC18_REVID: u32 = 0xF006220C;
const MTU_MC18_ECCS: u32 = 0xF006220E;
const MTU_MC18_ECCD: u32 = 0xF0062210;
const MTU_MC18_ETRR0: u32 = 0xF0062212;
const MTU_MC1_RDBFL19: u32 = 0xF0061186;
const MTU_MC18_ETRR1: u32 = 0xF0062214;
const MTU_MC18_ETRR2: u32 = 0xF0062216;
const MTU_MC18_ETRR3: u32 = 0xF0062218;
const MTU_MC18_ETRR4: u32 = 0xF006221A;
const MTU_MC18_RDBFL0: u32 = 0xF0062260;
const MTU_MC18_RDBFL1: u32 = 0xF0062262;
const MTU_MC18_RDBFL2: u32 = 0xF0062264;
const MTU_MC18_RDBFL3: u32 = 0xF0062266;
const MTU_MC18_RDBFL4: u32 = 0xF0062268;
const MTU_MC18_RDBFL5: u32 = 0xF006226A;
const MTU_MC1_RDBFL20: u32 = 0xF0061188;
const MTU_MC18_RDBFL6: u32 = 0xF006226C;
const MTU_MC18_RDBFL7: u32 = 0xF006226E;
const MTU_MC18_RDBFL8: u32 = 0xF0062270;
const MTU_MC18_RDBFL9: u32 = 0xF0062272;
const MTU_MC18_RDBFL10: u32 = 0xF0062274;
const MTU_MC18_RDBFL11: u32 = 0xF0062276;
const MTU_MC18_RDBFL12: u32 = 0xF0062278;
const MTU_MC18_RDBFL13: u32 = 0xF006227A;
const MTU_MC18_RDBFL14: u32 = 0xF006227C;
const MTU_MC18_RDBFL15: u32 = 0xF006227E;
const MTU_MC1_RDBFL21: u32 = 0xF006118A;
const MTU_MC18_RDBFL16: u32 = 0xF0062280;
const MTU_MC18_RDBFL17: u32 = 0xF0062282;
const MTU_MC18_RDBFL18: u32 = 0xF0062284;
const MTU_MC18_RDBFL19: u32 = 0xF0062286;
const MTU_MC18_RDBFL20: u32 = 0xF0062288;
const MTU_MC18_RDBFL21: u32 = 0xF006228A;
const MTU_MC18_RDBFL22: u32 = 0xF006228C;
const MTU_MC18_RDBFL23: u32 = 0xF006228E;
const MTU_MC18_RDBFL24: u32 = 0xF0062290;
const MTU_MC18_RDBFL25: u32 = 0xF0062292;
const MTU_MC1_RDBFL22: u32 = 0xF006118C;
const MTU_MC18_RDBFL26: u32 = 0xF0062294;
const MTU_MC18_RDBFL27: u32 = 0xF0062296;
const MTU_MC18_RDBFL28: u32 = 0xF0062298;
const MTU_MC18_RDBFL29: u32 = 0xF006229A;
const MTU_MC18_RDBFL30: u32 = 0xF006229C;
const MTU_MC18_RDBFL31: u32 = 0xF006229E;
const MTU_MC18_RDBFL32: u32 = 0xF00622A0;
const MTU_MC18_RDBFL33: u32 = 0xF00622A2;
const MTU_MC18_RDBFL34: u32 = 0xF00622A4;
const MTU_MC18_RDBFL35: u32 = 0xF00622A6;
const MTU_MC1_RDBFL23: u32 = 0xF006118E;
const MTU_MC18_RDBFL36: u32 = 0xF00622A8;
const MTU_MC18_RDBFL37: u32 = 0xF00622AA;
const MTU_MC18_RDBFL38: u32 = 0xF00622AC;
const MTU_MC18_RDBFL39: u32 = 0xF00622AE;
const MTU_MC18_RDBFL40: u32 = 0xF00622B0;
const MTU_MC18_RDBFL41: u32 = 0xF00622B2;
const MTU_MC18_RDBFL42: u32 = 0xF00622B4;
const MTU_MC18_RDBFL43: u32 = 0xF00622B6;
const MTU_MC18_RDBFL44: u32 = 0xF00622B8;
const MTU_MC18_RDBFL45: u32 = 0xF00622BA;
const MTU_MC1_RDBFL24: u32 = 0xF0061190;
const MTU_MC18_RDBFL46: u32 = 0xF00622BC;
const MTU_MC18_RDBFL47: u32 = 0xF00622BE;
const MTU_MC18_RDBFL48: u32 = 0xF00622C0;
const MTU_MC18_RDBFL49: u32 = 0xF00622C2;
const MTU_MC18_RDBFL50: u32 = 0xF00622C4;
const MTU_MC18_RDBFL51: u32 = 0xF00622C6;
const MTU_MC18_RDBFL52: u32 = 0xF00622C8;
const MTU_MC18_RDBFL53: u32 = 0xF00622CA;
const MTU_MC18_RDBFL54: u32 = 0xF00622CC;
const MTU_MC18_RDBFL55: u32 = 0xF00622CE;
const MTU_MC1_RDBFL25: u32 = 0xF0061192;
const MTU_MC18_RDBFL56: u32 = 0xF00622D0;
const MTU_MC18_RDBFL57: u32 = 0xF00622D2;
const MTU_MC18_RDBFL58: u32 = 0xF00622D4;
const MTU_MC18_RDBFL59: u32 = 0xF00622D6;
const MTU_MC18_RDBFL60: u32 = 0xF00622D8;
const MTU_MC18_RDBFL61: u32 = 0xF00622DA;
const MTU_MC18_RDBFL62: u32 = 0xF00622DC;
const MTU_MC18_RDBFL63: u32 = 0xF00622DE;
const MTU_MC18_RDBFL64: u32 = 0xF00622E0;
const MTU_MC18_RDBFL65: u32 = 0xF00622E2;
const MTU_MC1_RDBFL26: u32 = 0xF0061194;
const MTU_MC18_RDBFL66: u32 = 0xF00622E4;
const MTU_MC18_ALMSRCS: u32 = 0xF00622EE;
const MTU_MC18_FAULTSTS: u32 = 0xF00622F0;
const MTU_MC18_ERRINFO0: u32 = 0xF00622F2;
const MTU_MC18_ERRINFO1: u32 = 0xF00622F4;
const MTU_MC18_ERRINFO2: u32 = 0xF00622F6;
const MTU_MC18_ERRINFO3: u32 = 0xF00622F8;
const MTU_MC18_ERRINFO4: u32 = 0xF00622FA;
const MTU_MC19_CONFIG0: u32 = 0xF0062300;
const MTU_MC19_CONFIG1: u32 = 0xF0062302;
const MTU_MC1_RDBFL27: u32 = 0xF0061196;
const MTU_MC19_MCONTROL: u32 = 0xF0062304;
const MTU_MC19_MSTATUS: u32 = 0xF0062306;
const MTU_MC19_RANGE: u32 = 0xF0062308;
const MTU_MC19_REVID: u32 = 0xF006230C;
const MTU_MC19_ECCS: u32 = 0xF006230E;
const MTU_MC19_ECCD: u32 = 0xF0062310;
const MTU_MC19_ETRR0: u32 = 0xF0062312;
const MTU_MC19_ETRR1: u32 = 0xF0062314;
const MTU_MC19_ETRR2: u32 = 0xF0062316;
const MTU_MC19_ETRR3: u32 = 0xF0062318;
const MTU_MC1_RDBFL28: u32 = 0xF0061198;
const MTU_MC19_ETRR4: u32 = 0xF006231A;
const MTU_MC19_RDBFL0: u32 = 0xF0062360;
const MTU_MC19_RDBFL1: u32 = 0xF0062362;
const MTU_MC19_RDBFL2: u32 = 0xF0062364;
const MTU_MC19_RDBFL3: u32 = 0xF0062366;
const MTU_MC19_RDBFL4: u32 = 0xF0062368;
const MTU_MC19_RDBFL5: u32 = 0xF006236A;
const MTU_MC19_RDBFL6: u32 = 0xF006236C;
const MTU_MC19_RDBFL7: u32 = 0xF006236E;
const MTU_MC19_RDBFL8: u32 = 0xF0062370;
const MTU_MC1_RDBFL29: u32 = 0xF006119A;
const MTU_MC19_RDBFL9: u32 = 0xF0062372;
const MTU_MC19_RDBFL10: u32 = 0xF0062374;
const MTU_MC19_RDBFL11: u32 = 0xF0062376;
const MTU_MC19_RDBFL12: u32 = 0xF0062378;
const MTU_MC19_RDBFL13: u32 = 0xF006237A;
const MTU_MC19_RDBFL14: u32 = 0xF006237C;
const MTU_MC19_RDBFL15: u32 = 0xF006237E;
const MTU_MC19_RDBFL16: u32 = 0xF0062380;
const MTU_MC19_RDBFL17: u32 = 0xF0062382;
const MTU_MC19_RDBFL18: u32 = 0xF0062384;
const MTU_MC1_RDBFL30: u32 = 0xF006119C;
const MTU_MC19_RDBFL19: u32 = 0xF0062386;
const MTU_MC19_RDBFL20: u32 = 0xF0062388;
const MTU_MC19_RDBFL21: u32 = 0xF006238A;
const MTU_MC19_RDBFL22: u32 = 0xF006238C;
const MTU_MC19_RDBFL23: u32 = 0xF006238E;
const MTU_MC19_RDBFL24: u32 = 0xF0062390;
const MTU_MC19_RDBFL25: u32 = 0xF0062392;
const MTU_MC19_RDBFL26: u32 = 0xF0062394;
const MTU_MC19_RDBFL27: u32 = 0xF0062396;
const MTU_MC19_RDBFL28: u32 = 0xF0062398;
const MTU_MC1_RDBFL31: u32 = 0xF006119E;
const MTU_MC19_RDBFL29: u32 = 0xF006239A;
const MTU_MC19_RDBFL30: u32 = 0xF006239C;
const MTU_MC19_RDBFL31: u32 = 0xF006239E;
const MTU_MC19_RDBFL32: u32 = 0xF00623A0;
const MTU_MC19_RDBFL33: u32 = 0xF00623A2;
const MTU_MC19_RDBFL34: u32 = 0xF00623A4;
const MTU_MC19_RDBFL35: u32 = 0xF00623A6;
const MTU_MC19_RDBFL36: u32 = 0xF00623A8;
const MTU_MC19_RDBFL37: u32 = 0xF00623AA;
const MTU_MC19_RDBFL38: u32 = 0xF00623AC;
const MTU_MC1_RDBFL32: u32 = 0xF00611A0;
const MTU_MC19_RDBFL39: u32 = 0xF00623AE;
const MTU_MC19_RDBFL40: u32 = 0xF00623B0;
const MTU_MC19_RDBFL41: u32 = 0xF00623B2;
const MTU_MC19_RDBFL42: u32 = 0xF00623B4;
const MTU_MC19_RDBFL43: u32 = 0xF00623B6;
const MTU_MC19_RDBFL44: u32 = 0xF00623B8;
const MTU_MC19_RDBFL45: u32 = 0xF00623BA;
const MTU_MC19_RDBFL46: u32 = 0xF00623BC;
const MTU_MC19_RDBFL47: u32 = 0xF00623BE;
const MTU_MC19_RDBFL48: u32 = 0xF00623C0;
const MTU_MC1_RDBFL33: u32 = 0xF00611A2;
const MTU_MC19_RDBFL49: u32 = 0xF00623C2;
const MTU_MC19_RDBFL50: u32 = 0xF00623C4;
const MTU_MC19_RDBFL51: u32 = 0xF00623C6;
const MTU_MC19_RDBFL52: u32 = 0xF00623C8;
const MTU_MC19_RDBFL53: u32 = 0xF00623CA;
const MTU_MC19_RDBFL54: u32 = 0xF00623CC;
const MTU_MC19_RDBFL55: u32 = 0xF00623CE;
const MTU_MC19_RDBFL56: u32 = 0xF00623D0;
const MTU_MC19_RDBFL57: u32 = 0xF00623D2;
const MTU_MC19_RDBFL58: u32 = 0xF00623D4;
const MTU_MC1_RDBFL34: u32 = 0xF00611A4;
const MTU_MC19_RDBFL59: u32 = 0xF00623D6;
const MTU_MC19_RDBFL60: u32 = 0xF00623D8;
const MTU_MC19_RDBFL61: u32 = 0xF00623DA;
const MTU_MC19_RDBFL62: u32 = 0xF00623DC;
const MTU_MC19_RDBFL63: u32 = 0xF00623DE;
const MTU_MC19_RDBFL64: u32 = 0xF00623E0;
const MTU_MC19_RDBFL65: u32 = 0xF00623E2;
const MTU_MC19_RDBFL66: u32 = 0xF00623E4;
const MTU_MC19_ALMSRCS: u32 = 0xF00623EE;
const MTU_MC19_FAULTSTS: u32 = 0xF00623F0;
const MTU_MC1_RDBFL35: u32 = 0xF00611A6;
const MTU_MC19_ERRINFO0: u32 = 0xF00623F2;
const MTU_MC19_ERRINFO1: u32 = 0xF00623F4;
const MTU_MC19_ERRINFO2: u32 = 0xF00623F6;
const MTU_MC19_ERRINFO3: u32 = 0xF00623F8;
const MTU_MC19_ERRINFO4: u32 = 0xF00623FA;
const MTU_MC20_CONFIG0: u32 = 0xF0062400;
const MTU_MC20_CONFIG1: u32 = 0xF0062402;
const MTU_MC20_MCONTROL: u32 = 0xF0062404;
const MTU_MC20_MSTATUS: u32 = 0xF0062406;
const MTU_MC20_RANGE: u32 = 0xF0062408;
const MTU_MC1_RDBFL36: u32 = 0xF00611A8;
const MTU_MC20_REVID: u32 = 0xF006240C;
const MTU_MC20_ECCS: u32 = 0xF006240E;
const MTU_MC20_ECCD: u32 = 0xF0062410;
const MTU_MC20_ETRR0: u32 = 0xF0062412;
const MTU_MC20_ETRR1: u32 = 0xF0062414;
const MTU_MC20_ETRR2: u32 = 0xF0062416;
const MTU_MC20_ETRR3: u32 = 0xF0062418;
const MTU_MC20_ETRR4: u32 = 0xF006241A;
const MTU_MC20_RDBFL0: u32 = 0xF0062460;
const MTU_MC20_RDBFL1: u32 = 0xF0062462;
const MTU_MC1_RDBFL37: u32 = 0xF00611AA;
const MTU_MC20_RDBFL2: u32 = 0xF0062464;
const MTU_MC20_RDBFL3: u32 = 0xF0062466;
const MTU_MC20_RDBFL4: u32 = 0xF0062468;
const MTU_MC20_RDBFL5: u32 = 0xF006246A;
const MTU_MC20_RDBFL6: u32 = 0xF006246C;
const MTU_MC20_RDBFL7: u32 = 0xF006246E;
const MTU_MC20_RDBFL8: u32 = 0xF0062470;
const MTU_MC20_RDBFL9: u32 = 0xF0062472;
const MTU_MC20_RDBFL10: u32 = 0xF0062474;
const MTU_MC20_RDBFL11: u32 = 0xF0062476;
const MTU_MC1_RDBFL38: u32 = 0xF00611AC;
const MTU_MC20_RDBFL12: u32 = 0xF0062478;
const MTU_MC20_RDBFL13: u32 = 0xF006247A;
const MTU_MC20_RDBFL14: u32 = 0xF006247C;
const MTU_MC20_RDBFL15: u32 = 0xF006247E;
const MTU_MC20_RDBFL16: u32 = 0xF0062480;
const MTU_MC20_RDBFL17: u32 = 0xF0062482;
const MTU_MC20_RDBFL18: u32 = 0xF0062484;
const MTU_MC20_RDBFL19: u32 = 0xF0062486;
const MTU_MC20_RDBFL20: u32 = 0xF0062488;
const MTU_MC20_RDBFL21: u32 = 0xF006248A;
const MTU_MC1_RDBFL39: u32 = 0xF00611AE;
const MTU_MC20_RDBFL22: u32 = 0xF006248C;
const MTU_MC20_RDBFL23: u32 = 0xF006248E;
const MTU_MC20_RDBFL24: u32 = 0xF0062490;
const MTU_MC20_RDBFL25: u32 = 0xF0062492;
const MTU_MC20_RDBFL26: u32 = 0xF0062494;
const MTU_MC20_RDBFL27: u32 = 0xF0062496;
const MTU_MC20_RDBFL28: u32 = 0xF0062498;
const MTU_MC20_RDBFL29: u32 = 0xF006249A;
const MTU_MC20_RDBFL30: u32 = 0xF006249C;
const MTU_MC20_RDBFL31: u32 = 0xF006249E;
const MTU_MC1_RDBFL40: u32 = 0xF00611B0;
const MTU_MC20_RDBFL32: u32 = 0xF00624A0;
const MTU_MC20_RDBFL33: u32 = 0xF00624A2;
const MTU_MC20_RDBFL34: u32 = 0xF00624A4;
const MTU_MC20_RDBFL35: u32 = 0xF00624A6;
const MTU_MC20_RDBFL36: u32 = 0xF00624A8;
const MTU_MC20_RDBFL37: u32 = 0xF00624AA;
const MTU_MC20_RDBFL38: u32 = 0xF00624AC;
const MTU_MC20_RDBFL39: u32 = 0xF00624AE;
const MTU_MC20_RDBFL40: u32 = 0xF00624B0;
const MTU_MC20_RDBFL41: u32 = 0xF00624B2;
const MTU_MC1_RDBFL41: u32 = 0xF00611B2;
const MTU_MC20_RDBFL42: u32 = 0xF00624B4;
const MTU_MC20_RDBFL43: u32 = 0xF00624B6;
const MTU_MC20_RDBFL44: u32 = 0xF00624B8;
const MTU_MC20_RDBFL45: u32 = 0xF00624BA;
const MTU_MC20_RDBFL46: u32 = 0xF00624BC;
const MTU_MC20_RDBFL47: u32 = 0xF00624BE;
const MTU_MC20_RDBFL48: u32 = 0xF00624C0;
const MTU_MC20_RDBFL49: u32 = 0xF00624C2;
const MTU_MC20_RDBFL50: u32 = 0xF00624C4;
const MTU_MC20_RDBFL51: u32 = 0xF00624C6;
const MTU_MC1_RDBFL42: u32 = 0xF00611B4;
const MTU_MC20_RDBFL52: u32 = 0xF00624C8;
const MTU_MC20_RDBFL53: u32 = 0xF00624CA;
const MTU_MC20_RDBFL54: u32 = 0xF00624CC;
const MTU_MC20_RDBFL55: u32 = 0xF00624CE;
const MTU_MC20_RDBFL56: u32 = 0xF00624D0;
const MTU_MC20_RDBFL57: u32 = 0xF00624D2;
const MTU_MC20_RDBFL58: u32 = 0xF00624D4;
const MTU_MC20_RDBFL59: u32 = 0xF00624D6;
const MTU_MC20_RDBFL60: u32 = 0xF00624D8;
const MTU_MC20_RDBFL61: u32 = 0xF00624DA;
const MTU_MC1_RDBFL43: u32 = 0xF00611B6;
const MTU_MC20_RDBFL62: u32 = 0xF00624DC;
const MTU_MC20_RDBFL63: u32 = 0xF00624DE;
const MTU_MC20_RDBFL64: u32 = 0xF00624E0;
const MTU_MC20_RDBFL65: u32 = 0xF00624E2;
const MTU_MC20_RDBFL66: u32 = 0xF00624E4;
const MTU_MC20_ALMSRCS: u32 = 0xF00624EE;
const MTU_MC20_FAULTSTS: u32 = 0xF00624F0;
const MTU_MC20_ERRINFO0: u32 = 0xF00624F2;
const MTU_MC20_ERRINFO1: u32 = 0xF00624F4;
const MTU_MC20_ERRINFO2: u32 = 0xF00624F6;
const MTU_MC1_RDBFL44: u32 = 0xF00611B8;
const MTU_MC20_ERRINFO3: u32 = 0xF00624F8;
const MTU_MC20_ERRINFO4: u32 = 0xF00624FA;
const MTU_MC21_CONFIG0: u32 = 0xF0062500;
const MTU_MC21_CONFIG1: u32 = 0xF0062502;
const MTU_MC21_MCONTROL: u32 = 0xF0062504;
const MTU_MC21_MSTATUS: u32 = 0xF0062506;
const MTU_MC21_RANGE: u32 = 0xF0062508;
const MTU_MC21_REVID: u32 = 0xF006250C;
const MTU_MC21_ECCS: u32 = 0xF006250E;
const MTU_MC21_ECCD: u32 = 0xF0062510;
const MTU_MC1_RDBFL45: u32 = 0xF00611BA;
const MTU_MC21_ETRR0: u32 = 0xF0062512;
const MTU_MC21_ETRR1: u32 = 0xF0062514;
const MTU_MC21_ETRR2: u32 = 0xF0062516;
const MTU_MC21_ETRR3: u32 = 0xF0062518;
const MTU_MC21_ETRR4: u32 = 0xF006251A;
const MTU_MC21_RDBFL0: u32 = 0xF0062560;
const MTU_MC21_RDBFL1: u32 = 0xF0062562;
const MTU_MC21_RDBFL2: u32 = 0xF0062564;
const MTU_MC21_RDBFL3: u32 = 0xF0062566;
const MTU_MC21_RDBFL4: u32 = 0xF0062568;
const MTU_MC1_RDBFL46: u32 = 0xF00611BC;
const MTU_MC21_RDBFL5: u32 = 0xF006256A;
const MTU_MC21_RDBFL6: u32 = 0xF006256C;
const MTU_MC21_RDBFL7: u32 = 0xF006256E;
const MTU_MC21_RDBFL8: u32 = 0xF0062570;
const MTU_MC21_RDBFL9: u32 = 0xF0062572;
const MTU_MC21_RDBFL10: u32 = 0xF0062574;
const MTU_MC21_RDBFL11: u32 = 0xF0062576;
const MTU_MC21_RDBFL12: u32 = 0xF0062578;
const MTU_MC21_RDBFL13: u32 = 0xF006257A;
const MTU_MC21_RDBFL14: u32 = 0xF006257C;
const MTU_MC1_RDBFL47: u32 = 0xF00611BE;
const MTU_MC21_RDBFL15: u32 = 0xF006257E;
const MTU_MC21_RDBFL16: u32 = 0xF0062580;
const MTU_MC21_RDBFL17: u32 = 0xF0062582;
const MTU_MC21_RDBFL18: u32 = 0xF0062584;
const MTU_MC21_RDBFL19: u32 = 0xF0062586;
const MTU_MC21_RDBFL20: u32 = 0xF0062588;
const MTU_MC21_RDBFL21: u32 = 0xF006258A;
const MTU_MC21_RDBFL22: u32 = 0xF006258C;
const MTU_MC21_RDBFL23: u32 = 0xF006258E;
const MTU_MC21_RDBFL24: u32 = 0xF0062590;
const MTU_MC1_RDBFL48: u32 = 0xF00611C0;
const MTU_MC21_RDBFL25: u32 = 0xF0062592;
const MTU_MC21_RDBFL26: u32 = 0xF0062594;
const MTU_MC21_RDBFL27: u32 = 0xF0062596;
const MTU_MC21_RDBFL28: u32 = 0xF0062598;
const MTU_MC21_RDBFL29: u32 = 0xF006259A;
const MTU_MC21_RDBFL30: u32 = 0xF006259C;
const MTU_MC21_RDBFL31: u32 = 0xF006259E;
const MTU_MC21_RDBFL32: u32 = 0xF00625A0;
const MTU_MC21_RDBFL33: u32 = 0xF00625A2;
const MTU_MC21_RDBFL34: u32 = 0xF00625A4;
const MTU_MC1_RDBFL49: u32 = 0xF00611C2;
const MTU_MC21_RDBFL35: u32 = 0xF00625A6;
const MTU_MC21_RDBFL36: u32 = 0xF00625A8;
const MTU_MC21_RDBFL37: u32 = 0xF00625AA;
const MTU_MC21_RDBFL38: u32 = 0xF00625AC;
const MTU_MC21_RDBFL39: u32 = 0xF00625AE;
const MTU_MC21_RDBFL40: u32 = 0xF00625B0;
const MTU_MC21_RDBFL41: u32 = 0xF00625B2;
const MTU_MC21_RDBFL42: u32 = 0xF00625B4;
const MTU_MC21_RDBFL43: u32 = 0xF00625B6;
const MTU_MC21_RDBFL44: u32 = 0xF00625B8;
const MTU_MC1_RDBFL50: u32 = 0xF00611C4;
const MTU_MC21_RDBFL45: u32 = 0xF00625BA;
const MTU_MC21_RDBFL46: u32 = 0xF00625BC;
const MTU_MC21_RDBFL47: u32 = 0xF00625BE;
const MTU_MC21_RDBFL48: u32 = 0xF00625C0;
const MTU_MC21_RDBFL49: u32 = 0xF00625C2;
const MTU_MC21_RDBFL50: u32 = 0xF00625C4;
const MTU_MC21_RDBFL51: u32 = 0xF00625C6;
const MTU_MC21_RDBFL52: u32 = 0xF00625C8;
const MTU_MC21_RDBFL53: u32 = 0xF00625CA;
const MTU_MC21_RDBFL54: u32 = 0xF00625CC;
const MTU_MC1_RDBFL51: u32 = 0xF00611C6;
const MTU_MC21_RDBFL55: u32 = 0xF00625CE;
const MTU_MC21_RDBFL56: u32 = 0xF00625D0;
const MTU_MC21_RDBFL57: u32 = 0xF00625D2;
const MTU_MC21_RDBFL58: u32 = 0xF00625D4;
const MTU_MC21_RDBFL59: u32 = 0xF00625D6;
const MTU_MC21_RDBFL60: u32 = 0xF00625D8;
const MTU_MC21_RDBFL61: u32 = 0xF00625DA;
const MTU_MC21_RDBFL62: u32 = 0xF00625DC;
const MTU_MC21_RDBFL63: u32 = 0xF00625DE;
const MTU_MC21_RDBFL64: u32 = 0xF00625E0;
const MTU_MC1_RDBFL52: u32 = 0xF00611C8;
const MTU_MC21_RDBFL65: u32 = 0xF00625E2;
const MTU_MC21_RDBFL66: u32 = 0xF00625E4;
const MTU_MC21_ALMSRCS: u32 = 0xF00625EE;
const MTU_MC21_FAULTSTS: u32 = 0xF00625F0;
const MTU_MC21_ERRINFO0: u32 = 0xF00625F2;
const MTU_MC21_ERRINFO1: u32 = 0xF00625F4;
const MTU_MC21_ERRINFO2: u32 = 0xF00625F6;
const MTU_MC21_ERRINFO3: u32 = 0xF00625F8;
const MTU_MC21_ERRINFO4: u32 = 0xF00625FA;
const MTU_MC22_CONFIG0: u32 = 0xF0062600;
const MTU_MC1_RDBFL53: u32 = 0xF00611CA;
const MTU_MC22_CONFIG1: u32 = 0xF0062602;
const MTU_MC22_MCONTROL: u32 = 0xF0062604;
const MTU_MC22_MSTATUS: u32 = 0xF0062606;
const MTU_MC22_RANGE: u32 = 0xF0062608;
const MTU_MC22_REVID: u32 = 0xF006260C;
const MTU_MC22_ECCS: u32 = 0xF006260E;
const MTU_MC22_ECCD: u32 = 0xF0062610;
const MTU_MC22_ETRR0: u32 = 0xF0062612;
const MTU_MC22_ETRR1: u32 = 0xF0062614;
const MTU_MC22_ETRR2: u32 = 0xF0062616;
const MTU_MC1_RDBFL54: u32 = 0xF00611CC;
const MTU_MC22_ETRR3: u32 = 0xF0062618;
const MTU_MC22_ETRR4: u32 = 0xF006261A;
const MTU_MC22_RDBFL0: u32 = 0xF0062660;
const MTU_MC22_RDBFL1: u32 = 0xF0062662;
const MTU_MC22_RDBFL2: u32 = 0xF0062664;
const MTU_MC22_RDBFL3: u32 = 0xF0062666;
const MTU_MC22_RDBFL4: u32 = 0xF0062668;
const MTU_MC22_RDBFL5: u32 = 0xF006266A;
const MTU_MC22_RDBFL6: u32 = 0xF006266C;
const MTU_MC22_RDBFL7: u32 = 0xF006266E;
const MTU_MC1_RDBFL55: u32 = 0xF00611CE;
const MTU_MC22_RDBFL8: u32 = 0xF0062670;
const MTU_MC22_RDBFL9: u32 = 0xF0062672;
const MTU_MC22_RDBFL10: u32 = 0xF0062674;
const MTU_MC22_RDBFL11: u32 = 0xF0062676;
const MTU_MC22_RDBFL12: u32 = 0xF0062678;
const MTU_MC22_RDBFL13: u32 = 0xF006267A;
const MTU_MC22_RDBFL14: u32 = 0xF006267C;
const MTU_MC22_RDBFL15: u32 = 0xF006267E;
const MTU_MC22_RDBFL16: u32 = 0xF0062680;
const MTU_MC22_RDBFL17: u32 = 0xF0062682;
const MTU_MC1_RDBFL56: u32 = 0xF00611D0;
const MTU_MC22_RDBFL18: u32 = 0xF0062684;
const MTU_MC22_RDBFL19: u32 = 0xF0062686;
const MTU_MC22_RDBFL20: u32 = 0xF0062688;
const MTU_MC22_RDBFL21: u32 = 0xF006268A;
const MTU_MC22_RDBFL22: u32 = 0xF006268C;
const MTU_MC22_RDBFL23: u32 = 0xF006268E;
const MTU_MC22_RDBFL24: u32 = 0xF0062690;
const MTU_MC22_RDBFL25: u32 = 0xF0062692;
const MTU_MC22_RDBFL26: u32 = 0xF0062694;
const MTU_MC22_RDBFL27: u32 = 0xF0062696;
const MTU_MC1_RDBFL57: u32 = 0xF00611D2;
const MTU_MC22_RDBFL28: u32 = 0xF0062698;
const MTU_MC22_RDBFL29: u32 = 0xF006269A;
const MTU_MC22_RDBFL30: u32 = 0xF006269C;
const MTU_MC22_RDBFL31: u32 = 0xF006269E;
const MTU_MC22_RDBFL32: u32 = 0xF00626A0;
const MTU_MC22_RDBFL33: u32 = 0xF00626A2;
const MTU_MC22_RDBFL34: u32 = 0xF00626A4;
const MTU_MC22_RDBFL35: u32 = 0xF00626A6;
const MTU_MC22_RDBFL36: u32 = 0xF00626A8;
const MTU_MC22_RDBFL37: u32 = 0xF00626AA;
const MTU_MC1_RDBFL58: u32 = 0xF00611D4;
const MTU_MC22_RDBFL38: u32 = 0xF00626AC;
const MTU_MC22_RDBFL39: u32 = 0xF00626AE;
const MTU_MC22_RDBFL40: u32 = 0xF00626B0;
const MTU_MC22_RDBFL41: u32 = 0xF00626B2;
const MTU_MC22_RDBFL42: u32 = 0xF00626B4;
const MTU_MC22_RDBFL43: u32 = 0xF00626B6;
const MTU_MC22_RDBFL44: u32 = 0xF00626B8;
const MTU_MC22_RDBFL45: u32 = 0xF00626BA;
const MTU_MC22_RDBFL46: u32 = 0xF00626BC;
const MTU_MC22_RDBFL47: u32 = 0xF00626BE;
const MTU_MC1_RDBFL59: u32 = 0xF00611D6;
const MTU_MC22_RDBFL48: u32 = 0xF00626C0;
const MTU_MC22_RDBFL49: u32 = 0xF00626C2;
const MTU_MC22_RDBFL50: u32 = 0xF00626C4;
const MTU_MC22_RDBFL51: u32 = 0xF00626C6;
const MTU_MC22_RDBFL52: u32 = 0xF00626C8;
const MTU_MC22_RDBFL53: u32 = 0xF00626CA;
const MTU_MC22_RDBFL54: u32 = 0xF00626CC;
const MTU_MC22_RDBFL55: u32 = 0xF00626CE;
const MTU_MC22_RDBFL56: u32 = 0xF00626D0;
const MTU_MC22_RDBFL57: u32 = 0xF00626D2;
const MTU_MC1_RDBFL60: u32 = 0xF00611D8;
const MTU_MC22_RDBFL58: u32 = 0xF00626D4;
const MTU_MC22_RDBFL59: u32 = 0xF00626D6;
const MTU_MC22_RDBFL60: u32 = 0xF00626D8;
const MTU_MC22_RDBFL61: u32 = 0xF00626DA;
const MTU_MC22_RDBFL62: u32 = 0xF00626DC;
const MTU_MC22_RDBFL63: u32 = 0xF00626DE;
const MTU_MC22_RDBFL64: u32 = 0xF00626E0;
const MTU_MC22_RDBFL65: u32 = 0xF00626E2;
const MTU_MC22_RDBFL66: u32 = 0xF00626E4;
const MTU_MC22_ALMSRCS: u32 = 0xF00626EE;
const MTU_MC1_RDBFL61: u32 = 0xF00611DA;
const MTU_MC22_FAULTSTS: u32 = 0xF00626F0;
const MTU_MC22_ERRINFO0: u32 = 0xF00626F2;
const MTU_MC22_ERRINFO1: u32 = 0xF00626F4;
const MTU_MC22_ERRINFO2: u32 = 0xF00626F6;
const MTU_MC22_ERRINFO3: u32 = 0xF00626F8;
const MTU_MC22_ERRINFO4: u32 = 0xF00626FA;
const MTU_MC23_CONFIG0: u32 = 0xF0062700;
const MTU_MC23_CONFIG1: u32 = 0xF0062702;
const MTU_MC23_MCONTROL: u32 = 0xF0062704;
const MTU_MC23_MSTATUS: u32 = 0xF0062706;
const MTU_MC1_RDBFL62: u32 = 0xF00611DC;
const MTU_MC23_RANGE: u32 = 0xF0062708;
const MTU_MC23_REVID: u32 = 0xF006270C;
const MTU_MC23_ECCS: u32 = 0xF006270E;
const MTU_MC23_ECCD: u32 = 0xF0062710;
const MTU_MC23_ETRR0: u32 = 0xF0062712;
const MTU_MC23_ETRR1: u32 = 0xF0062714;
const MTU_MC23_ETRR2: u32 = 0xF0062716;
const MTU_MC23_ETRR3: u32 = 0xF0062718;
const MTU_MC23_ETRR4: u32 = 0xF006271A;
const MTU_MC23_RDBFL0: u32 = 0xF0062760;
const MTU_MC1_RDBFL63: u32 = 0xF00611DE;
const MTU_MC23_RDBFL1: u32 = 0xF0062762;
const MTU_MC23_RDBFL2: u32 = 0xF0062764;
const MTU_MC23_RDBFL3: u32 = 0xF0062766;
const MTU_MC23_RDBFL4: u32 = 0xF0062768;
const MTU_MC23_RDBFL5: u32 = 0xF006276A;
const MTU_MC23_RDBFL6: u32 = 0xF006276C;
const MTU_MC23_RDBFL7: u32 = 0xF006276E;
const MTU_MC23_RDBFL8: u32 = 0xF0062770;
const MTU_MC23_RDBFL9: u32 = 0xF0062772;
const MTU_MC23_RDBFL10: u32 = 0xF0062774;
const MTU_MC1_RDBFL64: u32 = 0xF00611E0;
const MTU_MC23_RDBFL11: u32 = 0xF0062776;
const MTU_MC23_RDBFL12: u32 = 0xF0062778;
const MTU_MC23_RDBFL13: u32 = 0xF006277A;
const MTU_MC23_RDBFL14: u32 = 0xF006277C;
const MTU_MC23_RDBFL15: u32 = 0xF006277E;
const MTU_MC23_RDBFL16: u32 = 0xF0062780;
const MTU_MC23_RDBFL17: u32 = 0xF0062782;
const MTU_MC23_RDBFL18: u32 = 0xF0062784;
const MTU_MC23_RDBFL19: u32 = 0xF0062786;
const MTU_MC23_RDBFL20: u32 = 0xF0062788;
const MTU_MC1_RDBFL65: u32 = 0xF00611E2;
const MTU_MC23_RDBFL21: u32 = 0xF006278A;
const MTU_MC23_RDBFL22: u32 = 0xF006278C;
const MTU_MC23_RDBFL23: u32 = 0xF006278E;
const MTU_MC23_RDBFL24: u32 = 0xF0062790;
const MTU_MC23_RDBFL25: u32 = 0xF0062792;
const MTU_MC23_RDBFL26: u32 = 0xF0062794;
const MTU_MC23_RDBFL27: u32 = 0xF0062796;
const MTU_MC23_RDBFL28: u32 = 0xF0062798;
const MTU_MC23_RDBFL29: u32 = 0xF006279A;
const MTU_MC23_RDBFL30: u32 = 0xF006279C;
const MTU_MC1_RDBFL66: u32 = 0xF00611E4;
const MTU_MC23_RDBFL31: u32 = 0xF006279E;
const MTU_MC23_RDBFL32: u32 = 0xF00627A0;
const MTU_MC23_RDBFL33: u32 = 0xF00627A2;
const MTU_MC23_RDBFL34: u32 = 0xF00627A4;
const MTU_MC23_RDBFL35: u32 = 0xF00627A6;
const MTU_MC23_RDBFL36: u32 = 0xF00627A8;
const MTU_MC23_RDBFL37: u32 = 0xF00627AA;
const MTU_MC23_RDBFL38: u32 = 0xF00627AC;
const MTU_MC23_RDBFL39: u32 = 0xF00627AE;
const MTU_MC23_RDBFL40: u32 = 0xF00627B0;
const MTU_MC1_ALMSRCS: u32 = 0xF00611EE;
const MTU_MC23_RDBFL41: u32 = 0xF00627B2;
const MTU_MC23_RDBFL42: u32 = 0xF00627B4;
const MTU_MC23_RDBFL43: u32 = 0xF00627B6;
const MTU_MC23_RDBFL44: u32 = 0xF00627B8;
const MTU_MC23_RDBFL45: u32 = 0xF00627BA;
const MTU_MC23_RDBFL46: u32 = 0xF00627BC;
const MTU_MC23_RDBFL47: u32 = 0xF00627BE;
const MTU_MC23_RDBFL48: u32 = 0xF00627C0;
const MTU_MC23_RDBFL49: u32 = 0xF00627C2;
const MTU_MC23_RDBFL50: u32 = 0xF00627C4;
const MTU_MC1_FAULTSTS: u32 = 0xF00611F0;
const MTU_MC23_RDBFL51: u32 = 0xF00627C6;
const MTU_MC23_RDBFL52: u32 = 0xF00627C8;
const MTU_MC23_RDBFL53: u32 = 0xF00627CA;
const MTU_MC23_RDBFL54: u32 = 0xF00627CC;
const MTU_MC23_RDBFL55: u32 = 0xF00627CE;
const MTU_MC23_RDBFL56: u32 = 0xF00627D0;
const MTU_MC23_RDBFL57: u32 = 0xF00627D2;
const MTU_MC23_RDBFL58: u32 = 0xF00627D4;
const MTU_MC23_RDBFL59: u32 = 0xF00627D6;
const MTU_MC23_RDBFL60: u32 = 0xF00627D8;
const MTU_MC1_ERRINFO0: u32 = 0xF00611F2;
const MTU_MC23_RDBFL61: u32 = 0xF00627DA;
const MTU_MC23_RDBFL62: u32 = 0xF00627DC;
const MTU_MC23_RDBFL63: u32 = 0xF00627DE;
const MTU_MC23_RDBFL64: u32 = 0xF00627E0;
const MTU_MC23_RDBFL65: u32 = 0xF00627E2;
const MTU_MC23_RDBFL66: u32 = 0xF00627E4;
const MTU_MC23_ALMSRCS: u32 = 0xF00627EE;
const MTU_MC23_FAULTSTS: u32 = 0xF00627F0;
const MTU_MC23_ERRINFO0: u32 = 0xF00627F2;
const MTU_MC23_ERRINFO1: u32 = 0xF00627F4;
const MTU_MC1_ERRINFO1: u32 = 0xF00611F4;
const MTU_MC23_ERRINFO2: u32 = 0xF00627F6;
const MTU_MC23_ERRINFO3: u32 = 0xF00627F8;
const MTU_MC23_ERRINFO4: u32 = 0xF00627FA;
const MTU_MC24_CONFIG0: u32 = 0xF0062800;
const MTU_MC24_CONFIG1: u32 = 0xF0062802;
const MTU_MC24_MCONTROL: u32 = 0xF0062804;
const MTU_MC24_MSTATUS: u32 = 0xF0062806;
const MTU_MC24_RANGE: u32 = 0xF0062808;
const MTU_MC24_REVID: u32 = 0xF006280C;
const MTU_MC24_ECCS: u32 = 0xF006280E;
const MTU_MC1_ERRINFO2: u32 = 0xF00611F6;
const MTU_MC24_ECCD: u32 = 0xF0062810;
const MTU_MC24_ETRR0: u32 = 0xF0062812;
const MTU_MC24_ETRR1: u32 = 0xF0062814;
const MTU_MC24_ETRR2: u32 = 0xF0062816;
const MTU_MC24_ETRR3: u32 = 0xF0062818;
const MTU_MC24_ETRR4: u32 = 0xF006281A;
const MTU_MC24_RDBFL0: u32 = 0xF0062860;
const MTU_MC24_RDBFL1: u32 = 0xF0062862;
const MTU_MC24_RDBFL2: u32 = 0xF0062864;
const MTU_MC24_RDBFL3: u32 = 0xF0062866;
const MTU_MC1_ERRINFO3: u32 = 0xF00611F8;
const MTU_MC24_RDBFL4: u32 = 0xF0062868;
const MTU_MC24_RDBFL5: u32 = 0xF006286A;
const MTU_MC24_RDBFL6: u32 = 0xF006286C;
const MTU_MC24_RDBFL7: u32 = 0xF006286E;
const MTU_MC24_RDBFL8: u32 = 0xF0062870;
const MTU_MC24_RDBFL9: u32 = 0xF0062872;
const MTU_MC24_RDBFL10: u32 = 0xF0062874;
const MTU_MC24_RDBFL11: u32 = 0xF0062876;
const MTU_MC24_RDBFL12: u32 = 0xF0062878;
const MTU_MC24_RDBFL13: u32 = 0xF006287A;
const MTU_MC1_ERRINFO4: u32 = 0xF00611FA;
const MTU_MC24_RDBFL14: u32 = 0xF006287C;
const MTU_MC24_RDBFL15: u32 = 0xF006287E;
const MTU_MC24_RDBFL16: u32 = 0xF0062880;
const MTU_MC24_RDBFL17: u32 = 0xF0062882;
const MTU_MC24_RDBFL18: u32 = 0xF0062884;
const MTU_MC24_RDBFL19: u32 = 0xF0062886;
const MTU_MC24_RDBFL20: u32 = 0xF0062888;
const MTU_MC24_RDBFL21: u32 = 0xF006288A;
const MTU_MC24_RDBFL22: u32 = 0xF006288C;
const MTU_MC24_RDBFL23: u32 = 0xF006288E;
const MTU_MC2_CONFIG0: u32 = 0xF0061200;
const MTU_MC24_RDBFL24: u32 = 0xF0062890;
const MTU_MC24_RDBFL25: u32 = 0xF0062892;
const MTU_MC24_RDBFL26: u32 = 0xF0062894;
const MTU_MC24_RDBFL27: u32 = 0xF0062896;
const MTU_MC24_RDBFL28: u32 = 0xF0062898;
const MTU_MC24_RDBFL29: u32 = 0xF006289A;
const MTU_MC24_RDBFL30: u32 = 0xF006289C;
const MTU_MC24_RDBFL31: u32 = 0xF006289E;
const MTU_MC24_RDBFL32: u32 = 0xF00628A0;
const MTU_MC24_RDBFL33: u32 = 0xF00628A2;
const MTU_MC2_CONFIG1: u32 = 0xF0061202;
const MTU_MC24_RDBFL34: u32 = 0xF00628A4;
const MTU_MC24_RDBFL35: u32 = 0xF00628A6;
const MTU_MC24_RDBFL36: u32 = 0xF00628A8;
const MTU_MC24_RDBFL37: u32 = 0xF00628AA;
const MTU_MC24_RDBFL38: u32 = 0xF00628AC;
const MTU_MC24_RDBFL39: u32 = 0xF00628AE;
const MTU_MC24_RDBFL40: u32 = 0xF00628B0;
const MTU_MC24_RDBFL41: u32 = 0xF00628B2;
const MTU_MC24_RDBFL42: u32 = 0xF00628B4;
const MTU_MC24_RDBFL43: u32 = 0xF00628B6;
const MTU_MC2_MCONTROL: u32 = 0xF0061204;
const MTU_MC24_RDBFL44: u32 = 0xF00628B8;
const MTU_MC24_RDBFL45: u32 = 0xF00628BA;
const MTU_MC24_RDBFL46: u32 = 0xF00628BC;
const MTU_MC24_RDBFL47: u32 = 0xF00628BE;
const MTU_MC24_RDBFL48: u32 = 0xF00628C0;
const MTU_MC24_RDBFL49: u32 = 0xF00628C2;
const MTU_MC24_RDBFL50: u32 = 0xF00628C4;
const MTU_MC24_RDBFL51: u32 = 0xF00628C6;
const MTU_MC24_RDBFL52: u32 = 0xF00628C8;
const MTU_MC24_RDBFL53: u32 = 0xF00628CA;
const MTU_MC2_MSTATUS: u32 = 0xF0061206;
const MTU_MC24_RDBFL54: u32 = 0xF00628CC;
const MTU_MC24_RDBFL55: u32 = 0xF00628CE;
const MTU_MC24_RDBFL56: u32 = 0xF00628D0;
const MTU_MC24_RDBFL57: u32 = 0xF00628D2;
const MTU_MC24_RDBFL58: u32 = 0xF00628D4;
const MTU_MC24_RDBFL59: u32 = 0xF00628D6;
const MTU_MC24_RDBFL60: u32 = 0xF00628D8;
const MTU_MC24_RDBFL61: u32 = 0xF00628DA;
const MTU_MC24_RDBFL62: u32 = 0xF00628DC;
const MTU_MC24_RDBFL63: u32 = 0xF00628DE;
const MTU_MC2_RANGE: u32 = 0xF0061208;
const MTU_MC24_RDBFL64: u32 = 0xF00628E0;
const MTU_MC24_RDBFL65: u32 = 0xF00628E2;
const MTU_MC24_RDBFL66: u32 = 0xF00628E4;
const MTU_MC24_ALMSRCS: u32 = 0xF00628EE;
const MTU_MC24_FAULTSTS: u32 = 0xF00628F0;
const MTU_MC24_ERRINFO0: u32 = 0xF00628F2;
const MTU_MC24_ERRINFO1: u32 = 0xF00628F4;
const MTU_MC24_ERRINFO2: u32 = 0xF00628F6;
const MTU_MC24_ERRINFO3: u32 = 0xF00628F8;
const MTU_MC24_ERRINFO4: u32 = 0xF00628FA;
const MTU_MC2_REVID: u32 = 0xF006120C;
const MTU_MC25_CONFIG0: u32 = 0xF0062900;
const MTU_MC25_CONFIG1: u32 = 0xF0062902;
const MTU_MC25_MCONTROL: u32 = 0xF0062904;
const MTU_MC25_MSTATUS: u32 = 0xF0062906;
const MTU_MC25_RANGE: u32 = 0xF0062908;
const MTU_MC25_REVID: u32 = 0xF006290C;
const MTU_MC25_ECCS: u32 = 0xF006290E;
const MTU_MC25_ECCD: u32 = 0xF0062910;
const MTU_MC25_ETRR0: u32 = 0xF0062912;
const MTU_MC25_ETRR1: u32 = 0xF0062914;
const MTU_MC2_ECCS: u32 = 0xF006120E;
const MTU_MC25_ETRR2: u32 = 0xF0062916;
const MTU_MC25_ETRR3: u32 = 0xF0062918;
const MTU_MC25_ETRR4: u32 = 0xF006291A;
const MTU_MC25_RDBFL0: u32 = 0xF0062960;
const MTU_MC25_RDBFL1: u32 = 0xF0062962;
const MTU_MC25_RDBFL2: u32 = 0xF0062964;
const MTU_MC25_RDBFL3: u32 = 0xF0062966;
const MTU_MC25_RDBFL4: u32 = 0xF0062968;
const MTU_MC25_RDBFL5: u32 = 0xF006296A;
const MTU_MC25_RDBFL6: u32 = 0xF006296C;
const MTU_MC2_ECCD: u32 = 0xF0061210;
const MTU_MC25_RDBFL7: u32 = 0xF006296E;
const MTU_MC25_RDBFL8: u32 = 0xF0062970;
const MTU_MC25_RDBFL9: u32 = 0xF0062972;
const MTU_MC25_RDBFL10: u32 = 0xF0062974;
const MTU_MC25_RDBFL11: u32 = 0xF0062976;
const MTU_MC25_RDBFL12: u32 = 0xF0062978;
const MTU_MC25_RDBFL13: u32 = 0xF006297A;
const MTU_MC25_RDBFL14: u32 = 0xF006297C;
const MTU_MC25_RDBFL15: u32 = 0xF006297E;
const MTU_MC25_RDBFL16: u32 = 0xF0062980;
const MTU_MC2_ETRR0: u32 = 0xF0061212;
const MTU_MC25_RDBFL17: u32 = 0xF0062982;
const MTU_MC25_RDBFL18: u32 = 0xF0062984;
const MTU_MC25_RDBFL19: u32 = 0xF0062986;
const MTU_MC25_RDBFL20: u32 = 0xF0062988;
const MTU_MC25_RDBFL21: u32 = 0xF006298A;
const MTU_MC25_RDBFL22: u32 = 0xF006298C;
const MTU_MC25_RDBFL23: u32 = 0xF006298E;
const MTU_MC25_RDBFL24: u32 = 0xF0062990;
const MTU_MC25_RDBFL25: u32 = 0xF0062992;
const MTU_MC25_RDBFL26: u32 = 0xF0062994;
const MTU_MC2_ETRR1: u32 = 0xF0061214;
const MTU_MC25_RDBFL27: u32 = 0xF0062996;
const MTU_MC25_RDBFL28: u32 = 0xF0062998;
const MTU_MC25_RDBFL29: u32 = 0xF006299A;
const MTU_MC25_RDBFL30: u32 = 0xF006299C;
const MTU_MC25_RDBFL31: u32 = 0xF006299E;
const MTU_MC25_RDBFL32: u32 = 0xF00629A0;
const MTU_MC25_RDBFL33: u32 = 0xF00629A2;
const MTU_MC25_RDBFL34: u32 = 0xF00629A4;
const MTU_MC25_RDBFL35: u32 = 0xF00629A6;
const MTU_MC25_RDBFL36: u32 = 0xF00629A8;
const MTU_MC2_ETRR2: u32 = 0xF0061216;
const MODULE_MTU: u32 = 0xF0060000;
const MTU_MC25_RDBFL37: u32 = 0xF00629AA;
const MTU_MC25_RDBFL38: u32 = 0xF00629AC;
const MTU_MC25_RDBFL39: u32 = 0xF00629AE;
const MTU_MC25_RDBFL40: u32 = 0xF00629B0;
const MTU_MC25_RDBFL41: u32 = 0xF00629B2;
const MTU_MC25_RDBFL42: u32 = 0xF00629B4;
const MTU_MC25_RDBFL43: u32 = 0xF00629B6;
const MTU_MC25_RDBFL44: u32 = 0xF00629B8;
const MTU_MC25_RDBFL45: u32 = 0xF00629BA;
const MTU_MC25_RDBFL46: u32 = 0xF00629BC;
const MTU_MC2_ETRR3: u32 = 0xF0061218;
const MTU_MC25_RDBFL47: u32 = 0xF00629BE;
const MTU_MC25_RDBFL48: u32 = 0xF00629C0;
const MTU_MC25_RDBFL49: u32 = 0xF00629C2;
const MTU_MC25_RDBFL50: u32 = 0xF00629C4;
const MTU_MC25_RDBFL51: u32 = 0xF00629C6;
const MTU_MC25_RDBFL52: u32 = 0xF00629C8;
const MTU_MC25_RDBFL53: u32 = 0xF00629CA;
const MTU_MC25_RDBFL54: u32 = 0xF00629CC;
const MTU_MC25_RDBFL55: u32 = 0xF00629CE;
const MTU_MC25_RDBFL56: u32 = 0xF00629D0;
const MTU_MC2_ETRR4: u32 = 0xF006121A;
const MTU_MC25_RDBFL57: u32 = 0xF00629D2;
const MTU_MC25_RDBFL58: u32 = 0xF00629D4;
const MTU_MC25_RDBFL59: u32 = 0xF00629D6;
const MTU_MC25_RDBFL60: u32 = 0xF00629D8;
const MTU_MC25_RDBFL61: u32 = 0xF00629DA;
const MTU_MC25_RDBFL62: u32 = 0xF00629DC;
const MTU_MC25_RDBFL63: u32 = 0xF00629DE;
const MTU_MC25_RDBFL64: u32 = 0xF00629E0;
const MTU_MC25_RDBFL65: u32 = 0xF00629E2;
const MTU_MC25_RDBFL66: u32 = 0xF00629E4;
const MTU_MC2_RDBFL0: u32 = 0xF0061260;
const MTU_MC25_ALMSRCS: u32 = 0xF00629EE;
const MTU_MC25_FAULTSTS: u32 = 0xF00629F0;
const MTU_MC25_ERRINFO0: u32 = 0xF00629F2;
const MTU_MC25_ERRINFO1: u32 = 0xF00629F4;
const MTU_MC25_ERRINFO2: u32 = 0xF00629F6;
const MTU_MC25_ERRINFO3: u32 = 0xF00629F8;
const MTU_MC25_ERRINFO4: u32 = 0xF00629FA;
const MTU_MC26_CONFIG0: u32 = 0xF0062A00;
const MTU_MC26_CONFIG1: u32 = 0xF0062A02;
const MTU_MC26_MCONTROL: u32 = 0xF0062A04;
const MTU_MC2_RDBFL1: u32 = 0xF0061262;
const MTU_MC26_MSTATUS: u32 = 0xF0062A06;
const MTU_MC26_RANGE: u32 = 0xF0062A08;
const MTU_MC26_REVID: u32 = 0xF0062A0C;
const MTU_MC26_ECCS: u32 = 0xF0062A0E;
const MTU_MC26_ECCD: u32 = 0xF0062A10;
const MTU_MC26_ETRR0: u32 = 0xF0062A12;
const MTU_MC26_ETRR1: u32 = 0xF0062A14;
const MTU_MC26_ETRR2: u32 = 0xF0062A16;
const MTU_MC26_ETRR3: u32 = 0xF0062A18;
const MTU_MC26_ETRR4: u32 = 0xF0062A1A;
const MTU_MC2_RDBFL2: u32 = 0xF0061264;
const MTU_MC26_RDBFL0: u32 = 0xF0062A60;
const MTU_MC26_RDBFL1: u32 = 0xF0062A62;
const MTU_MC26_RDBFL2: u32 = 0xF0062A64;
const MTU_MC26_RDBFL3: u32 = 0xF0062A66;
const MTU_MC26_RDBFL4: u32 = 0xF0062A68;
const MTU_MC26_RDBFL5: u32 = 0xF0062A6A;
const MTU_MC26_RDBFL6: u32 = 0xF0062A6C;
const MTU_MC26_RDBFL7: u32 = 0xF0062A6E;
const MTU_MC26_RDBFL8: u32 = 0xF0062A70;
const MTU_MC26_RDBFL9: u32 = 0xF0062A72;
const MTU_MC2_RDBFL3: u32 = 0xF0061266;
const MTU_MC26_RDBFL10: u32 = 0xF0062A74;
const MTU_MC26_RDBFL11: u32 = 0xF0062A76;
const MTU_MC26_RDBFL12: u32 = 0xF0062A78;
const MTU_MC26_RDBFL13: u32 = 0xF0062A7A;
const MTU_MC26_RDBFL14: u32 = 0xF0062A7C;
const MTU_MC26_RDBFL15: u32 = 0xF0062A7E;
const MTU_MC26_RDBFL16: u32 = 0xF0062A80;
const MTU_MC26_RDBFL17: u32 = 0xF0062A82;
const MTU_MC26_RDBFL18: u32 = 0xF0062A84;
const MTU_MC26_RDBFL19: u32 = 0xF0062A86;
const MTU_MC2_RDBFL4: u32 = 0xF0061268;
const MTU_MC26_RDBFL20: u32 = 0xF0062A88;
const MTU_MC26_RDBFL21: u32 = 0xF0062A8A;
const MTU_MC26_RDBFL22: u32 = 0xF0062A8C;
const MTU_MC26_RDBFL23: u32 = 0xF0062A8E;
const MTU_MC26_RDBFL24: u32 = 0xF0062A90;
const MTU_MC26_RDBFL25: u32 = 0xF0062A92;
const MTU_MC26_RDBFL26: u32 = 0xF0062A94;
const MTU_MC26_RDBFL27: u32 = 0xF0062A96;
const MTU_MC26_RDBFL28: u32 = 0xF0062A98;
const MTU_MC26_RDBFL29: u32 = 0xF0062A9A;
const MTU_MC2_RDBFL5: u32 = 0xF006126A;
const MTU_MC26_RDBFL30: u32 = 0xF0062A9C;
const MTU_MC26_RDBFL31: u32 = 0xF0062A9E;
const MTU_MC26_RDBFL32: u32 = 0xF0062AA0;
const MTU_MC26_RDBFL33: u32 = 0xF0062AA2;
const MTU_MC26_RDBFL34: u32 = 0xF0062AA4;
const MTU_MC26_RDBFL35: u32 = 0xF0062AA6;
const MTU_MC26_RDBFL36: u32 = 0xF0062AA8;
const MTU_MC26_RDBFL37: u32 = 0xF0062AAA;
const MTU_MC26_RDBFL38: u32 = 0xF0062AAC;
const MTU_MC26_RDBFL39: u32 = 0xF0062AAE;
const MTU_MC2_RDBFL6: u32 = 0xF006126C;
const MTU_MC26_RDBFL40: u32 = 0xF0062AB0;
const MTU_MC26_RDBFL41: u32 = 0xF0062AB2;
const MTU_MC26_RDBFL42: u32 = 0xF0062AB4;
const MTU_MC26_RDBFL43: u32 = 0xF0062AB6;
const MTU_MC26_RDBFL44: u32 = 0xF0062AB8;
const MTU_MC26_RDBFL45: u32 = 0xF0062ABA;
const MTU_MC26_RDBFL46: u32 = 0xF0062ABC;
const MTU_MC26_RDBFL47: u32 = 0xF0062ABE;
const MTU_MC26_RDBFL48: u32 = 0xF0062AC0;
const MTU_MC26_RDBFL49: u32 = 0xF0062AC2;
const MTU_MC2_RDBFL7: u32 = 0xF006126E;
const MTU_MC26_RDBFL50: u32 = 0xF0062AC4;
const MTU_MC26_RDBFL51: u32 = 0xF0062AC6;
const MTU_MC26_RDBFL52: u32 = 0xF0062AC8;
const MTU_MC26_RDBFL53: u32 = 0xF0062ACA;
const MTU_MC26_RDBFL54: u32 = 0xF0062ACC;
const MTU_MC26_RDBFL55: u32 = 0xF0062ACE;
const MTU_MC26_RDBFL56: u32 = 0xF0062AD0;
const MTU_MC26_RDBFL57: u32 = 0xF0062AD2;
const MTU_MC26_RDBFL58: u32 = 0xF0062AD4;
const MTU_MC26_RDBFL59: u32 = 0xF0062AD6;
const MTU_MC2_RDBFL8: u32 = 0xF0061270;
const MTU_MC26_RDBFL60: u32 = 0xF0062AD8;
const MTU_MC26_RDBFL61: u32 = 0xF0062ADA;
const MTU_MC26_RDBFL62: u32 = 0xF0062ADC;
const MTU_MC26_RDBFL63: u32 = 0xF0062ADE;
const MTU_MC26_RDBFL64: u32 = 0xF0062AE0;
const MTU_MC26_RDBFL65: u32 = 0xF0062AE2;
const MTU_MC26_RDBFL66: u32 = 0xF0062AE4;
const MTU_MC26_ALMSRCS: u32 = 0xF0062AEE;
const MTU_MC26_FAULTSTS: u32 = 0xF0062AF0;
const MTU_MC26_ERRINFO0: u32 = 0xF0062AF2;
const MTU_MC2_RDBFL9: u32 = 0xF0061272;
const MTU_MC26_ERRINFO1: u32 = 0xF0062AF4;
const MTU_MC26_ERRINFO2: u32 = 0xF0062AF6;
const MTU_MC26_ERRINFO3: u32 = 0xF0062AF8;
const MTU_MC26_ERRINFO4: u32 = 0xF0062AFA;
const MTU_MC27_CONFIG0: u32 = 0xF0062B00;
const MTU_MC27_CONFIG1: u32 = 0xF0062B02;
const MTU_MC27_MCONTROL: u32 = 0xF0062B04;
const MTU_MC27_MSTATUS: u32 = 0xF0062B06;
const MTU_MC27_RANGE: u32 = 0xF0062B08;
const MTU_MC27_REVID: u32 = 0xF0062B0C;
const MTU_MC2_RDBFL10: u32 = 0xF0061274;
const MTU_MC27_ECCS: u32 = 0xF0062B0E;
const MTU_MC27_ECCD: u32 = 0xF0062B10;
const MTU_MC27_ETRR0: u32 = 0xF0062B12;
const MTU_MC27_ETRR1: u32 = 0xF0062B14;
const MTU_MC27_ETRR2: u32 = 0xF0062B16;
const MTU_MC27_ETRR3: u32 = 0xF0062B18;
const MTU_MC27_ETRR4: u32 = 0xF0062B1A;
const MTU_MC27_RDBFL0: u32 = 0xF0062B60;
const MTU_MC27_RDBFL1: u32 = 0xF0062B62;
const MTU_MC27_RDBFL2: u32 = 0xF0062B64;
const MTU_MC2_RDBFL11: u32 = 0xF0061276;
const MTU_MC27_RDBFL3: u32 = 0xF0062B66;
const MTU_MC27_RDBFL4: u32 = 0xF0062B68;
const MTU_MC27_RDBFL5: u32 = 0xF0062B6A;
const MTU_MC27_RDBFL6: u32 = 0xF0062B6C;
const MTU_MC27_RDBFL7: u32 = 0xF0062B6E;
const MTU_MC27_RDBFL8: u32 = 0xF0062B70;
const MTU_MC27_RDBFL9: u32 = 0xF0062B72;
const MTU_MC27_RDBFL10: u32 = 0xF0062B74;
const MTU_MC27_RDBFL11: u32 = 0xF0062B76;
const MTU_MC27_RDBFL12: u32 = 0xF0062B78;
const MTU_MC2_RDBFL12: u32 = 0xF0061278;
const MTU_MC27_RDBFL13: u32 = 0xF0062B7A;
const MTU_MC27_RDBFL14: u32 = 0xF0062B7C;
const MTU_MC27_RDBFL15: u32 = 0xF0062B7E;
const MTU_MC27_RDBFL16: u32 = 0xF0062B80;
const MTU_MC27_RDBFL17: u32 = 0xF0062B82;
const MTU_MC27_RDBFL18: u32 = 0xF0062B84;
const MTU_MC27_RDBFL19: u32 = 0xF0062B86;
const MTU_MC27_RDBFL20: u32 = 0xF0062B88;
const MTU_MC27_RDBFL21: u32 = 0xF0062B8A;
const MTU_MC27_RDBFL22: u32 = 0xF0062B8C;
const MTU_MC2_RDBFL13: u32 = 0xF006127A;
const MTU_MC27_RDBFL23: u32 = 0xF0062B8E;
const MTU_MC27_RDBFL24: u32 = 0xF0062B90;
const MTU_MC27_RDBFL25: u32 = 0xF0062B92;
const MTU_MC27_RDBFL26: u32 = 0xF0062B94;
const MTU_MC27_RDBFL27: u32 = 0xF0062B96;
const MTU_MC27_RDBFL28: u32 = 0xF0062B98;
const MTU_MC27_RDBFL29: u32 = 0xF0062B9A;
const MTU_MC27_RDBFL30: u32 = 0xF0062B9C;
const MTU_MC27_RDBFL31: u32 = 0xF0062B9E;
const MTU_MC27_RDBFL32: u32 = 0xF0062BA0;
const MTU_MC2_RDBFL14: u32 = 0xF006127C;
const MTU_MC27_RDBFL33: u32 = 0xF0062BA2;
const MTU_MC27_RDBFL34: u32 = 0xF0062BA4;
const MTU_MC27_RDBFL35: u32 = 0xF0062BA6;
const MTU_MC27_RDBFL36: u32 = 0xF0062BA8;
const MTU_MC27_RDBFL37: u32 = 0xF0062BAA;
const MTU_MC27_RDBFL38: u32 = 0xF0062BAC;
const MTU_MC27_RDBFL39: u32 = 0xF0062BAE;
const MTU_MC27_RDBFL40: u32 = 0xF0062BB0;
const MTU_MC27_RDBFL41: u32 = 0xF0062BB2;
const MTU_MC27_RDBFL42: u32 = 0xF0062BB4;
const MTU_MC2_RDBFL15: u32 = 0xF006127E;
const MTU_MC27_RDBFL43: u32 = 0xF0062BB6;
const MTU_MC27_RDBFL44: u32 = 0xF0062BB8;
const MTU_MC27_RDBFL45: u32 = 0xF0062BBA;
const MTU_MC27_RDBFL46: u32 = 0xF0062BBC;
const MTU_MC27_RDBFL47: u32 = 0xF0062BBE;
const MTU_MC27_RDBFL48: u32 = 0xF0062BC0;
const MTU_MC27_RDBFL49: u32 = 0xF0062BC2;
const MTU_MC27_RDBFL50: u32 = 0xF0062BC4;
const MTU_MC27_RDBFL51: u32 = 0xF0062BC6;
const MTU_MC27_RDBFL52: u32 = 0xF0062BC8;
const MTU_MC2_RDBFL16: u32 = 0xF0061280;
const MTU_MC27_RDBFL53: u32 = 0xF0062BCA;
const MTU_MC27_RDBFL54: u32 = 0xF0062BCC;
const MTU_MC27_RDBFL55: u32 = 0xF0062BCE;
const MTU_MC27_RDBFL56: u32 = 0xF0062BD0;
const MTU_MC27_RDBFL57: u32 = 0xF0062BD2;
const MTU_MC27_RDBFL58: u32 = 0xF0062BD4;
const MTU_MC27_RDBFL59: u32 = 0xF0062BD6;
const MTU_MC27_RDBFL60: u32 = 0xF0062BD8;
const MTU_MC27_RDBFL61: u32 = 0xF0062BDA;
const MTU_MC27_RDBFL62: u32 = 0xF0062BDC;
const MTU_MC2_RDBFL17: u32 = 0xF0061282;
const MTU_MC27_RDBFL63: u32 = 0xF0062BDE;
const MTU_MC27_RDBFL64: u32 = 0xF0062BE0;
const MTU_MC27_RDBFL65: u32 = 0xF0062BE2;
const MTU_MC27_RDBFL66: u32 = 0xF0062BE4;
const MTU_MC27_ALMSRCS: u32 = 0xF0062BEE;
const MTU_MC27_FAULTSTS: u32 = 0xF0062BF0;
const MTU_MC27_ERRINFO0: u32 = 0xF0062BF2;
const MTU_MC27_ERRINFO1: u32 = 0xF0062BF4;
const MTU_MC27_ERRINFO2: u32 = 0xF0062BF6;
const MTU_MC27_ERRINFO3: u32 = 0xF0062BF8;
const MTU_MC2_RDBFL18: u32 = 0xF0061284;
const MTU_MC27_ERRINFO4: u32 = 0xF0062BFA;
const MTU_MC28_CONFIG0: u32 = 0xF0062C00;
const MTU_MC28_CONFIG1: u32 = 0xF0062C02;
const MTU_MC28_MCONTROL: u32 = 0xF0062C04;
const MTU_MC28_MSTATUS: u32 = 0xF0062C06;
const MTU_MC28_RANGE: u32 = 0xF0062C08;
const MTU_MC28_REVID: u32 = 0xF0062C0C;
const MTU_MC28_ECCS: u32 = 0xF0062C0E;
const MTU_MC28_ECCD: u32 = 0xF0062C10;
const MTU_MC28_ETRR0: u32 = 0xF0062C12;
const MTU_MC2_RDBFL19: u32 = 0xF0061286;
const MTU_MC28_ETRR1: u32 = 0xF0062C14;
const MTU_MC28_ETRR2: u32 = 0xF0062C16;
const MTU_MC28_ETRR3: u32 = 0xF0062C18;
const MTU_MC28_ETRR4: u32 = 0xF0062C1A;
const MTU_MC28_RDBFL0: u32 = 0xF0062C60;
const MTU_MC28_RDBFL1: u32 = 0xF0062C62;
const MTU_MC28_RDBFL2: u32 = 0xF0062C64;
const MTU_MC28_RDBFL3: u32 = 0xF0062C66;
const MTU_MC28_RDBFL4: u32 = 0xF0062C68;
const MTU_MC28_RDBFL5: u32 = 0xF0062C6A;
const MTU_MC2_RDBFL20: u32 = 0xF0061288;
const MTU_MC28_RDBFL6: u32 = 0xF0062C6C;
const MTU_MC28_RDBFL7: u32 = 0xF0062C6E;
const MTU_MC28_RDBFL8: u32 = 0xF0062C70;
const MTU_MC28_RDBFL9: u32 = 0xF0062C72;
const MTU_MC28_RDBFL10: u32 = 0xF0062C74;
const MTU_MC28_RDBFL11: u32 = 0xF0062C76;
const MTU_MC28_RDBFL12: u32 = 0xF0062C78;
const MTU_MC28_RDBFL13: u32 = 0xF0062C7A;
const MTU_MC28_RDBFL14: u32 = 0xF0062C7C;
const MTU_MC28_RDBFL15: u32 = 0xF0062C7E;
const MTU_MC2_RDBFL21: u32 = 0xF006128A;
const MTU_MC28_RDBFL16: u32 = 0xF0062C80;
const MTU_MC28_RDBFL17: u32 = 0xF0062C82;
const MTU_MC28_RDBFL18: u32 = 0xF0062C84;
const MTU_MC28_RDBFL19: u32 = 0xF0062C86;
const MTU_MC28_RDBFL20: u32 = 0xF0062C88;
const MTU_MC28_RDBFL21: u32 = 0xF0062C8A;
const MTU_MC28_RDBFL22: u32 = 0xF0062C8C;
const MTU_MC28_RDBFL23: u32 = 0xF0062C8E;
const MTU_MC28_RDBFL24: u32 = 0xF0062C90;
const MTU_MC28_RDBFL25: u32 = 0xF0062C92;
const MTU_MC2_RDBFL22: u32 = 0xF006128C;
const MTU_MC28_RDBFL26: u32 = 0xF0062C94;
const MTU_MC28_RDBFL27: u32 = 0xF0062C96;
const MTU_MC28_RDBFL28: u32 = 0xF0062C98;
const MTU_MC28_RDBFL29: u32 = 0xF0062C9A;
const MTU_MC28_RDBFL30: u32 = 0xF0062C9C;
const MTU_MC28_RDBFL31: u32 = 0xF0062C9E;
const MTU_MC28_RDBFL32: u32 = 0xF0062CA0;
const MTU_MC28_RDBFL33: u32 = 0xF0062CA2;
const MTU_MC28_RDBFL34: u32 = 0xF0062CA4;
const MTU_MC28_RDBFL35: u32 = 0xF0062CA6;
const MTU_MC2_RDBFL23: u32 = 0xF006128E;
const MTU_MC28_RDBFL36: u32 = 0xF0062CA8;
const MTU_MC28_RDBFL37: u32 = 0xF0062CAA;
const MTU_MC28_RDBFL38: u32 = 0xF0062CAC;
const MTU_MC28_RDBFL39: u32 = 0xF0062CAE;
const MTU_MC28_RDBFL40: u32 = 0xF0062CB0;
const MTU_MC28_RDBFL41: u32 = 0xF0062CB2;
const MTU_MC28_RDBFL42: u32 = 0xF0062CB4;
const MTU_MC28_RDBFL43: u32 = 0xF0062CB6;
const MTU_MC28_RDBFL44: u32 = 0xF0062CB8;
const MTU_MC28_RDBFL45: u32 = 0xF0062CBA;
const MTU_MC2_RDBFL24: u32 = 0xF0061290;
const MTU_MC28_RDBFL46: u32 = 0xF0062CBC;
const MTU_MC28_RDBFL47: u32 = 0xF0062CBE;
const MTU_MC28_RDBFL48: u32 = 0xF0062CC0;
const MTU_MC28_RDBFL49: u32 = 0xF0062CC2;
const MTU_MC28_RDBFL50: u32 = 0xF0062CC4;
const MTU_MC28_RDBFL51: u32 = 0xF0062CC6;
const MTU_MC28_RDBFL52: u32 = 0xF0062CC8;
const MTU_MC28_RDBFL53: u32 = 0xF0062CCA;
const MTU_MC28_RDBFL54: u32 = 0xF0062CCC;
const MTU_MC28_RDBFL55: u32 = 0xF0062CCE;
const MTU_MC2_RDBFL25: u32 = 0xF0061292;
const MTU_MC28_RDBFL56: u32 = 0xF0062CD0;
const MTU_MC28_RDBFL57: u32 = 0xF0062CD2;
const MTU_MC28_RDBFL58: u32 = 0xF0062CD4;
const MTU_MC28_RDBFL59: u32 = 0xF0062CD6;
const MTU_MC28_RDBFL60: u32 = 0xF0062CD8;
const MTU_MC28_RDBFL61: u32 = 0xF0062CDA;
const MTU_MC28_RDBFL62: u32 = 0xF0062CDC;
const MTU_MC28_RDBFL63: u32 = 0xF0062CDE;
const MTU_MC28_RDBFL64: u32 = 0xF0062CE0;
const MTU_MC28_RDBFL65: u32 = 0xF0062CE2;
const MTU_MC2_RDBFL26: u32 = 0xF0061294;
const MTU_MC28_RDBFL66: u32 = 0xF0062CE4;
const MTU_MC28_ALMSRCS: u32 = 0xF0062CEE;
const MTU_MC28_FAULTSTS: u32 = 0xF0062CF0;
const MTU_MC28_ERRINFO0: u32 = 0xF0062CF2;
const MTU_MC28_ERRINFO1: u32 = 0xF0062CF4;
const MTU_MC28_ERRINFO2: u32 = 0xF0062CF6;
const MTU_MC28_ERRINFO3: u32 = 0xF0062CF8;
const MTU_MC28_ERRINFO4: u32 = 0xF0062CFA;
const MTU_MC29_CONFIG0: u32 = 0xF0062D00;
const MTU_MC29_CONFIG1: u32 = 0xF0062D02;
const MTU_MC2_RDBFL27: u32 = 0xF0061296;
const MTU_CLC: u32 = 0xF0060000;
const MTU_MC29_MCONTROL: u32 = 0xF0062D04;
const MTU_MC29_MSTATUS: u32 = 0xF0062D06;
const MTU_MC29_RANGE: u32 = 0xF0062D08;
const MTU_MC29_REVID: u32 = 0xF0062D0C;
const MTU_MC29_ECCS: u32 = 0xF0062D0E;
const MTU_MC29_ECCD: u32 = 0xF0062D10;
const MTU_MC29_ETRR0: u32 = 0xF0062D12;
const MTU_MC29_ETRR1: u32 = 0xF0062D14;
const MTU_MC29_ETRR2: u32 = 0xF0062D16;
const MTU_MC29_ETRR3: u32 = 0xF0062D18;
const MTU_MC2_RDBFL28: u32 = 0xF0061298;
const MTU_MC29_ETRR4: u32 = 0xF0062D1A;
const MTU_MC29_RDBFL0: u32 = 0xF0062D60;
const MTU_MC29_RDBFL1: u32 = 0xF0062D62;
const MTU_MC29_RDBFL2: u32 = 0xF0062D64;
const MTU_MC29_RDBFL3: u32 = 0xF0062D66;
const MTU_MC29_RDBFL4: u32 = 0xF0062D68;
const MTU_MC29_RDBFL5: u32 = 0xF0062D6A;
const MTU_MC29_RDBFL6: u32 = 0xF0062D6C;
const MTU_MC29_RDBFL7: u32 = 0xF0062D6E;
const MTU_MC29_RDBFL8: u32 = 0xF0062D70;
const MTU_MC2_RDBFL29: u32 = 0xF006129A;
const MTU_MC29_RDBFL9: u32 = 0xF0062D72;
const MTU_MC29_RDBFL10: u32 = 0xF0062D74;
const MTU_MC29_RDBFL11: u32 = 0xF0062D76;
const MTU_MC29_RDBFL12: u32 = 0xF0062D78;
const MTU_MC29_RDBFL13: u32 = 0xF0062D7A;
const MTU_MC29_RDBFL14: u32 = 0xF0062D7C;
const MTU_MC29_RDBFL15: u32 = 0xF0062D7E;
const MTU_MC29_RDBFL16: u32 = 0xF0062D80;
const MTU_MC29_RDBFL17: u32 = 0xF0062D82;
const MTU_MC29_RDBFL18: u32 = 0xF0062D84;
const MTU_MC2_RDBFL30: u32 = 0xF006129C;
const MTU_MC29_RDBFL19: u32 = 0xF0062D86;
const MTU_MC29_RDBFL20: u32 = 0xF0062D88;
const MTU_MC29_RDBFL21: u32 = 0xF0062D8A;
const MTU_MC29_RDBFL22: u32 = 0xF0062D8C;
const MTU_MC29_RDBFL23: u32 = 0xF0062D8E;
const MTU_MC29_RDBFL24: u32 = 0xF0062D90;
const MTU_MC29_RDBFL25: u32 = 0xF0062D92;
const MTU_MC29_RDBFL26: u32 = 0xF0062D94;
const MTU_MC29_RDBFL27: u32 = 0xF0062D96;
const MTU_MC29_RDBFL28: u32 = 0xF0062D98;
const MTU_MC2_RDBFL31: u32 = 0xF006129E;
const MTU_MC29_RDBFL29: u32 = 0xF0062D9A;
const MTU_MC29_RDBFL30: u32 = 0xF0062D9C;
const MTU_MC29_RDBFL31: u32 = 0xF0062D9E;
const MTU_MC29_RDBFL32: u32 = 0xF0062DA0;
const MTU_MC29_RDBFL33: u32 = 0xF0062DA2;
const MTU_MC29_RDBFL34: u32 = 0xF0062DA4;
const MTU_MC29_RDBFL35: u32 = 0xF0062DA6;
const MTU_MC29_RDBFL36: u32 = 0xF0062DA8;
const MTU_MC29_RDBFL37: u32 = 0xF0062DAA;
const MTU_MC29_RDBFL38: u32 = 0xF0062DAC;
const MTU_MC2_RDBFL32: u32 = 0xF00612A0;
const MTU_MC29_RDBFL39: u32 = 0xF0062DAE;
const MTU_MC29_RDBFL40: u32 = 0xF0062DB0;
const MTU_MC29_RDBFL41: u32 = 0xF0062DB2;
const MTU_MC29_RDBFL42: u32 = 0xF0062DB4;
const MTU_MC29_RDBFL43: u32 = 0xF0062DB6;
const MTU_MC29_RDBFL44: u32 = 0xF0062DB8;
const MTU_MC29_RDBFL45: u32 = 0xF0062DBA;
const MTU_MC29_RDBFL46: u32 = 0xF0062DBC;
const MTU_MC29_RDBFL47: u32 = 0xF0062DBE;
const MTU_MC29_RDBFL48: u32 = 0xF0062DC0;
const MTU_MC2_RDBFL33: u32 = 0xF00612A2;
const MTU_MC29_RDBFL49: u32 = 0xF0062DC2;
const MTU_MC29_RDBFL50: u32 = 0xF0062DC4;
const MTU_MC29_RDBFL51: u32 = 0xF0062DC6;
const MTU_MC29_RDBFL52: u32 = 0xF0062DC8;
const MTU_MC29_RDBFL53: u32 = 0xF0062DCA;
const MTU_MC29_RDBFL54: u32 = 0xF0062DCC;
const MTU_MC29_RDBFL55: u32 = 0xF0062DCE;
const MTU_MC29_RDBFL56: u32 = 0xF0062DD0;
const MTU_MC29_RDBFL57: u32 = 0xF0062DD2;
const MTU_MC29_RDBFL58: u32 = 0xF0062DD4;
const MTU_MC2_RDBFL34: u32 = 0xF00612A4;
const MTU_MC29_RDBFL59: u32 = 0xF0062DD6;
const MTU_MC29_RDBFL60: u32 = 0xF0062DD8;
const MTU_MC29_RDBFL61: u32 = 0xF0062DDA;
const MTU_MC29_RDBFL62: u32 = 0xF0062DDC;
const MTU_MC29_RDBFL63: u32 = 0xF0062DDE;
const MTU_MC29_RDBFL64: u32 = 0xF0062DE0;
const MTU_MC29_RDBFL65: u32 = 0xF0062DE2;
const MTU_MC29_RDBFL66: u32 = 0xF0062DE4;
const MTU_MC29_ALMSRCS: u32 = 0xF0062DEE;
const MTU_MC29_FAULTSTS: u32 = 0xF0062DF0;
const MTU_MC2_RDBFL35: u32 = 0xF00612A6;
const MTU_MC29_ERRINFO0: u32 = 0xF0062DF2;
const MTU_MC29_ERRINFO1: u32 = 0xF0062DF4;
const MTU_MC29_ERRINFO2: u32 = 0xF0062DF6;
const MTU_MC29_ERRINFO3: u32 = 0xF0062DF8;
const MTU_MC29_ERRINFO4: u32 = 0xF0062DFA;
const MTU_MC30_CONFIG0: u32 = 0xF0062E00;
const MTU_MC30_CONFIG1: u32 = 0xF0062E02;
const MTU_MC30_MCONTROL: u32 = 0xF0062E04;
const MTU_MC30_MSTATUS: u32 = 0xF0062E06;
const MTU_MC30_RANGE: u32 = 0xF0062E08;
const MTU_MC2_RDBFL36: u32 = 0xF00612A8;
const MTU_MC30_REVID: u32 = 0xF0062E0C;
const MTU_MC30_ECCS: u32 = 0xF0062E0E;
const MTU_MC30_ECCD: u32 = 0xF0062E10;
const MTU_MC30_ETRR0: u32 = 0xF0062E12;
const MTU_MC30_ETRR1: u32 = 0xF0062E14;
const MTU_MC30_ETRR2: u32 = 0xF0062E16;
const MTU_MC30_ETRR3: u32 = 0xF0062E18;
const MTU_MC30_ETRR4: u32 = 0xF0062E1A;
const MTU_MC30_RDBFL0: u32 = 0xF0062E60;
const MTU_MC30_RDBFL1: u32 = 0xF0062E62;
const MTU_MC2_RDBFL37: u32 = 0xF00612AA;
const MTU_ID: u32 = 0xF0060008;
const MTU_MC30_RDBFL2: u32 = 0xF0062E64;
const MTU_MC30_RDBFL3: u32 = 0xF0062E66;
const MTU_MC30_RDBFL4: u32 = 0xF0062E68;
const MTU_MC30_RDBFL5: u32 = 0xF0062E6A;
const MTU_MC30_RDBFL6: u32 = 0xF0062E6C;
const MTU_MC30_RDBFL7: u32 = 0xF0062E6E;
const MTU_MC30_RDBFL8: u32 = 0xF0062E70;
const MTU_MC30_RDBFL9: u32 = 0xF0062E72;
const MTU_MC30_RDBFL10: u32 = 0xF0062E74;
const MTU_MC30_RDBFL11: u32 = 0xF0062E76;
const MTU_MC2_RDBFL38: u32 = 0xF00612AC;
const MTU_MC30_RDBFL12: u32 = 0xF0062E78;
const MTU_MC30_RDBFL13: u32 = 0xF0062E7A;
const MTU_MC30_RDBFL14: u32 = 0xF0062E7C;
const MTU_MC30_RDBFL15: u32 = 0xF0062E7E;
const MTU_MC30_RDBFL16: u32 = 0xF0062E80;
const MTU_MC30_RDBFL17: u32 = 0xF0062E82;
const MTU_MC30_RDBFL18: u32 = 0xF0062E84;
const MTU_MC30_RDBFL19: u32 = 0xF0062E86;
const MTU_MC30_RDBFL20: u32 = 0xF0062E88;
const MTU_MC30_RDBFL21: u32 = 0xF0062E8A;
const MTU_MC2_RDBFL39: u32 = 0xF00612AE;
const MTU_MC30_RDBFL22: u32 = 0xF0062E8C;
const MTU_MC30_RDBFL23: u32 = 0xF0062E8E;
const MTU_MC30_RDBFL24: u32 = 0xF0062E90;
const MTU_MC30_RDBFL25: u32 = 0xF0062E92;
const MTU_MC30_RDBFL26: u32 = 0xF0062E94;
const MTU_MC30_RDBFL27: u32 = 0xF0062E96;
const MTU_MC30_RDBFL28: u32 = 0xF0062E98;
const MTU_MC30_RDBFL29: u32 = 0xF0062E9A;
const MTU_MC30_RDBFL30: u32 = 0xF0062E9C;
const MTU_MC30_RDBFL31: u32 = 0xF0062E9E;
const MTU_MC2_RDBFL40: u32 = 0xF00612B0;
const MTU_MC30_RDBFL32: u32 = 0xF0062EA0;
const MTU_MC30_RDBFL33: u32 = 0xF0062EA2;
const MTU_MC30_RDBFL34: u32 = 0xF0062EA4;
const MTU_MC30_RDBFL35: u32 = 0xF0062EA6;
const MTU_MC30_RDBFL36: u32 = 0xF0062EA8;
const MTU_MC30_RDBFL37: u32 = 0xF0062EAA;
const MTU_MC30_RDBFL38: u32 = 0xF0062EAC;
const MTU_MC30_RDBFL39: u32 = 0xF0062EAE;
const MTU_MC30_RDBFL40: u32 = 0xF0062EB0;
const MTU_MC30_RDBFL41: u32 = 0xF0062EB2;
const MTU_MC2_RDBFL41: u32 = 0xF00612B2;
const MTU_MC30_RDBFL42: u32 = 0xF0062EB4;
const MTU_MC30_RDBFL43: u32 = 0xF0062EB6;
const MTU_MC30_RDBFL44: u32 = 0xF0062EB8;
const MTU_MC30_RDBFL45: u32 = 0xF0062EBA;
const MTU_MC30_RDBFL46: u32 = 0xF0062EBC;
const MTU_MC30_RDBFL47: u32 = 0xF0062EBE;
const MTU_MC30_RDBFL48: u32 = 0xF0062EC0;
const MTU_MC30_RDBFL49: u32 = 0xF0062EC2;
const MTU_MC30_RDBFL50: u32 = 0xF0062EC4;
const MTU_MC30_RDBFL51: u32 = 0xF0062EC6;
const MTU_MC2_RDBFL42: u32 = 0xF00612B4;
const MTU_MC30_RDBFL52: u32 = 0xF0062EC8;
const MTU_MC30_RDBFL53: u32 = 0xF0062ECA;
const MTU_MC30_RDBFL54: u32 = 0xF0062ECC;
const MTU_MC30_RDBFL55: u32 = 0xF0062ECE;
const MTU_MC30_RDBFL56: u32 = 0xF0062ED0;
const MTU_MC30_RDBFL57: u32 = 0xF0062ED2;
const MTU_MC30_RDBFL58: u32 = 0xF0062ED4;
const MTU_MC30_RDBFL59: u32 = 0xF0062ED6;
const MTU_MC30_RDBFL60: u32 = 0xF0062ED8;
const MTU_MC30_RDBFL61: u32 = 0xF0062EDA;
const MTU_MC2_RDBFL43: u32 = 0xF00612B6;
const MTU_MC30_RDBFL62: u32 = 0xF0062EDC;
const MTU_MC30_RDBFL63: u32 = 0xF0062EDE;
const MTU_MC30_RDBFL64: u32 = 0xF0062EE0;
const MTU_MC30_RDBFL65: u32 = 0xF0062EE2;
const MTU_MC30_RDBFL66: u32 = 0xF0062EE4;
const MTU_MC30_ALMSRCS: u32 = 0xF0062EEE;
const MTU_MC30_FAULTSTS: u32 = 0xF0062EF0;
const MTU_MC30_ERRINFO0: u32 = 0xF0062EF2;
const MTU_MC30_ERRINFO1: u32 = 0xF0062EF4;
const MTU_MC30_ERRINFO2: u32 = 0xF0062EF6;
const MTU_MC2_RDBFL44: u32 = 0xF00612B8;
const MTU_MC30_ERRINFO3: u32 = 0xF0062EF8;
const MTU_MC30_ERRINFO4: u32 = 0xF0062EFA;
const MTU_MC31_CONFIG0: u32 = 0xF0062F00;
const MTU_MC31_CONFIG1: u32 = 0xF0062F02;
const MTU_MC31_MCONTROL: u32 = 0xF0062F04;
const MTU_MC31_MSTATUS: u32 = 0xF0062F06;
const MTU_MC31_RANGE: u32 = 0xF0062F08;
const MTU_MC31_REVID: u32 = 0xF0062F0C;
const MTU_MC31_ECCS: u32 = 0xF0062F0E;
const MTU_MC31_ECCD: u32 = 0xF0062F10;
const MTU_MC2_RDBFL45: u32 = 0xF00612BA;
const MTU_MC31_ETRR0: u32 = 0xF0062F12;
const MTU_MC31_ETRR1: u32 = 0xF0062F14;
const MTU_MC31_ETRR2: u32 = 0xF0062F16;
const MTU_MC31_ETRR3: u32 = 0xF0062F18;
const MTU_MC31_ETRR4: u32 = 0xF0062F1A;
const MTU_MC31_RDBFL0: u32 = 0xF0062F60;
const MTU_MC31_RDBFL1: u32 = 0xF0062F62;
const MTU_MC31_RDBFL2: u32 = 0xF0062F64;
const MTU_MC31_RDBFL3: u32 = 0xF0062F66;
const MTU_MC31_RDBFL4: u32 = 0xF0062F68;
const MTU_MC2_RDBFL46: u32 = 0xF00612BC;
const MTU_MC31_RDBFL5: u32 = 0xF0062F6A;
const MTU_MC31_RDBFL6: u32 = 0xF0062F6C;
const MTU_MC31_RDBFL7: u32 = 0xF0062F6E;
const MTU_MC31_RDBFL8: u32 = 0xF0062F70;
const MTU_MC31_RDBFL9: u32 = 0xF0062F72;
const MTU_MC31_RDBFL10: u32 = 0xF0062F74;
const MTU_MC31_RDBFL11: u32 = 0xF0062F76;
const MTU_MC31_RDBFL12: u32 = 0xF0062F78;
const MTU_MC31_RDBFL13: u32 = 0xF0062F7A;
const MTU_MC31_RDBFL14: u32 = 0xF0062F7C;
const MTU_MC2_RDBFL47: u32 = 0xF00612BE;
const MTU_MEMTEST0: u32 = 0xF0060010;
const MTU_MC31_RDBFL15: u32 = 0xF0062F7E;
const MTU_MC31_RDBFL16: u32 = 0xF0062F80;
const MTU_MC31_RDBFL17: u32 = 0xF0062F82;
const MTU_MC31_RDBFL18: u32 = 0xF0062F84;
const MTU_MC31_RDBFL19: u32 = 0xF0062F86;
const MTU_MC31_RDBFL20: u32 = 0xF0062F88;
const MTU_MC31_RDBFL21: u32 = 0xF0062F8A;
const MTU_MC31_RDBFL22: u32 = 0xF0062F8C;
const MTU_MC31_RDBFL23: u32 = 0xF0062F8E;
const MTU_MC31_RDBFL24: u32 = 0xF0062F90;
const MTU_MC2_RDBFL48: u32 = 0xF00612C0;
const MTU_MC31_RDBFL25: u32 = 0xF0062F92;
const MTU_MC31_RDBFL26: u32 = 0xF0062F94;
const MTU_MC31_RDBFL27: u32 = 0xF0062F96;
const MTU_MC31_RDBFL28: u32 = 0xF0062F98;
const MTU_MC31_RDBFL29: u32 = 0xF0062F9A;
const MTU_MC31_RDBFL30: u32 = 0xF0062F9C;
const MTU_MC31_RDBFL31: u32 = 0xF0062F9E;
const MTU_MC31_RDBFL32: u32 = 0xF0062FA0;
const MTU_MC31_RDBFL33: u32 = 0xF0062FA2;
const MTU_MC31_RDBFL34: u32 = 0xF0062FA4;
const MTU_MC2_RDBFL49: u32 = 0xF00612C2;
const MTU_MC31_RDBFL35: u32 = 0xF0062FA6;
const MTU_MC31_RDBFL36: u32 = 0xF0062FA8;
const MTU_MC31_RDBFL37: u32 = 0xF0062FAA;
const MTU_MC31_RDBFL38: u32 = 0xF0062FAC;
const MTU_MC31_RDBFL39: u32 = 0xF0062FAE;
const MTU_MC31_RDBFL40: u32 = 0xF0062FB0;
const MTU_MC31_RDBFL41: u32 = 0xF0062FB2;
const MTU_MC31_RDBFL42: u32 = 0xF0062FB4;
const MTU_MC31_RDBFL43: u32 = 0xF0062FB6;
const MTU_MC31_RDBFL44: u32 = 0xF0062FB8;
const MTU_MC2_RDBFL50: u32 = 0xF00612C4;
const MTU_MC31_RDBFL45: u32 = 0xF0062FBA;
const MTU_MC31_RDBFL46: u32 = 0xF0062FBC;
const MTU_MC31_RDBFL47: u32 = 0xF0062FBE;
const MTU_MC31_RDBFL48: u32 = 0xF0062FC0;
const MTU_MC31_RDBFL49: u32 = 0xF0062FC2;
const MTU_MC31_RDBFL50: u32 = 0xF0062FC4;
const MTU_MC31_RDBFL51: u32 = 0xF0062FC6;
const MTU_MC31_RDBFL52: u32 = 0xF0062FC8;
const MTU_MC31_RDBFL53: u32 = 0xF0062FCA;
const MTU_MC31_RDBFL54: u32 = 0xF0062FCC;
const MTU_MC2_RDBFL51: u32 = 0xF00612C6;
const MTU_MC31_RDBFL55: u32 = 0xF0062FCE;
const MTU_MC31_RDBFL56: u32 = 0xF0062FD0;
const MTU_MC31_RDBFL57: u32 = 0xF0062FD2;
const MTU_MC31_RDBFL58: u32 = 0xF0062FD4;
const MTU_MC31_RDBFL59: u32 = 0xF0062FD6;
const MTU_MC31_RDBFL60: u32 = 0xF0062FD8;
const MTU_MC31_RDBFL61: u32 = 0xF0062FDA;
const MTU_MC31_RDBFL62: u32 = 0xF0062FDC;
const MTU_MC31_RDBFL63: u32 = 0xF0062FDE;
const MTU_MC31_RDBFL64: u32 = 0xF0062FE0;
const MTU_MC2_RDBFL52: u32 = 0xF00612C8;
const MTU_MC31_RDBFL65: u32 = 0xF0062FE2;
const MTU_MC31_RDBFL66: u32 = 0xF0062FE4;
const MTU_MC31_ALMSRCS: u32 = 0xF0062FEE;
const MTU_MC31_FAULTSTS: u32 = 0xF0062FF0;
const MTU_MC31_ERRINFO0: u32 = 0xF0062FF2;
const MTU_MC31_ERRINFO1: u32 = 0xF0062FF4;
const MTU_MC31_ERRINFO2: u32 = 0xF0062FF6;
const MTU_MC31_ERRINFO3: u32 = 0xF0062FF8;
const MTU_MC31_ERRINFO4: u32 = 0xF0062FFA;
const MTU_MC32_CONFIG0: u32 = 0xF0063000;
const MTU_MC2_RDBFL53: u32 = 0xF00612CA;
const MTU_MC32_CONFIG1: u32 = 0xF0063002;
const MTU_MC32_MCONTROL: u32 = 0xF0063004;
const MTU_MC32_MSTATUS: u32 = 0xF0063006;
const MTU_MC32_RANGE: u32 = 0xF0063008;
const MTU_MC32_REVID: u32 = 0xF006300C;
const MTU_MC32_ECCS: u32 = 0xF006300E;
const MTU_MC32_ECCD: u32 = 0xF0063010;
const MTU_MC32_ETRR0: u32 = 0xF0063012;
const MTU_MC32_ETRR1: u32 = 0xF0063014;
const MTU_MC32_ETRR2: u32 = 0xF0063016;
const MTU_MC2_RDBFL54: u32 = 0xF00612CC;
const MTU_MC32_ETRR3: u32 = 0xF0063018;
const MTU_MC32_ETRR4: u32 = 0xF006301A;
const MTU_MC32_RDBFL0: u32 = 0xF0063060;
const MTU_MC32_RDBFL1: u32 = 0xF0063062;
const MTU_MC32_RDBFL2: u32 = 0xF0063064;
const MTU_MC32_RDBFL3: u32 = 0xF0063066;
const MTU_MC32_RDBFL4: u32 = 0xF0063068;
const MTU_MC32_RDBFL5: u32 = 0xF006306A;
const MTU_MC32_RDBFL6: u32 = 0xF006306C;
const MTU_MC32_RDBFL7: u32 = 0xF006306E;
const MTU_MC2_RDBFL55: u32 = 0xF00612CE;
const MTU_MC32_RDBFL8: u32 = 0xF0063070;
const MTU_MC32_RDBFL9: u32 = 0xF0063072;
const MTU_MC32_RDBFL10: u32 = 0xF0063074;
const MTU_MC32_RDBFL11: u32 = 0xF0063076;
const MTU_MC32_RDBFL12: u32 = 0xF0063078;
const MTU_MC32_RDBFL13: u32 = 0xF006307A;
const MTU_MC32_RDBFL14: u32 = 0xF006307C;
const MTU_MC32_RDBFL15: u32 = 0xF006307E;
const MTU_MC32_RDBFL16: u32 = 0xF0063080;
const MTU_MC32_RDBFL17: u32 = 0xF0063082;
const MTU_MC2_RDBFL56: u32 = 0xF00612D0;
const MTU_MC32_RDBFL18: u32 = 0xF0063084;
const MTU_MC32_RDBFL19: u32 = 0xF0063086;
const MTU_MC32_RDBFL20: u32 = 0xF0063088;
const MTU_MC32_RDBFL21: u32 = 0xF006308A;
const MTU_MC32_RDBFL22: u32 = 0xF006308C;
const MTU_MC32_RDBFL23: u32 = 0xF006308E;
const MTU_MC32_RDBFL24: u32 = 0xF0063090;
const MTU_MC32_RDBFL25: u32 = 0xF0063092;
const MTU_MC32_RDBFL26: u32 = 0xF0063094;
const MTU_MC32_RDBFL27: u32 = 0xF0063096;
const MTU_MC2_RDBFL57: u32 = 0xF00612D2;
const MTU_MEMTEST1: u32 = 0xF0060014;
const MTU_MC32_RDBFL28: u32 = 0xF0063098;
const MTU_MC32_RDBFL29: u32 = 0xF006309A;
const MTU_MC32_RDBFL30: u32 = 0xF006309C;
const MTU_MC32_RDBFL31: u32 = 0xF006309E;
const MTU_MC32_RDBFL32: u32 = 0xF00630A0;
const MTU_MC32_RDBFL33: u32 = 0xF00630A2;
const MTU_MC32_RDBFL34: u32 = 0xF00630A4;
const MTU_MC32_RDBFL35: u32 = 0xF00630A6;
const MTU_MC32_RDBFL36: u32 = 0xF00630A8;
const MTU_MC32_RDBFL37: u32 = 0xF00630AA;
const MTU_MC2_RDBFL58: u32 = 0xF00612D4;
const MTU_MC32_RDBFL38: u32 = 0xF00630AC;
const MTU_MC32_RDBFL39: u32 = 0xF00630AE;
const MTU_MC32_RDBFL40: u32 = 0xF00630B0;
const MTU_MC32_RDBFL41: u32 = 0xF00630B2;
const MTU_MC32_RDBFL42: u32 = 0xF00630B4;
const MTU_MC32_RDBFL43: u32 = 0xF00630B6;
const MTU_MC32_RDBFL44: u32 = 0xF00630B8;
const MTU_MC32_RDBFL45: u32 = 0xF00630BA;
const MTU_MC32_RDBFL46: u32 = 0xF00630BC;
const MTU_MC32_RDBFL47: u32 = 0xF00630BE;
const MTU_MC2_RDBFL59: u32 = 0xF00612D6;
const MTU_MC32_RDBFL48: u32 = 0xF00630C0;
const MTU_MC32_RDBFL49: u32 = 0xF00630C2;
const MTU_MC32_RDBFL50: u32 = 0xF00630C4;
const MTU_MC32_RDBFL51: u32 = 0xF00630C6;
const MTU_MC32_RDBFL52: u32 = 0xF00630C8;
const MTU_MC32_RDBFL53: u32 = 0xF00630CA;
const MTU_MC32_RDBFL54: u32 = 0xF00630CC;
const MTU_MC32_RDBFL55: u32 = 0xF00630CE;
const MTU_MC32_RDBFL56: u32 = 0xF00630D0;
const MTU_MC32_RDBFL57: u32 = 0xF00630D2;
const MTU_MC2_RDBFL60: u32 = 0xF00612D8;
const MTU_MC32_RDBFL58: u32 = 0xF00630D4;
const MTU_MC32_RDBFL59: u32 = 0xF00630D6;
const MTU_MC32_RDBFL60: u32 = 0xF00630D8;
const MTU_MC32_RDBFL61: u32 = 0xF00630DA;
const MTU_MC32_RDBFL62: u32 = 0xF00630DC;
const MTU_MC32_RDBFL63: u32 = 0xF00630DE;
const MTU_MC32_RDBFL64: u32 = 0xF00630E0;
const MTU_MC32_RDBFL65: u32 = 0xF00630E2;
const MTU_MC32_RDBFL66: u32 = 0xF00630E4;
const MTU_MC32_ALMSRCS: u32 = 0xF00630EE;
const MTU_MC2_RDBFL61: u32 = 0xF00612DA;
const MTU_MC32_FAULTSTS: u32 = 0xF00630F0;
const MTU_MC32_ERRINFO0: u32 = 0xF00630F2;
const MTU_MC32_ERRINFO1: u32 = 0xF00630F4;
const MTU_MC32_ERRINFO2: u32 = 0xF00630F6;
const MTU_MC32_ERRINFO3: u32 = 0xF00630F8;
const MTU_MC32_ERRINFO4: u32 = 0xF00630FA;
const MTU_MC33_CONFIG0: u32 = 0xF0063100;
const MTU_MC33_CONFIG1: u32 = 0xF0063102;
const MTU_MC33_MCONTROL: u32 = 0xF0063104;
const MTU_MC33_MSTATUS: u32 = 0xF0063106;
const MTU_MC2_RDBFL62: u32 = 0xF00612DC;
const MTU_MC33_RANGE: u32 = 0xF0063108;
const MTU_MC33_REVID: u32 = 0xF006310C;
const MTU_MC33_ECCS: u32 = 0xF006310E;
const MTU_MC33_ECCD: u32 = 0xF0063110;
const MTU_MC33_ETRR0: u32 = 0xF0063112;
const MTU_MC33_ETRR1: u32 = 0xF0063114;
const MTU_MC33_ETRR2: u32 = 0xF0063116;
const MTU_MC33_ETRR3: u32 = 0xF0063118;
const MTU_MC33_ETRR4: u32 = 0xF006311A;
const MTU_MC33_RDBFL0: u32 = 0xF0063160;
const MTU_MC2_RDBFL63: u32 = 0xF00612DE;
const MTU_MC33_RDBFL1: u32 = 0xF0063162;
const MTU_MC33_RDBFL2: u32 = 0xF0063164;
const MTU_MC33_RDBFL3: u32 = 0xF0063166;
const MTU_MC33_RDBFL4: u32 = 0xF0063168;
const MTU_MC33_RDBFL5: u32 = 0xF006316A;
const MTU_MC33_RDBFL6: u32 = 0xF006316C;
const MTU_MC33_RDBFL7: u32 = 0xF006316E;
const MTU_MC33_RDBFL8: u32 = 0xF0063170;
const MTU_MC33_RDBFL9: u32 = 0xF0063172;
const MTU_MC33_RDBFL10: u32 = 0xF0063174;
const MTU_MC2_RDBFL64: u32 = 0xF00612E0;
const MTU_MC33_RDBFL11: u32 = 0xF0063176;
const MTU_MC33_RDBFL12: u32 = 0xF0063178;
const MTU_MC33_RDBFL13: u32 = 0xF006317A;
const MTU_MC33_RDBFL14: u32 = 0xF006317C;
const MTU_MC33_RDBFL15: u32 = 0xF006317E;
const MTU_MC33_RDBFL16: u32 = 0xF0063180;
const MTU_MC33_RDBFL17: u32 = 0xF0063182;
const MTU_MC33_RDBFL18: u32 = 0xF0063184;
const MTU_MC33_RDBFL19: u32 = 0xF0063186;
const MTU_MC33_RDBFL20: u32 = 0xF0063188;
const MTU_MC2_RDBFL65: u32 = 0xF00612E2;
const MTU_MC33_RDBFL21: u32 = 0xF006318A;
const MTU_MC33_RDBFL22: u32 = 0xF006318C;
const MTU_MC33_RDBFL23: u32 = 0xF006318E;
const MTU_MC33_RDBFL24: u32 = 0xF0063190;
const MTU_MC33_RDBFL25: u32 = 0xF0063192;
const MTU_MC33_RDBFL26: u32 = 0xF0063194;
const MTU_MC33_RDBFL27: u32 = 0xF0063196;
const MTU_MC33_RDBFL28: u32 = 0xF0063198;
const MTU_MC33_RDBFL29: u32 = 0xF006319A;
const MTU_MC33_RDBFL30: u32 = 0xF006319C;
const MTU_MC2_RDBFL66: u32 = 0xF00612E4;
const MTU_MC33_RDBFL31: u32 = 0xF006319E;
const MTU_MC33_RDBFL32: u32 = 0xF00631A0;
const MTU_MC33_RDBFL33: u32 = 0xF00631A2;
const MTU_MC33_RDBFL34: u32 = 0xF00631A4;
const MTU_MC33_RDBFL35: u32 = 0xF00631A6;
const MTU_MC33_RDBFL36: u32 = 0xF00631A8;
const MTU_MC33_RDBFL37: u32 = 0xF00631AA;
const MTU_MC33_RDBFL38: u32 = 0xF00631AC;
const MTU_MC33_RDBFL39: u32 = 0xF00631AE;
const MTU_MC33_RDBFL40: u32 = 0xF00631B0;
const MTU_MC2_ALMSRCS: u32 = 0xF00612EE;
const MTU_MEMTEST2: u32 = 0xF0060018;
const MTU_MC33_RDBFL41: u32 = 0xF00631B2;
const MTU_MC33_RDBFL42: u32 = 0xF00631B4;
const MTU_MC33_RDBFL43: u32 = 0xF00631B6;
const MTU_MC33_RDBFL44: u32 = 0xF00631B8;
const MTU_MC33_RDBFL45: u32 = 0xF00631BA;
const MTU_MC33_RDBFL46: u32 = 0xF00631BC;
const MTU_MC33_RDBFL47: u32 = 0xF00631BE;
const MTU_MC33_RDBFL48: u32 = 0xF00631C0;
const MTU_MC33_RDBFL49: u32 = 0xF00631C2;
const MTU_MC33_RDBFL50: u32 = 0xF00631C4;
const MTU_MC2_FAULTSTS: u32 = 0xF00612F0;
const MTU_MC33_RDBFL51: u32 = 0xF00631C6;
const MTU_MC33_RDBFL52: u32 = 0xF00631C8;
const MTU_MC33_RDBFL53: u32 = 0xF00631CA;
const MTU_MC33_RDBFL54: u32 = 0xF00631CC;
const MTU_MC33_RDBFL55: u32 = 0xF00631CE;
const MTU_MC33_RDBFL56: u32 = 0xF00631D0;
const MTU_MC33_RDBFL57: u32 = 0xF00631D2;
const MTU_MC33_RDBFL58: u32 = 0xF00631D4;
const MTU_MC33_RDBFL59: u32 = 0xF00631D6;
const MTU_MC33_RDBFL60: u32 = 0xF00631D8;
const MTU_MC2_ERRINFO0: u32 = 0xF00612F2;
const MTU_MC33_RDBFL61: u32 = 0xF00631DA;
const MTU_MC33_RDBFL62: u32 = 0xF00631DC;
const MTU_MC33_RDBFL63: u32 = 0xF00631DE;
const MTU_MC33_RDBFL64: u32 = 0xF00631E0;
const MTU_MC33_RDBFL65: u32 = 0xF00631E2;
const MTU_MC33_RDBFL66: u32 = 0xF00631E4;
const MTU_MC33_ALMSRCS: u32 = 0xF00631EE;
const MTU_MC33_FAULTSTS: u32 = 0xF00631F0;
const MTU_MC33_ERRINFO0: u32 = 0xF00631F2;
const MTU_MC33_ERRINFO1: u32 = 0xF00631F4;
const MTU_MC2_ERRINFO1: u32 = 0xF00612F4;
const MTU_MC33_ERRINFO2: u32 = 0xF00631F6;
const MTU_MC33_ERRINFO3: u32 = 0xF00631F8;
const MTU_MC33_ERRINFO4: u32 = 0xF00631FA;
const MTU_MC34_CONFIG0: u32 = 0xF0063200;
const MTU_MC34_CONFIG1: u32 = 0xF0063202;
const MTU_MC34_MCONTROL: u32 = 0xF0063204;
const MTU_MC34_MSTATUS: u32 = 0xF0063206;
const MTU_MC34_RANGE: u32 = 0xF0063208;
const MTU_MC34_REVID: u32 = 0xF006320C;
const MTU_MC34_ECCS: u32 = 0xF006320E;
const MTU_MC2_ERRINFO2: u32 = 0xF00612F6;
const MTU_MC34_ECCD: u32 = 0xF0063210;
const MTU_MC34_ETRR0: u32 = 0xF0063212;
const MTU_MC34_ETRR1: u32 = 0xF0063214;
const MTU_MC34_ETRR2: u32 = 0xF0063216;
const MTU_MC34_ETRR3: u32 = 0xF0063218;
const MTU_MC34_ETRR4: u32 = 0xF006321A;
const MTU_MC34_RDBFL0: u32 = 0xF0063260;
const MTU_MC34_RDBFL1: u32 = 0xF0063262;
const MTU_MC34_RDBFL2: u32 = 0xF0063264;
const MTU_MC34_RDBFL3: u32 = 0xF0063266;
const MTU_MC2_ERRINFO3: u32 = 0xF00612F8;
const MTU_MC34_RDBFL4: u32 = 0xF0063268;
const MTU_MC34_RDBFL5: u32 = 0xF006326A;
const MTU_MC34_RDBFL6: u32 = 0xF006326C;
const MTU_MC34_RDBFL7: u32 = 0xF006326E;
const MTU_MC34_RDBFL8: u32 = 0xF0063270;
const MTU_MC34_RDBFL9: u32 = 0xF0063272;
const MTU_MC34_RDBFL10: u32 = 0xF0063274;
const MTU_MC34_RDBFL11: u32 = 0xF0063276;
const MTU_MC34_RDBFL12: u32 = 0xF0063278;
const MTU_MC34_RDBFL13: u32 = 0xF006327A;
const MTU_MC2_ERRINFO4: u32 = 0xF00612FA;
const MTU_MC34_RDBFL14: u32 = 0xF006327C;
const MTU_MC34_RDBFL15: u32 = 0xF006327E;
const MTU_MC34_RDBFL16: u32 = 0xF0063280;
const MTU_MC34_RDBFL17: u32 = 0xF0063282;
const MTU_MC34_RDBFL18: u32 = 0xF0063284;
const MTU_MC34_RDBFL19: u32 = 0xF0063286;
const MTU_MC34_RDBFL20: u32 = 0xF0063288;
const MTU_MC34_RDBFL21: u32 = 0xF006328A;
const MTU_MC34_RDBFL22: u32 = 0xF006328C;
const MTU_MC34_RDBFL23: u32 = 0xF006328E;
const MTU_MC3_CONFIG0: u32 = 0xF0061300;
const MTU_MC34_RDBFL24: u32 = 0xF0063290;
const MTU_MC34_RDBFL25: u32 = 0xF0063292;
const MTU_MC34_RDBFL26: u32 = 0xF0063294;
const MTU_MC34_RDBFL27: u32 = 0xF0063296;
const MTU_MC34_RDBFL28: u32 = 0xF0063298;
const MTU_MC34_RDBFL29: u32 = 0xF006329A;
const MTU_MC34_RDBFL30: u32 = 0xF006329C;
const MTU_MC34_RDBFL31: u32 = 0xF006329E;
const MTU_MC34_RDBFL32: u32 = 0xF00632A0;
const MTU_MC34_RDBFL33: u32 = 0xF00632A2;
const MTU_MC3_CONFIG1: u32 = 0xF0061302;
const MTU_MC34_RDBFL34: u32 = 0xF00632A4;
const MTU_MC34_RDBFL35: u32 = 0xF00632A6;
const MTU_MC34_RDBFL36: u32 = 0xF00632A8;
const MTU_MC34_RDBFL37: u32 = 0xF00632AA;
const MTU_MC34_RDBFL38: u32 = 0xF00632AC;
const MTU_MC34_RDBFL39: u32 = 0xF00632AE;
const MTU_MC34_RDBFL40: u32 = 0xF00632B0;
const MTU_MC34_RDBFL41: u32 = 0xF00632B2;
const MTU_MC34_RDBFL42: u32 = 0xF00632B4;
const MTU_MC34_RDBFL43: u32 = 0xF00632B6;
const MTU_MC3_MCONTROL: u32 = 0xF0061304;
const MTU_MC34_RDBFL44: u32 = 0xF00632B8;
const MTU_MC34_RDBFL45: u32 = 0xF00632BA;
const MTU_MC34_RDBFL46: u32 = 0xF00632BC;
const MTU_MC34_RDBFL47: u32 = 0xF00632BE;
const MTU_MC34_RDBFL48: u32 = 0xF00632C0;
const MTU_MC34_RDBFL49: u32 = 0xF00632C2;
const MTU_MC34_RDBFL50: u32 = 0xF00632C4;
const MTU_MC34_RDBFL51: u32 = 0xF00632C6;
const MTU_MC34_RDBFL52: u32 = 0xF00632C8;
const MTU_MC34_RDBFL53: u32 = 0xF00632CA;
const MTU_MC3_MSTATUS: u32 = 0xF0061306;
const MTU_MEMMAP: u32 = 0xF006001C;
const MTU_MC34_RDBFL54: u32 = 0xF00632CC;
const MTU_MC34_RDBFL55: u32 = 0xF00632CE;
const MTU_MC34_RDBFL56: u32 = 0xF00632D0;
const MTU_MC34_RDBFL57: u32 = 0xF00632D2;
const MTU_MC34_RDBFL58: u32 = 0xF00632D4;
const MTU_MC34_RDBFL59: u32 = 0xF00632D6;
const MTU_MC34_RDBFL60: u32 = 0xF00632D8;
const MTU_MC34_RDBFL61: u32 = 0xF00632DA;
const MTU_MC34_RDBFL62: u32 = 0xF00632DC;
const MTU_MC34_RDBFL63: u32 = 0xF00632DE;
const MTU_MC3_RANGE: u32 = 0xF0061308;
const MTU_MC34_RDBFL64: u32 = 0xF00632E0;
const MTU_MC34_RDBFL65: u32 = 0xF00632E2;
const MTU_MC34_RDBFL66: u32 = 0xF00632E4;
const MTU_MC34_ALMSRCS: u32 = 0xF00632EE;
const MTU_MC34_FAULTSTS: u32 = 0xF00632F0;
const MTU_MC34_ERRINFO0: u32 = 0xF00632F2;
const MTU_MC34_ERRINFO1: u32 = 0xF00632F4;
const MTU_MC34_ERRINFO2: u32 = 0xF00632F6;
const MTU_MC34_ERRINFO3: u32 = 0xF00632F8;
const MTU_MC34_ERRINFO4: u32 = 0xF00632FA;
const MTU_MC3_REVID: u32 = 0xF006130C;
const MTU_MC35_CONFIG0: u32 = 0xF0063300;
const MTU_MC35_CONFIG1: u32 = 0xF0063302;
const MTU_MC35_MCONTROL: u32 = 0xF0063304;
const MTU_MC35_MSTATUS: u32 = 0xF0063306;
const MTU_MC35_RANGE: u32 = 0xF0063308;
const MTU_MC35_REVID: u32 = 0xF006330C;
const MTU_MC35_ECCS: u32 = 0xF006330E;
const MTU_MC35_ECCD: u32 = 0xF0063310;
const MTU_MC35_ETRR0: u32 = 0xF0063312;
const MTU_MC35_ETRR1: u32 = 0xF0063314;
const MTU_MC3_ECCS: u32 = 0xF006130E;
const MTU_MC35_ETRR2: u32 = 0xF0063316;
const MTU_MC35_ETRR3: u32 = 0xF0063318;
const MTU_MC35_ETRR4: u32 = 0xF006331A;
const MTU_MC35_RDBFL0: u32 = 0xF0063360;
const MTU_MC35_RDBFL1: u32 = 0xF0063362;
const MTU_MC35_RDBFL2: u32 = 0xF0063364;
const MTU_MC35_RDBFL3: u32 = 0xF0063366;
const MTU_MC35_RDBFL4: u32 = 0xF0063368;
const MTU_MC35_RDBFL5: u32 = 0xF006336A;
const MTU_MC35_RDBFL6: u32 = 0xF006336C;
const MTU_MC3_ECCD: u32 = 0xF0061310;
const MTU_MC35_RDBFL7: u32 = 0xF006336E;
const MTU_MC35_RDBFL8: u32 = 0xF0063370;
const MTU_MC35_RDBFL9: u32 = 0xF0063372;
const MTU_MC35_RDBFL10: u32 = 0xF0063374;
const MTU_MC35_RDBFL11: u32 = 0xF0063376;
const MTU_MC35_RDBFL12: u32 = 0xF0063378;
const MTU_MC35_RDBFL13: u32 = 0xF006337A;
const MTU_MC35_RDBFL14: u32 = 0xF006337C;
const MTU_MC35_RDBFL15: u32 = 0xF006337E;
const MTU_MC35_RDBFL16: u32 = 0xF0063380;
const MTU_MC3_ETRR0: u32 = 0xF0061312;
const MTU_MC35_RDBFL17: u32 = 0xF0063382;
const MTU_MC35_RDBFL18: u32 = 0xF0063384;
const MTU_MC35_RDBFL19: u32 = 0xF0063386;
const MTU_MC35_RDBFL20: u32 = 0xF0063388;
const MTU_MC35_RDBFL21: u32 = 0xF006338A;
const MTU_MC35_RDBFL22: u32 = 0xF006338C;
const MTU_MC35_RDBFL23: u32 = 0xF006338E;
const MTU_MC35_RDBFL24: u32 = 0xF0063390;
const MTU_MC35_RDBFL25: u32 = 0xF0063392;
const MTU_MC35_RDBFL26: u32 = 0xF0063394;
const MTU_MC3_ETRR1: u32 = 0xF0061314;
const MTU_MC35_RDBFL27: u32 = 0xF0063396;
const MTU_MC35_RDBFL28: u32 = 0xF0063398;
const MTU_MC35_RDBFL29: u32 = 0xF006339A;
const MTU_MC35_RDBFL30: u32 = 0xF006339C;
const MTU_MC35_RDBFL31: u32 = 0xF006339E;
const MTU_MC35_RDBFL32: u32 = 0xF00633A0;
const MTU_MC35_RDBFL33: u32 = 0xF00633A2;
const MTU_MC35_RDBFL34: u32 = 0xF00633A4;
const MTU_MC35_RDBFL35: u32 = 0xF00633A6;
const MTU_MC35_RDBFL36: u32 = 0xF00633A8;
const MTU_MC3_ETRR2: u32 = 0xF0061316;
const MTU_MC35_RDBFL37: u32 = 0xF00633AA;
const MTU_MC35_RDBFL38: u32 = 0xF00633AC;
const MTU_MC35_RDBFL39: u32 = 0xF00633AE;
const MTU_MC35_RDBFL40: u32 = 0xF00633B0;
const MTU_MC35_RDBFL41: u32 = 0xF00633B2;
const MTU_MC35_RDBFL42: u32 = 0xF00633B4;
const MTU_MC35_RDBFL43: u32 = 0xF00633B6;
const MTU_MC35_RDBFL44: u32 = 0xF00633B8;
const MTU_MC35_RDBFL45: u32 = 0xF00633BA;
const MTU_MC35_RDBFL46: u32 = 0xF00633BC;
const MTU_MC3_ETRR3: u32 = 0xF0061318;
const MTU_MC35_RDBFL47: u32 = 0xF00633BE;
const MTU_MC35_RDBFL48: u32 = 0xF00633C0;
const MTU_MC35_RDBFL49: u32 = 0xF00633C2;
const MTU_MC35_RDBFL50: u32 = 0xF00633C4;
const MTU_MC35_RDBFL51: u32 = 0xF00633C6;
const MTU_MC35_RDBFL52: u32 = 0xF00633C8;
const MTU_MC35_RDBFL53: u32 = 0xF00633CA;
const MTU_MC35_RDBFL54: u32 = 0xF00633CC;
const MTU_MC35_RDBFL55: u32 = 0xF00633CE;
const MTU_MC35_RDBFL56: u32 = 0xF00633D0;
const MTU_MC3_ETRR4: u32 = 0xF006131A;
const MTU_MC35_RDBFL57: u32 = 0xF00633D2;
const MTU_MC35_RDBFL58: u32 = 0xF00633D4;
const MTU_MC35_RDBFL59: u32 = 0xF00633D6;
const MTU_MC35_RDBFL60: u32 = 0xF00633D8;
const MTU_MC35_RDBFL61: u32 = 0xF00633DA;
const MTU_MC35_RDBFL62: u32 = 0xF00633DC;
const MTU_MC35_RDBFL63: u32 = 0xF00633DE;
const MTU_MC35_RDBFL64: u32 = 0xF00633E0;
const MTU_MC35_RDBFL65: u32 = 0xF00633E2;
const MTU_MC35_RDBFL66: u32 = 0xF00633E4;
const MTU_MC3_RDBFL0: u32 = 0xF0061360;
const MTU_MEMSTAT0: u32 = 0xF0060038;
const MTU_MC35_ALMSRCS: u32 = 0xF00633EE;
const MTU_MC35_FAULTSTS: u32 = 0xF00633F0;
const MTU_MC35_ERRINFO0: u32 = 0xF00633F2;
const MTU_MC35_ERRINFO1: u32 = 0xF00633F4;
const MTU_MC35_ERRINFO2: u32 = 0xF00633F6;
const MTU_MC35_ERRINFO3: u32 = 0xF00633F8;
const MTU_MC35_ERRINFO4: u32 = 0xF00633FA;
const MTU_MC36_CONFIG0: u32 = 0xF0063400;
const MTU_MC36_CONFIG1: u32 = 0xF0063402;
const MTU_MC36_MCONTROL: u32 = 0xF0063404;
const MTU_MC3_RDBFL1: u32 = 0xF0061362;
const MTU_MC36_MSTATUS: u32 = 0xF0063406;
const MTU_MC36_RANGE: u32 = 0xF0063408;
const MTU_MC36_REVID: u32 = 0xF006340C;
const MTU_MC36_ECCS: u32 = 0xF006340E;
const MTU_MC36_ECCD: u32 = 0xF0063410;
const MTU_MC36_ETRR0: u32 = 0xF0063412;
const MTU_MC36_ETRR1: u32 = 0xF0063414;
const MTU_MC36_ETRR2: u32 = 0xF0063416;
const MTU_MC36_ETRR3: u32 = 0xF0063418;
const MTU_MC36_ETRR4: u32 = 0xF006341A;
const MTU_MC3_RDBFL2: u32 = 0xF0061364;
const MTU_MC36_RDBFL0: u32 = 0xF0063460;
const MTU_MC36_RDBFL1: u32 = 0xF0063462;
const MTU_MC36_RDBFL2: u32 = 0xF0063464;
const MTU_MC36_RDBFL3: u32 = 0xF0063466;
const MTU_MC36_RDBFL4: u32 = 0xF0063468;
const MTU_MC36_RDBFL5: u32 = 0xF006346A;
const MTU_MC36_RDBFL6: u32 = 0xF006346C;
const MTU_MC36_RDBFL7: u32 = 0xF006346E;
const MTU_MC36_RDBFL8: u32 = 0xF0063470;
const MTU_MC36_RDBFL9: u32 = 0xF0063472;
const MTU_MC3_RDBFL3: u32 = 0xF0061366;
const MTU_MC36_RDBFL10: u32 = 0xF0063474;
const MTU_MC36_RDBFL11: u32 = 0xF0063476;
const MTU_MC36_RDBFL12: u32 = 0xF0063478;
const MTU_MC36_RDBFL13: u32 = 0xF006347A;
const MTU_MC36_RDBFL14: u32 = 0xF006347C;
const MTU_MC36_RDBFL15: u32 = 0xF006347E;
const MTU_MC36_RDBFL16: u32 = 0xF0063480;
const MTU_MC36_RDBFL17: u32 = 0xF0063482;
const MTU_MC36_RDBFL18: u32 = 0xF0063484;
const MTU_MC36_RDBFL19: u32 = 0xF0063486;
const MTU_MC3_RDBFL4: u32 = 0xF0061368;
const MTU_MC36_RDBFL20: u32 = 0xF0063488;
const MTU_MC36_RDBFL21: u32 = 0xF006348A;
const MTU_MC36_RDBFL22: u32 = 0xF006348C;
const MTU_MC36_RDBFL23: u32 = 0xF006348E;
const MTU_MC36_RDBFL24: u32 = 0xF0063490;
const MTU_MC36_RDBFL25: u32 = 0xF0063492;
const MTU_MC36_RDBFL26: u32 = 0xF0063494;
const MTU_MC36_RDBFL27: u32 = 0xF0063496;
const MTU_MC36_RDBFL28: u32 = 0xF0063498;
const MTU_MC36_RDBFL29: u32 = 0xF006349A;
const MTU_MC3_RDBFL5: u32 = 0xF006136A;
const MTU_MC36_RDBFL30: u32 = 0xF006349C;
const MTU_MC36_RDBFL31: u32 = 0xF006349E;
const MTU_MC36_RDBFL32: u32 = 0xF00634A0;
const MTU_MC36_RDBFL33: u32 = 0xF00634A2;
const MTU_MC36_RDBFL34: u32 = 0xF00634A4;
const MTU_MC36_RDBFL35: u32 = 0xF00634A6;
const MTU_MC36_RDBFL36: u32 = 0xF00634A8;
const MTU_MC36_RDBFL37: u32 = 0xF00634AA;
const MTU_MC36_RDBFL38: u32 = 0xF00634AC;
const MTU_MC36_RDBFL39: u32 = 0xF00634AE;
const MTU_MC3_RDBFL6: u32 = 0xF006136C;
const MTU_MC36_RDBFL40: u32 = 0xF00634B0;
const MTU_MC36_RDBFL41: u32 = 0xF00634B2;
const MTU_MC36_RDBFL42: u32 = 0xF00634B4;
const MTU_MC36_RDBFL43: u32 = 0xF00634B6;
const MTU_MC36_RDBFL44: u32 = 0xF00634B8;
const MTU_MC36_RDBFL45: u32 = 0xF00634BA;
const MTU_MC36_RDBFL46: u32 = 0xF00634BC;
const MTU_MC36_RDBFL47: u32 = 0xF00634BE;
const MTU_MC36_RDBFL48: u32 = 0xF00634C0;
const MTU_MC36_RDBFL49: u32 = 0xF00634C2;
const MTU_MC3_RDBFL7: u32 = 0xF006136E;
const MTU_MC36_RDBFL50: u32 = 0xF00634C4;
const MTU_MC36_RDBFL51: u32 = 0xF00634C6;
const MTU_MC36_RDBFL52: u32 = 0xF00634C8;
const MTU_MC36_RDBFL53: u32 = 0xF00634CA;
const MTU_MC36_RDBFL54: u32 = 0xF00634CC;
const MTU_MC36_RDBFL55: u32 = 0xF00634CE;
const MTU_MC36_RDBFL56: u32 = 0xF00634D0;
const MTU_MC36_RDBFL57: u32 = 0xF00634D2;
const MTU_MC36_RDBFL58: u32 = 0xF00634D4;
const MTU_MC36_RDBFL59: u32 = 0xF00634D6;
const MTU_MC3_RDBFL8: u32 = 0xF0061370;
const MTU_MC36_RDBFL60: u32 = 0xF00634D8;
const MTU_MC36_RDBFL61: u32 = 0xF00634DA;
const MTU_MC36_RDBFL62: u32 = 0xF00634DC;
const MTU_MC36_RDBFL63: u32 = 0xF00634DE;
const MTU_MC36_RDBFL64: u32 = 0xF00634E0;
const MTU_MC36_RDBFL65: u32 = 0xF00634E2;
const MTU_MC36_RDBFL66: u32 = 0xF00634E4;
const MTU_MC36_ALMSRCS: u32 = 0xF00634EE;
const MTU_MC36_FAULTSTS: u32 = 0xF00634F0;
const MTU_MC36_ERRINFO0: u32 = 0xF00634F2;
const MTU_MC3_RDBFL9: u32 = 0xF0061372;
const MTU_MC36_ERRINFO1: u32 = 0xF00634F4;
const MTU_MC36_ERRINFO2: u32 = 0xF00634F6;
const MTU_MC36_ERRINFO3: u32 = 0xF00634F8;
const MTU_MC36_ERRINFO4: u32 = 0xF00634FA;
const MTU_MC37_CONFIG0: u32 = 0xF0063500;
const MTU_MC37_CONFIG1: u32 = 0xF0063502;
const MTU_MC37_MCONTROL: u32 = 0xF0063504;
const MTU_MC37_MSTATUS: u32 = 0xF0063506;
const MTU_MC37_RANGE: u32 = 0xF0063508;
const MTU_MC37_REVID: u32 = 0xF006350C;
const MTU_MC3_RDBFL10: u32 = 0xF0061374;
const MTU_MEMSTAT1: u32 = 0xF006003C;
const MTU_MC37_ECCS: u32 = 0xF006350E;
const MTU_MC37_ECCD: u32 = 0xF0063510;
const MTU_MC37_ETRR0: u32 = 0xF0063512;
const MTU_MC37_ETRR1: u32 = 0xF0063514;
const MTU_MC37_ETRR2: u32 = 0xF0063516;
const MTU_MC37_ETRR3: u32 = 0xF0063518;
const MTU_MC37_ETRR4: u32 = 0xF006351A;
const MTU_MC37_RDBFL0: u32 = 0xF0063560;
const MTU_MC37_RDBFL1: u32 = 0xF0063562;
const MTU_MC37_RDBFL2: u32 = 0xF0063564;
const MTU_MC3_RDBFL11: u32 = 0xF0061376;
const MTU_MC37_RDBFL3: u32 = 0xF0063566;
const MTU_MC37_RDBFL4: u32 = 0xF0063568;
const MTU_MC37_RDBFL5: u32 = 0xF006356A;
const MTU_MC37_RDBFL6: u32 = 0xF006356C;
const MTU_MC37_RDBFL7: u32 = 0xF006356E;
const MTU_MC37_RDBFL8: u32 = 0xF0063570;
const MTU_MC37_RDBFL9: u32 = 0xF0063572;
const MTU_MC37_RDBFL10: u32 = 0xF0063574;
const MTU_MC37_RDBFL11: u32 = 0xF0063576;
const MTU_MC37_RDBFL12: u32 = 0xF0063578;
const MTU_MC3_RDBFL12: u32 = 0xF0061378;
const MTU_MC37_RDBFL13: u32 = 0xF006357A;
const MTU_MC37_RDBFL14: u32 = 0xF006357C;
const MTU_MC37_RDBFL15: u32 = 0xF006357E;
const MTU_MC37_RDBFL16: u32 = 0xF0063580;
const MTU_MC37_RDBFL17: u32 = 0xF0063582;
const MTU_MC37_RDBFL18: u32 = 0xF0063584;
const MTU_MC37_RDBFL19: u32 = 0xF0063586;
const MTU_MC37_RDBFL20: u32 = 0xF0063588;
const MTU_MC37_RDBFL21: u32 = 0xF006358A;
const MTU_MC37_RDBFL22: u32 = 0xF006358C;
const MTU_MC3_RDBFL13: u32 = 0xF006137A;
const MTU_MC37_RDBFL23: u32 = 0xF006358E;
const MTU_MC37_RDBFL24: u32 = 0xF0063590;
const MTU_MC37_RDBFL25: u32 = 0xF0063592;
const MTU_MC37_RDBFL26: u32 = 0xF0063594;
const MTU_MC37_RDBFL27: u32 = 0xF0063596;
const MTU_MC37_RDBFL28: u32 = 0xF0063598;
const MTU_MC37_RDBFL29: u32 = 0xF006359A;
const MTU_MC37_RDBFL30: u32 = 0xF006359C;
const MTU_MC37_RDBFL31: u32 = 0xF006359E;
const MTU_MC37_RDBFL32: u32 = 0xF00635A0;
const MTU_MC3_RDBFL14: u32 = 0xF006137C;
const MTU_MC37_RDBFL33: u32 = 0xF00635A2;
const MTU_MC37_RDBFL34: u32 = 0xF00635A4;
const MTU_MC37_RDBFL35: u32 = 0xF00635A6;
const MTU_MC37_RDBFL36: u32 = 0xF00635A8;
const MTU_MC37_RDBFL37: u32 = 0xF00635AA;
const MTU_MC37_RDBFL38: u32 = 0xF00635AC;
const MTU_MC37_RDBFL39: u32 = 0xF00635AE;
const MTU_MC37_RDBFL40: u32 = 0xF00635B0;
const MTU_MC37_RDBFL41: u32 = 0xF00635B2;
const MTU_MC37_RDBFL42: u32 = 0xF00635B4;
const MTU_MC3_RDBFL15: u32 = 0xF006137E;
const MTU_MC37_RDBFL43: u32 = 0xF00635B6;
const MTU_MC37_RDBFL44: u32 = 0xF00635B8;
const MTU_MC37_RDBFL45: u32 = 0xF00635BA;
const MTU_MC37_RDBFL46: u32 = 0xF00635BC;
const MTU_MC37_RDBFL47: u32 = 0xF00635BE;
const MTU_MC37_RDBFL48: u32 = 0xF00635C0;
const MTU_MC37_RDBFL49: u32 = 0xF00635C2;
const MTU_MC37_RDBFL50: u32 = 0xF00635C4;
const MTU_MC37_RDBFL51: u32 = 0xF00635C6;
const MTU_MC37_RDBFL52: u32 = 0xF00635C8;
const MTU_MC3_RDBFL16: u32 = 0xF0061380;
const MTU_MC37_RDBFL53: u32 = 0xF00635CA;
const MTU_MC37_RDBFL54: u32 = 0xF00635CC;
const MTU_MC37_RDBFL55: u32 = 0xF00635CE;
const MTU_MC37_RDBFL56: u32 = 0xF00635D0;
const MTU_MC37_RDBFL57: u32 = 0xF00635D2;
const MTU_MC37_RDBFL58: u32 = 0xF00635D4;
const PFI0_SBAB2_SBABRECORD: u32 = 0xA8082040;
const PFI0_SBAB3_SBABRECORD: u32 = 0xA8082060;
const PFI0_SBAB4_SBABRECORD: u32 = 0xA8082080;
const PFI0_SBAB5_SBABRECORD: u32 = 0xA80820A0;
const PFI0_SBAB6_SBABRECORD: u32 = 0xA80820C0;
const PFI0_SBAB7_SBABRECORD: u32 = 0xA80820E0;
const PFI0_SBAB8_SBABRECORD: u32 = 0xA8082100;
const PFI0_SBAB9_SBABRECORD: u32 = 0xA8082120;
const PFI0_SBAB10_SBABRECORD: u32 = 0xA8082140;
const PFI0_SBAB11_SBABRECORD: u32 = 0xA8082160;
const PFI0_SBAB12_SBABRECORD: u32 = 0xA8082180;
const PFI0_SBAB13_SBABRECORD: u32 = 0xA80821A0;
const PFI0_SBAB14_SBABRECORD: u32 = 0xA80821C0;
const PFI0_SBAB15_SBABRECORD: u32 = 0xA80821E0;
const PFI0_SBAB16_SBABRECORD: u32 = 0xA8082200;
const PFI0_DBAB0_DBABRECORD: u32 = 0xA8084000;
const PFI0_DBAB1_DBABRECORD: u32 = 0xA8084020;
const PFI0_MBAB0_MBABRECORD: u32 = 0xA8088000;
const PFI0_ZBAB0_ZBABRECORD: u32 = 0xA808C000;
const PFI0_ZBAB1_ZBABRECORD: u32 = 0xA808C020;
const PFI0_ZBAB2_ZBABRECORD: u32 = 0xA808C040;
const PFI0_ZBAB3_ZBABRECORD: u32 = 0xA808C060;
const PFI1_ECCR: u32 = 0xA8380000;
const PFI1_ECCS: u32 = 0xA8380020;
const PFI1_SBAB0_SBABRECORD: u32 = 0xA8382000;
const PFI1_SBAB1_SBABRECORD: u32 = 0xA8382020;
const PFI1_SBAB2_SBABRECORD: u32 = 0xA8382040;
const PFI1_SBAB3_SBABRECORD: u32 = 0xA8382060;
const PFI1_SBAB4_SBABRECORD: u32 = 0xA8382080;
const PFI1_SBAB5_SBABRECORD: u32 = 0xA83820A0;
const PFI1_SBAB6_SBABRECORD: u32 = 0xA83820C0;
const PFI1_SBAB7_SBABRECORD: u32 = 0xA83820E0;
const PFI1_SBAB8_SBABRECORD: u32 = 0xA8382100;
const PFI1_SBAB9_SBABRECORD: u32 = 0xA8382120;
const PFI1_SBAB10_SBABRECORD: u32 = 0xA8382140;
const PFI1_SBAB11_SBABRECORD: u32 = 0xA8382160;
const PFI1_SBAB12_SBABRECORD: u32 = 0xA8382180;
const PFI1_SBAB13_SBABRECORD: u32 = 0xA83821A0;
const PFI1_SBAB14_SBABRECORD: u32 = 0xA83821C0;
const PFI1_SBAB15_SBABRECORD: u32 = 0xA83821E0;
const PFI1_SBAB16_SBABRECORD: u32 = 0xA8382200;
const PFI1_DBAB0_DBABRECORD: u32 = 0xA8384000;
const PFI1_DBAB1_DBABRECORD: u32 = 0xA8384020;
const PFI1_MBAB0_MBABRECORD: u32 = 0xA8388000;
const PFI1_ZBAB0_ZBABRECORD: u32 = 0xA838C000;
const PFI1_ZBAB1_ZBABRECORD: u32 = 0xA838C020;
const PFI1_ZBAB2_ZBABRECORD: u32 = 0xA838C040;
const PFI1_ZBAB3_ZBABRECORD: u32 = 0xA838C060;
const MODULE_PFI0: u32 = 0xA8080000;
const MODULE_PFI1: u32 = 0xA8380000;
const PFI0_ECCR: u32 = 0xA8080000;
const PFI0_ECCS: u32 = 0xA8080020;
const PFI0_SBAB0_SBABRECORD: u32 = 0xA8082000;
const PFI0_SBAB1_SBABRECORD: u32 = 0xA8082020;
const PMS_MONSTAT1: u32 = 0xF0248060;
const PMS_MONSTAT2: u32 = 0xF0248064;
const PMS_MONCTRL: u32 = 0xF0248068;
const PMS_MONFILT: u32 = 0xF0248070;
const PMS_PMSIEN: u32 = 0xF0248074;
const PMS_UVMON: u32 = 0xF0248078;
const PMS_OVMON: u32 = 0xF024807C;
const PMS_UVMON2: u32 = 0xF0248080;
const PMS_OVMON2: u32 = 0xF0248084;
const PMS_HSMUVMON: u32 = 0xF0248088;
const PMS_HSMOVMON: u32 = 0xF024808C;
const PMS_EVR33CON: u32 = 0xF0248090;
const PMS_EVROSCCTRL: u32 = 0xF02480A0;
const PMS_PMSWCR0: u32 = 0xF02480B4;
const PMS_PMSWCR2: u32 = 0xF02480B8;
const PMS_PMSWCR3: u32 = 0xF02480C0;
const PMS_PMSWCR4: u32 = 0xF02480C4;
const PMS_PMSWCR5: u32 = 0xF02480C8;
const PMS_PMSWSTAT: u32 = 0xF02480D4;
const PMS_PMSWSTAT2: u32 = 0xF02480D8;
const PMS_PMSWUTCNT: u32 = 0xF02480DC;
const PMS_PMSWSTATCLR: u32 = 0xF02480E8;
const PMS_EVRSDSTAT0: u32 = 0xF02480FC;
const PMS_EVRSDCTRL0: u32 = 0xF0248108;
const PMS_EVRSDCTRL1: u32 = 0xF024810C;
const PMS_EVRSDCTRL2: u32 = 0xF0248110;
const PMS_EVRSDCTRL3: u32 = 0xF0248114;
const PMS_EVRSDCTRL4: u32 = 0xF0248118;
const PMS_EVRSDCTRL5: u32 = 0xF024811C;
const PMS_EVRSDCTRL6: u32 = 0xF0248120;
const PMS_EVRSDCTRL7: u32 = 0xF0248124;
const PMS_EVRSDCTRL8: u32 = 0xF0248128;
const PMS_EVRSDCTRL9: u32 = 0xF024812C;
const PMS_EVRSDCTRL10: u32 = 0xF0248130;
const PMS_EVRSDCTRL11: u32 = 0xF0248134;
const PMS_EVRSDCOEFF0: u32 = 0xF0248148;
const PMS_EVRSDCOEFF1: u32 = 0xF024814C;
const PMS_EVRSDCOEFF2: u32 = 0xF0248150;
const PMS_EVRSDCOEFF3: u32 = 0xF0248154;
const PMS_EVRSDCOEFF4: u32 = 0xF0248158;
const PMS_EVRSDCOEFF5: u32 = 0xF024815C;
const PMS_EVRSDCOEFF6: u32 = 0xF0248160;
const PMS_EVRSDCOEFF7: u32 = 0xF0248164;
const PMS_EVRSDCOEFF8: u32 = 0xF0248168;
const PMS_EVRSDCOEFF9: u32 = 0xF024816C;
const PMS_AG_STDBY0: u32 = 0xF0248188;
const PMS_AG_STDBY1: u32 = 0xF024818C;
const PMS_MONBISTSTAT: u32 = 0xF0248190;
const PMS_MONBISTCTRL: u32 = 0xF0248198;
const PMS_CMD_STDBY: u32 = 0xF024819C;
const PMS_AGFSP_STDBY0: u32 = 0xF02481A4;
const PMS_AGFSP_STDBY1: u32 = 0xF02481A8;
const PMS_DTSSTAT: u32 = 0xF02481C0;
const PMS_DTSLIM: u32 = 0xF02481C8;
const PMS_OTSS: u32 = 0xF02481E0;
const PMS_OTSC0: u32 = 0xF02481E4;
const PMS_OTSC1: u32 = 0xF02481E8;
const PMS_ACCEN1: u32 = 0xF02481F8;
const PMS_ACCEN0: u32 = 0xF02481FC;
const MODULE_PMS: u32 = 0xF0248000;
const PMS_XRAM: u32 = 0xF0240000;
const PMS_ID: u32 = 0xF0248008;
const PMS_EVRSTAT: u32 = 0xF024802C;
const PMS_EVRADCSTAT: u32 = 0xF0248034;
const PMS_EVRRSTCON: u32 = 0xF024803C;
const PMS_EVRRSTSTAT: u32 = 0xF0248044;
const PMS_EVRTRIM: u32 = 0xF024804C;
const PMS_EVRTRIMSTAT: u32 = 0xF0248050;
const MODULE_PMU: u32 = 0xF8038000;
const PMU_ID: u32 = 0xF8038508;
const P23_OMCR0: u32 = 0xF003B780;
const P23_OMCR4: u32 = 0xF003B784;
const P23_OMSR: u32 = 0xF003B790;
const P23_OMCR: u32 = 0xF003B794;
const P23_ACCEN1: u32 = 0xF003B7F8;
const P23_ACCEN0: u32 = 0xF003B7FC;
const P32_OUT: u32 = 0xF003C000;
const P32_OMR: u32 = 0xF003C004;
const P32_ID: u32 = 0xF003C008;
const P32_IOCR0: u32 = 0xF003C010;
const P32_IOCR4: u32 = 0xF003C014;
const P32_IN: u32 = 0xF003C024;
const P32_PDR0: u32 = 0xF003C040;
const P32_ESR: u32 = 0xF003C050;
const P32_PDISC: u32 = 0xF003C060;
const P32_PCSR: u32 = 0xF003C064;
const P32_OMSR0: u32 = 0xF003C070;
const P32_OMSR4: u32 = 0xF003C074;
const P32_OMCR0: u32 = 0xF003C080;
const P32_OMCR4: u32 = 0xF003C084;
const P32_OMSR: u32 = 0xF003C090;
const P32_OMCR: u32 = 0xF003C094;
const P32_ACCEN1: u32 = 0xF003C0F8;
const P32_ACCEN0: u32 = 0xF003C0FC;
const P33_OUT: u32 = 0xF003C100;
const P33_OMR: u32 = 0xF003C104;
const P33_ID: u32 = 0xF003C108;
const P33_IOCR0: u32 = 0xF003C110;
const P33_IOCR4: u32 = 0xF003C114;
const P33_IOCR8: u32 = 0xF003C118;
const P33_IOCR12: u32 = 0xF003C11C;
const P33_IN: u32 = 0xF003C124;
const P33_PDR0: u32 = 0xF003C140;
const P33_PDR1: u32 = 0xF003C144;
const P33_ESR: u32 = 0xF003C150;
const P33_PDISC: u32 = 0xF003C160;
const P33_PCSR: u32 = 0xF003C164;
const P33_OMSR0: u32 = 0xF003C170;
const P33_OMSR4: u32 = 0xF003C174;
const P33_OMSR8: u32 = 0xF003C178;
const P33_OMSR12: u32 = 0xF003C17C;
const P33_OMCR0: u32 = 0xF003C180;
const P33_OMCR4: u32 = 0xF003C184;
const P33_OMCR8: u32 = 0xF003C188;
const P33_OMCR12: u32 = 0xF003C18C;
const P33_OMSR: u32 = 0xF003C190;
const P33_OMCR: u32 = 0xF003C194;
const P33_ACCEN1: u32 = 0xF003C1F8;
const P33_ACCEN0: u32 = 0xF003C1FC;
const MODULE_P00: u32 = 0xF003A000;
const P34_OUT: u32 = 0xF003C200;
const P34_OMR: u32 = 0xF003C204;
const P34_ID: u32 = 0xF003C208;
const P34_IOCR0: u32 = 0xF003C210;
const MODULE_P01: u32 = 0xF003A100;
const P34_IOCR4: u32 = 0xF003C214;
const P34_IN: u32 = 0xF003C224;
const P34_PDR0: u32 = 0xF003C240;
const MODULE_P02: u32 = 0xF003A200;
const P34_ESR: u32 = 0xF003C250;
const P34_PDISC: u32 = 0xF003C260;
const P34_PCSR: u32 = 0xF003C264;
const MODULE_P10: u32 = 0xF003AA00;
const P34_OMSR0: u32 = 0xF003C270;
const P34_OMSR4: u32 = 0xF003C274;
const P34_OMCR0: u32 = 0xF003C280;
const P34_OMCR4: u32 = 0xF003C284;
const MODULE_P11: u32 = 0xF003AB00;
const P34_OMSR: u32 = 0xF003C290;
const P34_OMCR: u32 = 0xF003C294;
const P34_ACCEN1: u32 = 0xF003C2F8;
const MODULE_P12: u32 = 0xF003AC00;
const P34_ACCEN0: u32 = 0xF003C2FC;
const P40_OUT: u32 = 0xF003C800;
const MODULE_P13: u32 = 0xF003AD00;
const P40_OMR: u32 = 0xF003C804;
const P40_ID: u32 = 0xF003C808;
const P40_IOCR0: u32 = 0xF003C810;
const MODULE_P14: u32 = 0xF003AE00;
const P40_IOCR4: u32 = 0xF003C814;
const P40_IOCR8: u32 = 0xF003C818;
const P40_IOCR12: u32 = 0xF003C81C;
const P40_IN: u32 = 0xF003C824;
const MODULE_P15: u32 = 0xF003AF00;
const P40_PDR0: u32 = 0xF003C840;
const P40_PDR1: u32 = 0xF003C844;
const P40_ESR: u32 = 0xF003C850;
const MODULE_P20: u32 = 0xF003B400;
const P40_PDISC: u32 = 0xF003C860;
const P40_PCSR: u32 = 0xF003C864;
const P40_OMSR0: u32 = 0xF003C870;
const MODULE_P21: u32 = 0xF003B500;
const P40_OMSR4: u32 = 0xF003C874;
const P40_OMSR8: u32 = 0xF003C878;
const P40_OMSR12: u32 = 0xF003C87C;
const P40_OMCR0: u32 = 0xF003C880;
const MODULE_P22: u32 = 0xF003B600;
const P40_OMCR4: u32 = 0xF003C884;
const P40_OMCR8: u32 = 0xF003C888;
const P40_OMCR12: u32 = 0xF003C88C;
const MODULE_P23: u32 = 0xF003B700;
const P40_OMSR: u32 = 0xF003C890;
const P40_OMCR: u32 = 0xF003C894;
const P40_ACCEN1: u32 = 0xF003C8F8;
const MODULE_P32: u32 = 0xF003C000;
const P40_ACCEN0: u32 = 0xF003C8FC;
const MODULE_P33: u32 = 0xF003C100;
const MODULE_P34: u32 = 0xF003C200;
const MODULE_P40: u32 = 0xF003C800;
const P00_OUT: u32 = 0xF003A000;
const P00_OMR: u32 = 0xF003A004;
const P00_ID: u32 = 0xF003A008;
const P00_IOCR0: u32 = 0xF003A010;
const P00_IOCR4: u32 = 0xF003A014;
const P00_IOCR8: u32 = 0xF003A018;
const P00_IOCR12: u32 = 0xF003A01C;
const P00_IN: u32 = 0xF003A024;
const P00_PDR0: u32 = 0xF003A040;
const P00_PDR1: u32 = 0xF003A044;
const P00_ESR: u32 = 0xF003A050;
const P00_PDISC: u32 = 0xF003A060;
const P00_PCSR: u32 = 0xF003A064;
const P00_OMSR0: u32 = 0xF003A070;
const P00_OMSR4: u32 = 0xF003A074;
const P00_OMSR8: u32 = 0xF003A078;
const P00_OMSR12: u32 = 0xF003A07C;
const P00_OMCR0: u32 = 0xF003A080;
const P00_OMCR4: u32 = 0xF003A084;
const P00_OMCR8: u32 = 0xF003A088;
const P00_OMCR12: u32 = 0xF003A08C;
const P00_OMSR: u32 = 0xF003A090;
const P00_OMCR: u32 = 0xF003A094;
const P00_ACCEN1: u32 = 0xF003A0F8;
const P00_ACCEN0: u32 = 0xF003A0FC;
const P01_OUT: u32 = 0xF003A100;
const P01_OMR: u32 = 0xF003A104;
const P01_ID: u32 = 0xF003A108;
const P01_IOCR0: u32 = 0xF003A110;
const P01_IOCR4: u32 = 0xF003A114;
const P01_IN: u32 = 0xF003A124;
const P01_PDR0: u32 = 0xF003A140;
const P01_ESR: u32 = 0xF003A150;
const P01_PDISC: u32 = 0xF003A160;
const P01_PCSR: u32 = 0xF003A164;
const P01_OMSR0: u32 = 0xF003A170;
const P01_OMSR4: u32 = 0xF003A174;
const P01_OMCR0: u32 = 0xF003A180;
const P01_OMCR4: u32 = 0xF003A184;
const P01_OMSR: u32 = 0xF003A190;
const P01_OMCR: u32 = 0xF003A194;
const P01_ACCEN1: u32 = 0xF003A1F8;
const P01_ACCEN0: u32 = 0xF003A1FC;
const P02_OUT: u32 = 0xF003A200;
const P02_OMR: u32 = 0xF003A204;
const P02_ID: u32 = 0xF003A208;
const P02_IOCR0: u32 = 0xF003A210;
const P02_IOCR4: u32 = 0xF003A214;
const P02_IOCR8: u32 = 0xF003A218;
const P02_IN: u32 = 0xF003A224;
const P02_PDR0: u32 = 0xF003A240;
const P02_PDR1: u32 = 0xF003A244;
const P02_ESR: u32 = 0xF003A250;
const P02_PDISC: u32 = 0xF003A260;
const P02_PCSR: u32 = 0xF003A264;
const P02_OMSR0: u32 = 0xF003A270;
const P02_OMSR4: u32 = 0xF003A274;
const P02_OMSR8: u32 = 0xF003A278;
const P02_OMCR0: u32 = 0xF003A280;
const P02_OMCR4: u32 = 0xF003A284;
const P02_OMCR8: u32 = 0xF003A288;
const P02_OMSR: u32 = 0xF003A290;
const P02_OMCR: u32 = 0xF003A294;
const P02_ACCEN1: u32 = 0xF003A2F8;
const P02_ACCEN0: u32 = 0xF003A2FC;
const P10_OUT: u32 = 0xF003AA00;
const P10_OMR: u32 = 0xF003AA04;
const P10_ID: u32 = 0xF003AA08;
const P10_IOCR0: u32 = 0xF003AA10;
const P10_IOCR4: u32 = 0xF003AA14;
const P10_IOCR8: u32 = 0xF003AA18;
const P10_IN: u32 = 0xF003AA24;
const P10_PDR0: u32 = 0xF003AA40;
const P10_PDR1: u32 = 0xF003AA44;
const P10_ESR: u32 = 0xF003AA50;
const P10_PDISC: u32 = 0xF003AA60;
const P10_PCSR: u32 = 0xF003AA64;
const P10_OMSR0: u32 = 0xF003AA70;
const P10_OMSR4: u32 = 0xF003AA74;
const P10_OMSR8: u32 = 0xF003AA78;
const P10_OMCR0: u32 = 0xF003AA80;
const P10_OMCR4: u32 = 0xF003AA84;
const P10_OMCR8: u32 = 0xF003AA88;
const P10_OMSR: u32 = 0xF003AA90;
const P10_OMCR: u32 = 0xF003AA94;
const P10_ACCEN1: u32 = 0xF003AAF8;
const P10_ACCEN0: u32 = 0xF003AAFC;
const P11_OUT: u32 = 0xF003AB00;
const P11_OMR: u32 = 0xF003AB04;
const P11_ID: u32 = 0xF003AB08;
const P11_IOCR0: u32 = 0xF003AB10;
const P11_IOCR4: u32 = 0xF003AB14;
const P11_IOCR8: u32 = 0xF003AB18;
const P11_IOCR12: u32 = 0xF003AB1C;
const P11_IN: u32 = 0xF003AB24;
const P11_PDR0: u32 = 0xF003AB40;
const P11_PDR1: u32 = 0xF003AB44;
const P11_ESR: u32 = 0xF003AB50;
const P11_PDISC: u32 = 0xF003AB60;
const P11_PCSR: u32 = 0xF003AB64;
const P11_OMSR0: u32 = 0xF003AB70;
const P11_OMSR4: u32 = 0xF003AB74;
const P11_OMSR8: u32 = 0xF003AB78;
const P11_OMSR12: u32 = 0xF003AB7C;
const P11_OMCR0: u32 = 0xF003AB80;
const P11_OMCR4: u32 = 0xF003AB84;
const P11_OMCR8: u32 = 0xF003AB88;
const P11_OMCR12: u32 = 0xF003AB8C;
const P11_OMSR: u32 = 0xF003AB90;
const P11_OMCR: u32 = 0xF003AB94;
const P11_ACCEN1: u32 = 0xF003ABF8;
const P11_ACCEN0: u32 = 0xF003ABFC;
const P12_OUT: u32 = 0xF003AC00;
const P12_OMR: u32 = 0xF003AC04;
const P12_ID: u32 = 0xF003AC08;
const P12_IOCR0: u32 = 0xF003AC10;
const P12_IN: u32 = 0xF003AC24;
const P12_PDR0: u32 = 0xF003AC40;
const P12_ESR: u32 = 0xF003AC50;
const P12_PDISC: u32 = 0xF003AC60;
const P12_PCSR: u32 = 0xF003AC64;
const P12_OMSR0: u32 = 0xF003AC70;
const P12_OMCR0: u32 = 0xF003AC80;
const P12_OMSR: u32 = 0xF003AC90;
const P12_OMCR: u32 = 0xF003AC94;
const P12_ACCEN1: u32 = 0xF003ACF8;
const P12_ACCEN0: u32 = 0xF003ACFC;
const P13_OUT: u32 = 0xF003AD00;
const P13_OMR: u32 = 0xF003AD04;
const P13_ID: u32 = 0xF003AD08;
const P13_IOCR0: u32 = 0xF003AD10;
const P13_IN: u32 = 0xF003AD24;
const P13_PDR0: u32 = 0xF003AD40;
const P13_ESR: u32 = 0xF003AD50;
const P13_PDISC: u32 = 0xF003AD60;
const P13_PCSR: u32 = 0xF003AD64;
const P13_OMSR0: u32 = 0xF003AD70;
const P13_OMCR0: u32 = 0xF003AD80;
const P13_OMSR: u32 = 0xF003AD90;
const P13_OMCR: u32 = 0xF003AD94;
const P13_LPCR0: u32 = 0xF003ADA0;
const P13_LPCR1: u32 = 0xF003ADA4;
const P13_ACCEN1: u32 = 0xF003ADF8;
const P13_ACCEN0: u32 = 0xF003ADFC;
const P14_OUT: u32 = 0xF003AE00;
const P14_OMR: u32 = 0xF003AE04;
const P14_ID: u32 = 0xF003AE08;
const P14_IOCR0: u32 = 0xF003AE10;
const P14_IOCR4: u32 = 0xF003AE14;
const P14_IOCR8: u32 = 0xF003AE18;
const P14_IN: u32 = 0xF003AE24;
const P14_PDR0: u32 = 0xF003AE40;
const P14_PDR1: u32 = 0xF003AE44;
const P14_ESR: u32 = 0xF003AE50;
const P14_PDISC: u32 = 0xF003AE60;
const P14_PCSR: u32 = 0xF003AE64;
const P14_OMSR0: u32 = 0xF003AE70;
const P14_OMSR4: u32 = 0xF003AE74;
const P14_OMSR8: u32 = 0xF003AE78;
const P14_OMCR0: u32 = 0xF003AE80;
const P14_OMCR4: u32 = 0xF003AE84;
const P14_OMCR8: u32 = 0xF003AE88;
const P14_OMSR: u32 = 0xF003AE90;
const P14_OMCR: u32 = 0xF003AE94;
const P14_LPCR5: u32 = 0xF003AEB4;
const P14_ACCEN1: u32 = 0xF003AEF8;
const P14_ACCEN0: u32 = 0xF003AEFC;
const P15_OUT: u32 = 0xF003AF00;
const P15_OMR: u32 = 0xF003AF04;
const P15_ID: u32 = 0xF003AF08;
const P15_IOCR0: u32 = 0xF003AF10;
const P15_IOCR4: u32 = 0xF003AF14;
const P15_IOCR8: u32 = 0xF003AF18;
const P15_IN: u32 = 0xF003AF24;
const P15_PDR0: u32 = 0xF003AF40;
const P15_PDR1: u32 = 0xF003AF44;
const P15_ESR: u32 = 0xF003AF50;
const P15_PDISC: u32 = 0xF003AF60;
const P15_PCSR: u32 = 0xF003AF64;
const P15_OMSR0: u32 = 0xF003AF70;
const P15_OMSR4: u32 = 0xF003AF74;
const P15_OMSR8: u32 = 0xF003AF78;
const P15_OMCR0: u32 = 0xF003AF80;
const P15_OMCR4: u32 = 0xF003AF84;
const P15_OMCR8: u32 = 0xF003AF88;
const P15_OMSR: u32 = 0xF003AF90;
const P15_OMCR: u32 = 0xF003AF94;
const P15_ACCEN1: u32 = 0xF003AFF8;
const P15_ACCEN0: u32 = 0xF003AFFC;
const P20_OUT: u32 = 0xF003B400;
const P20_OMR: u32 = 0xF003B404;
const P20_ID: u32 = 0xF003B408;
const P20_IOCR0: u32 = 0xF003B410;
const P20_IOCR4: u32 = 0xF003B414;
const P20_IOCR8: u32 = 0xF003B418;
const P20_IOCR12: u32 = 0xF003B41C;
const P20_IN: u32 = 0xF003B424;
const P20_PDR0: u32 = 0xF003B440;
const P20_PDR1: u32 = 0xF003B444;
const P20_ESR: u32 = 0xF003B450;
const P20_PDISC: u32 = 0xF003B460;
const P20_PCSR: u32 = 0xF003B464;
const P20_OMSR0: u32 = 0xF003B470;
const P20_OMSR4: u32 = 0xF003B474;
const P20_OMSR8: u32 = 0xF003B478;
const P20_OMSR12: u32 = 0xF003B47C;
const P20_OMCR0: u32 = 0xF003B480;
const P20_OMCR4: u32 = 0xF003B484;
const P20_OMCR8: u32 = 0xF003B488;
const P20_OMCR12: u32 = 0xF003B48C;
const P20_OMSR: u32 = 0xF003B490;
const P20_OMCR: u32 = 0xF003B494;
const P20_ACCEN1: u32 = 0xF003B4F8;
const P20_ACCEN0: u32 = 0xF003B4FC;
const P21_OUT: u32 = 0xF003B500;
const P21_OMR: u32 = 0xF003B504;
const P21_ID: u32 = 0xF003B508;
const P21_IOCR0: u32 = 0xF003B510;
const P21_IOCR4: u32 = 0xF003B514;
const P21_IN: u32 = 0xF003B524;
const P21_PDR0: u32 = 0xF003B540;
const P21_ESR: u32 = 0xF003B550;
const P21_PDISC: u32 = 0xF003B560;
const P21_PCSR: u32 = 0xF003B564;
const P21_OMSR0: u32 = 0xF003B570;
const P21_OMSR4: u32 = 0xF003B574;
const P21_OMCR0: u32 = 0xF003B580;
const P21_OMCR4: u32 = 0xF003B584;
const P21_OMSR: u32 = 0xF003B590;
const P21_OMCR: u32 = 0xF003B594;
const P21_LPCR0: u32 = 0xF003B5A0;
const P21_LPCR1: u32 = 0xF003B5A4;
const P21_LPCR2: u32 = 0xF003B5A8;
const P21_ACCEN1: u32 = 0xF003B5F8;
const P21_ACCEN0: u32 = 0xF003B5FC;
const P22_OUT: u32 = 0xF003B600;
const P22_OMR: u32 = 0xF003B604;
const P22_ID: u32 = 0xF003B608;
const P22_IOCR0: u32 = 0xF003B610;
const P22_IOCR4: u32 = 0xF003B614;
const P22_IOCR8: u32 = 0xF003B618;
const P22_IN: u32 = 0xF003B624;
const P22_PDR0: u32 = 0xF003B640;
const P22_PDR1: u32 = 0xF003B644;
const P22_ESR: u32 = 0xF003B650;
const P22_PDISC: u32 = 0xF003B660;
const P22_PCSR: u32 = 0xF003B664;
const P22_OMSR0: u32 = 0xF003B670;
const P22_OMSR4: u32 = 0xF003B674;
const P22_OMSR8: u32 = 0xF003B678;
const P22_OMCR0: u32 = 0xF003B680;
const P22_OMCR4: u32 = 0xF003B684;
const P22_OMCR8: u32 = 0xF003B688;
const P22_OMSR: u32 = 0xF003B690;
const P22_OMCR: u32 = 0xF003B694;
const P22_LPCR0: u32 = 0xF003B6A0;
const P22_LPCR1: u32 = 0xF003B6A4;
const P22_ACCEN1: u32 = 0xF003B6F8;
const P22_ACCEN0: u32 = 0xF003B6FC;
const P23_OUT: u32 = 0xF003B700;
const P23_OMR: u32 = 0xF003B704;
const P23_ID: u32 = 0xF003B708;
const P23_IOCR0: u32 = 0xF003B710;
const P23_IOCR4: u32 = 0xF003B714;
const P23_IN: u32 = 0xF003B724;
const P23_PDR0: u32 = 0xF003B740;
const P23_ESR: u32 = 0xF003B750;
const P23_PDISC: u32 = 0xF003B760;
const P23_PCSR: u32 = 0xF003B764;
const P23_OMSR0: u32 = 0xF003B770;
const P23_OMSR4: u32 = 0xF003B774;
const PSI5_RDM0_16_H: u32 = 0xF0005684;
const PSI5_RDM0_17_L: u32 = 0xF0005688;
const PSI5_TSRC: u32 = 0xF0005024;
const PSI5_RDM0_17_H: u32 = 0xF000568C;
const PSI5_RDM0_18_L: u32 = 0xF0005690;
const PSI5_RDM0_18_H: u32 = 0xF0005694;
const PSI5_RDM0_19_L: u32 = 0xF0005698;
const PSI5_GCR: u32 = 0xF000502C;
const PSI5_RDM0_19_H: u32 = 0xF000569C;
const PSI5_RDM0_20_L: u32 = 0xF00056A0;
const PSI5_RDM0_20_H: u32 = 0xF00056A4;
const PSI5_RDM0_21_L: u32 = 0xF00056A8;
const PSI5_CH0_IOCR: u32 = 0xF0005030;
const PSI5_RDM0_21_H: u32 = 0xF00056AC;
const PSI5_RDM0_22_L: u32 = 0xF00056B0;
const PSI5_RDM0_22_H: u32 = 0xF00056B4;
const PSI5_RDM0_23_L: u32 = 0xF00056B8;
const PSI5_RDM0_23_H: u32 = 0xF00056BC;
const PSI5_RDM0_24_L: u32 = 0xF00056C0;
const PSI5_RDM0_24_H: u32 = 0xF00056C4;
const PSI5_RDM0_25_L: u32 = 0xF00056C8;
const PSI5_RDM0_25_H: u32 = 0xF00056CC;
const PSI5_RDM0_26_L: u32 = 0xF00056D0;
const PSI5_CH0_RCRA: u32 = 0xF0005034;
const PSI5_RDM0_26_H: u32 = 0xF00056D4;
const PSI5_RDM0_27_L: u32 = 0xF00056D8;
const PSI5_RDM0_27_H: u32 = 0xF00056DC;
const PSI5_RDM0_28_L: u32 = 0xF00056E0;
const PSI5_RDM0_28_H: u32 = 0xF00056E4;
const PSI5_RDM0_29_L: u32 = 0xF00056E8;
const PSI5_RDM0_29_H: u32 = 0xF00056EC;
const PSI5_RDM0_30_L: u32 = 0xF00056F0;
const PSI5_RDM0_30_H: u32 = 0xF00056F4;
const PSI5_RDM0_31_L: u32 = 0xF00056F8;
const PSI5_CH0_RCRB: u32 = 0xF0005038;
const PSI5_RDM0_31_H: u32 = 0xF00056FC;
const PSI5_RDM1_0_L: u32 = 0xF0005700;
const PSI5_RDM1_0_H: u32 = 0xF0005704;
const PSI5_RDM1_1_L: u32 = 0xF0005708;
const PSI5_RDM1_1_H: u32 = 0xF000570C;
const PSI5_RDM1_2_L: u32 = 0xF0005710;
const PSI5_RDM1_2_H: u32 = 0xF0005714;
const PSI5_RDM1_3_L: u32 = 0xF0005718;
const PSI5_RDM1_3_H: u32 = 0xF000571C;
const PSI5_RDM1_4_L: u32 = 0xF0005720;
const PSI5_CH0_RCRC: u32 = 0xF000503C;
const PSI5_RDM1_4_H: u32 = 0xF0005724;
const PSI5_RDM1_5_L: u32 = 0xF0005728;
const PSI5_RDM1_5_H: u32 = 0xF000572C;
const PSI5_RDM1_6_L: u32 = 0xF0005730;
const PSI5_RDM1_6_H: u32 = 0xF0005734;
const PSI5_RDM1_7_L: u32 = 0xF0005738;
const PSI5_RDM1_7_H: u32 = 0xF000573C;
const PSI5_RDM1_8_L: u32 = 0xF0005740;
const PSI5_RDM1_8_H: u32 = 0xF0005744;
const PSI5_RDM1_9_L: u32 = 0xF0005748;
const PSI5_CH0_WDT0: u32 = 0xF0005040;
const PSI5_RDM1_9_H: u32 = 0xF000574C;
const PSI5_RDM1_10_L: u32 = 0xF0005750;
const PSI5_RDM1_10_H: u32 = 0xF0005754;
const PSI5_RDM1_11_L: u32 = 0xF0005758;
const PSI5_RDM1_11_H: u32 = 0xF000575C;
const PSI5_RDM1_12_L: u32 = 0xF0005760;
const PSI5_RDM1_12_H: u32 = 0xF0005764;
const PSI5_RDM1_13_L: u32 = 0xF0005768;
const PSI5_RDM1_13_H: u32 = 0xF000576C;
const PSI5_RDM1_14_L: u32 = 0xF0005770;
const PSI5_CH0_WDT1: u32 = 0xF0005044;
const PSI5_RDM1_14_H: u32 = 0xF0005774;
const PSI5_RDM1_15_L: u32 = 0xF0005778;
const PSI5_RDM1_15_H: u32 = 0xF000577C;
const PSI5_RDM1_16_L: u32 = 0xF0005780;
const PSI5_RDM1_16_H: u32 = 0xF0005784;
const PSI5_RDM1_17_L: u32 = 0xF0005788;
const PSI5_RDM1_17_H: u32 = 0xF000578C;
const PSI5_RDM1_18_L: u32 = 0xF0005790;
const PSI5_RDM1_18_H: u32 = 0xF0005794;
const PSI5_RDM1_19_L: u32 = 0xF0005798;
const PSI5_CH0_WDT2: u32 = 0xF0005048;
const PSI5_RDM1_19_H: u32 = 0xF000579C;
const PSI5_RDM1_20_L: u32 = 0xF00057A0;
const PSI5_RDM1_20_H: u32 = 0xF00057A4;
const PSI5_RDM1_21_L: u32 = 0xF00057A8;
const PSI5_RDM1_21_H: u32 = 0xF00057AC;
const PSI5_RDM1_22_L: u32 = 0xF00057B0;
const PSI5_RDM1_22_H: u32 = 0xF00057B4;
const PSI5_RDM1_23_L: u32 = 0xF00057B8;
const PSI5_RDM1_23_H: u32 = 0xF00057BC;
const PSI5_RDM1_24_L: u32 = 0xF00057C0;
const PSI5_CH0_WDT3: u32 = 0xF000504C;
const PSI5_RDM1_24_H: u32 = 0xF00057C4;
const PSI5_RDM1_25_L: u32 = 0xF00057C8;
const PSI5_RDM1_25_H: u32 = 0xF00057CC;
const PSI5_RDM1_26_L: u32 = 0xF00057D0;
const PSI5_RDM1_26_H: u32 = 0xF00057D4;
const PSI5_RDM1_27_L: u32 = 0xF00057D8;
const PSI5_RDM1_27_H: u32 = 0xF00057DC;
const PSI5_RDM1_28_L: u32 = 0xF00057E0;
const PSI5_RDM1_28_H: u32 = 0xF00057E4;
const PSI5_RDM1_29_L: u32 = 0xF00057E8;
const PSI5_CH0_WDT4: u32 = 0xF0005050;
const PSI5_RDM1_29_H: u32 = 0xF00057EC;
const PSI5_RDM1_30_L: u32 = 0xF00057F0;
const PSI5_RDM1_30_H: u32 = 0xF00057F4;
const PSI5_RDM1_31_L: u32 = 0xF00057F8;
const PSI5_RDM1_31_H: u32 = 0xF00057FC;
const PSI5_RDM2_0_L: u32 = 0xF0005800;
const PSI5_RDM2_0_H: u32 = 0xF0005804;
const PSI5_RDM2_1_L: u32 = 0xF0005808;
const PSI5_RDM2_1_H: u32 = 0xF000580C;
const PSI5_RDM2_2_L: u32 = 0xF0005810;
const PSI5_CH0_WDT5: u32 = 0xF0005054;
const PSI5_RDM2_2_H: u32 = 0xF0005814;
const PSI5_RDM2_3_L: u32 = 0xF0005818;
const PSI5_RDM2_3_H: u32 = 0xF000581C;
const PSI5_RDM2_4_L: u32 = 0xF0005820;
const PSI5_RDM2_4_H: u32 = 0xF0005824;
const PSI5_RDM2_5_L: u32 = 0xF0005828;
const PSI5_RDM2_5_H: u32 = 0xF000582C;
const PSI5_RDM2_6_L: u32 = 0xF0005830;
const PSI5_RDM2_6_H: u32 = 0xF0005834;
const PSI5_RDM2_7_L: u32 = 0xF0005838;
const PSI5_CH0_WDT6: u32 = 0xF0005058;
const PSI5_RDM2_7_H: u32 = 0xF000583C;
const PSI5_RDM2_8_L: u32 = 0xF0005840;
const PSI5_RDM2_8_H: u32 = 0xF0005844;
const PSI5_RDM2_9_L: u32 = 0xF0005848;
const PSI5_RDM2_9_H: u32 = 0xF000584C;
const PSI5_RDM2_10_L: u32 = 0xF0005850;
const PSI5_RDM2_10_H: u32 = 0xF0005854;
const PSI5_RDM2_11_L: u32 = 0xF0005858;
const PSI5_RDM2_11_H: u32 = 0xF000585C;
const PSI5_RDM2_12_L: u32 = 0xF0005860;
const PSI5_CH0_RSR: u32 = 0xF000505C;
const PSI5_RDM2_12_H: u32 = 0xF0005864;
const PSI5_RDM2_13_L: u32 = 0xF0005868;
const PSI5_RDM2_13_H: u32 = 0xF000586C;
const PSI5_RDM2_14_L: u32 = 0xF0005870;
const PSI5_RDM2_14_H: u32 = 0xF0005874;
const PSI5_RDM2_15_L: u32 = 0xF0005878;
const PSI5_RDM2_15_H: u32 = 0xF000587C;
const PSI5_RDM2_16_L: u32 = 0xF0005880;
const PSI5_RDM2_16_H: u32 = 0xF0005884;
const PSI5_RDM2_17_L: u32 = 0xF0005888;
const PSI5_CH0_SDS0: u32 = 0xF0005060;
const PSI5_RDM2_17_H: u32 = 0xF000588C;
const PSI5_RDM2_18_L: u32 = 0xF0005890;
const PSI5_RDM2_18_H: u32 = 0xF0005894;
const PSI5_RDM2_19_L: u32 = 0xF0005898;
const PSI5_RDM2_19_H: u32 = 0xF000589C;
const PSI5_RDM2_20_L: u32 = 0xF00058A0;
const PSI5_RDM2_20_H: u32 = 0xF00058A4;
const PSI5_RDM2_21_L: u32 = 0xF00058A8;
const PSI5_RDM2_21_H: u32 = 0xF00058AC;
const PSI5_RDM2_22_L: u32 = 0xF00058B0;
const PSI5_CH0_SDS1: u32 = 0xF0005064;
const PSI5_RDM2_22_H: u32 = 0xF00058B4;
const PSI5_RDM2_23_L: u32 = 0xF00058B8;
const PSI5_RDM2_23_H: u32 = 0xF00058BC;
const PSI5_RDM2_24_L: u32 = 0xF00058C0;
const PSI5_RDM2_24_H: u32 = 0xF00058C4;
const PSI5_RDM2_25_L: u32 = 0xF00058C8;
const PSI5_RDM2_25_H: u32 = 0xF00058CC;
const PSI5_RDM2_26_L: u32 = 0xF00058D0;
const PSI5_RDM2_26_H: u32 = 0xF00058D4;
const PSI5_RDM2_27_L: u32 = 0xF00058D8;
const PSI5_CH0_SDS2: u32 = 0xF0005068;
const PSI5_RDM2_27_H: u32 = 0xF00058DC;
const PSI5_RDM2_28_L: u32 = 0xF00058E0;
const PSI5_RDM2_28_H: u32 = 0xF00058E4;
const PSI5_RDM2_29_L: u32 = 0xF00058E8;
const PSI5_RDM2_29_H: u32 = 0xF00058EC;
const PSI5_RDM2_30_L: u32 = 0xF00058F0;
const PSI5_RDM2_30_H: u32 = 0xF00058F4;
const PSI5_RDM2_31_L: u32 = 0xF00058F8;
const PSI5_RDM2_31_H: u32 = 0xF00058FC;
const PSI5_RDM3_0_L: u32 = 0xF0005900;
const PSI5_CH0_SDS3: u32 = 0xF000506C;
const PSI5_RDM3_0_H: u32 = 0xF0005904;
const PSI5_RDM3_1_L: u32 = 0xF0005908;
const PSI5_RDM3_1_H: u32 = 0xF000590C;
const PSI5_RDM3_2_L: u32 = 0xF0005910;
const PSI5_RDM3_2_H: u32 = 0xF0005914;
const PSI5_RDM3_3_L: u32 = 0xF0005918;
const PSI5_RDM3_3_H: u32 = 0xF000591C;
const PSI5_RDM3_4_L: u32 = 0xF0005920;
const PSI5_RDM3_4_H: u32 = 0xF0005924;
const PSI5_RDM3_5_L: u32 = 0xF0005928;
const PSI5_CH0_SDS4: u32 = 0xF0005070;
const PSI5_RDM3_5_H: u32 = 0xF000592C;
const PSI5_RDM3_6_L: u32 = 0xF0005930;
const PSI5_RDM3_6_H: u32 = 0xF0005934;
const PSI5_RDM3_7_L: u32 = 0xF0005938;
const PSI5_RDM3_7_H: u32 = 0xF000593C;
const PSI5_RDM3_8_L: u32 = 0xF0005940;
const PSI5_RDM3_8_H: u32 = 0xF0005944;
const PSI5_RDM3_9_L: u32 = 0xF0005948;
const PSI5_RDM3_9_H: u32 = 0xF000594C;
const PSI5_RDM3_10_L: u32 = 0xF0005950;
const PSI5_CH0_SDS5: u32 = 0xF0005074;
const PSI5_RDM3_10_H: u32 = 0xF0005954;
const PSI5_RDM3_11_L: u32 = 0xF0005958;
const PSI5_RDM3_11_H: u32 = 0xF000595C;
const PSI5_RDM3_12_L: u32 = 0xF0005960;
const PSI5_RDM3_12_H: u32 = 0xF0005964;
const PSI5_RDM3_13_L: u32 = 0xF0005968;
const PSI5_RDM3_13_H: u32 = 0xF000596C;
const PSI5_RDM3_14_L: u32 = 0xF0005970;
const PSI5_RDM3_14_H: u32 = 0xF0005974;
const PSI5_RDM3_15_L: u32 = 0xF0005978;
const PSI5_CH0_SPTSC: u32 = 0xF0005078;
const PSI5_RDM3_15_H: u32 = 0xF000597C;
const PSI5_RDM3_16_L: u32 = 0xF0005980;
const PSI5_RDM3_16_H: u32 = 0xF0005984;
const PSI5_RDM3_17_L: u32 = 0xF0005988;
const PSI5_RDM3_17_H: u32 = 0xF000598C;
const PSI5_RDM3_18_L: u32 = 0xF0005990;
const PSI5_RDM3_18_H: u32 = 0xF0005994;
const PSI5_RDM3_19_L: u32 = 0xF0005998;
const PSI5_RDM3_19_H: u32 = 0xF000599C;
const PSI5_RDM3_20_L: u32 = 0xF00059A0;
const PSI5_CH0_SFTSC: u32 = 0xF000507C;
const PSI5_RDM3_20_H: u32 = 0xF00059A4;
const PSI5_RDM3_21_L: u32 = 0xF00059A8;
const PSI5_RDM3_21_H: u32 = 0xF00059AC;
const PSI5_RDM3_22_L: u32 = 0xF00059B0;
const PSI5_RDM3_22_H: u32 = 0xF00059B4;
const PSI5_RDM3_23_L: u32 = 0xF00059B8;
const PSI5_RDM3_23_H: u32 = 0xF00059BC;
const PSI5_RDM3_24_L: u32 = 0xF00059C0;
const PSI5_RDM3_24_H: u32 = 0xF00059C4;
const PSI5_RDM3_25_L: u32 = 0xF00059C8;
const PSI5_CH0_RDRL: u32 = 0xF0005080;
const PSI5_RDM3_25_H: u32 = 0xF00059CC;
const PSI5_RDM3_26_L: u32 = 0xF00059D0;
const PSI5_RDM3_26_H: u32 = 0xF00059D4;
const PSI5_RDM3_27_L: u32 = 0xF00059D8;
const PSI5_RDM3_27_H: u32 = 0xF00059DC;
const PSI5_RDM3_28_L: u32 = 0xF00059E0;
const PSI5_RDM3_28_H: u32 = 0xF00059E4;
const PSI5_RDM3_29_L: u32 = 0xF00059E8;
const PSI5_RDM3_29_H: u32 = 0xF00059EC;
const PSI5_RDM3_30_L: u32 = 0xF00059F0;
const PSI5_CH0_RDRH: u32 = 0xF0005084;
const PSI5_RDM3_30_H: u32 = 0xF00059F4;
const PSI5_RDM3_31_L: u32 = 0xF00059F8;
const PSI5_RDM3_31_H: u32 = 0xF00059FC;
const PSI5_CH0_PGC: u32 = 0xF0005088;
const PSI5_CH0_CTV: u32 = 0xF000508C;
const PSI5_CH0_SCR: u32 = 0xF0005090;
const PSI5_CH0_SDRL: u32 = 0xF0005094;
const PSI5_CH0_SDRH: u32 = 0xF0005098;
const PSI5_CH0_SSRL: u32 = 0xF000509C;
const PSI5_CH0_SSRH: u32 = 0xF00050A0;
const PSI5_CH0_SORL: u32 = 0xF00050A4;
const PSI5_CH0_SORH: u32 = 0xF00050A8;
const PSI5_CH1_IOCR: u32 = 0xF00050C0;
const PSI5_CH1_RCRA: u32 = 0xF00050C4;
const PSI5_CH1_RCRB: u32 = 0xF00050C8;
const PSI5_CH1_RCRC: u32 = 0xF00050CC;
const PSI5_CH1_WDT0: u32 = 0xF00050D0;
const PSI5_CH1_WDT1: u32 = 0xF00050D4;
const PSI5_CH1_WDT2: u32 = 0xF00050D8;
const PSI5_CH1_WDT3: u32 = 0xF00050DC;
const PSI5_CH1_WDT4: u32 = 0xF00050E0;
const PSI5_CH1_WDT5: u32 = 0xF00050E4;
const PSI5_CH1_WDT6: u32 = 0xF00050E8;
const PSI5_CH1_RSR: u32 = 0xF00050EC;
const PSI5_CH1_SDS0: u32 = 0xF00050F0;
const PSI5_CH1_SDS1: u32 = 0xF00050F4;
const PSI5_CH1_SDS2: u32 = 0xF00050F8;
const PSI5_CH1_SDS3: u32 = 0xF00050FC;
const PSI5_CH1_SDS4: u32 = 0xF0005100;
const PSI5_CH1_SDS5: u32 = 0xF0005104;
const PSI5_CH1_SPTSC: u32 = 0xF0005108;
const PSI5_CH1_SFTSC: u32 = 0xF000510C;
const PSI5_CH1_RDRL: u32 = 0xF0005110;
const PSI5_CH1_RDRH: u32 = 0xF0005114;
const PSI5_CH1_PGC: u32 = 0xF0005118;
const PSI5_CH1_CTV: u32 = 0xF000511C;
const PSI5_CH1_SCR: u32 = 0xF0005120;
const PSI5_CH1_SDRL: u32 = 0xF0005124;
const PSI5_CH1_SDRH: u32 = 0xF0005128;
const PSI5_CH1_SSRL: u32 = 0xF000512C;
const PSI5_CH1_SSRH: u32 = 0xF0005130;
const PSI5_CH1_SORL: u32 = 0xF0005134;
const PSI5_CH1_SORH: u32 = 0xF0005138;
const PSI5_INTOV: u32 = 0xF00052F8;
const PSI5_INP0: u32 = 0xF00052FC;
const PSI5_INP1: u32 = 0xF0005300;
const PSI5_INTSTATA0: u32 = 0xF0005310;
const PSI5_INTSTATA1: u32 = 0xF0005314;
const PSI5_INTSTATB0: u32 = 0xF0005324;
const PSI5_INTSTATB1: u32 = 0xF0005328;
const PSI5_INTSETA0: u32 = 0xF0005338;
const PSI5_INTSETA1: u32 = 0xF000533C;
const PSI5_INTSETB0: u32 = 0xF000534C;
const PSI5_INTSETB1: u32 = 0xF0005350;
const PSI5_INTCLRA0: u32 = 0xF0005360;
const PSI5_INTCLRA1: u32 = 0xF0005364;
const PSI5_INTCLRB0: u32 = 0xF0005374;
const PSI5_INTCLRB1: u32 = 0xF0005378;
const PSI5_INTENA0: u32 = 0xF0005388;
const PSI5_INTENA1: u32 = 0xF000538C;
const PSI5_INTENB0: u32 = 0xF000539C;
const PSI5_INTENB1: u32 = 0xF00053A0;
const PSI5_OCS: u32 = 0xF00053CC;
const PSI5_ACCEN0: u32 = 0xF00053D0;
const PSI5_ACCEN1: u32 = 0xF00053D4;
const PSI5_KRST0: u32 = 0xF00053D8;
const PSI5_KRST1: u32 = 0xF00053DC;
const PSI5_KRSTCLR: u32 = 0xF00053E0;
const PSI5_RFC0: u32 = 0xF00053E4;
const PSI5_RFC1: u32 = 0xF00053E8;
const PSI5_RDF0: u32 = 0xF00053F8;
const PSI5_RDF1: u32 = 0xF00053FC;
const PSI5_RSIOV0: u32 = 0xF000540C;
const PSI5_RSIOV1: u32 = 0xF0005410;
const PSI5_RMIOV0: u32 = 0xF0005420;
const PSI5_RMIOV1: u32 = 0xF0005424;
const PSI5_NBIOV0: u32 = 0xF0005434;
const PSI5_NBIOV1: u32 = 0xF0005438;
const PSI5_TEIOV0: u32 = 0xF0005448;
const PSI5_TEIOV1: u32 = 0xF000544C;
const PSI5_CRCIOV0: u32 = 0xF000545C;
const PSI5_CRCIOV1: u32 = 0xF0005460;
const PSI5_RDIOV0: u32 = 0xF0005470;
const PSI5_RDIOV1: u32 = 0xF0005474;
const PSI5_NFIOV0: u32 = 0xF0005484;
const PSI5_NFIOV1: u32 = 0xF0005488;
const PSI5_MEIOV0: u32 = 0xF0005498;
const PSI5_MEIOV1: u32 = 0xF000549C;
const PSI5_RSISET0: u32 = 0xF00054AC;
const PSI5_RSISET1: u32 = 0xF00054B0;
const MODULE_PSI5: u32 = 0xF0005000;
const PSI5_RMISET0: u32 = 0xF00054C0;
const PSI5_RMISET1: u32 = 0xF00054C4;
const PSI5_NBISET0: u32 = 0xF00054D4;
const PSI5_NBISET1: u32 = 0xF00054D8;
const PSI5_TEISET0: u32 = 0xF00054E8;
const PSI5_TEISET1: u32 = 0xF00054EC;
const PSI5_CRCISET0: u32 = 0xF00054FC;
const PSI5_CRCISET1: u32 = 0xF0005500;
const PSI5_RDISET0: u32 = 0xF0005510;
const PSI5_RDISET1: u32 = 0xF0005514;
const PSI5_NFISET0: u32 = 0xF0005524;
const PSI5_NFISET1: u32 = 0xF0005528;
const PSI5_MEISET0: u32 = 0xF0005538;
const PSI5_MEISET1: u32 = 0xF000553C;
const PSI5_RSICLR0: u32 = 0xF000554C;
const PSI5_RSICLR1: u32 = 0xF0005550;
const PSI5_RMICLR0: u32 = 0xF0005560;
const PSI5_RMICLR1: u32 = 0xF0005564;
const PSI5_NBICLR0: u32 = 0xF0005574;
const PSI5_NBICLR1: u32 = 0xF0005578;
const PSI5_TEICLR0: u32 = 0xF0005588;
const PSI5_TEICLR1: u32 = 0xF000558C;
const PSI5_CRCICLR0: u32 = 0xF000559C;
const PSI5_CRCICLR1: u32 = 0xF00055A0;
const PSI5_RDICLR0: u32 = 0xF00055B0;
const PSI5_RDICLR1: u32 = 0xF00055B4;
const PSI5_NFICLR0: u32 = 0xF00055C4;
const PSI5_NFICLR1: u32 = 0xF00055C8;
const PSI5_MEICLR0: u32 = 0xF00055D8;
const PSI5_MEICLR1: u32 = 0xF00055DC;
const PSI5_CLC: u32 = 0xF0005000;
const PSI5_RDM0_0_L: u32 = 0xF0005600;
const PSI5_RDM0_0_H: u32 = 0xF0005604;
const PSI5_RDM0_1_L: u32 = 0xF0005608;
const PSI5_RDM0_1_H: u32 = 0xF000560C;
const PSI5_RDM0_2_L: u32 = 0xF0005610;
const PSI5_ID: u32 = 0xF0005008;
const PSI5_RDM0_2_H: u32 = 0xF0005614;
const PSI5_RDM0_3_L: u32 = 0xF0005618;
const PSI5_RDM0_3_H: u32 = 0xF000561C;
const PSI5_RDM0_4_L: u32 = 0xF0005620;
const PSI5_FDR: u32 = 0xF000500C;
const PSI5_RDM0_4_H: u32 = 0xF0005624;
const PSI5_RDM0_5_L: u32 = 0xF0005628;
const PSI5_RDM0_5_H: u32 = 0xF000562C;
const PSI5_RDM0_6_L: u32 = 0xF0005630;
const PSI5_FDRL: u32 = 0xF0005010;
const PSI5_RDM0_6_H: u32 = 0xF0005634;
const PSI5_RDM0_7_L: u32 = 0xF0005638;
const PSI5_RDM0_7_H: u32 = 0xF000563C;
const PSI5_RDM0_8_L: u32 = 0xF0005640;
const PSI5_FDRH: u32 = 0xF0005014;
const PSI5_RDM0_8_H: u32 = 0xF0005644;
const PSI5_RDM0_9_L: u32 = 0xF0005648;
const PSI5_RDM0_9_H: u32 = 0xF000564C;
const PSI5_RDM0_10_L: u32 = 0xF0005650;
const PSI5_RDM0_10_H: u32 = 0xF0005654;
const PSI5_FDRT: u32 = 0xF0005018;
const PSI5_RDM0_11_L: u32 = 0xF0005658;
const PSI5_RDM0_11_H: u32 = 0xF000565C;
const PSI5_RDM0_12_L: u32 = 0xF0005660;
const PSI5_RDM0_12_H: u32 = 0xF0005664;
const PSI5_TSRA: u32 = 0xF000501C;
const PSI5_RDM0_13_L: u32 = 0xF0005668;
const PSI5_RDM0_13_H: u32 = 0xF000566C;
const PSI5_RDM0_14_L: u32 = 0xF0005670;
const PSI5_RDM0_14_H: u32 = 0xF0005674;
const PSI5_TSRB: u32 = 0xF0005020;
const PSI5_RDM0_15_L: u32 = 0xF0005678;
const PSI5_RDM0_15_H: u32 = 0xF000567C;
const PSI5_RDM0_16_L: u32 = 0xF0005680;
const PSI5S_FCNT: u32 = 0xF0007024;
const PSI5S_IOCR: u32 = 0xF0007028;
const PSI5S_RCRA0: u32 = 0xF0007030;
const PSI5S_RCRA1: u32 = 0xF0007034;
const PSI5S_RCRA2: u32 = 0xF0007038;
const PSI5S_RCRA3: u32 = 0xF000703C;
const PSI5S_RCRA4: u32 = 0xF0007040;
const PSI5S_RCRA5: u32 = 0xF0007044;
const PSI5S_RCRA6: u32 = 0xF0007048;
const PSI5S_RCRA7: u32 = 0xF000704C;
const PSI5S_RCRB0: u32 = 0xF0007050;
const PSI5S_RCRB1: u32 = 0xF0007054;
const PSI5S_RCRB2: u32 = 0xF0007058;
const PSI5S_RCRB3: u32 = 0xF000705C;
const PSI5S_RCRB4: u32 = 0xF0007060;
const PSI5S_RCRB5: u32 = 0xF0007064;
const PSI5S_RCRB6: u32 = 0xF0007068;
const PSI5S_RCRB7: u32 = 0xF000706C;
const PSI5S_WDT0: u32 = 0xF0007070;
const PSI5S_WDT1: u32 = 0xF0007074;
const PSI5S_WDT2: u32 = 0xF0007078;
const PSI5S_WDT3: u32 = 0xF000707C;
const PSI5S_WDT4: u32 = 0xF0007080;
const PSI5S_WDT5: u32 = 0xF0007084;
const PSI5S_WDT6: u32 = 0xF0007088;
const PSI5S_WDT7: u32 = 0xF000708C;
const PSI5S_TSCR0: u32 = 0xF0007090;
const PSI5S_TSCR1: u32 = 0xF0007094;
const PSI5S_TSCR2: u32 = 0xF0007098;
const PSI5S_TSCR3: u32 = 0xF000709C;
const PSI5S_TSCR4: u32 = 0xF00070A0;
const PSI5S_TSCR5: u32 = 0xF00070A4;
const PSI5S_TSCR6: u32 = 0xF00070A8;
const PSI5S_TSCR7: u32 = 0xF00070AC;
const PSI5S_RDS: u32 = 0xF00070B0;
const PSI5S_RDR: u32 = 0xF00070B4;
const PSI5S_TSM: u32 = 0xF00070B8;
const PSI5S_TAR: u32 = 0xF00070D0;
const PSI5S_BAR: u32 = 0xF00070D4;
const PSI5S_PGC0: u32 = 0xF00070F0;
const PSI5S_PGC1: u32 = 0xF00070F4;
const PSI5S_PGC2: u32 = 0xF00070F8;
const PSI5S_PGC3: u32 = 0xF00070FC;
const PSI5S_PGC4: u32 = 0xF0007100;
const PSI5S_PGC5: u32 = 0xF0007104;
const PSI5S_PGC6: u32 = 0xF0007108;
const PSI5S_PGC7: u32 = 0xF000710C;
const PSI5S_CTV0: u32 = 0xF0007110;
const PSI5S_CTV1: u32 = 0xF0007114;
const PSI5S_CTV2: u32 = 0xF0007118;
const PSI5S_CTV3: u32 = 0xF000711C;
const PSI5S_CTV4: u32 = 0xF0007120;
const PSI5S_CTV5: u32 = 0xF0007124;
const PSI5S_CTV6: u32 = 0xF0007128;
const PSI5S_CTV7: u32 = 0xF000712C;
const PSI5S_SCR0: u32 = 0xF0007130;
const PSI5S_SCR1: u32 = 0xF0007134;
const PSI5S_SCR2: u32 = 0xF0007138;
const PSI5S_SCR3: u32 = 0xF000713C;
const PSI5S_SCR4: u32 = 0xF0007140;
const PSI5S_SCR5: u32 = 0xF0007144;
const PSI5S_SCR6: u32 = 0xF0007148;
const PSI5S_SCR7: u32 = 0xF000714C;
const PSI5S_SDR0: u32 = 0xF0007150;
const PSI5S_SDR1: u32 = 0xF0007154;
const PSI5S_SDR2: u32 = 0xF0007158;
const PSI5S_SDR3: u32 = 0xF000715C;
const PSI5S_SDR4: u32 = 0xF0007160;
const PSI5S_SDR5: u32 = 0xF0007164;
const PSI5S_SDR6: u32 = 0xF0007168;
const PSI5S_SDR7: u32 = 0xF000716C;
const PSI5S_CDW: u32 = 0xF0007170;
const PSI5S_CON: u32 = 0xF0007210;
const PSI5S_BG: u32 = 0xF0007214;
const PSI5S_FDV: u32 = 0xF0007218;
const PSI5S_FDO: u32 = 0xF000721C;
const PSI5S_TBUF: u32 = 0xF0007220;
const PSI5S_RBUF: u32 = 0xF0007224;
const PSI5S_WHBCON: u32 = 0xF0007250;
const PSI5S_INTSTAT0: u32 = 0xF0007260;
const PSI5S_INTSTAT1: u32 = 0xF0007264;
const PSI5S_INTSTAT2: u32 = 0xF0007268;
const PSI5S_INTSTAT3: u32 = 0xF000726C;
const PSI5S_INTSTAT4: u32 = 0xF0007270;
const PSI5S_INTSTAT5: u32 = 0xF0007274;
const PSI5S_INTSTAT6: u32 = 0xF0007278;
const PSI5S_INTSTAT7: u32 = 0xF000727C;
const PSI5S_INTSET0: u32 = 0xF0007280;
const PSI5S_INTSET1: u32 = 0xF0007284;
const PSI5S_INTSET2: u32 = 0xF0007288;
const PSI5S_INTSET3: u32 = 0xF000728C;
const PSI5S_INTSET4: u32 = 0xF0007290;
const PSI5S_INTSET5: u32 = 0xF0007294;
const PSI5S_INTSET6: u32 = 0xF0007298;
const PSI5S_INTSET7: u32 = 0xF000729C;
const PSI5S_INTCLR0: u32 = 0xF00072A0;
const PSI5S_INTCLR1: u32 = 0xF00072A4;
const PSI5S_INTCLR2: u32 = 0xF00072A8;
const PSI5S_INTCLR3: u32 = 0xF00072AC;
const PSI5S_INTCLR4: u32 = 0xF00072B0;
const PSI5S_INTCLR5: u32 = 0xF00072B4;
const PSI5S_INTCLR6: u32 = 0xF00072B8;
const PSI5S_INTCLR7: u32 = 0xF00072BC;
const PSI5S_INTEN0: u32 = 0xF00072C0;
const PSI5S_INTEN1: u32 = 0xF00072C4;
const PSI5S_INTEN2: u32 = 0xF00072C8;
const PSI5S_INTEN3: u32 = 0xF00072CC;
const PSI5S_INTEN4: u32 = 0xF00072D0;
const PSI5S_INTEN5: u32 = 0xF00072D4;
const PSI5S_INTEN6: u32 = 0xF00072D8;
const PSI5S_INTEN7: u32 = 0xF00072DC;
const PSI5S_INP0: u32 = 0xF00072E0;
const PSI5S_INP1: u32 = 0xF00072E4;
const PSI5S_INP2: u32 = 0xF00072E8;
const PSI5S_INP3: u32 = 0xF00072EC;
const PSI5S_INP4: u32 = 0xF00072F0;
const PSI5S_INP5: u32 = 0xF00072F4;
const PSI5S_INP6: u32 = 0xF00072F8;
const PSI5S_INP7: u32 = 0xF00072FC;
const PSI5S_INTOV: u32 = 0xF0007300;
const PSI5S_INTSTATG: u32 = 0xF0007304;
const PSI5S_INTSETG: u32 = 0xF0007308;
const PSI5S_INTCLRG: u32 = 0xF000730C;
const PSI5S_INTENG: u32 = 0xF0007310;
const PSI5S_INPG: u32 = 0xF0007314;
const PSI5S_OCS: u32 = 0xF00073CC;
const PSI5S_ACCEN0: u32 = 0xF00073D0;
const PSI5S_ACCEN1: u32 = 0xF00073D4;
const PSI5S_KRST0: u32 = 0xF00073D8;
const PSI5S_KRST1: u32 = 0xF00073DC;
const PSI5S_KRSTCLR: u32 = 0xF00073E0;
const MODULE_PSI5S: u32 = 0xF0007000;
const PSI5S_CLC: u32 = 0xF0007000;
const PSI5S_ID: u32 = 0xF0007008;
const PSI5S_FDR: u32 = 0xF000700C;
const PSI5S_FDRT: u32 = 0xF0007010;
const PSI5S_TSCNTA: u32 = 0xF0007014;
const PSI5S_TSCNTB: u32 = 0xF0007018;
const PSI5S_GCR: u32 = 0xF000701C;
const PSI5S_NFC: u32 = 0xF0007020;
const QSPI0_GLOBALCON: u32 = 0xF0001C10;
const QSPI0_GLOBALCON1: u32 = 0xF0001C14;
const QSPI0_BACON: u32 = 0xF0001C18;
const QSPI0_ECON0: u32 = 0xF0001C20;
const QSPI0_ECON1: u32 = 0xF0001C24;
const QSPI0_ECON2: u32 = 0xF0001C28;
const QSPI0_ECON3: u32 = 0xF0001C2C;
const QSPI0_ECON4: u32 = 0xF0001C30;
const QSPI0_ECON5: u32 = 0xF0001C34;
const QSPI0_ECON6: u32 = 0xF0001C38;
const QSPI0_ECON7: u32 = 0xF0001C3C;
const QSPI0_STATUS: u32 = 0xF0001C40;
const QSPI0_STATUS1: u32 = 0xF0001C44;
const QSPI0_SSOC: u32 = 0xF0001C48;
const QSPI0_FLAGSCLEAR: u32 = 0xF0001C54;
const QSPI0_XXLCON: u32 = 0xF0001C58;
const QSPI0_MIXENTRY: u32 = 0xF0001C5C;
const QSPI0_BACONENTRY: u32 = 0xF0001C60;
const QSPI0_DATAENTRY0: u32 = 0xF0001C64;
const QSPI0_DATAENTRY1: u32 = 0xF0001C68;
const QSPI0_DATAENTRY2: u32 = 0xF0001C6C;
const QSPI0_DATAENTRY3: u32 = 0xF0001C70;
const QSPI0_DATAENTRY4: u32 = 0xF0001C74;
const QSPI0_DATAENTRY5: u32 = 0xF0001C78;
const QSPI0_DATAENTRY6: u32 = 0xF0001C7C;
const QSPI0_DATAENTRY7: u32 = 0xF0001C80;
const QSPI0_RXEXIT: u32 = 0xF0001C90;
const QSPI0_RXEXITD: u32 = 0xF0001C94;
const QSPI0_MC: u32 = 0xF0001CA4;
const QSPI0_MCCON: u32 = 0xF0001CA8;
const QSPI0_OCS: u32 = 0xF0001CE8;
const QSPI0_KRSTCLR: u32 = 0xF0001CEC;
const QSPI0_KRST1: u32 = 0xF0001CF0;
const QSPI0_KRST0: u32 = 0xF0001CF4;
const QSPI0_ACCEN1: u32 = 0xF0001CF8;
const QSPI0_ACCEN0: u32 = 0xF0001CFC;
const QSPI1_CLC: u32 = 0xF0001D00;
const QSPI1_PISEL: u32 = 0xF0001D04;
const QSPI1_ID: u32 = 0xF0001D08;
const QSPI1_GLOBALCON: u32 = 0xF0001D10;
const QSPI1_GLOBALCON1: u32 = 0xF0001D14;
const QSPI1_BACON: u32 = 0xF0001D18;
const QSPI1_ECON0: u32 = 0xF0001D20;
const QSPI1_ECON1: u32 = 0xF0001D24;
const QSPI1_ECON2: u32 = 0xF0001D28;
const QSPI1_ECON3: u32 = 0xF0001D2C;
const QSPI1_ECON4: u32 = 0xF0001D30;
const QSPI1_ECON5: u32 = 0xF0001D34;
const QSPI1_ECON6: u32 = 0xF0001D38;
const QSPI1_ECON7: u32 = 0xF0001D3C;
const QSPI1_STATUS: u32 = 0xF0001D40;
const QSPI1_STATUS1: u32 = 0xF0001D44;
const QSPI1_SSOC: u32 = 0xF0001D48;
const QSPI1_FLAGSCLEAR: u32 = 0xF0001D54;
const QSPI1_XXLCON: u32 = 0xF0001D58;
const QSPI1_MIXENTRY: u32 = 0xF0001D5C;
const QSPI1_BACONENTRY: u32 = 0xF0001D60;
const QSPI1_DATAENTRY0: u32 = 0xF0001D64;
const QSPI1_DATAENTRY1: u32 = 0xF0001D68;
const QSPI1_DATAENTRY2: u32 = 0xF0001D6C;
const QSPI1_DATAENTRY3: u32 = 0xF0001D70;
const QSPI1_DATAENTRY4: u32 = 0xF0001D74;
const QSPI1_DATAENTRY5: u32 = 0xF0001D78;
const QSPI1_DATAENTRY6: u32 = 0xF0001D7C;
const QSPI1_DATAENTRY7: u32 = 0xF0001D80;
const QSPI1_RXEXIT: u32 = 0xF0001D90;
const QSPI1_RXEXITD: u32 = 0xF0001D94;
const QSPI1_MC: u32 = 0xF0001DA4;
const QSPI1_MCCON: u32 = 0xF0001DA8;
const QSPI1_OCS: u32 = 0xF0001DE8;
const QSPI1_KRSTCLR: u32 = 0xF0001DEC;
const QSPI1_KRST1: u32 = 0xF0001DF0;
const QSPI1_KRST0: u32 = 0xF0001DF4;
const QSPI1_ACCEN1: u32 = 0xF0001DF8;
const QSPI1_ACCEN0: u32 = 0xF0001DFC;
const QSPI2_CLC: u32 = 0xF0001E00;
const QSPI2_PISEL: u32 = 0xF0001E04;
const QSPI2_ID: u32 = 0xF0001E08;
const QSPI2_GLOBALCON: u32 = 0xF0001E10;
const QSPI2_GLOBALCON1: u32 = 0xF0001E14;
const QSPI2_BACON: u32 = 0xF0001E18;
const QSPI2_ECON0: u32 = 0xF0001E20;
const QSPI2_ECON1: u32 = 0xF0001E24;
const QSPI2_ECON2: u32 = 0xF0001E28;
const QSPI2_ECON3: u32 = 0xF0001E2C;
const QSPI2_ECON4: u32 = 0xF0001E30;
const QSPI2_ECON5: u32 = 0xF0001E34;
const QSPI2_ECON6: u32 = 0xF0001E38;
const QSPI2_ECON7: u32 = 0xF0001E3C;
const QSPI2_STATUS: u32 = 0xF0001E40;
const QSPI2_STATUS1: u32 = 0xF0001E44;
const QSPI2_SSOC: u32 = 0xF0001E48;
const QSPI2_FLAGSCLEAR: u32 = 0xF0001E54;
const QSPI2_XXLCON: u32 = 0xF0001E58;
const QSPI2_MIXENTRY: u32 = 0xF0001E5C;
const QSPI2_BACONENTRY: u32 = 0xF0001E60;
const QSPI2_DATAENTRY0: u32 = 0xF0001E64;
const QSPI2_DATAENTRY1: u32 = 0xF0001E68;
const QSPI2_DATAENTRY2: u32 = 0xF0001E6C;
const QSPI2_DATAENTRY3: u32 = 0xF0001E70;
const QSPI2_DATAENTRY4: u32 = 0xF0001E74;
const QSPI2_DATAENTRY5: u32 = 0xF0001E78;
const QSPI2_DATAENTRY6: u32 = 0xF0001E7C;
const QSPI2_DATAENTRY7: u32 = 0xF0001E80;
const QSPI2_RXEXIT: u32 = 0xF0001E90;
const QSPI2_RXEXITD: u32 = 0xF0001E94;
const QSPI2_MC: u32 = 0xF0001EA4;
const QSPI2_MCCON: u32 = 0xF0001EA8;
const QSPI2_OCS: u32 = 0xF0001EE8;
const QSPI2_KRSTCLR: u32 = 0xF0001EEC;
const QSPI2_KRST1: u32 = 0xF0001EF0;
const QSPI2_KRST0: u32 = 0xF0001EF4;
const QSPI2_ACCEN1: u32 = 0xF0001EF8;
const QSPI2_ACCEN0: u32 = 0xF0001EFC;
const QSPI3_CLC: u32 = 0xF0001F00;
const QSPI3_PISEL: u32 = 0xF0001F04;
const QSPI3_ID: u32 = 0xF0001F08;
const QSPI3_GLOBALCON: u32 = 0xF0001F10;
const QSPI3_GLOBALCON1: u32 = 0xF0001F14;
const QSPI3_BACON: u32 = 0xF0001F18;
const QSPI3_ECON0: u32 = 0xF0001F20;
const QSPI3_ECON1: u32 = 0xF0001F24;
const QSPI3_ECON2: u32 = 0xF0001F28;
const QSPI3_ECON3: u32 = 0xF0001F2C;
const QSPI3_ECON4: u32 = 0xF0001F30;
const QSPI3_ECON5: u32 = 0xF0001F34;
const QSPI3_ECON6: u32 = 0xF0001F38;
const QSPI3_ECON7: u32 = 0xF0001F3C;
const QSPI3_STATUS: u32 = 0xF0001F40;
const QSPI3_STATUS1: u32 = 0xF0001F44;
const QSPI3_SSOC: u32 = 0xF0001F48;
const QSPI3_FLAGSCLEAR: u32 = 0xF0001F54;
const QSPI3_XXLCON: u32 = 0xF0001F58;
const QSPI3_MIXENTRY: u32 = 0xF0001F5C;
const QSPI3_BACONENTRY: u32 = 0xF0001F60;
const QSPI3_DATAENTRY0: u32 = 0xF0001F64;
const QSPI3_DATAENTRY1: u32 = 0xF0001F68;
const QSPI3_DATAENTRY2: u32 = 0xF0001F6C;
const QSPI3_DATAENTRY3: u32 = 0xF0001F70;
const QSPI3_DATAENTRY4: u32 = 0xF0001F74;
const QSPI3_DATAENTRY5: u32 = 0xF0001F78;
const QSPI3_DATAENTRY6: u32 = 0xF0001F7C;
const QSPI3_DATAENTRY7: u32 = 0xF0001F80;
const QSPI3_RXEXIT: u32 = 0xF0001F90;
const QSPI3_RXEXITD: u32 = 0xF0001F94;
const QSPI3_MC: u32 = 0xF0001FA4;
const QSPI3_MCCON: u32 = 0xF0001FA8;
const QSPI3_OCS: u32 = 0xF0001FE8;
const QSPI3_KRSTCLR: u32 = 0xF0001FEC;
const QSPI3_KRST1: u32 = 0xF0001FF0;
const QSPI3_KRST0: u32 = 0xF0001FF4;
const QSPI3_ACCEN1: u32 = 0xF0001FF8;
const QSPI3_ACCEN0: u32 = 0xF0001FFC;
const QSPI4_CLC: u32 = 0xF0002000;
const QSPI4_PISEL: u32 = 0xF0002004;
const QSPI4_ID: u32 = 0xF0002008;
const QSPI4_GLOBALCON: u32 = 0xF0002010;
const QSPI4_GLOBALCON1: u32 = 0xF0002014;
const QSPI4_BACON: u32 = 0xF0002018;
const QSPI4_ECON0: u32 = 0xF0002020;
const QSPI4_ECON1: u32 = 0xF0002024;
const QSPI4_ECON2: u32 = 0xF0002028;
const QSPI4_ECON3: u32 = 0xF000202C;
const QSPI4_ECON4: u32 = 0xF0002030;
const QSPI4_ECON5: u32 = 0xF0002034;
const QSPI4_ECON6: u32 = 0xF0002038;
const QSPI4_ECON7: u32 = 0xF000203C;
const QSPI4_STATUS: u32 = 0xF0002040;
const QSPI4_STATUS1: u32 = 0xF0002044;
const QSPI4_SSOC: u32 = 0xF0002048;
const QSPI4_FLAGSCLEAR: u32 = 0xF0002054;
const QSPI4_XXLCON: u32 = 0xF0002058;
const QSPI4_MIXENTRY: u32 = 0xF000205C;
const QSPI4_BACONENTRY: u32 = 0xF0002060;
const QSPI4_DATAENTRY0: u32 = 0xF0002064;
const QSPI4_DATAENTRY1: u32 = 0xF0002068;
const QSPI4_DATAENTRY2: u32 = 0xF000206C;
const QSPI4_DATAENTRY3: u32 = 0xF0002070;
const QSPI4_DATAENTRY4: u32 = 0xF0002074;
const QSPI4_DATAENTRY5: u32 = 0xF0002078;
const QSPI4_DATAENTRY6: u32 = 0xF000207C;
const QSPI4_DATAENTRY7: u32 = 0xF0002080;
const QSPI4_RXEXIT: u32 = 0xF0002090;
const QSPI4_RXEXITD: u32 = 0xF0002094;
const QSPI4_MC: u32 = 0xF00020A4;
const QSPI4_MCCON: u32 = 0xF00020A8;
const QSPI4_OCS: u32 = 0xF00020E8;
const QSPI4_KRSTCLR: u32 = 0xF00020EC;
const QSPI4_KRST1: u32 = 0xF00020F0;
const QSPI4_KRST0: u32 = 0xF00020F4;
const QSPI4_ACCEN1: u32 = 0xF00020F8;
const QSPI4_ACCEN0: u32 = 0xF00020FC;
const MODULE_QSPI0: u32 = 0xF0001C00;
const MODULE_QSPI1: u32 = 0xF0001D00;
const MODULE_QSPI2: u32 = 0xF0001E00;
const MODULE_QSPI3: u32 = 0xF0001F00;
const MODULE_QSPI4: u32 = 0xF0002000;
const QSPI0_CLC: u32 = 0xF0001C00;
const QSPI0_PISEL: u32 = 0xF0001C04;
const QSPI0_ID: u32 = 0xF0001C08;
const SBCU_DBGRNT: u32 = 0xF0030034;
const SBCU_DBADR1: u32 = 0xF0030038;
const SBCU_DBADR2: u32 = 0xF003003C;
const SBCU_DBBOS: u32 = 0xF0030040;
const SBCU_DBGNTT: u32 = 0xF0030044;
const SBCU_DBADRT: u32 = 0xF0030048;
const SBCU_DBBOST: u32 = 0xF003004C;
const SBCU_DBDAT: u32 = 0xF0030050;
const SBCU_ALSTAT0: u32 = 0xF0030060;
const SBCU_ALSTAT1: u32 = 0xF0030064;
const SBCU_ALSTAT2: u32 = 0xF0030068;
const SBCU_ALSTAT3: u32 = 0xF003006C;
const SBCU_ALCLR0: u32 = 0xF0030070;
const SBCU_ALCLR1: u32 = 0xF0030074;
const SBCU_ALCLR2: u32 = 0xF0030078;
const SBCU_ALCLR3: u32 = 0xF003007C;
const SBCU_ALCTRL: u32 = 0xF0030080;
const SBCU_FEGEN: u32 = 0xF0030084;
const SBCU_ACCEN1: u32 = 0xF00300F8;
const SBCU_ACCEN0: u32 = 0xF00300FC;
const MODULE_SBCU: u32 = 0xF0030000;
const SBCU_ID: u32 = 0xF0030008;
const SBCU_CON: u32 = 0xF0030010;
const SBCU_PRIOH: u32 = 0xF0030014;
const SBCU_PRIOL: u32 = 0xF0030018;
const SBCU_ECON: u32 = 0xF0030020;
const SBCU_EADD: u32 = 0xF0030024;
const SBCU_EDAT: u32 = 0xF0030028;
const SBCU_DBCNTL: u32 = 0xF0030030;
const SCU_PERPLLCON1: u32 = 0xF003602C;
const SCU_CCUCON0: u32 = 0xF0036030;
const SCU_CCUCON1: u32 = 0xF0036034;
const SCU_FDR: u32 = 0xF0036038;
const SCU_EXTCON: u32 = 0xF003603C;
const SCU_CCUCON2: u32 = 0xF0036040;
const SCU_CCUCON3: u32 = 0xF0036044;
const SCU_CCUCON4: u32 = 0xF0036048;
const SCU_CCUCON5: u32 = 0xF003604C;
const SCU_RSTSTAT: u32 = 0xF0036050;
const SCU_RSTCON: u32 = 0xF0036058;
const SCU_ARSTDIS: u32 = 0xF003605C;
const SCU_SWRSTCON: u32 = 0xF0036060;
const SCU_RSTCON2: u32 = 0xF0036064;
const SCU_RSTCON3: u32 = 0xF0036068;
const SCU_ESRCFGX0_ESRCFGX: u32 = 0xF0036070;
const SCU_ESRCFGX1_ESRCFGX: u32 = 0xF0036074;
const SCU_ESROCFG: u32 = 0xF0036078;
const SCU_SYSCON: u32 = 0xF003607C;
const SCU_CCUCON6: u32 = 0xF0036080;
const SCU_CCUCON7: u32 = 0xF0036084;
const SCU_CCUCON8: u32 = 0xF0036088;
const SCU_PDR: u32 = 0xF003609C;
const SCU_IOCR: u32 = 0xF00360A0;
const SCU_OUT: u32 = 0xF00360A4;
const SCU_OMR: u32 = 0xF00360A8;
const SCU_IN: u32 = 0xF00360AC;
const SCU_STSTAT: u32 = 0xF00360C0;
const SCU_STCON: u32 = 0xF00360C4;
const SCU_PMCSR0: u32 = 0xF00360C8;
const SCU_PMCSR1: u32 = 0xF00360CC;
const SCU_PMCSR2: u32 = 0xF00360D0;
const SCU_PMCSR3: u32 = 0xF00360D4;
const SCU_PMCSR4: u32 = 0xF00360D8;
const SCU_PMCSR5: u32 = 0xF00360DC;
const SCU_PMSTAT0: u32 = 0xF00360E4;
const SCU_PMSWCR1: u32 = 0xF00360E8;
const SCU_EMSR: u32 = 0xF00360FC;
const SCU_EMSSW: u32 = 0xF0036100;
const SCU_DTSCSTAT: u32 = 0xF0036104;
const SCU_DTSCLIM: u32 = 0xF0036108;
const SCU_TRAPDIS1: u32 = 0xF0036120;
const SCU_TRAPSTAT: u32 = 0xF0036124;
const SCU_TRAPSET: u32 = 0xF0036128;
const SCU_TRAPCLR: u32 = 0xF003612C;
const SCU_TRAPDIS0: u32 = 0xF0036130;
const SCU_LCLCON0: u32 = 0xF0036134;
const SCU_LCLCON1: u32 = 0xF0036138;
const SCU_LCLTEST: u32 = 0xF003613C;
const SCU_CHIPID: u32 = 0xF0036140;
const SCU_MANID: u32 = 0xF0036144;
const SCU_SWAPCTRL: u32 = 0xF003614C;
const SCU_LBISTCTRL0: u32 = 0xF0036164;
const SCU_LBISTCTRL1: u32 = 0xF0036168;
const SCU_LBISTCTRL2: u32 = 0xF003616C;
const SCU_LBISTCTRL3: u32 = 0xF0036170;
const SCU_STMEM1: u32 = 0xF0036184;
const SCU_STMEM2: u32 = 0xF0036188;
const SCU_PDISC: u32 = 0xF003618C;
const SCU_PMTRCSR0: u32 = 0xF0036198;
const SCU_PMTRCSR1: u32 = 0xF003619C;
const SCU_PMTRCSR2: u32 = 0xF00361A0;
const SCU_PMTRCSR3: u32 = 0xF00361A4;
const SCU_STMEM3: u32 = 0xF00361C0;
const SCU_STMEM4: u32 = 0xF00361C4;
const SCU_STMEM5: u32 = 0xF00361C8;
const SCU_STMEM6: u32 = 0xF00361CC;
const SCU_OVCENABLE: u32 = 0xF00361E0;
const SCU_OVCCON: u32 = 0xF00361E4;
const SCU_EIFILT: u32 = 0xF003620C;
const SCU_EICR0: u32 = 0xF0036210;
const SCU_EICR1: u32 = 0xF0036214;
const SCU_EICR2: u32 = 0xF0036218;
const SCU_EICR3: u32 = 0xF003621C;
const SCU_EIFR: u32 = 0xF0036220;
const SCU_FMR: u32 = 0xF0036224;
const SCU_PDRR: u32 = 0xF0036228;
const SCU_IGCR0: u32 = 0xF003622C;
const SCU_IGCR1: u32 = 0xF0036230;
const SCU_IGCR2: u32 = 0xF0036234;
const SCU_IGCR3: u32 = 0xF0036238;
const SCU_WDTCPU0_CON0: u32 = 0xF003624C;
const SCU_WDTCPU0_CON1: u32 = 0xF0036250;
const SCU_WDTCPU0_SR: u32 = 0xF0036254;
const SCU_WDTCPU1_CON0: u32 = 0xF0036258;
const SCU_WDTCPU1_CON1: u32 = 0xF003625C;
const SCU_WDTCPU1_SR: u32 = 0xF0036260;
const SCU_WDTCPU2_CON0: u32 = 0xF0036264;
const SCU_WDTCPU2_CON1: u32 = 0xF0036268;
const SCU_WDTCPU2_SR: u32 = 0xF003626C;
const SCU_EICON0: u32 = 0xF003629C;
const SCU_EICON1: u32 = 0xF00362A0;
const SCU_EISR: u32 = 0xF00362A4;
const SCU_WDTS_CON0: u32 = 0xF00362A8;
const SCU_WDTS_CON1: u32 = 0xF00362AC;
const SCU_WDTS_SR: u32 = 0xF00362B0;
const SCU_SEICON0: u32 = 0xF00362B4;
const SCU_SEICON1: u32 = 0xF00362B8;
const SCU_SEISR: u32 = 0xF00362BC;
const SCU_ACCEN11: u32 = 0xF00363F0;
const SCU_ACCEN10: u32 = 0xF00363F4;
const SCU_ACCEN01: u32 = 0xF00363F8;
const SCU_ACCEN00: u32 = 0xF00363FC;
const MODULE_SCU: u32 = 0xF0036000;
const SCU_ID: u32 = 0xF0036008;
const SCU_OSCCON: u32 = 0xF0036010;
const SCU_SYSPLLSTAT: u32 = 0xF0036014;
const SCU_SYSPLLCON0: u32 = 0xF0036018;
const SCU_SYSPLLCON1: u32 = 0xF003601C;
const SCU_SYSPLLCON2: u32 = 0xF0036020;
const SCU_PERPLLSTAT: u32 = 0xF0036024;
const SCU_PERPLLCON0: u32 = 0xF0036028;
const SENT_CH8_INTSET: u32 = 0xF0003324;
const SENT_RDR2: u32 = 0xF0003088;
const SENT_CH8_INTCLR: u32 = 0xF0003328;
const SENT_CH8_INTEN: u32 = 0xF000332C;
const SENT_CH8_INP: u32 = 0xF0003330;
const SENT_CH8_WDT: u32 = 0xF0003334;
const SENT_CH9_CPDR: u32 = 0xF0003340;
const SENT_RDR3: u32 = 0xF000308C;
const SENT_CH9_CFDR: u32 = 0xF0003344;
const SENT_CH9_RCR: u32 = 0xF0003348;
const SENT_CH9_RSR: u32 = 0xF000334C;
const SENT_CH9_SDS: u32 = 0xF0003350;
const SENT_RDR4: u32 = 0xF0003090;
const SENT_CH9_IOCR: u32 = 0xF0003354;
const SENT_CH9_SCR: u32 = 0xF0003358;
const SENT_CH9_VIEW: u32 = 0xF000335C;
const SENT_CH9_INTSTAT: u32 = 0xF0003360;
const SENT_RDR5: u32 = 0xF0003094;
const SENT_CH9_INTSET: u32 = 0xF0003364;
const SENT_CH9_INTCLR: u32 = 0xF0003368;
const SENT_CH9_INTEN: u32 = 0xF000336C;
const SENT_CH9_INP: u32 = 0xF0003370;
const SENT_RDR6: u32 = 0xF0003098;
const SENT_CH9_WDT: u32 = 0xF0003374;
const SENT_CH10_CPDR: u32 = 0xF0003380;
const SENT_CH10_CFDR: u32 = 0xF0003384;
const SENT_CH10_RCR: u32 = 0xF0003388;
const SENT_CH10_RSR: u32 = 0xF000338C;
const SENT_RDR7: u32 = 0xF000309C;
const SENT_CH10_SDS: u32 = 0xF0003390;
const SENT_CH10_IOCR: u32 = 0xF0003394;
const SENT_CH10_SCR: u32 = 0xF0003398;
const SENT_CH10_VIEW: u32 = 0xF000339C;
const SENT_RDR8: u32 = 0xF00030A0;
const SENT_CH10_INTSTAT: u32 = 0xF00033A0;
const SENT_CH10_INTSET: u32 = 0xF00033A4;
const SENT_CH10_INTCLR: u32 = 0xF00033A8;
const SENT_CH10_INTEN: u32 = 0xF00033AC;
const SENT_RDR9: u32 = 0xF00030A4;
const SENT_CH10_INP: u32 = 0xF00033B0;
const SENT_CH10_WDT: u32 = 0xF00033B4;
const SENT_CH11_CPDR: u32 = 0xF00033C0;
const SENT_CH11_CFDR: u32 = 0xF00033C4;
const SENT_CH11_RCR: u32 = 0xF00033C8;
const SENT_RDR10: u32 = 0xF00030A8;
const SENT_CH11_RSR: u32 = 0xF00033CC;
const SENT_CH11_SDS: u32 = 0xF00033D0;
const SENT_CH11_IOCR: u32 = 0xF00033D4;
const SENT_CH11_SCR: u32 = 0xF00033D8;
const SENT_RDR11: u32 = 0xF00030AC;
const SENT_CH11_VIEW: u32 = 0xF00033DC;
const SENT_CH11_INTSTAT: u32 = 0xF00033E0;
const SENT_CH11_INTSET: u32 = 0xF00033E4;
const SENT_CH11_INTCLR: u32 = 0xF00033E8;
const SENT_RDR12: u32 = 0xF00030B0;
const SENT_CH11_INTEN: u32 = 0xF00033EC;
const SENT_CH11_INP: u32 = 0xF00033F0;
const SENT_CH11_WDT: u32 = 0xF00033F4;
const SENT_CH12_CPDR: u32 = 0xF0003400;
const SENT_RDR13: u32 = 0xF00030B4;
const SENT_CH12_CFDR: u32 = 0xF0003404;
const SENT_CH12_RCR: u32 = 0xF0003408;
const SENT_CH12_RSR: u32 = 0xF000340C;
const SENT_CH12_SDS: u32 = 0xF0003410;
const SENT_CH12_IOCR: u32 = 0xF0003414;
const SENT_RDR14: u32 = 0xF00030B8;
const SENT_CH12_SCR: u32 = 0xF0003418;
const SENT_CH12_VIEW: u32 = 0xF000341C;
const SENT_CH12_INTSTAT: u32 = 0xF0003420;
const SENT_CH12_INTSET: u32 = 0xF0003424;
const SENT_OCS: u32 = 0xF00030E8;
const SENT_CH12_INTCLR: u32 = 0xF0003428;
const SENT_CH12_INTEN: u32 = 0xF000342C;
const SENT_CH12_INP: u32 = 0xF0003430;
const SENT_CH12_WDT: u32 = 0xF0003434;
const SENT_KRSTCLR: u32 = 0xF00030EC;
const SENT_CH13_CPDR: u32 = 0xF0003440;
const SENT_CH13_CFDR: u32 = 0xF0003444;
const SENT_CH13_RCR: u32 = 0xF0003448;
const SENT_CH13_RSR: u32 = 0xF000344C;
const SENT_CH13_SDS: u32 = 0xF0003450;
const SENT_KRST1: u32 = 0xF00030F0;
const SENT_CH13_IOCR: u32 = 0xF0003454;
const SENT_CH13_SCR: u32 = 0xF0003458;
const SENT_CH13_VIEW: u32 = 0xF000345C;
const SENT_CH13_INTSTAT: u32 = 0xF0003460;
const SENT_KRST0: u32 = 0xF00030F4;
const SENT_CH13_INTSET: u32 = 0xF0003464;
const SENT_CH13_INTCLR: u32 = 0xF0003468;
const SENT_CH13_INTEN: u32 = 0xF000346C;
const SENT_CH13_INP: u32 = 0xF0003470;
const SENT_ACCEN1: u32 = 0xF00030F8;
const SENT_CH13_WDT: u32 = 0xF0003474;
const SENT_CH14_CPDR: u32 = 0xF0003480;
const SENT_CH14_CFDR: u32 = 0xF0003484;
const SENT_CH14_RCR: u32 = 0xF0003488;
const SENT_ACCEN0: u32 = 0xF00030FC;
const SENT_CH14_RSR: u32 = 0xF000348C;
const SENT_CH14_SDS: u32 = 0xF0003490;
const SENT_CH14_IOCR: u32 = 0xF0003494;
const SENT_CH14_SCR: u32 = 0xF0003498;
const SENT_CH14_VIEW: u32 = 0xF000349C;
const SENT_CH0_CPDR: u32 = 0xF0003100;
const SENT_CH14_INTSTAT: u32 = 0xF00034A0;
const SENT_CH14_INTSET: u32 = 0xF00034A4;
const SENT_CH14_INTCLR: u32 = 0xF00034A8;
const SENT_CH14_INTEN: u32 = 0xF00034AC;
const SENT_CH14_INP: u32 = 0xF00034B0;
const SENT_CH14_WDT: u32 = 0xF00034B4;
const SENT_RTS0: u32 = 0xF0003A80;
const SENT_RTS1: u32 = 0xF0003A84;
const SENT_RTS2: u32 = 0xF0003A88;
const SENT_RTS3: u32 = 0xF0003A8C;
const SENT_RTS4: u32 = 0xF0003A90;
const SENT_RTS5: u32 = 0xF0003A94;
const SENT_RTS6: u32 = 0xF0003A98;
const SENT_RTS7: u32 = 0xF0003A9C;
const SENT_CH0_CFDR: u32 = 0xF0003104;
const SENT_RTS8: u32 = 0xF0003AA0;
const SENT_RTS9: u32 = 0xF0003AA4;
const SENT_RTS10: u32 = 0xF0003AA8;
const SENT_RTS11: u32 = 0xF0003AAC;
const SENT_RTS12: u32 = 0xF0003AB0;
const SENT_RTS13: u32 = 0xF0003AB4;
const SENT_RTS14: u32 = 0xF0003AB8;
const SENT_CH0_RCR: u32 = 0xF0003108;
const SENT_CH0_RSR: u32 = 0xF000310C;
const SENT_CH0_SDS: u32 = 0xF0003110;
const SENT_CH0_IOCR: u32 = 0xF0003114;
const SENT_CH0_SCR: u32 = 0xF0003118;
const SENT_CH0_VIEW: u32 = 0xF000311C;
const SENT_CH0_INTSTAT: u32 = 0xF0003120;
const SENT_CH0_INTSET: u32 = 0xF0003124;
const SENT_CH0_INTCLR: u32 = 0xF0003128;
const SENT_CH0_INTEN: u32 = 0xF000312C;
const SENT_CH0_INP: u32 = 0xF0003130;
const SENT_CH0_WDT: u32 = 0xF0003134;
const SENT_CH1_CPDR: u32 = 0xF0003140;
const SENT_CH1_CFDR: u32 = 0xF0003144;
const SENT_CH1_RCR: u32 = 0xF0003148;
const SENT_CH1_RSR: u32 = 0xF000314C;
const SENT_CH1_SDS: u32 = 0xF0003150;
const SENT_CH1_IOCR: u32 = 0xF0003154;
const SENT_CH1_SCR: u32 = 0xF0003158;
const SENT_CH1_VIEW: u32 = 0xF000315C;
const SENT_CH1_INTSTAT: u32 = 0xF0003160;
const SENT_CH1_INTSET: u32 = 0xF0003164;
const SENT_CH1_INTCLR: u32 = 0xF0003168;
const SENT_CH1_INTEN: u32 = 0xF000316C;
const SENT_CH1_INP: u32 = 0xF0003170;
const SENT_CH1_WDT: u32 = 0xF0003174;
const SENT_CH2_CPDR: u32 = 0xF0003180;
const SENT_CH2_CFDR: u32 = 0xF0003184;
const SENT_CH2_RCR: u32 = 0xF0003188;
const SENT_CH2_RSR: u32 = 0xF000318C;
const SENT_CH2_SDS: u32 = 0xF0003190;
const SENT_CH2_IOCR: u32 = 0xF0003194;
const SENT_CH2_SCR: u32 = 0xF0003198;
const SENT_CH2_VIEW: u32 = 0xF000319C;
const SENT_CH2_INTSTAT: u32 = 0xF00031A0;
const SENT_CH2_INTSET: u32 = 0xF00031A4;
const SENT_CH2_INTCLR: u32 = 0xF00031A8;
const SENT_CH2_INTEN: u32 = 0xF00031AC;
const SENT_CH2_INP: u32 = 0xF00031B0;
const SENT_CH2_WDT: u32 = 0xF00031B4;
const SENT_CH3_CPDR: u32 = 0xF00031C0;
const SENT_CH3_CFDR: u32 = 0xF00031C4;
const SENT_CH3_RCR: u32 = 0xF00031C8;
const SENT_CH3_RSR: u32 = 0xF00031CC;
const SENT_CH3_SDS: u32 = 0xF00031D0;
const SENT_CH3_IOCR: u32 = 0xF00031D4;
const SENT_CH3_SCR: u32 = 0xF00031D8;
const SENT_CH3_VIEW: u32 = 0xF00031DC;
const SENT_CH3_INTSTAT: u32 = 0xF00031E0;
const SENT_CH3_INTSET: u32 = 0xF00031E4;
const SENT_CH3_INTCLR: u32 = 0xF00031E8;
const SENT_CH3_INTEN: u32 = 0xF00031EC;
const SENT_CH3_INP: u32 = 0xF00031F0;
const SENT_CH3_WDT: u32 = 0xF00031F4;
const SENT_CH4_CPDR: u32 = 0xF0003200;
const SENT_CH4_CFDR: u32 = 0xF0003204;
const SENT_CH4_RCR: u32 = 0xF0003208;
const SENT_CH4_RSR: u32 = 0xF000320C;
const SENT_CH4_SDS: u32 = 0xF0003210;
const SENT_CH4_IOCR: u32 = 0xF0003214;
const SENT_CH4_SCR: u32 = 0xF0003218;
const SENT_CH4_VIEW: u32 = 0xF000321C;
const SENT_CH4_INTSTAT: u32 = 0xF0003220;
const SENT_CH4_INTSET: u32 = 0xF0003224;
const SENT_CH4_INTCLR: u32 = 0xF0003228;
const SENT_CH4_INTEN: u32 = 0xF000322C;
const SENT_CH4_INP: u32 = 0xF0003230;
const SENT_CH4_WDT: u32 = 0xF0003234;
const SENT_CH5_CPDR: u32 = 0xF0003240;
const SENT_CH5_CFDR: u32 = 0xF0003244;
const SENT_CH5_RCR: u32 = 0xF0003248;
const SENT_CH5_RSR: u32 = 0xF000324C;
const SENT_CH5_SDS: u32 = 0xF0003250;
const MODULE_SENT: u32 = 0xF0003000;
const SENT_CH5_IOCR: u32 = 0xF0003254;
const SENT_CH5_SCR: u32 = 0xF0003258;
const SENT_CH5_VIEW: u32 = 0xF000325C;
const SENT_CH5_INTSTAT: u32 = 0xF0003260;
const SENT_CH5_INTSET: u32 = 0xF0003264;
const SENT_CH5_INTCLR: u32 = 0xF0003268;
const SENT_CH5_INTEN: u32 = 0xF000326C;
const SENT_CH5_INP: u32 = 0xF0003270;
const SENT_CH5_WDT: u32 = 0xF0003274;
const SENT_CH6_CPDR: u32 = 0xF0003280;
const SENT_CH6_CFDR: u32 = 0xF0003284;
const SENT_CH6_RCR: u32 = 0xF0003288;
const SENT_CH6_RSR: u32 = 0xF000328C;
const SENT_CLC: u32 = 0xF0003000;
const SENT_CH6_SDS: u32 = 0xF0003290;
const SENT_CH6_IOCR: u32 = 0xF0003294;
const SENT_CH6_SCR: u32 = 0xF0003298;
const SENT_CH6_VIEW: u32 = 0xF000329C;
const SENT_ID: u32 = 0xF0003008;
const SENT_CH6_INTSTAT: u32 = 0xF00032A0;
const SENT_CH6_INTSET: u32 = 0xF00032A4;
const SENT_CH6_INTCLR: u32 = 0xF00032A8;
const SENT_CH6_INTEN: u32 = 0xF00032AC;
const SENT_CH6_INP: u32 = 0xF00032B0;
const SENT_FDR: u32 = 0xF000300C;
const SENT_CH6_WDT: u32 = 0xF00032B4;
const SENT_CH7_CPDR: u32 = 0xF00032C0;
const SENT_CH7_CFDR: u32 = 0xF00032C4;
const SENT_CH7_RCR: u32 = 0xF00032C8;
const SENT_INTOV: u32 = 0xF0003014;
const SENT_CH7_RSR: u32 = 0xF00032CC;
const SENT_CH7_SDS: u32 = 0xF00032D0;
const SENT_CH7_IOCR: u32 = 0xF00032D4;
const SENT_CH7_SCR: u32 = 0xF00032D8;
const SENT_TSR: u32 = 0xF0003018;
const SENT_CH7_VIEW: u32 = 0xF00032DC;
const SENT_CH7_INTSTAT: u32 = 0xF00032E0;
const SENT_CH7_INTSET: u32 = 0xF00032E4;
const SENT_CH7_INTCLR: u32 = 0xF00032E8;
const SENT_TPD: u32 = 0xF000301C;
const SENT_CH7_INTEN: u32 = 0xF00032EC;
const SENT_CH7_INP: u32 = 0xF00032F0;
const SENT_CH7_WDT: u32 = 0xF00032F4;
const SENT_CH8_CPDR: u32 = 0xF0003300;
const SENT_CH8_CFDR: u32 = 0xF0003304;
const SENT_RDR0: u32 = 0xF0003080;
const SENT_CH8_RCR: u32 = 0xF0003308;
const SENT_CH8_RSR: u32 = 0xF000330C;
const SENT_CH8_SDS: u32 = 0xF0003310;
const SENT_CH8_IOCR: u32 = 0xF0003314;
const SENT_RDR1: u32 = 0xF0003084;
const SENT_CH8_SCR: u32 = 0xF0003318;
const SENT_CH8_VIEW: u32 = 0xF000331C;
const SENT_CH8_INTSTAT: u32 = 0xF0003320;
const SMU_DBG: u32 = 0xF0036838;
const SMU_PCTL: u32 = 0xF003683C;
const SMU_AFCNT: u32 = 0xF0036840;
const SMU_RTAC00: u32 = 0xF0036860;
const SMU_RTAC01: u32 = 0xF0036864;
const SMU_RTAC10: u32 = 0xF0036868;
const SMU_RTAC11: u32 = 0xF003686C;
const SMU_AEX: u32 = 0xF0036870;
const SMU_AEXCLR: u32 = 0xF0036874;
const SMU_AGCF0_0: u32 = 0xF0036900;
const SMU_AGCF0_1: u32 = 0xF0036904;
const SMU_AGCF0_2: u32 = 0xF0036908;
const SMU_AGCF1_0: u32 = 0xF003690C;
const SMU_AGCF1_1: u32 = 0xF0036910;
const SMU_AGCF1_2: u32 = 0xF0036914;
const SMU_AGCF2_0: u32 = 0xF0036918;
const SMU_AGCF2_1: u32 = 0xF003691C;
const SMU_AGCF2_2: u32 = 0xF0036920;
const SMU_AGCF3_0: u32 = 0xF0036924;
const SMU_AGCF3_1: u32 = 0xF0036928;
const SMU_AGCF3_2: u32 = 0xF003692C;
const SMU_AGCF4_0: u32 = 0xF0036930;
const SMU_AGCF4_1: u32 = 0xF0036934;
const SMU_AGCF4_2: u32 = 0xF0036938;
const SMU_AGCF5_0: u32 = 0xF003693C;
const SMU_AGCF5_1: u32 = 0xF0036940;
const SMU_AGCF5_2: u32 = 0xF0036944;
const SMU_AGCF6_0: u32 = 0xF0036948;
const SMU_AGCF6_1: u32 = 0xF003694C;
const SMU_AGCF6_2: u32 = 0xF0036950;
const SMU_AGCF7_0: u32 = 0xF0036954;
const SMU_AGCF7_1: u32 = 0xF0036958;
const SMU_AGCF7_2: u32 = 0xF003695C;
const SMU_AGCF8_0: u32 = 0xF0036960;
const SMU_AGCF8_1: u32 = 0xF0036964;
const SMU_AGCF8_2: u32 = 0xF0036968;
const SMU_AGCF9_0: u32 = 0xF003696C;
const SMU_AGCF9_1: u32 = 0xF0036970;
const SMU_AGCF9_2: u32 = 0xF0036974;
const SMU_AGCF10_0: u32 = 0xF0036978;
const SMU_AGCF10_1: u32 = 0xF003697C;
const SMU_AGCF10_2: u32 = 0xF0036980;
const SMU_AGCF11_0: u32 = 0xF0036984;
const SMU_AGCF11_1: u32 = 0xF0036988;
const SMU_AGCF11_2: u32 = 0xF003698C;
const SMU_AGFSP0: u32 = 0xF0036990;
const SMU_AGFSP1: u32 = 0xF0036994;
const SMU_AGFSP2: u32 = 0xF0036998;
const SMU_AGFSP3: u32 = 0xF003699C;
const SMU_AGFSP4: u32 = 0xF00369A0;
const SMU_AGFSP5: u32 = 0xF00369A4;
const SMU_AGFSP6: u32 = 0xF00369A8;
const SMU_AGFSP7: u32 = 0xF00369AC;
const SMU_AGFSP8: u32 = 0xF00369B0;
const SMU_AGFSP9: u32 = 0xF00369B4;
const SMU_AGFSP10: u32 = 0xF00369B8;
const SMU_AGFSP11: u32 = 0xF00369BC;
const SMU_AG0: u32 = 0xF00369C0;
const SMU_AG1: u32 = 0xF00369C4;
const SMU_AG2: u32 = 0xF00369C8;
const SMU_AG3: u32 = 0xF00369CC;
const SMU_AG4: u32 = 0xF00369D0;
const SMU_AG5: u32 = 0xF00369D4;
const SMU_AG6: u32 = 0xF00369D8;
const SMU_AG7: u32 = 0xF00369DC;
const SMU_AG8: u32 = 0xF00369E0;
const SMU_AG9: u32 = 0xF00369E4;
const SMU_AG10: u32 = 0xF00369E8;
const SMU_AG11: u32 = 0xF00369EC;
const SMU_AD0: u32 = 0xF0036A00;
const SMU_AD1: u32 = 0xF0036A04;
const SMU_AD2: u32 = 0xF0036A08;
const SMU_AD3: u32 = 0xF0036A0C;
const SMU_AD4: u32 = 0xF0036A10;
const SMU_AD5: u32 = 0xF0036A14;
const SMU_AD6: u32 = 0xF0036A18;
const SMU_AD7: u32 = 0xF0036A1C;
const SMU_AD8: u32 = 0xF0036A20;
const SMU_AD9: u32 = 0xF0036A24;
const SMU_AD10: u32 = 0xF0036A28;
const SMU_AD11: u32 = 0xF0036A2C;
const SMU_RMCTL: u32 = 0xF0036B00;
const SMU_RMEF: u32 = 0xF0036B04;
const SMU_RMSTS: u32 = 0xF0036B08;
const SMU_OCS: u32 = 0xF0036FE8;
const SMU_ACCEN1: u32 = 0xF0036FF8;
const SMU_ACCEN0: u32 = 0xF0036FFC;
const MODULE_SMU: u32 = 0xF0036800;
const SMU_CLC: u32 = 0xF0036800;
const SMU_ID: u32 = 0xF0036808;
const SMU_CMD: u32 = 0xF0036820;
const SMU_STS: u32 = 0xF0036824;
const SMU_FSP: u32 = 0xF0036828;
const SMU_AGC: u32 = 0xF003682C;
const SMU_RTC: u32 = 0xF0036830;
const SMU_KEYS: u32 = 0xF0036834;
const SRC_DMA_DMA0_ERR3: u32 = 0xF003834C;
const SRC_DMA_DMA0_CH0: u32 = 0xF0038370;
const SRC_DMA_DMA0_CH1: u32 = 0xF0038374;
const SRC_DMA_DMA0_CH2: u32 = 0xF0038378;
const SRC_DMA_DMA0_CH3: u32 = 0xF003837C;
const SRC_DMA_DMA0_CH4: u32 = 0xF0038380;
const SRC_DMA_DMA0_CH5: u32 = 0xF0038384;
const SRC_XBAR0: u32 = 0xF0038030;
const SRC_DMA_DMA0_CH6: u32 = 0xF0038388;
const SRC_DMA_DMA0_CH7: u32 = 0xF003838C;
const SRC_DMA_DMA0_CH8: u32 = 0xF0038390;
const SRC_DMA_DMA0_CH9: u32 = 0xF0038394;
const SRC_CERBERUS_CERBERUS_SR0: u32 = 0xF0038040;
const SRC_DMA_DMA0_CH10: u32 = 0xF0038398;
const SRC_DMA_DMA0_CH11: u32 = 0xF003839C;
const SRC_DMA_DMA0_CH12: u32 = 0xF00383A0;
const SRC_DMA_DMA0_CH13: u32 = 0xF00383A4;
const SRC_DMA_DMA0_CH14: u32 = 0xF00383A8;
const SRC_DMA_DMA0_CH15: u32 = 0xF00383AC;
const SRC_DMA_DMA0_CH16: u32 = 0xF00383B0;
const SRC_DMA_DMA0_CH17: u32 = 0xF00383B4;
const SRC_DMA_DMA0_CH18: u32 = 0xF00383B8;
const SRC_DMA_DMA0_CH19: u32 = 0xF00383BC;
const SRC_CERBERUS_CERBERUS_SR1: u32 = 0xF0038044;
const SRC_DMA_DMA0_CH20: u32 = 0xF00383C0;
const SRC_DMA_DMA0_CH21: u32 = 0xF00383C4;
const SRC_DMA_DMA0_CH22: u32 = 0xF00383C8;
const SRC_DMA_DMA0_CH23: u32 = 0xF00383CC;
const SRC_DMA_DMA0_CH24: u32 = 0xF00383D0;
const SRC_DMA_DMA0_CH25: u32 = 0xF00383D4;
const SRC_DMA_DMA0_CH26: u32 = 0xF00383D8;
const SRC_DMA_DMA0_CH27: u32 = 0xF00383DC;
const SRC_DMA_DMA0_CH28: u32 = 0xF00383E0;
const SRC_DMA_DMA0_CH29: u32 = 0xF00383E4;
const SRC_ASCLIN_ASCLIN0_TX: u32 = 0xF0038050;
const SRC_DMA_DMA0_CH30: u32 = 0xF00383E8;
const SRC_DMA_DMA0_CH31: u32 = 0xF00383EC;
const SRC_DMA_DMA0_CH32: u32 = 0xF00383F0;
const SRC_DMA_DMA0_CH33: u32 = 0xF00383F4;
const SRC_DMA_DMA0_CH34: u32 = 0xF00383F8;
const SRC_DMA_DMA0_CH35: u32 = 0xF00383FC;
const SRC_DMA_DMA0_CH36: u32 = 0xF0038400;
const SRC_DMA_DMA0_CH37: u32 = 0xF0038404;
const SRC_DMA_DMA0_CH38: u32 = 0xF0038408;
const SRC_DMA_DMA0_CH39: u32 = 0xF003840C;
const SRC_ASCLIN_ASCLIN0_RX: u32 = 0xF0038054;
const SRC_DMA_DMA0_CH40: u32 = 0xF0038410;
const SRC_DMA_DMA0_CH41: u32 = 0xF0038414;
const SRC_DMA_DMA0_CH42: u32 = 0xF0038418;
const SRC_DMA_DMA0_CH43: u32 = 0xF003841C;
const SRC_DMA_DMA0_CH44: u32 = 0xF0038420;
const SRC_DMA_DMA0_CH45: u32 = 0xF0038424;
const SRC_DMA_DMA0_CH46: u32 = 0xF0038428;
const SRC_DMA_DMA0_CH47: u32 = 0xF003842C;
const SRC_DMA_DMA0_CH48: u32 = 0xF0038430;
const SRC_DMA_DMA0_CH49: u32 = 0xF0038434;
const SRC_ASCLIN_ASCLIN0_ERR: u32 = 0xF0038058;
const SRC_DMA_DMA0_CH50: u32 = 0xF0038438;
const SRC_DMA_DMA0_CH51: u32 = 0xF003843C;
const SRC_DMA_DMA0_CH52: u32 = 0xF0038440;
const SRC_DMA_DMA0_CH53: u32 = 0xF0038444;
const SRC_DMA_DMA0_CH54: u32 = 0xF0038448;
const SRC_DMA_DMA0_CH55: u32 = 0xF003844C;
const SRC_DMA_DMA0_CH56: u32 = 0xF0038450;
const SRC_DMA_DMA0_CH57: u32 = 0xF0038454;
const SRC_DMA_DMA0_CH58: u32 = 0xF0038458;
const SRC_DMA_DMA0_CH59: u32 = 0xF003845C;
const SRC_ASCLIN_ASCLIN1_TX: u32 = 0xF003805C;
const SRC_DMA_DMA0_CH60: u32 = 0xF0038460;
const SRC_DMA_DMA0_CH61: u32 = 0xF0038464;
const SRC_DMA_DMA0_CH62: u32 = 0xF0038468;
const SRC_DMA_DMA0_CH63: u32 = 0xF003846C;
const SRC_DMA_DMA0_CH64: u32 = 0xF0038470;
const SRC_DMA_DMA0_CH65: u32 = 0xF0038474;
const SRC_DMA_DMA0_CH66: u32 = 0xF0038478;
const SRC_DMA_DMA0_CH67: u32 = 0xF003847C;
const SRC_DMA_DMA0_CH68: u32 = 0xF0038480;
const SRC_DMA_DMA0_CH69: u32 = 0xF0038484;
const SRC_ASCLIN_ASCLIN1_RX: u32 = 0xF0038060;
const SRC_DMA_DMA0_CH70: u32 = 0xF0038488;
const SRC_DMA_DMA0_CH71: u32 = 0xF003848C;
const SRC_DMA_DMA0_CH72: u32 = 0xF0038490;
const SRC_DMA_DMA0_CH73: u32 = 0xF0038494;
const SRC_DMA_DMA0_CH74: u32 = 0xF0038498;
const SRC_DMA_DMA0_CH75: u32 = 0xF003849C;
const SRC_DMA_DMA0_CH76: u32 = 0xF00384A0;
const SRC_DMA_DMA0_CH77: u32 = 0xF00384A4;
const SRC_DMA_DMA0_CH78: u32 = 0xF00384A8;
const SRC_DMA_DMA0_CH79: u32 = 0xF00384AC;
const SRC_ASCLIN_ASCLIN1_ERR: u32 = 0xF0038064;
const SRC_DMA_DMA0_CH80: u32 = 0xF00384B0;
const SRC_DMA_DMA0_CH81: u32 = 0xF00384B4;
const SRC_DMA_DMA0_CH82: u32 = 0xF00384B8;
const SRC_DMA_DMA0_CH83: u32 = 0xF00384BC;
const SRC_DMA_DMA0_CH84: u32 = 0xF00384C0;
const SRC_DMA_DMA0_CH85: u32 = 0xF00384C4;
const SRC_DMA_DMA0_CH86: u32 = 0xF00384C8;
const SRC_DMA_DMA0_CH87: u32 = 0xF00384CC;
const SRC_DMA_DMA0_CH88: u32 = 0xF00384D0;
const SRC_DMA_DMA0_CH89: u32 = 0xF00384D4;
const SRC_ASCLIN_ASCLIN2_TX: u32 = 0xF0038068;
const SRC_DMA_DMA0_CH90: u32 = 0xF00384D8;
const SRC_DMA_DMA0_CH91: u32 = 0xF00384DC;
const SRC_DMA_DMA0_CH92: u32 = 0xF00384E0;
const SRC_DMA_DMA0_CH93: u32 = 0xF00384E4;
const SRC_DMA_DMA0_CH94: u32 = 0xF00384E8;
const SRC_DMA_DMA0_CH95: u32 = 0xF00384EC;
const SRC_DMA_DMA0_CH96: u32 = 0xF00384F0;
const SRC_DMA_DMA0_CH97: u32 = 0xF00384F4;
const SRC_DMA_DMA0_CH98: u32 = 0xF00384F8;
const SRC_DMA_DMA0_CH99: u32 = 0xF00384FC;
const SRC_ASCLIN_ASCLIN2_RX: u32 = 0xF003806C;
const SRC_DMA_DMA0_CH100: u32 = 0xF0038500;
const SRC_DMA_DMA0_CH101: u32 = 0xF0038504;
const SRC_DMA_DMA0_CH102: u32 = 0xF0038508;
const SRC_DMA_DMA0_CH103: u32 = 0xF003850C;
const SRC_DMA_DMA0_CH104: u32 = 0xF0038510;
const SRC_DMA_DMA0_CH105: u32 = 0xF0038514;
const SRC_DMA_DMA0_CH106: u32 = 0xF0038518;
const SRC_DMA_DMA0_CH107: u32 = 0xF003851C;
const SRC_DMA_DMA0_CH108: u32 = 0xF0038520;
const SRC_DMA_DMA0_CH109: u32 = 0xF0038524;
const SRC_ASCLIN_ASCLIN2_ERR: u32 = 0xF0038070;
const SRC_DMA_DMA0_CH110: u32 = 0xF0038528;
const SRC_DMA_DMA0_CH111: u32 = 0xF003852C;
const SRC_DMA_DMA0_CH112: u32 = 0xF0038530;
const SRC_DMA_DMA0_CH113: u32 = 0xF0038534;
const SRC_DMA_DMA0_CH114: u32 = 0xF0038538;
const SRC_DMA_DMA0_CH115: u32 = 0xF003853C;
const SRC_DMA_DMA0_CH116: u32 = 0xF0038540;
const SRC_DMA_DMA0_CH117: u32 = 0xF0038544;
const SRC_DMA_DMA0_CH118: u32 = 0xF0038548;
const SRC_DMA_DMA0_CH119: u32 = 0xF003854C;
const SRC_ASCLIN_ASCLIN3_TX: u32 = 0xF0038074;
const SRC_DMA_DMA0_CH120: u32 = 0xF0038550;
const SRC_DMA_DMA0_CH121: u32 = 0xF0038554;
const SRC_DMA_DMA0_CH122: u32 = 0xF0038558;
const SRC_DMA_DMA0_CH123: u32 = 0xF003855C;
const SRC_DMA_DMA0_CH124: u32 = 0xF0038560;
const SRC_DMA_DMA0_CH125: u32 = 0xF0038564;
const SRC_DMA_DMA0_CH126: u32 = 0xF0038568;
const SRC_DMA_DMA0_CH127: u32 = 0xF003856C;
const SRC_GETH_GETH0_SR0: u32 = 0xF0038580;
const SRC_GETH_GETH0_SR1: u32 = 0xF0038584;
const SRC_ASCLIN_ASCLIN3_RX: u32 = 0xF0038078;
const SRC_GETH_GETH0_SR2: u32 = 0xF0038588;
const SRC_GETH_GETH0_SR3: u32 = 0xF003858C;
const SRC_GETH_GETH0_SR4: u32 = 0xF0038590;
const SRC_GETH_GETH0_SR5: u32 = 0xF0038594;
const SRC_GETH_GETH0_SR6: u32 = 0xF0038598;
const SRC_GETH_GETH0_SR7: u32 = 0xF003859C;
const SRC_GETH_GETH0_SR8: u32 = 0xF00385A0;
const SRC_GETH_GETH0_SR9: u32 = 0xF00385A4;
const SRC_CAN_CAN0_INT0: u32 = 0xF00385B0;
const SRC_CAN_CAN0_INT1: u32 = 0xF00385B4;
const SRC_ASCLIN_ASCLIN3_ERR: u32 = 0xF003807C;
const SRC_CAN_CAN0_INT2: u32 = 0xF00385B8;
const SRC_CAN_CAN0_INT3: u32 = 0xF00385BC;
const SRC_CAN_CAN0_INT4: u32 = 0xF00385C0;
const SRC_CAN_CAN0_INT5: u32 = 0xF00385C4;
const SRC_CAN_CAN0_INT6: u32 = 0xF00385C8;
const SRC_CAN_CAN0_INT7: u32 = 0xF00385CC;
const SRC_CAN_CAN0_INT8: u32 = 0xF00385D0;
const SRC_CAN_CAN0_INT9: u32 = 0xF00385D4;
const SRC_CAN_CAN0_INT10: u32 = 0xF00385D8;
const SRC_CAN_CAN0_INT11: u32 = 0xF00385DC;
const SRC_ASCLIN_ASCLIN4_TX: u32 = 0xF0038080;
const SRC_CAN_CAN0_INT12: u32 = 0xF00385E0;
const SRC_CAN_CAN0_INT13: u32 = 0xF00385E4;
const SRC_CAN_CAN0_INT14: u32 = 0xF00385E8;
const SRC_CAN_CAN0_INT15: u32 = 0xF00385EC;
const SRC_CAN_CAN1_INT0: u32 = 0xF00385F0;
const SRC_CAN_CAN1_INT1: u32 = 0xF00385F4;
const SRC_CAN_CAN1_INT2: u32 = 0xF00385F8;
const SRC_CAN_CAN1_INT3: u32 = 0xF00385FC;
const SRC_CAN_CAN1_INT4: u32 = 0xF0038600;
const SRC_CAN_CAN1_INT5: u32 = 0xF0038604;
const SRC_ASCLIN_ASCLIN4_RX: u32 = 0xF0038084;
const SRC_CAN_CAN1_INT6: u32 = 0xF0038608;
const SRC_CAN_CAN1_INT7: u32 = 0xF003860C;
const SRC_CAN_CAN1_INT8: u32 = 0xF0038610;
const SRC_CAN_CAN1_INT9: u32 = 0xF0038614;
const SRC_CAN_CAN1_INT10: u32 = 0xF0038618;
const SRC_CAN_CAN1_INT11: u32 = 0xF003861C;
const SRC_CAN_CAN1_INT12: u32 = 0xF0038620;
const SRC_CAN_CAN1_INT13: u32 = 0xF0038624;
const SRC_CAN_CAN1_INT14: u32 = 0xF0038628;
const SRC_CAN_CAN1_INT15: u32 = 0xF003862C;
const SRC_ASCLIN_ASCLIN4_ERR: u32 = 0xF0038088;
const SRC_VADC_G0_SR0: u32 = 0xF0038670;
const SRC_VADC_G0_SR1: u32 = 0xF0038674;
const SRC_VADC_G0_SR2: u32 = 0xF0038678;
const SRC_VADC_G0_SR3: u32 = 0xF003867C;
const SRC_VADC_G1_SR0: u32 = 0xF0038680;
const SRC_VADC_G1_SR1: u32 = 0xF0038684;
const SRC_VADC_G1_SR2: u32 = 0xF0038688;
const SRC_VADC_G1_SR3: u32 = 0xF003868C;
const SRC_VADC_G2_SR0: u32 = 0xF0038690;
const SRC_VADC_G2_SR1: u32 = 0xF0038694;
const SRC_ASCLIN_ASCLIN5_TX: u32 = 0xF003808C;
const SRC_VADC_G2_SR2: u32 = 0xF0038698;
const SRC_VADC_G2_SR3: u32 = 0xF003869C;
const SRC_VADC_G3_SR0: u32 = 0xF00386A0;
const SRC_VADC_G3_SR1: u32 = 0xF00386A4;
const SRC_VADC_G3_SR2: u32 = 0xF00386A8;
const SRC_VADC_G3_SR3: u32 = 0xF00386AC;
const SRC_VADC_G8_SR0: u32 = 0xF00386F0;
const SRC_VADC_G8_SR1: u32 = 0xF00386F4;
const SRC_VADC_G8_SR2: u32 = 0xF00386F8;
const SRC_VADC_G8_SR3: u32 = 0xF00386FC;
const SRC_ASCLIN_ASCLIN5_RX: u32 = 0xF0038090;
const SRC_VADC_G9_SR0: u32 = 0xF0038700;
const SRC_VADC_G9_SR1: u32 = 0xF0038704;
const SRC_VADC_G9_SR2: u32 = 0xF0038708;
const SRC_VADC_G9_SR3: u32 = 0xF003870C;
const SRC_VADC_G10_SR0: u32 = 0xF0038710;
const SRC_VADC_G10_SR1: u32 = 0xF0038714;
const SRC_VADC_G10_SR2: u32 = 0xF0038718;
const SRC_VADC_G10_SR3: u32 = 0xF003871C;
const SRC_VADC_G11_SR0: u32 = 0xF0038720;
const SRC_VADC_G11_SR1: u32 = 0xF0038724;
const SRC_ASCLIN_ASCLIN5_ERR: u32 = 0xF0038094;
const SRC_VADC_G11_SR2: u32 = 0xF0038728;
const SRC_VADC_G11_SR3: u32 = 0xF003872C;
const SRC_VADC_FC0_SR0: u32 = 0xF0038730;
const SRC_VADC_FC1_SR0: u32 = 0xF0038734;
const SRC_VADC_FC2_SR0: u32 = 0xF0038738;
const SRC_VADC_FC3_SR0: u32 = 0xF003873C;
const SRC_VADC_CG0_SR0: u32 = 0xF0038750;
const SRC_VADC_CG0_SR1: u32 = 0xF0038754;
const SRC_VADC_CG0_SR2: u32 = 0xF0038758;
const SRC_VADC_CG0_SR3: u32 = 0xF003875C;
const SRC_ASCLIN_ASCLIN6_TX: u32 = 0xF0038098;
const SRC_VADC_CG1_SR0: u32 = 0xF0038760;
const SRC_VADC_CG1_SR1: u32 = 0xF0038764;
const SRC_VADC_CG1_SR2: u32 = 0xF0038768;
const SRC_VADC_CG1_SR3: u32 = 0xF003876C;
const SRC_DSADC_DSADC0_SRM: u32 = 0xF0038770;
const SRC_DSADC_DSADC0_SRA: u32 = 0xF0038774;
const SRC_DSADC_DSADC1_SRM: u32 = 0xF0038778;
const SRC_DSADC_DSADC1_SRA: u32 = 0xF003877C;
const SRC_DSADC_DSADC2_SRM: u32 = 0xF0038780;
const SRC_DSADC_DSADC2_SRA: u32 = 0xF0038784;
const SRC_ASCLIN_ASCLIN6_RX: u32 = 0xF003809C;
const SRC_DSADC_DSADC3_SRM: u32 = 0xF0038788;
const SRC_DSADC_DSADC3_SRA: u32 = 0xF003878C;
const SRC_DSADC_DSADC4_SRM: u32 = 0xF0038790;
const SRC_DSADC_DSADC4_SRA: u32 = 0xF0038794;
const SRC_DSADC_DSADC5_SRM: u32 = 0xF0038798;
const SRC_DSADC_DSADC5_SRA: u32 = 0xF003879C;
const SRC_ERAY_ERAY0_INT0: u32 = 0xF0038800;
const SRC_ERAY_ERAY0_INT1: u32 = 0xF0038804;
const SRC_ERAY_ERAY0_TINT0: u32 = 0xF0038808;
const SRC_ERAY_ERAY0_TINT1: u32 = 0xF003880C;
const SRC_ASCLIN_ASCLIN6_ERR: u32 = 0xF00380A0;
const SRC_ERAY_ERAY0_NDAT0: u32 = 0xF0038810;
const SRC_ERAY_ERAY0_NDAT1: u32 = 0xF0038814;
const SRC_ERAY_ERAY0_MBSC0: u32 = 0xF0038818;
const SRC_ERAY_ERAY0_MBSC1: u32 = 0xF003881C;
const SRC_ERAY_ERAY0_OBUSY: u32 = 0xF0038820;
const SRC_ERAY_ERAY0_IBUSY: u32 = 0xF0038824;
const SRC_DMUHOST: u32 = 0xF0038860;
const SRC_DMUFSI: u32 = 0xF0038864;
const SRC_HSM_HSM0_HSM0: u32 = 0xF0038870;
const SRC_HSM_HSM0_HSM1: u32 = 0xF0038874;
const SRC_SCU_SCUERU0: u32 = 0xF0038880;
const SRC_ASCLIN_ASCLIN7_TX: u32 = 0xF00380A4;
const SRC_SCU_SCUERU1: u32 = 0xF0038884;
const SRC_SCU_SCUERU2: u32 = 0xF0038888;
const SRC_SCU_SCUERU3: u32 = 0xF003888C;
const SRC_PMSDTS: u32 = 0xF00388AC;
const SRC_PMS_PMS0_SR: u32 = 0xF00388B0;
const SRC_PMS_PMS1_SR: u32 = 0xF00388B4;
const SRC_PMS_PMS2_SR: u32 = 0xF00388B8;
const SRC_PMS_PMS3_SR: u32 = 0xF00388BC;
const SRC_SCR: u32 = 0xF00388C0;
const SRC_SMU_SMU0_SR0: u32 = 0xF00388D0;
const SRC_SMU_SMU0_SR1: u32 = 0xF00388D4;
const SRC_ASCLIN_ASCLIN7_RX: u32 = 0xF00380A8;
const SRC_SMU_SMU0_SR2: u32 = 0xF00388D8;
const SRC_PSI5_PSI50_SR0: u32 = 0xF00388E0;
const SRC_PSI5_PSI50_SR1: u32 = 0xF00388E4;
const SRC_PSI5_PSI50_SR2: u32 = 0xF00388E8;
const SRC_PSI5_PSI50_SR3: u32 = 0xF00388EC;
const SRC_PSI5_PSI50_SR4: u32 = 0xF00388F0;
const SRC_PSI5_PSI50_SR5: u32 = 0xF00388F4;
const SRC_PSI5_PSI50_SR6: u32 = 0xF00388F8;
const SRC_PSI5_PSI50_SR7: u32 = 0xF00388FC;
const SRC_DAM_DAM0_LI0: u32 = 0xF0038910;
const SRC_ASCLIN_ASCLIN7_ERR: u32 = 0xF00380AC;
const SRC_DAM_DAM0_RI0: u32 = 0xF0038914;
const SRC_DAM_DAM0_LI1: u32 = 0xF0038918;
const SRC_DAM_DAM0_RI1: u32 = 0xF003891C;
const SRC_DAM_DAM0_DR: u32 = 0xF0038920;
const SRC_DAM_DAM0_ERR: u32 = 0xF0038924;
const SRC_PSI5S_PSI5S0_SR0: u32 = 0xF0038950;
const SRC_PSI5S_PSI5S0_SR1: u32 = 0xF0038954;
const SRC_PSI5S_PSI5S0_SR2: u32 = 0xF0038958;
const SRC_PSI5S_PSI5S0_SR3: u32 = 0xF003895C;
const SRC_PSI5S_PSI5S0_SR4: u32 = 0xF0038960;
const SRC_ASCLIN_ASCLIN8_TX: u32 = 0xF00380B0;
const SRC_PSI5S_PSI5S0_SR5: u32 = 0xF0038964;
const SRC_PSI5S_PSI5S0_SR6: u32 = 0xF0038968;
const SRC_PSI5S_PSI5S0_SR7: u32 = 0xF003896C;
const SRC_GPSR_GPSR0_SR0: u32 = 0xF0038990;
const SRC_GPSR_GPSR0_SR1: u32 = 0xF0038994;
const SRC_GPSR_GPSR0_SR2: u32 = 0xF0038998;
const SRC_GPSR_GPSR0_SR3: u32 = 0xF003899C;
const SRC_GPSR_GPSR0_SR4: u32 = 0xF00389A0;
const SRC_GPSR_GPSR0_SR5: u32 = 0xF00389A4;
const SRC_GPSR_GPSR0_SR6: u32 = 0xF00389A8;
const SRC_ASCLIN_ASCLIN8_RX: u32 = 0xF00380B4;
const SRC_GPSR_GPSR0_SR7: u32 = 0xF00389AC;
const SRC_GPSR_GPSR1_SR0: u32 = 0xF00389B0;
const SRC_GPSR_GPSR1_SR1: u32 = 0xF00389B4;
const SRC_GPSR_GPSR1_SR2: u32 = 0xF00389B8;
const SRC_GPSR_GPSR1_SR3: u32 = 0xF00389BC;
const SRC_GPSR_GPSR1_SR4: u32 = 0xF00389C0;
const SRC_GPSR_GPSR1_SR5: u32 = 0xF00389C4;
const SRC_GPSR_GPSR1_SR6: u32 = 0xF00389C8;
const SRC_GPSR_GPSR1_SR7: u32 = 0xF00389CC;
const SRC_GPSR_GPSR2_SR0: u32 = 0xF00389D0;
const SRC_ASCLIN_ASCLIN8_ERR: u32 = 0xF00380B8;
const SRC_GPSR_GPSR2_SR1: u32 = 0xF00389D4;
const SRC_GPSR_GPSR2_SR2: u32 = 0xF00389D8;
const SRC_GPSR_GPSR2_SR3: u32 = 0xF00389DC;
const SRC_GPSR_GPSR2_SR4: u32 = 0xF00389E0;
const SRC_GPSR_GPSR2_SR5: u32 = 0xF00389E4;
const SRC_GPSR_GPSR2_SR6: u32 = 0xF00389E8;
const SRC_GPSR_GPSR2_SR7: u32 = 0xF00389EC;
const SRC_GTM_AEIIRQ: u32 = 0xF0038A70;
const SRC_GTM_ARUIRQ0: u32 = 0xF0038A74;
const SRC_GTM_ARUIRQ1: u32 = 0xF0038A78;
const SRC_ASCLIN_ASCLIN9_TX: u32 = 0xF00380BC;
const SRC_GTM_ARUIRQ2: u32 = 0xF0038A7C;
const SRC_GTM_BRCIRQ: u32 = 0xF0038A80;
const SRC_GTM_CMBIRQ: u32 = 0xF0038A84;
const SRC_GTM_SPEIRQ0: u32 = 0xF0038A88;
const SRC_GTM_SPEIRQ1: u32 = 0xF0038A8C;
const SRC_GTM_PSM0_0: u32 = 0xF0038AA0;
const SRC_GTM_PSM0_1: u32 = 0xF0038AA4;
const SRC_GTM_PSM0_2: u32 = 0xF0038AA8;
const SRC_GTM_PSM0_3: u32 = 0xF0038AAC;
const SRC_GTM_PSM0_4: u32 = 0xF0038AB0;
const SRC_ASCLIN_ASCLIN9_RX: u32 = 0xF00380C0;
const SRC_GTM_PSM0_5: u32 = 0xF0038AB4;
const SRC_GTM_PSM0_6: u32 = 0xF0038AB8;
const SRC_GTM_PSM0_7: u32 = 0xF0038ABC;
const SRC_GTM_DPLL0: u32 = 0xF0038B00;
const SRC_GTM_DPLL1: u32 = 0xF0038B04;
const SRC_GTM_DPLL2: u32 = 0xF0038B08;
const SRC_GTM_DPLL3: u32 = 0xF0038B0C;
const SRC_GTM_DPLL4: u32 = 0xF0038B10;
const SRC_GTM_DPLL5: u32 = 0xF0038B14;
const SRC_GTM_DPLL6: u32 = 0xF0038B18;
const SRC_ASCLIN_ASCLIN9_ERR: u32 = 0xF00380C4;
const SRC_GTM_DPLL7: u32 = 0xF0038B1C;
const SRC_GTM_DPLL8: u32 = 0xF0038B20;
const SRC_GTM_DPLL9: u32 = 0xF0038B24;
const SRC_GTM_DPLL10: u32 = 0xF0038B28;
const SRC_GTM_DPLL11: u32 = 0xF0038B2C;
const SRC_GTM_DPLL12: u32 = 0xF0038B30;
const SRC_GTM_DPLL13: u32 = 0xF0038B34;
const SRC_GTM_DPLL14: u32 = 0xF0038B38;
const SRC_GTM_DPLL15: u32 = 0xF0038B3C;
const SRC_GTM_DPLL16: u32 = 0xF0038B40;
const SRC_ASCLIN_ASCLIN10_TX: u32 = 0xF00380C8;
const SRC_GTM_DPLL17: u32 = 0xF0038B44;
const SRC_GTM_DPLL18: u32 = 0xF0038B48;
const SRC_GTM_DPLL19: u32 = 0xF0038B4C;
const SRC_GTM_DPLL20: u32 = 0xF0038B50;
const SRC_GTM_DPLL21: u32 = 0xF0038B54;
const SRC_GTM_DPLL22: u32 = 0xF0038B58;
const SRC_GTM_DPLL23: u32 = 0xF0038B5C;
const SRC_GTM_DPLL24: u32 = 0xF0038B60;
const SRC_GTM_DPLL25: u32 = 0xF0038B64;
const SRC_GTM_DPLL26: u32 = 0xF0038B68;
const SRC_ASCLIN_ASCLIN10_RX: u32 = 0xF00380CC;
const SRC_GTM_ERR: u32 = 0xF0038B70;
const SRC_GTM_TIM0_0: u32 = 0xF0038B90;
const SRC_GTM_TIM0_1: u32 = 0xF0038B94;
const SRC_GTM_TIM0_2: u32 = 0xF0038B98;
const SRC_GTM_TIM0_3: u32 = 0xF0038B9C;
const SRC_GTM_TIM0_4: u32 = 0xF0038BA0;
const SRC_GTM_TIM0_5: u32 = 0xF0038BA4;
const SRC_GTM_TIM0_6: u32 = 0xF0038BA8;
const SRC_GTM_TIM0_7: u32 = 0xF0038BAC;
const SRC_GTM_TIM1_0: u32 = 0xF0038BB0;
const SRC_ASCLIN_ASCLIN10_ERR: u32 = 0xF00380D0;
const SRC_GTM_TIM1_1: u32 = 0xF0038BB4;
const SRC_GTM_TIM1_2: u32 = 0xF0038BB8;
const SRC_GTM_TIM1_3: u32 = 0xF0038BBC;
const SRC_GTM_TIM1_4: u32 = 0xF0038BC0;
const SRC_GTM_TIM1_5: u32 = 0xF0038BC4;
const SRC_GTM_TIM1_6: u32 = 0xF0038BC8;
const SRC_GTM_TIM1_7: u32 = 0xF0038BCC;
const SRC_GTM_TIM2_0: u32 = 0xF0038BD0;
const SRC_GTM_TIM2_1: u32 = 0xF0038BD4;
const SRC_GTM_TIM2_2: u32 = 0xF0038BD8;
const SRC_ASCLIN_ASCLIN11_TX: u32 = 0xF00380D4;
const SRC_GTM_TIM2_3: u32 = 0xF0038BDC;
const SRC_GTM_TIM2_4: u32 = 0xF0038BE0;
const SRC_GTM_TIM2_5: u32 = 0xF0038BE4;
const SRC_GTM_TIM2_6: u32 = 0xF0038BE8;
const SRC_GTM_TIM2_7: u32 = 0xF0038BEC;
const SRC_GTM_TIM3_0: u32 = 0xF0038BF0;
const SRC_GTM_TIM3_1: u32 = 0xF0038BF4;
const SRC_GTM_TIM3_2: u32 = 0xF0038BF8;
const SRC_GTM_TIM3_3: u32 = 0xF0038BFC;
const SRC_GTM_TIM3_4: u32 = 0xF0038C00;
const SRC_ASCLIN_ASCLIN11_RX: u32 = 0xF00380D8;
const SRC_GTM_TIM3_5: u32 = 0xF0038C04;
const SRC_GTM_TIM3_6: u32 = 0xF0038C08;
const SRC_GTM_TIM3_7: u32 = 0xF0038C0C;
const SRC_GTM_TIM4_0: u32 = 0xF0038C10;
const SRC_GTM_TIM4_1: u32 = 0xF0038C14;
const SRC_GTM_TIM4_2: u32 = 0xF0038C18;
const SRC_GTM_TIM4_3: u32 = 0xF0038C1C;
const SRC_GTM_TIM4_4: u32 = 0xF0038C20;
const SRC_GTM_TIM4_5: u32 = 0xF0038C24;
const SRC_GTM_TIM4_6: u32 = 0xF0038C28;
const SRC_ASCLIN_ASCLIN11_ERR: u32 = 0xF00380DC;
const SRC_GTM_TIM4_7: u32 = 0xF0038C2C;
const SRC_GTM_TIM5_0: u32 = 0xF0038C30;
const SRC_GTM_TIM5_1: u32 = 0xF0038C34;
const SRC_GTM_TIM5_2: u32 = 0xF0038C38;
const SRC_GTM_TIM5_3: u32 = 0xF0038C3C;
const SRC_GTM_TIM5_4: u32 = 0xF0038C40;
const SRC_GTM_TIM5_5: u32 = 0xF0038C44;
const SRC_GTM_TIM5_6: u32 = 0xF0038C48;
const SRC_GTM_TIM5_7: u32 = 0xF0038C4C;
const SRC_GTM_MCS0_0: u32 = 0xF0038CB0;
const SRC_MTUDONE: u32 = 0xF00380EC;
const SRC_GTM_MCS0_1: u32 = 0xF0038CB4;
const SRC_GTM_MCS0_2: u32 = 0xF0038CB8;
const SRC_GTM_MCS0_3: u32 = 0xF0038CBC;
const SRC_GTM_MCS0_4: u32 = 0xF0038CC0;
const SRC_GTM_MCS0_5: u32 = 0xF0038CC4;
const SRC_QSPI_QSPI0_TX: u32 = 0xF00380F0;
const SRC_GTM_MCS0_6: u32 = 0xF0038CC8;
const SRC_GTM_MCS0_7: u32 = 0xF0038CCC;
const SRC_GTM_MCS1_0: u32 = 0xF0038CD0;
const SRC_GTM_MCS1_1: u32 = 0xF0038CD4;
const SRC_GTM_MCS1_2: u32 = 0xF0038CD8;
const SRC_GTM_MCS1_3: u32 = 0xF0038CDC;
const SRC_GTM_MCS1_4: u32 = 0xF0038CE0;
const SRC_GTM_MCS1_5: u32 = 0xF0038CE4;
const SRC_GTM_MCS1_6: u32 = 0xF0038CE8;
const SRC_GTM_MCS1_7: u32 = 0xF0038CEC;
const SRC_QSPI_QSPI0_RX: u32 = 0xF00380F4;
const SRC_GTM_MCS2_0: u32 = 0xF0038CF0;
const SRC_GTM_MCS2_1: u32 = 0xF0038CF4;
const SRC_GTM_MCS2_2: u32 = 0xF0038CF8;
const SRC_GTM_MCS2_3: u32 = 0xF0038CFC;
const SRC_GTM_MCS2_4: u32 = 0xF0038D00;
const SRC_GTM_MCS2_5: u32 = 0xF0038D04;
const SRC_GTM_MCS2_6: u32 = 0xF0038D08;
const SRC_GTM_MCS2_7: u32 = 0xF0038D0C;
const SRC_GTM_MCS3_0: u32 = 0xF0038D10;
const SRC_GTM_MCS3_1: u32 = 0xF0038D14;
const SRC_QSPI_QSPI0_ERR: u32 = 0xF00380F8;
const SRC_GTM_MCS3_2: u32 = 0xF0038D18;
const SRC_GTM_MCS3_3: u32 = 0xF0038D1C;
const SRC_GTM_MCS3_4: u32 = 0xF0038D20;
const SRC_GTM_MCS3_5: u32 = 0xF0038D24;
const SRC_GTM_MCS3_6: u32 = 0xF0038D28;
const SRC_GTM_MCS3_7: u32 = 0xF0038D2C;
const SRC_GTM_MCS4_0: u32 = 0xF0038D30;
const SRC_GTM_MCS4_1: u32 = 0xF0038D34;
const SRC_GTM_MCS4_2: u32 = 0xF0038D38;
const SRC_GTM_MCS4_3: u32 = 0xF0038D3C;
const SRC_QSPI_QSPI0_PT: u32 = 0xF00380FC;
const SRC_GTM_MCS4_4: u32 = 0xF0038D40;
const SRC_GTM_MCS4_5: u32 = 0xF0038D44;
const SRC_GTM_MCS4_6: u32 = 0xF0038D48;
const SRC_GTM_MCS4_7: u32 = 0xF0038D4C;
const SRC_GTM_TOM0_0: u32 = 0xF0038E10;
const SRC_GTM_TOM0_1: u32 = 0xF0038E14;
const SRC_GTM_TOM0_2: u32 = 0xF0038E18;
const SRC_GTM_TOM0_3: u32 = 0xF0038E1C;
const SRC_GTM_TOM0_4: u32 = 0xF0038E20;
const SRC_GTM_TOM0_5: u32 = 0xF0038E24;
const SRC_QSPI_QSPI0_U: u32 = 0xF0038100;
const SRC_GTM_TOM0_6: u32 = 0xF0038E28;
const SRC_GTM_TOM0_7: u32 = 0xF0038E2C;
const SRC_GTM_TOM1_0: u32 = 0xF0038E30;
const SRC_GTM_TOM1_1: u32 = 0xF0038E34;
const SRC_GTM_TOM1_2: u32 = 0xF0038E38;
const SRC_GTM_TOM1_3: u32 = 0xF0038E3C;
const SRC_GTM_TOM1_4: u32 = 0xF0038E40;
const SRC_GTM_TOM1_5: u32 = 0xF0038E44;
const SRC_GTM_TOM1_6: u32 = 0xF0038E48;
const SRC_GTM_TOM1_7: u32 = 0xF0038E4C;
const SRC_QSPI_QSPI1_TX: u32 = 0xF0038104;
const SRC_GTM_TOM2_0: u32 = 0xF0038E50;
const SRC_GTM_TOM2_1: u32 = 0xF0038E54;
const SRC_GTM_TOM2_2: u32 = 0xF0038E58;
const SRC_GTM_TOM2_3: u32 = 0xF0038E5C;
const SRC_GTM_TOM2_4: u32 = 0xF0038E60;
const SRC_GTM_TOM2_5: u32 = 0xF0038E64;
const SRC_GTM_TOM2_6: u32 = 0xF0038E68;
const SRC_GTM_TOM2_7: u32 = 0xF0038E6C;
const SRC_GTM_ATOM0_0: u32 = 0xF0038EF0;
const SRC_GTM_ATOM0_1: u32 = 0xF0038EF4;
const SRC_QSPI_QSPI1_RX: u32 = 0xF0038108;
const SRC_GTM_ATOM0_2: u32 = 0xF0038EF8;
const SRC_GTM_ATOM0_3: u32 = 0xF0038EFC;
const SRC_GTM_ATOM1_0: u32 = 0xF0038F00;
const SRC_GTM_ATOM1_1: u32 = 0xF0038F04;
const SRC_GTM_ATOM1_2: u32 = 0xF0038F08;
const SRC_GTM_ATOM1_3: u32 = 0xF0038F0C;
const SRC_GTM_ATOM2_0: u32 = 0xF0038F10;
const SRC_GTM_ATOM2_1: u32 = 0xF0038F14;
const SRC_GTM_ATOM2_2: u32 = 0xF0038F18;
const SRC_GTM_ATOM2_3: u32 = 0xF0038F1C;
const SRC_QSPI_QSPI1_ERR: u32 = 0xF003810C;
const SRC_GTM_ATOM3_0: u32 = 0xF0038F20;
const SRC_GTM_ATOM3_1: u32 = 0xF0038F24;
const SRC_GTM_ATOM3_2: u32 = 0xF0038F28;
const SRC_GTM_ATOM3_3: u32 = 0xF0038F2C;
const SRC_GTM_ATOM4_0: u32 = 0xF0038F30;
const SRC_GTM_ATOM4_1: u32 = 0xF0038F34;
const SRC_GTM_ATOM4_2: u32 = 0xF0038F38;
const SRC_GTM_ATOM4_3: u32 = 0xF0038F3C;
const SRC_GTM_ATOM5_0: u32 = 0xF0038F40;
const SRC_GTM_ATOM5_1: u32 = 0xF0038F44;
const SRC_QSPI_QSPI1_PT: u32 = 0xF0038110;
const SRC_GTM_ATOM5_2: u32 = 0xF0038F48;
const SRC_GTM_ATOM5_3: u32 = 0xF0038F4C;
const SRC_GTM_MCSW0: u32 = 0xF0038FD0;
const SRC_GTM_MCSW1: u32 = 0xF0038FD4;
const SRC_GTM_MCSW2: u32 = 0xF0038FD8;
const SRC_GTM_MCSW3: u32 = 0xF0038FDC;
const SRC_GTM_MCSW4: u32 = 0xF0038FE0;
const SRC_GTM_MCSW5: u32 = 0xF0038FE4;
const SRC_GTM_MCSW6: u32 = 0xF0038FE8;
const SRC_GTM_MCSW7: u32 = 0xF0038FEC;
const SRC_QSPI_QSPI1_U: u32 = 0xF0038114;
const SRC_GTM_MCSW8: u32 = 0xF0038FF0;
const SRC_GTM_MCSW9: u32 = 0xF0038FF4;
const SRC_QSPI_QSPI2_TX: u32 = 0xF0038118;
const SRC_QSPI_QSPI2_RX: u32 = 0xF003811C;
const SRC_QSPI_QSPI2_ERR: u32 = 0xF0038120;
const SRC_QSPI_QSPI2_PT: u32 = 0xF0038124;
const SRC_QSPI_QSPI2_U: u32 = 0xF0038128;
const SRC_QSPI_QSPI3_TX: u32 = 0xF003812C;
const SRC_QSPI_QSPI3_RX: u32 = 0xF0038130;
const SRC_QSPI_QSPI3_ERR: u32 = 0xF0038134;
const SRC_QSPI_QSPI3_PT: u32 = 0xF0038138;
const SRC_QSPI_QSPI3_U: u32 = 0xF003813C;
const SRC_QSPI_QSPI4_TX: u32 = 0xF0038140;
const SRC_QSPI_QSPI4_RX: u32 = 0xF0038144;
const SRC_QSPI_QSPI4_ERR: u32 = 0xF0038148;
const SRC_QSPI_QSPI4_PT: u32 = 0xF003814C;
const SRC_QSPI_QSPI4_U: u32 = 0xF0038150;
const SRC_HSCT_HSCT0_SR: u32 = 0xF0038180;
const SRC_HSSL_HSSL0_CH0_COK: u32 = 0xF0038190;
const SRC_HSSL_HSSL0_CH0_RDI: u32 = 0xF0038194;
const SRC_HSSL_HSSL0_CH0_ERR: u32 = 0xF0038198;
const SRC_HSSL_HSSL0_CH0_TRG: u32 = 0xF003819C;
const SRC_HSSL_HSSL0_CH1_COK: u32 = 0xF00381A0;
const SRC_HSSL_HSSL0_CH1_RDI: u32 = 0xF00381A4;
const SRC_HSSL_HSSL0_CH1_ERR: u32 = 0xF00381A8;
const SRC_HSSL_HSSL0_CH1_TRG: u32 = 0xF00381AC;
const SRC_HSSL_HSSL0_CH2_COK: u32 = 0xF00381B0;
const SRC_HSSL_HSSL0_CH2_RDI: u32 = 0xF00381B4;
const SRC_HSSL_HSSL0_CH2_ERR: u32 = 0xF00381B8;
const SRC_HSSL_HSSL0_CH2_TRG: u32 = 0xF00381BC;
const SRC_HSSL_HSSL0_CH3_COK: u32 = 0xF00381C0;
const SRC_HSSL_HSSL0_CH3_RDI: u32 = 0xF00381C4;
const SRC_HSSL_HSSL0_CH3_ERR: u32 = 0xF00381C8;
const SRC_HSSL_HSSL0_CH3_TRG: u32 = 0xF00381CC;
const SRC_HSSL_HSSL0_EXI: u32 = 0xF00381D0;
const SRC_I2C_I2C0_DTR: u32 = 0xF0038220;
const MODULE_SRC: u32 = 0xF0038000;
const SRC_I2C_I2C0_ERR: u32 = 0xF0038224;
const SRC_I2C_I2C0_P: u32 = 0xF0038228;
const SRC_SENT_SENT0_SR: u32 = 0xF0038240;
const SRC_SENT_SENT1_SR: u32 = 0xF0038244;
const SRC_SENT_SENT2_SR: u32 = 0xF0038248;
const SRC_SENT_SENT3_SR: u32 = 0xF003824C;
const SRC_SENT_SENT4_SR: u32 = 0xF0038250;
const SRC_SENT_SENT5_SR: u32 = 0xF0038254;
const SRC_SENT_SENT6_SR: u32 = 0xF0038258;
const SRC_SENT_SENT7_SR: u32 = 0xF003825C;
const SRC_SENT_SENT8_SR: u32 = 0xF0038260;
const SRC_SENT_SENT9_SR: u32 = 0xF0038264;
const SRC_MSC_MSC0_SR0: u32 = 0xF0038270;
const SRC_CPU_CPU0_SB: u32 = 0xF0038000;
const SRC_MSC_MSC0_SR1: u32 = 0xF0038274;
const SRC_MSC_MSC0_SR2: u32 = 0xF0038278;
const SRC_MSC_MSC0_SR3: u32 = 0xF003827C;
const SRC_MSC_MSC0_SR4: u32 = 0xF0038280;
const SRC_MSC_MSC1_SR0: u32 = 0xF0038284;
const SRC_MSC_MSC1_SR1: u32 = 0xF0038288;
const SRC_MSC_MSC1_SR2: u32 = 0xF003828C;
const SRC_MSC_MSC1_SR3: u32 = 0xF0038290;
const SRC_MSC_MSC1_SR4: u32 = 0xF0038294;
const SRC_CCU6_CCU0_SR0: u32 = 0xF00382C0;
const SRC_CPU_CPU1_SB: u32 = 0xF0038004;
const SRC_CCU6_CCU0_SR1: u32 = 0xF00382C4;
const SRC_CCU6_CCU0_SR2: u32 = 0xF00382C8;
const SRC_CCU6_CCU0_SR3: u32 = 0xF00382CC;
const SRC_CCU6_CCU1_SR0: u32 = 0xF00382D0;
const SRC_CCU6_CCU1_SR1: u32 = 0xF00382D4;
const SRC_CCU6_CCU1_SR2: u32 = 0xF00382D8;
const SRC_CCU6_CCU1_SR3: u32 = 0xF00382DC;
const SRC_GPT12_GPT120_CIRQ: u32 = 0xF00382E0;
const SRC_GPT12_GPT120_T2: u32 = 0xF00382E4;
const SRC_GPT12_GPT120_T3: u32 = 0xF00382E8;
const SRC_CPU_CPU2_SB: u32 = 0xF0038008;
const SRC_GPT12_GPT120_T4: u32 = 0xF00382EC;
const SRC_GPT12_GPT120_T5: u32 = 0xF00382F0;
const SRC_GPT12_GPT120_T6: u32 = 0xF00382F4;
const SRC_STM_STM0_SR0: u32 = 0xF0038300;
const SRC_STM_STM0_SR1: u32 = 0xF0038304;
const SRC_STM_STM1_SR0: u32 = 0xF0038308;
const SRC_STM_STM1_SR1: u32 = 0xF003830C;
const SRC_STM_STM2_SR0: u32 = 0xF0038310;
const SRC_STM_STM2_SR1: u32 = 0xF0038314;
const SRC_FCE_FCE0_SR: u32 = 0xF0038330;
const SRC_SBCU: u32 = 0xF0038020;
const SRC_DMA_DMA0_ERR0: u32 = 0xF0038340;
const SRC_DMA_DMA0_ERR1: u32 = 0xF0038344;
const SRC_DMA_DMA0_ERR2: u32 = 0xF0038348;
const STM0_TIM4: u32 = 0xF0001020;
const STM0_TIM5: u32 = 0xF0001024;
const STM0_TIM6: u32 = 0xF0001028;
const STM0_CAP: u32 = 0xF000102C;
const STM0_CMP0: u32 = 0xF0001030;
const STM0_CMP1: u32 = 0xF0001034;
const STM0_CMCON: u32 = 0xF0001038;
const STM0_ICR: u32 = 0xF000103C;
const STM0_ISCR: u32 = 0xF0001040;
const STM0_TIM0SV: u32 = 0xF0001050;
const STM0_CAPSV: u32 = 0xF0001054;
const STM0_OCS: u32 = 0xF00010E8;
const STM0_KRSTCLR: u32 = 0xF00010EC;
const STM0_KRST1: u32 = 0xF00010F0;
const STM0_KRST0: u32 = 0xF00010F4;
const STM0_ACCEN1: u32 = 0xF00010F8;
const STM0_ACCEN0: u32 = 0xF00010FC;
const STM1_CLC: u32 = 0xF0001100;
const STM1_ID: u32 = 0xF0001108;
const STM1_TIM0: u32 = 0xF0001110;
const STM1_TIM1: u32 = 0xF0001114;
const STM1_TIM2: u32 = 0xF0001118;
const STM1_TIM3: u32 = 0xF000111C;
const STM1_TIM4: u32 = 0xF0001120;
const STM1_TIM5: u32 = 0xF0001124;
const STM1_TIM6: u32 = 0xF0001128;
const STM1_CAP: u32 = 0xF000112C;
const STM1_CMP0: u32 = 0xF0001130;
const STM1_CMP1: u32 = 0xF0001134;
const STM1_CMCON: u32 = 0xF0001138;
const STM1_ICR: u32 = 0xF000113C;
const STM1_ISCR: u32 = 0xF0001140;
const STM1_TIM0SV: u32 = 0xF0001150;
const STM1_CAPSV: u32 = 0xF0001154;
const STM1_OCS: u32 = 0xF00011E8;
const STM1_KRSTCLR: u32 = 0xF00011EC;
const STM1_KRST1: u32 = 0xF00011F0;
const STM1_KRST0: u32 = 0xF00011F4;
const STM1_ACCEN1: u32 = 0xF00011F8;
const STM1_ACCEN0: u32 = 0xF00011FC;
const STM2_CLC: u32 = 0xF0001200;
const STM2_ID: u32 = 0xF0001208;
const STM2_TIM0: u32 = 0xF0001210;
const STM2_TIM1: u32 = 0xF0001214;
const STM2_TIM2: u32 = 0xF0001218;
const STM2_TIM3: u32 = 0xF000121C;
const STM2_TIM4: u32 = 0xF0001220;
const STM2_TIM5: u32 = 0xF0001224;
const STM2_TIM6: u32 = 0xF0001228;
const STM2_CAP: u32 = 0xF000122C;
const STM2_CMP0: u32 = 0xF0001230;
const STM2_CMP1: u32 = 0xF0001234;
const STM2_CMCON: u32 = 0xF0001238;
const STM2_ICR: u32 = 0xF000123C;
const STM2_ISCR: u32 = 0xF0001240;
const STM2_TIM0SV: u32 = 0xF0001250;
const STM2_CAPSV: u32 = 0xF0001254;
const STM2_OCS: u32 = 0xF00012E8;
const STM2_KRSTCLR: u32 = 0xF00012EC;
const STM2_KRST1: u32 = 0xF00012F0;
const STM2_KRST0: u32 = 0xF00012F4;
const STM2_ACCEN1: u32 = 0xF00012F8;
const STM2_ACCEN0: u32 = 0xF00012FC;
const MODULE_STM0: u32 = 0xF0001000;
const MODULE_STM1: u32 = 0xF0001100;
const MODULE_STM2: u32 = 0xF0001200;
const STM0_CLC: u32 = 0xF0001000;
const STM0_ID: u32 = 0xF0001008;
const STM0_TIM0: u32 = 0xF0001010;
const STM0_TIM1: u32 = 0xF0001014;
const STM0_TIM2: u32 = 0xF0001018;
const STM0_TIM3: u32 = 0xF000101C;
const IFX_CFG_SSW_PSW_DEFAULT: u32 = 0x00000980;
const IFXHSSL_JTAG_ID_ADDRESS: u32 = 0xF0000464;
const IFXMTU_MC_ADDRESS_BASE: u32 = 0xF0061000;


pub struct TricoreCpuTc375;
impl SymMap for TricoreCpuTc375 {
    fn get_symbol(&self, symbol: String) -> u32 {
        match symbol.as_str() {
			"ASCLIN9_TXFIFOCON"			 => ASCLIN9_TXFIFOCON,
			"ASCLIN9_RXFIFOCON"			 => ASCLIN9_RXFIFOCON,
			"ASCLIN9_BITCON"			 => ASCLIN9_BITCON,
			"MODULE_ASCLIN0"			 => MODULE_ASCLIN0,
			"ASCLIN9_FRAMECON"			 => ASCLIN9_FRAMECON,
			"ASCLIN9_DATCON"			 => ASCLIN9_DATCON,
			"ASCLIN9_BRG"				 => ASCLIN9_BRG,
			"MODULE_ASCLIN1"			 => MODULE_ASCLIN1,
			"ASCLIN9_BRD"				 => ASCLIN9_BRD,
			"ASCLIN9_LIN_CON"			 => ASCLIN9_LIN_CON,
			"MODULE_ASCLIN2"			 => MODULE_ASCLIN2,
			"ASCLIN9_LIN_BTIMER"			 => ASCLIN9_LIN_BTIMER,
			"ASCLIN9_LIN_HTIMER"			 => ASCLIN9_LIN_HTIMER,
			"MODULE_ASCLIN3"			 => MODULE_ASCLIN3,
			"ASCLIN9_FLAGS"			 => ASCLIN9_FLAGS,
			"ASCLIN9_FLAGSSET"			 => ASCLIN9_FLAGSSET,
			"MODULE_ASCLIN4"			 => MODULE_ASCLIN4,
			"ASCLIN9_FLAGSCLEAR"			 => ASCLIN9_FLAGSCLEAR,
			"ASCLIN9_FLAGSENABLE"			 => ASCLIN9_FLAGSENABLE,
			"ASCLIN9_TXDATA"			 => ASCLIN9_TXDATA,
			"ASCLIN9_RXDATA"			 => ASCLIN9_RXDATA,
			"MODULE_ASCLIN5"			 => MODULE_ASCLIN5,
			"ASCLIN9_CSR"				 => ASCLIN9_CSR,
			"ASCLIN9_RXDATAD"			 => ASCLIN9_RXDATAD,
			"ASCLIN9_OCS"				 => ASCLIN9_OCS,
			"MODULE_ASCLIN6"			 => MODULE_ASCLIN6,
			"ASCLIN9_KRSTCLR"			 => ASCLIN9_KRSTCLR,
			"ASCLIN9_KRST1"			 => ASCLIN9_KRST1,
			"ASCLIN9_KRST0"			 => ASCLIN9_KRST0,
			"MODULE_ASCLIN7"			 => MODULE_ASCLIN7,
			"ASCLIN9_ACCEN1"			 => ASCLIN9_ACCEN1,
			"ASCLIN9_ACCEN0"			 => ASCLIN9_ACCEN0,
			"MODULE_ASCLIN8"			 => MODULE_ASCLIN8,
			"ASCLIN10_CLC"			 => ASCLIN10_CLC,
			"ASCLIN10_IOCR"			 => ASCLIN10_IOCR,
			"ASCLIN10_ID"				 => ASCLIN10_ID,
			"ASCLIN10_TXFIFOCON"			 => ASCLIN10_TXFIFOCON,
			"MODULE_ASCLIN9"			 => MODULE_ASCLIN9,
			"ASCLIN10_RXFIFOCON"			 => ASCLIN10_RXFIFOCON,
			"ASCLIN10_BITCON"			 => ASCLIN10_BITCON,
			"ASCLIN10_FRAMECON"			 => ASCLIN10_FRAMECON,
			"MODULE_ASCLIN10"			 => MODULE_ASCLIN10,
			"ASCLIN10_DATCON"			 => ASCLIN10_DATCON,
			"ASCLIN10_BRG"			 => ASCLIN10_BRG,
			"ASCLIN10_BRD"			 => ASCLIN10_BRD,
			"MODULE_ASCLIN11"			 => MODULE_ASCLIN11,
			"ASCLIN10_LIN_CON"			 => ASCLIN10_LIN_CON,
			"ASCLIN10_LIN_BTIMER"			 => ASCLIN10_LIN_BTIMER,
			"ASCLIN10_LIN_HTIMER"			 => ASCLIN10_LIN_HTIMER,
			"ASCLIN10_FLAGS"			 => ASCLIN10_FLAGS,
			"ASCLIN10_FLAGSSET"			 => ASCLIN10_FLAGSSET,
			"ASCLIN10_FLAGSCLEAR"			 => ASCLIN10_FLAGSCLEAR,
			"ASCLIN10_FLAGSENABLE"			 => ASCLIN10_FLAGSENABLE,
			"ASCLIN10_TXDATA"			 => ASCLIN10_TXDATA,
			"ASCLIN10_RXDATA"			 => ASCLIN10_RXDATA,
			"ASCLIN10_CSR"			 => ASCLIN10_CSR,
			"ASCLIN10_RXDATAD"			 => ASCLIN10_RXDATAD,
			"ASCLIN10_OCS"			 => ASCLIN10_OCS,
			"ASCLIN10_KRSTCLR"			 => ASCLIN10_KRSTCLR,
			"ASCLIN10_KRST1"			 => ASCLIN10_KRST1,
			"ASCLIN10_KRST0"			 => ASCLIN10_KRST0,
			"ASCLIN10_ACCEN1"			 => ASCLIN10_ACCEN1,
			"ASCLIN10_ACCEN0"			 => ASCLIN10_ACCEN0,
			"ASCLIN11_CLC"			 => ASCLIN11_CLC,
			"ASCLIN11_IOCR"			 => ASCLIN11_IOCR,
			"ASCLIN11_ID"				 => ASCLIN11_ID,
			"ASCLIN11_TXFIFOCON"			 => ASCLIN11_TXFIFOCON,
			"ASCLIN11_RXFIFOCON"			 => ASCLIN11_RXFIFOCON,
			"ASCLIN11_BITCON"			 => ASCLIN11_BITCON,
			"ASCLIN11_FRAMECON"			 => ASCLIN11_FRAMECON,
			"ASCLIN11_DATCON"			 => ASCLIN11_DATCON,
			"ASCLIN0_CLC"				 => ASCLIN0_CLC,
			"ASCLIN11_BRG"			 => ASCLIN11_BRG,
			"ASCLIN11_BRD"			 => ASCLIN11_BRD,
			"ASCLIN11_LIN_CON"			 => ASCLIN11_LIN_CON,
			"ASCLIN11_LIN_BTIMER"			 => ASCLIN11_LIN_BTIMER,
			"ASCLIN11_LIN_HTIMER"			 => ASCLIN11_LIN_HTIMER,
			"ASCLIN11_FLAGS"			 => ASCLIN11_FLAGS,
			"ASCLIN0_IOCR"			 => ASCLIN0_IOCR,
			"ASCLIN11_FLAGSSET"			 => ASCLIN11_FLAGSSET,
			"ASCLIN11_FLAGSCLEAR"			 => ASCLIN11_FLAGSCLEAR,
			"ASCLIN11_FLAGSENABLE"			 => ASCLIN11_FLAGSENABLE,
			"ASCLIN11_TXDATA"			 => ASCLIN11_TXDATA,
			"ASCLIN11_RXDATA"			 => ASCLIN11_RXDATA,
			"ASCLIN11_CSR"			 => ASCLIN11_CSR,
			"ASCLIN11_RXDATAD"			 => ASCLIN11_RXDATAD,
			"ASCLIN11_OCS"			 => ASCLIN11_OCS,
			"ASCLIN11_KRSTCLR"			 => ASCLIN11_KRSTCLR,
			"ASCLIN11_KRST1"			 => ASCLIN11_KRST1,
			"ASCLIN0_ID"				 => ASCLIN0_ID,
			"ASCLIN11_KRST0"			 => ASCLIN11_KRST0,
			"ASCLIN11_ACCEN1"			 => ASCLIN11_ACCEN1,
			"ASCLIN11_ACCEN0"			 => ASCLIN11_ACCEN0,
			"ASCLIN0_TXFIFOCON"			 => ASCLIN0_TXFIFOCON,
			"ASCLIN0_RXFIFOCON"			 => ASCLIN0_RXFIFOCON,
			"ASCLIN0_BITCON"			 => ASCLIN0_BITCON,
			"ASCLIN0_FRAMECON"			 => ASCLIN0_FRAMECON,
			"ASCLIN0_DATCON"			 => ASCLIN0_DATCON,
			"ASCLIN0_BRG"				 => ASCLIN0_BRG,
			"ASCLIN0_BRD"				 => ASCLIN0_BRD,
			"ASCLIN0_LIN_CON"			 => ASCLIN0_LIN_CON,
			"ASCLIN0_LIN_BTIMER"			 => ASCLIN0_LIN_BTIMER,
			"ASCLIN0_LIN_HTIMER"			 => ASCLIN0_LIN_HTIMER,
			"ASCLIN0_FLAGS"			 => ASCLIN0_FLAGS,
			"ASCLIN0_FLAGSSET"			 => ASCLIN0_FLAGSSET,
			"ASCLIN0_FLAGSCLEAR"			 => ASCLIN0_FLAGSCLEAR,
			"ASCLIN0_FLAGSENABLE"			 => ASCLIN0_FLAGSENABLE,
			"ASCLIN0_TXDATA"			 => ASCLIN0_TXDATA,
			"ASCLIN0_RXDATA"			 => ASCLIN0_RXDATA,
			"ASCLIN0_CSR"				 => ASCLIN0_CSR,
			"ASCLIN0_RXDATAD"			 => ASCLIN0_RXDATAD,
			"ASCLIN0_OCS"				 => ASCLIN0_OCS,
			"ASCLIN0_KRSTCLR"			 => ASCLIN0_KRSTCLR,
			"ASCLIN0_KRST1"			 => ASCLIN0_KRST1,
			"ASCLIN0_KRST0"			 => ASCLIN0_KRST0,
			"ASCLIN0_ACCEN1"			 => ASCLIN0_ACCEN1,
			"ASCLIN0_ACCEN0"			 => ASCLIN0_ACCEN0,
			"ASCLIN1_CLC"				 => ASCLIN1_CLC,
			"ASCLIN1_IOCR"			 => ASCLIN1_IOCR,
			"ASCLIN1_ID"				 => ASCLIN1_ID,
			"ASCLIN1_TXFIFOCON"			 => ASCLIN1_TXFIFOCON,
			"ASCLIN1_RXFIFOCON"			 => ASCLIN1_RXFIFOCON,
			"ASCLIN1_BITCON"			 => ASCLIN1_BITCON,
			"ASCLIN1_FRAMECON"			 => ASCLIN1_FRAMECON,
			"ASCLIN1_DATCON"			 => ASCLIN1_DATCON,
			"ASCLIN1_BRG"				 => ASCLIN1_BRG,
			"ASCLIN1_BRD"				 => ASCLIN1_BRD,
			"ASCLIN1_LIN_CON"			 => ASCLIN1_LIN_CON,
			"ASCLIN1_LIN_BTIMER"			 => ASCLIN1_LIN_BTIMER,
			"ASCLIN1_LIN_HTIMER"			 => ASCLIN1_LIN_HTIMER,
			"ASCLIN1_FLAGS"			 => ASCLIN1_FLAGS,
			"ASCLIN1_FLAGSSET"			 => ASCLIN1_FLAGSSET,
			"ASCLIN1_FLAGSCLEAR"			 => ASCLIN1_FLAGSCLEAR,
			"ASCLIN1_FLAGSENABLE"			 => ASCLIN1_FLAGSENABLE,
			"ASCLIN1_TXDATA"			 => ASCLIN1_TXDATA,
			"ASCLIN1_RXDATA"			 => ASCLIN1_RXDATA,
			"ASCLIN1_CSR"				 => ASCLIN1_CSR,
			"ASCLIN1_RXDATAD"			 => ASCLIN1_RXDATAD,
			"ASCLIN1_OCS"				 => ASCLIN1_OCS,
			"ASCLIN1_KRSTCLR"			 => ASCLIN1_KRSTCLR,
			"ASCLIN1_KRST1"			 => ASCLIN1_KRST1,
			"ASCLIN1_KRST0"			 => ASCLIN1_KRST0,
			"ASCLIN1_ACCEN1"			 => ASCLIN1_ACCEN1,
			"ASCLIN1_ACCEN0"			 => ASCLIN1_ACCEN0,
			"ASCLIN2_CLC"				 => ASCLIN2_CLC,
			"ASCLIN2_IOCR"			 => ASCLIN2_IOCR,
			"ASCLIN2_ID"				 => ASCLIN2_ID,
			"ASCLIN2_TXFIFOCON"			 => ASCLIN2_TXFIFOCON,
			"ASCLIN2_RXFIFOCON"			 => ASCLIN2_RXFIFOCON,
			"ASCLIN2_BITCON"			 => ASCLIN2_BITCON,
			"ASCLIN2_FRAMECON"			 => ASCLIN2_FRAMECON,
			"ASCLIN2_DATCON"			 => ASCLIN2_DATCON,
			"ASCLIN2_BRG"				 => ASCLIN2_BRG,
			"ASCLIN2_BRD"				 => ASCLIN2_BRD,
			"ASCLIN2_LIN_CON"			 => ASCLIN2_LIN_CON,
			"ASCLIN2_LIN_BTIMER"			 => ASCLIN2_LIN_BTIMER,
			"ASCLIN2_LIN_HTIMER"			 => ASCLIN2_LIN_HTIMER,
			"ASCLIN2_FLAGS"			 => ASCLIN2_FLAGS,
			"ASCLIN2_FLAGSSET"			 => ASCLIN2_FLAGSSET,
			"ASCLIN2_FLAGSCLEAR"			 => ASCLIN2_FLAGSCLEAR,
			"ASCLIN2_FLAGSENABLE"			 => ASCLIN2_FLAGSENABLE,
			"ASCLIN2_TXDATA"			 => ASCLIN2_TXDATA,
			"ASCLIN2_RXDATA"			 => ASCLIN2_RXDATA,
			"ASCLIN2_CSR"				 => ASCLIN2_CSR,
			"ASCLIN2_RXDATAD"			 => ASCLIN2_RXDATAD,
			"ASCLIN2_OCS"				 => ASCLIN2_OCS,
			"ASCLIN2_KRSTCLR"			 => ASCLIN2_KRSTCLR,
			"ASCLIN2_KRST1"			 => ASCLIN2_KRST1,
			"ASCLIN2_KRST0"			 => ASCLIN2_KRST0,
			"ASCLIN2_ACCEN1"			 => ASCLIN2_ACCEN1,
			"ASCLIN2_ACCEN0"			 => ASCLIN2_ACCEN0,
			"ASCLIN3_CLC"				 => ASCLIN3_CLC,
			"ASCLIN3_IOCR"			 => ASCLIN3_IOCR,
			"ASCLIN3_ID"				 => ASCLIN3_ID,
			"ASCLIN3_TXFIFOCON"			 => ASCLIN3_TXFIFOCON,
			"ASCLIN3_RXFIFOCON"			 => ASCLIN3_RXFIFOCON,
			"ASCLIN3_BITCON"			 => ASCLIN3_BITCON,
			"ASCLIN3_FRAMECON"			 => ASCLIN3_FRAMECON,
			"ASCLIN3_DATCON"			 => ASCLIN3_DATCON,
			"ASCLIN3_BRG"				 => ASCLIN3_BRG,
			"ASCLIN3_BRD"				 => ASCLIN3_BRD,
			"ASCLIN3_LIN_CON"			 => ASCLIN3_LIN_CON,
			"ASCLIN3_LIN_BTIMER"			 => ASCLIN3_LIN_BTIMER,
			"ASCLIN3_LIN_HTIMER"			 => ASCLIN3_LIN_HTIMER,
			"ASCLIN3_FLAGS"			 => ASCLIN3_FLAGS,
			"ASCLIN3_FLAGSSET"			 => ASCLIN3_FLAGSSET,
			"ASCLIN3_FLAGSCLEAR"			 => ASCLIN3_FLAGSCLEAR,
			"ASCLIN3_FLAGSENABLE"			 => ASCLIN3_FLAGSENABLE,
			"ASCLIN3_TXDATA"			 => ASCLIN3_TXDATA,
			"ASCLIN3_RXDATA"			 => ASCLIN3_RXDATA,
			"ASCLIN3_CSR"				 => ASCLIN3_CSR,
			"ASCLIN3_RXDATAD"			 => ASCLIN3_RXDATAD,
			"ASCLIN3_OCS"				 => ASCLIN3_OCS,
			"ASCLIN3_KRSTCLR"			 => ASCLIN3_KRSTCLR,
			"ASCLIN3_KRST1"			 => ASCLIN3_KRST1,
			"ASCLIN3_KRST0"			 => ASCLIN3_KRST0,
			"ASCLIN3_ACCEN1"			 => ASCLIN3_ACCEN1,
			"ASCLIN3_ACCEN0"			 => ASCLIN3_ACCEN0,
			"ASCLIN4_CLC"				 => ASCLIN4_CLC,
			"ASCLIN4_IOCR"			 => ASCLIN4_IOCR,
			"ASCLIN4_ID"				 => ASCLIN4_ID,
			"ASCLIN4_TXFIFOCON"			 => ASCLIN4_TXFIFOCON,
			"ASCLIN4_RXFIFOCON"			 => ASCLIN4_RXFIFOCON,
			"ASCLIN4_BITCON"			 => ASCLIN4_BITCON,
			"ASCLIN4_FRAMECON"			 => ASCLIN4_FRAMECON,
			"ASCLIN4_DATCON"			 => ASCLIN4_DATCON,
			"ASCLIN4_BRG"				 => ASCLIN4_BRG,
			"ASCLIN4_BRD"				 => ASCLIN4_BRD,
			"ASCLIN4_LIN_CON"			 => ASCLIN4_LIN_CON,
			"ASCLIN4_LIN_BTIMER"			 => ASCLIN4_LIN_BTIMER,
			"ASCLIN4_LIN_HTIMER"			 => ASCLIN4_LIN_HTIMER,
			"ASCLIN4_FLAGS"			 => ASCLIN4_FLAGS,
			"ASCLIN4_FLAGSSET"			 => ASCLIN4_FLAGSSET,
			"ASCLIN4_FLAGSCLEAR"			 => ASCLIN4_FLAGSCLEAR,
			"ASCLIN4_FLAGSENABLE"			 => ASCLIN4_FLAGSENABLE,
			"ASCLIN4_TXDATA"			 => ASCLIN4_TXDATA,
			"ASCLIN4_RXDATA"			 => ASCLIN4_RXDATA,
			"ASCLIN4_CSR"				 => ASCLIN4_CSR,
			"ASCLIN4_RXDATAD"			 => ASCLIN4_RXDATAD,
			"ASCLIN4_OCS"				 => ASCLIN4_OCS,
			"ASCLIN4_KRSTCLR"			 => ASCLIN4_KRSTCLR,
			"ASCLIN4_KRST1"			 => ASCLIN4_KRST1,
			"ASCLIN4_KRST0"			 => ASCLIN4_KRST0,
			"ASCLIN4_ACCEN1"			 => ASCLIN4_ACCEN1,
			"ASCLIN4_ACCEN0"			 => ASCLIN4_ACCEN0,
			"ASCLIN5_CLC"				 => ASCLIN5_CLC,
			"ASCLIN5_IOCR"			 => ASCLIN5_IOCR,
			"ASCLIN5_ID"				 => ASCLIN5_ID,
			"ASCLIN5_TXFIFOCON"			 => ASCLIN5_TXFIFOCON,
			"ASCLIN5_RXFIFOCON"			 => ASCLIN5_RXFIFOCON,
			"ASCLIN5_BITCON"			 => ASCLIN5_BITCON,
			"ASCLIN5_FRAMECON"			 => ASCLIN5_FRAMECON,
			"ASCLIN5_DATCON"			 => ASCLIN5_DATCON,
			"ASCLIN5_BRG"				 => ASCLIN5_BRG,
			"ASCLIN5_BRD"				 => ASCLIN5_BRD,
			"ASCLIN5_LIN_CON"			 => ASCLIN5_LIN_CON,
			"ASCLIN5_LIN_BTIMER"			 => ASCLIN5_LIN_BTIMER,
			"ASCLIN5_LIN_HTIMER"			 => ASCLIN5_LIN_HTIMER,
			"ASCLIN5_FLAGS"			 => ASCLIN5_FLAGS,
			"ASCLIN5_FLAGSSET"			 => ASCLIN5_FLAGSSET,
			"ASCLIN5_FLAGSCLEAR"			 => ASCLIN5_FLAGSCLEAR,
			"ASCLIN5_FLAGSENABLE"			 => ASCLIN5_FLAGSENABLE,
			"ASCLIN5_TXDATA"			 => ASCLIN5_TXDATA,
			"ASCLIN5_RXDATA"			 => ASCLIN5_RXDATA,
			"ASCLIN5_CSR"				 => ASCLIN5_CSR,
			"ASCLIN5_RXDATAD"			 => ASCLIN5_RXDATAD,
			"ASCLIN5_OCS"				 => ASCLIN5_OCS,
			"ASCLIN5_KRSTCLR"			 => ASCLIN5_KRSTCLR,
			"ASCLIN5_KRST1"			 => ASCLIN5_KRST1,
			"ASCLIN5_KRST0"			 => ASCLIN5_KRST0,
			"ASCLIN5_ACCEN1"			 => ASCLIN5_ACCEN1,
			"ASCLIN5_ACCEN0"			 => ASCLIN5_ACCEN0,
			"ASCLIN6_CLC"				 => ASCLIN6_CLC,
			"ASCLIN6_IOCR"			 => ASCLIN6_IOCR,
			"ASCLIN6_ID"				 => ASCLIN6_ID,
			"ASCLIN6_TXFIFOCON"			 => ASCLIN6_TXFIFOCON,
			"ASCLIN6_RXFIFOCON"			 => ASCLIN6_RXFIFOCON,
			"ASCLIN6_BITCON"			 => ASCLIN6_BITCON,
			"ASCLIN6_FRAMECON"			 => ASCLIN6_FRAMECON,
			"ASCLIN6_DATCON"			 => ASCLIN6_DATCON,
			"ASCLIN6_BRG"				 => ASCLIN6_BRG,
			"ASCLIN6_BRD"				 => ASCLIN6_BRD,
			"ASCLIN6_LIN_CON"			 => ASCLIN6_LIN_CON,
			"ASCLIN6_LIN_BTIMER"			 => ASCLIN6_LIN_BTIMER,
			"ASCLIN6_LIN_HTIMER"			 => ASCLIN6_LIN_HTIMER,
			"ASCLIN6_FLAGS"			 => ASCLIN6_FLAGS,
			"ASCLIN6_FLAGSSET"			 => ASCLIN6_FLAGSSET,
			"ASCLIN6_FLAGSCLEAR"			 => ASCLIN6_FLAGSCLEAR,
			"ASCLIN6_FLAGSENABLE"			 => ASCLIN6_FLAGSENABLE,
			"ASCLIN6_TXDATA"			 => ASCLIN6_TXDATA,
			"ASCLIN6_RXDATA"			 => ASCLIN6_RXDATA,
			"ASCLIN6_CSR"				 => ASCLIN6_CSR,
			"ASCLIN6_RXDATAD"			 => ASCLIN6_RXDATAD,
			"ASCLIN6_OCS"				 => ASCLIN6_OCS,
			"ASCLIN6_KRSTCLR"			 => ASCLIN6_KRSTCLR,
			"ASCLIN6_KRST1"			 => ASCLIN6_KRST1,
			"ASCLIN6_KRST0"			 => ASCLIN6_KRST0,
			"ASCLIN6_ACCEN1"			 => ASCLIN6_ACCEN1,
			"ASCLIN6_ACCEN0"			 => ASCLIN6_ACCEN0,
			"ASCLIN7_CLC"				 => ASCLIN7_CLC,
			"ASCLIN7_IOCR"			 => ASCLIN7_IOCR,
			"ASCLIN7_ID"				 => ASCLIN7_ID,
			"ASCLIN7_TXFIFOCON"			 => ASCLIN7_TXFIFOCON,
			"ASCLIN7_RXFIFOCON"			 => ASCLIN7_RXFIFOCON,
			"ASCLIN7_BITCON"			 => ASCLIN7_BITCON,
			"ASCLIN7_FRAMECON"			 => ASCLIN7_FRAMECON,
			"ASCLIN7_DATCON"			 => ASCLIN7_DATCON,
			"ASCLIN7_BRG"				 => ASCLIN7_BRG,
			"ASCLIN7_BRD"				 => ASCLIN7_BRD,
			"ASCLIN7_LIN_CON"			 => ASCLIN7_LIN_CON,
			"ASCLIN7_LIN_BTIMER"			 => ASCLIN7_LIN_BTIMER,
			"ASCLIN7_LIN_HTIMER"			 => ASCLIN7_LIN_HTIMER,
			"ASCLIN7_FLAGS"			 => ASCLIN7_FLAGS,
			"ASCLIN7_FLAGSSET"			 => ASCLIN7_FLAGSSET,
			"ASCLIN7_FLAGSCLEAR"			 => ASCLIN7_FLAGSCLEAR,
			"ASCLIN7_FLAGSENABLE"			 => ASCLIN7_FLAGSENABLE,
			"ASCLIN7_TXDATA"			 => ASCLIN7_TXDATA,
			"ASCLIN7_RXDATA"			 => ASCLIN7_RXDATA,
			"ASCLIN7_CSR"				 => ASCLIN7_CSR,
			"ASCLIN7_RXDATAD"			 => ASCLIN7_RXDATAD,
			"ASCLIN7_OCS"				 => ASCLIN7_OCS,
			"ASCLIN7_KRSTCLR"			 => ASCLIN7_KRSTCLR,
			"ASCLIN7_KRST1"			 => ASCLIN7_KRST1,
			"ASCLIN7_KRST0"			 => ASCLIN7_KRST0,
			"ASCLIN7_ACCEN1"			 => ASCLIN7_ACCEN1,
			"ASCLIN7_ACCEN0"			 => ASCLIN7_ACCEN0,
			"ASCLIN8_CLC"				 => ASCLIN8_CLC,
			"ASCLIN8_IOCR"			 => ASCLIN8_IOCR,
			"ASCLIN8_ID"				 => ASCLIN8_ID,
			"ASCLIN8_TXFIFOCON"			 => ASCLIN8_TXFIFOCON,
			"ASCLIN8_RXFIFOCON"			 => ASCLIN8_RXFIFOCON,
			"ASCLIN8_BITCON"			 => ASCLIN8_BITCON,
			"ASCLIN8_FRAMECON"			 => ASCLIN8_FRAMECON,
			"ASCLIN8_DATCON"			 => ASCLIN8_DATCON,
			"ASCLIN8_BRG"				 => ASCLIN8_BRG,
			"ASCLIN8_BRD"				 => ASCLIN8_BRD,
			"ASCLIN8_LIN_CON"			 => ASCLIN8_LIN_CON,
			"ASCLIN8_LIN_BTIMER"			 => ASCLIN8_LIN_BTIMER,
			"ASCLIN8_LIN_HTIMER"			 => ASCLIN8_LIN_HTIMER,
			"ASCLIN8_FLAGS"			 => ASCLIN8_FLAGS,
			"ASCLIN8_FLAGSSET"			 => ASCLIN8_FLAGSSET,
			"ASCLIN8_FLAGSCLEAR"			 => ASCLIN8_FLAGSCLEAR,
			"ASCLIN8_FLAGSENABLE"			 => ASCLIN8_FLAGSENABLE,
			"ASCLIN8_TXDATA"			 => ASCLIN8_TXDATA,
			"ASCLIN8_RXDATA"			 => ASCLIN8_RXDATA,
			"ASCLIN8_CSR"				 => ASCLIN8_CSR,
			"ASCLIN8_RXDATAD"			 => ASCLIN8_RXDATAD,
			"ASCLIN8_OCS"				 => ASCLIN8_OCS,
			"ASCLIN8_KRSTCLR"			 => ASCLIN8_KRSTCLR,
			"ASCLIN8_KRST1"			 => ASCLIN8_KRST1,
			"ASCLIN8_KRST0"			 => ASCLIN8_KRST0,
			"ASCLIN8_ACCEN1"			 => ASCLIN8_ACCEN1,
			"ASCLIN8_ACCEN0"			 => ASCLIN8_ACCEN0,
			"ASCLIN9_CLC"				 => ASCLIN9_CLC,
			"ASCLIN9_IOCR"			 => ASCLIN9_IOCR,
			"ASCLIN9_ID"				 => ASCLIN9_ID,
			"CAN0_N1_TX_EFC"			 => CAN0_N1_TX_EFC,
			"CAN0_N1_TX_EFS"			 => CAN0_N1_TX_EFS,
			"CAN0_N1_TX_EFA"			 => CAN0_N1_TX_EFA,
			"CAN0_ACCENCTR0"			 => CAN0_ACCENCTR0,
			"CAN0_N2_ACCENNODE0"			 => CAN0_N2_ACCENNODE0,
			"CAN0_N2_STARTADR"			 => CAN0_N2_STARTADR,
			"CAN0_N2_ENDADR"			 => CAN0_N2_ENDADR,
			"CAN0_N2_ISREG"			 => CAN0_N2_ISREG,
			"CAN0_OCS"				 => CAN0_OCS,
			"CAN0_N2_GRINT1"			 => CAN0_N2_GRINT1,
			"CAN0_N2_GRINT2"			 => CAN0_N2_GRINT2,
			"CAN0_N2_NT_CCR"			 => CAN0_N2_NT_CCR,
			"CAN0_N2_NT_ATTR"			 => CAN0_N2_NT_ATTR,
			"CAN0_N2_NT_BTTR"			 => CAN0_N2_NT_BTTR,
			"CAN0_KRSTCLR"			 => CAN0_KRSTCLR,
			"CAN0_N2_NT_CTTR"			 => CAN0_N2_NT_CTTR,
			"CAN0_N2_NT_RTR"			 => CAN0_N2_NT_RTR,
			"CAN0_N2_NPCR"			 => CAN0_N2_NPCR,
			"CAN0_N2_CREL"			 => CAN0_N2_CREL,
			"CAN0_KRST1"				 => CAN0_KRST1,
			"CAN0_N2_ENDN"			 => CAN0_N2_ENDN,
			"CAN0_N2_DBTP"			 => CAN0_N2_DBTP,
			"CAN0_N2_TEST"			 => CAN0_N2_TEST,
			"CAN0_N2_RWD"				 => CAN0_N2_RWD,
			"CAN0_KRST0"				 => CAN0_KRST0,
			"CAN0_N2_CCCR"			 => CAN0_N2_CCCR,
			"CAN0_N2_NBTP"			 => CAN0_N2_NBTP,
			"CAN0_N2_TSCC"			 => CAN0_N2_TSCC,
			"CAN0_N2_TSCV"			 => CAN0_N2_TSCV,
			"CAN0_N2_TOCC"			 => CAN0_N2_TOCC,
			"CAN0_ACCEN0"				 => CAN0_ACCEN0,
			"CAN0_N2_TOCV"			 => CAN0_N2_TOCV,
			"CAN0_N2_ECR"				 => CAN0_N2_ECR,
			"CAN0_N2_PSR"				 => CAN0_N2_PSR,
			"CAN0_N2_TDCR"			 => CAN0_N2_TDCR,
			"CAN0_N0_ACCENNODE0"			 => CAN0_N0_ACCENNODE0,
			"CAN0_N2_IR"				 => CAN0_N2_IR,
			"CAN0_N2_IE"				 => CAN0_N2_IE,
			"CAN0_N2_GFC"				 => CAN0_N2_GFC,
			"CAN0_N2_SIDFC"			 => CAN0_N2_SIDFC,
			"CAN0_N2_XIDFC"			 => CAN0_N2_XIDFC,
			"CAN0_N2_XIDAM"			 => CAN0_N2_XIDAM,
			"CAN0_N2_HPMS"			 => CAN0_N2_HPMS,
			"CAN0_N2_NDAT1"			 => CAN0_N2_NDAT1,
			"CAN0_N2_NDAT2"			 => CAN0_N2_NDAT2,
			"CAN0_N2_RX_F0C"			 => CAN0_N2_RX_F0C,
			"CAN0_N0_STARTADR"			 => CAN0_N0_STARTADR,
			"CAN0_N2_RX_F0S"			 => CAN0_N2_RX_F0S,
			"CAN0_N2_RX_F0A"			 => CAN0_N2_RX_F0A,
			"CAN0_N2_RX_BC"			 => CAN0_N2_RX_BC,
			"CAN0_N2_RX_F1C"			 => CAN0_N2_RX_F1C,
			"CAN0_N2_RX_F1S"			 => CAN0_N2_RX_F1S,
			"CAN0_N2_RX_F1A"			 => CAN0_N2_RX_F1A,
			"CAN0_N2_RX_ESC"			 => CAN0_N2_RX_ESC,
			"CAN0_N2_TX_BC"			 => CAN0_N2_TX_BC,
			"CAN0_N2_TX_FQS"			 => CAN0_N2_TX_FQS,
			"CAN0_N2_TX_ESC"			 => CAN0_N2_TX_ESC,
			"CAN0_N0_ENDADR"			 => CAN0_N0_ENDADR,
			"CAN0_N2_TX_BRP"			 => CAN0_N2_TX_BRP,
			"CAN0_N2_TX_BAR"			 => CAN0_N2_TX_BAR,
			"CAN0_N2_TX_BCR"			 => CAN0_N2_TX_BCR,
			"CAN0_N2_TX_BTO"			 => CAN0_N2_TX_BTO,
			"CAN0_N2_TX_BCF"			 => CAN0_N2_TX_BCF,
			"CAN0_N2_TX_BTIE"			 => CAN0_N2_TX_BTIE,
			"CAN0_N2_TX_BCIE"			 => CAN0_N2_TX_BCIE,
			"CAN0_N2_TX_EFC"			 => CAN0_N2_TX_EFC,
			"CAN0_N2_TX_EFS"			 => CAN0_N2_TX_EFS,
			"CAN0_N2_TX_EFA"			 => CAN0_N2_TX_EFA,
			"CAN0_N0_ISREG"			 => CAN0_N0_ISREG,
			"CAN0_N3_ACCENNODE0"			 => CAN0_N3_ACCENNODE0,
			"CAN0_N3_STARTADR"			 => CAN0_N3_STARTADR,
			"CAN0_N3_ENDADR"			 => CAN0_N3_ENDADR,
			"CAN0_N3_ISREG"			 => CAN0_N3_ISREG,
			"CAN0_N3_GRINT1"			 => CAN0_N3_GRINT1,
			"CAN0_N3_GRINT2"			 => CAN0_N3_GRINT2,
			"CAN0_N3_NT_CCR"			 => CAN0_N3_NT_CCR,
			"CAN0_N3_NT_ATTR"			 => CAN0_N3_NT_ATTR,
			"CAN0_N3_NT_BTTR"			 => CAN0_N3_NT_BTTR,
			"CAN0_N3_NT_CTTR"			 => CAN0_N3_NT_CTTR,
			"CAN0_N0_GRINT1"			 => CAN0_N0_GRINT1,
			"CAN0_N3_NT_RTR"			 => CAN0_N3_NT_RTR,
			"CAN0_N3_NPCR"			 => CAN0_N3_NPCR,
			"CAN0_N3_CREL"			 => CAN0_N3_CREL,
			"CAN0_N3_ENDN"			 => CAN0_N3_ENDN,
			"CAN0_N3_DBTP"			 => CAN0_N3_DBTP,
			"CAN0_N3_TEST"			 => CAN0_N3_TEST,
			"CAN0_N3_RWD"				 => CAN0_N3_RWD,
			"CAN0_N3_CCCR"			 => CAN0_N3_CCCR,
			"CAN0_N3_NBTP"			 => CAN0_N3_NBTP,
			"CAN0_N3_TSCC"			 => CAN0_N3_TSCC,
			"CAN0_N0_GRINT2"			 => CAN0_N0_GRINT2,
			"CAN0_N3_TSCV"			 => CAN0_N3_TSCV,
			"CAN0_N3_TOCC"			 => CAN0_N3_TOCC,
			"CAN0_N3_TOCV"			 => CAN0_N3_TOCV,
			"CAN0_N3_ECR"				 => CAN0_N3_ECR,
			"CAN0_N3_PSR"				 => CAN0_N3_PSR,
			"CAN0_N3_TDCR"			 => CAN0_N3_TDCR,
			"CAN0_N3_IR"				 => CAN0_N3_IR,
			"CAN0_N3_IE"				 => CAN0_N3_IE,
			"CAN0_N3_GFC"				 => CAN0_N3_GFC,
			"CAN0_N3_SIDFC"			 => CAN0_N3_SIDFC,
			"CAN0_N0_NT_CCR"			 => CAN0_N0_NT_CCR,
			"CAN0_N3_XIDFC"			 => CAN0_N3_XIDFC,
			"CAN0_N3_XIDAM"			 => CAN0_N3_XIDAM,
			"CAN0_N3_HPMS"			 => CAN0_N3_HPMS,
			"CAN0_N3_NDAT1"			 => CAN0_N3_NDAT1,
			"CAN0_N3_NDAT2"			 => CAN0_N3_NDAT2,
			"CAN0_N3_RX_F0C"			 => CAN0_N3_RX_F0C,
			"CAN0_N3_RX_F0S"			 => CAN0_N3_RX_F0S,
			"CAN0_N3_RX_F0A"			 => CAN0_N3_RX_F0A,
			"CAN0_N3_RX_BC"			 => CAN0_N3_RX_BC,
			"CAN0_N3_RX_F1C"			 => CAN0_N3_RX_F1C,
			"CAN0_N0_NT_ATTR"			 => CAN0_N0_NT_ATTR,
			"CAN0_N3_RX_F1S"			 => CAN0_N3_RX_F1S,
			"CAN0_N3_RX_F1A"			 => CAN0_N3_RX_F1A,
			"CAN0_N3_RX_ESC"			 => CAN0_N3_RX_ESC,
			"CAN0_N3_TX_BC"			 => CAN0_N3_TX_BC,
			"CAN0_N3_TX_FQS"			 => CAN0_N3_TX_FQS,
			"CAN0_N3_TX_ESC"			 => CAN0_N3_TX_ESC,
			"CAN0_N3_TX_BRP"			 => CAN0_N3_TX_BRP,
			"CAN0_N3_TX_BAR"			 => CAN0_N3_TX_BAR,
			"CAN0_N3_TX_BCR"			 => CAN0_N3_TX_BCR,
			"CAN0_N3_TX_BTO"			 => CAN0_N3_TX_BTO,
			"CAN0_N0_NT_BTTR"			 => CAN0_N0_NT_BTTR,
			"CAN0_N3_TX_BCF"			 => CAN0_N3_TX_BCF,
			"CAN0_N3_TX_BTIE"			 => CAN0_N3_TX_BTIE,
			"CAN0_N3_TX_BCIE"			 => CAN0_N3_TX_BCIE,
			"CAN0_N3_TX_EFC"			 => CAN0_N3_TX_EFC,
			"CAN0_N3_TX_EFS"			 => CAN0_N3_TX_EFS,
			"CAN0_N3_TX_EFA"			 => CAN0_N3_TX_EFA,
			"CAN1_RAM"				 => CAN1_RAM,
			"CAN1_CLC"				 => CAN1_CLC,
			"CAN1_ID"				 => CAN1_ID,
			"CAN1_MCR"				 => CAN1_MCR,
			"CAN1_ACCENCTR0"			 => CAN1_ACCENCTR0,
			"CAN1_OCS"				 => CAN1_OCS,
			"CAN1_KRSTCLR"			 => CAN1_KRSTCLR,
			"CAN0_N0_NT_CTTR"			 => CAN0_N0_NT_CTTR,
			"CAN1_KRST1"				 => CAN1_KRST1,
			"CAN1_KRST0"				 => CAN1_KRST0,
			"CAN1_ACCEN0"				 => CAN1_ACCEN0,
			"CAN1_N0_ACCENNODE0"			 => CAN1_N0_ACCENNODE0,
			"CAN1_N0_STARTADR"			 => CAN1_N0_STARTADR,
			"CAN1_N0_ENDADR"			 => CAN1_N0_ENDADR,
			"CAN1_N0_ISREG"			 => CAN1_N0_ISREG,
			"CAN1_N0_GRINT1"			 => CAN1_N0_GRINT1,
			"CAN1_N0_GRINT2"			 => CAN1_N0_GRINT2,
			"CAN1_N0_NT_CCR"			 => CAN1_N0_NT_CCR,
			"CAN1_N0_NT_ATTR"			 => CAN1_N0_NT_ATTR,
			"CAN1_N0_NT_BTTR"			 => CAN1_N0_NT_BTTR,
			"CAN0_N0_NT_RTR"			 => CAN0_N0_NT_RTR,
			"CAN1_N0_NT_CTTR"			 => CAN1_N0_NT_CTTR,
			"CAN1_N0_NT_RTR"			 => CAN1_N0_NT_RTR,
			"CAN1_N0_NPCR"			 => CAN1_N0_NPCR,
			"CAN1_N0_CREL"			 => CAN1_N0_CREL,
			"CAN1_N0_ENDN"			 => CAN1_N0_ENDN,
			"CAN1_N0_DBTP"			 => CAN1_N0_DBTP,
			"CAN1_N0_TEST"			 => CAN1_N0_TEST,
			"CAN1_N0_RWD"				 => CAN1_N0_RWD,
			"CAN1_N0_CCCR"			 => CAN1_N0_CCCR,
			"CAN1_N0_NBTP"			 => CAN1_N0_NBTP,
			"CAN0_N0_NPCR"			 => CAN0_N0_NPCR,
			"CAN1_N0_TSCC"			 => CAN1_N0_TSCC,
			"CAN1_N0_TSCV"			 => CAN1_N0_TSCV,
			"CAN1_N0_TOCC"			 => CAN1_N0_TOCC,
			"CAN1_N0_TOCV"			 => CAN1_N0_TOCV,
			"CAN1_N0_ECR"				 => CAN1_N0_ECR,
			"CAN1_N0_PSR"				 => CAN1_N0_PSR,
			"CAN1_N0_TDCR"			 => CAN1_N0_TDCR,
			"CAN1_N0_IR"				 => CAN1_N0_IR,
			"CAN1_N0_IE"				 => CAN1_N0_IE,
			"CAN1_N0_GFC"				 => CAN1_N0_GFC,
			"CAN0_N0_TTCR"			 => CAN0_N0_TTCR,
			"CAN1_N0_SIDFC"			 => CAN1_N0_SIDFC,
			"CAN1_N0_XIDFC"			 => CAN1_N0_XIDFC,
			"CAN1_N0_XIDAM"			 => CAN1_N0_XIDAM,
			"CAN1_N0_HPMS"			 => CAN1_N0_HPMS,
			"CAN1_N0_NDAT1"			 => CAN1_N0_NDAT1,
			"CAN1_N0_NDAT2"			 => CAN1_N0_NDAT2,
			"CAN1_N0_RX_F0C"			 => CAN1_N0_RX_F0C,
			"CAN1_N0_RX_F0S"			 => CAN1_N0_RX_F0S,
			"CAN1_N0_RX_F0A"			 => CAN1_N0_RX_F0A,
			"CAN1_N0_RX_BC"			 => CAN1_N0_RX_BC,
			"CAN0_N0_CREL"			 => CAN0_N0_CREL,
			"CAN1_N0_RX_F1C"			 => CAN1_N0_RX_F1C,
			"CAN1_N0_RX_F1S"			 => CAN1_N0_RX_F1S,
			"CAN1_N0_RX_F1A"			 => CAN1_N0_RX_F1A,
			"CAN1_N0_RX_ESC"			 => CAN1_N0_RX_ESC,
			"CAN1_N0_TX_BC"			 => CAN1_N0_TX_BC,
			"CAN1_N0_TX_FQS"			 => CAN1_N0_TX_FQS,
			"CAN1_N0_TX_ESC"			 => CAN1_N0_TX_ESC,
			"CAN1_N0_TX_BRP"			 => CAN1_N0_TX_BRP,
			"CAN1_N0_TX_BAR"			 => CAN1_N0_TX_BAR,
			"CAN1_N0_TX_BCR"			 => CAN1_N0_TX_BCR,
			"CAN0_N0_ENDN"			 => CAN0_N0_ENDN,
			"CAN1_N0_TX_BTO"			 => CAN1_N0_TX_BTO,
			"CAN1_N0_TX_BCF"			 => CAN1_N0_TX_BCF,
			"CAN1_N0_TX_BTIE"			 => CAN1_N0_TX_BTIE,
			"CAN1_N0_TX_BCIE"			 => CAN1_N0_TX_BCIE,
			"CAN1_N0_TX_EFC"			 => CAN1_N0_TX_EFC,
			"CAN1_N0_TX_EFS"			 => CAN1_N0_TX_EFS,
			"CAN1_N0_TX_EFA"			 => CAN1_N0_TX_EFA,
			"CAN1_N1_ACCENNODE0"			 => CAN1_N1_ACCENNODE0,
			"CAN1_N1_STARTADR"			 => CAN1_N1_STARTADR,
			"CAN1_N1_ENDADR"			 => CAN1_N1_ENDADR,
			"CAN0_N0_DBTP"			 => CAN0_N0_DBTP,
			"CAN1_N1_ISREG"			 => CAN1_N1_ISREG,
			"CAN1_N1_GRINT1"			 => CAN1_N1_GRINT1,
			"CAN1_N1_GRINT2"			 => CAN1_N1_GRINT2,
			"CAN1_N1_NT_CCR"			 => CAN1_N1_NT_CCR,
			"CAN1_N1_NT_ATTR"			 => CAN1_N1_NT_ATTR,
			"CAN1_N1_NT_BTTR"			 => CAN1_N1_NT_BTTR,
			"CAN1_N1_NT_CTTR"			 => CAN1_N1_NT_CTTR,
			"CAN1_N1_NT_RTR"			 => CAN1_N1_NT_RTR,
			"CAN1_N1_NPCR"			 => CAN1_N1_NPCR,
			"CAN1_N1_CREL"			 => CAN1_N1_CREL,
			"CAN0_N0_TEST"			 => CAN0_N0_TEST,
			"CAN1_N1_ENDN"			 => CAN1_N1_ENDN,
			"CAN1_N1_DBTP"			 => CAN1_N1_DBTP,
			"CAN1_N1_TEST"			 => CAN1_N1_TEST,
			"CAN1_N1_RWD"				 => CAN1_N1_RWD,
			"CAN1_N1_CCCR"			 => CAN1_N1_CCCR,
			"CAN1_N1_NBTP"			 => CAN1_N1_NBTP,
			"CAN1_N1_TSCC"			 => CAN1_N1_TSCC,
			"CAN1_N1_TSCV"			 => CAN1_N1_TSCV,
			"CAN1_N1_TOCC"			 => CAN1_N1_TOCC,
			"CAN1_N1_TOCV"			 => CAN1_N1_TOCV,
			"CAN0_N0_RWD"				 => CAN0_N0_RWD,
			"CAN1_N1_ECR"				 => CAN1_N1_ECR,
			"CAN1_N1_PSR"				 => CAN1_N1_PSR,
			"CAN1_N1_TDCR"			 => CAN1_N1_TDCR,
			"CAN1_N1_IR"				 => CAN1_N1_IR,
			"CAN1_N1_IE"				 => CAN1_N1_IE,
			"CAN1_N1_GFC"				 => CAN1_N1_GFC,
			"CAN1_N1_SIDFC"			 => CAN1_N1_SIDFC,
			"CAN1_N1_XIDFC"			 => CAN1_N1_XIDFC,
			"CAN1_N1_XIDAM"			 => CAN1_N1_XIDAM,
			"CAN1_N1_HPMS"			 => CAN1_N1_HPMS,
			"CAN0_N0_CCCR"			 => CAN0_N0_CCCR,
			"CAN1_N1_NDAT1"			 => CAN1_N1_NDAT1,
			"CAN1_N1_NDAT2"			 => CAN1_N1_NDAT2,
			"CAN1_N1_RX_F0C"			 => CAN1_N1_RX_F0C,
			"CAN1_N1_RX_F0S"			 => CAN1_N1_RX_F0S,
			"CAN1_N1_RX_F0A"			 => CAN1_N1_RX_F0A,
			"CAN1_N1_RX_BC"			 => CAN1_N1_RX_BC,
			"CAN1_N1_RX_F1C"			 => CAN1_N1_RX_F1C,
			"CAN1_N1_RX_F1S"			 => CAN1_N1_RX_F1S,
			"CAN1_N1_RX_F1A"			 => CAN1_N1_RX_F1A,
			"CAN1_N1_RX_ESC"			 => CAN1_N1_RX_ESC,
			"CAN0_N0_NBTP"			 => CAN0_N0_NBTP,
			"CAN1_N1_TX_BC"			 => CAN1_N1_TX_BC,
			"CAN1_N1_TX_FQS"			 => CAN1_N1_TX_FQS,
			"CAN1_N1_TX_ESC"			 => CAN1_N1_TX_ESC,
			"CAN1_N1_TX_BRP"			 => CAN1_N1_TX_BRP,
			"CAN1_N1_TX_BAR"			 => CAN1_N1_TX_BAR,
			"CAN1_N1_TX_BCR"			 => CAN1_N1_TX_BCR,
			"CAN1_N1_TX_BTO"			 => CAN1_N1_TX_BTO,
			"CAN1_N1_TX_BCF"			 => CAN1_N1_TX_BCF,
			"CAN1_N1_TX_BTIE"			 => CAN1_N1_TX_BTIE,
			"CAN1_N1_TX_BCIE"			 => CAN1_N1_TX_BCIE,
			"CAN0_N0_TSCC"			 => CAN0_N0_TSCC,
			"CAN1_N1_TX_EFC"			 => CAN1_N1_TX_EFC,
			"CAN1_N1_TX_EFS"			 => CAN1_N1_TX_EFS,
			"CAN1_N1_TX_EFA"			 => CAN1_N1_TX_EFA,
			"CAN1_N2_ACCENNODE0"			 => CAN1_N2_ACCENNODE0,
			"CAN1_N2_STARTADR"			 => CAN1_N2_STARTADR,
			"CAN1_N2_ENDADR"			 => CAN1_N2_ENDADR,
			"CAN1_N2_ISREG"			 => CAN1_N2_ISREG,
			"CAN1_N2_GRINT1"			 => CAN1_N2_GRINT1,
			"CAN1_N2_GRINT2"			 => CAN1_N2_GRINT2,
			"CAN1_N2_NT_CCR"			 => CAN1_N2_NT_CCR,
			"CAN0_N0_TSCV"			 => CAN0_N0_TSCV,
			"CAN1_N2_NT_ATTR"			 => CAN1_N2_NT_ATTR,
			"CAN1_N2_NT_BTTR"			 => CAN1_N2_NT_BTTR,
			"CAN1_N2_NT_CTTR"			 => CAN1_N2_NT_CTTR,
			"CAN1_N2_NT_RTR"			 => CAN1_N2_NT_RTR,
			"CAN1_N2_NPCR"			 => CAN1_N2_NPCR,
			"CAN1_N2_CREL"			 => CAN1_N2_CREL,
			"CAN1_N2_ENDN"			 => CAN1_N2_ENDN,
			"CAN1_N2_DBTP"			 => CAN1_N2_DBTP,
			"CAN1_N2_TEST"			 => CAN1_N2_TEST,
			"CAN1_N2_RWD"				 => CAN1_N2_RWD,
			"CAN0_N0_TOCC"			 => CAN0_N0_TOCC,
			"CAN1_N2_CCCR"			 => CAN1_N2_CCCR,
			"CAN1_N2_NBTP"			 => CAN1_N2_NBTP,
			"CAN1_N2_TSCC"			 => CAN1_N2_TSCC,
			"CAN1_N2_TSCV"			 => CAN1_N2_TSCV,
			"CAN1_N2_TOCC"			 => CAN1_N2_TOCC,
			"CAN1_N2_TOCV"			 => CAN1_N2_TOCV,
			"CAN1_N2_ECR"				 => CAN1_N2_ECR,
			"CAN1_N2_PSR"				 => CAN1_N2_PSR,
			"CAN1_N2_TDCR"			 => CAN1_N2_TDCR,
			"CAN1_N2_IR"				 => CAN1_N2_IR,
			"CAN0_N0_TOCV"			 => CAN0_N0_TOCV,
			"CAN1_N2_IE"				 => CAN1_N2_IE,
			"CAN1_N2_GFC"				 => CAN1_N2_GFC,
			"CAN1_N2_SIDFC"			 => CAN1_N2_SIDFC,
			"CAN1_N2_XIDFC"			 => CAN1_N2_XIDFC,
			"CAN1_N2_XIDAM"			 => CAN1_N2_XIDAM,
			"CAN1_N2_HPMS"			 => CAN1_N2_HPMS,
			"CAN1_N2_NDAT1"			 => CAN1_N2_NDAT1,
			"CAN1_N2_NDAT2"			 => CAN1_N2_NDAT2,
			"CAN1_N2_RX_F0C"			 => CAN1_N2_RX_F0C,
			"CAN1_N2_RX_F0S"			 => CAN1_N2_RX_F0S,
			"CAN0_N0_ECR"				 => CAN0_N0_ECR,
			"CAN1_N2_RX_F0A"			 => CAN1_N2_RX_F0A,
			"CAN1_N2_RX_BC"			 => CAN1_N2_RX_BC,
			"CAN1_N2_RX_F1C"			 => CAN1_N2_RX_F1C,
			"CAN1_N2_RX_F1S"			 => CAN1_N2_RX_F1S,
			"CAN1_N2_RX_F1A"			 => CAN1_N2_RX_F1A,
			"CAN1_N2_RX_ESC"			 => CAN1_N2_RX_ESC,
			"CAN1_N2_TX_BC"			 => CAN1_N2_TX_BC,
			"CAN1_N2_TX_FQS"			 => CAN1_N2_TX_FQS,
			"CAN1_N2_TX_ESC"			 => CAN1_N2_TX_ESC,
			"CAN1_N2_TX_BRP"			 => CAN1_N2_TX_BRP,
			"CAN0_N0_PSR"				 => CAN0_N0_PSR,
			"CAN1_N2_TX_BAR"			 => CAN1_N2_TX_BAR,
			"CAN1_N2_TX_BCR"			 => CAN1_N2_TX_BCR,
			"CAN1_N2_TX_BTO"			 => CAN1_N2_TX_BTO,
			"CAN1_N2_TX_BCF"			 => CAN1_N2_TX_BCF,
			"CAN1_N2_TX_BTIE"			 => CAN1_N2_TX_BTIE,
			"CAN1_N2_TX_BCIE"			 => CAN1_N2_TX_BCIE,
			"CAN1_N2_TX_EFC"			 => CAN1_N2_TX_EFC,
			"CAN1_N2_TX_EFS"			 => CAN1_N2_TX_EFS,
			"CAN1_N2_TX_EFA"			 => CAN1_N2_TX_EFA,
			"CAN1_N3_ACCENNODE0"			 => CAN1_N3_ACCENNODE0,
			"CAN0_N0_TDCR"			 => CAN0_N0_TDCR,
			"CAN1_N3_STARTADR"			 => CAN1_N3_STARTADR,
			"CAN1_N3_ENDADR"			 => CAN1_N3_ENDADR,
			"CAN1_N3_ISREG"			 => CAN1_N3_ISREG,
			"CAN1_N3_GRINT1"			 => CAN1_N3_GRINT1,
			"CAN1_N3_GRINT2"			 => CAN1_N3_GRINT2,
			"CAN1_N3_NT_CCR"			 => CAN1_N3_NT_CCR,
			"CAN1_N3_NT_ATTR"			 => CAN1_N3_NT_ATTR,
			"CAN1_N3_NT_BTTR"			 => CAN1_N3_NT_BTTR,
			"CAN1_N3_NT_CTTR"			 => CAN1_N3_NT_CTTR,
			"CAN1_N3_NT_RTR"			 => CAN1_N3_NT_RTR,
			"CAN0_N0_IR"				 => CAN0_N0_IR,
			"CAN1_N3_NPCR"			 => CAN1_N3_NPCR,
			"CAN1_N3_CREL"			 => CAN1_N3_CREL,
			"CAN1_N3_ENDN"			 => CAN1_N3_ENDN,
			"CAN1_N3_DBTP"			 => CAN1_N3_DBTP,
			"CAN1_N3_TEST"			 => CAN1_N3_TEST,
			"CAN1_N3_RWD"				 => CAN1_N3_RWD,
			"CAN1_N3_CCCR"			 => CAN1_N3_CCCR,
			"CAN1_N3_NBTP"			 => CAN1_N3_NBTP,
			"CAN1_N3_TSCC"			 => CAN1_N3_TSCC,
			"CAN1_N3_TSCV"			 => CAN1_N3_TSCV,
			"CAN0_N0_IE"				 => CAN0_N0_IE,
			"CAN1_N3_TOCC"			 => CAN1_N3_TOCC,
			"CAN1_N3_TOCV"			 => CAN1_N3_TOCV,
			"CAN1_N3_ECR"				 => CAN1_N3_ECR,
			"CAN1_N3_PSR"				 => CAN1_N3_PSR,
			"CAN1_N3_TDCR"			 => CAN1_N3_TDCR,
			"CAN1_N3_IR"				 => CAN1_N3_IR,
			"CAN1_N3_IE"				 => CAN1_N3_IE,
			"CAN1_N3_GFC"				 => CAN1_N3_GFC,
			"CAN1_N3_SIDFC"			 => CAN1_N3_SIDFC,
			"CAN1_N3_XIDFC"			 => CAN1_N3_XIDFC,
			"CAN0_N0_GFC"				 => CAN0_N0_GFC,
			"CAN1_N3_XIDAM"			 => CAN1_N3_XIDAM,
			"CAN1_N3_HPMS"			 => CAN1_N3_HPMS,
			"CAN1_N3_NDAT1"			 => CAN1_N3_NDAT1,
			"CAN1_N3_NDAT2"			 => CAN1_N3_NDAT2,
			"CAN1_N3_RX_F0C"			 => CAN1_N3_RX_F0C,
			"CAN1_N3_RX_F0S"			 => CAN1_N3_RX_F0S,
			"CAN1_N3_RX_F0A"			 => CAN1_N3_RX_F0A,
			"CAN1_N3_RX_BC"			 => CAN1_N3_RX_BC,
			"CAN1_N3_RX_F1C"			 => CAN1_N3_RX_F1C,
			"CAN1_N3_RX_F1S"			 => CAN1_N3_RX_F1S,
			"CAN0_N0_SIDFC"			 => CAN0_N0_SIDFC,
			"CAN1_N3_RX_F1A"			 => CAN1_N3_RX_F1A,
			"CAN1_N3_RX_ESC"			 => CAN1_N3_RX_ESC,
			"CAN1_N3_TX_BC"			 => CAN1_N3_TX_BC,
			"CAN1_N3_TX_FQS"			 => CAN1_N3_TX_FQS,
			"CAN1_N3_TX_ESC"			 => CAN1_N3_TX_ESC,
			"CAN1_N3_TX_BRP"			 => CAN1_N3_TX_BRP,
			"CAN1_N3_TX_BAR"			 => CAN1_N3_TX_BAR,
			"CAN1_N3_TX_BCR"			 => CAN1_N3_TX_BCR,
			"CAN1_N3_TX_BTO"			 => CAN1_N3_TX_BTO,
			"CAN1_N3_TX_BCF"			 => CAN1_N3_TX_BCF,
			"CAN0_N0_XIDFC"			 => CAN0_N0_XIDFC,
			"CAN1_N3_TX_BTIE"			 => CAN1_N3_TX_BTIE,
			"CAN1_N3_TX_BCIE"			 => CAN1_N3_TX_BCIE,
			"CAN1_N3_TX_EFC"			 => CAN1_N3_TX_EFC,
			"CAN1_N3_TX_EFS"			 => CAN1_N3_TX_EFS,
			"CAN1_N3_TX_EFA"			 => CAN1_N3_TX_EFA,
			"CAN0_N0_XIDAM"			 => CAN0_N0_XIDAM,
			"CAN0_N0_HPMS"			 => CAN0_N0_HPMS,
			"CAN0_N0_NDAT1"			 => CAN0_N0_NDAT1,
			"CAN0_N0_NDAT2"			 => CAN0_N0_NDAT2,
			"CAN0_N0_RX_F0C"			 => CAN0_N0_RX_F0C,
			"CAN0_N0_RX_F0S"			 => CAN0_N0_RX_F0S,
			"CAN0_N0_RX_F0A"			 => CAN0_N0_RX_F0A,
			"CAN0_N0_RX_BC"			 => CAN0_N0_RX_BC,
			"CAN0_N0_RX_F1C"			 => CAN0_N0_RX_F1C,
			"CAN0_N0_RX_F1S"			 => CAN0_N0_RX_F1S,
			"CAN0_N0_RX_F1A"			 => CAN0_N0_RX_F1A,
			"CAN0_N0_RX_ESC"			 => CAN0_N0_RX_ESC,
			"CAN0_N0_TX_BC"			 => CAN0_N0_TX_BC,
			"CAN0_N0_TX_FQS"			 => CAN0_N0_TX_FQS,
			"CAN0_N0_TX_ESC"			 => CAN0_N0_TX_ESC,
			"CAN0_N0_TX_BRP"			 => CAN0_N0_TX_BRP,
			"CAN0_N0_TX_BAR"			 => CAN0_N0_TX_BAR,
			"CAN0_N0_TX_BCR"			 => CAN0_N0_TX_BCR,
			"CAN0_N0_TX_BTO"			 => CAN0_N0_TX_BTO,
			"CAN0_N0_TX_BCF"			 => CAN0_N0_TX_BCF,
			"CAN0_N0_TX_BTIE"			 => CAN0_N0_TX_BTIE,
			"CAN0_N0_TX_BCIE"			 => CAN0_N0_TX_BCIE,
			"CAN0_N0_TX_EFC"			 => CAN0_N0_TX_EFC,
			"CAN0_N0_TX_EFS"			 => CAN0_N0_TX_EFS,
			"CAN0_N0_TX_EFA"			 => CAN0_N0_TX_EFA,
			"CAN0_N0_TT_TMC"			 => CAN0_N0_TT_TMC,
			"CAN0_N0_TT_RMC"			 => CAN0_N0_TT_RMC,
			"CAN0_N0_TT_OCF"			 => CAN0_N0_TT_OCF,
			"CAN0_N0_TT_MLM"			 => CAN0_N0_TT_MLM,
			"CAN0_N0_TT_TURCF"			 => CAN0_N0_TT_TURCF,
			"CAN0_N0_TT_OCN"			 => CAN0_N0_TT_OCN,
			"CAN0_N0_TT_GTP"			 => CAN0_N0_TT_GTP,
			"CAN0_N0_TT_TMK"			 => CAN0_N0_TT_TMK,
			"CAN0_N0_TT_IR"			 => CAN0_N0_TT_IR,
			"CAN0_N0_TT_IE"			 => CAN0_N0_TT_IE,
			"CAN0_N0_TT_OST"			 => CAN0_N0_TT_OST,
			"CAN0_N0_TT_TURNA"			 => CAN0_N0_TT_TURNA,
			"CAN0_N0_TT_LGT"			 => CAN0_N0_TT_LGT,
			"CAN0_N0_TT_CTC"			 => CAN0_N0_TT_CTC,
			"CAN0_N0_TT_CPT"			 => CAN0_N0_TT_CPT,
			"CAN0_N0_TT_CSM"			 => CAN0_N0_TT_CSM,
			"CAN0_N1_ACCENNODE0"			 => CAN0_N1_ACCENNODE0,
			"CAN0_N1_STARTADR"			 => CAN0_N1_STARTADR,
			"CAN0_N1_ENDADR"			 => CAN0_N1_ENDADR,
			"CAN0_N1_ISREG"			 => CAN0_N1_ISREG,
			"CAN0_N1_GRINT1"			 => CAN0_N1_GRINT1,
			"CAN0_N1_GRINT2"			 => CAN0_N1_GRINT2,
			"CAN0_N1_NT_CCR"			 => CAN0_N1_NT_CCR,
			"CAN0_N1_NT_ATTR"			 => CAN0_N1_NT_ATTR,
			"CAN0_N1_NT_BTTR"			 => CAN0_N1_NT_BTTR,
			"CAN0_N1_NT_CTTR"			 => CAN0_N1_NT_CTTR,
			"CAN0_N1_NT_RTR"			 => CAN0_N1_NT_RTR,
			"CAN0_N1_NPCR"			 => CAN0_N1_NPCR,
			"MODULE_CAN0"				 => MODULE_CAN0,
			"CAN0_N1_CREL"			 => CAN0_N1_CREL,
			"MODULE_CAN1"				 => MODULE_CAN1,
			"CAN0_N1_ENDN"			 => CAN0_N1_ENDN,
			"CAN0_N1_DBTP"			 => CAN0_N1_DBTP,
			"CAN0_N1_TEST"			 => CAN0_N1_TEST,
			"CAN0_N1_RWD"				 => CAN0_N1_RWD,
			"CAN0_N1_CCCR"			 => CAN0_N1_CCCR,
			"CAN0_N1_NBTP"			 => CAN0_N1_NBTP,
			"CAN0_N1_TSCC"			 => CAN0_N1_TSCC,
			"CAN0_N1_TSCV"			 => CAN0_N1_TSCV,
			"CAN0_N1_TOCC"			 => CAN0_N1_TOCC,
			"CAN0_N1_TOCV"			 => CAN0_N1_TOCV,
			"CAN0_N1_ECR"				 => CAN0_N1_ECR,
			"CAN0_N1_PSR"				 => CAN0_N1_PSR,
			"CAN0_N1_TDCR"			 => CAN0_N1_TDCR,
			"CAN0_RAM"				 => CAN0_RAM,
			"CAN0_N1_IR"				 => CAN0_N1_IR,
			"CAN0_N1_IE"				 => CAN0_N1_IE,
			"CAN0_N1_GFC"				 => CAN0_N1_GFC,
			"CAN0_N1_SIDFC"			 => CAN0_N1_SIDFC,
			"CAN0_CLC"				 => CAN0_CLC,
			"CAN0_N1_XIDFC"			 => CAN0_N1_XIDFC,
			"CAN0_N1_XIDAM"			 => CAN0_N1_XIDAM,
			"CAN0_N1_HPMS"			 => CAN0_N1_HPMS,
			"CAN0_N1_NDAT1"			 => CAN0_N1_NDAT1,
			"CAN0_N1_NDAT2"			 => CAN0_N1_NDAT2,
			"CAN0_ID"				 => CAN0_ID,
			"CAN0_N1_RX_F0C"			 => CAN0_N1_RX_F0C,
			"CAN0_N1_RX_F0S"			 => CAN0_N1_RX_F0S,
			"CAN0_N1_RX_F0A"			 => CAN0_N1_RX_F0A,
			"CAN0_N1_RX_BC"			 => CAN0_N1_RX_BC,
			"CAN0_MCR"				 => CAN0_MCR,
			"CAN0_N1_RX_F1C"			 => CAN0_N1_RX_F1C,
			"CAN0_N1_RX_F1S"			 => CAN0_N1_RX_F1S,
			"CAN0_N1_RX_F1A"			 => CAN0_N1_RX_F1A,
			"CAN0_N1_RX_ESC"			 => CAN0_N1_RX_ESC,
			"CAN0_BUFADR"				 => CAN0_BUFADR,
			"CAN0_N1_TX_BC"			 => CAN0_N1_TX_BC,
			"CAN0_N1_TX_FQS"			 => CAN0_N1_TX_FQS,
			"CAN0_N1_TX_ESC"			 => CAN0_N1_TX_ESC,
			"CAN0_N1_TX_BRP"			 => CAN0_N1_TX_BRP,
			"CAN0_N1_TX_BAR"			 => CAN0_N1_TX_BAR,
			"CAN0_MECR"				 => CAN0_MECR,
			"CAN0_N1_TX_BCR"			 => CAN0_N1_TX_BCR,
			"CAN0_N1_TX_BTO"			 => CAN0_N1_TX_BTO,
			"CAN0_N1_TX_BCF"			 => CAN0_N1_TX_BCF,
			"CAN0_N1_TX_BTIE"			 => CAN0_N1_TX_BTIE,
			"CAN0_MESTAT"				 => CAN0_MESTAT,
			"CAN0_N1_TX_BCIE"			 => CAN0_N1_TX_BCIE,
			"CBS_TRC2"				 => CBS_TRC2,
			"CBS_TRC3"				 => CBS_TRC3,
			"CBS_TRC4"				 => CBS_TRC4,
			"CBS_TRC5"				 => CBS_TRC5,
			"CBS_TRHSM"				 => CBS_TRHSM,
			"CBS_TRMC"				 => CBS_TRMC,
			"CBS_TLCC0"				 => CBS_TLCC0,
			"CBS_TLCC1"				 => CBS_TLCC1,
			"CBS_TLCV0"				 => CBS_TLCV0,
			"CBS_TLCV1"				 => CBS_TLCV1,
			"CBS_TRSS"				 => CBS_TRSS,
			"CBS_JTAGID"				 => CBS_JTAGID,
			"CBS_COMDATA"				 => CBS_COMDATA,
			"CBS_IOSR"				 => CBS_IOSR,
			"CBS_TLS"				 => CBS_TLS,
			"CBS_TCTL"				 => CBS_TCTL,
			"CBS_OEC"				 => CBS_OEC,
			"CBS_OCNTRL"				 => CBS_OCNTRL,
			"CBS_OSTATE"				 => CBS_OSTATE,
			"CBS_INTMOD"				 => CBS_INTMOD,
			"CBS_ICTSA"				 => CBS_ICTSA,
			"CBS_ICTTA"				 => CBS_ICTTA,
			"CBS_TLC"				 => CBS_TLC,
			"CBS_TL1ST"				 => CBS_TL1ST,
			"CBS_TLCHE"				 => CBS_TLCHE,
			"CBS_TLCHS"				 => CBS_TLCHS,
			"CBS_TRIGS"				 => CBS_TRIGS,
			"CBS_TRIGC"				 => CBS_TRIGC,
			"CBS_TLT"				 => CBS_TLT,
			"CBS_TLTTH"				 => CBS_TLTTH,
			"CBS_TCCB"				 => CBS_TCCB,
			"CBS_TCCH"				 => CBS_TCCH,
			"CBS_TCTGB"				 => CBS_TCTGB,
			"CBS_TCM"				 => CBS_TCM,
			"CBS_TREC0"				 => CBS_TREC0,
			"CBS_TREC1"				 => CBS_TREC1,
			"CBS_TREC2"				 => CBS_TREC2,
			"CBS_TREC3"				 => CBS_TREC3,
			"CBS_TREC4"				 => CBS_TREC4,
			"CBS_TREC5"				 => CBS_TREC5,
			"CBS_TRMT"				 => CBS_TRMT,
			"CBS_TRTGB0_L"			 => CBS_TRTGB0_L,
			"CBS_TRTGB0_H"			 => CBS_TRTGB0_H,
			"CBS_TRTGB1_L"			 => CBS_TRTGB1_L,
			"CBS_TRTGB1_H"			 => CBS_TRTGB1_H,
			"CBS_IFSA"				 => CBS_IFSA,
			"CBS_IFSC"				 => CBS_IFSC,
			"CBS_TRIG0"				 => CBS_TRIG0,
			"CBS_TRIG1"				 => CBS_TRIG1,
			"CBS_TRIG2"				 => CBS_TRIG2,
			"CBS_TRIG3"				 => CBS_TRIG3,
			"CBS_TRIG4"				 => CBS_TRIG4,
			"CBS_TRIG5"				 => CBS_TRIG5,
			"CBS_ACCEN1"				 => CBS_ACCEN1,
			"CBS_ACCEN0"				 => CBS_ACCEN0,
			"MODULE_CBS"				 => MODULE_CBS,
			"CBS_JDPID"				 => CBS_JDPID,
			"CBS_OIFM"				 => CBS_OIFM,
			"CBS_TIPR"				 => CBS_TIPR,
			"CBS_TOPR"				 => CBS_TOPR,
			"CBS_TOPPS"				 => CBS_TOPPS,
			"CBS_TCIP"				 => CBS_TCIP,
			"CBS_TRC0"				 => CBS_TRC0,
			"CBS_TRC1"				 => CBS_TRC1,
			"CCU60_T12"				 => CCU60_T12,
			"CCU60_T12PR"				 => CCU60_T12PR,
			"CCU60_T12DTC"			 => CCU60_T12DTC,
			"CCU60_CC6R0"				 => CCU60_CC6R0,
			"CCU60_CC6R1"				 => CCU60_CC6R1,
			"CCU60_CC6R2"				 => CCU60_CC6R2,
			"CCU60_CC6SR0"			 => CCU60_CC6SR0,
			"CCU60_CC6SR1"			 => CCU60_CC6SR1,
			"CCU60_CC6SR2"			 => CCU60_CC6SR2,
			"CCU60_T13"				 => CCU60_T13,
			"CCU60_T13PR"				 => CCU60_T13PR,
			"CCU60_CC63R"				 => CCU60_CC63R,
			"CCU60_CC63SR"			 => CCU60_CC63SR,
			"CCU60_CMPSTAT"			 => CCU60_CMPSTAT,
			"CCU60_CMPMODIF"			 => CCU60_CMPMODIF,
			"CCU60_T12MSEL"			 => CCU60_T12MSEL,
			"CCU60_TCTR0"				 => CCU60_TCTR0,
			"CCU60_TCTR2"				 => CCU60_TCTR2,
			"CCU60_TCTR4"				 => CCU60_TCTR4,
			"CCU60_MODCTR"			 => CCU60_MODCTR,
			"CCU60_TRPCTR"			 => CCU60_TRPCTR,
			"CCU60_PSLR"				 => CCU60_PSLR,
			"CCU60_MCMOUTS"			 => CCU60_MCMOUTS,
			"CCU60_MCMOUT"			 => CCU60_MCMOUT,
			"CCU60_MCMCTR"			 => CCU60_MCMCTR,
			"CCU60_IMON"				 => CCU60_IMON,
			"CCU60_LI"				 => CCU60_LI,
			"CCU60_IS"				 => CCU60_IS,
			"CCU60_ISS"				 => CCU60_ISS,
			"CCU60_ISR"				 => CCU60_ISR,
			"CCU60_INP"				 => CCU60_INP,
			"CCU60_IEN"				 => CCU60_IEN,
			"CCU60_OCS"				 => CCU60_OCS,
			"CCU60_KRSTCLR"			 => CCU60_KRSTCLR,
			"CCU60_KRST1"				 => CCU60_KRST1,
			"CCU60_KRST0"				 => CCU60_KRST0,
			"CCU60_ACCEN0"			 => CCU60_ACCEN0,
			"CCU61_CLC"				 => CCU61_CLC,
			"CCU61_MCFG"				 => CCU61_MCFG,
			"CCU61_ID"				 => CCU61_ID,
			"CCU61_PISEL0"			 => CCU61_PISEL0,
			"CCU61_PISEL2"			 => CCU61_PISEL2,
			"CCU61_KSCSR"				 => CCU61_KSCSR,
			"CCU61_T12"				 => CCU61_T12,
			"CCU61_T12PR"				 => CCU61_T12PR,
			"CCU61_T12DTC"			 => CCU61_T12DTC,
			"CCU61_CC6R0"				 => CCU61_CC6R0,
			"CCU61_CC6R1"				 => CCU61_CC6R1,
			"CCU61_CC6R2"				 => CCU61_CC6R2,
			"CCU61_CC6SR0"			 => CCU61_CC6SR0,
			"CCU61_CC6SR1"			 => CCU61_CC6SR1,
			"CCU61_CC6SR2"			 => CCU61_CC6SR2,
			"CCU61_T13"				 => CCU61_T13,
			"CCU61_T13PR"				 => CCU61_T13PR,
			"CCU61_CC63R"				 => CCU61_CC63R,
			"CCU61_CC63SR"			 => CCU61_CC63SR,
			"CCU61_CMPSTAT"			 => CCU61_CMPSTAT,
			"CCU61_CMPMODIF"			 => CCU61_CMPMODIF,
			"CCU61_T12MSEL"			 => CCU61_T12MSEL,
			"CCU61_TCTR0"				 => CCU61_TCTR0,
			"CCU61_TCTR2"				 => CCU61_TCTR2,
			"CCU61_TCTR4"				 => CCU61_TCTR4,
			"CCU61_MODCTR"			 => CCU61_MODCTR,
			"CCU61_TRPCTR"			 => CCU61_TRPCTR,
			"CCU61_PSLR"				 => CCU61_PSLR,
			"CCU61_MCMOUTS"			 => CCU61_MCMOUTS,
			"CCU61_MCMOUT"			 => CCU61_MCMOUT,
			"CCU61_MCMCTR"			 => CCU61_MCMCTR,
			"CCU61_IMON"				 => CCU61_IMON,
			"CCU61_LI"				 => CCU61_LI,
			"CCU61_IS"				 => CCU61_IS,
			"CCU61_ISS"				 => CCU61_ISS,
			"CCU61_ISR"				 => CCU61_ISR,
			"CCU61_INP"				 => CCU61_INP,
			"CCU61_IEN"				 => CCU61_IEN,
			"CCU61_OCS"				 => CCU61_OCS,
			"CCU61_KRSTCLR"			 => CCU61_KRSTCLR,
			"CCU61_KRST1"				 => CCU61_KRST1,
			"CCU61_KRST0"				 => CCU61_KRST0,
			"CCU61_ACCEN0"			 => CCU61_ACCEN0,
			"MODULE_CCU60"			 => MODULE_CCU60,
			"MODULE_CCU61"			 => MODULE_CCU61,
			"CCU60_CLC"				 => CCU60_CLC,
			"CCU60_MCFG"				 => CCU60_MCFG,
			"CCU60_ID"				 => CCU60_ID,
			"CCU60_MOSEL"				 => CCU60_MOSEL,
			"CCU60_PISEL0"			 => CCU60_PISEL0,
			"CCU60_PISEL2"			 => CCU60_PISEL2,
			"CCU60_KSCSR"				 => CCU60_KSCSR,
			"CONVCTRL_PHSCFG"			 => CONVCTRL_PHSCFG,
			"CONVCTRL_PHSSFTY"			 => CONVCTRL_PHSSFTY,
			"MODULE_CONVCTRL"			 => MODULE_CONVCTRL,
			"CONVCTRL_CLC"			 => CONVCTRL_CLC,
			"CONVCTRL_ID"				 => CONVCTRL_ID,
			"CONVCTRL_OCS"			 => CONVCTRL_OCS,
			"CONVCTRL_KRSTCLR"			 => CONVCTRL_KRSTCLR,
			"CONVCTRL_KRST1"			 => CONVCTRL_KRST1,
			"CONVCTRL_KRST0"			 => CONVCTRL_KRST0,
			"CONVCTRL_ACCEN0"			 => CONVCTRL_ACCEN0,
			"CONVCTRL_CCCTRL"			 => CONVCTRL_CCCTRL,
			"CPU0_SPR_SPROT_RGNACCENB_R3"			 => CPU0_SPR_SPROT_RGNACCENB_R3,
			"CPU0_SPR_SPROT_RGNACCENA_R4"			 => CPU0_SPR_SPROT_RGNACCENA_R4,
			"CPU0_SPR_SPROT_RGNACCENB_R4"			 => CPU0_SPR_SPROT_RGNACCENB_R4,
			"CPU0_SPR_SPROT_RGNACCENA_R5"			 => CPU0_SPR_SPROT_RGNACCENA_R5,
			"CPU0_SPR_SPROT_RGNACCENB_R5"			 => CPU0_SPR_SPROT_RGNACCENB_R5,
			"CPU0_SPR_SPROT_RGNACCENA_R6"			 => CPU0_SPR_SPROT_RGNACCENA_R6,
			"CPU0_SPR_SPROT_RGNACCENB_R6"			 => CPU0_SPR_SPROT_RGNACCENB_R6,
			"CPU0_SPR_SPROT_RGNACCENA_R7"			 => CPU0_SPR_SPROT_RGNACCENA_R7,
			"CPU0_SPR_SPROT_RGNACCENB_R7"			 => CPU0_SPR_SPROT_RGNACCENB_R7,
			"CPU0_SFR_SPROT_ACCENA_W"			 => CPU0_SFR_SPROT_ACCENA_W,
			"CPU0_SFR_SPROT_ACCENB_W"			 => CPU0_SFR_SPROT_ACCENB_W,
			"CPU0_LPB_SPROT_ACCENA_R"			 => CPU0_LPB_SPROT_ACCENA_R,
			"CPU0_LPB_SPROT_ACCENB_R"			 => CPU0_LPB_SPROT_ACCENB_R,
			"CPU0_DLMU_SPROT_RGNLA0"			 => CPU0_DLMU_SPROT_RGNLA0,
			"CPU0_DLMU_SPROT_RGNUA0"			 => CPU0_DLMU_SPROT_RGNUA0,
			"CPU0_DLMU_SPROT_RGNACCENA_W0"			 => CPU0_DLMU_SPROT_RGNACCENA_W0,
			"CPU0_DLMU_SPROT_RGNACCENB_W0"			 => CPU0_DLMU_SPROT_RGNACCENB_W0,
			"CPU0_DLMU_SPROT_RGNLA1"			 => CPU0_DLMU_SPROT_RGNLA1,
			"CPU0_DLMU_SPROT_RGNUA1"			 => CPU0_DLMU_SPROT_RGNUA1,
			"CPU0_DLMU_SPROT_RGNACCENA_W1"			 => CPU0_DLMU_SPROT_RGNACCENA_W1,
			"CPU0_DLMU_SPROT_RGNACCENB_W1"			 => CPU0_DLMU_SPROT_RGNACCENB_W1,
			"CPU0_DLMU_SPROT_RGNLA2"			 => CPU0_DLMU_SPROT_RGNLA2,
			"CPU0_DLMU_SPROT_RGNUA2"			 => CPU0_DLMU_SPROT_RGNUA2,
			"CPU0_DLMU_SPROT_RGNACCENA_W2"			 => CPU0_DLMU_SPROT_RGNACCENA_W2,
			"CPU0_DLMU_SPROT_RGNACCENB_W2"			 => CPU0_DLMU_SPROT_RGNACCENB_W2,
			"CPU0_DLMU_SPROT_RGNLA3"			 => CPU0_DLMU_SPROT_RGNLA3,
			"CPU0_DLMU_SPROT_RGNUA3"			 => CPU0_DLMU_SPROT_RGNUA3,
			"CPU0_DLMU_SPROT_RGNACCENA_W3"			 => CPU0_DLMU_SPROT_RGNACCENA_W3,
			"CPU0_DLMU_SPROT_RGNACCENB_W3"			 => CPU0_DLMU_SPROT_RGNACCENB_W3,
			"CPU0_DLMU_SPROT_RGNLA4"			 => CPU0_DLMU_SPROT_RGNLA4,
			"CPU0_DLMU_SPROT_RGNUA4"			 => CPU0_DLMU_SPROT_RGNUA4,
			"CPU0_DLMU_SPROT_RGNACCENA_W4"			 => CPU0_DLMU_SPROT_RGNACCENA_W4,
			"CPU0_DLMU_SPROT_RGNACCENB_W4"			 => CPU0_DLMU_SPROT_RGNACCENB_W4,
			"CPU0_DLMU_SPROT_RGNLA5"			 => CPU0_DLMU_SPROT_RGNLA5,
			"CPU0_DLMU_SPROT_RGNUA5"			 => CPU0_DLMU_SPROT_RGNUA5,
			"CPU0_DLMU_SPROT_RGNACCENA_W5"			 => CPU0_DLMU_SPROT_RGNACCENA_W5,
			"CPU0_DLMU_SPROT_RGNACCENB_W5"			 => CPU0_DLMU_SPROT_RGNACCENB_W5,
			"CPU0_DLMU_SPROT_RGNLA6"			 => CPU0_DLMU_SPROT_RGNLA6,
			"CPU0_DLMU_SPROT_RGNUA6"			 => CPU0_DLMU_SPROT_RGNUA6,
			"CPU0_DLMU_SPROT_RGNACCENA_W6"			 => CPU0_DLMU_SPROT_RGNACCENA_W6,
			"CPU0_DLMU_SPROT_RGNACCENB_W6"			 => CPU0_DLMU_SPROT_RGNACCENB_W6,
			"CPU0_DLMU_SPROT_RGNLA7"			 => CPU0_DLMU_SPROT_RGNLA7,
			"CPU0_DLMU_SPROT_RGNUA7"			 => CPU0_DLMU_SPROT_RGNUA7,
			"CPU0_DLMU_SPROT_RGNACCENA_W7"			 => CPU0_DLMU_SPROT_RGNACCENA_W7,
			"CPU0_DLMU_SPROT_RGNACCENB_W7"			 => CPU0_DLMU_SPROT_RGNACCENB_W7,
			"CPU0_DLMU_SPROT_RGNACCENA_R0"			 => CPU0_DLMU_SPROT_RGNACCENA_R0,
			"CPU0_DLMU_SPROT_RGNACCENB_R0"			 => CPU0_DLMU_SPROT_RGNACCENB_R0,
			"CPU0_DLMU_SPROT_RGNACCENA_R1"			 => CPU0_DLMU_SPROT_RGNACCENA_R1,
			"CPU0_DLMU_SPROT_RGNACCENB_R1"			 => CPU0_DLMU_SPROT_RGNACCENB_R1,
			"CPU0_DLMU_SPROT_RGNACCENA_R2"			 => CPU0_DLMU_SPROT_RGNACCENA_R2,
			"CPU0_DLMU_SPROT_RGNACCENB_R2"			 => CPU0_DLMU_SPROT_RGNACCENB_R2,
			"CPU0_DLMU_SPROT_RGNACCENA_R3"			 => CPU0_DLMU_SPROT_RGNACCENA_R3,
			"CPU0_DLMU_SPROT_RGNACCENB_R3"			 => CPU0_DLMU_SPROT_RGNACCENB_R3,
			"CPU0_DLMU_SPROT_RGNACCENA_R4"			 => CPU0_DLMU_SPROT_RGNACCENA_R4,
			"CPU0_DLMU_SPROT_RGNACCENB_R4"			 => CPU0_DLMU_SPROT_RGNACCENB_R4,
			"CPU0_DLMU_SPROT_RGNACCENA_R5"			 => CPU0_DLMU_SPROT_RGNACCENA_R5,
			"CPU0_DLMU_SPROT_RGNACCENB_R5"			 => CPU0_DLMU_SPROT_RGNACCENB_R5,
			"CPU0_DLMU_SPROT_RGNACCENA_R6"			 => CPU0_DLMU_SPROT_RGNACCENA_R6,
			"CPU0_DLMU_SPROT_RGNACCENB_R6"			 => CPU0_DLMU_SPROT_RGNACCENB_R6,
			"CPU0_DLMU_SPROT_RGNACCENA_R7"			 => CPU0_DLMU_SPROT_RGNACCENA_R7,
			"CPU0_DLMU_SPROT_RGNACCENB_R7"			 => CPU0_DLMU_SPROT_RGNACCENB_R7,
			"CPU0_OSEL"				 => CPU0_OSEL,
			"CPU0_BLK0_RABR"			 => CPU0_BLK0_RABR,
			"CPU0_BLK0_OTAR"			 => CPU0_BLK0_OTAR,
			"CPU0_BLK0_OMASK"			 => CPU0_BLK0_OMASK,
			"CPU0_BLK1_RABR"			 => CPU0_BLK1_RABR,
			"CPU0_BLK1_OTAR"			 => CPU0_BLK1_OTAR,
			"CPU0_BLK1_OMASK"			 => CPU0_BLK1_OMASK,
			"CPU0_BLK2_RABR"			 => CPU0_BLK2_RABR,
			"CPU0_BLK2_OTAR"			 => CPU0_BLK2_OTAR,
			"CPU0_BLK2_OMASK"			 => CPU0_BLK2_OMASK,
			"CPU0_BLK3_RABR"			 => CPU0_BLK3_RABR,
			"CPU0_BLK3_OTAR"			 => CPU0_BLK3_OTAR,
			"CPU0_BLK3_OMASK"			 => CPU0_BLK3_OMASK,
			"CPU0_BLK4_RABR"			 => CPU0_BLK4_RABR,
			"CPU0_BLK4_OTAR"			 => CPU0_BLK4_OTAR,
			"CPU0_BLK4_OMASK"			 => CPU0_BLK4_OMASK,
			"CPU0_BLK5_RABR"			 => CPU0_BLK5_RABR,
			"CPU0_BLK5_OTAR"			 => CPU0_BLK5_OTAR,
			"CPU0_BLK5_OMASK"			 => CPU0_BLK5_OMASK,
			"CPU0_BLK6_RABR"			 => CPU0_BLK6_RABR,
			"CPU0_BLK6_OTAR"			 => CPU0_BLK6_OTAR,
			"CPU0_BLK6_OMASK"			 => CPU0_BLK6_OMASK,
			"CPU0_BLK7_RABR"			 => CPU0_BLK7_RABR,
			"CPU0_BLK7_OTAR"			 => CPU0_BLK7_OTAR,
			"CPU0_BLK7_OMASK"			 => CPU0_BLK7_OMASK,
			"CPU0_BLK8_RABR"			 => CPU0_BLK8_RABR,
			"CPU0_BLK8_OTAR"			 => CPU0_BLK8_OTAR,
			"CPU0_BLK8_OMASK"			 => CPU0_BLK8_OMASK,
			"CPU0_BLK9_RABR"			 => CPU0_BLK9_RABR,
			"CPU0_BLK9_OTAR"			 => CPU0_BLK9_OTAR,
			"CPU0_BLK9_OMASK"			 => CPU0_BLK9_OMASK,
			"CPU0_BLK10_RABR"			 => CPU0_BLK10_RABR,
			"CPU0_BLK10_OTAR"			 => CPU0_BLK10_OTAR,
			"CPU0_BLK10_OMASK"			 => CPU0_BLK10_OMASK,
			"CPU0_BLK11_RABR"			 => CPU0_BLK11_RABR,
			"CPU0_BLK11_OTAR"			 => CPU0_BLK11_OTAR,
			"CPU0_BLK11_OMASK"			 => CPU0_BLK11_OMASK,
			"CPU0_BLK12_RABR"			 => CPU0_BLK12_RABR,
			"CPU0_BLK12_OTAR"			 => CPU0_BLK12_OTAR,
			"CPU0_BLK12_OMASK"			 => CPU0_BLK12_OMASK,
			"CPU0_BLK13_RABR"			 => CPU0_BLK13_RABR,
			"CPU0_BLK13_OTAR"			 => CPU0_BLK13_OTAR,
			"CPU0_BLK13_OMASK"			 => CPU0_BLK13_OMASK,
			"CPU0_BLK14_RABR"			 => CPU0_BLK14_RABR,
			"CPU0_BLK14_OTAR"			 => CPU0_BLK14_OTAR,
			"CPU0_BLK14_OMASK"			 => CPU0_BLK14_OMASK,
			"CPU0_BLK15_RABR"			 => CPU0_BLK15_RABR,
			"CPU0_BLK15_OTAR"			 => CPU0_BLK15_OTAR,
			"CPU0_BLK15_OMASK"			 => CPU0_BLK15_OMASK,
			"CPU0_BLK16_RABR"			 => CPU0_BLK16_RABR,
			"CPU0_BLK16_OTAR"			 => CPU0_BLK16_OTAR,
			"CPU0_BLK16_OMASK"			 => CPU0_BLK16_OMASK,
			"CPU0_BLK17_RABR"			 => CPU0_BLK17_RABR,
			"CPU0_BLK17_OTAR"			 => CPU0_BLK17_OTAR,
			"CPU0_BLK17_OMASK"			 => CPU0_BLK17_OMASK,
			"CPU0_BLK18_RABR"			 => CPU0_BLK18_RABR,
			"CPU0_BLK18_OTAR"			 => CPU0_BLK18_OTAR,
			"CPU0_BLK18_OMASK"			 => CPU0_BLK18_OMASK,
			"CPU0_BLK19_RABR"			 => CPU0_BLK19_RABR,
			"CPU0_BLK19_OTAR"			 => CPU0_BLK19_OTAR,
			"CPU0_BLK19_OMASK"			 => CPU0_BLK19_OMASK,
			"CPU0_BLK20_RABR"			 => CPU0_BLK20_RABR,
			"CPU0_BLK20_OTAR"			 => CPU0_BLK20_OTAR,
			"CPU0_BLK20_OMASK"			 => CPU0_BLK20_OMASK,
			"CPU0_BLK21_RABR"			 => CPU0_BLK21_RABR,
			"CPU0_BLK21_OTAR"			 => CPU0_BLK21_OTAR,
			"CPU0_BLK21_OMASK"			 => CPU0_BLK21_OMASK,
			"CPU0_BLK22_RABR"			 => CPU0_BLK22_RABR,
			"CPU0_BLK22_OTAR"			 => CPU0_BLK22_OTAR,
			"CPU0_BLK22_OMASK"			 => CPU0_BLK22_OMASK,
			"CPU0_BLK23_RABR"			 => CPU0_BLK23_RABR,
			"CPU0_BLK23_OTAR"			 => CPU0_BLK23_OTAR,
			"CPU0_BLK23_OMASK"			 => CPU0_BLK23_OMASK,
			"CPU0_BLK24_RABR"			 => CPU0_BLK24_RABR,
			"CPU0_BLK24_OTAR"			 => CPU0_BLK24_OTAR,
			"CPU0_BLK24_OMASK"			 => CPU0_BLK24_OMASK,
			"CPU0_BLK25_RABR"			 => CPU0_BLK25_RABR,
			"CPU0_BLK25_OTAR"			 => CPU0_BLK25_OTAR,
			"CPU0_BLK25_OMASK"			 => CPU0_BLK25_OMASK,
			"CPU0_BLK26_RABR"			 => CPU0_BLK26_RABR,
			"CPU0_BLK26_OTAR"			 => CPU0_BLK26_OTAR,
			"CPU0_BLK26_OMASK"			 => CPU0_BLK26_OMASK,
			"CPU0_BLK27_RABR"			 => CPU0_BLK27_RABR,
			"CPU0_BLK27_OTAR"			 => CPU0_BLK27_OTAR,
			"CPU0_BLK27_OMASK"			 => CPU0_BLK27_OMASK,
			"CPU0_BLK28_RABR"			 => CPU0_BLK28_RABR,
			"CPU0_BLK28_OTAR"			 => CPU0_BLK28_OTAR,
			"CPU0_BLK28_OMASK"			 => CPU0_BLK28_OMASK,
			"CPU0_BLK29_RABR"			 => CPU0_BLK29_RABR,
			"CPU0_BLK29_OTAR"			 => CPU0_BLK29_OTAR,
			"CPU0_BLK29_OMASK"			 => CPU0_BLK29_OMASK,
			"CPU0_BLK30_RABR"			 => CPU0_BLK30_RABR,
			"CPU0_BLK30_OTAR"			 => CPU0_BLK30_OTAR,
			"CPU0_BLK30_OMASK"			 => CPU0_BLK30_OMASK,
			"CPU0_BLK31_RABR"			 => CPU0_BLK31_RABR,
			"CPU0_BLK31_OTAR"			 => CPU0_BLK31_OTAR,
			"CPU0_BLK31_OMASK"			 => CPU0_BLK31_OMASK,
			"CPU0_SEGEN"				 => CPU0_SEGEN,
			"CPU0_TASK_ASI"			 => CPU0_TASK_ASI,
			"CPU0_PMA0"				 => CPU0_PMA0,
			"CPU0_PMA1"				 => CPU0_PMA1,
			"CPU0_PMA2"				 => CPU0_PMA2,
			"CPU0_DCON2"				 => CPU0_DCON2,
			"CPU0_SMACON"				 => CPU0_SMACON,
			"CPU0_DSTR"				 => CPU0_DSTR,
			"CPU0_DATR"				 => CPU0_DATR,
			"CPU0_DEADD"				 => CPU0_DEADD,
			"CPU0_DIEAR"				 => CPU0_DIEAR,
			"CPU0_DIETR"				 => CPU0_DIETR,
			"CPU0_DCON0"				 => CPU0_DCON0,
			"CPU0_PSTR"				 => CPU0_PSTR,
			"CPU0_PCON1"				 => CPU0_PCON1,
			"CPU0_PCON2"				 => CPU0_PCON2,
			"CPU0_PCON0"				 => CPU0_PCON0,
			"CPU0_PIEAR"				 => CPU0_PIEAR,
			"CPU0_PIETR"				 => CPU0_PIETR,
			"CPU0_COMPAT"				 => CPU0_COMPAT,
			"CPU0_FPU_TRAP_CON"			 => CPU0_FPU_TRAP_CON,
			"CPU0_FPU_TRAP_PC"			 => CPU0_FPU_TRAP_PC,
			"CPU0_FPU_TRAP_OPC"			 => CPU0_FPU_TRAP_OPC,
			"CPU0_FPU_TRAP_SRC1"			 => CPU0_FPU_TRAP_SRC1,
			"CPU0_FPU_TRAP_SRC2"			 => CPU0_FPU_TRAP_SRC2,
			"CPU0_FPU_TRAP_SRC3"			 => CPU0_FPU_TRAP_SRC3,
			"CPU0_DPR0_L"				 => CPU0_DPR0_L,
			"CPU0_DPR0_U"				 => CPU0_DPR0_U,
			"CPU0_DPR1_L"				 => CPU0_DPR1_L,
			"CPU0_DPR1_U"				 => CPU0_DPR1_U,
			"CPU0_DPR2_L"				 => CPU0_DPR2_L,
			"CPU0_DPR2_U"				 => CPU0_DPR2_U,
			"CPU0_DPR3_L"				 => CPU0_DPR3_L,
			"CPU0_DPR3_U"				 => CPU0_DPR3_U,
			"CPU0_DPR4_L"				 => CPU0_DPR4_L,
			"CPU0_DPR4_U"				 => CPU0_DPR4_U,
			"CPU0_DPR5_L"				 => CPU0_DPR5_L,
			"CPU0_DPR5_U"				 => CPU0_DPR5_U,
			"CPU0_DPR6_L"				 => CPU0_DPR6_L,
			"CPU0_DPR6_U"				 => CPU0_DPR6_U,
			"CPU0_DPR7_L"				 => CPU0_DPR7_L,
			"CPU0_DPR7_U"				 => CPU0_DPR7_U,
			"CPU0_DPR8_L"				 => CPU0_DPR8_L,
			"CPU0_DPR8_U"				 => CPU0_DPR8_U,
			"CPU0_DPR9_L"				 => CPU0_DPR9_L,
			"CPU0_DPR9_U"				 => CPU0_DPR9_U,
			"CPU0_DPR10_L"			 => CPU0_DPR10_L,
			"CPU0_DPR10_U"			 => CPU0_DPR10_U,
			"CPU0_DPR11_L"			 => CPU0_DPR11_L,
			"CPU0_DPR11_U"			 => CPU0_DPR11_U,
			"CPU0_DPR12_L"			 => CPU0_DPR12_L,
			"CPU0_DPR12_U"			 => CPU0_DPR12_U,
			"CPU0_DPR13_L"			 => CPU0_DPR13_L,
			"CPU0_DPR13_U"			 => CPU0_DPR13_U,
			"CPU0_DPR14_L"			 => CPU0_DPR14_L,
			"CPU0_DPR14_U"			 => CPU0_DPR14_U,
			"CPU0_DPR15_L"			 => CPU0_DPR15_L,
			"CPU0_DPR15_U"			 => CPU0_DPR15_U,
			"CPU0_DPR16_L"			 => CPU0_DPR16_L,
			"CPU0_DPR16_U"			 => CPU0_DPR16_U,
			"CPU0_DPR17_L"			 => CPU0_DPR17_L,
			"CPU0_DPR17_U"			 => CPU0_DPR17_U,
			"CPU0_CPR0_L"				 => CPU0_CPR0_L,
			"CPU0_CPR0_U"				 => CPU0_CPR0_U,
			"CPU0_CPR1_L"				 => CPU0_CPR1_L,
			"CPU0_CPR1_U"				 => CPU0_CPR1_U,
			"CPU0_CPR2_L"				 => CPU0_CPR2_L,
			"CPU0_CPR2_U"				 => CPU0_CPR2_U,
			"CPU0_CPR3_L"				 => CPU0_CPR3_L,
			"CPU0_CPR3_U"				 => CPU0_CPR3_U,
			"CPU0_CPR4_L"				 => CPU0_CPR4_L,
			"CPU0_CPR4_U"				 => CPU0_CPR4_U,
			"CPU0_CPR5_L"				 => CPU0_CPR5_L,
			"CPU0_CPR5_U"				 => CPU0_CPR5_U,
			"CPU0_CPR6_L"				 => CPU0_CPR6_L,
			"CPU0_CPR6_U"				 => CPU0_CPR6_U,
			"CPU0_CPR7_L"				 => CPU0_CPR7_L,
			"CPU0_CPR7_U"				 => CPU0_CPR7_U,
			"CPU0_CPR8_L"				 => CPU0_CPR8_L,
			"CPU0_CPR8_U"				 => CPU0_CPR8_U,
			"CPU0_CPR9_L"				 => CPU0_CPR9_L,
			"CPU0_CPR9_U"				 => CPU0_CPR9_U,
			"CPU0_CPXE_0"				 => CPU0_CPXE_0,
			"CPU0_CPXE_1"				 => CPU0_CPXE_1,
			"CPU0_CPXE_2"				 => CPU0_CPXE_2,
			"CPU0_CPXE_3"				 => CPU0_CPXE_3,
			"CPU0_DPRE_0"				 => CPU0_DPRE_0,
			"CPU0_DPRE_1"				 => CPU0_DPRE_1,
			"CPU0_DPRE_2"				 => CPU0_DPRE_2,
			"CPU0_DPRE_3"				 => CPU0_DPRE_3,
			"CPU0_DPWE_0"				 => CPU0_DPWE_0,
			"CPU0_DPWE_1"				 => CPU0_DPWE_1,
			"CPU0_DPWE_2"				 => CPU0_DPWE_2,
			"CPU0_DPWE_3"				 => CPU0_DPWE_3,
			"CPU0_CPXE_4"				 => CPU0_CPXE_4,
			"CPU0_CPXE_5"				 => CPU0_CPXE_5,
			"CPU0_DPRE_4"				 => CPU0_DPRE_4,
			"CPU0_DPRE_5"				 => CPU0_DPRE_5,
			"CPU0_DPWE_4"				 => CPU0_DPWE_4,
			"CPU0_DPWE_5"				 => CPU0_DPWE_5,
			"CPU0_TPS_CON"			 => CPU0_TPS_CON,
			"CPU0_TPS_TIMER0"			 => CPU0_TPS_TIMER0,
			"CPU0_TPS_TIMER1"			 => CPU0_TPS_TIMER1,
			"CPU0_TPS_TIMER2"			 => CPU0_TPS_TIMER2,
			"CPU0_TPS_EXTIM_ENTRY_LVAL"			 => CPU0_TPS_EXTIM_ENTRY_LVAL,
			"CPU0_TPS_EXTIM_ENTRY_CVAL"			 => CPU0_TPS_EXTIM_ENTRY_CVAL,
			"CPU0_TPS_EXTIM_EXIT_LVAL"			 => CPU0_TPS_EXTIM_EXIT_LVAL,
			"CPU0_TPS_EXTIM_EXIT_CVAL"			 => CPU0_TPS_EXTIM_EXIT_CVAL,
			"CPU0_TPS_EXTIM_CLASS_EN"			 => CPU0_TPS_EXTIM_CLASS_EN,
			"CPU0_TPS_EXTIM_STAT"			 => CPU0_TPS_EXTIM_STAT,
			"CPU0_TPS_EXTIM_FCX"			 => CPU0_TPS_EXTIM_FCX,
			"CPU0_TR0_EVT"			 => CPU0_TR0_EVT,
			"CPU0_TR0_ADR"			 => CPU0_TR0_ADR,
			"CPU0_TR1_EVT"			 => CPU0_TR1_EVT,
			"CPU0_TR1_ADR"			 => CPU0_TR1_ADR,
			"CPU0_TR2_EVT"			 => CPU0_TR2_EVT,
			"CPU0_TR2_ADR"			 => CPU0_TR2_ADR,
			"CPU0_TR3_EVT"			 => CPU0_TR3_EVT,
			"CPU0_TR3_ADR"			 => CPU0_TR3_ADR,
			"CPU0_TR4_EVT"			 => CPU0_TR4_EVT,
			"CPU0_TR4_ADR"			 => CPU0_TR4_ADR,
			"CPU0_TR5_EVT"			 => CPU0_TR5_EVT,
			"CPU0_TR5_ADR"			 => CPU0_TR5_ADR,
			"CPU0_TR6_EVT"			 => CPU0_TR6_EVT,
			"CPU0_TR6_ADR"			 => CPU0_TR6_ADR,
			"CPU0_TR7_EVT"			 => CPU0_TR7_EVT,
			"CPU0_TR7_ADR"			 => CPU0_TR7_ADR,
			"CPU0_CCTRL"				 => CPU0_CCTRL,
			"CPU0_CCNT"				 => CPU0_CCNT,
			"CPU0_ICNT"				 => CPU0_ICNT,
			"CPU0_M1CNT"				 => CPU0_M1CNT,
			"CPU0_M2CNT"				 => CPU0_M2CNT,
			"CPU0_M3CNT"				 => CPU0_M3CNT,
			"CPU0_DBGSR"				 => CPU0_DBGSR,
			"CPU0_EXEVT"				 => CPU0_EXEVT,
			"CPU0_CREVT"				 => CPU0_CREVT,
			"CPU0_SWEVT"				 => CPU0_SWEVT,
			"CPU0_TRIG_ACC"			 => CPU0_TRIG_ACC,
			"CPU0_DMS"				 => CPU0_DMS,
			"CPU0_DCX"				 => CPU0_DCX,
			"CPU0_DBGTCR"				 => CPU0_DBGTCR,
			"CPU0_PCXI"				 => CPU0_PCXI,
			"CPU0_PSW"				 => CPU0_PSW,
			"CPU0_PC"				 => CPU0_PC,
			"CPU0_SYSCON"				 => CPU0_SYSCON,
			"CPU0_CPU_ID"				 => CPU0_CPU_ID,
			"CPU0_CORE_ID"			 => CPU0_CORE_ID,
			"CPU0_BIV"				 => CPU0_BIV,
			"CPU0_BTV"				 => CPU0_BTV,
			"CPU0_ISP"				 => CPU0_ISP,
			"CPU0_ICR"				 => CPU0_ICR,
			"CPU0_FCX"				 => CPU0_FCX,
			"CPU0_LCX"				 => CPU0_LCX,
			"CPU0_CUS_ID"				 => CPU0_CUS_ID,
			"CPU0_D0"				 => CPU0_D0,
			"CPU0_D1"				 => CPU0_D1,
			"CPU0_D2"				 => CPU0_D2,
			"CPU0_D3"				 => CPU0_D3,
			"CPU0_D4"				 => CPU0_D4,
			"CPU0_D5"				 => CPU0_D5,
			"CPU0_D6"				 => CPU0_D6,
			"CPU0_D7"				 => CPU0_D7,
			"CPU0_D8"				 => CPU0_D8,
			"CPU0_D9"				 => CPU0_D9,
			"CPU0_D10"				 => CPU0_D10,
			"CPU0_D11"				 => CPU0_D11,
			"CPU0_D12"				 => CPU0_D12,
			"CPU0_D13"				 => CPU0_D13,
			"CPU0_D14"				 => CPU0_D14,
			"CPU0_D15"				 => CPU0_D15,
			"CPU0_A0"				 => CPU0_A0,
			"CPU0_A1"				 => CPU0_A1,
			"CPU0_A2"				 => CPU0_A2,
			"CPU0_A3"				 => CPU0_A3,
			"CPU0_A4"				 => CPU0_A4,
			"CPU0_A5"				 => CPU0_A5,
			"CPU0_A6"				 => CPU0_A6,
			"CPU0_A7"				 => CPU0_A7,
			"CPU0_A8"				 => CPU0_A8,
			"CPU0_A9"				 => CPU0_A9,
			"CPU0_A10"				 => CPU0_A10,
			"CPU0_A11"				 => CPU0_A11,
			"CPU0_A12"				 => CPU0_A12,
			"CPU0_A13"				 => CPU0_A13,
			"CPU0_A14"				 => CPU0_A14,
			"CPU0_A15"				 => CPU0_A15,
			"CPU1_FLASHCON0"			 => CPU1_FLASHCON0,
			"CPU1_FLASHCON1"			 => CPU1_FLASHCON1,
			"CPU1_FLASHCON2"			 => CPU1_FLASHCON2,
			"CPU1_FLASHCON3"			 => CPU1_FLASHCON3,
			"CPU1_FLASHCON4"			 => CPU1_FLASHCON4,
			"CPU1_KRST0"				 => CPU1_KRST0,
			"CPU1_KRST1"				 => CPU1_KRST1,
			"CPU1_KRSTCLR"			 => CPU1_KRSTCLR,
			"CPU1_RGN0_LA"			 => CPU1_RGN0_LA,
			"CPU1_RGN0_UA"			 => CPU1_RGN0_UA,
			"CPU1_RGN0_ACCENA"			 => CPU1_RGN0_ACCENA,
			"CPU1_RGN0_ACCENB"			 => CPU1_RGN0_ACCENB,
			"CPU1_RGN1_LA"			 => CPU1_RGN1_LA,
			"CPU1_RGN1_UA"			 => CPU1_RGN1_UA,
			"CPU1_RGN1_ACCENA"			 => CPU1_RGN1_ACCENA,
			"CPU1_RGN1_ACCENB"			 => CPU1_RGN1_ACCENB,
			"CPU1_RGN2_LA"			 => CPU1_RGN2_LA,
			"CPU1_RGN2_UA"			 => CPU1_RGN2_UA,
			"CPU1_RGN2_ACCENA"			 => CPU1_RGN2_ACCENA,
			"CPU1_RGN2_ACCENB"			 => CPU1_RGN2_ACCENB,
			"CPU1_RGN3_LA"			 => CPU1_RGN3_LA,
			"CPU1_RGN3_UA"			 => CPU1_RGN3_UA,
			"CPU1_RGN3_ACCENA"			 => CPU1_RGN3_ACCENA,
			"CPU1_RGN3_ACCENB"			 => CPU1_RGN3_ACCENB,
			"CPU1_RGN4_LA"			 => CPU1_RGN4_LA,
			"CPU1_RGN4_UA"			 => CPU1_RGN4_UA,
			"CPU1_RGN4_ACCENA"			 => CPU1_RGN4_ACCENA,
			"CPU1_RGN4_ACCENB"			 => CPU1_RGN4_ACCENB,
			"CPU1_RGN5_LA"			 => CPU1_RGN5_LA,
			"CPU1_RGN5_UA"			 => CPU1_RGN5_UA,
			"CPU1_RGN5_ACCENA"			 => CPU1_RGN5_ACCENA,
			"CPU1_RGN5_ACCENB"			 => CPU1_RGN5_ACCENB,
			"CPU1_RGN6_LA"			 => CPU1_RGN6_LA,
			"CPU1_RGN6_UA"			 => CPU1_RGN6_UA,
			"CPU1_RGN6_ACCENA"			 => CPU1_RGN6_ACCENA,
			"CPU1_RGN6_ACCENB"			 => CPU1_RGN6_ACCENB,
			"CPU1_RGN7_LA"			 => CPU1_RGN7_LA,
			"CPU1_RGN7_UA"			 => CPU1_RGN7_UA,
			"CPU1_RGN7_ACCENA"			 => CPU1_RGN7_ACCENA,
			"CPU1_RGN7_ACCENB"			 => CPU1_RGN7_ACCENB,
			"CPU1_SPR_SPROT_RGNACCENA_R0"			 => CPU1_SPR_SPROT_RGNACCENA_R0,
			"CPU1_SPR_SPROT_RGNACCENB_R0"			 => CPU1_SPR_SPROT_RGNACCENB_R0,
			"CPU1_SPR_SPROT_RGNACCENA_R1"			 => CPU1_SPR_SPROT_RGNACCENA_R1,
			"CPU1_SPR_SPROT_RGNACCENB_R1"			 => CPU1_SPR_SPROT_RGNACCENB_R1,
			"CPU1_SPR_SPROT_RGNACCENA_R2"			 => CPU1_SPR_SPROT_RGNACCENA_R2,
			"CPU1_SPR_SPROT_RGNACCENB_R2"			 => CPU1_SPR_SPROT_RGNACCENB_R2,
			"CPU1_SPR_SPROT_RGNACCENA_R3"			 => CPU1_SPR_SPROT_RGNACCENA_R3,
			"CPU1_SPR_SPROT_RGNACCENB_R3"			 => CPU1_SPR_SPROT_RGNACCENB_R3,
			"CPU1_SPR_SPROT_RGNACCENA_R4"			 => CPU1_SPR_SPROT_RGNACCENA_R4,
			"CPU1_SPR_SPROT_RGNACCENB_R4"			 => CPU1_SPR_SPROT_RGNACCENB_R4,
			"CPU1_SPR_SPROT_RGNACCENA_R5"			 => CPU1_SPR_SPROT_RGNACCENA_R5,
			"CPU1_SPR_SPROT_RGNACCENB_R5"			 => CPU1_SPR_SPROT_RGNACCENB_R5,
			"CPU1_SPR_SPROT_RGNACCENA_R6"			 => CPU1_SPR_SPROT_RGNACCENA_R6,
			"CPU1_SPR_SPROT_RGNACCENB_R6"			 => CPU1_SPR_SPROT_RGNACCENB_R6,
			"CPU1_SPR_SPROT_RGNACCENA_R7"			 => CPU1_SPR_SPROT_RGNACCENA_R7,
			"CPU1_SPR_SPROT_RGNACCENB_R7"			 => CPU1_SPR_SPROT_RGNACCENB_R7,
			"CPU1_SFR_SPROT_ACCENA_W"			 => CPU1_SFR_SPROT_ACCENA_W,
			"CPU1_SFR_SPROT_ACCENB_W"			 => CPU1_SFR_SPROT_ACCENB_W,
			"CPU1_LPB_SPROT_ACCENA_R"			 => CPU1_LPB_SPROT_ACCENA_R,
			"CPU1_LPB_SPROT_ACCENB_R"			 => CPU1_LPB_SPROT_ACCENB_R,
			"CPU1_DLMU_SPROT_RGNLA0"			 => CPU1_DLMU_SPROT_RGNLA0,
			"CPU1_DLMU_SPROT_RGNUA0"			 => CPU1_DLMU_SPROT_RGNUA0,
			"CPU1_DLMU_SPROT_RGNACCENA_W0"			 => CPU1_DLMU_SPROT_RGNACCENA_W0,
			"CPU1_DLMU_SPROT_RGNACCENB_W0"			 => CPU1_DLMU_SPROT_RGNACCENB_W0,
			"CPU1_DLMU_SPROT_RGNLA1"			 => CPU1_DLMU_SPROT_RGNLA1,
			"CPU1_DLMU_SPROT_RGNUA1"			 => CPU1_DLMU_SPROT_RGNUA1,
			"CPU1_DLMU_SPROT_RGNACCENA_W1"			 => CPU1_DLMU_SPROT_RGNACCENA_W1,
			"CPU1_DLMU_SPROT_RGNACCENB_W1"			 => CPU1_DLMU_SPROT_RGNACCENB_W1,
			"CPU1_DLMU_SPROT_RGNLA2"			 => CPU1_DLMU_SPROT_RGNLA2,
			"CPU1_DLMU_SPROT_RGNUA2"			 => CPU1_DLMU_SPROT_RGNUA2,
			"CPU1_DLMU_SPROT_RGNACCENA_W2"			 => CPU1_DLMU_SPROT_RGNACCENA_W2,
			"CPU1_DLMU_SPROT_RGNACCENB_W2"			 => CPU1_DLMU_SPROT_RGNACCENB_W2,
			"CPU1_DLMU_SPROT_RGNLA3"			 => CPU1_DLMU_SPROT_RGNLA3,
			"CPU1_DLMU_SPROT_RGNUA3"			 => CPU1_DLMU_SPROT_RGNUA3,
			"CPU1_DLMU_SPROT_RGNACCENA_W3"			 => CPU1_DLMU_SPROT_RGNACCENA_W3,
			"CPU1_DLMU_SPROT_RGNACCENB_W3"			 => CPU1_DLMU_SPROT_RGNACCENB_W3,
			"CPU1_DLMU_SPROT_RGNLA4"			 => CPU1_DLMU_SPROT_RGNLA4,
			"CPU1_DLMU_SPROT_RGNUA4"			 => CPU1_DLMU_SPROT_RGNUA4,
			"CPU1_DLMU_SPROT_RGNACCENA_W4"			 => CPU1_DLMU_SPROT_RGNACCENA_W4,
			"CPU1_DLMU_SPROT_RGNACCENB_W4"			 => CPU1_DLMU_SPROT_RGNACCENB_W4,
			"CPU1_DLMU_SPROT_RGNLA5"			 => CPU1_DLMU_SPROT_RGNLA5,
			"CPU1_DLMU_SPROT_RGNUA5"			 => CPU1_DLMU_SPROT_RGNUA5,
			"CPU1_DLMU_SPROT_RGNACCENA_W5"			 => CPU1_DLMU_SPROT_RGNACCENA_W5,
			"CPU1_DLMU_SPROT_RGNACCENB_W5"			 => CPU1_DLMU_SPROT_RGNACCENB_W5,
			"CPU1_DLMU_SPROT_RGNLA6"			 => CPU1_DLMU_SPROT_RGNLA6,
			"CPU1_DLMU_SPROT_RGNUA6"			 => CPU1_DLMU_SPROT_RGNUA6,
			"CPU1_DLMU_SPROT_RGNACCENA_W6"			 => CPU1_DLMU_SPROT_RGNACCENA_W6,
			"CPU1_DLMU_SPROT_RGNACCENB_W6"			 => CPU1_DLMU_SPROT_RGNACCENB_W6,
			"CPU1_DLMU_SPROT_RGNLA7"			 => CPU1_DLMU_SPROT_RGNLA7,
			"CPU1_DLMU_SPROT_RGNUA7"			 => CPU1_DLMU_SPROT_RGNUA7,
			"CPU1_DLMU_SPROT_RGNACCENA_W7"			 => CPU1_DLMU_SPROT_RGNACCENA_W7,
			"CPU1_DLMU_SPROT_RGNACCENB_W7"			 => CPU1_DLMU_SPROT_RGNACCENB_W7,
			"CPU1_DLMU_SPROT_RGNACCENA_R0"			 => CPU1_DLMU_SPROT_RGNACCENA_R0,
			"CPU1_DLMU_SPROT_RGNACCENB_R0"			 => CPU1_DLMU_SPROT_RGNACCENB_R0,
			"CPU1_DLMU_SPROT_RGNACCENA_R1"			 => CPU1_DLMU_SPROT_RGNACCENA_R1,
			"CPU1_DLMU_SPROT_RGNACCENB_R1"			 => CPU1_DLMU_SPROT_RGNACCENB_R1,
			"CPU1_DLMU_SPROT_RGNACCENA_R2"			 => CPU1_DLMU_SPROT_RGNACCENA_R2,
			"CPU1_DLMU_SPROT_RGNACCENB_R2"			 => CPU1_DLMU_SPROT_RGNACCENB_R2,
			"CPU1_DLMU_SPROT_RGNACCENA_R3"			 => CPU1_DLMU_SPROT_RGNACCENA_R3,
			"CPU1_DLMU_SPROT_RGNACCENB_R3"			 => CPU1_DLMU_SPROT_RGNACCENB_R3,
			"CPU1_DLMU_SPROT_RGNACCENA_R4"			 => CPU1_DLMU_SPROT_RGNACCENA_R4,
			"CPU1_DLMU_SPROT_RGNACCENB_R4"			 => CPU1_DLMU_SPROT_RGNACCENB_R4,
			"CPU1_DLMU_SPROT_RGNACCENA_R5"			 => CPU1_DLMU_SPROT_RGNACCENA_R5,
			"CPU1_DLMU_SPROT_RGNACCENB_R5"			 => CPU1_DLMU_SPROT_RGNACCENB_R5,
			"CPU1_DLMU_SPROT_RGNACCENA_R6"			 => CPU1_DLMU_SPROT_RGNACCENA_R6,
			"CPU1_DLMU_SPROT_RGNACCENB_R6"			 => CPU1_DLMU_SPROT_RGNACCENB_R6,
			"CPU1_DLMU_SPROT_RGNACCENA_R7"			 => CPU1_DLMU_SPROT_RGNACCENA_R7,
			"CPU1_DLMU_SPROT_RGNACCENB_R7"			 => CPU1_DLMU_SPROT_RGNACCENB_R7,
			"CPU1_OSEL"				 => CPU1_OSEL,
			"CPU1_BLK0_RABR"			 => CPU1_BLK0_RABR,
			"CPU1_BLK0_OTAR"			 => CPU1_BLK0_OTAR,
			"CPU1_BLK0_OMASK"			 => CPU1_BLK0_OMASK,
			"CPU1_BLK1_RABR"			 => CPU1_BLK1_RABR,
			"CPU1_BLK1_OTAR"			 => CPU1_BLK1_OTAR,
			"CPU1_BLK1_OMASK"			 => CPU1_BLK1_OMASK,
			"CPU1_BLK2_RABR"			 => CPU1_BLK2_RABR,
			"CPU1_BLK2_OTAR"			 => CPU1_BLK2_OTAR,
			"CPU1_BLK2_OMASK"			 => CPU1_BLK2_OMASK,
			"CPU1_BLK3_RABR"			 => CPU1_BLK3_RABR,
			"CPU1_BLK3_OTAR"			 => CPU1_BLK3_OTAR,
			"CPU1_BLK3_OMASK"			 => CPU1_BLK3_OMASK,
			"CPU1_BLK4_RABR"			 => CPU1_BLK4_RABR,
			"CPU1_BLK4_OTAR"			 => CPU1_BLK4_OTAR,
			"CPU1_BLK4_OMASK"			 => CPU1_BLK4_OMASK,
			"CPU1_BLK5_RABR"			 => CPU1_BLK5_RABR,
			"CPU1_BLK5_OTAR"			 => CPU1_BLK5_OTAR,
			"CPU1_BLK5_OMASK"			 => CPU1_BLK5_OMASK,
			"CPU1_BLK6_RABR"			 => CPU1_BLK6_RABR,
			"CPU1_BLK6_OTAR"			 => CPU1_BLK6_OTAR,
			"CPU1_BLK6_OMASK"			 => CPU1_BLK6_OMASK,
			"CPU1_BLK7_RABR"			 => CPU1_BLK7_RABR,
			"CPU1_BLK7_OTAR"			 => CPU1_BLK7_OTAR,
			"CPU1_BLK7_OMASK"			 => CPU1_BLK7_OMASK,
			"CPU1_BLK8_RABR"			 => CPU1_BLK8_RABR,
			"CPU1_BLK8_OTAR"			 => CPU1_BLK8_OTAR,
			"CPU1_BLK8_OMASK"			 => CPU1_BLK8_OMASK,
			"CPU1_BLK9_RABR"			 => CPU1_BLK9_RABR,
			"CPU1_BLK9_OTAR"			 => CPU1_BLK9_OTAR,
			"CPU1_BLK9_OMASK"			 => CPU1_BLK9_OMASK,
			"CPU1_BLK10_RABR"			 => CPU1_BLK10_RABR,
			"CPU1_BLK10_OTAR"			 => CPU1_BLK10_OTAR,
			"CPU1_BLK10_OMASK"			 => CPU1_BLK10_OMASK,
			"CPU1_BLK11_RABR"			 => CPU1_BLK11_RABR,
			"CPU1_BLK11_OTAR"			 => CPU1_BLK11_OTAR,
			"CPU1_BLK11_OMASK"			 => CPU1_BLK11_OMASK,
			"CPU1_BLK12_RABR"			 => CPU1_BLK12_RABR,
			"CPU1_BLK12_OTAR"			 => CPU1_BLK12_OTAR,
			"CPU1_BLK12_OMASK"			 => CPU1_BLK12_OMASK,
			"CPU1_BLK13_RABR"			 => CPU1_BLK13_RABR,
			"CPU1_BLK13_OTAR"			 => CPU1_BLK13_OTAR,
			"CPU1_BLK13_OMASK"			 => CPU1_BLK13_OMASK,
			"CPU1_BLK14_RABR"			 => CPU1_BLK14_RABR,
			"CPU1_BLK14_OTAR"			 => CPU1_BLK14_OTAR,
			"CPU1_BLK14_OMASK"			 => CPU1_BLK14_OMASK,
			"CPU1_BLK15_RABR"			 => CPU1_BLK15_RABR,
			"CPU1_BLK15_OTAR"			 => CPU1_BLK15_OTAR,
			"CPU1_BLK15_OMASK"			 => CPU1_BLK15_OMASK,
			"CPU1_BLK16_RABR"			 => CPU1_BLK16_RABR,
			"CPU1_BLK16_OTAR"			 => CPU1_BLK16_OTAR,
			"CPU1_BLK16_OMASK"			 => CPU1_BLK16_OMASK,
			"CPU1_BLK17_RABR"			 => CPU1_BLK17_RABR,
			"CPU1_BLK17_OTAR"			 => CPU1_BLK17_OTAR,
			"CPU1_BLK17_OMASK"			 => CPU1_BLK17_OMASK,
			"CPU1_BLK18_RABR"			 => CPU1_BLK18_RABR,
			"CPU1_BLK18_OTAR"			 => CPU1_BLK18_OTAR,
			"CPU1_BLK18_OMASK"			 => CPU1_BLK18_OMASK,
			"CPU1_BLK19_RABR"			 => CPU1_BLK19_RABR,
			"CPU1_BLK19_OTAR"			 => CPU1_BLK19_OTAR,
			"CPU1_BLK19_OMASK"			 => CPU1_BLK19_OMASK,
			"CPU1_BLK20_RABR"			 => CPU1_BLK20_RABR,
			"CPU1_BLK20_OTAR"			 => CPU1_BLK20_OTAR,
			"CPU1_BLK20_OMASK"			 => CPU1_BLK20_OMASK,
			"CPU1_BLK21_RABR"			 => CPU1_BLK21_RABR,
			"CPU1_BLK21_OTAR"			 => CPU1_BLK21_OTAR,
			"CPU1_BLK21_OMASK"			 => CPU1_BLK21_OMASK,
			"CPU1_BLK22_RABR"			 => CPU1_BLK22_RABR,
			"CPU1_BLK22_OTAR"			 => CPU1_BLK22_OTAR,
			"CPU1_BLK22_OMASK"			 => CPU1_BLK22_OMASK,
			"CPU1_BLK23_RABR"			 => CPU1_BLK23_RABR,
			"CPU1_BLK23_OTAR"			 => CPU1_BLK23_OTAR,
			"CPU1_BLK23_OMASK"			 => CPU1_BLK23_OMASK,
			"CPU1_BLK24_RABR"			 => CPU1_BLK24_RABR,
			"CPU1_BLK24_OTAR"			 => CPU1_BLK24_OTAR,
			"CPU1_BLK24_OMASK"			 => CPU1_BLK24_OMASK,
			"CPU1_BLK25_RABR"			 => CPU1_BLK25_RABR,
			"CPU1_BLK25_OTAR"			 => CPU1_BLK25_OTAR,
			"CPU1_BLK25_OMASK"			 => CPU1_BLK25_OMASK,
			"CPU1_BLK26_RABR"			 => CPU1_BLK26_RABR,
			"CPU1_BLK26_OTAR"			 => CPU1_BLK26_OTAR,
			"CPU1_BLK26_OMASK"			 => CPU1_BLK26_OMASK,
			"CPU1_BLK27_RABR"			 => CPU1_BLK27_RABR,
			"CPU1_BLK27_OTAR"			 => CPU1_BLK27_OTAR,
			"CPU1_BLK27_OMASK"			 => CPU1_BLK27_OMASK,
			"CPU1_BLK28_RABR"			 => CPU1_BLK28_RABR,
			"CPU1_BLK28_OTAR"			 => CPU1_BLK28_OTAR,
			"CPU1_BLK28_OMASK"			 => CPU1_BLK28_OMASK,
			"CPU1_BLK29_RABR"			 => CPU1_BLK29_RABR,
			"CPU1_BLK29_OTAR"			 => CPU1_BLK29_OTAR,
			"CPU1_BLK29_OMASK"			 => CPU1_BLK29_OMASK,
			"CPU1_BLK30_RABR"			 => CPU1_BLK30_RABR,
			"CPU1_BLK30_OTAR"			 => CPU1_BLK30_OTAR,
			"CPU1_BLK30_OMASK"			 => CPU1_BLK30_OMASK,
			"CPU1_BLK31_RABR"			 => CPU1_BLK31_RABR,
			"CPU1_BLK31_OTAR"			 => CPU1_BLK31_OTAR,
			"CPU1_BLK31_OMASK"			 => CPU1_BLK31_OMASK,
			"CPU1_SEGEN"				 => CPU1_SEGEN,
			"CPU1_TASK_ASI"			 => CPU1_TASK_ASI,
			"CPU1_PMA0"				 => CPU1_PMA0,
			"CPU1_PMA1"				 => CPU1_PMA1,
			"CPU1_PMA2"				 => CPU1_PMA2,
			"CPU1_DCON2"				 => CPU1_DCON2,
			"CPU1_SMACON"				 => CPU1_SMACON,
			"CPU1_DSTR"				 => CPU1_DSTR,
			"CPU1_DATR"				 => CPU1_DATR,
			"CPU1_DEADD"				 => CPU1_DEADD,
			"CPU1_DIEAR"				 => CPU1_DIEAR,
			"CPU1_DIETR"				 => CPU1_DIETR,
			"CPU1_DCON0"				 => CPU1_DCON0,
			"CPU1_PSTR"				 => CPU1_PSTR,
			"CPU1_PCON1"				 => CPU1_PCON1,
			"CPU1_PCON2"				 => CPU1_PCON2,
			"CPU1_PCON0"				 => CPU1_PCON0,
			"CPU1_PIEAR"				 => CPU1_PIEAR,
			"CPU1_PIETR"				 => CPU1_PIETR,
			"CPU1_COMPAT"				 => CPU1_COMPAT,
			"CPU1_FPU_TRAP_CON"			 => CPU1_FPU_TRAP_CON,
			"CPU1_FPU_TRAP_PC"			 => CPU1_FPU_TRAP_PC,
			"CPU1_FPU_TRAP_OPC"			 => CPU1_FPU_TRAP_OPC,
			"CPU1_FPU_TRAP_SRC1"			 => CPU1_FPU_TRAP_SRC1,
			"CPU1_FPU_TRAP_SRC2"			 => CPU1_FPU_TRAP_SRC2,
			"CPU1_FPU_TRAP_SRC3"			 => CPU1_FPU_TRAP_SRC3,
			"CPU1_DPR0_L"				 => CPU1_DPR0_L,
			"CPU1_DPR0_U"				 => CPU1_DPR0_U,
			"CPU1_DPR1_L"				 => CPU1_DPR1_L,
			"CPU1_DPR1_U"				 => CPU1_DPR1_U,
			"CPU1_DPR2_L"				 => CPU1_DPR2_L,
			"CPU1_DPR2_U"				 => CPU1_DPR2_U,
			"CPU1_DPR3_L"				 => CPU1_DPR3_L,
			"CPU1_DPR3_U"				 => CPU1_DPR3_U,
			"CPU1_DPR4_L"				 => CPU1_DPR4_L,
			"CPU1_DPR4_U"				 => CPU1_DPR4_U,
			"CPU1_DPR5_L"				 => CPU1_DPR5_L,
			"CPU1_DPR5_U"				 => CPU1_DPR5_U,
			"CPU1_DPR6_L"				 => CPU1_DPR6_L,
			"CPU1_DPR6_U"				 => CPU1_DPR6_U,
			"CPU1_DPR7_L"				 => CPU1_DPR7_L,
			"CPU1_DPR7_U"				 => CPU1_DPR7_U,
			"CPU1_DPR8_L"				 => CPU1_DPR8_L,
			"CPU1_DPR8_U"				 => CPU1_DPR8_U,
			"CPU1_DPR9_L"				 => CPU1_DPR9_L,
			"CPU1_DPR9_U"				 => CPU1_DPR9_U,
			"CPU1_DPR10_L"			 => CPU1_DPR10_L,
			"CPU1_DPR10_U"			 => CPU1_DPR10_U,
			"CPU1_DPR11_L"			 => CPU1_DPR11_L,
			"CPU1_DPR11_U"			 => CPU1_DPR11_U,
			"CPU1_DPR12_L"			 => CPU1_DPR12_L,
			"CPU1_DPR12_U"			 => CPU1_DPR12_U,
			"CPU1_DPR13_L"			 => CPU1_DPR13_L,
			"CPU1_DPR13_U"			 => CPU1_DPR13_U,
			"CPU1_DPR14_L"			 => CPU1_DPR14_L,
			"CPU1_DPR14_U"			 => CPU1_DPR14_U,
			"CPU1_DPR15_L"			 => CPU1_DPR15_L,
			"CPU1_DPR15_U"			 => CPU1_DPR15_U,
			"CPU1_DPR16_L"			 => CPU1_DPR16_L,
			"CPU1_DPR16_U"			 => CPU1_DPR16_U,
			"CPU1_DPR17_L"			 => CPU1_DPR17_L,
			"CPU1_DPR17_U"			 => CPU1_DPR17_U,
			"CPU1_CPR0_L"				 => CPU1_CPR0_L,
			"CPU1_CPR0_U"				 => CPU1_CPR0_U,
			"CPU1_CPR1_L"				 => CPU1_CPR1_L,
			"CPU1_CPR1_U"				 => CPU1_CPR1_U,
			"CPU1_CPR2_L"				 => CPU1_CPR2_L,
			"CPU1_CPR2_U"				 => CPU1_CPR2_U,
			"CPU1_CPR3_L"				 => CPU1_CPR3_L,
			"CPU1_CPR3_U"				 => CPU1_CPR3_U,
			"CPU1_CPR4_L"				 => CPU1_CPR4_L,
			"CPU1_CPR4_U"				 => CPU1_CPR4_U,
			"CPU1_CPR5_L"				 => CPU1_CPR5_L,
			"CPU1_CPR5_U"				 => CPU1_CPR5_U,
			"CPU1_CPR6_L"				 => CPU1_CPR6_L,
			"CPU1_CPR6_U"				 => CPU1_CPR6_U,
			"CPU1_CPR7_L"				 => CPU1_CPR7_L,
			"CPU1_CPR7_U"				 => CPU1_CPR7_U,
			"CPU1_CPR8_L"				 => CPU1_CPR8_L,
			"CPU1_CPR8_U"				 => CPU1_CPR8_U,
			"CPU1_CPR9_L"				 => CPU1_CPR9_L,
			"CPU1_CPR9_U"				 => CPU1_CPR9_U,
			"CPU1_CPXE_0"				 => CPU1_CPXE_0,
			"CPU1_CPXE_1"				 => CPU1_CPXE_1,
			"CPU1_CPXE_2"				 => CPU1_CPXE_2,
			"CPU1_CPXE_3"				 => CPU1_CPXE_3,
			"CPU1_DPRE_0"				 => CPU1_DPRE_0,
			"CPU1_DPRE_1"				 => CPU1_DPRE_1,
			"CPU1_DPRE_2"				 => CPU1_DPRE_2,
			"CPU1_DPRE_3"				 => CPU1_DPRE_3,
			"CPU1_DPWE_0"				 => CPU1_DPWE_0,
			"CPU1_DPWE_1"				 => CPU1_DPWE_1,
			"CPU1_DPWE_2"				 => CPU1_DPWE_2,
			"CPU1_DPWE_3"				 => CPU1_DPWE_3,
			"CPU1_CPXE_4"				 => CPU1_CPXE_4,
			"CPU1_CPXE_5"				 => CPU1_CPXE_5,
			"CPU1_DPRE_4"				 => CPU1_DPRE_4,
			"CPU1_DPRE_5"				 => CPU1_DPRE_5,
			"CPU1_DPWE_4"				 => CPU1_DPWE_4,
			"CPU1_DPWE_5"				 => CPU1_DPWE_5,
			"CPU1_TPS_CON"			 => CPU1_TPS_CON,
			"CPU1_TPS_TIMER0"			 => CPU1_TPS_TIMER0,
			"CPU1_TPS_TIMER1"			 => CPU1_TPS_TIMER1,
			"CPU1_TPS_TIMER2"			 => CPU1_TPS_TIMER2,
			"CPU1_TPS_EXTIM_ENTRY_LVAL"			 => CPU1_TPS_EXTIM_ENTRY_LVAL,
			"CPU1_TPS_EXTIM_ENTRY_CVAL"			 => CPU1_TPS_EXTIM_ENTRY_CVAL,
			"CPU1_TPS_EXTIM_EXIT_LVAL"			 => CPU1_TPS_EXTIM_EXIT_LVAL,
			"CPU1_TPS_EXTIM_EXIT_CVAL"			 => CPU1_TPS_EXTIM_EXIT_CVAL,
			"CPU1_TPS_EXTIM_CLASS_EN"			 => CPU1_TPS_EXTIM_CLASS_EN,
			"CPU1_TPS_EXTIM_STAT"			 => CPU1_TPS_EXTIM_STAT,
			"CPU1_TPS_EXTIM_FCX"			 => CPU1_TPS_EXTIM_FCX,
			"CPU1_TR0_EVT"			 => CPU1_TR0_EVT,
			"CPU1_TR0_ADR"			 => CPU1_TR0_ADR,
			"CPU1_TR1_EVT"			 => CPU1_TR1_EVT,
			"CPU1_TR1_ADR"			 => CPU1_TR1_ADR,
			"CPU1_TR2_EVT"			 => CPU1_TR2_EVT,
			"CPU1_TR2_ADR"			 => CPU1_TR2_ADR,
			"CPU1_TR3_EVT"			 => CPU1_TR3_EVT,
			"CPU1_TR3_ADR"			 => CPU1_TR3_ADR,
			"CPU1_TR4_EVT"			 => CPU1_TR4_EVT,
			"CPU1_TR4_ADR"			 => CPU1_TR4_ADR,
			"CPU1_TR5_EVT"			 => CPU1_TR5_EVT,
			"CPU1_TR5_ADR"			 => CPU1_TR5_ADR,
			"CPU1_TR6_EVT"			 => CPU1_TR6_EVT,
			"CPU1_TR6_ADR"			 => CPU1_TR6_ADR,
			"CPU1_TR7_EVT"			 => CPU1_TR7_EVT,
			"CPU1_TR7_ADR"			 => CPU1_TR7_ADR,
			"CPU1_CCTRL"				 => CPU1_CCTRL,
			"CPU1_CCNT"				 => CPU1_CCNT,
			"CPU1_ICNT"				 => CPU1_ICNT,
			"CPU1_M1CNT"				 => CPU1_M1CNT,
			"CPU1_M2CNT"				 => CPU1_M2CNT,
			"CPU1_M3CNT"				 => CPU1_M3CNT,
			"CPU1_DBGSR"				 => CPU1_DBGSR,
			"CPU1_EXEVT"				 => CPU1_EXEVT,
			"CPU1_CREVT"				 => CPU1_CREVT,
			"CPU1_SWEVT"				 => CPU1_SWEVT,
			"CPU1_TRIG_ACC"			 => CPU1_TRIG_ACC,
			"CPU1_DMS"				 => CPU1_DMS,
			"CPU1_DCX"				 => CPU1_DCX,
			"CPU1_DBGTCR"				 => CPU1_DBGTCR,
			"CPU1_PCXI"				 => CPU1_PCXI,
			"CPU1_PSW"				 => CPU1_PSW,
			"CPU1_PC"				 => CPU1_PC,
			"CPU1_SYSCON"				 => CPU1_SYSCON,
			"CPU1_CPU_ID"				 => CPU1_CPU_ID,
			"CPU1_CORE_ID"			 => CPU1_CORE_ID,
			"CPU1_BIV"				 => CPU1_BIV,
			"CPU1_BTV"				 => CPU1_BTV,
			"CPU1_ISP"				 => CPU1_ISP,
			"CPU1_ICR"				 => CPU1_ICR,
			"CPU1_FCX"				 => CPU1_FCX,
			"CPU1_LCX"				 => CPU1_LCX,
			"CPU1_CUS_ID"				 => CPU1_CUS_ID,
			"CPU1_D0"				 => CPU1_D0,
			"CPU1_D1"				 => CPU1_D1,
			"CPU1_D2"				 => CPU1_D2,
			"CPU1_D3"				 => CPU1_D3,
			"CPU1_D4"				 => CPU1_D4,
			"CPU1_D5"				 => CPU1_D5,
			"CPU1_D6"				 => CPU1_D6,
			"CPU1_D7"				 => CPU1_D7,
			"CPU1_D8"				 => CPU1_D8,
			"CPU1_D9"				 => CPU1_D9,
			"CPU1_D10"				 => CPU1_D10,
			"CPU1_D11"				 => CPU1_D11,
			"CPU1_D12"				 => CPU1_D12,
			"CPU1_D13"				 => CPU1_D13,
			"CPU1_D14"				 => CPU1_D14,
			"CPU1_D15"				 => CPU1_D15,
			"CPU1_A0"				 => CPU1_A0,
			"CPU1_A1"				 => CPU1_A1,
			"CPU1_A2"				 => CPU1_A2,
			"CPU1_A3"				 => CPU1_A3,
			"CPU1_A4"				 => CPU1_A4,
			"CPU1_A5"				 => CPU1_A5,
			"CPU1_A6"				 => CPU1_A6,
			"CPU1_A7"				 => CPU1_A7,
			"CPU1_A8"				 => CPU1_A8,
			"CPU1_A9"				 => CPU1_A9,
			"CPU1_A10"				 => CPU1_A10,
			"CPU1_A11"				 => CPU1_A11,
			"CPU1_A12"				 => CPU1_A12,
			"CPU1_A13"				 => CPU1_A13,
			"CPU1_A14"				 => CPU1_A14,
			"CPU1_A15"				 => CPU1_A15,
			"CPU2_FLASHCON0"			 => CPU2_FLASHCON0,
			"CPU2_FLASHCON1"			 => CPU2_FLASHCON1,
			"CPU2_FLASHCON2"			 => CPU2_FLASHCON2,
			"CPU2_FLASHCON3"			 => CPU2_FLASHCON3,
			"CPU2_FLASHCON4"			 => CPU2_FLASHCON4,
			"CPU2_KRST0"				 => CPU2_KRST0,
			"CPU2_KRST1"				 => CPU2_KRST1,
			"CPU2_KRSTCLR"			 => CPU2_KRSTCLR,
			"CPU2_RGN0_LA"			 => CPU2_RGN0_LA,
			"CPU2_RGN0_UA"			 => CPU2_RGN0_UA,
			"CPU2_RGN0_ACCENA"			 => CPU2_RGN0_ACCENA,
			"CPU2_RGN0_ACCENB"			 => CPU2_RGN0_ACCENB,
			"CPU2_RGN1_LA"			 => CPU2_RGN1_LA,
			"CPU2_RGN1_UA"			 => CPU2_RGN1_UA,
			"CPU2_RGN1_ACCENA"			 => CPU2_RGN1_ACCENA,
			"CPU2_RGN1_ACCENB"			 => CPU2_RGN1_ACCENB,
			"CPU2_RGN2_LA"			 => CPU2_RGN2_LA,
			"CPU2_RGN2_UA"			 => CPU2_RGN2_UA,
			"CPU2_RGN2_ACCENA"			 => CPU2_RGN2_ACCENA,
			"CPU2_RGN2_ACCENB"			 => CPU2_RGN2_ACCENB,
			"CPU2_RGN3_LA"			 => CPU2_RGN3_LA,
			"CPU2_RGN3_UA"			 => CPU2_RGN3_UA,
			"CPU2_RGN3_ACCENA"			 => CPU2_RGN3_ACCENA,
			"CPU2_RGN3_ACCENB"			 => CPU2_RGN3_ACCENB,
			"CPU2_RGN4_LA"			 => CPU2_RGN4_LA,
			"CPU2_RGN4_UA"			 => CPU2_RGN4_UA,
			"CPU2_RGN4_ACCENA"			 => CPU2_RGN4_ACCENA,
			"CPU2_RGN4_ACCENB"			 => CPU2_RGN4_ACCENB,
			"CPU2_RGN5_LA"			 => CPU2_RGN5_LA,
			"CPU2_RGN5_UA"			 => CPU2_RGN5_UA,
			"CPU2_RGN5_ACCENA"			 => CPU2_RGN5_ACCENA,
			"CPU2_RGN5_ACCENB"			 => CPU2_RGN5_ACCENB,
			"CPU2_RGN6_LA"			 => CPU2_RGN6_LA,
			"CPU2_RGN6_UA"			 => CPU2_RGN6_UA,
			"CPU2_RGN6_ACCENA"			 => CPU2_RGN6_ACCENA,
			"CPU2_RGN6_ACCENB"			 => CPU2_RGN6_ACCENB,
			"CPU2_RGN7_LA"			 => CPU2_RGN7_LA,
			"CPU2_RGN7_UA"			 => CPU2_RGN7_UA,
			"CPU2_RGN7_ACCENA"			 => CPU2_RGN7_ACCENA,
			"CPU2_RGN7_ACCENB"			 => CPU2_RGN7_ACCENB,
			"CPU2_SPR_SPROT_RGNACCENA_R0"			 => CPU2_SPR_SPROT_RGNACCENA_R0,
			"CPU2_SPR_SPROT_RGNACCENB_R0"			 => CPU2_SPR_SPROT_RGNACCENB_R0,
			"CPU2_SPR_SPROT_RGNACCENA_R1"			 => CPU2_SPR_SPROT_RGNACCENA_R1,
			"CPU2_SPR_SPROT_RGNACCENB_R1"			 => CPU2_SPR_SPROT_RGNACCENB_R1,
			"CPU2_SPR_SPROT_RGNACCENA_R2"			 => CPU2_SPR_SPROT_RGNACCENA_R2,
			"CPU2_SPR_SPROT_RGNACCENB_R2"			 => CPU2_SPR_SPROT_RGNACCENB_R2,
			"CPU2_SPR_SPROT_RGNACCENA_R3"			 => CPU2_SPR_SPROT_RGNACCENA_R3,
			"CPU2_SPR_SPROT_RGNACCENB_R3"			 => CPU2_SPR_SPROT_RGNACCENB_R3,
			"CPU2_SPR_SPROT_RGNACCENA_R4"			 => CPU2_SPR_SPROT_RGNACCENA_R4,
			"CPU2_SPR_SPROT_RGNACCENB_R4"			 => CPU2_SPR_SPROT_RGNACCENB_R4,
			"CPU2_SPR_SPROT_RGNACCENA_R5"			 => CPU2_SPR_SPROT_RGNACCENA_R5,
			"CPU2_SPR_SPROT_RGNACCENB_R5"			 => CPU2_SPR_SPROT_RGNACCENB_R5,
			"CPU2_SPR_SPROT_RGNACCENA_R6"			 => CPU2_SPR_SPROT_RGNACCENA_R6,
			"CPU2_SPR_SPROT_RGNACCENB_R6"			 => CPU2_SPR_SPROT_RGNACCENB_R6,
			"CPU2_SPR_SPROT_RGNACCENA_R7"			 => CPU2_SPR_SPROT_RGNACCENA_R7,
			"CPU2_SPR_SPROT_RGNACCENB_R7"			 => CPU2_SPR_SPROT_RGNACCENB_R7,
			"CPU2_SFR_SPROT_ACCENA_W"			 => CPU2_SFR_SPROT_ACCENA_W,
			"CPU2_SFR_SPROT_ACCENB_W"			 => CPU2_SFR_SPROT_ACCENB_W,
			"CPU2_LPB_SPROT_ACCENA_R"			 => CPU2_LPB_SPROT_ACCENA_R,
			"CPU2_LPB_SPROT_ACCENB_R"			 => CPU2_LPB_SPROT_ACCENB_R,
			"CPU2_DLMU_SPROT_RGNLA0"			 => CPU2_DLMU_SPROT_RGNLA0,
			"CPU2_DLMU_SPROT_RGNUA0"			 => CPU2_DLMU_SPROT_RGNUA0,
			"CPU2_DLMU_SPROT_RGNACCENA_W0"			 => CPU2_DLMU_SPROT_RGNACCENA_W0,
			"CPU2_DLMU_SPROT_RGNACCENB_W0"			 => CPU2_DLMU_SPROT_RGNACCENB_W0,
			"CPU2_DLMU_SPROT_RGNLA1"			 => CPU2_DLMU_SPROT_RGNLA1,
			"CPU2_DLMU_SPROT_RGNUA1"			 => CPU2_DLMU_SPROT_RGNUA1,
			"CPU2_DLMU_SPROT_RGNACCENA_W1"			 => CPU2_DLMU_SPROT_RGNACCENA_W1,
			"CPU2_DLMU_SPROT_RGNACCENB_W1"			 => CPU2_DLMU_SPROT_RGNACCENB_W1,
			"CPU2_DLMU_SPROT_RGNLA2"			 => CPU2_DLMU_SPROT_RGNLA2,
			"CPU2_DLMU_SPROT_RGNUA2"			 => CPU2_DLMU_SPROT_RGNUA2,
			"CPU2_DLMU_SPROT_RGNACCENA_W2"			 => CPU2_DLMU_SPROT_RGNACCENA_W2,
			"CPU2_DLMU_SPROT_RGNACCENB_W2"			 => CPU2_DLMU_SPROT_RGNACCENB_W2,
			"CPU2_DLMU_SPROT_RGNLA3"			 => CPU2_DLMU_SPROT_RGNLA3,
			"CPU2_DLMU_SPROT_RGNUA3"			 => CPU2_DLMU_SPROT_RGNUA3,
			"CPU2_DLMU_SPROT_RGNACCENA_W3"			 => CPU2_DLMU_SPROT_RGNACCENA_W3,
			"CPU2_DLMU_SPROT_RGNACCENB_W3"			 => CPU2_DLMU_SPROT_RGNACCENB_W3,
			"CPU2_DLMU_SPROT_RGNLA4"			 => CPU2_DLMU_SPROT_RGNLA4,
			"CPU2_DLMU_SPROT_RGNUA4"			 => CPU2_DLMU_SPROT_RGNUA4,
			"CPU2_DLMU_SPROT_RGNACCENA_W4"			 => CPU2_DLMU_SPROT_RGNACCENA_W4,
			"CPU2_DLMU_SPROT_RGNACCENB_W4"			 => CPU2_DLMU_SPROT_RGNACCENB_W4,
			"CPU2_DLMU_SPROT_RGNLA5"			 => CPU2_DLMU_SPROT_RGNLA5,
			"CPU2_DLMU_SPROT_RGNUA5"			 => CPU2_DLMU_SPROT_RGNUA5,
			"CPU2_DLMU_SPROT_RGNACCENA_W5"			 => CPU2_DLMU_SPROT_RGNACCENA_W5,
			"CPU2_DLMU_SPROT_RGNACCENB_W5"			 => CPU2_DLMU_SPROT_RGNACCENB_W5,
			"CPU2_DLMU_SPROT_RGNLA6"			 => CPU2_DLMU_SPROT_RGNLA6,
			"CPU2_DLMU_SPROT_RGNUA6"			 => CPU2_DLMU_SPROT_RGNUA6,
			"CPU2_DLMU_SPROT_RGNACCENA_W6"			 => CPU2_DLMU_SPROT_RGNACCENA_W6,
			"CPU2_DLMU_SPROT_RGNACCENB_W6"			 => CPU2_DLMU_SPROT_RGNACCENB_W6,
			"CPU2_DLMU_SPROT_RGNLA7"			 => CPU2_DLMU_SPROT_RGNLA7,
			"CPU2_DLMU_SPROT_RGNUA7"			 => CPU2_DLMU_SPROT_RGNUA7,
			"CPU2_DLMU_SPROT_RGNACCENA_W7"			 => CPU2_DLMU_SPROT_RGNACCENA_W7,
			"CPU2_DLMU_SPROT_RGNACCENB_W7"			 => CPU2_DLMU_SPROT_RGNACCENB_W7,
			"CPU2_DLMU_SPROT_RGNACCENA_R0"			 => CPU2_DLMU_SPROT_RGNACCENA_R0,
			"CPU2_DLMU_SPROT_RGNACCENB_R0"			 => CPU2_DLMU_SPROT_RGNACCENB_R0,
			"CPU2_DLMU_SPROT_RGNACCENA_R1"			 => CPU2_DLMU_SPROT_RGNACCENA_R1,
			"CPU2_DLMU_SPROT_RGNACCENB_R1"			 => CPU2_DLMU_SPROT_RGNACCENB_R1,
			"CPU2_DLMU_SPROT_RGNACCENA_R2"			 => CPU2_DLMU_SPROT_RGNACCENA_R2,
			"CPU2_DLMU_SPROT_RGNACCENB_R2"			 => CPU2_DLMU_SPROT_RGNACCENB_R2,
			"CPU2_DLMU_SPROT_RGNACCENA_R3"			 => CPU2_DLMU_SPROT_RGNACCENA_R3,
			"CPU2_DLMU_SPROT_RGNACCENB_R3"			 => CPU2_DLMU_SPROT_RGNACCENB_R3,
			"CPU2_DLMU_SPROT_RGNACCENA_R4"			 => CPU2_DLMU_SPROT_RGNACCENA_R4,
			"CPU2_DLMU_SPROT_RGNACCENB_R4"			 => CPU2_DLMU_SPROT_RGNACCENB_R4,
			"CPU2_DLMU_SPROT_RGNACCENA_R5"			 => CPU2_DLMU_SPROT_RGNACCENA_R5,
			"CPU2_DLMU_SPROT_RGNACCENB_R5"			 => CPU2_DLMU_SPROT_RGNACCENB_R5,
			"CPU2_DLMU_SPROT_RGNACCENA_R6"			 => CPU2_DLMU_SPROT_RGNACCENA_R6,
			"CPU2_DLMU_SPROT_RGNACCENB_R6"			 => CPU2_DLMU_SPROT_RGNACCENB_R6,
			"CPU2_DLMU_SPROT_RGNACCENA_R7"			 => CPU2_DLMU_SPROT_RGNACCENA_R7,
			"CPU2_DLMU_SPROT_RGNACCENB_R7"			 => CPU2_DLMU_SPROT_RGNACCENB_R7,
			"CPU2_OSEL"				 => CPU2_OSEL,
			"CPU2_BLK0_RABR"			 => CPU2_BLK0_RABR,
			"CPU2_BLK0_OTAR"			 => CPU2_BLK0_OTAR,
			"CPU2_BLK0_OMASK"			 => CPU2_BLK0_OMASK,
			"CPU2_BLK1_RABR"			 => CPU2_BLK1_RABR,
			"CPU2_BLK1_OTAR"			 => CPU2_BLK1_OTAR,
			"CPU2_BLK1_OMASK"			 => CPU2_BLK1_OMASK,
			"CPU2_BLK2_RABR"			 => CPU2_BLK2_RABR,
			"CPU2_BLK2_OTAR"			 => CPU2_BLK2_OTAR,
			"CPU2_BLK2_OMASK"			 => CPU2_BLK2_OMASK,
			"CPU2_BLK3_RABR"			 => CPU2_BLK3_RABR,
			"CPU2_BLK3_OTAR"			 => CPU2_BLK3_OTAR,
			"CPU2_BLK3_OMASK"			 => CPU2_BLK3_OMASK,
			"CPU2_BLK4_RABR"			 => CPU2_BLK4_RABR,
			"CPU2_BLK4_OTAR"			 => CPU2_BLK4_OTAR,
			"CPU2_BLK4_OMASK"			 => CPU2_BLK4_OMASK,
			"CPU2_BLK5_RABR"			 => CPU2_BLK5_RABR,
			"CPU2_BLK5_OTAR"			 => CPU2_BLK5_OTAR,
			"CPU2_BLK5_OMASK"			 => CPU2_BLK5_OMASK,
			"CPU2_BLK6_RABR"			 => CPU2_BLK6_RABR,
			"CPU2_BLK6_OTAR"			 => CPU2_BLK6_OTAR,
			"CPU2_BLK6_OMASK"			 => CPU2_BLK6_OMASK,
			"CPU2_BLK7_RABR"			 => CPU2_BLK7_RABR,
			"CPU2_BLK7_OTAR"			 => CPU2_BLK7_OTAR,
			"CPU2_BLK7_OMASK"			 => CPU2_BLK7_OMASK,
			"CPU2_BLK8_RABR"			 => CPU2_BLK8_RABR,
			"CPU2_BLK8_OTAR"			 => CPU2_BLK8_OTAR,
			"CPU2_BLK8_OMASK"			 => CPU2_BLK8_OMASK,
			"CPU2_BLK9_RABR"			 => CPU2_BLK9_RABR,
			"CPU2_BLK9_OTAR"			 => CPU2_BLK9_OTAR,
			"CPU2_BLK9_OMASK"			 => CPU2_BLK9_OMASK,
			"CPU2_BLK10_RABR"			 => CPU2_BLK10_RABR,
			"CPU2_BLK10_OTAR"			 => CPU2_BLK10_OTAR,
			"CPU2_BLK10_OMASK"			 => CPU2_BLK10_OMASK,
			"CPU2_BLK11_RABR"			 => CPU2_BLK11_RABR,
			"CPU2_BLK11_OTAR"			 => CPU2_BLK11_OTAR,
			"CPU2_BLK11_OMASK"			 => CPU2_BLK11_OMASK,
			"CPU2_BLK12_RABR"			 => CPU2_BLK12_RABR,
			"CPU2_BLK12_OTAR"			 => CPU2_BLK12_OTAR,
			"CPU2_BLK12_OMASK"			 => CPU2_BLK12_OMASK,
			"CPU2_BLK13_RABR"			 => CPU2_BLK13_RABR,
			"CPU2_BLK13_OTAR"			 => CPU2_BLK13_OTAR,
			"CPU2_BLK13_OMASK"			 => CPU2_BLK13_OMASK,
			"CPU2_BLK14_RABR"			 => CPU2_BLK14_RABR,
			"CPU2_BLK14_OTAR"			 => CPU2_BLK14_OTAR,
			"CPU2_BLK14_OMASK"			 => CPU2_BLK14_OMASK,
			"CPU2_BLK15_RABR"			 => CPU2_BLK15_RABR,
			"CPU2_BLK15_OTAR"			 => CPU2_BLK15_OTAR,
			"CPU2_BLK15_OMASK"			 => CPU2_BLK15_OMASK,
			"CPU2_BLK16_RABR"			 => CPU2_BLK16_RABR,
			"CPU2_BLK16_OTAR"			 => CPU2_BLK16_OTAR,
			"CPU2_BLK16_OMASK"			 => CPU2_BLK16_OMASK,
			"CPU2_BLK17_RABR"			 => CPU2_BLK17_RABR,
			"CPU2_BLK17_OTAR"			 => CPU2_BLK17_OTAR,
			"CPU2_BLK17_OMASK"			 => CPU2_BLK17_OMASK,
			"CPU2_BLK18_RABR"			 => CPU2_BLK18_RABR,
			"CPU2_BLK18_OTAR"			 => CPU2_BLK18_OTAR,
			"CPU2_BLK18_OMASK"			 => CPU2_BLK18_OMASK,
			"CPU2_BLK19_RABR"			 => CPU2_BLK19_RABR,
			"CPU2_BLK19_OTAR"			 => CPU2_BLK19_OTAR,
			"CPU2_BLK19_OMASK"			 => CPU2_BLK19_OMASK,
			"CPU2_BLK20_RABR"			 => CPU2_BLK20_RABR,
			"CPU2_BLK20_OTAR"			 => CPU2_BLK20_OTAR,
			"CPU2_BLK20_OMASK"			 => CPU2_BLK20_OMASK,
			"CPU2_BLK21_RABR"			 => CPU2_BLK21_RABR,
			"CPU2_BLK21_OTAR"			 => CPU2_BLK21_OTAR,
			"CPU2_BLK21_OMASK"			 => CPU2_BLK21_OMASK,
			"CPU2_BLK22_RABR"			 => CPU2_BLK22_RABR,
			"CPU2_BLK22_OTAR"			 => CPU2_BLK22_OTAR,
			"CPU2_BLK22_OMASK"			 => CPU2_BLK22_OMASK,
			"CPU2_BLK23_RABR"			 => CPU2_BLK23_RABR,
			"CPU2_BLK23_OTAR"			 => CPU2_BLK23_OTAR,
			"CPU2_BLK23_OMASK"			 => CPU2_BLK23_OMASK,
			"CPU2_BLK24_RABR"			 => CPU2_BLK24_RABR,
			"CPU2_BLK24_OTAR"			 => CPU2_BLK24_OTAR,
			"CPU2_BLK24_OMASK"			 => CPU2_BLK24_OMASK,
			"CPU2_BLK25_RABR"			 => CPU2_BLK25_RABR,
			"CPU2_BLK25_OTAR"			 => CPU2_BLK25_OTAR,
			"CPU2_BLK25_OMASK"			 => CPU2_BLK25_OMASK,
			"CPU2_BLK26_RABR"			 => CPU2_BLK26_RABR,
			"CPU2_BLK26_OTAR"			 => CPU2_BLK26_OTAR,
			"CPU2_BLK26_OMASK"			 => CPU2_BLK26_OMASK,
			"CPU2_BLK27_RABR"			 => CPU2_BLK27_RABR,
			"CPU2_BLK27_OTAR"			 => CPU2_BLK27_OTAR,
			"CPU2_BLK27_OMASK"			 => CPU2_BLK27_OMASK,
			"CPU2_BLK28_RABR"			 => CPU2_BLK28_RABR,
			"CPU2_BLK28_OTAR"			 => CPU2_BLK28_OTAR,
			"CPU2_BLK28_OMASK"			 => CPU2_BLK28_OMASK,
			"CPU2_BLK29_RABR"			 => CPU2_BLK29_RABR,
			"CPU2_BLK29_OTAR"			 => CPU2_BLK29_OTAR,
			"CPU2_BLK29_OMASK"			 => CPU2_BLK29_OMASK,
			"CPU2_BLK30_RABR"			 => CPU2_BLK30_RABR,
			"CPU2_BLK30_OTAR"			 => CPU2_BLK30_OTAR,
			"CPU2_BLK30_OMASK"			 => CPU2_BLK30_OMASK,
			"CPU2_BLK31_RABR"			 => CPU2_BLK31_RABR,
			"CPU2_BLK31_OTAR"			 => CPU2_BLK31_OTAR,
			"CPU2_BLK31_OMASK"			 => CPU2_BLK31_OMASK,
			"CPU2_SEGEN"				 => CPU2_SEGEN,
			"CPU2_TASK_ASI"			 => CPU2_TASK_ASI,
			"CPU2_PMA0"				 => CPU2_PMA0,
			"CPU2_PMA1"				 => CPU2_PMA1,
			"CPU2_PMA2"				 => CPU2_PMA2,
			"CPU2_DCON2"				 => CPU2_DCON2,
			"CPU2_SMACON"				 => CPU2_SMACON,
			"CPU2_DSTR"				 => CPU2_DSTR,
			"CPU2_DATR"				 => CPU2_DATR,
			"CPU2_DEADD"				 => CPU2_DEADD,
			"CPU2_DIEAR"				 => CPU2_DIEAR,
			"CPU2_DIETR"				 => CPU2_DIETR,
			"CPU2_DCON0"				 => CPU2_DCON0,
			"CPU2_PSTR"				 => CPU2_PSTR,
			"CPU2_PCON1"				 => CPU2_PCON1,
			"CPU2_PCON2"				 => CPU2_PCON2,
			"CPU2_PCON0"				 => CPU2_PCON0,
			"CPU2_PIEAR"				 => CPU2_PIEAR,
			"CPU2_PIETR"				 => CPU2_PIETR,
			"CPU2_COMPAT"				 => CPU2_COMPAT,
			"CPU2_FPU_TRAP_CON"			 => CPU2_FPU_TRAP_CON,
			"CPU2_FPU_TRAP_PC"			 => CPU2_FPU_TRAP_PC,
			"CPU2_FPU_TRAP_OPC"			 => CPU2_FPU_TRAP_OPC,
			"CPU2_FPU_TRAP_SRC1"			 => CPU2_FPU_TRAP_SRC1,
			"CPU2_FPU_TRAP_SRC2"			 => CPU2_FPU_TRAP_SRC2,
			"CPU2_FPU_TRAP_SRC3"			 => CPU2_FPU_TRAP_SRC3,
			"CPU2_DPR0_L"				 => CPU2_DPR0_L,
			"CPU2_DPR0_U"				 => CPU2_DPR0_U,
			"CPU2_DPR1_L"				 => CPU2_DPR1_L,
			"CPU2_DPR1_U"				 => CPU2_DPR1_U,
			"CPU2_DPR2_L"				 => CPU2_DPR2_L,
			"CPU2_DPR2_U"				 => CPU2_DPR2_U,
			"CPU2_DPR3_L"				 => CPU2_DPR3_L,
			"CPU2_DPR3_U"				 => CPU2_DPR3_U,
			"CPU2_DPR4_L"				 => CPU2_DPR4_L,
			"CPU2_DPR4_U"				 => CPU2_DPR4_U,
			"CPU2_DPR5_L"				 => CPU2_DPR5_L,
			"CPU2_DPR5_U"				 => CPU2_DPR5_U,
			"CPU2_DPR6_L"				 => CPU2_DPR6_L,
			"CPU2_DPR6_U"				 => CPU2_DPR6_U,
			"CPU2_DPR7_L"				 => CPU2_DPR7_L,
			"CPU2_DPR7_U"				 => CPU2_DPR7_U,
			"CPU2_DPR8_L"				 => CPU2_DPR8_L,
			"CPU2_DPR8_U"				 => CPU2_DPR8_U,
			"CPU2_DPR9_L"				 => CPU2_DPR9_L,
			"CPU2_DPR9_U"				 => CPU2_DPR9_U,
			"CPU2_DPR10_L"			 => CPU2_DPR10_L,
			"CPU2_DPR10_U"			 => CPU2_DPR10_U,
			"CPU2_DPR11_L"			 => CPU2_DPR11_L,
			"CPU2_DPR11_U"			 => CPU2_DPR11_U,
			"CPU2_DPR12_L"			 => CPU2_DPR12_L,
			"CPU2_DPR12_U"			 => CPU2_DPR12_U,
			"CPU2_DPR13_L"			 => CPU2_DPR13_L,
			"CPU2_DPR13_U"			 => CPU2_DPR13_U,
			"CPU2_DPR14_L"			 => CPU2_DPR14_L,
			"CPU2_DPR14_U"			 => CPU2_DPR14_U,
			"CPU2_DPR15_L"			 => CPU2_DPR15_L,
			"CPU2_DPR15_U"			 => CPU2_DPR15_U,
			"CPU2_DPR16_L"			 => CPU2_DPR16_L,
			"CPU2_DPR16_U"			 => CPU2_DPR16_U,
			"CPU2_DPR17_L"			 => CPU2_DPR17_L,
			"CPU2_DPR17_U"			 => CPU2_DPR17_U,
			"CPU2_CPR0_L"				 => CPU2_CPR0_L,
			"CPU2_CPR0_U"				 => CPU2_CPR0_U,
			"CPU2_CPR1_L"				 => CPU2_CPR1_L,
			"CPU2_CPR1_U"				 => CPU2_CPR1_U,
			"CPU2_CPR2_L"				 => CPU2_CPR2_L,
			"CPU2_CPR2_U"				 => CPU2_CPR2_U,
			"CPU2_CPR3_L"				 => CPU2_CPR3_L,
			"CPU2_CPR3_U"				 => CPU2_CPR3_U,
			"CPU2_CPR4_L"				 => CPU2_CPR4_L,
			"CPU2_CPR4_U"				 => CPU2_CPR4_U,
			"CPU2_CPR5_L"				 => CPU2_CPR5_L,
			"CPU2_CPR5_U"				 => CPU2_CPR5_U,
			"CPU2_CPR6_L"				 => CPU2_CPR6_L,
			"CPU2_CPR6_U"				 => CPU2_CPR6_U,
			"CPU2_CPR7_L"				 => CPU2_CPR7_L,
			"CPU2_CPR7_U"				 => CPU2_CPR7_U,
			"CPU2_CPR8_L"				 => CPU2_CPR8_L,
			"CPU2_CPR8_U"				 => CPU2_CPR8_U,
			"CPU2_CPR9_L"				 => CPU2_CPR9_L,
			"CPU2_CPR9_U"				 => CPU2_CPR9_U,
			"CPU2_CPXE_0"				 => CPU2_CPXE_0,
			"CPU2_CPXE_1"				 => CPU2_CPXE_1,
			"CPU2_CPXE_2"				 => CPU2_CPXE_2,
			"CPU2_CPXE_3"				 => CPU2_CPXE_3,
			"CPU2_DPRE_0"				 => CPU2_DPRE_0,
			"CPU2_DPRE_1"				 => CPU2_DPRE_1,
			"CPU2_DPRE_2"				 => CPU2_DPRE_2,
			"CPU2_DPRE_3"				 => CPU2_DPRE_3,
			"CPU2_DPWE_0"				 => CPU2_DPWE_0,
			"CPU2_DPWE_1"				 => CPU2_DPWE_1,
			"CPU2_DPWE_2"				 => CPU2_DPWE_2,
			"CPU2_DPWE_3"				 => CPU2_DPWE_3,
			"CPU2_CPXE_4"				 => CPU2_CPXE_4,
			"CPU2_CPXE_5"				 => CPU2_CPXE_5,
			"CPU2_DPRE_4"				 => CPU2_DPRE_4,
			"CPU2_DPRE_5"				 => CPU2_DPRE_5,
			"CPU2_DPWE_4"				 => CPU2_DPWE_4,
			"CPU2_DPWE_5"				 => CPU2_DPWE_5,
			"CPU2_TPS_CON"			 => CPU2_TPS_CON,
			"CPU2_TPS_TIMER0"			 => CPU2_TPS_TIMER0,
			"CPU2_TPS_TIMER1"			 => CPU2_TPS_TIMER1,
			"CPU2_TPS_TIMER2"			 => CPU2_TPS_TIMER2,
			"CPU2_TPS_EXTIM_ENTRY_LVAL"			 => CPU2_TPS_EXTIM_ENTRY_LVAL,
			"CPU2_TPS_EXTIM_ENTRY_CVAL"			 => CPU2_TPS_EXTIM_ENTRY_CVAL,
			"CPU2_TPS_EXTIM_EXIT_LVAL"			 => CPU2_TPS_EXTIM_EXIT_LVAL,
			"CPU2_TPS_EXTIM_EXIT_CVAL"			 => CPU2_TPS_EXTIM_EXIT_CVAL,
			"CPU2_TPS_EXTIM_CLASS_EN"			 => CPU2_TPS_EXTIM_CLASS_EN,
			"CPU2_TPS_EXTIM_STAT"			 => CPU2_TPS_EXTIM_STAT,
			"CPU2_TPS_EXTIM_FCX"			 => CPU2_TPS_EXTIM_FCX,
			"CPU2_TR0_EVT"			 => CPU2_TR0_EVT,
			"CPU2_TR0_ADR"			 => CPU2_TR0_ADR,
			"CPU2_TR1_EVT"			 => CPU2_TR1_EVT,
			"CPU2_TR1_ADR"			 => CPU2_TR1_ADR,
			"CPU2_TR2_EVT"			 => CPU2_TR2_EVT,
			"CPU2_TR2_ADR"			 => CPU2_TR2_ADR,
			"CPU2_TR3_EVT"			 => CPU2_TR3_EVT,
			"CPU2_TR3_ADR"			 => CPU2_TR3_ADR,
			"CPU2_TR4_EVT"			 => CPU2_TR4_EVT,
			"CPU2_TR4_ADR"			 => CPU2_TR4_ADR,
			"CPU2_TR5_EVT"			 => CPU2_TR5_EVT,
			"CPU2_TR5_ADR"			 => CPU2_TR5_ADR,
			"CPU2_TR6_EVT"			 => CPU2_TR6_EVT,
			"CPU2_TR6_ADR"			 => CPU2_TR6_ADR,
			"CPU2_TR7_EVT"			 => CPU2_TR7_EVT,
			"CPU2_TR7_ADR"			 => CPU2_TR7_ADR,
			"CPU2_CCTRL"				 => CPU2_CCTRL,
			"CPU2_CCNT"				 => CPU2_CCNT,
			"CPU2_ICNT"				 => CPU2_ICNT,
			"CPU2_M1CNT"				 => CPU2_M1CNT,
			"CPU2_M2CNT"				 => CPU2_M2CNT,
			"CPU2_M3CNT"				 => CPU2_M3CNT,
			"CPU2_DBGSR"				 => CPU2_DBGSR,
			"CPU2_EXEVT"				 => CPU2_EXEVT,
			"CPU2_CREVT"				 => CPU2_CREVT,
			"CPU2_SWEVT"				 => CPU2_SWEVT,
			"CPU2_TRIG_ACC"			 => CPU2_TRIG_ACC,
			"CPU2_DMS"				 => CPU2_DMS,
			"CPU2_DCX"				 => CPU2_DCX,
			"CPU2_DBGTCR"				 => CPU2_DBGTCR,
			"CPU2_PCXI"				 => CPU2_PCXI,
			"CPU2_PSW"				 => CPU2_PSW,
			"CPU2_PC"				 => CPU2_PC,
			"CPU2_SYSCON"				 => CPU2_SYSCON,
			"CPU2_CPU_ID"				 => CPU2_CPU_ID,
			"CPU2_CORE_ID"			 => CPU2_CORE_ID,
			"CPU2_BIV"				 => CPU2_BIV,
			"CPU2_BTV"				 => CPU2_BTV,
			"CPU2_ISP"				 => CPU2_ISP,
			"CPU2_ICR"				 => CPU2_ICR,
			"CPU2_FCX"				 => CPU2_FCX,
			"CPU2_LCX"				 => CPU2_LCX,
			"CPU2_CUS_ID"				 => CPU2_CUS_ID,
			"CPU2_D0"				 => CPU2_D0,
			"CPU2_D1"				 => CPU2_D1,
			"CPU2_D2"				 => CPU2_D2,
			"CPU2_D3"				 => CPU2_D3,
			"CPU2_D4"				 => CPU2_D4,
			"CPU2_D5"				 => CPU2_D5,
			"CPU2_D6"				 => CPU2_D6,
			"CPU2_D7"				 => CPU2_D7,
			"CPU2_D8"				 => CPU2_D8,
			"CPU2_D9"				 => CPU2_D9,
			"CPU2_D10"				 => CPU2_D10,
			"CPU2_D11"				 => CPU2_D11,
			"CPU2_D12"				 => CPU2_D12,
			"CPU2_D13"				 => CPU2_D13,
			"CPU2_D14"				 => CPU2_D14,
			"CPU2_D15"				 => CPU2_D15,
			"CPU2_A0"				 => CPU2_A0,
			"CPU2_A1"				 => CPU2_A1,
			"CPU2_A2"				 => CPU2_A2,
			"CPU2_A3"				 => CPU2_A3,
			"CPU2_A4"				 => CPU2_A4,
			"CPU2_A5"				 => CPU2_A5,
			"CPU2_A6"				 => CPU2_A6,
			"CPU2_A7"				 => CPU2_A7,
			"CPU2_A8"				 => CPU2_A8,
			"CPU2_A9"				 => CPU2_A9,
			"CPU2_A10"				 => CPU2_A10,
			"CPU2_A11"				 => CPU2_A11,
			"CPU2_A12"				 => CPU2_A12,
			"CPU2_A13"				 => CPU2_A13,
			"CPU2_A14"				 => CPU2_A14,
			"CPU2_A15"				 => CPU2_A15,
			"CPU0_FLASHCON0"			 => CPU0_FLASHCON0,
			"CPU0_FLASHCON1"			 => CPU0_FLASHCON1,
			"CPU0_FLASHCON2"			 => CPU0_FLASHCON2,
			"CPU0_FLASHCON3"			 => CPU0_FLASHCON3,
			"CPU0_FLASHCON4"			 => CPU0_FLASHCON4,
			"CPU0_KRST0"				 => CPU0_KRST0,
			"CPU0_KRST1"				 => CPU0_KRST1,
			"CPU0_KRSTCLR"			 => CPU0_KRSTCLR,
			"CPU0_RGN0_LA"			 => CPU0_RGN0_LA,
			"CPU0_RGN0_UA"			 => CPU0_RGN0_UA,
			"MODULE_CPU0"				 => MODULE_CPU0,
			"CPU0_RGN0_ACCENA"			 => CPU0_RGN0_ACCENA,
			"MODULE_CPU1"				 => MODULE_CPU1,
			"CPU0_RGN0_ACCENB"			 => CPU0_RGN0_ACCENB,
			"CPU0_RGN1_LA"			 => CPU0_RGN1_LA,
			"MODULE_CPU2"				 => MODULE_CPU2,
			"CPU0_RGN1_UA"			 => CPU0_RGN1_UA,
			"CPU0_RGN1_ACCENA"			 => CPU0_RGN1_ACCENA,
			"CPU0_RGN1_ACCENB"			 => CPU0_RGN1_ACCENB,
			"CPU0_RGN2_LA"			 => CPU0_RGN2_LA,
			"CPU0_RGN2_UA"			 => CPU0_RGN2_UA,
			"CPU0_RGN2_ACCENA"			 => CPU0_RGN2_ACCENA,
			"CPU0_RGN2_ACCENB"			 => CPU0_RGN2_ACCENB,
			"CPU0_RGN3_LA"			 => CPU0_RGN3_LA,
			"CPU0_RGN3_UA"			 => CPU0_RGN3_UA,
			"CPU0_RGN3_ACCENA"			 => CPU0_RGN3_ACCENA,
			"CPU0_RGN3_ACCENB"			 => CPU0_RGN3_ACCENB,
			"CPU0_RGN4_LA"			 => CPU0_RGN4_LA,
			"CPU0_RGN4_UA"			 => CPU0_RGN4_UA,
			"CPU0_RGN4_ACCENA"			 => CPU0_RGN4_ACCENA,
			"CPU0_RGN4_ACCENB"			 => CPU0_RGN4_ACCENB,
			"CPU0_RGN5_LA"			 => CPU0_RGN5_LA,
			"CPU0_RGN5_UA"			 => CPU0_RGN5_UA,
			"CPU0_RGN5_ACCENA"			 => CPU0_RGN5_ACCENA,
			"CPU0_RGN5_ACCENB"			 => CPU0_RGN5_ACCENB,
			"CPU0_RGN6_LA"			 => CPU0_RGN6_LA,
			"CPU0_RGN6_UA"			 => CPU0_RGN6_UA,
			"CPU0_RGN6_ACCENA"			 => CPU0_RGN6_ACCENA,
			"CPU0_RGN6_ACCENB"			 => CPU0_RGN6_ACCENB,
			"CPU0_RGN7_LA"			 => CPU0_RGN7_LA,
			"CPU0_RGN7_UA"			 => CPU0_RGN7_UA,
			"CPU0_RGN7_ACCENA"			 => CPU0_RGN7_ACCENA,
			"CPU0_RGN7_ACCENB"			 => CPU0_RGN7_ACCENB,
			"CPU0_SPR_SPROT_RGNACCENA_R0"			 => CPU0_SPR_SPROT_RGNACCENA_R0,
			"CPU0_SPR_SPROT_RGNACCENB_R0"			 => CPU0_SPR_SPROT_RGNACCENB_R0,
			"CPU0_SPR_SPROT_RGNACCENA_R1"			 => CPU0_SPR_SPROT_RGNACCENA_R1,
			"CPU0_SPR_SPROT_RGNACCENB_R1"			 => CPU0_SPR_SPROT_RGNACCENB_R1,
			"CPU0_SPR_SPROT_RGNACCENA_R2"			 => CPU0_SPR_SPROT_RGNACCENA_R2,
			"CPU0_SPR_SPROT_RGNACCENB_R2"			 => CPU0_SPR_SPROT_RGNACCENB_R2,
			"CPU0_SPR_SPROT_RGNACCENA_R3"			 => CPU0_SPR_SPROT_RGNACCENA_R3,
			"DAM0_RGN0_ACCENA"			 => DAM0_RGN0_ACCENA,
			"DAM0_RGN0_ACCENB"			 => DAM0_RGN0_ACCENB,
			"DAM0_RGN1_LA"			 => DAM0_RGN1_LA,
			"DAM0_RGN1_UA"			 => DAM0_RGN1_UA,
			"DAM0_RGN1_ACCENA"			 => DAM0_RGN1_ACCENA,
			"DAM0_RGN1_ACCENB"			 => DAM0_RGN1_ACCENB,
			"DAM0_RGN2_LA"			 => DAM0_RGN2_LA,
			"DAM0_RGN2_UA"			 => DAM0_RGN2_UA,
			"DAM0_RGN2_ACCENA"			 => DAM0_RGN2_ACCENA,
			"DAM0_RGN2_ACCENB"			 => DAM0_RGN2_ACCENB,
			"DAM0_RGN3_LA"			 => DAM0_RGN3_LA,
			"DAM0_RGN3_UA"			 => DAM0_RGN3_UA,
			"DAM0_RGN3_ACCENA"			 => DAM0_RGN3_ACCENA,
			"DAM0_RGN3_ACCENB"			 => DAM0_RGN3_ACCENB,
			"DAM0_RGN4_LA"			 => DAM0_RGN4_LA,
			"DAM0_RGN4_UA"			 => DAM0_RGN4_UA,
			"DAM0_RGN4_ACCENA"			 => DAM0_RGN4_ACCENA,
			"DAM0_RGN4_ACCENB"			 => DAM0_RGN4_ACCENB,
			"DAM0_RGN5_LA"			 => DAM0_RGN5_LA,
			"DAM0_RGN5_UA"			 => DAM0_RGN5_UA,
			"DAM0_RGN5_ACCENA"			 => DAM0_RGN5_ACCENA,
			"DAM0_RGN5_ACCENB"			 => DAM0_RGN5_ACCENB,
			"DAM0_RGN6_LA"			 => DAM0_RGN6_LA,
			"DAM0_RGN6_UA"			 => DAM0_RGN6_UA,
			"DAM0_RGN6_ACCENA"			 => DAM0_RGN6_ACCENA,
			"DAM0_RGN6_ACCENB"			 => DAM0_RGN6_ACCENB,
			"DAM0_RGN7_LA"			 => DAM0_RGN7_LA,
			"DAM0_RGN7_UA"			 => DAM0_RGN7_UA,
			"DAM0_RGN7_ACCENA"			 => DAM0_RGN7_ACCENA,
			"DAM0_RGN7_ACCENB"			 => DAM0_RGN7_ACCENB,
			"DAM0_RGNACCEN0_RA"			 => DAM0_RGNACCEN0_RA,
			"DAM0_RGNACCEN0_RB"			 => DAM0_RGNACCEN0_RB,
			"DAM0_RGNACCEN1_RA"			 => DAM0_RGNACCEN1_RA,
			"DAM0_RGNACCEN1_RB"			 => DAM0_RGNACCEN1_RB,
			"DAM0_RGNACCEN2_RA"			 => DAM0_RGNACCEN2_RA,
			"DAM0_RGNACCEN2_RB"			 => DAM0_RGNACCEN2_RB,
			"DAM0_RGNACCEN3_RA"			 => DAM0_RGNACCEN3_RA,
			"DAM0_RGNACCEN3_RB"			 => DAM0_RGNACCEN3_RB,
			"DAM0_RGNACCEN4_RA"			 => DAM0_RGNACCEN4_RA,
			"DAM0_RGNACCEN4_RB"			 => DAM0_RGNACCEN4_RB,
			"DAM0_RGNACCEN5_RA"			 => DAM0_RGNACCEN5_RA,
			"DAM0_RGNACCEN5_RB"			 => DAM0_RGNACCEN5_RB,
			"DAM0_RGNACCEN6_RA"			 => DAM0_RGNACCEN6_RA,
			"DAM0_RGNACCEN6_RB"			 => DAM0_RGNACCEN6_RB,
			"DAM0_RGNACCEN7_RA"			 => DAM0_RGNACCEN7_RA,
			"DAM0_RGNACCEN7_RB"			 => DAM0_RGNACCEN7_RB,
			"MODULE_DAM0"				 => MODULE_DAM0,
			"DAM0_CLC"				 => DAM0_CLC,
			"DAM0_MODID"				 => DAM0_MODID,
			"DAM0_ACCEN0"				 => DAM0_ACCEN0,
			"DAM0_ACCEN1"				 => DAM0_ACCEN1,
			"DAM0_MEMCON"				 => DAM0_MEMCON,
			"DAM0_RGN0_LA"			 => DAM0_RGN0_LA,
			"DAM0_RGN0_UA"			 => DAM0_RGN0_UA,
			"DMA_CH114_ADICR"			 => DMA_CH114_ADICR,
			"DMA_CH114_CHCFGR"			 => DMA_CH114_CHCFGR,
			"DMA_HRR78"				 => DMA_HRR78,
			"DMA_CH114_SHADR"			 => DMA_CH114_SHADR,
			"DMA_CH114_CHCSR"			 => DMA_CH114_CHCSR,
			"DMA_CH115_RDCRCR"			 => DMA_CH115_RDCRCR,
			"DMA_CH115_SDCRCR"			 => DMA_CH115_SDCRCR,
			"DMA_CH115_SADR"			 => DMA_CH115_SADR,
			"DMA_CH115_DADR"			 => DMA_CH115_DADR,
			"DMA_CH115_ADICR"			 => DMA_CH115_ADICR,
			"DMA_CH115_CHCFGR"			 => DMA_CH115_CHCFGR,
			"DMA_CH115_SHADR"			 => DMA_CH115_SHADR,
			"DMA_CH115_CHCSR"			 => DMA_CH115_CHCSR,
			"DMA_HRR79"				 => DMA_HRR79,
			"DMA_CH116_RDCRCR"			 => DMA_CH116_RDCRCR,
			"DMA_CH116_SDCRCR"			 => DMA_CH116_SDCRCR,
			"DMA_CH116_SADR"			 => DMA_CH116_SADR,
			"DMA_CH116_DADR"			 => DMA_CH116_DADR,
			"DMA_CH116_ADICR"			 => DMA_CH116_ADICR,
			"DMA_CH116_CHCFGR"			 => DMA_CH116_CHCFGR,
			"DMA_CH116_SHADR"			 => DMA_CH116_SHADR,
			"DMA_CH116_CHCSR"			 => DMA_CH116_CHCSR,
			"DMA_CH117_RDCRCR"			 => DMA_CH117_RDCRCR,
			"DMA_CH117_SDCRCR"			 => DMA_CH117_SDCRCR,
			"DMA_HRR80"				 => DMA_HRR80,
			"DMA_CH117_SADR"			 => DMA_CH117_SADR,
			"DMA_CH117_DADR"			 => DMA_CH117_DADR,
			"DMA_CH117_ADICR"			 => DMA_CH117_ADICR,
			"DMA_CH117_CHCFGR"			 => DMA_CH117_CHCFGR,
			"DMA_CH117_SHADR"			 => DMA_CH117_SHADR,
			"DMA_CH117_CHCSR"			 => DMA_CH117_CHCSR,
			"DMA_CH118_RDCRCR"			 => DMA_CH118_RDCRCR,
			"DMA_CH118_SDCRCR"			 => DMA_CH118_SDCRCR,
			"DMA_CH118_SADR"			 => DMA_CH118_SADR,
			"DMA_CH118_DADR"			 => DMA_CH118_DADR,
			"DMA_HRR81"				 => DMA_HRR81,
			"DMA_CH118_ADICR"			 => DMA_CH118_ADICR,
			"DMA_CH118_CHCFGR"			 => DMA_CH118_CHCFGR,
			"DMA_CH118_SHADR"			 => DMA_CH118_SHADR,
			"DMA_CH118_CHCSR"			 => DMA_CH118_CHCSR,
			"DMA_CH119_RDCRCR"			 => DMA_CH119_RDCRCR,
			"DMA_CH119_SDCRCR"			 => DMA_CH119_SDCRCR,
			"DMA_CH119_SADR"			 => DMA_CH119_SADR,
			"DMA_CH119_DADR"			 => DMA_CH119_DADR,
			"DMA_CH119_ADICR"			 => DMA_CH119_ADICR,
			"DMA_CH119_CHCFGR"			 => DMA_CH119_CHCFGR,
			"DMA_HRR82"				 => DMA_HRR82,
			"DMA_CH119_SHADR"			 => DMA_CH119_SHADR,
			"DMA_CH119_CHCSR"			 => DMA_CH119_CHCSR,
			"DMA_CH120_RDCRCR"			 => DMA_CH120_RDCRCR,
			"DMA_CH120_SDCRCR"			 => DMA_CH120_SDCRCR,
			"DMA_CH120_SADR"			 => DMA_CH120_SADR,
			"DMA_CH120_DADR"			 => DMA_CH120_DADR,
			"DMA_CH120_ADICR"			 => DMA_CH120_ADICR,
			"DMA_CH120_CHCFGR"			 => DMA_CH120_CHCFGR,
			"DMA_CH120_SHADR"			 => DMA_CH120_SHADR,
			"DMA_CH120_CHCSR"			 => DMA_CH120_CHCSR,
			"DMA_HRR83"				 => DMA_HRR83,
			"DMA_CH121_RDCRCR"			 => DMA_CH121_RDCRCR,
			"DMA_CH121_SDCRCR"			 => DMA_CH121_SDCRCR,
			"DMA_CH121_SADR"			 => DMA_CH121_SADR,
			"DMA_CH121_DADR"			 => DMA_CH121_DADR,
			"DMA_CH121_ADICR"			 => DMA_CH121_ADICR,
			"DMA_ACCEN1_ACCENR1"			 => DMA_ACCEN1_ACCENR1,
			"DMA_CH121_CHCFGR"			 => DMA_CH121_CHCFGR,
			"DMA_CH121_SHADR"			 => DMA_CH121_SHADR,
			"DMA_CH121_CHCSR"			 => DMA_CH121_CHCSR,
			"DMA_CH122_RDCRCR"			 => DMA_CH122_RDCRCR,
			"DMA_CH122_SDCRCR"			 => DMA_CH122_SDCRCR,
			"DMA_HRR84"				 => DMA_HRR84,
			"DMA_CH122_SADR"			 => DMA_CH122_SADR,
			"DMA_CH122_DADR"			 => DMA_CH122_DADR,
			"DMA_CH122_ADICR"			 => DMA_CH122_ADICR,
			"DMA_CH122_CHCFGR"			 => DMA_CH122_CHCFGR,
			"DMA_CH122_SHADR"			 => DMA_CH122_SHADR,
			"DMA_CH122_CHCSR"			 => DMA_CH122_CHCSR,
			"DMA_CH123_RDCRCR"			 => DMA_CH123_RDCRCR,
			"DMA_CH123_SDCRCR"			 => DMA_CH123_SDCRCR,
			"DMA_CH123_SADR"			 => DMA_CH123_SADR,
			"DMA_CH123_DADR"			 => DMA_CH123_DADR,
			"DMA_HRR85"				 => DMA_HRR85,
			"DMA_CH123_ADICR"			 => DMA_CH123_ADICR,
			"DMA_CH123_CHCFGR"			 => DMA_CH123_CHCFGR,
			"DMA_CH123_SHADR"			 => DMA_CH123_SHADR,
			"DMA_CH123_CHCSR"			 => DMA_CH123_CHCSR,
			"DMA_CH124_RDCRCR"			 => DMA_CH124_RDCRCR,
			"DMA_CH124_SDCRCR"			 => DMA_CH124_SDCRCR,
			"DMA_CH124_SADR"			 => DMA_CH124_SADR,
			"DMA_CH124_DADR"			 => DMA_CH124_DADR,
			"DMA_CH124_ADICR"			 => DMA_CH124_ADICR,
			"DMA_CH124_CHCFGR"			 => DMA_CH124_CHCFGR,
			"DMA_HRR86"				 => DMA_HRR86,
			"DMA_CH124_SHADR"			 => DMA_CH124_SHADR,
			"DMA_CH124_CHCSR"			 => DMA_CH124_CHCSR,
			"DMA_CH125_RDCRCR"			 => DMA_CH125_RDCRCR,
			"DMA_CH125_SDCRCR"			 => DMA_CH125_SDCRCR,
			"DMA_CH125_SADR"			 => DMA_CH125_SADR,
			"DMA_CH125_DADR"			 => DMA_CH125_DADR,
			"DMA_CH125_ADICR"			 => DMA_CH125_ADICR,
			"DMA_CH125_CHCFGR"			 => DMA_CH125_CHCFGR,
			"DMA_CH125_SHADR"			 => DMA_CH125_SHADR,
			"DMA_CH125_CHCSR"			 => DMA_CH125_CHCSR,
			"DMA_HRR87"				 => DMA_HRR87,
			"DMA_CH126_RDCRCR"			 => DMA_CH126_RDCRCR,
			"DMA_CH126_SDCRCR"			 => DMA_CH126_SDCRCR,
			"DMA_CH126_SADR"			 => DMA_CH126_SADR,
			"DMA_CH126_DADR"			 => DMA_CH126_DADR,
			"DMA_CH126_ADICR"			 => DMA_CH126_ADICR,
			"DMA_CH126_CHCFGR"			 => DMA_CH126_CHCFGR,
			"DMA_CH126_SHADR"			 => DMA_CH126_SHADR,
			"DMA_CH126_CHCSR"			 => DMA_CH126_CHCSR,
			"DMA_CH127_RDCRCR"			 => DMA_CH127_RDCRCR,
			"DMA_CH127_SDCRCR"			 => DMA_CH127_SDCRCR,
			"DMA_HRR88"				 => DMA_HRR88,
			"DMA_CH127_SADR"			 => DMA_CH127_SADR,
			"DMA_CH127_DADR"			 => DMA_CH127_DADR,
			"DMA_CH127_ADICR"			 => DMA_CH127_ADICR,
			"DMA_CH127_CHCFGR"			 => DMA_CH127_CHCFGR,
			"DMA_CH127_SHADR"			 => DMA_CH127_SHADR,
			"DMA_CH127_CHCSR"			 => DMA_CH127_CHCSR,
			"DMA_HRR89"				 => DMA_HRR89,
			"DMA_HRR90"				 => DMA_HRR90,
			"DMA_HRR91"				 => DMA_HRR91,
			"DMA_HRR92"				 => DMA_HRR92,
			"DMA_HRR93"				 => DMA_HRR93,
			"DMA_ACCEN2_ACCENR0"			 => DMA_ACCEN2_ACCENR0,
			"DMA_HRR94"				 => DMA_HRR94,
			"DMA_HRR95"				 => DMA_HRR95,
			"DMA_HRR96"				 => DMA_HRR96,
			"DMA_HRR97"				 => DMA_HRR97,
			"DMA_HRR98"				 => DMA_HRR98,
			"DMA_HRR99"				 => DMA_HRR99,
			"DMA_HRR100"				 => DMA_HRR100,
			"DMA_HRR101"				 => DMA_HRR101,
			"DMA_HRR102"				 => DMA_HRR102,
			"DMA_HRR103"				 => DMA_HRR103,
			"DMA_HRR104"				 => DMA_HRR104,
			"DMA_HRR105"				 => DMA_HRR105,
			"DMA_HRR106"				 => DMA_HRR106,
			"DMA_HRR107"				 => DMA_HRR107,
			"DMA_HRR108"				 => DMA_HRR108,
			"DMA_ACCEN2_ACCENR1"			 => DMA_ACCEN2_ACCENR1,
			"DMA_HRR109"				 => DMA_HRR109,
			"DMA_HRR110"				 => DMA_HRR110,
			"DMA_HRR111"				 => DMA_HRR111,
			"DMA_HRR112"				 => DMA_HRR112,
			"DMA_HRR113"				 => DMA_HRR113,
			"DMA_HRR114"				 => DMA_HRR114,
			"DMA_HRR115"				 => DMA_HRR115,
			"DMA_HRR116"				 => DMA_HRR116,
			"DMA_HRR117"				 => DMA_HRR117,
			"DMA_HRR118"				 => DMA_HRR118,
			"DMA_HRR119"				 => DMA_HRR119,
			"DMA_HRR120"				 => DMA_HRR120,
			"DMA_HRR121"				 => DMA_HRR121,
			"DMA_HRR122"				 => DMA_HRR122,
			"DMA_HRR123"				 => DMA_HRR123,
			"DMA_HRR124"				 => DMA_HRR124,
			"DMA_HRR125"				 => DMA_HRR125,
			"DMA_HRR126"				 => DMA_HRR126,
			"DMA_HRR127"				 => DMA_HRR127,
			"DMA_SUSENR0"				 => DMA_SUSENR0,
			"DMA_SUSENR1"				 => DMA_SUSENR1,
			"DMA_ACCEN3_ACCENR0"			 => DMA_ACCEN3_ACCENR0,
			"DMA_SUSENR2"				 => DMA_SUSENR2,
			"DMA_SUSENR3"				 => DMA_SUSENR3,
			"DMA_SUSENR4"				 => DMA_SUSENR4,
			"DMA_SUSENR5"				 => DMA_SUSENR5,
			"DMA_SUSENR6"				 => DMA_SUSENR6,
			"DMA_SUSENR7"				 => DMA_SUSENR7,
			"DMA_SUSENR8"				 => DMA_SUSENR8,
			"DMA_SUSENR9"				 => DMA_SUSENR9,
			"DMA_SUSENR10"			 => DMA_SUSENR10,
			"DMA_SUSENR11"			 => DMA_SUSENR11,
			"DMA_ACCEN3_ACCENR1"			 => DMA_ACCEN3_ACCENR1,
			"DMA_SUSENR12"			 => DMA_SUSENR12,
			"DMA_SUSENR13"			 => DMA_SUSENR13,
			"DMA_SUSENR14"			 => DMA_SUSENR14,
			"DMA_SUSENR15"			 => DMA_SUSENR15,
			"DMA_SUSENR16"			 => DMA_SUSENR16,
			"DMA_SUSENR17"			 => DMA_SUSENR17,
			"DMA_SUSENR18"			 => DMA_SUSENR18,
			"DMA_SUSENR19"			 => DMA_SUSENR19,
			"DMA_SUSENR20"			 => DMA_SUSENR20,
			"DMA_SUSENR21"			 => DMA_SUSENR21,
			"DMA_ME0_EER"				 => DMA_ME0_EER,
			"DMA_SUSENR22"			 => DMA_SUSENR22,
			"DMA_SUSENR23"			 => DMA_SUSENR23,
			"DMA_SUSENR24"			 => DMA_SUSENR24,
			"DMA_SUSENR25"			 => DMA_SUSENR25,
			"DMA_SUSENR26"			 => DMA_SUSENR26,
			"DMA_SUSENR27"			 => DMA_SUSENR27,
			"DMA_SUSENR28"			 => DMA_SUSENR28,
			"DMA_SUSENR29"			 => DMA_SUSENR29,
			"DMA_SUSENR30"			 => DMA_SUSENR30,
			"DMA_SUSENR31"			 => DMA_SUSENR31,
			"DMA_ME0_ERRSR"			 => DMA_ME0_ERRSR,
			"DMA_SUSENR32"			 => DMA_SUSENR32,
			"DMA_SUSENR33"			 => DMA_SUSENR33,
			"DMA_SUSENR34"			 => DMA_SUSENR34,
			"DMA_SUSENR35"			 => DMA_SUSENR35,
			"DMA_SUSENR36"			 => DMA_SUSENR36,
			"DMA_SUSENR37"			 => DMA_SUSENR37,
			"DMA_SUSENR38"			 => DMA_SUSENR38,
			"DMA_SUSENR39"			 => DMA_SUSENR39,
			"DMA_SUSENR40"			 => DMA_SUSENR40,
			"DMA_SUSENR41"			 => DMA_SUSENR41,
			"DMA_ME0_CLRE"			 => DMA_ME0_CLRE,
			"DMA_SUSENR42"			 => DMA_SUSENR42,
			"DMA_SUSENR43"			 => DMA_SUSENR43,
			"DMA_SUSENR44"			 => DMA_SUSENR44,
			"DMA_SUSENR45"			 => DMA_SUSENR45,
			"DMA_SUSENR46"			 => DMA_SUSENR46,
			"DMA_SUSENR47"			 => DMA_SUSENR47,
			"DMA_SUSENR48"			 => DMA_SUSENR48,
			"DMA_SUSENR49"			 => DMA_SUSENR49,
			"DMA_SUSENR50"			 => DMA_SUSENR50,
			"DMA_SUSENR51"			 => DMA_SUSENR51,
			"DMA_ME0_SR"				 => DMA_ME0_SR,
			"DMA_SUSENR52"			 => DMA_SUSENR52,
			"DMA_SUSENR53"			 => DMA_SUSENR53,
			"DMA_SUSENR54"			 => DMA_SUSENR54,
			"DMA_SUSENR55"			 => DMA_SUSENR55,
			"DMA_SUSENR56"			 => DMA_SUSENR56,
			"DMA_SUSENR57"			 => DMA_SUSENR57,
			"DMA_SUSENR58"			 => DMA_SUSENR58,
			"DMA_SUSENR59"			 => DMA_SUSENR59,
			"DMA_SUSENR60"			 => DMA_SUSENR60,
			"DMA_SUSENR61"			 => DMA_SUSENR61,
			"DMA_ME0_R0"				 => DMA_ME0_R0,
			"DMA_SUSENR62"			 => DMA_SUSENR62,
			"DMA_SUSENR63"			 => DMA_SUSENR63,
			"DMA_SUSENR64"			 => DMA_SUSENR64,
			"DMA_SUSENR65"			 => DMA_SUSENR65,
			"DMA_SUSENR66"			 => DMA_SUSENR66,
			"DMA_SUSENR67"			 => DMA_SUSENR67,
			"DMA_SUSENR68"			 => DMA_SUSENR68,
			"DMA_SUSENR69"			 => DMA_SUSENR69,
			"DMA_SUSENR70"			 => DMA_SUSENR70,
			"DMA_SUSENR71"			 => DMA_SUSENR71,
			"DMA_ME0_R1"				 => DMA_ME0_R1,
			"DMA_SUSENR72"			 => DMA_SUSENR72,
			"DMA_SUSENR73"			 => DMA_SUSENR73,
			"DMA_SUSENR74"			 => DMA_SUSENR74,
			"DMA_SUSENR75"			 => DMA_SUSENR75,
			"DMA_SUSENR76"			 => DMA_SUSENR76,
			"DMA_SUSENR77"			 => DMA_SUSENR77,
			"DMA_SUSENR78"			 => DMA_SUSENR78,
			"DMA_SUSENR79"			 => DMA_SUSENR79,
			"DMA_SUSENR80"			 => DMA_SUSENR80,
			"DMA_SUSENR81"			 => DMA_SUSENR81,
			"DMA_ME0_R2"				 => DMA_ME0_R2,
			"DMA_SUSENR82"			 => DMA_SUSENR82,
			"DMA_SUSENR83"			 => DMA_SUSENR83,
			"DMA_SUSENR84"			 => DMA_SUSENR84,
			"DMA_SUSENR85"			 => DMA_SUSENR85,
			"DMA_SUSENR86"			 => DMA_SUSENR86,
			"DMA_SUSENR87"			 => DMA_SUSENR87,
			"DMA_SUSENR88"			 => DMA_SUSENR88,
			"DMA_SUSENR89"			 => DMA_SUSENR89,
			"DMA_SUSENR90"			 => DMA_SUSENR90,
			"DMA_SUSENR91"			 => DMA_SUSENR91,
			"DMA_ME0_R3"				 => DMA_ME0_R3,
			"DMA_SUSENR92"			 => DMA_SUSENR92,
			"DMA_SUSENR93"			 => DMA_SUSENR93,
			"DMA_SUSENR94"			 => DMA_SUSENR94,
			"DMA_SUSENR95"			 => DMA_SUSENR95,
			"DMA_SUSENR96"			 => DMA_SUSENR96,
			"DMA_SUSENR97"			 => DMA_SUSENR97,
			"DMA_SUSENR98"			 => DMA_SUSENR98,
			"DMA_SUSENR99"			 => DMA_SUSENR99,
			"DMA_SUSENR100"			 => DMA_SUSENR100,
			"DMA_SUSENR101"			 => DMA_SUSENR101,
			"DMA_SUSENR102"			 => DMA_SUSENR102,
			"DMA_SUSENR103"			 => DMA_SUSENR103,
			"DMA_ME0_R4"				 => DMA_ME0_R4,
			"DMA_SUSENR104"			 => DMA_SUSENR104,
			"DMA_SUSENR105"			 => DMA_SUSENR105,
			"DMA_SUSENR106"			 => DMA_SUSENR106,
			"DMA_SUSENR107"			 => DMA_SUSENR107,
			"DMA_SUSENR108"			 => DMA_SUSENR108,
			"DMA_SUSENR109"			 => DMA_SUSENR109,
			"DMA_SUSENR110"			 => DMA_SUSENR110,
			"DMA_SUSENR111"			 => DMA_SUSENR111,
			"DMA_SUSENR112"			 => DMA_SUSENR112,
			"DMA_SUSENR113"			 => DMA_SUSENR113,
			"DMA_SUSENR114"			 => DMA_SUSENR114,
			"DMA_SUSENR115"			 => DMA_SUSENR115,
			"DMA_SUSENR116"			 => DMA_SUSENR116,
			"DMA_SUSENR117"			 => DMA_SUSENR117,
			"DMA_SUSENR118"			 => DMA_SUSENR118,
			"DMA_SUSENR119"			 => DMA_SUSENR119,
			"DMA_SUSENR120"			 => DMA_SUSENR120,
			"DMA_SUSENR121"			 => DMA_SUSENR121,
			"DMA_SUSENR122"			 => DMA_SUSENR122,
			"DMA_SUSENR123"			 => DMA_SUSENR123,
			"DMA_SUSENR124"			 => DMA_SUSENR124,
			"DMA_SUSENR125"			 => DMA_SUSENR125,
			"DMA_SUSENR126"			 => DMA_SUSENR126,
			"DMA_SUSENR127"			 => DMA_SUSENR127,
			"DMA_ME0_R5"				 => DMA_ME0_R5,
			"DMA_SUSACR0"				 => DMA_SUSACR0,
			"DMA_SUSACR1"				 => DMA_SUSACR1,
			"DMA_SUSACR2"				 => DMA_SUSACR2,
			"DMA_SUSACR3"				 => DMA_SUSACR3,
			"DMA_SUSACR4"				 => DMA_SUSACR4,
			"DMA_SUSACR5"				 => DMA_SUSACR5,
			"DMA_SUSACR6"				 => DMA_SUSACR6,
			"DMA_SUSACR7"				 => DMA_SUSACR7,
			"DMA_SUSACR8"				 => DMA_SUSACR8,
			"DMA_SUSACR9"				 => DMA_SUSACR9,
			"DMA_ME0_R6"				 => DMA_ME0_R6,
			"DMA_SUSACR10"			 => DMA_SUSACR10,
			"DMA_SUSACR11"			 => DMA_SUSACR11,
			"DMA_SUSACR12"			 => DMA_SUSACR12,
			"DMA_SUSACR13"			 => DMA_SUSACR13,
			"DMA_SUSACR14"			 => DMA_SUSACR14,
			"DMA_SUSACR15"			 => DMA_SUSACR15,
			"DMA_SUSACR16"			 => DMA_SUSACR16,
			"DMA_SUSACR17"			 => DMA_SUSACR17,
			"DMA_SUSACR18"			 => DMA_SUSACR18,
			"DMA_SUSACR19"			 => DMA_SUSACR19,
			"DMA_ME0_R7"				 => DMA_ME0_R7,
			"DMA_SUSACR20"			 => DMA_SUSACR20,
			"DMA_SUSACR21"			 => DMA_SUSACR21,
			"DMA_SUSACR22"			 => DMA_SUSACR22,
			"DMA_SUSACR23"			 => DMA_SUSACR23,
			"DMA_SUSACR24"			 => DMA_SUSACR24,
			"DMA_SUSACR25"			 => DMA_SUSACR25,
			"DMA_SUSACR26"			 => DMA_SUSACR26,
			"DMA_SUSACR27"			 => DMA_SUSACR27,
			"DMA_SUSACR28"			 => DMA_SUSACR28,
			"DMA_SUSACR29"			 => DMA_SUSACR29,
			"DMA_ME0_RDCRC"			 => DMA_ME0_RDCRC,
			"DMA_SUSACR30"			 => DMA_SUSACR30,
			"DMA_SUSACR31"			 => DMA_SUSACR31,
			"DMA_SUSACR32"			 => DMA_SUSACR32,
			"DMA_SUSACR33"			 => DMA_SUSACR33,
			"DMA_SUSACR34"			 => DMA_SUSACR34,
			"DMA_SUSACR35"			 => DMA_SUSACR35,
			"DMA_SUSACR36"			 => DMA_SUSACR36,
			"DMA_SUSACR37"			 => DMA_SUSACR37,
			"DMA_SUSACR38"			 => DMA_SUSACR38,
			"DMA_SUSACR39"			 => DMA_SUSACR39,
			"DMA_ME0_SDCRC"			 => DMA_ME0_SDCRC,
			"DMA_SUSACR40"			 => DMA_SUSACR40,
			"DMA_SUSACR41"			 => DMA_SUSACR41,
			"DMA_SUSACR42"			 => DMA_SUSACR42,
			"DMA_SUSACR43"			 => DMA_SUSACR43,
			"DMA_SUSACR44"			 => DMA_SUSACR44,
			"DMA_SUSACR45"			 => DMA_SUSACR45,
			"DMA_SUSACR46"			 => DMA_SUSACR46,
			"DMA_SUSACR47"			 => DMA_SUSACR47,
			"DMA_SUSACR48"			 => DMA_SUSACR48,
			"DMA_SUSACR49"			 => DMA_SUSACR49,
			"DMA_ME0_SADR"			 => DMA_ME0_SADR,
			"DMA_SUSACR50"			 => DMA_SUSACR50,
			"DMA_SUSACR51"			 => DMA_SUSACR51,
			"DMA_SUSACR52"			 => DMA_SUSACR52,
			"DMA_SUSACR53"			 => DMA_SUSACR53,
			"DMA_SUSACR54"			 => DMA_SUSACR54,
			"DMA_SUSACR55"			 => DMA_SUSACR55,
			"DMA_SUSACR56"			 => DMA_SUSACR56,
			"DMA_SUSACR57"			 => DMA_SUSACR57,
			"DMA_SUSACR58"			 => DMA_SUSACR58,
			"DMA_SUSACR59"			 => DMA_SUSACR59,
			"DMA_ME0_DADR"			 => DMA_ME0_DADR,
			"DMA_SUSACR60"			 => DMA_SUSACR60,
			"DMA_SUSACR61"			 => DMA_SUSACR61,
			"DMA_SUSACR62"			 => DMA_SUSACR62,
			"DMA_SUSACR63"			 => DMA_SUSACR63,
			"DMA_SUSACR64"			 => DMA_SUSACR64,
			"DMA_SUSACR65"			 => DMA_SUSACR65,
			"DMA_SUSACR66"			 => DMA_SUSACR66,
			"DMA_SUSACR67"			 => DMA_SUSACR67,
			"DMA_SUSACR68"			 => DMA_SUSACR68,
			"DMA_SUSACR69"			 => DMA_SUSACR69,
			"DMA_ME0_ADICR"			 => DMA_ME0_ADICR,
			"DMA_SUSACR70"			 => DMA_SUSACR70,
			"DMA_SUSACR71"			 => DMA_SUSACR71,
			"DMA_SUSACR72"			 => DMA_SUSACR72,
			"DMA_SUSACR73"			 => DMA_SUSACR73,
			"DMA_SUSACR74"			 => DMA_SUSACR74,
			"DMA_SUSACR75"			 => DMA_SUSACR75,
			"DMA_SUSACR76"			 => DMA_SUSACR76,
			"DMA_SUSACR77"			 => DMA_SUSACR77,
			"DMA_SUSACR78"			 => DMA_SUSACR78,
			"DMA_SUSACR79"			 => DMA_SUSACR79,
			"DMA_ME0_CHCR"			 => DMA_ME0_CHCR,
			"DMA_SUSACR80"			 => DMA_SUSACR80,
			"DMA_SUSACR81"			 => DMA_SUSACR81,
			"DMA_SUSACR82"			 => DMA_SUSACR82,
			"DMA_SUSACR83"			 => DMA_SUSACR83,
			"DMA_SUSACR84"			 => DMA_SUSACR84,
			"DMA_SUSACR85"			 => DMA_SUSACR85,
			"DMA_SUSACR86"			 => DMA_SUSACR86,
			"DMA_SUSACR87"			 => DMA_SUSACR87,
			"DMA_SUSACR88"			 => DMA_SUSACR88,
			"DMA_SUSACR89"			 => DMA_SUSACR89,
			"DMA_ME0_SHADR"			 => DMA_ME0_SHADR,
			"DMA_SUSACR90"			 => DMA_SUSACR90,
			"DMA_SUSACR91"			 => DMA_SUSACR91,
			"DMA_SUSACR92"			 => DMA_SUSACR92,
			"DMA_SUSACR93"			 => DMA_SUSACR93,
			"DMA_SUSACR94"			 => DMA_SUSACR94,
			"DMA_SUSACR95"			 => DMA_SUSACR95,
			"DMA_SUSACR96"			 => DMA_SUSACR96,
			"DMA_SUSACR97"			 => DMA_SUSACR97,
			"DMA_SUSACR98"			 => DMA_SUSACR98,
			"DMA_SUSACR99"			 => DMA_SUSACR99,
			"DMA_ME0_CHSR"			 => DMA_ME0_CHSR,
			"DMA_SUSACR100"			 => DMA_SUSACR100,
			"DMA_SUSACR101"			 => DMA_SUSACR101,
			"DMA_SUSACR102"			 => DMA_SUSACR102,
			"DMA_SUSACR103"			 => DMA_SUSACR103,
			"DMA_SUSACR104"			 => DMA_SUSACR104,
			"DMA_SUSACR105"			 => DMA_SUSACR105,
			"DMA_SUSACR106"			 => DMA_SUSACR106,
			"DMA_SUSACR107"			 => DMA_SUSACR107,
			"DMA_SUSACR108"			 => DMA_SUSACR108,
			"DMA_SUSACR109"			 => DMA_SUSACR109,
			"DMA_SUSACR110"			 => DMA_SUSACR110,
			"DMA_SUSACR111"			 => DMA_SUSACR111,
			"DMA_SUSACR112"			 => DMA_SUSACR112,
			"DMA_SUSACR113"			 => DMA_SUSACR113,
			"DMA_SUSACR114"			 => DMA_SUSACR114,
			"DMA_SUSACR115"			 => DMA_SUSACR115,
			"DMA_SUSACR116"			 => DMA_SUSACR116,
			"DMA_SUSACR117"			 => DMA_SUSACR117,
			"DMA_SUSACR118"			 => DMA_SUSACR118,
			"DMA_SUSACR119"			 => DMA_SUSACR119,
			"DMA_SUSACR120"			 => DMA_SUSACR120,
			"DMA_SUSACR121"			 => DMA_SUSACR121,
			"DMA_SUSACR122"			 => DMA_SUSACR122,
			"DMA_ME1_EER"				 => DMA_ME1_EER,
			"DMA_SUSACR123"			 => DMA_SUSACR123,
			"DMA_SUSACR124"			 => DMA_SUSACR124,
			"DMA_SUSACR125"			 => DMA_SUSACR125,
			"DMA_SUSACR126"			 => DMA_SUSACR126,
			"DMA_SUSACR127"			 => DMA_SUSACR127,
			"DMA_TSR0"				 => DMA_TSR0,
			"DMA_TSR1"				 => DMA_TSR1,
			"DMA_TSR2"				 => DMA_TSR2,
			"DMA_TSR3"				 => DMA_TSR3,
			"DMA_TSR4"				 => DMA_TSR4,
			"DMA_TSR5"				 => DMA_TSR5,
			"DMA_TSR6"				 => DMA_TSR6,
			"DMA_TSR7"				 => DMA_TSR7,
			"DMA_ME1_ERRSR"			 => DMA_ME1_ERRSR,
			"DMA_TSR8"				 => DMA_TSR8,
			"DMA_TSR9"				 => DMA_TSR9,
			"DMA_TSR10"				 => DMA_TSR10,
			"DMA_TSR11"				 => DMA_TSR11,
			"DMA_TSR12"				 => DMA_TSR12,
			"DMA_TSR13"				 => DMA_TSR13,
			"DMA_TSR14"				 => DMA_TSR14,
			"DMA_TSR15"				 => DMA_TSR15,
			"DMA_TSR16"				 => DMA_TSR16,
			"DMA_TSR17"				 => DMA_TSR17,
			"DMA_ME1_CLRE"			 => DMA_ME1_CLRE,
			"DMA_TSR18"				 => DMA_TSR18,
			"DMA_TSR19"				 => DMA_TSR19,
			"DMA_TSR20"				 => DMA_TSR20,
			"DMA_TSR21"				 => DMA_TSR21,
			"DMA_TSR22"				 => DMA_TSR22,
			"DMA_TSR23"				 => DMA_TSR23,
			"DMA_TSR24"				 => DMA_TSR24,
			"DMA_TSR25"				 => DMA_TSR25,
			"DMA_TSR26"				 => DMA_TSR26,
			"DMA_TSR27"				 => DMA_TSR27,
			"DMA_ME1_SR"				 => DMA_ME1_SR,
			"DMA_TSR28"				 => DMA_TSR28,
			"DMA_TSR29"				 => DMA_TSR29,
			"DMA_TSR30"				 => DMA_TSR30,
			"DMA_TSR31"				 => DMA_TSR31,
			"DMA_TSR32"				 => DMA_TSR32,
			"DMA_TSR33"				 => DMA_TSR33,
			"DMA_TSR34"				 => DMA_TSR34,
			"DMA_TSR35"				 => DMA_TSR35,
			"DMA_TSR36"				 => DMA_TSR36,
			"DMA_TSR37"				 => DMA_TSR37,
			"DMA_ME1_R0"				 => DMA_ME1_R0,
			"DMA_TSR38"				 => DMA_TSR38,
			"DMA_TSR39"				 => DMA_TSR39,
			"DMA_TSR40"				 => DMA_TSR40,
			"DMA_TSR41"				 => DMA_TSR41,
			"DMA_TSR42"				 => DMA_TSR42,
			"DMA_TSR43"				 => DMA_TSR43,
			"DMA_TSR44"				 => DMA_TSR44,
			"DMA_TSR45"				 => DMA_TSR45,
			"DMA_TSR46"				 => DMA_TSR46,
			"DMA_TSR47"				 => DMA_TSR47,
			"DMA_ME1_R1"				 => DMA_ME1_R1,
			"DMA_TSR48"				 => DMA_TSR48,
			"DMA_TSR49"				 => DMA_TSR49,
			"DMA_TSR50"				 => DMA_TSR50,
			"DMA_TSR51"				 => DMA_TSR51,
			"DMA_TSR52"				 => DMA_TSR52,
			"DMA_TSR53"				 => DMA_TSR53,
			"DMA_TSR54"				 => DMA_TSR54,
			"DMA_TSR55"				 => DMA_TSR55,
			"DMA_TSR56"				 => DMA_TSR56,
			"DMA_TSR57"				 => DMA_TSR57,
			"DMA_ME1_R2"				 => DMA_ME1_R2,
			"DMA_TSR58"				 => DMA_TSR58,
			"DMA_TSR59"				 => DMA_TSR59,
			"DMA_TSR60"				 => DMA_TSR60,
			"DMA_TSR61"				 => DMA_TSR61,
			"DMA_TSR62"				 => DMA_TSR62,
			"DMA_TSR63"				 => DMA_TSR63,
			"DMA_TSR64"				 => DMA_TSR64,
			"DMA_TSR65"				 => DMA_TSR65,
			"DMA_TSR66"				 => DMA_TSR66,
			"DMA_TSR67"				 => DMA_TSR67,
			"DMA_ME1_R3"				 => DMA_ME1_R3,
			"DMA_TSR68"				 => DMA_TSR68,
			"DMA_TSR69"				 => DMA_TSR69,
			"DMA_TSR70"				 => DMA_TSR70,
			"DMA_TSR71"				 => DMA_TSR71,
			"DMA_TSR72"				 => DMA_TSR72,
			"DMA_TSR73"				 => DMA_TSR73,
			"DMA_TSR74"				 => DMA_TSR74,
			"DMA_TSR75"				 => DMA_TSR75,
			"DMA_TSR76"				 => DMA_TSR76,
			"DMA_TSR77"				 => DMA_TSR77,
			"DMA_ME1_R4"				 => DMA_ME1_R4,
			"DMA_TSR78"				 => DMA_TSR78,
			"DMA_TSR79"				 => DMA_TSR79,
			"DMA_TSR80"				 => DMA_TSR80,
			"DMA_TSR81"				 => DMA_TSR81,
			"DMA_TSR82"				 => DMA_TSR82,
			"DMA_TSR83"				 => DMA_TSR83,
			"DMA_TSR84"				 => DMA_TSR84,
			"DMA_TSR85"				 => DMA_TSR85,
			"DMA_TSR86"				 => DMA_TSR86,
			"DMA_TSR87"				 => DMA_TSR87,
			"DMA_ME1_R5"				 => DMA_ME1_R5,
			"DMA_TSR88"				 => DMA_TSR88,
			"DMA_TSR89"				 => DMA_TSR89,
			"DMA_TSR90"				 => DMA_TSR90,
			"DMA_TSR91"				 => DMA_TSR91,
			"DMA_TSR92"				 => DMA_TSR92,
			"DMA_TSR93"				 => DMA_TSR93,
			"DMA_TSR94"				 => DMA_TSR94,
			"DMA_TSR95"				 => DMA_TSR95,
			"DMA_TSR96"				 => DMA_TSR96,
			"DMA_TSR97"				 => DMA_TSR97,
			"DMA_ME1_R6"				 => DMA_ME1_R6,
			"DMA_TSR98"				 => DMA_TSR98,
			"DMA_TSR99"				 => DMA_TSR99,
			"DMA_TSR100"				 => DMA_TSR100,
			"DMA_TSR101"				 => DMA_TSR101,
			"DMA_TSR102"				 => DMA_TSR102,
			"DMA_TSR103"				 => DMA_TSR103,
			"DMA_TSR104"				 => DMA_TSR104,
			"DMA_TSR105"				 => DMA_TSR105,
			"DMA_TSR106"				 => DMA_TSR106,
			"DMA_TSR107"				 => DMA_TSR107,
			"DMA_TSR108"				 => DMA_TSR108,
			"DMA_TSR109"				 => DMA_TSR109,
			"DMA_TSR110"				 => DMA_TSR110,
			"DMA_TSR111"				 => DMA_TSR111,
			"DMA_TSR112"				 => DMA_TSR112,
			"DMA_TSR113"				 => DMA_TSR113,
			"DMA_TSR114"				 => DMA_TSR114,
			"DMA_TSR115"				 => DMA_TSR115,
			"DMA_TSR116"				 => DMA_TSR116,
			"DMA_TSR117"				 => DMA_TSR117,
			"DMA_ME1_R7"				 => DMA_ME1_R7,
			"DMA_TSR118"				 => DMA_TSR118,
			"DMA_TSR119"				 => DMA_TSR119,
			"DMA_TSR120"				 => DMA_TSR120,
			"DMA_TSR121"				 => DMA_TSR121,
			"DMA_TSR122"				 => DMA_TSR122,
			"DMA_TSR123"				 => DMA_TSR123,
			"DMA_TSR124"				 => DMA_TSR124,
			"DMA_TSR125"				 => DMA_TSR125,
			"DMA_TSR126"				 => DMA_TSR126,
			"DMA_TSR127"				 => DMA_TSR127,
			"DMA_CH0_RDCRCR"			 => DMA_CH0_RDCRCR,
			"DMA_CH0_SDCRCR"			 => DMA_CH0_SDCRCR,
			"DMA_CH0_SADR"			 => DMA_CH0_SADR,
			"DMA_CH0_DADR"			 => DMA_CH0_DADR,
			"DMA_CH0_ADICR"			 => DMA_CH0_ADICR,
			"DMA_CH0_CHCFGR"			 => DMA_CH0_CHCFGR,
			"DMA_ME1_RDCRC"			 => DMA_ME1_RDCRC,
			"DMA_CH0_SHADR"			 => DMA_CH0_SHADR,
			"DMA_CH0_CHCSR"			 => DMA_CH0_CHCSR,
			"DMA_CH1_RDCRCR"			 => DMA_CH1_RDCRCR,
			"DMA_CH1_SDCRCR"			 => DMA_CH1_SDCRCR,
			"DMA_CH1_SADR"			 => DMA_CH1_SADR,
			"DMA_CH1_DADR"			 => DMA_CH1_DADR,
			"DMA_CH1_ADICR"			 => DMA_CH1_ADICR,
			"DMA_CH1_CHCFGR"			 => DMA_CH1_CHCFGR,
			"DMA_CH1_SHADR"			 => DMA_CH1_SHADR,
			"DMA_CH1_CHCSR"			 => DMA_CH1_CHCSR,
			"DMA_ME1_SDCRC"			 => DMA_ME1_SDCRC,
			"DMA_CH2_RDCRCR"			 => DMA_CH2_RDCRCR,
			"DMA_CH2_SDCRCR"			 => DMA_CH2_SDCRCR,
			"DMA_CH2_SADR"			 => DMA_CH2_SADR,
			"DMA_CH2_DADR"			 => DMA_CH2_DADR,
			"DMA_CH2_ADICR"			 => DMA_CH2_ADICR,
			"DMA_CH2_CHCFGR"			 => DMA_CH2_CHCFGR,
			"DMA_CH2_SHADR"			 => DMA_CH2_SHADR,
			"DMA_CH2_CHCSR"			 => DMA_CH2_CHCSR,
			"DMA_CH3_RDCRCR"			 => DMA_CH3_RDCRCR,
			"DMA_CH3_SDCRCR"			 => DMA_CH3_SDCRCR,
			"DMA_ME1_SADR"			 => DMA_ME1_SADR,
			"DMA_CH3_SADR"			 => DMA_CH3_SADR,
			"DMA_CH3_DADR"			 => DMA_CH3_DADR,
			"DMA_CH3_ADICR"			 => DMA_CH3_ADICR,
			"DMA_CH3_CHCFGR"			 => DMA_CH3_CHCFGR,
			"DMA_CH3_SHADR"			 => DMA_CH3_SHADR,
			"DMA_CH3_CHCSR"			 => DMA_CH3_CHCSR,
			"DMA_CH4_RDCRCR"			 => DMA_CH4_RDCRCR,
			"DMA_CH4_SDCRCR"			 => DMA_CH4_SDCRCR,
			"DMA_CH4_SADR"			 => DMA_CH4_SADR,
			"DMA_CH4_DADR"			 => DMA_CH4_DADR,
			"DMA_ME1_DADR"			 => DMA_ME1_DADR,
			"DMA_CH4_ADICR"			 => DMA_CH4_ADICR,
			"DMA_CH4_CHCFGR"			 => DMA_CH4_CHCFGR,
			"DMA_CH4_SHADR"			 => DMA_CH4_SHADR,
			"DMA_CH4_CHCSR"			 => DMA_CH4_CHCSR,
			"DMA_CH5_RDCRCR"			 => DMA_CH5_RDCRCR,
			"DMA_CH5_SDCRCR"			 => DMA_CH5_SDCRCR,
			"DMA_CH5_SADR"			 => DMA_CH5_SADR,
			"DMA_CH5_DADR"			 => DMA_CH5_DADR,
			"DMA_CH5_ADICR"			 => DMA_CH5_ADICR,
			"DMA_CH5_CHCFGR"			 => DMA_CH5_CHCFGR,
			"DMA_ME1_ADICR"			 => DMA_ME1_ADICR,
			"DMA_CH5_SHADR"			 => DMA_CH5_SHADR,
			"DMA_CH5_CHCSR"			 => DMA_CH5_CHCSR,
			"DMA_CH6_RDCRCR"			 => DMA_CH6_RDCRCR,
			"DMA_CH6_SDCRCR"			 => DMA_CH6_SDCRCR,
			"DMA_CH6_SADR"			 => DMA_CH6_SADR,
			"DMA_CH6_DADR"			 => DMA_CH6_DADR,
			"DMA_CH6_ADICR"			 => DMA_CH6_ADICR,
			"DMA_CH6_CHCFGR"			 => DMA_CH6_CHCFGR,
			"DMA_CH6_SHADR"			 => DMA_CH6_SHADR,
			"DMA_CH6_CHCSR"			 => DMA_CH6_CHCSR,
			"DMA_ME1_CHCR"			 => DMA_ME1_CHCR,
			"DMA_CH7_RDCRCR"			 => DMA_CH7_RDCRCR,
			"DMA_CH7_SDCRCR"			 => DMA_CH7_SDCRCR,
			"DMA_CH7_SADR"			 => DMA_CH7_SADR,
			"DMA_CH7_DADR"			 => DMA_CH7_DADR,
			"DMA_CH7_ADICR"			 => DMA_CH7_ADICR,
			"DMA_CH7_CHCFGR"			 => DMA_CH7_CHCFGR,
			"DMA_CH7_SHADR"			 => DMA_CH7_SHADR,
			"DMA_CH7_CHCSR"			 => DMA_CH7_CHCSR,
			"DMA_CH8_RDCRCR"			 => DMA_CH8_RDCRCR,
			"DMA_CH8_SDCRCR"			 => DMA_CH8_SDCRCR,
			"DMA_ME1_SHADR"			 => DMA_ME1_SHADR,
			"DMA_CH8_SADR"			 => DMA_CH8_SADR,
			"DMA_CH8_DADR"			 => DMA_CH8_DADR,
			"DMA_CH8_ADICR"			 => DMA_CH8_ADICR,
			"DMA_CH8_CHCFGR"			 => DMA_CH8_CHCFGR,
			"DMA_CH8_SHADR"			 => DMA_CH8_SHADR,
			"DMA_CH8_CHCSR"			 => DMA_CH8_CHCSR,
			"DMA_CH9_RDCRCR"			 => DMA_CH9_RDCRCR,
			"DMA_CH9_SDCRCR"			 => DMA_CH9_SDCRCR,
			"DMA_CH9_SADR"			 => DMA_CH9_SADR,
			"DMA_CH9_DADR"			 => DMA_CH9_DADR,
			"DMA_ME1_CHSR"			 => DMA_ME1_CHSR,
			"DMA_CH9_ADICR"			 => DMA_CH9_ADICR,
			"DMA_CH9_CHCFGR"			 => DMA_CH9_CHCFGR,
			"DMA_CH9_SHADR"			 => DMA_CH9_SHADR,
			"DMA_CH9_CHCSR"			 => DMA_CH9_CHCSR,
			"DMA_CH10_RDCRCR"			 => DMA_CH10_RDCRCR,
			"DMA_CH10_SDCRCR"			 => DMA_CH10_SDCRCR,
			"DMA_CH10_SADR"			 => DMA_CH10_SADR,
			"DMA_CH10_DADR"			 => DMA_CH10_DADR,
			"DMA_CH10_ADICR"			 => DMA_CH10_ADICR,
			"DMA_CH10_CHCFGR"			 => DMA_CH10_CHCFGR,
			"DMA_OTSS"				 => DMA_OTSS,
			"DMA_CH10_SHADR"			 => DMA_CH10_SHADR,
			"DMA_CH10_CHCSR"			 => DMA_CH10_CHCSR,
			"DMA_CH11_RDCRCR"			 => DMA_CH11_RDCRCR,
			"DMA_CH11_SDCRCR"			 => DMA_CH11_SDCRCR,
			"DMA_PRR0"				 => DMA_PRR0,
			"DMA_CH11_SADR"			 => DMA_CH11_SADR,
			"DMA_CH11_DADR"			 => DMA_CH11_DADR,
			"DMA_CH11_ADICR"			 => DMA_CH11_ADICR,
			"DMA_CH11_CHCFGR"			 => DMA_CH11_CHCFGR,
			"DMA_CH11_SHADR"			 => DMA_CH11_SHADR,
			"DMA_PRR1"				 => DMA_PRR1,
			"DMA_CH11_CHCSR"			 => DMA_CH11_CHCSR,
			"DMA_CH12_RDCRCR"			 => DMA_CH12_RDCRCR,
			"DMA_CH12_SDCRCR"			 => DMA_CH12_SDCRCR,
			"DMA_CH12_SADR"			 => DMA_CH12_SADR,
			"DMA_TIME"				 => DMA_TIME,
			"DMA_CH12_DADR"			 => DMA_CH12_DADR,
			"DMA_CH12_ADICR"			 => DMA_CH12_ADICR,
			"DMA_CH12_CHCFGR"			 => DMA_CH12_CHCFGR,
			"DMA_CH12_SHADR"			 => DMA_CH12_SHADR,
			"DMA_MODE0"				 => DMA_MODE0,
			"DMA_CH12_CHCSR"			 => DMA_CH12_CHCSR,
			"DMA_CH13_RDCRCR"			 => DMA_CH13_RDCRCR,
			"DMA_CH13_SDCRCR"			 => DMA_CH13_SDCRCR,
			"DMA_CH13_SADR"			 => DMA_CH13_SADR,
			"DMA_CH13_DADR"			 => DMA_CH13_DADR,
			"DMA_MODE1"				 => DMA_MODE1,
			"DMA_CH13_ADICR"			 => DMA_CH13_ADICR,
			"DMA_CH13_CHCFGR"			 => DMA_CH13_CHCFGR,
			"DMA_CH13_SHADR"			 => DMA_CH13_SHADR,
			"DMA_CH13_CHCSR"			 => DMA_CH13_CHCSR,
			"DMA_MODE2"				 => DMA_MODE2,
			"DMA_CH14_RDCRCR"			 => DMA_CH14_RDCRCR,
			"DMA_CH14_SDCRCR"			 => DMA_CH14_SDCRCR,
			"DMA_CH14_SADR"			 => DMA_CH14_SADR,
			"DMA_CH14_DADR"			 => DMA_CH14_DADR,
			"DMA_MODE3"				 => DMA_MODE3,
			"DMA_CH14_ADICR"			 => DMA_CH14_ADICR,
			"DMA_CH14_CHCFGR"			 => DMA_CH14_CHCFGR,
			"DMA_CH14_SHADR"			 => DMA_CH14_SHADR,
			"DMA_CH14_CHCSR"			 => DMA_CH14_CHCSR,
			"DMA_ERRINTR0"			 => DMA_ERRINTR0,
			"DMA_CH15_RDCRCR"			 => DMA_CH15_RDCRCR,
			"DMA_CH15_SDCRCR"			 => DMA_CH15_SDCRCR,
			"DMA_CH15_SADR"			 => DMA_CH15_SADR,
			"DMA_CH15_DADR"			 => DMA_CH15_DADR,
			"DMA_CH15_ADICR"			 => DMA_CH15_ADICR,
			"DMA_ERRINTR1"			 => DMA_ERRINTR1,
			"DMA_CH15_CHCFGR"			 => DMA_CH15_CHCFGR,
			"DMA_CH15_SHADR"			 => DMA_CH15_SHADR,
			"DMA_CH15_CHCSR"			 => DMA_CH15_CHCSR,
			"DMA_CH16_RDCRCR"			 => DMA_CH16_RDCRCR,
			"DMA_ERRINTR2"			 => DMA_ERRINTR2,
			"DMA_CH16_SDCRCR"			 => DMA_CH16_SDCRCR,
			"DMA_CH16_SADR"			 => DMA_CH16_SADR,
			"DMA_CH16_DADR"			 => DMA_CH16_DADR,
			"DMA_CH16_ADICR"			 => DMA_CH16_ADICR,
			"DMA_ERRINTR3"			 => DMA_ERRINTR3,
			"DMA_CH16_CHCFGR"			 => DMA_CH16_CHCFGR,
			"DMA_CH16_SHADR"			 => DMA_CH16_SHADR,
			"DMA_CH16_CHCSR"			 => DMA_CH16_CHCSR,
			"DMA_CH17_RDCRCR"			 => DMA_CH17_RDCRCR,
			"DMA_CH17_SDCRCR"			 => DMA_CH17_SDCRCR,
			"DMA_HRR0"				 => DMA_HRR0,
			"DMA_CH17_SADR"			 => DMA_CH17_SADR,
			"DMA_CH17_DADR"			 => DMA_CH17_DADR,
			"DMA_CH17_ADICR"			 => DMA_CH17_ADICR,
			"DMA_CH17_CHCFGR"			 => DMA_CH17_CHCFGR,
			"DMA_CH17_SHADR"			 => DMA_CH17_SHADR,
			"DMA_CH17_CHCSR"			 => DMA_CH17_CHCSR,
			"DMA_CH18_RDCRCR"			 => DMA_CH18_RDCRCR,
			"DMA_CH18_SDCRCR"			 => DMA_CH18_SDCRCR,
			"DMA_CH18_SADR"			 => DMA_CH18_SADR,
			"DMA_CH18_DADR"			 => DMA_CH18_DADR,
			"DMA_HRR1"				 => DMA_HRR1,
			"DMA_CH18_ADICR"			 => DMA_CH18_ADICR,
			"DMA_CH18_CHCFGR"			 => DMA_CH18_CHCFGR,
			"DMA_CH18_SHADR"			 => DMA_CH18_SHADR,
			"DMA_CH18_CHCSR"			 => DMA_CH18_CHCSR,
			"DMA_CH19_RDCRCR"			 => DMA_CH19_RDCRCR,
			"DMA_CH19_SDCRCR"			 => DMA_CH19_SDCRCR,
			"DMA_CH19_SADR"			 => DMA_CH19_SADR,
			"DMA_CH19_DADR"			 => DMA_CH19_DADR,
			"DMA_CH19_ADICR"			 => DMA_CH19_ADICR,
			"DMA_CH19_CHCFGR"			 => DMA_CH19_CHCFGR,
			"DMA_HRR2"				 => DMA_HRR2,
			"DMA_CH19_SHADR"			 => DMA_CH19_SHADR,
			"DMA_CH19_CHCSR"			 => DMA_CH19_CHCSR,
			"DMA_CH20_RDCRCR"			 => DMA_CH20_RDCRCR,
			"DMA_CH20_SDCRCR"			 => DMA_CH20_SDCRCR,
			"DMA_CH20_SADR"			 => DMA_CH20_SADR,
			"DMA_CH20_DADR"			 => DMA_CH20_DADR,
			"DMA_CH20_ADICR"			 => DMA_CH20_ADICR,
			"DMA_CH20_CHCFGR"			 => DMA_CH20_CHCFGR,
			"DMA_CH20_SHADR"			 => DMA_CH20_SHADR,
			"DMA_CH20_CHCSR"			 => DMA_CH20_CHCSR,
			"DMA_HRR3"				 => DMA_HRR3,
			"DMA_CH21_RDCRCR"			 => DMA_CH21_RDCRCR,
			"DMA_CH21_SDCRCR"			 => DMA_CH21_SDCRCR,
			"DMA_CH21_SADR"			 => DMA_CH21_SADR,
			"DMA_CH21_DADR"			 => DMA_CH21_DADR,
			"DMA_CH21_ADICR"			 => DMA_CH21_ADICR,
			"DMA_CH21_CHCFGR"			 => DMA_CH21_CHCFGR,
			"DMA_CH21_SHADR"			 => DMA_CH21_SHADR,
			"DMA_CH21_CHCSR"			 => DMA_CH21_CHCSR,
			"DMA_CH22_RDCRCR"			 => DMA_CH22_RDCRCR,
			"DMA_CH22_SDCRCR"			 => DMA_CH22_SDCRCR,
			"DMA_HRR4"				 => DMA_HRR4,
			"DMA_CH22_SADR"			 => DMA_CH22_SADR,
			"DMA_CH22_DADR"			 => DMA_CH22_DADR,
			"DMA_CH22_ADICR"			 => DMA_CH22_ADICR,
			"DMA_CH22_CHCFGR"			 => DMA_CH22_CHCFGR,
			"DMA_CH22_SHADR"			 => DMA_CH22_SHADR,
			"DMA_CH22_CHCSR"			 => DMA_CH22_CHCSR,
			"DMA_CH23_RDCRCR"			 => DMA_CH23_RDCRCR,
			"DMA_CH23_SDCRCR"			 => DMA_CH23_SDCRCR,
			"DMA_CH23_SADR"			 => DMA_CH23_SADR,
			"DMA_CH23_DADR"			 => DMA_CH23_DADR,
			"DMA_HRR5"				 => DMA_HRR5,
			"DMA_CH23_ADICR"			 => DMA_CH23_ADICR,
			"DMA_CH23_CHCFGR"			 => DMA_CH23_CHCFGR,
			"DMA_CH23_SHADR"			 => DMA_CH23_SHADR,
			"DMA_CH23_CHCSR"			 => DMA_CH23_CHCSR,
			"DMA_CH24_RDCRCR"			 => DMA_CH24_RDCRCR,
			"DMA_CH24_SDCRCR"			 => DMA_CH24_SDCRCR,
			"DMA_CH24_SADR"			 => DMA_CH24_SADR,
			"DMA_CH24_DADR"			 => DMA_CH24_DADR,
			"DMA_CH24_ADICR"			 => DMA_CH24_ADICR,
			"DMA_CH24_CHCFGR"			 => DMA_CH24_CHCFGR,
			"DMA_HRR6"				 => DMA_HRR6,
			"DMA_CH24_SHADR"			 => DMA_CH24_SHADR,
			"DMA_CH24_CHCSR"			 => DMA_CH24_CHCSR,
			"DMA_CH25_RDCRCR"			 => DMA_CH25_RDCRCR,
			"DMA_CH25_SDCRCR"			 => DMA_CH25_SDCRCR,
			"DMA_CH25_SADR"			 => DMA_CH25_SADR,
			"DMA_CH25_DADR"			 => DMA_CH25_DADR,
			"DMA_CH25_ADICR"			 => DMA_CH25_ADICR,
			"DMA_CH25_CHCFGR"			 => DMA_CH25_CHCFGR,
			"DMA_CH25_SHADR"			 => DMA_CH25_SHADR,
			"DMA_CH25_CHCSR"			 => DMA_CH25_CHCSR,
			"DMA_HRR7"				 => DMA_HRR7,
			"DMA_CH26_RDCRCR"			 => DMA_CH26_RDCRCR,
			"DMA_CH26_SDCRCR"			 => DMA_CH26_SDCRCR,
			"DMA_CH26_SADR"			 => DMA_CH26_SADR,
			"DMA_CH26_DADR"			 => DMA_CH26_DADR,
			"DMA_CH26_ADICR"			 => DMA_CH26_ADICR,
			"DMA_CH26_CHCFGR"			 => DMA_CH26_CHCFGR,
			"DMA_CH26_SHADR"			 => DMA_CH26_SHADR,
			"DMA_CH26_CHCSR"			 => DMA_CH26_CHCSR,
			"DMA_CH27_RDCRCR"			 => DMA_CH27_RDCRCR,
			"DMA_CH27_SDCRCR"			 => DMA_CH27_SDCRCR,
			"DMA_HRR8"				 => DMA_HRR8,
			"DMA_CH27_SADR"			 => DMA_CH27_SADR,
			"DMA_CH27_DADR"			 => DMA_CH27_DADR,
			"DMA_CH27_ADICR"			 => DMA_CH27_ADICR,
			"DMA_CH27_CHCFGR"			 => DMA_CH27_CHCFGR,
			"DMA_CH27_SHADR"			 => DMA_CH27_SHADR,
			"DMA_CH27_CHCSR"			 => DMA_CH27_CHCSR,
			"DMA_CH28_RDCRCR"			 => DMA_CH28_RDCRCR,
			"DMA_CH28_SDCRCR"			 => DMA_CH28_SDCRCR,
			"DMA_CH28_SADR"			 => DMA_CH28_SADR,
			"DMA_CH28_DADR"			 => DMA_CH28_DADR,
			"DMA_HRR9"				 => DMA_HRR9,
			"DMA_CH28_ADICR"			 => DMA_CH28_ADICR,
			"DMA_CH28_CHCFGR"			 => DMA_CH28_CHCFGR,
			"DMA_CH28_SHADR"			 => DMA_CH28_SHADR,
			"DMA_CH28_CHCSR"			 => DMA_CH28_CHCSR,
			"DMA_CH29_RDCRCR"			 => DMA_CH29_RDCRCR,
			"DMA_CH29_SDCRCR"			 => DMA_CH29_SDCRCR,
			"DMA_CH29_SADR"			 => DMA_CH29_SADR,
			"DMA_CH29_DADR"			 => DMA_CH29_DADR,
			"DMA_CH29_ADICR"			 => DMA_CH29_ADICR,
			"DMA_CH29_CHCFGR"			 => DMA_CH29_CHCFGR,
			"DMA_HRR10"				 => DMA_HRR10,
			"DMA_CH29_SHADR"			 => DMA_CH29_SHADR,
			"DMA_CH29_CHCSR"			 => DMA_CH29_CHCSR,
			"DMA_CH30_RDCRCR"			 => DMA_CH30_RDCRCR,
			"DMA_CH30_SDCRCR"			 => DMA_CH30_SDCRCR,
			"DMA_CH30_SADR"			 => DMA_CH30_SADR,
			"DMA_CH30_DADR"			 => DMA_CH30_DADR,
			"DMA_CH30_ADICR"			 => DMA_CH30_ADICR,
			"DMA_CH30_CHCFGR"			 => DMA_CH30_CHCFGR,
			"DMA_CH30_SHADR"			 => DMA_CH30_SHADR,
			"DMA_CH30_CHCSR"			 => DMA_CH30_CHCSR,
			"DMA_HRR11"				 => DMA_HRR11,
			"DMA_CH31_RDCRCR"			 => DMA_CH31_RDCRCR,
			"DMA_CH31_SDCRCR"			 => DMA_CH31_SDCRCR,
			"DMA_CH31_SADR"			 => DMA_CH31_SADR,
			"DMA_CH31_DADR"			 => DMA_CH31_DADR,
			"DMA_CH31_ADICR"			 => DMA_CH31_ADICR,
			"DMA_CH31_CHCFGR"			 => DMA_CH31_CHCFGR,
			"DMA_CH31_SHADR"			 => DMA_CH31_SHADR,
			"DMA_CH31_CHCSR"			 => DMA_CH31_CHCSR,
			"DMA_CH32_RDCRCR"			 => DMA_CH32_RDCRCR,
			"DMA_CH32_SDCRCR"			 => DMA_CH32_SDCRCR,
			"DMA_HRR12"				 => DMA_HRR12,
			"DMA_CH32_SADR"			 => DMA_CH32_SADR,
			"DMA_CH32_DADR"			 => DMA_CH32_DADR,
			"DMA_CH32_ADICR"			 => DMA_CH32_ADICR,
			"DMA_CH32_CHCFGR"			 => DMA_CH32_CHCFGR,
			"DMA_CH32_SHADR"			 => DMA_CH32_SHADR,
			"DMA_CH32_CHCSR"			 => DMA_CH32_CHCSR,
			"DMA_CH33_RDCRCR"			 => DMA_CH33_RDCRCR,
			"DMA_CH33_SDCRCR"			 => DMA_CH33_SDCRCR,
			"DMA_CH33_SADR"			 => DMA_CH33_SADR,
			"DMA_CH33_DADR"			 => DMA_CH33_DADR,
			"DMA_HRR13"				 => DMA_HRR13,
			"DMA_CH33_ADICR"			 => DMA_CH33_ADICR,
			"DMA_CH33_CHCFGR"			 => DMA_CH33_CHCFGR,
			"DMA_CH33_SHADR"			 => DMA_CH33_SHADR,
			"DMA_CH33_CHCSR"			 => DMA_CH33_CHCSR,
			"DMA_CH34_RDCRCR"			 => DMA_CH34_RDCRCR,
			"DMA_CH34_SDCRCR"			 => DMA_CH34_SDCRCR,
			"DMA_CH34_SADR"			 => DMA_CH34_SADR,
			"DMA_CH34_DADR"			 => DMA_CH34_DADR,
			"DMA_CH34_ADICR"			 => DMA_CH34_ADICR,
			"DMA_CH34_CHCFGR"			 => DMA_CH34_CHCFGR,
			"DMA_HRR14"				 => DMA_HRR14,
			"DMA_CH34_SHADR"			 => DMA_CH34_SHADR,
			"DMA_CH34_CHCSR"			 => DMA_CH34_CHCSR,
			"DMA_CH35_RDCRCR"			 => DMA_CH35_RDCRCR,
			"DMA_CH35_SDCRCR"			 => DMA_CH35_SDCRCR,
			"DMA_CH35_SADR"			 => DMA_CH35_SADR,
			"DMA_CH35_DADR"			 => DMA_CH35_DADR,
			"DMA_CH35_ADICR"			 => DMA_CH35_ADICR,
			"DMA_CH35_CHCFGR"			 => DMA_CH35_CHCFGR,
			"DMA_CH35_SHADR"			 => DMA_CH35_SHADR,
			"DMA_CH35_CHCSR"			 => DMA_CH35_CHCSR,
			"DMA_HRR15"				 => DMA_HRR15,
			"DMA_CH36_RDCRCR"			 => DMA_CH36_RDCRCR,
			"DMA_CH36_SDCRCR"			 => DMA_CH36_SDCRCR,
			"DMA_CH36_SADR"			 => DMA_CH36_SADR,
			"DMA_CH36_DADR"			 => DMA_CH36_DADR,
			"DMA_CH36_ADICR"			 => DMA_CH36_ADICR,
			"DMA_CH36_CHCFGR"			 => DMA_CH36_CHCFGR,
			"DMA_CH36_SHADR"			 => DMA_CH36_SHADR,
			"DMA_CH36_CHCSR"			 => DMA_CH36_CHCSR,
			"DMA_CH37_RDCRCR"			 => DMA_CH37_RDCRCR,
			"DMA_CH37_SDCRCR"			 => DMA_CH37_SDCRCR,
			"DMA_HRR16"				 => DMA_HRR16,
			"DMA_CH37_SADR"			 => DMA_CH37_SADR,
			"DMA_CH37_DADR"			 => DMA_CH37_DADR,
			"DMA_CH37_ADICR"			 => DMA_CH37_ADICR,
			"DMA_CH37_CHCFGR"			 => DMA_CH37_CHCFGR,
			"DMA_CH37_SHADR"			 => DMA_CH37_SHADR,
			"DMA_CH37_CHCSR"			 => DMA_CH37_CHCSR,
			"DMA_CH38_RDCRCR"			 => DMA_CH38_RDCRCR,
			"DMA_CH38_SDCRCR"			 => DMA_CH38_SDCRCR,
			"DMA_CH38_SADR"			 => DMA_CH38_SADR,
			"DMA_CH38_DADR"			 => DMA_CH38_DADR,
			"DMA_HRR17"				 => DMA_HRR17,
			"DMA_CH38_ADICR"			 => DMA_CH38_ADICR,
			"DMA_CH38_CHCFGR"			 => DMA_CH38_CHCFGR,
			"DMA_CH38_SHADR"			 => DMA_CH38_SHADR,
			"DMA_CH38_CHCSR"			 => DMA_CH38_CHCSR,
			"DMA_CH39_RDCRCR"			 => DMA_CH39_RDCRCR,
			"DMA_CH39_SDCRCR"			 => DMA_CH39_SDCRCR,
			"DMA_CH39_SADR"			 => DMA_CH39_SADR,
			"DMA_CH39_DADR"			 => DMA_CH39_DADR,
			"DMA_CH39_ADICR"			 => DMA_CH39_ADICR,
			"DMA_CH39_CHCFGR"			 => DMA_CH39_CHCFGR,
			"DMA_HRR18"				 => DMA_HRR18,
			"DMA_CH39_SHADR"			 => DMA_CH39_SHADR,
			"DMA_CH39_CHCSR"			 => DMA_CH39_CHCSR,
			"DMA_CH40_RDCRCR"			 => DMA_CH40_RDCRCR,
			"DMA_CH40_SDCRCR"			 => DMA_CH40_SDCRCR,
			"DMA_CH40_SADR"			 => DMA_CH40_SADR,
			"DMA_CH40_DADR"			 => DMA_CH40_DADR,
			"DMA_CH40_ADICR"			 => DMA_CH40_ADICR,
			"DMA_CH40_CHCFGR"			 => DMA_CH40_CHCFGR,
			"DMA_CH40_SHADR"			 => DMA_CH40_SHADR,
			"DMA_CH40_CHCSR"			 => DMA_CH40_CHCSR,
			"DMA_HRR19"				 => DMA_HRR19,
			"DMA_CH41_RDCRCR"			 => DMA_CH41_RDCRCR,
			"DMA_CH41_SDCRCR"			 => DMA_CH41_SDCRCR,
			"DMA_CH41_SADR"			 => DMA_CH41_SADR,
			"DMA_CH41_DADR"			 => DMA_CH41_DADR,
			"DMA_CH41_ADICR"			 => DMA_CH41_ADICR,
			"DMA_CH41_CHCFGR"			 => DMA_CH41_CHCFGR,
			"DMA_CH41_SHADR"			 => DMA_CH41_SHADR,
			"DMA_CH41_CHCSR"			 => DMA_CH41_CHCSR,
			"DMA_CH42_RDCRCR"			 => DMA_CH42_RDCRCR,
			"DMA_CH42_SDCRCR"			 => DMA_CH42_SDCRCR,
			"DMA_HRR20"				 => DMA_HRR20,
			"DMA_CH42_SADR"			 => DMA_CH42_SADR,
			"DMA_CH42_DADR"			 => DMA_CH42_DADR,
			"DMA_CH42_ADICR"			 => DMA_CH42_ADICR,
			"DMA_CH42_CHCFGR"			 => DMA_CH42_CHCFGR,
			"DMA_CH42_SHADR"			 => DMA_CH42_SHADR,
			"DMA_CH42_CHCSR"			 => DMA_CH42_CHCSR,
			"DMA_CH43_RDCRCR"			 => DMA_CH43_RDCRCR,
			"DMA_CH43_SDCRCR"			 => DMA_CH43_SDCRCR,
			"DMA_CH43_SADR"			 => DMA_CH43_SADR,
			"DMA_CH43_DADR"			 => DMA_CH43_DADR,
			"DMA_HRR21"				 => DMA_HRR21,
			"DMA_CH43_ADICR"			 => DMA_CH43_ADICR,
			"DMA_CH43_CHCFGR"			 => DMA_CH43_CHCFGR,
			"DMA_CH43_SHADR"			 => DMA_CH43_SHADR,
			"DMA_CH43_CHCSR"			 => DMA_CH43_CHCSR,
			"DMA_CH44_RDCRCR"			 => DMA_CH44_RDCRCR,
			"DMA_CH44_SDCRCR"			 => DMA_CH44_SDCRCR,
			"DMA_CH44_SADR"			 => DMA_CH44_SADR,
			"DMA_CH44_DADR"			 => DMA_CH44_DADR,
			"DMA_CH44_ADICR"			 => DMA_CH44_ADICR,
			"DMA_CH44_CHCFGR"			 => DMA_CH44_CHCFGR,
			"DMA_HRR22"				 => DMA_HRR22,
			"DMA_CH44_SHADR"			 => DMA_CH44_SHADR,
			"DMA_CH44_CHCSR"			 => DMA_CH44_CHCSR,
			"DMA_CH45_RDCRCR"			 => DMA_CH45_RDCRCR,
			"DMA_CH45_SDCRCR"			 => DMA_CH45_SDCRCR,
			"DMA_CH45_SADR"			 => DMA_CH45_SADR,
			"DMA_CH45_DADR"			 => DMA_CH45_DADR,
			"DMA_CH45_ADICR"			 => DMA_CH45_ADICR,
			"DMA_CH45_CHCFGR"			 => DMA_CH45_CHCFGR,
			"DMA_CH45_SHADR"			 => DMA_CH45_SHADR,
			"DMA_CH45_CHCSR"			 => DMA_CH45_CHCSR,
			"DMA_HRR23"				 => DMA_HRR23,
			"DMA_CH46_RDCRCR"			 => DMA_CH46_RDCRCR,
			"DMA_CH46_SDCRCR"			 => DMA_CH46_SDCRCR,
			"DMA_CH46_SADR"			 => DMA_CH46_SADR,
			"DMA_CH46_DADR"			 => DMA_CH46_DADR,
			"DMA_CH46_ADICR"			 => DMA_CH46_ADICR,
			"DMA_CH46_CHCFGR"			 => DMA_CH46_CHCFGR,
			"DMA_CH46_SHADR"			 => DMA_CH46_SHADR,
			"DMA_CH46_CHCSR"			 => DMA_CH46_CHCSR,
			"DMA_CH47_RDCRCR"			 => DMA_CH47_RDCRCR,
			"DMA_CH47_SDCRCR"			 => DMA_CH47_SDCRCR,
			"DMA_HRR24"				 => DMA_HRR24,
			"DMA_CH47_SADR"			 => DMA_CH47_SADR,
			"DMA_CH47_DADR"			 => DMA_CH47_DADR,
			"DMA_CH47_ADICR"			 => DMA_CH47_ADICR,
			"DMA_CH47_CHCFGR"			 => DMA_CH47_CHCFGR,
			"DMA_CH47_SHADR"			 => DMA_CH47_SHADR,
			"DMA_CH47_CHCSR"			 => DMA_CH47_CHCSR,
			"DMA_CH48_RDCRCR"			 => DMA_CH48_RDCRCR,
			"DMA_CH48_SDCRCR"			 => DMA_CH48_SDCRCR,
			"DMA_CH48_SADR"			 => DMA_CH48_SADR,
			"DMA_CH48_DADR"			 => DMA_CH48_DADR,
			"DMA_HRR25"				 => DMA_HRR25,
			"DMA_CH48_ADICR"			 => DMA_CH48_ADICR,
			"DMA_CH48_CHCFGR"			 => DMA_CH48_CHCFGR,
			"DMA_CH48_SHADR"			 => DMA_CH48_SHADR,
			"DMA_CH48_CHCSR"			 => DMA_CH48_CHCSR,
			"DMA_CH49_RDCRCR"			 => DMA_CH49_RDCRCR,
			"DMA_CH49_SDCRCR"			 => DMA_CH49_SDCRCR,
			"DMA_CH49_SADR"			 => DMA_CH49_SADR,
			"DMA_CH49_DADR"			 => DMA_CH49_DADR,
			"DMA_CH49_ADICR"			 => DMA_CH49_ADICR,
			"DMA_CH49_CHCFGR"			 => DMA_CH49_CHCFGR,
			"DMA_HRR26"				 => DMA_HRR26,
			"DMA_CH49_SHADR"			 => DMA_CH49_SHADR,
			"DMA_CH49_CHCSR"			 => DMA_CH49_CHCSR,
			"DMA_CH50_RDCRCR"			 => DMA_CH50_RDCRCR,
			"DMA_CH50_SDCRCR"			 => DMA_CH50_SDCRCR,
			"DMA_CH50_SADR"			 => DMA_CH50_SADR,
			"DMA_CH50_DADR"			 => DMA_CH50_DADR,
			"DMA_CH50_ADICR"			 => DMA_CH50_ADICR,
			"DMA_CH50_CHCFGR"			 => DMA_CH50_CHCFGR,
			"DMA_CH50_SHADR"			 => DMA_CH50_SHADR,
			"DMA_CH50_CHCSR"			 => DMA_CH50_CHCSR,
			"DMA_HRR27"				 => DMA_HRR27,
			"DMA_CH51_RDCRCR"			 => DMA_CH51_RDCRCR,
			"DMA_CH51_SDCRCR"			 => DMA_CH51_SDCRCR,
			"DMA_CH51_SADR"			 => DMA_CH51_SADR,
			"DMA_CH51_DADR"			 => DMA_CH51_DADR,
			"DMA_CH51_ADICR"			 => DMA_CH51_ADICR,
			"DMA_CH51_CHCFGR"			 => DMA_CH51_CHCFGR,
			"DMA_CH51_SHADR"			 => DMA_CH51_SHADR,
			"DMA_CH51_CHCSR"			 => DMA_CH51_CHCSR,
			"DMA_CH52_RDCRCR"			 => DMA_CH52_RDCRCR,
			"DMA_CH52_SDCRCR"			 => DMA_CH52_SDCRCR,
			"DMA_HRR28"				 => DMA_HRR28,
			"DMA_CH52_SADR"			 => DMA_CH52_SADR,
			"DMA_CH52_DADR"			 => DMA_CH52_DADR,
			"DMA_CH52_ADICR"			 => DMA_CH52_ADICR,
			"DMA_CH52_CHCFGR"			 => DMA_CH52_CHCFGR,
			"DMA_CH52_SHADR"			 => DMA_CH52_SHADR,
			"DMA_CH52_CHCSR"			 => DMA_CH52_CHCSR,
			"DMA_CH53_RDCRCR"			 => DMA_CH53_RDCRCR,
			"DMA_CH53_SDCRCR"			 => DMA_CH53_SDCRCR,
			"DMA_CH53_SADR"			 => DMA_CH53_SADR,
			"DMA_CH53_DADR"			 => DMA_CH53_DADR,
			"DMA_HRR29"				 => DMA_HRR29,
			"DMA_CH53_ADICR"			 => DMA_CH53_ADICR,
			"DMA_CH53_CHCFGR"			 => DMA_CH53_CHCFGR,
			"DMA_CH53_SHADR"			 => DMA_CH53_SHADR,
			"DMA_CH53_CHCSR"			 => DMA_CH53_CHCSR,
			"DMA_CH54_RDCRCR"			 => DMA_CH54_RDCRCR,
			"DMA_CH54_SDCRCR"			 => DMA_CH54_SDCRCR,
			"DMA_CH54_SADR"			 => DMA_CH54_SADR,
			"DMA_CH54_DADR"			 => DMA_CH54_DADR,
			"DMA_CH54_ADICR"			 => DMA_CH54_ADICR,
			"DMA_CH54_CHCFGR"			 => DMA_CH54_CHCFGR,
			"DMA_HRR30"				 => DMA_HRR30,
			"DMA_CH54_SHADR"			 => DMA_CH54_SHADR,
			"DMA_CH54_CHCSR"			 => DMA_CH54_CHCSR,
			"DMA_CH55_RDCRCR"			 => DMA_CH55_RDCRCR,
			"DMA_CH55_SDCRCR"			 => DMA_CH55_SDCRCR,
			"DMA_CH55_SADR"			 => DMA_CH55_SADR,
			"DMA_CH55_DADR"			 => DMA_CH55_DADR,
			"DMA_CH55_ADICR"			 => DMA_CH55_ADICR,
			"DMA_CH55_CHCFGR"			 => DMA_CH55_CHCFGR,
			"DMA_CH55_SHADR"			 => DMA_CH55_SHADR,
			"DMA_CH55_CHCSR"			 => DMA_CH55_CHCSR,
			"DMA_HRR31"				 => DMA_HRR31,
			"DMA_CH56_RDCRCR"			 => DMA_CH56_RDCRCR,
			"DMA_CH56_SDCRCR"			 => DMA_CH56_SDCRCR,
			"DMA_CH56_SADR"			 => DMA_CH56_SADR,
			"DMA_CH56_DADR"			 => DMA_CH56_DADR,
			"DMA_CH56_ADICR"			 => DMA_CH56_ADICR,
			"DMA_CH56_CHCFGR"			 => DMA_CH56_CHCFGR,
			"DMA_CH56_SHADR"			 => DMA_CH56_SHADR,
			"DMA_CH56_CHCSR"			 => DMA_CH56_CHCSR,
			"DMA_CH57_RDCRCR"			 => DMA_CH57_RDCRCR,
			"DMA_CH57_SDCRCR"			 => DMA_CH57_SDCRCR,
			"DMA_HRR32"				 => DMA_HRR32,
			"DMA_CH57_SADR"			 => DMA_CH57_SADR,
			"MODULE_DMA"				 => MODULE_DMA,
			"DMA_CH57_DADR"			 => DMA_CH57_DADR,
			"DMA_CH57_ADICR"			 => DMA_CH57_ADICR,
			"DMA_CH57_CHCFGR"			 => DMA_CH57_CHCFGR,
			"DMA_CH57_SHADR"			 => DMA_CH57_SHADR,
			"DMA_CH57_CHCSR"			 => DMA_CH57_CHCSR,
			"DMA_CH58_RDCRCR"			 => DMA_CH58_RDCRCR,
			"DMA_CH58_SDCRCR"			 => DMA_CH58_SDCRCR,
			"DMA_CH58_SADR"			 => DMA_CH58_SADR,
			"DMA_CH58_DADR"			 => DMA_CH58_DADR,
			"DMA_HRR33"				 => DMA_HRR33,
			"DMA_CH58_ADICR"			 => DMA_CH58_ADICR,
			"DMA_CH58_CHCFGR"			 => DMA_CH58_CHCFGR,
			"DMA_CH58_SHADR"			 => DMA_CH58_SHADR,
			"DMA_CH58_CHCSR"			 => DMA_CH58_CHCSR,
			"DMA_CH59_RDCRCR"			 => DMA_CH59_RDCRCR,
			"DMA_CH59_SDCRCR"			 => DMA_CH59_SDCRCR,
			"DMA_CH59_SADR"			 => DMA_CH59_SADR,
			"DMA_CH59_DADR"			 => DMA_CH59_DADR,
			"DMA_CH59_ADICR"			 => DMA_CH59_ADICR,
			"DMA_CH59_CHCFGR"			 => DMA_CH59_CHCFGR,
			"DMA_HRR34"				 => DMA_HRR34,
			"DMA_CH59_SHADR"			 => DMA_CH59_SHADR,
			"DMA_CH59_CHCSR"			 => DMA_CH59_CHCSR,
			"DMA_CH60_RDCRCR"			 => DMA_CH60_RDCRCR,
			"DMA_CH60_SDCRCR"			 => DMA_CH60_SDCRCR,
			"DMA_CH60_SADR"			 => DMA_CH60_SADR,
			"DMA_CH60_DADR"			 => DMA_CH60_DADR,
			"DMA_CH60_ADICR"			 => DMA_CH60_ADICR,
			"DMA_CH60_CHCFGR"			 => DMA_CH60_CHCFGR,
			"DMA_CH60_SHADR"			 => DMA_CH60_SHADR,
			"DMA_CH60_CHCSR"			 => DMA_CH60_CHCSR,
			"DMA_HRR35"				 => DMA_HRR35,
			"DMA_CH61_RDCRCR"			 => DMA_CH61_RDCRCR,
			"DMA_CH61_SDCRCR"			 => DMA_CH61_SDCRCR,
			"DMA_CH61_SADR"			 => DMA_CH61_SADR,
			"DMA_CH61_DADR"			 => DMA_CH61_DADR,
			"DMA_CH61_ADICR"			 => DMA_CH61_ADICR,
			"DMA_CH61_CHCFGR"			 => DMA_CH61_CHCFGR,
			"DMA_CH61_SHADR"			 => DMA_CH61_SHADR,
			"DMA_CH61_CHCSR"			 => DMA_CH61_CHCSR,
			"DMA_CH62_RDCRCR"			 => DMA_CH62_RDCRCR,
			"DMA_CH62_SDCRCR"			 => DMA_CH62_SDCRCR,
			"DMA_HRR36"				 => DMA_HRR36,
			"DMA_CH62_SADR"			 => DMA_CH62_SADR,
			"DMA_CH62_DADR"			 => DMA_CH62_DADR,
			"DMA_CH62_ADICR"			 => DMA_CH62_ADICR,
			"DMA_CH62_CHCFGR"			 => DMA_CH62_CHCFGR,
			"DMA_CH62_SHADR"			 => DMA_CH62_SHADR,
			"DMA_CH62_CHCSR"			 => DMA_CH62_CHCSR,
			"DMA_CH63_RDCRCR"			 => DMA_CH63_RDCRCR,
			"DMA_CH63_SDCRCR"			 => DMA_CH63_SDCRCR,
			"DMA_CH63_SADR"			 => DMA_CH63_SADR,
			"DMA_CH63_DADR"			 => DMA_CH63_DADR,
			"DMA_HRR37"				 => DMA_HRR37,
			"DMA_CH63_ADICR"			 => DMA_CH63_ADICR,
			"DMA_CH63_CHCFGR"			 => DMA_CH63_CHCFGR,
			"DMA_CH63_SHADR"			 => DMA_CH63_SHADR,
			"DMA_CH63_CHCSR"			 => DMA_CH63_CHCSR,
			"DMA_CH64_RDCRCR"			 => DMA_CH64_RDCRCR,
			"DMA_CH64_SDCRCR"			 => DMA_CH64_SDCRCR,
			"DMA_CH64_SADR"			 => DMA_CH64_SADR,
			"DMA_CH64_DADR"			 => DMA_CH64_DADR,
			"DMA_CH64_ADICR"			 => DMA_CH64_ADICR,
			"DMA_CH64_CHCFGR"			 => DMA_CH64_CHCFGR,
			"DMA_HRR38"				 => DMA_HRR38,
			"DMA_CH64_SHADR"			 => DMA_CH64_SHADR,
			"DMA_CH64_CHCSR"			 => DMA_CH64_CHCSR,
			"DMA_CH65_RDCRCR"			 => DMA_CH65_RDCRCR,
			"DMA_CH65_SDCRCR"			 => DMA_CH65_SDCRCR,
			"DMA_CH65_SADR"			 => DMA_CH65_SADR,
			"DMA_CH65_DADR"			 => DMA_CH65_DADR,
			"DMA_CH65_ADICR"			 => DMA_CH65_ADICR,
			"DMA_CH65_CHCFGR"			 => DMA_CH65_CHCFGR,
			"DMA_CH65_SHADR"			 => DMA_CH65_SHADR,
			"DMA_CH65_CHCSR"			 => DMA_CH65_CHCSR,
			"DMA_HRR39"				 => DMA_HRR39,
			"DMA_CH66_RDCRCR"			 => DMA_CH66_RDCRCR,
			"DMA_CH66_SDCRCR"			 => DMA_CH66_SDCRCR,
			"DMA_CH66_SADR"			 => DMA_CH66_SADR,
			"DMA_CH66_DADR"			 => DMA_CH66_DADR,
			"DMA_CH66_ADICR"			 => DMA_CH66_ADICR,
			"DMA_CH66_CHCFGR"			 => DMA_CH66_CHCFGR,
			"DMA_CH66_SHADR"			 => DMA_CH66_SHADR,
			"DMA_CH66_CHCSR"			 => DMA_CH66_CHCSR,
			"DMA_CH67_RDCRCR"			 => DMA_CH67_RDCRCR,
			"DMA_CH67_SDCRCR"			 => DMA_CH67_SDCRCR,
			"DMA_HRR40"				 => DMA_HRR40,
			"DMA_CH67_SADR"			 => DMA_CH67_SADR,
			"DMA_CH67_DADR"			 => DMA_CH67_DADR,
			"DMA_CH67_ADICR"			 => DMA_CH67_ADICR,
			"DMA_CH67_CHCFGR"			 => DMA_CH67_CHCFGR,
			"DMA_CH67_SHADR"			 => DMA_CH67_SHADR,
			"DMA_CH67_CHCSR"			 => DMA_CH67_CHCSR,
			"DMA_CH68_RDCRCR"			 => DMA_CH68_RDCRCR,
			"DMA_CH68_SDCRCR"			 => DMA_CH68_SDCRCR,
			"DMA_CH68_SADR"			 => DMA_CH68_SADR,
			"DMA_CH68_DADR"			 => DMA_CH68_DADR,
			"DMA_HRR41"				 => DMA_HRR41,
			"DMA_CH68_ADICR"			 => DMA_CH68_ADICR,
			"DMA_CH68_CHCFGR"			 => DMA_CH68_CHCFGR,
			"DMA_CH68_SHADR"			 => DMA_CH68_SHADR,
			"DMA_CH68_CHCSR"			 => DMA_CH68_CHCSR,
			"DMA_CH69_RDCRCR"			 => DMA_CH69_RDCRCR,
			"DMA_CH69_SDCRCR"			 => DMA_CH69_SDCRCR,
			"DMA_CH69_SADR"			 => DMA_CH69_SADR,
			"DMA_CH69_DADR"			 => DMA_CH69_DADR,
			"DMA_CH69_ADICR"			 => DMA_CH69_ADICR,
			"DMA_CH69_CHCFGR"			 => DMA_CH69_CHCFGR,
			"DMA_HRR42"				 => DMA_HRR42,
			"DMA_CH69_SHADR"			 => DMA_CH69_SHADR,
			"DMA_CH69_CHCSR"			 => DMA_CH69_CHCSR,
			"DMA_CH70_RDCRCR"			 => DMA_CH70_RDCRCR,
			"DMA_CH70_SDCRCR"			 => DMA_CH70_SDCRCR,
			"DMA_CH70_SADR"			 => DMA_CH70_SADR,
			"DMA_CH70_DADR"			 => DMA_CH70_DADR,
			"DMA_CH70_ADICR"			 => DMA_CH70_ADICR,
			"DMA_CH70_CHCFGR"			 => DMA_CH70_CHCFGR,
			"DMA_CH70_SHADR"			 => DMA_CH70_SHADR,
			"DMA_CH70_CHCSR"			 => DMA_CH70_CHCSR,
			"DMA_HRR43"				 => DMA_HRR43,
			"DMA_CH71_RDCRCR"			 => DMA_CH71_RDCRCR,
			"DMA_CH71_SDCRCR"			 => DMA_CH71_SDCRCR,
			"DMA_CH71_SADR"			 => DMA_CH71_SADR,
			"DMA_CH71_DADR"			 => DMA_CH71_DADR,
			"DMA_CH71_ADICR"			 => DMA_CH71_ADICR,
			"DMA_CH71_CHCFGR"			 => DMA_CH71_CHCFGR,
			"DMA_CH71_SHADR"			 => DMA_CH71_SHADR,
			"DMA_CH71_CHCSR"			 => DMA_CH71_CHCSR,
			"DMA_CH72_RDCRCR"			 => DMA_CH72_RDCRCR,
			"DMA_CH72_SDCRCR"			 => DMA_CH72_SDCRCR,
			"DMA_HRR44"				 => DMA_HRR44,
			"DMA_CH72_SADR"			 => DMA_CH72_SADR,
			"DMA_CH72_DADR"			 => DMA_CH72_DADR,
			"DMA_CH72_ADICR"			 => DMA_CH72_ADICR,
			"DMA_CH72_CHCFGR"			 => DMA_CH72_CHCFGR,
			"DMA_CH72_SHADR"			 => DMA_CH72_SHADR,
			"DMA_CH72_CHCSR"			 => DMA_CH72_CHCSR,
			"DMA_CH73_RDCRCR"			 => DMA_CH73_RDCRCR,
			"DMA_CH73_SDCRCR"			 => DMA_CH73_SDCRCR,
			"DMA_CH73_SADR"			 => DMA_CH73_SADR,
			"DMA_CH73_DADR"			 => DMA_CH73_DADR,
			"DMA_HRR45"				 => DMA_HRR45,
			"DMA_CLC"				 => DMA_CLC,
			"DMA_CH73_ADICR"			 => DMA_CH73_ADICR,
			"DMA_CH73_CHCFGR"			 => DMA_CH73_CHCFGR,
			"DMA_CH73_SHADR"			 => DMA_CH73_SHADR,
			"DMA_CH73_CHCSR"			 => DMA_CH73_CHCSR,
			"DMA_CH74_RDCRCR"			 => DMA_CH74_RDCRCR,
			"DMA_CH74_SDCRCR"			 => DMA_CH74_SDCRCR,
			"DMA_CH74_SADR"			 => DMA_CH74_SADR,
			"DMA_CH74_DADR"			 => DMA_CH74_DADR,
			"DMA_CH74_ADICR"			 => DMA_CH74_ADICR,
			"DMA_CH74_CHCFGR"			 => DMA_CH74_CHCFGR,
			"DMA_HRR46"				 => DMA_HRR46,
			"DMA_CH74_SHADR"			 => DMA_CH74_SHADR,
			"DMA_CH74_CHCSR"			 => DMA_CH74_CHCSR,
			"DMA_CH75_RDCRCR"			 => DMA_CH75_RDCRCR,
			"DMA_CH75_SDCRCR"			 => DMA_CH75_SDCRCR,
			"DMA_CH75_SADR"			 => DMA_CH75_SADR,
			"DMA_CH75_DADR"			 => DMA_CH75_DADR,
			"DMA_CH75_ADICR"			 => DMA_CH75_ADICR,
			"DMA_CH75_CHCFGR"			 => DMA_CH75_CHCFGR,
			"DMA_CH75_SHADR"			 => DMA_CH75_SHADR,
			"DMA_CH75_CHCSR"			 => DMA_CH75_CHCSR,
			"DMA_HRR47"				 => DMA_HRR47,
			"DMA_CH76_RDCRCR"			 => DMA_CH76_RDCRCR,
			"DMA_CH76_SDCRCR"			 => DMA_CH76_SDCRCR,
			"DMA_CH76_SADR"			 => DMA_CH76_SADR,
			"DMA_CH76_DADR"			 => DMA_CH76_DADR,
			"DMA_CH76_ADICR"			 => DMA_CH76_ADICR,
			"DMA_CH76_CHCFGR"			 => DMA_CH76_CHCFGR,
			"DMA_CH76_SHADR"			 => DMA_CH76_SHADR,
			"DMA_CH76_CHCSR"			 => DMA_CH76_CHCSR,
			"DMA_CH77_RDCRCR"			 => DMA_CH77_RDCRCR,
			"DMA_CH77_SDCRCR"			 => DMA_CH77_SDCRCR,
			"DMA_HRR48"				 => DMA_HRR48,
			"DMA_CH77_SADR"			 => DMA_CH77_SADR,
			"DMA_CH77_DADR"			 => DMA_CH77_DADR,
			"DMA_CH77_ADICR"			 => DMA_CH77_ADICR,
			"DMA_CH77_CHCFGR"			 => DMA_CH77_CHCFGR,
			"DMA_CH77_SHADR"			 => DMA_CH77_SHADR,
			"DMA_CH77_CHCSR"			 => DMA_CH77_CHCSR,
			"DMA_CH78_RDCRCR"			 => DMA_CH78_RDCRCR,
			"DMA_CH78_SDCRCR"			 => DMA_CH78_SDCRCR,
			"DMA_CH78_SADR"			 => DMA_CH78_SADR,
			"DMA_CH78_DADR"			 => DMA_CH78_DADR,
			"DMA_HRR49"				 => DMA_HRR49,
			"DMA_CH78_ADICR"			 => DMA_CH78_ADICR,
			"DMA_CH78_CHCFGR"			 => DMA_CH78_CHCFGR,
			"DMA_ID"				 => DMA_ID,
			"DMA_CH78_SHADR"			 => DMA_CH78_SHADR,
			"DMA_CH78_CHCSR"			 => DMA_CH78_CHCSR,
			"DMA_CH79_RDCRCR"			 => DMA_CH79_RDCRCR,
			"DMA_CH79_SDCRCR"			 => DMA_CH79_SDCRCR,
			"DMA_CH79_SADR"			 => DMA_CH79_SADR,
			"DMA_CH79_DADR"			 => DMA_CH79_DADR,
			"DMA_CH79_ADICR"			 => DMA_CH79_ADICR,
			"DMA_CH79_CHCFGR"			 => DMA_CH79_CHCFGR,
			"DMA_HRR50"				 => DMA_HRR50,
			"DMA_CH79_SHADR"			 => DMA_CH79_SHADR,
			"DMA_CH79_CHCSR"			 => DMA_CH79_CHCSR,
			"DMA_CH80_RDCRCR"			 => DMA_CH80_RDCRCR,
			"DMA_CH80_SDCRCR"			 => DMA_CH80_SDCRCR,
			"DMA_CH80_SADR"			 => DMA_CH80_SADR,
			"DMA_CH80_DADR"			 => DMA_CH80_DADR,
			"DMA_CH80_ADICR"			 => DMA_CH80_ADICR,
			"DMA_CH80_CHCFGR"			 => DMA_CH80_CHCFGR,
			"DMA_CH80_SHADR"			 => DMA_CH80_SHADR,
			"DMA_CH80_CHCSR"			 => DMA_CH80_CHCSR,
			"DMA_HRR51"				 => DMA_HRR51,
			"DMA_CH81_RDCRCR"			 => DMA_CH81_RDCRCR,
			"DMA_CH81_SDCRCR"			 => DMA_CH81_SDCRCR,
			"DMA_CH81_SADR"			 => DMA_CH81_SADR,
			"DMA_CH81_DADR"			 => DMA_CH81_DADR,
			"DMA_CH81_ADICR"			 => DMA_CH81_ADICR,
			"DMA_CH81_CHCFGR"			 => DMA_CH81_CHCFGR,
			"DMA_CH81_SHADR"			 => DMA_CH81_SHADR,
			"DMA_CH81_CHCSR"			 => DMA_CH81_CHCSR,
			"DMA_CH82_RDCRCR"			 => DMA_CH82_RDCRCR,
			"DMA_CH82_SDCRCR"			 => DMA_CH82_SDCRCR,
			"DMA_HRR52"				 => DMA_HRR52,
			"DMA_CH82_SADR"			 => DMA_CH82_SADR,
			"DMA_CH82_DADR"			 => DMA_CH82_DADR,
			"DMA_CH82_ADICR"			 => DMA_CH82_ADICR,
			"DMA_CH82_CHCFGR"			 => DMA_CH82_CHCFGR,
			"DMA_CH82_SHADR"			 => DMA_CH82_SHADR,
			"DMA_CH82_CHCSR"			 => DMA_CH82_CHCSR,
			"DMA_CH83_RDCRCR"			 => DMA_CH83_RDCRCR,
			"DMA_CH83_SDCRCR"			 => DMA_CH83_SDCRCR,
			"DMA_CH83_SADR"			 => DMA_CH83_SADR,
			"DMA_CH83_DADR"			 => DMA_CH83_DADR,
			"DMA_HRR53"				 => DMA_HRR53,
			"DMA_CH83_ADICR"			 => DMA_CH83_ADICR,
			"DMA_CH83_CHCFGR"			 => DMA_CH83_CHCFGR,
			"DMA_CH83_SHADR"			 => DMA_CH83_SHADR,
			"DMA_CH83_CHCSR"			 => DMA_CH83_CHCSR,
			"DMA_CH84_RDCRCR"			 => DMA_CH84_RDCRCR,
			"DMA_ACCEN0_ACCENR0"			 => DMA_ACCEN0_ACCENR0,
			"DMA_CH84_SDCRCR"			 => DMA_CH84_SDCRCR,
			"DMA_CH84_SADR"			 => DMA_CH84_SADR,
			"DMA_CH84_DADR"			 => DMA_CH84_DADR,
			"DMA_CH84_ADICR"			 => DMA_CH84_ADICR,
			"DMA_CH84_CHCFGR"			 => DMA_CH84_CHCFGR,
			"DMA_HRR54"				 => DMA_HRR54,
			"DMA_CH84_SHADR"			 => DMA_CH84_SHADR,
			"DMA_CH84_CHCSR"			 => DMA_CH84_CHCSR,
			"DMA_CH85_RDCRCR"			 => DMA_CH85_RDCRCR,
			"DMA_CH85_SDCRCR"			 => DMA_CH85_SDCRCR,
			"DMA_CH85_SADR"			 => DMA_CH85_SADR,
			"DMA_CH85_DADR"			 => DMA_CH85_DADR,
			"DMA_CH85_ADICR"			 => DMA_CH85_ADICR,
			"DMA_CH85_CHCFGR"			 => DMA_CH85_CHCFGR,
			"DMA_CH85_SHADR"			 => DMA_CH85_SHADR,
			"DMA_CH85_CHCSR"			 => DMA_CH85_CHCSR,
			"DMA_HRR55"				 => DMA_HRR55,
			"DMA_CH86_RDCRCR"			 => DMA_CH86_RDCRCR,
			"DMA_CH86_SDCRCR"			 => DMA_CH86_SDCRCR,
			"DMA_CH86_SADR"			 => DMA_CH86_SADR,
			"DMA_CH86_DADR"			 => DMA_CH86_DADR,
			"DMA_CH86_ADICR"			 => DMA_CH86_ADICR,
			"DMA_CH86_CHCFGR"			 => DMA_CH86_CHCFGR,
			"DMA_CH86_SHADR"			 => DMA_CH86_SHADR,
			"DMA_CH86_CHCSR"			 => DMA_CH86_CHCSR,
			"DMA_CH87_RDCRCR"			 => DMA_CH87_RDCRCR,
			"DMA_CH87_SDCRCR"			 => DMA_CH87_SDCRCR,
			"DMA_HRR56"				 => DMA_HRR56,
			"DMA_CH87_SADR"			 => DMA_CH87_SADR,
			"DMA_CH87_DADR"			 => DMA_CH87_DADR,
			"DMA_CH87_ADICR"			 => DMA_CH87_ADICR,
			"DMA_CH87_CHCFGR"			 => DMA_CH87_CHCFGR,
			"DMA_CH87_SHADR"			 => DMA_CH87_SHADR,
			"DMA_CH87_CHCSR"			 => DMA_CH87_CHCSR,
			"DMA_CH88_RDCRCR"			 => DMA_CH88_RDCRCR,
			"DMA_CH88_SDCRCR"			 => DMA_CH88_SDCRCR,
			"DMA_CH88_SADR"			 => DMA_CH88_SADR,
			"DMA_CH88_DADR"			 => DMA_CH88_DADR,
			"DMA_HRR57"				 => DMA_HRR57,
			"DMA_CH88_ADICR"			 => DMA_CH88_ADICR,
			"DMA_CH88_CHCFGR"			 => DMA_CH88_CHCFGR,
			"DMA_CH88_SHADR"			 => DMA_CH88_SHADR,
			"DMA_CH88_CHCSR"			 => DMA_CH88_CHCSR,
			"DMA_CH89_RDCRCR"			 => DMA_CH89_RDCRCR,
			"DMA_CH89_SDCRCR"			 => DMA_CH89_SDCRCR,
			"DMA_CH89_SADR"			 => DMA_CH89_SADR,
			"DMA_CH89_DADR"			 => DMA_CH89_DADR,
			"DMA_CH89_ADICR"			 => DMA_CH89_ADICR,
			"DMA_CH89_CHCFGR"			 => DMA_CH89_CHCFGR,
			"DMA_HRR58"				 => DMA_HRR58,
			"DMA_CH89_SHADR"			 => DMA_CH89_SHADR,
			"DMA_CH89_CHCSR"			 => DMA_CH89_CHCSR,
			"DMA_CH90_RDCRCR"			 => DMA_CH90_RDCRCR,
			"DMA_CH90_SDCRCR"			 => DMA_CH90_SDCRCR,
			"DMA_CH90_SADR"			 => DMA_CH90_SADR,
			"DMA_CH90_DADR"			 => DMA_CH90_DADR,
			"DMA_CH90_ADICR"			 => DMA_CH90_ADICR,
			"DMA_CH90_CHCFGR"			 => DMA_CH90_CHCFGR,
			"DMA_CH90_SHADR"			 => DMA_CH90_SHADR,
			"DMA_CH90_CHCSR"			 => DMA_CH90_CHCSR,
			"DMA_HRR59"				 => DMA_HRR59,
			"DMA_CH91_RDCRCR"			 => DMA_CH91_RDCRCR,
			"DMA_CH91_SDCRCR"			 => DMA_CH91_SDCRCR,
			"DMA_CH91_SADR"			 => DMA_CH91_SADR,
			"DMA_CH91_DADR"			 => DMA_CH91_DADR,
			"DMA_CH91_ADICR"			 => DMA_CH91_ADICR,
			"DMA_CH91_CHCFGR"			 => DMA_CH91_CHCFGR,
			"DMA_CH91_SHADR"			 => DMA_CH91_SHADR,
			"DMA_CH91_CHCSR"			 => DMA_CH91_CHCSR,
			"DMA_CH92_RDCRCR"			 => DMA_CH92_RDCRCR,
			"DMA_CH92_SDCRCR"			 => DMA_CH92_SDCRCR,
			"DMA_HRR60"				 => DMA_HRR60,
			"DMA_CH92_SADR"			 => DMA_CH92_SADR,
			"DMA_CH92_DADR"			 => DMA_CH92_DADR,
			"DMA_CH92_ADICR"			 => DMA_CH92_ADICR,
			"DMA_CH92_CHCFGR"			 => DMA_CH92_CHCFGR,
			"DMA_CH92_SHADR"			 => DMA_CH92_SHADR,
			"DMA_CH92_CHCSR"			 => DMA_CH92_CHCSR,
			"DMA_CH93_RDCRCR"			 => DMA_CH93_RDCRCR,
			"DMA_CH93_SDCRCR"			 => DMA_CH93_SDCRCR,
			"DMA_CH93_SADR"			 => DMA_CH93_SADR,
			"DMA_CH93_DADR"			 => DMA_CH93_DADR,
			"DMA_HRR61"				 => DMA_HRR61,
			"DMA_CH93_ADICR"			 => DMA_CH93_ADICR,
			"DMA_CH93_CHCFGR"			 => DMA_CH93_CHCFGR,
			"DMA_CH93_SHADR"			 => DMA_CH93_SHADR,
			"DMA_CH93_CHCSR"			 => DMA_CH93_CHCSR,
			"DMA_CH94_RDCRCR"			 => DMA_CH94_RDCRCR,
			"DMA_CH94_SDCRCR"			 => DMA_CH94_SDCRCR,
			"DMA_CH94_SADR"			 => DMA_CH94_SADR,
			"DMA_CH94_DADR"			 => DMA_CH94_DADR,
			"DMA_CH94_ADICR"			 => DMA_CH94_ADICR,
			"DMA_CH94_CHCFGR"			 => DMA_CH94_CHCFGR,
			"DMA_HRR62"				 => DMA_HRR62,
			"DMA_CH94_SHADR"			 => DMA_CH94_SHADR,
			"DMA_CH94_CHCSR"			 => DMA_CH94_CHCSR,
			"DMA_CH95_RDCRCR"			 => DMA_CH95_RDCRCR,
			"DMA_CH95_SDCRCR"			 => DMA_CH95_SDCRCR,
			"DMA_CH95_SADR"			 => DMA_CH95_SADR,
			"DMA_CH95_DADR"			 => DMA_CH95_DADR,
			"DMA_CH95_ADICR"			 => DMA_CH95_ADICR,
			"DMA_CH95_CHCFGR"			 => DMA_CH95_CHCFGR,
			"DMA_CH95_SHADR"			 => DMA_CH95_SHADR,
			"DMA_CH95_CHCSR"			 => DMA_CH95_CHCSR,
			"DMA_HRR63"				 => DMA_HRR63,
			"DMA_CH96_RDCRCR"			 => DMA_CH96_RDCRCR,
			"DMA_CH96_SDCRCR"			 => DMA_CH96_SDCRCR,
			"DMA_CH96_SADR"			 => DMA_CH96_SADR,
			"DMA_CH96_DADR"			 => DMA_CH96_DADR,
			"DMA_CH96_ADICR"			 => DMA_CH96_ADICR,
			"DMA_ACCEN0_ACCENR1"			 => DMA_ACCEN0_ACCENR1,
			"DMA_CH96_CHCFGR"			 => DMA_CH96_CHCFGR,
			"DMA_CH96_SHADR"			 => DMA_CH96_SHADR,
			"DMA_CH96_CHCSR"			 => DMA_CH96_CHCSR,
			"DMA_CH97_RDCRCR"			 => DMA_CH97_RDCRCR,
			"DMA_CH97_SDCRCR"			 => DMA_CH97_SDCRCR,
			"DMA_HRR64"				 => DMA_HRR64,
			"DMA_CH97_SADR"			 => DMA_CH97_SADR,
			"DMA_CH97_DADR"			 => DMA_CH97_DADR,
			"DMA_CH97_ADICR"			 => DMA_CH97_ADICR,
			"DMA_CH97_CHCFGR"			 => DMA_CH97_CHCFGR,
			"DMA_CH97_SHADR"			 => DMA_CH97_SHADR,
			"DMA_CH97_CHCSR"			 => DMA_CH97_CHCSR,
			"DMA_CH98_RDCRCR"			 => DMA_CH98_RDCRCR,
			"DMA_CH98_SDCRCR"			 => DMA_CH98_SDCRCR,
			"DMA_CH98_SADR"			 => DMA_CH98_SADR,
			"DMA_CH98_DADR"			 => DMA_CH98_DADR,
			"DMA_HRR65"				 => DMA_HRR65,
			"DMA_CH98_ADICR"			 => DMA_CH98_ADICR,
			"DMA_CH98_CHCFGR"			 => DMA_CH98_CHCFGR,
			"DMA_CH98_SHADR"			 => DMA_CH98_SHADR,
			"DMA_CH98_CHCSR"			 => DMA_CH98_CHCSR,
			"DMA_CH99_RDCRCR"			 => DMA_CH99_RDCRCR,
			"DMA_CH99_SDCRCR"			 => DMA_CH99_SDCRCR,
			"DMA_CH99_SADR"			 => DMA_CH99_SADR,
			"DMA_CH99_DADR"			 => DMA_CH99_DADR,
			"DMA_CH99_ADICR"			 => DMA_CH99_ADICR,
			"DMA_CH99_CHCFGR"			 => DMA_CH99_CHCFGR,
			"DMA_HRR66"				 => DMA_HRR66,
			"DMA_CH99_SHADR"			 => DMA_CH99_SHADR,
			"DMA_CH99_CHCSR"			 => DMA_CH99_CHCSR,
			"DMA_CH100_RDCRCR"			 => DMA_CH100_RDCRCR,
			"DMA_CH100_SDCRCR"			 => DMA_CH100_SDCRCR,
			"DMA_CH100_SADR"			 => DMA_CH100_SADR,
			"DMA_CH100_DADR"			 => DMA_CH100_DADR,
			"DMA_CH100_ADICR"			 => DMA_CH100_ADICR,
			"DMA_CH100_CHCFGR"			 => DMA_CH100_CHCFGR,
			"DMA_CH100_SHADR"			 => DMA_CH100_SHADR,
			"DMA_CH100_CHCSR"			 => DMA_CH100_CHCSR,
			"DMA_HRR67"				 => DMA_HRR67,
			"DMA_CH101_RDCRCR"			 => DMA_CH101_RDCRCR,
			"DMA_CH101_SDCRCR"			 => DMA_CH101_SDCRCR,
			"DMA_CH101_SADR"			 => DMA_CH101_SADR,
			"DMA_CH101_DADR"			 => DMA_CH101_DADR,
			"DMA_CH101_ADICR"			 => DMA_CH101_ADICR,
			"DMA_CH101_CHCFGR"			 => DMA_CH101_CHCFGR,
			"DMA_CH101_SHADR"			 => DMA_CH101_SHADR,
			"DMA_CH101_CHCSR"			 => DMA_CH101_CHCSR,
			"DMA_CH102_RDCRCR"			 => DMA_CH102_RDCRCR,
			"DMA_CH102_SDCRCR"			 => DMA_CH102_SDCRCR,
			"DMA_HRR68"				 => DMA_HRR68,
			"DMA_CH102_SADR"			 => DMA_CH102_SADR,
			"DMA_CH102_DADR"			 => DMA_CH102_DADR,
			"DMA_CH102_ADICR"			 => DMA_CH102_ADICR,
			"DMA_CH102_CHCFGR"			 => DMA_CH102_CHCFGR,
			"DMA_CH102_SHADR"			 => DMA_CH102_SHADR,
			"DMA_CH102_CHCSR"			 => DMA_CH102_CHCSR,
			"DMA_CH103_RDCRCR"			 => DMA_CH103_RDCRCR,
			"DMA_CH103_SDCRCR"			 => DMA_CH103_SDCRCR,
			"DMA_CH103_SADR"			 => DMA_CH103_SADR,
			"DMA_CH103_DADR"			 => DMA_CH103_DADR,
			"DMA_HRR69"				 => DMA_HRR69,
			"DMA_CH103_ADICR"			 => DMA_CH103_ADICR,
			"DMA_CH103_CHCFGR"			 => DMA_CH103_CHCFGR,
			"DMA_CH103_SHADR"			 => DMA_CH103_SHADR,
			"DMA_CH103_CHCSR"			 => DMA_CH103_CHCSR,
			"DMA_CH104_RDCRCR"			 => DMA_CH104_RDCRCR,
			"DMA_CH104_SDCRCR"			 => DMA_CH104_SDCRCR,
			"DMA_CH104_SADR"			 => DMA_CH104_SADR,
			"DMA_CH104_DADR"			 => DMA_CH104_DADR,
			"DMA_CH104_ADICR"			 => DMA_CH104_ADICR,
			"DMA_CH104_CHCFGR"			 => DMA_CH104_CHCFGR,
			"DMA_HRR70"				 => DMA_HRR70,
			"DMA_CH104_SHADR"			 => DMA_CH104_SHADR,
			"DMA_CH104_CHCSR"			 => DMA_CH104_CHCSR,
			"DMA_CH105_RDCRCR"			 => DMA_CH105_RDCRCR,
			"DMA_CH105_SDCRCR"			 => DMA_CH105_SDCRCR,
			"DMA_CH105_SADR"			 => DMA_CH105_SADR,
			"DMA_CH105_DADR"			 => DMA_CH105_DADR,
			"DMA_CH105_ADICR"			 => DMA_CH105_ADICR,
			"DMA_CH105_CHCFGR"			 => DMA_CH105_CHCFGR,
			"DMA_CH105_SHADR"			 => DMA_CH105_SHADR,
			"DMA_CH105_CHCSR"			 => DMA_CH105_CHCSR,
			"DMA_HRR71"				 => DMA_HRR71,
			"DMA_CH106_RDCRCR"			 => DMA_CH106_RDCRCR,
			"DMA_CH106_SDCRCR"			 => DMA_CH106_SDCRCR,
			"DMA_CH106_SADR"			 => DMA_CH106_SADR,
			"DMA_CH106_DADR"			 => DMA_CH106_DADR,
			"DMA_CH106_ADICR"			 => DMA_CH106_ADICR,
			"DMA_CH106_CHCFGR"			 => DMA_CH106_CHCFGR,
			"DMA_CH106_SHADR"			 => DMA_CH106_SHADR,
			"DMA_CH106_CHCSR"			 => DMA_CH106_CHCSR,
			"DMA_CH107_RDCRCR"			 => DMA_CH107_RDCRCR,
			"DMA_CH107_SDCRCR"			 => DMA_CH107_SDCRCR,
			"DMA_HRR72"				 => DMA_HRR72,
			"DMA_CH107_SADR"			 => DMA_CH107_SADR,
			"DMA_CH107_DADR"			 => DMA_CH107_DADR,
			"DMA_CH107_ADICR"			 => DMA_CH107_ADICR,
			"DMA_CH107_CHCFGR"			 => DMA_CH107_CHCFGR,
			"DMA_CH107_SHADR"			 => DMA_CH107_SHADR,
			"DMA_CH107_CHCSR"			 => DMA_CH107_CHCSR,
			"DMA_CH108_RDCRCR"			 => DMA_CH108_RDCRCR,
			"DMA_CH108_SDCRCR"			 => DMA_CH108_SDCRCR,
			"DMA_CH108_SADR"			 => DMA_CH108_SADR,
			"DMA_CH108_DADR"			 => DMA_CH108_DADR,
			"DMA_HRR73"				 => DMA_HRR73,
			"DMA_CH108_ADICR"			 => DMA_CH108_ADICR,
			"DMA_CH108_CHCFGR"			 => DMA_CH108_CHCFGR,
			"DMA_CH108_SHADR"			 => DMA_CH108_SHADR,
			"DMA_CH108_CHCSR"			 => DMA_CH108_CHCSR,
			"DMA_CH109_RDCRCR"			 => DMA_CH109_RDCRCR,
			"DMA_ACCEN1_ACCENR0"			 => DMA_ACCEN1_ACCENR0,
			"DMA_CH109_SDCRCR"			 => DMA_CH109_SDCRCR,
			"DMA_CH109_SADR"			 => DMA_CH109_SADR,
			"DMA_CH109_DADR"			 => DMA_CH109_DADR,
			"DMA_CH109_ADICR"			 => DMA_CH109_ADICR,
			"DMA_CH109_CHCFGR"			 => DMA_CH109_CHCFGR,
			"DMA_HRR74"				 => DMA_HRR74,
			"DMA_CH109_SHADR"			 => DMA_CH109_SHADR,
			"DMA_CH109_CHCSR"			 => DMA_CH109_CHCSR,
			"DMA_CH110_RDCRCR"			 => DMA_CH110_RDCRCR,
			"DMA_CH110_SDCRCR"			 => DMA_CH110_SDCRCR,
			"DMA_CH110_SADR"			 => DMA_CH110_SADR,
			"DMA_CH110_DADR"			 => DMA_CH110_DADR,
			"DMA_CH110_ADICR"			 => DMA_CH110_ADICR,
			"DMA_CH110_CHCFGR"			 => DMA_CH110_CHCFGR,
			"DMA_CH110_SHADR"			 => DMA_CH110_SHADR,
			"DMA_CH110_CHCSR"			 => DMA_CH110_CHCSR,
			"DMA_HRR75"				 => DMA_HRR75,
			"DMA_CH111_RDCRCR"			 => DMA_CH111_RDCRCR,
			"DMA_CH111_SDCRCR"			 => DMA_CH111_SDCRCR,
			"DMA_CH111_SADR"			 => DMA_CH111_SADR,
			"DMA_CH111_DADR"			 => DMA_CH111_DADR,
			"DMA_CH111_ADICR"			 => DMA_CH111_ADICR,
			"DMA_CH111_CHCFGR"			 => DMA_CH111_CHCFGR,
			"DMA_CH111_SHADR"			 => DMA_CH111_SHADR,
			"DMA_CH111_CHCSR"			 => DMA_CH111_CHCSR,
			"DMA_CH112_RDCRCR"			 => DMA_CH112_RDCRCR,
			"DMA_CH112_SDCRCR"			 => DMA_CH112_SDCRCR,
			"DMA_HRR76"				 => DMA_HRR76,
			"DMA_CH112_SADR"			 => DMA_CH112_SADR,
			"DMA_CH112_DADR"			 => DMA_CH112_DADR,
			"DMA_CH112_ADICR"			 => DMA_CH112_ADICR,
			"DMA_CH112_CHCFGR"			 => DMA_CH112_CHCFGR,
			"DMA_CH112_SHADR"			 => DMA_CH112_SHADR,
			"DMA_CH112_CHCSR"			 => DMA_CH112_CHCSR,
			"DMA_CH113_RDCRCR"			 => DMA_CH113_RDCRCR,
			"DMA_CH113_SDCRCR"			 => DMA_CH113_SDCRCR,
			"DMA_CH113_SADR"			 => DMA_CH113_SADR,
			"DMA_CH113_DADR"			 => DMA_CH113_DADR,
			"DMA_HRR77"				 => DMA_HRR77,
			"DMA_CH113_ADICR"			 => DMA_CH113_ADICR,
			"DMA_CH113_CHCFGR"			 => DMA_CH113_CHCFGR,
			"DMA_CH113_SHADR"			 => DMA_CH113_SHADR,
			"DMA_CH113_CHCSR"			 => DMA_CH113_CHCSR,
			"DMA_CH114_RDCRCR"			 => DMA_CH114_RDCRCR,
			"DMA_CH114_SDCRCR"			 => DMA_CH114_SDCRCR,
			"DMA_CH114_SADR"			 => DMA_CH114_SADR,
			"DMA_CH114_DADR"			 => DMA_CH114_DADR,
			"DMU_HF_EER"				 => DMU_HF_EER,
			"DMU_HF_ERRSR"			 => DMU_HF_ERRSR,
			"DMU_HF_CLRE"				 => DMU_HF_CLRE,
			"DMU_HF_ECCR"				 => DMU_HF_ECCR,
			"DMU_HF_ECCS"				 => DMU_HF_ECCS,
			"DMU_HF_ECCC"				 => DMU_HF_ECCC,
			"DMU_HF_ECCW"				 => DMU_HF_ECCW,
			"DMU_HF_CCONTROL"			 => DMU_HF_CCONTROL,
			"DMU_HF_PSTATUS"			 => DMU_HF_PSTATUS,
			"DMU_HF_PCONTROL"			 => DMU_HF_PCONTROL,
			"DMU_HF_PWAIT"			 => DMU_HF_PWAIT,
			"DMU_HF_DWAIT"			 => DMU_HF_DWAIT,
			"DMU_HF_PROCONUSR"			 => DMU_HF_PROCONUSR,
			"DMU_HF_PROCONPF"			 => DMU_HF_PROCONPF,
			"DMU_HF_PROCONTP"			 => DMU_HF_PROCONTP,
			"DMU_HF_PROCONDF"			 => DMU_HF_PROCONDF,
			"DMU_HF_PROCONRAM"			 => DMU_HF_PROCONRAM,
			"DMU_HF_PROCONDBG"			 => DMU_HF_PROCONDBG,
			"DMU_HF_SUSPEND"			 => DMU_HF_SUSPEND,
			"DMU_HF_MARGIN"			 => DMU_HF_MARGIN,
			"DMU_HF_ACCEN1"			 => DMU_HF_ACCEN1,
			"DMU_HF_ACCEN0"			 => DMU_HF_ACCEN0,
			"DMU_HP0_PROCON_P0"			 => DMU_HP0_PROCON_P0,
			"DMU_HP0_PROCON_P1"			 => DMU_HP0_PROCON_P1,
			"DMU_HP0_PROCON_P2"			 => DMU_HP0_PROCON_P2,
			"DMU_HP0_PROCON_P3"			 => DMU_HP0_PROCON_P3,
			"DMU_HP0_PROCON_P4"			 => DMU_HP0_PROCON_P4,
			"DMU_HP0_PROCON_P5"			 => DMU_HP0_PROCON_P5,
			"DMU_HP0_PROCON_OTP0"			 => DMU_HP0_PROCON_OTP0,
			"DMU_HP0_PROCON_OTP1"			 => DMU_HP0_PROCON_OTP1,
			"DMU_HP0_PROCON_OTP2"			 => DMU_HP0_PROCON_OTP2,
			"DMU_HP0_PROCON_OTP3"			 => DMU_HP0_PROCON_OTP3,
			"DMU_HP0_PROCON_OTP4"			 => DMU_HP0_PROCON_OTP4,
			"DMU_HP0_PROCON_OTP5"			 => DMU_HP0_PROCON_OTP5,
			"DMU_HP0_PROCON_WOP0"			 => DMU_HP0_PROCON_WOP0,
			"DMU_HP0_PROCON_WOP1"			 => DMU_HP0_PROCON_WOP1,
			"DMU_HP0_PROCON_WOP2"			 => DMU_HP0_PROCON_WOP2,
			"DMU_HP0_PROCON_WOP3"			 => DMU_HP0_PROCON_WOP3,
			"DMU_HP0_PROCON_WOP4"			 => DMU_HP0_PROCON_WOP4,
			"DMU_HP0_PROCON_WOP5"			 => DMU_HP0_PROCON_WOP5,
			"DMU_HP0_ECPRIO_P0"			 => DMU_HP0_ECPRIO_P0,
			"DMU_HP0_ECPRIO_P1"			 => DMU_HP0_ECPRIO_P1,
			"DMU_HP0_ECPRIO_P2"			 => DMU_HP0_ECPRIO_P2,
			"DMU_HP0_ECPRIO_P3"			 => DMU_HP0_ECPRIO_P3,
			"DMU_HP0_ECPRIO_P4"			 => DMU_HP0_ECPRIO_P4,
			"DMU_HP0_ECPRIO_P5"			 => DMU_HP0_ECPRIO_P5,
			"DMU_HP1_PROCON_P0"			 => DMU_HP1_PROCON_P0,
			"DMU_HP1_PROCON_P1"			 => DMU_HP1_PROCON_P1,
			"DMU_HP1_PROCON_P2"			 => DMU_HP1_PROCON_P2,
			"DMU_HP1_PROCON_P3"			 => DMU_HP1_PROCON_P3,
			"DMU_HP1_PROCON_P4"			 => DMU_HP1_PROCON_P4,
			"DMU_HP1_PROCON_P5"			 => DMU_HP1_PROCON_P5,
			"DMU_HP1_PROCON_OTP0"			 => DMU_HP1_PROCON_OTP0,
			"DMU_HP1_PROCON_OTP1"			 => DMU_HP1_PROCON_OTP1,
			"DMU_HP1_PROCON_OTP2"			 => DMU_HP1_PROCON_OTP2,
			"DMU_HP1_PROCON_OTP3"			 => DMU_HP1_PROCON_OTP3,
			"DMU_HP1_PROCON_OTP4"			 => DMU_HP1_PROCON_OTP4,
			"DMU_HP1_PROCON_OTP5"			 => DMU_HP1_PROCON_OTP5,
			"DMU_HP1_PROCON_WOP0"			 => DMU_HP1_PROCON_WOP0,
			"DMU_HP1_PROCON_WOP1"			 => DMU_HP1_PROCON_WOP1,
			"DMU_HP1_PROCON_WOP2"			 => DMU_HP1_PROCON_WOP2,
			"DMU_HP1_PROCON_WOP3"			 => DMU_HP1_PROCON_WOP3,
			"DMU_HP1_PROCON_WOP4"			 => DMU_HP1_PROCON_WOP4,
			"DMU_HP1_PROCON_WOP5"			 => DMU_HP1_PROCON_WOP5,
			"DMU_HP1_ECPRIO_P0"			 => DMU_HP1_ECPRIO_P0,
			"DMU_HP1_ECPRIO_P1"			 => DMU_HP1_ECPRIO_P1,
			"DMU_HP1_ECPRIO_P2"			 => DMU_HP1_ECPRIO_P2,
			"DMU_HP1_ECPRIO_P3"			 => DMU_HP1_ECPRIO_P3,
			"DMU_HP1_ECPRIO_P4"			 => DMU_HP1_ECPRIO_P4,
			"DMU_HP1_ECPRIO_P5"			 => DMU_HP1_ECPRIO_P5,
			"DMU_SF_STATUS"			 => DMU_SF_STATUS,
			"DMU_SF_CONTROL"			 => DMU_SF_CONTROL,
			"DMU_SF_OPERATION"			 => DMU_SF_OPERATION,
			"DMU_SF_EER"				 => DMU_SF_EER,
			"DMU_SF_ERRSR"			 => DMU_SF_ERRSR,
			"DMU_SF_CLRE"				 => DMU_SF_CLRE,
			"DMU_SF_ECCR"				 => DMU_SF_ECCR,
			"DMU_SF_ECCS"				 => DMU_SF_ECCS,
			"DMU_SF_ECCC"				 => DMU_SF_ECCC,
			"DMU_SF_ECCW"				 => DMU_SF_ECCW,
			"DMU_SF_PROCONUSR"			 => DMU_SF_PROCONUSR,
			"DMU_SF_SUSPEND"			 => DMU_SF_SUSPEND,
			"DMU_SF_MARGIN"			 => DMU_SF_MARGIN,
			"DMU_SP_PROCONHSMCFG"			 => DMU_SP_PROCONHSMCFG,
			"DMU_SP_PROCONHSMCBS"			 => DMU_SP_PROCONHSMCBS,
			"DMU_SP_PROCONHSMCX0"			 => DMU_SP_PROCONHSMCX0,
			"DMU_SP_PROCONHSMCX1"			 => DMU_SP_PROCONHSMCX1,
			"DMU_SP_PROCONHSMCOTP0"			 => DMU_SP_PROCONHSMCOTP0,
			"DMU_SP_PROCONHSMCOTP1"			 => DMU_SP_PROCONHSMCOTP1,
			"DMU_SP_PROCONHSM"			 => DMU_SP_PROCONHSM,
			"MODULE_DMU"				 => MODULE_DMU,
			"DMU_HF_ID"				 => DMU_HF_ID,
			"DMU_HF_STATUS"			 => DMU_HF_STATUS,
			"DMU_HF_CONTROL"			 => DMU_HF_CONTROL,
			"DMU_HF_OPERATION"			 => DMU_HF_OPERATION,
			"DMU_HF_PROTECT"			 => DMU_HF_PROTECT,
			"DMU_HF_CONFIRM0"			 => DMU_HF_CONFIRM0,
			"DMU_HF_CONFIRM1"			 => DMU_HF_CONFIRM1,
			"DMU_HF_CONFIRM2"			 => DMU_HF_CONFIRM2,
			"DOM0_SCICTRL1_PECON"			 => DOM0_SCICTRL1_PECON,
			"DOM0_SCICTRL1_PRIORITY"			 => DOM0_SCICTRL1_PRIORITY,
			"DOM0_SCICTRL1_ERRADDR"			 => DOM0_SCICTRL1_ERRADDR,
			"DOM0_SCICTRL1_ERR"			 => DOM0_SCICTRL1_ERR,
			"DOM0_SCICTRL2_PECON"			 => DOM0_SCICTRL2_PECON,
			"DOM0_SCICTRL2_PRIORITY"			 => DOM0_SCICTRL2_PRIORITY,
			"DOM0_SCICTRL2_ERRADDR"			 => DOM0_SCICTRL2_ERRADDR,
			"DOM0_SCICTRL2_ERR"			 => DOM0_SCICTRL2_ERR,
			"DOM0_SCICTRL3_PECON"			 => DOM0_SCICTRL3_PECON,
			"DOM0_SCICTRL3_PRIORITY"			 => DOM0_SCICTRL3_PRIORITY,
			"DOM0_SCICTRL3_ERRADDR"			 => DOM0_SCICTRL3_ERRADDR,
			"DOM0_SCICTRL3_ERR"			 => DOM0_SCICTRL3_ERR,
			"DOM0_SCICTRL4_PECON"			 => DOM0_SCICTRL4_PECON,
			"DOM0_SCICTRL4_PRIORITY"			 => DOM0_SCICTRL4_PRIORITY,
			"DOM0_SCICTRL4_ERRADDR"			 => DOM0_SCICTRL4_ERRADDR,
			"DOM0_SCICTRL4_ERR"			 => DOM0_SCICTRL4_ERR,
			"DOM0_SCICTRL5_PECON"			 => DOM0_SCICTRL5_PECON,
			"DOM0_SCICTRL5_PRIORITY"			 => DOM0_SCICTRL5_PRIORITY,
			"DOM0_SCICTRL5_ERRADDR"			 => DOM0_SCICTRL5_ERRADDR,
			"DOM0_SCICTRL5_ERR"			 => DOM0_SCICTRL5_ERR,
			"DOM0_SCICTRL6_PECON"			 => DOM0_SCICTRL6_PECON,
			"DOM0_SCICTRL6_PRIORITY"			 => DOM0_SCICTRL6_PRIORITY,
			"DOM0_SCICTRL6_ERRADDR"			 => DOM0_SCICTRL6_ERRADDR,
			"DOM0_SCICTRL6_ERR"			 => DOM0_SCICTRL6_ERR,
			"DOM0_SCICTRL7_PECON"			 => DOM0_SCICTRL7_PECON,
			"DOM0_SCICTRL7_PRIORITY"			 => DOM0_SCICTRL7_PRIORITY,
			"DOM0_SCICTRL7_ERRADDR"			 => DOM0_SCICTRL7_ERRADDR,
			"DOM0_SCICTRL7_ERR"			 => DOM0_SCICTRL7_ERR,
			"DOM0_SCICTRL8_PECON"			 => DOM0_SCICTRL8_PECON,
			"DOM0_SCICTRL8_PRIORITY"			 => DOM0_SCICTRL8_PRIORITY,
			"DOM0_SCICTRL8_ERRADDR"			 => DOM0_SCICTRL8_ERRADDR,
			"DOM0_SCICTRL8_ERR"			 => DOM0_SCICTRL8_ERR,
			"DOM0_SCICTRL9_PECON"			 => DOM0_SCICTRL9_PECON,
			"DOM0_SCICTRL9_PRIORITY"			 => DOM0_SCICTRL9_PRIORITY,
			"DOM0_SCICTRL9_ERRADDR"			 => DOM0_SCICTRL9_ERRADDR,
			"DOM0_SCICTRL9_ERR"			 => DOM0_SCICTRL9_ERR,
			"DOM0_SCICTRL10_PECON"			 => DOM0_SCICTRL10_PECON,
			"DOM0_SCICTRL10_PRIORITY"			 => DOM0_SCICTRL10_PRIORITY,
			"DOM0_SCICTRL10_ERRADDR"			 => DOM0_SCICTRL10_ERRADDR,
			"DOM0_SCICTRL10_ERR"			 => DOM0_SCICTRL10_ERR,
			"DOM0_SCICTRL11_PECON"			 => DOM0_SCICTRL11_PECON,
			"DOM0_SCICTRL11_PRIORITY"			 => DOM0_SCICTRL11_PRIORITY,
			"DOM0_SCICTRL11_ERRADDR"			 => DOM0_SCICTRL11_ERRADDR,
			"DOM0_SCICTRL11_ERR"			 => DOM0_SCICTRL11_ERR,
			"DOM0_SCICTRL12_PECON"			 => DOM0_SCICTRL12_PECON,
			"DOM0_SCICTRL12_PRIORITY"			 => DOM0_SCICTRL12_PRIORITY,
			"DOM0_SCICTRL12_ERRADDR"			 => DOM0_SCICTRL12_ERRADDR,
			"DOM0_SCICTRL12_ERR"			 => DOM0_SCICTRL12_ERR,
			"DOM0_SCICTRL13_PECON"			 => DOM0_SCICTRL13_PECON,
			"DOM0_SCICTRL13_PRIORITY"			 => DOM0_SCICTRL13_PRIORITY,
			"DOM0_SCICTRL13_ERRADDR"			 => DOM0_SCICTRL13_ERRADDR,
			"DOM0_SCICTRL13_ERR"			 => DOM0_SCICTRL13_ERR,
			"DOM0_SCICTRL14_PECON"			 => DOM0_SCICTRL14_PECON,
			"DOM0_SCICTRL14_PRIORITY"			 => DOM0_SCICTRL14_PRIORITY,
			"DOM0_SCICTRL14_ERRADDR"			 => DOM0_SCICTRL14_ERRADDR,
			"DOM0_SCICTRL14_ERR"			 => DOM0_SCICTRL14_ERR,
			"DOM0_SCICTRL15_PECON"			 => DOM0_SCICTRL15_PECON,
			"DOM0_SCICTRL15_PRIORITY"			 => DOM0_SCICTRL15_PRIORITY,
			"DOM0_SCICTRL15_ERRADDR"			 => DOM0_SCICTRL15_ERRADDR,
			"DOM0_SCICTRL15_ERR"			 => DOM0_SCICTRL15_ERR,
			"DOM0_ID"				 => DOM0_ID,
			"DOM0_PESTAT"				 => DOM0_PESTAT,
			"DOM0_TIDSTAT"			 => DOM0_TIDSTAT,
			"DOM0_TIDEN"				 => DOM0_TIDEN,
			"DOM0_BRCON"				 => DOM0_BRCON,
			"DOM0_ACCEN0"				 => DOM0_ACCEN0,
			"DOM0_ACCEN1"				 => DOM0_ACCEN1,
			"MODULE_DOM0"				 => MODULE_DOM0,
			"DOM0_SCICTRL0_PECON"			 => DOM0_SCICTRL0_PECON,
			"DOM0_SCICTRL0_PRIORITY"			 => DOM0_SCICTRL0_PRIORITY,
			"DOM0_SCICTRL0_ERRADDR"			 => DOM0_SCICTRL0_ERRADDR,
			"DOM0_SCICTRL0_ERR"			 => DOM0_SCICTRL0_ERR,
			"EDSADC_CH5_GAINCAL"			 => EDSADC_CH5_GAINCAL,
			"EDSADC_GLOBRC"			 => EDSADC_GLOBRC,
			"EDSADC_CH5_GAINCTR"			 => EDSADC_CH5_GAINCTR,
			"EDSADC_CH5_GAINCORR"			 => EDSADC_CH5_GAINCORR,
			"EDSADC_CH5_TSTMP"			 => EDSADC_CH5_TSTMP,
			"EDSADC_CH5_TSCNT"			 => EDSADC_CH5_TSCNT,
			"EDSADC_CH5_FCFGA"			 => EDSADC_CH5_FCFGA,
			"EDSADC_ACCPROT"			 => EDSADC_ACCPROT,
			"EDSADC_CH5_BOUNDSEL"			 => EDSADC_CH5_BOUNDSEL,
			"EDSADC_CH5_RESA"			 => EDSADC_CH5_RESA,
			"EDSADC_CH5_CGSYNC"			 => EDSADC_CH5_CGSYNC,
			"EDSADC_CH5_RECTCFG"			 => EDSADC_CH5_RECTCFG,
			"EDSADC_CGCFG"			 => EDSADC_CGCFG,
			"EDSADC_CH5_VCM"			 => EDSADC_CH5_VCM,
			"EDSADC_EVFLAG"			 => EDSADC_EVFLAG,
			"EDSADC_EVFLAGCLR"			 => EDSADC_EVFLAGCLR,
			"EDSADC_CH0_MODCFG"			 => EDSADC_CH0_MODCFG,
			"EDSADC_CH0_DICFG"			 => EDSADC_CH0_DICFG,
			"EDSADC_CH0_FCFGM"			 => EDSADC_CH0_FCFGM,
			"EDSADC_CH0_FCFGC"			 => EDSADC_CH0_FCFGC,
			"EDSADC_CH0_FCNTC"			 => EDSADC_CH0_FCNTC,
			"EDSADC_CH0_OVSCFG"			 => EDSADC_CH0_OVSCFG,
			"EDSADC_CH0_IWCTR"			 => EDSADC_CH0_IWCTR,
			"EDSADC_CH0_IIVAL"			 => EDSADC_CH0_IIVAL,
			"EDSADC_CH0_ISTAT"			 => EDSADC_CH0_ISTAT,
			"EDSADC_CH0_RFC"			 => EDSADC_CH0_RFC,
			"EDSADC_CH0_RESM"			 => EDSADC_CH0_RESM,
			"EDSADC_CH0_OFFCOMP"			 => EDSADC_CH0_OFFCOMP,
			"EDSADC_CH0_GAINCAL"			 => EDSADC_CH0_GAINCAL,
			"EDSADC_CH0_GAINCTR"			 => EDSADC_CH0_GAINCTR,
			"EDSADC_CH0_GAINCORR"			 => EDSADC_CH0_GAINCORR,
			"EDSADC_CH0_TSTMP"			 => EDSADC_CH0_TSTMP,
			"EDSADC_CH0_TSCNT"			 => EDSADC_CH0_TSCNT,
			"EDSADC_CH0_FCFGA"			 => EDSADC_CH0_FCFGA,
			"EDSADC_CH0_BOUNDSEL"			 => EDSADC_CH0_BOUNDSEL,
			"EDSADC_CH0_RESA"			 => EDSADC_CH0_RESA,
			"EDSADC_CH0_CGSYNC"			 => EDSADC_CH0_CGSYNC,
			"EDSADC_CH0_RECTCFG"			 => EDSADC_CH0_RECTCFG,
			"EDSADC_CH0_VCM"			 => EDSADC_CH0_VCM,
			"EDSADC_CH1_MODCFG"			 => EDSADC_CH1_MODCFG,
			"EDSADC_CH1_DICFG"			 => EDSADC_CH1_DICFG,
			"EDSADC_CH1_FCFGM"			 => EDSADC_CH1_FCFGM,
			"EDSADC_CH1_FCFGC"			 => EDSADC_CH1_FCFGC,
			"EDSADC_CH1_FCNTC"			 => EDSADC_CH1_FCNTC,
			"EDSADC_CH1_OVSCFG"			 => EDSADC_CH1_OVSCFG,
			"EDSADC_CH1_IWCTR"			 => EDSADC_CH1_IWCTR,
			"EDSADC_CH1_IIVAL"			 => EDSADC_CH1_IIVAL,
			"EDSADC_CH1_ISTAT"			 => EDSADC_CH1_ISTAT,
			"EDSADC_CH1_RFC"			 => EDSADC_CH1_RFC,
			"EDSADC_CH1_RESM"			 => EDSADC_CH1_RESM,
			"EDSADC_CH1_OFFCOMP"			 => EDSADC_CH1_OFFCOMP,
			"EDSADC_CH1_GAINCAL"			 => EDSADC_CH1_GAINCAL,
			"EDSADC_CH1_GAINCTR"			 => EDSADC_CH1_GAINCTR,
			"EDSADC_CH1_GAINCORR"			 => EDSADC_CH1_GAINCORR,
			"EDSADC_CH1_TSTMP"			 => EDSADC_CH1_TSTMP,
			"EDSADC_CH1_TSCNT"			 => EDSADC_CH1_TSCNT,
			"EDSADC_CH1_FCFGA"			 => EDSADC_CH1_FCFGA,
			"EDSADC_CH1_BOUNDSEL"			 => EDSADC_CH1_BOUNDSEL,
			"EDSADC_CH1_RESA"			 => EDSADC_CH1_RESA,
			"EDSADC_CH1_CGSYNC"			 => EDSADC_CH1_CGSYNC,
			"EDSADC_CH1_RECTCFG"			 => EDSADC_CH1_RECTCFG,
			"EDSADC_CH1_VCM"			 => EDSADC_CH1_VCM,
			"EDSADC_CH2_MODCFG"			 => EDSADC_CH2_MODCFG,
			"EDSADC_CH2_DICFG"			 => EDSADC_CH2_DICFG,
			"EDSADC_CH2_FCFGM"			 => EDSADC_CH2_FCFGM,
			"EDSADC_CH2_FCFGC"			 => EDSADC_CH2_FCFGC,
			"EDSADC_CH2_FCNTC"			 => EDSADC_CH2_FCNTC,
			"EDSADC_CH2_OVSCFG"			 => EDSADC_CH2_OVSCFG,
			"EDSADC_CH2_IWCTR"			 => EDSADC_CH2_IWCTR,
			"EDSADC_CH2_IIVAL"			 => EDSADC_CH2_IIVAL,
			"EDSADC_CH2_ISTAT"			 => EDSADC_CH2_ISTAT,
			"EDSADC_CH2_RFC"			 => EDSADC_CH2_RFC,
			"EDSADC_CH2_RESM"			 => EDSADC_CH2_RESM,
			"EDSADC_CH2_OFFCOMP"			 => EDSADC_CH2_OFFCOMP,
			"EDSADC_CH2_GAINCAL"			 => EDSADC_CH2_GAINCAL,
			"EDSADC_CH2_GAINCTR"			 => EDSADC_CH2_GAINCTR,
			"EDSADC_CH2_GAINCORR"			 => EDSADC_CH2_GAINCORR,
			"EDSADC_CH2_TSTMP"			 => EDSADC_CH2_TSTMP,
			"EDSADC_CH2_TSCNT"			 => EDSADC_CH2_TSCNT,
			"EDSADC_CH2_FCFGA"			 => EDSADC_CH2_FCFGA,
			"EDSADC_CH2_BOUNDSEL"			 => EDSADC_CH2_BOUNDSEL,
			"EDSADC_CH2_RESA"			 => EDSADC_CH2_RESA,
			"EDSADC_CH2_CGSYNC"			 => EDSADC_CH2_CGSYNC,
			"EDSADC_CH2_RECTCFG"			 => EDSADC_CH2_RECTCFG,
			"EDSADC_CH2_VCM"			 => EDSADC_CH2_VCM,
			"EDSADC_CH3_MODCFG"			 => EDSADC_CH3_MODCFG,
			"EDSADC_CH3_DICFG"			 => EDSADC_CH3_DICFG,
			"EDSADC_CH3_FCFGM"			 => EDSADC_CH3_FCFGM,
			"EDSADC_CH3_FCFGC"			 => EDSADC_CH3_FCFGC,
			"EDSADC_CH3_FCNTC"			 => EDSADC_CH3_FCNTC,
			"EDSADC_CH3_OVSCFG"			 => EDSADC_CH3_OVSCFG,
			"EDSADC_CH3_IWCTR"			 => EDSADC_CH3_IWCTR,
			"EDSADC_CH3_IIVAL"			 => EDSADC_CH3_IIVAL,
			"EDSADC_CH3_ISTAT"			 => EDSADC_CH3_ISTAT,
			"EDSADC_CH3_RFC"			 => EDSADC_CH3_RFC,
			"EDSADC_CH3_RESM"			 => EDSADC_CH3_RESM,
			"EDSADC_CH3_OFFCOMP"			 => EDSADC_CH3_OFFCOMP,
			"MODULE_EDSADC"			 => MODULE_EDSADC,
			"EDSADC_CH3_GAINCAL"			 => EDSADC_CH3_GAINCAL,
			"EDSADC_CH3_GAINCTR"			 => EDSADC_CH3_GAINCTR,
			"EDSADC_CH3_GAINCORR"			 => EDSADC_CH3_GAINCORR,
			"EDSADC_CH3_TSTMP"			 => EDSADC_CH3_TSTMP,
			"EDSADC_CH3_TSCNT"			 => EDSADC_CH3_TSCNT,
			"EDSADC_CH3_FCFGA"			 => EDSADC_CH3_FCFGA,
			"EDSADC_CH3_BOUNDSEL"			 => EDSADC_CH3_BOUNDSEL,
			"EDSADC_CH3_RESA"			 => EDSADC_CH3_RESA,
			"EDSADC_CH3_CGSYNC"			 => EDSADC_CH3_CGSYNC,
			"EDSADC_CH3_RECTCFG"			 => EDSADC_CH3_RECTCFG,
			"EDSADC_CH3_VCM"			 => EDSADC_CH3_VCM,
			"EDSADC_CH4_MODCFG"			 => EDSADC_CH4_MODCFG,
			"EDSADC_CH4_DICFG"			 => EDSADC_CH4_DICFG,
			"EDSADC_CLC"				 => EDSADC_CLC,
			"EDSADC_CH4_FCFGM"			 => EDSADC_CH4_FCFGM,
			"EDSADC_CH4_FCFGC"			 => EDSADC_CH4_FCFGC,
			"EDSADC_CH4_FCNTC"			 => EDSADC_CH4_FCNTC,
			"EDSADC_CH4_OVSCFG"			 => EDSADC_CH4_OVSCFG,
			"EDSADC_ID"				 => EDSADC_ID,
			"EDSADC_CH4_IWCTR"			 => EDSADC_CH4_IWCTR,
			"EDSADC_CH4_IIVAL"			 => EDSADC_CH4_IIVAL,
			"EDSADC_CH4_ISTAT"			 => EDSADC_CH4_ISTAT,
			"EDSADC_CH4_RFC"			 => EDSADC_CH4_RFC,
			"EDSADC_CH4_RESM"			 => EDSADC_CH4_RESM,
			"EDSADC_OCS"				 => EDSADC_OCS,
			"EDSADC_CH4_OFFCOMP"			 => EDSADC_CH4_OFFCOMP,
			"EDSADC_CH4_GAINCAL"			 => EDSADC_CH4_GAINCAL,
			"EDSADC_CH4_GAINCTR"			 => EDSADC_CH4_GAINCTR,
			"EDSADC_CH4_GAINCORR"			 => EDSADC_CH4_GAINCORR,
			"EDSADC_KRSTCLR"			 => EDSADC_KRSTCLR,
			"EDSADC_CH4_TSTMP"			 => EDSADC_CH4_TSTMP,
			"EDSADC_CH4_TSCNT"			 => EDSADC_CH4_TSCNT,
			"EDSADC_CH4_FCFGA"			 => EDSADC_CH4_FCFGA,
			"EDSADC_CH4_BOUNDSEL"			 => EDSADC_CH4_BOUNDSEL,
			"EDSADC_KRST1"			 => EDSADC_KRST1,
			"EDSADC_CH4_RESA"			 => EDSADC_CH4_RESA,
			"EDSADC_CH4_CGSYNC"			 => EDSADC_CH4_CGSYNC,
			"EDSADC_CH4_RECTCFG"			 => EDSADC_CH4_RECTCFG,
			"EDSADC_CH4_VCM"			 => EDSADC_CH4_VCM,
			"EDSADC_KRST0"			 => EDSADC_KRST0,
			"EDSADC_CH5_MODCFG"			 => EDSADC_CH5_MODCFG,
			"EDSADC_CH5_DICFG"			 => EDSADC_CH5_DICFG,
			"EDSADC_CH5_FCFGM"			 => EDSADC_CH5_FCFGM,
			"EDSADC_CH5_FCFGC"			 => EDSADC_CH5_FCFGC,
			"EDSADC_CH5_FCNTC"			 => EDSADC_CH5_FCNTC,
			"EDSADC_ACCEN0"			 => EDSADC_ACCEN0,
			"EDSADC_CH5_OVSCFG"			 => EDSADC_CH5_OVSCFG,
			"EDSADC_CH5_IWCTR"			 => EDSADC_CH5_IWCTR,
			"EDSADC_CH5_IIVAL"			 => EDSADC_CH5_IIVAL,
			"EDSADC_CH5_ISTAT"			 => EDSADC_CH5_ISTAT,
			"EDSADC_GLOBCFG"			 => EDSADC_GLOBCFG,
			"EDSADC_CH5_RFC"			 => EDSADC_CH5_RFC,
			"EDSADC_CH5_RESM"			 => EDSADC_CH5_RESM,
			"EDSADC_CH5_OFFCOMP"			 => EDSADC_CH5_OFFCOMP,
			"ERAY0_RDDS_1S0"			 => ERAY0_RDDS_1S0,
			"ERAY0_RDDS_1S1"			 => ERAY0_RDDS_1S1,
			"ERAY0_SIR"				 => ERAY0_SIR,
			"ERAY0_RDDS_1S2"			 => ERAY0_RDDS_1S2,
			"ERAY0_RDDS_1S3"			 => ERAY0_RDDS_1S3,
			"ERAY0_RDDS_1S4"			 => ERAY0_RDDS_1S4,
			"ERAY0_RDDS_1S5"			 => ERAY0_RDDS_1S5,
			"ERAY0_EILS"				 => ERAY0_EILS,
			"ERAY0_RDDS_1S6"			 => ERAY0_RDDS_1S6,
			"ERAY0_RDDS_1S7"			 => ERAY0_RDDS_1S7,
			"ERAY0_RDDS_1S8"			 => ERAY0_RDDS_1S8,
			"ERAY0_RDDS_1S9"			 => ERAY0_RDDS_1S9,
			"ERAY0_SILS"				 => ERAY0_SILS,
			"ERAY0_RDDS_1S10"			 => ERAY0_RDDS_1S10,
			"ERAY0_RDDS_1S11"			 => ERAY0_RDDS_1S11,
			"ERAY0_RDDS_1S12"			 => ERAY0_RDDS_1S12,
			"ERAY0_RDDS_1S13"			 => ERAY0_RDDS_1S13,
			"ERAY0_RDDS_1S14"			 => ERAY0_RDDS_1S14,
			"ERAY0_EIES"				 => ERAY0_EIES,
			"ERAY0_RDDS_1S15"			 => ERAY0_RDDS_1S15,
			"ERAY0_RDDS_1S16"			 => ERAY0_RDDS_1S16,
			"ERAY0_RDDS_1S17"			 => ERAY0_RDDS_1S17,
			"ERAY0_RDDS_1S18"			 => ERAY0_RDDS_1S18,
			"ERAY0_EIER"				 => ERAY0_EIER,
			"ERAY0_RDDS_1S19"			 => ERAY0_RDDS_1S19,
			"ERAY0_RDDS_1S20"			 => ERAY0_RDDS_1S20,
			"ERAY0_RDDS_1S21"			 => ERAY0_RDDS_1S21,
			"ERAY0_RDDS_1S22"			 => ERAY0_RDDS_1S22,
			"ERAY0_SIES"				 => ERAY0_SIES,
			"ERAY0_RDDS_1S23"			 => ERAY0_RDDS_1S23,
			"ERAY0_RDDS_1S24"			 => ERAY0_RDDS_1S24,
			"ERAY0_RDDS_1S25"			 => ERAY0_RDDS_1S25,
			"ERAY0_RDDS_1S26"			 => ERAY0_RDDS_1S26,
			"ERAY0_SIER"				 => ERAY0_SIER,
			"ERAY0_RDDS_1S27"			 => ERAY0_RDDS_1S27,
			"ERAY0_RDDS_1S28"			 => ERAY0_RDDS_1S28,
			"ERAY0_RDDS_1S29"			 => ERAY0_RDDS_1S29,
			"ERAY0_RDDS_1S30"			 => ERAY0_RDDS_1S30,
			"ERAY0_RDDS_1S31"			 => ERAY0_RDDS_1S31,
			"ERAY0_ILE"				 => ERAY0_ILE,
			"ERAY0_RDDS_1S32"			 => ERAY0_RDDS_1S32,
			"ERAY0_RDDS_1S33"			 => ERAY0_RDDS_1S33,
			"ERAY0_RDDS_1S34"			 => ERAY0_RDDS_1S34,
			"ERAY0_RDDS_1S35"			 => ERAY0_RDDS_1S35,
			"ERAY0_T0C"				 => ERAY0_T0C,
			"ERAY0_RDDS_1S36"			 => ERAY0_RDDS_1S36,
			"ERAY0_RDDS_1S37"			 => ERAY0_RDDS_1S37,
			"ERAY0_RDDS_1S38"			 => ERAY0_RDDS_1S38,
			"ERAY0_RDDS_1S39"			 => ERAY0_RDDS_1S39,
			"ERAY0_T1C"				 => ERAY0_T1C,
			"ERAY0_RDDS_1S40"			 => ERAY0_RDDS_1S40,
			"ERAY0_RDDS_1S41"			 => ERAY0_RDDS_1S41,
			"ERAY0_RDDS_1S42"			 => ERAY0_RDDS_1S42,
			"ERAY0_RDDS_1S43"			 => ERAY0_RDDS_1S43,
			"ERAY0_RDDS_1S44"			 => ERAY0_RDDS_1S44,
			"ERAY0_STPW1"				 => ERAY0_STPW1,
			"ERAY0_RDDS_1S45"			 => ERAY0_RDDS_1S45,
			"ERAY0_RDDS_1S46"			 => ERAY0_RDDS_1S46,
			"ERAY0_RDDS_1S47"			 => ERAY0_RDDS_1S47,
			"ERAY0_RDDS_1S48"			 => ERAY0_RDDS_1S48,
			"ERAY0_STPW2"				 => ERAY0_STPW2,
			"ERAY0_RDDS_1S49"			 => ERAY0_RDDS_1S49,
			"ERAY0_RDDS_1S50"			 => ERAY0_RDDS_1S50,
			"ERAY0_RDDS_1S51"			 => ERAY0_RDDS_1S51,
			"ERAY0_RDDS_1S52"			 => ERAY0_RDDS_1S52,
			"ERAY0_SUCC1"				 => ERAY0_SUCC1,
			"ERAY0_RDDS_1S53"			 => ERAY0_RDDS_1S53,
			"ERAY0_RDDS_1S54"			 => ERAY0_RDDS_1S54,
			"ERAY0_RDDS_1S55"			 => ERAY0_RDDS_1S55,
			"ERAY0_RDDS_1S56"			 => ERAY0_RDDS_1S56,
			"ERAY0_SUCC2"				 => ERAY0_SUCC2,
			"ERAY0_RDDS_1S57"			 => ERAY0_RDDS_1S57,
			"ERAY0_RDDS_1S58"			 => ERAY0_RDDS_1S58,
			"ERAY0_RDDS_1S59"			 => ERAY0_RDDS_1S59,
			"ERAY0_RDDS_1S60"			 => ERAY0_RDDS_1S60,
			"ERAY0_RDDS_1S61"			 => ERAY0_RDDS_1S61,
			"ERAY0_SUCC3"				 => ERAY0_SUCC3,
			"ERAY0_RDDS_1S62"			 => ERAY0_RDDS_1S62,
			"ERAY0_RDDS_1S63"			 => ERAY0_RDDS_1S63,
			"ERAY0_RDHS1"				 => ERAY0_RDHS1,
			"ERAY0_RDHS2"				 => ERAY0_RDHS2,
			"ERAY0_RDHS3"				 => ERAY0_RDHS3,
			"ERAY0_MBS"				 => ERAY0_MBS,
			"ERAY0_NEMC"				 => ERAY0_NEMC,
			"ERAY0_OBCM"				 => ERAY0_OBCM,
			"ERAY0_OBCR"				 => ERAY0_OBCR,
			"ERAY0_OTSS"				 => ERAY0_OTSS,
			"ERAY0_OCS"				 => ERAY0_OCS,
			"ERAY0_KRSTCLR"			 => ERAY0_KRSTCLR,
			"ERAY0_KRST1"				 => ERAY0_KRST1,
			"ERAY0_KRST0"				 => ERAY0_KRST0,
			"ERAY0_ACCEN0"			 => ERAY0_ACCEN0,
			"ERAY0_PRTC1"				 => ERAY0_PRTC1,
			"ERAY0_PRTC2"				 => ERAY0_PRTC2,
			"ERAY0_MHDC"				 => ERAY0_MHDC,
			"ERAY0_GTUC01"			 => ERAY0_GTUC01,
			"ERAY0_GTUC02"			 => ERAY0_GTUC02,
			"ERAY0_GTUC03"			 => ERAY0_GTUC03,
			"ERAY0_GTUC04"			 => ERAY0_GTUC04,
			"ERAY0_GTUC05"			 => ERAY0_GTUC05,
			"ERAY0_GTUC06"			 => ERAY0_GTUC06,
			"ERAY0_GTUC07"			 => ERAY0_GTUC07,
			"ERAY0_GTUC08"			 => ERAY0_GTUC08,
			"ERAY0_GTUC09"			 => ERAY0_GTUC09,
			"ERAY0_GTUC10"			 => ERAY0_GTUC10,
			"ERAY0_GTUC11"			 => ERAY0_GTUC11,
			"ERAY0_CCSV"				 => ERAY0_CCSV,
			"ERAY0_CCEV"				 => ERAY0_CCEV,
			"ERAY0_SCV"				 => ERAY0_SCV,
			"ERAY0_MTCCV"				 => ERAY0_MTCCV,
			"ERAY0_RCV"				 => ERAY0_RCV,
			"ERAY0_OCV"				 => ERAY0_OCV,
			"ERAY0_SFS"				 => ERAY0_SFS,
			"ERAY0_SWNIT"				 => ERAY0_SWNIT,
			"ERAY0_ACS"				 => ERAY0_ACS,
			"ERAY0_ESID_1S0"			 => ERAY0_ESID_1S0,
			"ERAY0_ESID_1S1"			 => ERAY0_ESID_1S1,
			"ERAY0_ESID_1S2"			 => ERAY0_ESID_1S2,
			"ERAY0_ESID_1S3"			 => ERAY0_ESID_1S3,
			"ERAY0_ESID_1S4"			 => ERAY0_ESID_1S4,
			"ERAY0_ESID_1S5"			 => ERAY0_ESID_1S5,
			"ERAY0_ESID_1S6"			 => ERAY0_ESID_1S6,
			"ERAY0_ESID_1S7"			 => ERAY0_ESID_1S7,
			"ERAY0_ESID_1S8"			 => ERAY0_ESID_1S8,
			"ERAY0_ESID_1S9"			 => ERAY0_ESID_1S9,
			"ERAY0_ESID_1S10"			 => ERAY0_ESID_1S10,
			"ERAY0_ESID_1S11"			 => ERAY0_ESID_1S11,
			"ERAY0_ESID_1S12"			 => ERAY0_ESID_1S12,
			"ERAY0_ESID_1S13"			 => ERAY0_ESID_1S13,
			"ERAY0_ESID_1S14"			 => ERAY0_ESID_1S14,
			"ERAY0_OSID_1S0"			 => ERAY0_OSID_1S0,
			"ERAY0_OSID_1S1"			 => ERAY0_OSID_1S1,
			"ERAY0_OSID_1S2"			 => ERAY0_OSID_1S2,
			"ERAY0_OSID_1S3"			 => ERAY0_OSID_1S3,
			"ERAY0_OSID_1S4"			 => ERAY0_OSID_1S4,
			"ERAY0_OSID_1S5"			 => ERAY0_OSID_1S5,
			"ERAY0_OSID_1S6"			 => ERAY0_OSID_1S6,
			"ERAY0_OSID_1S7"			 => ERAY0_OSID_1S7,
			"ERAY0_OSID_1S8"			 => ERAY0_OSID_1S8,
			"ERAY0_OSID_1S9"			 => ERAY0_OSID_1S9,
			"ERAY0_OSID_1S10"			 => ERAY0_OSID_1S10,
			"ERAY0_OSID_1S11"			 => ERAY0_OSID_1S11,
			"ERAY0_OSID_1S12"			 => ERAY0_OSID_1S12,
			"ERAY0_OSID_1S13"			 => ERAY0_OSID_1S13,
			"ERAY0_OSID_1S14"			 => ERAY0_OSID_1S14,
			"ERAY0_NMV_1S0"			 => ERAY0_NMV_1S0,
			"ERAY0_NMV_1S1"			 => ERAY0_NMV_1S1,
			"ERAY0_NMV_1S2"			 => ERAY0_NMV_1S2,
			"ERAY0_MRC"				 => ERAY0_MRC,
			"ERAY0_FRF"				 => ERAY0_FRF,
			"ERAY0_FRFM"				 => ERAY0_FRFM,
			"ERAY0_FCL"				 => ERAY0_FCL,
			"ERAY0_MHDS"				 => ERAY0_MHDS,
			"ERAY0_LDTS"				 => ERAY0_LDTS,
			"ERAY0_FSR"				 => ERAY0_FSR,
			"ERAY0_MHDF"				 => ERAY0_MHDF,
			"ERAY0_TXRQ1"				 => ERAY0_TXRQ1,
			"ERAY0_TXRQ2"				 => ERAY0_TXRQ2,
			"ERAY0_TXRQ3"				 => ERAY0_TXRQ3,
			"ERAY0_TXRQ4"				 => ERAY0_TXRQ4,
			"ERAY0_NDAT1"				 => ERAY0_NDAT1,
			"ERAY0_NDAT2"				 => ERAY0_NDAT2,
			"ERAY0_NDAT3"				 => ERAY0_NDAT3,
			"ERAY0_NDAT4"				 => ERAY0_NDAT4,
			"ERAY0_MBSC1"				 => ERAY0_MBSC1,
			"ERAY0_MBSC2"				 => ERAY0_MBSC2,
			"ERAY0_MBSC3"				 => ERAY0_MBSC3,
			"ERAY0_MBSC4"				 => ERAY0_MBSC4,
			"ERAY0_NDIC1"				 => ERAY0_NDIC1,
			"ERAY0_NDIC2"				 => ERAY0_NDIC2,
			"ERAY0_NDIC3"				 => ERAY0_NDIC3,
			"ERAY0_NDIC4"				 => ERAY0_NDIC4,
			"ERAY0_MSIC1"				 => ERAY0_MSIC1,
			"ERAY0_MSIC2"				 => ERAY0_MSIC2,
			"ERAY0_MSIC3"				 => ERAY0_MSIC3,
			"ERAY0_MSIC4"				 => ERAY0_MSIC4,
			"ERAY0_CREL"				 => ERAY0_CREL,
			"ERAY0_ENDN"				 => ERAY0_ENDN,
			"ERAY0_WRDS_1S0"			 => ERAY0_WRDS_1S0,
			"ERAY0_WRDS_1S1"			 => ERAY0_WRDS_1S1,
			"ERAY0_WRDS_1S2"			 => ERAY0_WRDS_1S2,
			"ERAY0_WRDS_1S3"			 => ERAY0_WRDS_1S3,
			"ERAY0_WRDS_1S4"			 => ERAY0_WRDS_1S4,
			"ERAY0_WRDS_1S5"			 => ERAY0_WRDS_1S5,
			"ERAY0_WRDS_1S6"			 => ERAY0_WRDS_1S6,
			"ERAY0_WRDS_1S7"			 => ERAY0_WRDS_1S7,
			"ERAY0_WRDS_1S8"			 => ERAY0_WRDS_1S8,
			"ERAY0_WRDS_1S9"			 => ERAY0_WRDS_1S9,
			"ERAY0_WRDS_1S10"			 => ERAY0_WRDS_1S10,
			"ERAY0_WRDS_1S11"			 => ERAY0_WRDS_1S11,
			"ERAY0_WRDS_1S12"			 => ERAY0_WRDS_1S12,
			"ERAY0_WRDS_1S13"			 => ERAY0_WRDS_1S13,
			"ERAY0_WRDS_1S14"			 => ERAY0_WRDS_1S14,
			"ERAY0_WRDS_1S15"			 => ERAY0_WRDS_1S15,
			"ERAY0_WRDS_1S16"			 => ERAY0_WRDS_1S16,
			"ERAY0_WRDS_1S17"			 => ERAY0_WRDS_1S17,
			"ERAY0_WRDS_1S18"			 => ERAY0_WRDS_1S18,
			"ERAY0_WRDS_1S19"			 => ERAY0_WRDS_1S19,
			"ERAY0_WRDS_1S20"			 => ERAY0_WRDS_1S20,
			"MODULE_ERAY0"			 => MODULE_ERAY0,
			"ERAY0_WRDS_1S21"			 => ERAY0_WRDS_1S21,
			"ERAY0_WRDS_1S22"			 => ERAY0_WRDS_1S22,
			"ERAY0_WRDS_1S23"			 => ERAY0_WRDS_1S23,
			"ERAY0_WRDS_1S24"			 => ERAY0_WRDS_1S24,
			"ERAY0_WRDS_1S25"			 => ERAY0_WRDS_1S25,
			"ERAY0_WRDS_1S26"			 => ERAY0_WRDS_1S26,
			"ERAY0_WRDS_1S27"			 => ERAY0_WRDS_1S27,
			"ERAY0_WRDS_1S28"			 => ERAY0_WRDS_1S28,
			"ERAY0_WRDS_1S29"			 => ERAY0_WRDS_1S29,
			"ERAY0_WRDS_1S30"			 => ERAY0_WRDS_1S30,
			"ERAY0_WRDS_1S31"			 => ERAY0_WRDS_1S31,
			"ERAY0_WRDS_1S32"			 => ERAY0_WRDS_1S32,
			"ERAY0_WRDS_1S33"			 => ERAY0_WRDS_1S33,
			"ERAY0_CLC"				 => ERAY0_CLC,
			"ERAY0_WRDS_1S34"			 => ERAY0_WRDS_1S34,
			"ERAY0_WRDS_1S35"			 => ERAY0_WRDS_1S35,
			"ERAY0_WRDS_1S36"			 => ERAY0_WRDS_1S36,
			"ERAY0_WRDS_1S37"			 => ERAY0_WRDS_1S37,
			"ERAY0_CUST1"				 => ERAY0_CUST1,
			"ERAY0_WRDS_1S38"			 => ERAY0_WRDS_1S38,
			"ERAY0_WRDS_1S39"			 => ERAY0_WRDS_1S39,
			"ERAY0_WRDS_1S40"			 => ERAY0_WRDS_1S40,
			"ERAY0_WRDS_1S41"			 => ERAY0_WRDS_1S41,
			"ERAY0_ID"				 => ERAY0_ID,
			"ERAY0_WRDS_1S42"			 => ERAY0_WRDS_1S42,
			"ERAY0_WRDS_1S43"			 => ERAY0_WRDS_1S43,
			"ERAY0_WRDS_1S44"			 => ERAY0_WRDS_1S44,
			"ERAY0_WRDS_1S45"			 => ERAY0_WRDS_1S45,
			"ERAY0_CUST3"				 => ERAY0_CUST3,
			"ERAY0_WRDS_1S46"			 => ERAY0_WRDS_1S46,
			"ERAY0_WRDS_1S47"			 => ERAY0_WRDS_1S47,
			"ERAY0_WRDS_1S48"			 => ERAY0_WRDS_1S48,
			"ERAY0_WRDS_1S49"			 => ERAY0_WRDS_1S49,
			"ERAY0_WRDS_1S50"			 => ERAY0_WRDS_1S50,
			"ERAY0_TEST1"				 => ERAY0_TEST1,
			"ERAY0_WRDS_1S51"			 => ERAY0_WRDS_1S51,
			"ERAY0_WRDS_1S52"			 => ERAY0_WRDS_1S52,
			"ERAY0_WRDS_1S53"			 => ERAY0_WRDS_1S53,
			"ERAY0_WRDS_1S54"			 => ERAY0_WRDS_1S54,
			"ERAY0_TEST2"				 => ERAY0_TEST2,
			"ERAY0_WRDS_1S55"			 => ERAY0_WRDS_1S55,
			"ERAY0_WRDS_1S56"			 => ERAY0_WRDS_1S56,
			"ERAY0_WRDS_1S57"			 => ERAY0_WRDS_1S57,
			"ERAY0_WRDS_1S58"			 => ERAY0_WRDS_1S58,
			"ERAY0_LCK"				 => ERAY0_LCK,
			"ERAY0_WRDS_1S59"			 => ERAY0_WRDS_1S59,
			"ERAY0_WRDS_1S60"			 => ERAY0_WRDS_1S60,
			"ERAY0_WRDS_1S61"			 => ERAY0_WRDS_1S61,
			"ERAY0_WRDS_1S62"			 => ERAY0_WRDS_1S62,
			"ERAY0_WRDS_1S63"			 => ERAY0_WRDS_1S63,
			"ERAY0_EIR"				 => ERAY0_EIR,
			"ERAY0_WRHS1"				 => ERAY0_WRHS1,
			"ERAY0_WRHS2"				 => ERAY0_WRHS2,
			"ERAY0_WRHS3"				 => ERAY0_WRHS3,
			"ERAY0_IBCM"				 => ERAY0_IBCM,
			"ERAY0_IBCR"				 => ERAY0_IBCR,
			"EVADC_G1_Q0_QINR"			 => EVADC_G1_Q0_QINR,
			"EVADC_G1_Q0_QBUR"			 => EVADC_G1_Q0_QBUR,
			"EVADC_ACCPROT0"			 => EVADC_ACCPROT0,
			"EVADC_G1_Q0_REQTM"			 => EVADC_G1_Q0_REQTM,
			"EVADC_G1_Q0_REQTS"			 => EVADC_G1_Q0_REQTS,
			"EVADC_G1_Q1_QCTRL"			 => EVADC_G1_Q1_QCTRL,
			"EVADC_G1_Q1_QMR"			 => EVADC_G1_Q1_QMR,
			"EVADC_ACCPROT1"			 => EVADC_ACCPROT1,
			"EVADC_G1_Q1_QSR"			 => EVADC_G1_Q1_QSR,
			"EVADC_G1_Q1_Q0R"			 => EVADC_G1_Q1_Q0R,
			"EVADC_G1_Q1_QINR"			 => EVADC_G1_Q1_QINR,
			"EVADC_G1_Q1_QBUR"			 => EVADC_G1_Q1_QBUR,
			"EVADC_ACCPROT2"			 => EVADC_ACCPROT2,
			"EVADC_G1_Q1_REQTM"			 => EVADC_G1_Q1_REQTM,
			"EVADC_G1_Q1_REQTS"			 => EVADC_G1_Q1_REQTS,
			"EVADC_G1_Q2_QCTRL"			 => EVADC_G1_Q2_QCTRL,
			"EVADC_G1_Q2_QMR"			 => EVADC_G1_Q2_QMR,
			"EVADC_G1_Q2_QSR"			 => EVADC_G1_Q2_QSR,
			"EVADC_GLOB_ICLASS0"			 => EVADC_GLOB_ICLASS0,
			"EVADC_G1_Q2_Q0R"			 => EVADC_G1_Q2_Q0R,
			"EVADC_G1_Q2_QINR"			 => EVADC_G1_Q2_QINR,
			"EVADC_G1_Q2_QBUR"			 => EVADC_G1_Q2_QBUR,
			"EVADC_G1_Q2_REQTM"			 => EVADC_G1_Q2_REQTM,
			"EVADC_G1_Q2_REQTS"			 => EVADC_G1_Q2_REQTS,
			"EVADC_G1_CEFLAG"			 => EVADC_G1_CEFLAG,
			"EVADC_G1_REFLAG"			 => EVADC_G1_REFLAG,
			"EVADC_G1_SEFLAG"			 => EVADC_G1_SEFLAG,
			"EVADC_G1_CEFCLR"			 => EVADC_G1_CEFCLR,
			"EVADC_G1_REFCLR"			 => EVADC_G1_REFCLR,
			"EVADC_GLOB_ICLASS1"			 => EVADC_GLOB_ICLASS1,
			"EVADC_G1_SEFCLR"			 => EVADC_G1_SEFCLR,
			"EVADC_G1_CEVNP0"			 => EVADC_G1_CEVNP0,
			"EVADC_G1_CEVNP1"			 => EVADC_G1_CEVNP1,
			"EVADC_G1_REVNP0"			 => EVADC_G1_REVNP0,
			"EVADC_G1_REVNP1"			 => EVADC_G1_REVNP1,
			"EVADC_G1_SEVNP"			 => EVADC_G1_SEVNP,
			"EVADC_G1_SRACT"			 => EVADC_G1_SRACT,
			"EVADC_G1_EMUXCTR"			 => EVADC_G1_EMUXCTR,
			"EVADC_G1_EMUXCS"			 => EVADC_G1_EMUXCS,
			"EVADC_G1_VFR"			 => EVADC_G1_VFR,
			"EVADC_GLOB_BOUND"			 => EVADC_GLOB_BOUND,
			"EVADC_G1_CHCTR0"			 => EVADC_G1_CHCTR0,
			"EVADC_G1_CHCTR1"			 => EVADC_G1_CHCTR1,
			"EVADC_G1_CHCTR2"			 => EVADC_G1_CHCTR2,
			"EVADC_G1_CHCTR3"			 => EVADC_G1_CHCTR3,
			"EVADC_G1_CHCTR4"			 => EVADC_G1_CHCTR4,
			"EVADC_G1_CHCTR5"			 => EVADC_G1_CHCTR5,
			"EVADC_G1_CHCTR6"			 => EVADC_G1_CHCTR6,
			"EVADC_G1_CHCTR7"			 => EVADC_G1_CHCTR7,
			"EVADC_G1_RCR0"			 => EVADC_G1_RCR0,
			"EVADC_G1_RCR1"			 => EVADC_G1_RCR1,
			"EVADC_GLOB_EFLAG"			 => EVADC_GLOB_EFLAG,
			"EVADC_G1_RCR2"			 => EVADC_G1_RCR2,
			"EVADC_G1_RCR3"			 => EVADC_G1_RCR3,
			"EVADC_G1_RCR4"			 => EVADC_G1_RCR4,
			"EVADC_G1_RCR5"			 => EVADC_G1_RCR5,
			"EVADC_G1_RCR6"			 => EVADC_G1_RCR6,
			"EVADC_G1_RCR7"			 => EVADC_G1_RCR7,
			"EVADC_G1_RCR8"			 => EVADC_G1_RCR8,
			"EVADC_G1_RCR9"			 => EVADC_G1_RCR9,
			"EVADC_G1_RCR10"			 => EVADC_G1_RCR10,
			"EVADC_G1_RCR11"			 => EVADC_G1_RCR11,
			"EVADC_GLOB_EVNP"			 => EVADC_GLOB_EVNP,
			"EVADC_G1_RCR12"			 => EVADC_G1_RCR12,
			"EVADC_G1_RCR13"			 => EVADC_G1_RCR13,
			"EVADC_G1_RCR14"			 => EVADC_G1_RCR14,
			"EVADC_G1_RCR15"			 => EVADC_G1_RCR15,
			"EVADC_G1_RES0"			 => EVADC_G1_RES0,
			"EVADC_G1_RES1"			 => EVADC_G1_RES1,
			"EVADC_G1_RES2"			 => EVADC_G1_RES2,
			"EVADC_G1_RES3"			 => EVADC_G1_RES3,
			"EVADC_G1_RES4"			 => EVADC_G1_RES4,
			"EVADC_G1_RES5"			 => EVADC_G1_RES5,
			"EVADC_GLOB_TF"			 => EVADC_GLOB_TF,
			"EVADC_G1_RES6"			 => EVADC_G1_RES6,
			"EVADC_G1_RES7"			 => EVADC_G1_RES7,
			"EVADC_G1_RES8"			 => EVADC_G1_RES8,
			"EVADC_G1_RES9"			 => EVADC_G1_RES9,
			"EVADC_G1_RES10"			 => EVADC_G1_RES10,
			"EVADC_G1_RES11"			 => EVADC_G1_RES11,
			"EVADC_G1_RES12"			 => EVADC_G1_RES12,
			"EVADC_G1_RES13"			 => EVADC_G1_RES13,
			"EVADC_G1_RES14"			 => EVADC_G1_RES14,
			"EVADC_G1_RES15"			 => EVADC_G1_RES15,
			"EVADC_GLOB_TE"			 => EVADC_GLOB_TE,
			"EVADC_G1_RESD0"			 => EVADC_G1_RESD0,
			"EVADC_G1_RESD1"			 => EVADC_G1_RESD1,
			"EVADC_G1_RESD2"			 => EVADC_G1_RESD2,
			"EVADC_G1_RESD3"			 => EVADC_G1_RESD3,
			"EVADC_G1_RESD4"			 => EVADC_G1_RESD4,
			"EVADC_G1_RESD5"			 => EVADC_G1_RESD5,
			"EVADC_G1_RESD6"			 => EVADC_G1_RESD6,
			"EVADC_G1_RESD7"			 => EVADC_G1_RESD7,
			"EVADC_G1_RESD8"			 => EVADC_G1_RESD8,
			"EVADC_G1_RESD9"			 => EVADC_G1_RESD9,
			"EVADC_GLOB_RCR"			 => EVADC_GLOB_RCR,
			"EVADC_G1_RESD10"			 => EVADC_G1_RESD10,
			"EVADC_G1_RESD11"			 => EVADC_G1_RESD11,
			"EVADC_G1_RESD12"			 => EVADC_G1_RESD12,
			"EVADC_G1_RESD13"			 => EVADC_G1_RESD13,
			"EVADC_G1_RESD14"			 => EVADC_G1_RESD14,
			"EVADC_G1_RESD15"			 => EVADC_G1_RESD15,
			"EVADC_G2_TRCTR"			 => EVADC_G2_TRCTR,
			"EVADC_G2_ARBCFG"			 => EVADC_G2_ARBCFG,
			"EVADC_G2_ARBPR"			 => EVADC_G2_ARBPR,
			"EVADC_G2_ANCFG"			 => EVADC_G2_ANCFG,
			"EVADC_GLOB_RES"			 => EVADC_GLOB_RES,
			"EVADC_G2_ICLASS0"			 => EVADC_G2_ICLASS0,
			"EVADC_G2_ICLASS1"			 => EVADC_G2_ICLASS1,
			"EVADC_G2_ALIAS"			 => EVADC_G2_ALIAS,
			"EVADC_G2_BOUND"			 => EVADC_G2_BOUND,
			"EVADC_G2_SYNCTR"			 => EVADC_G2_SYNCTR,
			"EVADC_G2_Q0_QCTRL"			 => EVADC_G2_Q0_QCTRL,
			"EVADC_G2_Q0_QMR"			 => EVADC_G2_Q0_QMR,
			"EVADC_G2_Q0_QSR"			 => EVADC_G2_Q0_QSR,
			"EVADC_G2_Q0_Q0R"			 => EVADC_G2_Q0_Q0R,
			"EVADC_G2_Q0_QINR"			 => EVADC_G2_Q0_QINR,
			"EVADC_GLOB_RESD"			 => EVADC_GLOB_RESD,
			"EVADC_G2_Q0_QBUR"			 => EVADC_G2_Q0_QBUR,
			"EVADC_G2_Q0_REQTM"			 => EVADC_G2_Q0_REQTM,
			"EVADC_G2_Q0_REQTS"			 => EVADC_G2_Q0_REQTS,
			"EVADC_G2_Q1_QCTRL"			 => EVADC_G2_Q1_QCTRL,
			"EVADC_G2_Q1_QMR"			 => EVADC_G2_Q1_QMR,
			"EVADC_G2_Q1_QSR"			 => EVADC_G2_Q1_QSR,
			"EVADC_G2_Q1_Q0R"			 => EVADC_G2_Q1_Q0R,
			"EVADC_G2_Q1_QINR"			 => EVADC_G2_Q1_QINR,
			"EVADC_G2_Q1_QBUR"			 => EVADC_G2_Q1_QBUR,
			"EVADC_G2_Q1_REQTM"			 => EVADC_G2_Q1_REQTM,
			"EVADC_EMUXSEL"			 => EVADC_EMUXSEL,
			"EVADC_G2_Q1_REQTS"			 => EVADC_G2_Q1_REQTS,
			"EVADC_G2_Q2_QCTRL"			 => EVADC_G2_Q2_QCTRL,
			"EVADC_G2_Q2_QMR"			 => EVADC_G2_Q2_QMR,
			"EVADC_G2_Q2_QSR"			 => EVADC_G2_Q2_QSR,
			"EVADC_G0_TRCTR"			 => EVADC_G0_TRCTR,
			"EVADC_G2_Q2_Q0R"			 => EVADC_G2_Q2_Q0R,
			"EVADC_G2_Q2_QINR"			 => EVADC_G2_Q2_QINR,
			"EVADC_G2_Q2_QBUR"			 => EVADC_G2_Q2_QBUR,
			"EVADC_G2_Q2_REQTM"			 => EVADC_G2_Q2_REQTM,
			"EVADC_G2_Q2_REQTS"			 => EVADC_G2_Q2_REQTS,
			"EVADC_G2_CEFLAG"			 => EVADC_G2_CEFLAG,
			"EVADC_G2_REFLAG"			 => EVADC_G2_REFLAG,
			"EVADC_G2_SEFLAG"			 => EVADC_G2_SEFLAG,
			"EVADC_G2_CEFCLR"			 => EVADC_G2_CEFCLR,
			"EVADC_G2_REFCLR"			 => EVADC_G2_REFCLR,
			"EVADC_G0_ARBCFG"			 => EVADC_G0_ARBCFG,
			"EVADC_G2_SEFCLR"			 => EVADC_G2_SEFCLR,
			"EVADC_G2_CEVNP0"			 => EVADC_G2_CEVNP0,
			"EVADC_G2_CEVNP1"			 => EVADC_G2_CEVNP1,
			"EVADC_G2_REVNP0"			 => EVADC_G2_REVNP0,
			"EVADC_G2_REVNP1"			 => EVADC_G2_REVNP1,
			"EVADC_G2_SEVNP"			 => EVADC_G2_SEVNP,
			"EVADC_G2_SRACT"			 => EVADC_G2_SRACT,
			"EVADC_G2_EMUXCTR"			 => EVADC_G2_EMUXCTR,
			"EVADC_G2_EMUXCS"			 => EVADC_G2_EMUXCS,
			"EVADC_G2_VFR"			 => EVADC_G2_VFR,
			"EVADC_G0_ARBPR"			 => EVADC_G0_ARBPR,
			"EVADC_G2_CHCTR0"			 => EVADC_G2_CHCTR0,
			"EVADC_G2_CHCTR1"			 => EVADC_G2_CHCTR1,
			"EVADC_G2_CHCTR2"			 => EVADC_G2_CHCTR2,
			"EVADC_G2_CHCTR3"			 => EVADC_G2_CHCTR3,
			"EVADC_G2_CHCTR4"			 => EVADC_G2_CHCTR4,
			"EVADC_G2_CHCTR5"			 => EVADC_G2_CHCTR5,
			"EVADC_G2_CHCTR6"			 => EVADC_G2_CHCTR6,
			"EVADC_G2_CHCTR7"			 => EVADC_G2_CHCTR7,
			"EVADC_G2_RCR0"			 => EVADC_G2_RCR0,
			"EVADC_G2_RCR1"			 => EVADC_G2_RCR1,
			"EVADC_G0_ANCFG"			 => EVADC_G0_ANCFG,
			"EVADC_G2_RCR2"			 => EVADC_G2_RCR2,
			"EVADC_G2_RCR3"			 => EVADC_G2_RCR3,
			"EVADC_G2_RCR4"			 => EVADC_G2_RCR4,
			"EVADC_G2_RCR5"			 => EVADC_G2_RCR5,
			"EVADC_G2_RCR6"			 => EVADC_G2_RCR6,
			"EVADC_G2_RCR7"			 => EVADC_G2_RCR7,
			"EVADC_G2_RCR8"			 => EVADC_G2_RCR8,
			"EVADC_G2_RCR9"			 => EVADC_G2_RCR9,
			"EVADC_G2_RCR10"			 => EVADC_G2_RCR10,
			"EVADC_G2_RCR11"			 => EVADC_G2_RCR11,
			"EVADC_G0_ICLASS0"			 => EVADC_G0_ICLASS0,
			"EVADC_G2_RCR12"			 => EVADC_G2_RCR12,
			"EVADC_G2_RCR13"			 => EVADC_G2_RCR13,
			"EVADC_G2_RCR14"			 => EVADC_G2_RCR14,
			"EVADC_G2_RCR15"			 => EVADC_G2_RCR15,
			"EVADC_G2_RES0"			 => EVADC_G2_RES0,
			"EVADC_G2_RES1"			 => EVADC_G2_RES1,
			"EVADC_G2_RES2"			 => EVADC_G2_RES2,
			"EVADC_G2_RES3"			 => EVADC_G2_RES3,
			"EVADC_G2_RES4"			 => EVADC_G2_RES4,
			"EVADC_G2_RES5"			 => EVADC_G2_RES5,
			"EVADC_G0_ICLASS1"			 => EVADC_G0_ICLASS1,
			"EVADC_G2_RES6"			 => EVADC_G2_RES6,
			"EVADC_G2_RES7"			 => EVADC_G2_RES7,
			"EVADC_G2_RES8"			 => EVADC_G2_RES8,
			"EVADC_G2_RES9"			 => EVADC_G2_RES9,
			"EVADC_G2_RES10"			 => EVADC_G2_RES10,
			"EVADC_G2_RES11"			 => EVADC_G2_RES11,
			"EVADC_G2_RES12"			 => EVADC_G2_RES12,
			"EVADC_G2_RES13"			 => EVADC_G2_RES13,
			"EVADC_G2_RES14"			 => EVADC_G2_RES14,
			"EVADC_G2_RES15"			 => EVADC_G2_RES15,
			"EVADC_G0_ALIAS"			 => EVADC_G0_ALIAS,
			"EVADC_G2_RESD0"			 => EVADC_G2_RESD0,
			"EVADC_G2_RESD1"			 => EVADC_G2_RESD1,
			"EVADC_G2_RESD2"			 => EVADC_G2_RESD2,
			"EVADC_G2_RESD3"			 => EVADC_G2_RESD3,
			"EVADC_G2_RESD4"			 => EVADC_G2_RESD4,
			"EVADC_G2_RESD5"			 => EVADC_G2_RESD5,
			"EVADC_G2_RESD6"			 => EVADC_G2_RESD6,
			"EVADC_G2_RESD7"			 => EVADC_G2_RESD7,
			"EVADC_G2_RESD8"			 => EVADC_G2_RESD8,
			"EVADC_G2_RESD9"			 => EVADC_G2_RESD9,
			"EVADC_G0_BOUND"			 => EVADC_G0_BOUND,
			"EVADC_G2_RESD10"			 => EVADC_G2_RESD10,
			"EVADC_G2_RESD11"			 => EVADC_G2_RESD11,
			"EVADC_G2_RESD12"			 => EVADC_G2_RESD12,
			"EVADC_G2_RESD13"			 => EVADC_G2_RESD13,
			"EVADC_G2_RESD14"			 => EVADC_G2_RESD14,
			"EVADC_G2_RESD15"			 => EVADC_G2_RESD15,
			"EVADC_G3_TRCTR"			 => EVADC_G3_TRCTR,
			"EVADC_G3_ARBCFG"			 => EVADC_G3_ARBCFG,
			"EVADC_G3_ARBPR"			 => EVADC_G3_ARBPR,
			"EVADC_G3_ANCFG"			 => EVADC_G3_ANCFG,
			"EVADC_G0_SYNCTR"			 => EVADC_G0_SYNCTR,
			"EVADC_G3_ICLASS0"			 => EVADC_G3_ICLASS0,
			"EVADC_G3_ICLASS1"			 => EVADC_G3_ICLASS1,
			"EVADC_G3_ALIAS"			 => EVADC_G3_ALIAS,
			"EVADC_G3_BOUND"			 => EVADC_G3_BOUND,
			"EVADC_G3_SYNCTR"			 => EVADC_G3_SYNCTR,
			"EVADC_G3_Q0_QCTRL"			 => EVADC_G3_Q0_QCTRL,
			"EVADC_G3_Q0_QMR"			 => EVADC_G3_Q0_QMR,
			"EVADC_G3_Q0_QSR"			 => EVADC_G3_Q0_QSR,
			"EVADC_G3_Q0_Q0R"			 => EVADC_G3_Q0_Q0R,
			"EVADC_G3_Q0_QINR"			 => EVADC_G3_Q0_QINR,
			"EVADC_G0_Q0_QCTRL"			 => EVADC_G0_Q0_QCTRL,
			"EVADC_G3_Q0_QBUR"			 => EVADC_G3_Q0_QBUR,
			"EVADC_G3_Q0_REQTM"			 => EVADC_G3_Q0_REQTM,
			"EVADC_G3_Q0_REQTS"			 => EVADC_G3_Q0_REQTS,
			"EVADC_G3_Q1_QCTRL"			 => EVADC_G3_Q1_QCTRL,
			"EVADC_G3_Q1_QMR"			 => EVADC_G3_Q1_QMR,
			"EVADC_G3_Q1_QSR"			 => EVADC_G3_Q1_QSR,
			"EVADC_G3_Q1_Q0R"			 => EVADC_G3_Q1_Q0R,
			"EVADC_G3_Q1_QINR"			 => EVADC_G3_Q1_QINR,
			"EVADC_G3_Q1_QBUR"			 => EVADC_G3_Q1_QBUR,
			"EVADC_G3_Q1_REQTM"			 => EVADC_G3_Q1_REQTM,
			"EVADC_G0_Q0_QMR"			 => EVADC_G0_Q0_QMR,
			"EVADC_G3_Q1_REQTS"			 => EVADC_G3_Q1_REQTS,
			"EVADC_G3_Q2_QCTRL"			 => EVADC_G3_Q2_QCTRL,
			"EVADC_G3_Q2_QMR"			 => EVADC_G3_Q2_QMR,
			"EVADC_G3_Q2_QSR"			 => EVADC_G3_Q2_QSR,
			"EVADC_G3_Q2_Q0R"			 => EVADC_G3_Q2_Q0R,
			"EVADC_G3_Q2_QINR"			 => EVADC_G3_Q2_QINR,
			"EVADC_G3_Q2_QBUR"			 => EVADC_G3_Q2_QBUR,
			"EVADC_G3_Q2_REQTM"			 => EVADC_G3_Q2_REQTM,
			"EVADC_G3_Q2_REQTS"			 => EVADC_G3_Q2_REQTS,
			"EVADC_G3_CEFLAG"			 => EVADC_G3_CEFLAG,
			"EVADC_G0_Q0_QSR"			 => EVADC_G0_Q0_QSR,
			"EVADC_G3_REFLAG"			 => EVADC_G3_REFLAG,
			"EVADC_G3_SEFLAG"			 => EVADC_G3_SEFLAG,
			"EVADC_G3_CEFCLR"			 => EVADC_G3_CEFCLR,
			"EVADC_G3_REFCLR"			 => EVADC_G3_REFCLR,
			"EVADC_G3_SEFCLR"			 => EVADC_G3_SEFCLR,
			"EVADC_G3_CEVNP0"			 => EVADC_G3_CEVNP0,
			"EVADC_G3_CEVNP1"			 => EVADC_G3_CEVNP1,
			"EVADC_G3_REVNP0"			 => EVADC_G3_REVNP0,
			"EVADC_G3_REVNP1"			 => EVADC_G3_REVNP1,
			"EVADC_G3_SEVNP"			 => EVADC_G3_SEVNP,
			"EVADC_G0_Q0_Q0R"			 => EVADC_G0_Q0_Q0R,
			"EVADC_G3_SRACT"			 => EVADC_G3_SRACT,
			"EVADC_G3_EMUXCTR"			 => EVADC_G3_EMUXCTR,
			"EVADC_G3_EMUXCS"			 => EVADC_G3_EMUXCS,
			"EVADC_G3_VFR"			 => EVADC_G3_VFR,
			"EVADC_G3_CHCTR0"			 => EVADC_G3_CHCTR0,
			"EVADC_G3_CHCTR1"			 => EVADC_G3_CHCTR1,
			"EVADC_G3_CHCTR2"			 => EVADC_G3_CHCTR2,
			"EVADC_G3_CHCTR3"			 => EVADC_G3_CHCTR3,
			"EVADC_G3_CHCTR4"			 => EVADC_G3_CHCTR4,
			"EVADC_G3_CHCTR5"			 => EVADC_G3_CHCTR5,
			"EVADC_G0_Q0_QINR"			 => EVADC_G0_Q0_QINR,
			"EVADC_G3_CHCTR6"			 => EVADC_G3_CHCTR6,
			"EVADC_G3_CHCTR7"			 => EVADC_G3_CHCTR7,
			"EVADC_G3_RCR0"			 => EVADC_G3_RCR0,
			"EVADC_G3_RCR1"			 => EVADC_G3_RCR1,
			"EVADC_G3_RCR2"			 => EVADC_G3_RCR2,
			"EVADC_G3_RCR3"			 => EVADC_G3_RCR3,
			"EVADC_G3_RCR4"			 => EVADC_G3_RCR4,
			"EVADC_G3_RCR5"			 => EVADC_G3_RCR5,
			"EVADC_G3_RCR6"			 => EVADC_G3_RCR6,
			"EVADC_G3_RCR7"			 => EVADC_G3_RCR7,
			"EVADC_G0_Q0_QBUR"			 => EVADC_G0_Q0_QBUR,
			"EVADC_G3_RCR8"			 => EVADC_G3_RCR8,
			"EVADC_G3_RCR9"			 => EVADC_G3_RCR9,
			"EVADC_G3_RCR10"			 => EVADC_G3_RCR10,
			"EVADC_G3_RCR11"			 => EVADC_G3_RCR11,
			"EVADC_G3_RCR12"			 => EVADC_G3_RCR12,
			"EVADC_G3_RCR13"			 => EVADC_G3_RCR13,
			"EVADC_G3_RCR14"			 => EVADC_G3_RCR14,
			"EVADC_G3_RCR15"			 => EVADC_G3_RCR15,
			"EVADC_G3_RES0"			 => EVADC_G3_RES0,
			"EVADC_G3_RES1"			 => EVADC_G3_RES1,
			"EVADC_G0_Q0_REQTM"			 => EVADC_G0_Q0_REQTM,
			"EVADC_G3_RES2"			 => EVADC_G3_RES2,
			"EVADC_G3_RES3"			 => EVADC_G3_RES3,
			"EVADC_G3_RES4"			 => EVADC_G3_RES4,
			"EVADC_G3_RES5"			 => EVADC_G3_RES5,
			"EVADC_G3_RES6"			 => EVADC_G3_RES6,
			"EVADC_G3_RES7"			 => EVADC_G3_RES7,
			"EVADC_G3_RES8"			 => EVADC_G3_RES8,
			"EVADC_G3_RES9"			 => EVADC_G3_RES9,
			"EVADC_G3_RES10"			 => EVADC_G3_RES10,
			"EVADC_G3_RES11"			 => EVADC_G3_RES11,
			"EVADC_G0_Q0_REQTS"			 => EVADC_G0_Q0_REQTS,
			"EVADC_G3_RES12"			 => EVADC_G3_RES12,
			"EVADC_G3_RES13"			 => EVADC_G3_RES13,
			"EVADC_G3_RES14"			 => EVADC_G3_RES14,
			"EVADC_G3_RES15"			 => EVADC_G3_RES15,
			"EVADC_G3_RESD0"			 => EVADC_G3_RESD0,
			"EVADC_G3_RESD1"			 => EVADC_G3_RESD1,
			"EVADC_G3_RESD2"			 => EVADC_G3_RESD2,
			"EVADC_G3_RESD3"			 => EVADC_G3_RESD3,
			"EVADC_G3_RESD4"			 => EVADC_G3_RESD4,
			"EVADC_G3_RESD5"			 => EVADC_G3_RESD5,
			"EVADC_G0_Q1_QCTRL"			 => EVADC_G0_Q1_QCTRL,
			"EVADC_G3_RESD6"			 => EVADC_G3_RESD6,
			"EVADC_G3_RESD7"			 => EVADC_G3_RESD7,
			"EVADC_G3_RESD8"			 => EVADC_G3_RESD8,
			"EVADC_G3_RESD9"			 => EVADC_G3_RESD9,
			"EVADC_G3_RESD10"			 => EVADC_G3_RESD10,
			"EVADC_G3_RESD11"			 => EVADC_G3_RESD11,
			"EVADC_G3_RESD12"			 => EVADC_G3_RESD12,
			"EVADC_G3_RESD13"			 => EVADC_G3_RESD13,
			"EVADC_G3_RESD14"			 => EVADC_G3_RESD14,
			"EVADC_G3_RESD15"			 => EVADC_G3_RESD15,
			"EVADC_G0_Q1_QMR"			 => EVADC_G0_Q1_QMR,
			"EVADC_G4_CEVNP1"			 => EVADC_G4_CEVNP1,
			"EVADC_G5_CEVNP1"			 => EVADC_G5_CEVNP1,
			"EVADC_G6_CEVNP1"			 => EVADC_G6_CEVNP1,
			"EVADC_G7_CEVNP1"			 => EVADC_G7_CEVNP1,
			"EVADC_G8_TRCTR"			 => EVADC_G8_TRCTR,
			"EVADC_G8_ARBCFG"			 => EVADC_G8_ARBCFG,
			"EVADC_G8_ARBPR"			 => EVADC_G8_ARBPR,
			"EVADC_G8_ANCFG"			 => EVADC_G8_ANCFG,
			"EVADC_G8_ICLASS0"			 => EVADC_G8_ICLASS0,
			"EVADC_G8_ICLASS1"			 => EVADC_G8_ICLASS1,
			"EVADC_G0_Q1_QSR"			 => EVADC_G0_Q1_QSR,
			"EVADC_G8_ALIAS"			 => EVADC_G8_ALIAS,
			"EVADC_G8_BOUND"			 => EVADC_G8_BOUND,
			"EVADC_G8_SYNCTR"			 => EVADC_G8_SYNCTR,
			"EVADC_G8_Q0_QCTRL"			 => EVADC_G8_Q0_QCTRL,
			"EVADC_G8_Q0_QMR"			 => EVADC_G8_Q0_QMR,
			"EVADC_G8_Q0_QSR"			 => EVADC_G8_Q0_QSR,
			"EVADC_G8_Q0_Q0R"			 => EVADC_G8_Q0_Q0R,
			"EVADC_G8_Q0_QINR"			 => EVADC_G8_Q0_QINR,
			"EVADC_G8_Q0_QBUR"			 => EVADC_G8_Q0_QBUR,
			"EVADC_G8_Q0_REQTM"			 => EVADC_G8_Q0_REQTM,
			"EVADC_G0_Q1_Q0R"			 => EVADC_G0_Q1_Q0R,
			"EVADC_G8_Q0_REQTS"			 => EVADC_G8_Q0_REQTS,
			"EVADC_G8_Q1_QCTRL"			 => EVADC_G8_Q1_QCTRL,
			"EVADC_G8_Q1_QMR"			 => EVADC_G8_Q1_QMR,
			"EVADC_G8_Q1_QSR"			 => EVADC_G8_Q1_QSR,
			"EVADC_G8_Q1_Q0R"			 => EVADC_G8_Q1_Q0R,
			"EVADC_G8_Q1_QINR"			 => EVADC_G8_Q1_QINR,
			"EVADC_G8_Q1_QBUR"			 => EVADC_G8_Q1_QBUR,
			"EVADC_G8_Q1_REQTM"			 => EVADC_G8_Q1_REQTM,
			"EVADC_G8_Q1_REQTS"			 => EVADC_G8_Q1_REQTS,
			"EVADC_G8_Q2_QCTRL"			 => EVADC_G8_Q2_QCTRL,
			"EVADC_G0_Q1_QINR"			 => EVADC_G0_Q1_QINR,
			"EVADC_G8_Q2_QMR"			 => EVADC_G8_Q2_QMR,
			"EVADC_G8_Q2_QSR"			 => EVADC_G8_Q2_QSR,
			"EVADC_G8_Q2_Q0R"			 => EVADC_G8_Q2_Q0R,
			"EVADC_G8_Q2_QINR"			 => EVADC_G8_Q2_QINR,
			"EVADC_G8_Q2_QBUR"			 => EVADC_G8_Q2_QBUR,
			"EVADC_G8_Q2_REQTM"			 => EVADC_G8_Q2_REQTM,
			"EVADC_G8_Q2_REQTS"			 => EVADC_G8_Q2_REQTS,
			"EVADC_G8_CEFLAG"			 => EVADC_G8_CEFLAG,
			"EVADC_G8_REFLAG"			 => EVADC_G8_REFLAG,
			"EVADC_G8_SEFLAG"			 => EVADC_G8_SEFLAG,
			"EVADC_G0_Q1_QBUR"			 => EVADC_G0_Q1_QBUR,
			"EVADC_G8_CEFCLR"			 => EVADC_G8_CEFCLR,
			"EVADC_G8_REFCLR"			 => EVADC_G8_REFCLR,
			"EVADC_G8_SEFCLR"			 => EVADC_G8_SEFCLR,
			"EVADC_G8_CEVNP0"			 => EVADC_G8_CEVNP0,
			"EVADC_G8_CEVNP1"			 => EVADC_G8_CEVNP1,
			"EVADC_G8_REVNP0"			 => EVADC_G8_REVNP0,
			"EVADC_G8_REVNP1"			 => EVADC_G8_REVNP1,
			"EVADC_G8_SEVNP"			 => EVADC_G8_SEVNP,
			"EVADC_G8_SRACT"			 => EVADC_G8_SRACT,
			"EVADC_G8_EMUXCTR"			 => EVADC_G8_EMUXCTR,
			"EVADC_G0_Q1_REQTM"			 => EVADC_G0_Q1_REQTM,
			"EVADC_G8_EMUXCS"			 => EVADC_G8_EMUXCS,
			"EVADC_G8_VFR"			 => EVADC_G8_VFR,
			"EVADC_G8_CHCTR0"			 => EVADC_G8_CHCTR0,
			"EVADC_G8_CHCTR1"			 => EVADC_G8_CHCTR1,
			"EVADC_G8_CHCTR2"			 => EVADC_G8_CHCTR2,
			"EVADC_G8_CHCTR3"			 => EVADC_G8_CHCTR3,
			"EVADC_G8_CHCTR4"			 => EVADC_G8_CHCTR4,
			"EVADC_G8_CHCTR5"			 => EVADC_G8_CHCTR5,
			"EVADC_G8_CHCTR6"			 => EVADC_G8_CHCTR6,
			"EVADC_G8_CHCTR7"			 => EVADC_G8_CHCTR7,
			"EVADC_G0_Q1_REQTS"			 => EVADC_G0_Q1_REQTS,
			"EVADC_G8_CHCTR8"			 => EVADC_G8_CHCTR8,
			"EVADC_G8_CHCTR9"			 => EVADC_G8_CHCTR9,
			"EVADC_G8_CHCTR10"			 => EVADC_G8_CHCTR10,
			"EVADC_G8_CHCTR11"			 => EVADC_G8_CHCTR11,
			"EVADC_G8_CHCTR12"			 => EVADC_G8_CHCTR12,
			"EVADC_G8_CHCTR13"			 => EVADC_G8_CHCTR13,
			"EVADC_G8_CHCTR14"			 => EVADC_G8_CHCTR14,
			"EVADC_G8_CHCTR15"			 => EVADC_G8_CHCTR15,
			"EVADC_G8_RCR0"			 => EVADC_G8_RCR0,
			"EVADC_G8_RCR1"			 => EVADC_G8_RCR1,
			"EVADC_G0_Q2_QCTRL"			 => EVADC_G0_Q2_QCTRL,
			"EVADC_G8_RCR2"			 => EVADC_G8_RCR2,
			"EVADC_G8_RCR3"			 => EVADC_G8_RCR3,
			"EVADC_G8_RCR4"			 => EVADC_G8_RCR4,
			"EVADC_G8_RCR5"			 => EVADC_G8_RCR5,
			"EVADC_G8_RCR6"			 => EVADC_G8_RCR6,
			"EVADC_G8_RCR7"			 => EVADC_G8_RCR7,
			"EVADC_G8_RCR8"			 => EVADC_G8_RCR8,
			"EVADC_G8_RCR9"			 => EVADC_G8_RCR9,
			"EVADC_G8_RCR10"			 => EVADC_G8_RCR10,
			"EVADC_G8_RCR11"			 => EVADC_G8_RCR11,
			"EVADC_G0_Q2_QMR"			 => EVADC_G0_Q2_QMR,
			"EVADC_G8_RCR12"			 => EVADC_G8_RCR12,
			"EVADC_G8_RCR13"			 => EVADC_G8_RCR13,
			"EVADC_G8_RCR14"			 => EVADC_G8_RCR14,
			"EVADC_G8_RCR15"			 => EVADC_G8_RCR15,
			"EVADC_G8_RES0"			 => EVADC_G8_RES0,
			"EVADC_G8_RES1"			 => EVADC_G8_RES1,
			"EVADC_G8_RES2"			 => EVADC_G8_RES2,
			"EVADC_G8_RES3"			 => EVADC_G8_RES3,
			"EVADC_G8_RES4"			 => EVADC_G8_RES4,
			"EVADC_G8_RES5"			 => EVADC_G8_RES5,
			"EVADC_G0_Q2_QSR"			 => EVADC_G0_Q2_QSR,
			"EVADC_G8_RES6"			 => EVADC_G8_RES6,
			"EVADC_G8_RES7"			 => EVADC_G8_RES7,
			"EVADC_G8_RES8"			 => EVADC_G8_RES8,
			"EVADC_G8_RES9"			 => EVADC_G8_RES9,
			"EVADC_G8_RES10"			 => EVADC_G8_RES10,
			"EVADC_G8_RES11"			 => EVADC_G8_RES11,
			"EVADC_G8_RES12"			 => EVADC_G8_RES12,
			"EVADC_G8_RES13"			 => EVADC_G8_RES13,
			"EVADC_G8_RES14"			 => EVADC_G8_RES14,
			"EVADC_G8_RES15"			 => EVADC_G8_RES15,
			"EVADC_G0_Q2_Q0R"			 => EVADC_G0_Q2_Q0R,
			"EVADC_G8_RESD0"			 => EVADC_G8_RESD0,
			"EVADC_G8_RESD1"			 => EVADC_G8_RESD1,
			"EVADC_G8_RESD2"			 => EVADC_G8_RESD2,
			"EVADC_G8_RESD3"			 => EVADC_G8_RESD3,
			"EVADC_G8_RESD4"			 => EVADC_G8_RESD4,
			"EVADC_G8_RESD5"			 => EVADC_G8_RESD5,
			"EVADC_G8_RESD6"			 => EVADC_G8_RESD6,
			"EVADC_G8_RESD7"			 => EVADC_G8_RESD7,
			"EVADC_G8_RESD8"			 => EVADC_G8_RESD8,
			"EVADC_G8_RESD9"			 => EVADC_G8_RESD9,
			"EVADC_G0_Q2_QINR"			 => EVADC_G0_Q2_QINR,
			"EVADC_G8_RESD10"			 => EVADC_G8_RESD10,
			"EVADC_G8_RESD11"			 => EVADC_G8_RESD11,
			"EVADC_G8_RESD12"			 => EVADC_G8_RESD12,
			"EVADC_G8_RESD13"			 => EVADC_G8_RESD13,
			"EVADC_G8_RESD14"			 => EVADC_G8_RESD14,
			"EVADC_G8_RESD15"			 => EVADC_G8_RESD15,
			"EVADC_G9_TRCTR"			 => EVADC_G9_TRCTR,
			"EVADC_G9_ARBCFG"			 => EVADC_G9_ARBCFG,
			"EVADC_G9_ARBPR"			 => EVADC_G9_ARBPR,
			"EVADC_G9_ANCFG"			 => EVADC_G9_ANCFG,
			"EVADC_G0_Q2_QBUR"			 => EVADC_G0_Q2_QBUR,
			"EVADC_G9_ICLASS0"			 => EVADC_G9_ICLASS0,
			"EVADC_G9_ICLASS1"			 => EVADC_G9_ICLASS1,
			"EVADC_G9_ALIAS"			 => EVADC_G9_ALIAS,
			"EVADC_G9_BOUND"			 => EVADC_G9_BOUND,
			"EVADC_G9_SYNCTR"			 => EVADC_G9_SYNCTR,
			"EVADC_G9_Q0_QCTRL"			 => EVADC_G9_Q0_QCTRL,
			"EVADC_G9_Q0_QMR"			 => EVADC_G9_Q0_QMR,
			"EVADC_G9_Q0_QSR"			 => EVADC_G9_Q0_QSR,
			"EVADC_G9_Q0_Q0R"			 => EVADC_G9_Q0_Q0R,
			"EVADC_G9_Q0_QINR"			 => EVADC_G9_Q0_QINR,
			"EVADC_G0_Q2_REQTM"			 => EVADC_G0_Q2_REQTM,
			"EVADC_G9_Q0_QBUR"			 => EVADC_G9_Q0_QBUR,
			"EVADC_G9_Q0_REQTM"			 => EVADC_G9_Q0_REQTM,
			"EVADC_G9_Q0_REQTS"			 => EVADC_G9_Q0_REQTS,
			"EVADC_G9_Q1_QCTRL"			 => EVADC_G9_Q1_QCTRL,
			"EVADC_G9_Q1_QMR"			 => EVADC_G9_Q1_QMR,
			"EVADC_G9_Q1_QSR"			 => EVADC_G9_Q1_QSR,
			"EVADC_G9_Q1_Q0R"			 => EVADC_G9_Q1_Q0R,
			"EVADC_G9_Q1_QINR"			 => EVADC_G9_Q1_QINR,
			"EVADC_G9_Q1_QBUR"			 => EVADC_G9_Q1_QBUR,
			"EVADC_G9_Q1_REQTM"			 => EVADC_G9_Q1_REQTM,
			"EVADC_G0_Q2_REQTS"			 => EVADC_G0_Q2_REQTS,
			"EVADC_G9_Q1_REQTS"			 => EVADC_G9_Q1_REQTS,
			"EVADC_G9_Q2_QCTRL"			 => EVADC_G9_Q2_QCTRL,
			"EVADC_G9_Q2_QMR"			 => EVADC_G9_Q2_QMR,
			"EVADC_G9_Q2_QSR"			 => EVADC_G9_Q2_QSR,
			"EVADC_G9_Q2_Q0R"			 => EVADC_G9_Q2_Q0R,
			"EVADC_G9_Q2_QINR"			 => EVADC_G9_Q2_QINR,
			"EVADC_G9_Q2_QBUR"			 => EVADC_G9_Q2_QBUR,
			"EVADC_G9_Q2_REQTM"			 => EVADC_G9_Q2_REQTM,
			"EVADC_G9_Q2_REQTS"			 => EVADC_G9_Q2_REQTS,
			"EVADC_G9_CEFLAG"			 => EVADC_G9_CEFLAG,
			"EVADC_G0_CEFLAG"			 => EVADC_G0_CEFLAG,
			"EVADC_G9_REFLAG"			 => EVADC_G9_REFLAG,
			"EVADC_G9_SEFLAG"			 => EVADC_G9_SEFLAG,
			"EVADC_G9_CEFCLR"			 => EVADC_G9_CEFCLR,
			"EVADC_G9_REFCLR"			 => EVADC_G9_REFCLR,
			"EVADC_G9_SEFCLR"			 => EVADC_G9_SEFCLR,
			"EVADC_G9_CEVNP0"			 => EVADC_G9_CEVNP0,
			"EVADC_G9_CEVNP1"			 => EVADC_G9_CEVNP1,
			"EVADC_G9_REVNP0"			 => EVADC_G9_REVNP0,
			"EVADC_G9_REVNP1"			 => EVADC_G9_REVNP1,
			"EVADC_G9_SEVNP"			 => EVADC_G9_SEVNP,
			"EVADC_G0_REFLAG"			 => EVADC_G0_REFLAG,
			"EVADC_G9_SRACT"			 => EVADC_G9_SRACT,
			"EVADC_G9_EMUXCTR"			 => EVADC_G9_EMUXCTR,
			"EVADC_G9_EMUXCS"			 => EVADC_G9_EMUXCS,
			"EVADC_G9_VFR"			 => EVADC_G9_VFR,
			"EVADC_G9_CHCTR0"			 => EVADC_G9_CHCTR0,
			"EVADC_G9_CHCTR1"			 => EVADC_G9_CHCTR1,
			"EVADC_G9_CHCTR2"			 => EVADC_G9_CHCTR2,
			"EVADC_G9_CHCTR3"			 => EVADC_G9_CHCTR3,
			"EVADC_G9_CHCTR4"			 => EVADC_G9_CHCTR4,
			"EVADC_G9_CHCTR5"			 => EVADC_G9_CHCTR5,
			"EVADC_G0_SEFLAG"			 => EVADC_G0_SEFLAG,
			"EVADC_G9_CHCTR6"			 => EVADC_G9_CHCTR6,
			"EVADC_G9_CHCTR7"			 => EVADC_G9_CHCTR7,
			"EVADC_G9_CHCTR8"			 => EVADC_G9_CHCTR8,
			"EVADC_G9_CHCTR9"			 => EVADC_G9_CHCTR9,
			"EVADC_G9_CHCTR10"			 => EVADC_G9_CHCTR10,
			"EVADC_G9_CHCTR11"			 => EVADC_G9_CHCTR11,
			"EVADC_G9_CHCTR12"			 => EVADC_G9_CHCTR12,
			"EVADC_G9_CHCTR13"			 => EVADC_G9_CHCTR13,
			"EVADC_G9_CHCTR14"			 => EVADC_G9_CHCTR14,
			"EVADC_G9_CHCTR15"			 => EVADC_G9_CHCTR15,
			"EVADC_G0_CEFCLR"			 => EVADC_G0_CEFCLR,
			"EVADC_G9_RCR0"			 => EVADC_G9_RCR0,
			"EVADC_G9_RCR1"			 => EVADC_G9_RCR1,
			"EVADC_G9_RCR2"			 => EVADC_G9_RCR2,
			"EVADC_G9_RCR3"			 => EVADC_G9_RCR3,
			"EVADC_G9_RCR4"			 => EVADC_G9_RCR4,
			"EVADC_G9_RCR5"			 => EVADC_G9_RCR5,
			"EVADC_G9_RCR6"			 => EVADC_G9_RCR6,
			"EVADC_G9_RCR7"			 => EVADC_G9_RCR7,
			"EVADC_G9_RCR8"			 => EVADC_G9_RCR8,
			"EVADC_G9_RCR9"			 => EVADC_G9_RCR9,
			"EVADC_G0_REFCLR"			 => EVADC_G0_REFCLR,
			"EVADC_G9_RCR10"			 => EVADC_G9_RCR10,
			"EVADC_G9_RCR11"			 => EVADC_G9_RCR11,
			"EVADC_G9_RCR12"			 => EVADC_G9_RCR12,
			"EVADC_G9_RCR13"			 => EVADC_G9_RCR13,
			"EVADC_G9_RCR14"			 => EVADC_G9_RCR14,
			"EVADC_G9_RCR15"			 => EVADC_G9_RCR15,
			"EVADC_G9_RES0"			 => EVADC_G9_RES0,
			"EVADC_G9_RES1"			 => EVADC_G9_RES1,
			"EVADC_G9_RES2"			 => EVADC_G9_RES2,
			"EVADC_G9_RES3"			 => EVADC_G9_RES3,
			"EVADC_G0_SEFCLR"			 => EVADC_G0_SEFCLR,
			"EVADC_G9_RES4"			 => EVADC_G9_RES4,
			"EVADC_G9_RES5"			 => EVADC_G9_RES5,
			"EVADC_G9_RES6"			 => EVADC_G9_RES6,
			"EVADC_G9_RES7"			 => EVADC_G9_RES7,
			"EVADC_G9_RES8"			 => EVADC_G9_RES8,
			"EVADC_G9_RES9"			 => EVADC_G9_RES9,
			"EVADC_G9_RES10"			 => EVADC_G9_RES10,
			"EVADC_G9_RES11"			 => EVADC_G9_RES11,
			"EVADC_G9_RES12"			 => EVADC_G9_RES12,
			"EVADC_G9_RES13"			 => EVADC_G9_RES13,
			"EVADC_G0_CEVNP0"			 => EVADC_G0_CEVNP0,
			"EVADC_G9_RES14"			 => EVADC_G9_RES14,
			"EVADC_G9_RES15"			 => EVADC_G9_RES15,
			"EVADC_G9_RESD0"			 => EVADC_G9_RESD0,
			"EVADC_G9_RESD1"			 => EVADC_G9_RESD1,
			"EVADC_G9_RESD2"			 => EVADC_G9_RESD2,
			"EVADC_G9_RESD3"			 => EVADC_G9_RESD3,
			"EVADC_G9_RESD4"			 => EVADC_G9_RESD4,
			"EVADC_G9_RESD5"			 => EVADC_G9_RESD5,
			"EVADC_G9_RESD6"			 => EVADC_G9_RESD6,
			"EVADC_G9_RESD7"			 => EVADC_G9_RESD7,
			"EVADC_G0_CEVNP1"			 => EVADC_G0_CEVNP1,
			"EVADC_G9_RESD8"			 => EVADC_G9_RESD8,
			"EVADC_G9_RESD9"			 => EVADC_G9_RESD9,
			"EVADC_G9_RESD10"			 => EVADC_G9_RESD10,
			"EVADC_G9_RESD11"			 => EVADC_G9_RESD11,
			"EVADC_G9_RESD12"			 => EVADC_G9_RESD12,
			"EVADC_G9_RESD13"			 => EVADC_G9_RESD13,
			"EVADC_G9_RESD14"			 => EVADC_G9_RESD14,
			"EVADC_G9_RESD15"			 => EVADC_G9_RESD15,
			"EVADC_G10_TRCTR"			 => EVADC_G10_TRCTR,
			"EVADC_G10_ARBCFG"			 => EVADC_G10_ARBCFG,
			"EVADC_G0_REVNP0"			 => EVADC_G0_REVNP0,
			"EVADC_G10_ARBPR"			 => EVADC_G10_ARBPR,
			"EVADC_G10_ANCFG"			 => EVADC_G10_ANCFG,
			"EVADC_G10_ICLASS0"			 => EVADC_G10_ICLASS0,
			"EVADC_G10_ICLASS1"			 => EVADC_G10_ICLASS1,
			"EVADC_G10_ALIAS"			 => EVADC_G10_ALIAS,
			"EVADC_G10_BOUND"			 => EVADC_G10_BOUND,
			"EVADC_G10_SYNCTR"			 => EVADC_G10_SYNCTR,
			"EVADC_G10_Q0_QCTRL"			 => EVADC_G10_Q0_QCTRL,
			"EVADC_G10_Q0_QMR"			 => EVADC_G10_Q0_QMR,
			"EVADC_G10_Q0_QSR"			 => EVADC_G10_Q0_QSR,
			"EVADC_G0_REVNP1"			 => EVADC_G0_REVNP1,
			"EVADC_G10_Q0_Q0R"			 => EVADC_G10_Q0_Q0R,
			"EVADC_G10_Q0_QINR"			 => EVADC_G10_Q0_QINR,
			"EVADC_G10_Q0_QBUR"			 => EVADC_G10_Q0_QBUR,
			"EVADC_G10_Q0_REQTM"			 => EVADC_G10_Q0_REQTM,
			"EVADC_G10_Q0_REQTS"			 => EVADC_G10_Q0_REQTS,
			"EVADC_G10_Q1_QCTRL"			 => EVADC_G10_Q1_QCTRL,
			"EVADC_G10_Q1_QMR"			 => EVADC_G10_Q1_QMR,
			"EVADC_G10_Q1_QSR"			 => EVADC_G10_Q1_QSR,
			"EVADC_G10_Q1_Q0R"			 => EVADC_G10_Q1_Q0R,
			"EVADC_G10_Q1_QINR"			 => EVADC_G10_Q1_QINR,
			"EVADC_G0_SEVNP"			 => EVADC_G0_SEVNP,
			"EVADC_G10_Q1_QBUR"			 => EVADC_G10_Q1_QBUR,
			"EVADC_G10_Q1_REQTM"			 => EVADC_G10_Q1_REQTM,
			"EVADC_G10_Q1_REQTS"			 => EVADC_G10_Q1_REQTS,
			"EVADC_G10_Q2_QCTRL"			 => EVADC_G10_Q2_QCTRL,
			"EVADC_G10_Q2_QMR"			 => EVADC_G10_Q2_QMR,
			"EVADC_G10_Q2_QSR"			 => EVADC_G10_Q2_QSR,
			"EVADC_G10_Q2_Q0R"			 => EVADC_G10_Q2_Q0R,
			"EVADC_G10_Q2_QINR"			 => EVADC_G10_Q2_QINR,
			"EVADC_G10_Q2_QBUR"			 => EVADC_G10_Q2_QBUR,
			"EVADC_G10_Q2_REQTM"			 => EVADC_G10_Q2_REQTM,
			"EVADC_G0_SRACT"			 => EVADC_G0_SRACT,
			"EVADC_G10_Q2_REQTS"			 => EVADC_G10_Q2_REQTS,
			"EVADC_G10_CEFLAG"			 => EVADC_G10_CEFLAG,
			"EVADC_G10_REFLAG"			 => EVADC_G10_REFLAG,
			"EVADC_G10_SEFLAG"			 => EVADC_G10_SEFLAG,
			"EVADC_G10_CEFCLR"			 => EVADC_G10_CEFCLR,
			"EVADC_G10_REFCLR"			 => EVADC_G10_REFCLR,
			"EVADC_G10_SEFCLR"			 => EVADC_G10_SEFCLR,
			"EVADC_G10_CEVNP0"			 => EVADC_G10_CEVNP0,
			"EVADC_G10_CEVNP1"			 => EVADC_G10_CEVNP1,
			"EVADC_G10_REVNP0"			 => EVADC_G10_REVNP0,
			"EVADC_G0_EMUXCTR"			 => EVADC_G0_EMUXCTR,
			"EVADC_G10_REVNP1"			 => EVADC_G10_REVNP1,
			"EVADC_G10_SEVNP"			 => EVADC_G10_SEVNP,
			"EVADC_G10_SRACT"			 => EVADC_G10_SRACT,
			"EVADC_G10_EMUXCTR"			 => EVADC_G10_EMUXCTR,
			"EVADC_G10_EMUXCS"			 => EVADC_G10_EMUXCS,
			"EVADC_G10_VFR"			 => EVADC_G10_VFR,
			"EVADC_G10_CHCTR0"			 => EVADC_G10_CHCTR0,
			"EVADC_G10_CHCTR1"			 => EVADC_G10_CHCTR1,
			"EVADC_G10_CHCTR2"			 => EVADC_G10_CHCTR2,
			"EVADC_G10_CHCTR3"			 => EVADC_G10_CHCTR3,
			"EVADC_G0_EMUXCS"			 => EVADC_G0_EMUXCS,
			"EVADC_G10_CHCTR4"			 => EVADC_G10_CHCTR4,
			"EVADC_G10_CHCTR5"			 => EVADC_G10_CHCTR5,
			"EVADC_G10_CHCTR6"			 => EVADC_G10_CHCTR6,
			"EVADC_G10_CHCTR7"			 => EVADC_G10_CHCTR7,
			"EVADC_G10_CHCTR8"			 => EVADC_G10_CHCTR8,
			"EVADC_G10_CHCTR9"			 => EVADC_G10_CHCTR9,
			"EVADC_G10_CHCTR10"			 => EVADC_G10_CHCTR10,
			"EVADC_G10_CHCTR11"			 => EVADC_G10_CHCTR11,
			"EVADC_G10_CHCTR12"			 => EVADC_G10_CHCTR12,
			"EVADC_G10_CHCTR13"			 => EVADC_G10_CHCTR13,
			"EVADC_G0_VFR"			 => EVADC_G0_VFR,
			"EVADC_G10_CHCTR14"			 => EVADC_G10_CHCTR14,
			"EVADC_G10_CHCTR15"			 => EVADC_G10_CHCTR15,
			"EVADC_G10_RCR0"			 => EVADC_G10_RCR0,
			"EVADC_G10_RCR1"			 => EVADC_G10_RCR1,
			"EVADC_G10_RCR2"			 => EVADC_G10_RCR2,
			"EVADC_G10_RCR3"			 => EVADC_G10_RCR3,
			"EVADC_G10_RCR4"			 => EVADC_G10_RCR4,
			"EVADC_G10_RCR5"			 => EVADC_G10_RCR5,
			"EVADC_G10_RCR6"			 => EVADC_G10_RCR6,
			"EVADC_G10_RCR7"			 => EVADC_G10_RCR7,
			"EVADC_G0_CHCTR0"			 => EVADC_G0_CHCTR0,
			"EVADC_G10_RCR8"			 => EVADC_G10_RCR8,
			"EVADC_G10_RCR9"			 => EVADC_G10_RCR9,
			"EVADC_G10_RCR10"			 => EVADC_G10_RCR10,
			"EVADC_G10_RCR11"			 => EVADC_G10_RCR11,
			"EVADC_G10_RCR12"			 => EVADC_G10_RCR12,
			"EVADC_G10_RCR13"			 => EVADC_G10_RCR13,
			"EVADC_G10_RCR14"			 => EVADC_G10_RCR14,
			"EVADC_G10_RCR15"			 => EVADC_G10_RCR15,
			"EVADC_G10_RES0"			 => EVADC_G10_RES0,
			"EVADC_G10_RES1"			 => EVADC_G10_RES1,
			"EVADC_G0_CHCTR1"			 => EVADC_G0_CHCTR1,
			"EVADC_G10_RES2"			 => EVADC_G10_RES2,
			"EVADC_G10_RES3"			 => EVADC_G10_RES3,
			"EVADC_G10_RES4"			 => EVADC_G10_RES4,
			"EVADC_G10_RES5"			 => EVADC_G10_RES5,
			"EVADC_G10_RES6"			 => EVADC_G10_RES6,
			"EVADC_G10_RES7"			 => EVADC_G10_RES7,
			"EVADC_G10_RES8"			 => EVADC_G10_RES8,
			"EVADC_G10_RES9"			 => EVADC_G10_RES9,
			"EVADC_G10_RES10"			 => EVADC_G10_RES10,
			"EVADC_G10_RES11"			 => EVADC_G10_RES11,
			"EVADC_G0_CHCTR2"			 => EVADC_G0_CHCTR2,
			"EVADC_G10_RES12"			 => EVADC_G10_RES12,
			"EVADC_G10_RES13"			 => EVADC_G10_RES13,
			"EVADC_G10_RES14"			 => EVADC_G10_RES14,
			"EVADC_G10_RES15"			 => EVADC_G10_RES15,
			"EVADC_G10_RESD0"			 => EVADC_G10_RESD0,
			"EVADC_G10_RESD1"			 => EVADC_G10_RESD1,
			"EVADC_G10_RESD2"			 => EVADC_G10_RESD2,
			"EVADC_G10_RESD3"			 => EVADC_G10_RESD3,
			"EVADC_G10_RESD4"			 => EVADC_G10_RESD4,
			"EVADC_G10_RESD5"			 => EVADC_G10_RESD5,
			"EVADC_G0_CHCTR3"			 => EVADC_G0_CHCTR3,
			"EVADC_G10_RESD6"			 => EVADC_G10_RESD6,
			"EVADC_G10_RESD7"			 => EVADC_G10_RESD7,
			"EVADC_G10_RESD8"			 => EVADC_G10_RESD8,
			"EVADC_G10_RESD9"			 => EVADC_G10_RESD9,
			"EVADC_G10_RESD10"			 => EVADC_G10_RESD10,
			"EVADC_G10_RESD11"			 => EVADC_G10_RESD11,
			"EVADC_G10_RESD12"			 => EVADC_G10_RESD12,
			"EVADC_G10_RESD13"			 => EVADC_G10_RESD13,
			"EVADC_G10_RESD14"			 => EVADC_G10_RESD14,
			"EVADC_G10_RESD15"			 => EVADC_G10_RESD15,
			"EVADC_G0_CHCTR4"			 => EVADC_G0_CHCTR4,
			"EVADC_G11_TRCTR"			 => EVADC_G11_TRCTR,
			"EVADC_G11_ARBCFG"			 => EVADC_G11_ARBCFG,
			"EVADC_G11_ARBPR"			 => EVADC_G11_ARBPR,
			"EVADC_G11_ANCFG"			 => EVADC_G11_ANCFG,
			"EVADC_G11_ICLASS0"			 => EVADC_G11_ICLASS0,
			"EVADC_G11_ICLASS1"			 => EVADC_G11_ICLASS1,
			"EVADC_G11_ALIAS"			 => EVADC_G11_ALIAS,
			"EVADC_G11_BOUND"			 => EVADC_G11_BOUND,
			"EVADC_G11_SYNCTR"			 => EVADC_G11_SYNCTR,
			"EVADC_G11_Q0_QCTRL"			 => EVADC_G11_Q0_QCTRL,
			"EVADC_G0_CHCTR5"			 => EVADC_G0_CHCTR5,
			"EVADC_G11_Q0_QMR"			 => EVADC_G11_Q0_QMR,
			"EVADC_G11_Q0_QSR"			 => EVADC_G11_Q0_QSR,
			"EVADC_G11_Q0_Q0R"			 => EVADC_G11_Q0_Q0R,
			"EVADC_G11_Q0_QINR"			 => EVADC_G11_Q0_QINR,
			"EVADC_G11_Q0_QBUR"			 => EVADC_G11_Q0_QBUR,
			"EVADC_G11_Q0_REQTM"			 => EVADC_G11_Q0_REQTM,
			"EVADC_G11_Q0_REQTS"			 => EVADC_G11_Q0_REQTS,
			"EVADC_G11_Q1_QCTRL"			 => EVADC_G11_Q1_QCTRL,
			"EVADC_G11_Q1_QMR"			 => EVADC_G11_Q1_QMR,
			"EVADC_G11_Q1_QSR"			 => EVADC_G11_Q1_QSR,
			"EVADC_G0_CHCTR6"			 => EVADC_G0_CHCTR6,
			"EVADC_G11_Q1_Q0R"			 => EVADC_G11_Q1_Q0R,
			"EVADC_G11_Q1_QINR"			 => EVADC_G11_Q1_QINR,
			"EVADC_G11_Q1_QBUR"			 => EVADC_G11_Q1_QBUR,
			"EVADC_G11_Q1_REQTM"			 => EVADC_G11_Q1_REQTM,
			"EVADC_G11_Q1_REQTS"			 => EVADC_G11_Q1_REQTS,
			"EVADC_G11_Q2_QCTRL"			 => EVADC_G11_Q2_QCTRL,
			"EVADC_G11_Q2_QMR"			 => EVADC_G11_Q2_QMR,
			"EVADC_G11_Q2_QSR"			 => EVADC_G11_Q2_QSR,
			"EVADC_G11_Q2_Q0R"			 => EVADC_G11_Q2_Q0R,
			"EVADC_G11_Q2_QINR"			 => EVADC_G11_Q2_QINR,
			"EVADC_G0_CHCTR7"			 => EVADC_G0_CHCTR7,
			"EVADC_G11_Q2_QBUR"			 => EVADC_G11_Q2_QBUR,
			"EVADC_G11_Q2_REQTM"			 => EVADC_G11_Q2_REQTM,
			"EVADC_G11_Q2_REQTS"			 => EVADC_G11_Q2_REQTS,
			"EVADC_G11_CEFLAG"			 => EVADC_G11_CEFLAG,
			"EVADC_G11_REFLAG"			 => EVADC_G11_REFLAG,
			"EVADC_G11_SEFLAG"			 => EVADC_G11_SEFLAG,
			"EVADC_G11_CEFCLR"			 => EVADC_G11_CEFCLR,
			"EVADC_G11_REFCLR"			 => EVADC_G11_REFCLR,
			"EVADC_G11_SEFCLR"			 => EVADC_G11_SEFCLR,
			"EVADC_G11_CEVNP0"			 => EVADC_G11_CEVNP0,
			"EVADC_G0_RCR0"			 => EVADC_G0_RCR0,
			"EVADC_G11_CEVNP1"			 => EVADC_G11_CEVNP1,
			"EVADC_G11_REVNP0"			 => EVADC_G11_REVNP0,
			"EVADC_G11_REVNP1"			 => EVADC_G11_REVNP1,
			"EVADC_G11_SEVNP"			 => EVADC_G11_SEVNP,
			"EVADC_G11_SRACT"			 => EVADC_G11_SRACT,
			"EVADC_G11_EMUXCTR"			 => EVADC_G11_EMUXCTR,
			"EVADC_G11_EMUXCS"			 => EVADC_G11_EMUXCS,
			"EVADC_G11_VFR"			 => EVADC_G11_VFR,
			"EVADC_G11_CHCTR0"			 => EVADC_G11_CHCTR0,
			"EVADC_G11_CHCTR1"			 => EVADC_G11_CHCTR1,
			"EVADC_G0_RCR1"			 => EVADC_G0_RCR1,
			"EVADC_G11_CHCTR2"			 => EVADC_G11_CHCTR2,
			"EVADC_G11_CHCTR3"			 => EVADC_G11_CHCTR3,
			"EVADC_G11_CHCTR4"			 => EVADC_G11_CHCTR4,
			"EVADC_G11_CHCTR5"			 => EVADC_G11_CHCTR5,
			"EVADC_G11_CHCTR6"			 => EVADC_G11_CHCTR6,
			"EVADC_G11_CHCTR7"			 => EVADC_G11_CHCTR7,
			"EVADC_G11_CHCTR8"			 => EVADC_G11_CHCTR8,
			"EVADC_G11_CHCTR9"			 => EVADC_G11_CHCTR9,
			"EVADC_G11_CHCTR10"			 => EVADC_G11_CHCTR10,
			"EVADC_G11_CHCTR11"			 => EVADC_G11_CHCTR11,
			"EVADC_G0_RCR2"			 => EVADC_G0_RCR2,
			"EVADC_G11_CHCTR12"			 => EVADC_G11_CHCTR12,
			"EVADC_G11_CHCTR13"			 => EVADC_G11_CHCTR13,
			"EVADC_G11_CHCTR14"			 => EVADC_G11_CHCTR14,
			"EVADC_G11_CHCTR15"			 => EVADC_G11_CHCTR15,
			"EVADC_G11_RCR0"			 => EVADC_G11_RCR0,
			"EVADC_G11_RCR1"			 => EVADC_G11_RCR1,
			"EVADC_G11_RCR2"			 => EVADC_G11_RCR2,
			"EVADC_G11_RCR3"			 => EVADC_G11_RCR3,
			"EVADC_G11_RCR4"			 => EVADC_G11_RCR4,
			"EVADC_G11_RCR5"			 => EVADC_G11_RCR5,
			"EVADC_G0_RCR3"			 => EVADC_G0_RCR3,
			"EVADC_G11_RCR6"			 => EVADC_G11_RCR6,
			"EVADC_G11_RCR7"			 => EVADC_G11_RCR7,
			"EVADC_G11_RCR8"			 => EVADC_G11_RCR8,
			"EVADC_G11_RCR9"			 => EVADC_G11_RCR9,
			"EVADC_G11_RCR10"			 => EVADC_G11_RCR10,
			"EVADC_G11_RCR11"			 => EVADC_G11_RCR11,
			"EVADC_G11_RCR12"			 => EVADC_G11_RCR12,
			"EVADC_G11_RCR13"			 => EVADC_G11_RCR13,
			"EVADC_G11_RCR14"			 => EVADC_G11_RCR14,
			"EVADC_G11_RCR15"			 => EVADC_G11_RCR15,
			"EVADC_G0_RCR4"			 => EVADC_G0_RCR4,
			"EVADC_G11_RES0"			 => EVADC_G11_RES0,
			"EVADC_G11_RES1"			 => EVADC_G11_RES1,
			"EVADC_G11_RES2"			 => EVADC_G11_RES2,
			"EVADC_G11_RES3"			 => EVADC_G11_RES3,
			"EVADC_G11_RES4"			 => EVADC_G11_RES4,
			"EVADC_G11_RES5"			 => EVADC_G11_RES5,
			"EVADC_G11_RES6"			 => EVADC_G11_RES6,
			"EVADC_G11_RES7"			 => EVADC_G11_RES7,
			"EVADC_G11_RES8"			 => EVADC_G11_RES8,
			"EVADC_G11_RES9"			 => EVADC_G11_RES9,
			"EVADC_G0_RCR5"			 => EVADC_G0_RCR5,
			"EVADC_G11_RES10"			 => EVADC_G11_RES10,
			"EVADC_G11_RES11"			 => EVADC_G11_RES11,
			"EVADC_G11_RES12"			 => EVADC_G11_RES12,
			"EVADC_G11_RES13"			 => EVADC_G11_RES13,
			"EVADC_G11_RES14"			 => EVADC_G11_RES14,
			"EVADC_G11_RES15"			 => EVADC_G11_RES15,
			"EVADC_G11_RESD0"			 => EVADC_G11_RESD0,
			"EVADC_G11_RESD1"			 => EVADC_G11_RESD1,
			"EVADC_G11_RESD2"			 => EVADC_G11_RESD2,
			"EVADC_G11_RESD3"			 => EVADC_G11_RESD3,
			"EVADC_G0_RCR6"			 => EVADC_G0_RCR6,
			"EVADC_G11_RESD4"			 => EVADC_G11_RESD4,
			"EVADC_G11_RESD5"			 => EVADC_G11_RESD5,
			"EVADC_G11_RESD6"			 => EVADC_G11_RESD6,
			"EVADC_G11_RESD7"			 => EVADC_G11_RESD7,
			"EVADC_G11_RESD8"			 => EVADC_G11_RESD8,
			"EVADC_G11_RESD9"			 => EVADC_G11_RESD9,
			"EVADC_G11_RESD10"			 => EVADC_G11_RESD10,
			"EVADC_G11_RESD11"			 => EVADC_G11_RESD11,
			"EVADC_G11_RESD12"			 => EVADC_G11_RESD12,
			"EVADC_G11_RESD13"			 => EVADC_G11_RESD13,
			"EVADC_G0_RCR7"			 => EVADC_G0_RCR7,
			"EVADC_G11_RESD14"			 => EVADC_G11_RESD14,
			"EVADC_G11_RESD15"			 => EVADC_G11_RESD15,
			"EVADC_FC0_FCCTRL"			 => EVADC_FC0_FCCTRL,
			"EVADC_FC0_FCM"			 => EVADC_FC0_FCM,
			"EVADC_FC0_FCRAMP0"			 => EVADC_FC0_FCRAMP0,
			"EVADC_FC0_FCRAMP1"			 => EVADC_FC0_FCRAMP1,
			"EVADC_FC0_FCBFL"			 => EVADC_FC0_FCBFL,
			"EVADC_FC0_FCHYST"			 => EVADC_FC0_FCHYST,
			"EVADC_FC1_FCCTRL"			 => EVADC_FC1_FCCTRL,
			"EVADC_FC1_FCM"			 => EVADC_FC1_FCM,
			"EVADC_G0_RCR8"			 => EVADC_G0_RCR8,
			"EVADC_FC1_FCRAMP0"			 => EVADC_FC1_FCRAMP0,
			"EVADC_FC1_FCRAMP1"			 => EVADC_FC1_FCRAMP1,
			"EVADC_FC1_FCBFL"			 => EVADC_FC1_FCBFL,
			"EVADC_FC1_FCHYST"			 => EVADC_FC1_FCHYST,
			"EVADC_FC2_FCCTRL"			 => EVADC_FC2_FCCTRL,
			"EVADC_FC2_FCM"			 => EVADC_FC2_FCM,
			"EVADC_FC2_FCRAMP0"			 => EVADC_FC2_FCRAMP0,
			"EVADC_FC2_FCRAMP1"			 => EVADC_FC2_FCRAMP1,
			"EVADC_FC2_FCBFL"			 => EVADC_FC2_FCBFL,
			"EVADC_FC2_FCHYST"			 => EVADC_FC2_FCHYST,
			"EVADC_G0_RCR9"			 => EVADC_G0_RCR9,
			"EVADC_FC3_FCCTRL"			 => EVADC_FC3_FCCTRL,
			"EVADC_FC3_FCM"			 => EVADC_FC3_FCM,
			"EVADC_FC3_FCRAMP0"			 => EVADC_FC3_FCRAMP0,
			"EVADC_FC3_FCRAMP1"			 => EVADC_FC3_FCRAMP1,
			"EVADC_FC3_FCBFL"			 => EVADC_FC3_FCBFL,
			"EVADC_FC3_FCHYST"			 => EVADC_FC3_FCHYST,
			"EVADC_G0_RCR10"			 => EVADC_G0_RCR10,
			"EVADC_G0_RCR11"			 => EVADC_G0_RCR11,
			"EVADC_G0_RCR12"			 => EVADC_G0_RCR12,
			"EVADC_G0_RCR13"			 => EVADC_G0_RCR13,
			"EVADC_G0_RCR14"			 => EVADC_G0_RCR14,
			"EVADC_G0_RCR15"			 => EVADC_G0_RCR15,
			"MODULE_EVADC"			 => MODULE_EVADC,
			"EVADC_G0_RES0"			 => EVADC_G0_RES0,
			"EVADC_G0_RES1"			 => EVADC_G0_RES1,
			"EVADC_G0_RES2"			 => EVADC_G0_RES2,
			"EVADC_G0_RES3"			 => EVADC_G0_RES3,
			"EVADC_G0_RES4"			 => EVADC_G0_RES4,
			"EVADC_G0_RES5"			 => EVADC_G0_RES5,
			"EVADC_G0_RES6"			 => EVADC_G0_RES6,
			"EVADC_G0_RES7"			 => EVADC_G0_RES7,
			"EVADC_G0_RES8"			 => EVADC_G0_RES8,
			"EVADC_G0_RES9"			 => EVADC_G0_RES9,
			"EVADC_G0_RES10"			 => EVADC_G0_RES10,
			"EVADC_G0_RES11"			 => EVADC_G0_RES11,
			"EVADC_CLC"				 => EVADC_CLC,
			"EVADC_G0_RES12"			 => EVADC_G0_RES12,
			"EVADC_G0_RES13"			 => EVADC_G0_RES13,
			"EVADC_G0_RES14"			 => EVADC_G0_RES14,
			"EVADC_G0_RES15"			 => EVADC_G0_RES15,
			"EVADC_G0_RESD0"			 => EVADC_G0_RESD0,
			"EVADC_ID"				 => EVADC_ID,
			"EVADC_G0_RESD1"			 => EVADC_G0_RESD1,
			"EVADC_G0_RESD2"			 => EVADC_G0_RESD2,
			"EVADC_G0_RESD3"			 => EVADC_G0_RESD3,
			"EVADC_G0_RESD4"			 => EVADC_G0_RESD4,
			"EVADC_OCS"				 => EVADC_OCS,
			"EVADC_G0_RESD5"			 => EVADC_G0_RESD5,
			"EVADC_G0_RESD6"			 => EVADC_G0_RESD6,
			"EVADC_G0_RESD7"			 => EVADC_G0_RESD7,
			"EVADC_G0_RESD8"			 => EVADC_G0_RESD8,
			"EVADC_KRSTCLR"			 => EVADC_KRSTCLR,
			"EVADC_G0_RESD9"			 => EVADC_G0_RESD9,
			"EVADC_G0_RESD10"			 => EVADC_G0_RESD10,
			"EVADC_G0_RESD11"			 => EVADC_G0_RESD11,
			"EVADC_G0_RESD12"			 => EVADC_G0_RESD12,
			"EVADC_G0_RESD13"			 => EVADC_G0_RESD13,
			"EVADC_KRST1"				 => EVADC_KRST1,
			"EVADC_G0_RESD14"			 => EVADC_G0_RESD14,
			"EVADC_G0_RESD15"			 => EVADC_G0_RESD15,
			"EVADC_G1_TRCTR"			 => EVADC_G1_TRCTR,
			"EVADC_G1_ARBCFG"			 => EVADC_G1_ARBCFG,
			"EVADC_KRST0"				 => EVADC_KRST0,
			"EVADC_G1_ARBPR"			 => EVADC_G1_ARBPR,
			"EVADC_G1_ANCFG"			 => EVADC_G1_ANCFG,
			"EVADC_G1_ICLASS0"			 => EVADC_G1_ICLASS0,
			"EVADC_G1_ICLASS1"			 => EVADC_G1_ICLASS1,
			"EVADC_ACCEN0"			 => EVADC_ACCEN0,
			"EVADC_G1_ALIAS"			 => EVADC_G1_ALIAS,
			"EVADC_G1_BOUND"			 => EVADC_G1_BOUND,
			"EVADC_G1_SYNCTR"			 => EVADC_G1_SYNCTR,
			"EVADC_G1_Q0_QCTRL"			 => EVADC_G1_Q0_QCTRL,
			"EVADC_GLOBCFG"			 => EVADC_GLOBCFG,
			"EVADC_G1_Q0_QMR"			 => EVADC_G1_Q0_QMR,
			"EVADC_G1_Q0_QSR"			 => EVADC_G1_Q0_QSR,
			"EVADC_G1_Q0_Q0R"			 => EVADC_G1_Q0_Q0R,
			"FCE_IN0_IR"				 => FCE_IN0_IR,
			"FCE_IN0_RES"				 => FCE_IN0_RES,
			"FCE_IN0_CFG"				 => FCE_IN0_CFG,
			"FCE_IN0_STS"				 => FCE_IN0_STS,
			"FCE_IN0_LENGTH"			 => FCE_IN0_LENGTH,
			"FCE_IN0_CHECK"			 => FCE_IN0_CHECK,
			"FCE_IN0_CRC"				 => FCE_IN0_CRC,
			"FCE_IN0_CTR"				 => FCE_IN0_CTR,
			"FCE_IN1_IR"				 => FCE_IN1_IR,
			"FCE_IN1_RES"				 => FCE_IN1_RES,
			"FCE_IN1_CFG"				 => FCE_IN1_CFG,
			"FCE_IN1_STS"				 => FCE_IN1_STS,
			"FCE_IN1_LENGTH"			 => FCE_IN1_LENGTH,
			"FCE_IN1_CHECK"			 => FCE_IN1_CHECK,
			"FCE_IN1_CRC"				 => FCE_IN1_CRC,
			"FCE_IN1_CTR"				 => FCE_IN1_CTR,
			"FCE_IN2_IR"				 => FCE_IN2_IR,
			"FCE_IN2_RES"				 => FCE_IN2_RES,
			"FCE_IN2_CFG"				 => FCE_IN2_CFG,
			"FCE_IN2_STS"				 => FCE_IN2_STS,
			"FCE_IN2_LENGTH"			 => FCE_IN2_LENGTH,
			"FCE_IN2_CHECK"			 => FCE_IN2_CHECK,
			"FCE_IN2_CRC"				 => FCE_IN2_CRC,
			"FCE_IN2_CTR"				 => FCE_IN2_CTR,
			"FCE_IN3_IR"				 => FCE_IN3_IR,
			"FCE_IN3_RES"				 => FCE_IN3_RES,
			"FCE_IN3_CFG"				 => FCE_IN3_CFG,
			"FCE_IN3_STS"				 => FCE_IN3_STS,
			"FCE_IN3_LENGTH"			 => FCE_IN3_LENGTH,
			"FCE_IN3_CHECK"			 => FCE_IN3_CHECK,
			"FCE_IN3_CRC"				 => FCE_IN3_CRC,
			"FCE_IN3_CTR"				 => FCE_IN3_CTR,
			"FCE_IN4_IR"				 => FCE_IN4_IR,
			"FCE_IN4_RES"				 => FCE_IN4_RES,
			"FCE_IN4_CFG"				 => FCE_IN4_CFG,
			"FCE_IN4_STS"				 => FCE_IN4_STS,
			"FCE_IN4_LENGTH"			 => FCE_IN4_LENGTH,
			"FCE_IN4_CHECK"			 => FCE_IN4_CHECK,
			"FCE_IN4_CRC"				 => FCE_IN4_CRC,
			"FCE_IN4_CTR"				 => FCE_IN4_CTR,
			"FCE_IN5_IR"				 => FCE_IN5_IR,
			"FCE_IN5_RES"				 => FCE_IN5_RES,
			"FCE_IN5_CFG"				 => FCE_IN5_CFG,
			"FCE_IN5_STS"				 => FCE_IN5_STS,
			"FCE_IN5_LENGTH"			 => FCE_IN5_LENGTH,
			"FCE_IN5_CHECK"			 => FCE_IN5_CHECK,
			"FCE_IN5_CRC"				 => FCE_IN5_CRC,
			"FCE_IN5_CTR"				 => FCE_IN5_CTR,
			"FCE_IN6_IR"				 => FCE_IN6_IR,
			"FCE_IN6_RES"				 => FCE_IN6_RES,
			"FCE_IN6_CFG"				 => FCE_IN6_CFG,
			"FCE_IN6_STS"				 => FCE_IN6_STS,
			"FCE_IN6_LENGTH"			 => FCE_IN6_LENGTH,
			"FCE_IN6_CHECK"			 => FCE_IN6_CHECK,
			"FCE_IN6_CRC"				 => FCE_IN6_CRC,
			"FCE_IN6_CTR"				 => FCE_IN6_CTR,
			"FCE_IN7_IR"				 => FCE_IN7_IR,
			"FCE_IN7_RES"				 => FCE_IN7_RES,
			"FCE_IN7_CFG"				 => FCE_IN7_CFG,
			"FCE_IN7_STS"				 => FCE_IN7_STS,
			"FCE_IN7_LENGTH"			 => FCE_IN7_LENGTH,
			"FCE_IN7_CHECK"			 => FCE_IN7_CHECK,
			"FCE_IN7_CRC"				 => FCE_IN7_CRC,
			"FCE_IN7_CTR"				 => FCE_IN7_CTR,
			"MODULE_FCE"				 => MODULE_FCE,
			"FCE_CLC"				 => FCE_CLC,
			"FCE_ID"				 => FCE_ID,
			"FCE_CHSTS"				 => FCE_CHSTS,
			"FCE_KRSTCLR"				 => FCE_KRSTCLR,
			"FCE_KRST1"				 => FCE_KRST1,
			"FCE_KRST0"				 => FCE_KRST0,
			"FCE_ACCEN1"				 => FCE_ACCEN1,
			"FCE_ACCEN0"				 => FCE_ACCEN0,
			"MODULE_FSI"				 => MODULE_FSI,
			"FSI_COMM_1"				 => FSI_COMM_1,
			"FSI_COMM_2"				 => FSI_COMM_2,
			"FSI_HSMCOMM_1"			 => FSI_HSMCOMM_1,
			"FSI_HSMCOMM_2"			 => FSI_HSMCOMM_2,
			"GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND"			 => GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND,
			"GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND"			 => GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND,
			"GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC"			 => GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC,
			"GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC"			 => GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC,
			"GETH_MAC_PPS_CONTROL"			 => GETH_MAC_PPS_CONTROL,
			"GETH_MAC_PPS0_TARGET_TIME_SECONDS"			 => GETH_MAC_PPS0_TARGET_TIME_SECONDS,
			"GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS"			 => GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS,
			"GETH_MAC_PPS0_INTERVAL"			 => GETH_MAC_PPS0_INTERVAL,
			"GETH_MAC_PPS0_WIDTH"			 => GETH_MAC_PPS0_WIDTH,
			"GETH_MTL_OPERATION_MODE"			 => GETH_MTL_OPERATION_MODE,
			"GETH_MTL_INTERRUPT_STATUS"			 => GETH_MTL_INTERRUPT_STATUS,
			"GETH_MTL_RXQ_DMA_MAP0"			 => GETH_MTL_RXQ_DMA_MAP0,
			"GETH_MTL_TXQ0_OPERATION_MODE"			 => GETH_MTL_TXQ0_OPERATION_MODE,
			"GETH_MTL_TXQ0_UNDERFLOW"			 => GETH_MTL_TXQ0_UNDERFLOW,
			"GETH_MTL_TXQ0_DEBUG"			 => GETH_MTL_TXQ0_DEBUG,
			"GETH_MTL_TXQ0_ETS_STATUS"			 => GETH_MTL_TXQ0_ETS_STATUS,
			"GETH_MTL_TXQ0_QUANTUM_WEIGHT"			 => GETH_MTL_TXQ0_QUANTUM_WEIGHT,
			"GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS"			 => GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS,
			"GETH_MTL_RXQ0_OPERATION_MODE"			 => GETH_MTL_RXQ0_OPERATION_MODE,
			"GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT"			 => GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT,
			"GETH_MTL_RXQ0_DEBUG"			 => GETH_MTL_RXQ0_DEBUG,
			"GETH_MTL_RXQ0_CONTROL"			 => GETH_MTL_RXQ0_CONTROL,
			"GETH_MTL_TXQ1_OPERATION_MODE"			 => GETH_MTL_TXQ1_OPERATION_MODE,
			"GETH_MTL_TXQ1_UNDERFLOW"			 => GETH_MTL_TXQ1_UNDERFLOW,
			"GETH_MTL_TXQ1_DEBUG"			 => GETH_MTL_TXQ1_DEBUG,
			"GETH_MTL_TXQ1_ETS_CONTROL"			 => GETH_MTL_TXQ1_ETS_CONTROL,
			"GETH_MTL_TXQ1_ETS_STATUS"			 => GETH_MTL_TXQ1_ETS_STATUS,
			"GETH_MTL_TXQ1_QUANTUM_WEIGHT"			 => GETH_MTL_TXQ1_QUANTUM_WEIGHT,
			"GETH_MTL_TXQ1_SENDSLOPECREDIT"			 => GETH_MTL_TXQ1_SENDSLOPECREDIT,
			"GETH_MTL_TXQ1_HICREDIT"			 => GETH_MTL_TXQ1_HICREDIT,
			"GETH_MTL_TXQ1_LOCREDIT"			 => GETH_MTL_TXQ1_LOCREDIT,
			"GETH_MTL_Q1_INTERRUPT_CONTROL_STATUS"			 => GETH_MTL_Q1_INTERRUPT_CONTROL_STATUS,
			"GETH_MTL_RXQ1_OPERATION_MODE"			 => GETH_MTL_RXQ1_OPERATION_MODE,
			"GETH_MAC_VLAN_HASH_TABLE"			 => GETH_MAC_VLAN_HASH_TABLE,
			"GETH_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT"			 => GETH_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT,
			"GETH_MTL_RXQ1_DEBUG"			 => GETH_MTL_RXQ1_DEBUG,
			"GETH_MTL_RXQ1_CONTROL"			 => GETH_MTL_RXQ1_CONTROL,
			"GETH_MTL_TXQ2_OPERATION_MODE"			 => GETH_MTL_TXQ2_OPERATION_MODE,
			"GETH_MTL_TXQ2_UNDERFLOW"			 => GETH_MTL_TXQ2_UNDERFLOW,
			"GETH_MTL_TXQ2_DEBUG"			 => GETH_MTL_TXQ2_DEBUG,
			"GETH_MTL_TXQ2_ETS_CONTROL"			 => GETH_MTL_TXQ2_ETS_CONTROL,
			"GETH_MTL_TXQ2_ETS_STATUS"			 => GETH_MTL_TXQ2_ETS_STATUS,
			"GETH_MTL_TXQ2_QUANTUM_WEIGHT"			 => GETH_MTL_TXQ2_QUANTUM_WEIGHT,
			"GETH_MTL_TXQ2_SENDSLOPECREDIT"			 => GETH_MTL_TXQ2_SENDSLOPECREDIT,
			"GETH_MAC_VLAN_INCL"			 => GETH_MAC_VLAN_INCL,
			"GETH_MTL_TXQ2_HICREDIT"			 => GETH_MTL_TXQ2_HICREDIT,
			"GETH_MTL_TXQ2_LOCREDIT"			 => GETH_MTL_TXQ2_LOCREDIT,
			"GETH_MTL_Q2_INTERRUPT_CONTROL_STATUS"			 => GETH_MTL_Q2_INTERRUPT_CONTROL_STATUS,
			"GETH_MTL_RXQ2_OPERATION_MODE"			 => GETH_MTL_RXQ2_OPERATION_MODE,
			"GETH_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT"			 => GETH_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT,
			"GETH_MTL_RXQ2_DEBUG"			 => GETH_MTL_RXQ2_DEBUG,
			"GETH_MTL_RXQ2_CONTROL"			 => GETH_MTL_RXQ2_CONTROL,
			"GETH_MTL_TXQ3_OPERATION_MODE"			 => GETH_MTL_TXQ3_OPERATION_MODE,
			"GETH_MTL_TXQ3_UNDERFLOW"			 => GETH_MTL_TXQ3_UNDERFLOW,
			"GETH_MTL_TXQ3_DEBUG"			 => GETH_MTL_TXQ3_DEBUG,
			"GETH_MAC_VLAN_INCL_Q"			 => GETH_MAC_VLAN_INCL_Q,
			"GETH_MTL_TXQ3_ETS_CONTROL"			 => GETH_MTL_TXQ3_ETS_CONTROL,
			"GETH_MTL_TXQ3_ETS_STATUS"			 => GETH_MTL_TXQ3_ETS_STATUS,
			"GETH_MTL_TXQ3_QUANTUM_WEIGHT"			 => GETH_MTL_TXQ3_QUANTUM_WEIGHT,
			"GETH_MTL_TXQ3_SENDSLOPECREDIT"			 => GETH_MTL_TXQ3_SENDSLOPECREDIT,
			"GETH_MTL_TXQ3_HICREDIT"			 => GETH_MTL_TXQ3_HICREDIT,
			"GETH_MTL_TXQ3_LOCREDIT"			 => GETH_MTL_TXQ3_LOCREDIT,
			"GETH_MTL_Q3_INTERRUPT_CONTROL_STATUS"			 => GETH_MTL_Q3_INTERRUPT_CONTROL_STATUS,
			"GETH_MTL_RXQ3_OPERATION_MODE"			 => GETH_MTL_RXQ3_OPERATION_MODE,
			"GETH_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT"			 => GETH_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT,
			"GETH_MTL_RXQ3_DEBUG"			 => GETH_MTL_RXQ3_DEBUG,
			"GETH_MTL_RXQ3_CONTROL"			 => GETH_MTL_RXQ3_CONTROL,
			"GETH_DMA_MODE"			 => GETH_DMA_MODE,
			"GETH_DMA_SYSBUS_MODE"			 => GETH_DMA_SYSBUS_MODE,
			"GETH_DMA_INTERRUPT_STATUS"			 => GETH_DMA_INTERRUPT_STATUS,
			"GETH_DMA_DEBUG_STATUS0"			 => GETH_DMA_DEBUG_STATUS0,
			"GETH_DMA_DEBUG_STATUS1"			 => GETH_DMA_DEBUG_STATUS1,
			"GETH_DMA_CH0_CONTROL"			 => GETH_DMA_CH0_CONTROL,
			"GETH_DMA_CH0_TX_CONTROL"			 => GETH_DMA_CH0_TX_CONTROL,
			"GETH_DMA_CH0_RX_CONTROL"			 => GETH_DMA_CH0_RX_CONTROL,
			"GETH_DMA_CH0_TXDESC_LIST_ADDRESS"			 => GETH_DMA_CH0_TXDESC_LIST_ADDRESS,
			"GETH_DMA_CH0_RXDESC_LIST_ADDRESS"			 => GETH_DMA_CH0_RXDESC_LIST_ADDRESS,
			"GETH_DMA_CH0_TXDESC_TAIL_POINTER"			 => GETH_DMA_CH0_TXDESC_TAIL_POINTER,
			"GETH_DMA_CH0_RXDESC_TAIL_POINTER"			 => GETH_DMA_CH0_RXDESC_TAIL_POINTER,
			"GETH_DMA_CH0_TXDESC_RING_LENGTH"			 => GETH_DMA_CH0_TXDESC_RING_LENGTH,
			"GETH_DMA_CH0_RXDESC_RING_LENGTH"			 => GETH_DMA_CH0_RXDESC_RING_LENGTH,
			"GETH_DMA_CH0_INTERRUPT_ENABLE"			 => GETH_DMA_CH0_INTERRUPT_ENABLE,
			"GETH_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER"			 => GETH_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER,
			"GETH_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS"			 => GETH_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS,
			"GETH_DMA_CH0_CURRENT_APP_TXDESC"			 => GETH_DMA_CH0_CURRENT_APP_TXDESC,
			"GETH_DMA_CH0_CURRENT_APP_RXDESC"			 => GETH_DMA_CH0_CURRENT_APP_RXDESC,
			"GETH_DMA_CH0_CURRENT_APP_TXBUFFER"			 => GETH_DMA_CH0_CURRENT_APP_TXBUFFER,
			"GETH_DMA_CH0_CURRENT_APP_RXBUFFER"			 => GETH_DMA_CH0_CURRENT_APP_RXBUFFER,
			"GETH_DMA_CH0_STATUS"			 => GETH_DMA_CH0_STATUS,
			"GETH_DMA_CH0_MISS_FRAME_CNT"			 => GETH_DMA_CH0_MISS_FRAME_CNT,
			"GETH_DMA_CH1_CONTROL"			 => GETH_DMA_CH1_CONTROL,
			"GETH_DMA_CH1_TX_CONTROL"			 => GETH_DMA_CH1_TX_CONTROL,
			"GETH_DMA_CH1_RX_CONTROL"			 => GETH_DMA_CH1_RX_CONTROL,
			"GETH_MAC_INNER_VLAN_INCL"			 => GETH_MAC_INNER_VLAN_INCL,
			"GETH_DMA_CH1_TXDESC_LIST_ADDRESS"			 => GETH_DMA_CH1_TXDESC_LIST_ADDRESS,
			"GETH_DMA_CH1_RXDESC_LIST_ADDRESS"			 => GETH_DMA_CH1_RXDESC_LIST_ADDRESS,
			"GETH_DMA_CH1_TXDESC_TAIL_POINTER"			 => GETH_DMA_CH1_TXDESC_TAIL_POINTER,
			"GETH_DMA_CH1_RXDESC_TAIL_POINTER"			 => GETH_DMA_CH1_RXDESC_TAIL_POINTER,
			"GETH_DMA_CH1_TXDESC_RING_LENGTH"			 => GETH_DMA_CH1_TXDESC_RING_LENGTH,
			"GETH_DMA_CH1_RXDESC_RING_LENGTH"			 => GETH_DMA_CH1_RXDESC_RING_LENGTH,
			"GETH_DMA_CH1_INTERRUPT_ENABLE"			 => GETH_DMA_CH1_INTERRUPT_ENABLE,
			"GETH_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER"			 => GETH_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER,
			"GETH_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS"			 => GETH_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS,
			"GETH_DMA_CH1_CURRENT_APP_TXDESC"			 => GETH_DMA_CH1_CURRENT_APP_TXDESC,
			"GETH_DMA_CH1_CURRENT_APP_RXDESC"			 => GETH_DMA_CH1_CURRENT_APP_RXDESC,
			"GETH_DMA_CH1_CURRENT_APP_TXBUFFER"			 => GETH_DMA_CH1_CURRENT_APP_TXBUFFER,
			"GETH_DMA_CH1_CURRENT_APP_RXBUFFER"			 => GETH_DMA_CH1_CURRENT_APP_RXBUFFER,
			"GETH_DMA_CH1_STATUS"			 => GETH_DMA_CH1_STATUS,
			"GETH_DMA_CH1_MISS_FRAME_CNT"			 => GETH_DMA_CH1_MISS_FRAME_CNT,
			"GETH_DMA_CH2_CONTROL"			 => GETH_DMA_CH2_CONTROL,
			"GETH_DMA_CH2_TX_CONTROL"			 => GETH_DMA_CH2_TX_CONTROL,
			"GETH_DMA_CH2_RX_CONTROL"			 => GETH_DMA_CH2_RX_CONTROL,
			"GETH_DMA_CH2_TXDESC_LIST_ADDRESS"			 => GETH_DMA_CH2_TXDESC_LIST_ADDRESS,
			"GETH_DMA_CH2_RXDESC_LIST_ADDRESS"			 => GETH_DMA_CH2_RXDESC_LIST_ADDRESS,
			"GETH_DMA_CH2_TXDESC_TAIL_POINTER"			 => GETH_DMA_CH2_TXDESC_TAIL_POINTER,
			"GETH_DMA_CH2_RXDESC_TAIL_POINTER"			 => GETH_DMA_CH2_RXDESC_TAIL_POINTER,
			"GETH_DMA_CH2_TXDESC_RING_LENGTH"			 => GETH_DMA_CH2_TXDESC_RING_LENGTH,
			"GETH_DMA_CH2_RXDESC_RING_LENGTH"			 => GETH_DMA_CH2_RXDESC_RING_LENGTH,
			"GETH_DMA_CH2_INTERRUPT_ENABLE"			 => GETH_DMA_CH2_INTERRUPT_ENABLE,
			"GETH_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER"			 => GETH_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER,
			"GETH_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS"			 => GETH_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS,
			"GETH_DMA_CH2_CURRENT_APP_TXDESC"			 => GETH_DMA_CH2_CURRENT_APP_TXDESC,
			"GETH_DMA_CH2_CURRENT_APP_RXDESC"			 => GETH_DMA_CH2_CURRENT_APP_RXDESC,
			"GETH_DMA_CH2_CURRENT_APP_TXBUFFER"			 => GETH_DMA_CH2_CURRENT_APP_TXBUFFER,
			"GETH_DMA_CH2_CURRENT_APP_RXBUFFER"			 => GETH_DMA_CH2_CURRENT_APP_RXBUFFER,
			"GETH_DMA_CH2_STATUS"			 => GETH_DMA_CH2_STATUS,
			"GETH_DMA_CH2_MISS_FRAME_CNT"			 => GETH_DMA_CH2_MISS_FRAME_CNT,
			"GETH_DMA_CH3_CONTROL"			 => GETH_DMA_CH3_CONTROL,
			"GETH_DMA_CH3_TX_CONTROL"			 => GETH_DMA_CH3_TX_CONTROL,
			"GETH_DMA_CH3_RX_CONTROL"			 => GETH_DMA_CH3_RX_CONTROL,
			"GETH_DMA_CH3_TXDESC_LIST_ADDRESS"			 => GETH_DMA_CH3_TXDESC_LIST_ADDRESS,
			"GETH_MAC_Q0_TX_FLOW_CTRL"			 => GETH_MAC_Q0_TX_FLOW_CTRL,
			"GETH_DMA_CH3_RXDESC_LIST_ADDRESS"			 => GETH_DMA_CH3_RXDESC_LIST_ADDRESS,
			"GETH_DMA_CH3_TXDESC_TAIL_POINTER"			 => GETH_DMA_CH3_TXDESC_TAIL_POINTER,
			"GETH_DMA_CH3_RXDESC_TAIL_POINTER"			 => GETH_DMA_CH3_RXDESC_TAIL_POINTER,
			"GETH_DMA_CH3_TXDESC_RING_LENGTH"			 => GETH_DMA_CH3_TXDESC_RING_LENGTH,
			"GETH_DMA_CH3_RXDESC_RING_LENGTH"			 => GETH_DMA_CH3_RXDESC_RING_LENGTH,
			"GETH_DMA_CH3_INTERRUPT_ENABLE"			 => GETH_DMA_CH3_INTERRUPT_ENABLE,
			"GETH_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER"			 => GETH_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER,
			"GETH_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS"			 => GETH_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS,
			"GETH_DMA_CH3_CURRENT_APP_TXDESC"			 => GETH_DMA_CH3_CURRENT_APP_TXDESC,
			"GETH_DMA_CH3_CURRENT_APP_RXDESC"			 => GETH_DMA_CH3_CURRENT_APP_RXDESC,
			"GETH_MAC_RX_FLOW_CTRL"			 => GETH_MAC_RX_FLOW_CTRL,
			"GETH_DMA_CH3_CURRENT_APP_TXBUFFER"			 => GETH_DMA_CH3_CURRENT_APP_TXBUFFER,
			"GETH_DMA_CH3_CURRENT_APP_RXBUFFER"			 => GETH_DMA_CH3_CURRENT_APP_RXBUFFER,
			"GETH_DMA_CH3_STATUS"			 => GETH_DMA_CH3_STATUS,
			"GETH_DMA_CH3_MISS_FRAME_CNT"			 => GETH_DMA_CH3_MISS_FRAME_CNT,
			"GETH_CLC"				 => GETH_CLC,
			"GETH_ID"				 => GETH_ID,
			"GETH_GPCTL"				 => GETH_GPCTL,
			"GETH_ACCEN0"				 => GETH_ACCEN0,
			"GETH_ACCEN1"				 => GETH_ACCEN1,
			"GETH_KRST0"				 => GETH_KRST0,
			"GETH_MAC_RXQ_CTRL4"			 => GETH_MAC_RXQ_CTRL4,
			"GETH_KRST1"				 => GETH_KRST1,
			"GETH_KRSTCLR"			 => GETH_KRSTCLR,
			"GETH_ACCEND0_ACCEN0D"			 => GETH_ACCEND0_ACCEN0D,
			"GETH_ACCEND0_ACCEN1D"			 => GETH_ACCEND0_ACCEN1D,
			"GETH_ACCEND1_ACCEN0D"			 => GETH_ACCEND1_ACCEN0D,
			"GETH_ACCEND1_ACCEN1D"			 => GETH_ACCEND1_ACCEN1D,
			"GETH_MAC_RXQ_CTRL0"			 => GETH_MAC_RXQ_CTRL0,
			"GETH_ACCEND2_ACCEN0D"			 => GETH_ACCEND2_ACCEN0D,
			"GETH_ACCEND2_ACCEN1D"			 => GETH_ACCEND2_ACCEN1D,
			"GETH_ACCEND3_ACCEN0D"			 => GETH_ACCEND3_ACCEN0D,
			"GETH_ACCEND3_ACCEN1D"			 => GETH_ACCEND3_ACCEN1D,
			"GETH_MAC_RXQ_CTRL1"			 => GETH_MAC_RXQ_CTRL1,
			"GETH_SKEWCTL"			 => GETH_SKEWCTL,
			"GETH_MAC_RXQ_CTRL2"			 => GETH_MAC_RXQ_CTRL2,
			"GETH_MAC_INTERRUPT_STATUS"			 => GETH_MAC_INTERRUPT_STATUS,
			"GETH_MAC_INTERRUPT_ENABLE"			 => GETH_MAC_INTERRUPT_ENABLE,
			"GETH_MAC_RX_TX_STATUS"			 => GETH_MAC_RX_TX_STATUS,
			"GETH_MAC_PMT_CONTROL_STATUS"			 => GETH_MAC_PMT_CONTROL_STATUS,
			"GETH_MAC_RWK_PACKET_FILTER"			 => GETH_MAC_RWK_PACKET_FILTER,
			"GETH_RWK_FILTER_COMMAND_0"			 => GETH_RWK_FILTER_COMMAND_0,
			"GETH_RWK_FILTER_OFFSET_0"			 => GETH_RWK_FILTER_OFFSET_0,
			"GETH_RWK_FILTER_CRC"			 => GETH_RWK_FILTER_CRC,
			"GETH_RWK_FILTER_BYTE_MASK"			 => GETH_RWK_FILTER_BYTE_MASK,
			"GETH_MAC_LPI_CONTROL_STATUS"			 => GETH_MAC_LPI_CONTROL_STATUS,
			"GETH_MAC_LPI_TIMERS_CONTROL"			 => GETH_MAC_LPI_TIMERS_CONTROL,
			"GETH_MAC_LPI_ENTRY_TIMER"			 => GETH_MAC_LPI_ENTRY_TIMER,
			"GETH_MAC_1US_TIC_COUNTER"			 => GETH_MAC_1US_TIC_COUNTER,
			"GETH_MAC_PHYIF_CONTROL_STATUS"			 => GETH_MAC_PHYIF_CONTROL_STATUS,
			"GETH_MAC_VERSION"			 => GETH_MAC_VERSION,
			"GETH_MAC_DEBUG"			 => GETH_MAC_DEBUG,
			"GETH_MAC_HW_FEATURE0"			 => GETH_MAC_HW_FEATURE0,
			"GETH_MAC_HW_FEATURE1"			 => GETH_MAC_HW_FEATURE1,
			"GETH_MAC_HW_FEATURE2"			 => GETH_MAC_HW_FEATURE2,
			"GETH_MAC_HW_FEATURE3"			 => GETH_MAC_HW_FEATURE3,
			"GETH_MAC_MDIO_ADDRESS"			 => GETH_MAC_MDIO_ADDRESS,
			"GETH_MAC_MDIO_DATA"			 => GETH_MAC_MDIO_DATA,
			"GETH_MAC_CSR_SW_CTRL"			 => GETH_MAC_CSR_SW_CTRL,
			"GETH_MAC_EXT_CFG1"			 => GETH_MAC_EXT_CFG1,
			"GETH_MAC_ADDRESS_HIGH0"			 => GETH_MAC_ADDRESS_HIGH0,
			"GETH_MAC_ADDRESS_LOW0"			 => GETH_MAC_ADDRESS_LOW0,
			"GETH_MAC_ADDRESS_HIGH1"			 => GETH_MAC_ADDRESS_HIGH1,
			"GETH_MAC_ADDRESS_LOW1"			 => GETH_MAC_ADDRESS_LOW1,
			"GETH_MAC_ADDRESS_HIGH2"			 => GETH_MAC_ADDRESS_HIGH2,
			"GETH_MAC_ADDRESS_LOW2"			 => GETH_MAC_ADDRESS_LOW2,
			"GETH_MAC_ADDRESS_HIGH3"			 => GETH_MAC_ADDRESS_HIGH3,
			"GETH_MAC_ADDRESS_LOW3"			 => GETH_MAC_ADDRESS_LOW3,
			"GETH_MAC_ADDRESS_HIGH4"			 => GETH_MAC_ADDRESS_HIGH4,
			"GETH_MAC_ADDRESS_LOW4"			 => GETH_MAC_ADDRESS_LOW4,
			"GETH_MAC_ADDRESS_HIGH5"			 => GETH_MAC_ADDRESS_HIGH5,
			"GETH_MAC_ADDRESS_LOW5"			 => GETH_MAC_ADDRESS_LOW5,
			"GETH_MAC_ADDRESS_HIGH6"			 => GETH_MAC_ADDRESS_HIGH6,
			"GETH_MAC_ADDRESS_LOW6"			 => GETH_MAC_ADDRESS_LOW6,
			"GETH_MAC_ADDRESS_HIGH7"			 => GETH_MAC_ADDRESS_HIGH7,
			"GETH_MAC_ADDRESS_LOW7"			 => GETH_MAC_ADDRESS_LOW7,
			"GETH_MAC_ADDRESS_HIGH8"			 => GETH_MAC_ADDRESS_HIGH8,
			"GETH_MAC_ADDRESS_LOW8"			 => GETH_MAC_ADDRESS_LOW8,
			"GETH_MAC_ADDRESS_HIGH9"			 => GETH_MAC_ADDRESS_HIGH9,
			"GETH_MAC_ADDRESS_LOW9"			 => GETH_MAC_ADDRESS_LOW9,
			"GETH_MAC_ADDRESS_HIGH10"			 => GETH_MAC_ADDRESS_HIGH10,
			"GETH_MAC_ADDRESS_LOW10"			 => GETH_MAC_ADDRESS_LOW10,
			"GETH_MAC_ADDRESS_HIGH11"			 => GETH_MAC_ADDRESS_HIGH11,
			"GETH_MAC_ADDRESS_LOW11"			 => GETH_MAC_ADDRESS_LOW11,
			"GETH_MAC_ADDRESS_HIGH12"			 => GETH_MAC_ADDRESS_HIGH12,
			"GETH_MAC_ADDRESS_LOW12"			 => GETH_MAC_ADDRESS_LOW12,
			"GETH_MAC_ADDRESS_HIGH13"			 => GETH_MAC_ADDRESS_HIGH13,
			"GETH_MAC_ADDRESS_LOW13"			 => GETH_MAC_ADDRESS_LOW13,
			"GETH_MAC_ADDRESS_HIGH14"			 => GETH_MAC_ADDRESS_HIGH14,
			"GETH_MAC_ADDRESS_LOW14"			 => GETH_MAC_ADDRESS_LOW14,
			"GETH_MAC_ADDRESS_HIGH15"			 => GETH_MAC_ADDRESS_HIGH15,
			"GETH_MAC_ADDRESS_LOW15"			 => GETH_MAC_ADDRESS_LOW15,
			"GETH_MAC_ADDRESS_HIGH16"			 => GETH_MAC_ADDRESS_HIGH16,
			"GETH_MAC_ADDRESS_LOW16"			 => GETH_MAC_ADDRESS_LOW16,
			"GETH_MAC_ADDRESS_HIGH17"			 => GETH_MAC_ADDRESS_HIGH17,
			"GETH_MAC_ADDRESS_LOW17"			 => GETH_MAC_ADDRESS_LOW17,
			"GETH_MAC_ADDRESS_HIGH18"			 => GETH_MAC_ADDRESS_HIGH18,
			"GETH_MAC_ADDRESS_LOW18"			 => GETH_MAC_ADDRESS_LOW18,
			"GETH_MAC_ADDRESS_HIGH19"			 => GETH_MAC_ADDRESS_HIGH19,
			"GETH_MAC_ADDRESS_LOW19"			 => GETH_MAC_ADDRESS_LOW19,
			"GETH_MAC_ADDRESS_HIGH20"			 => GETH_MAC_ADDRESS_HIGH20,
			"GETH_MAC_ADDRESS_LOW20"			 => GETH_MAC_ADDRESS_LOW20,
			"GETH_MAC_ADDRESS_HIGH21"			 => GETH_MAC_ADDRESS_HIGH21,
			"GETH_MAC_ADDRESS_LOW21"			 => GETH_MAC_ADDRESS_LOW21,
			"GETH_MAC_ADDRESS_HIGH22"			 => GETH_MAC_ADDRESS_HIGH22,
			"GETH_MAC_ADDRESS_LOW22"			 => GETH_MAC_ADDRESS_LOW22,
			"GETH_MAC_ADDRESS_HIGH23"			 => GETH_MAC_ADDRESS_HIGH23,
			"GETH_MAC_ADDRESS_LOW23"			 => GETH_MAC_ADDRESS_LOW23,
			"GETH_MAC_ADDRESS_HIGH24"			 => GETH_MAC_ADDRESS_HIGH24,
			"GETH_MAC_ADDRESS_LOW24"			 => GETH_MAC_ADDRESS_LOW24,
			"GETH_MAC_ADDRESS_HIGH25"			 => GETH_MAC_ADDRESS_HIGH25,
			"GETH_MAC_ADDRESS_LOW25"			 => GETH_MAC_ADDRESS_LOW25,
			"GETH_MAC_ADDRESS_HIGH26"			 => GETH_MAC_ADDRESS_HIGH26,
			"GETH_MAC_ADDRESS_LOW26"			 => GETH_MAC_ADDRESS_LOW26,
			"GETH_MAC_ADDRESS_HIGH27"			 => GETH_MAC_ADDRESS_HIGH27,
			"GETH_MAC_ADDRESS_LOW27"			 => GETH_MAC_ADDRESS_LOW27,
			"GETH_MAC_ADDRESS_HIGH28"			 => GETH_MAC_ADDRESS_HIGH28,
			"GETH_MAC_ADDRESS_LOW28"			 => GETH_MAC_ADDRESS_LOW28,
			"GETH_MAC_ADDRESS_HIGH29"			 => GETH_MAC_ADDRESS_HIGH29,
			"GETH_MAC_ADDRESS_LOW29"			 => GETH_MAC_ADDRESS_LOW29,
			"GETH_MAC_ADDRESS_HIGH30"			 => GETH_MAC_ADDRESS_HIGH30,
			"GETH_MAC_ADDRESS_LOW30"			 => GETH_MAC_ADDRESS_LOW30,
			"GETH_MAC_ADDRESS_HIGH31"			 => GETH_MAC_ADDRESS_HIGH31,
			"MODULE_GETH"				 => MODULE_GETH,
			"GETH_MAC_ADDRESS_LOW31"			 => GETH_MAC_ADDRESS_LOW31,
			"GETH_MMC_CONTROL"			 => GETH_MMC_CONTROL,
			"GETH_MMC_RX_INTERRUPT"			 => GETH_MMC_RX_INTERRUPT,
			"GETH_MMC_TX_INTERRUPT"			 => GETH_MMC_TX_INTERRUPT,
			"GETH_MMC_RX_INTERRUPT_MASK"			 => GETH_MMC_RX_INTERRUPT_MASK,
			"GETH_MMC_TX_INTERRUPT_MASK"			 => GETH_MMC_TX_INTERRUPT_MASK,
			"GETH_TX_OCTET_COUNT_GOOD_BAD"			 => GETH_TX_OCTET_COUNT_GOOD_BAD,
			"GETH_TX_PACKET_COUNT_GOOD_BAD"			 => GETH_TX_PACKET_COUNT_GOOD_BAD,
			"GETH_TX_BROADCAST_PACKETS_GOOD"			 => GETH_TX_BROADCAST_PACKETS_GOOD,
			"GETH_TX_MULTICAST_PACKETS_GOOD"			 => GETH_TX_MULTICAST_PACKETS_GOOD,
			"GETH_TX_64OCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_64OCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD"			 => GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD,
			"GETH_TX_UNICAST_PACKETS_GOOD_BAD"			 => GETH_TX_UNICAST_PACKETS_GOOD_BAD,
			"GETH_TX_MULTICAST_PACKETS_GOOD_BAD"			 => GETH_TX_MULTICAST_PACKETS_GOOD_BAD,
			"GETH_TX_BROADCAST_PACKETS_GOOD_BAD"			 => GETH_TX_BROADCAST_PACKETS_GOOD_BAD,
			"GETH_TX_UNDERFLOW_ERROR_PACKETS"			 => GETH_TX_UNDERFLOW_ERROR_PACKETS,
			"GETH_TX_SINGLE_COLLISION_GOOD_PACKETS"			 => GETH_TX_SINGLE_COLLISION_GOOD_PACKETS,
			"GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS"			 => GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS,
			"GETH_TX_DEFERRED_PACKETS"			 => GETH_TX_DEFERRED_PACKETS,
			"GETH_TX_LATE_COLLISION_PACKETS"			 => GETH_TX_LATE_COLLISION_PACKETS,
			"GETH_TX_EXCESSIVE_COLLISION_PACKETS"			 => GETH_TX_EXCESSIVE_COLLISION_PACKETS,
			"GETH_TX_CARRIER_ERROR_PACKETS"			 => GETH_TX_CARRIER_ERROR_PACKETS,
			"GETH_TX_OCTET_COUNT_GOOD"			 => GETH_TX_OCTET_COUNT_GOOD,
			"GETH_TX_PACKET_COUNT_GOOD"			 => GETH_TX_PACKET_COUNT_GOOD,
			"GETH_MAC_CONFIGURATION"			 => GETH_MAC_CONFIGURATION,
			"GETH_TX_EXCESSIVE_DEFERRAL_ERROR"			 => GETH_TX_EXCESSIVE_DEFERRAL_ERROR,
			"GETH_TX_PAUSE_PACKETS"			 => GETH_TX_PAUSE_PACKETS,
			"GETH_TX_VLAN_PACKETS_GOOD"			 => GETH_TX_VLAN_PACKETS_GOOD,
			"GETH_TX_OSIZE_PACKETS_GOOD"			 => GETH_TX_OSIZE_PACKETS_GOOD,
			"GETH_RX_PACKETS_COUNT_GOOD_BAD"			 => GETH_RX_PACKETS_COUNT_GOOD_BAD,
			"GETH_RX_OCTET_COUNT_GOOD_BAD"			 => GETH_RX_OCTET_COUNT_GOOD_BAD,
			"GETH_RX_OCTET_COUNT_GOOD"			 => GETH_RX_OCTET_COUNT_GOOD,
			"GETH_RX_BROADCAST_PACKETS_GOOD"			 => GETH_RX_BROADCAST_PACKETS_GOOD,
			"GETH_RX_MULTICAST_PACKETS_GOOD"			 => GETH_RX_MULTICAST_PACKETS_GOOD,
			"GETH_RX_CRC_ERROR_PACKETS"			 => GETH_RX_CRC_ERROR_PACKETS,
			"GETH_MAC_EXT_CONFIGURATION"			 => GETH_MAC_EXT_CONFIGURATION,
			"GETH_RX_ALIGNMENT_ERROR_PACKETS"			 => GETH_RX_ALIGNMENT_ERROR_PACKETS,
			"GETH_RX_RUNT_ERROR_PACKETS"			 => GETH_RX_RUNT_ERROR_PACKETS,
			"GETH_RX_JABBER_ERROR_PACKETS"			 => GETH_RX_JABBER_ERROR_PACKETS,
			"GETH_RX_UNDERSIZE_PACKETS_GOOD"			 => GETH_RX_UNDERSIZE_PACKETS_GOOD,
			"GETH_RX_OVERSIZE_PACKETS_GOOD"			 => GETH_RX_OVERSIZE_PACKETS_GOOD,
			"GETH_RX_64OCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_64OCTETS_PACKETS_GOOD_BAD,
			"GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD,
			"GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD,
			"GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD,
			"GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD,
			"GETH_MAC_PACKET_FILTER"			 => GETH_MAC_PACKET_FILTER,
			"GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD"			 => GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD,
			"GETH_RX_UNICAST_PACKETS_GOOD"			 => GETH_RX_UNICAST_PACKETS_GOOD,
			"GETH_RX_LENGTH_ERROR_PACKETS"			 => GETH_RX_LENGTH_ERROR_PACKETS,
			"GETH_RX_OUT_OF_RANGE_TYPE_PACKETS"			 => GETH_RX_OUT_OF_RANGE_TYPE_PACKETS,
			"GETH_RX_PAUSE_PACKETS"			 => GETH_RX_PAUSE_PACKETS,
			"GETH_RX_FIFO_OVERFLOW_PACKETS"			 => GETH_RX_FIFO_OVERFLOW_PACKETS,
			"GETH_RX_VLAN_PACKETS_GOOD_BAD"			 => GETH_RX_VLAN_PACKETS_GOOD_BAD,
			"GETH_RX_WATCHDOG_ERROR_PACKETS"			 => GETH_RX_WATCHDOG_ERROR_PACKETS,
			"GETH_RX_RECEIVE_ERROR_PACKETS"			 => GETH_RX_RECEIVE_ERROR_PACKETS,
			"GETH_RX_CONTROL_PACKETS_GOOD"			 => GETH_RX_CONTROL_PACKETS_GOOD,
			"GETH_MAC_WATCHDOG_TIMEOUT"			 => GETH_MAC_WATCHDOG_TIMEOUT,
			"GETH_TX_LPI_USEC_CNTR"			 => GETH_TX_LPI_USEC_CNTR,
			"GETH_TX_LPI_TRAN_CNTR"			 => GETH_TX_LPI_TRAN_CNTR,
			"GETH_RX_LPI_USEC_CNTR"			 => GETH_RX_LPI_USEC_CNTR,
			"GETH_RX_LPI_TRAN_CNTR"			 => GETH_RX_LPI_TRAN_CNTR,
			"GETH_MMC_IPC_RX_INTERRUPT_MASK"			 => GETH_MMC_IPC_RX_INTERRUPT_MASK,
			"GETH_MMC_IPC_RX_INTERRUPT"			 => GETH_MMC_IPC_RX_INTERRUPT,
			"GETH_RXIPV4_GOOD_PACKETS"			 => GETH_RXIPV4_GOOD_PACKETS,
			"GETH_RXIPV4_HEADER_ERROR_PACKETS"			 => GETH_RXIPV4_HEADER_ERROR_PACKETS,
			"GETH_RXIPV4_NO_PAYLOAD_PACKETS"			 => GETH_RXIPV4_NO_PAYLOAD_PACKETS,
			"GETH_RXIPV4_FRAGMENTED_PACKETS"			 => GETH_RXIPV4_FRAGMENTED_PACKETS,
			"GETH_MAC_VLAN_TAG_CTRL"			 => GETH_MAC_VLAN_TAG_CTRL,
			"GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS"			 => GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS,
			"GETH_RXIPV6_GOOD_PACKETS"			 => GETH_RXIPV6_GOOD_PACKETS,
			"GETH_RXIPV6_HEADER_ERROR_PACKETS"			 => GETH_RXIPV6_HEADER_ERROR_PACKETS,
			"GETH_RXIPV6_NO_PAYLOAD_PACKETS"			 => GETH_RXIPV6_NO_PAYLOAD_PACKETS,
			"GETH_RXUDP_GOOD_PACKETS"			 => GETH_RXUDP_GOOD_PACKETS,
			"GETH_RXUDP_ERROR_PACKETS"			 => GETH_RXUDP_ERROR_PACKETS,
			"GETH_RXTCP_GOOD_PACKETS"			 => GETH_RXTCP_GOOD_PACKETS,
			"GETH_RXTCP_ERROR_PACKETS"			 => GETH_RXTCP_ERROR_PACKETS,
			"GETH_RXICMP_GOOD_PACKETS"			 => GETH_RXICMP_GOOD_PACKETS,
			"GETH_RXICMP_ERROR_PACKETS"			 => GETH_RXICMP_ERROR_PACKETS,
			"GETH_MAC_VLAN_TAG_DATA"			 => GETH_MAC_VLAN_TAG_DATA,
			"GETH_RXIPV4_GOOD_OCTETS"			 => GETH_RXIPV4_GOOD_OCTETS,
			"GETH_RXIPV4_HEADER_ERROR_OCTETS"			 => GETH_RXIPV4_HEADER_ERROR_OCTETS,
			"GETH_RXIPV4_NO_PAYLOAD_OCTETS"			 => GETH_RXIPV4_NO_PAYLOAD_OCTETS,
			"GETH_RXIPV4_FRAGMENTED_OCTETS"			 => GETH_RXIPV4_FRAGMENTED_OCTETS,
			"GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS"			 => GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS,
			"GETH_RXIPV6_GOOD_OCTETS"			 => GETH_RXIPV6_GOOD_OCTETS,
			"GETH_RXIPV6_HEADER_ERROR_OCTETS"			 => GETH_RXIPV6_HEADER_ERROR_OCTETS,
			"GETH_RXIPV6_NO_PAYLOAD_OCTETS"			 => GETH_RXIPV6_NO_PAYLOAD_OCTETS,
			"GETH_RXUDP_GOOD_OCTETS"			 => GETH_RXUDP_GOOD_OCTETS,
			"GETH_RXUDP_ERROR_OCTETS"			 => GETH_RXUDP_ERROR_OCTETS,
			"GETH_MAC_VLAN_TAG_FILTER"			 => GETH_MAC_VLAN_TAG_FILTER,
			"GETH_RXTCP_GOOD_OCTETS"			 => GETH_RXTCP_GOOD_OCTETS,
			"GETH_RXTCP_ERROR_OCTETS"			 => GETH_RXTCP_ERROR_OCTETS,
			"GETH_RXICMP_GOOD_OCTETS"			 => GETH_RXICMP_GOOD_OCTETS,
			"GETH_RXICMP_ERROR_OCTETS"			 => GETH_RXICMP_ERROR_OCTETS,
			"GETH_MAC_TIMESTAMP_CONTROL"			 => GETH_MAC_TIMESTAMP_CONTROL,
			"GETH_MAC_SUB_SECOND_INCREMENT"			 => GETH_MAC_SUB_SECOND_INCREMENT,
			"GETH_MAC_SYSTEM_TIME_SECONDS"			 => GETH_MAC_SYSTEM_TIME_SECONDS,
			"GETH_MAC_SYSTEM_TIME_NANOSECONDS"			 => GETH_MAC_SYSTEM_TIME_NANOSECONDS,
			"GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE"			 => GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE,
			"GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE"			 => GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE,
			"GETH_MAC_TIMESTAMP_ADDEND"			 => GETH_MAC_TIMESTAMP_ADDEND,
			"GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS"			 => GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS,
			"GETH_MAC_TIMESTAMP_STATUS"			 => GETH_MAC_TIMESTAMP_STATUS,
			"GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS"			 => GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS,
			"GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS"			 => GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS,
			"GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR"			 => GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR,
			"GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR"			 => GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR,
			"GPT120_CAPREL"			 => GPT120_CAPREL,
			"GPT120_T2"				 => GPT120_T2,
			"GPT120_T3"				 => GPT120_T3,
			"GPT120_T4"				 => GPT120_T4,
			"GPT120_T5"				 => GPT120_T5,
			"GPT120_T6"				 => GPT120_T6,
			"GPT120_OCS"				 => GPT120_OCS,
			"GPT120_KRSTCLR"			 => GPT120_KRSTCLR,
			"GPT120_KRST1"			 => GPT120_KRST1,
			"GPT120_KRST0"			 => GPT120_KRST0,
			"GPT120_ACCEN0"			 => GPT120_ACCEN0,
			"MODULE_GPT120"			 => MODULE_GPT120,
			"GPT120_CLC"				 => GPT120_CLC,
			"GPT120_PISEL"			 => GPT120_PISEL,
			"GPT120_ID"				 => GPT120_ID,
			"GPT120_T2CON"			 => GPT120_T2CON,
			"GPT120_T3CON"			 => GPT120_T3CON,
			"GPT120_T4CON"			 => GPT120_T4CON,
			"GPT120_T5CON"			 => GPT120_T5CON,
			"GPT120_T6CON"			 => GPT120_T6CON,
			"GTM_ATOM0_CH1_CM0"			 => GTM_ATOM0_CH1_CM0,
			"GTM_ATOM0_CH1_CM1"			 => GTM_ATOM0_CH1_CM1,
			"GTM_ATOM0_CH1_CN0"			 => GTM_ATOM0_CH1_CN0,
			"GTM_ATOM0_CH1_STAT"			 => GTM_ATOM0_CH1_STAT,
			"GTM_ATOM0_CH1_IRQ_NOTIFY"			 => GTM_ATOM0_CH1_IRQ_NOTIFY,
			"GTM_ATOM0_CH1_IRQ_EN"			 => GTM_ATOM0_CH1_IRQ_EN,
			"GTM_ATOM0_CH1_IRQ_FORCINT"			 => GTM_ATOM0_CH1_IRQ_FORCINT,
			"GTM_ATOM0_CH1_IRQ_MODE"			 => GTM_ATOM0_CH1_IRQ_MODE,
			"GTM_ATOM0_CH2_RDADDR"			 => GTM_ATOM0_CH2_RDADDR,
			"GTM_ATOM0_CH2_CTRL"			 => GTM_ATOM0_CH2_CTRL,
			"GTM_ATOM0_CH2_SOMB"			 => GTM_ATOM0_CH2_SOMB,
			"GTM_ATOM0_CH2_SOMC"			 => GTM_ATOM0_CH2_SOMC,
			"GTM_ATOM0_CH2_SOMI"			 => GTM_ATOM0_CH2_SOMI,
			"GTM_ATOM0_CH2_SOMP"			 => GTM_ATOM0_CH2_SOMP,
			"GTM_ATOM0_CH2_SOMS"			 => GTM_ATOM0_CH2_SOMS,
			"GTM_ATOM0_CH2_SR0"			 => GTM_ATOM0_CH2_SR0,
			"GTM_ATOM0_CH2_SR1"			 => GTM_ATOM0_CH2_SR1,
			"GTM_ATOM0_CH2_CM0"			 => GTM_ATOM0_CH2_CM0,
			"GTM_ATOM0_CH2_CM1"			 => GTM_ATOM0_CH2_CM1,
			"GTM_ATOM0_CH2_CN0"			 => GTM_ATOM0_CH2_CN0,
			"GTM_ATOM0_CH2_STAT"			 => GTM_ATOM0_CH2_STAT,
			"GTM_ATOM0_CH2_IRQ_NOTIFY"			 => GTM_ATOM0_CH2_IRQ_NOTIFY,
			"GTM_ATOM0_CH2_IRQ_EN"			 => GTM_ATOM0_CH2_IRQ_EN,
			"GTM_ATOM0_CH2_IRQ_FORCINT"			 => GTM_ATOM0_CH2_IRQ_FORCINT,
			"GTM_ICM_IRQG_CI_ATOM1"			 => GTM_ICM_IRQG_CI_ATOM1,
			"GTM_ATOM0_CH2_IRQ_MODE"			 => GTM_ATOM0_CH2_IRQ_MODE,
			"GTM_ATOM0_CH3_RDADDR"			 => GTM_ATOM0_CH3_RDADDR,
			"GTM_ATOM0_CH3_CTRL"			 => GTM_ATOM0_CH3_CTRL,
			"GTM_ATOM0_CH3_SOMB"			 => GTM_ATOM0_CH3_SOMB,
			"GTM_ATOM0_CH3_SOMC"			 => GTM_ATOM0_CH3_SOMC,
			"GTM_ATOM0_CH3_SOMI"			 => GTM_ATOM0_CH3_SOMI,
			"GTM_ATOM0_CH3_SOMP"			 => GTM_ATOM0_CH3_SOMP,
			"GTM_ATOM0_CH3_SOMS"			 => GTM_ATOM0_CH3_SOMS,
			"GTM_ATOM0_CH3_SR0"			 => GTM_ATOM0_CH3_SR0,
			"GTM_ATOM0_CH3_SR1"			 => GTM_ATOM0_CH3_SR1,
			"GTM_MCS3_MEM"			 => GTM_MCS3_MEM,
			"GTM_ATOM0_CH3_CM0"			 => GTM_ATOM0_CH3_CM0,
			"GTM_ATOM0_CH3_CM1"			 => GTM_ATOM0_CH3_CM1,
			"GTM_ATOM0_CH3_CN0"			 => GTM_ATOM0_CH3_CN0,
			"GTM_ATOM0_CH3_STAT"			 => GTM_ATOM0_CH3_STAT,
			"GTM_ATOM0_CH3_IRQ_NOTIFY"			 => GTM_ATOM0_CH3_IRQ_NOTIFY,
			"GTM_ATOM0_CH3_IRQ_EN"			 => GTM_ATOM0_CH3_IRQ_EN,
			"GTM_ATOM0_CH3_IRQ_FORCINT"			 => GTM_ATOM0_CH3_IRQ_FORCINT,
			"GTM_ATOM0_CH3_IRQ_MODE"			 => GTM_ATOM0_CH3_IRQ_MODE,
			"GTM_ATOM0_CH4_RDADDR"			 => GTM_ATOM0_CH4_RDADDR,
			"GTM_ATOM0_CH4_CTRL"			 => GTM_ATOM0_CH4_CTRL,
			"GTM_ATOM0_CH4_SOMB"			 => GTM_ATOM0_CH4_SOMB,
			"GTM_ATOM0_CH4_SOMC"			 => GTM_ATOM0_CH4_SOMC,
			"GTM_ATOM0_CH4_SOMI"			 => GTM_ATOM0_CH4_SOMI,
			"GTM_ICM_IRQG_CI_TOM0"			 => GTM_ICM_IRQG_CI_TOM0,
			"GTM_ATOM0_CH4_SOMP"			 => GTM_ATOM0_CH4_SOMP,
			"GTM_ATOM0_CH4_SOMS"			 => GTM_ATOM0_CH4_SOMS,
			"GTM_ATOM0_CH4_SR0"			 => GTM_ATOM0_CH4_SR0,
			"GTM_ATOM0_CH4_SR1"			 => GTM_ATOM0_CH4_SR1,
			"GTM_ATOM0_CH4_CM0"			 => GTM_ATOM0_CH4_CM0,
			"GTM_ATOM0_CH4_CM1"			 => GTM_ATOM0_CH4_CM1,
			"GTM_ATOM0_CH4_CN0"			 => GTM_ATOM0_CH4_CN0,
			"GTM_ATOM0_CH4_STAT"			 => GTM_ATOM0_CH4_STAT,
			"GTM_ATOM0_CH4_IRQ_NOTIFY"			 => GTM_ATOM0_CH4_IRQ_NOTIFY,
			"GTM_ATOM0_CH4_IRQ_EN"			 => GTM_ATOM0_CH4_IRQ_EN,
			"GTM_ATOM0_CH4_IRQ_FORCINT"			 => GTM_ATOM0_CH4_IRQ_FORCINT,
			"GTM_ATOM0_CH4_IRQ_MODE"			 => GTM_ATOM0_CH4_IRQ_MODE,
			"GTM_ATOM0_CH5_RDADDR"			 => GTM_ATOM0_CH5_RDADDR,
			"GTM_ATOM0_CH5_CTRL"			 => GTM_ATOM0_CH5_CTRL,
			"GTM_ATOM0_CH5_SOMB"			 => GTM_ATOM0_CH5_SOMB,
			"GTM_ATOM0_CH5_SOMC"			 => GTM_ATOM0_CH5_SOMC,
			"GTM_ATOM0_CH5_SOMI"			 => GTM_ATOM0_CH5_SOMI,
			"GTM_ATOM0_CH5_SOMP"			 => GTM_ATOM0_CH5_SOMP,
			"GTM_ATOM0_CH5_SOMS"			 => GTM_ATOM0_CH5_SOMS,
			"GTM_ATOM0_CH5_SR0"			 => GTM_ATOM0_CH5_SR0,
			"GTM_ATOM0_CH5_SR1"			 => GTM_ATOM0_CH5_SR1,
			"GTM_ATOM0_CH5_CM0"			 => GTM_ATOM0_CH5_CM0,
			"GTM_ATOM0_CH5_CM1"			 => GTM_ATOM0_CH5_CM1,
			"GTM_ICM_IRQG_CI_TOM1"			 => GTM_ICM_IRQG_CI_TOM1,
			"GTM_ATOM0_CH5_CN0"			 => GTM_ATOM0_CH5_CN0,
			"GTM_ATOM0_CH5_STAT"			 => GTM_ATOM0_CH5_STAT,
			"GTM_ATOM0_CH5_IRQ_NOTIFY"			 => GTM_ATOM0_CH5_IRQ_NOTIFY,
			"GTM_ATOM0_CH5_IRQ_EN"			 => GTM_ATOM0_CH5_IRQ_EN,
			"GTM_ATOM0_CH5_IRQ_FORCINT"			 => GTM_ATOM0_CH5_IRQ_FORCINT,
			"GTM_ATOM0_CH5_IRQ_MODE"			 => GTM_ATOM0_CH5_IRQ_MODE,
			"GTM_ATOM0_CH6_RDADDR"			 => GTM_ATOM0_CH6_RDADDR,
			"GTM_ATOM0_CH6_CTRL"			 => GTM_ATOM0_CH6_CTRL,
			"GTM_ATOM0_CH6_SOMB"			 => GTM_ATOM0_CH6_SOMB,
			"GTM_ATOM0_CH6_SOMC"			 => GTM_ATOM0_CH6_SOMC,
			"GTM_ATOM0_CH6_SOMI"			 => GTM_ATOM0_CH6_SOMI,
			"GTM_ATOM0_CH6_SOMP"			 => GTM_ATOM0_CH6_SOMP,
			"GTM_ATOM0_CH6_SOMS"			 => GTM_ATOM0_CH6_SOMS,
			"GTM_ATOM0_CH6_SR0"			 => GTM_ATOM0_CH6_SR0,
			"GTM_ATOM0_CH6_SR1"			 => GTM_ATOM0_CH6_SR1,
			"GTM_ATOM0_CH6_CM0"			 => GTM_ATOM0_CH6_CM0,
			"GTM_ATOM0_CH6_CM1"			 => GTM_ATOM0_CH6_CM1,
			"GTM_ATOM0_CH6_CN0"			 => GTM_ATOM0_CH6_CN0,
			"GTM_ATOM0_CH6_STAT"			 => GTM_ATOM0_CH6_STAT,
			"GTM_ATOM0_CH6_IRQ_NOTIFY"			 => GTM_ATOM0_CH6_IRQ_NOTIFY,
			"GTM_ATOM0_CH6_IRQ_EN"			 => GTM_ATOM0_CH6_IRQ_EN,
			"GTM_ATOM0_CH6_IRQ_FORCINT"			 => GTM_ATOM0_CH6_IRQ_FORCINT,
			"GTM_ATOM0_CH6_IRQ_MODE"			 => GTM_ATOM0_CH6_IRQ_MODE,
			"GTM_ATOM0_CH7_RDADDR"			 => GTM_ATOM0_CH7_RDADDR,
			"GTM_SPE0_CTRL_STAT"			 => GTM_SPE0_CTRL_STAT,
			"GTM_ATOM0_CH7_CTRL"			 => GTM_ATOM0_CH7_CTRL,
			"GTM_ATOM0_CH7_SOMB"			 => GTM_ATOM0_CH7_SOMB,
			"GTM_ATOM0_CH7_SOMC"			 => GTM_ATOM0_CH7_SOMC,
			"GTM_ATOM0_CH7_SOMI"			 => GTM_ATOM0_CH7_SOMI,
			"GTM_ATOM0_CH7_SOMP"			 => GTM_ATOM0_CH7_SOMP,
			"GTM_ATOM0_CH7_SOMS"			 => GTM_ATOM0_CH7_SOMS,
			"GTM_ATOM0_CH7_SR0"			 => GTM_ATOM0_CH7_SR0,
			"GTM_ATOM0_CH7_SR1"			 => GTM_ATOM0_CH7_SR1,
			"GTM_ATOM0_CH7_CM0"			 => GTM_ATOM0_CH7_CM0,
			"GTM_ATOM0_CH7_CM1"			 => GTM_ATOM0_CH7_CM1,
			"GTM_SPE0_PAT"			 => GTM_SPE0_PAT,
			"GTM_ATOM0_CH7_CN0"			 => GTM_ATOM0_CH7_CN0,
			"GTM_ATOM0_CH7_STAT"			 => GTM_ATOM0_CH7_STAT,
			"GTM_ATOM0_CH7_IRQ_NOTIFY"			 => GTM_ATOM0_CH7_IRQ_NOTIFY,
			"GTM_ATOM0_CH7_IRQ_EN"			 => GTM_ATOM0_CH7_IRQ_EN,
			"GTM_ATOM0_CH7_IRQ_FORCINT"			 => GTM_ATOM0_CH7_IRQ_FORCINT,
			"GTM_ATOM0_CH7_IRQ_MODE"			 => GTM_ATOM0_CH7_IRQ_MODE,
			"GTM_ATOM1_CH0_RDADDR"			 => GTM_ATOM1_CH0_RDADDR,
			"GTM_ATOM1_CH0_CTRL"			 => GTM_ATOM1_CH0_CTRL,
			"GTM_ATOM1_CH0_SOMB"			 => GTM_ATOM1_CH0_SOMB,
			"GTM_ATOM1_CH0_SOMC"			 => GTM_ATOM1_CH0_SOMC,
			"GTM_SPE0_OUT_PAT0"			 => GTM_SPE0_OUT_PAT0,
			"GTM_ATOM1_CH0_SOMI"			 => GTM_ATOM1_CH0_SOMI,
			"GTM_ATOM1_CH0_SOMP"			 => GTM_ATOM1_CH0_SOMP,
			"GTM_ATOM1_CH0_SOMS"			 => GTM_ATOM1_CH0_SOMS,
			"GTM_ATOM1_CH0_SR0"			 => GTM_ATOM1_CH0_SR0,
			"GTM_ATOM1_CH0_SR1"			 => GTM_ATOM1_CH0_SR1,
			"GTM_ATOM1_CH0_CM0"			 => GTM_ATOM1_CH0_CM0,
			"GTM_ATOM1_CH0_CM1"			 => GTM_ATOM1_CH0_CM1,
			"GTM_ATOM1_CH0_CN0"			 => GTM_ATOM1_CH0_CN0,
			"GTM_ATOM1_CH0_STAT"			 => GTM_ATOM1_CH0_STAT,
			"GTM_ATOM1_CH0_IRQ_NOTIFY"			 => GTM_ATOM1_CH0_IRQ_NOTIFY,
			"GTM_SPE0_OUT_PAT1"			 => GTM_SPE0_OUT_PAT1,
			"GTM_ATOM1_CH0_IRQ_EN"			 => GTM_ATOM1_CH0_IRQ_EN,
			"GTM_ATOM1_CH0_IRQ_FORCINT"			 => GTM_ATOM1_CH0_IRQ_FORCINT,
			"GTM_ATOM1_CH0_IRQ_MODE"			 => GTM_ATOM1_CH0_IRQ_MODE,
			"GTM_ATOM1_AGC_GLB_CTRL"			 => GTM_ATOM1_AGC_GLB_CTRL,
			"GTM_ATOM1_AGC_ENDIS_CTRL"			 => GTM_ATOM1_AGC_ENDIS_CTRL,
			"GTM_ATOM1_AGC_ENDIS_STAT"			 => GTM_ATOM1_AGC_ENDIS_STAT,
			"GTM_ATOM1_AGC_ACT_TB"			 => GTM_ATOM1_AGC_ACT_TB,
			"GTM_ATOM1_AGC_OUTEN_CTRL"			 => GTM_ATOM1_AGC_OUTEN_CTRL,
			"GTM_ATOM1_AGC_OUTEN_STAT"			 => GTM_ATOM1_AGC_OUTEN_STAT,
			"GTM_ATOM1_AGC_FUPD_CTRL"			 => GTM_ATOM1_AGC_FUPD_CTRL,
			"GTM_SPE0_OUT_PAT2"			 => GTM_SPE0_OUT_PAT2,
			"GTM_MCS3_MEM1"			 => GTM_MCS3_MEM1,
			"GTM_ATOM1_AGC_INT_TRIG"			 => GTM_ATOM1_AGC_INT_TRIG,
			"GTM_ATOM1_CH1_RDADDR"			 => GTM_ATOM1_CH1_RDADDR,
			"GTM_ATOM1_CH1_CTRL"			 => GTM_ATOM1_CH1_CTRL,
			"GTM_ATOM1_CH1_SOMB"			 => GTM_ATOM1_CH1_SOMB,
			"GTM_ATOM1_CH1_SOMC"			 => GTM_ATOM1_CH1_SOMC,
			"GTM_ATOM1_CH1_SOMI"			 => GTM_ATOM1_CH1_SOMI,
			"GTM_ATOM1_CH1_SOMP"			 => GTM_ATOM1_CH1_SOMP,
			"GTM_ATOM1_CH1_SOMS"			 => GTM_ATOM1_CH1_SOMS,
			"GTM_ATOM1_CH1_SR0"			 => GTM_ATOM1_CH1_SR0,
			"GTM_ATOM1_CH1_SR1"			 => GTM_ATOM1_CH1_SR1,
			"GTM_SPE0_OUT_PAT3"			 => GTM_SPE0_OUT_PAT3,
			"GTM_ATOM1_CH1_CM0"			 => GTM_ATOM1_CH1_CM0,
			"GTM_ATOM1_CH1_CM1"			 => GTM_ATOM1_CH1_CM1,
			"GTM_ATOM1_CH1_CN0"			 => GTM_ATOM1_CH1_CN0,
			"GTM_ATOM1_CH1_STAT"			 => GTM_ATOM1_CH1_STAT,
			"GTM_ATOM1_CH1_IRQ_NOTIFY"			 => GTM_ATOM1_CH1_IRQ_NOTIFY,
			"GTM_ATOM1_CH1_IRQ_EN"			 => GTM_ATOM1_CH1_IRQ_EN,
			"GTM_ATOM1_CH1_IRQ_FORCINT"			 => GTM_ATOM1_CH1_IRQ_FORCINT,
			"GTM_ATOM1_CH1_IRQ_MODE"			 => GTM_ATOM1_CH1_IRQ_MODE,
			"GTM_ATOM1_CH2_RDADDR"			 => GTM_ATOM1_CH2_RDADDR,
			"GTM_ATOM1_CH2_CTRL"			 => GTM_ATOM1_CH2_CTRL,
			"GTM_SPE0_OUT_PAT4"			 => GTM_SPE0_OUT_PAT4,
			"GTM_ATOM1_CH2_SOMB"			 => GTM_ATOM1_CH2_SOMB,
			"GTM_ATOM1_CH2_SOMC"			 => GTM_ATOM1_CH2_SOMC,
			"GTM_ATOM1_CH2_SOMI"			 => GTM_ATOM1_CH2_SOMI,
			"GTM_ATOM1_CH2_SOMP"			 => GTM_ATOM1_CH2_SOMP,
			"GTM_ATOM1_CH2_SOMS"			 => GTM_ATOM1_CH2_SOMS,
			"GTM_ATOM1_CH2_SR0"			 => GTM_ATOM1_CH2_SR0,
			"GTM_ATOM1_CH2_SR1"			 => GTM_ATOM1_CH2_SR1,
			"GTM_ATOM1_CH2_CM0"			 => GTM_ATOM1_CH2_CM0,
			"GTM_ATOM1_CH2_CM1"			 => GTM_ATOM1_CH2_CM1,
			"GTM_ATOM1_CH2_CN0"			 => GTM_ATOM1_CH2_CN0,
			"GTM_SPE0_OUT_PAT5"			 => GTM_SPE0_OUT_PAT5,
			"GTM_ATOM1_CH2_STAT"			 => GTM_ATOM1_CH2_STAT,
			"GTM_ATOM1_CH2_IRQ_NOTIFY"			 => GTM_ATOM1_CH2_IRQ_NOTIFY,
			"GTM_ATOM1_CH2_IRQ_EN"			 => GTM_ATOM1_CH2_IRQ_EN,
			"GTM_ATOM1_CH2_IRQ_FORCINT"			 => GTM_ATOM1_CH2_IRQ_FORCINT,
			"GTM_ATOM1_CH2_IRQ_MODE"			 => GTM_ATOM1_CH2_IRQ_MODE,
			"GTM_ATOM1_CH3_RDADDR"			 => GTM_ATOM1_CH3_RDADDR,
			"GTM_ATOM1_CH3_CTRL"			 => GTM_ATOM1_CH3_CTRL,
			"GTM_ATOM1_CH3_SOMB"			 => GTM_ATOM1_CH3_SOMB,
			"GTM_ATOM1_CH3_SOMC"			 => GTM_ATOM1_CH3_SOMC,
			"GTM_ATOM1_CH3_SOMI"			 => GTM_ATOM1_CH3_SOMI,
			"GTM_SPE0_OUT_PAT6"			 => GTM_SPE0_OUT_PAT6,
			"GTM_ATOM1_CH3_SOMP"			 => GTM_ATOM1_CH3_SOMP,
			"GTM_ATOM1_CH3_SOMS"			 => GTM_ATOM1_CH3_SOMS,
			"GTM_ATOM1_CH3_SR0"			 => GTM_ATOM1_CH3_SR0,
			"GTM_ATOM1_CH3_SR1"			 => GTM_ATOM1_CH3_SR1,
			"GTM_ATOM1_CH3_CM0"			 => GTM_ATOM1_CH3_CM0,
			"GTM_ATOM1_CH3_CM1"			 => GTM_ATOM1_CH3_CM1,
			"GTM_ATOM1_CH3_CN0"			 => GTM_ATOM1_CH3_CN0,
			"GTM_ATOM1_CH3_STAT"			 => GTM_ATOM1_CH3_STAT,
			"GTM_ATOM1_CH3_IRQ_NOTIFY"			 => GTM_ATOM1_CH3_IRQ_NOTIFY,
			"GTM_ATOM1_CH3_IRQ_EN"			 => GTM_ATOM1_CH3_IRQ_EN,
			"GTM_SPE0_OUT_PAT7"			 => GTM_SPE0_OUT_PAT7,
			"GTM_ATOM1_CH3_IRQ_FORCINT"			 => GTM_ATOM1_CH3_IRQ_FORCINT,
			"GTM_ATOM1_CH3_IRQ_MODE"			 => GTM_ATOM1_CH3_IRQ_MODE,
			"GTM_ATOM1_CH4_RDADDR"			 => GTM_ATOM1_CH4_RDADDR,
			"GTM_ATOM1_CH4_CTRL"			 => GTM_ATOM1_CH4_CTRL,
			"GTM_ATOM1_CH4_SOMB"			 => GTM_ATOM1_CH4_SOMB,
			"GTM_ATOM1_CH4_SOMC"			 => GTM_ATOM1_CH4_SOMC,
			"GTM_ATOM1_CH4_SOMI"			 => GTM_ATOM1_CH4_SOMI,
			"GTM_ATOM1_CH4_SOMP"			 => GTM_ATOM1_CH4_SOMP,
			"GTM_ATOM1_CH4_SOMS"			 => GTM_ATOM1_CH4_SOMS,
			"GTM_ATOM1_CH4_SR0"			 => GTM_ATOM1_CH4_SR0,
			"GTM_SPE0_OUT_CTRL"			 => GTM_SPE0_OUT_CTRL,
			"GTM_ATOM1_CH4_SR1"			 => GTM_ATOM1_CH4_SR1,
			"GTM_ATOM1_CH4_CM0"			 => GTM_ATOM1_CH4_CM0,
			"GTM_ATOM1_CH4_CM1"			 => GTM_ATOM1_CH4_CM1,
			"GTM_ATOM1_CH4_CN0"			 => GTM_ATOM1_CH4_CN0,
			"GTM_ATOM1_CH4_STAT"			 => GTM_ATOM1_CH4_STAT,
			"GTM_ATOM1_CH4_IRQ_NOTIFY"			 => GTM_ATOM1_CH4_IRQ_NOTIFY,
			"GTM_ATOM1_CH4_IRQ_EN"			 => GTM_ATOM1_CH4_IRQ_EN,
			"GTM_ATOM1_CH4_IRQ_FORCINT"			 => GTM_ATOM1_CH4_IRQ_FORCINT,
			"GTM_ATOM1_CH4_IRQ_MODE"			 => GTM_ATOM1_CH4_IRQ_MODE,
			"GTM_ATOM1_CH5_RDADDR"			 => GTM_ATOM1_CH5_RDADDR,
			"GTM_SPE0_IRQ_NOTIFY"			 => GTM_SPE0_IRQ_NOTIFY,
			"GTM_ATOM1_CH5_CTRL"			 => GTM_ATOM1_CH5_CTRL,
			"GTM_ATOM1_CH5_SOMB"			 => GTM_ATOM1_CH5_SOMB,
			"GTM_ATOM1_CH5_SOMC"			 => GTM_ATOM1_CH5_SOMC,
			"GTM_ATOM1_CH5_SOMI"			 => GTM_ATOM1_CH5_SOMI,
			"GTM_ATOM1_CH5_SOMP"			 => GTM_ATOM1_CH5_SOMP,
			"GTM_ATOM1_CH5_SOMS"			 => GTM_ATOM1_CH5_SOMS,
			"GTM_ATOM1_CH5_SR0"			 => GTM_ATOM1_CH5_SR0,
			"GTM_ATOM1_CH5_SR1"			 => GTM_ATOM1_CH5_SR1,
			"GTM_ATOM1_CH5_CM0"			 => GTM_ATOM1_CH5_CM0,
			"GTM_ATOM1_CH5_CM1"			 => GTM_ATOM1_CH5_CM1,
			"GTM_SPE0_IRQ_EN"			 => GTM_SPE0_IRQ_EN,
			"GTM_ATOM1_CH5_CN0"			 => GTM_ATOM1_CH5_CN0,
			"GTM_ATOM1_CH5_STAT"			 => GTM_ATOM1_CH5_STAT,
			"GTM_ATOM1_CH5_IRQ_NOTIFY"			 => GTM_ATOM1_CH5_IRQ_NOTIFY,
			"GTM_ATOM1_CH5_IRQ_EN"			 => GTM_ATOM1_CH5_IRQ_EN,
			"GTM_ATOM1_CH5_IRQ_FORCINT"			 => GTM_ATOM1_CH5_IRQ_FORCINT,
			"GTM_ATOM1_CH5_IRQ_MODE"			 => GTM_ATOM1_CH5_IRQ_MODE,
			"GTM_ATOM1_CH6_RDADDR"			 => GTM_ATOM1_CH6_RDADDR,
			"GTM_ATOM1_CH6_CTRL"			 => GTM_ATOM1_CH6_CTRL,
			"GTM_ATOM1_CH6_SOMB"			 => GTM_ATOM1_CH6_SOMB,
			"GTM_ATOM1_CH6_SOMC"			 => GTM_ATOM1_CH6_SOMC,
			"GTM_SPE0_IRQ_FORCINT"			 => GTM_SPE0_IRQ_FORCINT,
			"GTM_ATOM1_CH6_SOMI"			 => GTM_ATOM1_CH6_SOMI,
			"GTM_ATOM1_CH6_SOMP"			 => GTM_ATOM1_CH6_SOMP,
			"GTM_ATOM1_CH6_SOMS"			 => GTM_ATOM1_CH6_SOMS,
			"GTM_ATOM1_CH6_SR0"			 => GTM_ATOM1_CH6_SR0,
			"GTM_ATOM1_CH6_SR1"			 => GTM_ATOM1_CH6_SR1,
			"GTM_ATOM1_CH6_CM0"			 => GTM_ATOM1_CH6_CM0,
			"GTM_ATOM1_CH6_CM1"			 => GTM_ATOM1_CH6_CM1,
			"GTM_ATOM1_CH6_CN0"			 => GTM_ATOM1_CH6_CN0,
			"GTM_ATOM1_CH6_STAT"			 => GTM_ATOM1_CH6_STAT,
			"GTM_ATOM1_CH6_IRQ_NOTIFY"			 => GTM_ATOM1_CH6_IRQ_NOTIFY,
			"GTM_SPE0_IRQ_MODE"			 => GTM_SPE0_IRQ_MODE,
			"GTM_MCS4_MEM"			 => GTM_MCS4_MEM,
			"GTM_ATOM1_CH6_IRQ_EN"			 => GTM_ATOM1_CH6_IRQ_EN,
			"GTM_ATOM1_CH6_IRQ_FORCINT"			 => GTM_ATOM1_CH6_IRQ_FORCINT,
			"GTM_ATOM1_CH6_IRQ_MODE"			 => GTM_ATOM1_CH6_IRQ_MODE,
			"GTM_ATOM1_CH7_RDADDR"			 => GTM_ATOM1_CH7_RDADDR,
			"GTM_ATOM1_CH7_CTRL"			 => GTM_ATOM1_CH7_CTRL,
			"GTM_ATOM1_CH7_SOMB"			 => GTM_ATOM1_CH7_SOMB,
			"GTM_ATOM1_CH7_SOMC"			 => GTM_ATOM1_CH7_SOMC,
			"GTM_ATOM1_CH7_SOMI"			 => GTM_ATOM1_CH7_SOMI,
			"GTM_ATOM1_CH7_SOMP"			 => GTM_ATOM1_CH7_SOMP,
			"GTM_ATOM1_CH7_SOMS"			 => GTM_ATOM1_CH7_SOMS,
			"GTM_SPE0_EIRQ_EN"			 => GTM_SPE0_EIRQ_EN,
			"GTM_ATOM1_CH7_SR0"			 => GTM_ATOM1_CH7_SR0,
			"GTM_ATOM1_CH7_SR1"			 => GTM_ATOM1_CH7_SR1,
			"GTM_ATOM1_CH7_CM0"			 => GTM_ATOM1_CH7_CM0,
			"GTM_ATOM1_CH7_CM1"			 => GTM_ATOM1_CH7_CM1,
			"GTM_ATOM1_CH7_CN0"			 => GTM_ATOM1_CH7_CN0,
			"GTM_ATOM1_CH7_STAT"			 => GTM_ATOM1_CH7_STAT,
			"GTM_ATOM1_CH7_IRQ_NOTIFY"			 => GTM_ATOM1_CH7_IRQ_NOTIFY,
			"GTM_ATOM1_CH7_IRQ_EN"			 => GTM_ATOM1_CH7_IRQ_EN,
			"GTM_ATOM1_CH7_IRQ_FORCINT"			 => GTM_ATOM1_CH7_IRQ_FORCINT,
			"GTM_ATOM1_CH7_IRQ_MODE"			 => GTM_ATOM1_CH7_IRQ_MODE,
			"GTM_SPE0_REV_CNT"			 => GTM_SPE0_REV_CNT,
			"GTM_ATOM2_CH0_RDADDR"			 => GTM_ATOM2_CH0_RDADDR,
			"GTM_ATOM2_CH0_CTRL"			 => GTM_ATOM2_CH0_CTRL,
			"GTM_ATOM2_CH0_SOMB"			 => GTM_ATOM2_CH0_SOMB,
			"GTM_ATOM2_CH0_SOMC"			 => GTM_ATOM2_CH0_SOMC,
			"GTM_ATOM2_CH0_SOMI"			 => GTM_ATOM2_CH0_SOMI,
			"GTM_ATOM2_CH0_SOMP"			 => GTM_ATOM2_CH0_SOMP,
			"GTM_ATOM2_CH0_SOMS"			 => GTM_ATOM2_CH0_SOMS,
			"GTM_ATOM2_CH0_SR0"			 => GTM_ATOM2_CH0_SR0,
			"GTM_ATOM2_CH0_SR1"			 => GTM_ATOM2_CH0_SR1,
			"GTM_ATOM2_CH0_CM0"			 => GTM_ATOM2_CH0_CM0,
			"GTM_SPE0_REV_CMP"			 => GTM_SPE0_REV_CMP,
			"GTM_ATOM2_CH0_CM1"			 => GTM_ATOM2_CH0_CM1,
			"GTM_ATOM2_CH0_CN0"			 => GTM_ATOM2_CH0_CN0,
			"GTM_ATOM2_CH0_STAT"			 => GTM_ATOM2_CH0_STAT,
			"GTM_ATOM2_CH0_IRQ_NOTIFY"			 => GTM_ATOM2_CH0_IRQ_NOTIFY,
			"GTM_ATOM2_CH0_IRQ_EN"			 => GTM_ATOM2_CH0_IRQ_EN,
			"GTM_ATOM2_CH0_IRQ_FORCINT"			 => GTM_ATOM2_CH0_IRQ_FORCINT,
			"GTM_ATOM2_CH0_IRQ_MODE"			 => GTM_ATOM2_CH0_IRQ_MODE,
			"GTM_ATOM2_AGC_GLB_CTRL"			 => GTM_ATOM2_AGC_GLB_CTRL,
			"GTM_ATOM2_AGC_ENDIS_CTRL"			 => GTM_ATOM2_AGC_ENDIS_CTRL,
			"GTM_ATOM2_AGC_ENDIS_STAT"			 => GTM_ATOM2_AGC_ENDIS_STAT,
			"GTM_SPE0_CTRL_STAT2"			 => GTM_SPE0_CTRL_STAT2,
			"GTM_ATOM2_AGC_ACT_TB"			 => GTM_ATOM2_AGC_ACT_TB,
			"GTM_ATOM2_AGC_OUTEN_CTRL"			 => GTM_ATOM2_AGC_OUTEN_CTRL,
			"GTM_ATOM2_AGC_OUTEN_STAT"			 => GTM_ATOM2_AGC_OUTEN_STAT,
			"GTM_ATOM2_AGC_FUPD_CTRL"			 => GTM_ATOM2_AGC_FUPD_CTRL,
			"GTM_ATOM2_AGC_INT_TRIG"			 => GTM_ATOM2_AGC_INT_TRIG,
			"GTM_ATOM2_CH1_RDADDR"			 => GTM_ATOM2_CH1_RDADDR,
			"GTM_ATOM2_CH1_CTRL"			 => GTM_ATOM2_CH1_CTRL,
			"GTM_ATOM2_CH1_SOMB"			 => GTM_ATOM2_CH1_SOMB,
			"GTM_ATOM2_CH1_SOMC"			 => GTM_ATOM2_CH1_SOMC,
			"GTM_ATOM2_CH1_SOMI"			 => GTM_ATOM2_CH1_SOMI,
			"GTM_SPE0_CMD"			 => GTM_SPE0_CMD,
			"GTM_ATOM2_CH1_SOMP"			 => GTM_ATOM2_CH1_SOMP,
			"GTM_ATOM2_CH1_SOMS"			 => GTM_ATOM2_CH1_SOMS,
			"GTM_ATOM2_CH1_SR0"			 => GTM_ATOM2_CH1_SR0,
			"GTM_ATOM2_CH1_SR1"			 => GTM_ATOM2_CH1_SR1,
			"GTM_ATOM2_CH1_CM0"			 => GTM_ATOM2_CH1_CM0,
			"GTM_ATOM2_CH1_CM1"			 => GTM_ATOM2_CH1_CM1,
			"GTM_ATOM2_CH1_CN0"			 => GTM_ATOM2_CH1_CN0,
			"GTM_ATOM2_CH1_STAT"			 => GTM_ATOM2_CH1_STAT,
			"GTM_ATOM2_CH1_IRQ_NOTIFY"			 => GTM_ATOM2_CH1_IRQ_NOTIFY,
			"GTM_ATOM2_CH1_IRQ_EN"			 => GTM_ATOM2_CH1_IRQ_EN,
			"GTM_SPE1_CTRL_STAT"			 => GTM_SPE1_CTRL_STAT,
			"GTM_ATOM2_CH1_IRQ_FORCINT"			 => GTM_ATOM2_CH1_IRQ_FORCINT,
			"GTM_ATOM2_CH1_IRQ_MODE"			 => GTM_ATOM2_CH1_IRQ_MODE,
			"GTM_ATOM2_CH2_RDADDR"			 => GTM_ATOM2_CH2_RDADDR,
			"GTM_ATOM2_CH2_CTRL"			 => GTM_ATOM2_CH2_CTRL,
			"GTM_ATOM2_CH2_SOMB"			 => GTM_ATOM2_CH2_SOMB,
			"GTM_ATOM2_CH2_SOMC"			 => GTM_ATOM2_CH2_SOMC,
			"GTM_ATOM2_CH2_SOMI"			 => GTM_ATOM2_CH2_SOMI,
			"GTM_ATOM2_CH2_SOMP"			 => GTM_ATOM2_CH2_SOMP,
			"GTM_ATOM2_CH2_SOMS"			 => GTM_ATOM2_CH2_SOMS,
			"GTM_ATOM2_CH2_SR0"			 => GTM_ATOM2_CH2_SR0,
			"GTM_SPE1_PAT"			 => GTM_SPE1_PAT,
			"GTM_ATOM2_CH2_SR1"			 => GTM_ATOM2_CH2_SR1,
			"GTM_ATOM2_CH2_CM0"			 => GTM_ATOM2_CH2_CM0,
			"GTM_ATOM2_CH2_CM1"			 => GTM_ATOM2_CH2_CM1,
			"GTM_ATOM2_CH2_CN0"			 => GTM_ATOM2_CH2_CN0,
			"GTM_ATOM2_CH2_STAT"			 => GTM_ATOM2_CH2_STAT,
			"GTM_ATOM2_CH2_IRQ_NOTIFY"			 => GTM_ATOM2_CH2_IRQ_NOTIFY,
			"GTM_ATOM2_CH2_IRQ_EN"			 => GTM_ATOM2_CH2_IRQ_EN,
			"GTM_ATOM2_CH2_IRQ_FORCINT"			 => GTM_ATOM2_CH2_IRQ_FORCINT,
			"GTM_ATOM2_CH2_IRQ_MODE"			 => GTM_ATOM2_CH2_IRQ_MODE,
			"GTM_ATOM2_CH3_RDADDR"			 => GTM_ATOM2_CH3_RDADDR,
			"GTM_SPE1_OUT_PAT0"			 => GTM_SPE1_OUT_PAT0,
			"GTM_ATOM2_CH3_CTRL"			 => GTM_ATOM2_CH3_CTRL,
			"GTM_ATOM2_CH3_SOMB"			 => GTM_ATOM2_CH3_SOMB,
			"GTM_ATOM2_CH3_SOMC"			 => GTM_ATOM2_CH3_SOMC,
			"GTM_ATOM2_CH3_SOMI"			 => GTM_ATOM2_CH3_SOMI,
			"GTM_ATOM2_CH3_SOMP"			 => GTM_ATOM2_CH3_SOMP,
			"GTM_ATOM2_CH3_SOMS"			 => GTM_ATOM2_CH3_SOMS,
			"GTM_ATOM2_CH3_SR0"			 => GTM_ATOM2_CH3_SR0,
			"GTM_ATOM2_CH3_SR1"			 => GTM_ATOM2_CH3_SR1,
			"GTM_ATOM2_CH3_CM0"			 => GTM_ATOM2_CH3_CM0,
			"GTM_ATOM2_CH3_CM1"			 => GTM_ATOM2_CH3_CM1,
			"GTM_SPE1_OUT_PAT1"			 => GTM_SPE1_OUT_PAT1,
			"GTM_ATOM2_CH3_CN0"			 => GTM_ATOM2_CH3_CN0,
			"GTM_ATOM2_CH3_STAT"			 => GTM_ATOM2_CH3_STAT,
			"GTM_ATOM2_CH3_IRQ_NOTIFY"			 => GTM_ATOM2_CH3_IRQ_NOTIFY,
			"GTM_ATOM2_CH3_IRQ_EN"			 => GTM_ATOM2_CH3_IRQ_EN,
			"GTM_ATOM2_CH3_IRQ_FORCINT"			 => GTM_ATOM2_CH3_IRQ_FORCINT,
			"GTM_ATOM2_CH3_IRQ_MODE"			 => GTM_ATOM2_CH3_IRQ_MODE,
			"GTM_ATOM2_CH4_RDADDR"			 => GTM_ATOM2_CH4_RDADDR,
			"GTM_ATOM2_CH4_CTRL"			 => GTM_ATOM2_CH4_CTRL,
			"GTM_ATOM2_CH4_SOMB"			 => GTM_ATOM2_CH4_SOMB,
			"GTM_ATOM2_CH4_SOMC"			 => GTM_ATOM2_CH4_SOMC,
			"GTM_SPE1_OUT_PAT2"			 => GTM_SPE1_OUT_PAT2,
			"GTM_MCS4_MEM1"			 => GTM_MCS4_MEM1,
			"GTM_ATOM2_CH4_SOMI"			 => GTM_ATOM2_CH4_SOMI,
			"GTM_ATOM2_CH4_SOMP"			 => GTM_ATOM2_CH4_SOMP,
			"GTM_ATOM2_CH4_SOMS"			 => GTM_ATOM2_CH4_SOMS,
			"GTM_ATOM2_CH4_SR0"			 => GTM_ATOM2_CH4_SR0,
			"GTM_ATOM2_CH4_SR1"			 => GTM_ATOM2_CH4_SR1,
			"GTM_ATOM2_CH4_CM0"			 => GTM_ATOM2_CH4_CM0,
			"GTM_ATOM2_CH4_CM1"			 => GTM_ATOM2_CH4_CM1,
			"GTM_ATOM2_CH4_CN0"			 => GTM_ATOM2_CH4_CN0,
			"GTM_ATOM2_CH4_STAT"			 => GTM_ATOM2_CH4_STAT,
			"GTM_ATOM2_CH4_IRQ_NOTIFY"			 => GTM_ATOM2_CH4_IRQ_NOTIFY,
			"GTM_SPE1_OUT_PAT3"			 => GTM_SPE1_OUT_PAT3,
			"GTM_ATOM2_CH4_IRQ_EN"			 => GTM_ATOM2_CH4_IRQ_EN,
			"GTM_ATOM2_CH4_IRQ_FORCINT"			 => GTM_ATOM2_CH4_IRQ_FORCINT,
			"GTM_ATOM2_CH4_IRQ_MODE"			 => GTM_ATOM2_CH4_IRQ_MODE,
			"GTM_ATOM2_CH5_RDADDR"			 => GTM_ATOM2_CH5_RDADDR,
			"GTM_ATOM2_CH5_CTRL"			 => GTM_ATOM2_CH5_CTRL,
			"GTM_ATOM2_CH5_SOMB"			 => GTM_ATOM2_CH5_SOMB,
			"GTM_ATOM2_CH5_SOMC"			 => GTM_ATOM2_CH5_SOMC,
			"GTM_ATOM2_CH5_SOMI"			 => GTM_ATOM2_CH5_SOMI,
			"GTM_ATOM2_CH5_SOMP"			 => GTM_ATOM2_CH5_SOMP,
			"GTM_ATOM2_CH5_SOMS"			 => GTM_ATOM2_CH5_SOMS,
			"GTM_SPE1_OUT_PAT4"			 => GTM_SPE1_OUT_PAT4,
			"GTM_ATOM2_CH5_SR0"			 => GTM_ATOM2_CH5_SR0,
			"GTM_ATOM2_CH5_SR1"			 => GTM_ATOM2_CH5_SR1,
			"GTM_ATOM2_CH5_CM0"			 => GTM_ATOM2_CH5_CM0,
			"GTM_ATOM2_CH5_CM1"			 => GTM_ATOM2_CH5_CM1,
			"GTM_ATOM2_CH5_CN0"			 => GTM_ATOM2_CH5_CN0,
			"GTM_ATOM2_CH5_STAT"			 => GTM_ATOM2_CH5_STAT,
			"GTM_ATOM2_CH5_IRQ_NOTIFY"			 => GTM_ATOM2_CH5_IRQ_NOTIFY,
			"GTM_ATOM2_CH5_IRQ_EN"			 => GTM_ATOM2_CH5_IRQ_EN,
			"GTM_ATOM2_CH5_IRQ_FORCINT"			 => GTM_ATOM2_CH5_IRQ_FORCINT,
			"GTM_ATOM2_CH5_IRQ_MODE"			 => GTM_ATOM2_CH5_IRQ_MODE,
			"GTM_SPE1_OUT_PAT5"			 => GTM_SPE1_OUT_PAT5,
			"GTM_ATOM2_CH6_RDADDR"			 => GTM_ATOM2_CH6_RDADDR,
			"GTM_ATOM2_CH6_CTRL"			 => GTM_ATOM2_CH6_CTRL,
			"GTM_ATOM2_CH6_SOMB"			 => GTM_ATOM2_CH6_SOMB,
			"GTM_ATOM2_CH6_SOMC"			 => GTM_ATOM2_CH6_SOMC,
			"GTM_ATOM2_CH6_SOMI"			 => GTM_ATOM2_CH6_SOMI,
			"GTM_ATOM2_CH6_SOMP"			 => GTM_ATOM2_CH6_SOMP,
			"GTM_ATOM2_CH6_SOMS"			 => GTM_ATOM2_CH6_SOMS,
			"GTM_ATOM2_CH6_SR0"			 => GTM_ATOM2_CH6_SR0,
			"GTM_ATOM2_CH6_SR1"			 => GTM_ATOM2_CH6_SR1,
			"GTM_ATOM2_CH6_CM0"			 => GTM_ATOM2_CH6_CM0,
			"GTM_SPE1_OUT_PAT6"			 => GTM_SPE1_OUT_PAT6,
			"GTM_ATOM2_CH6_CM1"			 => GTM_ATOM2_CH6_CM1,
			"GTM_ATOM2_CH6_CN0"			 => GTM_ATOM2_CH6_CN0,
			"GTM_ATOM2_CH6_STAT"			 => GTM_ATOM2_CH6_STAT,
			"GTM_ATOM2_CH6_IRQ_NOTIFY"			 => GTM_ATOM2_CH6_IRQ_NOTIFY,
			"GTM_ATOM2_CH6_IRQ_EN"			 => GTM_ATOM2_CH6_IRQ_EN,
			"GTM_ATOM2_CH6_IRQ_FORCINT"			 => GTM_ATOM2_CH6_IRQ_FORCINT,
			"GTM_ATOM2_CH6_IRQ_MODE"			 => GTM_ATOM2_CH6_IRQ_MODE,
			"GTM_ATOM2_CH7_RDADDR"			 => GTM_ATOM2_CH7_RDADDR,
			"GTM_ATOM2_CH7_CTRL"			 => GTM_ATOM2_CH7_CTRL,
			"GTM_ATOM2_CH7_SOMB"			 => GTM_ATOM2_CH7_SOMB,
			"GTM_SPE1_OUT_PAT7"			 => GTM_SPE1_OUT_PAT7,
			"GTM_ATOM2_CH7_SOMC"			 => GTM_ATOM2_CH7_SOMC,
			"GTM_ATOM2_CH7_SOMI"			 => GTM_ATOM2_CH7_SOMI,
			"GTM_ATOM2_CH7_SOMP"			 => GTM_ATOM2_CH7_SOMP,
			"GTM_ATOM2_CH7_SOMS"			 => GTM_ATOM2_CH7_SOMS,
			"GTM_ATOM2_CH7_SR0"			 => GTM_ATOM2_CH7_SR0,
			"GTM_ATOM2_CH7_SR1"			 => GTM_ATOM2_CH7_SR1,
			"GTM_ATOM2_CH7_CM0"			 => GTM_ATOM2_CH7_CM0,
			"GTM_ATOM2_CH7_CM1"			 => GTM_ATOM2_CH7_CM1,
			"GTM_ATOM2_CH7_CN0"			 => GTM_ATOM2_CH7_CN0,
			"GTM_ATOM2_CH7_STAT"			 => GTM_ATOM2_CH7_STAT,
			"GTM_SPE1_OUT_CTRL"			 => GTM_SPE1_OUT_CTRL,
			"GTM_ATOM2_CH7_IRQ_NOTIFY"			 => GTM_ATOM2_CH7_IRQ_NOTIFY,
			"GTM_ATOM2_CH7_IRQ_EN"			 => GTM_ATOM2_CH7_IRQ_EN,
			"GTM_ATOM2_CH7_IRQ_FORCINT"			 => GTM_ATOM2_CH7_IRQ_FORCINT,
			"GTM_ATOM2_CH7_IRQ_MODE"			 => GTM_ATOM2_CH7_IRQ_MODE,
			"GTM_ATOM3_CH0_RDADDR"			 => GTM_ATOM3_CH0_RDADDR,
			"GTM_ATOM3_CH0_CTRL"			 => GTM_ATOM3_CH0_CTRL,
			"GTM_ATOM3_CH0_SOMB"			 => GTM_ATOM3_CH0_SOMB,
			"GTM_ATOM3_CH0_SOMC"			 => GTM_ATOM3_CH0_SOMC,
			"GTM_ATOM3_CH0_SOMI"			 => GTM_ATOM3_CH0_SOMI,
			"GTM_ATOM3_CH0_SOMP"			 => GTM_ATOM3_CH0_SOMP,
			"GTM_SPE1_IRQ_NOTIFY"			 => GTM_SPE1_IRQ_NOTIFY,
			"GTM_ATOM3_CH0_SOMS"			 => GTM_ATOM3_CH0_SOMS,
			"GTM_ATOM3_CH0_SR0"			 => GTM_ATOM3_CH0_SR0,
			"GTM_ATOM3_CH0_SR1"			 => GTM_ATOM3_CH0_SR1,
			"GTM_ATOM3_CH0_CM0"			 => GTM_ATOM3_CH0_CM0,
			"GTM_ATOM3_CH0_CM1"			 => GTM_ATOM3_CH0_CM1,
			"GTM_ATOM3_CH0_CN0"			 => GTM_ATOM3_CH0_CN0,
			"GTM_ATOM3_CH0_STAT"			 => GTM_ATOM3_CH0_STAT,
			"GTM_ATOM3_CH0_IRQ_NOTIFY"			 => GTM_ATOM3_CH0_IRQ_NOTIFY,
			"GTM_ATOM3_CH0_IRQ_EN"			 => GTM_ATOM3_CH0_IRQ_EN,
			"GTM_ATOM3_CH0_IRQ_FORCINT"			 => GTM_ATOM3_CH0_IRQ_FORCINT,
			"GTM_SPE1_IRQ_EN"			 => GTM_SPE1_IRQ_EN,
			"GTM_ATOM3_CH0_IRQ_MODE"			 => GTM_ATOM3_CH0_IRQ_MODE,
			"GTM_ATOM3_AGC_GLB_CTRL"			 => GTM_ATOM3_AGC_GLB_CTRL,
			"GTM_ATOM3_AGC_ENDIS_CTRL"			 => GTM_ATOM3_AGC_ENDIS_CTRL,
			"GTM_ATOM3_AGC_ENDIS_STAT"			 => GTM_ATOM3_AGC_ENDIS_STAT,
			"GTM_ATOM3_AGC_ACT_TB"			 => GTM_ATOM3_AGC_ACT_TB,
			"GTM_ATOM3_AGC_OUTEN_CTRL"			 => GTM_ATOM3_AGC_OUTEN_CTRL,
			"GTM_ATOM3_AGC_OUTEN_STAT"			 => GTM_ATOM3_AGC_OUTEN_STAT,
			"GTM_ATOM3_AGC_FUPD_CTRL"			 => GTM_ATOM3_AGC_FUPD_CTRL,
			"GTM_ATOM3_AGC_INT_TRIG"			 => GTM_ATOM3_AGC_INT_TRIG,
			"GTM_ATOM3_CH1_RDADDR"			 => GTM_ATOM3_CH1_RDADDR,
			"GTM_SPE1_IRQ_FORCINT"			 => GTM_SPE1_IRQ_FORCINT,
			"GTM_ATOM3_CH1_CTRL"			 => GTM_ATOM3_CH1_CTRL,
			"GTM_ATOM3_CH1_SOMB"			 => GTM_ATOM3_CH1_SOMB,
			"GTM_ATOM3_CH1_SOMC"			 => GTM_ATOM3_CH1_SOMC,
			"GTM_ATOM3_CH1_SOMI"			 => GTM_ATOM3_CH1_SOMI,
			"GTM_ATOM3_CH1_SOMP"			 => GTM_ATOM3_CH1_SOMP,
			"GTM_ATOM3_CH1_SOMS"			 => GTM_ATOM3_CH1_SOMS,
			"GTM_ATOM3_CH1_SR0"			 => GTM_ATOM3_CH1_SR0,
			"GTM_ATOM3_CH1_SR1"			 => GTM_ATOM3_CH1_SR1,
			"GTM_ATOM3_CH1_CM0"			 => GTM_ATOM3_CH1_CM0,
			"GTM_ATOM3_CH1_CM1"			 => GTM_ATOM3_CH1_CM1,
			"GTM_SPE1_IRQ_MODE"			 => GTM_SPE1_IRQ_MODE,
			"GTM_REV"				 => GTM_REV,
			"GTM_ATOM3_CH1_CN0"			 => GTM_ATOM3_CH1_CN0,
			"GTM_ATOM3_CH1_STAT"			 => GTM_ATOM3_CH1_STAT,
			"GTM_ATOM3_CH1_IRQ_NOTIFY"			 => GTM_ATOM3_CH1_IRQ_NOTIFY,
			"GTM_ATOM3_CH1_IRQ_EN"			 => GTM_ATOM3_CH1_IRQ_EN,
			"GTM_ATOM3_CH1_IRQ_FORCINT"			 => GTM_ATOM3_CH1_IRQ_FORCINT,
			"GTM_ATOM3_CH1_IRQ_MODE"			 => GTM_ATOM3_CH1_IRQ_MODE,
			"GTM_ATOM3_CH2_RDADDR"			 => GTM_ATOM3_CH2_RDADDR,
			"GTM_ATOM3_CH2_CTRL"			 => GTM_ATOM3_CH2_CTRL,
			"GTM_ATOM3_CH2_SOMB"			 => GTM_ATOM3_CH2_SOMB,
			"GTM_ATOM3_CH2_SOMC"			 => GTM_ATOM3_CH2_SOMC,
			"GTM_SPE1_EIRQ_EN"			 => GTM_SPE1_EIRQ_EN,
			"GTM_ATOM3_CH2_SOMI"			 => GTM_ATOM3_CH2_SOMI,
			"GTM_ATOM3_CH2_SOMP"			 => GTM_ATOM3_CH2_SOMP,
			"GTM_ATOM3_CH2_SOMS"			 => GTM_ATOM3_CH2_SOMS,
			"GTM_ATOM3_CH2_SR0"			 => GTM_ATOM3_CH2_SR0,
			"GTM_ATOM3_CH2_SR1"			 => GTM_ATOM3_CH2_SR1,
			"GTM_ATOM3_CH2_CM0"			 => GTM_ATOM3_CH2_CM0,
			"GTM_ATOM3_CH2_CM1"			 => GTM_ATOM3_CH2_CM1,
			"GTM_ATOM3_CH2_CN0"			 => GTM_ATOM3_CH2_CN0,
			"GTM_ATOM3_CH2_STAT"			 => GTM_ATOM3_CH2_STAT,
			"GTM_ATOM3_CH2_IRQ_NOTIFY"			 => GTM_ATOM3_CH2_IRQ_NOTIFY,
			"GTM_SPE1_REV_CNT"			 => GTM_SPE1_REV_CNT,
			"GTM_ATOM3_CH2_IRQ_EN"			 => GTM_ATOM3_CH2_IRQ_EN,
			"GTM_ATOM3_CH2_IRQ_FORCINT"			 => GTM_ATOM3_CH2_IRQ_FORCINT,
			"GTM_ATOM3_CH2_IRQ_MODE"			 => GTM_ATOM3_CH2_IRQ_MODE,
			"GTM_ATOM3_CH3_RDADDR"			 => GTM_ATOM3_CH3_RDADDR,
			"GTM_ATOM3_CH3_CTRL"			 => GTM_ATOM3_CH3_CTRL,
			"GTM_ATOM3_CH3_SOMB"			 => GTM_ATOM3_CH3_SOMB,
			"GTM_ATOM3_CH3_SOMC"			 => GTM_ATOM3_CH3_SOMC,
			"GTM_ATOM3_CH3_SOMI"			 => GTM_ATOM3_CH3_SOMI,
			"GTM_ATOM3_CH3_SOMP"			 => GTM_ATOM3_CH3_SOMP,
			"GTM_ATOM3_CH3_SOMS"			 => GTM_ATOM3_CH3_SOMS,
			"GTM_SPE1_REV_CMP"			 => GTM_SPE1_REV_CMP,
			"GTM_ATOM3_CH3_SR0"			 => GTM_ATOM3_CH3_SR0,
			"GTM_ATOM3_CH3_SR1"			 => GTM_ATOM3_CH3_SR1,
			"GTM_ATOM3_CH3_CM0"			 => GTM_ATOM3_CH3_CM0,
			"GTM_ATOM3_CH3_CM1"			 => GTM_ATOM3_CH3_CM1,
			"GTM_ATOM3_CH3_CN0"			 => GTM_ATOM3_CH3_CN0,
			"GTM_ATOM3_CH3_STAT"			 => GTM_ATOM3_CH3_STAT,
			"GTM_ATOM3_CH3_IRQ_NOTIFY"			 => GTM_ATOM3_CH3_IRQ_NOTIFY,
			"GTM_ATOM3_CH3_IRQ_EN"			 => GTM_ATOM3_CH3_IRQ_EN,
			"GTM_ATOM3_CH3_IRQ_FORCINT"			 => GTM_ATOM3_CH3_IRQ_FORCINT,
			"GTM_ATOM3_CH3_IRQ_MODE"			 => GTM_ATOM3_CH3_IRQ_MODE,
			"GTM_SPE1_CTRL_STAT2"			 => GTM_SPE1_CTRL_STAT2,
			"GTM_ATOM3_CH4_RDADDR"			 => GTM_ATOM3_CH4_RDADDR,
			"GTM_ATOM3_CH4_CTRL"			 => GTM_ATOM3_CH4_CTRL,
			"GTM_ATOM3_CH4_SOMB"			 => GTM_ATOM3_CH4_SOMB,
			"GTM_ATOM3_CH4_SOMC"			 => GTM_ATOM3_CH4_SOMC,
			"GTM_ATOM3_CH4_SOMI"			 => GTM_ATOM3_CH4_SOMI,
			"GTM_ATOM3_CH4_SOMP"			 => GTM_ATOM3_CH4_SOMP,
			"GTM_ATOM3_CH4_SOMS"			 => GTM_ATOM3_CH4_SOMS,
			"GTM_ATOM3_CH4_SR0"			 => GTM_ATOM3_CH4_SR0,
			"GTM_ATOM3_CH4_SR1"			 => GTM_ATOM3_CH4_SR1,
			"GTM_ATOM3_CH4_CM0"			 => GTM_ATOM3_CH4_CM0,
			"GTM_SPE1_CMD"			 => GTM_SPE1_CMD,
			"GTM_ATOM3_CH4_CM1"			 => GTM_ATOM3_CH4_CM1,
			"GTM_ATOM3_CH4_CN0"			 => GTM_ATOM3_CH4_CN0,
			"GTM_ATOM3_CH4_STAT"			 => GTM_ATOM3_CH4_STAT,
			"GTM_ATOM3_CH4_IRQ_NOTIFY"			 => GTM_ATOM3_CH4_IRQ_NOTIFY,
			"GTM_ATOM3_CH4_IRQ_EN"			 => GTM_ATOM3_CH4_IRQ_EN,
			"GTM_ATOM3_CH4_IRQ_FORCINT"			 => GTM_ATOM3_CH4_IRQ_FORCINT,
			"GTM_ATOM3_CH4_IRQ_MODE"			 => GTM_ATOM3_CH4_IRQ_MODE,
			"GTM_ATOM3_CH5_RDADDR"			 => GTM_ATOM3_CH5_RDADDR,
			"GTM_ATOM3_CH5_CTRL"			 => GTM_ATOM3_CH5_CTRL,
			"GTM_ATOM3_CH5_SOMB"			 => GTM_ATOM3_CH5_SOMB,
			"GTM_MAP_CTRL"			 => GTM_MAP_CTRL,
			"GTM_ATOM3_CH5_SOMC"			 => GTM_ATOM3_CH5_SOMC,
			"GTM_ATOM3_CH5_SOMI"			 => GTM_ATOM3_CH5_SOMI,
			"GTM_ATOM3_CH5_SOMP"			 => GTM_ATOM3_CH5_SOMP,
			"GTM_ATOM3_CH5_SOMS"			 => GTM_ATOM3_CH5_SOMS,
			"GTM_ATOM3_CH5_SR0"			 => GTM_ATOM3_CH5_SR0,
			"GTM_ATOM3_CH5_SR1"			 => GTM_ATOM3_CH5_SR1,
			"GTM_ATOM3_CH5_CM0"			 => GTM_ATOM3_CH5_CM0,
			"GTM_ATOM3_CH5_CM1"			 => GTM_ATOM3_CH5_CM1,
			"GTM_ATOM3_CH5_CN0"			 => GTM_ATOM3_CH5_CN0,
			"GTM_ATOM3_CH5_STAT"			 => GTM_ATOM3_CH5_STAT,
			"GTM_MCFG_CTRL"			 => GTM_MCFG_CTRL,
			"GTM_ATOM3_CH5_IRQ_NOTIFY"			 => GTM_ATOM3_CH5_IRQ_NOTIFY,
			"GTM_ATOM3_CH5_IRQ_EN"			 => GTM_ATOM3_CH5_IRQ_EN,
			"GTM_ATOM3_CH5_IRQ_FORCINT"			 => GTM_ATOM3_CH5_IRQ_FORCINT,
			"GTM_ATOM3_CH5_IRQ_MODE"			 => GTM_ATOM3_CH5_IRQ_MODE,
			"GTM_ATOM3_CH6_RDADDR"			 => GTM_ATOM3_CH6_RDADDR,
			"GTM_ATOM3_CH6_CTRL"			 => GTM_ATOM3_CH6_CTRL,
			"GTM_ATOM3_CH6_SOMB"			 => GTM_ATOM3_CH6_SOMB,
			"GTM_ATOM3_CH6_SOMC"			 => GTM_ATOM3_CH6_SOMC,
			"GTM_ATOM3_CH6_SOMI"			 => GTM_ATOM3_CH6_SOMI,
			"GTM_ATOM3_CH6_SOMP"			 => GTM_ATOM3_CH6_SOMP,
			"GTM_TIM0_CH0_GPR0"			 => GTM_TIM0_CH0_GPR0,
			"GTM_ATOM3_CH6_SOMS"			 => GTM_ATOM3_CH6_SOMS,
			"GTM_ATOM3_CH6_SR0"			 => GTM_ATOM3_CH6_SR0,
			"GTM_ATOM3_CH6_SR1"			 => GTM_ATOM3_CH6_SR1,
			"GTM_ATOM3_CH6_CM0"			 => GTM_ATOM3_CH6_CM0,
			"GTM_ATOM3_CH6_CM1"			 => GTM_ATOM3_CH6_CM1,
			"GTM_ATOM3_CH6_CN0"			 => GTM_ATOM3_CH6_CN0,
			"GTM_ATOM3_CH6_STAT"			 => GTM_ATOM3_CH6_STAT,
			"GTM_ATOM3_CH6_IRQ_NOTIFY"			 => GTM_ATOM3_CH6_IRQ_NOTIFY,
			"GTM_ATOM3_CH6_IRQ_EN"			 => GTM_ATOM3_CH6_IRQ_EN,
			"GTM_ATOM3_CH6_IRQ_FORCINT"			 => GTM_ATOM3_CH6_IRQ_FORCINT,
			"GTM_TIM0_CH0_GPR1"			 => GTM_TIM0_CH0_GPR1,
			"GTM_ATOM3_CH6_IRQ_MODE"			 => GTM_ATOM3_CH6_IRQ_MODE,
			"GTM_ATOM3_CH7_RDADDR"			 => GTM_ATOM3_CH7_RDADDR,
			"GTM_ATOM3_CH7_CTRL"			 => GTM_ATOM3_CH7_CTRL,
			"GTM_ATOM3_CH7_SOMB"			 => GTM_ATOM3_CH7_SOMB,
			"GTM_ATOM3_CH7_SOMC"			 => GTM_ATOM3_CH7_SOMC,
			"GTM_ATOM3_CH7_SOMI"			 => GTM_ATOM3_CH7_SOMI,
			"GTM_ATOM3_CH7_SOMP"			 => GTM_ATOM3_CH7_SOMP,
			"GTM_ATOM3_CH7_SOMS"			 => GTM_ATOM3_CH7_SOMS,
			"GTM_ATOM3_CH7_SR0"			 => GTM_ATOM3_CH7_SR0,
			"GTM_ATOM3_CH7_SR1"			 => GTM_ATOM3_CH7_SR1,
			"GTM_TIM0_CH0_CNT"			 => GTM_TIM0_CH0_CNT,
			"GTM_RST"				 => GTM_RST,
			"GTM_ATOM3_CH7_CM0"			 => GTM_ATOM3_CH7_CM0,
			"GTM_ATOM3_CH7_CM1"			 => GTM_ATOM3_CH7_CM1,
			"GTM_ATOM3_CH7_CN0"			 => GTM_ATOM3_CH7_CN0,
			"GTM_ATOM3_CH7_STAT"			 => GTM_ATOM3_CH7_STAT,
			"GTM_ATOM3_CH7_IRQ_NOTIFY"			 => GTM_ATOM3_CH7_IRQ_NOTIFY,
			"GTM_ATOM3_CH7_IRQ_EN"			 => GTM_ATOM3_CH7_IRQ_EN,
			"GTM_ATOM3_CH7_IRQ_FORCINT"			 => GTM_ATOM3_CH7_IRQ_FORCINT,
			"GTM_ATOM3_CH7_IRQ_MODE"			 => GTM_ATOM3_CH7_IRQ_MODE,
			"GTM_ATOM4_CH0_RDADDR"			 => GTM_ATOM4_CH0_RDADDR,
			"GTM_ATOM4_CH0_CTRL"			 => GTM_ATOM4_CH0_CTRL,
			"GTM_TIM0_CH0_ECNT"			 => GTM_TIM0_CH0_ECNT,
			"GTM_ATOM4_CH0_SOMB"			 => GTM_ATOM4_CH0_SOMB,
			"GTM_ATOM4_CH0_SOMC"			 => GTM_ATOM4_CH0_SOMC,
			"GTM_ATOM4_CH0_SOMI"			 => GTM_ATOM4_CH0_SOMI,
			"GTM_ATOM4_CH0_SOMP"			 => GTM_ATOM4_CH0_SOMP,
			"GTM_ATOM4_CH0_SOMS"			 => GTM_ATOM4_CH0_SOMS,
			"GTM_ATOM4_CH0_SR0"			 => GTM_ATOM4_CH0_SR0,
			"GTM_ATOM4_CH0_SR1"			 => GTM_ATOM4_CH0_SR1,
			"GTM_ATOM4_CH0_CM0"			 => GTM_ATOM4_CH0_CM0,
			"GTM_ATOM4_CH0_CM1"			 => GTM_ATOM4_CH0_CM1,
			"GTM_ATOM4_CH0_CN0"			 => GTM_ATOM4_CH0_CN0,
			"GTM_TIM0_CH0_CNTS"			 => GTM_TIM0_CH0_CNTS,
			"GTM_ATOM4_CH0_STAT"			 => GTM_ATOM4_CH0_STAT,
			"GTM_ATOM4_CH0_IRQ_NOTIFY"			 => GTM_ATOM4_CH0_IRQ_NOTIFY,
			"GTM_ATOM4_CH0_IRQ_EN"			 => GTM_ATOM4_CH0_IRQ_EN,
			"GTM_ATOM4_CH0_IRQ_FORCINT"			 => GTM_ATOM4_CH0_IRQ_FORCINT,
			"GTM_ATOM4_CH0_IRQ_MODE"			 => GTM_ATOM4_CH0_IRQ_MODE,
			"GTM_ATOM4_AGC_GLB_CTRL"			 => GTM_ATOM4_AGC_GLB_CTRL,
			"GTM_ATOM4_AGC_ENDIS_CTRL"			 => GTM_ATOM4_AGC_ENDIS_CTRL,
			"GTM_ATOM4_AGC_ENDIS_STAT"			 => GTM_ATOM4_AGC_ENDIS_STAT,
			"GTM_ATOM4_AGC_ACT_TB"			 => GTM_ATOM4_AGC_ACT_TB,
			"GTM_ATOM4_AGC_OUTEN_CTRL"			 => GTM_ATOM4_AGC_OUTEN_CTRL,
			"GTM_TIM0_CH0_TDUC"			 => GTM_TIM0_CH0_TDUC,
			"GTM_ATOM4_AGC_OUTEN_STAT"			 => GTM_ATOM4_AGC_OUTEN_STAT,
			"GTM_ATOM4_AGC_FUPD_CTRL"			 => GTM_ATOM4_AGC_FUPD_CTRL,
			"GTM_ATOM4_AGC_INT_TRIG"			 => GTM_ATOM4_AGC_INT_TRIG,
			"GTM_ATOM4_CH1_RDADDR"			 => GTM_ATOM4_CH1_RDADDR,
			"GTM_ATOM4_CH1_CTRL"			 => GTM_ATOM4_CH1_CTRL,
			"GTM_ATOM4_CH1_SOMB"			 => GTM_ATOM4_CH1_SOMB,
			"GTM_ATOM4_CH1_SOMC"			 => GTM_ATOM4_CH1_SOMC,
			"GTM_ATOM4_CH1_SOMI"			 => GTM_ATOM4_CH1_SOMI,
			"GTM_ATOM4_CH1_SOMP"			 => GTM_ATOM4_CH1_SOMP,
			"GTM_ATOM4_CH1_SOMS"			 => GTM_ATOM4_CH1_SOMS,
			"GTM_TIM0_CH0_TDUV"			 => GTM_TIM0_CH0_TDUV,
			"GTM_ATOM4_CH1_SR0"			 => GTM_ATOM4_CH1_SR0,
			"GTM_ATOM4_CH1_SR1"			 => GTM_ATOM4_CH1_SR1,
			"GTM_ATOM4_CH1_CM0"			 => GTM_ATOM4_CH1_CM0,
			"GTM_ATOM4_CH1_CM1"			 => GTM_ATOM4_CH1_CM1,
			"GTM_ATOM4_CH1_CN0"			 => GTM_ATOM4_CH1_CN0,
			"GTM_ATOM4_CH1_STAT"			 => GTM_ATOM4_CH1_STAT,
			"GTM_ATOM4_CH1_IRQ_NOTIFY"			 => GTM_ATOM4_CH1_IRQ_NOTIFY,
			"GTM_ATOM4_CH1_IRQ_EN"			 => GTM_ATOM4_CH1_IRQ_EN,
			"GTM_ATOM4_CH1_IRQ_FORCINT"			 => GTM_ATOM4_CH1_IRQ_FORCINT,
			"GTM_ATOM4_CH1_IRQ_MODE"			 => GTM_ATOM4_CH1_IRQ_MODE,
			"GTM_TIM0_CH0_FLT_RE"			 => GTM_TIM0_CH0_FLT_RE,
			"GTM_ATOM4_CH2_RDADDR"			 => GTM_ATOM4_CH2_RDADDR,
			"GTM_ATOM4_CH2_CTRL"			 => GTM_ATOM4_CH2_CTRL,
			"GTM_ATOM4_CH2_SOMB"			 => GTM_ATOM4_CH2_SOMB,
			"GTM_ATOM4_CH2_SOMC"			 => GTM_ATOM4_CH2_SOMC,
			"GTM_ATOM4_CH2_SOMI"			 => GTM_ATOM4_CH2_SOMI,
			"GTM_ATOM4_CH2_SOMP"			 => GTM_ATOM4_CH2_SOMP,
			"GTM_ATOM4_CH2_SOMS"			 => GTM_ATOM4_CH2_SOMS,
			"GTM_ATOM4_CH2_SR0"			 => GTM_ATOM4_CH2_SR0,
			"GTM_ATOM4_CH2_SR1"			 => GTM_ATOM4_CH2_SR1,
			"GTM_ATOM4_CH2_CM0"			 => GTM_ATOM4_CH2_CM0,
			"GTM_TIM0_CH0_FLT_FE"			 => GTM_TIM0_CH0_FLT_FE,
			"GTM_ATOM4_CH2_CM1"			 => GTM_ATOM4_CH2_CM1,
			"GTM_ATOM4_CH2_CN0"			 => GTM_ATOM4_CH2_CN0,
			"GTM_ATOM4_CH2_STAT"			 => GTM_ATOM4_CH2_STAT,
			"GTM_ATOM4_CH2_IRQ_NOTIFY"			 => GTM_ATOM4_CH2_IRQ_NOTIFY,
			"GTM_ATOM4_CH2_IRQ_EN"			 => GTM_ATOM4_CH2_IRQ_EN,
			"GTM_ATOM4_CH2_IRQ_FORCINT"			 => GTM_ATOM4_CH2_IRQ_FORCINT,
			"GTM_ATOM4_CH2_IRQ_MODE"			 => GTM_ATOM4_CH2_IRQ_MODE,
			"GTM_ATOM4_CH3_RDADDR"			 => GTM_ATOM4_CH3_RDADDR,
			"GTM_ATOM4_CH3_CTRL"			 => GTM_ATOM4_CH3_CTRL,
			"GTM_ATOM4_CH3_SOMB"			 => GTM_ATOM4_CH3_SOMB,
			"GTM_TIM0_CH0_CTRL"			 => GTM_TIM0_CH0_CTRL,
			"GTM_ATOM4_CH3_SOMC"			 => GTM_ATOM4_CH3_SOMC,
			"GTM_ATOM4_CH3_SOMI"			 => GTM_ATOM4_CH3_SOMI,
			"GTM_ATOM4_CH3_SOMP"			 => GTM_ATOM4_CH3_SOMP,
			"GTM_ATOM4_CH3_SOMS"			 => GTM_ATOM4_CH3_SOMS,
			"GTM_ATOM4_CH3_SR0"			 => GTM_ATOM4_CH3_SR0,
			"GTM_ATOM4_CH3_SR1"			 => GTM_ATOM4_CH3_SR1,
			"GTM_ATOM4_CH3_CM0"			 => GTM_ATOM4_CH3_CM0,
			"GTM_ATOM4_CH3_CM1"			 => GTM_ATOM4_CH3_CM1,
			"GTM_ATOM4_CH3_CN0"			 => GTM_ATOM4_CH3_CN0,
			"GTM_ATOM4_CH3_STAT"			 => GTM_ATOM4_CH3_STAT,
			"GTM_TIM0_CH0_ECTRL"			 => GTM_TIM0_CH0_ECTRL,
			"GTM_ATOM4_CH3_IRQ_NOTIFY"			 => GTM_ATOM4_CH3_IRQ_NOTIFY,
			"GTM_ATOM4_CH3_IRQ_EN"			 => GTM_ATOM4_CH3_IRQ_EN,
			"GTM_ATOM4_CH3_IRQ_FORCINT"			 => GTM_ATOM4_CH3_IRQ_FORCINT,
			"GTM_ATOM4_CH3_IRQ_MODE"			 => GTM_ATOM4_CH3_IRQ_MODE,
			"GTM_ATOM4_CH4_RDADDR"			 => GTM_ATOM4_CH4_RDADDR,
			"GTM_ATOM4_CH4_CTRL"			 => GTM_ATOM4_CH4_CTRL,
			"GTM_ATOM4_CH4_SOMB"			 => GTM_ATOM4_CH4_SOMB,
			"GTM_ATOM4_CH4_SOMC"			 => GTM_ATOM4_CH4_SOMC,
			"GTM_ATOM4_CH4_SOMI"			 => GTM_ATOM4_CH4_SOMI,
			"GTM_ATOM4_CH4_SOMP"			 => GTM_ATOM4_CH4_SOMP,
			"GTM_TIM0_CH0_IRQ_NOTIFY"			 => GTM_TIM0_CH0_IRQ_NOTIFY,
			"GTM_ATOM4_CH4_SOMS"			 => GTM_ATOM4_CH4_SOMS,
			"GTM_ATOM4_CH4_SR0"			 => GTM_ATOM4_CH4_SR0,
			"GTM_ATOM4_CH4_SR1"			 => GTM_ATOM4_CH4_SR1,
			"GTM_ATOM4_CH4_CM0"			 => GTM_ATOM4_CH4_CM0,
			"GTM_ATOM4_CH4_CM1"			 => GTM_ATOM4_CH4_CM1,
			"GTM_ATOM4_CH4_CN0"			 => GTM_ATOM4_CH4_CN0,
			"GTM_ATOM4_CH4_STAT"			 => GTM_ATOM4_CH4_STAT,
			"GTM_ATOM4_CH4_IRQ_NOTIFY"			 => GTM_ATOM4_CH4_IRQ_NOTIFY,
			"GTM_ATOM4_CH4_IRQ_EN"			 => GTM_ATOM4_CH4_IRQ_EN,
			"GTM_ATOM4_CH4_IRQ_FORCINT"			 => GTM_ATOM4_CH4_IRQ_FORCINT,
			"GTM_TIM0_CH0_IRQ_EN"			 => GTM_TIM0_CH0_IRQ_EN,
			"GTM_CTRL"				 => GTM_CTRL,
			"GTM_ATOM4_CH4_IRQ_MODE"			 => GTM_ATOM4_CH4_IRQ_MODE,
			"GTM_ATOM4_CH5_RDADDR"			 => GTM_ATOM4_CH5_RDADDR,
			"GTM_ATOM4_CH5_CTRL"			 => GTM_ATOM4_CH5_CTRL,
			"GTM_ATOM4_CH5_SOMB"			 => GTM_ATOM4_CH5_SOMB,
			"GTM_ATOM4_CH5_SOMC"			 => GTM_ATOM4_CH5_SOMC,
			"GTM_ATOM4_CH5_SOMI"			 => GTM_ATOM4_CH5_SOMI,
			"GTM_ATOM4_CH5_SOMP"			 => GTM_ATOM4_CH5_SOMP,
			"GTM_ATOM4_CH5_SOMS"			 => GTM_ATOM4_CH5_SOMS,
			"GTM_ATOM4_CH5_SR0"			 => GTM_ATOM4_CH5_SR0,
			"GTM_ATOM4_CH5_SR1"			 => GTM_ATOM4_CH5_SR1,
			"GTM_TIM0_CH0_IRQ_FORCINT"			 => GTM_TIM0_CH0_IRQ_FORCINT,
			"GTM_ATOM4_CH5_CM0"			 => GTM_ATOM4_CH5_CM0,
			"GTM_ATOM4_CH5_CM1"			 => GTM_ATOM4_CH5_CM1,
			"GTM_ATOM4_CH5_CN0"			 => GTM_ATOM4_CH5_CN0,
			"GTM_ATOM4_CH5_STAT"			 => GTM_ATOM4_CH5_STAT,
			"GTM_ATOM4_CH5_IRQ_NOTIFY"			 => GTM_ATOM4_CH5_IRQ_NOTIFY,
			"GTM_ATOM4_CH5_IRQ_EN"			 => GTM_ATOM4_CH5_IRQ_EN,
			"GTM_ATOM4_CH5_IRQ_FORCINT"			 => GTM_ATOM4_CH5_IRQ_FORCINT,
			"GTM_ATOM4_CH5_IRQ_MODE"			 => GTM_ATOM4_CH5_IRQ_MODE,
			"GTM_ATOM4_CH6_RDADDR"			 => GTM_ATOM4_CH6_RDADDR,
			"GTM_ATOM4_CH6_CTRL"			 => GTM_ATOM4_CH6_CTRL,
			"GTM_TIM0_CH0_IRQ_MODE"			 => GTM_TIM0_CH0_IRQ_MODE,
			"GTM_ATOM4_CH6_SOMB"			 => GTM_ATOM4_CH6_SOMB,
			"GTM_ATOM4_CH6_SOMC"			 => GTM_ATOM4_CH6_SOMC,
			"GTM_ATOM4_CH6_SOMI"			 => GTM_ATOM4_CH6_SOMI,
			"GTM_ATOM4_CH6_SOMP"			 => GTM_ATOM4_CH6_SOMP,
			"GTM_ATOM4_CH6_SOMS"			 => GTM_ATOM4_CH6_SOMS,
			"GTM_ATOM4_CH6_SR0"			 => GTM_ATOM4_CH6_SR0,
			"GTM_ATOM4_CH6_SR1"			 => GTM_ATOM4_CH6_SR1,
			"GTM_ATOM4_CH6_CM0"			 => GTM_ATOM4_CH6_CM0,
			"GTM_ATOM4_CH6_CM1"			 => GTM_ATOM4_CH6_CM1,
			"GTM_ATOM4_CH6_CN0"			 => GTM_ATOM4_CH6_CN0,
			"GTM_TIM0_CH0_EIRQ_EN"			 => GTM_TIM0_CH0_EIRQ_EN,
			"GTM_ATOM4_CH6_STAT"			 => GTM_ATOM4_CH6_STAT,
			"GTM_ATOM4_CH6_IRQ_NOTIFY"			 => GTM_ATOM4_CH6_IRQ_NOTIFY,
			"GTM_ATOM4_CH6_IRQ_EN"			 => GTM_ATOM4_CH6_IRQ_EN,
			"GTM_ATOM4_CH6_IRQ_FORCINT"			 => GTM_ATOM4_CH6_IRQ_FORCINT,
			"GTM_ATOM4_CH6_IRQ_MODE"			 => GTM_ATOM4_CH6_IRQ_MODE,
			"GTM_ATOM4_CH7_RDADDR"			 => GTM_ATOM4_CH7_RDADDR,
			"GTM_ATOM4_CH7_CTRL"			 => GTM_ATOM4_CH7_CTRL,
			"GTM_ATOM4_CH7_SOMB"			 => GTM_ATOM4_CH7_SOMB,
			"GTM_ATOM4_CH7_SOMC"			 => GTM_ATOM4_CH7_SOMC,
			"GTM_ATOM4_CH7_SOMI"			 => GTM_ATOM4_CH7_SOMI,
			"GTM_TIM0_INP_VAL"			 => GTM_TIM0_INP_VAL,
			"GTM_ATOM4_CH7_SOMP"			 => GTM_ATOM4_CH7_SOMP,
			"GTM_ATOM4_CH7_SOMS"			 => GTM_ATOM4_CH7_SOMS,
			"GTM_ATOM4_CH7_SR0"			 => GTM_ATOM4_CH7_SR0,
			"GTM_ATOM4_CH7_SR1"			 => GTM_ATOM4_CH7_SR1,
			"GTM_ATOM4_CH7_CM0"			 => GTM_ATOM4_CH7_CM0,
			"GTM_ATOM4_CH7_CM1"			 => GTM_ATOM4_CH7_CM1,
			"GTM_ATOM4_CH7_CN0"			 => GTM_ATOM4_CH7_CN0,
			"GTM_ATOM4_CH7_STAT"			 => GTM_ATOM4_CH7_STAT,
			"GTM_ATOM4_CH7_IRQ_NOTIFY"			 => GTM_ATOM4_CH7_IRQ_NOTIFY,
			"GTM_ATOM4_CH7_IRQ_EN"			 => GTM_ATOM4_CH7_IRQ_EN,
			"GTM_TIM0_IN_SRC"			 => GTM_TIM0_IN_SRC,
			"GTM_ATOM4_CH7_IRQ_FORCINT"			 => GTM_ATOM4_CH7_IRQ_FORCINT,
			"GTM_ATOM4_CH7_IRQ_MODE"			 => GTM_ATOM4_CH7_IRQ_MODE,
			"GTM_ATOM5_CH0_RDADDR"			 => GTM_ATOM5_CH0_RDADDR,
			"GTM_ATOM5_CH0_CTRL"			 => GTM_ATOM5_CH0_CTRL,
			"GTM_ATOM5_CH0_SOMB"			 => GTM_ATOM5_CH0_SOMB,
			"GTM_ATOM5_CH0_SOMC"			 => GTM_ATOM5_CH0_SOMC,
			"GTM_ATOM5_CH0_SOMI"			 => GTM_ATOM5_CH0_SOMI,
			"GTM_ATOM5_CH0_SOMP"			 => GTM_ATOM5_CH0_SOMP,
			"GTM_ATOM5_CH0_SOMS"			 => GTM_ATOM5_CH0_SOMS,
			"GTM_ATOM5_CH0_SR0"			 => GTM_ATOM5_CH0_SR0,
			"GTM_TIM0_RST"			 => GTM_TIM0_RST,
			"GTM_ATOM5_CH0_SR1"			 => GTM_ATOM5_CH0_SR1,
			"GTM_ATOM5_CH0_CM0"			 => GTM_ATOM5_CH0_CM0,
			"GTM_ATOM5_CH0_CM1"			 => GTM_ATOM5_CH0_CM1,
			"GTM_ATOM5_CH0_CN0"			 => GTM_ATOM5_CH0_CN0,
			"GTM_ATOM5_CH0_STAT"			 => GTM_ATOM5_CH0_STAT,
			"GTM_ATOM5_CH0_IRQ_NOTIFY"			 => GTM_ATOM5_CH0_IRQ_NOTIFY,
			"GTM_ATOM5_CH0_IRQ_EN"			 => GTM_ATOM5_CH0_IRQ_EN,
			"GTM_ATOM5_CH0_IRQ_FORCINT"			 => GTM_ATOM5_CH0_IRQ_FORCINT,
			"GTM_ATOM5_CH0_IRQ_MODE"			 => GTM_ATOM5_CH0_IRQ_MODE,
			"GTM_ATOM5_AGC_GLB_CTRL"			 => GTM_ATOM5_AGC_GLB_CTRL,
			"GTM_TIM0_CH1_GPR0"			 => GTM_TIM0_CH1_GPR0,
			"GTM_ATOM5_AGC_ENDIS_CTRL"			 => GTM_ATOM5_AGC_ENDIS_CTRL,
			"GTM_ATOM5_AGC_ENDIS_STAT"			 => GTM_ATOM5_AGC_ENDIS_STAT,
			"GTM_ATOM5_AGC_ACT_TB"			 => GTM_ATOM5_AGC_ACT_TB,
			"GTM_ATOM5_AGC_OUTEN_CTRL"			 => GTM_ATOM5_AGC_OUTEN_CTRL,
			"GTM_ATOM5_AGC_OUTEN_STAT"			 => GTM_ATOM5_AGC_OUTEN_STAT,
			"GTM_ATOM5_AGC_FUPD_CTRL"			 => GTM_ATOM5_AGC_FUPD_CTRL,
			"GTM_ATOM5_AGC_INT_TRIG"			 => GTM_ATOM5_AGC_INT_TRIG,
			"GTM_ATOM5_CH1_RDADDR"			 => GTM_ATOM5_CH1_RDADDR,
			"GTM_ATOM5_CH1_CTRL"			 => GTM_ATOM5_CH1_CTRL,
			"GTM_ATOM5_CH1_SOMB"			 => GTM_ATOM5_CH1_SOMB,
			"GTM_TIM0_CH1_GPR1"			 => GTM_TIM0_CH1_GPR1,
			"GTM_ATOM5_CH1_SOMC"			 => GTM_ATOM5_CH1_SOMC,
			"GTM_ATOM5_CH1_SOMI"			 => GTM_ATOM5_CH1_SOMI,
			"GTM_ATOM5_CH1_SOMP"			 => GTM_ATOM5_CH1_SOMP,
			"GTM_ATOM5_CH1_SOMS"			 => GTM_ATOM5_CH1_SOMS,
			"GTM_ATOM5_CH1_SR0"			 => GTM_ATOM5_CH1_SR0,
			"GTM_ATOM5_CH1_SR1"			 => GTM_ATOM5_CH1_SR1,
			"GTM_ATOM5_CH1_CM0"			 => GTM_ATOM5_CH1_CM0,
			"GTM_ATOM5_CH1_CM1"			 => GTM_ATOM5_CH1_CM1,
			"GTM_ATOM5_CH1_CN0"			 => GTM_ATOM5_CH1_CN0,
			"GTM_ATOM5_CH1_STAT"			 => GTM_ATOM5_CH1_STAT,
			"GTM_TIM0_CH1_CNT"			 => GTM_TIM0_CH1_CNT,
			"GTM_ATOM5_CH1_IRQ_NOTIFY"			 => GTM_ATOM5_CH1_IRQ_NOTIFY,
			"GTM_ATOM5_CH1_IRQ_EN"			 => GTM_ATOM5_CH1_IRQ_EN,
			"GTM_ATOM5_CH1_IRQ_FORCINT"			 => GTM_ATOM5_CH1_IRQ_FORCINT,
			"GTM_ATOM5_CH1_IRQ_MODE"			 => GTM_ATOM5_CH1_IRQ_MODE,
			"GTM_ATOM5_CH2_RDADDR"			 => GTM_ATOM5_CH2_RDADDR,
			"GTM_ATOM5_CH2_CTRL"			 => GTM_ATOM5_CH2_CTRL,
			"GTM_ATOM5_CH2_SOMB"			 => GTM_ATOM5_CH2_SOMB,
			"GTM_ATOM5_CH2_SOMC"			 => GTM_ATOM5_CH2_SOMC,
			"GTM_ATOM5_CH2_SOMI"			 => GTM_ATOM5_CH2_SOMI,
			"GTM_ATOM5_CH2_SOMP"			 => GTM_ATOM5_CH2_SOMP,
			"GTM_TIM0_CH1_ECNT"			 => GTM_TIM0_CH1_ECNT,
			"GTM_AEI_ADDR_XPT"			 => GTM_AEI_ADDR_XPT,
			"GTM_ATOM5_CH2_SOMS"			 => GTM_ATOM5_CH2_SOMS,
			"GTM_ATOM5_CH2_SR0"			 => GTM_ATOM5_CH2_SR0,
			"GTM_ATOM5_CH2_SR1"			 => GTM_ATOM5_CH2_SR1,
			"GTM_ATOM5_CH2_CM0"			 => GTM_ATOM5_CH2_CM0,
			"GTM_ATOM5_CH2_CM1"			 => GTM_ATOM5_CH2_CM1,
			"GTM_ATOM5_CH2_CN0"			 => GTM_ATOM5_CH2_CN0,
			"GTM_ATOM5_CH2_STAT"			 => GTM_ATOM5_CH2_STAT,
			"GTM_ATOM5_CH2_IRQ_NOTIFY"			 => GTM_ATOM5_CH2_IRQ_NOTIFY,
			"GTM_ATOM5_CH2_IRQ_EN"			 => GTM_ATOM5_CH2_IRQ_EN,
			"GTM_ATOM5_CH2_IRQ_FORCINT"			 => GTM_ATOM5_CH2_IRQ_FORCINT,
			"GTM_TIM0_CH1_CNTS"			 => GTM_TIM0_CH1_CNTS,
			"GTM_ATOM5_CH2_IRQ_MODE"			 => GTM_ATOM5_CH2_IRQ_MODE,
			"GTM_ATOM5_CH3_RDADDR"			 => GTM_ATOM5_CH3_RDADDR,
			"GTM_ATOM5_CH3_CTRL"			 => GTM_ATOM5_CH3_CTRL,
			"GTM_ATOM5_CH3_SOMB"			 => GTM_ATOM5_CH3_SOMB,
			"GTM_ATOM5_CH3_SOMC"			 => GTM_ATOM5_CH3_SOMC,
			"GTM_ATOM5_CH3_SOMI"			 => GTM_ATOM5_CH3_SOMI,
			"GTM_ATOM5_CH3_SOMP"			 => GTM_ATOM5_CH3_SOMP,
			"GTM_ATOM5_CH3_SOMS"			 => GTM_ATOM5_CH3_SOMS,
			"GTM_ATOM5_CH3_SR0"			 => GTM_ATOM5_CH3_SR0,
			"GTM_ATOM5_CH3_SR1"			 => GTM_ATOM5_CH3_SR1,
			"GTM_TIM0_CH1_TDUC"			 => GTM_TIM0_CH1_TDUC,
			"GTM_ATOM5_CH3_CM0"			 => GTM_ATOM5_CH3_CM0,
			"GTM_ATOM5_CH3_CM1"			 => GTM_ATOM5_CH3_CM1,
			"GTM_ATOM5_CH3_CN0"			 => GTM_ATOM5_CH3_CN0,
			"GTM_ATOM5_CH3_STAT"			 => GTM_ATOM5_CH3_STAT,
			"GTM_ATOM5_CH3_IRQ_NOTIFY"			 => GTM_ATOM5_CH3_IRQ_NOTIFY,
			"GTM_ATOM5_CH3_IRQ_EN"			 => GTM_ATOM5_CH3_IRQ_EN,
			"GTM_ATOM5_CH3_IRQ_FORCINT"			 => GTM_ATOM5_CH3_IRQ_FORCINT,
			"GTM_ATOM5_CH3_IRQ_MODE"			 => GTM_ATOM5_CH3_IRQ_MODE,
			"GTM_ATOM5_CH4_RDADDR"			 => GTM_ATOM5_CH4_RDADDR,
			"GTM_ATOM5_CH4_CTRL"			 => GTM_ATOM5_CH4_CTRL,
			"GTM_TIM0_CH1_TDUV"			 => GTM_TIM0_CH1_TDUV,
			"GTM_ATOM5_CH4_SOMB"			 => GTM_ATOM5_CH4_SOMB,
			"GTM_ATOM5_CH4_SOMC"			 => GTM_ATOM5_CH4_SOMC,
			"GTM_ATOM5_CH4_SOMI"			 => GTM_ATOM5_CH4_SOMI,
			"GTM_ATOM5_CH4_SOMP"			 => GTM_ATOM5_CH4_SOMP,
			"GTM_ATOM5_CH4_SOMS"			 => GTM_ATOM5_CH4_SOMS,
			"GTM_ATOM5_CH4_SR0"			 => GTM_ATOM5_CH4_SR0,
			"GTM_ATOM5_CH4_SR1"			 => GTM_ATOM5_CH4_SR1,
			"GTM_ATOM5_CH4_CM0"			 => GTM_ATOM5_CH4_CM0,
			"GTM_ATOM5_CH4_CM1"			 => GTM_ATOM5_CH4_CM1,
			"GTM_ATOM5_CH4_CN0"			 => GTM_ATOM5_CH4_CN0,
			"GTM_TIM0_CH1_FLT_RE"			 => GTM_TIM0_CH1_FLT_RE,
			"GTM_ATOM5_CH4_STAT"			 => GTM_ATOM5_CH4_STAT,
			"GTM_ATOM5_CH4_IRQ_NOTIFY"			 => GTM_ATOM5_CH4_IRQ_NOTIFY,
			"GTM_ATOM5_CH4_IRQ_EN"			 => GTM_ATOM5_CH4_IRQ_EN,
			"GTM_ATOM5_CH4_IRQ_FORCINT"			 => GTM_ATOM5_CH4_IRQ_FORCINT,
			"GTM_ATOM5_CH4_IRQ_MODE"			 => GTM_ATOM5_CH4_IRQ_MODE,
			"GTM_ATOM5_CH5_RDADDR"			 => GTM_ATOM5_CH5_RDADDR,
			"GTM_ATOM5_CH5_CTRL"			 => GTM_ATOM5_CH5_CTRL,
			"GTM_ATOM5_CH5_SOMB"			 => GTM_ATOM5_CH5_SOMB,
			"GTM_ATOM5_CH5_SOMC"			 => GTM_ATOM5_CH5_SOMC,
			"GTM_ATOM5_CH5_SOMI"			 => GTM_ATOM5_CH5_SOMI,
			"GTM_TIM0_CH1_FLT_FE"			 => GTM_TIM0_CH1_FLT_FE,
			"GTM_ATOM5_CH5_SOMP"			 => GTM_ATOM5_CH5_SOMP,
			"GTM_ATOM5_CH5_SOMS"			 => GTM_ATOM5_CH5_SOMS,
			"GTM_ATOM5_CH5_SR0"			 => GTM_ATOM5_CH5_SR0,
			"GTM_ATOM5_CH5_SR1"			 => GTM_ATOM5_CH5_SR1,
			"GTM_ATOM5_CH5_CM0"			 => GTM_ATOM5_CH5_CM0,
			"GTM_ATOM5_CH5_CM1"			 => GTM_ATOM5_CH5_CM1,
			"GTM_ATOM5_CH5_CN0"			 => GTM_ATOM5_CH5_CN0,
			"GTM_ATOM5_CH5_STAT"			 => GTM_ATOM5_CH5_STAT,
			"GTM_ATOM5_CH5_IRQ_NOTIFY"			 => GTM_ATOM5_CH5_IRQ_NOTIFY,
			"GTM_ATOM5_CH5_IRQ_EN"			 => GTM_ATOM5_CH5_IRQ_EN,
			"GTM_TIM0_CH1_CTRL"			 => GTM_TIM0_CH1_CTRL,
			"GTM_ATOM5_CH5_IRQ_FORCINT"			 => GTM_ATOM5_CH5_IRQ_FORCINT,
			"GTM_ATOM5_CH5_IRQ_MODE"			 => GTM_ATOM5_CH5_IRQ_MODE,
			"GTM_ATOM5_CH6_RDADDR"			 => GTM_ATOM5_CH6_RDADDR,
			"GTM_ATOM5_CH6_CTRL"			 => GTM_ATOM5_CH6_CTRL,
			"GTM_ATOM5_CH6_SOMB"			 => GTM_ATOM5_CH6_SOMB,
			"GTM_ATOM5_CH6_SOMC"			 => GTM_ATOM5_CH6_SOMC,
			"GTM_ATOM5_CH6_SOMI"			 => GTM_ATOM5_CH6_SOMI,
			"GTM_ATOM5_CH6_SOMP"			 => GTM_ATOM5_CH6_SOMP,
			"GTM_ATOM5_CH6_SOMS"			 => GTM_ATOM5_CH6_SOMS,
			"GTM_ATOM5_CH6_SR0"			 => GTM_ATOM5_CH6_SR0,
			"GTM_TIM0_CH1_ECTRL"			 => GTM_TIM0_CH1_ECTRL,
			"GTM_ATOM5_CH6_SR1"			 => GTM_ATOM5_CH6_SR1,
			"GTM_ATOM5_CH6_CM0"			 => GTM_ATOM5_CH6_CM0,
			"GTM_ATOM5_CH6_CM1"			 => GTM_ATOM5_CH6_CM1,
			"GTM_ATOM5_CH6_CN0"			 => GTM_ATOM5_CH6_CN0,
			"GTM_ATOM5_CH6_STAT"			 => GTM_ATOM5_CH6_STAT,
			"GTM_ATOM5_CH6_IRQ_NOTIFY"			 => GTM_ATOM5_CH6_IRQ_NOTIFY,
			"GTM_ATOM5_CH6_IRQ_EN"			 => GTM_ATOM5_CH6_IRQ_EN,
			"GTM_ATOM5_CH6_IRQ_FORCINT"			 => GTM_ATOM5_CH6_IRQ_FORCINT,
			"GTM_ATOM5_CH6_IRQ_MODE"			 => GTM_ATOM5_CH6_IRQ_MODE,
			"GTM_ATOM5_CH7_RDADDR"			 => GTM_ATOM5_CH7_RDADDR,
			"GTM_TIM0_CH1_IRQ_NOTIFY"			 => GTM_TIM0_CH1_IRQ_NOTIFY,
			"GTM_ATOM5_CH7_CTRL"			 => GTM_ATOM5_CH7_CTRL,
			"GTM_ATOM5_CH7_SOMB"			 => GTM_ATOM5_CH7_SOMB,
			"GTM_ATOM5_CH7_SOMC"			 => GTM_ATOM5_CH7_SOMC,
			"GTM_ATOM5_CH7_SOMI"			 => GTM_ATOM5_CH7_SOMI,
			"GTM_ATOM5_CH7_SOMP"			 => GTM_ATOM5_CH7_SOMP,
			"GTM_ATOM5_CH7_SOMS"			 => GTM_ATOM5_CH7_SOMS,
			"GTM_ATOM5_CH7_SR0"			 => GTM_ATOM5_CH7_SR0,
			"GTM_ATOM5_CH7_SR1"			 => GTM_ATOM5_CH7_SR1,
			"GTM_ATOM5_CH7_CM0"			 => GTM_ATOM5_CH7_CM0,
			"GTM_ATOM5_CH7_CM1"			 => GTM_ATOM5_CH7_CM1,
			"GTM_TIM0_CH1_IRQ_EN"			 => GTM_TIM0_CH1_IRQ_EN,
			"GTM_ATOM5_CH7_CN0"			 => GTM_ATOM5_CH7_CN0,
			"GTM_ATOM5_CH7_STAT"			 => GTM_ATOM5_CH7_STAT,
			"GTM_ATOM5_CH7_IRQ_NOTIFY"			 => GTM_ATOM5_CH7_IRQ_NOTIFY,
			"GTM_ATOM5_CH7_IRQ_EN"			 => GTM_ATOM5_CH7_IRQ_EN,
			"GTM_ATOM5_CH7_IRQ_FORCINT"			 => GTM_ATOM5_CH7_IRQ_FORCINT,
			"GTM_ATOM5_CH7_IRQ_MODE"			 => GTM_ATOM5_CH7_IRQ_MODE,
			"GTM_MCS0_CH0_R0"			 => GTM_MCS0_CH0_R0,
			"GTM_MCS0_CH0_R1"			 => GTM_MCS0_CH0_R1,
			"GTM_MCS0_CH0_R2"			 => GTM_MCS0_CH0_R2,
			"GTM_MCS0_CH0_R3"			 => GTM_MCS0_CH0_R3,
			"GTM_TIM0_CH1_IRQ_FORCINT"			 => GTM_TIM0_CH1_IRQ_FORCINT,
			"GTM_IRQ_NOTIFY"			 => GTM_IRQ_NOTIFY,
			"GTM_MCS0_CH0_R4"			 => GTM_MCS0_CH0_R4,
			"GTM_MCS0_CH0_R5"			 => GTM_MCS0_CH0_R5,
			"GTM_MCS0_CH0_R6"			 => GTM_MCS0_CH0_R6,
			"GTM_MCS0_CH0_R7"			 => GTM_MCS0_CH0_R7,
			"GTM_MCS0_CH0_CTRL"			 => GTM_MCS0_CH0_CTRL,
			"GTM_MCS0_CH0_ACB"			 => GTM_MCS0_CH0_ACB,
			"GTM_MCS0_CH0_CTRG"			 => GTM_MCS0_CH0_CTRG,
			"GTM_MCS0_CH0_STRG"			 => GTM_MCS0_CH0_STRG,
			"GTM_TIM0_CH1_IRQ_MODE"			 => GTM_TIM0_CH1_IRQ_MODE,
			"GTM_MCS0_CH0_MHB"			 => GTM_MCS0_CH0_MHB,
			"GTM_MCS0_CH0_PC"			 => GTM_MCS0_CH0_PC,
			"GTM_MCS0_CH0_IRQ_NOTIFY"			 => GTM_MCS0_CH0_IRQ_NOTIFY,
			"GTM_MCS0_CH0_IRQ_EN"			 => GTM_MCS0_CH0_IRQ_EN,
			"GTM_MCS0_CH0_IRQ_FORCINT"			 => GTM_MCS0_CH0_IRQ_FORCINT,
			"GTM_MCS0_CH0_IRQ_MODE"			 => GTM_MCS0_CH0_IRQ_MODE,
			"GTM_MCS0_CH0_EIRQ_EN"			 => GTM_MCS0_CH0_EIRQ_EN,
			"GTM_MCS0_REG_PROT"			 => GTM_MCS0_REG_PROT,
			"GTM_MCS0_CTRL_STAT"			 => GTM_MCS0_CTRL_STAT,
			"GTM_TIM0_CH1_EIRQ_EN"			 => GTM_TIM0_CH1_EIRQ_EN,
			"GTM_MCS0_RESET"			 => GTM_MCS0_RESET,
			"GTM_MCS0_CAT"			 => GTM_MCS0_CAT,
			"GTM_MCS0_CWT"			 => GTM_MCS0_CWT,
			"GTM_MCS0_ERR"			 => GTM_MCS0_ERR,
			"GTM_MCS0_CH1_R0"			 => GTM_MCS0_CH1_R0,
			"GTM_MCS0_CH1_R1"			 => GTM_MCS0_CH1_R1,
			"GTM_MCS0_CH1_R2"			 => GTM_MCS0_CH1_R2,
			"GTM_MCS0_CH1_R3"			 => GTM_MCS0_CH1_R3,
			"GTM_MCS0_CH1_R4"			 => GTM_MCS0_CH1_R4,
			"GTM_MCS0_CH1_R5"			 => GTM_MCS0_CH1_R5,
			"GTM_TIM0_CH2_GPR0"			 => GTM_TIM0_CH2_GPR0,
			"GTM_MCS0_CH1_R6"			 => GTM_MCS0_CH1_R6,
			"GTM_MCS0_CH1_R7"			 => GTM_MCS0_CH1_R7,
			"GTM_MCS0_CH1_CTRL"			 => GTM_MCS0_CH1_CTRL,
			"GTM_MCS0_CH1_ACB"			 => GTM_MCS0_CH1_ACB,
			"GTM_MCS0_CH1_MHB"			 => GTM_MCS0_CH1_MHB,
			"GTM_MCS0_CH1_PC"			 => GTM_MCS0_CH1_PC,
			"GTM_MCS0_CH1_IRQ_NOTIFY"			 => GTM_MCS0_CH1_IRQ_NOTIFY,
			"GTM_MCS0_CH1_IRQ_EN"			 => GTM_MCS0_CH1_IRQ_EN,
			"GTM_MCS0_CH1_IRQ_FORCINT"			 => GTM_MCS0_CH1_IRQ_FORCINT,
			"GTM_MCS0_CH1_IRQ_MODE"			 => GTM_MCS0_CH1_IRQ_MODE,
			"GTM_TIM0_CH2_GPR1"			 => GTM_TIM0_CH2_GPR1,
			"GTM_MCS0_CH1_EIRQ_EN"			 => GTM_MCS0_CH1_EIRQ_EN,
			"GTM_MCS0_CH2_R0"			 => GTM_MCS0_CH2_R0,
			"GTM_MCS0_CH2_R1"			 => GTM_MCS0_CH2_R1,
			"GTM_MCS0_CH2_R2"			 => GTM_MCS0_CH2_R2,
			"GTM_MCS0_CH2_R3"			 => GTM_MCS0_CH2_R3,
			"GTM_MCS0_CH2_R4"			 => GTM_MCS0_CH2_R4,
			"GTM_MCS0_CH2_R5"			 => GTM_MCS0_CH2_R5,
			"GTM_MCS0_CH2_R6"			 => GTM_MCS0_CH2_R6,
			"GTM_MCS0_CH2_R7"			 => GTM_MCS0_CH2_R7,
			"GTM_MCS0_CH2_CTRL"			 => GTM_MCS0_CH2_CTRL,
			"GTM_TIM0_CH2_CNT"			 => GTM_TIM0_CH2_CNT,
			"GTM_MCS0_CH2_ACB"			 => GTM_MCS0_CH2_ACB,
			"GTM_MCS0_CH2_MHB"			 => GTM_MCS0_CH2_MHB,
			"GTM_MCS0_CH2_PC"			 => GTM_MCS0_CH2_PC,
			"GTM_MCS0_CH2_IRQ_NOTIFY"			 => GTM_MCS0_CH2_IRQ_NOTIFY,
			"GTM_MCS0_CH2_IRQ_EN"			 => GTM_MCS0_CH2_IRQ_EN,
			"GTM_MCS0_CH2_IRQ_FORCINT"			 => GTM_MCS0_CH2_IRQ_FORCINT,
			"GTM_MCS0_CH2_IRQ_MODE"			 => GTM_MCS0_CH2_IRQ_MODE,
			"GTM_MCS0_CH2_EIRQ_EN"			 => GTM_MCS0_CH2_EIRQ_EN,
			"GTM_MCS0_CH3_R0"			 => GTM_MCS0_CH3_R0,
			"GTM_MCS0_CH3_R1"			 => GTM_MCS0_CH3_R1,
			"GTM_TIM0_CH2_ECNT"			 => GTM_TIM0_CH2_ECNT,
			"GTM_MCS0_CH3_R2"			 => GTM_MCS0_CH3_R2,
			"GTM_MCS0_CH3_R3"			 => GTM_MCS0_CH3_R3,
			"GTM_MCS0_CH3_R4"			 => GTM_MCS0_CH3_R4,
			"GTM_MCS0_CH3_R5"			 => GTM_MCS0_CH3_R5,
			"GTM_MCS0_CH3_R6"			 => GTM_MCS0_CH3_R6,
			"GTM_MCS0_CH3_R7"			 => GTM_MCS0_CH3_R7,
			"GTM_MCS0_CH3_CTRL"			 => GTM_MCS0_CH3_CTRL,
			"GTM_MCS0_CH3_ACB"			 => GTM_MCS0_CH3_ACB,
			"GTM_MCS0_CH3_MHB"			 => GTM_MCS0_CH3_MHB,
			"GTM_MCS0_CH3_PC"			 => GTM_MCS0_CH3_PC,
			"GTM_TIM0_CH2_CNTS"			 => GTM_TIM0_CH2_CNTS,
			"GTM_MCS0_CH3_IRQ_NOTIFY"			 => GTM_MCS0_CH3_IRQ_NOTIFY,
			"GTM_MCS0_CH3_IRQ_EN"			 => GTM_MCS0_CH3_IRQ_EN,
			"GTM_MCS0_CH3_IRQ_FORCINT"			 => GTM_MCS0_CH3_IRQ_FORCINT,
			"GTM_MCS0_CH3_IRQ_MODE"			 => GTM_MCS0_CH3_IRQ_MODE,
			"GTM_MCS0_CH3_EIRQ_EN"			 => GTM_MCS0_CH3_EIRQ_EN,
			"GTM_MCS0_CH4_R0"			 => GTM_MCS0_CH4_R0,
			"GTM_MCS0_CH4_R1"			 => GTM_MCS0_CH4_R1,
			"GTM_MCS0_CH4_R2"			 => GTM_MCS0_CH4_R2,
			"GTM_MCS0_CH4_R3"			 => GTM_MCS0_CH4_R3,
			"GTM_MCS0_CH4_R4"			 => GTM_MCS0_CH4_R4,
			"GTM_TIM0_CH2_TDUC"			 => GTM_TIM0_CH2_TDUC,
			"GTM_MCS0_CH4_R5"			 => GTM_MCS0_CH4_R5,
			"GTM_MCS0_CH4_R6"			 => GTM_MCS0_CH4_R6,
			"GTM_MCS0_CH4_R7"			 => GTM_MCS0_CH4_R7,
			"GTM_MCS0_CH4_CTRL"			 => GTM_MCS0_CH4_CTRL,
			"GTM_MCS0_CH4_ACB"			 => GTM_MCS0_CH4_ACB,
			"GTM_MCS0_CH4_MHB"			 => GTM_MCS0_CH4_MHB,
			"GTM_MCS0_CH4_PC"			 => GTM_MCS0_CH4_PC,
			"GTM_MCS0_CH4_IRQ_NOTIFY"			 => GTM_MCS0_CH4_IRQ_NOTIFY,
			"GTM_MCS0_CH4_IRQ_EN"			 => GTM_MCS0_CH4_IRQ_EN,
			"GTM_MCS0_CH4_IRQ_FORCINT"			 => GTM_MCS0_CH4_IRQ_FORCINT,
			"GTM_TIM0_CH2_TDUV"			 => GTM_TIM0_CH2_TDUV,
			"GTM_MCS0_CH4_IRQ_MODE"			 => GTM_MCS0_CH4_IRQ_MODE,
			"GTM_MCS0_CH4_EIRQ_EN"			 => GTM_MCS0_CH4_EIRQ_EN,
			"GTM_MCS0_CH5_R0"			 => GTM_MCS0_CH5_R0,
			"GTM_MCS0_CH5_R1"			 => GTM_MCS0_CH5_R1,
			"GTM_MCS0_CH5_R2"			 => GTM_MCS0_CH5_R2,
			"GTM_MCS0_CH5_R3"			 => GTM_MCS0_CH5_R3,
			"GTM_MCS0_CH5_R4"			 => GTM_MCS0_CH5_R4,
			"GTM_MCS0_CH5_R5"			 => GTM_MCS0_CH5_R5,
			"GTM_MCS0_CH5_R6"			 => GTM_MCS0_CH5_R6,
			"GTM_MCS0_CH5_R7"			 => GTM_MCS0_CH5_R7,
			"GTM_TIM0_CH2_FLT_RE"			 => GTM_TIM0_CH2_FLT_RE,
			"GTM_IRQ_EN"				 => GTM_IRQ_EN,
			"GTM_MCS0_CH5_CTRL"			 => GTM_MCS0_CH5_CTRL,
			"GTM_MCS0_CH5_ACB"			 => GTM_MCS0_CH5_ACB,
			"GTM_MCS0_CH5_MHB"			 => GTM_MCS0_CH5_MHB,
			"GTM_MCS0_CH5_PC"			 => GTM_MCS0_CH5_PC,
			"GTM_MCS0_CH5_IRQ_NOTIFY"			 => GTM_MCS0_CH5_IRQ_NOTIFY,
			"GTM_MCS0_CH5_IRQ_EN"			 => GTM_MCS0_CH5_IRQ_EN,
			"GTM_MCS0_CH5_IRQ_FORCINT"			 => GTM_MCS0_CH5_IRQ_FORCINT,
			"GTM_MCS0_CH5_IRQ_MODE"			 => GTM_MCS0_CH5_IRQ_MODE,
			"GTM_MCS0_CH5_EIRQ_EN"			 => GTM_MCS0_CH5_EIRQ_EN,
			"GTM_MCS0_CH6_R0"			 => GTM_MCS0_CH6_R0,
			"GTM_TIM0_CH2_FLT_FE"			 => GTM_TIM0_CH2_FLT_FE,
			"GTM_MCS0_CH6_R1"			 => GTM_MCS0_CH6_R1,
			"GTM_MCS0_CH6_R2"			 => GTM_MCS0_CH6_R2,
			"GTM_MCS0_CH6_R3"			 => GTM_MCS0_CH6_R3,
			"GTM_MCS0_CH6_R4"			 => GTM_MCS0_CH6_R4,
			"GTM_MCS0_CH6_R5"			 => GTM_MCS0_CH6_R5,
			"GTM_MCS0_CH6_R6"			 => GTM_MCS0_CH6_R6,
			"GTM_MCS0_CH6_R7"			 => GTM_MCS0_CH6_R7,
			"GTM_MCS0_CH6_CTRL"			 => GTM_MCS0_CH6_CTRL,
			"GTM_MCS0_CH6_ACB"			 => GTM_MCS0_CH6_ACB,
			"GTM_MCS0_CH6_MHB"			 => GTM_MCS0_CH6_MHB,
			"GTM_TIM0_CH2_CTRL"			 => GTM_TIM0_CH2_CTRL,
			"GTM_MCS0_CH6_PC"			 => GTM_MCS0_CH6_PC,
			"GTM_MCS0_CH6_IRQ_NOTIFY"			 => GTM_MCS0_CH6_IRQ_NOTIFY,
			"GTM_MCS0_CH6_IRQ_EN"			 => GTM_MCS0_CH6_IRQ_EN,
			"GTM_MCS0_CH6_IRQ_FORCINT"			 => GTM_MCS0_CH6_IRQ_FORCINT,
			"GTM_MCS0_CH6_IRQ_MODE"			 => GTM_MCS0_CH6_IRQ_MODE,
			"GTM_MCS0_CH6_EIRQ_EN"			 => GTM_MCS0_CH6_EIRQ_EN,
			"GTM_MCS0_CH7_R0"			 => GTM_MCS0_CH7_R0,
			"GTM_MCS0_CH7_R1"			 => GTM_MCS0_CH7_R1,
			"GTM_MCS0_CH7_R2"			 => GTM_MCS0_CH7_R2,
			"GTM_MCS0_CH7_R3"			 => GTM_MCS0_CH7_R3,
			"GTM_TIM0_CH2_ECTRL"			 => GTM_TIM0_CH2_ECTRL,
			"GTM_MCS0_CH7_R4"			 => GTM_MCS0_CH7_R4,
			"GTM_MCS0_CH7_R5"			 => GTM_MCS0_CH7_R5,
			"GTM_MCS0_CH7_R6"			 => GTM_MCS0_CH7_R6,
			"GTM_MCS0_CH7_R7"			 => GTM_MCS0_CH7_R7,
			"GTM_MCS0_CH7_CTRL"			 => GTM_MCS0_CH7_CTRL,
			"GTM_MCS0_CH7_ACB"			 => GTM_MCS0_CH7_ACB,
			"GTM_MCS0_CH7_MHB"			 => GTM_MCS0_CH7_MHB,
			"GTM_MCS0_CH7_PC"			 => GTM_MCS0_CH7_PC,
			"GTM_MCS0_CH7_IRQ_NOTIFY"			 => GTM_MCS0_CH7_IRQ_NOTIFY,
			"GTM_MCS0_CH7_IRQ_EN"			 => GTM_MCS0_CH7_IRQ_EN,
			"GTM_TIM0_CH2_IRQ_NOTIFY"			 => GTM_TIM0_CH2_IRQ_NOTIFY,
			"GTM_MCS0_CH7_IRQ_FORCINT"			 => GTM_MCS0_CH7_IRQ_FORCINT,
			"GTM_MCS0_CH7_IRQ_MODE"			 => GTM_MCS0_CH7_IRQ_MODE,
			"GTM_MCS0_CH7_EIRQ_EN"			 => GTM_MCS0_CH7_EIRQ_EN,
			"GTM_MCS1_CH0_R0"			 => GTM_MCS1_CH0_R0,
			"GTM_MCS1_CH0_R1"			 => GTM_MCS1_CH0_R1,
			"GTM_MCS1_CH0_R2"			 => GTM_MCS1_CH0_R2,
			"GTM_MCS1_CH0_R3"			 => GTM_MCS1_CH0_R3,
			"GTM_MCS1_CH0_R4"			 => GTM_MCS1_CH0_R4,
			"GTM_MCS1_CH0_R5"			 => GTM_MCS1_CH0_R5,
			"GTM_MCS1_CH0_R6"			 => GTM_MCS1_CH0_R6,
			"GTM_TIM0_CH2_IRQ_EN"			 => GTM_TIM0_CH2_IRQ_EN,
			"GTM_MCS1_CH0_R7"			 => GTM_MCS1_CH0_R7,
			"GTM_MCS1_CH0_CTRL"			 => GTM_MCS1_CH0_CTRL,
			"GTM_MCS1_CH0_ACB"			 => GTM_MCS1_CH0_ACB,
			"GTM_MCS1_CH0_CTRG"			 => GTM_MCS1_CH0_CTRG,
			"GTM_MCS1_CH0_STRG"			 => GTM_MCS1_CH0_STRG,
			"GTM_MCS1_CH0_MHB"			 => GTM_MCS1_CH0_MHB,
			"GTM_MCS1_CH0_PC"			 => GTM_MCS1_CH0_PC,
			"GTM_TIM0_CH2_IRQ_FORCINT"			 => GTM_TIM0_CH2_IRQ_FORCINT,
			"GTM_MCS1_CH0_IRQ_NOTIFY"			 => GTM_MCS1_CH0_IRQ_NOTIFY,
			"GTM_MCS1_CH0_IRQ_EN"			 => GTM_MCS1_CH0_IRQ_EN,
			"GTM_MCS1_CH0_IRQ_FORCINT"			 => GTM_MCS1_CH0_IRQ_FORCINT,
			"GTM_MCS1_CH0_IRQ_MODE"			 => GTM_MCS1_CH0_IRQ_MODE,
			"GTM_MCS1_CH0_EIRQ_EN"			 => GTM_MCS1_CH0_EIRQ_EN,
			"GTM_MCS1_REG_PROT"			 => GTM_MCS1_REG_PROT,
			"GTM_MCS1_CTRL_STAT"			 => GTM_MCS1_CTRL_STAT,
			"GTM_MCS1_RESET"			 => GTM_MCS1_RESET,
			"GTM_MCS1_CAT"			 => GTM_MCS1_CAT,
			"GTM_MCS1_CWT"			 => GTM_MCS1_CWT,
			"GTM_TIM0_CH2_IRQ_MODE"			 => GTM_TIM0_CH2_IRQ_MODE,
			"GTM_MCS1_ERR"			 => GTM_MCS1_ERR,
			"GTM_MCS1_CH1_R0"			 => GTM_MCS1_CH1_R0,
			"GTM_MCS1_CH1_R1"			 => GTM_MCS1_CH1_R1,
			"GTM_MCS1_CH1_R2"			 => GTM_MCS1_CH1_R2,
			"GTM_MCS1_CH1_R3"			 => GTM_MCS1_CH1_R3,
			"GTM_MCS1_CH1_R4"			 => GTM_MCS1_CH1_R4,
			"GTM_MCS1_CH1_R5"			 => GTM_MCS1_CH1_R5,
			"GTM_MCS1_CH1_R6"			 => GTM_MCS1_CH1_R6,
			"GTM_MCS1_CH1_R7"			 => GTM_MCS1_CH1_R7,
			"GTM_MCS1_CH1_CTRL"			 => GTM_MCS1_CH1_CTRL,
			"GTM_TIM0_CH2_EIRQ_EN"			 => GTM_TIM0_CH2_EIRQ_EN,
			"GTM_MCS1_CH1_ACB"			 => GTM_MCS1_CH1_ACB,
			"GTM_MCS1_CH1_MHB"			 => GTM_MCS1_CH1_MHB,
			"GTM_MCS1_CH1_PC"			 => GTM_MCS1_CH1_PC,
			"GTM_MCS1_CH1_IRQ_NOTIFY"			 => GTM_MCS1_CH1_IRQ_NOTIFY,
			"GTM_MCS1_CH1_IRQ_EN"			 => GTM_MCS1_CH1_IRQ_EN,
			"GTM_MCS1_CH1_IRQ_FORCINT"			 => GTM_MCS1_CH1_IRQ_FORCINT,
			"GTM_MCS1_CH1_IRQ_MODE"			 => GTM_MCS1_CH1_IRQ_MODE,
			"GTM_MCS1_CH1_EIRQ_EN"			 => GTM_MCS1_CH1_EIRQ_EN,
			"GTM_MCS1_CH2_R0"			 => GTM_MCS1_CH2_R0,
			"GTM_MCS1_CH2_R1"			 => GTM_MCS1_CH2_R1,
			"GTM_TIM0_CH3_GPR0"			 => GTM_TIM0_CH3_GPR0,
			"GTM_MCS1_CH2_R2"			 => GTM_MCS1_CH2_R2,
			"GTM_MCS1_CH2_R3"			 => GTM_MCS1_CH2_R3,
			"GTM_MCS1_CH2_R4"			 => GTM_MCS1_CH2_R4,
			"GTM_MCS1_CH2_R5"			 => GTM_MCS1_CH2_R5,
			"GTM_MCS1_CH2_R6"			 => GTM_MCS1_CH2_R6,
			"GTM_MCS1_CH2_R7"			 => GTM_MCS1_CH2_R7,
			"GTM_MCS1_CH2_CTRL"			 => GTM_MCS1_CH2_CTRL,
			"GTM_MCS1_CH2_ACB"			 => GTM_MCS1_CH2_ACB,
			"GTM_MCS1_CH2_MHB"			 => GTM_MCS1_CH2_MHB,
			"GTM_MCS1_CH2_PC"			 => GTM_MCS1_CH2_PC,
			"GTM_TIM0_CH3_GPR1"			 => GTM_TIM0_CH3_GPR1,
			"GTM_IRQ_FORCINT"			 => GTM_IRQ_FORCINT,
			"GTM_MCS1_CH2_IRQ_NOTIFY"			 => GTM_MCS1_CH2_IRQ_NOTIFY,
			"GTM_MCS1_CH2_IRQ_EN"			 => GTM_MCS1_CH2_IRQ_EN,
			"GTM_MCS1_CH2_IRQ_FORCINT"			 => GTM_MCS1_CH2_IRQ_FORCINT,
			"GTM_MCS1_CH2_IRQ_MODE"			 => GTM_MCS1_CH2_IRQ_MODE,
			"GTM_MCS1_CH2_EIRQ_EN"			 => GTM_MCS1_CH2_EIRQ_EN,
			"GTM_MCS1_CH3_R0"			 => GTM_MCS1_CH3_R0,
			"GTM_MCS1_CH3_R1"			 => GTM_MCS1_CH3_R1,
			"GTM_MCS1_CH3_R2"			 => GTM_MCS1_CH3_R2,
			"GTM_MCS1_CH3_R3"			 => GTM_MCS1_CH3_R3,
			"GTM_MCS1_CH3_R4"			 => GTM_MCS1_CH3_R4,
			"GTM_TIM0_CH3_CNT"			 => GTM_TIM0_CH3_CNT,
			"GTM_MCS1_CH3_R5"			 => GTM_MCS1_CH3_R5,
			"GTM_MCS1_CH3_R6"			 => GTM_MCS1_CH3_R6,
			"GTM_MCS1_CH3_R7"			 => GTM_MCS1_CH3_R7,
			"GTM_MCS1_CH3_CTRL"			 => GTM_MCS1_CH3_CTRL,
			"GTM_MCS1_CH3_ACB"			 => GTM_MCS1_CH3_ACB,
			"GTM_MCS1_CH3_MHB"			 => GTM_MCS1_CH3_MHB,
			"GTM_MCS1_CH3_PC"			 => GTM_MCS1_CH3_PC,
			"GTM_MCS1_CH3_IRQ_NOTIFY"			 => GTM_MCS1_CH3_IRQ_NOTIFY,
			"GTM_MCS1_CH3_IRQ_EN"			 => GTM_MCS1_CH3_IRQ_EN,
			"GTM_MCS1_CH3_IRQ_FORCINT"			 => GTM_MCS1_CH3_IRQ_FORCINT,
			"GTM_TIM0_CH3_ECNT"			 => GTM_TIM0_CH3_ECNT,
			"GTM_MCS1_CH3_IRQ_MODE"			 => GTM_MCS1_CH3_IRQ_MODE,
			"GTM_MCS1_CH3_EIRQ_EN"			 => GTM_MCS1_CH3_EIRQ_EN,
			"GTM_MCS1_CH4_R0"			 => GTM_MCS1_CH4_R0,
			"GTM_MCS1_CH4_R1"			 => GTM_MCS1_CH4_R1,
			"GTM_MCS1_CH4_R2"			 => GTM_MCS1_CH4_R2,
			"GTM_MCS1_CH4_R3"			 => GTM_MCS1_CH4_R3,
			"GTM_MCS1_CH4_R4"			 => GTM_MCS1_CH4_R4,
			"GTM_MCS1_CH4_R5"			 => GTM_MCS1_CH4_R5,
			"GTM_MCS1_CH4_R6"			 => GTM_MCS1_CH4_R6,
			"GTM_MCS1_CH4_R7"			 => GTM_MCS1_CH4_R7,
			"GTM_TIM0_CH3_CNTS"			 => GTM_TIM0_CH3_CNTS,
			"GTM_MCS1_CH4_CTRL"			 => GTM_MCS1_CH4_CTRL,
			"GTM_MCS1_CH4_ACB"			 => GTM_MCS1_CH4_ACB,
			"GTM_MCS1_CH4_MHB"			 => GTM_MCS1_CH4_MHB,
			"GTM_MCS1_CH4_PC"			 => GTM_MCS1_CH4_PC,
			"GTM_MCS1_CH4_IRQ_NOTIFY"			 => GTM_MCS1_CH4_IRQ_NOTIFY,
			"GTM_MCS1_CH4_IRQ_EN"			 => GTM_MCS1_CH4_IRQ_EN,
			"GTM_MCS1_CH4_IRQ_FORCINT"			 => GTM_MCS1_CH4_IRQ_FORCINT,
			"GTM_MCS1_CH4_IRQ_MODE"			 => GTM_MCS1_CH4_IRQ_MODE,
			"GTM_MCS1_CH4_EIRQ_EN"			 => GTM_MCS1_CH4_EIRQ_EN,
			"GTM_MCS1_CH5_R0"			 => GTM_MCS1_CH5_R0,
			"GTM_TIM0_CH3_TDUC"			 => GTM_TIM0_CH3_TDUC,
			"GTM_MCS1_CH5_R1"			 => GTM_MCS1_CH5_R1,
			"GTM_MCS1_CH5_R2"			 => GTM_MCS1_CH5_R2,
			"GTM_MCS1_CH5_R3"			 => GTM_MCS1_CH5_R3,
			"GTM_MCS1_CH5_R4"			 => GTM_MCS1_CH5_R4,
			"GTM_MCS1_CH5_R5"			 => GTM_MCS1_CH5_R5,
			"GTM_MCS1_CH5_R6"			 => GTM_MCS1_CH5_R6,
			"GTM_MCS1_CH5_R7"			 => GTM_MCS1_CH5_R7,
			"GTM_MCS1_CH5_CTRL"			 => GTM_MCS1_CH5_CTRL,
			"GTM_MCS1_CH5_ACB"			 => GTM_MCS1_CH5_ACB,
			"GTM_MCS1_CH5_MHB"			 => GTM_MCS1_CH5_MHB,
			"GTM_TIM0_CH3_TDUV"			 => GTM_TIM0_CH3_TDUV,
			"GTM_MCS1_CH5_PC"			 => GTM_MCS1_CH5_PC,
			"GTM_MCS1_CH5_IRQ_NOTIFY"			 => GTM_MCS1_CH5_IRQ_NOTIFY,
			"GTM_MCS1_CH5_IRQ_EN"			 => GTM_MCS1_CH5_IRQ_EN,
			"GTM_MCS1_CH5_IRQ_FORCINT"			 => GTM_MCS1_CH5_IRQ_FORCINT,
			"GTM_MCS1_CH5_IRQ_MODE"			 => GTM_MCS1_CH5_IRQ_MODE,
			"GTM_MCS1_CH5_EIRQ_EN"			 => GTM_MCS1_CH5_EIRQ_EN,
			"GTM_MCS1_CH6_R0"			 => GTM_MCS1_CH6_R0,
			"GTM_MCS1_CH6_R1"			 => GTM_MCS1_CH6_R1,
			"GTM_MCS1_CH6_R2"			 => GTM_MCS1_CH6_R2,
			"GTM_MCS1_CH6_R3"			 => GTM_MCS1_CH6_R3,
			"GTM_TIM0_CH3_FLT_RE"			 => GTM_TIM0_CH3_FLT_RE,
			"GTM_MCS1_CH6_R4"			 => GTM_MCS1_CH6_R4,
			"GTM_MCS1_CH6_R5"			 => GTM_MCS1_CH6_R5,
			"GTM_MCS1_CH6_R6"			 => GTM_MCS1_CH6_R6,
			"GTM_MCS1_CH6_R7"			 => GTM_MCS1_CH6_R7,
			"GTM_MCS1_CH6_CTRL"			 => GTM_MCS1_CH6_CTRL,
			"GTM_MCS1_CH6_ACB"			 => GTM_MCS1_CH6_ACB,
			"GTM_MCS1_CH6_MHB"			 => GTM_MCS1_CH6_MHB,
			"GTM_MCS1_CH6_PC"			 => GTM_MCS1_CH6_PC,
			"GTM_MCS1_CH6_IRQ_NOTIFY"			 => GTM_MCS1_CH6_IRQ_NOTIFY,
			"GTM_MCS1_CH6_IRQ_EN"			 => GTM_MCS1_CH6_IRQ_EN,
			"GTM_TIM0_CH3_FLT_FE"			 => GTM_TIM0_CH3_FLT_FE,
			"GTM_MCS1_CH6_IRQ_FORCINT"			 => GTM_MCS1_CH6_IRQ_FORCINT,
			"GTM_MCS1_CH6_IRQ_MODE"			 => GTM_MCS1_CH6_IRQ_MODE,
			"GTM_MCS1_CH6_EIRQ_EN"			 => GTM_MCS1_CH6_EIRQ_EN,
			"GTM_MCS1_CH7_R0"			 => GTM_MCS1_CH7_R0,
			"GTM_MCS1_CH7_R1"			 => GTM_MCS1_CH7_R1,
			"GTM_MCS1_CH7_R2"			 => GTM_MCS1_CH7_R2,
			"GTM_MCS1_CH7_R3"			 => GTM_MCS1_CH7_R3,
			"GTM_MCS1_CH7_R4"			 => GTM_MCS1_CH7_R4,
			"GTM_MCS1_CH7_R5"			 => GTM_MCS1_CH7_R5,
			"GTM_MCS1_CH7_R6"			 => GTM_MCS1_CH7_R6,
			"GTM_TIM0_CH3_CTRL"			 => GTM_TIM0_CH3_CTRL,
			"GTM_MCS1_CH7_R7"			 => GTM_MCS1_CH7_R7,
			"GTM_MCS1_CH7_CTRL"			 => GTM_MCS1_CH7_CTRL,
			"GTM_MCS1_CH7_ACB"			 => GTM_MCS1_CH7_ACB,
			"GTM_MCS1_CH7_MHB"			 => GTM_MCS1_CH7_MHB,
			"GTM_MCS1_CH7_PC"			 => GTM_MCS1_CH7_PC,
			"GTM_MCS1_CH7_IRQ_NOTIFY"			 => GTM_MCS1_CH7_IRQ_NOTIFY,
			"GTM_MCS1_CH7_IRQ_EN"			 => GTM_MCS1_CH7_IRQ_EN,
			"GTM_MCS1_CH7_IRQ_FORCINT"			 => GTM_MCS1_CH7_IRQ_FORCINT,
			"GTM_MCS1_CH7_IRQ_MODE"			 => GTM_MCS1_CH7_IRQ_MODE,
			"GTM_MCS1_CH7_EIRQ_EN"			 => GTM_MCS1_CH7_EIRQ_EN,
			"GTM_TIM0_CH3_ECTRL"			 => GTM_TIM0_CH3_ECTRL,
			"GTM_MCS2_CH0_R0"			 => GTM_MCS2_CH0_R0,
			"GTM_MCS2_CH0_R1"			 => GTM_MCS2_CH0_R1,
			"GTM_MCS2_CH0_R2"			 => GTM_MCS2_CH0_R2,
			"GTM_MCS2_CH0_R3"			 => GTM_MCS2_CH0_R3,
			"GTM_MCS2_CH0_R4"			 => GTM_MCS2_CH0_R4,
			"GTM_MCS2_CH0_R5"			 => GTM_MCS2_CH0_R5,
			"GTM_MCS2_CH0_R6"			 => GTM_MCS2_CH0_R6,
			"GTM_MCS2_CH0_R7"			 => GTM_MCS2_CH0_R7,
			"GTM_MCS2_CH0_CTRL"			 => GTM_MCS2_CH0_CTRL,
			"GTM_MCS2_CH0_ACB"			 => GTM_MCS2_CH0_ACB,
			"GTM_TIM0_CH3_IRQ_NOTIFY"			 => GTM_TIM0_CH3_IRQ_NOTIFY,
			"GTM_IRQ_MODE"			 => GTM_IRQ_MODE,
			"GTM_MCS2_CH0_CTRG"			 => GTM_MCS2_CH0_CTRG,
			"GTM_MCS2_CH0_STRG"			 => GTM_MCS2_CH0_STRG,
			"GTM_MCS2_CH0_MHB"			 => GTM_MCS2_CH0_MHB,
			"GTM_MCS2_CH0_PC"			 => GTM_MCS2_CH0_PC,
			"GTM_MCS2_CH0_IRQ_NOTIFY"			 => GTM_MCS2_CH0_IRQ_NOTIFY,
			"GTM_MCS2_CH0_IRQ_EN"			 => GTM_MCS2_CH0_IRQ_EN,
			"GTM_MCS2_CH0_IRQ_FORCINT"			 => GTM_MCS2_CH0_IRQ_FORCINT,
			"GTM_MCS2_CH0_IRQ_MODE"			 => GTM_MCS2_CH0_IRQ_MODE,
			"GTM_TIM0_CH3_IRQ_EN"			 => GTM_TIM0_CH3_IRQ_EN,
			"GTM_MCS2_CH0_EIRQ_EN"			 => GTM_MCS2_CH0_EIRQ_EN,
			"GTM_MCS2_REG_PROT"			 => GTM_MCS2_REG_PROT,
			"GTM_MCS2_CTRL_STAT"			 => GTM_MCS2_CTRL_STAT,
			"GTM_MCS2_RESET"			 => GTM_MCS2_RESET,
			"GTM_MCS2_CAT"			 => GTM_MCS2_CAT,
			"GTM_MCS2_CWT"			 => GTM_MCS2_CWT,
			"GTM_MCS2_ERR"			 => GTM_MCS2_ERR,
			"GTM_MCS2_CH1_R0"			 => GTM_MCS2_CH1_R0,
			"GTM_MCS2_CH1_R1"			 => GTM_MCS2_CH1_R1,
			"GTM_MCS2_CH1_R2"			 => GTM_MCS2_CH1_R2,
			"GTM_TIM0_CH3_IRQ_FORCINT"			 => GTM_TIM0_CH3_IRQ_FORCINT,
			"GTM_MCS2_CH1_R3"			 => GTM_MCS2_CH1_R3,
			"GTM_MCS2_CH1_R4"			 => GTM_MCS2_CH1_R4,
			"GTM_MCS2_CH1_R5"			 => GTM_MCS2_CH1_R5,
			"GTM_MCS2_CH1_R6"			 => GTM_MCS2_CH1_R6,
			"GTM_MCS2_CH1_R7"			 => GTM_MCS2_CH1_R7,
			"GTM_MCS2_CH1_CTRL"			 => GTM_MCS2_CH1_CTRL,
			"GTM_MCS2_CH1_ACB"			 => GTM_MCS2_CH1_ACB,
			"GTM_MCS2_CH1_MHB"			 => GTM_MCS2_CH1_MHB,
			"GTM_MCS2_CH1_PC"			 => GTM_MCS2_CH1_PC,
			"GTM_MCS2_CH1_IRQ_NOTIFY"			 => GTM_MCS2_CH1_IRQ_NOTIFY,
			"GTM_TIM0_CH3_IRQ_MODE"			 => GTM_TIM0_CH3_IRQ_MODE,
			"GTM_MCS2_CH1_IRQ_EN"			 => GTM_MCS2_CH1_IRQ_EN,
			"GTM_MCS2_CH1_IRQ_FORCINT"			 => GTM_MCS2_CH1_IRQ_FORCINT,
			"GTM_MCS2_CH1_IRQ_MODE"			 => GTM_MCS2_CH1_IRQ_MODE,
			"GTM_MCS2_CH1_EIRQ_EN"			 => GTM_MCS2_CH1_EIRQ_EN,
			"GTM_MCS2_CH2_R0"			 => GTM_MCS2_CH2_R0,
			"GTM_MCS2_CH2_R1"			 => GTM_MCS2_CH2_R1,
			"GTM_MCS2_CH2_R2"			 => GTM_MCS2_CH2_R2,
			"GTM_MCS2_CH2_R3"			 => GTM_MCS2_CH2_R3,
			"GTM_MCS2_CH2_R4"			 => GTM_MCS2_CH2_R4,
			"GTM_MCS2_CH2_R5"			 => GTM_MCS2_CH2_R5,
			"GTM_TIM0_CH3_EIRQ_EN"			 => GTM_TIM0_CH3_EIRQ_EN,
			"GTM_MCS2_CH2_R6"			 => GTM_MCS2_CH2_R6,
			"GTM_MCS2_CH2_R7"			 => GTM_MCS2_CH2_R7,
			"GTM_MCS2_CH2_CTRL"			 => GTM_MCS2_CH2_CTRL,
			"GTM_MCS2_CH2_ACB"			 => GTM_MCS2_CH2_ACB,
			"GTM_MCS2_CH2_MHB"			 => GTM_MCS2_CH2_MHB,
			"GTM_MCS2_CH2_PC"			 => GTM_MCS2_CH2_PC,
			"GTM_MCS2_CH2_IRQ_NOTIFY"			 => GTM_MCS2_CH2_IRQ_NOTIFY,
			"GTM_MCS2_CH2_IRQ_EN"			 => GTM_MCS2_CH2_IRQ_EN,
			"GTM_MCS2_CH2_IRQ_FORCINT"			 => GTM_MCS2_CH2_IRQ_FORCINT,
			"GTM_MCS2_CH2_IRQ_MODE"			 => GTM_MCS2_CH2_IRQ_MODE,
			"GTM_TIM0_CH4_GPR0"			 => GTM_TIM0_CH4_GPR0,
			"GTM_MCS2_CH2_EIRQ_EN"			 => GTM_MCS2_CH2_EIRQ_EN,
			"GTM_MCS2_CH3_R0"			 => GTM_MCS2_CH3_R0,
			"GTM_MCS2_CH3_R1"			 => GTM_MCS2_CH3_R1,
			"GTM_MCS2_CH3_R2"			 => GTM_MCS2_CH3_R2,
			"GTM_MCS2_CH3_R3"			 => GTM_MCS2_CH3_R3,
			"GTM_MCS2_CH3_R4"			 => GTM_MCS2_CH3_R4,
			"GTM_MCS2_CH3_R5"			 => GTM_MCS2_CH3_R5,
			"GTM_MCS2_CH3_R6"			 => GTM_MCS2_CH3_R6,
			"GTM_MCS2_CH3_R7"			 => GTM_MCS2_CH3_R7,
			"GTM_MCS2_CH3_CTRL"			 => GTM_MCS2_CH3_CTRL,
			"GTM_TIM0_CH4_GPR1"			 => GTM_TIM0_CH4_GPR1,
			"GTM_MCS2_CH3_ACB"			 => GTM_MCS2_CH3_ACB,
			"GTM_MCS2_CH3_MHB"			 => GTM_MCS2_CH3_MHB,
			"GTM_MCS2_CH3_PC"			 => GTM_MCS2_CH3_PC,
			"GTM_MCS2_CH3_IRQ_NOTIFY"			 => GTM_MCS2_CH3_IRQ_NOTIFY,
			"GTM_MCS2_CH3_IRQ_EN"			 => GTM_MCS2_CH3_IRQ_EN,
			"GTM_MCS2_CH3_IRQ_FORCINT"			 => GTM_MCS2_CH3_IRQ_FORCINT,
			"GTM_MCS2_CH3_IRQ_MODE"			 => GTM_MCS2_CH3_IRQ_MODE,
			"GTM_MCS2_CH3_EIRQ_EN"			 => GTM_MCS2_CH3_EIRQ_EN,
			"GTM_MCS2_CH4_R0"			 => GTM_MCS2_CH4_R0,
			"GTM_MCS2_CH4_R1"			 => GTM_MCS2_CH4_R1,
			"GTM_TIM0_CH4_CNT"			 => GTM_TIM0_CH4_CNT,
			"GTM_MCS2_CH4_R2"			 => GTM_MCS2_CH4_R2,
			"GTM_MCS2_CH4_R3"			 => GTM_MCS2_CH4_R3,
			"GTM_MCS2_CH4_R4"			 => GTM_MCS2_CH4_R4,
			"GTM_MCS2_CH4_R5"			 => GTM_MCS2_CH4_R5,
			"GTM_MCS2_CH4_R6"			 => GTM_MCS2_CH4_R6,
			"GTM_MCS2_CH4_R7"			 => GTM_MCS2_CH4_R7,
			"GTM_MCS2_CH4_CTRL"			 => GTM_MCS2_CH4_CTRL,
			"GTM_MCS2_CH4_ACB"			 => GTM_MCS2_CH4_ACB,
			"GTM_MCS2_CH4_MHB"			 => GTM_MCS2_CH4_MHB,
			"GTM_MCS2_CH4_PC"			 => GTM_MCS2_CH4_PC,
			"GTM_TIM0_CH4_ECNT"			 => GTM_TIM0_CH4_ECNT,
			"GTM_MCS2_CH4_IRQ_NOTIFY"			 => GTM_MCS2_CH4_IRQ_NOTIFY,
			"GTM_MCS2_CH4_IRQ_EN"			 => GTM_MCS2_CH4_IRQ_EN,
			"GTM_MCS2_CH4_IRQ_FORCINT"			 => GTM_MCS2_CH4_IRQ_FORCINT,
			"GTM_MCS2_CH4_IRQ_MODE"			 => GTM_MCS2_CH4_IRQ_MODE,
			"GTM_MCS2_CH4_EIRQ_EN"			 => GTM_MCS2_CH4_EIRQ_EN,
			"GTM_MCS2_CH5_R0"			 => GTM_MCS2_CH5_R0,
			"GTM_MCS2_CH5_R1"			 => GTM_MCS2_CH5_R1,
			"GTM_MCS2_CH5_R2"			 => GTM_MCS2_CH5_R2,
			"GTM_MCS2_CH5_R3"			 => GTM_MCS2_CH5_R3,
			"GTM_MCS2_CH5_R4"			 => GTM_MCS2_CH5_R4,
			"GTM_TIM0_CH4_CNTS"			 => GTM_TIM0_CH4_CNTS,
			"GTM_MCS2_CH5_R5"			 => GTM_MCS2_CH5_R5,
			"GTM_MCS2_CH5_R6"			 => GTM_MCS2_CH5_R6,
			"GTM_MCS2_CH5_R7"			 => GTM_MCS2_CH5_R7,
			"GTM_MCS2_CH5_CTRL"			 => GTM_MCS2_CH5_CTRL,
			"GTM_MCS2_CH5_ACB"			 => GTM_MCS2_CH5_ACB,
			"GTM_MCS2_CH5_MHB"			 => GTM_MCS2_CH5_MHB,
			"GTM_MCS2_CH5_PC"			 => GTM_MCS2_CH5_PC,
			"GTM_MCS2_CH5_IRQ_NOTIFY"			 => GTM_MCS2_CH5_IRQ_NOTIFY,
			"GTM_MCS2_CH5_IRQ_EN"			 => GTM_MCS2_CH5_IRQ_EN,
			"GTM_MCS2_CH5_IRQ_FORCINT"			 => GTM_MCS2_CH5_IRQ_FORCINT,
			"GTM_TIM0_CH4_TDUC"			 => GTM_TIM0_CH4_TDUC,
			"GTM_EIRQ_EN"				 => GTM_EIRQ_EN,
			"GTM_MCS2_CH5_IRQ_MODE"			 => GTM_MCS2_CH5_IRQ_MODE,
			"GTM_MCS2_CH5_EIRQ_EN"			 => GTM_MCS2_CH5_EIRQ_EN,
			"GTM_MCS2_CH6_R0"			 => GTM_MCS2_CH6_R0,
			"GTM_MCS2_CH6_R1"			 => GTM_MCS2_CH6_R1,
			"GTM_MCS2_CH6_R2"			 => GTM_MCS2_CH6_R2,
			"GTM_MCS2_CH6_R3"			 => GTM_MCS2_CH6_R3,
			"GTM_MCS2_CH6_R4"			 => GTM_MCS2_CH6_R4,
			"GTM_MCS2_CH6_R5"			 => GTM_MCS2_CH6_R5,
			"GTM_MCS2_CH6_R6"			 => GTM_MCS2_CH6_R6,
			"GTM_MCS2_CH6_R7"			 => GTM_MCS2_CH6_R7,
			"GTM_TIM0_CH4_TDUV"			 => GTM_TIM0_CH4_TDUV,
			"GTM_MCS2_CH6_CTRL"			 => GTM_MCS2_CH6_CTRL,
			"GTM_MCS2_CH6_ACB"			 => GTM_MCS2_CH6_ACB,
			"GTM_MCS2_CH6_MHB"			 => GTM_MCS2_CH6_MHB,
			"GTM_MCS2_CH6_PC"			 => GTM_MCS2_CH6_PC,
			"GTM_MCS2_CH6_IRQ_NOTIFY"			 => GTM_MCS2_CH6_IRQ_NOTIFY,
			"GTM_MCS2_CH6_IRQ_EN"			 => GTM_MCS2_CH6_IRQ_EN,
			"GTM_MCS2_CH6_IRQ_FORCINT"			 => GTM_MCS2_CH6_IRQ_FORCINT,
			"GTM_MCS2_CH6_IRQ_MODE"			 => GTM_MCS2_CH6_IRQ_MODE,
			"GTM_MCS2_CH6_EIRQ_EN"			 => GTM_MCS2_CH6_EIRQ_EN,
			"GTM_MCS2_CH7_R0"			 => GTM_MCS2_CH7_R0,
			"GTM_TIM0_CH4_FLT_RE"			 => GTM_TIM0_CH4_FLT_RE,
			"GTM_MCS2_CH7_R1"			 => GTM_MCS2_CH7_R1,
			"GTM_MCS2_CH7_R2"			 => GTM_MCS2_CH7_R2,
			"GTM_MCS2_CH7_R3"			 => GTM_MCS2_CH7_R3,
			"GTM_MCS2_CH7_R4"			 => GTM_MCS2_CH7_R4,
			"GTM_MCS2_CH7_R5"			 => GTM_MCS2_CH7_R5,
			"GTM_MCS2_CH7_R6"			 => GTM_MCS2_CH7_R6,
			"GTM_MCS2_CH7_R7"			 => GTM_MCS2_CH7_R7,
			"GTM_MCS2_CH7_CTRL"			 => GTM_MCS2_CH7_CTRL,
			"GTM_MCS2_CH7_ACB"			 => GTM_MCS2_CH7_ACB,
			"GTM_MCS2_CH7_MHB"			 => GTM_MCS2_CH7_MHB,
			"GTM_TIM0_CH4_FLT_FE"			 => GTM_TIM0_CH4_FLT_FE,
			"GTM_MCS2_CH7_PC"			 => GTM_MCS2_CH7_PC,
			"GTM_MCS2_CH7_IRQ_NOTIFY"			 => GTM_MCS2_CH7_IRQ_NOTIFY,
			"GTM_MCS2_CH7_IRQ_EN"			 => GTM_MCS2_CH7_IRQ_EN,
			"GTM_MCS2_CH7_IRQ_FORCINT"			 => GTM_MCS2_CH7_IRQ_FORCINT,
			"GTM_MCS2_CH7_IRQ_MODE"			 => GTM_MCS2_CH7_IRQ_MODE,
			"GTM_MCS2_CH7_EIRQ_EN"			 => GTM_MCS2_CH7_EIRQ_EN,
			"GTM_MCS3_CH0_R0"			 => GTM_MCS3_CH0_R0,
			"GTM_MCS3_CH0_R1"			 => GTM_MCS3_CH0_R1,
			"GTM_MCS3_CH0_R2"			 => GTM_MCS3_CH0_R2,
			"GTM_MCS3_CH0_R3"			 => GTM_MCS3_CH0_R3,
			"GTM_TIM0_CH4_CTRL"			 => GTM_TIM0_CH4_CTRL,
			"GTM_MCS3_CH0_R4"			 => GTM_MCS3_CH0_R4,
			"GTM_MCS3_CH0_R5"			 => GTM_MCS3_CH0_R5,
			"GTM_MCS3_CH0_R6"			 => GTM_MCS3_CH0_R6,
			"GTM_MCS3_CH0_R7"			 => GTM_MCS3_CH0_R7,
			"GTM_MCS3_CH0_CTRL"			 => GTM_MCS3_CH0_CTRL,
			"GTM_MCS3_CH0_ACB"			 => GTM_MCS3_CH0_ACB,
			"GTM_MCS3_CH0_CTRG"			 => GTM_MCS3_CH0_CTRG,
			"GTM_MCS3_CH0_STRG"			 => GTM_MCS3_CH0_STRG,
			"GTM_TIM0_CH4_ECTRL"			 => GTM_TIM0_CH4_ECTRL,
			"GTM_MCS3_CH0_MHB"			 => GTM_MCS3_CH0_MHB,
			"GTM_MCS3_CH0_PC"			 => GTM_MCS3_CH0_PC,
			"GTM_MCS3_CH0_IRQ_NOTIFY"			 => GTM_MCS3_CH0_IRQ_NOTIFY,
			"GTM_MCS3_CH0_IRQ_EN"			 => GTM_MCS3_CH0_IRQ_EN,
			"GTM_MCS3_CH0_IRQ_FORCINT"			 => GTM_MCS3_CH0_IRQ_FORCINT,
			"GTM_MCS3_CH0_IRQ_MODE"			 => GTM_MCS3_CH0_IRQ_MODE,
			"GTM_MCS3_CH0_EIRQ_EN"			 => GTM_MCS3_CH0_EIRQ_EN,
			"GTM_MCS3_REG_PROT"			 => GTM_MCS3_REG_PROT,
			"GTM_MCS3_CTRL_STAT"			 => GTM_MCS3_CTRL_STAT,
			"GTM_TIM0_CH4_IRQ_NOTIFY"			 => GTM_TIM0_CH4_IRQ_NOTIFY,
			"GTM_MCS3_RESET"			 => GTM_MCS3_RESET,
			"GTM_MCS3_CAT"			 => GTM_MCS3_CAT,
			"GTM_MCS3_CWT"			 => GTM_MCS3_CWT,
			"GTM_MCS3_ERR"			 => GTM_MCS3_ERR,
			"GTM_MCS3_CH1_R0"			 => GTM_MCS3_CH1_R0,
			"GTM_MCS3_CH1_R1"			 => GTM_MCS3_CH1_R1,
			"GTM_MCS3_CH1_R2"			 => GTM_MCS3_CH1_R2,
			"GTM_MCS3_CH1_R3"			 => GTM_MCS3_CH1_R3,
			"GTM_MCS3_CH1_R4"			 => GTM_MCS3_CH1_R4,
			"GTM_MCS3_CH1_R5"			 => GTM_MCS3_CH1_R5,
			"GTM_TIM0_CH4_IRQ_EN"			 => GTM_TIM0_CH4_IRQ_EN,
			"GTM_MCS3_CH1_R6"			 => GTM_MCS3_CH1_R6,
			"GTM_MCS3_CH1_R7"			 => GTM_MCS3_CH1_R7,
			"GTM_MCS3_CH1_CTRL"			 => GTM_MCS3_CH1_CTRL,
			"GTM_MCS3_CH1_ACB"			 => GTM_MCS3_CH1_ACB,
			"GTM_MCS3_CH1_MHB"			 => GTM_MCS3_CH1_MHB,
			"GTM_MCS3_CH1_PC"			 => GTM_MCS3_CH1_PC,
			"GTM_MCS3_CH1_IRQ_NOTIFY"			 => GTM_MCS3_CH1_IRQ_NOTIFY,
			"GTM_MCS3_CH1_IRQ_EN"			 => GTM_MCS3_CH1_IRQ_EN,
			"GTM_MCS3_CH1_IRQ_FORCINT"			 => GTM_MCS3_CH1_IRQ_FORCINT,
			"GTM_MCS3_CH1_IRQ_MODE"			 => GTM_MCS3_CH1_IRQ_MODE,
			"GTM_TIM0_CH4_IRQ_FORCINT"			 => GTM_TIM0_CH4_IRQ_FORCINT,
			"GTM_MCS3_CH1_EIRQ_EN"			 => GTM_MCS3_CH1_EIRQ_EN,
			"GTM_MCS3_CH2_R0"			 => GTM_MCS3_CH2_R0,
			"GTM_MCS3_CH2_R1"			 => GTM_MCS3_CH2_R1,
			"GTM_MCS3_CH2_R2"			 => GTM_MCS3_CH2_R2,
			"GTM_MCS3_CH2_R3"			 => GTM_MCS3_CH2_R3,
			"GTM_MCS3_CH2_R4"			 => GTM_MCS3_CH2_R4,
			"GTM_MCS3_CH2_R5"			 => GTM_MCS3_CH2_R5,
			"GTM_MCS3_CH2_R6"			 => GTM_MCS3_CH2_R6,
			"GTM_MCS3_CH2_R7"			 => GTM_MCS3_CH2_R7,
			"GTM_MCS3_CH2_CTRL"			 => GTM_MCS3_CH2_CTRL,
			"GTM_TIM0_CH4_IRQ_MODE"			 => GTM_TIM0_CH4_IRQ_MODE,
			"GTM_MCS3_CH2_ACB"			 => GTM_MCS3_CH2_ACB,
			"GTM_MCS3_CH2_MHB"			 => GTM_MCS3_CH2_MHB,
			"GTM_MCS3_CH2_PC"			 => GTM_MCS3_CH2_PC,
			"GTM_MCS3_CH2_IRQ_NOTIFY"			 => GTM_MCS3_CH2_IRQ_NOTIFY,
			"GTM_MCS3_CH2_IRQ_EN"			 => GTM_MCS3_CH2_IRQ_EN,
			"GTM_MCS3_CH2_IRQ_FORCINT"			 => GTM_MCS3_CH2_IRQ_FORCINT,
			"GTM_MCS3_CH2_IRQ_MODE"			 => GTM_MCS3_CH2_IRQ_MODE,
			"GTM_MCS3_CH2_EIRQ_EN"			 => GTM_MCS3_CH2_EIRQ_EN,
			"GTM_MCS3_CH3_R0"			 => GTM_MCS3_CH3_R0,
			"GTM_MCS3_CH3_R1"			 => GTM_MCS3_CH3_R1,
			"GTM_TIM0_CH4_EIRQ_EN"			 => GTM_TIM0_CH4_EIRQ_EN,
			"GTM_HW_CONF"				 => GTM_HW_CONF,
			"GTM_MCS3_CH3_R2"			 => GTM_MCS3_CH3_R2,
			"GTM_MCS3_CH3_R3"			 => GTM_MCS3_CH3_R3,
			"GTM_MCS3_CH3_R4"			 => GTM_MCS3_CH3_R4,
			"GTM_MCS3_CH3_R5"			 => GTM_MCS3_CH3_R5,
			"GTM_MCS3_CH3_R6"			 => GTM_MCS3_CH3_R6,
			"GTM_MCS3_CH3_R7"			 => GTM_MCS3_CH3_R7,
			"GTM_MCS3_CH3_CTRL"			 => GTM_MCS3_CH3_CTRL,
			"GTM_MCS3_CH3_ACB"			 => GTM_MCS3_CH3_ACB,
			"GTM_MCS3_CH3_MHB"			 => GTM_MCS3_CH3_MHB,
			"GTM_MCS3_CH3_PC"			 => GTM_MCS3_CH3_PC,
			"GTM_TIM0_CH5_GPR0"			 => GTM_TIM0_CH5_GPR0,
			"GTM_MCS3_CH3_IRQ_NOTIFY"			 => GTM_MCS3_CH3_IRQ_NOTIFY,
			"GTM_MCS3_CH3_IRQ_EN"			 => GTM_MCS3_CH3_IRQ_EN,
			"GTM_MCS3_CH3_IRQ_FORCINT"			 => GTM_MCS3_CH3_IRQ_FORCINT,
			"GTM_MCS3_CH3_IRQ_MODE"			 => GTM_MCS3_CH3_IRQ_MODE,
			"GTM_MCS3_CH3_EIRQ_EN"			 => GTM_MCS3_CH3_EIRQ_EN,
			"GTM_MCS3_CH4_R0"			 => GTM_MCS3_CH4_R0,
			"GTM_MCS3_CH4_R1"			 => GTM_MCS3_CH4_R1,
			"GTM_MCS3_CH4_R2"			 => GTM_MCS3_CH4_R2,
			"GTM_MCS3_CH4_R3"			 => GTM_MCS3_CH4_R3,
			"GTM_MCS3_CH4_R4"			 => GTM_MCS3_CH4_R4,
			"GTM_TIM0_CH5_GPR1"			 => GTM_TIM0_CH5_GPR1,
			"GTM_MCS3_CH4_R5"			 => GTM_MCS3_CH4_R5,
			"GTM_MCS3_CH4_R6"			 => GTM_MCS3_CH4_R6,
			"GTM_MCS3_CH4_R7"			 => GTM_MCS3_CH4_R7,
			"GTM_MCS3_CH4_CTRL"			 => GTM_MCS3_CH4_CTRL,
			"GTM_MCS3_CH4_ACB"			 => GTM_MCS3_CH4_ACB,
			"GTM_MCS3_CH4_MHB"			 => GTM_MCS3_CH4_MHB,
			"GTM_MCS3_CH4_PC"			 => GTM_MCS3_CH4_PC,
			"GTM_MCS3_CH4_IRQ_NOTIFY"			 => GTM_MCS3_CH4_IRQ_NOTIFY,
			"GTM_MCS3_CH4_IRQ_EN"			 => GTM_MCS3_CH4_IRQ_EN,
			"GTM_MCS3_CH4_IRQ_FORCINT"			 => GTM_MCS3_CH4_IRQ_FORCINT,
			"GTM_TIM0_CH5_CNT"			 => GTM_TIM0_CH5_CNT,
			"GTM_MCS3_CH4_IRQ_MODE"			 => GTM_MCS3_CH4_IRQ_MODE,
			"GTM_MCS3_CH4_EIRQ_EN"			 => GTM_MCS3_CH4_EIRQ_EN,
			"GTM_MCS3_CH5_R0"			 => GTM_MCS3_CH5_R0,
			"GTM_MCS3_CH5_R1"			 => GTM_MCS3_CH5_R1,
			"GTM_MCS3_CH5_R2"			 => GTM_MCS3_CH5_R2,
			"GTM_MCS3_CH5_R3"			 => GTM_MCS3_CH5_R3,
			"GTM_MCS3_CH5_R4"			 => GTM_MCS3_CH5_R4,
			"GTM_MCS3_CH5_R5"			 => GTM_MCS3_CH5_R5,
			"GTM_MCS3_CH5_R6"			 => GTM_MCS3_CH5_R6,
			"GTM_MCS3_CH5_R7"			 => GTM_MCS3_CH5_R7,
			"GTM_TIM0_CH5_ECNT"			 => GTM_TIM0_CH5_ECNT,
			"GTM_MCS3_CH5_CTRL"			 => GTM_MCS3_CH5_CTRL,
			"GTM_MCS3_CH5_ACB"			 => GTM_MCS3_CH5_ACB,
			"GTM_MCS3_CH5_MHB"			 => GTM_MCS3_CH5_MHB,
			"GTM_MCS3_CH5_PC"			 => GTM_MCS3_CH5_PC,
			"GTM_MCS3_CH5_IRQ_NOTIFY"			 => GTM_MCS3_CH5_IRQ_NOTIFY,
			"GTM_MCS3_CH5_IRQ_EN"			 => GTM_MCS3_CH5_IRQ_EN,
			"GTM_MCS3_CH5_IRQ_FORCINT"			 => GTM_MCS3_CH5_IRQ_FORCINT,
			"GTM_MCS3_CH5_IRQ_MODE"			 => GTM_MCS3_CH5_IRQ_MODE,
			"GTM_MCS3_CH5_EIRQ_EN"			 => GTM_MCS3_CH5_EIRQ_EN,
			"GTM_MCS3_CH6_R0"			 => GTM_MCS3_CH6_R0,
			"GTM_TIM0_CH5_CNTS"			 => GTM_TIM0_CH5_CNTS,
			"GTM_MCS3_CH6_R1"			 => GTM_MCS3_CH6_R1,
			"GTM_MCS3_CH6_R2"			 => GTM_MCS3_CH6_R2,
			"GTM_MCS3_CH6_R3"			 => GTM_MCS3_CH6_R3,
			"GTM_MCS3_CH6_R4"			 => GTM_MCS3_CH6_R4,
			"GTM_MCS3_CH6_R5"			 => GTM_MCS3_CH6_R5,
			"GTM_MCS3_CH6_R6"			 => GTM_MCS3_CH6_R6,
			"GTM_MCS3_CH6_R7"			 => GTM_MCS3_CH6_R7,
			"GTM_MCS3_CH6_CTRL"			 => GTM_MCS3_CH6_CTRL,
			"GTM_MCS3_CH6_ACB"			 => GTM_MCS3_CH6_ACB,
			"GTM_MCS3_CH6_MHB"			 => GTM_MCS3_CH6_MHB,
			"GTM_TIM0_CH5_TDUC"			 => GTM_TIM0_CH5_TDUC,
			"GTM_MCS3_CH6_PC"			 => GTM_MCS3_CH6_PC,
			"GTM_MCS3_CH6_IRQ_NOTIFY"			 => GTM_MCS3_CH6_IRQ_NOTIFY,
			"GTM_MCS3_CH6_IRQ_EN"			 => GTM_MCS3_CH6_IRQ_EN,
			"GTM_MCS3_CH6_IRQ_FORCINT"			 => GTM_MCS3_CH6_IRQ_FORCINT,
			"GTM_MCS3_CH6_IRQ_MODE"			 => GTM_MCS3_CH6_IRQ_MODE,
			"GTM_MCS3_CH6_EIRQ_EN"			 => GTM_MCS3_CH6_EIRQ_EN,
			"GTM_MCS3_CH7_R0"			 => GTM_MCS3_CH7_R0,
			"GTM_MCS3_CH7_R1"			 => GTM_MCS3_CH7_R1,
			"GTM_MCS3_CH7_R2"			 => GTM_MCS3_CH7_R2,
			"GTM_MCS3_CH7_R3"			 => GTM_MCS3_CH7_R3,
			"GTM_TIM0_CH5_TDUV"			 => GTM_TIM0_CH5_TDUV,
			"GTM_MCS3_CH7_R4"			 => GTM_MCS3_CH7_R4,
			"GTM_MCS3_CH7_R5"			 => GTM_MCS3_CH7_R5,
			"GTM_MCS3_CH7_R6"			 => GTM_MCS3_CH7_R6,
			"GTM_MCS3_CH7_R7"			 => GTM_MCS3_CH7_R7,
			"GTM_MCS3_CH7_CTRL"			 => GTM_MCS3_CH7_CTRL,
			"GTM_MCS3_CH7_ACB"			 => GTM_MCS3_CH7_ACB,
			"GTM_MCS3_CH7_MHB"			 => GTM_MCS3_CH7_MHB,
			"GTM_MCS3_CH7_PC"			 => GTM_MCS3_CH7_PC,
			"GTM_MCS3_CH7_IRQ_NOTIFY"			 => GTM_MCS3_CH7_IRQ_NOTIFY,
			"GTM_MCS3_CH7_IRQ_EN"			 => GTM_MCS3_CH7_IRQ_EN,
			"GTM_TIM0_CH5_FLT_RE"			 => GTM_TIM0_CH5_FLT_RE,
			"GTM_MCS3_CH7_IRQ_FORCINT"			 => GTM_MCS3_CH7_IRQ_FORCINT,
			"GTM_MCS3_CH7_IRQ_MODE"			 => GTM_MCS3_CH7_IRQ_MODE,
			"GTM_MCS3_CH7_EIRQ_EN"			 => GTM_MCS3_CH7_EIRQ_EN,
			"GTM_MCS4_CH0_R0"			 => GTM_MCS4_CH0_R0,
			"GTM_MCS4_CH0_R1"			 => GTM_MCS4_CH0_R1,
			"GTM_MCS4_CH0_R2"			 => GTM_MCS4_CH0_R2,
			"GTM_MCS4_CH0_R3"			 => GTM_MCS4_CH0_R3,
			"GTM_MCS4_CH0_R4"			 => GTM_MCS4_CH0_R4,
			"GTM_MCS4_CH0_R5"			 => GTM_MCS4_CH0_R5,
			"GTM_MCS4_CH0_R6"			 => GTM_MCS4_CH0_R6,
			"GTM_TIM0_CH5_FLT_FE"			 => GTM_TIM0_CH5_FLT_FE,
			"GTM_MCS4_CH0_R7"			 => GTM_MCS4_CH0_R7,
			"GTM_MCS4_CH0_CTRL"			 => GTM_MCS4_CH0_CTRL,
			"GTM_MCS4_CH0_ACB"			 => GTM_MCS4_CH0_ACB,
			"GTM_MCS4_CH0_CTRG"			 => GTM_MCS4_CH0_CTRG,
			"GTM_MCS4_CH0_STRG"			 => GTM_MCS4_CH0_STRG,
			"GTM_MCS4_CH0_MHB"			 => GTM_MCS4_CH0_MHB,
			"GTM_MCS4_CH0_PC"			 => GTM_MCS4_CH0_PC,
			"GTM_TIM0_CH5_CTRL"			 => GTM_TIM0_CH5_CTRL,
			"GTM_CFG"				 => GTM_CFG,
			"GTM_MCS4_CH0_IRQ_NOTIFY"			 => GTM_MCS4_CH0_IRQ_NOTIFY,
			"GTM_MCS4_CH0_IRQ_EN"			 => GTM_MCS4_CH0_IRQ_EN,
			"GTM_MCS4_CH0_IRQ_FORCINT"			 => GTM_MCS4_CH0_IRQ_FORCINT,
			"GTM_MCS4_CH0_IRQ_MODE"			 => GTM_MCS4_CH0_IRQ_MODE,
			"GTM_MCS4_CH0_EIRQ_EN"			 => GTM_MCS4_CH0_EIRQ_EN,
			"GTM_MCS4_REG_PROT"			 => GTM_MCS4_REG_PROT,
			"GTM_MCS4_CTRL_STAT"			 => GTM_MCS4_CTRL_STAT,
			"GTM_MCS4_RESET"			 => GTM_MCS4_RESET,
			"GTM_MCS4_CAT"			 => GTM_MCS4_CAT,
			"GTM_MCS4_CWT"			 => GTM_MCS4_CWT,
			"GTM_TIM0_CH5_ECTRL"			 => GTM_TIM0_CH5_ECTRL,
			"GTM_MCS4_ERR"			 => GTM_MCS4_ERR,
			"GTM_MCS4_CH1_R0"			 => GTM_MCS4_CH1_R0,
			"GTM_MCS4_CH1_R1"			 => GTM_MCS4_CH1_R1,
			"GTM_MCS4_CH1_R2"			 => GTM_MCS4_CH1_R2,
			"GTM_MCS4_CH1_R3"			 => GTM_MCS4_CH1_R3,
			"GTM_MCS4_CH1_R4"			 => GTM_MCS4_CH1_R4,
			"GTM_MCS4_CH1_R5"			 => GTM_MCS4_CH1_R5,
			"GTM_MCS4_CH1_R6"			 => GTM_MCS4_CH1_R6,
			"GTM_MCS4_CH1_R7"			 => GTM_MCS4_CH1_R7,
			"GTM_MCS4_CH1_CTRL"			 => GTM_MCS4_CH1_CTRL,
			"GTM_TIM0_CH5_IRQ_NOTIFY"			 => GTM_TIM0_CH5_IRQ_NOTIFY,
			"GTM_MCS4_CH1_ACB"			 => GTM_MCS4_CH1_ACB,
			"GTM_MCS4_CH1_MHB"			 => GTM_MCS4_CH1_MHB,
			"GTM_MCS4_CH1_PC"			 => GTM_MCS4_CH1_PC,
			"GTM_MCS4_CH1_IRQ_NOTIFY"			 => GTM_MCS4_CH1_IRQ_NOTIFY,
			"GTM_MCS4_CH1_IRQ_EN"			 => GTM_MCS4_CH1_IRQ_EN,
			"GTM_MCS4_CH1_IRQ_FORCINT"			 => GTM_MCS4_CH1_IRQ_FORCINT,
			"GTM_MCS4_CH1_IRQ_MODE"			 => GTM_MCS4_CH1_IRQ_MODE,
			"GTM_MCS4_CH1_EIRQ_EN"			 => GTM_MCS4_CH1_EIRQ_EN,
			"GTM_MCS4_CH2_R0"			 => GTM_MCS4_CH2_R0,
			"GTM_MCS4_CH2_R1"			 => GTM_MCS4_CH2_R1,
			"GTM_TIM0_CH5_IRQ_EN"			 => GTM_TIM0_CH5_IRQ_EN,
			"GTM_MCS4_CH2_R2"			 => GTM_MCS4_CH2_R2,
			"GTM_MCS4_CH2_R3"			 => GTM_MCS4_CH2_R3,
			"GTM_MCS4_CH2_R4"			 => GTM_MCS4_CH2_R4,
			"GTM_MCS4_CH2_R5"			 => GTM_MCS4_CH2_R5,
			"GTM_MCS4_CH2_R6"			 => GTM_MCS4_CH2_R6,
			"GTM_MCS4_CH2_R7"			 => GTM_MCS4_CH2_R7,
			"GTM_MCS4_CH2_CTRL"			 => GTM_MCS4_CH2_CTRL,
			"GTM_MCS4_CH2_ACB"			 => GTM_MCS4_CH2_ACB,
			"GTM_MCS4_CH2_MHB"			 => GTM_MCS4_CH2_MHB,
			"GTM_MCS4_CH2_PC"			 => GTM_MCS4_CH2_PC,
			"GTM_TIM0_CH5_IRQ_FORCINT"			 => GTM_TIM0_CH5_IRQ_FORCINT,
			"GTM_MCS4_CH2_IRQ_NOTIFY"			 => GTM_MCS4_CH2_IRQ_NOTIFY,
			"GTM_MCS4_CH2_IRQ_EN"			 => GTM_MCS4_CH2_IRQ_EN,
			"GTM_MCS4_CH2_IRQ_FORCINT"			 => GTM_MCS4_CH2_IRQ_FORCINT,
			"GTM_MCS4_CH2_IRQ_MODE"			 => GTM_MCS4_CH2_IRQ_MODE,
			"GTM_MCS4_CH2_EIRQ_EN"			 => GTM_MCS4_CH2_EIRQ_EN,
			"GTM_MCS4_CH3_R0"			 => GTM_MCS4_CH3_R0,
			"GTM_MCS4_CH3_R1"			 => GTM_MCS4_CH3_R1,
			"GTM_MCS4_CH3_R2"			 => GTM_MCS4_CH3_R2,
			"GTM_MCS4_CH3_R3"			 => GTM_MCS4_CH3_R3,
			"GTM_MCS4_CH3_R4"			 => GTM_MCS4_CH3_R4,
			"GTM_TIM0_CH5_IRQ_MODE"			 => GTM_TIM0_CH5_IRQ_MODE,
			"GTM_MCS4_CH3_R5"			 => GTM_MCS4_CH3_R5,
			"GTM_MCS4_CH3_R6"			 => GTM_MCS4_CH3_R6,
			"GTM_MCS4_CH3_R7"			 => GTM_MCS4_CH3_R7,
			"GTM_MCS4_CH3_CTRL"			 => GTM_MCS4_CH3_CTRL,
			"GTM_MCS4_CH3_ACB"			 => GTM_MCS4_CH3_ACB,
			"GTM_MCS4_CH3_MHB"			 => GTM_MCS4_CH3_MHB,
			"GTM_MCS4_CH3_PC"			 => GTM_MCS4_CH3_PC,
			"GTM_MCS4_CH3_IRQ_NOTIFY"			 => GTM_MCS4_CH3_IRQ_NOTIFY,
			"GTM_MCS4_CH3_IRQ_EN"			 => GTM_MCS4_CH3_IRQ_EN,
			"GTM_MCS4_CH3_IRQ_FORCINT"			 => GTM_MCS4_CH3_IRQ_FORCINT,
			"GTM_TIM0_CH5_EIRQ_EN"			 => GTM_TIM0_CH5_EIRQ_EN,
			"GTM_MCS4_CH3_IRQ_MODE"			 => GTM_MCS4_CH3_IRQ_MODE,
			"GTM_MCS4_CH3_EIRQ_EN"			 => GTM_MCS4_CH3_EIRQ_EN,
			"GTM_MCS4_CH4_R0"			 => GTM_MCS4_CH4_R0,
			"GTM_MCS4_CH4_R1"			 => GTM_MCS4_CH4_R1,
			"GTM_MCS4_CH4_R2"			 => GTM_MCS4_CH4_R2,
			"GTM_MCS4_CH4_R3"			 => GTM_MCS4_CH4_R3,
			"GTM_MCS4_CH4_R4"			 => GTM_MCS4_CH4_R4,
			"GTM_MCS4_CH4_R5"			 => GTM_MCS4_CH4_R5,
			"GTM_MCS4_CH4_R6"			 => GTM_MCS4_CH4_R6,
			"GTM_MCS4_CH4_R7"			 => GTM_MCS4_CH4_R7,
			"GTM_TIM0_CH6_GPR0"			 => GTM_TIM0_CH6_GPR0,
			"GTM_MCS4_CH4_CTRL"			 => GTM_MCS4_CH4_CTRL,
			"GTM_MCS4_CH4_ACB"			 => GTM_MCS4_CH4_ACB,
			"GTM_MCS4_CH4_MHB"			 => GTM_MCS4_CH4_MHB,
			"GTM_MCS4_CH4_PC"			 => GTM_MCS4_CH4_PC,
			"GTM_MCS4_CH4_IRQ_NOTIFY"			 => GTM_MCS4_CH4_IRQ_NOTIFY,
			"GTM_MCS4_CH4_IRQ_EN"			 => GTM_MCS4_CH4_IRQ_EN,
			"GTM_MCS4_CH4_IRQ_FORCINT"			 => GTM_MCS4_CH4_IRQ_FORCINT,
			"GTM_MCS4_CH4_IRQ_MODE"			 => GTM_MCS4_CH4_IRQ_MODE,
			"GTM_MCS4_CH4_EIRQ_EN"			 => GTM_MCS4_CH4_EIRQ_EN,
			"GTM_MCS4_CH5_R0"			 => GTM_MCS4_CH5_R0,
			"GTM_TIM0_CH6_GPR1"			 => GTM_TIM0_CH6_GPR1,
			"GTM_MCS4_CH5_R1"			 => GTM_MCS4_CH5_R1,
			"GTM_MCS4_CH5_R2"			 => GTM_MCS4_CH5_R2,
			"GTM_MCS4_CH5_R3"			 => GTM_MCS4_CH5_R3,
			"GTM_MCS4_CH5_R4"			 => GTM_MCS4_CH5_R4,
			"GTM_MCS4_CH5_R5"			 => GTM_MCS4_CH5_R5,
			"GTM_MCS4_CH5_R6"			 => GTM_MCS4_CH5_R6,
			"GTM_MCS4_CH5_R7"			 => GTM_MCS4_CH5_R7,
			"GTM_MCS4_CH5_CTRL"			 => GTM_MCS4_CH5_CTRL,
			"GTM_MCS4_CH5_ACB"			 => GTM_MCS4_CH5_ACB,
			"GTM_MCS4_CH5_MHB"			 => GTM_MCS4_CH5_MHB,
			"GTM_TIM0_CH6_CNT"			 => GTM_TIM0_CH6_CNT,
			"GTM_MCS4_CH5_PC"			 => GTM_MCS4_CH5_PC,
			"GTM_MCS4_CH5_IRQ_NOTIFY"			 => GTM_MCS4_CH5_IRQ_NOTIFY,
			"GTM_MCS4_CH5_IRQ_EN"			 => GTM_MCS4_CH5_IRQ_EN,
			"GTM_MCS4_CH5_IRQ_FORCINT"			 => GTM_MCS4_CH5_IRQ_FORCINT,
			"GTM_MCS4_CH5_IRQ_MODE"			 => GTM_MCS4_CH5_IRQ_MODE,
			"GTM_MCS4_CH5_EIRQ_EN"			 => GTM_MCS4_CH5_EIRQ_EN,
			"GTM_MCS4_CH6_R0"			 => GTM_MCS4_CH6_R0,
			"GTM_MCS4_CH6_R1"			 => GTM_MCS4_CH6_R1,
			"GTM_MCS4_CH6_R2"			 => GTM_MCS4_CH6_R2,
			"GTM_MCS4_CH6_R3"			 => GTM_MCS4_CH6_R3,
			"GTM_TIM0_CH6_ECNT"			 => GTM_TIM0_CH6_ECNT,
			"GTM_AEI_STA_XPT"			 => GTM_AEI_STA_XPT,
			"GTM_MCS4_CH6_R4"			 => GTM_MCS4_CH6_R4,
			"GTM_MCS4_CH6_R5"			 => GTM_MCS4_CH6_R5,
			"GTM_MCS4_CH6_R6"			 => GTM_MCS4_CH6_R6,
			"GTM_MCS4_CH6_R7"			 => GTM_MCS4_CH6_R7,
			"GTM_MCS4_CH6_CTRL"			 => GTM_MCS4_CH6_CTRL,
			"GTM_MCS4_CH6_ACB"			 => GTM_MCS4_CH6_ACB,
			"GTM_MCS4_CH6_MHB"			 => GTM_MCS4_CH6_MHB,
			"GTM_MCS4_CH6_PC"			 => GTM_MCS4_CH6_PC,
			"GTM_MCS4_CH6_IRQ_NOTIFY"			 => GTM_MCS4_CH6_IRQ_NOTIFY,
			"GTM_MCS4_CH6_IRQ_EN"			 => GTM_MCS4_CH6_IRQ_EN,
			"GTM_TIM0_CH6_CNTS"			 => GTM_TIM0_CH6_CNTS,
			"GTM_MCS4_CH6_IRQ_FORCINT"			 => GTM_MCS4_CH6_IRQ_FORCINT,
			"GTM_MCS4_CH6_IRQ_MODE"			 => GTM_MCS4_CH6_IRQ_MODE,
			"GTM_MCS4_CH6_EIRQ_EN"			 => GTM_MCS4_CH6_EIRQ_EN,
			"GTM_MCS4_CH7_R0"			 => GTM_MCS4_CH7_R0,
			"GTM_MCS4_CH7_R1"			 => GTM_MCS4_CH7_R1,
			"GTM_MCS4_CH7_R2"			 => GTM_MCS4_CH7_R2,
			"GTM_MCS4_CH7_R3"			 => GTM_MCS4_CH7_R3,
			"GTM_MCS4_CH7_R4"			 => GTM_MCS4_CH7_R4,
			"GTM_MCS4_CH7_R5"			 => GTM_MCS4_CH7_R5,
			"GTM_MCS4_CH7_R6"			 => GTM_MCS4_CH7_R6,
			"GTM_TIM0_CH6_TDUC"			 => GTM_TIM0_CH6_TDUC,
			"GTM_MCS4_CH7_R7"			 => GTM_MCS4_CH7_R7,
			"GTM_MCS4_CH7_CTRL"			 => GTM_MCS4_CH7_CTRL,
			"GTM_MCS4_CH7_ACB"			 => GTM_MCS4_CH7_ACB,
			"GTM_MCS4_CH7_MHB"			 => GTM_MCS4_CH7_MHB,
			"GTM_MCS4_CH7_PC"			 => GTM_MCS4_CH7_PC,
			"GTM_MCS4_CH7_IRQ_NOTIFY"			 => GTM_MCS4_CH7_IRQ_NOTIFY,
			"GTM_MCS4_CH7_IRQ_EN"			 => GTM_MCS4_CH7_IRQ_EN,
			"GTM_MCS4_CH7_IRQ_FORCINT"			 => GTM_MCS4_CH7_IRQ_FORCINT,
			"GTM_MCS4_CH7_IRQ_MODE"			 => GTM_MCS4_CH7_IRQ_MODE,
			"GTM_MCS4_CH7_EIRQ_EN"			 => GTM_MCS4_CH7_EIRQ_EN,
			"GTM_TIM0_CH6_TDUV"			 => GTM_TIM0_CH6_TDUV,
			"GTM_TIM0_CH6_FLT_RE"			 => GTM_TIM0_CH6_FLT_RE,
			"GTM_TIM0_CH6_FLT_FE"			 => GTM_TIM0_CH6_FLT_FE,
			"GTM_TIM0_CH6_CTRL"			 => GTM_TIM0_CH6_CTRL,
			"GTM_TIM0_CH6_ECTRL"			 => GTM_TIM0_CH6_ECTRL,
			"GTM_TIM0_CH6_IRQ_NOTIFY"			 => GTM_TIM0_CH6_IRQ_NOTIFY,
			"GTM_TIM0_CH6_IRQ_EN"			 => GTM_TIM0_CH6_IRQ_EN,
			"GTM_TIM0_CH6_IRQ_FORCINT"			 => GTM_TIM0_CH6_IRQ_FORCINT,
			"GTM_BRIDGE_MODE"			 => GTM_BRIDGE_MODE,
			"GTM_TIM0_CH6_IRQ_MODE"			 => GTM_TIM0_CH6_IRQ_MODE,
			"GTM_TIM0_CH6_EIRQ_EN"			 => GTM_TIM0_CH6_EIRQ_EN,
			"GTM_TIM0_CH7_GPR0"			 => GTM_TIM0_CH7_GPR0,
			"GTM_TIM0_CH7_GPR1"			 => GTM_TIM0_CH7_GPR1,
			"GTM_TIM0_CH7_CNT"			 => GTM_TIM0_CH7_CNT,
			"GTM_TIM0_CH7_ECNT"			 => GTM_TIM0_CH7_ECNT,
			"GTM_TIM0_CH7_CNTS"			 => GTM_TIM0_CH7_CNTS,
			"GTM_TIM0_CH7_TDUC"			 => GTM_TIM0_CH7_TDUC,
			"GTM_TIM0_CH7_TDUV"			 => GTM_TIM0_CH7_TDUV,
			"GTM_TIM0_CH7_FLT_RE"			 => GTM_TIM0_CH7_FLT_RE,
			"GTM_BRIDGE_PTR1"			 => GTM_BRIDGE_PTR1,
			"GTM_TIM0_CH7_FLT_FE"			 => GTM_TIM0_CH7_FLT_FE,
			"GTM_TIM0_CH7_CTRL"			 => GTM_TIM0_CH7_CTRL,
			"GTM_TIM0_CH7_ECTRL"			 => GTM_TIM0_CH7_ECTRL,
			"GTM_TIM0_CH7_IRQ_NOTIFY"			 => GTM_TIM0_CH7_IRQ_NOTIFY,
			"GTM_TIM0_CH7_IRQ_EN"			 => GTM_TIM0_CH7_IRQ_EN,
			"GTM_TIM0_CH7_IRQ_FORCINT"			 => GTM_TIM0_CH7_IRQ_FORCINT,
			"GTM_TIM0_CH7_IRQ_MODE"			 => GTM_TIM0_CH7_IRQ_MODE,
			"GTM_TIM0_CH7_EIRQ_EN"			 => GTM_TIM0_CH7_EIRQ_EN,
			"GTM_TIM1_CH0_GPR0"			 => GTM_TIM1_CH0_GPR0,
			"GTM_TIM1_CH0_GPR1"			 => GTM_TIM1_CH0_GPR1,
			"GTM_BRIDGE_PTR2"			 => GTM_BRIDGE_PTR2,
			"GTM_TIM1_CH0_CNT"			 => GTM_TIM1_CH0_CNT,
			"GTM_TIM1_CH0_ECNT"			 => GTM_TIM1_CH0_ECNT,
			"GTM_TIM1_CH0_CNTS"			 => GTM_TIM1_CH0_CNTS,
			"GTM_TIM1_CH0_TDUC"			 => GTM_TIM1_CH0_TDUC,
			"GTM_TIM1_CH0_TDUV"			 => GTM_TIM1_CH0_TDUV,
			"GTM_TIM1_CH0_FLT_RE"			 => GTM_TIM1_CH0_FLT_RE,
			"GTM_TIM1_CH0_FLT_FE"			 => GTM_TIM1_CH0_FLT_FE,
			"GTM_TIM1_CH0_CTRL"			 => GTM_TIM1_CH0_CTRL,
			"GTM_TIM1_CH0_ECTRL"			 => GTM_TIM1_CH0_ECTRL,
			"GTM_TIM1_CH0_IRQ_NOTIFY"			 => GTM_TIM1_CH0_IRQ_NOTIFY,
			"GTM_MCS_AEM_DIS"			 => GTM_MCS_AEM_DIS,
			"GTM_TIM1_CH0_IRQ_EN"			 => GTM_TIM1_CH0_IRQ_EN,
			"GTM_TIM1_CH0_IRQ_FORCINT"			 => GTM_TIM1_CH0_IRQ_FORCINT,
			"GTM_TIM1_CH0_IRQ_MODE"			 => GTM_TIM1_CH0_IRQ_MODE,
			"GTM_TIM1_CH0_EIRQ_EN"			 => GTM_TIM1_CH0_EIRQ_EN,
			"GTM_TIM1_INP_VAL"			 => GTM_TIM1_INP_VAL,
			"GTM_TIM1_IN_SRC"			 => GTM_TIM1_IN_SRC,
			"GTM_TIM1_RST"			 => GTM_TIM1_RST,
			"GTM_TIM1_CH1_GPR0"			 => GTM_TIM1_CH1_GPR0,
			"GTM_TIM1_CH1_GPR1"			 => GTM_TIM1_CH1_GPR1,
			"GTM_TIM1_CH1_CNT"			 => GTM_TIM1_CH1_CNT,
			"GTM_AUX_IN_SRC_TIM0"			 => GTM_AUX_IN_SRC_TIM0,
			"GTM_TIM1_CH1_ECNT"			 => GTM_TIM1_CH1_ECNT,
			"GTM_TIM1_CH1_CNTS"			 => GTM_TIM1_CH1_CNTS,
			"GTM_TIM1_CH1_TDUC"			 => GTM_TIM1_CH1_TDUC,
			"GTM_TIM1_CH1_TDUV"			 => GTM_TIM1_CH1_TDUV,
			"GTM_TIM1_CH1_FLT_RE"			 => GTM_TIM1_CH1_FLT_RE,
			"GTM_TIM1_CH1_FLT_FE"			 => GTM_TIM1_CH1_FLT_FE,
			"GTM_TIM1_CH1_CTRL"			 => GTM_TIM1_CH1_CTRL,
			"GTM_TIM1_CH1_ECTRL"			 => GTM_TIM1_CH1_ECTRL,
			"GTM_TIM1_CH1_IRQ_NOTIFY"			 => GTM_TIM1_CH1_IRQ_NOTIFY,
			"GTM_TIM1_CH1_IRQ_EN"			 => GTM_TIM1_CH1_IRQ_EN,
			"GTM_TIM1_CH1_IRQ_FORCINT"			 => GTM_TIM1_CH1_IRQ_FORCINT,
			"GTM_TIM1_CH1_IRQ_MODE"			 => GTM_TIM1_CH1_IRQ_MODE,
			"GTM_TIM1_CH1_EIRQ_EN"			 => GTM_TIM1_CH1_EIRQ_EN,
			"GTM_TIM1_CH2_GPR0"			 => GTM_TIM1_CH2_GPR0,
			"GTM_TIM1_CH2_GPR1"			 => GTM_TIM1_CH2_GPR1,
			"GTM_TIM1_CH2_CNT"			 => GTM_TIM1_CH2_CNT,
			"GTM_TIM1_CH2_ECNT"			 => GTM_TIM1_CH2_ECNT,
			"GTM_TIM1_CH2_CNTS"			 => GTM_TIM1_CH2_CNTS,
			"GTM_TIM1_CH2_TDUC"			 => GTM_TIM1_CH2_TDUC,
			"GTM_TIM1_CH2_TDUV"			 => GTM_TIM1_CH2_TDUV,
			"GTM_TIM1_CH2_FLT_RE"			 => GTM_TIM1_CH2_FLT_RE,
			"GTM_TIM1_CH2_FLT_FE"			 => GTM_TIM1_CH2_FLT_FE,
			"GTM_TIM1_CH2_CTRL"			 => GTM_TIM1_CH2_CTRL,
			"GTM_AUX_IN_SRC_TIM1"			 => GTM_AUX_IN_SRC_TIM1,
			"GTM_TIM1_CH2_ECTRL"			 => GTM_TIM1_CH2_ECTRL,
			"GTM_TIM1_CH2_IRQ_NOTIFY"			 => GTM_TIM1_CH2_IRQ_NOTIFY,
			"GTM_TIM1_CH2_IRQ_EN"			 => GTM_TIM1_CH2_IRQ_EN,
			"GTM_TIM1_CH2_IRQ_FORCINT"			 => GTM_TIM1_CH2_IRQ_FORCINT,
			"GTM_TIM1_CH2_IRQ_MODE"			 => GTM_TIM1_CH2_IRQ_MODE,
			"GTM_TIM1_CH2_EIRQ_EN"			 => GTM_TIM1_CH2_EIRQ_EN,
			"GTM_TIM1_CH3_GPR0"			 => GTM_TIM1_CH3_GPR0,
			"GTM_TIM1_CH3_GPR1"			 => GTM_TIM1_CH3_GPR1,
			"GTM_TIM1_CH3_CNT"			 => GTM_TIM1_CH3_CNT,
			"GTM_TIM1_CH3_ECNT"			 => GTM_TIM1_CH3_ECNT,
			"GTM_TIM1_CH3_CNTS"			 => GTM_TIM1_CH3_CNTS,
			"GTM_TIM1_CH3_TDUC"			 => GTM_TIM1_CH3_TDUC,
			"GTM_TIM1_CH3_TDUV"			 => GTM_TIM1_CH3_TDUV,
			"GTM_TIM1_CH3_FLT_RE"			 => GTM_TIM1_CH3_FLT_RE,
			"GTM_TIM1_CH3_FLT_FE"			 => GTM_TIM1_CH3_FLT_FE,
			"GTM_TIM1_CH3_CTRL"			 => GTM_TIM1_CH3_CTRL,
			"GTM_TIM1_CH3_ECTRL"			 => GTM_TIM1_CH3_ECTRL,
			"GTM_TIM1_CH3_IRQ_NOTIFY"			 => GTM_TIM1_CH3_IRQ_NOTIFY,
			"GTM_TIM1_CH3_IRQ_EN"			 => GTM_TIM1_CH3_IRQ_EN,
			"GTM_TIM1_CH3_IRQ_FORCINT"			 => GTM_TIM1_CH3_IRQ_FORCINT,
			"GTM_TIM1_CH3_IRQ_MODE"			 => GTM_TIM1_CH3_IRQ_MODE,
			"GTM_TIM1_CH3_EIRQ_EN"			 => GTM_TIM1_CH3_EIRQ_EN,
			"GTM_TIM1_CH4_GPR0"			 => GTM_TIM1_CH4_GPR0,
			"GTM_AUX_IN_SRC_TIM2"			 => GTM_AUX_IN_SRC_TIM2,
			"GTM_TIM1_CH4_GPR1"			 => GTM_TIM1_CH4_GPR1,
			"GTM_TIM1_CH4_CNT"			 => GTM_TIM1_CH4_CNT,
			"GTM_TIM1_CH4_ECNT"			 => GTM_TIM1_CH4_ECNT,
			"GTM_TIM1_CH4_CNTS"			 => GTM_TIM1_CH4_CNTS,
			"GTM_TIM1_CH4_TDUC"			 => GTM_TIM1_CH4_TDUC,
			"GTM_TIM1_CH4_TDUV"			 => GTM_TIM1_CH4_TDUV,
			"GTM_TIM1_CH4_FLT_RE"			 => GTM_TIM1_CH4_FLT_RE,
			"GTM_TIM1_CH4_FLT_FE"			 => GTM_TIM1_CH4_FLT_FE,
			"GTM_TIM1_CH4_CTRL"			 => GTM_TIM1_CH4_CTRL,
			"GTM_TIM1_CH4_ECTRL"			 => GTM_TIM1_CH4_ECTRL,
			"GTM_TIM1_CH4_IRQ_NOTIFY"			 => GTM_TIM1_CH4_IRQ_NOTIFY,
			"GTM_TIM1_CH4_IRQ_EN"			 => GTM_TIM1_CH4_IRQ_EN,
			"GTM_TIM1_CH4_IRQ_FORCINT"			 => GTM_TIM1_CH4_IRQ_FORCINT,
			"GTM_TIM1_CH4_IRQ_MODE"			 => GTM_TIM1_CH4_IRQ_MODE,
			"GTM_TIM1_CH4_EIRQ_EN"			 => GTM_TIM1_CH4_EIRQ_EN,
			"GTM_TIM1_CH5_GPR0"			 => GTM_TIM1_CH5_GPR0,
			"GTM_TIM1_CH5_GPR1"			 => GTM_TIM1_CH5_GPR1,
			"GTM_TIM1_CH5_CNT"			 => GTM_TIM1_CH5_CNT,
			"GTM_TIM1_CH5_ECNT"			 => GTM_TIM1_CH5_ECNT,
			"GTM_TIM1_CH5_CNTS"			 => GTM_TIM1_CH5_CNTS,
			"GTM_TIM1_CH5_TDUC"			 => GTM_TIM1_CH5_TDUC,
			"GTM_TIM1_CH5_TDUV"			 => GTM_TIM1_CH5_TDUV,
			"GTM_TIM1_CH5_FLT_RE"			 => GTM_TIM1_CH5_FLT_RE,
			"GTM_TIM1_CH5_FLT_FE"			 => GTM_TIM1_CH5_FLT_FE,
			"GTM_AUX_IN_SRC_TIM3"			 => GTM_AUX_IN_SRC_TIM3,
			"GTM_TIM1_CH5_CTRL"			 => GTM_TIM1_CH5_CTRL,
			"GTM_TIM1_CH5_ECTRL"			 => GTM_TIM1_CH5_ECTRL,
			"GTM_TIM1_CH5_IRQ_NOTIFY"			 => GTM_TIM1_CH5_IRQ_NOTIFY,
			"GTM_TIM1_CH5_IRQ_EN"			 => GTM_TIM1_CH5_IRQ_EN,
			"GTM_TIM1_CH5_IRQ_FORCINT"			 => GTM_TIM1_CH5_IRQ_FORCINT,
			"GTM_TIM1_CH5_IRQ_MODE"			 => GTM_TIM1_CH5_IRQ_MODE,
			"GTM_TIM1_CH5_EIRQ_EN"			 => GTM_TIM1_CH5_EIRQ_EN,
			"GTM_TIM1_CH6_GPR0"			 => GTM_TIM1_CH6_GPR0,
			"GTM_TIM1_CH6_GPR1"			 => GTM_TIM1_CH6_GPR1,
			"GTM_TIM1_CH6_CNT"			 => GTM_TIM1_CH6_CNT,
			"GTM_TIM1_CH6_ECNT"			 => GTM_TIM1_CH6_ECNT,
			"GTM_TIM1_CH6_CNTS"			 => GTM_TIM1_CH6_CNTS,
			"GTM_TIM1_CH6_TDUC"			 => GTM_TIM1_CH6_TDUC,
			"GTM_TIM1_CH6_TDUV"			 => GTM_TIM1_CH6_TDUV,
			"GTM_TIM1_CH6_FLT_RE"			 => GTM_TIM1_CH6_FLT_RE,
			"GTM_TIM1_CH6_FLT_FE"			 => GTM_TIM1_CH6_FLT_FE,
			"GTM_TIM1_CH6_CTRL"			 => GTM_TIM1_CH6_CTRL,
			"GTM_TIM1_CH6_ECTRL"			 => GTM_TIM1_CH6_ECTRL,
			"GTM_TIM1_CH6_IRQ_NOTIFY"			 => GTM_TIM1_CH6_IRQ_NOTIFY,
			"GTM_TIM1_CH6_IRQ_EN"			 => GTM_TIM1_CH6_IRQ_EN,
			"GTM_TIM1_CH6_IRQ_FORCINT"			 => GTM_TIM1_CH6_IRQ_FORCINT,
			"GTM_TIM1_CH6_IRQ_MODE"			 => GTM_TIM1_CH6_IRQ_MODE,
			"GTM_TIM1_CH6_EIRQ_EN"			 => GTM_TIM1_CH6_EIRQ_EN,
			"GTM_AUX_IN_SRC_TIM4"			 => GTM_AUX_IN_SRC_TIM4,
			"GTM_TIM1_CH7_GPR0"			 => GTM_TIM1_CH7_GPR0,
			"GTM_TIM1_CH7_GPR1"			 => GTM_TIM1_CH7_GPR1,
			"GTM_TIM1_CH7_CNT"			 => GTM_TIM1_CH7_CNT,
			"GTM_TIM1_CH7_ECNT"			 => GTM_TIM1_CH7_ECNT,
			"GTM_TIM1_CH7_CNTS"			 => GTM_TIM1_CH7_CNTS,
			"GTM_TIM1_CH7_TDUC"			 => GTM_TIM1_CH7_TDUC,
			"GTM_TIM1_CH7_TDUV"			 => GTM_TIM1_CH7_TDUV,
			"GTM_TIM1_CH7_FLT_RE"			 => GTM_TIM1_CH7_FLT_RE,
			"GTM_TIM1_CH7_FLT_FE"			 => GTM_TIM1_CH7_FLT_FE,
			"GTM_TIM1_CH7_CTRL"			 => GTM_TIM1_CH7_CTRL,
			"GTM_TIM1_CH7_ECTRL"			 => GTM_TIM1_CH7_ECTRL,
			"GTM_TIM1_CH7_IRQ_NOTIFY"			 => GTM_TIM1_CH7_IRQ_NOTIFY,
			"GTM_TIM1_CH7_IRQ_EN"			 => GTM_TIM1_CH7_IRQ_EN,
			"GTM_TIM1_CH7_IRQ_FORCINT"			 => GTM_TIM1_CH7_IRQ_FORCINT,
			"GTM_TIM1_CH7_IRQ_MODE"			 => GTM_TIM1_CH7_IRQ_MODE,
			"GTM_TIM1_CH7_EIRQ_EN"			 => GTM_TIM1_CH7_EIRQ_EN,
			"GTM_TIM2_CH0_GPR0"			 => GTM_TIM2_CH0_GPR0,
			"GTM_TIM2_CH0_GPR1"			 => GTM_TIM2_CH0_GPR1,
			"GTM_TIM2_CH0_CNT"			 => GTM_TIM2_CH0_CNT,
			"GTM_TIM2_CH0_ECNT"			 => GTM_TIM2_CH0_ECNT,
			"GTM_TIM2_CH0_CNTS"			 => GTM_TIM2_CH0_CNTS,
			"GTM_TIM2_CH0_TDUC"			 => GTM_TIM2_CH0_TDUC,
			"GTM_TIM2_CH0_TDUV"			 => GTM_TIM2_CH0_TDUV,
			"GTM_AUX_IN_SRC_TIM5"			 => GTM_AUX_IN_SRC_TIM5,
			"GTM_TIM2_CH0_FLT_RE"			 => GTM_TIM2_CH0_FLT_RE,
			"GTM_TIM2_CH0_FLT_FE"			 => GTM_TIM2_CH0_FLT_FE,
			"GTM_TIM2_CH0_CTRL"			 => GTM_TIM2_CH0_CTRL,
			"GTM_TIM2_CH0_ECTRL"			 => GTM_TIM2_CH0_ECTRL,
			"GTM_TIM2_CH0_IRQ_NOTIFY"			 => GTM_TIM2_CH0_IRQ_NOTIFY,
			"GTM_TIM2_CH0_IRQ_EN"			 => GTM_TIM2_CH0_IRQ_EN,
			"GTM_TIM2_CH0_IRQ_FORCINT"			 => GTM_TIM2_CH0_IRQ_FORCINT,
			"GTM_TIM2_CH0_IRQ_MODE"			 => GTM_TIM2_CH0_IRQ_MODE,
			"GTM_TIM2_CH0_EIRQ_EN"			 => GTM_TIM2_CH0_EIRQ_EN,
			"GTM_TIM2_INP_VAL"			 => GTM_TIM2_INP_VAL,
			"GTM_TIM2_IN_SRC"			 => GTM_TIM2_IN_SRC,
			"GTM_TIM2_RST"			 => GTM_TIM2_RST,
			"GTM_TIM2_CH1_GPR0"			 => GTM_TIM2_CH1_GPR0,
			"GTM_TIM2_CH1_GPR1"			 => GTM_TIM2_CH1_GPR1,
			"GTM_TIM2_CH1_CNT"			 => GTM_TIM2_CH1_CNT,
			"GTM_TIM2_CH1_ECNT"			 => GTM_TIM2_CH1_ECNT,
			"GTM_TIM2_CH1_CNTS"			 => GTM_TIM2_CH1_CNTS,
			"GTM_TIM2_CH1_TDUC"			 => GTM_TIM2_CH1_TDUC,
			"GTM_TIM2_CH1_TDUV"			 => GTM_TIM2_CH1_TDUV,
			"GTM_TIM2_CH1_FLT_RE"			 => GTM_TIM2_CH1_FLT_RE,
			"GTM_TIM2_CH1_FLT_FE"			 => GTM_TIM2_CH1_FLT_FE,
			"GTM_TIM2_CH1_CTRL"			 => GTM_TIM2_CH1_CTRL,
			"GTM_TIM2_CH1_ECTRL"			 => GTM_TIM2_CH1_ECTRL,
			"GTM_TIM2_CH1_IRQ_NOTIFY"			 => GTM_TIM2_CH1_IRQ_NOTIFY,
			"GTM_EXT_CAP_EN0"			 => GTM_EXT_CAP_EN0,
			"GTM_TIM2_CH1_IRQ_EN"			 => GTM_TIM2_CH1_IRQ_EN,
			"GTM_TIM2_CH1_IRQ_FORCINT"			 => GTM_TIM2_CH1_IRQ_FORCINT,
			"GTM_TIM2_CH1_IRQ_MODE"			 => GTM_TIM2_CH1_IRQ_MODE,
			"GTM_TIM2_CH1_EIRQ_EN"			 => GTM_TIM2_CH1_EIRQ_EN,
			"GTM_TIM2_CH2_GPR0"			 => GTM_TIM2_CH2_GPR0,
			"GTM_TIM2_CH2_GPR1"			 => GTM_TIM2_CH2_GPR1,
			"GTM_TIM2_CH2_CNT"			 => GTM_TIM2_CH2_CNT,
			"GTM_TIM2_CH2_ECNT"			 => GTM_TIM2_CH2_ECNT,
			"GTM_TIM2_CH2_CNTS"			 => GTM_TIM2_CH2_CNTS,
			"GTM_TIM2_CH2_TDUC"			 => GTM_TIM2_CH2_TDUC,
			"GTM_TIM2_CH2_TDUV"			 => GTM_TIM2_CH2_TDUV,
			"GTM_TIM2_CH2_FLT_RE"			 => GTM_TIM2_CH2_FLT_RE,
			"GTM_TIM2_CH2_FLT_FE"			 => GTM_TIM2_CH2_FLT_FE,
			"GTM_TIM2_CH2_CTRL"			 => GTM_TIM2_CH2_CTRL,
			"GTM_TIM2_CH2_ECTRL"			 => GTM_TIM2_CH2_ECTRL,
			"GTM_TIM2_CH2_IRQ_NOTIFY"			 => GTM_TIM2_CH2_IRQ_NOTIFY,
			"GTM_TIM2_CH2_IRQ_EN"			 => GTM_TIM2_CH2_IRQ_EN,
			"GTM_TIM2_CH2_IRQ_FORCINT"			 => GTM_TIM2_CH2_IRQ_FORCINT,
			"GTM_TIM2_CH2_IRQ_MODE"			 => GTM_TIM2_CH2_IRQ_MODE,
			"GTM_TIM2_CH2_EIRQ_EN"			 => GTM_TIM2_CH2_EIRQ_EN,
			"GTM_TIM2_CH3_GPR0"			 => GTM_TIM2_CH3_GPR0,
			"GTM_TIM2_CH3_GPR1"			 => GTM_TIM2_CH3_GPR1,
			"GTM_TIM2_CH3_CNT"			 => GTM_TIM2_CH3_CNT,
			"GTM_EXT_CAP_EN1"			 => GTM_EXT_CAP_EN1,
			"GTM_TIM2_CH3_ECNT"			 => GTM_TIM2_CH3_ECNT,
			"GTM_TIM2_CH3_CNTS"			 => GTM_TIM2_CH3_CNTS,
			"GTM_TIM2_CH3_TDUC"			 => GTM_TIM2_CH3_TDUC,
			"GTM_TIM2_CH3_TDUV"			 => GTM_TIM2_CH3_TDUV,
			"GTM_TIM2_CH3_FLT_RE"			 => GTM_TIM2_CH3_FLT_RE,
			"GTM_TIM2_CH3_FLT_FE"			 => GTM_TIM2_CH3_FLT_FE,
			"GTM_TIM2_CH3_CTRL"			 => GTM_TIM2_CH3_CTRL,
			"GTM_TIM2_CH3_ECTRL"			 => GTM_TIM2_CH3_ECTRL,
			"GTM_TIM2_CH3_IRQ_NOTIFY"			 => GTM_TIM2_CH3_IRQ_NOTIFY,
			"GTM_TIM2_CH3_IRQ_EN"			 => GTM_TIM2_CH3_IRQ_EN,
			"GTM_TIM2_CH3_IRQ_FORCINT"			 => GTM_TIM2_CH3_IRQ_FORCINT,
			"GTM_TIM2_CH3_IRQ_MODE"			 => GTM_TIM2_CH3_IRQ_MODE,
			"GTM_TIM2_CH3_EIRQ_EN"			 => GTM_TIM2_CH3_EIRQ_EN,
			"GTM_TIM2_CH4_GPR0"			 => GTM_TIM2_CH4_GPR0,
			"GTM_TIM2_CH4_GPR1"			 => GTM_TIM2_CH4_GPR1,
			"GTM_TIM2_CH4_CNT"			 => GTM_TIM2_CH4_CNT,
			"GTM_TIM2_CH4_ECNT"			 => GTM_TIM2_CH4_ECNT,
			"GTM_TIM2_CH4_CNTS"			 => GTM_TIM2_CH4_CNTS,
			"GTM_TIM2_CH4_TDUC"			 => GTM_TIM2_CH4_TDUC,
			"GTM_TIM2_CH4_TDUV"			 => GTM_TIM2_CH4_TDUV,
			"GTM_TIM2_CH4_FLT_RE"			 => GTM_TIM2_CH4_FLT_RE,
			"GTM_TIM2_CH4_FLT_FE"			 => GTM_TIM2_CH4_FLT_FE,
			"GTM_TIM2_CH4_CTRL"			 => GTM_TIM2_CH4_CTRL,
			"GTM_EXT_CAP_EN2"			 => GTM_EXT_CAP_EN2,
			"GTM_TIM2_CH4_ECTRL"			 => GTM_TIM2_CH4_ECTRL,
			"GTM_TIM2_CH4_IRQ_NOTIFY"			 => GTM_TIM2_CH4_IRQ_NOTIFY,
			"GTM_TIM2_CH4_IRQ_EN"			 => GTM_TIM2_CH4_IRQ_EN,
			"GTM_TIM2_CH4_IRQ_FORCINT"			 => GTM_TIM2_CH4_IRQ_FORCINT,
			"GTM_TIM2_CH4_IRQ_MODE"			 => GTM_TIM2_CH4_IRQ_MODE,
			"GTM_TIM2_CH4_EIRQ_EN"			 => GTM_TIM2_CH4_EIRQ_EN,
			"GTM_TIM2_CH5_GPR0"			 => GTM_TIM2_CH5_GPR0,
			"GTM_TIM2_CH5_GPR1"			 => GTM_TIM2_CH5_GPR1,
			"GTM_TIM2_CH5_CNT"			 => GTM_TIM2_CH5_CNT,
			"GTM_TIM2_CH5_ECNT"			 => GTM_TIM2_CH5_ECNT,
			"GTM_TIM2_CH5_CNTS"			 => GTM_TIM2_CH5_CNTS,
			"GTM_TIM2_CH5_TDUC"			 => GTM_TIM2_CH5_TDUC,
			"GTM_TIM2_CH5_TDUV"			 => GTM_TIM2_CH5_TDUV,
			"GTM_TIM2_CH5_FLT_RE"			 => GTM_TIM2_CH5_FLT_RE,
			"GTM_TIM2_CH5_FLT_FE"			 => GTM_TIM2_CH5_FLT_FE,
			"GTM_TIM2_CH5_CTRL"			 => GTM_TIM2_CH5_CTRL,
			"GTM_TIM2_CH5_ECTRL"			 => GTM_TIM2_CH5_ECTRL,
			"GTM_TIM2_CH5_IRQ_NOTIFY"			 => GTM_TIM2_CH5_IRQ_NOTIFY,
			"GTM_TIM2_CH5_IRQ_EN"			 => GTM_TIM2_CH5_IRQ_EN,
			"GTM_TIM2_CH5_IRQ_FORCINT"			 => GTM_TIM2_CH5_IRQ_FORCINT,
			"GTM_TIM2_CH5_IRQ_MODE"			 => GTM_TIM2_CH5_IRQ_MODE,
			"GTM_TIM2_CH5_EIRQ_EN"			 => GTM_TIM2_CH5_EIRQ_EN,
			"GTM_TIM2_CH6_GPR0"			 => GTM_TIM2_CH6_GPR0,
			"GTM_TIM2_CH6_GPR1"			 => GTM_TIM2_CH6_GPR1,
			"GTM_EXT_CAP_EN3"			 => GTM_EXT_CAP_EN3,
			"GTM_TIM2_CH6_CNT"			 => GTM_TIM2_CH6_CNT,
			"GTM_TIM2_CH6_ECNT"			 => GTM_TIM2_CH6_ECNT,
			"GTM_TIM2_CH6_CNTS"			 => GTM_TIM2_CH6_CNTS,
			"GTM_TIM2_CH6_TDUC"			 => GTM_TIM2_CH6_TDUC,
			"GTM_TIM2_CH6_TDUV"			 => GTM_TIM2_CH6_TDUV,
			"GTM_TIM2_CH6_FLT_RE"			 => GTM_TIM2_CH6_FLT_RE,
			"GTM_TIM2_CH6_FLT_FE"			 => GTM_TIM2_CH6_FLT_FE,
			"GTM_TIM2_CH6_CTRL"			 => GTM_TIM2_CH6_CTRL,
			"GTM_TIM2_CH6_ECTRL"			 => GTM_TIM2_CH6_ECTRL,
			"GTM_TIM2_CH6_IRQ_NOTIFY"			 => GTM_TIM2_CH6_IRQ_NOTIFY,
			"GTM_TIM2_CH6_IRQ_EN"			 => GTM_TIM2_CH6_IRQ_EN,
			"GTM_TIM2_CH6_IRQ_FORCINT"			 => GTM_TIM2_CH6_IRQ_FORCINT,
			"GTM_TIM2_CH6_IRQ_MODE"			 => GTM_TIM2_CH6_IRQ_MODE,
			"GTM_TIM2_CH6_EIRQ_EN"			 => GTM_TIM2_CH6_EIRQ_EN,
			"GTM_TIM2_CH7_GPR0"			 => GTM_TIM2_CH7_GPR0,
			"GTM_TIM2_CH7_GPR1"			 => GTM_TIM2_CH7_GPR1,
			"GTM_TIM2_CH7_CNT"			 => GTM_TIM2_CH7_CNT,
			"GTM_TIM2_CH7_ECNT"			 => GTM_TIM2_CH7_ECNT,
			"GTM_TIM2_CH7_CNTS"			 => GTM_TIM2_CH7_CNTS,
			"GTM_TIM2_CH7_TDUC"			 => GTM_TIM2_CH7_TDUC,
			"GTM_TIM2_CH7_TDUV"			 => GTM_TIM2_CH7_TDUV,
			"GTM_TIM2_CH7_FLT_RE"			 => GTM_TIM2_CH7_FLT_RE,
			"GTM_TIM2_CH7_FLT_FE"			 => GTM_TIM2_CH7_FLT_FE,
			"GTM_EXT_CAP_EN4"			 => GTM_EXT_CAP_EN4,
			"GTM_TIM2_CH7_CTRL"			 => GTM_TIM2_CH7_CTRL,
			"GTM_TIM2_CH7_ECTRL"			 => GTM_TIM2_CH7_ECTRL,
			"GTM_TIM2_CH7_IRQ_NOTIFY"			 => GTM_TIM2_CH7_IRQ_NOTIFY,
			"GTM_TIM2_CH7_IRQ_EN"			 => GTM_TIM2_CH7_IRQ_EN,
			"GTM_TIM2_CH7_IRQ_FORCINT"			 => GTM_TIM2_CH7_IRQ_FORCINT,
			"GTM_TIM2_CH7_IRQ_MODE"			 => GTM_TIM2_CH7_IRQ_MODE,
			"GTM_TIM2_CH7_EIRQ_EN"			 => GTM_TIM2_CH7_EIRQ_EN,
			"GTM_TIM3_CH0_GPR0"			 => GTM_TIM3_CH0_GPR0,
			"GTM_TIM3_CH0_GPR1"			 => GTM_TIM3_CH0_GPR1,
			"GTM_TIM3_CH0_CNT"			 => GTM_TIM3_CH0_CNT,
			"GTM_TIM3_CH0_ECNT"			 => GTM_TIM3_CH0_ECNT,
			"GTM_TIM3_CH0_CNTS"			 => GTM_TIM3_CH0_CNTS,
			"GTM_TIM3_CH0_TDUC"			 => GTM_TIM3_CH0_TDUC,
			"GTM_TIM3_CH0_TDUV"			 => GTM_TIM3_CH0_TDUV,
			"GTM_TIM3_CH0_FLT_RE"			 => GTM_TIM3_CH0_FLT_RE,
			"GTM_TIM3_CH0_FLT_FE"			 => GTM_TIM3_CH0_FLT_FE,
			"GTM_TIM3_CH0_CTRL"			 => GTM_TIM3_CH0_CTRL,
			"GTM_TIM3_CH0_ECTRL"			 => GTM_TIM3_CH0_ECTRL,
			"GTM_TIM3_CH0_IRQ_NOTIFY"			 => GTM_TIM3_CH0_IRQ_NOTIFY,
			"GTM_TIM3_CH0_IRQ_EN"			 => GTM_TIM3_CH0_IRQ_EN,
			"GTM_TIM3_CH0_IRQ_FORCINT"			 => GTM_TIM3_CH0_IRQ_FORCINT,
			"GTM_TIM3_CH0_IRQ_MODE"			 => GTM_TIM3_CH0_IRQ_MODE,
			"GTM_TIM3_CH0_EIRQ_EN"			 => GTM_TIM3_CH0_EIRQ_EN,
			"GTM_OUT_TOM0"			 => GTM_OUT_TOM0,
			"GTM_TIM3_INP_VAL"			 => GTM_TIM3_INP_VAL,
			"GTM_TIM3_IN_SRC"			 => GTM_TIM3_IN_SRC,
			"GTM_TIM3_RST"			 => GTM_TIM3_RST,
			"GTM_TIM3_CH1_GPR0"			 => GTM_TIM3_CH1_GPR0,
			"GTM_TIM3_CH1_GPR1"			 => GTM_TIM3_CH1_GPR1,
			"GTM_TIM3_CH1_CNT"			 => GTM_TIM3_CH1_CNT,
			"GTM_TIM3_CH1_ECNT"			 => GTM_TIM3_CH1_ECNT,
			"GTM_TIM3_CH1_CNTS"			 => GTM_TIM3_CH1_CNTS,
			"GTM_TIM3_CH1_TDUC"			 => GTM_TIM3_CH1_TDUC,
			"GTM_TIM3_CH1_TDUV"			 => GTM_TIM3_CH1_TDUV,
			"GTM_TIM3_CH1_FLT_RE"			 => GTM_TIM3_CH1_FLT_RE,
			"GTM_TIM3_CH1_FLT_FE"			 => GTM_TIM3_CH1_FLT_FE,
			"GTM_TIM3_CH1_CTRL"			 => GTM_TIM3_CH1_CTRL,
			"GTM_TIM3_CH1_ECTRL"			 => GTM_TIM3_CH1_ECTRL,
			"GTM_TIM3_CH1_IRQ_NOTIFY"			 => GTM_TIM3_CH1_IRQ_NOTIFY,
			"GTM_TIM3_CH1_IRQ_EN"			 => GTM_TIM3_CH1_IRQ_EN,
			"GTM_TIM3_CH1_IRQ_FORCINT"			 => GTM_TIM3_CH1_IRQ_FORCINT,
			"GTM_TIM3_CH1_IRQ_MODE"			 => GTM_TIM3_CH1_IRQ_MODE,
			"GTM_TIM3_CH1_EIRQ_EN"			 => GTM_TIM3_CH1_EIRQ_EN,
			"GTM_TIM3_CH2_GPR0"			 => GTM_TIM3_CH2_GPR0,
			"GTM_TIM3_CH2_GPR1"			 => GTM_TIM3_CH2_GPR1,
			"GTM_TIM3_CH2_CNT"			 => GTM_TIM3_CH2_CNT,
			"GTM_TIM3_CH2_ECNT"			 => GTM_TIM3_CH2_ECNT,
			"GTM_TIM3_CH2_CNTS"			 => GTM_TIM3_CH2_CNTS,
			"GTM_OUT_TOM1"			 => GTM_OUT_TOM1,
			"GTM_TIM3_CH2_TDUC"			 => GTM_TIM3_CH2_TDUC,
			"GTM_TIM3_CH2_TDUV"			 => GTM_TIM3_CH2_TDUV,
			"GTM_TIM3_CH2_FLT_RE"			 => GTM_TIM3_CH2_FLT_RE,
			"GTM_TIM3_CH2_FLT_FE"			 => GTM_TIM3_CH2_FLT_FE,
			"GTM_TIM3_CH2_CTRL"			 => GTM_TIM3_CH2_CTRL,
			"GTM_TIM3_CH2_ECTRL"			 => GTM_TIM3_CH2_ECTRL,
			"GTM_TIM3_CH2_IRQ_NOTIFY"			 => GTM_TIM3_CH2_IRQ_NOTIFY,
			"GTM_TIM3_CH2_IRQ_EN"			 => GTM_TIM3_CH2_IRQ_EN,
			"GTM_TIM3_CH2_IRQ_FORCINT"			 => GTM_TIM3_CH2_IRQ_FORCINT,
			"GTM_TIM3_CH2_IRQ_MODE"			 => GTM_TIM3_CH2_IRQ_MODE,
			"GTM_TIM3_CH2_EIRQ_EN"			 => GTM_TIM3_CH2_EIRQ_EN,
			"GTM_TIM3_CH3_GPR0"			 => GTM_TIM3_CH3_GPR0,
			"GTM_TIM3_CH3_GPR1"			 => GTM_TIM3_CH3_GPR1,
			"GTM_TIM3_CH3_CNT"			 => GTM_TIM3_CH3_CNT,
			"GTM_TIM3_CH3_ECNT"			 => GTM_TIM3_CH3_ECNT,
			"GTM_TIM3_CH3_CNTS"			 => GTM_TIM3_CH3_CNTS,
			"GTM_TIM3_CH3_TDUC"			 => GTM_TIM3_CH3_TDUC,
			"GTM_TIM3_CH3_TDUV"			 => GTM_TIM3_CH3_TDUV,
			"GTM_TIM3_CH3_FLT_RE"			 => GTM_TIM3_CH3_FLT_RE,
			"GTM_TIM3_CH3_FLT_FE"			 => GTM_TIM3_CH3_FLT_FE,
			"GTM_TIM3_CH3_CTRL"			 => GTM_TIM3_CH3_CTRL,
			"GTM_TIM3_CH3_ECTRL"			 => GTM_TIM3_CH3_ECTRL,
			"GTM_TIM3_CH3_IRQ_NOTIFY"			 => GTM_TIM3_CH3_IRQ_NOTIFY,
			"GTM_OUT_TOM2"			 => GTM_OUT_TOM2,
			"GTM_TIM3_CH3_IRQ_EN"			 => GTM_TIM3_CH3_IRQ_EN,
			"GTM_TIM3_CH3_IRQ_FORCINT"			 => GTM_TIM3_CH3_IRQ_FORCINT,
			"GTM_TIM3_CH3_IRQ_MODE"			 => GTM_TIM3_CH3_IRQ_MODE,
			"GTM_TIM3_CH3_EIRQ_EN"			 => GTM_TIM3_CH3_EIRQ_EN,
			"GTM_TIM3_CH4_GPR0"			 => GTM_TIM3_CH4_GPR0,
			"GTM_TIM3_CH4_GPR1"			 => GTM_TIM3_CH4_GPR1,
			"GTM_TIM3_CH4_CNT"			 => GTM_TIM3_CH4_CNT,
			"GTM_TIM3_CH4_ECNT"			 => GTM_TIM3_CH4_ECNT,
			"GTM_TIM3_CH4_CNTS"			 => GTM_TIM3_CH4_CNTS,
			"GTM_TIM3_CH4_TDUC"			 => GTM_TIM3_CH4_TDUC,
			"GTM_TIM3_CH4_TDUV"			 => GTM_TIM3_CH4_TDUV,
			"GTM_TIM3_CH4_FLT_RE"			 => GTM_TIM3_CH4_FLT_RE,
			"GTM_TIM3_CH4_FLT_FE"			 => GTM_TIM3_CH4_FLT_FE,
			"GTM_TIM3_CH4_CTRL"			 => GTM_TIM3_CH4_CTRL,
			"GTM_TIM3_CH4_ECTRL"			 => GTM_TIM3_CH4_ECTRL,
			"GTM_TIM3_CH4_IRQ_NOTIFY"			 => GTM_TIM3_CH4_IRQ_NOTIFY,
			"GTM_TIM3_CH4_IRQ_EN"			 => GTM_TIM3_CH4_IRQ_EN,
			"GTM_TIM3_CH4_IRQ_FORCINT"			 => GTM_TIM3_CH4_IRQ_FORCINT,
			"GTM_TIM3_CH4_IRQ_MODE"			 => GTM_TIM3_CH4_IRQ_MODE,
			"GTM_TIM3_CH4_EIRQ_EN"			 => GTM_TIM3_CH4_EIRQ_EN,
			"GTM_TIM3_CH5_GPR0"			 => GTM_TIM3_CH5_GPR0,
			"GTM_TIM3_CH5_GPR1"			 => GTM_TIM3_CH5_GPR1,
			"GTM_TIM3_CH5_CNT"			 => GTM_TIM3_CH5_CNT,
			"GTM_OUT_ATOM0"			 => GTM_OUT_ATOM0,
			"GTM_TIM3_CH5_ECNT"			 => GTM_TIM3_CH5_ECNT,
			"GTM_TIM3_CH5_CNTS"			 => GTM_TIM3_CH5_CNTS,
			"GTM_TIM3_CH5_TDUC"			 => GTM_TIM3_CH5_TDUC,
			"GTM_TIM3_CH5_TDUV"			 => GTM_TIM3_CH5_TDUV,
			"GTM_TIM3_CH5_FLT_RE"			 => GTM_TIM3_CH5_FLT_RE,
			"GTM_TIM3_CH5_FLT_FE"			 => GTM_TIM3_CH5_FLT_FE,
			"GTM_TIM3_CH5_CTRL"			 => GTM_TIM3_CH5_CTRL,
			"GTM_TIM3_CH5_ECTRL"			 => GTM_TIM3_CH5_ECTRL,
			"GTM_TIM3_CH5_IRQ_NOTIFY"			 => GTM_TIM3_CH5_IRQ_NOTIFY,
			"GTM_TIM3_CH5_IRQ_EN"			 => GTM_TIM3_CH5_IRQ_EN,
			"GTM_TIM3_CH5_IRQ_FORCINT"			 => GTM_TIM3_CH5_IRQ_FORCINT,
			"GTM_TIM3_CH5_IRQ_MODE"			 => GTM_TIM3_CH5_IRQ_MODE,
			"GTM_TIM3_CH5_EIRQ_EN"			 => GTM_TIM3_CH5_EIRQ_EN,
			"GTM_TIM3_CH6_GPR0"			 => GTM_TIM3_CH6_GPR0,
			"GTM_TIM3_CH6_GPR1"			 => GTM_TIM3_CH6_GPR1,
			"GTM_TIM3_CH6_CNT"			 => GTM_TIM3_CH6_CNT,
			"GTM_TIM3_CH6_ECNT"			 => GTM_TIM3_CH6_ECNT,
			"GTM_TIM3_CH6_CNTS"			 => GTM_TIM3_CH6_CNTS,
			"GTM_TIM3_CH6_TDUC"			 => GTM_TIM3_CH6_TDUC,
			"GTM_TIM3_CH6_TDUV"			 => GTM_TIM3_CH6_TDUV,
			"GTM_TIM3_CH6_FLT_RE"			 => GTM_TIM3_CH6_FLT_RE,
			"GTM_TIM3_CH6_FLT_FE"			 => GTM_TIM3_CH6_FLT_FE,
			"GTM_TIM3_CH6_CTRL"			 => GTM_TIM3_CH6_CTRL,
			"GTM_TIM3_CH6_ECTRL"			 => GTM_TIM3_CH6_ECTRL,
			"GTM_OUT_ATOM2"			 => GTM_OUT_ATOM2,
			"GTM_TIM3_CH6_IRQ_NOTIFY"			 => GTM_TIM3_CH6_IRQ_NOTIFY,
			"GTM_TIM3_CH6_IRQ_EN"			 => GTM_TIM3_CH6_IRQ_EN,
			"GTM_TIM3_CH6_IRQ_FORCINT"			 => GTM_TIM3_CH6_IRQ_FORCINT,
			"GTM_TIM3_CH6_IRQ_MODE"			 => GTM_TIM3_CH6_IRQ_MODE,
			"GTM_TIM3_CH6_EIRQ_EN"			 => GTM_TIM3_CH6_EIRQ_EN,
			"GTM_TIM3_CH7_GPR0"			 => GTM_TIM3_CH7_GPR0,
			"GTM_TIM3_CH7_GPR1"			 => GTM_TIM3_CH7_GPR1,
			"GTM_TIM3_CH7_CNT"			 => GTM_TIM3_CH7_CNT,
			"GTM_TIM3_CH7_ECNT"			 => GTM_TIM3_CH7_ECNT,
			"GTM_TIM3_CH7_CNTS"			 => GTM_TIM3_CH7_CNTS,
			"GTM_TIM3_CH7_TDUC"			 => GTM_TIM3_CH7_TDUC,
			"GTM_TIM3_CH7_TDUV"			 => GTM_TIM3_CH7_TDUV,
			"GTM_TIM3_CH7_FLT_RE"			 => GTM_TIM3_CH7_FLT_RE,
			"GTM_TIM3_CH7_FLT_FE"			 => GTM_TIM3_CH7_FLT_FE,
			"GTM_TIM3_CH7_CTRL"			 => GTM_TIM3_CH7_CTRL,
			"GTM_TIM3_CH7_ECTRL"			 => GTM_TIM3_CH7_ECTRL,
			"GTM_TIM3_CH7_IRQ_NOTIFY"			 => GTM_TIM3_CH7_IRQ_NOTIFY,
			"GTM_TIM3_CH7_IRQ_EN"			 => GTM_TIM3_CH7_IRQ_EN,
			"GTM_TIM3_CH7_IRQ_FORCINT"			 => GTM_TIM3_CH7_IRQ_FORCINT,
			"GTM_TIM3_CH7_IRQ_MODE"			 => GTM_TIM3_CH7_IRQ_MODE,
			"GTM_TIM3_CH7_EIRQ_EN"			 => GTM_TIM3_CH7_EIRQ_EN,
			"GTM_TIM4_CH0_GPR0"			 => GTM_TIM4_CH0_GPR0,
			"GTM_TIM4_CH0_GPR1"			 => GTM_TIM4_CH0_GPR1,
			"GTM_OUT_ATOM4"			 => GTM_OUT_ATOM4,
			"GTM_TIM4_CH0_CNT"			 => GTM_TIM4_CH0_CNT,
			"GTM_TIM4_CH0_ECNT"			 => GTM_TIM4_CH0_ECNT,
			"GTM_TIM4_CH0_CNTS"			 => GTM_TIM4_CH0_CNTS,
			"GTM_TIM4_CH0_TDUC"			 => GTM_TIM4_CH0_TDUC,
			"GTM_TIM4_CH0_TDUV"			 => GTM_TIM4_CH0_TDUV,
			"GTM_TIM4_CH0_FLT_RE"			 => GTM_TIM4_CH0_FLT_RE,
			"GTM_TIM4_CH0_FLT_FE"			 => GTM_TIM4_CH0_FLT_FE,
			"GTM_TIM4_CH0_CTRL"			 => GTM_TIM4_CH0_CTRL,
			"GTM_TIM4_CH0_ECTRL"			 => GTM_TIM4_CH0_ECTRL,
			"GTM_TIM4_CH0_IRQ_NOTIFY"			 => GTM_TIM4_CH0_IRQ_NOTIFY,
			"GTM_TIM4_CH0_IRQ_EN"			 => GTM_TIM4_CH0_IRQ_EN,
			"GTM_TIM4_CH0_IRQ_FORCINT"			 => GTM_TIM4_CH0_IRQ_FORCINT,
			"GTM_TIM4_CH0_IRQ_MODE"			 => GTM_TIM4_CH0_IRQ_MODE,
			"GTM_TIM4_CH0_EIRQ_EN"			 => GTM_TIM4_CH0_EIRQ_EN,
			"GTM_TIM4_INP_VAL"			 => GTM_TIM4_INP_VAL,
			"GTM_TIM4_IN_SRC"			 => GTM_TIM4_IN_SRC,
			"GTM_TIM4_RST"			 => GTM_TIM4_RST,
			"GTM_TIM4_CH1_GPR0"			 => GTM_TIM4_CH1_GPR0,
			"GTM_TIM4_CH1_GPR1"			 => GTM_TIM4_CH1_GPR1,
			"GTM_TIM4_CH1_CNT"			 => GTM_TIM4_CH1_CNT,
			"GTM_TIM4_CH1_ECNT"			 => GTM_TIM4_CH1_ECNT,
			"GTM_TIM4_CH1_CNTS"			 => GTM_TIM4_CH1_CNTS,
			"GTM_TIM4_CH1_TDUC"			 => GTM_TIM4_CH1_TDUC,
			"GTM_CLS_CLK_CFG"			 => GTM_CLS_CLK_CFG,
			"GTM_TIM4_CH1_TDUV"			 => GTM_TIM4_CH1_TDUV,
			"GTM_TIM4_CH1_FLT_RE"			 => GTM_TIM4_CH1_FLT_RE,
			"GTM_TIM4_CH1_FLT_FE"			 => GTM_TIM4_CH1_FLT_FE,
			"GTM_TIM4_CH1_CTRL"			 => GTM_TIM4_CH1_CTRL,
			"GTM_TIM4_CH1_ECTRL"			 => GTM_TIM4_CH1_ECTRL,
			"GTM_TIM4_CH1_IRQ_NOTIFY"			 => GTM_TIM4_CH1_IRQ_NOTIFY,
			"GTM_TIM4_CH1_IRQ_EN"			 => GTM_TIM4_CH1_IRQ_EN,
			"GTM_TIM4_CH1_IRQ_FORCINT"			 => GTM_TIM4_CH1_IRQ_FORCINT,
			"GTM_TIM4_CH1_IRQ_MODE"			 => GTM_TIM4_CH1_IRQ_MODE,
			"GTM_TIM4_CH1_EIRQ_EN"			 => GTM_TIM4_CH1_EIRQ_EN,
			"GTM_TBU_CHEN"			 => GTM_TBU_CHEN,
			"GTM_TIM4_CH2_GPR0"			 => GTM_TIM4_CH2_GPR0,
			"GTM_TIM4_CH2_GPR1"			 => GTM_TIM4_CH2_GPR1,
			"GTM_TIM4_CH2_CNT"			 => GTM_TIM4_CH2_CNT,
			"GTM_TIM4_CH2_ECNT"			 => GTM_TIM4_CH2_ECNT,
			"GTM_TIM4_CH2_CNTS"			 => GTM_TIM4_CH2_CNTS,
			"GTM_TIM4_CH2_TDUC"			 => GTM_TIM4_CH2_TDUC,
			"GTM_TIM4_CH2_TDUV"			 => GTM_TIM4_CH2_TDUV,
			"GTM_TIM4_CH2_FLT_RE"			 => GTM_TIM4_CH2_FLT_RE,
			"GTM_TIM4_CH2_FLT_FE"			 => GTM_TIM4_CH2_FLT_FE,
			"GTM_TIM4_CH2_CTRL"			 => GTM_TIM4_CH2_CTRL,
			"GTM_TBU_CH0_CTRL"			 => GTM_TBU_CH0_CTRL,
			"GTM_TIM4_CH2_ECTRL"			 => GTM_TIM4_CH2_ECTRL,
			"GTM_TIM4_CH2_IRQ_NOTIFY"			 => GTM_TIM4_CH2_IRQ_NOTIFY,
			"GTM_TIM4_CH2_IRQ_EN"			 => GTM_TIM4_CH2_IRQ_EN,
			"GTM_TIM4_CH2_IRQ_FORCINT"			 => GTM_TIM4_CH2_IRQ_FORCINT,
			"GTM_TIM4_CH2_IRQ_MODE"			 => GTM_TIM4_CH2_IRQ_MODE,
			"GTM_TIM4_CH2_EIRQ_EN"			 => GTM_TIM4_CH2_EIRQ_EN,
			"GTM_TIM4_CH3_GPR0"			 => GTM_TIM4_CH3_GPR0,
			"GTM_TIM4_CH3_GPR1"			 => GTM_TIM4_CH3_GPR1,
			"GTM_TIM4_CH3_CNT"			 => GTM_TIM4_CH3_CNT,
			"GTM_TIM4_CH3_ECNT"			 => GTM_TIM4_CH3_ECNT,
			"GTM_TBU_CH0_BASE"			 => GTM_TBU_CH0_BASE,
			"GTM_TIM4_CH3_CNTS"			 => GTM_TIM4_CH3_CNTS,
			"GTM_TIM4_CH3_TDUC"			 => GTM_TIM4_CH3_TDUC,
			"GTM_TIM4_CH3_TDUV"			 => GTM_TIM4_CH3_TDUV,
			"GTM_TIM4_CH3_FLT_RE"			 => GTM_TIM4_CH3_FLT_RE,
			"GTM_TIM4_CH3_FLT_FE"			 => GTM_TIM4_CH3_FLT_FE,
			"GTM_TIM4_CH3_CTRL"			 => GTM_TIM4_CH3_CTRL,
			"GTM_TIM4_CH3_ECTRL"			 => GTM_TIM4_CH3_ECTRL,
			"GTM_TIM4_CH3_IRQ_NOTIFY"			 => GTM_TIM4_CH3_IRQ_NOTIFY,
			"GTM_TIM4_CH3_IRQ_EN"			 => GTM_TIM4_CH3_IRQ_EN,
			"GTM_TIM4_CH3_IRQ_FORCINT"			 => GTM_TIM4_CH3_IRQ_FORCINT,
			"GTM_TBU_CH1_CTRL"			 => GTM_TBU_CH1_CTRL,
			"GTM_TIM4_CH3_IRQ_MODE"			 => GTM_TIM4_CH3_IRQ_MODE,
			"GTM_TIM4_CH3_EIRQ_EN"			 => GTM_TIM4_CH3_EIRQ_EN,
			"GTM_TIM4_CH4_GPR0"			 => GTM_TIM4_CH4_GPR0,
			"GTM_TIM4_CH4_GPR1"			 => GTM_TIM4_CH4_GPR1,
			"GTM_TIM4_CH4_CNT"			 => GTM_TIM4_CH4_CNT,
			"GTM_TIM4_CH4_ECNT"			 => GTM_TIM4_CH4_ECNT,
			"GTM_TIM4_CH4_CNTS"			 => GTM_TIM4_CH4_CNTS,
			"GTM_TIM4_CH4_TDUC"			 => GTM_TIM4_CH4_TDUC,
			"GTM_TIM4_CH4_TDUV"			 => GTM_TIM4_CH4_TDUV,
			"GTM_TIM4_CH4_FLT_RE"			 => GTM_TIM4_CH4_FLT_RE,
			"GTM_TBU_CH1_BASE"			 => GTM_TBU_CH1_BASE,
			"GTM_TIM4_CH4_FLT_FE"			 => GTM_TIM4_CH4_FLT_FE,
			"GTM_TIM4_CH4_CTRL"			 => GTM_TIM4_CH4_CTRL,
			"GTM_TIM4_CH4_ECTRL"			 => GTM_TIM4_CH4_ECTRL,
			"GTM_TIM4_CH4_IRQ_NOTIFY"			 => GTM_TIM4_CH4_IRQ_NOTIFY,
			"GTM_TIM4_CH4_IRQ_EN"			 => GTM_TIM4_CH4_IRQ_EN,
			"GTM_TIM4_CH4_IRQ_FORCINT"			 => GTM_TIM4_CH4_IRQ_FORCINT,
			"GTM_TIM4_CH4_IRQ_MODE"			 => GTM_TIM4_CH4_IRQ_MODE,
			"GTM_TIM4_CH4_EIRQ_EN"			 => GTM_TIM4_CH4_EIRQ_EN,
			"GTM_TIM4_CH5_GPR0"			 => GTM_TIM4_CH5_GPR0,
			"GTM_TIM4_CH5_GPR1"			 => GTM_TIM4_CH5_GPR1,
			"GTM_TBU_CH2_CTRL"			 => GTM_TBU_CH2_CTRL,
			"GTM_TIM4_CH5_CNT"			 => GTM_TIM4_CH5_CNT,
			"GTM_TIM4_CH5_ECNT"			 => GTM_TIM4_CH5_ECNT,
			"GTM_TIM4_CH5_CNTS"			 => GTM_TIM4_CH5_CNTS,
			"GTM_TIM4_CH5_TDUC"			 => GTM_TIM4_CH5_TDUC,
			"GTM_TIM4_CH5_TDUV"			 => GTM_TIM4_CH5_TDUV,
			"GTM_TIM4_CH5_FLT_RE"			 => GTM_TIM4_CH5_FLT_RE,
			"GTM_TIM4_CH5_FLT_FE"			 => GTM_TIM4_CH5_FLT_FE,
			"GTM_TIM4_CH5_CTRL"			 => GTM_TIM4_CH5_CTRL,
			"GTM_TIM4_CH5_ECTRL"			 => GTM_TIM4_CH5_ECTRL,
			"GTM_TIM4_CH5_IRQ_NOTIFY"			 => GTM_TIM4_CH5_IRQ_NOTIFY,
			"GTM_TBU_CH2_BASE"			 => GTM_TBU_CH2_BASE,
			"GTM_TIM4_CH5_IRQ_EN"			 => GTM_TIM4_CH5_IRQ_EN,
			"GTM_TIM4_CH5_IRQ_FORCINT"			 => GTM_TIM4_CH5_IRQ_FORCINT,
			"GTM_TIM4_CH5_IRQ_MODE"			 => GTM_TIM4_CH5_IRQ_MODE,
			"GTM_TIM4_CH5_EIRQ_EN"			 => GTM_TIM4_CH5_EIRQ_EN,
			"GTM_TIM4_CH6_GPR0"			 => GTM_TIM4_CH6_GPR0,
			"GTM_TIM4_CH6_GPR1"			 => GTM_TIM4_CH6_GPR1,
			"GTM_TIM4_CH6_CNT"			 => GTM_TIM4_CH6_CNT,
			"GTM_TIM4_CH6_ECNT"			 => GTM_TIM4_CH6_ECNT,
			"GTM_TIM4_CH6_CNTS"			 => GTM_TIM4_CH6_CNTS,
			"GTM_TIM4_CH6_TDUC"			 => GTM_TIM4_CH6_TDUC,
			"GTM_TBU_CH3_CTRL"			 => GTM_TBU_CH3_CTRL,
			"GTM_TIM4_CH6_TDUV"			 => GTM_TIM4_CH6_TDUV,
			"GTM_TIM4_CH6_FLT_RE"			 => GTM_TIM4_CH6_FLT_RE,
			"GTM_TIM4_CH6_FLT_FE"			 => GTM_TIM4_CH6_FLT_FE,
			"GTM_TIM4_CH6_CTRL"			 => GTM_TIM4_CH6_CTRL,
			"GTM_TIM4_CH6_ECTRL"			 => GTM_TIM4_CH6_ECTRL,
			"GTM_TIM4_CH6_IRQ_NOTIFY"			 => GTM_TIM4_CH6_IRQ_NOTIFY,
			"GTM_TIM4_CH6_IRQ_EN"			 => GTM_TIM4_CH6_IRQ_EN,
			"GTM_TIM4_CH6_IRQ_FORCINT"			 => GTM_TIM4_CH6_IRQ_FORCINT,
			"GTM_TIM4_CH6_IRQ_MODE"			 => GTM_TIM4_CH6_IRQ_MODE,
			"GTM_TIM4_CH6_EIRQ_EN"			 => GTM_TIM4_CH6_EIRQ_EN,
			"GTM_TBU_CH3_BASE"			 => GTM_TBU_CH3_BASE,
			"GTM_TIM4_CH7_GPR0"			 => GTM_TIM4_CH7_GPR0,
			"GTM_TIM4_CH7_GPR1"			 => GTM_TIM4_CH7_GPR1,
			"GTM_TIM4_CH7_CNT"			 => GTM_TIM4_CH7_CNT,
			"GTM_TIM4_CH7_ECNT"			 => GTM_TIM4_CH7_ECNT,
			"GTM_TIM4_CH7_CNTS"			 => GTM_TIM4_CH7_CNTS,
			"GTM_TIM4_CH7_TDUC"			 => GTM_TIM4_CH7_TDUC,
			"GTM_TIM4_CH7_TDUV"			 => GTM_TIM4_CH7_TDUV,
			"GTM_TIM4_CH7_FLT_RE"			 => GTM_TIM4_CH7_FLT_RE,
			"GTM_TIM4_CH7_FLT_FE"			 => GTM_TIM4_CH7_FLT_FE,
			"GTM_TIM4_CH7_CTRL"			 => GTM_TIM4_CH7_CTRL,
			"GTM_TBU_CH3_BASE_MARK"			 => GTM_TBU_CH3_BASE_MARK,
			"GTM_TIM4_CH7_ECTRL"			 => GTM_TIM4_CH7_ECTRL,
			"GTM_TIM4_CH7_IRQ_NOTIFY"			 => GTM_TIM4_CH7_IRQ_NOTIFY,
			"GTM_TIM4_CH7_IRQ_EN"			 => GTM_TIM4_CH7_IRQ_EN,
			"GTM_TIM4_CH7_IRQ_FORCINT"			 => GTM_TIM4_CH7_IRQ_FORCINT,
			"GTM_TIM4_CH7_IRQ_MODE"			 => GTM_TIM4_CH7_IRQ_MODE,
			"GTM_TIM4_CH7_EIRQ_EN"			 => GTM_TIM4_CH7_EIRQ_EN,
			"GTM_TIM5_CH0_GPR0"			 => GTM_TIM5_CH0_GPR0,
			"GTM_TIM5_CH0_GPR1"			 => GTM_TIM5_CH0_GPR1,
			"GTM_TIM5_CH0_CNT"			 => GTM_TIM5_CH0_CNT,
			"GTM_TIM5_CH0_ECNT"			 => GTM_TIM5_CH0_ECNT,
			"GTM_TBU_CH3_BASE_CAPTURE"			 => GTM_TBU_CH3_BASE_CAPTURE,
			"GTM_TIM5_CH0_CNTS"			 => GTM_TIM5_CH0_CNTS,
			"GTM_TIM5_CH0_TDUC"			 => GTM_TIM5_CH0_TDUC,
			"GTM_TIM5_CH0_TDUV"			 => GTM_TIM5_CH0_TDUV,
			"GTM_TIM5_CH0_FLT_RE"			 => GTM_TIM5_CH0_FLT_RE,
			"GTM_TIM5_CH0_FLT_FE"			 => GTM_TIM5_CH0_FLT_FE,
			"GTM_TIM5_CH0_CTRL"			 => GTM_TIM5_CH0_CTRL,
			"GTM_TIM5_CH0_ECTRL"			 => GTM_TIM5_CH0_ECTRL,
			"GTM_TIM5_CH0_IRQ_NOTIFY"			 => GTM_TIM5_CH0_IRQ_NOTIFY,
			"GTM_TIM5_CH0_IRQ_EN"			 => GTM_TIM5_CH0_IRQ_EN,
			"GTM_TIM5_CH0_IRQ_FORCINT"			 => GTM_TIM5_CH0_IRQ_FORCINT,
			"GTM_MON_STATUS"			 => GTM_MON_STATUS,
			"GTM_TIM5_CH0_IRQ_MODE"			 => GTM_TIM5_CH0_IRQ_MODE,
			"GTM_TIM5_CH0_EIRQ_EN"			 => GTM_TIM5_CH0_EIRQ_EN,
			"GTM_TIM5_INP_VAL"			 => GTM_TIM5_INP_VAL,
			"GTM_TIM5_IN_SRC"			 => GTM_TIM5_IN_SRC,
			"GTM_TIM5_RST"			 => GTM_TIM5_RST,
			"GTM_TIM5_CH1_GPR0"			 => GTM_TIM5_CH1_GPR0,
			"GTM_TIM5_CH1_GPR1"			 => GTM_TIM5_CH1_GPR1,
			"GTM_TIM5_CH1_CNT"			 => GTM_TIM5_CH1_CNT,
			"GTM_TIM5_CH1_ECNT"			 => GTM_TIM5_CH1_ECNT,
			"GTM_TIM5_CH1_CNTS"			 => GTM_TIM5_CH1_CNTS,
			"GTM_MON_ACTIVITY_R0"			 => GTM_MON_ACTIVITY_R0,
			"GTM_TIM5_CH1_TDUC"			 => GTM_TIM5_CH1_TDUC,
			"GTM_TIM5_CH1_TDUV"			 => GTM_TIM5_CH1_TDUV,
			"GTM_TIM5_CH1_FLT_RE"			 => GTM_TIM5_CH1_FLT_RE,
			"GTM_TIM5_CH1_FLT_FE"			 => GTM_TIM5_CH1_FLT_FE,
			"GTM_TIM5_CH1_CTRL"			 => GTM_TIM5_CH1_CTRL,
			"GTM_TIM5_CH1_ECTRL"			 => GTM_TIM5_CH1_ECTRL,
			"GTM_TIM5_CH1_IRQ_NOTIFY"			 => GTM_TIM5_CH1_IRQ_NOTIFY,
			"GTM_TIM5_CH1_IRQ_EN"			 => GTM_TIM5_CH1_IRQ_EN,
			"GTM_TIM5_CH1_IRQ_FORCINT"			 => GTM_TIM5_CH1_IRQ_FORCINT,
			"GTM_TIM5_CH1_IRQ_MODE"			 => GTM_TIM5_CH1_IRQ_MODE,
			"GTM_TIM5_CH1_EIRQ_EN"			 => GTM_TIM5_CH1_EIRQ_EN,
			"GTM_TIM5_CH2_GPR0"			 => GTM_TIM5_CH2_GPR0,
			"GTM_TIM5_CH2_GPR1"			 => GTM_TIM5_CH2_GPR1,
			"GTM_TIM5_CH2_CNT"			 => GTM_TIM5_CH2_CNT,
			"GTM_TIM5_CH2_ECNT"			 => GTM_TIM5_CH2_ECNT,
			"GTM_TIM5_CH2_CNTS"			 => GTM_TIM5_CH2_CNTS,
			"GTM_TIM5_CH2_TDUC"			 => GTM_TIM5_CH2_TDUC,
			"GTM_TIM5_CH2_TDUV"			 => GTM_TIM5_CH2_TDUV,
			"GTM_TIM5_CH2_FLT_RE"			 => GTM_TIM5_CH2_FLT_RE,
			"GTM_TIM5_CH2_FLT_FE"			 => GTM_TIM5_CH2_FLT_FE,
			"GTM_TIM5_CH2_CTRL"			 => GTM_TIM5_CH2_CTRL,
			"GTM_TIM5_CH2_ECTRL"			 => GTM_TIM5_CH2_ECTRL,
			"GTM_TIM5_CH2_IRQ_NOTIFY"			 => GTM_TIM5_CH2_IRQ_NOTIFY,
			"GTM_TIM5_CH2_IRQ_EN"			 => GTM_TIM5_CH2_IRQ_EN,
			"GTM_MON_ACTIVITY_R1"			 => GTM_MON_ACTIVITY_R1,
			"GTM_TIM5_CH2_IRQ_FORCINT"			 => GTM_TIM5_CH2_IRQ_FORCINT,
			"GTM_TIM5_CH2_IRQ_MODE"			 => GTM_TIM5_CH2_IRQ_MODE,
			"GTM_TIM5_CH2_EIRQ_EN"			 => GTM_TIM5_CH2_EIRQ_EN,
			"GTM_TIM5_CH3_GPR0"			 => GTM_TIM5_CH3_GPR0,
			"GTM_TIM5_CH3_GPR1"			 => GTM_TIM5_CH3_GPR1,
			"GTM_TIM5_CH3_CNT"			 => GTM_TIM5_CH3_CNT,
			"GTM_TIM5_CH3_ECNT"			 => GTM_TIM5_CH3_ECNT,
			"GTM_TIM5_CH3_CNTS"			 => GTM_TIM5_CH3_CNTS,
			"GTM_TIM5_CH3_TDUC"			 => GTM_TIM5_CH3_TDUC,
			"GTM_TIM5_CH3_TDUV"			 => GTM_TIM5_CH3_TDUV,
			"GTM_TIM5_CH3_FLT_RE"			 => GTM_TIM5_CH3_FLT_RE,
			"GTM_TIM5_CH3_FLT_FE"			 => GTM_TIM5_CH3_FLT_FE,
			"GTM_TIM5_CH3_CTRL"			 => GTM_TIM5_CH3_CTRL,
			"GTM_TIM5_CH3_ECTRL"			 => GTM_TIM5_CH3_ECTRL,
			"GTM_TIM5_CH3_IRQ_NOTIFY"			 => GTM_TIM5_CH3_IRQ_NOTIFY,
			"GTM_TIM5_CH3_IRQ_EN"			 => GTM_TIM5_CH3_IRQ_EN,
			"GTM_TIM5_CH3_IRQ_FORCINT"			 => GTM_TIM5_CH3_IRQ_FORCINT,
			"GTM_TIM5_CH3_IRQ_MODE"			 => GTM_TIM5_CH3_IRQ_MODE,
			"GTM_TIM5_CH3_EIRQ_EN"			 => GTM_TIM5_CH3_EIRQ_EN,
			"GTM_TIM5_CH4_GPR0"			 => GTM_TIM5_CH4_GPR0,
			"GTM_TIM5_CH4_GPR1"			 => GTM_TIM5_CH4_GPR1,
			"GTM_TIM5_CH4_CNT"			 => GTM_TIM5_CH4_CNT,
			"GTM_TIM5_CH4_ECNT"			 => GTM_TIM5_CH4_ECNT,
			"GTM_MON_ACTIVITY_MCS0"			 => GTM_MON_ACTIVITY_MCS0,
			"GTM_TIM5_CH4_CNTS"			 => GTM_TIM5_CH4_CNTS,
			"GTM_TIM5_CH4_TDUC"			 => GTM_TIM5_CH4_TDUC,
			"GTM_TIM5_CH4_TDUV"			 => GTM_TIM5_CH4_TDUV,
			"GTM_TIM5_CH4_FLT_RE"			 => GTM_TIM5_CH4_FLT_RE,
			"GTM_TIM5_CH4_FLT_FE"			 => GTM_TIM5_CH4_FLT_FE,
			"GTM_TIM5_CH4_CTRL"			 => GTM_TIM5_CH4_CTRL,
			"GTM_TIM5_CH4_ECTRL"			 => GTM_TIM5_CH4_ECTRL,
			"GTM_TIM5_CH4_IRQ_NOTIFY"			 => GTM_TIM5_CH4_IRQ_NOTIFY,
			"GTM_TIM5_CH4_IRQ_EN"			 => GTM_TIM5_CH4_IRQ_EN,
			"GTM_TIM5_CH4_IRQ_FORCINT"			 => GTM_TIM5_CH4_IRQ_FORCINT,
			"GTM_MON_ACTIVITY_MCS1"			 => GTM_MON_ACTIVITY_MCS1,
			"GTM_TIM5_CH4_IRQ_MODE"			 => GTM_TIM5_CH4_IRQ_MODE,
			"GTM_TIM5_CH4_EIRQ_EN"			 => GTM_TIM5_CH4_EIRQ_EN,
			"GTM_TIM5_CH5_GPR0"			 => GTM_TIM5_CH5_GPR0,
			"GTM_TIM5_CH5_GPR1"			 => GTM_TIM5_CH5_GPR1,
			"GTM_TIM5_CH5_CNT"			 => GTM_TIM5_CH5_CNT,
			"GTM_TIM5_CH5_ECNT"			 => GTM_TIM5_CH5_ECNT,
			"GTM_TIM5_CH5_CNTS"			 => GTM_TIM5_CH5_CNTS,
			"GTM_TIM5_CH5_TDUC"			 => GTM_TIM5_CH5_TDUC,
			"GTM_TIM5_CH5_TDUV"			 => GTM_TIM5_CH5_TDUV,
			"GTM_TIM5_CH5_FLT_RE"			 => GTM_TIM5_CH5_FLT_RE,
			"GTM_MON_ACTIVITY_MCS2"			 => GTM_MON_ACTIVITY_MCS2,
			"GTM_TIM5_CH5_FLT_FE"			 => GTM_TIM5_CH5_FLT_FE,
			"GTM_TIM5_CH5_CTRL"			 => GTM_TIM5_CH5_CTRL,
			"GTM_TIM5_CH5_ECTRL"			 => GTM_TIM5_CH5_ECTRL,
			"GTM_TIM5_CH5_IRQ_NOTIFY"			 => GTM_TIM5_CH5_IRQ_NOTIFY,
			"GTM_TIM5_CH5_IRQ_EN"			 => GTM_TIM5_CH5_IRQ_EN,
			"GTM_TIM5_CH5_IRQ_FORCINT"			 => GTM_TIM5_CH5_IRQ_FORCINT,
			"GTM_TIM5_CH5_IRQ_MODE"			 => GTM_TIM5_CH5_IRQ_MODE,
			"GTM_TIM5_CH5_EIRQ_EN"			 => GTM_TIM5_CH5_EIRQ_EN,
			"GTM_TIM5_CH6_GPR0"			 => GTM_TIM5_CH6_GPR0,
			"GTM_TIM5_CH6_GPR1"			 => GTM_TIM5_CH6_GPR1,
			"GTM_MON_ACTIVITY_MCS3"			 => GTM_MON_ACTIVITY_MCS3,
			"GTM_TIM5_CH6_CNT"			 => GTM_TIM5_CH6_CNT,
			"GTM_TIM5_CH6_ECNT"			 => GTM_TIM5_CH6_ECNT,
			"GTM_TIM5_CH6_CNTS"			 => GTM_TIM5_CH6_CNTS,
			"GTM_TIM5_CH6_TDUC"			 => GTM_TIM5_CH6_TDUC,
			"GTM_TIM5_CH6_TDUV"			 => GTM_TIM5_CH6_TDUV,
			"GTM_TIM5_CH6_FLT_RE"			 => GTM_TIM5_CH6_FLT_RE,
			"GTM_TIM5_CH6_FLT_FE"			 => GTM_TIM5_CH6_FLT_FE,
			"GTM_TIM5_CH6_CTRL"			 => GTM_TIM5_CH6_CTRL,
			"GTM_TIM5_CH6_ECTRL"			 => GTM_TIM5_CH6_ECTRL,
			"GTM_TIM5_CH6_IRQ_NOTIFY"			 => GTM_TIM5_CH6_IRQ_NOTIFY,
			"GTM_MON_ACTIVITY_MCS4"			 => GTM_MON_ACTIVITY_MCS4,
			"GTM_TIM5_CH6_IRQ_EN"			 => GTM_TIM5_CH6_IRQ_EN,
			"GTM_TIM5_CH6_IRQ_FORCINT"			 => GTM_TIM5_CH6_IRQ_FORCINT,
			"GTM_TIM5_CH6_IRQ_MODE"			 => GTM_TIM5_CH6_IRQ_MODE,
			"GTM_TIM5_CH6_EIRQ_EN"			 => GTM_TIM5_CH6_EIRQ_EN,
			"GTM_TIM5_CH7_GPR0"			 => GTM_TIM5_CH7_GPR0,
			"GTM_TIM5_CH7_GPR1"			 => GTM_TIM5_CH7_GPR1,
			"GTM_TIM5_CH7_CNT"			 => GTM_TIM5_CH7_CNT,
			"GTM_TIM5_CH7_ECNT"			 => GTM_TIM5_CH7_ECNT,
			"GTM_TIM5_CH7_CNTS"			 => GTM_TIM5_CH7_CNTS,
			"GTM_TIM5_CH7_TDUC"			 => GTM_TIM5_CH7_TDUC,
			"GTM_CMP_EN"				 => GTM_CMP_EN,
			"GTM_TIM5_CH7_TDUV"			 => GTM_TIM5_CH7_TDUV,
			"GTM_TIM5_CH7_FLT_RE"			 => GTM_TIM5_CH7_FLT_RE,
			"GTM_TIM5_CH7_FLT_FE"			 => GTM_TIM5_CH7_FLT_FE,
			"GTM_TIM5_CH7_CTRL"			 => GTM_TIM5_CH7_CTRL,
			"GTM_TIM5_CH7_ECTRL"			 => GTM_TIM5_CH7_ECTRL,
			"GTM_TIM5_CH7_IRQ_NOTIFY"			 => GTM_TIM5_CH7_IRQ_NOTIFY,
			"GTM_TIM5_CH7_IRQ_EN"			 => GTM_TIM5_CH7_IRQ_EN,
			"GTM_TIM5_CH7_IRQ_FORCINT"			 => GTM_TIM5_CH7_IRQ_FORCINT,
			"GTM_TIM5_CH7_IRQ_MODE"			 => GTM_TIM5_CH7_IRQ_MODE,
			"GTM_TIM5_CH7_EIRQ_EN"			 => GTM_TIM5_CH7_EIRQ_EN,
			"GTM_CMP_IRQ_NOTIFY"			 => GTM_CMP_IRQ_NOTIFY,
			"GTM_TOM0_CH0_CTRL"			 => GTM_TOM0_CH0_CTRL,
			"GTM_TOM0_CH0_SR0"			 => GTM_TOM0_CH0_SR0,
			"GTM_TOM0_CH0_SR1"			 => GTM_TOM0_CH0_SR1,
			"GTM_TOM0_CH0_CM0"			 => GTM_TOM0_CH0_CM0,
			"GTM_TOM0_CH0_CM1"			 => GTM_TOM0_CH0_CM1,
			"GTM_TOM0_CH0_CN0"			 => GTM_TOM0_CH0_CN0,
			"GTM_TOM0_CH0_STAT"			 => GTM_TOM0_CH0_STAT,
			"GTM_TOM0_CH0_IRQ_NOTIFY"			 => GTM_TOM0_CH0_IRQ_NOTIFY,
			"GTM_TOM0_CH0_IRQ_EN"			 => GTM_TOM0_CH0_IRQ_EN,
			"GTM_TOM0_CH0_IRQ_FORCINT"			 => GTM_TOM0_CH0_IRQ_FORCINT,
			"GTM_CMP_IRQ_EN"			 => GTM_CMP_IRQ_EN,
			"GTM_TOM0_CH0_IRQ_MODE"			 => GTM_TOM0_CH0_IRQ_MODE,
			"GTM_TOM0_TGC0_GLB_CTRL"			 => GTM_TOM0_TGC0_GLB_CTRL,
			"GTM_TOM0_TGC0_ACT_TB"			 => GTM_TOM0_TGC0_ACT_TB,
			"GTM_TOM0_TGC0_FUPD_CTRL"			 => GTM_TOM0_TGC0_FUPD_CTRL,
			"GTM_TOM0_TGC0_INT_TRIG"			 => GTM_TOM0_TGC0_INT_TRIG,
			"GTM_TOM0_CH1_CTRL"			 => GTM_TOM0_CH1_CTRL,
			"GTM_TOM0_CH1_SR0"			 => GTM_TOM0_CH1_SR0,
			"GTM_TOM0_CH1_SR1"			 => GTM_TOM0_CH1_SR1,
			"GTM_TOM0_CH1_CM0"			 => GTM_TOM0_CH1_CM0,
			"GTM_TOM0_CH1_CM1"			 => GTM_TOM0_CH1_CM1,
			"GTM_CMP_IRQ_FORCINT"			 => GTM_CMP_IRQ_FORCINT,
			"GTM_TOM0_CH1_CN0"			 => GTM_TOM0_CH1_CN0,
			"GTM_TOM0_CH1_STAT"			 => GTM_TOM0_CH1_STAT,
			"GTM_TOM0_CH1_IRQ_NOTIFY"			 => GTM_TOM0_CH1_IRQ_NOTIFY,
			"GTM_TOM0_CH1_IRQ_EN"			 => GTM_TOM0_CH1_IRQ_EN,
			"GTM_TOM0_CH1_IRQ_FORCINT"			 => GTM_TOM0_CH1_IRQ_FORCINT,
			"GTM_TOM0_CH1_IRQ_MODE"			 => GTM_TOM0_CH1_IRQ_MODE,
			"GTM_TOM0_TGC0_ENDIS_CTRL"			 => GTM_TOM0_TGC0_ENDIS_CTRL,
			"GTM_TOM0_TGC0_ENDIS_STAT"			 => GTM_TOM0_TGC0_ENDIS_STAT,
			"GTM_TOM0_TGC0_OUTEN_CTRL"			 => GTM_TOM0_TGC0_OUTEN_CTRL,
			"GTM_TOM0_TGC0_OUTEN_STAT"			 => GTM_TOM0_TGC0_OUTEN_STAT,
			"GTM_CMP_IRQ_MODE"			 => GTM_CMP_IRQ_MODE,
			"GTM_TOM0_CH2_CTRL"			 => GTM_TOM0_CH2_CTRL,
			"GTM_TOM0_CH2_SR0"			 => GTM_TOM0_CH2_SR0,
			"GTM_TOM0_CH2_SR1"			 => GTM_TOM0_CH2_SR1,
			"GTM_TOM0_CH2_CM0"			 => GTM_TOM0_CH2_CM0,
			"GTM_TOM0_CH2_CM1"			 => GTM_TOM0_CH2_CM1,
			"GTM_TOM0_CH2_CN0"			 => GTM_TOM0_CH2_CN0,
			"GTM_TOM0_CH2_STAT"			 => GTM_TOM0_CH2_STAT,
			"GTM_TOM0_CH2_IRQ_NOTIFY"			 => GTM_TOM0_CH2_IRQ_NOTIFY,
			"GTM_TOM0_CH2_IRQ_EN"			 => GTM_TOM0_CH2_IRQ_EN,
			"GTM_TOM0_CH2_IRQ_FORCINT"			 => GTM_TOM0_CH2_IRQ_FORCINT,
			"GTM_CMP_EIRQ_EN"			 => GTM_CMP_EIRQ_EN,
			"GTM_TOM0_CH2_IRQ_MODE"			 => GTM_TOM0_CH2_IRQ_MODE,
			"GTM_TOM0_CH3_CTRL"			 => GTM_TOM0_CH3_CTRL,
			"GTM_TOM0_CH3_SR0"			 => GTM_TOM0_CH3_SR0,
			"GTM_TOM0_CH3_SR1"			 => GTM_TOM0_CH3_SR1,
			"GTM_TOM0_CH3_CM0"			 => GTM_TOM0_CH3_CM0,
			"GTM_TOM0_CH3_CM1"			 => GTM_TOM0_CH3_CM1,
			"GTM_TOM0_CH3_CN0"			 => GTM_TOM0_CH3_CN0,
			"GTM_TOM0_CH3_STAT"			 => GTM_TOM0_CH3_STAT,
			"GTM_TOM0_CH3_IRQ_NOTIFY"			 => GTM_TOM0_CH3_IRQ_NOTIFY,
			"GTM_TOM0_CH3_IRQ_EN"			 => GTM_TOM0_CH3_IRQ_EN,
			"GTM_ARU_ACCESS"			 => GTM_ARU_ACCESS,
			"GTM_TOM0_CH3_IRQ_FORCINT"			 => GTM_TOM0_CH3_IRQ_FORCINT,
			"GTM_TOM0_CH3_IRQ_MODE"			 => GTM_TOM0_CH3_IRQ_MODE,
			"GTM_TOM0_CH4_CTRL"			 => GTM_TOM0_CH4_CTRL,
			"GTM_TOM0_CH4_SR0"			 => GTM_TOM0_CH4_SR0,
			"GTM_TOM0_CH4_SR1"			 => GTM_TOM0_CH4_SR1,
			"GTM_TOM0_CH4_CM0"			 => GTM_TOM0_CH4_CM0,
			"GTM_TOM0_CH4_CM1"			 => GTM_TOM0_CH4_CM1,
			"GTM_TOM0_CH4_CN0"			 => GTM_TOM0_CH4_CN0,
			"GTM_TOM0_CH4_STAT"			 => GTM_TOM0_CH4_STAT,
			"GTM_TOM0_CH4_IRQ_NOTIFY"			 => GTM_TOM0_CH4_IRQ_NOTIFY,
			"GTM_ARU_DATA_H"			 => GTM_ARU_DATA_H,
			"GTM_TOM0_CH4_IRQ_EN"			 => GTM_TOM0_CH4_IRQ_EN,
			"GTM_TOM0_CH4_IRQ_FORCINT"			 => GTM_TOM0_CH4_IRQ_FORCINT,
			"GTM_TOM0_CH4_IRQ_MODE"			 => GTM_TOM0_CH4_IRQ_MODE,
			"GTM_TOM0_CH5_CTRL"			 => GTM_TOM0_CH5_CTRL,
			"GTM_TOM0_CH5_SR0"			 => GTM_TOM0_CH5_SR0,
			"GTM_TOM0_CH5_SR1"			 => GTM_TOM0_CH5_SR1,
			"GTM_TOM0_CH5_CM0"			 => GTM_TOM0_CH5_CM0,
			"GTM_TOM0_CH5_CM1"			 => GTM_TOM0_CH5_CM1,
			"GTM_TOM0_CH5_CN0"			 => GTM_TOM0_CH5_CN0,
			"GTM_TOM0_CH5_STAT"			 => GTM_TOM0_CH5_STAT,
			"GTM_ARU_DATA_L"			 => GTM_ARU_DATA_L,
			"GTM_TOM0_CH5_IRQ_NOTIFY"			 => GTM_TOM0_CH5_IRQ_NOTIFY,
			"GTM_TOM0_CH5_IRQ_EN"			 => GTM_TOM0_CH5_IRQ_EN,
			"GTM_TOM0_CH5_IRQ_FORCINT"			 => GTM_TOM0_CH5_IRQ_FORCINT,
			"GTM_TOM0_CH5_IRQ_MODE"			 => GTM_TOM0_CH5_IRQ_MODE,
			"GTM_TOM0_CH6_CTRL"			 => GTM_TOM0_CH6_CTRL,
			"GTM_TOM0_CH6_SR0"			 => GTM_TOM0_CH6_SR0,
			"GTM_TOM0_CH6_SR1"			 => GTM_TOM0_CH6_SR1,
			"GTM_TOM0_CH6_CM0"			 => GTM_TOM0_CH6_CM0,
			"GTM_TOM0_CH6_CM1"			 => GTM_TOM0_CH6_CM1,
			"GTM_TOM0_CH6_CN0"			 => GTM_TOM0_CH6_CN0,
			"GTM_ARU_DBG_ACCESS0"			 => GTM_ARU_DBG_ACCESS0,
			"GTM_TOM0_CH6_STAT"			 => GTM_TOM0_CH6_STAT,
			"GTM_TOM0_CH6_IRQ_NOTIFY"			 => GTM_TOM0_CH6_IRQ_NOTIFY,
			"GTM_TOM0_CH6_IRQ_EN"			 => GTM_TOM0_CH6_IRQ_EN,
			"GTM_TOM0_CH6_IRQ_FORCINT"			 => GTM_TOM0_CH6_IRQ_FORCINT,
			"GTM_TOM0_CH6_IRQ_MODE"			 => GTM_TOM0_CH6_IRQ_MODE,
			"GTM_TOM0_CH7_CTRL"			 => GTM_TOM0_CH7_CTRL,
			"GTM_TOM0_CH7_SR0"			 => GTM_TOM0_CH7_SR0,
			"GTM_TOM0_CH7_SR1"			 => GTM_TOM0_CH7_SR1,
			"GTM_TOM0_CH7_CM0"			 => GTM_TOM0_CH7_CM0,
			"GTM_TOM0_CH7_CM1"			 => GTM_TOM0_CH7_CM1,
			"GTM_ARU_DBG_DATA0_H"			 => GTM_ARU_DBG_DATA0_H,
			"GTM_TOM0_CH7_CN0"			 => GTM_TOM0_CH7_CN0,
			"GTM_TOM0_CH7_STAT"			 => GTM_TOM0_CH7_STAT,
			"GTM_TOM0_CH7_IRQ_NOTIFY"			 => GTM_TOM0_CH7_IRQ_NOTIFY,
			"GTM_TOM0_CH7_IRQ_EN"			 => GTM_TOM0_CH7_IRQ_EN,
			"GTM_TOM0_CH7_IRQ_FORCINT"			 => GTM_TOM0_CH7_IRQ_FORCINT,
			"GTM_TOM0_CH7_IRQ_MODE"			 => GTM_TOM0_CH7_IRQ_MODE,
			"GTM_TOM0_CH8_CTRL"			 => GTM_TOM0_CH8_CTRL,
			"GTM_TOM0_CH8_SR0"			 => GTM_TOM0_CH8_SR0,
			"GTM_TOM0_CH8_SR1"			 => GTM_TOM0_CH8_SR1,
			"GTM_TOM0_CH8_CM0"			 => GTM_TOM0_CH8_CM0,
			"GTM_ARU_DBG_DATA0_L"			 => GTM_ARU_DBG_DATA0_L,
			"GTM_TOM0_CH8_CM1"			 => GTM_TOM0_CH8_CM1,
			"GTM_TOM0_CH8_CN0"			 => GTM_TOM0_CH8_CN0,
			"GTM_TOM0_CH8_STAT"			 => GTM_TOM0_CH8_STAT,
			"GTM_TOM0_CH8_IRQ_NOTIFY"			 => GTM_TOM0_CH8_IRQ_NOTIFY,
			"GTM_TOM0_CH8_IRQ_EN"			 => GTM_TOM0_CH8_IRQ_EN,
			"GTM_TOM0_CH8_IRQ_FORCINT"			 => GTM_TOM0_CH8_IRQ_FORCINT,
			"GTM_TOM0_CH8_IRQ_MODE"			 => GTM_TOM0_CH8_IRQ_MODE,
			"GTM_TOM0_TGC1_GLB_CTRL"			 => GTM_TOM0_TGC1_GLB_CTRL,
			"GTM_TOM0_TGC1_ACT_TB"			 => GTM_TOM0_TGC1_ACT_TB,
			"GTM_TOM0_TGC1_FUPD_CTRL"			 => GTM_TOM0_TGC1_FUPD_CTRL,
			"GTM_ARU_DBG_ACCESS1"			 => GTM_ARU_DBG_ACCESS1,
			"GTM_TOM0_TGC1_INT_TRIG"			 => GTM_TOM0_TGC1_INT_TRIG,
			"GTM_TOM0_CH9_CTRL"			 => GTM_TOM0_CH9_CTRL,
			"GTM_TOM0_CH9_SR0"			 => GTM_TOM0_CH9_SR0,
			"GTM_TOM0_CH9_SR1"			 => GTM_TOM0_CH9_SR1,
			"GTM_TOM0_CH9_CM0"			 => GTM_TOM0_CH9_CM0,
			"GTM_TOM0_CH9_CM1"			 => GTM_TOM0_CH9_CM1,
			"GTM_TOM0_CH9_CN0"			 => GTM_TOM0_CH9_CN0,
			"GTM_TOM0_CH9_STAT"			 => GTM_TOM0_CH9_STAT,
			"GTM_TOM0_CH9_IRQ_NOTIFY"			 => GTM_TOM0_CH9_IRQ_NOTIFY,
			"GTM_TOM0_CH9_IRQ_EN"			 => GTM_TOM0_CH9_IRQ_EN,
			"GTM_ARU_DBG_DATA1_H"			 => GTM_ARU_DBG_DATA1_H,
			"GTM_TOM0_CH9_IRQ_FORCINT"			 => GTM_TOM0_CH9_IRQ_FORCINT,
			"GTM_TOM0_CH9_IRQ_MODE"			 => GTM_TOM0_CH9_IRQ_MODE,
			"GTM_TOM0_TGC1_ENDIS_CTRL"			 => GTM_TOM0_TGC1_ENDIS_CTRL,
			"GTM_TOM0_TGC1_ENDIS_STAT"			 => GTM_TOM0_TGC1_ENDIS_STAT,
			"GTM_TOM0_TGC1_OUTEN_CTRL"			 => GTM_TOM0_TGC1_OUTEN_CTRL,
			"GTM_TOM0_TGC1_OUTEN_STAT"			 => GTM_TOM0_TGC1_OUTEN_STAT,
			"GTM_TOM0_CH10_CTRL"			 => GTM_TOM0_CH10_CTRL,
			"GTM_TOM0_CH10_SR0"			 => GTM_TOM0_CH10_SR0,
			"GTM_TOM0_CH10_SR1"			 => GTM_TOM0_CH10_SR1,
			"GTM_TOM0_CH10_CM0"			 => GTM_TOM0_CH10_CM0,
			"GTM_ARU_DBG_DATA1_L"			 => GTM_ARU_DBG_DATA1_L,
			"GTM_TOM0_CH10_CM1"			 => GTM_TOM0_CH10_CM1,
			"GTM_TOM0_CH10_CN0"			 => GTM_TOM0_CH10_CN0,
			"GTM_TOM0_CH10_STAT"			 => GTM_TOM0_CH10_STAT,
			"GTM_TOM0_CH10_IRQ_NOTIFY"			 => GTM_TOM0_CH10_IRQ_NOTIFY,
			"GTM_TOM0_CH10_IRQ_EN"			 => GTM_TOM0_CH10_IRQ_EN,
			"GTM_TOM0_CH10_IRQ_FORCINT"			 => GTM_TOM0_CH10_IRQ_FORCINT,
			"GTM_TOM0_CH10_IRQ_MODE"			 => GTM_TOM0_CH10_IRQ_MODE,
			"GTM_TOM0_CH11_CTRL"			 => GTM_TOM0_CH11_CTRL,
			"GTM_TOM0_CH11_SR0"			 => GTM_TOM0_CH11_SR0,
			"GTM_TOM0_CH11_SR1"			 => GTM_TOM0_CH11_SR1,
			"GTM_ARU_IRQ_NOTIFY"			 => GTM_ARU_IRQ_NOTIFY,
			"GTM_TOM0_CH11_CM0"			 => GTM_TOM0_CH11_CM0,
			"GTM_TOM0_CH11_CM1"			 => GTM_TOM0_CH11_CM1,
			"GTM_TOM0_CH11_CN0"			 => GTM_TOM0_CH11_CN0,
			"GTM_TOM0_CH11_STAT"			 => GTM_TOM0_CH11_STAT,
			"GTM_TOM0_CH11_IRQ_NOTIFY"			 => GTM_TOM0_CH11_IRQ_NOTIFY,
			"GTM_TOM0_CH11_IRQ_EN"			 => GTM_TOM0_CH11_IRQ_EN,
			"GTM_TOM0_CH11_IRQ_FORCINT"			 => GTM_TOM0_CH11_IRQ_FORCINT,
			"GTM_TOM0_CH11_IRQ_MODE"			 => GTM_TOM0_CH11_IRQ_MODE,
			"GTM_TOM0_CH12_CTRL"			 => GTM_TOM0_CH12_CTRL,
			"GTM_TOM0_CH12_SR0"			 => GTM_TOM0_CH12_SR0,
			"GTM_ARU_IRQ_EN"			 => GTM_ARU_IRQ_EN,
			"GTM_TOM0_CH12_SR1"			 => GTM_TOM0_CH12_SR1,
			"GTM_TOM0_CH12_CM0"			 => GTM_TOM0_CH12_CM0,
			"GTM_TOM0_CH12_CM1"			 => GTM_TOM0_CH12_CM1,
			"GTM_TOM0_CH12_CN0"			 => GTM_TOM0_CH12_CN0,
			"GTM_TOM0_CH12_STAT"			 => GTM_TOM0_CH12_STAT,
			"GTM_TOM0_CH12_IRQ_NOTIFY"			 => GTM_TOM0_CH12_IRQ_NOTIFY,
			"GTM_TOM0_CH12_IRQ_EN"			 => GTM_TOM0_CH12_IRQ_EN,
			"GTM_TOM0_CH12_IRQ_FORCINT"			 => GTM_TOM0_CH12_IRQ_FORCINT,
			"GTM_TOM0_CH12_IRQ_MODE"			 => GTM_TOM0_CH12_IRQ_MODE,
			"GTM_TOM0_CH13_CTRL"			 => GTM_TOM0_CH13_CTRL,
			"GTM_ARU_IRQ_FORCINT"			 => GTM_ARU_IRQ_FORCINT,
			"GTM_TOM0_CH13_SR0"			 => GTM_TOM0_CH13_SR0,
			"GTM_TOM0_CH13_SR1"			 => GTM_TOM0_CH13_SR1,
			"GTM_TOM0_CH13_CM0"			 => GTM_TOM0_CH13_CM0,
			"GTM_TOM0_CH13_CM1"			 => GTM_TOM0_CH13_CM1,
			"GTM_TOM0_CH13_CN0"			 => GTM_TOM0_CH13_CN0,
			"GTM_TOM0_CH13_STAT"			 => GTM_TOM0_CH13_STAT,
			"GTM_TOM0_CH13_IRQ_NOTIFY"			 => GTM_TOM0_CH13_IRQ_NOTIFY,
			"GTM_TOM0_CH13_IRQ_EN"			 => GTM_TOM0_CH13_IRQ_EN,
			"GTM_TOM0_CH13_IRQ_FORCINT"			 => GTM_TOM0_CH13_IRQ_FORCINT,
			"GTM_TOM0_CH13_IRQ_MODE"			 => GTM_TOM0_CH13_IRQ_MODE,
			"GTM_ARU_IRQ_MODE"			 => GTM_ARU_IRQ_MODE,
			"GTM_TOM0_CH14_CTRL"			 => GTM_TOM0_CH14_CTRL,
			"GTM_TOM0_CH14_SR0"			 => GTM_TOM0_CH14_SR0,
			"GTM_TOM0_CH14_SR1"			 => GTM_TOM0_CH14_SR1,
			"GTM_TOM0_CH14_CM0"			 => GTM_TOM0_CH14_CM0,
			"GTM_TOM0_CH14_CM1"			 => GTM_TOM0_CH14_CM1,
			"GTM_TOM0_CH14_CN0"			 => GTM_TOM0_CH14_CN0,
			"GTM_TOM0_CH14_STAT"			 => GTM_TOM0_CH14_STAT,
			"GTM_TOM0_CH14_IRQ_NOTIFY"			 => GTM_TOM0_CH14_IRQ_NOTIFY,
			"GTM_TOM0_CH14_IRQ_EN"			 => GTM_TOM0_CH14_IRQ_EN,
			"GTM_TOM0_CH14_IRQ_FORCINT"			 => GTM_TOM0_CH14_IRQ_FORCINT,
			"GTM_ARU_CADDR_END"			 => GTM_ARU_CADDR_END,
			"GTM_TOM0_CH14_IRQ_MODE"			 => GTM_TOM0_CH14_IRQ_MODE,
			"GTM_TOM0_CH15_CTRL"			 => GTM_TOM0_CH15_CTRL,
			"GTM_TOM0_CH15_SR0"			 => GTM_TOM0_CH15_SR0,
			"GTM_TOM0_CH15_SR1"			 => GTM_TOM0_CH15_SR1,
			"GTM_TOM0_CH15_CM0"			 => GTM_TOM0_CH15_CM0,
			"GTM_TOM0_CH15_CM1"			 => GTM_TOM0_CH15_CM1,
			"GTM_TOM0_CH15_CN0"			 => GTM_TOM0_CH15_CN0,
			"GTM_TOM0_CH15_STAT"			 => GTM_TOM0_CH15_STAT,
			"GTM_TOM0_CH15_IRQ_NOTIFY"			 => GTM_TOM0_CH15_IRQ_NOTIFY,
			"GTM_TOM0_CH15_IRQ_EN"			 => GTM_TOM0_CH15_IRQ_EN,
			"GTM_ARU_CTRL"			 => GTM_ARU_CTRL,
			"GTM_TOM0_CH15_IRQ_FORCINT"			 => GTM_TOM0_CH15_IRQ_FORCINT,
			"GTM_TOM0_CH15_IRQ_MODE"			 => GTM_TOM0_CH15_IRQ_MODE,
			"GTM_TOM1_CH0_CTRL"			 => GTM_TOM1_CH0_CTRL,
			"GTM_TOM1_CH0_SR0"			 => GTM_TOM1_CH0_SR0,
			"GTM_TOM1_CH0_SR1"			 => GTM_TOM1_CH0_SR1,
			"GTM_TOM1_CH0_CM0"			 => GTM_TOM1_CH0_CM0,
			"GTM_TOM1_CH0_CM1"			 => GTM_TOM1_CH0_CM1,
			"GTM_TOM1_CH0_CN0"			 => GTM_TOM1_CH0_CN0,
			"GTM_TOM1_CH0_STAT"			 => GTM_TOM1_CH0_STAT,
			"GTM_TOM1_CH0_IRQ_NOTIFY"			 => GTM_TOM1_CH0_IRQ_NOTIFY,
			"GTM_ARU_DYN_CTRL0"			 => GTM_ARU_DYN_CTRL0,
			"GTM_TOM1_CH0_IRQ_EN"			 => GTM_TOM1_CH0_IRQ_EN,
			"GTM_TOM1_CH0_IRQ_FORCINT"			 => GTM_TOM1_CH0_IRQ_FORCINT,
			"GTM_TOM1_CH0_IRQ_MODE"			 => GTM_TOM1_CH0_IRQ_MODE,
			"GTM_TOM1_TGC0_GLB_CTRL"			 => GTM_TOM1_TGC0_GLB_CTRL,
			"GTM_TOM1_TGC0_ACT_TB"			 => GTM_TOM1_TGC0_ACT_TB,
			"GTM_TOM1_TGC0_FUPD_CTRL"			 => GTM_TOM1_TGC0_FUPD_CTRL,
			"GTM_TOM1_TGC0_INT_TRIG"			 => GTM_TOM1_TGC0_INT_TRIG,
			"GTM_TOM1_CH1_CTRL"			 => GTM_TOM1_CH1_CTRL,
			"GTM_TOM1_CH1_SR0"			 => GTM_TOM1_CH1_SR0,
			"GTM_TOM1_CH1_SR1"			 => GTM_TOM1_CH1_SR1,
			"GTM_TOM1_CH1_CM0"			 => GTM_TOM1_CH1_CM0,
			"GTM_TOM1_CH1_CM1"			 => GTM_TOM1_CH1_CM1,
			"GTM_TOM1_CH1_CN0"			 => GTM_TOM1_CH1_CN0,
			"GTM_TOM1_CH1_STAT"			 => GTM_TOM1_CH1_STAT,
			"GTM_TOM1_CH1_IRQ_NOTIFY"			 => GTM_TOM1_CH1_IRQ_NOTIFY,
			"GTM_TOM1_CH1_IRQ_EN"			 => GTM_TOM1_CH1_IRQ_EN,
			"GTM_TOM1_CH1_IRQ_FORCINT"			 => GTM_TOM1_CH1_IRQ_FORCINT,
			"GTM_TOM1_CH1_IRQ_MODE"			 => GTM_TOM1_CH1_IRQ_MODE,
			"GTM_TOM1_TGC0_ENDIS_CTRL"			 => GTM_TOM1_TGC0_ENDIS_CTRL,
			"GTM_TOM1_TGC0_ENDIS_STAT"			 => GTM_TOM1_TGC0_ENDIS_STAT,
			"GTM_TOM1_TGC0_OUTEN_CTRL"			 => GTM_TOM1_TGC0_OUTEN_CTRL,
			"GTM_TOM1_TGC0_OUTEN_STAT"			 => GTM_TOM1_TGC0_OUTEN_STAT,
			"GTM_TOM1_CH2_CTRL"			 => GTM_TOM1_CH2_CTRL,
			"GTM_ARU_DYN_CTRL1"			 => GTM_ARU_DYN_CTRL1,
			"GTM_TOM1_CH2_SR0"			 => GTM_TOM1_CH2_SR0,
			"GTM_TOM1_CH2_SR1"			 => GTM_TOM1_CH2_SR1,
			"GTM_TOM1_CH2_CM0"			 => GTM_TOM1_CH2_CM0,
			"GTM_TOM1_CH2_CM1"			 => GTM_TOM1_CH2_CM1,
			"GTM_TOM1_CH2_CN0"			 => GTM_TOM1_CH2_CN0,
			"GTM_TOM1_CH2_STAT"			 => GTM_TOM1_CH2_STAT,
			"GTM_TOM1_CH2_IRQ_NOTIFY"			 => GTM_TOM1_CH2_IRQ_NOTIFY,
			"GTM_TOM1_CH2_IRQ_EN"			 => GTM_TOM1_CH2_IRQ_EN,
			"GTM_TOM1_CH2_IRQ_FORCINT"			 => GTM_TOM1_CH2_IRQ_FORCINT,
			"GTM_TOM1_CH2_IRQ_MODE"			 => GTM_TOM1_CH2_IRQ_MODE,
			"GTM_TOM1_CH3_CTRL"			 => GTM_TOM1_CH3_CTRL,
			"GTM_TOM1_CH3_SR0"			 => GTM_TOM1_CH3_SR0,
			"GTM_TOM1_CH3_SR1"			 => GTM_TOM1_CH3_SR1,
			"GTM_TOM1_CH3_CM0"			 => GTM_TOM1_CH3_CM0,
			"GTM_TOM1_CH3_CM1"			 => GTM_TOM1_CH3_CM1,
			"GTM_TOM1_CH3_CN0"			 => GTM_TOM1_CH3_CN0,
			"GTM_TOM1_CH3_STAT"			 => GTM_TOM1_CH3_STAT,
			"GTM_TOM1_CH3_IRQ_NOTIFY"			 => GTM_TOM1_CH3_IRQ_NOTIFY,
			"GTM_TOM1_CH3_IRQ_EN"			 => GTM_TOM1_CH3_IRQ_EN,
			"GTM_TOM1_CH3_IRQ_FORCINT"			 => GTM_TOM1_CH3_IRQ_FORCINT,
			"GTM_TOM1_CH3_IRQ_MODE"			 => GTM_TOM1_CH3_IRQ_MODE,
			"GTM_TOM1_CH4_CTRL"			 => GTM_TOM1_CH4_CTRL,
			"GTM_TOM1_CH4_SR0"			 => GTM_TOM1_CH4_SR0,
			"GTM_TOM1_CH4_SR1"			 => GTM_TOM1_CH4_SR1,
			"GTM_ARU_DYN_ROUTE_LOW0"			 => GTM_ARU_DYN_ROUTE_LOW0,
			"GTM_TOM1_CH4_CM0"			 => GTM_TOM1_CH4_CM0,
			"GTM_TOM1_CH4_CM1"			 => GTM_TOM1_CH4_CM1,
			"GTM_TOM1_CH4_CN0"			 => GTM_TOM1_CH4_CN0,
			"GTM_TOM1_CH4_STAT"			 => GTM_TOM1_CH4_STAT,
			"GTM_TOM1_CH4_IRQ_NOTIFY"			 => GTM_TOM1_CH4_IRQ_NOTIFY,
			"GTM_TOM1_CH4_IRQ_EN"			 => GTM_TOM1_CH4_IRQ_EN,
			"GTM_TOM1_CH4_IRQ_FORCINT"			 => GTM_TOM1_CH4_IRQ_FORCINT,
			"GTM_TOM1_CH4_IRQ_MODE"			 => GTM_TOM1_CH4_IRQ_MODE,
			"GTM_TOM1_CH5_CTRL"			 => GTM_TOM1_CH5_CTRL,
			"GTM_TOM1_CH5_SR0"			 => GTM_TOM1_CH5_SR0,
			"GTM_TOM1_CH5_SR1"			 => GTM_TOM1_CH5_SR1,
			"GTM_TOM1_CH5_CM0"			 => GTM_TOM1_CH5_CM0,
			"GTM_TOM1_CH5_CM1"			 => GTM_TOM1_CH5_CM1,
			"GTM_TOM1_CH5_CN0"			 => GTM_TOM1_CH5_CN0,
			"GTM_TOM1_CH5_STAT"			 => GTM_TOM1_CH5_STAT,
			"GTM_TOM1_CH5_IRQ_NOTIFY"			 => GTM_TOM1_CH5_IRQ_NOTIFY,
			"GTM_TOM1_CH5_IRQ_EN"			 => GTM_TOM1_CH5_IRQ_EN,
			"GTM_TOM1_CH5_IRQ_FORCINT"			 => GTM_TOM1_CH5_IRQ_FORCINT,
			"GTM_TOM1_CH5_IRQ_MODE"			 => GTM_TOM1_CH5_IRQ_MODE,
			"GTM_TOM1_CH6_CTRL"			 => GTM_TOM1_CH6_CTRL,
			"GTM_TOM1_CH6_SR0"			 => GTM_TOM1_CH6_SR0,
			"GTM_TOM1_CH6_SR1"			 => GTM_TOM1_CH6_SR1,
			"GTM_TOM1_CH6_CM0"			 => GTM_TOM1_CH6_CM0,
			"GTM_ARU_DYN_ROUTE_LOW1"			 => GTM_ARU_DYN_ROUTE_LOW1,
			"GTM_TOM1_CH6_CM1"			 => GTM_TOM1_CH6_CM1,
			"GTM_TOM1_CH6_CN0"			 => GTM_TOM1_CH6_CN0,
			"GTM_TOM1_CH6_STAT"			 => GTM_TOM1_CH6_STAT,
			"GTM_TOM1_CH6_IRQ_NOTIFY"			 => GTM_TOM1_CH6_IRQ_NOTIFY,
			"GTM_TOM1_CH6_IRQ_EN"			 => GTM_TOM1_CH6_IRQ_EN,
			"GTM_TOM1_CH6_IRQ_FORCINT"			 => GTM_TOM1_CH6_IRQ_FORCINT,
			"GTM_TOM1_CH6_IRQ_MODE"			 => GTM_TOM1_CH6_IRQ_MODE,
			"GTM_TOM1_CH7_CTRL"			 => GTM_TOM1_CH7_CTRL,
			"GTM_TOM1_CH7_SR0"			 => GTM_TOM1_CH7_SR0,
			"GTM_TOM1_CH7_SR1"			 => GTM_TOM1_CH7_SR1,
			"GTM_TOM1_CH7_CM0"			 => GTM_TOM1_CH7_CM0,
			"GTM_TOM1_CH7_CM1"			 => GTM_TOM1_CH7_CM1,
			"GTM_TOM1_CH7_CN0"			 => GTM_TOM1_CH7_CN0,
			"GTM_TOM1_CH7_STAT"			 => GTM_TOM1_CH7_STAT,
			"GTM_TOM1_CH7_IRQ_NOTIFY"			 => GTM_TOM1_CH7_IRQ_NOTIFY,
			"GTM_TOM1_CH7_IRQ_EN"			 => GTM_TOM1_CH7_IRQ_EN,
			"GTM_TOM1_CH7_IRQ_FORCINT"			 => GTM_TOM1_CH7_IRQ_FORCINT,
			"GTM_TOM1_CH7_IRQ_MODE"			 => GTM_TOM1_CH7_IRQ_MODE,
			"GTM_TOM1_CH8_CTRL"			 => GTM_TOM1_CH8_CTRL,
			"GTM_TOM1_CH8_SR0"			 => GTM_TOM1_CH8_SR0,
			"GTM_TOM1_CH8_SR1"			 => GTM_TOM1_CH8_SR1,
			"GTM_TOM1_CH8_CM0"			 => GTM_TOM1_CH8_CM0,
			"GTM_TOM1_CH8_CM1"			 => GTM_TOM1_CH8_CM1,
			"GTM_ARU_DYN_ROUTE_HIGH0"			 => GTM_ARU_DYN_ROUTE_HIGH0,
			"GTM_TOM1_CH8_CN0"			 => GTM_TOM1_CH8_CN0,
			"GTM_TOM1_CH8_STAT"			 => GTM_TOM1_CH8_STAT,
			"GTM_TOM1_CH8_IRQ_NOTIFY"			 => GTM_TOM1_CH8_IRQ_NOTIFY,
			"GTM_TOM1_CH8_IRQ_EN"			 => GTM_TOM1_CH8_IRQ_EN,
			"GTM_TOM1_CH8_IRQ_FORCINT"			 => GTM_TOM1_CH8_IRQ_FORCINT,
			"GTM_TOM1_CH8_IRQ_MODE"			 => GTM_TOM1_CH8_IRQ_MODE,
			"GTM_TOM1_TGC1_GLB_CTRL"			 => GTM_TOM1_TGC1_GLB_CTRL,
			"GTM_TOM1_TGC1_ACT_TB"			 => GTM_TOM1_TGC1_ACT_TB,
			"GTM_TOM1_TGC1_FUPD_CTRL"			 => GTM_TOM1_TGC1_FUPD_CTRL,
			"GTM_TOM1_TGC1_INT_TRIG"			 => GTM_TOM1_TGC1_INT_TRIG,
			"GTM_TOM1_CH9_CTRL"			 => GTM_TOM1_CH9_CTRL,
			"GTM_TOM1_CH9_SR0"			 => GTM_TOM1_CH9_SR0,
			"GTM_TOM1_CH9_SR1"			 => GTM_TOM1_CH9_SR1,
			"GTM_TOM1_CH9_CM0"			 => GTM_TOM1_CH9_CM0,
			"GTM_TOM1_CH9_CM1"			 => GTM_TOM1_CH9_CM1,
			"GTM_TOM1_CH9_CN0"			 => GTM_TOM1_CH9_CN0,
			"GTM_TOM1_CH9_STAT"			 => GTM_TOM1_CH9_STAT,
			"GTM_TOM1_CH9_IRQ_NOTIFY"			 => GTM_TOM1_CH9_IRQ_NOTIFY,
			"GTM_TOM1_CH9_IRQ_EN"			 => GTM_TOM1_CH9_IRQ_EN,
			"GTM_TOM1_CH9_IRQ_FORCINT"			 => GTM_TOM1_CH9_IRQ_FORCINT,
			"GTM_TOM1_CH9_IRQ_MODE"			 => GTM_TOM1_CH9_IRQ_MODE,
			"GTM_TOM1_TGC1_ENDIS_CTRL"			 => GTM_TOM1_TGC1_ENDIS_CTRL,
			"GTM_TOM1_TGC1_ENDIS_STAT"			 => GTM_TOM1_TGC1_ENDIS_STAT,
			"GTM_TOM1_TGC1_OUTEN_CTRL"			 => GTM_TOM1_TGC1_OUTEN_CTRL,
			"GTM_ARU_DYN_ROUTE_HIGH1"			 => GTM_ARU_DYN_ROUTE_HIGH1,
			"GTM_TOM1_TGC1_OUTEN_STAT"			 => GTM_TOM1_TGC1_OUTEN_STAT,
			"GTM_TOM1_CH10_CTRL"			 => GTM_TOM1_CH10_CTRL,
			"GTM_TOM1_CH10_SR0"			 => GTM_TOM1_CH10_SR0,
			"GTM_TOM1_CH10_SR1"			 => GTM_TOM1_CH10_SR1,
			"GTM_TOM1_CH10_CM0"			 => GTM_TOM1_CH10_CM0,
			"GTM_TOM1_CH10_CM1"			 => GTM_TOM1_CH10_CM1,
			"GTM_TOM1_CH10_CN0"			 => GTM_TOM1_CH10_CN0,
			"GTM_TOM1_CH10_STAT"			 => GTM_TOM1_CH10_STAT,
			"GTM_TOM1_CH10_IRQ_NOTIFY"			 => GTM_TOM1_CH10_IRQ_NOTIFY,
			"GTM_TOM1_CH10_IRQ_EN"			 => GTM_TOM1_CH10_IRQ_EN,
			"GTM_TOM1_CH10_IRQ_FORCINT"			 => GTM_TOM1_CH10_IRQ_FORCINT,
			"GTM_TOM1_CH10_IRQ_MODE"			 => GTM_TOM1_CH10_IRQ_MODE,
			"GTM_TOM1_CH11_CTRL"			 => GTM_TOM1_CH11_CTRL,
			"GTM_TOM1_CH11_SR0"			 => GTM_TOM1_CH11_SR0,
			"GTM_TOM1_CH11_SR1"			 => GTM_TOM1_CH11_SR1,
			"GTM_TOM1_CH11_CM0"			 => GTM_TOM1_CH11_CM0,
			"GTM_TOM1_CH11_CM1"			 => GTM_TOM1_CH11_CM1,
			"GTM_TOM1_CH11_CN0"			 => GTM_TOM1_CH11_CN0,
			"GTM_TOM1_CH11_STAT"			 => GTM_TOM1_CH11_STAT,
			"GTM_TOM1_CH11_IRQ_NOTIFY"			 => GTM_TOM1_CH11_IRQ_NOTIFY,
			"GTM_TOM1_CH11_IRQ_EN"			 => GTM_TOM1_CH11_IRQ_EN,
			"GTM_TOM1_CH11_IRQ_FORCINT"			 => GTM_TOM1_CH11_IRQ_FORCINT,
			"GTM_TOM1_CH11_IRQ_MODE"			 => GTM_TOM1_CH11_IRQ_MODE,
			"GTM_ARU_DYN_ROUTE_SR_LOW0"			 => GTM_ARU_DYN_ROUTE_SR_LOW0,
			"GTM_TOM1_CH12_CTRL"			 => GTM_TOM1_CH12_CTRL,
			"GTM_TOM1_CH12_SR0"			 => GTM_TOM1_CH12_SR0,
			"GTM_TOM1_CH12_SR1"			 => GTM_TOM1_CH12_SR1,
			"GTM_TOM1_CH12_CM0"			 => GTM_TOM1_CH12_CM0,
			"GTM_TOM1_CH12_CM1"			 => GTM_TOM1_CH12_CM1,
			"GTM_TOM1_CH12_CN0"			 => GTM_TOM1_CH12_CN0,
			"GTM_TOM1_CH12_STAT"			 => GTM_TOM1_CH12_STAT,
			"GTM_TOM1_CH12_IRQ_NOTIFY"			 => GTM_TOM1_CH12_IRQ_NOTIFY,
			"GTM_TOM1_CH12_IRQ_EN"			 => GTM_TOM1_CH12_IRQ_EN,
			"GTM_TOM1_CH12_IRQ_FORCINT"			 => GTM_TOM1_CH12_IRQ_FORCINT,
			"GTM_TOM1_CH12_IRQ_MODE"			 => GTM_TOM1_CH12_IRQ_MODE,
			"GTM_TOM1_CH13_CTRL"			 => GTM_TOM1_CH13_CTRL,
			"GTM_TOM1_CH13_SR0"			 => GTM_TOM1_CH13_SR0,
			"GTM_TOM1_CH13_SR1"			 => GTM_TOM1_CH13_SR1,
			"GTM_TOM1_CH13_CM0"			 => GTM_TOM1_CH13_CM0,
			"GTM_TOM1_CH13_CM1"			 => GTM_TOM1_CH13_CM1,
			"GTM_TOM1_CH13_CN0"			 => GTM_TOM1_CH13_CN0,
			"GTM_TOM1_CH13_STAT"			 => GTM_TOM1_CH13_STAT,
			"GTM_TOM1_CH13_IRQ_NOTIFY"			 => GTM_TOM1_CH13_IRQ_NOTIFY,
			"GTM_TOM1_CH13_IRQ_EN"			 => GTM_TOM1_CH13_IRQ_EN,
			"GTM_TOM1_CH13_IRQ_FORCINT"			 => GTM_TOM1_CH13_IRQ_FORCINT,
			"GTM_TOM1_CH13_IRQ_MODE"			 => GTM_TOM1_CH13_IRQ_MODE,
			"GTM_TOM1_CH14_CTRL"			 => GTM_TOM1_CH14_CTRL,
			"GTM_ARU_DYN_ROUTE_SR_LOW1"			 => GTM_ARU_DYN_ROUTE_SR_LOW1,
			"GTM_TOM1_CH14_SR0"			 => GTM_TOM1_CH14_SR0,
			"GTM_TOM1_CH14_SR1"			 => GTM_TOM1_CH14_SR1,
			"GTM_TOM1_CH14_CM0"			 => GTM_TOM1_CH14_CM0,
			"GTM_TOM1_CH14_CM1"			 => GTM_TOM1_CH14_CM1,
			"GTM_TOM1_CH14_CN0"			 => GTM_TOM1_CH14_CN0,
			"GTM_TOM1_CH14_STAT"			 => GTM_TOM1_CH14_STAT,
			"GTM_TOM1_CH14_IRQ_NOTIFY"			 => GTM_TOM1_CH14_IRQ_NOTIFY,
			"GTM_TOM1_CH14_IRQ_EN"			 => GTM_TOM1_CH14_IRQ_EN,
			"GTM_TOM1_CH14_IRQ_FORCINT"			 => GTM_TOM1_CH14_IRQ_FORCINT,
			"GTM_TOM1_CH14_IRQ_MODE"			 => GTM_TOM1_CH14_IRQ_MODE,
			"GTM_TOM1_CH15_CTRL"			 => GTM_TOM1_CH15_CTRL,
			"GTM_TOM1_CH15_SR0"			 => GTM_TOM1_CH15_SR0,
			"GTM_TOM1_CH15_SR1"			 => GTM_TOM1_CH15_SR1,
			"GTM_TOM1_CH15_CM0"			 => GTM_TOM1_CH15_CM0,
			"GTM_TOM1_CH15_CM1"			 => GTM_TOM1_CH15_CM1,
			"GTM_TOM1_CH15_CN0"			 => GTM_TOM1_CH15_CN0,
			"GTM_TOM1_CH15_STAT"			 => GTM_TOM1_CH15_STAT,
			"GTM_TOM1_CH15_IRQ_NOTIFY"			 => GTM_TOM1_CH15_IRQ_NOTIFY,
			"GTM_TOM1_CH15_IRQ_EN"			 => GTM_TOM1_CH15_IRQ_EN,
			"GTM_TOM1_CH15_IRQ_FORCINT"			 => GTM_TOM1_CH15_IRQ_FORCINT,
			"GTM_TOM1_CH15_IRQ_MODE"			 => GTM_TOM1_CH15_IRQ_MODE,
			"GTM_TOM2_CH0_CTRL"			 => GTM_TOM2_CH0_CTRL,
			"GTM_TOM2_CH0_SR0"			 => GTM_TOM2_CH0_SR0,
			"GTM_TOM2_CH0_SR1"			 => GTM_TOM2_CH0_SR1,
			"GTM_ARU_DYN_ROUTE_SR_HIGH0"			 => GTM_ARU_DYN_ROUTE_SR_HIGH0,
			"GTM_TOM2_CH0_CM0"			 => GTM_TOM2_CH0_CM0,
			"GTM_TOM2_CH0_CM1"			 => GTM_TOM2_CH0_CM1,
			"GTM_TOM2_CH0_CN0"			 => GTM_TOM2_CH0_CN0,
			"GTM_TOM2_CH0_STAT"			 => GTM_TOM2_CH0_STAT,
			"GTM_TOM2_CH0_IRQ_NOTIFY"			 => GTM_TOM2_CH0_IRQ_NOTIFY,
			"GTM_TOM2_CH0_IRQ_EN"			 => GTM_TOM2_CH0_IRQ_EN,
			"GTM_TOM2_CH0_IRQ_FORCINT"			 => GTM_TOM2_CH0_IRQ_FORCINT,
			"GTM_TOM2_CH0_IRQ_MODE"			 => GTM_TOM2_CH0_IRQ_MODE,
			"GTM_TOM2_TGC0_GLB_CTRL"			 => GTM_TOM2_TGC0_GLB_CTRL,
			"GTM_TOM2_TGC0_ACT_TB"			 => GTM_TOM2_TGC0_ACT_TB,
			"GTM_TOM2_TGC0_FUPD_CTRL"			 => GTM_TOM2_TGC0_FUPD_CTRL,
			"GTM_TOM2_TGC0_INT_TRIG"			 => GTM_TOM2_TGC0_INT_TRIG,
			"GTM_TOM2_CH1_CTRL"			 => GTM_TOM2_CH1_CTRL,
			"GTM_TOM2_CH1_SR0"			 => GTM_TOM2_CH1_SR0,
			"GTM_TOM2_CH1_SR1"			 => GTM_TOM2_CH1_SR1,
			"GTM_TOM2_CH1_CM0"			 => GTM_TOM2_CH1_CM0,
			"GTM_TOM2_CH1_CM1"			 => GTM_TOM2_CH1_CM1,
			"GTM_TOM2_CH1_CN0"			 => GTM_TOM2_CH1_CN0,
			"GTM_TOM2_CH1_STAT"			 => GTM_TOM2_CH1_STAT,
			"GTM_TOM2_CH1_IRQ_NOTIFY"			 => GTM_TOM2_CH1_IRQ_NOTIFY,
			"GTM_TOM2_CH1_IRQ_EN"			 => GTM_TOM2_CH1_IRQ_EN,
			"GTM_TOM2_CH1_IRQ_FORCINT"			 => GTM_TOM2_CH1_IRQ_FORCINT,
			"GTM_TOM2_CH1_IRQ_MODE"			 => GTM_TOM2_CH1_IRQ_MODE,
			"GTM_ARU_DYN_ROUTE_SR_HIGH1"			 => GTM_ARU_DYN_ROUTE_SR_HIGH1,
			"GTM_TOM2_TGC0_ENDIS_CTRL"			 => GTM_TOM2_TGC0_ENDIS_CTRL,
			"GTM_TOM2_TGC0_ENDIS_STAT"			 => GTM_TOM2_TGC0_ENDIS_STAT,
			"GTM_TOM2_TGC0_OUTEN_CTRL"			 => GTM_TOM2_TGC0_OUTEN_CTRL,
			"GTM_TOM2_TGC0_OUTEN_STAT"			 => GTM_TOM2_TGC0_OUTEN_STAT,
			"GTM_TOM2_CH2_CTRL"			 => GTM_TOM2_CH2_CTRL,
			"GTM_TOM2_CH2_SR0"			 => GTM_TOM2_CH2_SR0,
			"GTM_TOM2_CH2_SR1"			 => GTM_TOM2_CH2_SR1,
			"GTM_TOM2_CH2_CM0"			 => GTM_TOM2_CH2_CM0,
			"GTM_TOM2_CH2_CM1"			 => GTM_TOM2_CH2_CM1,
			"GTM_TOM2_CH2_CN0"			 => GTM_TOM2_CH2_CN0,
			"GTM_TOM2_CH2_STAT"			 => GTM_TOM2_CH2_STAT,
			"GTM_TOM2_CH2_IRQ_NOTIFY"			 => GTM_TOM2_CH2_IRQ_NOTIFY,
			"GTM_TOM2_CH2_IRQ_EN"			 => GTM_TOM2_CH2_IRQ_EN,
			"GTM_TOM2_CH2_IRQ_FORCINT"			 => GTM_TOM2_CH2_IRQ_FORCINT,
			"GTM_TOM2_CH2_IRQ_MODE"			 => GTM_TOM2_CH2_IRQ_MODE,
			"GTM_TOM2_CH3_CTRL"			 => GTM_TOM2_CH3_CTRL,
			"GTM_TOM2_CH3_SR0"			 => GTM_TOM2_CH3_SR0,
			"GTM_TOM2_CH3_SR1"			 => GTM_TOM2_CH3_SR1,
			"GTM_TOM2_CH3_CM0"			 => GTM_TOM2_CH3_CM0,
			"GTM_TOM2_CH3_CM1"			 => GTM_TOM2_CH3_CM1,
			"GTM_TOM2_CH3_CN0"			 => GTM_TOM2_CH3_CN0,
			"GTM_TOM2_CH3_STAT"			 => GTM_TOM2_CH3_STAT,
			"GTM_TOM2_CH3_IRQ_NOTIFY"			 => GTM_TOM2_CH3_IRQ_NOTIFY,
			"GTM_ARU_DYN_RDADDR0"			 => GTM_ARU_DYN_RDADDR0,
			"GTM_TOM2_CH3_IRQ_EN"			 => GTM_TOM2_CH3_IRQ_EN,
			"GTM_TOM2_CH3_IRQ_FORCINT"			 => GTM_TOM2_CH3_IRQ_FORCINT,
			"GTM_TOM2_CH3_IRQ_MODE"			 => GTM_TOM2_CH3_IRQ_MODE,
			"GTM_TOM2_CH4_CTRL"			 => GTM_TOM2_CH4_CTRL,
			"GTM_TOM2_CH4_SR0"			 => GTM_TOM2_CH4_SR0,
			"GTM_TOM2_CH4_SR1"			 => GTM_TOM2_CH4_SR1,
			"GTM_TOM2_CH4_CM0"			 => GTM_TOM2_CH4_CM0,
			"GTM_TOM2_CH4_CM1"			 => GTM_TOM2_CH4_CM1,
			"GTM_TOM2_CH4_CN0"			 => GTM_TOM2_CH4_CN0,
			"GTM_TOM2_CH4_STAT"			 => GTM_TOM2_CH4_STAT,
			"GTM_TOM2_CH4_IRQ_NOTIFY"			 => GTM_TOM2_CH4_IRQ_NOTIFY,
			"GTM_TOM2_CH4_IRQ_EN"			 => GTM_TOM2_CH4_IRQ_EN,
			"GTM_TOM2_CH4_IRQ_FORCINT"			 => GTM_TOM2_CH4_IRQ_FORCINT,
			"GTM_TOM2_CH4_IRQ_MODE"			 => GTM_TOM2_CH4_IRQ_MODE,
			"GTM_TOM2_CH5_CTRL"			 => GTM_TOM2_CH5_CTRL,
			"GTM_TOM2_CH5_SR0"			 => GTM_TOM2_CH5_SR0,
			"GTM_TOM2_CH5_SR1"			 => GTM_TOM2_CH5_SR1,
			"GTM_TOM2_CH5_CM0"			 => GTM_TOM2_CH5_CM0,
			"GTM_TOM2_CH5_CM1"			 => GTM_TOM2_CH5_CM1,
			"GTM_TOM2_CH5_CN0"			 => GTM_TOM2_CH5_CN0,
			"GTM_TOM2_CH5_STAT"			 => GTM_TOM2_CH5_STAT,
			"GTM_TOM2_CH5_IRQ_NOTIFY"			 => GTM_TOM2_CH5_IRQ_NOTIFY,
			"GTM_TOM2_CH5_IRQ_EN"			 => GTM_TOM2_CH5_IRQ_EN,
			"GTM_TOM2_CH5_IRQ_FORCINT"			 => GTM_TOM2_CH5_IRQ_FORCINT,
			"GTM_ARU_DYN_RDADDR1"			 => GTM_ARU_DYN_RDADDR1,
			"GTM_TOM2_CH5_IRQ_MODE"			 => GTM_TOM2_CH5_IRQ_MODE,
			"GTM_TOM2_CH6_CTRL"			 => GTM_TOM2_CH6_CTRL,
			"GTM_TOM2_CH6_SR0"			 => GTM_TOM2_CH6_SR0,
			"GTM_TOM2_CH6_SR1"			 => GTM_TOM2_CH6_SR1,
			"GTM_TOM2_CH6_CM0"			 => GTM_TOM2_CH6_CM0,
			"GTM_TOM2_CH6_CM1"			 => GTM_TOM2_CH6_CM1,
			"GTM_TOM2_CH6_CN0"			 => GTM_TOM2_CH6_CN0,
			"GTM_TOM2_CH6_STAT"			 => GTM_TOM2_CH6_STAT,
			"GTM_TOM2_CH6_IRQ_NOTIFY"			 => GTM_TOM2_CH6_IRQ_NOTIFY,
			"GTM_TOM2_CH6_IRQ_EN"			 => GTM_TOM2_CH6_IRQ_EN,
			"GTM_TOM2_CH6_IRQ_FORCINT"			 => GTM_TOM2_CH6_IRQ_FORCINT,
			"GTM_TOM2_CH6_IRQ_MODE"			 => GTM_TOM2_CH6_IRQ_MODE,
			"GTM_TOM2_CH7_CTRL"			 => GTM_TOM2_CH7_CTRL,
			"GTM_TOM2_CH7_SR0"			 => GTM_TOM2_CH7_SR0,
			"GTM_TOM2_CH7_SR1"			 => GTM_TOM2_CH7_SR1,
			"GTM_TOM2_CH7_CM0"			 => GTM_TOM2_CH7_CM0,
			"GTM_TOM2_CH7_CM1"			 => GTM_TOM2_CH7_CM1,
			"GTM_TOM2_CH7_CN0"			 => GTM_TOM2_CH7_CN0,
			"GTM_TOM2_CH7_STAT"			 => GTM_TOM2_CH7_STAT,
			"GTM_TOM2_CH7_IRQ_NOTIFY"			 => GTM_TOM2_CH7_IRQ_NOTIFY,
			"GTM_TOM2_CH7_IRQ_EN"			 => GTM_TOM2_CH7_IRQ_EN,
			"GTM_TOM2_CH7_IRQ_FORCINT"			 => GTM_TOM2_CH7_IRQ_FORCINT,
			"GTM_TOM2_CH7_IRQ_MODE"			 => GTM_TOM2_CH7_IRQ_MODE,
			"GTM_ARU_CADDR"			 => GTM_ARU_CADDR,
			"GTM_TOM2_CH8_CTRL"			 => GTM_TOM2_CH8_CTRL,
			"GTM_TOM2_CH8_SR0"			 => GTM_TOM2_CH8_SR0,
			"GTM_TOM2_CH8_SR1"			 => GTM_TOM2_CH8_SR1,
			"GTM_TOM2_CH8_CM0"			 => GTM_TOM2_CH8_CM0,
			"GTM_TOM2_CH8_CM1"			 => GTM_TOM2_CH8_CM1,
			"GTM_TOM2_CH8_CN0"			 => GTM_TOM2_CH8_CN0,
			"GTM_TOM2_CH8_STAT"			 => GTM_TOM2_CH8_STAT,
			"GTM_TOM2_CH8_IRQ_NOTIFY"			 => GTM_TOM2_CH8_IRQ_NOTIFY,
			"GTM_TOM2_CH8_IRQ_EN"			 => GTM_TOM2_CH8_IRQ_EN,
			"GTM_TOM2_CH8_IRQ_FORCINT"			 => GTM_TOM2_CH8_IRQ_FORCINT,
			"GTM_CMU_CLK_EN"			 => GTM_CMU_CLK_EN,
			"GTM_TOM2_CH8_IRQ_MODE"			 => GTM_TOM2_CH8_IRQ_MODE,
			"GTM_TOM2_TGC1_GLB_CTRL"			 => GTM_TOM2_TGC1_GLB_CTRL,
			"GTM_TOM2_TGC1_ACT_TB"			 => GTM_TOM2_TGC1_ACT_TB,
			"GTM_TOM2_TGC1_FUPD_CTRL"			 => GTM_TOM2_TGC1_FUPD_CTRL,
			"GTM_TOM2_TGC1_INT_TRIG"			 => GTM_TOM2_TGC1_INT_TRIG,
			"GTM_TOM2_CH9_CTRL"			 => GTM_TOM2_CH9_CTRL,
			"GTM_TOM2_CH9_SR0"			 => GTM_TOM2_CH9_SR0,
			"GTM_TOM2_CH9_SR1"			 => GTM_TOM2_CH9_SR1,
			"GTM_TOM2_CH9_CM0"			 => GTM_TOM2_CH9_CM0,
			"GTM_TOM2_CH9_CM1"			 => GTM_TOM2_CH9_CM1,
			"GTM_CMU_GCLK_NUM"			 => GTM_CMU_GCLK_NUM,
			"GTM_TOM2_CH9_CN0"			 => GTM_TOM2_CH9_CN0,
			"GTM_TOM2_CH9_STAT"			 => GTM_TOM2_CH9_STAT,
			"GTM_TOM2_CH9_IRQ_NOTIFY"			 => GTM_TOM2_CH9_IRQ_NOTIFY,
			"GTM_TOM2_CH9_IRQ_EN"			 => GTM_TOM2_CH9_IRQ_EN,
			"GTM_TOM2_CH9_IRQ_FORCINT"			 => GTM_TOM2_CH9_IRQ_FORCINT,
			"GTM_TOM2_CH9_IRQ_MODE"			 => GTM_TOM2_CH9_IRQ_MODE,
			"GTM_TOM2_TGC1_ENDIS_CTRL"			 => GTM_TOM2_TGC1_ENDIS_CTRL,
			"GTM_TOM2_TGC1_ENDIS_STAT"			 => GTM_TOM2_TGC1_ENDIS_STAT,
			"GTM_TOM2_TGC1_OUTEN_CTRL"			 => GTM_TOM2_TGC1_OUTEN_CTRL,
			"GTM_TOM2_TGC1_OUTEN_STAT"			 => GTM_TOM2_TGC1_OUTEN_STAT,
			"GTM_CMU_GCLK_DEN"			 => GTM_CMU_GCLK_DEN,
			"GTM_TOM2_CH10_CTRL"			 => GTM_TOM2_CH10_CTRL,
			"GTM_TOM2_CH10_SR0"			 => GTM_TOM2_CH10_SR0,
			"GTM_TOM2_CH10_SR1"			 => GTM_TOM2_CH10_SR1,
			"GTM_TOM2_CH10_CM0"			 => GTM_TOM2_CH10_CM0,
			"GTM_TOM2_CH10_CM1"			 => GTM_TOM2_CH10_CM1,
			"GTM_TOM2_CH10_CN0"			 => GTM_TOM2_CH10_CN0,
			"GTM_TOM2_CH10_STAT"			 => GTM_TOM2_CH10_STAT,
			"GTM_TOM2_CH10_IRQ_NOTIFY"			 => GTM_TOM2_CH10_IRQ_NOTIFY,
			"GTM_TOM2_CH10_IRQ_EN"			 => GTM_TOM2_CH10_IRQ_EN,
			"GTM_TOM2_CH10_IRQ_FORCINT"			 => GTM_TOM2_CH10_IRQ_FORCINT,
			"GTM_CMU_CLK0_CTRL"			 => GTM_CMU_CLK0_CTRL,
			"GTM_TOM2_CH10_IRQ_MODE"			 => GTM_TOM2_CH10_IRQ_MODE,
			"GTM_TOM2_CH11_CTRL"			 => GTM_TOM2_CH11_CTRL,
			"GTM_TOM2_CH11_SR0"			 => GTM_TOM2_CH11_SR0,
			"GTM_TOM2_CH11_SR1"			 => GTM_TOM2_CH11_SR1,
			"GTM_TOM2_CH11_CM0"			 => GTM_TOM2_CH11_CM0,
			"GTM_TOM2_CH11_CM1"			 => GTM_TOM2_CH11_CM1,
			"GTM_TOM2_CH11_CN0"			 => GTM_TOM2_CH11_CN0,
			"GTM_TOM2_CH11_STAT"			 => GTM_TOM2_CH11_STAT,
			"GTM_TOM2_CH11_IRQ_NOTIFY"			 => GTM_TOM2_CH11_IRQ_NOTIFY,
			"GTM_TOM2_CH11_IRQ_EN"			 => GTM_TOM2_CH11_IRQ_EN,
			"GTM_TOM2_CH11_IRQ_FORCINT"			 => GTM_TOM2_CH11_IRQ_FORCINT,
			"GTM_TOM2_CH11_IRQ_MODE"			 => GTM_TOM2_CH11_IRQ_MODE,
			"GTM_TOM2_CH12_CTRL"			 => GTM_TOM2_CH12_CTRL,
			"GTM_TOM2_CH12_SR0"			 => GTM_TOM2_CH12_SR0,
			"GTM_TOM2_CH12_SR1"			 => GTM_TOM2_CH12_SR1,
			"GTM_TOM2_CH12_CM0"			 => GTM_TOM2_CH12_CM0,
			"GTM_TOM2_CH12_CM1"			 => GTM_TOM2_CH12_CM1,
			"GTM_TOM2_CH12_CN0"			 => GTM_TOM2_CH12_CN0,
			"GTM_TOM2_CH12_STAT"			 => GTM_TOM2_CH12_STAT,
			"GTM_TOM2_CH12_IRQ_NOTIFY"			 => GTM_TOM2_CH12_IRQ_NOTIFY,
			"GTM_TOM2_CH12_IRQ_EN"			 => GTM_TOM2_CH12_IRQ_EN,
			"GTM_TOM2_CH12_IRQ_FORCINT"			 => GTM_TOM2_CH12_IRQ_FORCINT,
			"GTM_TOM2_CH12_IRQ_MODE"			 => GTM_TOM2_CH12_IRQ_MODE,
			"GTM_CMU_CLK1_CTRL"			 => GTM_CMU_CLK1_CTRL,
			"GTM_TOM2_CH13_CTRL"			 => GTM_TOM2_CH13_CTRL,
			"GTM_TOM2_CH13_SR0"			 => GTM_TOM2_CH13_SR0,
			"GTM_TOM2_CH13_SR1"			 => GTM_TOM2_CH13_SR1,
			"GTM_TOM2_CH13_CM0"			 => GTM_TOM2_CH13_CM0,
			"GTM_TOM2_CH13_CM1"			 => GTM_TOM2_CH13_CM1,
			"GTM_TOM2_CH13_CN0"			 => GTM_TOM2_CH13_CN0,
			"GTM_TOM2_CH13_STAT"			 => GTM_TOM2_CH13_STAT,
			"GTM_TOM2_CH13_IRQ_NOTIFY"			 => GTM_TOM2_CH13_IRQ_NOTIFY,
			"GTM_TOM2_CH13_IRQ_EN"			 => GTM_TOM2_CH13_IRQ_EN,
			"GTM_TOM2_CH13_IRQ_FORCINT"			 => GTM_TOM2_CH13_IRQ_FORCINT,
			"GTM_TOM2_CH13_IRQ_MODE"			 => GTM_TOM2_CH13_IRQ_MODE,
			"GTM_TOM2_CH14_CTRL"			 => GTM_TOM2_CH14_CTRL,
			"GTM_TOM2_CH14_SR0"			 => GTM_TOM2_CH14_SR0,
			"GTM_TOM2_CH14_SR1"			 => GTM_TOM2_CH14_SR1,
			"GTM_TOM2_CH14_CM0"			 => GTM_TOM2_CH14_CM0,
			"GTM_TOM2_CH14_CM1"			 => GTM_TOM2_CH14_CM1,
			"GTM_TOM2_CH14_CN0"			 => GTM_TOM2_CH14_CN0,
			"GTM_TOM2_CH14_STAT"			 => GTM_TOM2_CH14_STAT,
			"GTM_TOM2_CH14_IRQ_NOTIFY"			 => GTM_TOM2_CH14_IRQ_NOTIFY,
			"GTM_TOM2_CH14_IRQ_EN"			 => GTM_TOM2_CH14_IRQ_EN,
			"GTM_TOM2_CH14_IRQ_FORCINT"			 => GTM_TOM2_CH14_IRQ_FORCINT,
			"GTM_TOM2_CH14_IRQ_MODE"			 => GTM_TOM2_CH14_IRQ_MODE,
			"GTM_TOM2_CH15_CTRL"			 => GTM_TOM2_CH15_CTRL,
			"GTM_TOM2_CH15_SR0"			 => GTM_TOM2_CH15_SR0,
			"GTM_CMU_CLK2_CTRL"			 => GTM_CMU_CLK2_CTRL,
			"GTM_TOM2_CH15_SR1"			 => GTM_TOM2_CH15_SR1,
			"GTM_TOM2_CH15_CM0"			 => GTM_TOM2_CH15_CM0,
			"GTM_TOM2_CH15_CM1"			 => GTM_TOM2_CH15_CM1,
			"GTM_TOM2_CH15_CN0"			 => GTM_TOM2_CH15_CN0,
			"GTM_TOM2_CH15_STAT"			 => GTM_TOM2_CH15_STAT,
			"GTM_TOM2_CH15_IRQ_NOTIFY"			 => GTM_TOM2_CH15_IRQ_NOTIFY,
			"GTM_TOM2_CH15_IRQ_EN"			 => GTM_TOM2_CH15_IRQ_EN,
			"GTM_TOM2_CH15_IRQ_FORCINT"			 => GTM_TOM2_CH15_IRQ_FORCINT,
			"GTM_TOM2_CH15_IRQ_MODE"			 => GTM_TOM2_CH15_IRQ_MODE,
			"GTM_PSM0_F2A_RD_CH0_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH0_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH1_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH1_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH2_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH2_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH3_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH3_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH4_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH4_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH5_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH5_ARU_RD_FIFO,
			"GTM_CMU_CLK3_CTRL"			 => GTM_CMU_CLK3_CTRL,
			"GTM_PSM0_F2A_RD_CH6_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH6_ARU_RD_FIFO,
			"GTM_PSM0_F2A_RD_CH7_ARU_RD_FIFO"			 => GTM_PSM0_F2A_RD_CH7_ARU_RD_FIFO,
			"GTM_PSM0_F2A_STR_CH0_STR_CFG"			 => GTM_PSM0_F2A_STR_CH0_STR_CFG,
			"GTM_PSM0_F2A_STR_CH1_STR_CFG"			 => GTM_PSM0_F2A_STR_CH1_STR_CFG,
			"GTM_PSM0_F2A_STR_CH2_STR_CFG"			 => GTM_PSM0_F2A_STR_CH2_STR_CFG,
			"GTM_PSM0_F2A_STR_CH3_STR_CFG"			 => GTM_PSM0_F2A_STR_CH3_STR_CFG,
			"GTM_PSM0_F2A_STR_CH4_STR_CFG"			 => GTM_PSM0_F2A_STR_CH4_STR_CFG,
			"GTM_PSM0_F2A_STR_CH5_STR_CFG"			 => GTM_PSM0_F2A_STR_CH5_STR_CFG,
			"GTM_PSM0_F2A_STR_CH6_STR_CFG"			 => GTM_PSM0_F2A_STR_CH6_STR_CFG,
			"GTM_PSM0_F2A_STR_CH7_STR_CFG"			 => GTM_PSM0_F2A_STR_CH7_STR_CFG,
			"GTM_CMU_CLK4_CTRL"			 => GTM_CMU_CLK4_CTRL,
			"GTM_PSM0_F2A_ENABLE"			 => GTM_PSM0_F2A_ENABLE,
			"GTM_PSM0_F2A_F2A_CTRL"			 => GTM_PSM0_F2A_F2A_CTRL,
			"GTM_PSM0_AFD_CH0_BUF_ACC"			 => GTM_PSM0_AFD_CH0_BUF_ACC,
			"GTM_PSM0_AFD_CH1_BUF_ACC"			 => GTM_PSM0_AFD_CH1_BUF_ACC,
			"GTM_PSM0_AFD_CH2_BUF_ACC"			 => GTM_PSM0_AFD_CH2_BUF_ACC,
			"GTM_PSM0_AFD_CH3_BUF_ACC"			 => GTM_PSM0_AFD_CH3_BUF_ACC,
			"GTM_PSM0_AFD_CH4_BUF_ACC"			 => GTM_PSM0_AFD_CH4_BUF_ACC,
			"GTM_PSM0_AFD_CH5_BUF_ACC"			 => GTM_PSM0_AFD_CH5_BUF_ACC,
			"GTM_PSM0_AFD_CH6_BUF_ACC"			 => GTM_PSM0_AFD_CH6_BUF_ACC,
			"GTM_PSM0_AFD_CH7_BUF_ACC"			 => GTM_PSM0_AFD_CH7_BUF_ACC,
			"GTM_CMU_CLK5_CTRL"			 => GTM_CMU_CLK5_CTRL,
			"GTM_PSM0_FIFO_CH0_CTRL"			 => GTM_PSM0_FIFO_CH0_CTRL,
			"GTM_PSM0_FIFO_CH0_END_ADDR"			 => GTM_PSM0_FIFO_CH0_END_ADDR,
			"GTM_PSM0_FIFO_CH0_START_ADDR"			 => GTM_PSM0_FIFO_CH0_START_ADDR,
			"GTM_PSM0_FIFO_CH0_UPPER_WM"			 => GTM_PSM0_FIFO_CH0_UPPER_WM,
			"GTM_PSM0_FIFO_CH0_LOWER_WM"			 => GTM_PSM0_FIFO_CH0_LOWER_WM,
			"GTM_PSM0_FIFO_CH0_STATUS"			 => GTM_PSM0_FIFO_CH0_STATUS,
			"GTM_PSM0_FIFO_CH0_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH0_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH0_WR_PTR"			 => GTM_PSM0_FIFO_CH0_WR_PTR,
			"GTM_PSM0_FIFO_CH0_RD_PTR"			 => GTM_PSM0_FIFO_CH0_RD_PTR,
			"GTM_PSM0_FIFO_CH0_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH0_IRQ_NOTIFY,
			"GTM_CMU_CLK6_CTRL"			 => GTM_CMU_CLK6_CTRL,
			"GTM_PSM0_FIFO_CH0_IRQ_EN"			 => GTM_PSM0_FIFO_CH0_IRQ_EN,
			"GTM_PSM0_FIFO_CH0_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH0_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH0_IRQ_MODE"			 => GTM_PSM0_FIFO_CH0_IRQ_MODE,
			"GTM_PSM0_FIFO_CH0_EIRQ_EN"			 => GTM_PSM0_FIFO_CH0_EIRQ_EN,
			"GTM_PSM0_FIFO_CH1_CTRL"			 => GTM_PSM0_FIFO_CH1_CTRL,
			"GTM_PSM0_FIFO_CH1_END_ADDR"			 => GTM_PSM0_FIFO_CH1_END_ADDR,
			"GTM_PSM0_FIFO_CH1_START_ADDR"			 => GTM_PSM0_FIFO_CH1_START_ADDR,
			"GTM_PSM0_FIFO_CH1_UPPER_WM"			 => GTM_PSM0_FIFO_CH1_UPPER_WM,
			"GTM_PSM0_FIFO_CH1_LOWER_WM"			 => GTM_PSM0_FIFO_CH1_LOWER_WM,
			"GTM_PSM0_FIFO_CH1_STATUS"			 => GTM_PSM0_FIFO_CH1_STATUS,
			"GTM_CMU_CLK7_CTRL"			 => GTM_CMU_CLK7_CTRL,
			"GTM_PSM0_FIFO_CH1_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH1_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH1_WR_PTR"			 => GTM_PSM0_FIFO_CH1_WR_PTR,
			"GTM_PSM0_FIFO_CH1_RD_PTR"			 => GTM_PSM0_FIFO_CH1_RD_PTR,
			"GTM_PSM0_FIFO_CH1_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH1_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH1_IRQ_EN"			 => GTM_PSM0_FIFO_CH1_IRQ_EN,
			"GTM_PSM0_FIFO_CH1_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH1_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH1_IRQ_MODE"			 => GTM_PSM0_FIFO_CH1_IRQ_MODE,
			"GTM_PSM0_FIFO_CH1_EIRQ_EN"			 => GTM_PSM0_FIFO_CH1_EIRQ_EN,
			"GTM_PSM0_FIFO_CH2_CTRL"			 => GTM_PSM0_FIFO_CH2_CTRL,
			"GTM_PSM0_FIFO_CH2_END_ADDR"			 => GTM_PSM0_FIFO_CH2_END_ADDR,
			"GTM_CMU_ECLK0_NUM"			 => GTM_CMU_ECLK0_NUM,
			"GTM_PSM0_FIFO_CH2_START_ADDR"			 => GTM_PSM0_FIFO_CH2_START_ADDR,
			"GTM_PSM0_FIFO_CH2_UPPER_WM"			 => GTM_PSM0_FIFO_CH2_UPPER_WM,
			"GTM_PSM0_FIFO_CH2_LOWER_WM"			 => GTM_PSM0_FIFO_CH2_LOWER_WM,
			"GTM_PSM0_FIFO_CH2_STATUS"			 => GTM_PSM0_FIFO_CH2_STATUS,
			"GTM_PSM0_FIFO_CH2_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH2_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH2_WR_PTR"			 => GTM_PSM0_FIFO_CH2_WR_PTR,
			"GTM_PSM0_FIFO_CH2_RD_PTR"			 => GTM_PSM0_FIFO_CH2_RD_PTR,
			"GTM_PSM0_FIFO_CH2_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH2_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH2_IRQ_EN"			 => GTM_PSM0_FIFO_CH2_IRQ_EN,
			"GTM_PSM0_FIFO_CH2_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH2_IRQ_FORCINT,
			"GTM_CMU_ECLK0_DEN"			 => GTM_CMU_ECLK0_DEN,
			"GTM_PSM0_FIFO_CH2_IRQ_MODE"			 => GTM_PSM0_FIFO_CH2_IRQ_MODE,
			"GTM_PSM0_FIFO_CH2_EIRQ_EN"			 => GTM_PSM0_FIFO_CH2_EIRQ_EN,
			"GTM_PSM0_FIFO_CH3_CTRL"			 => GTM_PSM0_FIFO_CH3_CTRL,
			"GTM_PSM0_FIFO_CH3_END_ADDR"			 => GTM_PSM0_FIFO_CH3_END_ADDR,
			"GTM_PSM0_FIFO_CH3_START_ADDR"			 => GTM_PSM0_FIFO_CH3_START_ADDR,
			"GTM_PSM0_FIFO_CH3_UPPER_WM"			 => GTM_PSM0_FIFO_CH3_UPPER_WM,
			"GTM_PSM0_FIFO_CH3_LOWER_WM"			 => GTM_PSM0_FIFO_CH3_LOWER_WM,
			"GTM_PSM0_FIFO_CH3_STATUS"			 => GTM_PSM0_FIFO_CH3_STATUS,
			"GTM_PSM0_FIFO_CH3_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH3_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH3_WR_PTR"			 => GTM_PSM0_FIFO_CH3_WR_PTR,
			"GTM_CMU_ECLK1_NUM"			 => GTM_CMU_ECLK1_NUM,
			"GTM_PSM0_FIFO_CH3_RD_PTR"			 => GTM_PSM0_FIFO_CH3_RD_PTR,
			"GTM_PSM0_FIFO_CH3_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH3_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH3_IRQ_EN"			 => GTM_PSM0_FIFO_CH3_IRQ_EN,
			"GTM_PSM0_FIFO_CH3_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH3_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH3_IRQ_MODE"			 => GTM_PSM0_FIFO_CH3_IRQ_MODE,
			"GTM_PSM0_FIFO_CH3_EIRQ_EN"			 => GTM_PSM0_FIFO_CH3_EIRQ_EN,
			"GTM_PSM0_FIFO_CH4_CTRL"			 => GTM_PSM0_FIFO_CH4_CTRL,
			"GTM_PSM0_FIFO_CH4_END_ADDR"			 => GTM_PSM0_FIFO_CH4_END_ADDR,
			"GTM_PSM0_FIFO_CH4_START_ADDR"			 => GTM_PSM0_FIFO_CH4_START_ADDR,
			"GTM_PSM0_FIFO_CH4_UPPER_WM"			 => GTM_PSM0_FIFO_CH4_UPPER_WM,
			"GTM_CMU_ECLK1_DEN"			 => GTM_CMU_ECLK1_DEN,
			"GTM_PSM0_FIFO_CH4_LOWER_WM"			 => GTM_PSM0_FIFO_CH4_LOWER_WM,
			"GTM_PSM0_FIFO_CH4_STATUS"			 => GTM_PSM0_FIFO_CH4_STATUS,
			"GTM_PSM0_FIFO_CH4_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH4_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH4_WR_PTR"			 => GTM_PSM0_FIFO_CH4_WR_PTR,
			"GTM_PSM0_FIFO_CH4_RD_PTR"			 => GTM_PSM0_FIFO_CH4_RD_PTR,
			"GTM_PSM0_FIFO_CH4_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH4_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH4_IRQ_EN"			 => GTM_PSM0_FIFO_CH4_IRQ_EN,
			"GTM_PSM0_FIFO_CH4_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH4_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH4_IRQ_MODE"			 => GTM_PSM0_FIFO_CH4_IRQ_MODE,
			"GTM_PSM0_FIFO_CH4_EIRQ_EN"			 => GTM_PSM0_FIFO_CH4_EIRQ_EN,
			"GTM_CMU_ECLK2_NUM"			 => GTM_CMU_ECLK2_NUM,
			"GTM_PSM0_FIFO_CH5_CTRL"			 => GTM_PSM0_FIFO_CH5_CTRL,
			"GTM_PSM0_FIFO_CH5_END_ADDR"			 => GTM_PSM0_FIFO_CH5_END_ADDR,
			"GTM_PSM0_FIFO_CH5_START_ADDR"			 => GTM_PSM0_FIFO_CH5_START_ADDR,
			"GTM_PSM0_FIFO_CH5_UPPER_WM"			 => GTM_PSM0_FIFO_CH5_UPPER_WM,
			"GTM_PSM0_FIFO_CH5_LOWER_WM"			 => GTM_PSM0_FIFO_CH5_LOWER_WM,
			"GTM_PSM0_FIFO_CH5_STATUS"			 => GTM_PSM0_FIFO_CH5_STATUS,
			"GTM_PSM0_FIFO_CH5_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH5_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH5_WR_PTR"			 => GTM_PSM0_FIFO_CH5_WR_PTR,
			"GTM_PSM0_FIFO_CH5_RD_PTR"			 => GTM_PSM0_FIFO_CH5_RD_PTR,
			"GTM_PSM0_FIFO_CH5_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH5_IRQ_NOTIFY,
			"GTM_CMU_ECLK2_DEN"			 => GTM_CMU_ECLK2_DEN,
			"GTM_PSM0_FIFO_CH5_IRQ_EN"			 => GTM_PSM0_FIFO_CH5_IRQ_EN,
			"GTM_PSM0_FIFO_CH5_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH5_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH5_IRQ_MODE"			 => GTM_PSM0_FIFO_CH5_IRQ_MODE,
			"GTM_PSM0_FIFO_CH5_EIRQ_EN"			 => GTM_PSM0_FIFO_CH5_EIRQ_EN,
			"GTM_PSM0_FIFO_CH6_CTRL"			 => GTM_PSM0_FIFO_CH6_CTRL,
			"GTM_PSM0_FIFO_CH6_END_ADDR"			 => GTM_PSM0_FIFO_CH6_END_ADDR,
			"GTM_PSM0_FIFO_CH6_START_ADDR"			 => GTM_PSM0_FIFO_CH6_START_ADDR,
			"GTM_PSM0_FIFO_CH6_UPPER_WM"			 => GTM_PSM0_FIFO_CH6_UPPER_WM,
			"GTM_PSM0_FIFO_CH6_LOWER_WM"			 => GTM_PSM0_FIFO_CH6_LOWER_WM,
			"GTM_PSM0_FIFO_CH6_STATUS"			 => GTM_PSM0_FIFO_CH6_STATUS,
			"GTM_CMU_FXCLK_CTRL"			 => GTM_CMU_FXCLK_CTRL,
			"GTM_PSM0_FIFO_CH6_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH6_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH6_WR_PTR"			 => GTM_PSM0_FIFO_CH6_WR_PTR,
			"GTM_PSM0_FIFO_CH6_RD_PTR"			 => GTM_PSM0_FIFO_CH6_RD_PTR,
			"GTM_PSM0_FIFO_CH6_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH6_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH6_IRQ_EN"			 => GTM_PSM0_FIFO_CH6_IRQ_EN,
			"GTM_CMU_GLB_CTRL"			 => GTM_CMU_GLB_CTRL,
			"GTM_PSM0_FIFO_CH6_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH6_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH6_IRQ_MODE"			 => GTM_PSM0_FIFO_CH6_IRQ_MODE,
			"GTM_PSM0_FIFO_CH6_EIRQ_EN"			 => GTM_PSM0_FIFO_CH6_EIRQ_EN,
			"GTM_PSM0_FIFO_CH7_CTRL"			 => GTM_PSM0_FIFO_CH7_CTRL,
			"GTM_CMU_CLK_CTRL"			 => GTM_CMU_CLK_CTRL,
			"GTM_PSM0_FIFO_CH7_END_ADDR"			 => GTM_PSM0_FIFO_CH7_END_ADDR,
			"GTM_PSM0_FIFO_CH7_START_ADDR"			 => GTM_PSM0_FIFO_CH7_START_ADDR,
			"GTM_PSM0_FIFO_CH7_UPPER_WM"			 => GTM_PSM0_FIFO_CH7_UPPER_WM,
			"GTM_PSM0_FIFO_CH7_LOWER_WM"			 => GTM_PSM0_FIFO_CH7_LOWER_WM,
			"GTM_BRC_SRC0_ADDR"			 => GTM_BRC_SRC0_ADDR,
			"GTM_PSM0_FIFO_CH7_STATUS"			 => GTM_PSM0_FIFO_CH7_STATUS,
			"GTM_PSM0_FIFO_CH7_FILL_LEVEL"			 => GTM_PSM0_FIFO_CH7_FILL_LEVEL,
			"GTM_PSM0_FIFO_CH7_WR_PTR"			 => GTM_PSM0_FIFO_CH7_WR_PTR,
			"GTM_PSM0_FIFO_CH7_RD_PTR"			 => GTM_PSM0_FIFO_CH7_RD_PTR,
			"GTM_PSM0_FIFO_CH7_IRQ_NOTIFY"			 => GTM_PSM0_FIFO_CH7_IRQ_NOTIFY,
			"GTM_PSM0_FIFO_CH7_IRQ_EN"			 => GTM_PSM0_FIFO_CH7_IRQ_EN,
			"GTM_PSM0_FIFO_CH7_IRQ_FORCINT"			 => GTM_PSM0_FIFO_CH7_IRQ_FORCINT,
			"GTM_PSM0_FIFO_CH7_IRQ_MODE"			 => GTM_PSM0_FIFO_CH7_IRQ_MODE,
			"GTM_PSM0_FIFO_CH7_EIRQ_EN"			 => GTM_PSM0_FIFO_CH7_EIRQ_EN,
			"GTM_DPLL_CTRL_0"			 => GTM_DPLL_CTRL_0,
			"GTM_DPLL_CTRL_1"			 => GTM_DPLL_CTRL_1,
			"GTM_BRC_SRC0_DEST"			 => GTM_BRC_SRC0_DEST,
			"GTM_DPLL_CTRL_2"			 => GTM_DPLL_CTRL_2,
			"GTM_DPLL_CTRL_3"			 => GTM_DPLL_CTRL_3,
			"GTM_DPLL_CTRL_4"			 => GTM_DPLL_CTRL_4,
			"GTM_DPLL_CTRL_5"			 => GTM_DPLL_CTRL_5,
			"GTM_DPLL_ACT_STA"			 => GTM_DPLL_ACT_STA,
			"GTM_DPLL_OSW"			 => GTM_DPLL_OSW,
			"GTM_DPLL_AOSV_2"			 => GTM_DPLL_AOSV_2,
			"GTM_DPLL_APT"			 => GTM_DPLL_APT,
			"GTM_DPLL_APS"			 => GTM_DPLL_APS,
			"GTM_DPLL_APT_2C"			 => GTM_DPLL_APT_2C,
			"GTM_DPLL_APS_1C3"			 => GTM_DPLL_APS_1C3,
			"GTM_DPLL_NUTC"			 => GTM_DPLL_NUTC,
			"GTM_DPLL_NUSC"			 => GTM_DPLL_NUSC,
			"GTM_DPLL_NTI_CNT"			 => GTM_DPLL_NTI_CNT,
			"GTM_DPLL_IRQ_NOTIFY"			 => GTM_DPLL_IRQ_NOTIFY,
			"GTM_DPLL_IRQ_EN"			 => GTM_DPLL_IRQ_EN,
			"GTM_DPLL_IRQ_FORCINT"			 => GTM_DPLL_IRQ_FORCINT,
			"GTM_DPLL_IRQ_MODE"			 => GTM_DPLL_IRQ_MODE,
			"GTM_DPLL_EIRQ_EN"			 => GTM_DPLL_EIRQ_EN,
			"GTM_DPLL_INC_CNT1"			 => GTM_DPLL_INC_CNT1,
			"GTM_DPLL_INC_CNT2"			 => GTM_DPLL_INC_CNT2,
			"GTM_DPLL_APT_SYNC"			 => GTM_DPLL_APT_SYNC,
			"GTM_DPLL_APS_SYNC"			 => GTM_DPLL_APS_SYNC,
			"GTM_BRC_SRC1_ADDR"			 => GTM_BRC_SRC1_ADDR,
			"GTM_DPLL_TBU_TS0_T"			 => GTM_DPLL_TBU_TS0_T,
			"GTM_DPLL_TBU_TS0_S"			 => GTM_DPLL_TBU_TS0_S,
			"GTM_DPLL_ADD_IN_LD1"			 => GTM_DPLL_ADD_IN_LD1,
			"GTM_DPLL_ADD_IN_LD2"			 => GTM_DPLL_ADD_IN_LD2,
			"GTM_DPLL_STATUS"			 => GTM_DPLL_STATUS,
			"GTM_DPLL_ID_PMTR0"			 => GTM_DPLL_ID_PMTR0,
			"GTM_DPLL_ID_PMTR1"			 => GTM_DPLL_ID_PMTR1,
			"GTM_DPLL_ID_PMTR2"			 => GTM_DPLL_ID_PMTR2,
			"GTM_DPLL_ID_PMTR3"			 => GTM_DPLL_ID_PMTR3,
			"GTM_DPLL_ID_PMTR4"			 => GTM_DPLL_ID_PMTR4,
			"GTM_DPLL_ID_PMTR5"			 => GTM_DPLL_ID_PMTR5,
			"GTM_DPLL_ID_PMTR6"			 => GTM_DPLL_ID_PMTR6,
			"GTM_DPLL_ID_PMTR7"			 => GTM_DPLL_ID_PMTR7,
			"GTM_BRC_SRC1_DEST"			 => GTM_BRC_SRC1_DEST,
			"GTM_DPLL_ID_PMTR8"			 => GTM_DPLL_ID_PMTR8,
			"GTM_DPLL_ID_PMTR9"			 => GTM_DPLL_ID_PMTR9,
			"GTM_DPLL_ID_PMTR10"			 => GTM_DPLL_ID_PMTR10,
			"GTM_DPLL_ID_PMTR11"			 => GTM_DPLL_ID_PMTR11,
			"GTM_DPLL_ID_PMTR12"			 => GTM_DPLL_ID_PMTR12,
			"GTM_DPLL_ID_PMTR13"			 => GTM_DPLL_ID_PMTR13,
			"GTM_DPLL_ID_PMTR14"			 => GTM_DPLL_ID_PMTR14,
			"GTM_DPLL_ID_PMTR15"			 => GTM_DPLL_ID_PMTR15,
			"GTM_DPLL_ID_PMTR16"			 => GTM_DPLL_ID_PMTR16,
			"GTM_DPLL_ID_PMTR17"			 => GTM_DPLL_ID_PMTR17,
			"GTM_BRC_SRC2_ADDR"			 => GTM_BRC_SRC2_ADDR,
			"GTM_DPLL_ID_PMTR18"			 => GTM_DPLL_ID_PMTR18,
			"GTM_DPLL_ID_PMTR19"			 => GTM_DPLL_ID_PMTR19,
			"GTM_DPLL_ID_PMTR20"			 => GTM_DPLL_ID_PMTR20,
			"GTM_DPLL_ID_PMTR21"			 => GTM_DPLL_ID_PMTR21,
			"GTM_DPLL_ID_PMTR22"			 => GTM_DPLL_ID_PMTR22,
			"GTM_DPLL_ID_PMTR23"			 => GTM_DPLL_ID_PMTR23,
			"GTM_DPLL_ID_PMTR24"			 => GTM_DPLL_ID_PMTR24,
			"GTM_DPLL_ID_PMTR25"			 => GTM_DPLL_ID_PMTR25,
			"GTM_DPLL_ID_PMTR26"			 => GTM_DPLL_ID_PMTR26,
			"GTM_DPLL_ID_PMTR27"			 => GTM_DPLL_ID_PMTR27,
			"GTM_BRC_SRC2_DEST"			 => GTM_BRC_SRC2_DEST,
			"GTM_DPLL_ID_PMTR28"			 => GTM_DPLL_ID_PMTR28,
			"GTM_DPLL_ID_PMTR29"			 => GTM_DPLL_ID_PMTR29,
			"GTM_DPLL_ID_PMTR30"			 => GTM_DPLL_ID_PMTR30,
			"GTM_DPLL_ID_PMTR31"			 => GTM_DPLL_ID_PMTR31,
			"GTM_DPLL_CTRL_0_SHADOW_TRIGGER"			 => GTM_DPLL_CTRL_0_SHADOW_TRIGGER,
			"GTM_DPLL_CTRL_0_SHADOW_STATE"			 => GTM_DPLL_CTRL_0_SHADOW_STATE,
			"GTM_DPLL_CTRL_1_SHADOW_TRIGGER"			 => GTM_DPLL_CTRL_1_SHADOW_TRIGGER,
			"GTM_DPLL_CTRL_1_SHADOW_STATE"			 => GTM_DPLL_CTRL_1_SHADOW_STATE,
			"GTM_DPLL_RAM_INI"			 => GTM_DPLL_RAM_INI,
			"GTM_DPLL_PSA0"			 => GTM_DPLL_PSA0,
			"GTM_DPLL_PSA1"			 => GTM_DPLL_PSA1,
			"GTM_DPLL_PSA2"			 => GTM_DPLL_PSA2,
			"GTM_DPLL_PSA3"			 => GTM_DPLL_PSA3,
			"GTM_DPLL_PSA4"			 => GTM_DPLL_PSA4,
			"GTM_DPLL_PSA5"			 => GTM_DPLL_PSA5,
			"GTM_DPLL_PSA6"			 => GTM_DPLL_PSA6,
			"GTM_DPLL_PSA7"			 => GTM_DPLL_PSA7,
			"GTM_DPLL_PSA8"			 => GTM_DPLL_PSA8,
			"GTM_BRC_SRC3_ADDR"			 => GTM_BRC_SRC3_ADDR,
			"GTM_DPLL_PSA9"			 => GTM_DPLL_PSA9,
			"GTM_DPLL_PSA10"			 => GTM_DPLL_PSA10,
			"GTM_DPLL_PSA11"			 => GTM_DPLL_PSA11,
			"GTM_DPLL_PSA12"			 => GTM_DPLL_PSA12,
			"GTM_DPLL_PSA13"			 => GTM_DPLL_PSA13,
			"GTM_DPLL_PSA14"			 => GTM_DPLL_PSA14,
			"GTM_DPLL_PSA15"			 => GTM_DPLL_PSA15,
			"GTM_DPLL_PSA16"			 => GTM_DPLL_PSA16,
			"GTM_DPLL_PSA17"			 => GTM_DPLL_PSA17,
			"GTM_DPLL_PSA18"			 => GTM_DPLL_PSA18,
			"GTM_DPLL_PSA19"			 => GTM_DPLL_PSA19,
			"GTM_DPLL_PSA20"			 => GTM_DPLL_PSA20,
			"GTM_DPLL_PSA21"			 => GTM_DPLL_PSA21,
			"GTM_DPLL_PSA22"			 => GTM_DPLL_PSA22,
			"GTM_DPLL_PSA23"			 => GTM_DPLL_PSA23,
			"GTM_DPLL_PSA24"			 => GTM_DPLL_PSA24,
			"GTM_DPLL_PSA25"			 => GTM_DPLL_PSA25,
			"GTM_DPLL_PSA26"			 => GTM_DPLL_PSA26,
			"GTM_DPLL_PSA27"			 => GTM_DPLL_PSA27,
			"GTM_DPLL_PSA28"			 => GTM_DPLL_PSA28,
			"GTM_DPLL_PSA29"			 => GTM_DPLL_PSA29,
			"GTM_DPLL_PSA30"			 => GTM_DPLL_PSA30,
			"GTM_DPLL_PSA31"			 => GTM_DPLL_PSA31,
			"GTM_BRC_SRC3_DEST"			 => GTM_BRC_SRC3_DEST,
			"GTM_DPLL_DLA0"			 => GTM_DPLL_DLA0,
			"GTM_DPLL_DLA1"			 => GTM_DPLL_DLA1,
			"GTM_DPLL_DLA2"			 => GTM_DPLL_DLA2,
			"GTM_DPLL_DLA3"			 => GTM_DPLL_DLA3,
			"GTM_DPLL_DLA4"			 => GTM_DPLL_DLA4,
			"GTM_DPLL_DLA5"			 => GTM_DPLL_DLA5,
			"GTM_DPLL_DLA6"			 => GTM_DPLL_DLA6,
			"GTM_DPLL_DLA7"			 => GTM_DPLL_DLA7,
			"GTM_DPLL_DLA8"			 => GTM_DPLL_DLA8,
			"GTM_DPLL_DLA9"			 => GTM_DPLL_DLA9,
			"GTM_DPLL_DLA10"			 => GTM_DPLL_DLA10,
			"GTM_DPLL_DLA11"			 => GTM_DPLL_DLA11,
			"GTM_DPLL_DLA12"			 => GTM_DPLL_DLA12,
			"GTM_DPLL_DLA13"			 => GTM_DPLL_DLA13,
			"GTM_DPLL_DLA14"			 => GTM_DPLL_DLA14,
			"GTM_DPLL_DLA15"			 => GTM_DPLL_DLA15,
			"GTM_DPLL_DLA16"			 => GTM_DPLL_DLA16,
			"GTM_DPLL_DLA17"			 => GTM_DPLL_DLA17,
			"GTM_DPLL_DLA18"			 => GTM_DPLL_DLA18,
			"GTM_DPLL_DLA19"			 => GTM_DPLL_DLA19,
			"GTM_DPLL_DLA20"			 => GTM_DPLL_DLA20,
			"GTM_DPLL_DLA21"			 => GTM_DPLL_DLA21,
			"GTM_DPLL_DLA22"			 => GTM_DPLL_DLA22,
			"GTM_DPLL_DLA23"			 => GTM_DPLL_DLA23,
			"GTM_BRC_SRC4_ADDR"			 => GTM_BRC_SRC4_ADDR,
			"GTM_DPLL_DLA24"			 => GTM_DPLL_DLA24,
			"GTM_DPLL_DLA25"			 => GTM_DPLL_DLA25,
			"GTM_DPLL_DLA26"			 => GTM_DPLL_DLA26,
			"GTM_DPLL_DLA27"			 => GTM_DPLL_DLA27,
			"GTM_DPLL_DLA28"			 => GTM_DPLL_DLA28,
			"GTM_DPLL_DLA29"			 => GTM_DPLL_DLA29,
			"GTM_DPLL_DLA30"			 => GTM_DPLL_DLA30,
			"GTM_DPLL_DLA31"			 => GTM_DPLL_DLA31,
			"GTM_DPLL_NA0"			 => GTM_DPLL_NA0,
			"GTM_DPLL_NA1"			 => GTM_DPLL_NA1,
			"GTM_DPLL_NA2"			 => GTM_DPLL_NA2,
			"GTM_DPLL_NA3"			 => GTM_DPLL_NA3,
			"GTM_DPLL_NA4"			 => GTM_DPLL_NA4,
			"GTM_DPLL_NA5"			 => GTM_DPLL_NA5,
			"GTM_DPLL_NA6"			 => GTM_DPLL_NA6,
			"GTM_DPLL_NA7"			 => GTM_DPLL_NA7,
			"GTM_DPLL_NA8"			 => GTM_DPLL_NA8,
			"GTM_DPLL_NA9"			 => GTM_DPLL_NA9,
			"GTM_DPLL_NA10"			 => GTM_DPLL_NA10,
			"GTM_DPLL_NA11"			 => GTM_DPLL_NA11,
			"GTM_DPLL_NA12"			 => GTM_DPLL_NA12,
			"GTM_DPLL_NA13"			 => GTM_DPLL_NA13,
			"GTM_DPLL_NA14"			 => GTM_DPLL_NA14,
			"GTM_BRC_SRC4_DEST"			 => GTM_BRC_SRC4_DEST,
			"GTM_DPLL_NA15"			 => GTM_DPLL_NA15,
			"GTM_DPLL_NA16"			 => GTM_DPLL_NA16,
			"GTM_DPLL_NA17"			 => GTM_DPLL_NA17,
			"GTM_DPLL_NA18"			 => GTM_DPLL_NA18,
			"GTM_DPLL_NA19"			 => GTM_DPLL_NA19,
			"GTM_DPLL_NA20"			 => GTM_DPLL_NA20,
			"GTM_DPLL_NA21"			 => GTM_DPLL_NA21,
			"GTM_DPLL_NA22"			 => GTM_DPLL_NA22,
			"GTM_DPLL_NA23"			 => GTM_DPLL_NA23,
			"GTM_DPLL_NA24"			 => GTM_DPLL_NA24,
			"MODULE_GTM"				 => MODULE_GTM,
			"GTM_DPLL_NA25"			 => GTM_DPLL_NA25,
			"GTM_DPLL_NA26"			 => GTM_DPLL_NA26,
			"GTM_DPLL_NA27"			 => GTM_DPLL_NA27,
			"GTM_DPLL_NA28"			 => GTM_DPLL_NA28,
			"GTM_DPLL_NA29"			 => GTM_DPLL_NA29,
			"GTM_DPLL_NA30"			 => GTM_DPLL_NA30,
			"GTM_DPLL_NA31"			 => GTM_DPLL_NA31,
			"GTM_DPLL_DTA0"			 => GTM_DPLL_DTA0,
			"GTM_DPLL_DTA1"			 => GTM_DPLL_DTA1,
			"GTM_DPLL_DTA2"			 => GTM_DPLL_DTA2,
			"GTM_DPLL_DTA3"			 => GTM_DPLL_DTA3,
			"GTM_DPLL_DTA4"			 => GTM_DPLL_DTA4,
			"GTM_DPLL_DTA5"			 => GTM_DPLL_DTA5,
			"GTM_BRC_SRC5_ADDR"			 => GTM_BRC_SRC5_ADDR,
			"GTM_DPLL_DTA6"			 => GTM_DPLL_DTA6,
			"GTM_DPLL_DTA7"			 => GTM_DPLL_DTA7,
			"GTM_DPLL_DTA8"			 => GTM_DPLL_DTA8,
			"GTM_DPLL_DTA9"			 => GTM_DPLL_DTA9,
			"GTM_DPLL_DTA10"			 => GTM_DPLL_DTA10,
			"GTM_DPLL_DTA11"			 => GTM_DPLL_DTA11,
			"GTM_DPLL_DTA12"			 => GTM_DPLL_DTA12,
			"GTM_DPLL_DTA13"			 => GTM_DPLL_DTA13,
			"GTM_DPLL_DTA14"			 => GTM_DPLL_DTA14,
			"GTM_DPLL_DTA15"			 => GTM_DPLL_DTA15,
			"GTM_DPLL_DTA16"			 => GTM_DPLL_DTA16,
			"GTM_DPLL_DTA17"			 => GTM_DPLL_DTA17,
			"GTM_DPLL_DTA18"			 => GTM_DPLL_DTA18,
			"GTM_DPLL_DTA19"			 => GTM_DPLL_DTA19,
			"GTM_DPLL_DTA20"			 => GTM_DPLL_DTA20,
			"GTM_DPLL_DTA21"			 => GTM_DPLL_DTA21,
			"GTM_DPLL_DTA22"			 => GTM_DPLL_DTA22,
			"GTM_DPLL_DTA23"			 => GTM_DPLL_DTA23,
			"GTM_DPLL_DTA24"			 => GTM_DPLL_DTA24,
			"GTM_DPLL_DTA25"			 => GTM_DPLL_DTA25,
			"GTM_DPLL_DTA26"			 => GTM_DPLL_DTA26,
			"GTM_DPLL_DTA27"			 => GTM_DPLL_DTA27,
			"GTM_DPLL_DTA28"			 => GTM_DPLL_DTA28,
			"GTM_DPLL_DTA29"			 => GTM_DPLL_DTA29,
			"GTM_BRC_SRC5_DEST"			 => GTM_BRC_SRC5_DEST,
			"GTM_DPLL_DTA30"			 => GTM_DPLL_DTA30,
			"GTM_DPLL_DTA31"			 => GTM_DPLL_DTA31,
			"GTM_DPLL_TS_T"			 => GTM_DPLL_TS_T,
			"GTM_DPLL_TS_T_OLD"			 => GTM_DPLL_TS_T_OLD,
			"GTM_DPLL_FTV_T"			 => GTM_DPLL_FTV_T,
			"GTM_DPLL_TS_S"			 => GTM_DPLL_TS_S,
			"GTM_DPLL_TS_S_OLD"			 => GTM_DPLL_TS_S_OLD,
			"GTM_DPLL_FTV_S"			 => GTM_DPLL_FTV_S,
			"GTM_DPLL_THMI"			 => GTM_DPLL_THMI,
			"GTM_DPLL_THMA"			 => GTM_DPLL_THMA,
			"GTM_DPLL_THVAL"			 => GTM_DPLL_THVAL,
			"GTM_DPLL_TOV"			 => GTM_DPLL_TOV,
			"GTM_DPLL_TOV_S"			 => GTM_DPLL_TOV_S,
			"GTM_DPLL_ADD_IN_CAL1"			 => GTM_DPLL_ADD_IN_CAL1,
			"GTM_DPLL_ADD_IN_CAL2"			 => GTM_DPLL_ADD_IN_CAL2,
			"GTM_DPLL_MPVAL1"			 => GTM_DPLL_MPVAL1,
			"GTM_DPLL_MPVAL2"			 => GTM_DPLL_MPVAL2,
			"GTM_DPLL_NMB_T_TAR"			 => GTM_DPLL_NMB_T_TAR,
			"GTM_DPLL_NMB_T_TAR_OLD"			 => GTM_DPLL_NMB_T_TAR_OLD,
			"GTM_DPLL_NMB_S_TAR"			 => GTM_DPLL_NMB_S_TAR,
			"GTM_DPLL_NMB_S_TAR_OLD"			 => GTM_DPLL_NMB_S_TAR_OLD,
			"GTM_DPLL_RCDT_TX"			 => GTM_DPLL_RCDT_TX,
			"GTM_DPLL_RCDT_SX"			 => GTM_DPLL_RCDT_SX,
			"GTM_BRC_SRC6_ADDR"			 => GTM_BRC_SRC6_ADDR,
			"GTM_DPLL_RCDT_TX_NOM"			 => GTM_DPLL_RCDT_TX_NOM,
			"GTM_DPLL_RCDT_SX_NOM"			 => GTM_DPLL_RCDT_SX_NOM,
			"GTM_DPLL_RDT_T_ACT"			 => GTM_DPLL_RDT_T_ACT,
			"GTM_DPLL_RDT_S_ACT"			 => GTM_DPLL_RDT_S_ACT,
			"GTM_DPLL_DT_T_ACT"			 => GTM_DPLL_DT_T_ACT,
			"GTM_DPLL_DT_S_ACT"			 => GTM_DPLL_DT_S_ACT,
			"GTM_DPLL_EDT_T"			 => GTM_DPLL_EDT_T,
			"GTM_DPLL_MEDT_T"			 => GTM_DPLL_MEDT_T,
			"GTM_DPLL_EDT_S"			 => GTM_DPLL_EDT_S,
			"GTM_DPLL_MEDT_S"			 => GTM_DPLL_MEDT_S,
			"GTM_DPLL_CDT_TX"			 => GTM_DPLL_CDT_TX,
			"GTM_DPLL_CDT_SX"			 => GTM_DPLL_CDT_SX,
			"GTM_DPLL_CDT_TX_NOM"			 => GTM_DPLL_CDT_TX_NOM,
			"GTM_DPLL_CDT_SX_NOM"			 => GTM_DPLL_CDT_SX_NOM,
			"GTM_DPLL_TLR"			 => GTM_DPLL_TLR,
			"GTM_DPLL_SLR"			 => GTM_DPLL_SLR,
			"GTM_DPLL_PDT0"			 => GTM_DPLL_PDT0,
			"GTM_DPLL_PDT1"			 => GTM_DPLL_PDT1,
			"GTM_DPLL_PDT2"			 => GTM_DPLL_PDT2,
			"GTM_BRC_SRC6_DEST"			 => GTM_BRC_SRC6_DEST,
			"GTM_DPLL_PDT3"			 => GTM_DPLL_PDT3,
			"GTM_DPLL_PDT4"			 => GTM_DPLL_PDT4,
			"GTM_DPLL_PDT5"			 => GTM_DPLL_PDT5,
			"GTM_DPLL_PDT6"			 => GTM_DPLL_PDT6,
			"GTM_DPLL_PDT7"			 => GTM_DPLL_PDT7,
			"GTM_DPLL_PDT8"			 => GTM_DPLL_PDT8,
			"GTM_DPLL_PDT9"			 => GTM_DPLL_PDT9,
			"GTM_DPLL_PDT10"			 => GTM_DPLL_PDT10,
			"GTM_DPLL_PDT11"			 => GTM_DPLL_PDT11,
			"GTM_DPLL_PDT12"			 => GTM_DPLL_PDT12,
			"GTM_BRC_SRC7_ADDR"			 => GTM_BRC_SRC7_ADDR,
			"GTM_DPLL_PDT13"			 => GTM_DPLL_PDT13,
			"GTM_DPLL_PDT14"			 => GTM_DPLL_PDT14,
			"GTM_DPLL_PDT15"			 => GTM_DPLL_PDT15,
			"GTM_DPLL_PDT16"			 => GTM_DPLL_PDT16,
			"GTM_DPLL_PDT17"			 => GTM_DPLL_PDT17,
			"GTM_DPLL_PDT18"			 => GTM_DPLL_PDT18,
			"GTM_DPLL_PDT19"			 => GTM_DPLL_PDT19,
			"GTM_DPLL_PDT20"			 => GTM_DPLL_PDT20,
			"GTM_DPLL_PDT21"			 => GTM_DPLL_PDT21,
			"GTM_DPLL_PDT22"			 => GTM_DPLL_PDT22,
			"GTM_BRC_SRC7_DEST"			 => GTM_BRC_SRC7_DEST,
			"GTM_DPLL_PDT23"			 => GTM_DPLL_PDT23,
			"GTM_DPLL_PDT24"			 => GTM_DPLL_PDT24,
			"GTM_DPLL_PDT25"			 => GTM_DPLL_PDT25,
			"GTM_DPLL_PDT26"			 => GTM_DPLL_PDT26,
			"GTM_DPLL_PDT27"			 => GTM_DPLL_PDT27,
			"GTM_DPLL_PDT28"			 => GTM_DPLL_PDT28,
			"GTM_DPLL_PDT29"			 => GTM_DPLL_PDT29,
			"GTM_DPLL_PDT30"			 => GTM_DPLL_PDT30,
			"GTM_DPLL_PDT31"			 => GTM_DPLL_PDT31,
			"GTM_DPLL_MLS1"			 => GTM_DPLL_MLS1,
			"GTM_DPLL_MLS2"			 => GTM_DPLL_MLS2,
			"GTM_DPLL_CNT_NUM_1"			 => GTM_DPLL_CNT_NUM_1,
			"GTM_BRC_SRC8_ADDR"			 => GTM_BRC_SRC8_ADDR,
			"GTM_DPLL_CNT_NUM_2"			 => GTM_DPLL_CNT_NUM_2,
			"GTM_DPLL_PVT"			 => GTM_DPLL_PVT,
			"GTM_DPLL_PSTC"			 => GTM_DPLL_PSTC,
			"GTM_DPLL_PSSC"			 => GTM_DPLL_PSSC,
			"GTM_DPLL_PSTM"			 => GTM_DPLL_PSTM,
			"GTM_DPLL_PSTM_OLD"			 => GTM_DPLL_PSTM_OLD,
			"GTM_DPLL_PSSM"			 => GTM_DPLL_PSSM,
			"GTM_DPLL_PSSM_OLD"			 => GTM_DPLL_PSSM_OLD,
			"GTM_DPLL_NMB_T"			 => GTM_DPLL_NMB_T,
			"GTM_DPLL_NMB_S"			 => GTM_DPLL_NMB_S,
			"GTM_DPLL_RDT_S0"			 => GTM_DPLL_RDT_S0,
			"GTM_DPLL_RDT_S1"			 => GTM_DPLL_RDT_S1,
			"GTM_DPLL_RDT_S2"			 => GTM_DPLL_RDT_S2,
			"GTM_DPLL_RDT_S3"			 => GTM_DPLL_RDT_S3,
			"GTM_DPLL_RDT_S4"			 => GTM_DPLL_RDT_S4,
			"GTM_DPLL_RDT_S5"			 => GTM_DPLL_RDT_S5,
			"GTM_DPLL_RDT_S6"			 => GTM_DPLL_RDT_S6,
			"GTM_DPLL_RDT_S7"			 => GTM_DPLL_RDT_S7,
			"GTM_DPLL_RDT_S8"			 => GTM_DPLL_RDT_S8,
			"GTM_DPLL_RDT_S9"			 => GTM_DPLL_RDT_S9,
			"GTM_DPLL_RDT_S10"			 => GTM_DPLL_RDT_S10,
			"GTM_DPLL_RDT_S11"			 => GTM_DPLL_RDT_S11,
			"GTM_DPLL_RDT_S12"			 => GTM_DPLL_RDT_S12,
			"GTM_BRC_SRC8_DEST"			 => GTM_BRC_SRC8_DEST,
			"GTM_DPLL_RDT_S13"			 => GTM_DPLL_RDT_S13,
			"GTM_DPLL_RDT_S14"			 => GTM_DPLL_RDT_S14,
			"GTM_DPLL_RDT_S15"			 => GTM_DPLL_RDT_S15,
			"GTM_DPLL_RDT_S16"			 => GTM_DPLL_RDT_S16,
			"GTM_DPLL_RDT_S17"			 => GTM_DPLL_RDT_S17,
			"GTM_DPLL_RDT_S18"			 => GTM_DPLL_RDT_S18,
			"GTM_DPLL_RDT_S19"			 => GTM_DPLL_RDT_S19,
			"GTM_DPLL_RDT_S20"			 => GTM_DPLL_RDT_S20,
			"GTM_DPLL_RDT_S21"			 => GTM_DPLL_RDT_S21,
			"GTM_DPLL_RDT_S22"			 => GTM_DPLL_RDT_S22,
			"GTM_DPLL_RDT_S23"			 => GTM_DPLL_RDT_S23,
			"GTM_DPLL_RDT_S24"			 => GTM_DPLL_RDT_S24,
			"GTM_DPLL_RDT_S25"			 => GTM_DPLL_RDT_S25,
			"GTM_DPLL_RDT_S26"			 => GTM_DPLL_RDT_S26,
			"GTM_DPLL_RDT_S27"			 => GTM_DPLL_RDT_S27,
			"GTM_DPLL_RDT_S28"			 => GTM_DPLL_RDT_S28,
			"GTM_DPLL_RDT_S29"			 => GTM_DPLL_RDT_S29,
			"GTM_DPLL_RDT_S30"			 => GTM_DPLL_RDT_S30,
			"GTM_DPLL_RDT_S31"			 => GTM_DPLL_RDT_S31,
			"GTM_DPLL_RDT_S32"			 => GTM_DPLL_RDT_S32,
			"GTM_DPLL_RDT_S33"			 => GTM_DPLL_RDT_S33,
			"GTM_DPLL_RDT_S34"			 => GTM_DPLL_RDT_S34,
			"GTM_DPLL_RDT_S35"			 => GTM_DPLL_RDT_S35,
			"GTM_BRC_SRC9_ADDR"			 => GTM_BRC_SRC9_ADDR,
			"GTM_DPLL_RDT_S36"			 => GTM_DPLL_RDT_S36,
			"GTM_DPLL_RDT_S37"			 => GTM_DPLL_RDT_S37,
			"GTM_DPLL_RDT_S38"			 => GTM_DPLL_RDT_S38,
			"GTM_DPLL_RDT_S39"			 => GTM_DPLL_RDT_S39,
			"GTM_DPLL_RDT_S40"			 => GTM_DPLL_RDT_S40,
			"GTM_DPLL_RDT_S41"			 => GTM_DPLL_RDT_S41,
			"GTM_DPLL_RDT_S42"			 => GTM_DPLL_RDT_S42,
			"GTM_DPLL_RDT_S43"			 => GTM_DPLL_RDT_S43,
			"GTM_DPLL_RDT_S44"			 => GTM_DPLL_RDT_S44,
			"GTM_DPLL_RDT_S45"			 => GTM_DPLL_RDT_S45,
			"GTM_DPLL_RDT_S46"			 => GTM_DPLL_RDT_S46,
			"GTM_DPLL_RDT_S47"			 => GTM_DPLL_RDT_S47,
			"GTM_DPLL_RDT_S48"			 => GTM_DPLL_RDT_S48,
			"GTM_DPLL_RDT_S49"			 => GTM_DPLL_RDT_S49,
			"GTM_DPLL_RDT_S50"			 => GTM_DPLL_RDT_S50,
			"GTM_DPLL_RDT_S51"			 => GTM_DPLL_RDT_S51,
			"GTM_DPLL_RDT_S52"			 => GTM_DPLL_RDT_S52,
			"GTM_DPLL_RDT_S53"			 => GTM_DPLL_RDT_S53,
			"GTM_DPLL_RDT_S54"			 => GTM_DPLL_RDT_S54,
			"GTM_DPLL_RDT_S55"			 => GTM_DPLL_RDT_S55,
			"GTM_DPLL_RDT_S56"			 => GTM_DPLL_RDT_S56,
			"GTM_DPLL_RDT_S57"			 => GTM_DPLL_RDT_S57,
			"GTM_DPLL_RDT_S58"			 => GTM_DPLL_RDT_S58,
			"GTM_DPLL_RDT_S59"			 => GTM_DPLL_RDT_S59,
			"GTM_BRC_SRC9_DEST"			 => GTM_BRC_SRC9_DEST,
			"GTM_DPLL_RDT_S60"			 => GTM_DPLL_RDT_S60,
			"GTM_DPLL_RDT_S61"			 => GTM_DPLL_RDT_S61,
			"GTM_DPLL_RDT_S62"			 => GTM_DPLL_RDT_S62,
			"GTM_DPLL_RDT_S63"			 => GTM_DPLL_RDT_S63,
			"GTM_DPLL_TSF_S0"			 => GTM_DPLL_TSF_S0,
			"GTM_DPLL_TSF_S1"			 => GTM_DPLL_TSF_S1,
			"GTM_DPLL_TSF_S2"			 => GTM_DPLL_TSF_S2,
			"GTM_DPLL_TSF_S3"			 => GTM_DPLL_TSF_S3,
			"GTM_DPLL_TSF_S4"			 => GTM_DPLL_TSF_S4,
			"GTM_DPLL_TSF_S5"			 => GTM_DPLL_TSF_S5,
			"GTM_DPLL_TSF_S6"			 => GTM_DPLL_TSF_S6,
			"GTM_DPLL_TSF_S7"			 => GTM_DPLL_TSF_S7,
			"GTM_DPLL_TSF_S8"			 => GTM_DPLL_TSF_S8,
			"GTM_DPLL_TSF_S9"			 => GTM_DPLL_TSF_S9,
			"GTM_DPLL_TSF_S10"			 => GTM_DPLL_TSF_S10,
			"GTM_DPLL_TSF_S11"			 => GTM_DPLL_TSF_S11,
			"GTM_DPLL_TSF_S12"			 => GTM_DPLL_TSF_S12,
			"GTM_DPLL_TSF_S13"			 => GTM_DPLL_TSF_S13,
			"GTM_DPLL_TSF_S14"			 => GTM_DPLL_TSF_S14,
			"GTM_DPLL_TSF_S15"			 => GTM_DPLL_TSF_S15,
			"GTM_DPLL_TSF_S16"			 => GTM_DPLL_TSF_S16,
			"GTM_DPLL_TSF_S17"			 => GTM_DPLL_TSF_S17,
			"GTM_DPLL_TSF_S18"			 => GTM_DPLL_TSF_S18,
			"GTM_BRC_SRC10_ADDR"			 => GTM_BRC_SRC10_ADDR,
			"GTM_DPLL_TSF_S19"			 => GTM_DPLL_TSF_S19,
			"GTM_DPLL_TSF_S20"			 => GTM_DPLL_TSF_S20,
			"GTM_DPLL_TSF_S21"			 => GTM_DPLL_TSF_S21,
			"GTM_DPLL_TSF_S22"			 => GTM_DPLL_TSF_S22,
			"GTM_DPLL_TSF_S23"			 => GTM_DPLL_TSF_S23,
			"GTM_DPLL_TSF_S24"			 => GTM_DPLL_TSF_S24,
			"GTM_DPLL_TSF_S25"			 => GTM_DPLL_TSF_S25,
			"GTM_DPLL_TSF_S26"			 => GTM_DPLL_TSF_S26,
			"GTM_DPLL_TSF_S27"			 => GTM_DPLL_TSF_S27,
			"GTM_DPLL_TSF_S28"			 => GTM_DPLL_TSF_S28,
			"GTM_DPLL_TSF_S29"			 => GTM_DPLL_TSF_S29,
			"GTM_DPLL_TSF_S30"			 => GTM_DPLL_TSF_S30,
			"GTM_DPLL_TSF_S31"			 => GTM_DPLL_TSF_S31,
			"GTM_DPLL_TSF_S32"			 => GTM_DPLL_TSF_S32,
			"GTM_DPLL_TSF_S33"			 => GTM_DPLL_TSF_S33,
			"GTM_DPLL_TSF_S34"			 => GTM_DPLL_TSF_S34,
			"GTM_DPLL_TSF_S35"			 => GTM_DPLL_TSF_S35,
			"GTM_DPLL_TSF_S36"			 => GTM_DPLL_TSF_S36,
			"GTM_DPLL_TSF_S37"			 => GTM_DPLL_TSF_S37,
			"GTM_DPLL_TSF_S38"			 => GTM_DPLL_TSF_S38,
			"GTM_DPLL_TSF_S39"			 => GTM_DPLL_TSF_S39,
			"GTM_DPLL_TSF_S40"			 => GTM_DPLL_TSF_S40,
			"GTM_DPLL_TSF_S41"			 => GTM_DPLL_TSF_S41,
			"GTM_BRC_SRC10_DEST"			 => GTM_BRC_SRC10_DEST,
			"GTM_DPLL_TSF_S42"			 => GTM_DPLL_TSF_S42,
			"GTM_DPLL_TSF_S43"			 => GTM_DPLL_TSF_S43,
			"GTM_DPLL_TSF_S44"			 => GTM_DPLL_TSF_S44,
			"GTM_DPLL_TSF_S45"			 => GTM_DPLL_TSF_S45,
			"GTM_DPLL_TSF_S46"			 => GTM_DPLL_TSF_S46,
			"GTM_DPLL_TSF_S47"			 => GTM_DPLL_TSF_S47,
			"GTM_DPLL_TSF_S48"			 => GTM_DPLL_TSF_S48,
			"GTM_DPLL_TSF_S49"			 => GTM_DPLL_TSF_S49,
			"GTM_DPLL_TSF_S50"			 => GTM_DPLL_TSF_S50,
			"GTM_DPLL_TSF_S51"			 => GTM_DPLL_TSF_S51,
			"GTM_DPLL_TSF_S52"			 => GTM_DPLL_TSF_S52,
			"GTM_DPLL_TSF_S53"			 => GTM_DPLL_TSF_S53,
			"GTM_DPLL_TSF_S54"			 => GTM_DPLL_TSF_S54,
			"GTM_DPLL_TSF_S55"			 => GTM_DPLL_TSF_S55,
			"GTM_DPLL_TSF_S56"			 => GTM_DPLL_TSF_S56,
			"GTM_DPLL_TSF_S57"			 => GTM_DPLL_TSF_S57,
			"GTM_DPLL_TSF_S58"			 => GTM_DPLL_TSF_S58,
			"GTM_DPLL_TSF_S59"			 => GTM_DPLL_TSF_S59,
			"GTM_DPLL_TSF_S60"			 => GTM_DPLL_TSF_S60,
			"GTM_DPLL_TSF_S61"			 => GTM_DPLL_TSF_S61,
			"GTM_DPLL_TSF_S62"			 => GTM_DPLL_TSF_S62,
			"GTM_DPLL_TSF_S63"			 => GTM_DPLL_TSF_S63,
			"GTM_DPLL_ADT_S0"			 => GTM_DPLL_ADT_S0,
			"GTM_DPLL_ADT_S1"			 => GTM_DPLL_ADT_S1,
			"GTM_BRC_SRC11_ADDR"			 => GTM_BRC_SRC11_ADDR,
			"GTM_DPLL_ADT_S2"			 => GTM_DPLL_ADT_S2,
			"GTM_DPLL_ADT_S3"			 => GTM_DPLL_ADT_S3,
			"GTM_DPLL_ADT_S4"			 => GTM_DPLL_ADT_S4,
			"GTM_DPLL_ADT_S5"			 => GTM_DPLL_ADT_S5,
			"GTM_DPLL_ADT_S6"			 => GTM_DPLL_ADT_S6,
			"GTM_DPLL_ADT_S7"			 => GTM_DPLL_ADT_S7,
			"GTM_PSM_FIFO0_MEMORY"			 => GTM_PSM_FIFO0_MEMORY,
			"GTM_DPLL_ADT_S8"			 => GTM_DPLL_ADT_S8,
			"GTM_DPLL_ADT_S9"			 => GTM_DPLL_ADT_S9,
			"GTM_DPLL_ADT_S10"			 => GTM_DPLL_ADT_S10,
			"GTM_DPLL_ADT_S11"			 => GTM_DPLL_ADT_S11,
			"GTM_DPLL_ADT_S12"			 => GTM_DPLL_ADT_S12,
			"GTM_DPLL_ADT_S13"			 => GTM_DPLL_ADT_S13,
			"GTM_DPLL_ADT_S14"			 => GTM_DPLL_ADT_S14,
			"GTM_DPLL_ADT_S15"			 => GTM_DPLL_ADT_S15,
			"GTM_DPLL_ADT_S16"			 => GTM_DPLL_ADT_S16,
			"GTM_DPLL_ADT_S17"			 => GTM_DPLL_ADT_S17,
			"GTM_DPLL_ADT_S18"			 => GTM_DPLL_ADT_S18,
			"GTM_DPLL_ADT_S19"			 => GTM_DPLL_ADT_S19,
			"GTM_DPLL_ADT_S20"			 => GTM_DPLL_ADT_S20,
			"GTM_DPLL_ADT_S21"			 => GTM_DPLL_ADT_S21,
			"GTM_DPLL_ADT_S22"			 => GTM_DPLL_ADT_S22,
			"GTM_DPLL_ADT_S23"			 => GTM_DPLL_ADT_S23,
			"GTM_DPLL_ADT_S24"			 => GTM_DPLL_ADT_S24,
			"GTM_BRC_SRC11_DEST"			 => GTM_BRC_SRC11_DEST,
			"GTM_DPLL_ADT_S25"			 => GTM_DPLL_ADT_S25,
			"GTM_DPLL_ADT_S26"			 => GTM_DPLL_ADT_S26,
			"GTM_DPLL_ADT_S27"			 => GTM_DPLL_ADT_S27,
			"GTM_DPLL_ADT_S28"			 => GTM_DPLL_ADT_S28,
			"GTM_DPLL_ADT_S29"			 => GTM_DPLL_ADT_S29,
			"GTM_DPLL_ADT_S30"			 => GTM_DPLL_ADT_S30,
			"GTM_DPLL_ADT_S31"			 => GTM_DPLL_ADT_S31,
			"GTM_DPLL_ADT_S32"			 => GTM_DPLL_ADT_S32,
			"GTM_DPLL_ADT_S33"			 => GTM_DPLL_ADT_S33,
			"GTM_DPLL_ADT_S34"			 => GTM_DPLL_ADT_S34,
			"GTM_DPLL_ADT_S35"			 => GTM_DPLL_ADT_S35,
			"GTM_DPLL_ADT_S36"			 => GTM_DPLL_ADT_S36,
			"GTM_DPLL_ADT_S37"			 => GTM_DPLL_ADT_S37,
			"GTM_DPLL_ADT_S38"			 => GTM_DPLL_ADT_S38,
			"GTM_DPLL_ADT_S39"			 => GTM_DPLL_ADT_S39,
			"GTM_DPLL_ADT_S40"			 => GTM_DPLL_ADT_S40,
			"GTM_DPLL_ADT_S41"			 => GTM_DPLL_ADT_S41,
			"GTM_DPLL_ADT_S42"			 => GTM_DPLL_ADT_S42,
			"GTM_DPLL_ADT_S43"			 => GTM_DPLL_ADT_S43,
			"GTM_DPLL_ADT_S44"			 => GTM_DPLL_ADT_S44,
			"GTM_DPLL_ADT_S45"			 => GTM_DPLL_ADT_S45,
			"GTM_DPLL_ADT_S46"			 => GTM_DPLL_ADT_S46,
			"GTM_DPLL_ADT_S47"			 => GTM_DPLL_ADT_S47,
			"GTM_BRC_IRQ_NOTIFY"			 => GTM_BRC_IRQ_NOTIFY,
			"GTM_DPLL_ADT_S48"			 => GTM_DPLL_ADT_S48,
			"GTM_DPLL_ADT_S49"			 => GTM_DPLL_ADT_S49,
			"GTM_DPLL_ADT_S50"			 => GTM_DPLL_ADT_S50,
			"GTM_DPLL_ADT_S51"			 => GTM_DPLL_ADT_S51,
			"GTM_DPLL_ADT_S52"			 => GTM_DPLL_ADT_S52,
			"GTM_DPLL_ADT_S53"			 => GTM_DPLL_ADT_S53,
			"GTM_DPLL_ADT_S54"			 => GTM_DPLL_ADT_S54,
			"GTM_DPLL_ADT_S55"			 => GTM_DPLL_ADT_S55,
			"GTM_DPLL_ADT_S56"			 => GTM_DPLL_ADT_S56,
			"GTM_DPLL_ADT_S57"			 => GTM_DPLL_ADT_S57,
			"GTM_BRC_IRQ_EN"			 => GTM_BRC_IRQ_EN,
			"GTM_DPLL_ADT_S58"			 => GTM_DPLL_ADT_S58,
			"GTM_DPLL_ADT_S59"			 => GTM_DPLL_ADT_S59,
			"GTM_DPLL_ADT_S60"			 => GTM_DPLL_ADT_S60,
			"GTM_DPLL_ADT_S61"			 => GTM_DPLL_ADT_S61,
			"GTM_DPLL_ADT_S62"			 => GTM_DPLL_ADT_S62,
			"GTM_DPLL_ADT_S63"			 => GTM_DPLL_ADT_S63,
			"GTM_DPLL_DT_S0"			 => GTM_DPLL_DT_S0,
			"GTM_DPLL_DT_S1"			 => GTM_DPLL_DT_S1,
			"GTM_DPLL_DT_S2"			 => GTM_DPLL_DT_S2,
			"GTM_DPLL_DT_S3"			 => GTM_DPLL_DT_S3,
			"GTM_BRC_IRQ_FORCINT"			 => GTM_BRC_IRQ_FORCINT,
			"GTM_DPLL_DT_S4"			 => GTM_DPLL_DT_S4,
			"GTM_DPLL_DT_S5"			 => GTM_DPLL_DT_S5,
			"GTM_DPLL_DT_S6"			 => GTM_DPLL_DT_S6,
			"GTM_DPLL_DT_S7"			 => GTM_DPLL_DT_S7,
			"GTM_DPLL_DT_S8"			 => GTM_DPLL_DT_S8,
			"GTM_DPLL_DT_S9"			 => GTM_DPLL_DT_S9,
			"GTM_DPLL_DT_S10"			 => GTM_DPLL_DT_S10,
			"GTM_DPLL_DT_S11"			 => GTM_DPLL_DT_S11,
			"GTM_DPLL_DT_S12"			 => GTM_DPLL_DT_S12,
			"GTM_DPLL_DT_S13"			 => GTM_DPLL_DT_S13,
			"GTM_BRC_IRQ_MODE"			 => GTM_BRC_IRQ_MODE,
			"GTM_DPLL_DT_S14"			 => GTM_DPLL_DT_S14,
			"GTM_DPLL_DT_S15"			 => GTM_DPLL_DT_S15,
			"GTM_DPLL_DT_S16"			 => GTM_DPLL_DT_S16,
			"GTM_DPLL_DT_S17"			 => GTM_DPLL_DT_S17,
			"GTM_DPLL_DT_S18"			 => GTM_DPLL_DT_S18,
			"GTM_DPLL_DT_S19"			 => GTM_DPLL_DT_S19,
			"GTM_DPLL_DT_S20"			 => GTM_DPLL_DT_S20,
			"GTM_DPLL_DT_S21"			 => GTM_DPLL_DT_S21,
			"GTM_DPLL_DT_S22"			 => GTM_DPLL_DT_S22,
			"GTM_DPLL_DT_S23"			 => GTM_DPLL_DT_S23,
			"GTM_BRC_RST"				 => GTM_BRC_RST,
			"GTM_DPLL_DT_S24"			 => GTM_DPLL_DT_S24,
			"GTM_DPLL_DT_S25"			 => GTM_DPLL_DT_S25,
			"GTM_DPLL_DT_S26"			 => GTM_DPLL_DT_S26,
			"GTM_DPLL_DT_S27"			 => GTM_DPLL_DT_S27,
			"GTM_DPLL_DT_S28"			 => GTM_DPLL_DT_S28,
			"GTM_DPLL_DT_S29"			 => GTM_DPLL_DT_S29,
			"GTM_DPLL_DT_S30"			 => GTM_DPLL_DT_S30,
			"GTM_DPLL_DT_S31"			 => GTM_DPLL_DT_S31,
			"GTM_DPLL_DT_S32"			 => GTM_DPLL_DT_S32,
			"GTM_DPLL_DT_S33"			 => GTM_DPLL_DT_S33,
			"GTM_BRC_EIRQ_EN"			 => GTM_BRC_EIRQ_EN,
			"GTM_DPLL_DT_S34"			 => GTM_DPLL_DT_S34,
			"GTM_DPLL_DT_S35"			 => GTM_DPLL_DT_S35,
			"GTM_DPLL_DT_S36"			 => GTM_DPLL_DT_S36,
			"GTM_DPLL_DT_S37"			 => GTM_DPLL_DT_S37,
			"GTM_DPLL_DT_S38"			 => GTM_DPLL_DT_S38,
			"GTM_DPLL_DT_S39"			 => GTM_DPLL_DT_S39,
			"GTM_DPLL_DT_S40"			 => GTM_DPLL_DT_S40,
			"GTM_DPLL_DT_S41"			 => GTM_DPLL_DT_S41,
			"GTM_DPLL_DT_S42"			 => GTM_DPLL_DT_S42,
			"GTM_DPLL_DT_S43"			 => GTM_DPLL_DT_S43,
			"GTM_ICM_IRQG_R0"			 => GTM_ICM_IRQG_R0,
			"GTM_DPLL_RR2"			 => GTM_DPLL_RR2,
			"GTM_DPLL_DT_S44"			 => GTM_DPLL_DT_S44,
			"GTM_DPLL_DT_S45"			 => GTM_DPLL_DT_S45,
			"GTM_DPLL_DT_S46"			 => GTM_DPLL_DT_S46,
			"GTM_DPLL_DT_S47"			 => GTM_DPLL_DT_S47,
			"GTM_DPLL_DT_S48"			 => GTM_DPLL_DT_S48,
			"GTM_DPLL_DT_S49"			 => GTM_DPLL_DT_S49,
			"GTM_DPLL_DT_S50"			 => GTM_DPLL_DT_S50,
			"GTM_DPLL_DT_S51"			 => GTM_DPLL_DT_S51,
			"GTM_DPLL_DT_S52"			 => GTM_DPLL_DT_S52,
			"GTM_DPLL_DT_S53"			 => GTM_DPLL_DT_S53,
			"GTM_DPLL_DT_S54"			 => GTM_DPLL_DT_S54,
			"GTM_DPLL_DT_S55"			 => GTM_DPLL_DT_S55,
			"GTM_DPLL_DT_S56"			 => GTM_DPLL_DT_S56,
			"GTM_DPLL_DT_S57"			 => GTM_DPLL_DT_S57,
			"GTM_DPLL_DT_S58"			 => GTM_DPLL_DT_S58,
			"GTM_DPLL_DT_S59"			 => GTM_DPLL_DT_S59,
			"GTM_DPLL_DT_S60"			 => GTM_DPLL_DT_S60,
			"GTM_DPLL_DT_S61"			 => GTM_DPLL_DT_S61,
			"GTM_DPLL_DT_S62"			 => GTM_DPLL_DT_S62,
			"GTM_DPLL_DT_S63"			 => GTM_DPLL_DT_S63,
			"GTM_DPLL_TSAC0"			 => GTM_DPLL_TSAC0,
			"GTM_DPLL_TSAC1"			 => GTM_DPLL_TSAC1,
			"GTM_DPLL_TSAC2"			 => GTM_DPLL_TSAC2,
			"GTM_DPLL_TSAC3"			 => GTM_DPLL_TSAC3,
			"GTM_ICM_IRQG_R1"			 => GTM_ICM_IRQG_R1,
			"GTM_DPLL_TSAC4"			 => GTM_DPLL_TSAC4,
			"GTM_DPLL_TSAC5"			 => GTM_DPLL_TSAC5,
			"GTM_DPLL_TSAC6"			 => GTM_DPLL_TSAC6,
			"GTM_DPLL_TSAC7"			 => GTM_DPLL_TSAC7,
			"GTM_DPLL_TSAC8"			 => GTM_DPLL_TSAC8,
			"GTM_DPLL_TSAC9"			 => GTM_DPLL_TSAC9,
			"GTM_DPLL_TSAC10"			 => GTM_DPLL_TSAC10,
			"GTM_DPLL_TSAC11"			 => GTM_DPLL_TSAC11,
			"GTM_DPLL_TSAC12"			 => GTM_DPLL_TSAC12,
			"GTM_DPLL_TSAC13"			 => GTM_DPLL_TSAC13,
			"GTM_DPLL_TSAC14"			 => GTM_DPLL_TSAC14,
			"GTM_DPLL_TSAC15"			 => GTM_DPLL_TSAC15,
			"GTM_DPLL_TSAC16"			 => GTM_DPLL_TSAC16,
			"GTM_DPLL_TSAC17"			 => GTM_DPLL_TSAC17,
			"GTM_DPLL_TSAC18"			 => GTM_DPLL_TSAC18,
			"GTM_DPLL_TSAC19"			 => GTM_DPLL_TSAC19,
			"GTM_DPLL_TSAC20"			 => GTM_DPLL_TSAC20,
			"GTM_DPLL_TSAC21"			 => GTM_DPLL_TSAC21,
			"GTM_DPLL_TSAC22"			 => GTM_DPLL_TSAC22,
			"GTM_DPLL_TSAC23"			 => GTM_DPLL_TSAC23,
			"GTM_DPLL_TSAC24"			 => GTM_DPLL_TSAC24,
			"GTM_DPLL_TSAC25"			 => GTM_DPLL_TSAC25,
			"GTM_DPLL_TSAC26"			 => GTM_DPLL_TSAC26,
			"GTM_ICM_IRQG_R2"			 => GTM_ICM_IRQG_R2,
			"GTM_DPLL_TSAC27"			 => GTM_DPLL_TSAC27,
			"GTM_DPLL_TSAC28"			 => GTM_DPLL_TSAC28,
			"GTM_DPLL_TSAC29"			 => GTM_DPLL_TSAC29,
			"GTM_DPLL_TSAC30"			 => GTM_DPLL_TSAC30,
			"GTM_DPLL_TSAC31"			 => GTM_DPLL_TSAC31,
			"GTM_DPLL_PSAC0"			 => GTM_DPLL_PSAC0,
			"GTM_DPLL_PSAC1"			 => GTM_DPLL_PSAC1,
			"GTM_DPLL_PSAC2"			 => GTM_DPLL_PSAC2,
			"GTM_DPLL_PSAC3"			 => GTM_DPLL_PSAC3,
			"GTM_DPLL_PSAC4"			 => GTM_DPLL_PSAC4,
			"GTM_DPLL_PSAC5"			 => GTM_DPLL_PSAC5,
			"GTM_DPLL_PSAC6"			 => GTM_DPLL_PSAC6,
			"GTM_DPLL_PSAC7"			 => GTM_DPLL_PSAC7,
			"GTM_DPLL_PSAC8"			 => GTM_DPLL_PSAC8,
			"GTM_DPLL_PSAC9"			 => GTM_DPLL_PSAC9,
			"GTM_DPLL_PSAC10"			 => GTM_DPLL_PSAC10,
			"GTM_DPLL_PSAC11"			 => GTM_DPLL_PSAC11,
			"GTM_DPLL_PSAC12"			 => GTM_DPLL_PSAC12,
			"GTM_DPLL_PSAC13"			 => GTM_DPLL_PSAC13,
			"GTM_DPLL_PSAC14"			 => GTM_DPLL_PSAC14,
			"GTM_DPLL_PSAC15"			 => GTM_DPLL_PSAC15,
			"GTM_DPLL_PSAC16"			 => GTM_DPLL_PSAC16,
			"GTM_DPLL_PSAC17"			 => GTM_DPLL_PSAC17,
			"GTM_ICM_IRQG_R3"			 => GTM_ICM_IRQG_R3,
			"GTM_DPLL_PSAC18"			 => GTM_DPLL_PSAC18,
			"GTM_DPLL_PSAC19"			 => GTM_DPLL_PSAC19,
			"GTM_DPLL_PSAC20"			 => GTM_DPLL_PSAC20,
			"GTM_DPLL_PSAC21"			 => GTM_DPLL_PSAC21,
			"GTM_DPLL_PSAC22"			 => GTM_DPLL_PSAC22,
			"GTM_DPLL_PSAC23"			 => GTM_DPLL_PSAC23,
			"GTM_DPLL_PSAC24"			 => GTM_DPLL_PSAC24,
			"GTM_DPLL_PSAC25"			 => GTM_DPLL_PSAC25,
			"GTM_DPLL_PSAC26"			 => GTM_DPLL_PSAC26,
			"GTM_DPLL_PSAC27"			 => GTM_DPLL_PSAC27,
			"GTM_DPLL_PSAC28"			 => GTM_DPLL_PSAC28,
			"GTM_DPLL_PSAC29"			 => GTM_DPLL_PSAC29,
			"GTM_DPLL_PSAC30"			 => GTM_DPLL_PSAC30,
			"GTM_DPLL_PSAC31"			 => GTM_DPLL_PSAC31,
			"GTM_DPLL_ACB0"			 => GTM_DPLL_ACB0,
			"GTM_DPLL_ACB1"			 => GTM_DPLL_ACB1,
			"GTM_DPLL_ACB2"			 => GTM_DPLL_ACB2,
			"GTM_DPLL_ACB3"			 => GTM_DPLL_ACB3,
			"GTM_ICM_IRQG_R4"			 => GTM_ICM_IRQG_R4,
			"GTM_DPLL_ACB4"			 => GTM_DPLL_ACB4,
			"GTM_DPLL_ACB5"			 => GTM_DPLL_ACB5,
			"GTM_DPLL_ACB6"			 => GTM_DPLL_ACB6,
			"GTM_MCS0_MEM"			 => GTM_MCS0_MEM,
			"GTM_DPLL_ACB7"			 => GTM_DPLL_ACB7,
			"GTM_DPLL_CTRL_11"			 => GTM_DPLL_CTRL_11,
			"GTM_DPLL_THVAL2"			 => GTM_DPLL_THVAL2,
			"GTM_DPLL_TIDEL"			 => GTM_DPLL_TIDEL,
			"GTM_DPLL_SIDEL"			 => GTM_DPLL_SIDEL,
			"GTM_DPLL_APS_SYNC_EXT"			 => GTM_DPLL_APS_SYNC_EXT,
			"GTM_DPLL_CTRL_EXT"			 => GTM_DPLL_CTRL_EXT,
			"GTM_DPLL_APS_EXT"			 => GTM_DPLL_APS_EXT,
			"GTM_DPLL_APS_1C3_EXT"			 => GTM_DPLL_APS_1C3_EXT,
			"GTM_DPLL_STA"			 => GTM_DPLL_STA,
			"GTM_DPLL_INCF1_OFFSET"			 => GTM_DPLL_INCF1_OFFSET,
			"GTM_DPLL_INCF2_OFFSET"			 => GTM_DPLL_INCF2_OFFSET,
			"GTM_DPLL_DT_T_START"			 => GTM_DPLL_DT_T_START,
			"GTM_DPLL_DT_S_START"			 => GTM_DPLL_DT_S_START,
			"GTM_DPLL_STA_MASK"			 => GTM_DPLL_STA_MASK,
			"GTM_ICM_IRQG_R5"			 => GTM_ICM_IRQG_R5,
			"GTM_DPLL_STA_FLAG"			 => GTM_DPLL_STA_FLAG,
			"GTM_DPLL_INC_CNT1_MASK"			 => GTM_DPLL_INC_CNT1_MASK,
			"GTM_DPLL_INC_CNT2_MASK"			 => GTM_DPLL_INC_CNT2_MASK,
			"GTM_DPLL_NUSC_EXT1"			 => GTM_DPLL_NUSC_EXT1,
			"GTM_DPLL_NUSC_EXT2"			 => GTM_DPLL_NUSC_EXT2,
			"GTM_DPLL_CTN_MIN"			 => GTM_DPLL_CTN_MIN,
			"GTM_DPLL_CTN_MAX"			 => GTM_DPLL_CTN_MAX,
			"GTM_DPLL_CSN_MIN"			 => GTM_DPLL_CSN_MIN,
			"GTM_DPLL_CSN_MAX"			 => GTM_DPLL_CSN_MAX,
			"GTM_CLC"				 => GTM_CLC,
			"GTM_RESET_CLR"			 => GTM_RESET_CLR,
			"GTM_RESET1"				 => GTM_RESET1,
			"GTM_RESET2"				 => GTM_RESET2,
			"GTM_ACCEN0"				 => GTM_ACCEN0,
			"GTM_ACCEN1"				 => GTM_ACCEN1,
			"GTM_OCDS_OTBU0T"			 => GTM_OCDS_OTBU0T,
			"GTM_OCDS_OTBU1T"			 => GTM_OCDS_OTBU1T,
			"GTM_OCDS_OTBU2T"			 => GTM_OCDS_OTBU2T,
			"GTM_OCDS_OTBU3T"			 => GTM_OCDS_OTBU3T,
			"GTM_ICM_IRQG_R6"			 => GTM_ICM_IRQG_R6,
			"GTM_OCDS_OTSS"			 => GTM_OCDS_OTSS,
			"GTM_OCDS_OTSC0"			 => GTM_OCDS_OTSC0,
			"GTM_OCDS_OTSC1"			 => GTM_OCDS_OTSC1,
			"GTM_OCDS_ODA"			 => GTM_OCDS_ODA,
			"GTM_OCDS_OCS"			 => GTM_OCDS_OCS,
			"GTM_TIMINSEL0"			 => GTM_TIMINSEL0,
			"GTM_TIMINSEL1"			 => GTM_TIMINSEL1,
			"GTM_TIMINSEL2"			 => GTM_TIMINSEL2,
			"GTM_TIMINSEL3"			 => GTM_TIMINSEL3,
			"GTM_TIMINSEL4"			 => GTM_TIMINSEL4,
			"GTM_ICM_IRQG_R7"			 => GTM_ICM_IRQG_R7,
			"GTM_TIMINSEL5"			 => GTM_TIMINSEL5,
			"GTM_TOUTSEL0"			 => GTM_TOUTSEL0,
			"GTM_TOUTSEL1"			 => GTM_TOUTSEL1,
			"GTM_TOUTSEL2"			 => GTM_TOUTSEL2,
			"GTM_TOUTSEL3"			 => GTM_TOUTSEL3,
			"GTM_TOUTSEL4"			 => GTM_TOUTSEL4,
			"GTM_TOUTSEL5"			 => GTM_TOUTSEL5,
			"GTM_TOUTSEL6"			 => GTM_TOUTSEL6,
			"GTM_TOUTSEL7"			 => GTM_TOUTSEL7,
			"GTM_TOUTSEL8"			 => GTM_TOUTSEL8,
			"GTM_TOUTSEL9"			 => GTM_TOUTSEL9,
			"GTM_TOUTSEL10"			 => GTM_TOUTSEL10,
			"GTM_TOUTSEL11"			 => GTM_TOUTSEL11,
			"GTM_TOUTSEL12"			 => GTM_TOUTSEL12,
			"GTM_TOUTSEL13"			 => GTM_TOUTSEL13,
			"GTM_TOUTSEL14"			 => GTM_TOUTSEL14,
			"GTM_TOUTSEL15"			 => GTM_TOUTSEL15,
			"GTM_TOUTSEL16"			 => GTM_TOUTSEL16,
			"GTM_TOUTSEL17"			 => GTM_TOUTSEL17,
			"GTM_TOUTSEL18"			 => GTM_TOUTSEL18,
			"GTM_DSADCINSEL0"			 => GTM_DSADCINSEL0,
			"GTM_ICM_IRQG_R9"			 => GTM_ICM_IRQG_R9,
			"GTM_DSADCINSEL1"			 => GTM_DSADCINSEL1,
			"GTM_DSADCINSEL2"			 => GTM_DSADCINSEL2,
			"GTM_DSADCINSEL3"			 => GTM_DSADCINSEL3,
			"GTM_DSADCINSEL4"			 => GTM_DSADCINSEL4,
			"GTM_DSADCINSEL5"			 => GTM_DSADCINSEL5,
			"GTM_DSADC0_OUTSEL0"			 => GTM_DSADC0_OUTSEL0,
			"GTM_DSADC1_OUTSEL0"			 => GTM_DSADC1_OUTSEL0,
			"GTM_DSADC2_OUTSEL0"			 => GTM_DSADC2_OUTSEL0,
			"GTM_DSADC3_OUTSEL0"			 => GTM_DSADC3_OUTSEL0,
			"GTM_MCS0_MEM1"			 => GTM_MCS0_MEM1,
			"GTM_ADCTRIG0_OUT0"			 => GTM_ADCTRIG0_OUT0,
			"GTM_ADCTRIG0_OUT1"			 => GTM_ADCTRIG0_OUT1,
			"GTM_ADCTRIG1_OUT0"			 => GTM_ADCTRIG1_OUT0,
			"GTM_ADCTRIG1_OUT1"			 => GTM_ADCTRIG1_OUT1,
			"GTM_ICM_IRQG_R10"			 => GTM_ICM_IRQG_R10,
			"GTM_ADCTRIG2_OUT0"			 => GTM_ADCTRIG2_OUT0,
			"GTM_ADCTRIG2_OUT1"			 => GTM_ADCTRIG2_OUT1,
			"GTM_ADCTRIG3_OUT0"			 => GTM_ADCTRIG3_OUT0,
			"GTM_ADCTRIG3_OUT1"			 => GTM_ADCTRIG3_OUT1,
			"GTM_ADCTRIG4_OUT0"			 => GTM_ADCTRIG4_OUT0,
			"GTM_ADCTRIG4_OUT1"			 => GTM_ADCTRIG4_OUT1,
			"GTM_DXOUTCON"			 => GTM_DXOUTCON,
			"GTM_TRIGOUT0"			 => GTM_TRIGOUT0,
			"GTM_TRIGOUT1"			 => GTM_TRIGOUT1,
			"GTM_TRIGOUT2"			 => GTM_TRIGOUT2,
			"GTM_TRIGOUT3"			 => GTM_TRIGOUT3,
			"GTM_TRIGOUT4"			 => GTM_TRIGOUT4,
			"GTM_INTOUT0"				 => GTM_INTOUT0,
			"GTM_INTOUT1"				 => GTM_INTOUT1,
			"GTM_INTOUT2"				 => GTM_INTOUT2,
			"GTM_ICM_IRQG_MEI"			 => GTM_ICM_IRQG_MEI,
			"GTM_INTOUT3"				 => GTM_INTOUT3,
			"GTM_INTOUT4"				 => GTM_INTOUT4,
			"GTM_MCSTRIGOUTSEL"			 => GTM_MCSTRIGOUTSEL,
			"GTM_MCSINTSTAT"			 => GTM_MCSINTSTAT,
			"GTM_MCSINTCLR"			 => GTM_MCSINTCLR,
			"GTM_DXINCON"				 => GTM_DXINCON,
			"GTM_DATAIN0"				 => GTM_DATAIN0,
			"GTM_DATAIN1"				 => GTM_DATAIN1,
			"GTM_DATAIN2"				 => GTM_DATAIN2,
			"GTM_DATAIN3"				 => GTM_DATAIN3,
			"GTM_ICM_IRQG_CEI0"			 => GTM_ICM_IRQG_CEI0,
			"GTM_DATAIN4"				 => GTM_DATAIN4,
			"GTM_MSC_SET0_CON0"			 => GTM_MSC_SET0_CON0,
			"GTM_MSC_SET0_CON1"			 => GTM_MSC_SET0_CON1,
			"GTM_MSC_SET0_CON2"			 => GTM_MSC_SET0_CON2,
			"GTM_MSC_SET0_CON3"			 => GTM_MSC_SET0_CON3,
			"GTM_ICM_IRQG_CEI1"			 => GTM_ICM_IRQG_CEI1,
			"GTM_MSC_SET1_CON0"			 => GTM_MSC_SET1_CON0,
			"GTM_MSC_SET1_CON1"			 => GTM_MSC_SET1_CON1,
			"GTM_MSC_SET1_CON2"			 => GTM_MSC_SET1_CON2,
			"GTM_MSC_SET1_CON3"			 => GTM_MSC_SET1_CON3,
			"GTM_MSC_SET2_CON0"			 => GTM_MSC_SET2_CON0,
			"GTM_ICM_IRQG_CEI2"			 => GTM_ICM_IRQG_CEI2,
			"GTM_MSC_SET2_CON1"			 => GTM_MSC_SET2_CON1,
			"GTM_MSC_SET2_CON2"			 => GTM_MSC_SET2_CON2,
			"GTM_MSC_SET2_CON3"			 => GTM_MSC_SET2_CON3,
			"GTM_MSC_SET3_CON0"			 => GTM_MSC_SET3_CON0,
			"GTM_ICM_IRQG_CEI3"			 => GTM_ICM_IRQG_CEI3,
			"GTM_MSC_SET3_CON1"			 => GTM_MSC_SET3_CON1,
			"GTM_MSC_SET3_CON2"			 => GTM_MSC_SET3_CON2,
			"GTM_MSC_SET3_CON3"			 => GTM_MSC_SET3_CON3,
			"GTM_MSC_MSCQ0_INLCON"			 => GTM_MSC_MSCQ0_INLCON,
			"GTM_ICM_IRQG_CEI4"			 => GTM_ICM_IRQG_CEI4,
			"GTM_MSC_MSCQ0_INHCON"			 => GTM_MSC_MSCQ0_INHCON,
			"GTM_MSC_MSCQ0_INLEXTCON"			 => GTM_MSC_MSCQ0_INLEXTCON,
			"GTM_MSC_MSCQ1_INLCON"			 => GTM_MSC_MSCQ1_INLCON,
			"GTM_MSC_MSCQ1_INHCON"			 => GTM_MSC_MSCQ1_INHCON,
			"GTM_ICM_IRQG_CEI_MCS0"			 => GTM_ICM_IRQG_CEI_MCS0,
			"GTM_MSC_MSCQ1_INLEXTCON"			 => GTM_MSC_MSCQ1_INLEXTCON,
			"GTM_PSI5OUTSEL"			 => GTM_PSI5OUTSEL,
			"GTM_PSI5SOUTSEL"			 => GTM_PSI5SOUTSEL,
			"GTM_LCDCDCOUTSEL"			 => GTM_LCDCDCOUTSEL,
			"GTM_DTMAUXINSEL"			 => GTM_DTMAUXINSEL,
			"GTM_CANOUTSEL0"			 => GTM_CANOUTSEL0,
			"GTM_MCS1_MEM"			 => GTM_MCS1_MEM,
			"GTM_CANOUTSEL1"			 => GTM_CANOUTSEL1,
			"GTM_CCM0_ARP0_CTRL"			 => GTM_CCM0_ARP0_CTRL,
			"GTM_CCM0_ARP0_PROT"			 => GTM_CCM0_ARP0_PROT,
			"GTM_CCM0_ARP1_CTRL"			 => GTM_CCM0_ARP1_CTRL,
			"GTM_CCM0_ARP1_PROT"			 => GTM_CCM0_ARP1_PROT,
			"GTM_CCM0_ARP2_CTRL"			 => GTM_CCM0_ARP2_CTRL,
			"GTM_CCM0_ARP2_PROT"			 => GTM_CCM0_ARP2_PROT,
			"GTM_CCM0_ARP3_CTRL"			 => GTM_CCM0_ARP3_CTRL,
			"GTM_CCM0_ARP3_PROT"			 => GTM_CCM0_ARP3_PROT,
			"GTM_CCM0_ARP4_CTRL"			 => GTM_CCM0_ARP4_CTRL,
			"GTM_CCM0_ARP4_PROT"			 => GTM_CCM0_ARP4_PROT,
			"GTM_CCM0_ARP5_CTRL"			 => GTM_CCM0_ARP5_CTRL,
			"GTM_CCM0_ARP5_PROT"			 => GTM_CCM0_ARP5_PROT,
			"GTM_CCM0_ARP6_CTRL"			 => GTM_CCM0_ARP6_CTRL,
			"GTM_CCM0_ARP6_PROT"			 => GTM_CCM0_ARP6_PROT,
			"GTM_CCM0_ARP7_CTRL"			 => GTM_CCM0_ARP7_CTRL,
			"GTM_ICM_IRQG_CEI_MCS1"			 => GTM_ICM_IRQG_CEI_MCS1,
			"GTM_CCM0_ARP7_PROT"			 => GTM_CCM0_ARP7_PROT,
			"GTM_CCM0_ARP8_CTRL"			 => GTM_CCM0_ARP8_CTRL,
			"GTM_CCM0_ARP8_PROT"			 => GTM_CCM0_ARP8_PROT,
			"GTM_CCM0_ARP9_CTRL"			 => GTM_CCM0_ARP9_CTRL,
			"GTM_CCM0_ARP9_PROT"			 => GTM_CCM0_ARP9_PROT,
			"GTM_CCM0_AEIM_STA"			 => GTM_CCM0_AEIM_STA,
			"GTM_CCM0_HW_CONF"			 => GTM_CCM0_HW_CONF,
			"GTM_CCM0_TIM_AUX_IN_SRC"			 => GTM_CCM0_TIM_AUX_IN_SRC,
			"GTM_CCM0_EXT_CAP_EN"			 => GTM_CCM0_EXT_CAP_EN,
			"GTM_CCM0_TOM_OUT"			 => GTM_CCM0_TOM_OUT,
			"GTM_CCM0_ATOM_OUT"			 => GTM_CCM0_ATOM_OUT,
			"GTM_CCM0_CMU_CLK_CFG"			 => GTM_CCM0_CMU_CLK_CFG,
			"GTM_CCM0_CMU_FXCLK_CFG"			 => GTM_CCM0_CMU_FXCLK_CFG,
			"GTM_CCM0_CFG"			 => GTM_CCM0_CFG,
			"GTM_CCM0_PROT"			 => GTM_CCM0_PROT,
			"GTM_CCM1_ARP0_CTRL"			 => GTM_CCM1_ARP0_CTRL,
			"GTM_CCM1_ARP0_PROT"			 => GTM_CCM1_ARP0_PROT,
			"GTM_CCM1_ARP1_CTRL"			 => GTM_CCM1_ARP1_CTRL,
			"GTM_CCM1_ARP1_PROT"			 => GTM_CCM1_ARP1_PROT,
			"GTM_CCM1_ARP2_CTRL"			 => GTM_CCM1_ARP2_CTRL,
			"GTM_CCM1_ARP2_PROT"			 => GTM_CCM1_ARP2_PROT,
			"GTM_CCM1_ARP3_CTRL"			 => GTM_CCM1_ARP3_CTRL,
			"GTM_CCM1_ARP3_PROT"			 => GTM_CCM1_ARP3_PROT,
			"GTM_CCM1_ARP4_CTRL"			 => GTM_CCM1_ARP4_CTRL,
			"GTM_ICM_IRQG_CEI_MCS2"			 => GTM_ICM_IRQG_CEI_MCS2,
			"GTM_CCM1_ARP4_PROT"			 => GTM_CCM1_ARP4_PROT,
			"GTM_CCM1_ARP5_CTRL"			 => GTM_CCM1_ARP5_CTRL,
			"GTM_CCM1_ARP5_PROT"			 => GTM_CCM1_ARP5_PROT,
			"GTM_CCM1_ARP6_CTRL"			 => GTM_CCM1_ARP6_CTRL,
			"GTM_CCM1_ARP6_PROT"			 => GTM_CCM1_ARP6_PROT,
			"GTM_CCM1_ARP7_CTRL"			 => GTM_CCM1_ARP7_CTRL,
			"GTM_CCM1_ARP7_PROT"			 => GTM_CCM1_ARP7_PROT,
			"GTM_CCM1_ARP8_CTRL"			 => GTM_CCM1_ARP8_CTRL,
			"GTM_CCM1_ARP8_PROT"			 => GTM_CCM1_ARP8_PROT,
			"GTM_CCM1_ARP9_CTRL"			 => GTM_CCM1_ARP9_CTRL,
			"GTM_CCM1_ARP9_PROT"			 => GTM_CCM1_ARP9_PROT,
			"GTM_CCM1_AEIM_STA"			 => GTM_CCM1_AEIM_STA,
			"GTM_CCM1_HW_CONF"			 => GTM_CCM1_HW_CONF,
			"GTM_CCM1_TIM_AUX_IN_SRC"			 => GTM_CCM1_TIM_AUX_IN_SRC,
			"GTM_CCM1_EXT_CAP_EN"			 => GTM_CCM1_EXT_CAP_EN,
			"GTM_CCM1_TOM_OUT"			 => GTM_CCM1_TOM_OUT,
			"GTM_CCM1_ATOM_OUT"			 => GTM_CCM1_ATOM_OUT,
			"GTM_CCM1_CMU_CLK_CFG"			 => GTM_CCM1_CMU_CLK_CFG,
			"GTM_CCM1_CMU_FXCLK_CFG"			 => GTM_CCM1_CMU_FXCLK_CFG,
			"GTM_CCM1_CFG"			 => GTM_CCM1_CFG,
			"GTM_CCM1_PROT"			 => GTM_CCM1_PROT,
			"GTM_CCM2_ARP0_CTRL"			 => GTM_CCM2_ARP0_CTRL,
			"GTM_CCM2_ARP0_PROT"			 => GTM_CCM2_ARP0_PROT,
			"GTM_ICM_IRQG_CEI_MCS3"			 => GTM_ICM_IRQG_CEI_MCS3,
			"GTM_CCM2_ARP1_CTRL"			 => GTM_CCM2_ARP1_CTRL,
			"GTM_CCM2_ARP1_PROT"			 => GTM_CCM2_ARP1_PROT,
			"GTM_CCM2_ARP2_CTRL"			 => GTM_CCM2_ARP2_CTRL,
			"GTM_CCM2_ARP2_PROT"			 => GTM_CCM2_ARP2_PROT,
			"GTM_CCM2_ARP3_CTRL"			 => GTM_CCM2_ARP3_CTRL,
			"GTM_CCM2_ARP3_PROT"			 => GTM_CCM2_ARP3_PROT,
			"GTM_CCM2_ARP4_CTRL"			 => GTM_CCM2_ARP4_CTRL,
			"GTM_CCM2_ARP4_PROT"			 => GTM_CCM2_ARP4_PROT,
			"GTM_CCM2_ARP5_CTRL"			 => GTM_CCM2_ARP5_CTRL,
			"GTM_CCM2_ARP5_PROT"			 => GTM_CCM2_ARP5_PROT,
			"GTM_CCM2_ARP6_CTRL"			 => GTM_CCM2_ARP6_CTRL,
			"GTM_CCM2_ARP6_PROT"			 => GTM_CCM2_ARP6_PROT,
			"GTM_CCM2_ARP7_CTRL"			 => GTM_CCM2_ARP7_CTRL,
			"GTM_CCM2_ARP7_PROT"			 => GTM_CCM2_ARP7_PROT,
			"GTM_CCM2_ARP8_CTRL"			 => GTM_CCM2_ARP8_CTRL,
			"GTM_CCM2_ARP8_PROT"			 => GTM_CCM2_ARP8_PROT,
			"GTM_CCM2_ARP9_CTRL"			 => GTM_CCM2_ARP9_CTRL,
			"GTM_CCM2_ARP9_PROT"			 => GTM_CCM2_ARP9_PROT,
			"GTM_CCM2_AEIM_STA"			 => GTM_CCM2_AEIM_STA,
			"GTM_CCM2_HW_CONF"			 => GTM_CCM2_HW_CONF,
			"GTM_CCM2_TIM_AUX_IN_SRC"			 => GTM_CCM2_TIM_AUX_IN_SRC,
			"GTM_CCM2_EXT_CAP_EN"			 => GTM_CCM2_EXT_CAP_EN,
			"GTM_CCM2_TOM_OUT"			 => GTM_CCM2_TOM_OUT,
			"GTM_ICM_IRQG_CEI_MCS4"			 => GTM_ICM_IRQG_CEI_MCS4,
			"GTM_CCM2_ATOM_OUT"			 => GTM_CCM2_ATOM_OUT,
			"GTM_CCM2_CMU_CLK_CFG"			 => GTM_CCM2_CMU_CLK_CFG,
			"GTM_CCM2_CMU_FXCLK_CFG"			 => GTM_CCM2_CMU_FXCLK_CFG,
			"GTM_CCM2_CFG"			 => GTM_CCM2_CFG,
			"GTM_CCM2_PROT"			 => GTM_CCM2_PROT,
			"GTM_CCM3_ARP0_CTRL"			 => GTM_CCM3_ARP0_CTRL,
			"GTM_CCM3_ARP0_PROT"			 => GTM_CCM3_ARP0_PROT,
			"GTM_CCM3_ARP1_CTRL"			 => GTM_CCM3_ARP1_CTRL,
			"GTM_CCM3_ARP1_PROT"			 => GTM_CCM3_ARP1_PROT,
			"GTM_CCM3_ARP2_CTRL"			 => GTM_CCM3_ARP2_CTRL,
			"GTM_CCM3_ARP2_PROT"			 => GTM_CCM3_ARP2_PROT,
			"GTM_CCM3_ARP3_CTRL"			 => GTM_CCM3_ARP3_CTRL,
			"GTM_CCM3_ARP3_PROT"			 => GTM_CCM3_ARP3_PROT,
			"GTM_CCM3_ARP4_CTRL"			 => GTM_CCM3_ARP4_CTRL,
			"GTM_MCS1_MEM1"			 => GTM_MCS1_MEM1,
			"GTM_CCM3_ARP4_PROT"			 => GTM_CCM3_ARP4_PROT,
			"GTM_CCM3_ARP5_CTRL"			 => GTM_CCM3_ARP5_CTRL,
			"GTM_CCM3_ARP5_PROT"			 => GTM_CCM3_ARP5_PROT,
			"GTM_CCM3_ARP6_CTRL"			 => GTM_CCM3_ARP6_CTRL,
			"GTM_CCM3_ARP6_PROT"			 => GTM_CCM3_ARP6_PROT,
			"GTM_CCM3_ARP7_CTRL"			 => GTM_CCM3_ARP7_CTRL,
			"GTM_CCM3_ARP7_PROT"			 => GTM_CCM3_ARP7_PROT,
			"GTM_CCM3_ARP8_CTRL"			 => GTM_CCM3_ARP8_CTRL,
			"GTM_CCM3_ARP8_PROT"			 => GTM_CCM3_ARP8_PROT,
			"GTM_CCM3_ARP9_CTRL"			 => GTM_CCM3_ARP9_CTRL,
			"GTM_ICM_IRQG_CEI_PSM0"			 => GTM_ICM_IRQG_CEI_PSM0,
			"GTM_CCM3_ARP9_PROT"			 => GTM_CCM3_ARP9_PROT,
			"GTM_CCM3_AEIM_STA"			 => GTM_CCM3_AEIM_STA,
			"GTM_CCM3_HW_CONF"			 => GTM_CCM3_HW_CONF,
			"GTM_CCM3_TIM_AUX_IN_SRC"			 => GTM_CCM3_TIM_AUX_IN_SRC,
			"GTM_CCM3_EXT_CAP_EN"			 => GTM_CCM3_EXT_CAP_EN,
			"GTM_CCM3_ATOM_OUT"			 => GTM_CCM3_ATOM_OUT,
			"GTM_CCM3_CMU_CLK_CFG"			 => GTM_CCM3_CMU_CLK_CFG,
			"GTM_CCM3_CMU_FXCLK_CFG"			 => GTM_CCM3_CMU_FXCLK_CFG,
			"GTM_CCM3_CFG"			 => GTM_CCM3_CFG,
			"GTM_CCM3_PROT"			 => GTM_CCM3_PROT,
			"GTM_CCM4_ARP0_CTRL"			 => GTM_CCM4_ARP0_CTRL,
			"GTM_CCM4_ARP0_PROT"			 => GTM_CCM4_ARP0_PROT,
			"GTM_CCM4_ARP1_CTRL"			 => GTM_CCM4_ARP1_CTRL,
			"GTM_CCM4_ARP1_PROT"			 => GTM_CCM4_ARP1_PROT,
			"GTM_CCM4_ARP2_CTRL"			 => GTM_CCM4_ARP2_CTRL,
			"GTM_CCM4_ARP2_PROT"			 => GTM_CCM4_ARP2_PROT,
			"GTM_CCM4_ARP3_CTRL"			 => GTM_CCM4_ARP3_CTRL,
			"GTM_CCM4_ARP3_PROT"			 => GTM_CCM4_ARP3_PROT,
			"GTM_CCM4_ARP4_CTRL"			 => GTM_CCM4_ARP4_CTRL,
			"GTM_CCM4_ARP4_PROT"			 => GTM_CCM4_ARP4_PROT,
			"GTM_CCM4_ARP5_CTRL"			 => GTM_CCM4_ARP5_CTRL,
			"GTM_CCM4_ARP5_PROT"			 => GTM_CCM4_ARP5_PROT,
			"GTM_CCM4_ARP6_CTRL"			 => GTM_CCM4_ARP6_CTRL,
			"GTM_ICM_IRQG_CEI_SPE"			 => GTM_ICM_IRQG_CEI_SPE,
			"GTM_CCM4_ARP6_PROT"			 => GTM_CCM4_ARP6_PROT,
			"GTM_CCM4_ARP7_CTRL"			 => GTM_CCM4_ARP7_CTRL,
			"GTM_CCM4_ARP7_PROT"			 => GTM_CCM4_ARP7_PROT,
			"GTM_CCM4_ARP8_CTRL"			 => GTM_CCM4_ARP8_CTRL,
			"GTM_CCM4_ARP8_PROT"			 => GTM_CCM4_ARP8_PROT,
			"GTM_CCM4_ARP9_CTRL"			 => GTM_CCM4_ARP9_CTRL,
			"GTM_CCM4_ARP9_PROT"			 => GTM_CCM4_ARP9_PROT,
			"GTM_CCM4_AEIM_STA"			 => GTM_CCM4_AEIM_STA,
			"GTM_CCM4_HW_CONF"			 => GTM_CCM4_HW_CONF,
			"GTM_CCM4_TIM_AUX_IN_SRC"			 => GTM_CCM4_TIM_AUX_IN_SRC,
			"GTM_CCM4_EXT_CAP_EN"			 => GTM_CCM4_EXT_CAP_EN,
			"GTM_CCM4_ATOM_OUT"			 => GTM_CCM4_ATOM_OUT,
			"GTM_CCM4_CMU_CLK_CFG"			 => GTM_CCM4_CMU_CLK_CFG,
			"GTM_CCM4_CMU_FXCLK_CFG"			 => GTM_CCM4_CMU_FXCLK_CFG,
			"GTM_CCM4_CFG"			 => GTM_CCM4_CFG,
			"GTM_CCM4_PROT"			 => GTM_CCM4_PROT,
			"GTM_CCM5_HW_CONF"			 => GTM_CCM5_HW_CONF,
			"GTM_CCM5_TIM_AUX_IN_SRC"			 => GTM_CCM5_TIM_AUX_IN_SRC,
			"GTM_CCM5_ATOM_OUT"			 => GTM_CCM5_ATOM_OUT,
			"GTM_CCM5_CMU_CLK_CFG"			 => GTM_CCM5_CMU_CLK_CFG,
			"GTM_CCM5_CMU_FXCLK_CFG"			 => GTM_CCM5_CMU_FXCLK_CFG,
			"GTM_CCM5_CFG"			 => GTM_CCM5_CFG,
			"GTM_CCM5_PROT"			 => GTM_CCM5_PROT,
			"GTM_ICM_IRQG_MEI_CLS0"			 => GTM_ICM_IRQG_MEI_CLS0,
			"GTM_CDTM0_DTM0_CTRL"			 => GTM_CDTM0_DTM0_CTRL,
			"GTM_CDTM0_DTM0_CH_CTRL1"			 => GTM_CDTM0_DTM0_CH_CTRL1,
			"GTM_CDTM0_DTM0_CH_CTRL2"			 => GTM_CDTM0_DTM0_CH_CTRL2,
			"GTM_CDTM0_DTM0_CH_CTRL2_SR"			 => GTM_CDTM0_DTM0_CH_CTRL2_SR,
			"GTM_CDTM0_DTM0_PS_CTRL"			 => GTM_CDTM0_DTM0_PS_CTRL,
			"GTM_CDTM0_DTM0_CH0_DTV"			 => GTM_CDTM0_DTM0_CH0_DTV,
			"GTM_CDTM0_DTM0_CH1_DTV"			 => GTM_CDTM0_DTM0_CH1_DTV,
			"GTM_CDTM0_DTM0_CH2_DTV"			 => GTM_CDTM0_DTM0_CH2_DTV,
			"GTM_CDTM0_DTM0_CH3_DTV"			 => GTM_CDTM0_DTM0_CH3_DTV,
			"GTM_CDTM0_DTM0_CH_SR"			 => GTM_CDTM0_DTM0_CH_SR,
			"GTM_CDTM0_DTM0_CH_CTRL3"			 => GTM_CDTM0_DTM0_CH_CTRL3,
			"GTM_CDTM0_DTM1_CTRL"			 => GTM_CDTM0_DTM1_CTRL,
			"GTM_CDTM0_DTM1_CH_CTRL1"			 => GTM_CDTM0_DTM1_CH_CTRL1,
			"GTM_CDTM0_DTM1_CH_CTRL2"			 => GTM_CDTM0_DTM1_CH_CTRL2,
			"GTM_CDTM0_DTM1_CH_CTRL2_SR"			 => GTM_CDTM0_DTM1_CH_CTRL2_SR,
			"GTM_CDTM0_DTM1_PS_CTRL"			 => GTM_CDTM0_DTM1_PS_CTRL,
			"GTM_CDTM0_DTM1_CH0_DTV"			 => GTM_CDTM0_DTM1_CH0_DTV,
			"GTM_CDTM0_DTM1_CH1_DTV"			 => GTM_CDTM0_DTM1_CH1_DTV,
			"GTM_CDTM0_DTM1_CH2_DTV"			 => GTM_CDTM0_DTM1_CH2_DTV,
			"GTM_CDTM0_DTM1_CH3_DTV"			 => GTM_CDTM0_DTM1_CH3_DTV,
			"GTM_CDTM0_DTM1_CH_SR"			 => GTM_CDTM0_DTM1_CH_SR,
			"GTM_CDTM0_DTM1_CH_CTRL3"			 => GTM_CDTM0_DTM1_CH_CTRL3,
			"GTM_CDTM0_DTM4_CTRL"			 => GTM_CDTM0_DTM4_CTRL,
			"GTM_CDTM0_DTM4_CH_CTRL1"			 => GTM_CDTM0_DTM4_CH_CTRL1,
			"GTM_ICM_IRQG_MEI_CLS1"			 => GTM_ICM_IRQG_MEI_CLS1,
			"GTM_CDTM0_DTM4_CH_CTRL2"			 => GTM_CDTM0_DTM4_CH_CTRL2,
			"GTM_CDTM0_DTM4_CH_CTRL2_SR"			 => GTM_CDTM0_DTM4_CH_CTRL2_SR,
			"GTM_CDTM0_DTM4_PS_CTRL"			 => GTM_CDTM0_DTM4_PS_CTRL,
			"GTM_CDTM0_DTM4_CH0_DTV"			 => GTM_CDTM0_DTM4_CH0_DTV,
			"GTM_CDTM0_DTM4_CH1_DTV"			 => GTM_CDTM0_DTM4_CH1_DTV,
			"GTM_CDTM0_DTM4_CH2_DTV"			 => GTM_CDTM0_DTM4_CH2_DTV,
			"GTM_CDTM0_DTM4_CH3_DTV"			 => GTM_CDTM0_DTM4_CH3_DTV,
			"GTM_CDTM0_DTM4_CH_SR"			 => GTM_CDTM0_DTM4_CH_SR,
			"GTM_CDTM0_DTM4_CH_CTRL3"			 => GTM_CDTM0_DTM4_CH_CTRL3,
			"GTM_CDTM0_DTM5_CTRL"			 => GTM_CDTM0_DTM5_CTRL,
			"GTM_CDTM0_DTM5_CH_CTRL1"			 => GTM_CDTM0_DTM5_CH_CTRL1,
			"GTM_CDTM0_DTM5_CH_CTRL2"			 => GTM_CDTM0_DTM5_CH_CTRL2,
			"GTM_CDTM0_DTM5_CH_CTRL2_SR"			 => GTM_CDTM0_DTM5_CH_CTRL2_SR,
			"GTM_CDTM0_DTM5_PS_CTRL"			 => GTM_CDTM0_DTM5_PS_CTRL,
			"GTM_CDTM0_DTM5_CH0_DTV"			 => GTM_CDTM0_DTM5_CH0_DTV,
			"GTM_CDTM0_DTM5_CH1_DTV"			 => GTM_CDTM0_DTM5_CH1_DTV,
			"GTM_CDTM0_DTM5_CH2_DTV"			 => GTM_CDTM0_DTM5_CH2_DTV,
			"GTM_CDTM0_DTM5_CH3_DTV"			 => GTM_CDTM0_DTM5_CH3_DTV,
			"GTM_CDTM0_DTM5_CH_SR"			 => GTM_CDTM0_DTM5_CH_SR,
			"GTM_CDTM0_DTM5_CH_CTRL3"			 => GTM_CDTM0_DTM5_CH_CTRL3,
			"GTM_MCS2_MEM"			 => GTM_MCS2_MEM,
			"GTM_CDTM1_DTM0_CTRL"			 => GTM_CDTM1_DTM0_CTRL,
			"GTM_CDTM1_DTM0_CH_CTRL1"			 => GTM_CDTM1_DTM0_CH_CTRL1,
			"GTM_CDTM1_DTM0_CH_CTRL2"			 => GTM_CDTM1_DTM0_CH_CTRL2,
			"GTM_ICM_IRQG_CI_MCS0"			 => GTM_ICM_IRQG_CI_MCS0,
			"GTM_CDTM1_DTM0_CH_CTRL2_SR"			 => GTM_CDTM1_DTM0_CH_CTRL2_SR,
			"GTM_CDTM1_DTM0_PS_CTRL"			 => GTM_CDTM1_DTM0_PS_CTRL,
			"GTM_CDTM1_DTM0_CH0_DTV"			 => GTM_CDTM1_DTM0_CH0_DTV,
			"GTM_CDTM1_DTM0_CH1_DTV"			 => GTM_CDTM1_DTM0_CH1_DTV,
			"GTM_CDTM1_DTM0_CH2_DTV"			 => GTM_CDTM1_DTM0_CH2_DTV,
			"GTM_CDTM1_DTM0_CH3_DTV"			 => GTM_CDTM1_DTM0_CH3_DTV,
			"GTM_CDTM1_DTM0_CH_SR"			 => GTM_CDTM1_DTM0_CH_SR,
			"GTM_CDTM1_DTM0_CH_CTRL3"			 => GTM_CDTM1_DTM0_CH_CTRL3,
			"GTM_CDTM1_DTM1_CTRL"			 => GTM_CDTM1_DTM1_CTRL,
			"GTM_CDTM1_DTM1_CH_CTRL1"			 => GTM_CDTM1_DTM1_CH_CTRL1,
			"GTM_CDTM1_DTM1_CH_CTRL2"			 => GTM_CDTM1_DTM1_CH_CTRL2,
			"GTM_CDTM1_DTM1_CH_CTRL2_SR"			 => GTM_CDTM1_DTM1_CH_CTRL2_SR,
			"GTM_CDTM1_DTM1_PS_CTRL"			 => GTM_CDTM1_DTM1_PS_CTRL,
			"GTM_CDTM1_DTM1_CH0_DTV"			 => GTM_CDTM1_DTM1_CH0_DTV,
			"GTM_CDTM1_DTM1_CH1_DTV"			 => GTM_CDTM1_DTM1_CH1_DTV,
			"GTM_CDTM1_DTM1_CH2_DTV"			 => GTM_CDTM1_DTM1_CH2_DTV,
			"GTM_CDTM1_DTM1_CH3_DTV"			 => GTM_CDTM1_DTM1_CH3_DTV,
			"GTM_CDTM1_DTM1_CH_SR"			 => GTM_CDTM1_DTM1_CH_SR,
			"GTM_CDTM1_DTM1_CH_CTRL3"			 => GTM_CDTM1_DTM1_CH_CTRL3,
			"GTM_CDTM1_DTM4_CTRL"			 => GTM_CDTM1_DTM4_CTRL,
			"GTM_CDTM1_DTM4_CH_CTRL1"			 => GTM_CDTM1_DTM4_CH_CTRL1,
			"GTM_CDTM1_DTM4_CH_CTRL2"			 => GTM_CDTM1_DTM4_CH_CTRL2,
			"GTM_CDTM1_DTM4_CH_CTRL2_SR"			 => GTM_CDTM1_DTM4_CH_CTRL2_SR,
			"GTM_ICM_IRQG_CI_MCS1"			 => GTM_ICM_IRQG_CI_MCS1,
			"GTM_CDTM1_DTM4_PS_CTRL"			 => GTM_CDTM1_DTM4_PS_CTRL,
			"GTM_CDTM1_DTM4_CH0_DTV"			 => GTM_CDTM1_DTM4_CH0_DTV,
			"GTM_CDTM1_DTM4_CH1_DTV"			 => GTM_CDTM1_DTM4_CH1_DTV,
			"GTM_CDTM1_DTM4_CH2_DTV"			 => GTM_CDTM1_DTM4_CH2_DTV,
			"GTM_CDTM1_DTM4_CH3_DTV"			 => GTM_CDTM1_DTM4_CH3_DTV,
			"GTM_CDTM1_DTM4_CH_SR"			 => GTM_CDTM1_DTM4_CH_SR,
			"GTM_CDTM1_DTM4_CH_CTRL3"			 => GTM_CDTM1_DTM4_CH_CTRL3,
			"GTM_CDTM1_DTM5_CTRL"			 => GTM_CDTM1_DTM5_CTRL,
			"GTM_CDTM1_DTM5_CH_CTRL1"			 => GTM_CDTM1_DTM5_CH_CTRL1,
			"GTM_CDTM1_DTM5_CH_CTRL2"			 => GTM_CDTM1_DTM5_CH_CTRL2,
			"GTM_CDTM1_DTM5_CH_CTRL2_SR"			 => GTM_CDTM1_DTM5_CH_CTRL2_SR,
			"GTM_CDTM1_DTM5_PS_CTRL"			 => GTM_CDTM1_DTM5_PS_CTRL,
			"GTM_CDTM1_DTM5_CH0_DTV"			 => GTM_CDTM1_DTM5_CH0_DTV,
			"GTM_CDTM1_DTM5_CH1_DTV"			 => GTM_CDTM1_DTM5_CH1_DTV,
			"GTM_CDTM1_DTM5_CH2_DTV"			 => GTM_CDTM1_DTM5_CH2_DTV,
			"GTM_CDTM1_DTM5_CH3_DTV"			 => GTM_CDTM1_DTM5_CH3_DTV,
			"GTM_CDTM1_DTM5_CH_SR"			 => GTM_CDTM1_DTM5_CH_SR,
			"GTM_CDTM1_DTM5_CH_CTRL3"			 => GTM_CDTM1_DTM5_CH_CTRL3,
			"GTM_CDTM2_DTM0_CTRL"			 => GTM_CDTM2_DTM0_CTRL,
			"GTM_CDTM2_DTM0_CH_CTRL1"			 => GTM_CDTM2_DTM0_CH_CTRL1,
			"GTM_CDTM2_DTM0_CH_CTRL2"			 => GTM_CDTM2_DTM0_CH_CTRL2,
			"GTM_CDTM2_DTM0_CH_CTRL2_SR"			 => GTM_CDTM2_DTM0_CH_CTRL2_SR,
			"GTM_CDTM2_DTM0_PS_CTRL"			 => GTM_CDTM2_DTM0_PS_CTRL,
			"GTM_CDTM2_DTM0_CH0_DTV"			 => GTM_CDTM2_DTM0_CH0_DTV,
			"GTM_ICM_IRQG_CI_MCS2"			 => GTM_ICM_IRQG_CI_MCS2,
			"GTM_CDTM2_DTM0_CH1_DTV"			 => GTM_CDTM2_DTM0_CH1_DTV,
			"GTM_CDTM2_DTM0_CH2_DTV"			 => GTM_CDTM2_DTM0_CH2_DTV,
			"GTM_CDTM2_DTM0_CH3_DTV"			 => GTM_CDTM2_DTM0_CH3_DTV,
			"GTM_CDTM2_DTM0_CH_SR"			 => GTM_CDTM2_DTM0_CH_SR,
			"GTM_CDTM2_DTM0_CH_CTRL3"			 => GTM_CDTM2_DTM0_CH_CTRL3,
			"GTM_CDTM2_DTM1_CTRL"			 => GTM_CDTM2_DTM1_CTRL,
			"GTM_CDTM2_DTM1_CH_CTRL1"			 => GTM_CDTM2_DTM1_CH_CTRL1,
			"GTM_CDTM2_DTM1_CH_CTRL2"			 => GTM_CDTM2_DTM1_CH_CTRL2,
			"GTM_CDTM2_DTM1_CH_CTRL2_SR"			 => GTM_CDTM2_DTM1_CH_CTRL2_SR,
			"GTM_CDTM2_DTM1_PS_CTRL"			 => GTM_CDTM2_DTM1_PS_CTRL,
			"GTM_CDTM2_DTM1_CH0_DTV"			 => GTM_CDTM2_DTM1_CH0_DTV,
			"GTM_CDTM2_DTM1_CH1_DTV"			 => GTM_CDTM2_DTM1_CH1_DTV,
			"GTM_CDTM2_DTM1_CH2_DTV"			 => GTM_CDTM2_DTM1_CH2_DTV,
			"GTM_CDTM2_DTM1_CH3_DTV"			 => GTM_CDTM2_DTM1_CH3_DTV,
			"GTM_CDTM2_DTM1_CH_SR"			 => GTM_CDTM2_DTM1_CH_SR,
			"GTM_CDTM2_DTM1_CH_CTRL3"			 => GTM_CDTM2_DTM1_CH_CTRL3,
			"GTM_CDTM2_DTM4_CTRL"			 => GTM_CDTM2_DTM4_CTRL,
			"GTM_CDTM2_DTM4_CH_CTRL1"			 => GTM_CDTM2_DTM4_CH_CTRL1,
			"GTM_CDTM2_DTM4_CH_CTRL2"			 => GTM_CDTM2_DTM4_CH_CTRL2,
			"GTM_CDTM2_DTM4_CH_CTRL2_SR"			 => GTM_CDTM2_DTM4_CH_CTRL2_SR,
			"GTM_CDTM2_DTM4_PS_CTRL"			 => GTM_CDTM2_DTM4_PS_CTRL,
			"GTM_CDTM2_DTM4_CH0_DTV"			 => GTM_CDTM2_DTM4_CH0_DTV,
			"GTM_CDTM2_DTM4_CH1_DTV"			 => GTM_CDTM2_DTM4_CH1_DTV,
			"GTM_ICM_IRQG_CI_MCS3"			 => GTM_ICM_IRQG_CI_MCS3,
			"GTM_CDTM2_DTM4_CH2_DTV"			 => GTM_CDTM2_DTM4_CH2_DTV,
			"GTM_CDTM2_DTM4_CH3_DTV"			 => GTM_CDTM2_DTM4_CH3_DTV,
			"GTM_CDTM2_DTM4_CH_SR"			 => GTM_CDTM2_DTM4_CH_SR,
			"GTM_CDTM2_DTM4_CH_CTRL3"			 => GTM_CDTM2_DTM4_CH_CTRL3,
			"GTM_CDTM2_DTM5_CTRL"			 => GTM_CDTM2_DTM5_CTRL,
			"GTM_CDTM2_DTM5_CH_CTRL1"			 => GTM_CDTM2_DTM5_CH_CTRL1,
			"GTM_CDTM2_DTM5_CH_CTRL2"			 => GTM_CDTM2_DTM5_CH_CTRL2,
			"GTM_CDTM2_DTM5_CH_CTRL2_SR"			 => GTM_CDTM2_DTM5_CH_CTRL2_SR,
			"GTM_CDTM2_DTM5_PS_CTRL"			 => GTM_CDTM2_DTM5_PS_CTRL,
			"GTM_CDTM2_DTM5_CH0_DTV"			 => GTM_CDTM2_DTM5_CH0_DTV,
			"GTM_CDTM2_DTM5_CH1_DTV"			 => GTM_CDTM2_DTM5_CH1_DTV,
			"GTM_CDTM2_DTM5_CH2_DTV"			 => GTM_CDTM2_DTM5_CH2_DTV,
			"GTM_CDTM2_DTM5_CH3_DTV"			 => GTM_CDTM2_DTM5_CH3_DTV,
			"GTM_CDTM2_DTM5_CH_SR"			 => GTM_CDTM2_DTM5_CH_SR,
			"GTM_CDTM2_DTM5_CH_CTRL3"			 => GTM_CDTM2_DTM5_CH_CTRL3,
			"GTM_CDTM3_DTM4_CTRL"			 => GTM_CDTM3_DTM4_CTRL,
			"GTM_CDTM3_DTM4_CH_CTRL1"			 => GTM_CDTM3_DTM4_CH_CTRL1,
			"GTM_CDTM3_DTM4_CH_CTRL2"			 => GTM_CDTM3_DTM4_CH_CTRL2,
			"GTM_CDTM3_DTM4_CH_CTRL2_SR"			 => GTM_CDTM3_DTM4_CH_CTRL2_SR,
			"GTM_CDTM3_DTM4_PS_CTRL"			 => GTM_CDTM3_DTM4_PS_CTRL,
			"GTM_CDTM3_DTM4_CH0_DTV"			 => GTM_CDTM3_DTM4_CH0_DTV,
			"GTM_CDTM3_DTM4_CH1_DTV"			 => GTM_CDTM3_DTM4_CH1_DTV,
			"GTM_CDTM3_DTM4_CH2_DTV"			 => GTM_CDTM3_DTM4_CH2_DTV,
			"GTM_ICM_IRQG_CI_MCS4"			 => GTM_ICM_IRQG_CI_MCS4,
			"GTM_CDTM3_DTM4_CH3_DTV"			 => GTM_CDTM3_DTM4_CH3_DTV,
			"GTM_CDTM3_DTM4_CH_SR"			 => GTM_CDTM3_DTM4_CH_SR,
			"GTM_CDTM3_DTM4_CH_CTRL3"			 => GTM_CDTM3_DTM4_CH_CTRL3,
			"GTM_CDTM3_DTM5_CTRL"			 => GTM_CDTM3_DTM5_CTRL,
			"GTM_MCS2_MEM1"			 => GTM_MCS2_MEM1,
			"GTM_CDTM3_DTM5_CH_CTRL1"			 => GTM_CDTM3_DTM5_CH_CTRL1,
			"GTM_CDTM3_DTM5_CH_CTRL2"			 => GTM_CDTM3_DTM5_CH_CTRL2,
			"GTM_CDTM3_DTM5_CH_CTRL2_SR"			 => GTM_CDTM3_DTM5_CH_CTRL2_SR,
			"GTM_CDTM3_DTM5_PS_CTRL"			 => GTM_CDTM3_DTM5_PS_CTRL,
			"GTM_CDTM3_DTM5_CH0_DTV"			 => GTM_CDTM3_DTM5_CH0_DTV,
			"GTM_CDTM3_DTM5_CH1_DTV"			 => GTM_CDTM3_DTM5_CH1_DTV,
			"GTM_CDTM3_DTM5_CH2_DTV"			 => GTM_CDTM3_DTM5_CH2_DTV,
			"GTM_CDTM3_DTM5_CH3_DTV"			 => GTM_CDTM3_DTM5_CH3_DTV,
			"GTM_CDTM3_DTM5_CH_SR"			 => GTM_CDTM3_DTM5_CH_SR,
			"GTM_CDTM3_DTM5_CH_CTRL3"			 => GTM_CDTM3_DTM5_CH_CTRL3,
			"GTM_CDTM4_DTM4_CTRL"			 => GTM_CDTM4_DTM4_CTRL,
			"GTM_CDTM4_DTM4_CH_CTRL1"			 => GTM_CDTM4_DTM4_CH_CTRL1,
			"GTM_CDTM4_DTM4_CH_CTRL2"			 => GTM_CDTM4_DTM4_CH_CTRL2,
			"GTM_CDTM4_DTM4_CH_CTRL2_SR"			 => GTM_CDTM4_DTM4_CH_CTRL2_SR,
			"GTM_CDTM4_DTM4_PS_CTRL"			 => GTM_CDTM4_DTM4_PS_CTRL,
			"GTM_CDTM4_DTM4_CH0_DTV"			 => GTM_CDTM4_DTM4_CH0_DTV,
			"GTM_CDTM4_DTM4_CH1_DTV"			 => GTM_CDTM4_DTM4_CH1_DTV,
			"GTM_CDTM4_DTM4_CH2_DTV"			 => GTM_CDTM4_DTM4_CH2_DTV,
			"GTM_CDTM4_DTM4_CH3_DTV"			 => GTM_CDTM4_DTM4_CH3_DTV,
			"GTM_CDTM4_DTM4_CH_SR"			 => GTM_CDTM4_DTM4_CH_SR,
			"GTM_ICM_IRQG_CI_PSM0"			 => GTM_ICM_IRQG_CI_PSM0,
			"GTM_CDTM4_DTM4_CH_CTRL3"			 => GTM_CDTM4_DTM4_CH_CTRL3,
			"GTM_CDTM4_DTM5_CTRL"			 => GTM_CDTM4_DTM5_CTRL,
			"GTM_CDTM4_DTM5_CH_CTRL1"			 => GTM_CDTM4_DTM5_CH_CTRL1,
			"GTM_CDTM4_DTM5_CH_CTRL2"			 => GTM_CDTM4_DTM5_CH_CTRL2,
			"GTM_CDTM4_DTM5_CH_CTRL2_SR"			 => GTM_CDTM4_DTM5_CH_CTRL2_SR,
			"GTM_CDTM4_DTM5_PS_CTRL"			 => GTM_CDTM4_DTM5_PS_CTRL,
			"GTM_CDTM4_DTM5_CH0_DTV"			 => GTM_CDTM4_DTM5_CH0_DTV,
			"GTM_CDTM4_DTM5_CH1_DTV"			 => GTM_CDTM4_DTM5_CH1_DTV,
			"GTM_CDTM4_DTM5_CH2_DTV"			 => GTM_CDTM4_DTM5_CH2_DTV,
			"GTM_CDTM4_DTM5_CH3_DTV"			 => GTM_CDTM4_DTM5_CH3_DTV,
			"GTM_CDTM4_DTM5_CH_SR"			 => GTM_CDTM4_DTM5_CH_SR,
			"GTM_CDTM4_DTM5_CH_CTRL3"			 => GTM_CDTM4_DTM5_CH_CTRL3,
			"GTM_ATOM0_CH0_RDADDR"			 => GTM_ATOM0_CH0_RDADDR,
			"GTM_ATOM0_CH0_CTRL"			 => GTM_ATOM0_CH0_CTRL,
			"GTM_ATOM0_CH0_SOMB"			 => GTM_ATOM0_CH0_SOMB,
			"GTM_ATOM0_CH0_SOMC"			 => GTM_ATOM0_CH0_SOMC,
			"GTM_ATOM0_CH0_SOMI"			 => GTM_ATOM0_CH0_SOMI,
			"GTM_ATOM0_CH0_SOMP"			 => GTM_ATOM0_CH0_SOMP,
			"GTM_ATOM0_CH0_SOMS"			 => GTM_ATOM0_CH0_SOMS,
			"GTM_ATOM0_CH0_SR0"			 => GTM_ATOM0_CH0_SR0,
			"GTM_ATOM0_CH0_SR1"			 => GTM_ATOM0_CH0_SR1,
			"GTM_ATOM0_CH0_CM0"			 => GTM_ATOM0_CH0_CM0,
			"GTM_ATOM0_CH0_CM1"			 => GTM_ATOM0_CH0_CM1,
			"GTM_ICM_IRQG_CI_SPE"			 => GTM_ICM_IRQG_CI_SPE,
			"GTM_ATOM0_CH0_CN0"			 => GTM_ATOM0_CH0_CN0,
			"GTM_ATOM0_CH0_STAT"			 => GTM_ATOM0_CH0_STAT,
			"GTM_ATOM0_CH0_IRQ_NOTIFY"			 => GTM_ATOM0_CH0_IRQ_NOTIFY,
			"GTM_ATOM0_CH0_IRQ_EN"			 => GTM_ATOM0_CH0_IRQ_EN,
			"GTM_ATOM0_CH0_IRQ_FORCINT"			 => GTM_ATOM0_CH0_IRQ_FORCINT,
			"GTM_ATOM0_CH0_IRQ_MODE"			 => GTM_ATOM0_CH0_IRQ_MODE,
			"GTM_ATOM0_AGC_GLB_CTRL"			 => GTM_ATOM0_AGC_GLB_CTRL,
			"GTM_ATOM0_AGC_ENDIS_CTRL"			 => GTM_ATOM0_AGC_ENDIS_CTRL,
			"GTM_ATOM0_AGC_ENDIS_STAT"			 => GTM_ATOM0_AGC_ENDIS_STAT,
			"GTM_ATOM0_AGC_ACT_TB"			 => GTM_ATOM0_AGC_ACT_TB,
			"GTM_ATOM0_AGC_OUTEN_CTRL"			 => GTM_ATOM0_AGC_OUTEN_CTRL,
			"GTM_ATOM0_AGC_OUTEN_STAT"			 => GTM_ATOM0_AGC_OUTEN_STAT,
			"GTM_ATOM0_AGC_FUPD_CTRL"			 => GTM_ATOM0_AGC_FUPD_CTRL,
			"GTM_ATOM0_AGC_INT_TRIG"			 => GTM_ATOM0_AGC_INT_TRIG,
			"GTM_ATOM0_CH1_RDADDR"			 => GTM_ATOM0_CH1_RDADDR,
			"GTM_ATOM0_CH1_CTRL"			 => GTM_ATOM0_CH1_CTRL,
			"GTM_ATOM0_CH1_SOMB"			 => GTM_ATOM0_CH1_SOMB,
			"GTM_ATOM0_CH1_SOMC"			 => GTM_ATOM0_CH1_SOMC,
			"GTM_ATOM0_CH1_SOMI"			 => GTM_ATOM0_CH1_SOMI,
			"GTM_ATOM0_CH1_SOMP"			 => GTM_ATOM0_CH1_SOMP,
			"GTM_ATOM0_CH1_SOMS"			 => GTM_ATOM0_CH1_SOMS,
			"GTM_ATOM0_CH1_SR0"			 => GTM_ATOM0_CH1_SR0,
			"GTM_ATOM0_CH1_SR1"			 => GTM_ATOM0_CH1_SR1,
			"GTM_ICM_IRQG_CI_ATOM0"			 => GTM_ICM_IRQG_CI_ATOM0,
			"HSCT0_IFSTAT"			 => HSCT0_IFSTAT,
			"HSCT0_CONFIGPHY"			 => HSCT0_CONFIGPHY,
			"HSCT0_STATPHY"			 => HSCT0_STATPHY,
			"HSCT0_IRQ"				 => HSCT0_IRQ,
			"HSCT0_IRQEN"				 => HSCT0_IRQEN,
			"HSCT0_IRQCLR"			 => HSCT0_IRQCLR,
			"HSCT0_USMR"				 => HSCT0_USMR,
			"HSCT0_USMS"				 => HSCT0_USMS,
			"HSCT0_TESTCTRL"			 => HSCT0_TESTCTRL,
			"HSCT0_OCS"				 => HSCT0_OCS,
			"HSCT0_KRSTCLR"			 => HSCT0_KRSTCLR,
			"HSCT0_KRST1"				 => HSCT0_KRST1,
			"HSCT0_KRST0"				 => HSCT0_KRST0,
			"HSCT0_ACCEN1"			 => HSCT0_ACCEN1,
			"HSCT0_ACCEN0"			 => HSCT0_ACCEN0,
			"MODULE_HSCT0"			 => MODULE_HSCT0,
			"HSCT0_CLC"				 => HSCT0_CLC,
			"HSCT0_ID"				 => HSCT0_ID,
			"HSCT0_INIT"				 => HSCT0_INIT,
			"HSCT0_IFCTRL"			 => HSCT0_IFCTRL,
			"HSCT0_SLEEPCTRL"			 => HSCT0_SLEEPCTRL,
			"HSCT0_CTSCTRL"			 => HSCT0_CTSCTRL,
			"HSCT0_DISABLE"			 => HSCT0_DISABLE,
			"HSCT0_STAT"				 => HSCT0_STAT,
			"HSSL0_MFLAGSEN"			 => HSSL0_MFLAGSEN,
			"HSSL0_SFSFLAGS"			 => HSSL0_SFSFLAGS,
			"HSSL0_I0_IWD"			 => HSSL0_I0_IWD,
			"HSSL0_I0_ICON"			 => HSSL0_I0_ICON,
			"HSSL0_I0_IRWA"			 => HSSL0_I0_IRWA,
			"HSSL0_I0_IRD"			 => HSSL0_I0_IRD,
			"HSSL0_I1_IWD"			 => HSSL0_I1_IWD,
			"HSSL0_I1_ICON"			 => HSSL0_I1_ICON,
			"HSSL0_I1_IRWA"			 => HSSL0_I1_IRWA,
			"HSSL0_I1_IRD"			 => HSSL0_I1_IRD,
			"HSSL0_I2_IWD"			 => HSSL0_I2_IWD,
			"HSSL0_I2_ICON"			 => HSSL0_I2_ICON,
			"HSSL0_I2_IRWA"			 => HSSL0_I2_IRWA,
			"HSSL0_I2_IRD"			 => HSSL0_I2_IRD,
			"HSSL0_I3_IWD"			 => HSSL0_I3_IWD,
			"HSSL0_I3_ICON"			 => HSSL0_I3_ICON,
			"HSSL0_I3_IRWA"			 => HSSL0_I3_IRWA,
			"HSSL0_I3_IRD"			 => HSSL0_I3_IRD,
			"HSSL0_T0_TCD"			 => HSSL0_T0_TCD,
			"HSSL0_T0_TCA"			 => HSSL0_T0_TCA,
			"HSSL0_T1_TCD"			 => HSSL0_T1_TCD,
			"HSSL0_T1_TCA"			 => HSSL0_T1_TCA,
			"HSSL0_T2_TCD"			 => HSSL0_T2_TCD,
			"HSSL0_T2_TCA"			 => HSSL0_T2_TCA,
			"HSSL0_T3_TCD"			 => HSSL0_T3_TCD,
			"HSSL0_T3_TCA"			 => HSSL0_T3_TCA,
			"HSSL0_TSTAT"				 => HSSL0_TSTAT,
			"HSSL0_TIDADD"			 => HSSL0_TIDADD,
			"HSSL0_SEC"				 => HSSL0_SEC,
			"HSSL0_MSCR"				 => HSSL0_MSCR,
			"HSSL0_IS_SA0"			 => HSSL0_IS_SA0,
			"HSSL0_IS_SA1"			 => HSSL0_IS_SA1,
			"HSSL0_IS_CA"				 => HSSL0_IS_CA,
			"HSSL0_IS_FC"				 => HSSL0_IS_FC,
			"HSSL0_TS_SA0"			 => HSSL0_TS_SA0,
			"HSSL0_TS_SA1"			 => HSSL0_TS_SA1,
			"HSSL0_TS_CA"				 => HSSL0_TS_CA,
			"HSSL0_TS_FC"				 => HSSL0_TS_FC,
			"HSSL0_AW0_AWSTART"			 => HSSL0_AW0_AWSTART,
			"HSSL0_AW0_AWEND"			 => HSSL0_AW0_AWEND,
			"HSSL0_AW1_AWSTART"			 => HSSL0_AW1_AWSTART,
			"HSSL0_AW1_AWEND"			 => HSSL0_AW1_AWEND,
			"HSSL0_AW2_AWSTART"			 => HSSL0_AW2_AWSTART,
			"HSSL0_AW2_AWEND"			 => HSSL0_AW2_AWEND,
			"HSSL0_AW3_AWSTART"			 => HSSL0_AW3_AWSTART,
			"HSSL0_AW3_AWEND"			 => HSSL0_AW3_AWEND,
			"HSSL0_AR"				 => HSSL0_AR,
			"HSSL0_OCS"				 => HSSL0_OCS,
			"HSSL0_KRSTCLR"			 => HSSL0_KRSTCLR,
			"HSSL0_KRST1"				 => HSSL0_KRST1,
			"HSSL0_KRST0"				 => HSSL0_KRST0,
			"HSSL0_ACCEN1"			 => HSSL0_ACCEN1,
			"HSSL0_ACCEN0"			 => HSSL0_ACCEN0,
			"MODULE_HSSL0"			 => MODULE_HSSL0,
			"HSSL0_CLC"				 => HSSL0_CLC,
			"HSSL0_ID"				 => HSSL0_ID,
			"HSSL0_CRC"				 => HSSL0_CRC,
			"HSSL0_CFG"				 => HSSL0_CFG,
			"HSSL0_QFLAGS"			 => HSSL0_QFLAGS,
			"HSSL0_MFLAGS"			 => HSSL0_MFLAGS,
			"HSSL0_MFLAGSSET"			 => HSSL0_MFLAGSSET,
			"HSSL0_MFLAGSCL"			 => HSSL0_MFLAGSCL,
			"I2C0_FIFOCFG"			 => I2C0_FIFOCFG,
			"I2C0_MRPSCTRL"			 => I2C0_MRPSCTRL,
			"I2C0_RPSSTAT"			 => I2C0_RPSSTAT,
			"I2C0_TPSCTRL"			 => I2C0_TPSCTRL,
			"I2C0_FFSSTAT"			 => I2C0_FFSSTAT,
			"I2C0_TIMCFG"				 => I2C0_TIMCFG,
			"I2C0_ERRIRQSM"			 => I2C0_ERRIRQSM,
			"I2C0_ERRIRQSS"			 => I2C0_ERRIRQSS,
			"I2C0_ERRIRQSC"			 => I2C0_ERRIRQSC,
			"I2C0_PIRQSM"				 => I2C0_PIRQSM,
			"I2C0_PIRQSS"				 => I2C0_PIRQSS,
			"I2C0_PIRQSC"				 => I2C0_PIRQSC,
			"I2C0_RIS"				 => I2C0_RIS,
			"I2C0_IMSC"				 => I2C0_IMSC,
			"I2C0_MIS"				 => I2C0_MIS,
			"I2C0_ICR"				 => I2C0_ICR,
			"I2C0_ISR"				 => I2C0_ISR,
			"I2C0_TXD"				 => I2C0_TXD,
			"I2C0_RXD"				 => I2C0_RXD,
			"I2C0_CLC"				 => I2C0_CLC,
			"I2C0_MODID"				 => I2C0_MODID,
			"I2C0_GPCTL"				 => I2C0_GPCTL,
			"I2C0_ACCEN0"				 => I2C0_ACCEN0,
			"I2C0_ACCEN1"				 => I2C0_ACCEN1,
			"I2C0_KRST0"				 => I2C0_KRST0,
			"I2C0_KRST1"				 => I2C0_KRST1,
			"I2C0_KRSTCLR"			 => I2C0_KRSTCLR,
			"MODULE_I2C0"				 => MODULE_I2C0,
			"I2C0_CLC1"				 => I2C0_CLC1,
			"I2C0_ID"				 => I2C0_ID,
			"I2C0_RUNCTRL"			 => I2C0_RUNCTRL,
			"I2C0_ENDDCTRL"			 => I2C0_ENDDCTRL,
			"I2C0_FDIVCFG"			 => I2C0_FDIVCFG,
			"I2C0_FDIVHIGHCFG"			 => I2C0_FDIVHIGHCFG,
			"I2C0_ADDRCFG"			 => I2C0_ADDRCFG,
			"I2C0_BUSSTAT"			 => I2C0_BUSSTAT,
			"INT_OIXS0"				 => INT_OIXS0,
			"INT_OIXS1"				 => INT_OIXS1,
			"INT_OIT"				 => INT_OIT,
			"INT_OMISP"				 => INT_OMISP,
			"INT_OMISN"				 => INT_OMISN,
			"INT_ACCEN_CONFIG0"			 => INT_ACCEN_CONFIG0,
			"INT_ACCEN_CONFIG1"			 => INT_ACCEN_CONFIG1,
			"INT_ACCEN0_SRB0"			 => INT_ACCEN0_SRB0,
			"INT_ACCEN0_SRB1"			 => INT_ACCEN0_SRB1,
			"INT_ACCEN1_SRB0"			 => INT_ACCEN1_SRB0,
			"INT_ACCEN1_SRB1"			 => INT_ACCEN1_SRB1,
			"INT_ACCEN2_SRB0"			 => INT_ACCEN2_SRB0,
			"INT_ACCEN2_SRB1"			 => INT_ACCEN2_SRB1,
			"INT_ACCEN_SRC0_TOS0"			 => INT_ACCEN_SRC0_TOS0,
			"INT_ACCEN_SRC0_TOS1"			 => INT_ACCEN_SRC0_TOS1,
			"INT_ACCEN_SRC1_TOS0"			 => INT_ACCEN_SRC1_TOS0,
			"INT_ACCEN_SRC1_TOS1"			 => INT_ACCEN_SRC1_TOS1,
			"INT_ACCEN_SRC2_TOS0"			 => INT_ACCEN_SRC2_TOS0,
			"INT_ACCEN_SRC2_TOS1"			 => INT_ACCEN_SRC2_TOS1,
			"INT_ACCEN_SRC3_TOS0"			 => INT_ACCEN_SRC3_TOS0,
			"INT_ACCEN_SRC3_TOS1"			 => INT_ACCEN_SRC3_TOS1,
			"INT_CH0_LWSR"			 => INT_CH0_LWSR,
			"INT_CH0_LASR"			 => INT_CH0_LASR,
			"INT_CH0_ECR"				 => INT_CH0_ECR,
			"INT_CH1_LWSR"			 => INT_CH1_LWSR,
			"INT_CH1_LASR"			 => INT_CH1_LASR,
			"INT_CH1_ECR"				 => INT_CH1_ECR,
			"INT_CH2_LWSR"			 => INT_CH2_LWSR,
			"INT_CH2_LASR"			 => INT_CH2_LASR,
			"INT_CH2_ECR"				 => INT_CH2_ECR,
			"INT_CH3_LWSR"			 => INT_CH3_LWSR,
			"INT_CH3_LASR"			 => INT_CH3_LASR,
			"INT_CH3_ECR"				 => INT_CH3_ECR,
			"MODULE_INT"				 => MODULE_INT,
			"INT_ID"				 => INT_ID,
			"INT_SRB0"				 => INT_SRB0,
			"INT_SRB1"				 => INT_SRB1,
			"INT_SRB2"				 => INT_SRB2,
			"INT_OOBS"				 => INT_OOBS,
			"INT_OSSIC"				 => INT_OSSIC,
			"INT_OIXTS"				 => INT_OIXTS,
			"INT_OIXMS"				 => INT_OIXMS,
			"IOM_ECMSELR"				 => IOM_ECMSELR,
			"IOM_ECMETH0"				 => IOM_ECMETH0,
			"IOM_ECMETH1"				 => IOM_ECMETH1,
			"IOM_GTMEXR"				 => IOM_GTMEXR,
			"IOM_FPCESR"				 => IOM_FPCESR,
			"IOM_FPCCTR0"				 => IOM_FPCCTR0,
			"IOM_FPCCTR1"				 => IOM_FPCCTR1,
			"IOM_FPCCTR2"				 => IOM_FPCCTR2,
			"IOM_FPCCTR3"				 => IOM_FPCCTR3,
			"IOM_FPCCTR4"				 => IOM_FPCCTR4,
			"IOM_FPCCTR5"				 => IOM_FPCCTR5,
			"IOM_FPCCTR6"				 => IOM_FPCCTR6,
			"IOM_FPCCTR7"				 => IOM_FPCCTR7,
			"IOM_FPCCTR8"				 => IOM_FPCCTR8,
			"IOM_FPCCTR9"				 => IOM_FPCCTR9,
			"IOM_FPCCTR10"			 => IOM_FPCCTR10,
			"IOM_FPCCTR11"			 => IOM_FPCCTR11,
			"IOM_FPCCTR12"			 => IOM_FPCCTR12,
			"IOM_FPCCTR13"			 => IOM_FPCCTR13,
			"IOM_FPCCTR14"			 => IOM_FPCCTR14,
			"IOM_FPCCTR15"			 => IOM_FPCCTR15,
			"IOM_FPCTIM0"				 => IOM_FPCTIM0,
			"IOM_FPCTIM1"				 => IOM_FPCTIM1,
			"IOM_FPCTIM2"				 => IOM_FPCTIM2,
			"IOM_FPCTIM3"				 => IOM_FPCTIM3,
			"IOM_FPCTIM4"				 => IOM_FPCTIM4,
			"IOM_FPCTIM5"				 => IOM_FPCTIM5,
			"IOM_FPCTIM6"				 => IOM_FPCTIM6,
			"IOM_FPCTIM7"				 => IOM_FPCTIM7,
			"IOM_FPCTIM8"				 => IOM_FPCTIM8,
			"IOM_FPCTIM9"				 => IOM_FPCTIM9,
			"IOM_FPCTIM10"			 => IOM_FPCTIM10,
			"IOM_FPCTIM11"			 => IOM_FPCTIM11,
			"IOM_FPCTIM12"			 => IOM_FPCTIM12,
			"IOM_FPCTIM13"			 => IOM_FPCTIM13,
			"IOM_FPCTIM14"			 => IOM_FPCTIM14,
			"IOM_FPCTIM15"			 => IOM_FPCTIM15,
			"IOM_LAMEWC0"				 => IOM_LAMEWC0,
			"IOM_LAMEWC1"				 => IOM_LAMEWC1,
			"IOM_LAMEWC2"				 => IOM_LAMEWC2,
			"IOM_LAMEWC3"				 => IOM_LAMEWC3,
			"IOM_LAMEWC4"				 => IOM_LAMEWC4,
			"IOM_LAMEWC5"				 => IOM_LAMEWC5,
			"IOM_LAMEWC6"				 => IOM_LAMEWC6,
			"IOM_LAMEWC7"				 => IOM_LAMEWC7,
			"IOM_LAMEWC8"				 => IOM_LAMEWC8,
			"IOM_LAMEWC9"				 => IOM_LAMEWC9,
			"IOM_LAMEWC10"			 => IOM_LAMEWC10,
			"IOM_LAMEWC11"			 => IOM_LAMEWC11,
			"IOM_LAMEWC12"			 => IOM_LAMEWC12,
			"IOM_LAMEWC13"			 => IOM_LAMEWC13,
			"IOM_LAMEWC14"			 => IOM_LAMEWC14,
			"IOM_LAMEWC15"			 => IOM_LAMEWC15,
			"IOM_LAMCFG0"				 => IOM_LAMCFG0,
			"IOM_LAMCFG1"				 => IOM_LAMCFG1,
			"IOM_LAMCFG2"				 => IOM_LAMCFG2,
			"IOM_LAMCFG3"				 => IOM_LAMCFG3,
			"IOM_LAMCFG4"				 => IOM_LAMCFG4,
			"IOM_LAMCFG5"				 => IOM_LAMCFG5,
			"IOM_LAMCFG6"				 => IOM_LAMCFG6,
			"IOM_LAMCFG7"				 => IOM_LAMCFG7,
			"IOM_LAMCFG8"				 => IOM_LAMCFG8,
			"IOM_LAMCFG9"				 => IOM_LAMCFG9,
			"IOM_LAMCFG10"			 => IOM_LAMCFG10,
			"IOM_LAMCFG11"			 => IOM_LAMCFG11,
			"IOM_LAMCFG12"			 => IOM_LAMCFG12,
			"IOM_LAMCFG13"			 => IOM_LAMCFG13,
			"IOM_LAMCFG14"			 => IOM_LAMCFG14,
			"IOM_LAMCFG15"			 => IOM_LAMCFG15,
			"IOM_LAMEWS0"				 => IOM_LAMEWS0,
			"IOM_LAMEWS1"				 => IOM_LAMEWS1,
			"IOM_LAMEWS2"				 => IOM_LAMEWS2,
			"IOM_LAMEWS3"				 => IOM_LAMEWS3,
			"IOM_LAMEWS4"				 => IOM_LAMEWS4,
			"IOM_LAMEWS5"				 => IOM_LAMEWS5,
			"IOM_LAMEWS6"				 => IOM_LAMEWS6,
			"IOM_LAMEWS7"				 => IOM_LAMEWS7,
			"IOM_LAMEWS8"				 => IOM_LAMEWS8,
			"IOM_LAMEWS9"				 => IOM_LAMEWS9,
			"IOM_LAMEWS10"			 => IOM_LAMEWS10,
			"IOM_LAMEWS11"			 => IOM_LAMEWS11,
			"IOM_LAMEWS12"			 => IOM_LAMEWS12,
			"IOM_LAMEWS13"			 => IOM_LAMEWS13,
			"IOM_LAMEWS14"			 => IOM_LAMEWS14,
			"IOM_LAMEWS15"			 => IOM_LAMEWS15,
			"MODULE_IOM"				 => MODULE_IOM,
			"IOM_CLC"				 => IOM_CLC,
			"IOM_ID"				 => IOM_ID,
			"IOM_KRSTCLR"				 => IOM_KRSTCLR,
			"IOM_KRST1"				 => IOM_KRST1,
			"IOM_KRST0"				 => IOM_KRST0,
			"IOM_ACCEN1"				 => IOM_ACCEN1,
			"IOM_ACCEN0"				 => IOM_ACCEN0,
			"IOM_ECMCCFG"				 => IOM_ECMCCFG,
			"MINIMCDS_FIFOPRE"			 => MINIMCDS_FIFOPRE,
			"MINIMCDS_FIFOTOP"			 => MINIMCDS_FIFOTOP,
			"MINIMCDS_FIFOCTL"			 => MINIMCDS_FIFOCTL,
			"MINIMCDS_FIFOWARN0"			 => MINIMCDS_FIFOWARN0,
			"MINIMCDS_FIFOWARN1"			 => MINIMCDS_FIFOWARN1,
			"MINIMCDS_FIFOOVRCNT"			 => MINIMCDS_FIFOOVRCNT,
			"MINIMCDS_TSUREFCNT"			 => MINIMCDS_TSUREFCNT,
			"MINIMCDS_TSUPRSCL"			 => MINIMCDS_TSUPRSCL,
			"MINIMCDS_TSUEMUCNT"			 => MINIMCDS_TSUEMUCNT,
			"MINIMCDS_MCX_EVT0"			 => MINIMCDS_MCX_EVT0,
			"MINIMCDS_MCX_EVT1"			 => MINIMCDS_MCX_EVT1,
			"MINIMCDS_MCX_EVT2"			 => MINIMCDS_MCX_EVT2,
			"MINIMCDS_MCX_EVT3"			 => MINIMCDS_MCX_EVT3,
			"MINIMCDS_MCX_EVT4"			 => MINIMCDS_MCX_EVT4,
			"MINIMCDS_MCX_EVT5"			 => MINIMCDS_MCX_EVT5,
			"MINIMCDS_MCX_EVT6"			 => MINIMCDS_MCX_EVT6,
			"MINIMCDS_MCX_EVT7"			 => MINIMCDS_MCX_EVT7,
			"MINIMCDS_MCX_EVT8"			 => MINIMCDS_MCX_EVT8,
			"MINIMCDS_MCX_EVT9"			 => MINIMCDS_MCX_EVT9,
			"MINIMCDS_MCX_EVT10"			 => MINIMCDS_MCX_EVT10,
			"MINIMCDS_MCX_EVT11"			 => MINIMCDS_MCX_EVT11,
			"MINIMCDS_MCX_EVT12"			 => MINIMCDS_MCX_EVT12,
			"MINIMCDS_MCX_EVT13"			 => MINIMCDS_MCX_EVT13,
			"MINIMCDS_MCX_EVT14"			 => MINIMCDS_MCX_EVT14,
			"MINIMCDS_MCX_EVT15"			 => MINIMCDS_MCX_EVT15,
			"MINIMCDS_MCX_ACT0"			 => MINIMCDS_MCX_ACT0,
			"MINIMCDS_MCX_ACT1"			 => MINIMCDS_MCX_ACT1,
			"MINIMCDS_MCX_ACT2"			 => MINIMCDS_MCX_ACT2,
			"MINIMCDS_MCX_ACT3"			 => MINIMCDS_MCX_ACT3,
			"MINIMCDS_MCX_ACT4"			 => MINIMCDS_MCX_ACT4,
			"MINIMCDS_MCX_ACT5"			 => MINIMCDS_MCX_ACT5,
			"MINIMCDS_MCX_ACT6"			 => MINIMCDS_MCX_ACT6,
			"MINIMCDS_MCX_ACT7"			 => MINIMCDS_MCX_ACT7,
			"MINIMCDS_MCX_ACT8"			 => MINIMCDS_MCX_ACT8,
			"MINIMCDS_MCX_ACT9"			 => MINIMCDS_MCX_ACT9,
			"MINIMCDS_MCX_ACT10"			 => MINIMCDS_MCX_ACT10,
			"MINIMCDS_MCX_ACT11"			 => MINIMCDS_MCX_ACT11,
			"MINIMCDS_MCX_ACT12"			 => MINIMCDS_MCX_ACT12,
			"MINIMCDS_MCX_ACT13"			 => MINIMCDS_MCX_ACT13,
			"MINIMCDS_MCX_ACT14"			 => MINIMCDS_MCX_ACT14,
			"MINIMCDS_MCX_ACT15"			 => MINIMCDS_MCX_ACT15,
			"MINIMCDS_MCX_ACT16"			 => MINIMCDS_MCX_ACT16,
			"MINIMCDS_MCX_ACT17"			 => MINIMCDS_MCX_ACT17,
			"MINIMCDS_MCX_ACT18"			 => MINIMCDS_MCX_ACT18,
			"MINIMCDS_MCX_ACT19"			 => MINIMCDS_MCX_ACT19,
			"MINIMCDS_MCX_ACT20"			 => MINIMCDS_MCX_ACT20,
			"MINIMCDS_MCX_ACT21"			 => MINIMCDS_MCX_ACT21,
			"MINIMCDS_MCX_ACT22"			 => MINIMCDS_MCX_ACT22,
			"MINIMCDS_MCX_ACT23"			 => MINIMCDS_MCX_ACT23,
			"MINIMCDS_MCX_ACT24"			 => MINIMCDS_MCX_ACT24,
			"MINIMCDS_MCX_ACT25"			 => MINIMCDS_MCX_ACT25,
			"MINIMCDS_MCX_ACT26"			 => MINIMCDS_MCX_ACT26,
			"MINIMCDS_MCX_ACT27"			 => MINIMCDS_MCX_ACT27,
			"MINIMCDS_MCX_ACT28"			 => MINIMCDS_MCX_ACT28,
			"MINIMCDS_MCX_ACT29"			 => MINIMCDS_MCX_ACT29,
			"MINIMCDS_MCX_ACT30"			 => MINIMCDS_MCX_ACT30,
			"MINIMCDS_MCX_ACT31"			 => MINIMCDS_MCX_ACT31,
			"MINIMCDS_MCX_ACT32"			 => MINIMCDS_MCX_ACT32,
			"MINIMCDS_MCX_ACT33"			 => MINIMCDS_MCX_ACT33,
			"MINIMCDS_MCX_ACT34"			 => MINIMCDS_MCX_ACT34,
			"MINIMCDS_MCX_ACT35"			 => MINIMCDS_MCX_ACT35,
			"MINIMCDS_MCX_ACT36"			 => MINIMCDS_MCX_ACT36,
			"MINIMCDS_MCX_ACT37"			 => MINIMCDS_MCX_ACT37,
			"MINIMCDS_MCX_ACT38"			 => MINIMCDS_MCX_ACT38,
			"MINIMCDS_MCX_ACT39"			 => MINIMCDS_MCX_ACT39,
			"MINIMCDS_MCX_ACT40"			 => MINIMCDS_MCX_ACT40,
			"MINIMCDS_MCX_ACT41"			 => MINIMCDS_MCX_ACT41,
			"MINIMCDS_MCX_CNT0_CCL"			 => MINIMCDS_MCX_CNT0_CCL,
			"MINIMCDS_MCX_CNT0_LMT"			 => MINIMCDS_MCX_CNT0_LMT,
			"MINIMCDS_MCX_CNT0_CNT"			 => MINIMCDS_MCX_CNT0_CNT,
			"MINIMCDS_MCX_CNT1_CCL"			 => MINIMCDS_MCX_CNT1_CCL,
			"MINIMCDS_MCX_CNT1_LMT"			 => MINIMCDS_MCX_CNT1_LMT,
			"MINIMCDS_MCX_CNT1_CNT"			 => MINIMCDS_MCX_CNT1_CNT,
			"MINIMCDS_MCX_CNT2_CCL"			 => MINIMCDS_MCX_CNT2_CCL,
			"MINIMCDS_MCX_CNT2_LMT"			 => MINIMCDS_MCX_CNT2_LMT,
			"MINIMCDS_MCX_CNT2_CNT"			 => MINIMCDS_MCX_CNT2_CNT,
			"MINIMCDS_MCX_CNT3_CCL"			 => MINIMCDS_MCX_CNT3_CCL,
			"MINIMCDS_MCX_CNT3_LMT"			 => MINIMCDS_MCX_CNT3_LMT,
			"MINIMCDS_MCX_CNT3_CNT"			 => MINIMCDS_MCX_CNT3_CNT,
			"MINIMCDS_MCX_CNT4_CCL"			 => MINIMCDS_MCX_CNT4_CCL,
			"MINIMCDS_MCX_CNT4_LMT"			 => MINIMCDS_MCX_CNT4_LMT,
			"MINIMCDS_MCX_CNT4_CNT"			 => MINIMCDS_MCX_CNT4_CNT,
			"MINIMCDS_MCX_CNT5_CCL"			 => MINIMCDS_MCX_CNT5_CCL,
			"MINIMCDS_MCX_CNT5_LMT"			 => MINIMCDS_MCX_CNT5_LMT,
			"MINIMCDS_MCX_CNT5_CNT"			 => MINIMCDS_MCX_CNT5_CNT,
			"MINIMCDS_MCX_CNT6_CCL"			 => MINIMCDS_MCX_CNT6_CCL,
			"MINIMCDS_MCX_CNT6_LMT"			 => MINIMCDS_MCX_CNT6_LMT,
			"MINIMCDS_MCX_CNT6_CNT"			 => MINIMCDS_MCX_CNT6_CNT,
			"MODULE_MINIMCDS"			 => MODULE_MINIMCDS,
			"MINIMCDS_MCX_CNT7_CCL"			 => MINIMCDS_MCX_CNT7_CCL,
			"MINIMCDS_MCX_CNT7_LMT"			 => MINIMCDS_MCX_CNT7_LMT,
			"MINIMCDS_MCX_CNT7_CNT"			 => MINIMCDS_MCX_CNT7_CNT,
			"MINIMCDS_TCX_DCSTS"			 => MINIMCDS_TCX_DCSTS,
			"MINIMCDS_TCX_CIP"			 => MINIMCDS_TCX_CIP,
			"MINIMCDS_TCX_CFT"			 => MINIMCDS_TCX_CFT,
			"MINIMCDS_TCX_EA0_BND"			 => MINIMCDS_TCX_EA0_BND,
			"MINIMCDS_TCX_EA0_RNG"			 => MINIMCDS_TCX_EA0_RNG,
			"MINIMCDS_TCX_EA1_BND"			 => MINIMCDS_TCX_EA1_BND,
			"MINIMCDS_TCX_EA1_RNG"			 => MINIMCDS_TCX_EA1_RNG,
			"MINIMCDS_TCX_WD0_BND"			 => MINIMCDS_TCX_WD0_BND,
			"MINIMCDS_TCX_WD0_RNG"			 => MINIMCDS_TCX_WD0_RNG,
			"MINIMCDS_TCX_WD0_MSK"			 => MINIMCDS_TCX_WD0_MSK,
			"MINIMCDS_CLC"			 => MINIMCDS_CLC,
			"MINIMCDS_TCX_WD0_SGN"			 => MINIMCDS_TCX_WD0_SGN,
			"MINIMCDS_TCX_WD1_BND"			 => MINIMCDS_TCX_WD1_BND,
			"MINIMCDS_TCX_WD1_RNG"			 => MINIMCDS_TCX_WD1_RNG,
			"MINIMCDS_TCX_WD1_MSK"			 => MINIMCDS_TCX_WD1_MSK,
			"MINIMCDS_TCX_WD1_SGN"			 => MINIMCDS_TCX_WD1_SGN,
			"MINIMCDS_OCS"			 => MINIMCDS_OCS,
			"MINIMCDS_TCX_AC0_BND"			 => MINIMCDS_TCX_AC0_BND,
			"MINIMCDS_TCX_AC0_RNG"			 => MINIMCDS_TCX_AC0_RNG,
			"MINIMCDS_TCX_AC0_MSK"			 => MINIMCDS_TCX_AC0_MSK,
			"MINIMCDS_TCX_AC1_BND"			 => MINIMCDS_TCX_AC1_BND,
			"MINIMCDS_ID"				 => MINIMCDS_ID,
			"MINIMCDS_TCX_AC1_RNG"			 => MINIMCDS_TCX_AC1_RNG,
			"MINIMCDS_TCX_AC1_MSK"			 => MINIMCDS_TCX_AC1_MSK,
			"MINIMCDS_TCX_IP0_BND"			 => MINIMCDS_TCX_IP0_BND,
			"MINIMCDS_TCX_IP0_RNG"			 => MINIMCDS_TCX_IP0_RNG,
			"MINIMCDS_CT"				 => MINIMCDS_CT,
			"MINIMCDS_TCX_IP1_BND"			 => MINIMCDS_TCX_IP1_BND,
			"MINIMCDS_TCX_IP1_RNG"			 => MINIMCDS_TCX_IP1_RNG,
			"MINIMCDS_MUX"			 => MINIMCDS_MUX,
			"MINIMCDS_MUX_TC_RC"			 => MINIMCDS_MUX_TC_RC,
			"MINIMCDS_FIFONOW"			 => MINIMCDS_FIFONOW,
			"MINIMCDS_FIFOBOT"			 => MINIMCDS_FIFOBOT,
			"MSC0_DC"				 => MSC0_DC,
			"MSC0_DSDSL"				 => MSC0_DSDSL,
			"MSC0_DSDSH"				 => MSC0_DSDSH,
			"MSC0_ESR"				 => MSC0_ESR,
			"MSC0_UD0"				 => MSC0_UD0,
			"MSC0_UD1"				 => MSC0_UD1,
			"MSC0_UD2"				 => MSC0_UD2,
			"MSC0_UD3"				 => MSC0_UD3,
			"MSC0_ICR"				 => MSC0_ICR,
			"MSC0_ISR"				 => MSC0_ISR,
			"MSC0_ISC"				 => MSC0_ISC,
			"MSC0_OCR"				 => MSC0_OCR,
			"MSC0_DSCE"				 => MSC0_DSCE,
			"MSC0_USCE"				 => MSC0_USCE,
			"MSC0_DSDSLE"				 => MSC0_DSDSLE,
			"MSC0_DSDSHE"				 => MSC0_DSDSHE,
			"MSC0_ESRE"				 => MSC0_ESRE,
			"MSC0_DSTE"				 => MSC0_DSTE,
			"MSC0_DDM"				 => MSC0_DDM,
			"MSC0_DDE"				 => MSC0_DDE,
			"MSC0_DCM"				 => MSC0_DCM,
			"MSC0_DCE"				 => MSC0_DCE,
			"MSC0_ABC"				 => MSC0_ABC,
			"MSC0_OCS"				 => MSC0_OCS,
			"MSC0_KRSTCLR"			 => MSC0_KRSTCLR,
			"MSC0_KRST1"				 => MSC0_KRST1,
			"MSC0_KRST0"				 => MSC0_KRST0,
			"MSC0_ACCEN1"				 => MSC0_ACCEN1,
			"MSC0_ACCEN0"				 => MSC0_ACCEN0,
			"MSC1_CLC"				 => MSC1_CLC,
			"MSC1_ID"				 => MSC1_ID,
			"MSC1_FDR"				 => MSC1_FDR,
			"MSC1_USR"				 => MSC1_USR,
			"MSC1_DSC"				 => MSC1_DSC,
			"MSC1_DSS"				 => MSC1_DSS,
			"MSC1_DD"				 => MSC1_DD,
			"MSC1_DC"				 => MSC1_DC,
			"MSC1_DSDSL"				 => MSC1_DSDSL,
			"MSC1_DSDSH"				 => MSC1_DSDSH,
			"MSC1_ESR"				 => MSC1_ESR,
			"MSC1_UD0"				 => MSC1_UD0,
			"MSC1_UD1"				 => MSC1_UD1,
			"MSC1_UD2"				 => MSC1_UD2,
			"MSC1_UD3"				 => MSC1_UD3,
			"MSC1_ICR"				 => MSC1_ICR,
			"MSC1_ISR"				 => MSC1_ISR,
			"MSC1_ISC"				 => MSC1_ISC,
			"MSC1_OCR"				 => MSC1_OCR,
			"MSC1_DSCE"				 => MSC1_DSCE,
			"MSC1_USCE"				 => MSC1_USCE,
			"MSC1_DSDSLE"				 => MSC1_DSDSLE,
			"MSC1_DSDSHE"				 => MSC1_DSDSHE,
			"MSC1_ESRE"				 => MSC1_ESRE,
			"MSC1_DSTE"				 => MSC1_DSTE,
			"MSC1_DDM"				 => MSC1_DDM,
			"MSC1_DDE"				 => MSC1_DDE,
			"MSC1_DCM"				 => MSC1_DCM,
			"MSC1_DCE"				 => MSC1_DCE,
			"MSC1_ABC"				 => MSC1_ABC,
			"MSC1_OCS"				 => MSC1_OCS,
			"MSC1_KRSTCLR"			 => MSC1_KRSTCLR,
			"MSC1_KRST1"				 => MSC1_KRST1,
			"MSC1_KRST0"				 => MSC1_KRST0,
			"MSC1_ACCEN1"				 => MSC1_ACCEN1,
			"MSC1_ACCEN0"				 => MSC1_ACCEN0,
			"MODULE_MSC0"				 => MODULE_MSC0,
			"MODULE_MSC1"				 => MODULE_MSC1,
			"MSC0_CLC"				 => MSC0_CLC,
			"MSC0_ID"				 => MSC0_ID,
			"MSC0_FDR"				 => MSC0_FDR,
			"MSC0_USR"				 => MSC0_USR,
			"MSC0_DSC"				 => MSC0_DSC,
			"MSC0_DSS"				 => MSC0_DSS,
			"MSC0_DD"				 => MSC0_DD,
			"MTU_MC37_RDBFL59"			 => MTU_MC37_RDBFL59,
			"MTU_MC37_RDBFL60"			 => MTU_MC37_RDBFL60,
			"MTU_MC37_RDBFL61"			 => MTU_MC37_RDBFL61,
			"MTU_MC37_RDBFL62"			 => MTU_MC37_RDBFL62,
			"MTU_MC3_RDBFL17"			 => MTU_MC3_RDBFL17,
			"MTU_MC37_RDBFL63"			 => MTU_MC37_RDBFL63,
			"MTU_MC37_RDBFL64"			 => MTU_MC37_RDBFL64,
			"MTU_MC37_RDBFL65"			 => MTU_MC37_RDBFL65,
			"MTU_MC37_RDBFL66"			 => MTU_MC37_RDBFL66,
			"MTU_MC37_ALMSRCS"			 => MTU_MC37_ALMSRCS,
			"MTU_MC37_FAULTSTS"			 => MTU_MC37_FAULTSTS,
			"MTU_MC37_ERRINFO0"			 => MTU_MC37_ERRINFO0,
			"MTU_MC37_ERRINFO1"			 => MTU_MC37_ERRINFO1,
			"MTU_MC37_ERRINFO2"			 => MTU_MC37_ERRINFO2,
			"MTU_MC37_ERRINFO3"			 => MTU_MC37_ERRINFO3,
			"MTU_MC3_RDBFL18"			 => MTU_MC3_RDBFL18,
			"MTU_MC37_ERRINFO4"			 => MTU_MC37_ERRINFO4,
			"MTU_MC38_CONFIG0"			 => MTU_MC38_CONFIG0,
			"MTU_MC38_CONFIG1"			 => MTU_MC38_CONFIG1,
			"MTU_MC38_MCONTROL"			 => MTU_MC38_MCONTROL,
			"MTU_MC38_MSTATUS"			 => MTU_MC38_MSTATUS,
			"MTU_MC38_RANGE"			 => MTU_MC38_RANGE,
			"MTU_MC38_REVID"			 => MTU_MC38_REVID,
			"MTU_MC38_ECCS"			 => MTU_MC38_ECCS,
			"MTU_MC38_ECCD"			 => MTU_MC38_ECCD,
			"MTU_MC38_ETRR0"			 => MTU_MC38_ETRR0,
			"MTU_MC3_RDBFL19"			 => MTU_MC3_RDBFL19,
			"MTU_MC38_ETRR1"			 => MTU_MC38_ETRR1,
			"MTU_MC38_ETRR2"			 => MTU_MC38_ETRR2,
			"MTU_MC38_ETRR3"			 => MTU_MC38_ETRR3,
			"MTU_MC38_ETRR4"			 => MTU_MC38_ETRR4,
			"MTU_MC38_RDBFL0"			 => MTU_MC38_RDBFL0,
			"MTU_MC38_RDBFL1"			 => MTU_MC38_RDBFL1,
			"MTU_MC38_RDBFL2"			 => MTU_MC38_RDBFL2,
			"MTU_MC38_RDBFL3"			 => MTU_MC38_RDBFL3,
			"MTU_MC38_RDBFL4"			 => MTU_MC38_RDBFL4,
			"MTU_MC38_RDBFL5"			 => MTU_MC38_RDBFL5,
			"MTU_MC3_RDBFL20"			 => MTU_MC3_RDBFL20,
			"MTU_MEMSTAT2"			 => MTU_MEMSTAT2,
			"MTU_MC38_RDBFL6"			 => MTU_MC38_RDBFL6,
			"MTU_MC38_RDBFL7"			 => MTU_MC38_RDBFL7,
			"MTU_MC38_RDBFL8"			 => MTU_MC38_RDBFL8,
			"MTU_MC38_RDBFL9"			 => MTU_MC38_RDBFL9,
			"MTU_MC38_RDBFL10"			 => MTU_MC38_RDBFL10,
			"MTU_MC38_RDBFL11"			 => MTU_MC38_RDBFL11,
			"MTU_MC38_RDBFL12"			 => MTU_MC38_RDBFL12,
			"MTU_MC38_RDBFL13"			 => MTU_MC38_RDBFL13,
			"MTU_MC38_RDBFL14"			 => MTU_MC38_RDBFL14,
			"MTU_MC38_RDBFL15"			 => MTU_MC38_RDBFL15,
			"MTU_MC3_RDBFL21"			 => MTU_MC3_RDBFL21,
			"MTU_MC38_RDBFL16"			 => MTU_MC38_RDBFL16,
			"MTU_MC38_RDBFL17"			 => MTU_MC38_RDBFL17,
			"MTU_MC38_RDBFL18"			 => MTU_MC38_RDBFL18,
			"MTU_MC38_RDBFL19"			 => MTU_MC38_RDBFL19,
			"MTU_MC38_RDBFL20"			 => MTU_MC38_RDBFL20,
			"MTU_MC38_RDBFL21"			 => MTU_MC38_RDBFL21,
			"MTU_MC38_RDBFL22"			 => MTU_MC38_RDBFL22,
			"MTU_MC38_RDBFL23"			 => MTU_MC38_RDBFL23,
			"MTU_MC38_RDBFL24"			 => MTU_MC38_RDBFL24,
			"MTU_MC38_RDBFL25"			 => MTU_MC38_RDBFL25,
			"MTU_MC3_RDBFL22"			 => MTU_MC3_RDBFL22,
			"MTU_MC38_RDBFL26"			 => MTU_MC38_RDBFL26,
			"MTU_MC38_RDBFL27"			 => MTU_MC38_RDBFL27,
			"MTU_MC38_RDBFL28"			 => MTU_MC38_RDBFL28,
			"MTU_MC38_RDBFL29"			 => MTU_MC38_RDBFL29,
			"MTU_MC38_RDBFL30"			 => MTU_MC38_RDBFL30,
			"MTU_MC38_RDBFL31"			 => MTU_MC38_RDBFL31,
			"MTU_MC38_RDBFL32"			 => MTU_MC38_RDBFL32,
			"MTU_MC38_RDBFL33"			 => MTU_MC38_RDBFL33,
			"MTU_MC38_RDBFL34"			 => MTU_MC38_RDBFL34,
			"MTU_MC38_RDBFL35"			 => MTU_MC38_RDBFL35,
			"MTU_MC3_RDBFL23"			 => MTU_MC3_RDBFL23,
			"MTU_MC38_RDBFL36"			 => MTU_MC38_RDBFL36,
			"MTU_MC38_RDBFL37"			 => MTU_MC38_RDBFL37,
			"MTU_MC38_RDBFL38"			 => MTU_MC38_RDBFL38,
			"MTU_MC38_RDBFL39"			 => MTU_MC38_RDBFL39,
			"MTU_MC38_RDBFL40"			 => MTU_MC38_RDBFL40,
			"MTU_MC38_RDBFL41"			 => MTU_MC38_RDBFL41,
			"MTU_MC38_RDBFL42"			 => MTU_MC38_RDBFL42,
			"MTU_MC38_RDBFL43"			 => MTU_MC38_RDBFL43,
			"MTU_MC38_RDBFL44"			 => MTU_MC38_RDBFL44,
			"MTU_MC38_RDBFL45"			 => MTU_MC38_RDBFL45,
			"MTU_MC3_RDBFL24"			 => MTU_MC3_RDBFL24,
			"MTU_MC38_RDBFL46"			 => MTU_MC38_RDBFL46,
			"MTU_MC38_RDBFL47"			 => MTU_MC38_RDBFL47,
			"MTU_MC38_RDBFL48"			 => MTU_MC38_RDBFL48,
			"MTU_MC38_RDBFL49"			 => MTU_MC38_RDBFL49,
			"MTU_MC38_RDBFL50"			 => MTU_MC38_RDBFL50,
			"MTU_MC38_RDBFL51"			 => MTU_MC38_RDBFL51,
			"MTU_MC38_RDBFL52"			 => MTU_MC38_RDBFL52,
			"MTU_MC38_RDBFL53"			 => MTU_MC38_RDBFL53,
			"MTU_MC38_RDBFL54"			 => MTU_MC38_RDBFL54,
			"MTU_MC38_RDBFL55"			 => MTU_MC38_RDBFL55,
			"MTU_MC3_RDBFL25"			 => MTU_MC3_RDBFL25,
			"MTU_MC38_RDBFL56"			 => MTU_MC38_RDBFL56,
			"MTU_MC38_RDBFL57"			 => MTU_MC38_RDBFL57,
			"MTU_MC38_RDBFL58"			 => MTU_MC38_RDBFL58,
			"MTU_MC38_RDBFL59"			 => MTU_MC38_RDBFL59,
			"MTU_MC38_RDBFL60"			 => MTU_MC38_RDBFL60,
			"MTU_MC38_RDBFL61"			 => MTU_MC38_RDBFL61,
			"MTU_MC38_RDBFL62"			 => MTU_MC38_RDBFL62,
			"MTU_MC38_RDBFL63"			 => MTU_MC38_RDBFL63,
			"MTU_MC38_RDBFL64"			 => MTU_MC38_RDBFL64,
			"MTU_MC38_RDBFL65"			 => MTU_MC38_RDBFL65,
			"MTU_MC3_RDBFL26"			 => MTU_MC3_RDBFL26,
			"MTU_MC38_RDBFL66"			 => MTU_MC38_RDBFL66,
			"MTU_MC38_ALMSRCS"			 => MTU_MC38_ALMSRCS,
			"MTU_MC38_FAULTSTS"			 => MTU_MC38_FAULTSTS,
			"MTU_MC38_ERRINFO0"			 => MTU_MC38_ERRINFO0,
			"MTU_MC38_ERRINFO1"			 => MTU_MC38_ERRINFO1,
			"MTU_MC38_ERRINFO2"			 => MTU_MC38_ERRINFO2,
			"MTU_MC38_ERRINFO3"			 => MTU_MC38_ERRINFO3,
			"MTU_MC38_ERRINFO4"			 => MTU_MC38_ERRINFO4,
			"MTU_MC39_CONFIG0"			 => MTU_MC39_CONFIG0,
			"MTU_MC39_CONFIG1"			 => MTU_MC39_CONFIG1,
			"MTU_MC3_RDBFL27"			 => MTU_MC3_RDBFL27,
			"MTU_MC39_MCONTROL"			 => MTU_MC39_MCONTROL,
			"MTU_MC39_MSTATUS"			 => MTU_MC39_MSTATUS,
			"MTU_MC39_RANGE"			 => MTU_MC39_RANGE,
			"MTU_MC39_REVID"			 => MTU_MC39_REVID,
			"MTU_MC39_ECCS"			 => MTU_MC39_ECCS,
			"MTU_MC39_ECCD"			 => MTU_MC39_ECCD,
			"MTU_MC39_ETRR0"			 => MTU_MC39_ETRR0,
			"MTU_MC39_ETRR1"			 => MTU_MC39_ETRR1,
			"MTU_MC39_ETRR2"			 => MTU_MC39_ETRR2,
			"MTU_MC39_ETRR3"			 => MTU_MC39_ETRR3,
			"MTU_MC3_RDBFL28"			 => MTU_MC3_RDBFL28,
			"MTU_MC39_ETRR4"			 => MTU_MC39_ETRR4,
			"MTU_MC39_RDBFL0"			 => MTU_MC39_RDBFL0,
			"MTU_MC39_RDBFL1"			 => MTU_MC39_RDBFL1,
			"MTU_MC39_RDBFL2"			 => MTU_MC39_RDBFL2,
			"MTU_MC39_RDBFL3"			 => MTU_MC39_RDBFL3,
			"MTU_MC39_RDBFL4"			 => MTU_MC39_RDBFL4,
			"MTU_MC39_RDBFL5"			 => MTU_MC39_RDBFL5,
			"MTU_MC39_RDBFL6"			 => MTU_MC39_RDBFL6,
			"MTU_MC39_RDBFL7"			 => MTU_MC39_RDBFL7,
			"MTU_MC39_RDBFL8"			 => MTU_MC39_RDBFL8,
			"MTU_MC3_RDBFL29"			 => MTU_MC3_RDBFL29,
			"MTU_MC39_RDBFL9"			 => MTU_MC39_RDBFL9,
			"MTU_MC39_RDBFL10"			 => MTU_MC39_RDBFL10,
			"MTU_MC39_RDBFL11"			 => MTU_MC39_RDBFL11,
			"MTU_MC39_RDBFL12"			 => MTU_MC39_RDBFL12,
			"MTU_MC39_RDBFL13"			 => MTU_MC39_RDBFL13,
			"MTU_MC39_RDBFL14"			 => MTU_MC39_RDBFL14,
			"MTU_MC39_RDBFL15"			 => MTU_MC39_RDBFL15,
			"MTU_MC39_RDBFL16"			 => MTU_MC39_RDBFL16,
			"MTU_MC39_RDBFL17"			 => MTU_MC39_RDBFL17,
			"MTU_MC39_RDBFL18"			 => MTU_MC39_RDBFL18,
			"MTU_MC3_RDBFL30"			 => MTU_MC3_RDBFL30,
			"MTU_MEMDONE0"			 => MTU_MEMDONE0,
			"MTU_MC39_RDBFL19"			 => MTU_MC39_RDBFL19,
			"MTU_MC39_RDBFL20"			 => MTU_MC39_RDBFL20,
			"MTU_MC39_RDBFL21"			 => MTU_MC39_RDBFL21,
			"MTU_MC39_RDBFL22"			 => MTU_MC39_RDBFL22,
			"MTU_MC39_RDBFL23"			 => MTU_MC39_RDBFL23,
			"MTU_MC39_RDBFL24"			 => MTU_MC39_RDBFL24,
			"MTU_MC39_RDBFL25"			 => MTU_MC39_RDBFL25,
			"MTU_MC39_RDBFL26"			 => MTU_MC39_RDBFL26,
			"MTU_MC39_RDBFL27"			 => MTU_MC39_RDBFL27,
			"MTU_MC39_RDBFL28"			 => MTU_MC39_RDBFL28,
			"MTU_MC3_RDBFL31"			 => MTU_MC3_RDBFL31,
			"MTU_MC39_RDBFL29"			 => MTU_MC39_RDBFL29,
			"MTU_MC39_RDBFL30"			 => MTU_MC39_RDBFL30,
			"MTU_MC39_RDBFL31"			 => MTU_MC39_RDBFL31,
			"MTU_MC39_RDBFL32"			 => MTU_MC39_RDBFL32,
			"MTU_MC39_RDBFL33"			 => MTU_MC39_RDBFL33,
			"MTU_MC39_RDBFL34"			 => MTU_MC39_RDBFL34,
			"MTU_MC39_RDBFL35"			 => MTU_MC39_RDBFL35,
			"MTU_MC39_RDBFL36"			 => MTU_MC39_RDBFL36,
			"MTU_MC39_RDBFL37"			 => MTU_MC39_RDBFL37,
			"MTU_MC39_RDBFL38"			 => MTU_MC39_RDBFL38,
			"MTU_MC3_RDBFL32"			 => MTU_MC3_RDBFL32,
			"MTU_MC39_RDBFL39"			 => MTU_MC39_RDBFL39,
			"MTU_MC39_RDBFL40"			 => MTU_MC39_RDBFL40,
			"MTU_MC39_RDBFL41"			 => MTU_MC39_RDBFL41,
			"MTU_MC39_RDBFL42"			 => MTU_MC39_RDBFL42,
			"MTU_MC39_RDBFL43"			 => MTU_MC39_RDBFL43,
			"MTU_MC39_RDBFL44"			 => MTU_MC39_RDBFL44,
			"MTU_MC39_RDBFL45"			 => MTU_MC39_RDBFL45,
			"MTU_MC39_RDBFL46"			 => MTU_MC39_RDBFL46,
			"MTU_MC39_RDBFL47"			 => MTU_MC39_RDBFL47,
			"MTU_MC39_RDBFL48"			 => MTU_MC39_RDBFL48,
			"MTU_MC3_RDBFL33"			 => MTU_MC3_RDBFL33,
			"MTU_MC39_RDBFL49"			 => MTU_MC39_RDBFL49,
			"MTU_MC39_RDBFL50"			 => MTU_MC39_RDBFL50,
			"MTU_MC39_RDBFL51"			 => MTU_MC39_RDBFL51,
			"MTU_MC39_RDBFL52"			 => MTU_MC39_RDBFL52,
			"MTU_MC39_RDBFL53"			 => MTU_MC39_RDBFL53,
			"MTU_MC39_RDBFL54"			 => MTU_MC39_RDBFL54,
			"MTU_MC39_RDBFL55"			 => MTU_MC39_RDBFL55,
			"MTU_MC39_RDBFL56"			 => MTU_MC39_RDBFL56,
			"MTU_MC39_RDBFL57"			 => MTU_MC39_RDBFL57,
			"MTU_MC39_RDBFL58"			 => MTU_MC39_RDBFL58,
			"MTU_MC3_RDBFL34"			 => MTU_MC3_RDBFL34,
			"MTU_MC39_RDBFL59"			 => MTU_MC39_RDBFL59,
			"MTU_MC39_RDBFL60"			 => MTU_MC39_RDBFL60,
			"MTU_MC39_RDBFL61"			 => MTU_MC39_RDBFL61,
			"MTU_MC39_RDBFL62"			 => MTU_MC39_RDBFL62,
			"MTU_MC39_RDBFL63"			 => MTU_MC39_RDBFL63,
			"MTU_MC39_RDBFL64"			 => MTU_MC39_RDBFL64,
			"MTU_MC39_RDBFL65"			 => MTU_MC39_RDBFL65,
			"MTU_MC39_RDBFL66"			 => MTU_MC39_RDBFL66,
			"MTU_MC39_ALMSRCS"			 => MTU_MC39_ALMSRCS,
			"MTU_MC39_FAULTSTS"			 => MTU_MC39_FAULTSTS,
			"MTU_MC3_RDBFL35"			 => MTU_MC3_RDBFL35,
			"MTU_MC39_ERRINFO0"			 => MTU_MC39_ERRINFO0,
			"MTU_MC39_ERRINFO1"			 => MTU_MC39_ERRINFO1,
			"MTU_MC39_ERRINFO2"			 => MTU_MC39_ERRINFO2,
			"MTU_MC39_ERRINFO3"			 => MTU_MC39_ERRINFO3,
			"MTU_MC39_ERRINFO4"			 => MTU_MC39_ERRINFO4,
			"MTU_MC40_CONFIG0"			 => MTU_MC40_CONFIG0,
			"MTU_MC40_CONFIG1"			 => MTU_MC40_CONFIG1,
			"MTU_MC40_MCONTROL"			 => MTU_MC40_MCONTROL,
			"MTU_MC40_MSTATUS"			 => MTU_MC40_MSTATUS,
			"MTU_MC40_RANGE"			 => MTU_MC40_RANGE,
			"MTU_MC3_RDBFL36"			 => MTU_MC3_RDBFL36,
			"MTU_MC40_REVID"			 => MTU_MC40_REVID,
			"MTU_MC40_ECCS"			 => MTU_MC40_ECCS,
			"MTU_MC40_ECCD"			 => MTU_MC40_ECCD,
			"MTU_MC40_ETRR0"			 => MTU_MC40_ETRR0,
			"MTU_MC40_ETRR1"			 => MTU_MC40_ETRR1,
			"MTU_MC40_ETRR2"			 => MTU_MC40_ETRR2,
			"MTU_MC40_ETRR3"			 => MTU_MC40_ETRR3,
			"MTU_MC40_ETRR4"			 => MTU_MC40_ETRR4,
			"MTU_MC40_RDBFL0"			 => MTU_MC40_RDBFL0,
			"MTU_MC40_RDBFL1"			 => MTU_MC40_RDBFL1,
			"MTU_MC3_RDBFL37"			 => MTU_MC3_RDBFL37,
			"MTU_MC40_RDBFL2"			 => MTU_MC40_RDBFL2,
			"MTU_MC40_RDBFL3"			 => MTU_MC40_RDBFL3,
			"MTU_MC40_RDBFL4"			 => MTU_MC40_RDBFL4,
			"MTU_MC40_RDBFL5"			 => MTU_MC40_RDBFL5,
			"MTU_MC40_RDBFL6"			 => MTU_MC40_RDBFL6,
			"MTU_MC40_RDBFL7"			 => MTU_MC40_RDBFL7,
			"MTU_MC40_RDBFL8"			 => MTU_MC40_RDBFL8,
			"MTU_MC40_RDBFL9"			 => MTU_MC40_RDBFL9,
			"MTU_MC40_RDBFL10"			 => MTU_MC40_RDBFL10,
			"MTU_MC40_RDBFL11"			 => MTU_MC40_RDBFL11,
			"MTU_MC3_RDBFL38"			 => MTU_MC3_RDBFL38,
			"MTU_MC40_RDBFL12"			 => MTU_MC40_RDBFL12,
			"MTU_MC40_RDBFL13"			 => MTU_MC40_RDBFL13,
			"MTU_MC40_RDBFL14"			 => MTU_MC40_RDBFL14,
			"MTU_MC40_RDBFL15"			 => MTU_MC40_RDBFL15,
			"MTU_MC40_RDBFL16"			 => MTU_MC40_RDBFL16,
			"MTU_MC40_RDBFL17"			 => MTU_MC40_RDBFL17,
			"MTU_MC40_RDBFL18"			 => MTU_MC40_RDBFL18,
			"MTU_MC40_RDBFL19"			 => MTU_MC40_RDBFL19,
			"MTU_MC40_RDBFL20"			 => MTU_MC40_RDBFL20,
			"MTU_MC40_RDBFL21"			 => MTU_MC40_RDBFL21,
			"MTU_MC3_RDBFL39"			 => MTU_MC3_RDBFL39,
			"MTU_MC40_RDBFL22"			 => MTU_MC40_RDBFL22,
			"MTU_MC40_RDBFL23"			 => MTU_MC40_RDBFL23,
			"MTU_MC40_RDBFL24"			 => MTU_MC40_RDBFL24,
			"MTU_MC40_RDBFL25"			 => MTU_MC40_RDBFL25,
			"MTU_MC40_RDBFL26"			 => MTU_MC40_RDBFL26,
			"MTU_MC40_RDBFL27"			 => MTU_MC40_RDBFL27,
			"MTU_MC40_RDBFL28"			 => MTU_MC40_RDBFL28,
			"MTU_MC40_RDBFL29"			 => MTU_MC40_RDBFL29,
			"MTU_MC40_RDBFL30"			 => MTU_MC40_RDBFL30,
			"MTU_MC40_RDBFL31"			 => MTU_MC40_RDBFL31,
			"MTU_MC3_RDBFL40"			 => MTU_MC3_RDBFL40,
			"MTU_MEMDONE1"			 => MTU_MEMDONE1,
			"MTU_MC40_RDBFL32"			 => MTU_MC40_RDBFL32,
			"MTU_MC40_RDBFL33"			 => MTU_MC40_RDBFL33,
			"MTU_MC40_RDBFL34"			 => MTU_MC40_RDBFL34,
			"MTU_MC40_RDBFL35"			 => MTU_MC40_RDBFL35,
			"MTU_MC40_RDBFL36"			 => MTU_MC40_RDBFL36,
			"MTU_MC40_RDBFL37"			 => MTU_MC40_RDBFL37,
			"MTU_MC40_RDBFL38"			 => MTU_MC40_RDBFL38,
			"MTU_MC40_RDBFL39"			 => MTU_MC40_RDBFL39,
			"MTU_MC40_RDBFL40"			 => MTU_MC40_RDBFL40,
			"MTU_MC40_RDBFL41"			 => MTU_MC40_RDBFL41,
			"MTU_MC3_RDBFL41"			 => MTU_MC3_RDBFL41,
			"MTU_MC40_RDBFL42"			 => MTU_MC40_RDBFL42,
			"MTU_MC40_RDBFL43"			 => MTU_MC40_RDBFL43,
			"MTU_MC40_RDBFL44"			 => MTU_MC40_RDBFL44,
			"MTU_MC40_RDBFL45"			 => MTU_MC40_RDBFL45,
			"MTU_MC40_RDBFL46"			 => MTU_MC40_RDBFL46,
			"MTU_MC40_RDBFL47"			 => MTU_MC40_RDBFL47,
			"MTU_MC40_RDBFL48"			 => MTU_MC40_RDBFL48,
			"MTU_MC40_RDBFL49"			 => MTU_MC40_RDBFL49,
			"MTU_MC40_RDBFL50"			 => MTU_MC40_RDBFL50,
			"MTU_MC40_RDBFL51"			 => MTU_MC40_RDBFL51,
			"MTU_MC3_RDBFL42"			 => MTU_MC3_RDBFL42,
			"MTU_MC40_RDBFL52"			 => MTU_MC40_RDBFL52,
			"MTU_MC40_RDBFL53"			 => MTU_MC40_RDBFL53,
			"MTU_MC40_RDBFL54"			 => MTU_MC40_RDBFL54,
			"MTU_MC40_RDBFL55"			 => MTU_MC40_RDBFL55,
			"MTU_MC40_RDBFL56"			 => MTU_MC40_RDBFL56,
			"MTU_MC40_RDBFL57"			 => MTU_MC40_RDBFL57,
			"MTU_MC40_RDBFL58"			 => MTU_MC40_RDBFL58,
			"MTU_MC40_RDBFL59"			 => MTU_MC40_RDBFL59,
			"MTU_MC40_RDBFL60"			 => MTU_MC40_RDBFL60,
			"MTU_MC40_RDBFL61"			 => MTU_MC40_RDBFL61,
			"MTU_MC3_RDBFL43"			 => MTU_MC3_RDBFL43,
			"MTU_MC40_RDBFL62"			 => MTU_MC40_RDBFL62,
			"MTU_MC40_RDBFL63"			 => MTU_MC40_RDBFL63,
			"MTU_MC40_RDBFL64"			 => MTU_MC40_RDBFL64,
			"MTU_MC40_RDBFL65"			 => MTU_MC40_RDBFL65,
			"MTU_MC40_RDBFL66"			 => MTU_MC40_RDBFL66,
			"MTU_MC40_ALMSRCS"			 => MTU_MC40_ALMSRCS,
			"MTU_MC40_FAULTSTS"			 => MTU_MC40_FAULTSTS,
			"MTU_MC40_ERRINFO0"			 => MTU_MC40_ERRINFO0,
			"MTU_MC40_ERRINFO1"			 => MTU_MC40_ERRINFO1,
			"MTU_MC40_ERRINFO2"			 => MTU_MC40_ERRINFO2,
			"MTU_MC3_RDBFL44"			 => MTU_MC3_RDBFL44,
			"MTU_MC40_ERRINFO3"			 => MTU_MC40_ERRINFO3,
			"MTU_MC40_ERRINFO4"			 => MTU_MC40_ERRINFO4,
			"MTU_MC41_CONFIG0"			 => MTU_MC41_CONFIG0,
			"MTU_MC41_CONFIG1"			 => MTU_MC41_CONFIG1,
			"MTU_MC41_MCONTROL"			 => MTU_MC41_MCONTROL,
			"MTU_MC41_MSTATUS"			 => MTU_MC41_MSTATUS,
			"MTU_MC41_RANGE"			 => MTU_MC41_RANGE,
			"MTU_MC41_REVID"			 => MTU_MC41_REVID,
			"MTU_MC41_ECCS"			 => MTU_MC41_ECCS,
			"MTU_MC41_ECCD"			 => MTU_MC41_ECCD,
			"MTU_MC3_RDBFL45"			 => MTU_MC3_RDBFL45,
			"MTU_MC41_ETRR0"			 => MTU_MC41_ETRR0,
			"MTU_MC41_ETRR1"			 => MTU_MC41_ETRR1,
			"MTU_MC41_ETRR2"			 => MTU_MC41_ETRR2,
			"MTU_MC41_ETRR3"			 => MTU_MC41_ETRR3,
			"MTU_MC41_ETRR4"			 => MTU_MC41_ETRR4,
			"MTU_MC41_RDBFL0"			 => MTU_MC41_RDBFL0,
			"MTU_MC41_RDBFL1"			 => MTU_MC41_RDBFL1,
			"MTU_MC41_RDBFL2"			 => MTU_MC41_RDBFL2,
			"MTU_MC41_RDBFL3"			 => MTU_MC41_RDBFL3,
			"MTU_MC41_RDBFL4"			 => MTU_MC41_RDBFL4,
			"MTU_MC3_RDBFL46"			 => MTU_MC3_RDBFL46,
			"MTU_MC41_RDBFL5"			 => MTU_MC41_RDBFL5,
			"MTU_MC41_RDBFL6"			 => MTU_MC41_RDBFL6,
			"MTU_MC41_RDBFL7"			 => MTU_MC41_RDBFL7,
			"MTU_MC41_RDBFL8"			 => MTU_MC41_RDBFL8,
			"MTU_MC41_RDBFL9"			 => MTU_MC41_RDBFL9,
			"MTU_MC41_RDBFL10"			 => MTU_MC41_RDBFL10,
			"MTU_MC41_RDBFL11"			 => MTU_MC41_RDBFL11,
			"MTU_MC41_RDBFL12"			 => MTU_MC41_RDBFL12,
			"MTU_MC41_RDBFL13"			 => MTU_MC41_RDBFL13,
			"MTU_MC41_RDBFL14"			 => MTU_MC41_RDBFL14,
			"MTU_MC3_RDBFL47"			 => MTU_MC3_RDBFL47,
			"MTU_MC41_RDBFL15"			 => MTU_MC41_RDBFL15,
			"MTU_MC41_RDBFL16"			 => MTU_MC41_RDBFL16,
			"MTU_MC41_RDBFL17"			 => MTU_MC41_RDBFL17,
			"MTU_MC41_RDBFL18"			 => MTU_MC41_RDBFL18,
			"MTU_MC41_RDBFL19"			 => MTU_MC41_RDBFL19,
			"MTU_MC41_RDBFL20"			 => MTU_MC41_RDBFL20,
			"MTU_MC41_RDBFL21"			 => MTU_MC41_RDBFL21,
			"MTU_MC41_RDBFL22"			 => MTU_MC41_RDBFL22,
			"MTU_MC41_RDBFL23"			 => MTU_MC41_RDBFL23,
			"MTU_MC41_RDBFL24"			 => MTU_MC41_RDBFL24,
			"MTU_MC3_RDBFL48"			 => MTU_MC3_RDBFL48,
			"MTU_MC41_RDBFL25"			 => MTU_MC41_RDBFL25,
			"MTU_MC41_RDBFL26"			 => MTU_MC41_RDBFL26,
			"MTU_MC41_RDBFL27"			 => MTU_MC41_RDBFL27,
			"MTU_MC41_RDBFL28"			 => MTU_MC41_RDBFL28,
			"MTU_MC41_RDBFL29"			 => MTU_MC41_RDBFL29,
			"MTU_MC41_RDBFL30"			 => MTU_MC41_RDBFL30,
			"MTU_MC41_RDBFL31"			 => MTU_MC41_RDBFL31,
			"MTU_MC41_RDBFL32"			 => MTU_MC41_RDBFL32,
			"MTU_MC41_RDBFL33"			 => MTU_MC41_RDBFL33,
			"MTU_MC41_RDBFL34"			 => MTU_MC41_RDBFL34,
			"MTU_MC3_RDBFL49"			 => MTU_MC3_RDBFL49,
			"MTU_MC41_RDBFL35"			 => MTU_MC41_RDBFL35,
			"MTU_MC41_RDBFL36"			 => MTU_MC41_RDBFL36,
			"MTU_MC41_RDBFL37"			 => MTU_MC41_RDBFL37,
			"MTU_MC41_RDBFL38"			 => MTU_MC41_RDBFL38,
			"MTU_MC41_RDBFL39"			 => MTU_MC41_RDBFL39,
			"MTU_MC41_RDBFL40"			 => MTU_MC41_RDBFL40,
			"MTU_MC41_RDBFL41"			 => MTU_MC41_RDBFL41,
			"MTU_MC41_RDBFL42"			 => MTU_MC41_RDBFL42,
			"MTU_MC41_RDBFL43"			 => MTU_MC41_RDBFL43,
			"MTU_MC41_RDBFL44"			 => MTU_MC41_RDBFL44,
			"MTU_MC3_RDBFL50"			 => MTU_MC3_RDBFL50,
			"MTU_MEMDONE2"			 => MTU_MEMDONE2,
			"MTU_MC41_RDBFL45"			 => MTU_MC41_RDBFL45,
			"MTU_MC41_RDBFL46"			 => MTU_MC41_RDBFL46,
			"MTU_MC41_RDBFL47"			 => MTU_MC41_RDBFL47,
			"MTU_MC41_RDBFL48"			 => MTU_MC41_RDBFL48,
			"MTU_MC41_RDBFL49"			 => MTU_MC41_RDBFL49,
			"MTU_MC41_RDBFL50"			 => MTU_MC41_RDBFL50,
			"MTU_MC41_RDBFL51"			 => MTU_MC41_RDBFL51,
			"MTU_MC41_RDBFL52"			 => MTU_MC41_RDBFL52,
			"MTU_MC41_RDBFL53"			 => MTU_MC41_RDBFL53,
			"MTU_MC41_RDBFL54"			 => MTU_MC41_RDBFL54,
			"MTU_MC3_RDBFL51"			 => MTU_MC3_RDBFL51,
			"MTU_MC41_RDBFL55"			 => MTU_MC41_RDBFL55,
			"MTU_MC41_RDBFL56"			 => MTU_MC41_RDBFL56,
			"MTU_MC41_RDBFL57"			 => MTU_MC41_RDBFL57,
			"MTU_MC41_RDBFL58"			 => MTU_MC41_RDBFL58,
			"MTU_MC41_RDBFL59"			 => MTU_MC41_RDBFL59,
			"MTU_MC41_RDBFL60"			 => MTU_MC41_RDBFL60,
			"MTU_MC41_RDBFL61"			 => MTU_MC41_RDBFL61,
			"MTU_MC41_RDBFL62"			 => MTU_MC41_RDBFL62,
			"MTU_MC41_RDBFL63"			 => MTU_MC41_RDBFL63,
			"MTU_MC41_RDBFL64"			 => MTU_MC41_RDBFL64,
			"MTU_MC3_RDBFL52"			 => MTU_MC3_RDBFL52,
			"MTU_MC41_RDBFL65"			 => MTU_MC41_RDBFL65,
			"MTU_MC41_RDBFL66"			 => MTU_MC41_RDBFL66,
			"MTU_MC41_ALMSRCS"			 => MTU_MC41_ALMSRCS,
			"MTU_MC41_FAULTSTS"			 => MTU_MC41_FAULTSTS,
			"MTU_MC41_ERRINFO0"			 => MTU_MC41_ERRINFO0,
			"MTU_MC41_ERRINFO1"			 => MTU_MC41_ERRINFO1,
			"MTU_MC41_ERRINFO2"			 => MTU_MC41_ERRINFO2,
			"MTU_MC41_ERRINFO3"			 => MTU_MC41_ERRINFO3,
			"MTU_MC41_ERRINFO4"			 => MTU_MC41_ERRINFO4,
			"MTU_MC42_CONFIG0"			 => MTU_MC42_CONFIG0,
			"MTU_MC3_RDBFL53"			 => MTU_MC3_RDBFL53,
			"MTU_MC42_CONFIG1"			 => MTU_MC42_CONFIG1,
			"MTU_MC42_MCONTROL"			 => MTU_MC42_MCONTROL,
			"MTU_MC42_MSTATUS"			 => MTU_MC42_MSTATUS,
			"MTU_MC42_RANGE"			 => MTU_MC42_RANGE,
			"MTU_MC42_REVID"			 => MTU_MC42_REVID,
			"MTU_MC42_ECCS"			 => MTU_MC42_ECCS,
			"MTU_MC42_ECCD"			 => MTU_MC42_ECCD,
			"MTU_MC42_ETRR0"			 => MTU_MC42_ETRR0,
			"MTU_MC42_ETRR1"			 => MTU_MC42_ETRR1,
			"MTU_MC42_ETRR2"			 => MTU_MC42_ETRR2,
			"MTU_MC3_RDBFL54"			 => MTU_MC3_RDBFL54,
			"MTU_MC42_ETRR3"			 => MTU_MC42_ETRR3,
			"MTU_MC42_ETRR4"			 => MTU_MC42_ETRR4,
			"MTU_MC42_RDBFL0"			 => MTU_MC42_RDBFL0,
			"MTU_MC42_RDBFL1"			 => MTU_MC42_RDBFL1,
			"MTU_MC42_RDBFL2"			 => MTU_MC42_RDBFL2,
			"MTU_MC42_RDBFL3"			 => MTU_MC42_RDBFL3,
			"MTU_MC42_RDBFL4"			 => MTU_MC42_RDBFL4,
			"MTU_MC42_RDBFL5"			 => MTU_MC42_RDBFL5,
			"MTU_MC42_RDBFL6"			 => MTU_MC42_RDBFL6,
			"MTU_MC42_RDBFL7"			 => MTU_MC42_RDBFL7,
			"MTU_MC3_RDBFL55"			 => MTU_MC3_RDBFL55,
			"MTU_MC42_RDBFL8"			 => MTU_MC42_RDBFL8,
			"MTU_MC42_RDBFL9"			 => MTU_MC42_RDBFL9,
			"MTU_MC42_RDBFL10"			 => MTU_MC42_RDBFL10,
			"MTU_MC42_RDBFL11"			 => MTU_MC42_RDBFL11,
			"MTU_MC42_RDBFL12"			 => MTU_MC42_RDBFL12,
			"MTU_MC42_RDBFL13"			 => MTU_MC42_RDBFL13,
			"MTU_MC42_RDBFL14"			 => MTU_MC42_RDBFL14,
			"MTU_MC42_RDBFL15"			 => MTU_MC42_RDBFL15,
			"MTU_MC42_RDBFL16"			 => MTU_MC42_RDBFL16,
			"MTU_MC42_RDBFL17"			 => MTU_MC42_RDBFL17,
			"MTU_MC3_RDBFL56"			 => MTU_MC3_RDBFL56,
			"MTU_MC42_RDBFL18"			 => MTU_MC42_RDBFL18,
			"MTU_MC42_RDBFL19"			 => MTU_MC42_RDBFL19,
			"MTU_MC42_RDBFL20"			 => MTU_MC42_RDBFL20,
			"MTU_MC42_RDBFL21"			 => MTU_MC42_RDBFL21,
			"MTU_MC42_RDBFL22"			 => MTU_MC42_RDBFL22,
			"MTU_MC42_RDBFL23"			 => MTU_MC42_RDBFL23,
			"MTU_MC42_RDBFL24"			 => MTU_MC42_RDBFL24,
			"MTU_MC42_RDBFL25"			 => MTU_MC42_RDBFL25,
			"MTU_MC42_RDBFL26"			 => MTU_MC42_RDBFL26,
			"MTU_MC42_RDBFL27"			 => MTU_MC42_RDBFL27,
			"MTU_MC3_RDBFL57"			 => MTU_MC3_RDBFL57,
			"MTU_MC42_RDBFL28"			 => MTU_MC42_RDBFL28,
			"MTU_MC42_RDBFL29"			 => MTU_MC42_RDBFL29,
			"MTU_MC42_RDBFL30"			 => MTU_MC42_RDBFL30,
			"MTU_MC42_RDBFL31"			 => MTU_MC42_RDBFL31,
			"MTU_MC42_RDBFL32"			 => MTU_MC42_RDBFL32,
			"MTU_MC42_RDBFL33"			 => MTU_MC42_RDBFL33,
			"MTU_MC42_RDBFL34"			 => MTU_MC42_RDBFL34,
			"MTU_MC42_RDBFL35"			 => MTU_MC42_RDBFL35,
			"MTU_MC42_RDBFL36"			 => MTU_MC42_RDBFL36,
			"MTU_MC42_RDBFL37"			 => MTU_MC42_RDBFL37,
			"MTU_MC3_RDBFL58"			 => MTU_MC3_RDBFL58,
			"MTU_MC42_RDBFL38"			 => MTU_MC42_RDBFL38,
			"MTU_MC42_RDBFL39"			 => MTU_MC42_RDBFL39,
			"MTU_MC42_RDBFL40"			 => MTU_MC42_RDBFL40,
			"MTU_MC42_RDBFL41"			 => MTU_MC42_RDBFL41,
			"MTU_MC42_RDBFL42"			 => MTU_MC42_RDBFL42,
			"MTU_MC42_RDBFL43"			 => MTU_MC42_RDBFL43,
			"MTU_MC42_RDBFL44"			 => MTU_MC42_RDBFL44,
			"MTU_MC42_RDBFL45"			 => MTU_MC42_RDBFL45,
			"MTU_MC42_RDBFL46"			 => MTU_MC42_RDBFL46,
			"MTU_MC42_RDBFL47"			 => MTU_MC42_RDBFL47,
			"MTU_MC3_RDBFL59"			 => MTU_MC3_RDBFL59,
			"MTU_MC42_RDBFL48"			 => MTU_MC42_RDBFL48,
			"MTU_MC42_RDBFL49"			 => MTU_MC42_RDBFL49,
			"MTU_MC42_RDBFL50"			 => MTU_MC42_RDBFL50,
			"MTU_MC42_RDBFL51"			 => MTU_MC42_RDBFL51,
			"MTU_MC42_RDBFL52"			 => MTU_MC42_RDBFL52,
			"MTU_MC42_RDBFL53"			 => MTU_MC42_RDBFL53,
			"MTU_MC42_RDBFL54"			 => MTU_MC42_RDBFL54,
			"MTU_MC42_RDBFL55"			 => MTU_MC42_RDBFL55,
			"MTU_MC42_RDBFL56"			 => MTU_MC42_RDBFL56,
			"MTU_MC42_RDBFL57"			 => MTU_MC42_RDBFL57,
			"MTU_MC3_RDBFL60"			 => MTU_MC3_RDBFL60,
			"MTU_MEMFDA0"				 => MTU_MEMFDA0,
			"MTU_MC42_RDBFL58"			 => MTU_MC42_RDBFL58,
			"MTU_MC42_RDBFL59"			 => MTU_MC42_RDBFL59,
			"MTU_MC42_RDBFL60"			 => MTU_MC42_RDBFL60,
			"MTU_MC42_RDBFL61"			 => MTU_MC42_RDBFL61,
			"MTU_MC42_RDBFL62"			 => MTU_MC42_RDBFL62,
			"MTU_MC42_RDBFL63"			 => MTU_MC42_RDBFL63,
			"MTU_MC42_RDBFL64"			 => MTU_MC42_RDBFL64,
			"MTU_MC42_RDBFL65"			 => MTU_MC42_RDBFL65,
			"MTU_MC42_RDBFL66"			 => MTU_MC42_RDBFL66,
			"MTU_MC42_ALMSRCS"			 => MTU_MC42_ALMSRCS,
			"MTU_MC3_RDBFL61"			 => MTU_MC3_RDBFL61,
			"MTU_MC42_FAULTSTS"			 => MTU_MC42_FAULTSTS,
			"MTU_MC42_ERRINFO0"			 => MTU_MC42_ERRINFO0,
			"MTU_MC42_ERRINFO1"			 => MTU_MC42_ERRINFO1,
			"MTU_MC42_ERRINFO2"			 => MTU_MC42_ERRINFO2,
			"MTU_MC42_ERRINFO3"			 => MTU_MC42_ERRINFO3,
			"MTU_MC42_ERRINFO4"			 => MTU_MC42_ERRINFO4,
			"MTU_MC43_CONFIG0"			 => MTU_MC43_CONFIG0,
			"MTU_MC43_CONFIG1"			 => MTU_MC43_CONFIG1,
			"MTU_MC43_MCONTROL"			 => MTU_MC43_MCONTROL,
			"MTU_MC43_MSTATUS"			 => MTU_MC43_MSTATUS,
			"MTU_MC3_RDBFL62"			 => MTU_MC3_RDBFL62,
			"MTU_MC43_RANGE"			 => MTU_MC43_RANGE,
			"MTU_MC43_REVID"			 => MTU_MC43_REVID,
			"MTU_MC43_ECCS"			 => MTU_MC43_ECCS,
			"MTU_MC43_ECCD"			 => MTU_MC43_ECCD,
			"MTU_MC43_ETRR0"			 => MTU_MC43_ETRR0,
			"MTU_MC43_ETRR1"			 => MTU_MC43_ETRR1,
			"MTU_MC43_ETRR2"			 => MTU_MC43_ETRR2,
			"MTU_MC43_ETRR3"			 => MTU_MC43_ETRR3,
			"MTU_MC43_ETRR4"			 => MTU_MC43_ETRR4,
			"MTU_MC43_RDBFL0"			 => MTU_MC43_RDBFL0,
			"MTU_MC3_RDBFL63"			 => MTU_MC3_RDBFL63,
			"MTU_MC43_RDBFL1"			 => MTU_MC43_RDBFL1,
			"MTU_MC43_RDBFL2"			 => MTU_MC43_RDBFL2,
			"MTU_MC43_RDBFL3"			 => MTU_MC43_RDBFL3,
			"MTU_MC43_RDBFL4"			 => MTU_MC43_RDBFL4,
			"MTU_MC43_RDBFL5"			 => MTU_MC43_RDBFL5,
			"MTU_MC43_RDBFL6"			 => MTU_MC43_RDBFL6,
			"MTU_MC43_RDBFL7"			 => MTU_MC43_RDBFL7,
			"MTU_MC43_RDBFL8"			 => MTU_MC43_RDBFL8,
			"MTU_MC43_RDBFL9"			 => MTU_MC43_RDBFL9,
			"MTU_MC43_RDBFL10"			 => MTU_MC43_RDBFL10,
			"MTU_MC3_RDBFL64"			 => MTU_MC3_RDBFL64,
			"MTU_MC43_RDBFL11"			 => MTU_MC43_RDBFL11,
			"MTU_MC43_RDBFL12"			 => MTU_MC43_RDBFL12,
			"MTU_MC43_RDBFL13"			 => MTU_MC43_RDBFL13,
			"MTU_MC43_RDBFL14"			 => MTU_MC43_RDBFL14,
			"MTU_MC43_RDBFL15"			 => MTU_MC43_RDBFL15,
			"MTU_MC43_RDBFL16"			 => MTU_MC43_RDBFL16,
			"MTU_MC43_RDBFL17"			 => MTU_MC43_RDBFL17,
			"MTU_MC43_RDBFL18"			 => MTU_MC43_RDBFL18,
			"MTU_MC43_RDBFL19"			 => MTU_MC43_RDBFL19,
			"MTU_MC43_RDBFL20"			 => MTU_MC43_RDBFL20,
			"MTU_MC3_RDBFL65"			 => MTU_MC3_RDBFL65,
			"MTU_MC43_RDBFL21"			 => MTU_MC43_RDBFL21,
			"MTU_MC43_RDBFL22"			 => MTU_MC43_RDBFL22,
			"MTU_MC43_RDBFL23"			 => MTU_MC43_RDBFL23,
			"MTU_MC43_RDBFL24"			 => MTU_MC43_RDBFL24,
			"MTU_MC43_RDBFL25"			 => MTU_MC43_RDBFL25,
			"MTU_MC43_RDBFL26"			 => MTU_MC43_RDBFL26,
			"MTU_MC43_RDBFL27"			 => MTU_MC43_RDBFL27,
			"MTU_MC43_RDBFL28"			 => MTU_MC43_RDBFL28,
			"MTU_MC43_RDBFL29"			 => MTU_MC43_RDBFL29,
			"MTU_MC43_RDBFL30"			 => MTU_MC43_RDBFL30,
			"MTU_MC3_RDBFL66"			 => MTU_MC3_RDBFL66,
			"MTU_MC43_RDBFL31"			 => MTU_MC43_RDBFL31,
			"MTU_MC43_RDBFL32"			 => MTU_MC43_RDBFL32,
			"MTU_MC43_RDBFL33"			 => MTU_MC43_RDBFL33,
			"MTU_MC43_RDBFL34"			 => MTU_MC43_RDBFL34,
			"MTU_MC43_RDBFL35"			 => MTU_MC43_RDBFL35,
			"MTU_MC43_RDBFL36"			 => MTU_MC43_RDBFL36,
			"MTU_MC43_RDBFL37"			 => MTU_MC43_RDBFL37,
			"MTU_MC43_RDBFL38"			 => MTU_MC43_RDBFL38,
			"MTU_MC43_RDBFL39"			 => MTU_MC43_RDBFL39,
			"MTU_MC43_RDBFL40"			 => MTU_MC43_RDBFL40,
			"MTU_MC3_ALMSRCS"			 => MTU_MC3_ALMSRCS,
			"MTU_MC43_RDBFL41"			 => MTU_MC43_RDBFL41,
			"MTU_MC43_RDBFL42"			 => MTU_MC43_RDBFL42,
			"MTU_MC43_RDBFL43"			 => MTU_MC43_RDBFL43,
			"MTU_MC43_RDBFL44"			 => MTU_MC43_RDBFL44,
			"MTU_MC43_RDBFL45"			 => MTU_MC43_RDBFL45,
			"MTU_MC43_RDBFL46"			 => MTU_MC43_RDBFL46,
			"MTU_MC43_RDBFL47"			 => MTU_MC43_RDBFL47,
			"MTU_MC43_RDBFL48"			 => MTU_MC43_RDBFL48,
			"MTU_MC43_RDBFL49"			 => MTU_MC43_RDBFL49,
			"MTU_MC43_RDBFL50"			 => MTU_MC43_RDBFL50,
			"MTU_MC3_FAULTSTS"			 => MTU_MC3_FAULTSTS,
			"MTU_MC43_RDBFL51"			 => MTU_MC43_RDBFL51,
			"MTU_MC43_RDBFL52"			 => MTU_MC43_RDBFL52,
			"MTU_MC43_RDBFL53"			 => MTU_MC43_RDBFL53,
			"MTU_MC43_RDBFL54"			 => MTU_MC43_RDBFL54,
			"MTU_MC43_RDBFL55"			 => MTU_MC43_RDBFL55,
			"MTU_MC43_RDBFL56"			 => MTU_MC43_RDBFL56,
			"MTU_MC43_RDBFL57"			 => MTU_MC43_RDBFL57,
			"MTU_MC43_RDBFL58"			 => MTU_MC43_RDBFL58,
			"MTU_MC43_RDBFL59"			 => MTU_MC43_RDBFL59,
			"MTU_MC43_RDBFL60"			 => MTU_MC43_RDBFL60,
			"MTU_MC3_ERRINFO0"			 => MTU_MC3_ERRINFO0,
			"MTU_MC43_RDBFL61"			 => MTU_MC43_RDBFL61,
			"MTU_MC43_RDBFL62"			 => MTU_MC43_RDBFL62,
			"MTU_MC43_RDBFL63"			 => MTU_MC43_RDBFL63,
			"MTU_MC43_RDBFL64"			 => MTU_MC43_RDBFL64,
			"MTU_MC43_RDBFL65"			 => MTU_MC43_RDBFL65,
			"MTU_MC43_RDBFL66"			 => MTU_MC43_RDBFL66,
			"MTU_MC43_ALMSRCS"			 => MTU_MC43_ALMSRCS,
			"MTU_MC43_FAULTSTS"			 => MTU_MC43_FAULTSTS,
			"MTU_MC43_ERRINFO0"			 => MTU_MC43_ERRINFO0,
			"MTU_MC43_ERRINFO1"			 => MTU_MC43_ERRINFO1,
			"MTU_MC3_ERRINFO1"			 => MTU_MC3_ERRINFO1,
			"MTU_MEMFDA1"				 => MTU_MEMFDA1,
			"MTU_MC43_ERRINFO2"			 => MTU_MC43_ERRINFO2,
			"MTU_MC43_ERRINFO3"			 => MTU_MC43_ERRINFO3,
			"MTU_MC43_ERRINFO4"			 => MTU_MC43_ERRINFO4,
			"MTU_MC44_CONFIG0"			 => MTU_MC44_CONFIG0,
			"MTU_MC44_CONFIG1"			 => MTU_MC44_CONFIG1,
			"MTU_MC44_MCONTROL"			 => MTU_MC44_MCONTROL,
			"MTU_MC44_MSTATUS"			 => MTU_MC44_MSTATUS,
			"MTU_MC44_RANGE"			 => MTU_MC44_RANGE,
			"MTU_MC44_REVID"			 => MTU_MC44_REVID,
			"MTU_MC44_ECCS"			 => MTU_MC44_ECCS,
			"MTU_MC3_ERRINFO2"			 => MTU_MC3_ERRINFO2,
			"MTU_MC44_ECCD"			 => MTU_MC44_ECCD,
			"MTU_MC44_ETRR0"			 => MTU_MC44_ETRR0,
			"MTU_MC44_ETRR1"			 => MTU_MC44_ETRR1,
			"MTU_MC44_ETRR2"			 => MTU_MC44_ETRR2,
			"MTU_MC44_ETRR3"			 => MTU_MC44_ETRR3,
			"MTU_MC44_ETRR4"			 => MTU_MC44_ETRR4,
			"MTU_MC44_RDBFL0"			 => MTU_MC44_RDBFL0,
			"MTU_MC44_RDBFL1"			 => MTU_MC44_RDBFL1,
			"MTU_MC44_RDBFL2"			 => MTU_MC44_RDBFL2,
			"MTU_MC44_RDBFL3"			 => MTU_MC44_RDBFL3,
			"MTU_MC3_ERRINFO3"			 => MTU_MC3_ERRINFO3,
			"MTU_MC44_RDBFL4"			 => MTU_MC44_RDBFL4,
			"MTU_MC44_RDBFL5"			 => MTU_MC44_RDBFL5,
			"MTU_MC44_RDBFL6"			 => MTU_MC44_RDBFL6,
			"MTU_MC44_RDBFL7"			 => MTU_MC44_RDBFL7,
			"MTU_MC44_RDBFL8"			 => MTU_MC44_RDBFL8,
			"MTU_MC44_RDBFL9"			 => MTU_MC44_RDBFL9,
			"MTU_MC44_RDBFL10"			 => MTU_MC44_RDBFL10,
			"MTU_MC44_RDBFL11"			 => MTU_MC44_RDBFL11,
			"MTU_MC44_RDBFL12"			 => MTU_MC44_RDBFL12,
			"MTU_MC44_RDBFL13"			 => MTU_MC44_RDBFL13,
			"MTU_MC3_ERRINFO4"			 => MTU_MC3_ERRINFO4,
			"MTU_MC44_RDBFL14"			 => MTU_MC44_RDBFL14,
			"MTU_MC44_RDBFL15"			 => MTU_MC44_RDBFL15,
			"MTU_MC44_RDBFL16"			 => MTU_MC44_RDBFL16,
			"MTU_MC44_RDBFL17"			 => MTU_MC44_RDBFL17,
			"MTU_MC44_RDBFL18"			 => MTU_MC44_RDBFL18,
			"MTU_MC44_RDBFL19"			 => MTU_MC44_RDBFL19,
			"MTU_MC44_RDBFL20"			 => MTU_MC44_RDBFL20,
			"MTU_MC44_RDBFL21"			 => MTU_MC44_RDBFL21,
			"MTU_MC44_RDBFL22"			 => MTU_MC44_RDBFL22,
			"MTU_MC44_RDBFL23"			 => MTU_MC44_RDBFL23,
			"MTU_MC4_CONFIG0"			 => MTU_MC4_CONFIG0,
			"MTU_MC44_RDBFL24"			 => MTU_MC44_RDBFL24,
			"MTU_MC44_RDBFL25"			 => MTU_MC44_RDBFL25,
			"MTU_MC44_RDBFL26"			 => MTU_MC44_RDBFL26,
			"MTU_MC44_RDBFL27"			 => MTU_MC44_RDBFL27,
			"MTU_MC44_RDBFL28"			 => MTU_MC44_RDBFL28,
			"MTU_MC44_RDBFL29"			 => MTU_MC44_RDBFL29,
			"MTU_MC44_RDBFL30"			 => MTU_MC44_RDBFL30,
			"MTU_MC44_RDBFL31"			 => MTU_MC44_RDBFL31,
			"MTU_MC44_RDBFL32"			 => MTU_MC44_RDBFL32,
			"MTU_MC44_RDBFL33"			 => MTU_MC44_RDBFL33,
			"MTU_MC4_CONFIG1"			 => MTU_MC4_CONFIG1,
			"MTU_MC44_RDBFL34"			 => MTU_MC44_RDBFL34,
			"MTU_MC44_RDBFL35"			 => MTU_MC44_RDBFL35,
			"MTU_MC44_RDBFL36"			 => MTU_MC44_RDBFL36,
			"MTU_MC44_RDBFL37"			 => MTU_MC44_RDBFL37,
			"MTU_MC44_RDBFL38"			 => MTU_MC44_RDBFL38,
			"MTU_MC44_RDBFL39"			 => MTU_MC44_RDBFL39,
			"MTU_MC44_RDBFL40"			 => MTU_MC44_RDBFL40,
			"MTU_MC44_RDBFL41"			 => MTU_MC44_RDBFL41,
			"MTU_MC44_RDBFL42"			 => MTU_MC44_RDBFL42,
			"MTU_MC44_RDBFL43"			 => MTU_MC44_RDBFL43,
			"MTU_MC4_MCONTROL"			 => MTU_MC4_MCONTROL,
			"MTU_MC44_RDBFL44"			 => MTU_MC44_RDBFL44,
			"MTU_MC44_RDBFL45"			 => MTU_MC44_RDBFL45,
			"MTU_MC44_RDBFL46"			 => MTU_MC44_RDBFL46,
			"MTU_MC44_RDBFL47"			 => MTU_MC44_RDBFL47,
			"MTU_MC44_RDBFL48"			 => MTU_MC44_RDBFL48,
			"MTU_MC44_RDBFL49"			 => MTU_MC44_RDBFL49,
			"MTU_MC44_RDBFL50"			 => MTU_MC44_RDBFL50,
			"MTU_MC44_RDBFL51"			 => MTU_MC44_RDBFL51,
			"MTU_MC44_RDBFL52"			 => MTU_MC44_RDBFL52,
			"MTU_MC44_RDBFL53"			 => MTU_MC44_RDBFL53,
			"MTU_MC4_MSTATUS"			 => MTU_MC4_MSTATUS,
			"MTU_MC44_RDBFL54"			 => MTU_MC44_RDBFL54,
			"MTU_MC44_RDBFL55"			 => MTU_MC44_RDBFL55,
			"MTU_MC44_RDBFL56"			 => MTU_MC44_RDBFL56,
			"MTU_MC44_RDBFL57"			 => MTU_MC44_RDBFL57,
			"MTU_MC44_RDBFL58"			 => MTU_MC44_RDBFL58,
			"MTU_MC44_RDBFL59"			 => MTU_MC44_RDBFL59,
			"MTU_MC44_RDBFL60"			 => MTU_MC44_RDBFL60,
			"MTU_MC44_RDBFL61"			 => MTU_MC44_RDBFL61,
			"MTU_MC44_RDBFL62"			 => MTU_MC44_RDBFL62,
			"MTU_MC44_RDBFL63"			 => MTU_MC44_RDBFL63,
			"MTU_MC4_RANGE"			 => MTU_MC4_RANGE,
			"MTU_MC44_RDBFL64"			 => MTU_MC44_RDBFL64,
			"MTU_MC44_RDBFL65"			 => MTU_MC44_RDBFL65,
			"MTU_MC44_RDBFL66"			 => MTU_MC44_RDBFL66,
			"MTU_MC44_ALMSRCS"			 => MTU_MC44_ALMSRCS,
			"MTU_MC44_FAULTSTS"			 => MTU_MC44_FAULTSTS,
			"MTU_MC44_ERRINFO0"			 => MTU_MC44_ERRINFO0,
			"MTU_MC44_ERRINFO1"			 => MTU_MC44_ERRINFO1,
			"MTU_MC44_ERRINFO2"			 => MTU_MC44_ERRINFO2,
			"MTU_MC44_ERRINFO3"			 => MTU_MC44_ERRINFO3,
			"MTU_MC44_ERRINFO4"			 => MTU_MC44_ERRINFO4,
			"MTU_MC4_REVID"			 => MTU_MC4_REVID,
			"MTU_MC45_CONFIG0"			 => MTU_MC45_CONFIG0,
			"MTU_MC45_CONFIG1"			 => MTU_MC45_CONFIG1,
			"MTU_MC45_MCONTROL"			 => MTU_MC45_MCONTROL,
			"MTU_MC45_MSTATUS"			 => MTU_MC45_MSTATUS,
			"MTU_MC45_RANGE"			 => MTU_MC45_RANGE,
			"MTU_MC45_REVID"			 => MTU_MC45_REVID,
			"MTU_MC45_ECCS"			 => MTU_MC45_ECCS,
			"MTU_MC45_ECCD"			 => MTU_MC45_ECCD,
			"MTU_MC45_ETRR0"			 => MTU_MC45_ETRR0,
			"MTU_MC45_ETRR1"			 => MTU_MC45_ETRR1,
			"MTU_MC4_ECCS"			 => MTU_MC4_ECCS,
			"MTU_MEMFDA2"				 => MTU_MEMFDA2,
			"MTU_MC45_ETRR2"			 => MTU_MC45_ETRR2,
			"MTU_MC45_ETRR3"			 => MTU_MC45_ETRR3,
			"MTU_MC45_ETRR4"			 => MTU_MC45_ETRR4,
			"MTU_MC45_RDBFL0"			 => MTU_MC45_RDBFL0,
			"MTU_MC45_RDBFL1"			 => MTU_MC45_RDBFL1,
			"MTU_MC45_RDBFL2"			 => MTU_MC45_RDBFL2,
			"MTU_MC45_RDBFL3"			 => MTU_MC45_RDBFL3,
			"MTU_MC45_RDBFL4"			 => MTU_MC45_RDBFL4,
			"MTU_MC45_RDBFL5"			 => MTU_MC45_RDBFL5,
			"MTU_MC45_RDBFL6"			 => MTU_MC45_RDBFL6,
			"MTU_MC4_ECCD"			 => MTU_MC4_ECCD,
			"MTU_MC45_RDBFL7"			 => MTU_MC45_RDBFL7,
			"MTU_MC45_RDBFL8"			 => MTU_MC45_RDBFL8,
			"MTU_MC45_RDBFL9"			 => MTU_MC45_RDBFL9,
			"MTU_MC45_RDBFL10"			 => MTU_MC45_RDBFL10,
			"MTU_MC45_RDBFL11"			 => MTU_MC45_RDBFL11,
			"MTU_MC45_RDBFL12"			 => MTU_MC45_RDBFL12,
			"MTU_MC45_RDBFL13"			 => MTU_MC45_RDBFL13,
			"MTU_MC45_RDBFL14"			 => MTU_MC45_RDBFL14,
			"MTU_MC45_RDBFL15"			 => MTU_MC45_RDBFL15,
			"MTU_MC45_RDBFL16"			 => MTU_MC45_RDBFL16,
			"MTU_MC4_ETRR0"			 => MTU_MC4_ETRR0,
			"MTU_MC45_RDBFL17"			 => MTU_MC45_RDBFL17,
			"MTU_MC45_RDBFL18"			 => MTU_MC45_RDBFL18,
			"MTU_MC45_RDBFL19"			 => MTU_MC45_RDBFL19,
			"MTU_MC45_RDBFL20"			 => MTU_MC45_RDBFL20,
			"MTU_MC45_RDBFL21"			 => MTU_MC45_RDBFL21,
			"MTU_MC45_RDBFL22"			 => MTU_MC45_RDBFL22,
			"MTU_MC45_RDBFL23"			 => MTU_MC45_RDBFL23,
			"MTU_MC45_RDBFL24"			 => MTU_MC45_RDBFL24,
			"MTU_MC45_RDBFL25"			 => MTU_MC45_RDBFL25,
			"MTU_MC45_RDBFL26"			 => MTU_MC45_RDBFL26,
			"MTU_MC4_ETRR1"			 => MTU_MC4_ETRR1,
			"MTU_MC45_RDBFL27"			 => MTU_MC45_RDBFL27,
			"MTU_MC45_RDBFL28"			 => MTU_MC45_RDBFL28,
			"MTU_MC45_RDBFL29"			 => MTU_MC45_RDBFL29,
			"MTU_MC45_RDBFL30"			 => MTU_MC45_RDBFL30,
			"MTU_MC45_RDBFL31"			 => MTU_MC45_RDBFL31,
			"MTU_MC45_RDBFL32"			 => MTU_MC45_RDBFL32,
			"MTU_MC45_RDBFL33"			 => MTU_MC45_RDBFL33,
			"MTU_MC45_RDBFL34"			 => MTU_MC45_RDBFL34,
			"MTU_MC45_RDBFL35"			 => MTU_MC45_RDBFL35,
			"MTU_MC45_RDBFL36"			 => MTU_MC45_RDBFL36,
			"MTU_MC4_ETRR2"			 => MTU_MC4_ETRR2,
			"MTU_MC45_RDBFL37"			 => MTU_MC45_RDBFL37,
			"MTU_MC45_RDBFL38"			 => MTU_MC45_RDBFL38,
			"MTU_MC45_RDBFL39"			 => MTU_MC45_RDBFL39,
			"MTU_MC45_RDBFL40"			 => MTU_MC45_RDBFL40,
			"MTU_MC45_RDBFL41"			 => MTU_MC45_RDBFL41,
			"MTU_MC45_RDBFL42"			 => MTU_MC45_RDBFL42,
			"MTU_MC45_RDBFL43"			 => MTU_MC45_RDBFL43,
			"MTU_MC45_RDBFL44"			 => MTU_MC45_RDBFL44,
			"MTU_MC45_RDBFL45"			 => MTU_MC45_RDBFL45,
			"MTU_MC45_RDBFL46"			 => MTU_MC45_RDBFL46,
			"MTU_MC4_ETRR3"			 => MTU_MC4_ETRR3,
			"MTU_MC45_RDBFL47"			 => MTU_MC45_RDBFL47,
			"MTU_MC45_RDBFL48"			 => MTU_MC45_RDBFL48,
			"MTU_MC45_RDBFL49"			 => MTU_MC45_RDBFL49,
			"MTU_MC45_RDBFL50"			 => MTU_MC45_RDBFL50,
			"MTU_MC45_RDBFL51"			 => MTU_MC45_RDBFL51,
			"MTU_MC45_RDBFL52"			 => MTU_MC45_RDBFL52,
			"MTU_MC45_RDBFL53"			 => MTU_MC45_RDBFL53,
			"MTU_MC45_RDBFL54"			 => MTU_MC45_RDBFL54,
			"MTU_MC45_RDBFL55"			 => MTU_MC45_RDBFL55,
			"MTU_MC45_RDBFL56"			 => MTU_MC45_RDBFL56,
			"MTU_MC4_ETRR4"			 => MTU_MC4_ETRR4,
			"MTU_MC45_RDBFL57"			 => MTU_MC45_RDBFL57,
			"MTU_MC45_RDBFL58"			 => MTU_MC45_RDBFL58,
			"MTU_MC45_RDBFL59"			 => MTU_MC45_RDBFL59,
			"MTU_MC45_RDBFL60"			 => MTU_MC45_RDBFL60,
			"MTU_MC45_RDBFL61"			 => MTU_MC45_RDBFL61,
			"MTU_MC45_RDBFL62"			 => MTU_MC45_RDBFL62,
			"MTU_MC45_RDBFL63"			 => MTU_MC45_RDBFL63,
			"MTU_MC45_RDBFL64"			 => MTU_MC45_RDBFL64,
			"MTU_MC45_RDBFL65"			 => MTU_MC45_RDBFL65,
			"MTU_MC45_RDBFL66"			 => MTU_MC45_RDBFL66,
			"MTU_MC4_RDBFL0"			 => MTU_MC4_RDBFL0,
			"MTU_MC45_ALMSRCS"			 => MTU_MC45_ALMSRCS,
			"MTU_MC45_FAULTSTS"			 => MTU_MC45_FAULTSTS,
			"MTU_MC45_ERRINFO0"			 => MTU_MC45_ERRINFO0,
			"MTU_MC45_ERRINFO1"			 => MTU_MC45_ERRINFO1,
			"MTU_MC45_ERRINFO2"			 => MTU_MC45_ERRINFO2,
			"MTU_MC45_ERRINFO3"			 => MTU_MC45_ERRINFO3,
			"MTU_MC45_ERRINFO4"			 => MTU_MC45_ERRINFO4,
			"MTU_MC46_CONFIG0"			 => MTU_MC46_CONFIG0,
			"MTU_MC46_CONFIG1"			 => MTU_MC46_CONFIG1,
			"MTU_MC46_MCONTROL"			 => MTU_MC46_MCONTROL,
			"MTU_MC4_RDBFL1"			 => MTU_MC4_RDBFL1,
			"MTU_MC46_MSTATUS"			 => MTU_MC46_MSTATUS,
			"MTU_MC46_RANGE"			 => MTU_MC46_RANGE,
			"MTU_MC46_REVID"			 => MTU_MC46_REVID,
			"MTU_MC46_ECCS"			 => MTU_MC46_ECCS,
			"MTU_MC46_ECCD"			 => MTU_MC46_ECCD,
			"MTU_MC46_ETRR0"			 => MTU_MC46_ETRR0,
			"MTU_MC46_ETRR1"			 => MTU_MC46_ETRR1,
			"MTU_MC46_ETRR2"			 => MTU_MC46_ETRR2,
			"MTU_MC46_ETRR3"			 => MTU_MC46_ETRR3,
			"MTU_MC46_ETRR4"			 => MTU_MC46_ETRR4,
			"MTU_MC4_RDBFL2"			 => MTU_MC4_RDBFL2,
			"MTU_MC46_RDBFL0"			 => MTU_MC46_RDBFL0,
			"MTU_MC46_RDBFL1"			 => MTU_MC46_RDBFL1,
			"MTU_MC46_RDBFL2"			 => MTU_MC46_RDBFL2,
			"MTU_MC46_RDBFL3"			 => MTU_MC46_RDBFL3,
			"MTU_MC46_RDBFL4"			 => MTU_MC46_RDBFL4,
			"MTU_MC46_RDBFL5"			 => MTU_MC46_RDBFL5,
			"MTU_MC46_RDBFL6"			 => MTU_MC46_RDBFL6,
			"MTU_MC46_RDBFL7"			 => MTU_MC46_RDBFL7,
			"MTU_MC46_RDBFL8"			 => MTU_MC46_RDBFL8,
			"MTU_MC46_RDBFL9"			 => MTU_MC46_RDBFL9,
			"MTU_MC4_RDBFL3"			 => MTU_MC4_RDBFL3,
			"MTU_ACCEN1"				 => MTU_ACCEN1,
			"MTU_MC46_RDBFL10"			 => MTU_MC46_RDBFL10,
			"MTU_MC46_RDBFL11"			 => MTU_MC46_RDBFL11,
			"MTU_MC46_RDBFL12"			 => MTU_MC46_RDBFL12,
			"MTU_MC46_RDBFL13"			 => MTU_MC46_RDBFL13,
			"MTU_MC46_RDBFL14"			 => MTU_MC46_RDBFL14,
			"MTU_MC46_RDBFL15"			 => MTU_MC46_RDBFL15,
			"MTU_MC46_RDBFL16"			 => MTU_MC46_RDBFL16,
			"MTU_MC46_RDBFL17"			 => MTU_MC46_RDBFL17,
			"MTU_MC46_RDBFL18"			 => MTU_MC46_RDBFL18,
			"MTU_MC46_RDBFL19"			 => MTU_MC46_RDBFL19,
			"MTU_MC4_RDBFL4"			 => MTU_MC4_RDBFL4,
			"MTU_MC46_RDBFL20"			 => MTU_MC46_RDBFL20,
			"MTU_MC46_RDBFL21"			 => MTU_MC46_RDBFL21,
			"MTU_MC46_RDBFL22"			 => MTU_MC46_RDBFL22,
			"MTU_MC46_RDBFL23"			 => MTU_MC46_RDBFL23,
			"MTU_MC46_RDBFL24"			 => MTU_MC46_RDBFL24,
			"MTU_MC46_RDBFL25"			 => MTU_MC46_RDBFL25,
			"MTU_MC46_RDBFL26"			 => MTU_MC46_RDBFL26,
			"MTU_MC46_RDBFL27"			 => MTU_MC46_RDBFL27,
			"MTU_MC46_RDBFL28"			 => MTU_MC46_RDBFL28,
			"MTU_MC46_RDBFL29"			 => MTU_MC46_RDBFL29,
			"MTU_MC4_RDBFL5"			 => MTU_MC4_RDBFL5,
			"MTU_MC46_RDBFL30"			 => MTU_MC46_RDBFL30,
			"MTU_MC46_RDBFL31"			 => MTU_MC46_RDBFL31,
			"MTU_MC46_RDBFL32"			 => MTU_MC46_RDBFL32,
			"MTU_MC46_RDBFL33"			 => MTU_MC46_RDBFL33,
			"MTU_MC46_RDBFL34"			 => MTU_MC46_RDBFL34,
			"MTU_MC46_RDBFL35"			 => MTU_MC46_RDBFL35,
			"MTU_MC46_RDBFL36"			 => MTU_MC46_RDBFL36,
			"MTU_MC46_RDBFL37"			 => MTU_MC46_RDBFL37,
			"MTU_MC46_RDBFL38"			 => MTU_MC46_RDBFL38,
			"MTU_MC46_RDBFL39"			 => MTU_MC46_RDBFL39,
			"MTU_MC4_RDBFL6"			 => MTU_MC4_RDBFL6,
			"MTU_MC46_RDBFL40"			 => MTU_MC46_RDBFL40,
			"MTU_MC46_RDBFL41"			 => MTU_MC46_RDBFL41,
			"MTU_MC46_RDBFL42"			 => MTU_MC46_RDBFL42,
			"MTU_MC46_RDBFL43"			 => MTU_MC46_RDBFL43,
			"MTU_MC46_RDBFL44"			 => MTU_MC46_RDBFL44,
			"MTU_MC46_RDBFL45"			 => MTU_MC46_RDBFL45,
			"MTU_MC46_RDBFL46"			 => MTU_MC46_RDBFL46,
			"MTU_MC46_RDBFL47"			 => MTU_MC46_RDBFL47,
			"MTU_MC46_RDBFL48"			 => MTU_MC46_RDBFL48,
			"MTU_MC46_RDBFL49"			 => MTU_MC46_RDBFL49,
			"MTU_MC4_RDBFL7"			 => MTU_MC4_RDBFL7,
			"MTU_MC46_RDBFL50"			 => MTU_MC46_RDBFL50,
			"MTU_MC46_RDBFL51"			 => MTU_MC46_RDBFL51,
			"MTU_MC46_RDBFL52"			 => MTU_MC46_RDBFL52,
			"MTU_MC46_RDBFL53"			 => MTU_MC46_RDBFL53,
			"MTU_MC46_RDBFL54"			 => MTU_MC46_RDBFL54,
			"MTU_MC46_RDBFL55"			 => MTU_MC46_RDBFL55,
			"MTU_MC46_RDBFL56"			 => MTU_MC46_RDBFL56,
			"MTU_MC46_RDBFL57"			 => MTU_MC46_RDBFL57,
			"MTU_MC46_RDBFL58"			 => MTU_MC46_RDBFL58,
			"MTU_MC46_RDBFL59"			 => MTU_MC46_RDBFL59,
			"MTU_MC4_RDBFL8"			 => MTU_MC4_RDBFL8,
			"MTU_MC46_RDBFL60"			 => MTU_MC46_RDBFL60,
			"MTU_MC46_RDBFL61"			 => MTU_MC46_RDBFL61,
			"MTU_MC46_RDBFL62"			 => MTU_MC46_RDBFL62,
			"MTU_MC46_RDBFL63"			 => MTU_MC46_RDBFL63,
			"MTU_MC46_RDBFL64"			 => MTU_MC46_RDBFL64,
			"MTU_MC46_RDBFL65"			 => MTU_MC46_RDBFL65,
			"MTU_MC46_RDBFL66"			 => MTU_MC46_RDBFL66,
			"MTU_MC46_ALMSRCS"			 => MTU_MC46_ALMSRCS,
			"MTU_MC46_FAULTSTS"			 => MTU_MC46_FAULTSTS,
			"MTU_MC46_ERRINFO0"			 => MTU_MC46_ERRINFO0,
			"MTU_MC4_RDBFL9"			 => MTU_MC4_RDBFL9,
			"MTU_MC46_ERRINFO1"			 => MTU_MC46_ERRINFO1,
			"MTU_MC46_ERRINFO2"			 => MTU_MC46_ERRINFO2,
			"MTU_MC46_ERRINFO3"			 => MTU_MC46_ERRINFO3,
			"MTU_MC46_ERRINFO4"			 => MTU_MC46_ERRINFO4,
			"MTU_MC47_CONFIG0"			 => MTU_MC47_CONFIG0,
			"MTU_MC47_CONFIG1"			 => MTU_MC47_CONFIG1,
			"MTU_MC47_MCONTROL"			 => MTU_MC47_MCONTROL,
			"MTU_MC47_MSTATUS"			 => MTU_MC47_MSTATUS,
			"MTU_MC47_RANGE"			 => MTU_MC47_RANGE,
			"MTU_MC47_REVID"			 => MTU_MC47_REVID,
			"MTU_MC4_RDBFL10"			 => MTU_MC4_RDBFL10,
			"MTU_MC47_ECCS"			 => MTU_MC47_ECCS,
			"MTU_MC47_ECCD"			 => MTU_MC47_ECCD,
			"MTU_MC47_ETRR0"			 => MTU_MC47_ETRR0,
			"MTU_MC47_ETRR1"			 => MTU_MC47_ETRR1,
			"MTU_MC47_ETRR2"			 => MTU_MC47_ETRR2,
			"MTU_MC47_ETRR3"			 => MTU_MC47_ETRR3,
			"MTU_MC47_ETRR4"			 => MTU_MC47_ETRR4,
			"MTU_MC47_RDBFL0"			 => MTU_MC47_RDBFL0,
			"MTU_MC47_RDBFL1"			 => MTU_MC47_RDBFL1,
			"MTU_MC47_RDBFL2"			 => MTU_MC47_RDBFL2,
			"MTU_MC4_RDBFL11"			 => MTU_MC4_RDBFL11,
			"MTU_MC47_RDBFL3"			 => MTU_MC47_RDBFL3,
			"MTU_MC47_RDBFL4"			 => MTU_MC47_RDBFL4,
			"MTU_MC47_RDBFL5"			 => MTU_MC47_RDBFL5,
			"MTU_MC47_RDBFL6"			 => MTU_MC47_RDBFL6,
			"MTU_MC47_RDBFL7"			 => MTU_MC47_RDBFL7,
			"MTU_MC47_RDBFL8"			 => MTU_MC47_RDBFL8,
			"MTU_MC47_RDBFL9"			 => MTU_MC47_RDBFL9,
			"MTU_MC47_RDBFL10"			 => MTU_MC47_RDBFL10,
			"MTU_MC47_RDBFL11"			 => MTU_MC47_RDBFL11,
			"MTU_MC47_RDBFL12"			 => MTU_MC47_RDBFL12,
			"MTU_MC4_RDBFL12"			 => MTU_MC4_RDBFL12,
			"MTU_MC47_RDBFL13"			 => MTU_MC47_RDBFL13,
			"MTU_MC47_RDBFL14"			 => MTU_MC47_RDBFL14,
			"MTU_MC47_RDBFL15"			 => MTU_MC47_RDBFL15,
			"MTU_MC47_RDBFL16"			 => MTU_MC47_RDBFL16,
			"MTU_MC47_RDBFL17"			 => MTU_MC47_RDBFL17,
			"MTU_MC47_RDBFL18"			 => MTU_MC47_RDBFL18,
			"MTU_MC47_RDBFL19"			 => MTU_MC47_RDBFL19,
			"MTU_MC47_RDBFL20"			 => MTU_MC47_RDBFL20,
			"MTU_MC47_RDBFL21"			 => MTU_MC47_RDBFL21,
			"MTU_MC47_RDBFL22"			 => MTU_MC47_RDBFL22,
			"MTU_MC4_RDBFL13"			 => MTU_MC4_RDBFL13,
			"MTU_ACCEN0"				 => MTU_ACCEN0,
			"MTU_MC47_RDBFL23"			 => MTU_MC47_RDBFL23,
			"MTU_MC47_RDBFL24"			 => MTU_MC47_RDBFL24,
			"MTU_MC47_RDBFL25"			 => MTU_MC47_RDBFL25,
			"MTU_MC47_RDBFL26"			 => MTU_MC47_RDBFL26,
			"MTU_MC47_RDBFL27"			 => MTU_MC47_RDBFL27,
			"MTU_MC47_RDBFL28"			 => MTU_MC47_RDBFL28,
			"MTU_MC47_RDBFL29"			 => MTU_MC47_RDBFL29,
			"MTU_MC47_RDBFL30"			 => MTU_MC47_RDBFL30,
			"MTU_MC47_RDBFL31"			 => MTU_MC47_RDBFL31,
			"MTU_MC47_RDBFL32"			 => MTU_MC47_RDBFL32,
			"MTU_MC4_RDBFL14"			 => MTU_MC4_RDBFL14,
			"MTU_MC47_RDBFL33"			 => MTU_MC47_RDBFL33,
			"MTU_MC47_RDBFL34"			 => MTU_MC47_RDBFL34,
			"MTU_MC47_RDBFL35"			 => MTU_MC47_RDBFL35,
			"MTU_MC47_RDBFL36"			 => MTU_MC47_RDBFL36,
			"MTU_MC47_RDBFL37"			 => MTU_MC47_RDBFL37,
			"MTU_MC47_RDBFL38"			 => MTU_MC47_RDBFL38,
			"MTU_MC47_RDBFL39"			 => MTU_MC47_RDBFL39,
			"MTU_MC47_RDBFL40"			 => MTU_MC47_RDBFL40,
			"MTU_MC47_RDBFL41"			 => MTU_MC47_RDBFL41,
			"MTU_MC47_RDBFL42"			 => MTU_MC47_RDBFL42,
			"MTU_MC4_RDBFL15"			 => MTU_MC4_RDBFL15,
			"MTU_MC47_RDBFL43"			 => MTU_MC47_RDBFL43,
			"MTU_MC47_RDBFL44"			 => MTU_MC47_RDBFL44,
			"MTU_MC47_RDBFL45"			 => MTU_MC47_RDBFL45,
			"MTU_MC47_RDBFL46"			 => MTU_MC47_RDBFL46,
			"MTU_MC47_RDBFL47"			 => MTU_MC47_RDBFL47,
			"MTU_MC47_RDBFL48"			 => MTU_MC47_RDBFL48,
			"MTU_MC47_RDBFL49"			 => MTU_MC47_RDBFL49,
			"MTU_MC47_RDBFL50"			 => MTU_MC47_RDBFL50,
			"MTU_MC47_RDBFL51"			 => MTU_MC47_RDBFL51,
			"MTU_MC47_RDBFL52"			 => MTU_MC47_RDBFL52,
			"MTU_MC4_RDBFL16"			 => MTU_MC4_RDBFL16,
			"MTU_MC47_RDBFL53"			 => MTU_MC47_RDBFL53,
			"MTU_MC47_RDBFL54"			 => MTU_MC47_RDBFL54,
			"MTU_MC47_RDBFL55"			 => MTU_MC47_RDBFL55,
			"MTU_MC47_RDBFL56"			 => MTU_MC47_RDBFL56,
			"MTU_MC47_RDBFL57"			 => MTU_MC47_RDBFL57,
			"MTU_MC47_RDBFL58"			 => MTU_MC47_RDBFL58,
			"MTU_MC47_RDBFL59"			 => MTU_MC47_RDBFL59,
			"MTU_MC47_RDBFL60"			 => MTU_MC47_RDBFL60,
			"MTU_MC47_RDBFL61"			 => MTU_MC47_RDBFL61,
			"MTU_MC47_RDBFL62"			 => MTU_MC47_RDBFL62,
			"MTU_MC4_RDBFL17"			 => MTU_MC4_RDBFL17,
			"MTU_MC47_RDBFL63"			 => MTU_MC47_RDBFL63,
			"MTU_MC47_RDBFL64"			 => MTU_MC47_RDBFL64,
			"MTU_MC47_RDBFL65"			 => MTU_MC47_RDBFL65,
			"MTU_MC47_RDBFL66"			 => MTU_MC47_RDBFL66,
			"MTU_MC47_ALMSRCS"			 => MTU_MC47_ALMSRCS,
			"MTU_MC47_FAULTSTS"			 => MTU_MC47_FAULTSTS,
			"MTU_MC47_ERRINFO0"			 => MTU_MC47_ERRINFO0,
			"MTU_MC47_ERRINFO1"			 => MTU_MC47_ERRINFO1,
			"MTU_MC47_ERRINFO2"			 => MTU_MC47_ERRINFO2,
			"MTU_MC47_ERRINFO3"			 => MTU_MC47_ERRINFO3,
			"MTU_MC4_RDBFL18"			 => MTU_MC4_RDBFL18,
			"MTU_MC47_ERRINFO4"			 => MTU_MC47_ERRINFO4,
			"MTU_MC48_CONFIG0"			 => MTU_MC48_CONFIG0,
			"MTU_MC48_CONFIG1"			 => MTU_MC48_CONFIG1,
			"MTU_MC48_MCONTROL"			 => MTU_MC48_MCONTROL,
			"MTU_MC48_MSTATUS"			 => MTU_MC48_MSTATUS,
			"MTU_MC48_RANGE"			 => MTU_MC48_RANGE,
			"MTU_MC48_REVID"			 => MTU_MC48_REVID,
			"MTU_MC48_ECCS"			 => MTU_MC48_ECCS,
			"MTU_MC48_ECCD"			 => MTU_MC48_ECCD,
			"MTU_MC48_ETRR0"			 => MTU_MC48_ETRR0,
			"MTU_MC4_RDBFL19"			 => MTU_MC4_RDBFL19,
			"MTU_MC48_ETRR1"			 => MTU_MC48_ETRR1,
			"MTU_MC48_ETRR2"			 => MTU_MC48_ETRR2,
			"MTU_MC48_ETRR3"			 => MTU_MC48_ETRR3,
			"MTU_MC48_ETRR4"			 => MTU_MC48_ETRR4,
			"MTU_MC48_RDBFL0"			 => MTU_MC48_RDBFL0,
			"MTU_MC48_RDBFL1"			 => MTU_MC48_RDBFL1,
			"MTU_MC48_RDBFL2"			 => MTU_MC48_RDBFL2,
			"MTU_MC48_RDBFL3"			 => MTU_MC48_RDBFL3,
			"MTU_MC48_RDBFL4"			 => MTU_MC48_RDBFL4,
			"MTU_MC48_RDBFL5"			 => MTU_MC48_RDBFL5,
			"MTU_MC4_RDBFL20"			 => MTU_MC4_RDBFL20,
			"MTU_MC48_RDBFL6"			 => MTU_MC48_RDBFL6,
			"MTU_MC48_RDBFL7"			 => MTU_MC48_RDBFL7,
			"MTU_MC48_RDBFL8"			 => MTU_MC48_RDBFL8,
			"MTU_MC48_RDBFL9"			 => MTU_MC48_RDBFL9,
			"MTU_MC48_RDBFL10"			 => MTU_MC48_RDBFL10,
			"MTU_MC48_RDBFL11"			 => MTU_MC48_RDBFL11,
			"MTU_MC48_RDBFL12"			 => MTU_MC48_RDBFL12,
			"MTU_MC48_RDBFL13"			 => MTU_MC48_RDBFL13,
			"MTU_MC48_RDBFL14"			 => MTU_MC48_RDBFL14,
			"MTU_MC48_RDBFL15"			 => MTU_MC48_RDBFL15,
			"MTU_MC4_RDBFL21"			 => MTU_MC4_RDBFL21,
			"MTU_MC48_RDBFL16"			 => MTU_MC48_RDBFL16,
			"MTU_MC48_RDBFL17"			 => MTU_MC48_RDBFL17,
			"MTU_MC48_RDBFL18"			 => MTU_MC48_RDBFL18,
			"MTU_MC48_RDBFL19"			 => MTU_MC48_RDBFL19,
			"MTU_MC48_RDBFL20"			 => MTU_MC48_RDBFL20,
			"MTU_MC48_RDBFL21"			 => MTU_MC48_RDBFL21,
			"MTU_MC48_RDBFL22"			 => MTU_MC48_RDBFL22,
			"MTU_MC48_RDBFL23"			 => MTU_MC48_RDBFL23,
			"MTU_MC48_RDBFL24"			 => MTU_MC48_RDBFL24,
			"MTU_MC48_RDBFL25"			 => MTU_MC48_RDBFL25,
			"MTU_MC4_RDBFL22"			 => MTU_MC4_RDBFL22,
			"MTU_MC48_RDBFL26"			 => MTU_MC48_RDBFL26,
			"MTU_MC48_RDBFL27"			 => MTU_MC48_RDBFL27,
			"MTU_MC48_RDBFL28"			 => MTU_MC48_RDBFL28,
			"MTU_MC48_RDBFL29"			 => MTU_MC48_RDBFL29,
			"MTU_MC48_RDBFL30"			 => MTU_MC48_RDBFL30,
			"MTU_MC48_RDBFL31"			 => MTU_MC48_RDBFL31,
			"MTU_MC48_RDBFL32"			 => MTU_MC48_RDBFL32,
			"MTU_MC48_RDBFL33"			 => MTU_MC48_RDBFL33,
			"MTU_MC48_RDBFL34"			 => MTU_MC48_RDBFL34,
			"MTU_MC48_RDBFL35"			 => MTU_MC48_RDBFL35,
			"MTU_MC4_RDBFL23"			 => MTU_MC4_RDBFL23,
			"MTU_MC0_CONFIG0"			 => MTU_MC0_CONFIG0,
			"MTU_MC48_RDBFL36"			 => MTU_MC48_RDBFL36,
			"MTU_MC48_RDBFL37"			 => MTU_MC48_RDBFL37,
			"MTU_MC48_RDBFL38"			 => MTU_MC48_RDBFL38,
			"MTU_MC48_RDBFL39"			 => MTU_MC48_RDBFL39,
			"MTU_MC48_RDBFL40"			 => MTU_MC48_RDBFL40,
			"MTU_MC48_RDBFL41"			 => MTU_MC48_RDBFL41,
			"MTU_MC48_RDBFL42"			 => MTU_MC48_RDBFL42,
			"MTU_MC48_RDBFL43"			 => MTU_MC48_RDBFL43,
			"MTU_MC48_RDBFL44"			 => MTU_MC48_RDBFL44,
			"MTU_MC48_RDBFL45"			 => MTU_MC48_RDBFL45,
			"MTU_MC4_RDBFL24"			 => MTU_MC4_RDBFL24,
			"MTU_MC48_RDBFL46"			 => MTU_MC48_RDBFL46,
			"MTU_MC48_RDBFL47"			 => MTU_MC48_RDBFL47,
			"MTU_MC48_RDBFL48"			 => MTU_MC48_RDBFL48,
			"MTU_MC48_RDBFL49"			 => MTU_MC48_RDBFL49,
			"MTU_MC48_RDBFL50"			 => MTU_MC48_RDBFL50,
			"MTU_MC48_RDBFL51"			 => MTU_MC48_RDBFL51,
			"MTU_MC48_RDBFL52"			 => MTU_MC48_RDBFL52,
			"MTU_MC48_RDBFL53"			 => MTU_MC48_RDBFL53,
			"MTU_MC48_RDBFL54"			 => MTU_MC48_RDBFL54,
			"MTU_MC48_RDBFL55"			 => MTU_MC48_RDBFL55,
			"MTU_MC4_RDBFL25"			 => MTU_MC4_RDBFL25,
			"MTU_MC48_RDBFL56"			 => MTU_MC48_RDBFL56,
			"MTU_MC48_RDBFL57"			 => MTU_MC48_RDBFL57,
			"MTU_MC48_RDBFL58"			 => MTU_MC48_RDBFL58,
			"MTU_MC48_RDBFL59"			 => MTU_MC48_RDBFL59,
			"MTU_MC48_RDBFL60"			 => MTU_MC48_RDBFL60,
			"MTU_MC48_RDBFL61"			 => MTU_MC48_RDBFL61,
			"MTU_MC48_RDBFL62"			 => MTU_MC48_RDBFL62,
			"MTU_MC48_RDBFL63"			 => MTU_MC48_RDBFL63,
			"MTU_MC48_RDBFL64"			 => MTU_MC48_RDBFL64,
			"MTU_MC48_RDBFL65"			 => MTU_MC48_RDBFL65,
			"MTU_MC4_RDBFL26"			 => MTU_MC4_RDBFL26,
			"MTU_MC48_RDBFL66"			 => MTU_MC48_RDBFL66,
			"MTU_MC48_ALMSRCS"			 => MTU_MC48_ALMSRCS,
			"MTU_MC48_FAULTSTS"			 => MTU_MC48_FAULTSTS,
			"MTU_MC48_ERRINFO0"			 => MTU_MC48_ERRINFO0,
			"MTU_MC48_ERRINFO1"			 => MTU_MC48_ERRINFO1,
			"MTU_MC48_ERRINFO2"			 => MTU_MC48_ERRINFO2,
			"MTU_MC48_ERRINFO3"			 => MTU_MC48_ERRINFO3,
			"MTU_MC48_ERRINFO4"			 => MTU_MC48_ERRINFO4,
			"MTU_MC49_CONFIG0"			 => MTU_MC49_CONFIG0,
			"MTU_MC49_CONFIG1"			 => MTU_MC49_CONFIG1,
			"MTU_MC4_RDBFL27"			 => MTU_MC4_RDBFL27,
			"MTU_MC49_MCONTROL"			 => MTU_MC49_MCONTROL,
			"MTU_MC49_MSTATUS"			 => MTU_MC49_MSTATUS,
			"MTU_MC49_RANGE"			 => MTU_MC49_RANGE,
			"MTU_MC49_REVID"			 => MTU_MC49_REVID,
			"MTU_MC49_ECCS"			 => MTU_MC49_ECCS,
			"MTU_MC49_ECCD"			 => MTU_MC49_ECCD,
			"MTU_MC49_ETRR0"			 => MTU_MC49_ETRR0,
			"MTU_MC49_ETRR1"			 => MTU_MC49_ETRR1,
			"MTU_MC49_ETRR2"			 => MTU_MC49_ETRR2,
			"MTU_MC49_ETRR3"			 => MTU_MC49_ETRR3,
			"MTU_MC4_RDBFL28"			 => MTU_MC4_RDBFL28,
			"MTU_MC49_ETRR4"			 => MTU_MC49_ETRR4,
			"MTU_MC49_RDBFL0"			 => MTU_MC49_RDBFL0,
			"MTU_MC49_RDBFL1"			 => MTU_MC49_RDBFL1,
			"MTU_MC49_RDBFL2"			 => MTU_MC49_RDBFL2,
			"MTU_MC49_RDBFL3"			 => MTU_MC49_RDBFL3,
			"MTU_MC49_RDBFL4"			 => MTU_MC49_RDBFL4,
			"MTU_MC49_RDBFL5"			 => MTU_MC49_RDBFL5,
			"MTU_MC49_RDBFL6"			 => MTU_MC49_RDBFL6,
			"MTU_MC49_RDBFL7"			 => MTU_MC49_RDBFL7,
			"MTU_MC49_RDBFL8"			 => MTU_MC49_RDBFL8,
			"MTU_MC4_RDBFL29"			 => MTU_MC4_RDBFL29,
			"MTU_MC49_RDBFL9"			 => MTU_MC49_RDBFL9,
			"MTU_MC49_RDBFL10"			 => MTU_MC49_RDBFL10,
			"MTU_MC49_RDBFL11"			 => MTU_MC49_RDBFL11,
			"MTU_MC49_RDBFL12"			 => MTU_MC49_RDBFL12,
			"MTU_MC49_RDBFL13"			 => MTU_MC49_RDBFL13,
			"MTU_MC49_RDBFL14"			 => MTU_MC49_RDBFL14,
			"MTU_MC49_RDBFL15"			 => MTU_MC49_RDBFL15,
			"MTU_MC49_RDBFL16"			 => MTU_MC49_RDBFL16,
			"MTU_MC49_RDBFL17"			 => MTU_MC49_RDBFL17,
			"MTU_MC49_RDBFL18"			 => MTU_MC49_RDBFL18,
			"MTU_MC4_RDBFL30"			 => MTU_MC4_RDBFL30,
			"MTU_MC49_RDBFL19"			 => MTU_MC49_RDBFL19,
			"MTU_MC49_RDBFL20"			 => MTU_MC49_RDBFL20,
			"MTU_MC49_RDBFL21"			 => MTU_MC49_RDBFL21,
			"MTU_MC49_RDBFL22"			 => MTU_MC49_RDBFL22,
			"MTU_MC49_RDBFL23"			 => MTU_MC49_RDBFL23,
			"MTU_MC49_RDBFL24"			 => MTU_MC49_RDBFL24,
			"MTU_MC49_RDBFL25"			 => MTU_MC49_RDBFL25,
			"MTU_MC49_RDBFL26"			 => MTU_MC49_RDBFL26,
			"MTU_MC49_RDBFL27"			 => MTU_MC49_RDBFL27,
			"MTU_MC49_RDBFL28"			 => MTU_MC49_RDBFL28,
			"MTU_MC4_RDBFL31"			 => MTU_MC4_RDBFL31,
			"MTU_MC49_RDBFL29"			 => MTU_MC49_RDBFL29,
			"MTU_MC49_RDBFL30"			 => MTU_MC49_RDBFL30,
			"MTU_MC49_RDBFL31"			 => MTU_MC49_RDBFL31,
			"MTU_MC49_RDBFL32"			 => MTU_MC49_RDBFL32,
			"MTU_MC49_RDBFL33"			 => MTU_MC49_RDBFL33,
			"MTU_MC49_RDBFL34"			 => MTU_MC49_RDBFL34,
			"MTU_MC49_RDBFL35"			 => MTU_MC49_RDBFL35,
			"MTU_MC49_RDBFL36"			 => MTU_MC49_RDBFL36,
			"MTU_MC49_RDBFL37"			 => MTU_MC49_RDBFL37,
			"MTU_MC49_RDBFL38"			 => MTU_MC49_RDBFL38,
			"MTU_MC4_RDBFL32"			 => MTU_MC4_RDBFL32,
			"MTU_MC49_RDBFL39"			 => MTU_MC49_RDBFL39,
			"MTU_MC49_RDBFL40"			 => MTU_MC49_RDBFL40,
			"MTU_MC49_RDBFL41"			 => MTU_MC49_RDBFL41,
			"MTU_MC49_RDBFL42"			 => MTU_MC49_RDBFL42,
			"MTU_MC49_RDBFL43"			 => MTU_MC49_RDBFL43,
			"MTU_MC49_RDBFL44"			 => MTU_MC49_RDBFL44,
			"MTU_MC49_RDBFL45"			 => MTU_MC49_RDBFL45,
			"MTU_MC49_RDBFL46"			 => MTU_MC49_RDBFL46,
			"MTU_MC49_RDBFL47"			 => MTU_MC49_RDBFL47,
			"MTU_MC49_RDBFL48"			 => MTU_MC49_RDBFL48,
			"MTU_MC4_RDBFL33"			 => MTU_MC4_RDBFL33,
			"MTU_MC0_CONFIG1"			 => MTU_MC0_CONFIG1,
			"MTU_MC49_RDBFL49"			 => MTU_MC49_RDBFL49,
			"MTU_MC49_RDBFL50"			 => MTU_MC49_RDBFL50,
			"MTU_MC49_RDBFL51"			 => MTU_MC49_RDBFL51,
			"MTU_MC49_RDBFL52"			 => MTU_MC49_RDBFL52,
			"MTU_MC49_RDBFL53"			 => MTU_MC49_RDBFL53,
			"MTU_MC49_RDBFL54"			 => MTU_MC49_RDBFL54,
			"MTU_MC49_RDBFL55"			 => MTU_MC49_RDBFL55,
			"MTU_MC49_RDBFL56"			 => MTU_MC49_RDBFL56,
			"MTU_MC49_RDBFL57"			 => MTU_MC49_RDBFL57,
			"MTU_MC49_RDBFL58"			 => MTU_MC49_RDBFL58,
			"MTU_MC4_RDBFL34"			 => MTU_MC4_RDBFL34,
			"MTU_MC49_RDBFL59"			 => MTU_MC49_RDBFL59,
			"MTU_MC49_RDBFL60"			 => MTU_MC49_RDBFL60,
			"MTU_MC49_RDBFL61"			 => MTU_MC49_RDBFL61,
			"MTU_MC49_RDBFL62"			 => MTU_MC49_RDBFL62,
			"MTU_MC49_RDBFL63"			 => MTU_MC49_RDBFL63,
			"MTU_MC49_RDBFL64"			 => MTU_MC49_RDBFL64,
			"MTU_MC49_RDBFL65"			 => MTU_MC49_RDBFL65,
			"MTU_MC49_RDBFL66"			 => MTU_MC49_RDBFL66,
			"MTU_MC49_ALMSRCS"			 => MTU_MC49_ALMSRCS,
			"MTU_MC49_FAULTSTS"			 => MTU_MC49_FAULTSTS,
			"MTU_MC4_RDBFL35"			 => MTU_MC4_RDBFL35,
			"MTU_MC49_ERRINFO0"			 => MTU_MC49_ERRINFO0,
			"MTU_MC49_ERRINFO1"			 => MTU_MC49_ERRINFO1,
			"MTU_MC49_ERRINFO2"			 => MTU_MC49_ERRINFO2,
			"MTU_MC49_ERRINFO3"			 => MTU_MC49_ERRINFO3,
			"MTU_MC49_ERRINFO4"			 => MTU_MC49_ERRINFO4,
			"MTU_MC50_CONFIG0"			 => MTU_MC50_CONFIG0,
			"MTU_MC50_CONFIG1"			 => MTU_MC50_CONFIG1,
			"MTU_MC50_MCONTROL"			 => MTU_MC50_MCONTROL,
			"MTU_MC50_MSTATUS"			 => MTU_MC50_MSTATUS,
			"MTU_MC50_RANGE"			 => MTU_MC50_RANGE,
			"MTU_MC4_RDBFL36"			 => MTU_MC4_RDBFL36,
			"MTU_MC50_REVID"			 => MTU_MC50_REVID,
			"MTU_MC50_ECCS"			 => MTU_MC50_ECCS,
			"MTU_MC50_ECCD"			 => MTU_MC50_ECCD,
			"MTU_MC50_ETRR0"			 => MTU_MC50_ETRR0,
			"MTU_MC50_ETRR1"			 => MTU_MC50_ETRR1,
			"MTU_MC50_ETRR2"			 => MTU_MC50_ETRR2,
			"MTU_MC50_ETRR3"			 => MTU_MC50_ETRR3,
			"MTU_MC50_ETRR4"			 => MTU_MC50_ETRR4,
			"MTU_MC50_RDBFL0"			 => MTU_MC50_RDBFL0,
			"MTU_MC50_RDBFL1"			 => MTU_MC50_RDBFL1,
			"MTU_MC4_RDBFL37"			 => MTU_MC4_RDBFL37,
			"MTU_MC50_RDBFL2"			 => MTU_MC50_RDBFL2,
			"MTU_MC50_RDBFL3"			 => MTU_MC50_RDBFL3,
			"MTU_MC50_RDBFL4"			 => MTU_MC50_RDBFL4,
			"MTU_MC50_RDBFL5"			 => MTU_MC50_RDBFL5,
			"MTU_MC50_RDBFL6"			 => MTU_MC50_RDBFL6,
			"MTU_MC50_RDBFL7"			 => MTU_MC50_RDBFL7,
			"MTU_MC50_RDBFL8"			 => MTU_MC50_RDBFL8,
			"MTU_MC50_RDBFL9"			 => MTU_MC50_RDBFL9,
			"MTU_MC50_RDBFL10"			 => MTU_MC50_RDBFL10,
			"MTU_MC50_RDBFL11"			 => MTU_MC50_RDBFL11,
			"MTU_MC4_RDBFL38"			 => MTU_MC4_RDBFL38,
			"MTU_MC50_RDBFL12"			 => MTU_MC50_RDBFL12,
			"MTU_MC50_RDBFL13"			 => MTU_MC50_RDBFL13,
			"MTU_MC50_RDBFL14"			 => MTU_MC50_RDBFL14,
			"MTU_MC50_RDBFL15"			 => MTU_MC50_RDBFL15,
			"MTU_MC50_RDBFL16"			 => MTU_MC50_RDBFL16,
			"MTU_MC50_RDBFL17"			 => MTU_MC50_RDBFL17,
			"MTU_MC50_RDBFL18"			 => MTU_MC50_RDBFL18,
			"MTU_MC50_RDBFL19"			 => MTU_MC50_RDBFL19,
			"MTU_MC50_RDBFL20"			 => MTU_MC50_RDBFL20,
			"MTU_MC50_RDBFL21"			 => MTU_MC50_RDBFL21,
			"MTU_MC4_RDBFL39"			 => MTU_MC4_RDBFL39,
			"MTU_MC50_RDBFL22"			 => MTU_MC50_RDBFL22,
			"MTU_MC50_RDBFL23"			 => MTU_MC50_RDBFL23,
			"MTU_MC50_RDBFL24"			 => MTU_MC50_RDBFL24,
			"MTU_MC50_RDBFL25"			 => MTU_MC50_RDBFL25,
			"MTU_MC50_RDBFL26"			 => MTU_MC50_RDBFL26,
			"MTU_MC50_RDBFL27"			 => MTU_MC50_RDBFL27,
			"MTU_MC50_RDBFL28"			 => MTU_MC50_RDBFL28,
			"MTU_MC50_RDBFL29"			 => MTU_MC50_RDBFL29,
			"MTU_MC50_RDBFL30"			 => MTU_MC50_RDBFL30,
			"MTU_MC50_RDBFL31"			 => MTU_MC50_RDBFL31,
			"MTU_MC4_RDBFL40"			 => MTU_MC4_RDBFL40,
			"MTU_MC50_RDBFL32"			 => MTU_MC50_RDBFL32,
			"MTU_MC50_RDBFL33"			 => MTU_MC50_RDBFL33,
			"MTU_MC50_RDBFL34"			 => MTU_MC50_RDBFL34,
			"MTU_MC50_RDBFL35"			 => MTU_MC50_RDBFL35,
			"MTU_MC50_RDBFL36"			 => MTU_MC50_RDBFL36,
			"MTU_MC50_RDBFL37"			 => MTU_MC50_RDBFL37,
			"MTU_MC50_RDBFL38"			 => MTU_MC50_RDBFL38,
			"MTU_MC50_RDBFL39"			 => MTU_MC50_RDBFL39,
			"MTU_MC50_RDBFL40"			 => MTU_MC50_RDBFL40,
			"MTU_MC50_RDBFL41"			 => MTU_MC50_RDBFL41,
			"MTU_MC4_RDBFL41"			 => MTU_MC4_RDBFL41,
			"MTU_MC50_RDBFL42"			 => MTU_MC50_RDBFL42,
			"MTU_MC50_RDBFL43"			 => MTU_MC50_RDBFL43,
			"MTU_MC50_RDBFL44"			 => MTU_MC50_RDBFL44,
			"MTU_MC50_RDBFL45"			 => MTU_MC50_RDBFL45,
			"MTU_MC50_RDBFL46"			 => MTU_MC50_RDBFL46,
			"MTU_MC50_RDBFL47"			 => MTU_MC50_RDBFL47,
			"MTU_MC50_RDBFL48"			 => MTU_MC50_RDBFL48,
			"MTU_MC50_RDBFL49"			 => MTU_MC50_RDBFL49,
			"MTU_MC50_RDBFL50"			 => MTU_MC50_RDBFL50,
			"MTU_MC50_RDBFL51"			 => MTU_MC50_RDBFL51,
			"MTU_MC4_RDBFL42"			 => MTU_MC4_RDBFL42,
			"MTU_MC50_RDBFL52"			 => MTU_MC50_RDBFL52,
			"MTU_MC50_RDBFL53"			 => MTU_MC50_RDBFL53,
			"MTU_MC50_RDBFL54"			 => MTU_MC50_RDBFL54,
			"MTU_MC50_RDBFL55"			 => MTU_MC50_RDBFL55,
			"MTU_MC50_RDBFL56"			 => MTU_MC50_RDBFL56,
			"MTU_MC50_RDBFL57"			 => MTU_MC50_RDBFL57,
			"MTU_MC50_RDBFL58"			 => MTU_MC50_RDBFL58,
			"MTU_MC50_RDBFL59"			 => MTU_MC50_RDBFL59,
			"MTU_MC50_RDBFL60"			 => MTU_MC50_RDBFL60,
			"MTU_MC50_RDBFL61"			 => MTU_MC50_RDBFL61,
			"MTU_MC4_RDBFL43"			 => MTU_MC4_RDBFL43,
			"MTU_MC0_MCONTROL"			 => MTU_MC0_MCONTROL,
			"MTU_MC50_RDBFL62"			 => MTU_MC50_RDBFL62,
			"MTU_MC50_RDBFL63"			 => MTU_MC50_RDBFL63,
			"MTU_MC50_RDBFL64"			 => MTU_MC50_RDBFL64,
			"MTU_MC50_RDBFL65"			 => MTU_MC50_RDBFL65,
			"MTU_MC50_RDBFL66"			 => MTU_MC50_RDBFL66,
			"MTU_MC50_ALMSRCS"			 => MTU_MC50_ALMSRCS,
			"MTU_MC50_FAULTSTS"			 => MTU_MC50_FAULTSTS,
			"MTU_MC50_ERRINFO0"			 => MTU_MC50_ERRINFO0,
			"MTU_MC50_ERRINFO1"			 => MTU_MC50_ERRINFO1,
			"MTU_MC50_ERRINFO2"			 => MTU_MC50_ERRINFO2,
			"MTU_MC4_RDBFL44"			 => MTU_MC4_RDBFL44,
			"MTU_MC50_ERRINFO3"			 => MTU_MC50_ERRINFO3,
			"MTU_MC50_ERRINFO4"			 => MTU_MC50_ERRINFO4,
			"MTU_MC51_CONFIG0"			 => MTU_MC51_CONFIG0,
			"MTU_MC51_CONFIG1"			 => MTU_MC51_CONFIG1,
			"MTU_MC51_MCONTROL"			 => MTU_MC51_MCONTROL,
			"MTU_MC51_MSTATUS"			 => MTU_MC51_MSTATUS,
			"MTU_MC51_RANGE"			 => MTU_MC51_RANGE,
			"MTU_MC51_REVID"			 => MTU_MC51_REVID,
			"MTU_MC51_ECCS"			 => MTU_MC51_ECCS,
			"MTU_MC51_ECCD"			 => MTU_MC51_ECCD,
			"MTU_MC4_RDBFL45"			 => MTU_MC4_RDBFL45,
			"MTU_MC51_ETRR0"			 => MTU_MC51_ETRR0,
			"MTU_MC51_ETRR1"			 => MTU_MC51_ETRR1,
			"MTU_MC51_ETRR2"			 => MTU_MC51_ETRR2,
			"MTU_MC51_ETRR3"			 => MTU_MC51_ETRR3,
			"MTU_MC51_ETRR4"			 => MTU_MC51_ETRR4,
			"MTU_MC51_RDBFL0"			 => MTU_MC51_RDBFL0,
			"MTU_MC51_RDBFL1"			 => MTU_MC51_RDBFL1,
			"MTU_MC51_RDBFL2"			 => MTU_MC51_RDBFL2,
			"MTU_MC51_RDBFL3"			 => MTU_MC51_RDBFL3,
			"MTU_MC51_RDBFL4"			 => MTU_MC51_RDBFL4,
			"MTU_MC4_RDBFL46"			 => MTU_MC4_RDBFL46,
			"MTU_MC51_RDBFL5"			 => MTU_MC51_RDBFL5,
			"MTU_MC51_RDBFL6"			 => MTU_MC51_RDBFL6,
			"MTU_MC51_RDBFL7"			 => MTU_MC51_RDBFL7,
			"MTU_MC51_RDBFL8"			 => MTU_MC51_RDBFL8,
			"MTU_MC51_RDBFL9"			 => MTU_MC51_RDBFL9,
			"MTU_MC51_RDBFL10"			 => MTU_MC51_RDBFL10,
			"MTU_MC51_RDBFL11"			 => MTU_MC51_RDBFL11,
			"MTU_MC51_RDBFL12"			 => MTU_MC51_RDBFL12,
			"MTU_MC51_RDBFL13"			 => MTU_MC51_RDBFL13,
			"MTU_MC51_RDBFL14"			 => MTU_MC51_RDBFL14,
			"MTU_MC4_RDBFL47"			 => MTU_MC4_RDBFL47,
			"MTU_MC51_RDBFL15"			 => MTU_MC51_RDBFL15,
			"MTU_MC51_RDBFL16"			 => MTU_MC51_RDBFL16,
			"MTU_MC51_RDBFL17"			 => MTU_MC51_RDBFL17,
			"MTU_MC51_RDBFL18"			 => MTU_MC51_RDBFL18,
			"MTU_MC51_RDBFL19"			 => MTU_MC51_RDBFL19,
			"MTU_MC51_RDBFL20"			 => MTU_MC51_RDBFL20,
			"MTU_MC51_RDBFL21"			 => MTU_MC51_RDBFL21,
			"MTU_MC51_RDBFL22"			 => MTU_MC51_RDBFL22,
			"MTU_MC51_RDBFL23"			 => MTU_MC51_RDBFL23,
			"MTU_MC51_RDBFL24"			 => MTU_MC51_RDBFL24,
			"MTU_MC4_RDBFL48"			 => MTU_MC4_RDBFL48,
			"MTU_MC51_RDBFL25"			 => MTU_MC51_RDBFL25,
			"MTU_MC51_RDBFL26"			 => MTU_MC51_RDBFL26,
			"MTU_MC51_RDBFL27"			 => MTU_MC51_RDBFL27,
			"MTU_MC51_RDBFL28"			 => MTU_MC51_RDBFL28,
			"MTU_MC51_RDBFL29"			 => MTU_MC51_RDBFL29,
			"MTU_MC51_RDBFL30"			 => MTU_MC51_RDBFL30,
			"MTU_MC51_RDBFL31"			 => MTU_MC51_RDBFL31,
			"MTU_MC51_RDBFL32"			 => MTU_MC51_RDBFL32,
			"MTU_MC51_RDBFL33"			 => MTU_MC51_RDBFL33,
			"MTU_MC51_RDBFL34"			 => MTU_MC51_RDBFL34,
			"MTU_MC4_RDBFL49"			 => MTU_MC4_RDBFL49,
			"MTU_MC51_RDBFL35"			 => MTU_MC51_RDBFL35,
			"MTU_MC51_RDBFL36"			 => MTU_MC51_RDBFL36,
			"MTU_MC51_RDBFL37"			 => MTU_MC51_RDBFL37,
			"MTU_MC51_RDBFL38"			 => MTU_MC51_RDBFL38,
			"MTU_MC51_RDBFL39"			 => MTU_MC51_RDBFL39,
			"MTU_MC51_RDBFL40"			 => MTU_MC51_RDBFL40,
			"MTU_MC51_RDBFL41"			 => MTU_MC51_RDBFL41,
			"MTU_MC51_RDBFL42"			 => MTU_MC51_RDBFL42,
			"MTU_MC51_RDBFL43"			 => MTU_MC51_RDBFL43,
			"MTU_MC51_RDBFL44"			 => MTU_MC51_RDBFL44,
			"MTU_MC4_RDBFL50"			 => MTU_MC4_RDBFL50,
			"MTU_MC51_RDBFL45"			 => MTU_MC51_RDBFL45,
			"MTU_MC51_RDBFL46"			 => MTU_MC51_RDBFL46,
			"MTU_MC51_RDBFL47"			 => MTU_MC51_RDBFL47,
			"MTU_MC51_RDBFL48"			 => MTU_MC51_RDBFL48,
			"MTU_MC51_RDBFL49"			 => MTU_MC51_RDBFL49,
			"MTU_MC51_RDBFL50"			 => MTU_MC51_RDBFL50,
			"MTU_MC51_RDBFL51"			 => MTU_MC51_RDBFL51,
			"MTU_MC51_RDBFL52"			 => MTU_MC51_RDBFL52,
			"MTU_MC51_RDBFL53"			 => MTU_MC51_RDBFL53,
			"MTU_MC51_RDBFL54"			 => MTU_MC51_RDBFL54,
			"MTU_MC4_RDBFL51"			 => MTU_MC4_RDBFL51,
			"MTU_MC51_RDBFL55"			 => MTU_MC51_RDBFL55,
			"MTU_MC51_RDBFL56"			 => MTU_MC51_RDBFL56,
			"MTU_MC51_RDBFL57"			 => MTU_MC51_RDBFL57,
			"MTU_MC51_RDBFL58"			 => MTU_MC51_RDBFL58,
			"MTU_MC51_RDBFL59"			 => MTU_MC51_RDBFL59,
			"MTU_MC51_RDBFL60"			 => MTU_MC51_RDBFL60,
			"MTU_MC51_RDBFL61"			 => MTU_MC51_RDBFL61,
			"MTU_MC51_RDBFL62"			 => MTU_MC51_RDBFL62,
			"MTU_MC51_RDBFL63"			 => MTU_MC51_RDBFL63,
			"MTU_MC51_RDBFL64"			 => MTU_MC51_RDBFL64,
			"MTU_MC4_RDBFL52"			 => MTU_MC4_RDBFL52,
			"MTU_MC51_RDBFL65"			 => MTU_MC51_RDBFL65,
			"MTU_MC51_RDBFL66"			 => MTU_MC51_RDBFL66,
			"MTU_MC51_ALMSRCS"			 => MTU_MC51_ALMSRCS,
			"MTU_MC51_FAULTSTS"			 => MTU_MC51_FAULTSTS,
			"MTU_MC51_ERRINFO0"			 => MTU_MC51_ERRINFO0,
			"MTU_MC51_ERRINFO1"			 => MTU_MC51_ERRINFO1,
			"MTU_MC51_ERRINFO2"			 => MTU_MC51_ERRINFO2,
			"MTU_MC51_ERRINFO3"			 => MTU_MC51_ERRINFO3,
			"MTU_MC51_ERRINFO4"			 => MTU_MC51_ERRINFO4,
			"MTU_MC52_CONFIG0"			 => MTU_MC52_CONFIG0,
			"MTU_MC4_RDBFL53"			 => MTU_MC4_RDBFL53,
			"MTU_MC0_MSTATUS"			 => MTU_MC0_MSTATUS,
			"MTU_MC52_CONFIG1"			 => MTU_MC52_CONFIG1,
			"MTU_MC52_MCONTROL"			 => MTU_MC52_MCONTROL,
			"MTU_MC52_MSTATUS"			 => MTU_MC52_MSTATUS,
			"MTU_MC52_RANGE"			 => MTU_MC52_RANGE,
			"MTU_MC52_REVID"			 => MTU_MC52_REVID,
			"MTU_MC52_ECCS"			 => MTU_MC52_ECCS,
			"MTU_MC52_ECCD"			 => MTU_MC52_ECCD,
			"MTU_MC52_ETRR0"			 => MTU_MC52_ETRR0,
			"MTU_MC52_ETRR1"			 => MTU_MC52_ETRR1,
			"MTU_MC52_ETRR2"			 => MTU_MC52_ETRR2,
			"MTU_MC4_RDBFL54"			 => MTU_MC4_RDBFL54,
			"MTU_MC52_ETRR3"			 => MTU_MC52_ETRR3,
			"MTU_MC52_ETRR4"			 => MTU_MC52_ETRR4,
			"MTU_MC52_RDBFL0"			 => MTU_MC52_RDBFL0,
			"MTU_MC52_RDBFL1"			 => MTU_MC52_RDBFL1,
			"MTU_MC52_RDBFL2"			 => MTU_MC52_RDBFL2,
			"MTU_MC52_RDBFL3"			 => MTU_MC52_RDBFL3,
			"MTU_MC52_RDBFL4"			 => MTU_MC52_RDBFL4,
			"MTU_MC52_RDBFL5"			 => MTU_MC52_RDBFL5,
			"MTU_MC52_RDBFL6"			 => MTU_MC52_RDBFL6,
			"MTU_MC52_RDBFL7"			 => MTU_MC52_RDBFL7,
			"MTU_MC4_RDBFL55"			 => MTU_MC4_RDBFL55,
			"MTU_MC52_RDBFL8"			 => MTU_MC52_RDBFL8,
			"MTU_MC52_RDBFL9"			 => MTU_MC52_RDBFL9,
			"MTU_MC52_RDBFL10"			 => MTU_MC52_RDBFL10,
			"MTU_MC52_RDBFL11"			 => MTU_MC52_RDBFL11,
			"MTU_MC52_RDBFL12"			 => MTU_MC52_RDBFL12,
			"MTU_MC52_RDBFL13"			 => MTU_MC52_RDBFL13,
			"MTU_MC52_RDBFL14"			 => MTU_MC52_RDBFL14,
			"MTU_MC52_RDBFL15"			 => MTU_MC52_RDBFL15,
			"MTU_MC52_RDBFL16"			 => MTU_MC52_RDBFL16,
			"MTU_MC52_RDBFL17"			 => MTU_MC52_RDBFL17,
			"MTU_MC4_RDBFL56"			 => MTU_MC4_RDBFL56,
			"MTU_MC52_RDBFL18"			 => MTU_MC52_RDBFL18,
			"MTU_MC52_RDBFL19"			 => MTU_MC52_RDBFL19,
			"MTU_MC52_RDBFL20"			 => MTU_MC52_RDBFL20,
			"MTU_MC52_RDBFL21"			 => MTU_MC52_RDBFL21,
			"MTU_MC52_RDBFL22"			 => MTU_MC52_RDBFL22,
			"MTU_MC52_RDBFL23"			 => MTU_MC52_RDBFL23,
			"MTU_MC52_RDBFL24"			 => MTU_MC52_RDBFL24,
			"MTU_MC52_RDBFL25"			 => MTU_MC52_RDBFL25,
			"MTU_MC52_RDBFL26"			 => MTU_MC52_RDBFL26,
			"MTU_MC52_RDBFL27"			 => MTU_MC52_RDBFL27,
			"MTU_MC4_RDBFL57"			 => MTU_MC4_RDBFL57,
			"MTU_MC52_RDBFL28"			 => MTU_MC52_RDBFL28,
			"MTU_MC52_RDBFL29"			 => MTU_MC52_RDBFL29,
			"MTU_MC52_RDBFL30"			 => MTU_MC52_RDBFL30,
			"MTU_MC52_RDBFL31"			 => MTU_MC52_RDBFL31,
			"MTU_MC52_RDBFL32"			 => MTU_MC52_RDBFL32,
			"MTU_MC52_RDBFL33"			 => MTU_MC52_RDBFL33,
			"MTU_MC52_RDBFL34"			 => MTU_MC52_RDBFL34,
			"MTU_MC52_RDBFL35"			 => MTU_MC52_RDBFL35,
			"MTU_MC52_RDBFL36"			 => MTU_MC52_RDBFL36,
			"MTU_MC52_RDBFL37"			 => MTU_MC52_RDBFL37,
			"MTU_MC4_RDBFL58"			 => MTU_MC4_RDBFL58,
			"MTU_MC52_RDBFL38"			 => MTU_MC52_RDBFL38,
			"MTU_MC52_RDBFL39"			 => MTU_MC52_RDBFL39,
			"MTU_MC52_RDBFL40"			 => MTU_MC52_RDBFL40,
			"MTU_MC52_RDBFL41"			 => MTU_MC52_RDBFL41,
			"MTU_MC52_RDBFL42"			 => MTU_MC52_RDBFL42,
			"MTU_MC52_RDBFL43"			 => MTU_MC52_RDBFL43,
			"MTU_MC52_RDBFL44"			 => MTU_MC52_RDBFL44,
			"MTU_MC52_RDBFL45"			 => MTU_MC52_RDBFL45,
			"MTU_MC52_RDBFL46"			 => MTU_MC52_RDBFL46,
			"MTU_MC52_RDBFL47"			 => MTU_MC52_RDBFL47,
			"MTU_MC4_RDBFL59"			 => MTU_MC4_RDBFL59,
			"MTU_MC52_RDBFL48"			 => MTU_MC52_RDBFL48,
			"MTU_MC52_RDBFL49"			 => MTU_MC52_RDBFL49,
			"MTU_MC52_RDBFL50"			 => MTU_MC52_RDBFL50,
			"MTU_MC52_RDBFL51"			 => MTU_MC52_RDBFL51,
			"MTU_MC52_RDBFL52"			 => MTU_MC52_RDBFL52,
			"MTU_MC52_RDBFL53"			 => MTU_MC52_RDBFL53,
			"MTU_MC52_RDBFL54"			 => MTU_MC52_RDBFL54,
			"MTU_MC52_RDBFL55"			 => MTU_MC52_RDBFL55,
			"MTU_MC52_RDBFL56"			 => MTU_MC52_RDBFL56,
			"MTU_MC52_RDBFL57"			 => MTU_MC52_RDBFL57,
			"MTU_MC4_RDBFL60"			 => MTU_MC4_RDBFL60,
			"MTU_MC52_RDBFL58"			 => MTU_MC52_RDBFL58,
			"MTU_MC52_RDBFL59"			 => MTU_MC52_RDBFL59,
			"MTU_MC52_RDBFL60"			 => MTU_MC52_RDBFL60,
			"MTU_MC52_RDBFL61"			 => MTU_MC52_RDBFL61,
			"MTU_MC52_RDBFL62"			 => MTU_MC52_RDBFL62,
			"MTU_MC52_RDBFL63"			 => MTU_MC52_RDBFL63,
			"MTU_MC52_RDBFL64"			 => MTU_MC52_RDBFL64,
			"MTU_MC52_RDBFL65"			 => MTU_MC52_RDBFL65,
			"MTU_MC52_RDBFL66"			 => MTU_MC52_RDBFL66,
			"MTU_MC52_ALMSRCS"			 => MTU_MC52_ALMSRCS,
			"MTU_MC4_RDBFL61"			 => MTU_MC4_RDBFL61,
			"MTU_MC52_FAULTSTS"			 => MTU_MC52_FAULTSTS,
			"MTU_MC52_ERRINFO0"			 => MTU_MC52_ERRINFO0,
			"MTU_MC52_ERRINFO1"			 => MTU_MC52_ERRINFO1,
			"MTU_MC52_ERRINFO2"			 => MTU_MC52_ERRINFO2,
			"MTU_MC52_ERRINFO3"			 => MTU_MC52_ERRINFO3,
			"MTU_MC52_ERRINFO4"			 => MTU_MC52_ERRINFO4,
			"MTU_MC53_CONFIG0"			 => MTU_MC53_CONFIG0,
			"MTU_MC53_CONFIG1"			 => MTU_MC53_CONFIG1,
			"MTU_MC53_MCONTROL"			 => MTU_MC53_MCONTROL,
			"MTU_MC53_MSTATUS"			 => MTU_MC53_MSTATUS,
			"MTU_MC4_RDBFL62"			 => MTU_MC4_RDBFL62,
			"MTU_MC53_RANGE"			 => MTU_MC53_RANGE,
			"MTU_MC53_REVID"			 => MTU_MC53_REVID,
			"MTU_MC53_ECCS"			 => MTU_MC53_ECCS,
			"MTU_MC53_ECCD"			 => MTU_MC53_ECCD,
			"MTU_MC53_ETRR0"			 => MTU_MC53_ETRR0,
			"MTU_MC53_ETRR1"			 => MTU_MC53_ETRR1,
			"MTU_MC53_ETRR2"			 => MTU_MC53_ETRR2,
			"MTU_MC53_ETRR3"			 => MTU_MC53_ETRR3,
			"MTU_MC53_ETRR4"			 => MTU_MC53_ETRR4,
			"MTU_MC53_RDBFL0"			 => MTU_MC53_RDBFL0,
			"MTU_MC4_RDBFL63"			 => MTU_MC4_RDBFL63,
			"MTU_MC0_RANGE"			 => MTU_MC0_RANGE,
			"MTU_MC53_RDBFL1"			 => MTU_MC53_RDBFL1,
			"MTU_MC53_RDBFL2"			 => MTU_MC53_RDBFL2,
			"MTU_MC53_RDBFL3"			 => MTU_MC53_RDBFL3,
			"MTU_MC53_RDBFL4"			 => MTU_MC53_RDBFL4,
			"MTU_MC53_RDBFL5"			 => MTU_MC53_RDBFL5,
			"MTU_MC53_RDBFL6"			 => MTU_MC53_RDBFL6,
			"MTU_MC53_RDBFL7"			 => MTU_MC53_RDBFL7,
			"MTU_MC53_RDBFL8"			 => MTU_MC53_RDBFL8,
			"MTU_MC53_RDBFL9"			 => MTU_MC53_RDBFL9,
			"MTU_MC53_RDBFL10"			 => MTU_MC53_RDBFL10,
			"MTU_MC4_RDBFL64"			 => MTU_MC4_RDBFL64,
			"MTU_MC53_RDBFL11"			 => MTU_MC53_RDBFL11,
			"MTU_MC53_RDBFL12"			 => MTU_MC53_RDBFL12,
			"MTU_MC53_RDBFL13"			 => MTU_MC53_RDBFL13,
			"MTU_MC53_RDBFL14"			 => MTU_MC53_RDBFL14,
			"MTU_MC53_RDBFL15"			 => MTU_MC53_RDBFL15,
			"MTU_MC53_RDBFL16"			 => MTU_MC53_RDBFL16,
			"MTU_MC53_RDBFL17"			 => MTU_MC53_RDBFL17,
			"MTU_MC53_RDBFL18"			 => MTU_MC53_RDBFL18,
			"MTU_MC53_RDBFL19"			 => MTU_MC53_RDBFL19,
			"MTU_MC53_RDBFL20"			 => MTU_MC53_RDBFL20,
			"MTU_MC4_RDBFL65"			 => MTU_MC4_RDBFL65,
			"MTU_MC53_RDBFL21"			 => MTU_MC53_RDBFL21,
			"MTU_MC53_RDBFL22"			 => MTU_MC53_RDBFL22,
			"MTU_MC53_RDBFL23"			 => MTU_MC53_RDBFL23,
			"MTU_MC53_RDBFL24"			 => MTU_MC53_RDBFL24,
			"MTU_MC53_RDBFL25"			 => MTU_MC53_RDBFL25,
			"MTU_MC53_RDBFL26"			 => MTU_MC53_RDBFL26,
			"MTU_MC53_RDBFL27"			 => MTU_MC53_RDBFL27,
			"MTU_MC53_RDBFL28"			 => MTU_MC53_RDBFL28,
			"MTU_MC53_RDBFL29"			 => MTU_MC53_RDBFL29,
			"MTU_MC53_RDBFL30"			 => MTU_MC53_RDBFL30,
			"MTU_MC4_RDBFL66"			 => MTU_MC4_RDBFL66,
			"MTU_MC53_RDBFL31"			 => MTU_MC53_RDBFL31,
			"MTU_MC53_RDBFL32"			 => MTU_MC53_RDBFL32,
			"MTU_MC53_RDBFL33"			 => MTU_MC53_RDBFL33,
			"MTU_MC53_RDBFL34"			 => MTU_MC53_RDBFL34,
			"MTU_MC53_RDBFL35"			 => MTU_MC53_RDBFL35,
			"MTU_MC53_RDBFL36"			 => MTU_MC53_RDBFL36,
			"MTU_MC53_RDBFL37"			 => MTU_MC53_RDBFL37,
			"MTU_MC53_RDBFL38"			 => MTU_MC53_RDBFL38,
			"MTU_MC53_RDBFL39"			 => MTU_MC53_RDBFL39,
			"MTU_MC53_RDBFL40"			 => MTU_MC53_RDBFL40,
			"MTU_MC4_ALMSRCS"			 => MTU_MC4_ALMSRCS,
			"MTU_MC53_RDBFL41"			 => MTU_MC53_RDBFL41,
			"MTU_MC53_RDBFL42"			 => MTU_MC53_RDBFL42,
			"MTU_MC53_RDBFL43"			 => MTU_MC53_RDBFL43,
			"MTU_MC53_RDBFL44"			 => MTU_MC53_RDBFL44,
			"MTU_MC53_RDBFL45"			 => MTU_MC53_RDBFL45,
			"MTU_MC53_RDBFL46"			 => MTU_MC53_RDBFL46,
			"MTU_MC53_RDBFL47"			 => MTU_MC53_RDBFL47,
			"MTU_MC53_RDBFL48"			 => MTU_MC53_RDBFL48,
			"MTU_MC53_RDBFL49"			 => MTU_MC53_RDBFL49,
			"MTU_MC53_RDBFL50"			 => MTU_MC53_RDBFL50,
			"MTU_MC4_FAULTSTS"			 => MTU_MC4_FAULTSTS,
			"MTU_MC53_RDBFL51"			 => MTU_MC53_RDBFL51,
			"MTU_MC53_RDBFL52"			 => MTU_MC53_RDBFL52,
			"MTU_MC53_RDBFL53"			 => MTU_MC53_RDBFL53,
			"MTU_MC53_RDBFL54"			 => MTU_MC53_RDBFL54,
			"MTU_MC53_RDBFL55"			 => MTU_MC53_RDBFL55,
			"MTU_MC53_RDBFL56"			 => MTU_MC53_RDBFL56,
			"MTU_MC53_RDBFL57"			 => MTU_MC53_RDBFL57,
			"MTU_MC53_RDBFL58"			 => MTU_MC53_RDBFL58,
			"MTU_MC53_RDBFL59"			 => MTU_MC53_RDBFL59,
			"MTU_MC53_RDBFL60"			 => MTU_MC53_RDBFL60,
			"MTU_MC4_ERRINFO0"			 => MTU_MC4_ERRINFO0,
			"MTU_MC53_RDBFL61"			 => MTU_MC53_RDBFL61,
			"MTU_MC53_RDBFL62"			 => MTU_MC53_RDBFL62,
			"MTU_MC53_RDBFL63"			 => MTU_MC53_RDBFL63,
			"MTU_MC53_RDBFL64"			 => MTU_MC53_RDBFL64,
			"MTU_MC53_RDBFL65"			 => MTU_MC53_RDBFL65,
			"MTU_MC53_RDBFL66"			 => MTU_MC53_RDBFL66,
			"MTU_MC53_ALMSRCS"			 => MTU_MC53_ALMSRCS,
			"MTU_MC53_FAULTSTS"			 => MTU_MC53_FAULTSTS,
			"MTU_MC53_ERRINFO0"			 => MTU_MC53_ERRINFO0,
			"MTU_MC53_ERRINFO1"			 => MTU_MC53_ERRINFO1,
			"MTU_MC4_ERRINFO1"			 => MTU_MC4_ERRINFO1,
			"MTU_MC53_ERRINFO2"			 => MTU_MC53_ERRINFO2,
			"MTU_MC53_ERRINFO3"			 => MTU_MC53_ERRINFO3,
			"MTU_MC53_ERRINFO4"			 => MTU_MC53_ERRINFO4,
			"MTU_MC54_CONFIG0"			 => MTU_MC54_CONFIG0,
			"MTU_MC54_CONFIG1"			 => MTU_MC54_CONFIG1,
			"MTU_MC54_MCONTROL"			 => MTU_MC54_MCONTROL,
			"MTU_MC54_MSTATUS"			 => MTU_MC54_MSTATUS,
			"MTU_MC54_RANGE"			 => MTU_MC54_RANGE,
			"MTU_MC54_REVID"			 => MTU_MC54_REVID,
			"MTU_MC54_ECCS"			 => MTU_MC54_ECCS,
			"MTU_MC4_ERRINFO2"			 => MTU_MC4_ERRINFO2,
			"MTU_MC54_ECCD"			 => MTU_MC54_ECCD,
			"MTU_MC54_ETRR0"			 => MTU_MC54_ETRR0,
			"MTU_MC54_ETRR1"			 => MTU_MC54_ETRR1,
			"MTU_MC54_ETRR2"			 => MTU_MC54_ETRR2,
			"MTU_MC54_ETRR3"			 => MTU_MC54_ETRR3,
			"MTU_MC54_ETRR4"			 => MTU_MC54_ETRR4,
			"MTU_MC54_RDBFL0"			 => MTU_MC54_RDBFL0,
			"MTU_MC54_RDBFL1"			 => MTU_MC54_RDBFL1,
			"MTU_MC54_RDBFL2"			 => MTU_MC54_RDBFL2,
			"MTU_MC54_RDBFL3"			 => MTU_MC54_RDBFL3,
			"MTU_MC4_ERRINFO3"			 => MTU_MC4_ERRINFO3,
			"MTU_MC54_RDBFL4"			 => MTU_MC54_RDBFL4,
			"MTU_MC54_RDBFL5"			 => MTU_MC54_RDBFL5,
			"MTU_MC54_RDBFL6"			 => MTU_MC54_RDBFL6,
			"MTU_MC54_RDBFL7"			 => MTU_MC54_RDBFL7,
			"MTU_MC54_RDBFL8"			 => MTU_MC54_RDBFL8,
			"MTU_MC54_RDBFL9"			 => MTU_MC54_RDBFL9,
			"MTU_MC54_RDBFL10"			 => MTU_MC54_RDBFL10,
			"MTU_MC54_RDBFL11"			 => MTU_MC54_RDBFL11,
			"MTU_MC54_RDBFL12"			 => MTU_MC54_RDBFL12,
			"MTU_MC54_RDBFL13"			 => MTU_MC54_RDBFL13,
			"MTU_MC4_ERRINFO4"			 => MTU_MC4_ERRINFO4,
			"MTU_MC0_REVID"			 => MTU_MC0_REVID,
			"MTU_MC54_RDBFL14"			 => MTU_MC54_RDBFL14,
			"MTU_MC54_RDBFL15"			 => MTU_MC54_RDBFL15,
			"MTU_MC54_RDBFL16"			 => MTU_MC54_RDBFL16,
			"MTU_MC54_RDBFL17"			 => MTU_MC54_RDBFL17,
			"MTU_MC54_RDBFL18"			 => MTU_MC54_RDBFL18,
			"MTU_MC54_RDBFL19"			 => MTU_MC54_RDBFL19,
			"MTU_MC54_RDBFL20"			 => MTU_MC54_RDBFL20,
			"MTU_MC54_RDBFL21"			 => MTU_MC54_RDBFL21,
			"MTU_MC54_RDBFL22"			 => MTU_MC54_RDBFL22,
			"MTU_MC54_RDBFL23"			 => MTU_MC54_RDBFL23,
			"MTU_MC5_CONFIG0"			 => MTU_MC5_CONFIG0,
			"MTU_MC54_RDBFL24"			 => MTU_MC54_RDBFL24,
			"MTU_MC54_RDBFL25"			 => MTU_MC54_RDBFL25,
			"MTU_MC54_RDBFL26"			 => MTU_MC54_RDBFL26,
			"MTU_MC54_RDBFL27"			 => MTU_MC54_RDBFL27,
			"MTU_MC54_RDBFL28"			 => MTU_MC54_RDBFL28,
			"MTU_MC54_RDBFL29"			 => MTU_MC54_RDBFL29,
			"MTU_MC54_RDBFL30"			 => MTU_MC54_RDBFL30,
			"MTU_MC54_RDBFL31"			 => MTU_MC54_RDBFL31,
			"MTU_MC54_RDBFL32"			 => MTU_MC54_RDBFL32,
			"MTU_MC54_RDBFL33"			 => MTU_MC54_RDBFL33,
			"MTU_MC5_CONFIG1"			 => MTU_MC5_CONFIG1,
			"MTU_MC54_RDBFL34"			 => MTU_MC54_RDBFL34,
			"MTU_MC54_RDBFL35"			 => MTU_MC54_RDBFL35,
			"MTU_MC54_RDBFL36"			 => MTU_MC54_RDBFL36,
			"MTU_MC54_RDBFL37"			 => MTU_MC54_RDBFL37,
			"MTU_MC54_RDBFL38"			 => MTU_MC54_RDBFL38,
			"MTU_MC54_RDBFL39"			 => MTU_MC54_RDBFL39,
			"MTU_MC54_RDBFL40"			 => MTU_MC54_RDBFL40,
			"MTU_MC54_RDBFL41"			 => MTU_MC54_RDBFL41,
			"MTU_MC54_RDBFL42"			 => MTU_MC54_RDBFL42,
			"MTU_MC54_RDBFL43"			 => MTU_MC54_RDBFL43,
			"MTU_MC5_MCONTROL"			 => MTU_MC5_MCONTROL,
			"MTU_MC54_RDBFL44"			 => MTU_MC54_RDBFL44,
			"MTU_MC54_RDBFL45"			 => MTU_MC54_RDBFL45,
			"MTU_MC54_RDBFL46"			 => MTU_MC54_RDBFL46,
			"MTU_MC54_RDBFL47"			 => MTU_MC54_RDBFL47,
			"MTU_MC54_RDBFL48"			 => MTU_MC54_RDBFL48,
			"MTU_MC54_RDBFL49"			 => MTU_MC54_RDBFL49,
			"MTU_MC54_RDBFL50"			 => MTU_MC54_RDBFL50,
			"MTU_MC54_RDBFL51"			 => MTU_MC54_RDBFL51,
			"MTU_MC54_RDBFL52"			 => MTU_MC54_RDBFL52,
			"MTU_MC54_RDBFL53"			 => MTU_MC54_RDBFL53,
			"MTU_MC5_MSTATUS"			 => MTU_MC5_MSTATUS,
			"MTU_MC54_RDBFL54"			 => MTU_MC54_RDBFL54,
			"MTU_MC54_RDBFL55"			 => MTU_MC54_RDBFL55,
			"MTU_MC54_RDBFL56"			 => MTU_MC54_RDBFL56,
			"MTU_MC54_RDBFL57"			 => MTU_MC54_RDBFL57,
			"MTU_MC54_RDBFL58"			 => MTU_MC54_RDBFL58,
			"MTU_MC54_RDBFL59"			 => MTU_MC54_RDBFL59,
			"MTU_MC54_RDBFL60"			 => MTU_MC54_RDBFL60,
			"MTU_MC54_RDBFL61"			 => MTU_MC54_RDBFL61,
			"MTU_MC54_RDBFL62"			 => MTU_MC54_RDBFL62,
			"MTU_MC54_RDBFL63"			 => MTU_MC54_RDBFL63,
			"MTU_MC5_RANGE"			 => MTU_MC5_RANGE,
			"MTU_MC54_RDBFL64"			 => MTU_MC54_RDBFL64,
			"MTU_MC54_RDBFL65"			 => MTU_MC54_RDBFL65,
			"MTU_MC54_RDBFL66"			 => MTU_MC54_RDBFL66,
			"MTU_MC54_ALMSRCS"			 => MTU_MC54_ALMSRCS,
			"MTU_MC54_FAULTSTS"			 => MTU_MC54_FAULTSTS,
			"MTU_MC54_ERRINFO0"			 => MTU_MC54_ERRINFO0,
			"MTU_MC54_ERRINFO1"			 => MTU_MC54_ERRINFO1,
			"MTU_MC54_ERRINFO2"			 => MTU_MC54_ERRINFO2,
			"MTU_MC54_ERRINFO3"			 => MTU_MC54_ERRINFO3,
			"MTU_MC54_ERRINFO4"			 => MTU_MC54_ERRINFO4,
			"MTU_MC5_REVID"			 => MTU_MC5_REVID,
			"MTU_MC55_CONFIG0"			 => MTU_MC55_CONFIG0,
			"MTU_MC55_CONFIG1"			 => MTU_MC55_CONFIG1,
			"MTU_MC55_MCONTROL"			 => MTU_MC55_MCONTROL,
			"MTU_MC55_MSTATUS"			 => MTU_MC55_MSTATUS,
			"MTU_MC55_RANGE"			 => MTU_MC55_RANGE,
			"MTU_MC55_REVID"			 => MTU_MC55_REVID,
			"MTU_MC55_ECCS"			 => MTU_MC55_ECCS,
			"MTU_MC55_ECCD"			 => MTU_MC55_ECCD,
			"MTU_MC55_ETRR0"			 => MTU_MC55_ETRR0,
			"MTU_MC55_ETRR1"			 => MTU_MC55_ETRR1,
			"MTU_MC5_ECCS"			 => MTU_MC5_ECCS,
			"MTU_MC55_ETRR2"			 => MTU_MC55_ETRR2,
			"MTU_MC55_ETRR3"			 => MTU_MC55_ETRR3,
			"MTU_MC55_ETRR4"			 => MTU_MC55_ETRR4,
			"MTU_MC55_RDBFL0"			 => MTU_MC55_RDBFL0,
			"MTU_MC55_RDBFL1"			 => MTU_MC55_RDBFL1,
			"MTU_MC55_RDBFL2"			 => MTU_MC55_RDBFL2,
			"MTU_MC55_RDBFL3"			 => MTU_MC55_RDBFL3,
			"MTU_MC55_RDBFL4"			 => MTU_MC55_RDBFL4,
			"MTU_MC55_RDBFL5"			 => MTU_MC55_RDBFL5,
			"MTU_MC55_RDBFL6"			 => MTU_MC55_RDBFL6,
			"MTU_MC5_ECCD"			 => MTU_MC5_ECCD,
			"MTU_MC55_RDBFL7"			 => MTU_MC55_RDBFL7,
			"MTU_MC55_RDBFL8"			 => MTU_MC55_RDBFL8,
			"MTU_MC55_RDBFL9"			 => MTU_MC55_RDBFL9,
			"MTU_MC55_RDBFL10"			 => MTU_MC55_RDBFL10,
			"MTU_MC55_RDBFL11"			 => MTU_MC55_RDBFL11,
			"MTU_MC55_RDBFL12"			 => MTU_MC55_RDBFL12,
			"MTU_MC55_RDBFL13"			 => MTU_MC55_RDBFL13,
			"MTU_MC55_RDBFL14"			 => MTU_MC55_RDBFL14,
			"MTU_MC55_RDBFL15"			 => MTU_MC55_RDBFL15,
			"MTU_MC55_RDBFL16"			 => MTU_MC55_RDBFL16,
			"MTU_MC5_ETRR0"			 => MTU_MC5_ETRR0,
			"MTU_MC55_RDBFL17"			 => MTU_MC55_RDBFL17,
			"MTU_MC55_RDBFL18"			 => MTU_MC55_RDBFL18,
			"MTU_MC55_RDBFL19"			 => MTU_MC55_RDBFL19,
			"MTU_MC55_RDBFL20"			 => MTU_MC55_RDBFL20,
			"MTU_MC55_RDBFL21"			 => MTU_MC55_RDBFL21,
			"MTU_MC55_RDBFL22"			 => MTU_MC55_RDBFL22,
			"MTU_MC55_RDBFL23"			 => MTU_MC55_RDBFL23,
			"MTU_MC55_RDBFL24"			 => MTU_MC55_RDBFL24,
			"MTU_MC55_RDBFL25"			 => MTU_MC55_RDBFL25,
			"MTU_MC55_RDBFL26"			 => MTU_MC55_RDBFL26,
			"MTU_MC5_ETRR1"			 => MTU_MC5_ETRR1,
			"MTU_MC0_ECCS"			 => MTU_MC0_ECCS,
			"MTU_MC55_RDBFL27"			 => MTU_MC55_RDBFL27,
			"MTU_MC55_RDBFL28"			 => MTU_MC55_RDBFL28,
			"MTU_MC55_RDBFL29"			 => MTU_MC55_RDBFL29,
			"MTU_MC55_RDBFL30"			 => MTU_MC55_RDBFL30,
			"MTU_MC55_RDBFL31"			 => MTU_MC55_RDBFL31,
			"MTU_MC55_RDBFL32"			 => MTU_MC55_RDBFL32,
			"MTU_MC55_RDBFL33"			 => MTU_MC55_RDBFL33,
			"MTU_MC55_RDBFL34"			 => MTU_MC55_RDBFL34,
			"MTU_MC55_RDBFL35"			 => MTU_MC55_RDBFL35,
			"MTU_MC55_RDBFL36"			 => MTU_MC55_RDBFL36,
			"MTU_MC5_ETRR2"			 => MTU_MC5_ETRR2,
			"MTU_MC55_RDBFL37"			 => MTU_MC55_RDBFL37,
			"MTU_MC55_RDBFL38"			 => MTU_MC55_RDBFL38,
			"MTU_MC55_RDBFL39"			 => MTU_MC55_RDBFL39,
			"MTU_MC55_RDBFL40"			 => MTU_MC55_RDBFL40,
			"MTU_MC55_RDBFL41"			 => MTU_MC55_RDBFL41,
			"MTU_MC55_RDBFL42"			 => MTU_MC55_RDBFL42,
			"MTU_MC55_RDBFL43"			 => MTU_MC55_RDBFL43,
			"MTU_MC55_RDBFL44"			 => MTU_MC55_RDBFL44,
			"MTU_MC55_RDBFL45"			 => MTU_MC55_RDBFL45,
			"MTU_MC55_RDBFL46"			 => MTU_MC55_RDBFL46,
			"MTU_MC5_ETRR3"			 => MTU_MC5_ETRR3,
			"MTU_MC55_RDBFL47"			 => MTU_MC55_RDBFL47,
			"MTU_MC55_RDBFL48"			 => MTU_MC55_RDBFL48,
			"MTU_MC55_RDBFL49"			 => MTU_MC55_RDBFL49,
			"MTU_MC55_RDBFL50"			 => MTU_MC55_RDBFL50,
			"MTU_MC55_RDBFL51"			 => MTU_MC55_RDBFL51,
			"MTU_MC55_RDBFL52"			 => MTU_MC55_RDBFL52,
			"MTU_MC55_RDBFL53"			 => MTU_MC55_RDBFL53,
			"MTU_MC55_RDBFL54"			 => MTU_MC55_RDBFL54,
			"MTU_MC55_RDBFL55"			 => MTU_MC55_RDBFL55,
			"MTU_MC55_RDBFL56"			 => MTU_MC55_RDBFL56,
			"MTU_MC5_ETRR4"			 => MTU_MC5_ETRR4,
			"MTU_MC55_RDBFL57"			 => MTU_MC55_RDBFL57,
			"MTU_MC55_RDBFL58"			 => MTU_MC55_RDBFL58,
			"MTU_MC55_RDBFL59"			 => MTU_MC55_RDBFL59,
			"MTU_MC55_RDBFL60"			 => MTU_MC55_RDBFL60,
			"MTU_MC55_RDBFL61"			 => MTU_MC55_RDBFL61,
			"MTU_MC55_RDBFL62"			 => MTU_MC55_RDBFL62,
			"MTU_MC55_RDBFL63"			 => MTU_MC55_RDBFL63,
			"MTU_MC55_RDBFL64"			 => MTU_MC55_RDBFL64,
			"MTU_MC55_RDBFL65"			 => MTU_MC55_RDBFL65,
			"MTU_MC55_RDBFL66"			 => MTU_MC55_RDBFL66,
			"MTU_MC5_RDBFL0"			 => MTU_MC5_RDBFL0,
			"MTU_MC55_ALMSRCS"			 => MTU_MC55_ALMSRCS,
			"MTU_MC55_FAULTSTS"			 => MTU_MC55_FAULTSTS,
			"MTU_MC55_ERRINFO0"			 => MTU_MC55_ERRINFO0,
			"MTU_MC55_ERRINFO1"			 => MTU_MC55_ERRINFO1,
			"MTU_MC55_ERRINFO2"			 => MTU_MC55_ERRINFO2,
			"MTU_MC55_ERRINFO3"			 => MTU_MC55_ERRINFO3,
			"MTU_MC55_ERRINFO4"			 => MTU_MC55_ERRINFO4,
			"MTU_MC56_CONFIG0"			 => MTU_MC56_CONFIG0,
			"MTU_MC56_CONFIG1"			 => MTU_MC56_CONFIG1,
			"MTU_MC56_MCONTROL"			 => MTU_MC56_MCONTROL,
			"MTU_MC5_RDBFL1"			 => MTU_MC5_RDBFL1,
			"MTU_MC56_MSTATUS"			 => MTU_MC56_MSTATUS,
			"MTU_MC56_RANGE"			 => MTU_MC56_RANGE,
			"MTU_MC56_REVID"			 => MTU_MC56_REVID,
			"MTU_MC56_ECCS"			 => MTU_MC56_ECCS,
			"MTU_MC56_ECCD"			 => MTU_MC56_ECCD,
			"MTU_MC56_ETRR0"			 => MTU_MC56_ETRR0,
			"MTU_MC56_ETRR1"			 => MTU_MC56_ETRR1,
			"MTU_MC56_ETRR2"			 => MTU_MC56_ETRR2,
			"MTU_MC56_ETRR3"			 => MTU_MC56_ETRR3,
			"MTU_MC56_ETRR4"			 => MTU_MC56_ETRR4,
			"MTU_MC5_RDBFL2"			 => MTU_MC5_RDBFL2,
			"MTU_MC56_RDBFL0"			 => MTU_MC56_RDBFL0,
			"MTU_MC56_RDBFL1"			 => MTU_MC56_RDBFL1,
			"MTU_MC56_RDBFL2"			 => MTU_MC56_RDBFL2,
			"MTU_MC56_RDBFL3"			 => MTU_MC56_RDBFL3,
			"MTU_MC56_RDBFL4"			 => MTU_MC56_RDBFL4,
			"MTU_MC56_RDBFL5"			 => MTU_MC56_RDBFL5,
			"MTU_MC56_RDBFL6"			 => MTU_MC56_RDBFL6,
			"MTU_MC56_RDBFL7"			 => MTU_MC56_RDBFL7,
			"MTU_MC56_RDBFL8"			 => MTU_MC56_RDBFL8,
			"MTU_MC56_RDBFL9"			 => MTU_MC56_RDBFL9,
			"MTU_MC5_RDBFL3"			 => MTU_MC5_RDBFL3,
			"MTU_MC56_RDBFL10"			 => MTU_MC56_RDBFL10,
			"MTU_MC56_RDBFL11"			 => MTU_MC56_RDBFL11,
			"MTU_MC56_RDBFL12"			 => MTU_MC56_RDBFL12,
			"MTU_MC56_RDBFL13"			 => MTU_MC56_RDBFL13,
			"MTU_MC56_RDBFL14"			 => MTU_MC56_RDBFL14,
			"MTU_MC56_RDBFL15"			 => MTU_MC56_RDBFL15,
			"MTU_MC56_RDBFL16"			 => MTU_MC56_RDBFL16,
			"MTU_MC56_RDBFL17"			 => MTU_MC56_RDBFL17,
			"MTU_MC56_RDBFL18"			 => MTU_MC56_RDBFL18,
			"MTU_MC56_RDBFL19"			 => MTU_MC56_RDBFL19,
			"MTU_MC5_RDBFL4"			 => MTU_MC5_RDBFL4,
			"MTU_MC56_RDBFL20"			 => MTU_MC56_RDBFL20,
			"MTU_MC56_RDBFL21"			 => MTU_MC56_RDBFL21,
			"MTU_MC56_RDBFL22"			 => MTU_MC56_RDBFL22,
			"MTU_MC56_RDBFL23"			 => MTU_MC56_RDBFL23,
			"MTU_MC56_RDBFL24"			 => MTU_MC56_RDBFL24,
			"MTU_MC56_RDBFL25"			 => MTU_MC56_RDBFL25,
			"MTU_MC56_RDBFL26"			 => MTU_MC56_RDBFL26,
			"MTU_MC56_RDBFL27"			 => MTU_MC56_RDBFL27,
			"MTU_MC56_RDBFL28"			 => MTU_MC56_RDBFL28,
			"MTU_MC56_RDBFL29"			 => MTU_MC56_RDBFL29,
			"MTU_MC5_RDBFL5"			 => MTU_MC5_RDBFL5,
			"MTU_MC56_RDBFL30"			 => MTU_MC56_RDBFL30,
			"MTU_MC56_RDBFL31"			 => MTU_MC56_RDBFL31,
			"MTU_MC56_RDBFL32"			 => MTU_MC56_RDBFL32,
			"MTU_MC56_RDBFL33"			 => MTU_MC56_RDBFL33,
			"MTU_MC56_RDBFL34"			 => MTU_MC56_RDBFL34,
			"MTU_MC56_RDBFL35"			 => MTU_MC56_RDBFL35,
			"MTU_MC56_RDBFL36"			 => MTU_MC56_RDBFL36,
			"MTU_MC56_RDBFL37"			 => MTU_MC56_RDBFL37,
			"MTU_MC56_RDBFL38"			 => MTU_MC56_RDBFL38,
			"MTU_MC56_RDBFL39"			 => MTU_MC56_RDBFL39,
			"MTU_MC5_RDBFL6"			 => MTU_MC5_RDBFL6,
			"MTU_MC0_ECCD"			 => MTU_MC0_ECCD,
			"MTU_MC56_RDBFL40"			 => MTU_MC56_RDBFL40,
			"MTU_MC56_RDBFL41"			 => MTU_MC56_RDBFL41,
			"MTU_MC56_RDBFL42"			 => MTU_MC56_RDBFL42,
			"MTU_MC56_RDBFL43"			 => MTU_MC56_RDBFL43,
			"MTU_MC56_RDBFL44"			 => MTU_MC56_RDBFL44,
			"MTU_MC56_RDBFL45"			 => MTU_MC56_RDBFL45,
			"MTU_MC56_RDBFL46"			 => MTU_MC56_RDBFL46,
			"MTU_MC56_RDBFL47"			 => MTU_MC56_RDBFL47,
			"MTU_MC56_RDBFL48"			 => MTU_MC56_RDBFL48,
			"MTU_MC56_RDBFL49"			 => MTU_MC56_RDBFL49,
			"MTU_MC5_RDBFL7"			 => MTU_MC5_RDBFL7,
			"MTU_MC56_RDBFL50"			 => MTU_MC56_RDBFL50,
			"MTU_MC56_RDBFL51"			 => MTU_MC56_RDBFL51,
			"MTU_MC56_RDBFL52"			 => MTU_MC56_RDBFL52,
			"MTU_MC56_RDBFL53"			 => MTU_MC56_RDBFL53,
			"MTU_MC56_RDBFL54"			 => MTU_MC56_RDBFL54,
			"MTU_MC56_RDBFL55"			 => MTU_MC56_RDBFL55,
			"MTU_MC56_RDBFL56"			 => MTU_MC56_RDBFL56,
			"MTU_MC56_RDBFL57"			 => MTU_MC56_RDBFL57,
			"MTU_MC56_RDBFL58"			 => MTU_MC56_RDBFL58,
			"MTU_MC56_RDBFL59"			 => MTU_MC56_RDBFL59,
			"MTU_MC5_RDBFL8"			 => MTU_MC5_RDBFL8,
			"MTU_MC56_RDBFL60"			 => MTU_MC56_RDBFL60,
			"MTU_MC56_RDBFL61"			 => MTU_MC56_RDBFL61,
			"MTU_MC56_RDBFL62"			 => MTU_MC56_RDBFL62,
			"MTU_MC56_RDBFL63"			 => MTU_MC56_RDBFL63,
			"MTU_MC56_RDBFL64"			 => MTU_MC56_RDBFL64,
			"MTU_MC56_RDBFL65"			 => MTU_MC56_RDBFL65,
			"MTU_MC56_RDBFL66"			 => MTU_MC56_RDBFL66,
			"MTU_MC56_ALMSRCS"			 => MTU_MC56_ALMSRCS,
			"MTU_MC56_FAULTSTS"			 => MTU_MC56_FAULTSTS,
			"MTU_MC56_ERRINFO0"			 => MTU_MC56_ERRINFO0,
			"MTU_MC5_RDBFL9"			 => MTU_MC5_RDBFL9,
			"MTU_MC56_ERRINFO1"			 => MTU_MC56_ERRINFO1,
			"MTU_MC56_ERRINFO2"			 => MTU_MC56_ERRINFO2,
			"MTU_MC56_ERRINFO3"			 => MTU_MC56_ERRINFO3,
			"MTU_MC56_ERRINFO4"			 => MTU_MC56_ERRINFO4,
			"MTU_MC57_CONFIG0"			 => MTU_MC57_CONFIG0,
			"MTU_MC57_CONFIG1"			 => MTU_MC57_CONFIG1,
			"MTU_MC57_MCONTROL"			 => MTU_MC57_MCONTROL,
			"MTU_MC57_MSTATUS"			 => MTU_MC57_MSTATUS,
			"MTU_MC57_RANGE"			 => MTU_MC57_RANGE,
			"MTU_MC57_REVID"			 => MTU_MC57_REVID,
			"MTU_MC5_RDBFL10"			 => MTU_MC5_RDBFL10,
			"MTU_MC57_ECCS"			 => MTU_MC57_ECCS,
			"MTU_MC57_ECCD"			 => MTU_MC57_ECCD,
			"MTU_MC57_ETRR0"			 => MTU_MC57_ETRR0,
			"MTU_MC57_ETRR1"			 => MTU_MC57_ETRR1,
			"MTU_MC57_ETRR2"			 => MTU_MC57_ETRR2,
			"MTU_MC57_ETRR3"			 => MTU_MC57_ETRR3,
			"MTU_MC57_ETRR4"			 => MTU_MC57_ETRR4,
			"MTU_MC57_RDBFL0"			 => MTU_MC57_RDBFL0,
			"MTU_MC57_RDBFL1"			 => MTU_MC57_RDBFL1,
			"MTU_MC57_RDBFL2"			 => MTU_MC57_RDBFL2,
			"MTU_MC5_RDBFL11"			 => MTU_MC5_RDBFL11,
			"MTU_MC57_RDBFL3"			 => MTU_MC57_RDBFL3,
			"MTU_MC57_RDBFL4"			 => MTU_MC57_RDBFL4,
			"MTU_MC57_RDBFL5"			 => MTU_MC57_RDBFL5,
			"MTU_MC57_RDBFL6"			 => MTU_MC57_RDBFL6,
			"MTU_MC57_RDBFL7"			 => MTU_MC57_RDBFL7,
			"MTU_MC57_RDBFL8"			 => MTU_MC57_RDBFL8,
			"MTU_MC57_RDBFL9"			 => MTU_MC57_RDBFL9,
			"MTU_MC57_RDBFL10"			 => MTU_MC57_RDBFL10,
			"MTU_MC57_RDBFL11"			 => MTU_MC57_RDBFL11,
			"MTU_MC57_RDBFL12"			 => MTU_MC57_RDBFL12,
			"MTU_MC5_RDBFL12"			 => MTU_MC5_RDBFL12,
			"MTU_MC57_RDBFL13"			 => MTU_MC57_RDBFL13,
			"MTU_MC57_RDBFL14"			 => MTU_MC57_RDBFL14,
			"MTU_MC57_RDBFL15"			 => MTU_MC57_RDBFL15,
			"MTU_MC57_RDBFL16"			 => MTU_MC57_RDBFL16,
			"MTU_MC57_RDBFL17"			 => MTU_MC57_RDBFL17,
			"MTU_MC57_RDBFL18"			 => MTU_MC57_RDBFL18,
			"MTU_MC57_RDBFL19"			 => MTU_MC57_RDBFL19,
			"MTU_MC57_RDBFL20"			 => MTU_MC57_RDBFL20,
			"MTU_MC57_RDBFL21"			 => MTU_MC57_RDBFL21,
			"MTU_MC57_RDBFL22"			 => MTU_MC57_RDBFL22,
			"MTU_MC5_RDBFL13"			 => MTU_MC5_RDBFL13,
			"MTU_MC57_RDBFL23"			 => MTU_MC57_RDBFL23,
			"MTU_MC57_RDBFL24"			 => MTU_MC57_RDBFL24,
			"MTU_MC57_RDBFL25"			 => MTU_MC57_RDBFL25,
			"MTU_MC57_RDBFL26"			 => MTU_MC57_RDBFL26,
			"MTU_MC57_RDBFL27"			 => MTU_MC57_RDBFL27,
			"MTU_MC57_RDBFL28"			 => MTU_MC57_RDBFL28,
			"MTU_MC57_RDBFL29"			 => MTU_MC57_RDBFL29,
			"MTU_MC57_RDBFL30"			 => MTU_MC57_RDBFL30,
			"MTU_MC57_RDBFL31"			 => MTU_MC57_RDBFL31,
			"MTU_MC57_RDBFL32"			 => MTU_MC57_RDBFL32,
			"MTU_MC5_RDBFL14"			 => MTU_MC5_RDBFL14,
			"MTU_MC57_RDBFL33"			 => MTU_MC57_RDBFL33,
			"MTU_MC57_RDBFL34"			 => MTU_MC57_RDBFL34,
			"MTU_MC57_RDBFL35"			 => MTU_MC57_RDBFL35,
			"MTU_MC57_RDBFL36"			 => MTU_MC57_RDBFL36,
			"MTU_MC57_RDBFL37"			 => MTU_MC57_RDBFL37,
			"MTU_MC57_RDBFL38"			 => MTU_MC57_RDBFL38,
			"MTU_MC57_RDBFL39"			 => MTU_MC57_RDBFL39,
			"MTU_MC57_RDBFL40"			 => MTU_MC57_RDBFL40,
			"MTU_MC57_RDBFL41"			 => MTU_MC57_RDBFL41,
			"MTU_MC57_RDBFL42"			 => MTU_MC57_RDBFL42,
			"MTU_MC5_RDBFL15"			 => MTU_MC5_RDBFL15,
			"MTU_MC57_RDBFL43"			 => MTU_MC57_RDBFL43,
			"MTU_MC57_RDBFL44"			 => MTU_MC57_RDBFL44,
			"MTU_MC57_RDBFL45"			 => MTU_MC57_RDBFL45,
			"MTU_MC57_RDBFL46"			 => MTU_MC57_RDBFL46,
			"MTU_MC57_RDBFL47"			 => MTU_MC57_RDBFL47,
			"MTU_MC57_RDBFL48"			 => MTU_MC57_RDBFL48,
			"MTU_MC57_RDBFL49"			 => MTU_MC57_RDBFL49,
			"MTU_MC57_RDBFL50"			 => MTU_MC57_RDBFL50,
			"MTU_MC57_RDBFL51"			 => MTU_MC57_RDBFL51,
			"MTU_MC57_RDBFL52"			 => MTU_MC57_RDBFL52,
			"MTU_MC5_RDBFL16"			 => MTU_MC5_RDBFL16,
			"MTU_MC0_ETRR0"			 => MTU_MC0_ETRR0,
			"MTU_MC57_RDBFL53"			 => MTU_MC57_RDBFL53,
			"MTU_MC57_RDBFL54"			 => MTU_MC57_RDBFL54,
			"MTU_MC57_RDBFL55"			 => MTU_MC57_RDBFL55,
			"MTU_MC57_RDBFL56"			 => MTU_MC57_RDBFL56,
			"MTU_MC57_RDBFL57"			 => MTU_MC57_RDBFL57,
			"MTU_MC57_RDBFL58"			 => MTU_MC57_RDBFL58,
			"MTU_MC57_RDBFL59"			 => MTU_MC57_RDBFL59,
			"MTU_MC57_RDBFL60"			 => MTU_MC57_RDBFL60,
			"MTU_MC57_RDBFL61"			 => MTU_MC57_RDBFL61,
			"MTU_MC57_RDBFL62"			 => MTU_MC57_RDBFL62,
			"MTU_MC5_RDBFL17"			 => MTU_MC5_RDBFL17,
			"MTU_MC57_RDBFL63"			 => MTU_MC57_RDBFL63,
			"MTU_MC57_RDBFL64"			 => MTU_MC57_RDBFL64,
			"MTU_MC57_RDBFL65"			 => MTU_MC57_RDBFL65,
			"MTU_MC57_RDBFL66"			 => MTU_MC57_RDBFL66,
			"MTU_MC57_ALMSRCS"			 => MTU_MC57_ALMSRCS,
			"MTU_MC57_FAULTSTS"			 => MTU_MC57_FAULTSTS,
			"MTU_MC57_ERRINFO0"			 => MTU_MC57_ERRINFO0,
			"MTU_MC57_ERRINFO1"			 => MTU_MC57_ERRINFO1,
			"MTU_MC57_ERRINFO2"			 => MTU_MC57_ERRINFO2,
			"MTU_MC57_ERRINFO3"			 => MTU_MC57_ERRINFO3,
			"MTU_MC5_RDBFL18"			 => MTU_MC5_RDBFL18,
			"MTU_MC57_ERRINFO4"			 => MTU_MC57_ERRINFO4,
			"MTU_MC58_CONFIG0"			 => MTU_MC58_CONFIG0,
			"MTU_MC58_CONFIG1"			 => MTU_MC58_CONFIG1,
			"MTU_MC58_MCONTROL"			 => MTU_MC58_MCONTROL,
			"MTU_MC58_MSTATUS"			 => MTU_MC58_MSTATUS,
			"MTU_MC58_RANGE"			 => MTU_MC58_RANGE,
			"MTU_MC58_REVID"			 => MTU_MC58_REVID,
			"MTU_MC58_ECCS"			 => MTU_MC58_ECCS,
			"MTU_MC58_ECCD"			 => MTU_MC58_ECCD,
			"MTU_MC58_ETRR0"			 => MTU_MC58_ETRR0,
			"MTU_MC5_RDBFL19"			 => MTU_MC5_RDBFL19,
			"MTU_MC58_ETRR1"			 => MTU_MC58_ETRR1,
			"MTU_MC58_ETRR2"			 => MTU_MC58_ETRR2,
			"MTU_MC58_ETRR3"			 => MTU_MC58_ETRR3,
			"MTU_MC58_ETRR4"			 => MTU_MC58_ETRR4,
			"MTU_MC58_RDBFL0"			 => MTU_MC58_RDBFL0,
			"MTU_MC58_RDBFL1"			 => MTU_MC58_RDBFL1,
			"MTU_MC58_RDBFL2"			 => MTU_MC58_RDBFL2,
			"MTU_MC58_RDBFL3"			 => MTU_MC58_RDBFL3,
			"MTU_MC58_RDBFL4"			 => MTU_MC58_RDBFL4,
			"MTU_MC58_RDBFL5"			 => MTU_MC58_RDBFL5,
			"MTU_MC5_RDBFL20"			 => MTU_MC5_RDBFL20,
			"MTU_MC58_RDBFL6"			 => MTU_MC58_RDBFL6,
			"MTU_MC58_RDBFL7"			 => MTU_MC58_RDBFL7,
			"MTU_MC58_RDBFL8"			 => MTU_MC58_RDBFL8,
			"MTU_MC58_RDBFL9"			 => MTU_MC58_RDBFL9,
			"MTU_MC58_RDBFL10"			 => MTU_MC58_RDBFL10,
			"MTU_MC58_RDBFL11"			 => MTU_MC58_RDBFL11,
			"MTU_MC58_RDBFL12"			 => MTU_MC58_RDBFL12,
			"MTU_MC58_RDBFL13"			 => MTU_MC58_RDBFL13,
			"MTU_MC58_RDBFL14"			 => MTU_MC58_RDBFL14,
			"MTU_MC58_RDBFL15"			 => MTU_MC58_RDBFL15,
			"MTU_MC5_RDBFL21"			 => MTU_MC5_RDBFL21,
			"MTU_MC58_RDBFL16"			 => MTU_MC58_RDBFL16,
			"MTU_MC58_RDBFL17"			 => MTU_MC58_RDBFL17,
			"MTU_MC58_RDBFL18"			 => MTU_MC58_RDBFL18,
			"MTU_MC58_RDBFL19"			 => MTU_MC58_RDBFL19,
			"MTU_MC58_RDBFL20"			 => MTU_MC58_RDBFL20,
			"MTU_MC58_RDBFL21"			 => MTU_MC58_RDBFL21,
			"MTU_MC58_RDBFL22"			 => MTU_MC58_RDBFL22,
			"MTU_MC58_RDBFL23"			 => MTU_MC58_RDBFL23,
			"MTU_MC58_RDBFL24"			 => MTU_MC58_RDBFL24,
			"MTU_MC58_RDBFL25"			 => MTU_MC58_RDBFL25,
			"MTU_MC5_RDBFL22"			 => MTU_MC5_RDBFL22,
			"MTU_MC58_RDBFL26"			 => MTU_MC58_RDBFL26,
			"MTU_MC58_RDBFL27"			 => MTU_MC58_RDBFL27,
			"MTU_MC58_RDBFL28"			 => MTU_MC58_RDBFL28,
			"MTU_MC58_RDBFL29"			 => MTU_MC58_RDBFL29,
			"MTU_MC58_RDBFL30"			 => MTU_MC58_RDBFL30,
			"MTU_MC58_RDBFL31"			 => MTU_MC58_RDBFL31,
			"MTU_MC58_RDBFL32"			 => MTU_MC58_RDBFL32,
			"MTU_MC58_RDBFL33"			 => MTU_MC58_RDBFL33,
			"MTU_MC58_RDBFL34"			 => MTU_MC58_RDBFL34,
			"MTU_MC58_RDBFL35"			 => MTU_MC58_RDBFL35,
			"MTU_MC5_RDBFL23"			 => MTU_MC5_RDBFL23,
			"MTU_MC58_RDBFL36"			 => MTU_MC58_RDBFL36,
			"MTU_MC58_RDBFL37"			 => MTU_MC58_RDBFL37,
			"MTU_MC58_RDBFL38"			 => MTU_MC58_RDBFL38,
			"MTU_MC58_RDBFL39"			 => MTU_MC58_RDBFL39,
			"MTU_MC58_RDBFL40"			 => MTU_MC58_RDBFL40,
			"MTU_MC58_RDBFL41"			 => MTU_MC58_RDBFL41,
			"MTU_MC58_RDBFL42"			 => MTU_MC58_RDBFL42,
			"MTU_MC58_RDBFL43"			 => MTU_MC58_RDBFL43,
			"MTU_MC58_RDBFL44"			 => MTU_MC58_RDBFL44,
			"MTU_MC58_RDBFL45"			 => MTU_MC58_RDBFL45,
			"MTU_MC5_RDBFL24"			 => MTU_MC5_RDBFL24,
			"MTU_MC58_RDBFL46"			 => MTU_MC58_RDBFL46,
			"MTU_MC58_RDBFL47"			 => MTU_MC58_RDBFL47,
			"MTU_MC58_RDBFL48"			 => MTU_MC58_RDBFL48,
			"MTU_MC58_RDBFL49"			 => MTU_MC58_RDBFL49,
			"MTU_MC58_RDBFL50"			 => MTU_MC58_RDBFL50,
			"MTU_MC58_RDBFL51"			 => MTU_MC58_RDBFL51,
			"MTU_MC58_RDBFL52"			 => MTU_MC58_RDBFL52,
			"MTU_MC58_RDBFL53"			 => MTU_MC58_RDBFL53,
			"MTU_MC58_RDBFL54"			 => MTU_MC58_RDBFL54,
			"MTU_MC58_RDBFL55"			 => MTU_MC58_RDBFL55,
			"MTU_MC5_RDBFL25"			 => MTU_MC5_RDBFL25,
			"MTU_MC58_RDBFL56"			 => MTU_MC58_RDBFL56,
			"MTU_MC58_RDBFL57"			 => MTU_MC58_RDBFL57,
			"MTU_MC58_RDBFL58"			 => MTU_MC58_RDBFL58,
			"MTU_MC58_RDBFL59"			 => MTU_MC58_RDBFL59,
			"MTU_MC58_RDBFL60"			 => MTU_MC58_RDBFL60,
			"MTU_MC58_RDBFL61"			 => MTU_MC58_RDBFL61,
			"MTU_MC58_RDBFL62"			 => MTU_MC58_RDBFL62,
			"MTU_MC58_RDBFL63"			 => MTU_MC58_RDBFL63,
			"MTU_MC58_RDBFL64"			 => MTU_MC58_RDBFL64,
			"MTU_MC58_RDBFL65"			 => MTU_MC58_RDBFL65,
			"MTU_MC5_RDBFL26"			 => MTU_MC5_RDBFL26,
			"MTU_MC0_ETRR1"			 => MTU_MC0_ETRR1,
			"MTU_MC58_RDBFL66"			 => MTU_MC58_RDBFL66,
			"MTU_MC58_ALMSRCS"			 => MTU_MC58_ALMSRCS,
			"MTU_MC58_FAULTSTS"			 => MTU_MC58_FAULTSTS,
			"MTU_MC58_ERRINFO0"			 => MTU_MC58_ERRINFO0,
			"MTU_MC58_ERRINFO1"			 => MTU_MC58_ERRINFO1,
			"MTU_MC58_ERRINFO2"			 => MTU_MC58_ERRINFO2,
			"MTU_MC58_ERRINFO3"			 => MTU_MC58_ERRINFO3,
			"MTU_MC58_ERRINFO4"			 => MTU_MC58_ERRINFO4,
			"MTU_MC59_CONFIG0"			 => MTU_MC59_CONFIG0,
			"MTU_MC59_CONFIG1"			 => MTU_MC59_CONFIG1,
			"MTU_MC5_RDBFL27"			 => MTU_MC5_RDBFL27,
			"MTU_MC59_MCONTROL"			 => MTU_MC59_MCONTROL,
			"MTU_MC59_MSTATUS"			 => MTU_MC59_MSTATUS,
			"MTU_MC59_RANGE"			 => MTU_MC59_RANGE,
			"MTU_MC59_REVID"			 => MTU_MC59_REVID,
			"MTU_MC59_ECCS"			 => MTU_MC59_ECCS,
			"MTU_MC59_ECCD"			 => MTU_MC59_ECCD,
			"MTU_MC59_ETRR0"			 => MTU_MC59_ETRR0,
			"MTU_MC59_ETRR1"			 => MTU_MC59_ETRR1,
			"MTU_MC59_ETRR2"			 => MTU_MC59_ETRR2,
			"MTU_MC59_ETRR3"			 => MTU_MC59_ETRR3,
			"MTU_MC5_RDBFL28"			 => MTU_MC5_RDBFL28,
			"MTU_MC59_ETRR4"			 => MTU_MC59_ETRR4,
			"MTU_MC59_RDBFL0"			 => MTU_MC59_RDBFL0,
			"MTU_MC59_RDBFL1"			 => MTU_MC59_RDBFL1,
			"MTU_MC59_RDBFL2"			 => MTU_MC59_RDBFL2,
			"MTU_MC59_RDBFL3"			 => MTU_MC59_RDBFL3,
			"MTU_MC59_RDBFL4"			 => MTU_MC59_RDBFL4,
			"MTU_MC59_RDBFL5"			 => MTU_MC59_RDBFL5,
			"MTU_MC59_RDBFL6"			 => MTU_MC59_RDBFL6,
			"MTU_MC59_RDBFL7"			 => MTU_MC59_RDBFL7,
			"MTU_MC59_RDBFL8"			 => MTU_MC59_RDBFL8,
			"MTU_MC5_RDBFL29"			 => MTU_MC5_RDBFL29,
			"MTU_MC59_RDBFL9"			 => MTU_MC59_RDBFL9,
			"MTU_MC59_RDBFL10"			 => MTU_MC59_RDBFL10,
			"MTU_MC59_RDBFL11"			 => MTU_MC59_RDBFL11,
			"MTU_MC59_RDBFL12"			 => MTU_MC59_RDBFL12,
			"MTU_MC59_RDBFL13"			 => MTU_MC59_RDBFL13,
			"MTU_MC59_RDBFL14"			 => MTU_MC59_RDBFL14,
			"MTU_MC59_RDBFL15"			 => MTU_MC59_RDBFL15,
			"MTU_MC59_RDBFL16"			 => MTU_MC59_RDBFL16,
			"MTU_MC59_RDBFL17"			 => MTU_MC59_RDBFL17,
			"MTU_MC59_RDBFL18"			 => MTU_MC59_RDBFL18,
			"MTU_MC5_RDBFL30"			 => MTU_MC5_RDBFL30,
			"MTU_MC59_RDBFL19"			 => MTU_MC59_RDBFL19,
			"MTU_MC59_RDBFL20"			 => MTU_MC59_RDBFL20,
			"MTU_MC59_RDBFL21"			 => MTU_MC59_RDBFL21,
			"MTU_MC59_RDBFL22"			 => MTU_MC59_RDBFL22,
			"MTU_MC59_RDBFL23"			 => MTU_MC59_RDBFL23,
			"MTU_MC59_RDBFL24"			 => MTU_MC59_RDBFL24,
			"MTU_MC59_RDBFL25"			 => MTU_MC59_RDBFL25,
			"MTU_MC59_RDBFL26"			 => MTU_MC59_RDBFL26,
			"MTU_MC59_RDBFL27"			 => MTU_MC59_RDBFL27,
			"MTU_MC59_RDBFL28"			 => MTU_MC59_RDBFL28,
			"MTU_MC5_RDBFL31"			 => MTU_MC5_RDBFL31,
			"MTU_MC59_RDBFL29"			 => MTU_MC59_RDBFL29,
			"MTU_MC59_RDBFL30"			 => MTU_MC59_RDBFL30,
			"MTU_MC59_RDBFL31"			 => MTU_MC59_RDBFL31,
			"MTU_MC59_RDBFL32"			 => MTU_MC59_RDBFL32,
			"MTU_MC59_RDBFL33"			 => MTU_MC59_RDBFL33,
			"MTU_MC59_RDBFL34"			 => MTU_MC59_RDBFL34,
			"MTU_MC59_RDBFL35"			 => MTU_MC59_RDBFL35,
			"MTU_MC59_RDBFL36"			 => MTU_MC59_RDBFL36,
			"MTU_MC59_RDBFL37"			 => MTU_MC59_RDBFL37,
			"MTU_MC59_RDBFL38"			 => MTU_MC59_RDBFL38,
			"MTU_MC5_RDBFL32"			 => MTU_MC5_RDBFL32,
			"MTU_MC59_RDBFL39"			 => MTU_MC59_RDBFL39,
			"MTU_MC59_RDBFL40"			 => MTU_MC59_RDBFL40,
			"MTU_MC59_RDBFL41"			 => MTU_MC59_RDBFL41,
			"MTU_MC59_RDBFL42"			 => MTU_MC59_RDBFL42,
			"MTU_MC59_RDBFL43"			 => MTU_MC59_RDBFL43,
			"MTU_MC59_RDBFL44"			 => MTU_MC59_RDBFL44,
			"MTU_MC59_RDBFL45"			 => MTU_MC59_RDBFL45,
			"MTU_MC59_RDBFL46"			 => MTU_MC59_RDBFL46,
			"MTU_MC59_RDBFL47"			 => MTU_MC59_RDBFL47,
			"MTU_MC59_RDBFL48"			 => MTU_MC59_RDBFL48,
			"MTU_MC5_RDBFL33"			 => MTU_MC5_RDBFL33,
			"MTU_MC59_RDBFL49"			 => MTU_MC59_RDBFL49,
			"MTU_MC59_RDBFL50"			 => MTU_MC59_RDBFL50,
			"MTU_MC59_RDBFL51"			 => MTU_MC59_RDBFL51,
			"MTU_MC59_RDBFL52"			 => MTU_MC59_RDBFL52,
			"MTU_MC59_RDBFL53"			 => MTU_MC59_RDBFL53,
			"MTU_MC59_RDBFL54"			 => MTU_MC59_RDBFL54,
			"MTU_MC59_RDBFL55"			 => MTU_MC59_RDBFL55,
			"MTU_MC59_RDBFL56"			 => MTU_MC59_RDBFL56,
			"MTU_MC59_RDBFL57"			 => MTU_MC59_RDBFL57,
			"MTU_MC59_RDBFL58"			 => MTU_MC59_RDBFL58,
			"MTU_MC5_RDBFL34"			 => MTU_MC5_RDBFL34,
			"MTU_MC59_RDBFL59"			 => MTU_MC59_RDBFL59,
			"MTU_MC59_RDBFL60"			 => MTU_MC59_RDBFL60,
			"MTU_MC59_RDBFL61"			 => MTU_MC59_RDBFL61,
			"MTU_MC59_RDBFL62"			 => MTU_MC59_RDBFL62,
			"MTU_MC59_RDBFL63"			 => MTU_MC59_RDBFL63,
			"MTU_MC59_RDBFL64"			 => MTU_MC59_RDBFL64,
			"MTU_MC59_RDBFL65"			 => MTU_MC59_RDBFL65,
			"MTU_MC59_RDBFL66"			 => MTU_MC59_RDBFL66,
			"MTU_MC59_ALMSRCS"			 => MTU_MC59_ALMSRCS,
			"MTU_MC59_FAULTSTS"			 => MTU_MC59_FAULTSTS,
			"MTU_MC5_RDBFL35"			 => MTU_MC5_RDBFL35,
			"MTU_MC59_ERRINFO0"			 => MTU_MC59_ERRINFO0,
			"MTU_MC59_ERRINFO1"			 => MTU_MC59_ERRINFO1,
			"MTU_MC59_ERRINFO2"			 => MTU_MC59_ERRINFO2,
			"MTU_MC59_ERRINFO3"			 => MTU_MC59_ERRINFO3,
			"MTU_MC59_ERRINFO4"			 => MTU_MC59_ERRINFO4,
			"MTU_MC60_CONFIG0"			 => MTU_MC60_CONFIG0,
			"MTU_MC60_CONFIG1"			 => MTU_MC60_CONFIG1,
			"MTU_MC60_MCONTROL"			 => MTU_MC60_MCONTROL,
			"MTU_MC60_MSTATUS"			 => MTU_MC60_MSTATUS,
			"MTU_MC60_RANGE"			 => MTU_MC60_RANGE,
			"MTU_MC5_RDBFL36"			 => MTU_MC5_RDBFL36,
			"MTU_MC0_ETRR2"			 => MTU_MC0_ETRR2,
			"MTU_MC60_REVID"			 => MTU_MC60_REVID,
			"MTU_MC60_ECCS"			 => MTU_MC60_ECCS,
			"MTU_MC60_ECCD"			 => MTU_MC60_ECCD,
			"MTU_MC60_ETRR0"			 => MTU_MC60_ETRR0,
			"MTU_MC60_ETRR1"			 => MTU_MC60_ETRR1,
			"MTU_MC60_ETRR2"			 => MTU_MC60_ETRR2,
			"MTU_MC60_ETRR3"			 => MTU_MC60_ETRR3,
			"MTU_MC60_ETRR4"			 => MTU_MC60_ETRR4,
			"MTU_MC60_RDBFL0"			 => MTU_MC60_RDBFL0,
			"MTU_MC60_RDBFL1"			 => MTU_MC60_RDBFL1,
			"MTU_MC5_RDBFL37"			 => MTU_MC5_RDBFL37,
			"MTU_MC60_RDBFL2"			 => MTU_MC60_RDBFL2,
			"MTU_MC60_RDBFL3"			 => MTU_MC60_RDBFL3,
			"MTU_MC60_RDBFL4"			 => MTU_MC60_RDBFL4,
			"MTU_MC60_RDBFL5"			 => MTU_MC60_RDBFL5,
			"MTU_MC60_RDBFL6"			 => MTU_MC60_RDBFL6,
			"MTU_MC60_RDBFL7"			 => MTU_MC60_RDBFL7,
			"MTU_MC60_RDBFL8"			 => MTU_MC60_RDBFL8,
			"MTU_MC60_RDBFL9"			 => MTU_MC60_RDBFL9,
			"MTU_MC60_RDBFL10"			 => MTU_MC60_RDBFL10,
			"MTU_MC60_RDBFL11"			 => MTU_MC60_RDBFL11,
			"MTU_MC5_RDBFL38"			 => MTU_MC5_RDBFL38,
			"MTU_MC60_RDBFL12"			 => MTU_MC60_RDBFL12,
			"MTU_MC60_RDBFL13"			 => MTU_MC60_RDBFL13,
			"MTU_MC60_RDBFL14"			 => MTU_MC60_RDBFL14,
			"MTU_MC60_RDBFL15"			 => MTU_MC60_RDBFL15,
			"MTU_MC60_RDBFL16"			 => MTU_MC60_RDBFL16,
			"MTU_MC60_RDBFL17"			 => MTU_MC60_RDBFL17,
			"MTU_MC60_RDBFL18"			 => MTU_MC60_RDBFL18,
			"MTU_MC60_RDBFL19"			 => MTU_MC60_RDBFL19,
			"MTU_MC60_RDBFL20"			 => MTU_MC60_RDBFL20,
			"MTU_MC60_RDBFL21"			 => MTU_MC60_RDBFL21,
			"MTU_MC5_RDBFL39"			 => MTU_MC5_RDBFL39,
			"MTU_MC60_RDBFL22"			 => MTU_MC60_RDBFL22,
			"MTU_MC60_RDBFL23"			 => MTU_MC60_RDBFL23,
			"MTU_MC60_RDBFL24"			 => MTU_MC60_RDBFL24,
			"MTU_MC60_RDBFL25"			 => MTU_MC60_RDBFL25,
			"MTU_MC60_RDBFL26"			 => MTU_MC60_RDBFL26,
			"MTU_MC60_RDBFL27"			 => MTU_MC60_RDBFL27,
			"MTU_MC60_RDBFL28"			 => MTU_MC60_RDBFL28,
			"MTU_MC60_RDBFL29"			 => MTU_MC60_RDBFL29,
			"MTU_MC60_RDBFL30"			 => MTU_MC60_RDBFL30,
			"MTU_MC60_RDBFL31"			 => MTU_MC60_RDBFL31,
			"MTU_MC5_RDBFL40"			 => MTU_MC5_RDBFL40,
			"MTU_MC60_RDBFL32"			 => MTU_MC60_RDBFL32,
			"MTU_MC60_RDBFL33"			 => MTU_MC60_RDBFL33,
			"MTU_MC60_RDBFL34"			 => MTU_MC60_RDBFL34,
			"MTU_MC60_RDBFL35"			 => MTU_MC60_RDBFL35,
			"MTU_MC60_RDBFL36"			 => MTU_MC60_RDBFL36,
			"MTU_MC60_RDBFL37"			 => MTU_MC60_RDBFL37,
			"MTU_MC60_RDBFL38"			 => MTU_MC60_RDBFL38,
			"MTU_MC60_RDBFL39"			 => MTU_MC60_RDBFL39,
			"MTU_MC60_RDBFL40"			 => MTU_MC60_RDBFL40,
			"MTU_MC60_RDBFL41"			 => MTU_MC60_RDBFL41,
			"MTU_MC5_RDBFL41"			 => MTU_MC5_RDBFL41,
			"MTU_MC60_RDBFL42"			 => MTU_MC60_RDBFL42,
			"MTU_MC60_RDBFL43"			 => MTU_MC60_RDBFL43,
			"MTU_MC60_RDBFL44"			 => MTU_MC60_RDBFL44,
			"MTU_MC60_RDBFL45"			 => MTU_MC60_RDBFL45,
			"MTU_MC60_RDBFL46"			 => MTU_MC60_RDBFL46,
			"MTU_MC60_RDBFL47"			 => MTU_MC60_RDBFL47,
			"MTU_MC60_RDBFL48"			 => MTU_MC60_RDBFL48,
			"MTU_MC60_RDBFL49"			 => MTU_MC60_RDBFL49,
			"MTU_MC60_RDBFL50"			 => MTU_MC60_RDBFL50,
			"MTU_MC60_RDBFL51"			 => MTU_MC60_RDBFL51,
			"MTU_MC5_RDBFL42"			 => MTU_MC5_RDBFL42,
			"MTU_MC60_RDBFL52"			 => MTU_MC60_RDBFL52,
			"MTU_MC60_RDBFL53"			 => MTU_MC60_RDBFL53,
			"MTU_MC60_RDBFL54"			 => MTU_MC60_RDBFL54,
			"MTU_MC60_RDBFL55"			 => MTU_MC60_RDBFL55,
			"MTU_MC60_RDBFL56"			 => MTU_MC60_RDBFL56,
			"MTU_MC60_RDBFL57"			 => MTU_MC60_RDBFL57,
			"MTU_MC60_RDBFL58"			 => MTU_MC60_RDBFL58,
			"MTU_MC60_RDBFL59"			 => MTU_MC60_RDBFL59,
			"MTU_MC60_RDBFL60"			 => MTU_MC60_RDBFL60,
			"MTU_MC60_RDBFL61"			 => MTU_MC60_RDBFL61,
			"MTU_MC5_RDBFL43"			 => MTU_MC5_RDBFL43,
			"MTU_MC60_RDBFL62"			 => MTU_MC60_RDBFL62,
			"MTU_MC60_RDBFL63"			 => MTU_MC60_RDBFL63,
			"MTU_MC60_RDBFL64"			 => MTU_MC60_RDBFL64,
			"MTU_MC60_RDBFL65"			 => MTU_MC60_RDBFL65,
			"MTU_MC60_RDBFL66"			 => MTU_MC60_RDBFL66,
			"MTU_MC60_ALMSRCS"			 => MTU_MC60_ALMSRCS,
			"MTU_MC60_FAULTSTS"			 => MTU_MC60_FAULTSTS,
			"MTU_MC60_ERRINFO0"			 => MTU_MC60_ERRINFO0,
			"MTU_MC60_ERRINFO1"			 => MTU_MC60_ERRINFO1,
			"MTU_MC60_ERRINFO2"			 => MTU_MC60_ERRINFO2,
			"MTU_MC5_RDBFL44"			 => MTU_MC5_RDBFL44,
			"MTU_MC60_ERRINFO3"			 => MTU_MC60_ERRINFO3,
			"MTU_MC60_ERRINFO4"			 => MTU_MC60_ERRINFO4,
			"MTU_MC61_CONFIG0"			 => MTU_MC61_CONFIG0,
			"MTU_MC61_CONFIG1"			 => MTU_MC61_CONFIG1,
			"MTU_MC61_MCONTROL"			 => MTU_MC61_MCONTROL,
			"MTU_MC61_MSTATUS"			 => MTU_MC61_MSTATUS,
			"MTU_MC61_RANGE"			 => MTU_MC61_RANGE,
			"MTU_MC61_REVID"			 => MTU_MC61_REVID,
			"MTU_MC61_ECCS"			 => MTU_MC61_ECCS,
			"MTU_MC61_ECCD"			 => MTU_MC61_ECCD,
			"MTU_MC5_RDBFL45"			 => MTU_MC5_RDBFL45,
			"MTU_MC61_ETRR0"			 => MTU_MC61_ETRR0,
			"MTU_MC61_ETRR1"			 => MTU_MC61_ETRR1,
			"MTU_MC61_ETRR2"			 => MTU_MC61_ETRR2,
			"MTU_MC61_ETRR3"			 => MTU_MC61_ETRR3,
			"MTU_MC61_ETRR4"			 => MTU_MC61_ETRR4,
			"MTU_MC61_RDBFL0"			 => MTU_MC61_RDBFL0,
			"MTU_MC61_RDBFL1"			 => MTU_MC61_RDBFL1,
			"MTU_MC61_RDBFL2"			 => MTU_MC61_RDBFL2,
			"MTU_MC61_RDBFL3"			 => MTU_MC61_RDBFL3,
			"MTU_MC61_RDBFL4"			 => MTU_MC61_RDBFL4,
			"MTU_MC5_RDBFL46"			 => MTU_MC5_RDBFL46,
			"MTU_MC0_ETRR3"			 => MTU_MC0_ETRR3,
			"MTU_MC61_RDBFL5"			 => MTU_MC61_RDBFL5,
			"MTU_MC61_RDBFL6"			 => MTU_MC61_RDBFL6,
			"MTU_MC61_RDBFL7"			 => MTU_MC61_RDBFL7,
			"MTU_MC61_RDBFL8"			 => MTU_MC61_RDBFL8,
			"MTU_MC61_RDBFL9"			 => MTU_MC61_RDBFL9,
			"MTU_MC61_RDBFL10"			 => MTU_MC61_RDBFL10,
			"MTU_MC61_RDBFL11"			 => MTU_MC61_RDBFL11,
			"MTU_MC61_RDBFL12"			 => MTU_MC61_RDBFL12,
			"MTU_MC61_RDBFL13"			 => MTU_MC61_RDBFL13,
			"MTU_MC61_RDBFL14"			 => MTU_MC61_RDBFL14,
			"MTU_MC5_RDBFL47"			 => MTU_MC5_RDBFL47,
			"MTU_MC61_RDBFL15"			 => MTU_MC61_RDBFL15,
			"MTU_MC61_RDBFL16"			 => MTU_MC61_RDBFL16,
			"MTU_MC61_RDBFL17"			 => MTU_MC61_RDBFL17,
			"MTU_MC61_RDBFL18"			 => MTU_MC61_RDBFL18,
			"MTU_MC61_RDBFL19"			 => MTU_MC61_RDBFL19,
			"MTU_MC61_RDBFL20"			 => MTU_MC61_RDBFL20,
			"MTU_MC61_RDBFL21"			 => MTU_MC61_RDBFL21,
			"MTU_MC61_RDBFL22"			 => MTU_MC61_RDBFL22,
			"MTU_MC61_RDBFL23"			 => MTU_MC61_RDBFL23,
			"MTU_MC61_RDBFL24"			 => MTU_MC61_RDBFL24,
			"MTU_MC5_RDBFL48"			 => MTU_MC5_RDBFL48,
			"MTU_MC61_RDBFL25"			 => MTU_MC61_RDBFL25,
			"MTU_MC61_RDBFL26"			 => MTU_MC61_RDBFL26,
			"MTU_MC61_RDBFL27"			 => MTU_MC61_RDBFL27,
			"MTU_MC61_RDBFL28"			 => MTU_MC61_RDBFL28,
			"MTU_MC61_RDBFL29"			 => MTU_MC61_RDBFL29,
			"MTU_MC61_RDBFL30"			 => MTU_MC61_RDBFL30,
			"MTU_MC61_RDBFL31"			 => MTU_MC61_RDBFL31,
			"MTU_MC61_RDBFL32"			 => MTU_MC61_RDBFL32,
			"MTU_MC61_RDBFL33"			 => MTU_MC61_RDBFL33,
			"MTU_MC61_RDBFL34"			 => MTU_MC61_RDBFL34,
			"MTU_MC5_RDBFL49"			 => MTU_MC5_RDBFL49,
			"MTU_MC61_RDBFL35"			 => MTU_MC61_RDBFL35,
			"MTU_MC61_RDBFL36"			 => MTU_MC61_RDBFL36,
			"MTU_MC61_RDBFL37"			 => MTU_MC61_RDBFL37,
			"MTU_MC61_RDBFL38"			 => MTU_MC61_RDBFL38,
			"MTU_MC61_RDBFL39"			 => MTU_MC61_RDBFL39,
			"MTU_MC61_RDBFL40"			 => MTU_MC61_RDBFL40,
			"MTU_MC61_RDBFL41"			 => MTU_MC61_RDBFL41,
			"MTU_MC61_RDBFL42"			 => MTU_MC61_RDBFL42,
			"MTU_MC61_RDBFL43"			 => MTU_MC61_RDBFL43,
			"MTU_MC61_RDBFL44"			 => MTU_MC61_RDBFL44,
			"MTU_MC5_RDBFL50"			 => MTU_MC5_RDBFL50,
			"MTU_MC61_RDBFL45"			 => MTU_MC61_RDBFL45,
			"MTU_MC61_RDBFL46"			 => MTU_MC61_RDBFL46,
			"MTU_MC61_RDBFL47"			 => MTU_MC61_RDBFL47,
			"MTU_MC61_RDBFL48"			 => MTU_MC61_RDBFL48,
			"MTU_MC61_RDBFL49"			 => MTU_MC61_RDBFL49,
			"MTU_MC61_RDBFL50"			 => MTU_MC61_RDBFL50,
			"MTU_MC61_RDBFL51"			 => MTU_MC61_RDBFL51,
			"MTU_MC61_RDBFL52"			 => MTU_MC61_RDBFL52,
			"MTU_MC61_RDBFL53"			 => MTU_MC61_RDBFL53,
			"MTU_MC61_RDBFL54"			 => MTU_MC61_RDBFL54,
			"MTU_MC5_RDBFL51"			 => MTU_MC5_RDBFL51,
			"MTU_MC61_RDBFL55"			 => MTU_MC61_RDBFL55,
			"MTU_MC61_RDBFL56"			 => MTU_MC61_RDBFL56,
			"MTU_MC61_RDBFL57"			 => MTU_MC61_RDBFL57,
			"MTU_MC61_RDBFL58"			 => MTU_MC61_RDBFL58,
			"MTU_MC61_RDBFL59"			 => MTU_MC61_RDBFL59,
			"MTU_MC61_RDBFL60"			 => MTU_MC61_RDBFL60,
			"MTU_MC61_RDBFL61"			 => MTU_MC61_RDBFL61,
			"MTU_MC61_RDBFL62"			 => MTU_MC61_RDBFL62,
			"MTU_MC61_RDBFL63"			 => MTU_MC61_RDBFL63,
			"MTU_MC61_RDBFL64"			 => MTU_MC61_RDBFL64,
			"MTU_MC5_RDBFL52"			 => MTU_MC5_RDBFL52,
			"MTU_MC61_RDBFL65"			 => MTU_MC61_RDBFL65,
			"MTU_MC61_RDBFL66"			 => MTU_MC61_RDBFL66,
			"MTU_MC61_ALMSRCS"			 => MTU_MC61_ALMSRCS,
			"MTU_MC61_FAULTSTS"			 => MTU_MC61_FAULTSTS,
			"MTU_MC61_ERRINFO0"			 => MTU_MC61_ERRINFO0,
			"MTU_MC61_ERRINFO1"			 => MTU_MC61_ERRINFO1,
			"MTU_MC61_ERRINFO2"			 => MTU_MC61_ERRINFO2,
			"MTU_MC61_ERRINFO3"			 => MTU_MC61_ERRINFO3,
			"MTU_MC61_ERRINFO4"			 => MTU_MC61_ERRINFO4,
			"MTU_MC62_CONFIG0"			 => MTU_MC62_CONFIG0,
			"MTU_MC5_RDBFL53"			 => MTU_MC5_RDBFL53,
			"MTU_MC62_CONFIG1"			 => MTU_MC62_CONFIG1,
			"MTU_MC62_MCONTROL"			 => MTU_MC62_MCONTROL,
			"MTU_MC62_MSTATUS"			 => MTU_MC62_MSTATUS,
			"MTU_MC62_RANGE"			 => MTU_MC62_RANGE,
			"MTU_MC62_REVID"			 => MTU_MC62_REVID,
			"MTU_MC62_ECCS"			 => MTU_MC62_ECCS,
			"MTU_MC62_ECCD"			 => MTU_MC62_ECCD,
			"MTU_MC62_ETRR0"			 => MTU_MC62_ETRR0,
			"MTU_MC62_ETRR1"			 => MTU_MC62_ETRR1,
			"MTU_MC62_ETRR2"			 => MTU_MC62_ETRR2,
			"MTU_MC5_RDBFL54"			 => MTU_MC5_RDBFL54,
			"MTU_MC62_ETRR3"			 => MTU_MC62_ETRR3,
			"MTU_MC62_ETRR4"			 => MTU_MC62_ETRR4,
			"MTU_MC62_RDBFL0"			 => MTU_MC62_RDBFL0,
			"MTU_MC62_RDBFL1"			 => MTU_MC62_RDBFL1,
			"MTU_MC62_RDBFL2"			 => MTU_MC62_RDBFL2,
			"MTU_MC62_RDBFL3"			 => MTU_MC62_RDBFL3,
			"MTU_MC62_RDBFL4"			 => MTU_MC62_RDBFL4,
			"MTU_MC62_RDBFL5"			 => MTU_MC62_RDBFL5,
			"MTU_MC62_RDBFL6"			 => MTU_MC62_RDBFL6,
			"MTU_MC62_RDBFL7"			 => MTU_MC62_RDBFL7,
			"MTU_MC5_RDBFL55"			 => MTU_MC5_RDBFL55,
			"MTU_MC62_RDBFL8"			 => MTU_MC62_RDBFL8,
			"MTU_MC62_RDBFL9"			 => MTU_MC62_RDBFL9,
			"MTU_MC62_RDBFL10"			 => MTU_MC62_RDBFL10,
			"MTU_MC62_RDBFL11"			 => MTU_MC62_RDBFL11,
			"MTU_MC62_RDBFL12"			 => MTU_MC62_RDBFL12,
			"MTU_MC62_RDBFL13"			 => MTU_MC62_RDBFL13,
			"MTU_MC62_RDBFL14"			 => MTU_MC62_RDBFL14,
			"MTU_MC62_RDBFL15"			 => MTU_MC62_RDBFL15,
			"MTU_MC62_RDBFL16"			 => MTU_MC62_RDBFL16,
			"MTU_MC62_RDBFL17"			 => MTU_MC62_RDBFL17,
			"MTU_MC5_RDBFL56"			 => MTU_MC5_RDBFL56,
			"MTU_MC0_ETRR4"			 => MTU_MC0_ETRR4,
			"MTU_MC62_RDBFL18"			 => MTU_MC62_RDBFL18,
			"MTU_MC62_RDBFL19"			 => MTU_MC62_RDBFL19,
			"MTU_MC62_RDBFL20"			 => MTU_MC62_RDBFL20,
			"MTU_MC62_RDBFL21"			 => MTU_MC62_RDBFL21,
			"MTU_MC62_RDBFL22"			 => MTU_MC62_RDBFL22,
			"MTU_MC62_RDBFL23"			 => MTU_MC62_RDBFL23,
			"MTU_MC62_RDBFL24"			 => MTU_MC62_RDBFL24,
			"MTU_MC62_RDBFL25"			 => MTU_MC62_RDBFL25,
			"MTU_MC62_RDBFL26"			 => MTU_MC62_RDBFL26,
			"MTU_MC62_RDBFL27"			 => MTU_MC62_RDBFL27,
			"MTU_MC5_RDBFL57"			 => MTU_MC5_RDBFL57,
			"MTU_MC62_RDBFL28"			 => MTU_MC62_RDBFL28,
			"MTU_MC62_RDBFL29"			 => MTU_MC62_RDBFL29,
			"MTU_MC62_RDBFL30"			 => MTU_MC62_RDBFL30,
			"MTU_MC62_RDBFL31"			 => MTU_MC62_RDBFL31,
			"MTU_MC62_RDBFL32"			 => MTU_MC62_RDBFL32,
			"MTU_MC62_RDBFL33"			 => MTU_MC62_RDBFL33,
			"MTU_MC62_RDBFL34"			 => MTU_MC62_RDBFL34,
			"MTU_MC62_RDBFL35"			 => MTU_MC62_RDBFL35,
			"MTU_MC62_RDBFL36"			 => MTU_MC62_RDBFL36,
			"MTU_MC62_RDBFL37"			 => MTU_MC62_RDBFL37,
			"MTU_MC5_RDBFL58"			 => MTU_MC5_RDBFL58,
			"MTU_MC62_RDBFL38"			 => MTU_MC62_RDBFL38,
			"MTU_MC62_RDBFL39"			 => MTU_MC62_RDBFL39,
			"MTU_MC62_RDBFL40"			 => MTU_MC62_RDBFL40,
			"MTU_MC62_RDBFL41"			 => MTU_MC62_RDBFL41,
			"MTU_MC62_RDBFL42"			 => MTU_MC62_RDBFL42,
			"MTU_MC62_RDBFL43"			 => MTU_MC62_RDBFL43,
			"MTU_MC62_RDBFL44"			 => MTU_MC62_RDBFL44,
			"MTU_MC62_RDBFL45"			 => MTU_MC62_RDBFL45,
			"MTU_MC62_RDBFL46"			 => MTU_MC62_RDBFL46,
			"MTU_MC62_RDBFL47"			 => MTU_MC62_RDBFL47,
			"MTU_MC5_RDBFL59"			 => MTU_MC5_RDBFL59,
			"MTU_MC62_RDBFL48"			 => MTU_MC62_RDBFL48,
			"MTU_MC62_RDBFL49"			 => MTU_MC62_RDBFL49,
			"MTU_MC62_RDBFL50"			 => MTU_MC62_RDBFL50,
			"MTU_MC62_RDBFL51"			 => MTU_MC62_RDBFL51,
			"MTU_MC62_RDBFL52"			 => MTU_MC62_RDBFL52,
			"MTU_MC62_RDBFL53"			 => MTU_MC62_RDBFL53,
			"MTU_MC62_RDBFL54"			 => MTU_MC62_RDBFL54,
			"MTU_MC62_RDBFL55"			 => MTU_MC62_RDBFL55,
			"MTU_MC62_RDBFL56"			 => MTU_MC62_RDBFL56,
			"MTU_MC62_RDBFL57"			 => MTU_MC62_RDBFL57,
			"MTU_MC5_RDBFL60"			 => MTU_MC5_RDBFL60,
			"MTU_MC62_RDBFL58"			 => MTU_MC62_RDBFL58,
			"MTU_MC62_RDBFL59"			 => MTU_MC62_RDBFL59,
			"MTU_MC62_RDBFL60"			 => MTU_MC62_RDBFL60,
			"MTU_MC62_RDBFL61"			 => MTU_MC62_RDBFL61,
			"MTU_MC62_RDBFL62"			 => MTU_MC62_RDBFL62,
			"MTU_MC62_RDBFL63"			 => MTU_MC62_RDBFL63,
			"MTU_MC62_RDBFL64"			 => MTU_MC62_RDBFL64,
			"MTU_MC62_RDBFL65"			 => MTU_MC62_RDBFL65,
			"MTU_MC62_RDBFL66"			 => MTU_MC62_RDBFL66,
			"MTU_MC62_ALMSRCS"			 => MTU_MC62_ALMSRCS,
			"MTU_MC5_RDBFL61"			 => MTU_MC5_RDBFL61,
			"MTU_MC62_FAULTSTS"			 => MTU_MC62_FAULTSTS,
			"MTU_MC62_ERRINFO0"			 => MTU_MC62_ERRINFO0,
			"MTU_MC62_ERRINFO1"			 => MTU_MC62_ERRINFO1,
			"MTU_MC62_ERRINFO2"			 => MTU_MC62_ERRINFO2,
			"MTU_MC62_ERRINFO3"			 => MTU_MC62_ERRINFO3,
			"MTU_MC62_ERRINFO4"			 => MTU_MC62_ERRINFO4,
			"MTU_MC63_CONFIG0"			 => MTU_MC63_CONFIG0,
			"MTU_MC63_CONFIG1"			 => MTU_MC63_CONFIG1,
			"MTU_MC63_MCONTROL"			 => MTU_MC63_MCONTROL,
			"MTU_MC63_MSTATUS"			 => MTU_MC63_MSTATUS,
			"MTU_MC5_RDBFL62"			 => MTU_MC5_RDBFL62,
			"MTU_MC63_RANGE"			 => MTU_MC63_RANGE,
			"MTU_MC63_REVID"			 => MTU_MC63_REVID,
			"MTU_MC63_ECCS"			 => MTU_MC63_ECCS,
			"MTU_MC63_ECCD"			 => MTU_MC63_ECCD,
			"MTU_MC63_ETRR0"			 => MTU_MC63_ETRR0,
			"MTU_MC63_ETRR1"			 => MTU_MC63_ETRR1,
			"MTU_MC63_ETRR2"			 => MTU_MC63_ETRR2,
			"MTU_MC63_ETRR3"			 => MTU_MC63_ETRR3,
			"MTU_MC63_ETRR4"			 => MTU_MC63_ETRR4,
			"MTU_MC63_RDBFL0"			 => MTU_MC63_RDBFL0,
			"MTU_MC5_RDBFL63"			 => MTU_MC5_RDBFL63,
			"MTU_MC63_RDBFL1"			 => MTU_MC63_RDBFL1,
			"MTU_MC63_RDBFL2"			 => MTU_MC63_RDBFL2,
			"MTU_MC63_RDBFL3"			 => MTU_MC63_RDBFL3,
			"MTU_MC63_RDBFL4"			 => MTU_MC63_RDBFL4,
			"MTU_MC63_RDBFL5"			 => MTU_MC63_RDBFL5,
			"MTU_MC63_RDBFL6"			 => MTU_MC63_RDBFL6,
			"MTU_MC63_RDBFL7"			 => MTU_MC63_RDBFL7,
			"MTU_MC63_RDBFL8"			 => MTU_MC63_RDBFL8,
			"MTU_MC63_RDBFL9"			 => MTU_MC63_RDBFL9,
			"MTU_MC63_RDBFL10"			 => MTU_MC63_RDBFL10,
			"MTU_MC5_RDBFL64"			 => MTU_MC5_RDBFL64,
			"MTU_MC63_RDBFL11"			 => MTU_MC63_RDBFL11,
			"MTU_MC63_RDBFL12"			 => MTU_MC63_RDBFL12,
			"MTU_MC63_RDBFL13"			 => MTU_MC63_RDBFL13,
			"MTU_MC63_RDBFL14"			 => MTU_MC63_RDBFL14,
			"MTU_MC63_RDBFL15"			 => MTU_MC63_RDBFL15,
			"MTU_MC63_RDBFL16"			 => MTU_MC63_RDBFL16,
			"MTU_MC63_RDBFL17"			 => MTU_MC63_RDBFL17,
			"MTU_MC63_RDBFL18"			 => MTU_MC63_RDBFL18,
			"MTU_MC63_RDBFL19"			 => MTU_MC63_RDBFL19,
			"MTU_MC63_RDBFL20"			 => MTU_MC63_RDBFL20,
			"MTU_MC5_RDBFL65"			 => MTU_MC5_RDBFL65,
			"MTU_MC63_RDBFL21"			 => MTU_MC63_RDBFL21,
			"MTU_MC63_RDBFL22"			 => MTU_MC63_RDBFL22,
			"MTU_MC63_RDBFL23"			 => MTU_MC63_RDBFL23,
			"MTU_MC63_RDBFL24"			 => MTU_MC63_RDBFL24,
			"MTU_MC63_RDBFL25"			 => MTU_MC63_RDBFL25,
			"MTU_MC63_RDBFL26"			 => MTU_MC63_RDBFL26,
			"MTU_MC63_RDBFL27"			 => MTU_MC63_RDBFL27,
			"MTU_MC63_RDBFL28"			 => MTU_MC63_RDBFL28,
			"MTU_MC63_RDBFL29"			 => MTU_MC63_RDBFL29,
			"MTU_MC63_RDBFL30"			 => MTU_MC63_RDBFL30,
			"MTU_MC5_RDBFL66"			 => MTU_MC5_RDBFL66,
			"MTU_MC0_RDBFL0"			 => MTU_MC0_RDBFL0,
			"MTU_MC63_RDBFL31"			 => MTU_MC63_RDBFL31,
			"MTU_MC63_RDBFL32"			 => MTU_MC63_RDBFL32,
			"MTU_MC63_RDBFL33"			 => MTU_MC63_RDBFL33,
			"MTU_MC63_RDBFL34"			 => MTU_MC63_RDBFL34,
			"MTU_MC63_RDBFL35"			 => MTU_MC63_RDBFL35,
			"MTU_MC63_RDBFL36"			 => MTU_MC63_RDBFL36,
			"MTU_MC63_RDBFL37"			 => MTU_MC63_RDBFL37,
			"MTU_MC63_RDBFL38"			 => MTU_MC63_RDBFL38,
			"MTU_MC63_RDBFL39"			 => MTU_MC63_RDBFL39,
			"MTU_MC63_RDBFL40"			 => MTU_MC63_RDBFL40,
			"MTU_MC5_ALMSRCS"			 => MTU_MC5_ALMSRCS,
			"MTU_MC63_RDBFL41"			 => MTU_MC63_RDBFL41,
			"MTU_MC63_RDBFL42"			 => MTU_MC63_RDBFL42,
			"MTU_MC63_RDBFL43"			 => MTU_MC63_RDBFL43,
			"MTU_MC63_RDBFL44"			 => MTU_MC63_RDBFL44,
			"MTU_MC63_RDBFL45"			 => MTU_MC63_RDBFL45,
			"MTU_MC63_RDBFL46"			 => MTU_MC63_RDBFL46,
			"MTU_MC63_RDBFL47"			 => MTU_MC63_RDBFL47,
			"MTU_MC63_RDBFL48"			 => MTU_MC63_RDBFL48,
			"MTU_MC63_RDBFL49"			 => MTU_MC63_RDBFL49,
			"MTU_MC63_RDBFL50"			 => MTU_MC63_RDBFL50,
			"MTU_MC5_FAULTSTS"			 => MTU_MC5_FAULTSTS,
			"MTU_MC63_RDBFL51"			 => MTU_MC63_RDBFL51,
			"MTU_MC63_RDBFL52"			 => MTU_MC63_RDBFL52,
			"MTU_MC63_RDBFL53"			 => MTU_MC63_RDBFL53,
			"MTU_MC63_RDBFL54"			 => MTU_MC63_RDBFL54,
			"MTU_MC63_RDBFL55"			 => MTU_MC63_RDBFL55,
			"MTU_MC63_RDBFL56"			 => MTU_MC63_RDBFL56,
			"MTU_MC63_RDBFL57"			 => MTU_MC63_RDBFL57,
			"MTU_MC63_RDBFL58"			 => MTU_MC63_RDBFL58,
			"MTU_MC63_RDBFL59"			 => MTU_MC63_RDBFL59,
			"MTU_MC63_RDBFL60"			 => MTU_MC63_RDBFL60,
			"MTU_MC5_ERRINFO0"			 => MTU_MC5_ERRINFO0,
			"MTU_MC63_RDBFL61"			 => MTU_MC63_RDBFL61,
			"MTU_MC63_RDBFL62"			 => MTU_MC63_RDBFL62,
			"MTU_MC63_RDBFL63"			 => MTU_MC63_RDBFL63,
			"MTU_MC63_RDBFL64"			 => MTU_MC63_RDBFL64,
			"MTU_MC63_RDBFL65"			 => MTU_MC63_RDBFL65,
			"MTU_MC63_RDBFL66"			 => MTU_MC63_RDBFL66,
			"MTU_MC63_ALMSRCS"			 => MTU_MC63_ALMSRCS,
			"MTU_MC63_FAULTSTS"			 => MTU_MC63_FAULTSTS,
			"MTU_MC63_ERRINFO0"			 => MTU_MC63_ERRINFO0,
			"MTU_MC63_ERRINFO1"			 => MTU_MC63_ERRINFO1,
			"MTU_MC5_ERRINFO1"			 => MTU_MC5_ERRINFO1,
			"MTU_MC63_ERRINFO2"			 => MTU_MC63_ERRINFO2,
			"MTU_MC63_ERRINFO3"			 => MTU_MC63_ERRINFO3,
			"MTU_MC63_ERRINFO4"			 => MTU_MC63_ERRINFO4,
			"MTU_MC64_CONFIG0"			 => MTU_MC64_CONFIG0,
			"MTU_MC64_CONFIG1"			 => MTU_MC64_CONFIG1,
			"MTU_MC64_MCONTROL"			 => MTU_MC64_MCONTROL,
			"MTU_MC64_MSTATUS"			 => MTU_MC64_MSTATUS,
			"MTU_MC64_RANGE"			 => MTU_MC64_RANGE,
			"MTU_MC64_REVID"			 => MTU_MC64_REVID,
			"MTU_MC64_ECCS"			 => MTU_MC64_ECCS,
			"MTU_MC5_ERRINFO2"			 => MTU_MC5_ERRINFO2,
			"MTU_MC64_ECCD"			 => MTU_MC64_ECCD,
			"MTU_MC64_ETRR0"			 => MTU_MC64_ETRR0,
			"MTU_MC64_ETRR1"			 => MTU_MC64_ETRR1,
			"MTU_MC64_ETRR2"			 => MTU_MC64_ETRR2,
			"MTU_MC64_ETRR3"			 => MTU_MC64_ETRR3,
			"MTU_MC64_ETRR4"			 => MTU_MC64_ETRR4,
			"MTU_MC64_RDBFL0"			 => MTU_MC64_RDBFL0,
			"MTU_MC64_RDBFL1"			 => MTU_MC64_RDBFL1,
			"MTU_MC64_RDBFL2"			 => MTU_MC64_RDBFL2,
			"MTU_MC64_RDBFL3"			 => MTU_MC64_RDBFL3,
			"MTU_MC5_ERRINFO3"			 => MTU_MC5_ERRINFO3,
			"MTU_MC64_RDBFL4"			 => MTU_MC64_RDBFL4,
			"MTU_MC64_RDBFL5"			 => MTU_MC64_RDBFL5,
			"MTU_MC64_RDBFL6"			 => MTU_MC64_RDBFL6,
			"MTU_MC64_RDBFL7"			 => MTU_MC64_RDBFL7,
			"MTU_MC64_RDBFL8"			 => MTU_MC64_RDBFL8,
			"MTU_MC64_RDBFL9"			 => MTU_MC64_RDBFL9,
			"MTU_MC64_RDBFL10"			 => MTU_MC64_RDBFL10,
			"MTU_MC64_RDBFL11"			 => MTU_MC64_RDBFL11,
			"MTU_MC64_RDBFL12"			 => MTU_MC64_RDBFL12,
			"MTU_MC64_RDBFL13"			 => MTU_MC64_RDBFL13,
			"MTU_MC5_ERRINFO4"			 => MTU_MC5_ERRINFO4,
			"MTU_MC64_RDBFL14"			 => MTU_MC64_RDBFL14,
			"MTU_MC64_RDBFL15"			 => MTU_MC64_RDBFL15,
			"MTU_MC64_RDBFL16"			 => MTU_MC64_RDBFL16,
			"MTU_MC64_RDBFL17"			 => MTU_MC64_RDBFL17,
			"MTU_MC64_RDBFL18"			 => MTU_MC64_RDBFL18,
			"MTU_MC64_RDBFL19"			 => MTU_MC64_RDBFL19,
			"MTU_MC64_RDBFL20"			 => MTU_MC64_RDBFL20,
			"MTU_MC64_RDBFL21"			 => MTU_MC64_RDBFL21,
			"MTU_MC64_RDBFL22"			 => MTU_MC64_RDBFL22,
			"MTU_MC64_RDBFL23"			 => MTU_MC64_RDBFL23,
			"MTU_MC6_CONFIG0"			 => MTU_MC6_CONFIG0,
			"MTU_MC64_RDBFL24"			 => MTU_MC64_RDBFL24,
			"MTU_MC64_RDBFL25"			 => MTU_MC64_RDBFL25,
			"MTU_MC64_RDBFL26"			 => MTU_MC64_RDBFL26,
			"MTU_MC64_RDBFL27"			 => MTU_MC64_RDBFL27,
			"MTU_MC64_RDBFL28"			 => MTU_MC64_RDBFL28,
			"MTU_MC64_RDBFL29"			 => MTU_MC64_RDBFL29,
			"MTU_MC64_RDBFL30"			 => MTU_MC64_RDBFL30,
			"MTU_MC64_RDBFL31"			 => MTU_MC64_RDBFL31,
			"MTU_MC64_RDBFL32"			 => MTU_MC64_RDBFL32,
			"MTU_MC64_RDBFL33"			 => MTU_MC64_RDBFL33,
			"MTU_MC6_CONFIG1"			 => MTU_MC6_CONFIG1,
			"MTU_MC64_RDBFL34"			 => MTU_MC64_RDBFL34,
			"MTU_MC64_RDBFL35"			 => MTU_MC64_RDBFL35,
			"MTU_MC64_RDBFL36"			 => MTU_MC64_RDBFL36,
			"MTU_MC64_RDBFL37"			 => MTU_MC64_RDBFL37,
			"MTU_MC64_RDBFL38"			 => MTU_MC64_RDBFL38,
			"MTU_MC64_RDBFL39"			 => MTU_MC64_RDBFL39,
			"MTU_MC64_RDBFL40"			 => MTU_MC64_RDBFL40,
			"MTU_MC64_RDBFL41"			 => MTU_MC64_RDBFL41,
			"MTU_MC64_RDBFL42"			 => MTU_MC64_RDBFL42,
			"MTU_MC64_RDBFL43"			 => MTU_MC64_RDBFL43,
			"MTU_MC6_MCONTROL"			 => MTU_MC6_MCONTROL,
			"MTU_MC0_RDBFL1"			 => MTU_MC0_RDBFL1,
			"MTU_MC64_RDBFL44"			 => MTU_MC64_RDBFL44,
			"MTU_MC64_RDBFL45"			 => MTU_MC64_RDBFL45,
			"MTU_MC64_RDBFL46"			 => MTU_MC64_RDBFL46,
			"MTU_MC64_RDBFL47"			 => MTU_MC64_RDBFL47,
			"MTU_MC64_RDBFL48"			 => MTU_MC64_RDBFL48,
			"MTU_MC64_RDBFL49"			 => MTU_MC64_RDBFL49,
			"MTU_MC64_RDBFL50"			 => MTU_MC64_RDBFL50,
			"MTU_MC64_RDBFL51"			 => MTU_MC64_RDBFL51,
			"MTU_MC64_RDBFL52"			 => MTU_MC64_RDBFL52,
			"MTU_MC64_RDBFL53"			 => MTU_MC64_RDBFL53,
			"MTU_MC6_MSTATUS"			 => MTU_MC6_MSTATUS,
			"MTU_MC64_RDBFL54"			 => MTU_MC64_RDBFL54,
			"MTU_MC64_RDBFL55"			 => MTU_MC64_RDBFL55,
			"MTU_MC64_RDBFL56"			 => MTU_MC64_RDBFL56,
			"MTU_MC64_RDBFL57"			 => MTU_MC64_RDBFL57,
			"MTU_MC64_RDBFL58"			 => MTU_MC64_RDBFL58,
			"MTU_MC64_RDBFL59"			 => MTU_MC64_RDBFL59,
			"MTU_MC64_RDBFL60"			 => MTU_MC64_RDBFL60,
			"MTU_MC64_RDBFL61"			 => MTU_MC64_RDBFL61,
			"MTU_MC64_RDBFL62"			 => MTU_MC64_RDBFL62,
			"MTU_MC64_RDBFL63"			 => MTU_MC64_RDBFL63,
			"MTU_MC6_RANGE"			 => MTU_MC6_RANGE,
			"MTU_MC64_RDBFL64"			 => MTU_MC64_RDBFL64,
			"MTU_MC64_RDBFL65"			 => MTU_MC64_RDBFL65,
			"MTU_MC64_RDBFL66"			 => MTU_MC64_RDBFL66,
			"MTU_MC64_ALMSRCS"			 => MTU_MC64_ALMSRCS,
			"MTU_MC64_FAULTSTS"			 => MTU_MC64_FAULTSTS,
			"MTU_MC64_ERRINFO0"			 => MTU_MC64_ERRINFO0,
			"MTU_MC64_ERRINFO1"			 => MTU_MC64_ERRINFO1,
			"MTU_MC64_ERRINFO2"			 => MTU_MC64_ERRINFO2,
			"MTU_MC64_ERRINFO3"			 => MTU_MC64_ERRINFO3,
			"MTU_MC64_ERRINFO4"			 => MTU_MC64_ERRINFO4,
			"MTU_MC6_REVID"			 => MTU_MC6_REVID,
			"MTU_MC65_CONFIG0"			 => MTU_MC65_CONFIG0,
			"MTU_MC65_CONFIG1"			 => MTU_MC65_CONFIG1,
			"MTU_MC65_MCONTROL"			 => MTU_MC65_MCONTROL,
			"MTU_MC65_MSTATUS"			 => MTU_MC65_MSTATUS,
			"MTU_MC65_RANGE"			 => MTU_MC65_RANGE,
			"MTU_MC65_REVID"			 => MTU_MC65_REVID,
			"MTU_MC65_ECCS"			 => MTU_MC65_ECCS,
			"MTU_MC65_ECCD"			 => MTU_MC65_ECCD,
			"MTU_MC65_ETRR0"			 => MTU_MC65_ETRR0,
			"MTU_MC65_ETRR1"			 => MTU_MC65_ETRR1,
			"MTU_MC6_ECCS"			 => MTU_MC6_ECCS,
			"MTU_MC65_ETRR2"			 => MTU_MC65_ETRR2,
			"MTU_MC65_ETRR3"			 => MTU_MC65_ETRR3,
			"MTU_MC65_ETRR4"			 => MTU_MC65_ETRR4,
			"MTU_MC65_RDBFL0"			 => MTU_MC65_RDBFL0,
			"MTU_MC65_RDBFL1"			 => MTU_MC65_RDBFL1,
			"MTU_MC65_RDBFL2"			 => MTU_MC65_RDBFL2,
			"MTU_MC65_RDBFL3"			 => MTU_MC65_RDBFL3,
			"MTU_MC65_RDBFL4"			 => MTU_MC65_RDBFL4,
			"MTU_MC65_RDBFL5"			 => MTU_MC65_RDBFL5,
			"MTU_MC65_RDBFL6"			 => MTU_MC65_RDBFL6,
			"MTU_MC6_ECCD"			 => MTU_MC6_ECCD,
			"MTU_MC65_RDBFL7"			 => MTU_MC65_RDBFL7,
			"MTU_MC65_RDBFL8"			 => MTU_MC65_RDBFL8,
			"MTU_MC65_RDBFL9"			 => MTU_MC65_RDBFL9,
			"MTU_MC65_RDBFL10"			 => MTU_MC65_RDBFL10,
			"MTU_MC65_RDBFL11"			 => MTU_MC65_RDBFL11,
			"MTU_MC65_RDBFL12"			 => MTU_MC65_RDBFL12,
			"MTU_MC65_RDBFL13"			 => MTU_MC65_RDBFL13,
			"MTU_MC65_RDBFL14"			 => MTU_MC65_RDBFL14,
			"MTU_MC65_RDBFL15"			 => MTU_MC65_RDBFL15,
			"MTU_MC65_RDBFL16"			 => MTU_MC65_RDBFL16,
			"MTU_MC6_ETRR0"			 => MTU_MC6_ETRR0,
			"MTU_MC65_RDBFL17"			 => MTU_MC65_RDBFL17,
			"MTU_MC65_RDBFL18"			 => MTU_MC65_RDBFL18,
			"MTU_MC65_RDBFL19"			 => MTU_MC65_RDBFL19,
			"MTU_MC65_RDBFL20"			 => MTU_MC65_RDBFL20,
			"MTU_MC65_RDBFL21"			 => MTU_MC65_RDBFL21,
			"MTU_MC65_RDBFL22"			 => MTU_MC65_RDBFL22,
			"MTU_MC65_RDBFL23"			 => MTU_MC65_RDBFL23,
			"MTU_MC65_RDBFL24"			 => MTU_MC65_RDBFL24,
			"MTU_MC65_RDBFL25"			 => MTU_MC65_RDBFL25,
			"MTU_MC65_RDBFL26"			 => MTU_MC65_RDBFL26,
			"MTU_MC6_ETRR1"			 => MTU_MC6_ETRR1,
			"MTU_MC65_RDBFL27"			 => MTU_MC65_RDBFL27,
			"MTU_MC65_RDBFL28"			 => MTU_MC65_RDBFL28,
			"MTU_MC65_RDBFL29"			 => MTU_MC65_RDBFL29,
			"MTU_MC65_RDBFL30"			 => MTU_MC65_RDBFL30,
			"MTU_MC65_RDBFL31"			 => MTU_MC65_RDBFL31,
			"MTU_MC65_RDBFL32"			 => MTU_MC65_RDBFL32,
			"MTU_MC65_RDBFL33"			 => MTU_MC65_RDBFL33,
			"MTU_MC65_RDBFL34"			 => MTU_MC65_RDBFL34,
			"MTU_MC65_RDBFL35"			 => MTU_MC65_RDBFL35,
			"MTU_MC65_RDBFL36"			 => MTU_MC65_RDBFL36,
			"MTU_MC6_ETRR2"			 => MTU_MC6_ETRR2,
			"MTU_MC65_RDBFL37"			 => MTU_MC65_RDBFL37,
			"MTU_MC65_RDBFL38"			 => MTU_MC65_RDBFL38,
			"MTU_MC65_RDBFL39"			 => MTU_MC65_RDBFL39,
			"MTU_MC65_RDBFL40"			 => MTU_MC65_RDBFL40,
			"MTU_MC65_RDBFL41"			 => MTU_MC65_RDBFL41,
			"MTU_MC65_RDBFL42"			 => MTU_MC65_RDBFL42,
			"MTU_MC65_RDBFL43"			 => MTU_MC65_RDBFL43,
			"MTU_MC65_RDBFL44"			 => MTU_MC65_RDBFL44,
			"MTU_MC65_RDBFL45"			 => MTU_MC65_RDBFL45,
			"MTU_MC65_RDBFL46"			 => MTU_MC65_RDBFL46,
			"MTU_MC6_ETRR3"			 => MTU_MC6_ETRR3,
			"MTU_MC65_RDBFL47"			 => MTU_MC65_RDBFL47,
			"MTU_MC65_RDBFL48"			 => MTU_MC65_RDBFL48,
			"MTU_MC65_RDBFL49"			 => MTU_MC65_RDBFL49,
			"MTU_MC65_RDBFL50"			 => MTU_MC65_RDBFL50,
			"MTU_MC65_RDBFL51"			 => MTU_MC65_RDBFL51,
			"MTU_MC65_RDBFL52"			 => MTU_MC65_RDBFL52,
			"MTU_MC65_RDBFL53"			 => MTU_MC65_RDBFL53,
			"MTU_MC65_RDBFL54"			 => MTU_MC65_RDBFL54,
			"MTU_MC65_RDBFL55"			 => MTU_MC65_RDBFL55,
			"MTU_MC65_RDBFL56"			 => MTU_MC65_RDBFL56,
			"MTU_MC6_ETRR4"			 => MTU_MC6_ETRR4,
			"MTU_MC0_RDBFL2"			 => MTU_MC0_RDBFL2,
			"MTU_MC65_RDBFL57"			 => MTU_MC65_RDBFL57,
			"MTU_MC65_RDBFL58"			 => MTU_MC65_RDBFL58,
			"MTU_MC65_RDBFL59"			 => MTU_MC65_RDBFL59,
			"MTU_MC65_RDBFL60"			 => MTU_MC65_RDBFL60,
			"MTU_MC65_RDBFL61"			 => MTU_MC65_RDBFL61,
			"MTU_MC65_RDBFL62"			 => MTU_MC65_RDBFL62,
			"MTU_MC65_RDBFL63"			 => MTU_MC65_RDBFL63,
			"MTU_MC65_RDBFL64"			 => MTU_MC65_RDBFL64,
			"MTU_MC65_RDBFL65"			 => MTU_MC65_RDBFL65,
			"MTU_MC65_RDBFL66"			 => MTU_MC65_RDBFL66,
			"MTU_MC6_RDBFL0"			 => MTU_MC6_RDBFL0,
			"MTU_MC65_ALMSRCS"			 => MTU_MC65_ALMSRCS,
			"MTU_MC65_FAULTSTS"			 => MTU_MC65_FAULTSTS,
			"MTU_MC65_ERRINFO0"			 => MTU_MC65_ERRINFO0,
			"MTU_MC65_ERRINFO1"			 => MTU_MC65_ERRINFO1,
			"MTU_MC65_ERRINFO2"			 => MTU_MC65_ERRINFO2,
			"MTU_MC65_ERRINFO3"			 => MTU_MC65_ERRINFO3,
			"MTU_MC65_ERRINFO4"			 => MTU_MC65_ERRINFO4,
			"MTU_MC66_CONFIG0"			 => MTU_MC66_CONFIG0,
			"MTU_MC66_CONFIG1"			 => MTU_MC66_CONFIG1,
			"MTU_MC66_MCONTROL"			 => MTU_MC66_MCONTROL,
			"MTU_MC6_RDBFL1"			 => MTU_MC6_RDBFL1,
			"MTU_MC66_MSTATUS"			 => MTU_MC66_MSTATUS,
			"MTU_MC66_RANGE"			 => MTU_MC66_RANGE,
			"MTU_MC66_REVID"			 => MTU_MC66_REVID,
			"MTU_MC66_ECCS"			 => MTU_MC66_ECCS,
			"MTU_MC66_ECCD"			 => MTU_MC66_ECCD,
			"MTU_MC66_ETRR0"			 => MTU_MC66_ETRR0,
			"MTU_MC66_ETRR1"			 => MTU_MC66_ETRR1,
			"MTU_MC66_ETRR2"			 => MTU_MC66_ETRR2,
			"MTU_MC66_ETRR3"			 => MTU_MC66_ETRR3,
			"MTU_MC66_ETRR4"			 => MTU_MC66_ETRR4,
			"MTU_MC6_RDBFL2"			 => MTU_MC6_RDBFL2,
			"MTU_MC66_RDBFL0"			 => MTU_MC66_RDBFL0,
			"MTU_MC66_RDBFL1"			 => MTU_MC66_RDBFL1,
			"MTU_MC66_RDBFL2"			 => MTU_MC66_RDBFL2,
			"MTU_MC66_RDBFL3"			 => MTU_MC66_RDBFL3,
			"MTU_MC66_RDBFL4"			 => MTU_MC66_RDBFL4,
			"MTU_MC66_RDBFL5"			 => MTU_MC66_RDBFL5,
			"MTU_MC66_RDBFL6"			 => MTU_MC66_RDBFL6,
			"MTU_MC66_RDBFL7"			 => MTU_MC66_RDBFL7,
			"MTU_MC66_RDBFL8"			 => MTU_MC66_RDBFL8,
			"MTU_MC66_RDBFL9"			 => MTU_MC66_RDBFL9,
			"MTU_MC6_RDBFL3"			 => MTU_MC6_RDBFL3,
			"MTU_MC66_RDBFL10"			 => MTU_MC66_RDBFL10,
			"MTU_MC66_RDBFL11"			 => MTU_MC66_RDBFL11,
			"MTU_MC66_RDBFL12"			 => MTU_MC66_RDBFL12,
			"MTU_MC66_RDBFL13"			 => MTU_MC66_RDBFL13,
			"MTU_MC66_RDBFL14"			 => MTU_MC66_RDBFL14,
			"MTU_MC66_RDBFL15"			 => MTU_MC66_RDBFL15,
			"MTU_MC66_RDBFL16"			 => MTU_MC66_RDBFL16,
			"MTU_MC66_RDBFL17"			 => MTU_MC66_RDBFL17,
			"MTU_MC66_RDBFL18"			 => MTU_MC66_RDBFL18,
			"MTU_MC66_RDBFL19"			 => MTU_MC66_RDBFL19,
			"MTU_MC6_RDBFL4"			 => MTU_MC6_RDBFL4,
			"MTU_MC66_RDBFL20"			 => MTU_MC66_RDBFL20,
			"MTU_MC66_RDBFL21"			 => MTU_MC66_RDBFL21,
			"MTU_MC66_RDBFL22"			 => MTU_MC66_RDBFL22,
			"MTU_MC66_RDBFL23"			 => MTU_MC66_RDBFL23,
			"MTU_MC66_RDBFL24"			 => MTU_MC66_RDBFL24,
			"MTU_MC66_RDBFL25"			 => MTU_MC66_RDBFL25,
			"MTU_MC66_RDBFL26"			 => MTU_MC66_RDBFL26,
			"MTU_MC66_RDBFL27"			 => MTU_MC66_RDBFL27,
			"MTU_MC66_RDBFL28"			 => MTU_MC66_RDBFL28,
			"MTU_MC66_RDBFL29"			 => MTU_MC66_RDBFL29,
			"MTU_MC6_RDBFL5"			 => MTU_MC6_RDBFL5,
			"MTU_MC66_RDBFL30"			 => MTU_MC66_RDBFL30,
			"MTU_MC66_RDBFL31"			 => MTU_MC66_RDBFL31,
			"MTU_MC66_RDBFL32"			 => MTU_MC66_RDBFL32,
			"MTU_MC66_RDBFL33"			 => MTU_MC66_RDBFL33,
			"MTU_MC66_RDBFL34"			 => MTU_MC66_RDBFL34,
			"MTU_MC66_RDBFL35"			 => MTU_MC66_RDBFL35,
			"MTU_MC66_RDBFL36"			 => MTU_MC66_RDBFL36,
			"MTU_MC66_RDBFL37"			 => MTU_MC66_RDBFL37,
			"MTU_MC66_RDBFL38"			 => MTU_MC66_RDBFL38,
			"MTU_MC66_RDBFL39"			 => MTU_MC66_RDBFL39,
			"MTU_MC6_RDBFL6"			 => MTU_MC6_RDBFL6,
			"MTU_MC66_RDBFL40"			 => MTU_MC66_RDBFL40,
			"MTU_MC66_RDBFL41"			 => MTU_MC66_RDBFL41,
			"MTU_MC66_RDBFL42"			 => MTU_MC66_RDBFL42,
			"MTU_MC66_RDBFL43"			 => MTU_MC66_RDBFL43,
			"MTU_MC66_RDBFL44"			 => MTU_MC66_RDBFL44,
			"MTU_MC66_RDBFL45"			 => MTU_MC66_RDBFL45,
			"MTU_MC66_RDBFL46"			 => MTU_MC66_RDBFL46,
			"MTU_MC66_RDBFL47"			 => MTU_MC66_RDBFL47,
			"MTU_MC66_RDBFL48"			 => MTU_MC66_RDBFL48,
			"MTU_MC66_RDBFL49"			 => MTU_MC66_RDBFL49,
			"MTU_MC6_RDBFL7"			 => MTU_MC6_RDBFL7,
			"MTU_MC66_RDBFL50"			 => MTU_MC66_RDBFL50,
			"MTU_MC66_RDBFL51"			 => MTU_MC66_RDBFL51,
			"MTU_MC66_RDBFL52"			 => MTU_MC66_RDBFL52,
			"MTU_MC66_RDBFL53"			 => MTU_MC66_RDBFL53,
			"MTU_MC66_RDBFL54"			 => MTU_MC66_RDBFL54,
			"MTU_MC66_RDBFL55"			 => MTU_MC66_RDBFL55,
			"MTU_MC66_RDBFL56"			 => MTU_MC66_RDBFL56,
			"MTU_MC66_RDBFL57"			 => MTU_MC66_RDBFL57,
			"MTU_MC66_RDBFL58"			 => MTU_MC66_RDBFL58,
			"MTU_MC66_RDBFL59"			 => MTU_MC66_RDBFL59,
			"MTU_MC6_RDBFL8"			 => MTU_MC6_RDBFL8,
			"MTU_MC66_RDBFL60"			 => MTU_MC66_RDBFL60,
			"MTU_MC66_RDBFL61"			 => MTU_MC66_RDBFL61,
			"MTU_MC66_RDBFL62"			 => MTU_MC66_RDBFL62,
			"MTU_MC66_RDBFL63"			 => MTU_MC66_RDBFL63,
			"MTU_MC66_RDBFL64"			 => MTU_MC66_RDBFL64,
			"MTU_MC66_RDBFL65"			 => MTU_MC66_RDBFL65,
			"MTU_MC66_RDBFL66"			 => MTU_MC66_RDBFL66,
			"MTU_MC66_ALMSRCS"			 => MTU_MC66_ALMSRCS,
			"MTU_MC66_FAULTSTS"			 => MTU_MC66_FAULTSTS,
			"MTU_MC66_ERRINFO0"			 => MTU_MC66_ERRINFO0,
			"MTU_MC6_RDBFL9"			 => MTU_MC6_RDBFL9,
			"MTU_MC0_RDBFL3"			 => MTU_MC0_RDBFL3,
			"MTU_MC66_ERRINFO1"			 => MTU_MC66_ERRINFO1,
			"MTU_MC66_ERRINFO2"			 => MTU_MC66_ERRINFO2,
			"MTU_MC66_ERRINFO3"			 => MTU_MC66_ERRINFO3,
			"MTU_MC66_ERRINFO4"			 => MTU_MC66_ERRINFO4,
			"MTU_MC67_CONFIG0"			 => MTU_MC67_CONFIG0,
			"MTU_MC67_CONFIG1"			 => MTU_MC67_CONFIG1,
			"MTU_MC67_MCONTROL"			 => MTU_MC67_MCONTROL,
			"MTU_MC67_MSTATUS"			 => MTU_MC67_MSTATUS,
			"MTU_MC67_RANGE"			 => MTU_MC67_RANGE,
			"MTU_MC67_REVID"			 => MTU_MC67_REVID,
			"MTU_MC6_RDBFL10"			 => MTU_MC6_RDBFL10,
			"MTU_MC67_ECCS"			 => MTU_MC67_ECCS,
			"MTU_MC67_ECCD"			 => MTU_MC67_ECCD,
			"MTU_MC67_ETRR0"			 => MTU_MC67_ETRR0,
			"MTU_MC67_ETRR1"			 => MTU_MC67_ETRR1,
			"MTU_MC67_ETRR2"			 => MTU_MC67_ETRR2,
			"MTU_MC67_ETRR3"			 => MTU_MC67_ETRR3,
			"MTU_MC67_ETRR4"			 => MTU_MC67_ETRR4,
			"MTU_MC67_RDBFL0"			 => MTU_MC67_RDBFL0,
			"MTU_MC67_RDBFL1"			 => MTU_MC67_RDBFL1,
			"MTU_MC67_RDBFL2"			 => MTU_MC67_RDBFL2,
			"MTU_MC6_RDBFL11"			 => MTU_MC6_RDBFL11,
			"MTU_MC67_RDBFL3"			 => MTU_MC67_RDBFL3,
			"MTU_MC67_RDBFL4"			 => MTU_MC67_RDBFL4,
			"MTU_MC67_RDBFL5"			 => MTU_MC67_RDBFL5,
			"MTU_MC67_RDBFL6"			 => MTU_MC67_RDBFL6,
			"MTU_MC67_RDBFL7"			 => MTU_MC67_RDBFL7,
			"MTU_MC67_RDBFL8"			 => MTU_MC67_RDBFL8,
			"MTU_MC67_RDBFL9"			 => MTU_MC67_RDBFL9,
			"MTU_MC67_RDBFL10"			 => MTU_MC67_RDBFL10,
			"MTU_MC67_RDBFL11"			 => MTU_MC67_RDBFL11,
			"MTU_MC67_RDBFL12"			 => MTU_MC67_RDBFL12,
			"MTU_MC6_RDBFL12"			 => MTU_MC6_RDBFL12,
			"MTU_MC67_RDBFL13"			 => MTU_MC67_RDBFL13,
			"MTU_MC67_RDBFL14"			 => MTU_MC67_RDBFL14,
			"MTU_MC67_RDBFL15"			 => MTU_MC67_RDBFL15,
			"MTU_MC67_RDBFL16"			 => MTU_MC67_RDBFL16,
			"MTU_MC67_RDBFL17"			 => MTU_MC67_RDBFL17,
			"MTU_MC67_RDBFL18"			 => MTU_MC67_RDBFL18,
			"MTU_MC67_RDBFL19"			 => MTU_MC67_RDBFL19,
			"MTU_MC67_RDBFL20"			 => MTU_MC67_RDBFL20,
			"MTU_MC67_RDBFL21"			 => MTU_MC67_RDBFL21,
			"MTU_MC67_RDBFL22"			 => MTU_MC67_RDBFL22,
			"MTU_MC6_RDBFL13"			 => MTU_MC6_RDBFL13,
			"MTU_MC67_RDBFL23"			 => MTU_MC67_RDBFL23,
			"MTU_MC67_RDBFL24"			 => MTU_MC67_RDBFL24,
			"MTU_MC67_RDBFL25"			 => MTU_MC67_RDBFL25,
			"MTU_MC67_RDBFL26"			 => MTU_MC67_RDBFL26,
			"MTU_MC67_RDBFL27"			 => MTU_MC67_RDBFL27,
			"MTU_MC67_RDBFL28"			 => MTU_MC67_RDBFL28,
			"MTU_MC67_RDBFL29"			 => MTU_MC67_RDBFL29,
			"MTU_MC67_RDBFL30"			 => MTU_MC67_RDBFL30,
			"MTU_MC67_RDBFL31"			 => MTU_MC67_RDBFL31,
			"MTU_MC67_RDBFL32"			 => MTU_MC67_RDBFL32,
			"MTU_MC6_RDBFL14"			 => MTU_MC6_RDBFL14,
			"MTU_MC67_RDBFL33"			 => MTU_MC67_RDBFL33,
			"MTU_MC67_RDBFL34"			 => MTU_MC67_RDBFL34,
			"MTU_MC67_RDBFL35"			 => MTU_MC67_RDBFL35,
			"MTU_MC67_RDBFL36"			 => MTU_MC67_RDBFL36,
			"MTU_MC67_RDBFL37"			 => MTU_MC67_RDBFL37,
			"MTU_MC67_RDBFL38"			 => MTU_MC67_RDBFL38,
			"MTU_MC67_RDBFL39"			 => MTU_MC67_RDBFL39,
			"MTU_MC67_RDBFL40"			 => MTU_MC67_RDBFL40,
			"MTU_MC67_RDBFL41"			 => MTU_MC67_RDBFL41,
			"MTU_MC67_RDBFL42"			 => MTU_MC67_RDBFL42,
			"MTU_MC6_RDBFL15"			 => MTU_MC6_RDBFL15,
			"MTU_MC67_RDBFL43"			 => MTU_MC67_RDBFL43,
			"MTU_MC67_RDBFL44"			 => MTU_MC67_RDBFL44,
			"MTU_MC67_RDBFL45"			 => MTU_MC67_RDBFL45,
			"MTU_MC67_RDBFL46"			 => MTU_MC67_RDBFL46,
			"MTU_MC67_RDBFL47"			 => MTU_MC67_RDBFL47,
			"MTU_MC67_RDBFL48"			 => MTU_MC67_RDBFL48,
			"MTU_MC67_RDBFL49"			 => MTU_MC67_RDBFL49,
			"MTU_MC67_RDBFL50"			 => MTU_MC67_RDBFL50,
			"MTU_MC67_RDBFL51"			 => MTU_MC67_RDBFL51,
			"MTU_MC67_RDBFL52"			 => MTU_MC67_RDBFL52,
			"MTU_MC6_RDBFL16"			 => MTU_MC6_RDBFL16,
			"MTU_MC67_RDBFL53"			 => MTU_MC67_RDBFL53,
			"MTU_MC67_RDBFL54"			 => MTU_MC67_RDBFL54,
			"MTU_MC67_RDBFL55"			 => MTU_MC67_RDBFL55,
			"MTU_MC67_RDBFL56"			 => MTU_MC67_RDBFL56,
			"MTU_MC67_RDBFL57"			 => MTU_MC67_RDBFL57,
			"MTU_MC67_RDBFL58"			 => MTU_MC67_RDBFL58,
			"MTU_MC67_RDBFL59"			 => MTU_MC67_RDBFL59,
			"MTU_MC67_RDBFL60"			 => MTU_MC67_RDBFL60,
			"MTU_MC67_RDBFL61"			 => MTU_MC67_RDBFL61,
			"MTU_MC67_RDBFL62"			 => MTU_MC67_RDBFL62,
			"MTU_MC6_RDBFL17"			 => MTU_MC6_RDBFL17,
			"MTU_MC67_RDBFL63"			 => MTU_MC67_RDBFL63,
			"MTU_MC67_RDBFL64"			 => MTU_MC67_RDBFL64,
			"MTU_MC67_RDBFL65"			 => MTU_MC67_RDBFL65,
			"MTU_MC67_RDBFL66"			 => MTU_MC67_RDBFL66,
			"MTU_MC67_ALMSRCS"			 => MTU_MC67_ALMSRCS,
			"MTU_MC67_FAULTSTS"			 => MTU_MC67_FAULTSTS,
			"MTU_MC67_ERRINFO0"			 => MTU_MC67_ERRINFO0,
			"MTU_MC67_ERRINFO1"			 => MTU_MC67_ERRINFO1,
			"MTU_MC67_ERRINFO2"			 => MTU_MC67_ERRINFO2,
			"MTU_MC67_ERRINFO3"			 => MTU_MC67_ERRINFO3,
			"MTU_MC6_RDBFL18"			 => MTU_MC6_RDBFL18,
			"MTU_MC67_ERRINFO4"			 => MTU_MC67_ERRINFO4,
			"MTU_MC68_CONFIG0"			 => MTU_MC68_CONFIG0,
			"MTU_MC68_CONFIG1"			 => MTU_MC68_CONFIG1,
			"MTU_MC68_MCONTROL"			 => MTU_MC68_MCONTROL,
			"MTU_MC68_MSTATUS"			 => MTU_MC68_MSTATUS,
			"MTU_MC68_RANGE"			 => MTU_MC68_RANGE,
			"MTU_MC68_REVID"			 => MTU_MC68_REVID,
			"MTU_MC68_ECCS"			 => MTU_MC68_ECCS,
			"MTU_MC68_ECCD"			 => MTU_MC68_ECCD,
			"MTU_MC68_ETRR0"			 => MTU_MC68_ETRR0,
			"MTU_MC6_RDBFL19"			 => MTU_MC6_RDBFL19,
			"MTU_MC0_RDBFL4"			 => MTU_MC0_RDBFL4,
			"MTU_MC68_ETRR1"			 => MTU_MC68_ETRR1,
			"MTU_MC68_ETRR2"			 => MTU_MC68_ETRR2,
			"MTU_MC68_ETRR3"			 => MTU_MC68_ETRR3,
			"MTU_MC68_ETRR4"			 => MTU_MC68_ETRR4,
			"MTU_MC68_RDBFL0"			 => MTU_MC68_RDBFL0,
			"MTU_MC68_RDBFL1"			 => MTU_MC68_RDBFL1,
			"MTU_MC68_RDBFL2"			 => MTU_MC68_RDBFL2,
			"MTU_MC68_RDBFL3"			 => MTU_MC68_RDBFL3,
			"MTU_MC68_RDBFL4"			 => MTU_MC68_RDBFL4,
			"MTU_MC68_RDBFL5"			 => MTU_MC68_RDBFL5,
			"MTU_MC6_RDBFL20"			 => MTU_MC6_RDBFL20,
			"MTU_MC68_RDBFL6"			 => MTU_MC68_RDBFL6,
			"MTU_MC68_RDBFL7"			 => MTU_MC68_RDBFL7,
			"MTU_MC68_RDBFL8"			 => MTU_MC68_RDBFL8,
			"MTU_MC68_RDBFL9"			 => MTU_MC68_RDBFL9,
			"MTU_MC68_RDBFL10"			 => MTU_MC68_RDBFL10,
			"MTU_MC68_RDBFL11"			 => MTU_MC68_RDBFL11,
			"MTU_MC68_RDBFL12"			 => MTU_MC68_RDBFL12,
			"MTU_MC68_RDBFL13"			 => MTU_MC68_RDBFL13,
			"MTU_MC68_RDBFL14"			 => MTU_MC68_RDBFL14,
			"MTU_MC68_RDBFL15"			 => MTU_MC68_RDBFL15,
			"MTU_MC6_RDBFL21"			 => MTU_MC6_RDBFL21,
			"MTU_MC68_RDBFL16"			 => MTU_MC68_RDBFL16,
			"MTU_MC68_RDBFL17"			 => MTU_MC68_RDBFL17,
			"MTU_MC68_RDBFL18"			 => MTU_MC68_RDBFL18,
			"MTU_MC68_RDBFL19"			 => MTU_MC68_RDBFL19,
			"MTU_MC68_RDBFL20"			 => MTU_MC68_RDBFL20,
			"MTU_MC68_RDBFL21"			 => MTU_MC68_RDBFL21,
			"MTU_MC68_RDBFL22"			 => MTU_MC68_RDBFL22,
			"MTU_MC68_RDBFL23"			 => MTU_MC68_RDBFL23,
			"MTU_MC68_RDBFL24"			 => MTU_MC68_RDBFL24,
			"MTU_MC68_RDBFL25"			 => MTU_MC68_RDBFL25,
			"MTU_MC6_RDBFL22"			 => MTU_MC6_RDBFL22,
			"MTU_MC68_RDBFL26"			 => MTU_MC68_RDBFL26,
			"MTU_MC68_RDBFL27"			 => MTU_MC68_RDBFL27,
			"MTU_MC68_RDBFL28"			 => MTU_MC68_RDBFL28,
			"MTU_MC68_RDBFL29"			 => MTU_MC68_RDBFL29,
			"MTU_MC68_RDBFL30"			 => MTU_MC68_RDBFL30,
			"MTU_MC68_RDBFL31"			 => MTU_MC68_RDBFL31,
			"MTU_MC68_RDBFL32"			 => MTU_MC68_RDBFL32,
			"MTU_MC68_RDBFL33"			 => MTU_MC68_RDBFL33,
			"MTU_MC68_RDBFL34"			 => MTU_MC68_RDBFL34,
			"MTU_MC68_RDBFL35"			 => MTU_MC68_RDBFL35,
			"MTU_MC6_RDBFL23"			 => MTU_MC6_RDBFL23,
			"MTU_MC68_RDBFL36"			 => MTU_MC68_RDBFL36,
			"MTU_MC68_RDBFL37"			 => MTU_MC68_RDBFL37,
			"MTU_MC68_RDBFL38"			 => MTU_MC68_RDBFL38,
			"MTU_MC68_RDBFL39"			 => MTU_MC68_RDBFL39,
			"MTU_MC68_RDBFL40"			 => MTU_MC68_RDBFL40,
			"MTU_MC68_RDBFL41"			 => MTU_MC68_RDBFL41,
			"MTU_MC68_RDBFL42"			 => MTU_MC68_RDBFL42,
			"MTU_MC68_RDBFL43"			 => MTU_MC68_RDBFL43,
			"MTU_MC68_RDBFL44"			 => MTU_MC68_RDBFL44,
			"MTU_MC68_RDBFL45"			 => MTU_MC68_RDBFL45,
			"MTU_MC6_RDBFL24"			 => MTU_MC6_RDBFL24,
			"MTU_MC68_RDBFL46"			 => MTU_MC68_RDBFL46,
			"MTU_MC68_RDBFL47"			 => MTU_MC68_RDBFL47,
			"MTU_MC68_RDBFL48"			 => MTU_MC68_RDBFL48,
			"MTU_MC68_RDBFL49"			 => MTU_MC68_RDBFL49,
			"MTU_MC68_RDBFL50"			 => MTU_MC68_RDBFL50,
			"MTU_MC68_RDBFL51"			 => MTU_MC68_RDBFL51,
			"MTU_MC68_RDBFL52"			 => MTU_MC68_RDBFL52,
			"MTU_MC68_RDBFL53"			 => MTU_MC68_RDBFL53,
			"MTU_MC68_RDBFL54"			 => MTU_MC68_RDBFL54,
			"MTU_MC68_RDBFL55"			 => MTU_MC68_RDBFL55,
			"MTU_MC6_RDBFL25"			 => MTU_MC6_RDBFL25,
			"MTU_MC68_RDBFL56"			 => MTU_MC68_RDBFL56,
			"MTU_MC68_RDBFL57"			 => MTU_MC68_RDBFL57,
			"MTU_MC68_RDBFL58"			 => MTU_MC68_RDBFL58,
			"MTU_MC68_RDBFL59"			 => MTU_MC68_RDBFL59,
			"MTU_MC68_RDBFL60"			 => MTU_MC68_RDBFL60,
			"MTU_MC68_RDBFL61"			 => MTU_MC68_RDBFL61,
			"MTU_MC68_RDBFL62"			 => MTU_MC68_RDBFL62,
			"MTU_MC68_RDBFL63"			 => MTU_MC68_RDBFL63,
			"MTU_MC68_RDBFL64"			 => MTU_MC68_RDBFL64,
			"MTU_MC68_RDBFL65"			 => MTU_MC68_RDBFL65,
			"MTU_MC6_RDBFL26"			 => MTU_MC6_RDBFL26,
			"MTU_MC68_RDBFL66"			 => MTU_MC68_RDBFL66,
			"MTU_MC68_ALMSRCS"			 => MTU_MC68_ALMSRCS,
			"MTU_MC68_FAULTSTS"			 => MTU_MC68_FAULTSTS,
			"MTU_MC68_ERRINFO0"			 => MTU_MC68_ERRINFO0,
			"MTU_MC68_ERRINFO1"			 => MTU_MC68_ERRINFO1,
			"MTU_MC68_ERRINFO2"			 => MTU_MC68_ERRINFO2,
			"MTU_MC68_ERRINFO3"			 => MTU_MC68_ERRINFO3,
			"MTU_MC68_ERRINFO4"			 => MTU_MC68_ERRINFO4,
			"MTU_MC69_CONFIG0"			 => MTU_MC69_CONFIG0,
			"MTU_MC69_CONFIG1"			 => MTU_MC69_CONFIG1,
			"MTU_MC6_RDBFL27"			 => MTU_MC6_RDBFL27,
			"MTU_MC69_MCONTROL"			 => MTU_MC69_MCONTROL,
			"MTU_MC69_MSTATUS"			 => MTU_MC69_MSTATUS,
			"MTU_MC69_RANGE"			 => MTU_MC69_RANGE,
			"MTU_MC69_REVID"			 => MTU_MC69_REVID,
			"MTU_MC69_ECCS"			 => MTU_MC69_ECCS,
			"MTU_MC69_ECCD"			 => MTU_MC69_ECCD,
			"MTU_MC69_ETRR0"			 => MTU_MC69_ETRR0,
			"MTU_MC69_ETRR1"			 => MTU_MC69_ETRR1,
			"MTU_MC69_ETRR2"			 => MTU_MC69_ETRR2,
			"MTU_MC69_ETRR3"			 => MTU_MC69_ETRR3,
			"MTU_MC6_RDBFL28"			 => MTU_MC6_RDBFL28,
			"MTU_MC69_ETRR4"			 => MTU_MC69_ETRR4,
			"MTU_MC69_RDBFL0"			 => MTU_MC69_RDBFL0,
			"MTU_MC69_RDBFL1"			 => MTU_MC69_RDBFL1,
			"MTU_MC69_RDBFL2"			 => MTU_MC69_RDBFL2,
			"MTU_MC69_RDBFL3"			 => MTU_MC69_RDBFL3,
			"MTU_MC69_RDBFL4"			 => MTU_MC69_RDBFL4,
			"MTU_MC69_RDBFL5"			 => MTU_MC69_RDBFL5,
			"MTU_MC69_RDBFL6"			 => MTU_MC69_RDBFL6,
			"MTU_MC69_RDBFL7"			 => MTU_MC69_RDBFL7,
			"MTU_MC69_RDBFL8"			 => MTU_MC69_RDBFL8,
			"MTU_MC6_RDBFL29"			 => MTU_MC6_RDBFL29,
			"MTU_MC0_RDBFL5"			 => MTU_MC0_RDBFL5,
			"MTU_MC69_RDBFL9"			 => MTU_MC69_RDBFL9,
			"MTU_MC69_RDBFL10"			 => MTU_MC69_RDBFL10,
			"MTU_MC69_RDBFL11"			 => MTU_MC69_RDBFL11,
			"MTU_MC69_RDBFL12"			 => MTU_MC69_RDBFL12,
			"MTU_MC69_RDBFL13"			 => MTU_MC69_RDBFL13,
			"MTU_MC69_RDBFL14"			 => MTU_MC69_RDBFL14,
			"MTU_MC69_RDBFL15"			 => MTU_MC69_RDBFL15,
			"MTU_MC69_RDBFL16"			 => MTU_MC69_RDBFL16,
			"MTU_MC69_RDBFL17"			 => MTU_MC69_RDBFL17,
			"MTU_MC69_RDBFL18"			 => MTU_MC69_RDBFL18,
			"MTU_MC6_RDBFL30"			 => MTU_MC6_RDBFL30,
			"MTU_MC69_RDBFL19"			 => MTU_MC69_RDBFL19,
			"MTU_MC69_RDBFL20"			 => MTU_MC69_RDBFL20,
			"MTU_MC69_RDBFL21"			 => MTU_MC69_RDBFL21,
			"MTU_MC69_RDBFL22"			 => MTU_MC69_RDBFL22,
			"MTU_MC69_RDBFL23"			 => MTU_MC69_RDBFL23,
			"MTU_MC69_RDBFL24"			 => MTU_MC69_RDBFL24,
			"MTU_MC69_RDBFL25"			 => MTU_MC69_RDBFL25,
			"MTU_MC69_RDBFL26"			 => MTU_MC69_RDBFL26,
			"MTU_MC69_RDBFL27"			 => MTU_MC69_RDBFL27,
			"MTU_MC69_RDBFL28"			 => MTU_MC69_RDBFL28,
			"MTU_MC6_RDBFL31"			 => MTU_MC6_RDBFL31,
			"MTU_MC69_RDBFL29"			 => MTU_MC69_RDBFL29,
			"MTU_MC69_RDBFL30"			 => MTU_MC69_RDBFL30,
			"MTU_MC69_RDBFL31"			 => MTU_MC69_RDBFL31,
			"MTU_MC69_RDBFL32"			 => MTU_MC69_RDBFL32,
			"MTU_MC69_RDBFL33"			 => MTU_MC69_RDBFL33,
			"MTU_MC69_RDBFL34"			 => MTU_MC69_RDBFL34,
			"MTU_MC69_RDBFL35"			 => MTU_MC69_RDBFL35,
			"MTU_MC69_RDBFL36"			 => MTU_MC69_RDBFL36,
			"MTU_MC69_RDBFL37"			 => MTU_MC69_RDBFL37,
			"MTU_MC69_RDBFL38"			 => MTU_MC69_RDBFL38,
			"MTU_MC6_RDBFL32"			 => MTU_MC6_RDBFL32,
			"MTU_MC69_RDBFL39"			 => MTU_MC69_RDBFL39,
			"MTU_MC69_RDBFL40"			 => MTU_MC69_RDBFL40,
			"MTU_MC69_RDBFL41"			 => MTU_MC69_RDBFL41,
			"MTU_MC69_RDBFL42"			 => MTU_MC69_RDBFL42,
			"MTU_MC69_RDBFL43"			 => MTU_MC69_RDBFL43,
			"MTU_MC69_RDBFL44"			 => MTU_MC69_RDBFL44,
			"MTU_MC69_RDBFL45"			 => MTU_MC69_RDBFL45,
			"MTU_MC69_RDBFL46"			 => MTU_MC69_RDBFL46,
			"MTU_MC69_RDBFL47"			 => MTU_MC69_RDBFL47,
			"MTU_MC69_RDBFL48"			 => MTU_MC69_RDBFL48,
			"MTU_MC6_RDBFL33"			 => MTU_MC6_RDBFL33,
			"MTU_MC69_RDBFL49"			 => MTU_MC69_RDBFL49,
			"MTU_MC69_RDBFL50"			 => MTU_MC69_RDBFL50,
			"MTU_MC69_RDBFL51"			 => MTU_MC69_RDBFL51,
			"MTU_MC69_RDBFL52"			 => MTU_MC69_RDBFL52,
			"MTU_MC69_RDBFL53"			 => MTU_MC69_RDBFL53,
			"MTU_MC69_RDBFL54"			 => MTU_MC69_RDBFL54,
			"MTU_MC69_RDBFL55"			 => MTU_MC69_RDBFL55,
			"MTU_MC69_RDBFL56"			 => MTU_MC69_RDBFL56,
			"MTU_MC69_RDBFL57"			 => MTU_MC69_RDBFL57,
			"MTU_MC69_RDBFL58"			 => MTU_MC69_RDBFL58,
			"MTU_MC6_RDBFL34"			 => MTU_MC6_RDBFL34,
			"MTU_MC69_RDBFL59"			 => MTU_MC69_RDBFL59,
			"MTU_MC69_RDBFL60"			 => MTU_MC69_RDBFL60,
			"MTU_MC69_RDBFL61"			 => MTU_MC69_RDBFL61,
			"MTU_MC69_RDBFL62"			 => MTU_MC69_RDBFL62,
			"MTU_MC69_RDBFL63"			 => MTU_MC69_RDBFL63,
			"MTU_MC69_RDBFL64"			 => MTU_MC69_RDBFL64,
			"MTU_MC69_RDBFL65"			 => MTU_MC69_RDBFL65,
			"MTU_MC69_RDBFL66"			 => MTU_MC69_RDBFL66,
			"MTU_MC69_ALMSRCS"			 => MTU_MC69_ALMSRCS,
			"MTU_MC69_FAULTSTS"			 => MTU_MC69_FAULTSTS,
			"MTU_MC6_RDBFL35"			 => MTU_MC6_RDBFL35,
			"MTU_MC69_ERRINFO0"			 => MTU_MC69_ERRINFO0,
			"MTU_MC69_ERRINFO1"			 => MTU_MC69_ERRINFO1,
			"MTU_MC69_ERRINFO2"			 => MTU_MC69_ERRINFO2,
			"MTU_MC69_ERRINFO3"			 => MTU_MC69_ERRINFO3,
			"MTU_MC69_ERRINFO4"			 => MTU_MC69_ERRINFO4,
			"MTU_MC70_CONFIG0"			 => MTU_MC70_CONFIG0,
			"MTU_MC70_CONFIG1"			 => MTU_MC70_CONFIG1,
			"MTU_MC70_MCONTROL"			 => MTU_MC70_MCONTROL,
			"MTU_MC70_MSTATUS"			 => MTU_MC70_MSTATUS,
			"MTU_MC70_RANGE"			 => MTU_MC70_RANGE,
			"MTU_MC6_RDBFL36"			 => MTU_MC6_RDBFL36,
			"MTU_MC70_REVID"			 => MTU_MC70_REVID,
			"MTU_MC70_ECCS"			 => MTU_MC70_ECCS,
			"MTU_MC70_ECCD"			 => MTU_MC70_ECCD,
			"MTU_MC70_ETRR0"			 => MTU_MC70_ETRR0,
			"MTU_MC70_ETRR1"			 => MTU_MC70_ETRR1,
			"MTU_MC70_ETRR2"			 => MTU_MC70_ETRR2,
			"MTU_MC70_ETRR3"			 => MTU_MC70_ETRR3,
			"MTU_MC70_ETRR4"			 => MTU_MC70_ETRR4,
			"MTU_MC70_RDBFL0"			 => MTU_MC70_RDBFL0,
			"MTU_MC70_RDBFL1"			 => MTU_MC70_RDBFL1,
			"MTU_MC6_RDBFL37"			 => MTU_MC6_RDBFL37,
			"MTU_MC70_RDBFL2"			 => MTU_MC70_RDBFL2,
			"MTU_MC70_RDBFL3"			 => MTU_MC70_RDBFL3,
			"MTU_MC70_RDBFL4"			 => MTU_MC70_RDBFL4,
			"MTU_MC70_RDBFL5"			 => MTU_MC70_RDBFL5,
			"MTU_MC70_RDBFL6"			 => MTU_MC70_RDBFL6,
			"MTU_MC70_RDBFL7"			 => MTU_MC70_RDBFL7,
			"MTU_MC70_RDBFL8"			 => MTU_MC70_RDBFL8,
			"MTU_MC70_RDBFL9"			 => MTU_MC70_RDBFL9,
			"MTU_MC70_RDBFL10"			 => MTU_MC70_RDBFL10,
			"MTU_MC70_RDBFL11"			 => MTU_MC70_RDBFL11,
			"MTU_MC6_RDBFL38"			 => MTU_MC6_RDBFL38,
			"MTU_MC70_RDBFL12"			 => MTU_MC70_RDBFL12,
			"MTU_MC70_RDBFL13"			 => MTU_MC70_RDBFL13,
			"MTU_MC70_RDBFL14"			 => MTU_MC70_RDBFL14,
			"MTU_MC70_RDBFL15"			 => MTU_MC70_RDBFL15,
			"MTU_MC70_RDBFL16"			 => MTU_MC70_RDBFL16,
			"MTU_MC70_RDBFL17"			 => MTU_MC70_RDBFL17,
			"MTU_MC70_RDBFL18"			 => MTU_MC70_RDBFL18,
			"MTU_MC70_RDBFL19"			 => MTU_MC70_RDBFL19,
			"MTU_MC70_RDBFL20"			 => MTU_MC70_RDBFL20,
			"MTU_MC70_RDBFL21"			 => MTU_MC70_RDBFL21,
			"MTU_MC6_RDBFL39"			 => MTU_MC6_RDBFL39,
			"MTU_MC0_RDBFL6"			 => MTU_MC0_RDBFL6,
			"MTU_MC70_RDBFL22"			 => MTU_MC70_RDBFL22,
			"MTU_MC70_RDBFL23"			 => MTU_MC70_RDBFL23,
			"MTU_MC70_RDBFL24"			 => MTU_MC70_RDBFL24,
			"MTU_MC70_RDBFL25"			 => MTU_MC70_RDBFL25,
			"MTU_MC70_RDBFL26"			 => MTU_MC70_RDBFL26,
			"MTU_MC70_RDBFL27"			 => MTU_MC70_RDBFL27,
			"MTU_MC70_RDBFL28"			 => MTU_MC70_RDBFL28,
			"MTU_MC70_RDBFL29"			 => MTU_MC70_RDBFL29,
			"MTU_MC70_RDBFL30"			 => MTU_MC70_RDBFL30,
			"MTU_MC70_RDBFL31"			 => MTU_MC70_RDBFL31,
			"MTU_MC6_RDBFL40"			 => MTU_MC6_RDBFL40,
			"MTU_MC70_RDBFL32"			 => MTU_MC70_RDBFL32,
			"MTU_MC70_RDBFL33"			 => MTU_MC70_RDBFL33,
			"MTU_MC70_RDBFL34"			 => MTU_MC70_RDBFL34,
			"MTU_MC70_RDBFL35"			 => MTU_MC70_RDBFL35,
			"MTU_MC70_RDBFL36"			 => MTU_MC70_RDBFL36,
			"MTU_MC70_RDBFL37"			 => MTU_MC70_RDBFL37,
			"MTU_MC70_RDBFL38"			 => MTU_MC70_RDBFL38,
			"MTU_MC70_RDBFL39"			 => MTU_MC70_RDBFL39,
			"MTU_MC70_RDBFL40"			 => MTU_MC70_RDBFL40,
			"MTU_MC70_RDBFL41"			 => MTU_MC70_RDBFL41,
			"MTU_MC6_RDBFL41"			 => MTU_MC6_RDBFL41,
			"MTU_MC70_RDBFL42"			 => MTU_MC70_RDBFL42,
			"MTU_MC70_RDBFL43"			 => MTU_MC70_RDBFL43,
			"MTU_MC70_RDBFL44"			 => MTU_MC70_RDBFL44,
			"MTU_MC70_RDBFL45"			 => MTU_MC70_RDBFL45,
			"MTU_MC70_RDBFL46"			 => MTU_MC70_RDBFL46,
			"MTU_MC70_RDBFL47"			 => MTU_MC70_RDBFL47,
			"MTU_MC70_RDBFL48"			 => MTU_MC70_RDBFL48,
			"MTU_MC70_RDBFL49"			 => MTU_MC70_RDBFL49,
			"MTU_MC70_RDBFL50"			 => MTU_MC70_RDBFL50,
			"MTU_MC70_RDBFL51"			 => MTU_MC70_RDBFL51,
			"MTU_MC6_RDBFL42"			 => MTU_MC6_RDBFL42,
			"MTU_MC70_RDBFL52"			 => MTU_MC70_RDBFL52,
			"MTU_MC70_RDBFL53"			 => MTU_MC70_RDBFL53,
			"MTU_MC70_RDBFL54"			 => MTU_MC70_RDBFL54,
			"MTU_MC70_RDBFL55"			 => MTU_MC70_RDBFL55,
			"MTU_MC70_RDBFL56"			 => MTU_MC70_RDBFL56,
			"MTU_MC70_RDBFL57"			 => MTU_MC70_RDBFL57,
			"MTU_MC70_RDBFL58"			 => MTU_MC70_RDBFL58,
			"MTU_MC70_RDBFL59"			 => MTU_MC70_RDBFL59,
			"MTU_MC70_RDBFL60"			 => MTU_MC70_RDBFL60,
			"MTU_MC70_RDBFL61"			 => MTU_MC70_RDBFL61,
			"MTU_MC6_RDBFL43"			 => MTU_MC6_RDBFL43,
			"MTU_MC70_RDBFL62"			 => MTU_MC70_RDBFL62,
			"MTU_MC70_RDBFL63"			 => MTU_MC70_RDBFL63,
			"MTU_MC70_RDBFL64"			 => MTU_MC70_RDBFL64,
			"MTU_MC70_RDBFL65"			 => MTU_MC70_RDBFL65,
			"MTU_MC70_RDBFL66"			 => MTU_MC70_RDBFL66,
			"MTU_MC70_ALMSRCS"			 => MTU_MC70_ALMSRCS,
			"MTU_MC70_FAULTSTS"			 => MTU_MC70_FAULTSTS,
			"MTU_MC70_ERRINFO0"			 => MTU_MC70_ERRINFO0,
			"MTU_MC70_ERRINFO1"			 => MTU_MC70_ERRINFO1,
			"MTU_MC70_ERRINFO2"			 => MTU_MC70_ERRINFO2,
			"MTU_MC6_RDBFL44"			 => MTU_MC6_RDBFL44,
			"MTU_MC70_ERRINFO3"			 => MTU_MC70_ERRINFO3,
			"MTU_MC70_ERRINFO4"			 => MTU_MC70_ERRINFO4,
			"MTU_MC71_CONFIG0"			 => MTU_MC71_CONFIG0,
			"MTU_MC71_CONFIG1"			 => MTU_MC71_CONFIG1,
			"MTU_MC71_MCONTROL"			 => MTU_MC71_MCONTROL,
			"MTU_MC71_MSTATUS"			 => MTU_MC71_MSTATUS,
			"MTU_MC71_RANGE"			 => MTU_MC71_RANGE,
			"MTU_MC71_REVID"			 => MTU_MC71_REVID,
			"MTU_MC71_ECCS"			 => MTU_MC71_ECCS,
			"MTU_MC71_ECCD"			 => MTU_MC71_ECCD,
			"MTU_MC6_RDBFL45"			 => MTU_MC6_RDBFL45,
			"MTU_MC71_ETRR0"			 => MTU_MC71_ETRR0,
			"MTU_MC71_ETRR1"			 => MTU_MC71_ETRR1,
			"MTU_MC71_ETRR2"			 => MTU_MC71_ETRR2,
			"MTU_MC71_ETRR3"			 => MTU_MC71_ETRR3,
			"MTU_MC71_ETRR4"			 => MTU_MC71_ETRR4,
			"MTU_MC71_RDBFL0"			 => MTU_MC71_RDBFL0,
			"MTU_MC71_RDBFL1"			 => MTU_MC71_RDBFL1,
			"MTU_MC71_RDBFL2"			 => MTU_MC71_RDBFL2,
			"MTU_MC71_RDBFL3"			 => MTU_MC71_RDBFL3,
			"MTU_MC71_RDBFL4"			 => MTU_MC71_RDBFL4,
			"MTU_MC6_RDBFL46"			 => MTU_MC6_RDBFL46,
			"MTU_MC71_RDBFL5"			 => MTU_MC71_RDBFL5,
			"MTU_MC71_RDBFL6"			 => MTU_MC71_RDBFL6,
			"MTU_MC71_RDBFL7"			 => MTU_MC71_RDBFL7,
			"MTU_MC71_RDBFL8"			 => MTU_MC71_RDBFL8,
			"MTU_MC71_RDBFL9"			 => MTU_MC71_RDBFL9,
			"MTU_MC71_RDBFL10"			 => MTU_MC71_RDBFL10,
			"MTU_MC71_RDBFL11"			 => MTU_MC71_RDBFL11,
			"MTU_MC71_RDBFL12"			 => MTU_MC71_RDBFL12,
			"MTU_MC71_RDBFL13"			 => MTU_MC71_RDBFL13,
			"MTU_MC71_RDBFL14"			 => MTU_MC71_RDBFL14,
			"MTU_MC6_RDBFL47"			 => MTU_MC6_RDBFL47,
			"MTU_MC71_RDBFL15"			 => MTU_MC71_RDBFL15,
			"MTU_MC71_RDBFL16"			 => MTU_MC71_RDBFL16,
			"MTU_MC71_RDBFL17"			 => MTU_MC71_RDBFL17,
			"MTU_MC71_RDBFL18"			 => MTU_MC71_RDBFL18,
			"MTU_MC71_RDBFL19"			 => MTU_MC71_RDBFL19,
			"MTU_MC71_RDBFL20"			 => MTU_MC71_RDBFL20,
			"MTU_MC71_RDBFL21"			 => MTU_MC71_RDBFL21,
			"MTU_MC71_RDBFL22"			 => MTU_MC71_RDBFL22,
			"MTU_MC71_RDBFL23"			 => MTU_MC71_RDBFL23,
			"MTU_MC71_RDBFL24"			 => MTU_MC71_RDBFL24,
			"MTU_MC6_RDBFL48"			 => MTU_MC6_RDBFL48,
			"MTU_MC71_RDBFL25"			 => MTU_MC71_RDBFL25,
			"MTU_MC71_RDBFL26"			 => MTU_MC71_RDBFL26,
			"MTU_MC71_RDBFL27"			 => MTU_MC71_RDBFL27,
			"MTU_MC71_RDBFL28"			 => MTU_MC71_RDBFL28,
			"MTU_MC71_RDBFL29"			 => MTU_MC71_RDBFL29,
			"MTU_MC71_RDBFL30"			 => MTU_MC71_RDBFL30,
			"MTU_MC71_RDBFL31"			 => MTU_MC71_RDBFL31,
			"MTU_MC71_RDBFL32"			 => MTU_MC71_RDBFL32,
			"MTU_MC71_RDBFL33"			 => MTU_MC71_RDBFL33,
			"MTU_MC71_RDBFL34"			 => MTU_MC71_RDBFL34,
			"MTU_MC6_RDBFL49"			 => MTU_MC6_RDBFL49,
			"MTU_MC0_RDBFL7"			 => MTU_MC0_RDBFL7,
			"MTU_MC71_RDBFL35"			 => MTU_MC71_RDBFL35,
			"MTU_MC71_RDBFL36"			 => MTU_MC71_RDBFL36,
			"MTU_MC71_RDBFL37"			 => MTU_MC71_RDBFL37,
			"MTU_MC71_RDBFL38"			 => MTU_MC71_RDBFL38,
			"MTU_MC71_RDBFL39"			 => MTU_MC71_RDBFL39,
			"MTU_MC71_RDBFL40"			 => MTU_MC71_RDBFL40,
			"MTU_MC71_RDBFL41"			 => MTU_MC71_RDBFL41,
			"MTU_MC71_RDBFL42"			 => MTU_MC71_RDBFL42,
			"MTU_MC71_RDBFL43"			 => MTU_MC71_RDBFL43,
			"MTU_MC71_RDBFL44"			 => MTU_MC71_RDBFL44,
			"MTU_MC6_RDBFL50"			 => MTU_MC6_RDBFL50,
			"MTU_MC71_RDBFL45"			 => MTU_MC71_RDBFL45,
			"MTU_MC71_RDBFL46"			 => MTU_MC71_RDBFL46,
			"MTU_MC71_RDBFL47"			 => MTU_MC71_RDBFL47,
			"MTU_MC71_RDBFL48"			 => MTU_MC71_RDBFL48,
			"MTU_MC71_RDBFL49"			 => MTU_MC71_RDBFL49,
			"MTU_MC71_RDBFL50"			 => MTU_MC71_RDBFL50,
			"MTU_MC71_RDBFL51"			 => MTU_MC71_RDBFL51,
			"MTU_MC71_RDBFL52"			 => MTU_MC71_RDBFL52,
			"MTU_MC71_RDBFL53"			 => MTU_MC71_RDBFL53,
			"MTU_MC71_RDBFL54"			 => MTU_MC71_RDBFL54,
			"MTU_MC6_RDBFL51"			 => MTU_MC6_RDBFL51,
			"MTU_MC71_RDBFL55"			 => MTU_MC71_RDBFL55,
			"MTU_MC71_RDBFL56"			 => MTU_MC71_RDBFL56,
			"MTU_MC71_RDBFL57"			 => MTU_MC71_RDBFL57,
			"MTU_MC71_RDBFL58"			 => MTU_MC71_RDBFL58,
			"MTU_MC71_RDBFL59"			 => MTU_MC71_RDBFL59,
			"MTU_MC71_RDBFL60"			 => MTU_MC71_RDBFL60,
			"MTU_MC71_RDBFL61"			 => MTU_MC71_RDBFL61,
			"MTU_MC71_RDBFL62"			 => MTU_MC71_RDBFL62,
			"MTU_MC71_RDBFL63"			 => MTU_MC71_RDBFL63,
			"MTU_MC71_RDBFL64"			 => MTU_MC71_RDBFL64,
			"MTU_MC6_RDBFL52"			 => MTU_MC6_RDBFL52,
			"MTU_MC71_RDBFL65"			 => MTU_MC71_RDBFL65,
			"MTU_MC71_RDBFL66"			 => MTU_MC71_RDBFL66,
			"MTU_MC71_ALMSRCS"			 => MTU_MC71_ALMSRCS,
			"MTU_MC71_FAULTSTS"			 => MTU_MC71_FAULTSTS,
			"MTU_MC71_ERRINFO0"			 => MTU_MC71_ERRINFO0,
			"MTU_MC71_ERRINFO1"			 => MTU_MC71_ERRINFO1,
			"MTU_MC71_ERRINFO2"			 => MTU_MC71_ERRINFO2,
			"MTU_MC71_ERRINFO3"			 => MTU_MC71_ERRINFO3,
			"MTU_MC71_ERRINFO4"			 => MTU_MC71_ERRINFO4,
			"MTU_MC72_CONFIG0"			 => MTU_MC72_CONFIG0,
			"MTU_MC6_RDBFL53"			 => MTU_MC6_RDBFL53,
			"MTU_MC72_CONFIG1"			 => MTU_MC72_CONFIG1,
			"MTU_MC72_MCONTROL"			 => MTU_MC72_MCONTROL,
			"MTU_MC72_MSTATUS"			 => MTU_MC72_MSTATUS,
			"MTU_MC72_RANGE"			 => MTU_MC72_RANGE,
			"MTU_MC72_REVID"			 => MTU_MC72_REVID,
			"MTU_MC72_ECCS"			 => MTU_MC72_ECCS,
			"MTU_MC72_ECCD"			 => MTU_MC72_ECCD,
			"MTU_MC72_ETRR0"			 => MTU_MC72_ETRR0,
			"MTU_MC72_ETRR1"			 => MTU_MC72_ETRR1,
			"MTU_MC72_ETRR2"			 => MTU_MC72_ETRR2,
			"MTU_MC6_RDBFL54"			 => MTU_MC6_RDBFL54,
			"MTU_MC72_ETRR3"			 => MTU_MC72_ETRR3,
			"MTU_MC72_ETRR4"			 => MTU_MC72_ETRR4,
			"MTU_MC72_RDBFL0"			 => MTU_MC72_RDBFL0,
			"MTU_MC72_RDBFL1"			 => MTU_MC72_RDBFL1,
			"MTU_MC72_RDBFL2"			 => MTU_MC72_RDBFL2,
			"MTU_MC72_RDBFL3"			 => MTU_MC72_RDBFL3,
			"MTU_MC72_RDBFL4"			 => MTU_MC72_RDBFL4,
			"MTU_MC72_RDBFL5"			 => MTU_MC72_RDBFL5,
			"MTU_MC72_RDBFL6"			 => MTU_MC72_RDBFL6,
			"MTU_MC72_RDBFL7"			 => MTU_MC72_RDBFL7,
			"MTU_MC6_RDBFL55"			 => MTU_MC6_RDBFL55,
			"MTU_MC72_RDBFL8"			 => MTU_MC72_RDBFL8,
			"MTU_MC72_RDBFL9"			 => MTU_MC72_RDBFL9,
			"MTU_MC72_RDBFL10"			 => MTU_MC72_RDBFL10,
			"MTU_MC72_RDBFL11"			 => MTU_MC72_RDBFL11,
			"MTU_MC72_RDBFL12"			 => MTU_MC72_RDBFL12,
			"MTU_MC72_RDBFL13"			 => MTU_MC72_RDBFL13,
			"MTU_MC72_RDBFL14"			 => MTU_MC72_RDBFL14,
			"MTU_MC72_RDBFL15"			 => MTU_MC72_RDBFL15,
			"MTU_MC72_RDBFL16"			 => MTU_MC72_RDBFL16,
			"MTU_MC72_RDBFL17"			 => MTU_MC72_RDBFL17,
			"MTU_MC6_RDBFL56"			 => MTU_MC6_RDBFL56,
			"MTU_MC72_RDBFL18"			 => MTU_MC72_RDBFL18,
			"MTU_MC72_RDBFL19"			 => MTU_MC72_RDBFL19,
			"MTU_MC72_RDBFL20"			 => MTU_MC72_RDBFL20,
			"MTU_MC72_RDBFL21"			 => MTU_MC72_RDBFL21,
			"MTU_MC72_RDBFL22"			 => MTU_MC72_RDBFL22,
			"MTU_MC72_RDBFL23"			 => MTU_MC72_RDBFL23,
			"MTU_MC72_RDBFL24"			 => MTU_MC72_RDBFL24,
			"MTU_MC72_RDBFL25"			 => MTU_MC72_RDBFL25,
			"MTU_MC72_RDBFL26"			 => MTU_MC72_RDBFL26,
			"MTU_MC72_RDBFL27"			 => MTU_MC72_RDBFL27,
			"MTU_MC6_RDBFL57"			 => MTU_MC6_RDBFL57,
			"MTU_MC72_RDBFL28"			 => MTU_MC72_RDBFL28,
			"MTU_MC72_RDBFL29"			 => MTU_MC72_RDBFL29,
			"MTU_MC72_RDBFL30"			 => MTU_MC72_RDBFL30,
			"MTU_MC72_RDBFL31"			 => MTU_MC72_RDBFL31,
			"MTU_MC72_RDBFL32"			 => MTU_MC72_RDBFL32,
			"MTU_MC72_RDBFL33"			 => MTU_MC72_RDBFL33,
			"MTU_MC72_RDBFL34"			 => MTU_MC72_RDBFL34,
			"MTU_MC72_RDBFL35"			 => MTU_MC72_RDBFL35,
			"MTU_MC72_RDBFL36"			 => MTU_MC72_RDBFL36,
			"MTU_MC72_RDBFL37"			 => MTU_MC72_RDBFL37,
			"MTU_MC6_RDBFL58"			 => MTU_MC6_RDBFL58,
			"MTU_MC72_RDBFL38"			 => MTU_MC72_RDBFL38,
			"MTU_MC72_RDBFL39"			 => MTU_MC72_RDBFL39,
			"MTU_MC72_RDBFL40"			 => MTU_MC72_RDBFL40,
			"MTU_MC72_RDBFL41"			 => MTU_MC72_RDBFL41,
			"MTU_MC72_RDBFL42"			 => MTU_MC72_RDBFL42,
			"MTU_MC72_RDBFL43"			 => MTU_MC72_RDBFL43,
			"MTU_MC72_RDBFL44"			 => MTU_MC72_RDBFL44,
			"MTU_MC72_RDBFL45"			 => MTU_MC72_RDBFL45,
			"MTU_MC72_RDBFL46"			 => MTU_MC72_RDBFL46,
			"MTU_MC72_RDBFL47"			 => MTU_MC72_RDBFL47,
			"MTU_MC6_RDBFL59"			 => MTU_MC6_RDBFL59,
			"MTU_MC0_RDBFL8"			 => MTU_MC0_RDBFL8,
			"MTU_MC72_RDBFL48"			 => MTU_MC72_RDBFL48,
			"MTU_MC72_RDBFL49"			 => MTU_MC72_RDBFL49,
			"MTU_MC72_RDBFL50"			 => MTU_MC72_RDBFL50,
			"MTU_MC72_RDBFL51"			 => MTU_MC72_RDBFL51,
			"MTU_MC72_RDBFL52"			 => MTU_MC72_RDBFL52,
			"MTU_MC72_RDBFL53"			 => MTU_MC72_RDBFL53,
			"MTU_MC72_RDBFL54"			 => MTU_MC72_RDBFL54,
			"MTU_MC72_RDBFL55"			 => MTU_MC72_RDBFL55,
			"MTU_MC72_RDBFL56"			 => MTU_MC72_RDBFL56,
			"MTU_MC72_RDBFL57"			 => MTU_MC72_RDBFL57,
			"MTU_MC6_RDBFL60"			 => MTU_MC6_RDBFL60,
			"MTU_MC72_RDBFL58"			 => MTU_MC72_RDBFL58,
			"MTU_MC72_RDBFL59"			 => MTU_MC72_RDBFL59,
			"MTU_MC72_RDBFL60"			 => MTU_MC72_RDBFL60,
			"MTU_MC72_RDBFL61"			 => MTU_MC72_RDBFL61,
			"MTU_MC72_RDBFL62"			 => MTU_MC72_RDBFL62,
			"MTU_MC72_RDBFL63"			 => MTU_MC72_RDBFL63,
			"MTU_MC72_RDBFL64"			 => MTU_MC72_RDBFL64,
			"MTU_MC72_RDBFL65"			 => MTU_MC72_RDBFL65,
			"MTU_MC72_RDBFL66"			 => MTU_MC72_RDBFL66,
			"MTU_MC72_ALMSRCS"			 => MTU_MC72_ALMSRCS,
			"MTU_MC6_RDBFL61"			 => MTU_MC6_RDBFL61,
			"MTU_MC72_FAULTSTS"			 => MTU_MC72_FAULTSTS,
			"MTU_MC72_ERRINFO0"			 => MTU_MC72_ERRINFO0,
			"MTU_MC72_ERRINFO1"			 => MTU_MC72_ERRINFO1,
			"MTU_MC72_ERRINFO2"			 => MTU_MC72_ERRINFO2,
			"MTU_MC72_ERRINFO3"			 => MTU_MC72_ERRINFO3,
			"MTU_MC72_ERRINFO4"			 => MTU_MC72_ERRINFO4,
			"MTU_MC73_CONFIG0"			 => MTU_MC73_CONFIG0,
			"MTU_MC73_CONFIG1"			 => MTU_MC73_CONFIG1,
			"MTU_MC73_MCONTROL"			 => MTU_MC73_MCONTROL,
			"MTU_MC73_MSTATUS"			 => MTU_MC73_MSTATUS,
			"MTU_MC6_RDBFL62"			 => MTU_MC6_RDBFL62,
			"MTU_MC73_RANGE"			 => MTU_MC73_RANGE,
			"MTU_MC73_REVID"			 => MTU_MC73_REVID,
			"MTU_MC73_ECCS"			 => MTU_MC73_ECCS,
			"MTU_MC73_ECCD"			 => MTU_MC73_ECCD,
			"MTU_MC73_ETRR0"			 => MTU_MC73_ETRR0,
			"MTU_MC73_ETRR1"			 => MTU_MC73_ETRR1,
			"MTU_MC73_ETRR2"			 => MTU_MC73_ETRR2,
			"MTU_MC73_ETRR3"			 => MTU_MC73_ETRR3,
			"MTU_MC73_ETRR4"			 => MTU_MC73_ETRR4,
			"MTU_MC73_RDBFL0"			 => MTU_MC73_RDBFL0,
			"MTU_MC6_RDBFL63"			 => MTU_MC6_RDBFL63,
			"MTU_MC73_RDBFL1"			 => MTU_MC73_RDBFL1,
			"MTU_MC73_RDBFL2"			 => MTU_MC73_RDBFL2,
			"MTU_MC73_RDBFL3"			 => MTU_MC73_RDBFL3,
			"MTU_MC73_RDBFL4"			 => MTU_MC73_RDBFL4,
			"MTU_MC73_RDBFL5"			 => MTU_MC73_RDBFL5,
			"MTU_MC73_RDBFL6"			 => MTU_MC73_RDBFL6,
			"MTU_MC73_RDBFL7"			 => MTU_MC73_RDBFL7,
			"MTU_MC73_RDBFL8"			 => MTU_MC73_RDBFL8,
			"MTU_MC73_RDBFL9"			 => MTU_MC73_RDBFL9,
			"MTU_MC73_RDBFL10"			 => MTU_MC73_RDBFL10,
			"MTU_MC6_RDBFL64"			 => MTU_MC6_RDBFL64,
			"MTU_MC73_RDBFL11"			 => MTU_MC73_RDBFL11,
			"MTU_MC73_RDBFL12"			 => MTU_MC73_RDBFL12,
			"MTU_MC73_RDBFL13"			 => MTU_MC73_RDBFL13,
			"MTU_MC73_RDBFL14"			 => MTU_MC73_RDBFL14,
			"MTU_MC73_RDBFL15"			 => MTU_MC73_RDBFL15,
			"MTU_MC73_RDBFL16"			 => MTU_MC73_RDBFL16,
			"MTU_MC73_RDBFL17"			 => MTU_MC73_RDBFL17,
			"MTU_MC73_RDBFL18"			 => MTU_MC73_RDBFL18,
			"MTU_MC73_RDBFL19"			 => MTU_MC73_RDBFL19,
			"MTU_MC73_RDBFL20"			 => MTU_MC73_RDBFL20,
			"MTU_MC6_RDBFL65"			 => MTU_MC6_RDBFL65,
			"MTU_MC73_RDBFL21"			 => MTU_MC73_RDBFL21,
			"MTU_MC73_RDBFL22"			 => MTU_MC73_RDBFL22,
			"MTU_MC73_RDBFL23"			 => MTU_MC73_RDBFL23,
			"MTU_MC73_RDBFL24"			 => MTU_MC73_RDBFL24,
			"MTU_MC73_RDBFL25"			 => MTU_MC73_RDBFL25,
			"MTU_MC73_RDBFL26"			 => MTU_MC73_RDBFL26,
			"MTU_MC73_RDBFL27"			 => MTU_MC73_RDBFL27,
			"MTU_MC73_RDBFL28"			 => MTU_MC73_RDBFL28,
			"MTU_MC73_RDBFL29"			 => MTU_MC73_RDBFL29,
			"MTU_MC73_RDBFL30"			 => MTU_MC73_RDBFL30,
			"MTU_MC6_RDBFL66"			 => MTU_MC6_RDBFL66,
			"MTU_MC73_RDBFL31"			 => MTU_MC73_RDBFL31,
			"MTU_MC73_RDBFL32"			 => MTU_MC73_RDBFL32,
			"MTU_MC73_RDBFL33"			 => MTU_MC73_RDBFL33,
			"MTU_MC73_RDBFL34"			 => MTU_MC73_RDBFL34,
			"MTU_MC73_RDBFL35"			 => MTU_MC73_RDBFL35,
			"MTU_MC73_RDBFL36"			 => MTU_MC73_RDBFL36,
			"MTU_MC73_RDBFL37"			 => MTU_MC73_RDBFL37,
			"MTU_MC73_RDBFL38"			 => MTU_MC73_RDBFL38,
			"MTU_MC73_RDBFL39"			 => MTU_MC73_RDBFL39,
			"MTU_MC73_RDBFL40"			 => MTU_MC73_RDBFL40,
			"MTU_MC6_ALMSRCS"			 => MTU_MC6_ALMSRCS,
			"MTU_MC73_RDBFL41"			 => MTU_MC73_RDBFL41,
			"MTU_MC73_RDBFL42"			 => MTU_MC73_RDBFL42,
			"MTU_MC73_RDBFL43"			 => MTU_MC73_RDBFL43,
			"MTU_MC73_RDBFL44"			 => MTU_MC73_RDBFL44,
			"MTU_MC73_RDBFL45"			 => MTU_MC73_RDBFL45,
			"MTU_MC73_RDBFL46"			 => MTU_MC73_RDBFL46,
			"MTU_MC73_RDBFL47"			 => MTU_MC73_RDBFL47,
			"MTU_MC73_RDBFL48"			 => MTU_MC73_RDBFL48,
			"MTU_MC73_RDBFL49"			 => MTU_MC73_RDBFL49,
			"MTU_MC73_RDBFL50"			 => MTU_MC73_RDBFL50,
			"MTU_MC6_FAULTSTS"			 => MTU_MC6_FAULTSTS,
			"MTU_MC73_RDBFL51"			 => MTU_MC73_RDBFL51,
			"MTU_MC73_RDBFL52"			 => MTU_MC73_RDBFL52,
			"MTU_MC73_RDBFL53"			 => MTU_MC73_RDBFL53,
			"MTU_MC73_RDBFL54"			 => MTU_MC73_RDBFL54,
			"MTU_MC73_RDBFL55"			 => MTU_MC73_RDBFL55,
			"MTU_MC73_RDBFL56"			 => MTU_MC73_RDBFL56,
			"MTU_MC73_RDBFL57"			 => MTU_MC73_RDBFL57,
			"MTU_MC73_RDBFL58"			 => MTU_MC73_RDBFL58,
			"MTU_MC73_RDBFL59"			 => MTU_MC73_RDBFL59,
			"MTU_MC73_RDBFL60"			 => MTU_MC73_RDBFL60,
			"MTU_MC6_ERRINFO0"			 => MTU_MC6_ERRINFO0,
			"MTU_MC0_RDBFL9"			 => MTU_MC0_RDBFL9,
			"MTU_MC73_RDBFL61"			 => MTU_MC73_RDBFL61,
			"MTU_MC73_RDBFL62"			 => MTU_MC73_RDBFL62,
			"MTU_MC73_RDBFL63"			 => MTU_MC73_RDBFL63,
			"MTU_MC73_RDBFL64"			 => MTU_MC73_RDBFL64,
			"MTU_MC73_RDBFL65"			 => MTU_MC73_RDBFL65,
			"MTU_MC73_RDBFL66"			 => MTU_MC73_RDBFL66,
			"MTU_MC73_ALMSRCS"			 => MTU_MC73_ALMSRCS,
			"MTU_MC73_FAULTSTS"			 => MTU_MC73_FAULTSTS,
			"MTU_MC73_ERRINFO0"			 => MTU_MC73_ERRINFO0,
			"MTU_MC73_ERRINFO1"			 => MTU_MC73_ERRINFO1,
			"MTU_MC6_ERRINFO1"			 => MTU_MC6_ERRINFO1,
			"MTU_MC73_ERRINFO2"			 => MTU_MC73_ERRINFO2,
			"MTU_MC73_ERRINFO3"			 => MTU_MC73_ERRINFO3,
			"MTU_MC73_ERRINFO4"			 => MTU_MC73_ERRINFO4,
			"MTU_MC74_CONFIG0"			 => MTU_MC74_CONFIG0,
			"MTU_MC74_CONFIG1"			 => MTU_MC74_CONFIG1,
			"MTU_MC74_MCONTROL"			 => MTU_MC74_MCONTROL,
			"MTU_MC74_MSTATUS"			 => MTU_MC74_MSTATUS,
			"MTU_MC74_RANGE"			 => MTU_MC74_RANGE,
			"MTU_MC74_REVID"			 => MTU_MC74_REVID,
			"MTU_MC74_ECCS"			 => MTU_MC74_ECCS,
			"MTU_MC6_ERRINFO2"			 => MTU_MC6_ERRINFO2,
			"MTU_MC74_ECCD"			 => MTU_MC74_ECCD,
			"MTU_MC74_ETRR0"			 => MTU_MC74_ETRR0,
			"MTU_MC74_ETRR1"			 => MTU_MC74_ETRR1,
			"MTU_MC74_ETRR2"			 => MTU_MC74_ETRR2,
			"MTU_MC74_ETRR3"			 => MTU_MC74_ETRR3,
			"MTU_MC74_ETRR4"			 => MTU_MC74_ETRR4,
			"MTU_MC74_RDBFL0"			 => MTU_MC74_RDBFL0,
			"MTU_MC74_RDBFL1"			 => MTU_MC74_RDBFL1,
			"MTU_MC74_RDBFL2"			 => MTU_MC74_RDBFL2,
			"MTU_MC74_RDBFL3"			 => MTU_MC74_RDBFL3,
			"MTU_MC6_ERRINFO3"			 => MTU_MC6_ERRINFO3,
			"MTU_MC74_RDBFL4"			 => MTU_MC74_RDBFL4,
			"MTU_MC74_RDBFL5"			 => MTU_MC74_RDBFL5,
			"MTU_MC74_RDBFL6"			 => MTU_MC74_RDBFL6,
			"MTU_MC74_RDBFL7"			 => MTU_MC74_RDBFL7,
			"MTU_MC74_RDBFL8"			 => MTU_MC74_RDBFL8,
			"MTU_MC74_RDBFL9"			 => MTU_MC74_RDBFL9,
			"MTU_MC74_RDBFL10"			 => MTU_MC74_RDBFL10,
			"MTU_MC74_RDBFL11"			 => MTU_MC74_RDBFL11,
			"MTU_MC74_RDBFL12"			 => MTU_MC74_RDBFL12,
			"MTU_MC74_RDBFL13"			 => MTU_MC74_RDBFL13,
			"MTU_MC6_ERRINFO4"			 => MTU_MC6_ERRINFO4,
			"MTU_MC74_RDBFL14"			 => MTU_MC74_RDBFL14,
			"MTU_MC74_RDBFL15"			 => MTU_MC74_RDBFL15,
			"MTU_MC74_RDBFL16"			 => MTU_MC74_RDBFL16,
			"MTU_MC74_RDBFL17"			 => MTU_MC74_RDBFL17,
			"MTU_MC74_RDBFL18"			 => MTU_MC74_RDBFL18,
			"MTU_MC74_RDBFL19"			 => MTU_MC74_RDBFL19,
			"MTU_MC74_RDBFL20"			 => MTU_MC74_RDBFL20,
			"MTU_MC74_RDBFL21"			 => MTU_MC74_RDBFL21,
			"MTU_MC74_RDBFL22"			 => MTU_MC74_RDBFL22,
			"MTU_MC74_RDBFL23"			 => MTU_MC74_RDBFL23,
			"MTU_MC7_CONFIG0"			 => MTU_MC7_CONFIG0,
			"MTU_MC74_RDBFL24"			 => MTU_MC74_RDBFL24,
			"MTU_MC74_RDBFL25"			 => MTU_MC74_RDBFL25,
			"MTU_MC74_RDBFL26"			 => MTU_MC74_RDBFL26,
			"MTU_MC74_RDBFL27"			 => MTU_MC74_RDBFL27,
			"MTU_MC74_RDBFL28"			 => MTU_MC74_RDBFL28,
			"MTU_MC74_RDBFL29"			 => MTU_MC74_RDBFL29,
			"MTU_MC74_RDBFL30"			 => MTU_MC74_RDBFL30,
			"MTU_MC74_RDBFL31"			 => MTU_MC74_RDBFL31,
			"MTU_MC74_RDBFL32"			 => MTU_MC74_RDBFL32,
			"MTU_MC74_RDBFL33"			 => MTU_MC74_RDBFL33,
			"MTU_MC7_CONFIG1"			 => MTU_MC7_CONFIG1,
			"MTU_MC74_RDBFL34"			 => MTU_MC74_RDBFL34,
			"MTU_MC74_RDBFL35"			 => MTU_MC74_RDBFL35,
			"MTU_MC74_RDBFL36"			 => MTU_MC74_RDBFL36,
			"MTU_MC74_RDBFL37"			 => MTU_MC74_RDBFL37,
			"MTU_MC74_RDBFL38"			 => MTU_MC74_RDBFL38,
			"MTU_MC74_RDBFL39"			 => MTU_MC74_RDBFL39,
			"MTU_MC74_RDBFL40"			 => MTU_MC74_RDBFL40,
			"MTU_MC74_RDBFL41"			 => MTU_MC74_RDBFL41,
			"MTU_MC74_RDBFL42"			 => MTU_MC74_RDBFL42,
			"MTU_MC74_RDBFL43"			 => MTU_MC74_RDBFL43,
			"MTU_MC7_MCONTROL"			 => MTU_MC7_MCONTROL,
			"MTU_MC74_RDBFL44"			 => MTU_MC74_RDBFL44,
			"MTU_MC74_RDBFL45"			 => MTU_MC74_RDBFL45,
			"MTU_MC74_RDBFL46"			 => MTU_MC74_RDBFL46,
			"MTU_MC74_RDBFL47"			 => MTU_MC74_RDBFL47,
			"MTU_MC74_RDBFL48"			 => MTU_MC74_RDBFL48,
			"MTU_MC74_RDBFL49"			 => MTU_MC74_RDBFL49,
			"MTU_MC74_RDBFL50"			 => MTU_MC74_RDBFL50,
			"MTU_MC74_RDBFL51"			 => MTU_MC74_RDBFL51,
			"MTU_MC74_RDBFL52"			 => MTU_MC74_RDBFL52,
			"MTU_MC74_RDBFL53"			 => MTU_MC74_RDBFL53,
			"MTU_MC7_MSTATUS"			 => MTU_MC7_MSTATUS,
			"MTU_MC74_RDBFL54"			 => MTU_MC74_RDBFL54,
			"MTU_MC74_RDBFL55"			 => MTU_MC74_RDBFL55,
			"MTU_MC74_RDBFL56"			 => MTU_MC74_RDBFL56,
			"MTU_MC74_RDBFL57"			 => MTU_MC74_RDBFL57,
			"MTU_MC74_RDBFL58"			 => MTU_MC74_RDBFL58,
			"MTU_MC74_RDBFL59"			 => MTU_MC74_RDBFL59,
			"MTU_MC74_RDBFL60"			 => MTU_MC74_RDBFL60,
			"MTU_MC74_RDBFL61"			 => MTU_MC74_RDBFL61,
			"MTU_MC74_RDBFL62"			 => MTU_MC74_RDBFL62,
			"MTU_MC74_RDBFL63"			 => MTU_MC74_RDBFL63,
			"MTU_MC7_RANGE"			 => MTU_MC7_RANGE,
			"MTU_MC74_RDBFL64"			 => MTU_MC74_RDBFL64,
			"MTU_MC74_RDBFL65"			 => MTU_MC74_RDBFL65,
			"MTU_MC74_RDBFL66"			 => MTU_MC74_RDBFL66,
			"MTU_MC74_ALMSRCS"			 => MTU_MC74_ALMSRCS,
			"MTU_MC74_FAULTSTS"			 => MTU_MC74_FAULTSTS,
			"MTU_MC74_ERRINFO0"			 => MTU_MC74_ERRINFO0,
			"MTU_MC74_ERRINFO1"			 => MTU_MC74_ERRINFO1,
			"MTU_MC74_ERRINFO2"			 => MTU_MC74_ERRINFO2,
			"MTU_MC74_ERRINFO3"			 => MTU_MC74_ERRINFO3,
			"MTU_MC74_ERRINFO4"			 => MTU_MC74_ERRINFO4,
			"MTU_MC7_REVID"			 => MTU_MC7_REVID,
			"MTU_MC0_RDBFL10"			 => MTU_MC0_RDBFL10,
			"MTU_MC75_CONFIG0"			 => MTU_MC75_CONFIG0,
			"MTU_MC75_CONFIG1"			 => MTU_MC75_CONFIG1,
			"MTU_MC75_MCONTROL"			 => MTU_MC75_MCONTROL,
			"MTU_MC75_MSTATUS"			 => MTU_MC75_MSTATUS,
			"MTU_MC75_RANGE"			 => MTU_MC75_RANGE,
			"MTU_MC75_REVID"			 => MTU_MC75_REVID,
			"MTU_MC75_ECCS"			 => MTU_MC75_ECCS,
			"MTU_MC75_ECCD"			 => MTU_MC75_ECCD,
			"MTU_MC75_ETRR0"			 => MTU_MC75_ETRR0,
			"MTU_MC75_ETRR1"			 => MTU_MC75_ETRR1,
			"MTU_MC7_ECCS"			 => MTU_MC7_ECCS,
			"MTU_MC75_ETRR2"			 => MTU_MC75_ETRR2,
			"MTU_MC75_ETRR3"			 => MTU_MC75_ETRR3,
			"MTU_MC75_ETRR4"			 => MTU_MC75_ETRR4,
			"MTU_MC75_RDBFL0"			 => MTU_MC75_RDBFL0,
			"MTU_MC75_RDBFL1"			 => MTU_MC75_RDBFL1,
			"MTU_MC75_RDBFL2"			 => MTU_MC75_RDBFL2,
			"MTU_MC75_RDBFL3"			 => MTU_MC75_RDBFL3,
			"MTU_MC75_RDBFL4"			 => MTU_MC75_RDBFL4,
			"MTU_MC75_RDBFL5"			 => MTU_MC75_RDBFL5,
			"MTU_MC75_RDBFL6"			 => MTU_MC75_RDBFL6,
			"MTU_MC7_ECCD"			 => MTU_MC7_ECCD,
			"MTU_MC75_RDBFL7"			 => MTU_MC75_RDBFL7,
			"MTU_MC75_RDBFL8"			 => MTU_MC75_RDBFL8,
			"MTU_MC75_RDBFL9"			 => MTU_MC75_RDBFL9,
			"MTU_MC75_RDBFL10"			 => MTU_MC75_RDBFL10,
			"MTU_MC75_RDBFL11"			 => MTU_MC75_RDBFL11,
			"MTU_MC75_RDBFL12"			 => MTU_MC75_RDBFL12,
			"MTU_MC75_RDBFL13"			 => MTU_MC75_RDBFL13,
			"MTU_MC75_RDBFL14"			 => MTU_MC75_RDBFL14,
			"MTU_MC75_RDBFL15"			 => MTU_MC75_RDBFL15,
			"MTU_MC75_RDBFL16"			 => MTU_MC75_RDBFL16,
			"MTU_MC7_ETRR0"			 => MTU_MC7_ETRR0,
			"MTU_MC75_RDBFL17"			 => MTU_MC75_RDBFL17,
			"MTU_MC75_RDBFL18"			 => MTU_MC75_RDBFL18,
			"MTU_MC75_RDBFL19"			 => MTU_MC75_RDBFL19,
			"MTU_MC75_RDBFL20"			 => MTU_MC75_RDBFL20,
			"MTU_MC75_RDBFL21"			 => MTU_MC75_RDBFL21,
			"MTU_MC75_RDBFL22"			 => MTU_MC75_RDBFL22,
			"MTU_MC75_RDBFL23"			 => MTU_MC75_RDBFL23,
			"MTU_MC75_RDBFL24"			 => MTU_MC75_RDBFL24,
			"MTU_MC75_RDBFL25"			 => MTU_MC75_RDBFL25,
			"MTU_MC75_RDBFL26"			 => MTU_MC75_RDBFL26,
			"MTU_MC7_ETRR1"			 => MTU_MC7_ETRR1,
			"MTU_MC75_RDBFL27"			 => MTU_MC75_RDBFL27,
			"MTU_MC75_RDBFL28"			 => MTU_MC75_RDBFL28,
			"MTU_MC75_RDBFL29"			 => MTU_MC75_RDBFL29,
			"MTU_MC75_RDBFL30"			 => MTU_MC75_RDBFL30,
			"MTU_MC75_RDBFL31"			 => MTU_MC75_RDBFL31,
			"MTU_MC75_RDBFL32"			 => MTU_MC75_RDBFL32,
			"MTU_MC75_RDBFL33"			 => MTU_MC75_RDBFL33,
			"MTU_MC75_RDBFL34"			 => MTU_MC75_RDBFL34,
			"MTU_MC75_RDBFL35"			 => MTU_MC75_RDBFL35,
			"MTU_MC75_RDBFL36"			 => MTU_MC75_RDBFL36,
			"MTU_MC7_ETRR2"			 => MTU_MC7_ETRR2,
			"MTU_MC75_RDBFL37"			 => MTU_MC75_RDBFL37,
			"MTU_MC75_RDBFL38"			 => MTU_MC75_RDBFL38,
			"MTU_MC75_RDBFL39"			 => MTU_MC75_RDBFL39,
			"MTU_MC75_RDBFL40"			 => MTU_MC75_RDBFL40,
			"MTU_MC75_RDBFL41"			 => MTU_MC75_RDBFL41,
			"MTU_MC75_RDBFL42"			 => MTU_MC75_RDBFL42,
			"MTU_MC75_RDBFL43"			 => MTU_MC75_RDBFL43,
			"MTU_MC75_RDBFL44"			 => MTU_MC75_RDBFL44,
			"MTU_MC75_RDBFL45"			 => MTU_MC75_RDBFL45,
			"MTU_MC75_RDBFL46"			 => MTU_MC75_RDBFL46,
			"MTU_MC7_ETRR3"			 => MTU_MC7_ETRR3,
			"MTU_MC75_RDBFL47"			 => MTU_MC75_RDBFL47,
			"MTU_MC75_RDBFL48"			 => MTU_MC75_RDBFL48,
			"MTU_MC75_RDBFL49"			 => MTU_MC75_RDBFL49,
			"MTU_MC75_RDBFL50"			 => MTU_MC75_RDBFL50,
			"MTU_MC75_RDBFL51"			 => MTU_MC75_RDBFL51,
			"MTU_MC75_RDBFL52"			 => MTU_MC75_RDBFL52,
			"MTU_MC75_RDBFL53"			 => MTU_MC75_RDBFL53,
			"MTU_MC75_RDBFL54"			 => MTU_MC75_RDBFL54,
			"MTU_MC75_RDBFL55"			 => MTU_MC75_RDBFL55,
			"MTU_MC75_RDBFL56"			 => MTU_MC75_RDBFL56,
			"MTU_MC7_ETRR4"			 => MTU_MC7_ETRR4,
			"MTU_MC75_RDBFL57"			 => MTU_MC75_RDBFL57,
			"MTU_MC75_RDBFL58"			 => MTU_MC75_RDBFL58,
			"MTU_MC75_RDBFL59"			 => MTU_MC75_RDBFL59,
			"MTU_MC75_RDBFL60"			 => MTU_MC75_RDBFL60,
			"MTU_MC75_RDBFL61"			 => MTU_MC75_RDBFL61,
			"MTU_MC75_RDBFL62"			 => MTU_MC75_RDBFL62,
			"MTU_MC75_RDBFL63"			 => MTU_MC75_RDBFL63,
			"MTU_MC75_RDBFL64"			 => MTU_MC75_RDBFL64,
			"MTU_MC75_RDBFL65"			 => MTU_MC75_RDBFL65,
			"MTU_MC75_RDBFL66"			 => MTU_MC75_RDBFL66,
			"MTU_MC7_RDBFL0"			 => MTU_MC7_RDBFL0,
			"MTU_MC75_ALMSRCS"			 => MTU_MC75_ALMSRCS,
			"MTU_MC75_FAULTSTS"			 => MTU_MC75_FAULTSTS,
			"MTU_MC75_ERRINFO0"			 => MTU_MC75_ERRINFO0,
			"MTU_MC75_ERRINFO1"			 => MTU_MC75_ERRINFO1,
			"MTU_MC75_ERRINFO2"			 => MTU_MC75_ERRINFO2,
			"MTU_MC75_ERRINFO3"			 => MTU_MC75_ERRINFO3,
			"MTU_MC75_ERRINFO4"			 => MTU_MC75_ERRINFO4,
			"MTU_MC76_CONFIG0"			 => MTU_MC76_CONFIG0,
			"MTU_MC76_CONFIG1"			 => MTU_MC76_CONFIG1,
			"MTU_MC76_MCONTROL"			 => MTU_MC76_MCONTROL,
			"MTU_MC7_RDBFL1"			 => MTU_MC7_RDBFL1,
			"MTU_MC76_MSTATUS"			 => MTU_MC76_MSTATUS,
			"MTU_MC76_RANGE"			 => MTU_MC76_RANGE,
			"MTU_MC76_REVID"			 => MTU_MC76_REVID,
			"MTU_MC76_ECCS"			 => MTU_MC76_ECCS,
			"MTU_MC76_ECCD"			 => MTU_MC76_ECCD,
			"MTU_MC76_ETRR0"			 => MTU_MC76_ETRR0,
			"MTU_MC76_ETRR1"			 => MTU_MC76_ETRR1,
			"MTU_MC76_ETRR2"			 => MTU_MC76_ETRR2,
			"MTU_MC76_ETRR3"			 => MTU_MC76_ETRR3,
			"MTU_MC76_ETRR4"			 => MTU_MC76_ETRR4,
			"MTU_MC7_RDBFL2"			 => MTU_MC7_RDBFL2,
			"MTU_MC0_RDBFL11"			 => MTU_MC0_RDBFL11,
			"MTU_MC76_RDBFL0"			 => MTU_MC76_RDBFL0,
			"MTU_MC76_RDBFL1"			 => MTU_MC76_RDBFL1,
			"MTU_MC76_RDBFL2"			 => MTU_MC76_RDBFL2,
			"MTU_MC76_RDBFL3"			 => MTU_MC76_RDBFL3,
			"MTU_MC76_RDBFL4"			 => MTU_MC76_RDBFL4,
			"MTU_MC76_RDBFL5"			 => MTU_MC76_RDBFL5,
			"MTU_MC76_RDBFL6"			 => MTU_MC76_RDBFL6,
			"MTU_MC76_RDBFL7"			 => MTU_MC76_RDBFL7,
			"MTU_MC76_RDBFL8"			 => MTU_MC76_RDBFL8,
			"MTU_MC76_RDBFL9"			 => MTU_MC76_RDBFL9,
			"MTU_MC7_RDBFL3"			 => MTU_MC7_RDBFL3,
			"MTU_MC76_RDBFL10"			 => MTU_MC76_RDBFL10,
			"MTU_MC76_RDBFL11"			 => MTU_MC76_RDBFL11,
			"MTU_MC76_RDBFL12"			 => MTU_MC76_RDBFL12,
			"MTU_MC76_RDBFL13"			 => MTU_MC76_RDBFL13,
			"MTU_MC76_RDBFL14"			 => MTU_MC76_RDBFL14,
			"MTU_MC76_RDBFL15"			 => MTU_MC76_RDBFL15,
			"MTU_MC76_RDBFL16"			 => MTU_MC76_RDBFL16,
			"MTU_MC76_RDBFL17"			 => MTU_MC76_RDBFL17,
			"MTU_MC76_RDBFL18"			 => MTU_MC76_RDBFL18,
			"MTU_MC76_RDBFL19"			 => MTU_MC76_RDBFL19,
			"MTU_MC7_RDBFL4"			 => MTU_MC7_RDBFL4,
			"MTU_MC76_RDBFL20"			 => MTU_MC76_RDBFL20,
			"MTU_MC76_RDBFL21"			 => MTU_MC76_RDBFL21,
			"MTU_MC76_RDBFL22"			 => MTU_MC76_RDBFL22,
			"MTU_MC76_RDBFL23"			 => MTU_MC76_RDBFL23,
			"MTU_MC76_RDBFL24"			 => MTU_MC76_RDBFL24,
			"MTU_MC76_RDBFL25"			 => MTU_MC76_RDBFL25,
			"MTU_MC76_RDBFL26"			 => MTU_MC76_RDBFL26,
			"MTU_MC76_RDBFL27"			 => MTU_MC76_RDBFL27,
			"MTU_MC76_RDBFL28"			 => MTU_MC76_RDBFL28,
			"MTU_MC76_RDBFL29"			 => MTU_MC76_RDBFL29,
			"MTU_MC7_RDBFL5"			 => MTU_MC7_RDBFL5,
			"MTU_MC76_RDBFL30"			 => MTU_MC76_RDBFL30,
			"MTU_MC76_RDBFL31"			 => MTU_MC76_RDBFL31,
			"MTU_MC76_RDBFL32"			 => MTU_MC76_RDBFL32,
			"MTU_MC76_RDBFL33"			 => MTU_MC76_RDBFL33,
			"MTU_MC76_RDBFL34"			 => MTU_MC76_RDBFL34,
			"MTU_MC76_RDBFL35"			 => MTU_MC76_RDBFL35,
			"MTU_MC76_RDBFL36"			 => MTU_MC76_RDBFL36,
			"MTU_MC76_RDBFL37"			 => MTU_MC76_RDBFL37,
			"MTU_MC76_RDBFL38"			 => MTU_MC76_RDBFL38,
			"MTU_MC76_RDBFL39"			 => MTU_MC76_RDBFL39,
			"MTU_MC7_RDBFL6"			 => MTU_MC7_RDBFL6,
			"MTU_MC76_RDBFL40"			 => MTU_MC76_RDBFL40,
			"MTU_MC76_RDBFL41"			 => MTU_MC76_RDBFL41,
			"MTU_MC76_RDBFL42"			 => MTU_MC76_RDBFL42,
			"MTU_MC76_RDBFL43"			 => MTU_MC76_RDBFL43,
			"MTU_MC76_RDBFL44"			 => MTU_MC76_RDBFL44,
			"MTU_MC76_RDBFL45"			 => MTU_MC76_RDBFL45,
			"MTU_MC76_RDBFL46"			 => MTU_MC76_RDBFL46,
			"MTU_MC76_RDBFL47"			 => MTU_MC76_RDBFL47,
			"MTU_MC76_RDBFL48"			 => MTU_MC76_RDBFL48,
			"MTU_MC76_RDBFL49"			 => MTU_MC76_RDBFL49,
			"MTU_MC7_RDBFL7"			 => MTU_MC7_RDBFL7,
			"MTU_MC76_RDBFL50"			 => MTU_MC76_RDBFL50,
			"MTU_MC76_RDBFL51"			 => MTU_MC76_RDBFL51,
			"MTU_MC76_RDBFL52"			 => MTU_MC76_RDBFL52,
			"MTU_MC76_RDBFL53"			 => MTU_MC76_RDBFL53,
			"MTU_MC76_RDBFL54"			 => MTU_MC76_RDBFL54,
			"MTU_MC76_RDBFL55"			 => MTU_MC76_RDBFL55,
			"MTU_MC76_RDBFL56"			 => MTU_MC76_RDBFL56,
			"MTU_MC76_RDBFL57"			 => MTU_MC76_RDBFL57,
			"MTU_MC76_RDBFL58"			 => MTU_MC76_RDBFL58,
			"MTU_MC76_RDBFL59"			 => MTU_MC76_RDBFL59,
			"MTU_MC7_RDBFL8"			 => MTU_MC7_RDBFL8,
			"MTU_MC76_RDBFL60"			 => MTU_MC76_RDBFL60,
			"MTU_MC76_RDBFL61"			 => MTU_MC76_RDBFL61,
			"MTU_MC76_RDBFL62"			 => MTU_MC76_RDBFL62,
			"MTU_MC76_RDBFL63"			 => MTU_MC76_RDBFL63,
			"MTU_MC76_RDBFL64"			 => MTU_MC76_RDBFL64,
			"MTU_MC76_RDBFL65"			 => MTU_MC76_RDBFL65,
			"MTU_MC76_RDBFL66"			 => MTU_MC76_RDBFL66,
			"MTU_MC76_ALMSRCS"			 => MTU_MC76_ALMSRCS,
			"MTU_MC76_FAULTSTS"			 => MTU_MC76_FAULTSTS,
			"MTU_MC76_ERRINFO0"			 => MTU_MC76_ERRINFO0,
			"MTU_MC7_RDBFL9"			 => MTU_MC7_RDBFL9,
			"MTU_MC76_ERRINFO1"			 => MTU_MC76_ERRINFO1,
			"MTU_MC76_ERRINFO2"			 => MTU_MC76_ERRINFO2,
			"MTU_MC76_ERRINFO3"			 => MTU_MC76_ERRINFO3,
			"MTU_MC76_ERRINFO4"			 => MTU_MC76_ERRINFO4,
			"MTU_MC77_CONFIG0"			 => MTU_MC77_CONFIG0,
			"MTU_MC77_CONFIG1"			 => MTU_MC77_CONFIG1,
			"MTU_MC77_MCONTROL"			 => MTU_MC77_MCONTROL,
			"MTU_MC77_MSTATUS"			 => MTU_MC77_MSTATUS,
			"MTU_MC77_RANGE"			 => MTU_MC77_RANGE,
			"MTU_MC77_REVID"			 => MTU_MC77_REVID,
			"MTU_MC7_RDBFL10"			 => MTU_MC7_RDBFL10,
			"MTU_MC77_ECCS"			 => MTU_MC77_ECCS,
			"MTU_MC77_ECCD"			 => MTU_MC77_ECCD,
			"MTU_MC77_ETRR0"			 => MTU_MC77_ETRR0,
			"MTU_MC77_ETRR1"			 => MTU_MC77_ETRR1,
			"MTU_MC77_ETRR2"			 => MTU_MC77_ETRR2,
			"MTU_MC77_ETRR3"			 => MTU_MC77_ETRR3,
			"MTU_MC77_ETRR4"			 => MTU_MC77_ETRR4,
			"MTU_MC77_RDBFL0"			 => MTU_MC77_RDBFL0,
			"MTU_MC77_RDBFL1"			 => MTU_MC77_RDBFL1,
			"MTU_MC77_RDBFL2"			 => MTU_MC77_RDBFL2,
			"MTU_MC7_RDBFL11"			 => MTU_MC7_RDBFL11,
			"MTU_MC77_RDBFL3"			 => MTU_MC77_RDBFL3,
			"MTU_MC77_RDBFL4"			 => MTU_MC77_RDBFL4,
			"MTU_MC77_RDBFL5"			 => MTU_MC77_RDBFL5,
			"MTU_MC77_RDBFL6"			 => MTU_MC77_RDBFL6,
			"MTU_MC77_RDBFL7"			 => MTU_MC77_RDBFL7,
			"MTU_MC77_RDBFL8"			 => MTU_MC77_RDBFL8,
			"MTU_MC77_RDBFL9"			 => MTU_MC77_RDBFL9,
			"MTU_MC77_RDBFL10"			 => MTU_MC77_RDBFL10,
			"MTU_MC77_RDBFL11"			 => MTU_MC77_RDBFL11,
			"MTU_MC77_RDBFL12"			 => MTU_MC77_RDBFL12,
			"MTU_MC7_RDBFL12"			 => MTU_MC7_RDBFL12,
			"MTU_MC0_RDBFL12"			 => MTU_MC0_RDBFL12,
			"MTU_MC77_RDBFL13"			 => MTU_MC77_RDBFL13,
			"MTU_MC77_RDBFL14"			 => MTU_MC77_RDBFL14,
			"MTU_MC77_RDBFL15"			 => MTU_MC77_RDBFL15,
			"MTU_MC77_RDBFL16"			 => MTU_MC77_RDBFL16,
			"MTU_MC77_RDBFL17"			 => MTU_MC77_RDBFL17,
			"MTU_MC77_RDBFL18"			 => MTU_MC77_RDBFL18,
			"MTU_MC77_RDBFL19"			 => MTU_MC77_RDBFL19,
			"MTU_MC77_RDBFL20"			 => MTU_MC77_RDBFL20,
			"MTU_MC77_RDBFL21"			 => MTU_MC77_RDBFL21,
			"MTU_MC77_RDBFL22"			 => MTU_MC77_RDBFL22,
			"MTU_MC7_RDBFL13"			 => MTU_MC7_RDBFL13,
			"MTU_MC77_RDBFL23"			 => MTU_MC77_RDBFL23,
			"MTU_MC77_RDBFL24"			 => MTU_MC77_RDBFL24,
			"MTU_MC77_RDBFL25"			 => MTU_MC77_RDBFL25,
			"MTU_MC77_RDBFL26"			 => MTU_MC77_RDBFL26,
			"MTU_MC77_RDBFL27"			 => MTU_MC77_RDBFL27,
			"MTU_MC77_RDBFL28"			 => MTU_MC77_RDBFL28,
			"MTU_MC77_RDBFL29"			 => MTU_MC77_RDBFL29,
			"MTU_MC77_RDBFL30"			 => MTU_MC77_RDBFL30,
			"MTU_MC77_RDBFL31"			 => MTU_MC77_RDBFL31,
			"MTU_MC77_RDBFL32"			 => MTU_MC77_RDBFL32,
			"MTU_MC7_RDBFL14"			 => MTU_MC7_RDBFL14,
			"MTU_MC77_RDBFL33"			 => MTU_MC77_RDBFL33,
			"MTU_MC77_RDBFL34"			 => MTU_MC77_RDBFL34,
			"MTU_MC77_RDBFL35"			 => MTU_MC77_RDBFL35,
			"MTU_MC77_RDBFL36"			 => MTU_MC77_RDBFL36,
			"MTU_MC77_RDBFL37"			 => MTU_MC77_RDBFL37,
			"MTU_MC77_RDBFL38"			 => MTU_MC77_RDBFL38,
			"MTU_MC77_RDBFL39"			 => MTU_MC77_RDBFL39,
			"MTU_MC77_RDBFL40"			 => MTU_MC77_RDBFL40,
			"MTU_MC77_RDBFL41"			 => MTU_MC77_RDBFL41,
			"MTU_MC77_RDBFL42"			 => MTU_MC77_RDBFL42,
			"MTU_MC7_RDBFL15"			 => MTU_MC7_RDBFL15,
			"MTU_MC77_RDBFL43"			 => MTU_MC77_RDBFL43,
			"MTU_MC77_RDBFL44"			 => MTU_MC77_RDBFL44,
			"MTU_MC77_RDBFL45"			 => MTU_MC77_RDBFL45,
			"MTU_MC77_RDBFL46"			 => MTU_MC77_RDBFL46,
			"MTU_MC77_RDBFL47"			 => MTU_MC77_RDBFL47,
			"MTU_MC77_RDBFL48"			 => MTU_MC77_RDBFL48,
			"MTU_MC77_RDBFL49"			 => MTU_MC77_RDBFL49,
			"MTU_MC77_RDBFL50"			 => MTU_MC77_RDBFL50,
			"MTU_MC77_RDBFL51"			 => MTU_MC77_RDBFL51,
			"MTU_MC77_RDBFL52"			 => MTU_MC77_RDBFL52,
			"MTU_MC7_RDBFL16"			 => MTU_MC7_RDBFL16,
			"MTU_MC77_RDBFL53"			 => MTU_MC77_RDBFL53,
			"MTU_MC77_RDBFL54"			 => MTU_MC77_RDBFL54,
			"MTU_MC77_RDBFL55"			 => MTU_MC77_RDBFL55,
			"MTU_MC77_RDBFL56"			 => MTU_MC77_RDBFL56,
			"MTU_MC77_RDBFL57"			 => MTU_MC77_RDBFL57,
			"MTU_MC77_RDBFL58"			 => MTU_MC77_RDBFL58,
			"MTU_MC77_RDBFL59"			 => MTU_MC77_RDBFL59,
			"MTU_MC77_RDBFL60"			 => MTU_MC77_RDBFL60,
			"MTU_MC77_RDBFL61"			 => MTU_MC77_RDBFL61,
			"MTU_MC77_RDBFL62"			 => MTU_MC77_RDBFL62,
			"MTU_MC7_RDBFL17"			 => MTU_MC7_RDBFL17,
			"MTU_MC77_RDBFL63"			 => MTU_MC77_RDBFL63,
			"MTU_MC77_RDBFL64"			 => MTU_MC77_RDBFL64,
			"MTU_MC77_RDBFL65"			 => MTU_MC77_RDBFL65,
			"MTU_MC77_RDBFL66"			 => MTU_MC77_RDBFL66,
			"MTU_MC77_ALMSRCS"			 => MTU_MC77_ALMSRCS,
			"MTU_MC77_FAULTSTS"			 => MTU_MC77_FAULTSTS,
			"MTU_MC77_ERRINFO0"			 => MTU_MC77_ERRINFO0,
			"MTU_MC77_ERRINFO1"			 => MTU_MC77_ERRINFO1,
			"MTU_MC77_ERRINFO2"			 => MTU_MC77_ERRINFO2,
			"MTU_MC77_ERRINFO3"			 => MTU_MC77_ERRINFO3,
			"MTU_MC7_RDBFL18"			 => MTU_MC7_RDBFL18,
			"MTU_MC77_ERRINFO4"			 => MTU_MC77_ERRINFO4,
			"MTU_MC78_CONFIG0"			 => MTU_MC78_CONFIG0,
			"MTU_MC78_CONFIG1"			 => MTU_MC78_CONFIG1,
			"MTU_MC78_MCONTROL"			 => MTU_MC78_MCONTROL,
			"MTU_MC78_MSTATUS"			 => MTU_MC78_MSTATUS,
			"MTU_MC78_RANGE"			 => MTU_MC78_RANGE,
			"MTU_MC78_REVID"			 => MTU_MC78_REVID,
			"MTU_MC78_ECCS"			 => MTU_MC78_ECCS,
			"MTU_MC78_ECCD"			 => MTU_MC78_ECCD,
			"MTU_MC78_ETRR0"			 => MTU_MC78_ETRR0,
			"MTU_MC7_RDBFL19"			 => MTU_MC7_RDBFL19,
			"MTU_MC78_ETRR1"			 => MTU_MC78_ETRR1,
			"MTU_MC78_ETRR2"			 => MTU_MC78_ETRR2,
			"MTU_MC78_ETRR3"			 => MTU_MC78_ETRR3,
			"MTU_MC78_ETRR4"			 => MTU_MC78_ETRR4,
			"MTU_MC78_RDBFL0"			 => MTU_MC78_RDBFL0,
			"MTU_MC78_RDBFL1"			 => MTU_MC78_RDBFL1,
			"MTU_MC78_RDBFL2"			 => MTU_MC78_RDBFL2,
			"MTU_MC78_RDBFL3"			 => MTU_MC78_RDBFL3,
			"MTU_MC78_RDBFL4"			 => MTU_MC78_RDBFL4,
			"MTU_MC78_RDBFL5"			 => MTU_MC78_RDBFL5,
			"MTU_MC7_RDBFL20"			 => MTU_MC7_RDBFL20,
			"MTU_MC78_RDBFL6"			 => MTU_MC78_RDBFL6,
			"MTU_MC78_RDBFL7"			 => MTU_MC78_RDBFL7,
			"MTU_MC78_RDBFL8"			 => MTU_MC78_RDBFL8,
			"MTU_MC78_RDBFL9"			 => MTU_MC78_RDBFL9,
			"MTU_MC78_RDBFL10"			 => MTU_MC78_RDBFL10,
			"MTU_MC78_RDBFL11"			 => MTU_MC78_RDBFL11,
			"MTU_MC78_RDBFL12"			 => MTU_MC78_RDBFL12,
			"MTU_MC78_RDBFL13"			 => MTU_MC78_RDBFL13,
			"MTU_MC78_RDBFL14"			 => MTU_MC78_RDBFL14,
			"MTU_MC78_RDBFL15"			 => MTU_MC78_RDBFL15,
			"MTU_MC7_RDBFL21"			 => MTU_MC7_RDBFL21,
			"MTU_MC78_RDBFL16"			 => MTU_MC78_RDBFL16,
			"MTU_MC78_RDBFL17"			 => MTU_MC78_RDBFL17,
			"MTU_MC78_RDBFL18"			 => MTU_MC78_RDBFL18,
			"MTU_MC78_RDBFL19"			 => MTU_MC78_RDBFL19,
			"MTU_MC78_RDBFL20"			 => MTU_MC78_RDBFL20,
			"MTU_MC78_RDBFL21"			 => MTU_MC78_RDBFL21,
			"MTU_MC78_RDBFL22"			 => MTU_MC78_RDBFL22,
			"MTU_MC78_RDBFL23"			 => MTU_MC78_RDBFL23,
			"MTU_MC78_RDBFL24"			 => MTU_MC78_RDBFL24,
			"MTU_MC78_RDBFL25"			 => MTU_MC78_RDBFL25,
			"MTU_MC7_RDBFL22"			 => MTU_MC7_RDBFL22,
			"MTU_MC0_RDBFL13"			 => MTU_MC0_RDBFL13,
			"MTU_MC78_RDBFL26"			 => MTU_MC78_RDBFL26,
			"MTU_MC78_RDBFL27"			 => MTU_MC78_RDBFL27,
			"MTU_MC78_RDBFL28"			 => MTU_MC78_RDBFL28,
			"MTU_MC78_RDBFL29"			 => MTU_MC78_RDBFL29,
			"MTU_MC78_RDBFL30"			 => MTU_MC78_RDBFL30,
			"MTU_MC78_RDBFL31"			 => MTU_MC78_RDBFL31,
			"MTU_MC78_RDBFL32"			 => MTU_MC78_RDBFL32,
			"MTU_MC78_RDBFL33"			 => MTU_MC78_RDBFL33,
			"MTU_MC78_RDBFL34"			 => MTU_MC78_RDBFL34,
			"MTU_MC78_RDBFL35"			 => MTU_MC78_RDBFL35,
			"MTU_MC7_RDBFL23"			 => MTU_MC7_RDBFL23,
			"MTU_MC78_RDBFL36"			 => MTU_MC78_RDBFL36,
			"MTU_MC78_RDBFL37"			 => MTU_MC78_RDBFL37,
			"MTU_MC78_RDBFL38"			 => MTU_MC78_RDBFL38,
			"MTU_MC78_RDBFL39"			 => MTU_MC78_RDBFL39,
			"MTU_MC78_RDBFL40"			 => MTU_MC78_RDBFL40,
			"MTU_MC78_RDBFL41"			 => MTU_MC78_RDBFL41,
			"MTU_MC78_RDBFL42"			 => MTU_MC78_RDBFL42,
			"MTU_MC78_RDBFL43"			 => MTU_MC78_RDBFL43,
			"MTU_MC78_RDBFL44"			 => MTU_MC78_RDBFL44,
			"MTU_MC78_RDBFL45"			 => MTU_MC78_RDBFL45,
			"MTU_MC7_RDBFL24"			 => MTU_MC7_RDBFL24,
			"MTU_MC78_RDBFL46"			 => MTU_MC78_RDBFL46,
			"MTU_MC78_RDBFL47"			 => MTU_MC78_RDBFL47,
			"MTU_MC78_RDBFL48"			 => MTU_MC78_RDBFL48,
			"MTU_MC78_RDBFL49"			 => MTU_MC78_RDBFL49,
			"MTU_MC78_RDBFL50"			 => MTU_MC78_RDBFL50,
			"MTU_MC78_RDBFL51"			 => MTU_MC78_RDBFL51,
			"MTU_MC78_RDBFL52"			 => MTU_MC78_RDBFL52,
			"MTU_MC78_RDBFL53"			 => MTU_MC78_RDBFL53,
			"MTU_MC78_RDBFL54"			 => MTU_MC78_RDBFL54,
			"MTU_MC78_RDBFL55"			 => MTU_MC78_RDBFL55,
			"MTU_MC7_RDBFL25"			 => MTU_MC7_RDBFL25,
			"MTU_MC78_RDBFL56"			 => MTU_MC78_RDBFL56,
			"MTU_MC78_RDBFL57"			 => MTU_MC78_RDBFL57,
			"MTU_MC78_RDBFL58"			 => MTU_MC78_RDBFL58,
			"MTU_MC78_RDBFL59"			 => MTU_MC78_RDBFL59,
			"MTU_MC78_RDBFL60"			 => MTU_MC78_RDBFL60,
			"MTU_MC78_RDBFL61"			 => MTU_MC78_RDBFL61,
			"MTU_MC78_RDBFL62"			 => MTU_MC78_RDBFL62,
			"MTU_MC78_RDBFL63"			 => MTU_MC78_RDBFL63,
			"MTU_MC78_RDBFL64"			 => MTU_MC78_RDBFL64,
			"MTU_MC78_RDBFL65"			 => MTU_MC78_RDBFL65,
			"MTU_MC7_RDBFL26"			 => MTU_MC7_RDBFL26,
			"MTU_MC78_RDBFL66"			 => MTU_MC78_RDBFL66,
			"MTU_MC78_ALMSRCS"			 => MTU_MC78_ALMSRCS,
			"MTU_MC78_FAULTSTS"			 => MTU_MC78_FAULTSTS,
			"MTU_MC78_ERRINFO0"			 => MTU_MC78_ERRINFO0,
			"MTU_MC78_ERRINFO1"			 => MTU_MC78_ERRINFO1,
			"MTU_MC78_ERRINFO2"			 => MTU_MC78_ERRINFO2,
			"MTU_MC78_ERRINFO3"			 => MTU_MC78_ERRINFO3,
			"MTU_MC78_ERRINFO4"			 => MTU_MC78_ERRINFO4,
			"MTU_MC79_CONFIG0"			 => MTU_MC79_CONFIG0,
			"MTU_MC79_CONFIG1"			 => MTU_MC79_CONFIG1,
			"MTU_MC7_RDBFL27"			 => MTU_MC7_RDBFL27,
			"MTU_MC79_MCONTROL"			 => MTU_MC79_MCONTROL,
			"MTU_MC79_MSTATUS"			 => MTU_MC79_MSTATUS,
			"MTU_MC79_RANGE"			 => MTU_MC79_RANGE,
			"MTU_MC79_REVID"			 => MTU_MC79_REVID,
			"MTU_MC79_ECCS"			 => MTU_MC79_ECCS,
			"MTU_MC79_ECCD"			 => MTU_MC79_ECCD,
			"MTU_MC79_ETRR0"			 => MTU_MC79_ETRR0,
			"MTU_MC79_ETRR1"			 => MTU_MC79_ETRR1,
			"MTU_MC79_ETRR2"			 => MTU_MC79_ETRR2,
			"MTU_MC79_ETRR3"			 => MTU_MC79_ETRR3,
			"MTU_MC7_RDBFL28"			 => MTU_MC7_RDBFL28,
			"MTU_MC79_ETRR4"			 => MTU_MC79_ETRR4,
			"MTU_MC79_RDBFL0"			 => MTU_MC79_RDBFL0,
			"MTU_MC79_RDBFL1"			 => MTU_MC79_RDBFL1,
			"MTU_MC79_RDBFL2"			 => MTU_MC79_RDBFL2,
			"MTU_MC79_RDBFL3"			 => MTU_MC79_RDBFL3,
			"MTU_MC79_RDBFL4"			 => MTU_MC79_RDBFL4,
			"MTU_MC79_RDBFL5"			 => MTU_MC79_RDBFL5,
			"MTU_MC79_RDBFL6"			 => MTU_MC79_RDBFL6,
			"MTU_MC79_RDBFL7"			 => MTU_MC79_RDBFL7,
			"MTU_MC79_RDBFL8"			 => MTU_MC79_RDBFL8,
			"MTU_MC7_RDBFL29"			 => MTU_MC7_RDBFL29,
			"MTU_MC79_RDBFL9"			 => MTU_MC79_RDBFL9,
			"MTU_MC79_RDBFL10"			 => MTU_MC79_RDBFL10,
			"MTU_MC79_RDBFL11"			 => MTU_MC79_RDBFL11,
			"MTU_MC79_RDBFL12"			 => MTU_MC79_RDBFL12,
			"MTU_MC79_RDBFL13"			 => MTU_MC79_RDBFL13,
			"MTU_MC79_RDBFL14"			 => MTU_MC79_RDBFL14,
			"MTU_MC79_RDBFL15"			 => MTU_MC79_RDBFL15,
			"MTU_MC79_RDBFL16"			 => MTU_MC79_RDBFL16,
			"MTU_MC79_RDBFL17"			 => MTU_MC79_RDBFL17,
			"MTU_MC79_RDBFL18"			 => MTU_MC79_RDBFL18,
			"MTU_MC7_RDBFL30"			 => MTU_MC7_RDBFL30,
			"MTU_MC79_RDBFL19"			 => MTU_MC79_RDBFL19,
			"MTU_MC79_RDBFL20"			 => MTU_MC79_RDBFL20,
			"MTU_MC79_RDBFL21"			 => MTU_MC79_RDBFL21,
			"MTU_MC79_RDBFL22"			 => MTU_MC79_RDBFL22,
			"MTU_MC79_RDBFL23"			 => MTU_MC79_RDBFL23,
			"MTU_MC79_RDBFL24"			 => MTU_MC79_RDBFL24,
			"MTU_MC79_RDBFL25"			 => MTU_MC79_RDBFL25,
			"MTU_MC79_RDBFL26"			 => MTU_MC79_RDBFL26,
			"MTU_MC79_RDBFL27"			 => MTU_MC79_RDBFL27,
			"MTU_MC79_RDBFL28"			 => MTU_MC79_RDBFL28,
			"MTU_MC7_RDBFL31"			 => MTU_MC7_RDBFL31,
			"MTU_MC79_RDBFL29"			 => MTU_MC79_RDBFL29,
			"MTU_MC79_RDBFL30"			 => MTU_MC79_RDBFL30,
			"MTU_MC79_RDBFL31"			 => MTU_MC79_RDBFL31,
			"MTU_MC79_RDBFL32"			 => MTU_MC79_RDBFL32,
			"MTU_MC79_RDBFL33"			 => MTU_MC79_RDBFL33,
			"MTU_MC79_RDBFL34"			 => MTU_MC79_RDBFL34,
			"MTU_MC79_RDBFL35"			 => MTU_MC79_RDBFL35,
			"MTU_MC79_RDBFL36"			 => MTU_MC79_RDBFL36,
			"MTU_MC79_RDBFL37"			 => MTU_MC79_RDBFL37,
			"MTU_MC79_RDBFL38"			 => MTU_MC79_RDBFL38,
			"MTU_MC7_RDBFL32"			 => MTU_MC7_RDBFL32,
			"MTU_MC0_RDBFL14"			 => MTU_MC0_RDBFL14,
			"MTU_MC79_RDBFL39"			 => MTU_MC79_RDBFL39,
			"MTU_MC79_RDBFL40"			 => MTU_MC79_RDBFL40,
			"MTU_MC79_RDBFL41"			 => MTU_MC79_RDBFL41,
			"MTU_MC79_RDBFL42"			 => MTU_MC79_RDBFL42,
			"MTU_MC79_RDBFL43"			 => MTU_MC79_RDBFL43,
			"MTU_MC79_RDBFL44"			 => MTU_MC79_RDBFL44,
			"MTU_MC79_RDBFL45"			 => MTU_MC79_RDBFL45,
			"MTU_MC79_RDBFL46"			 => MTU_MC79_RDBFL46,
			"MTU_MC79_RDBFL47"			 => MTU_MC79_RDBFL47,
			"MTU_MC79_RDBFL48"			 => MTU_MC79_RDBFL48,
			"MTU_MC7_RDBFL33"			 => MTU_MC7_RDBFL33,
			"MTU_MC79_RDBFL49"			 => MTU_MC79_RDBFL49,
			"MTU_MC79_RDBFL50"			 => MTU_MC79_RDBFL50,
			"MTU_MC79_RDBFL51"			 => MTU_MC79_RDBFL51,
			"MTU_MC79_RDBFL52"			 => MTU_MC79_RDBFL52,
			"MTU_MC79_RDBFL53"			 => MTU_MC79_RDBFL53,
			"MTU_MC79_RDBFL54"			 => MTU_MC79_RDBFL54,
			"MTU_MC79_RDBFL55"			 => MTU_MC79_RDBFL55,
			"MTU_MC79_RDBFL56"			 => MTU_MC79_RDBFL56,
			"MTU_MC79_RDBFL57"			 => MTU_MC79_RDBFL57,
			"MTU_MC79_RDBFL58"			 => MTU_MC79_RDBFL58,
			"MTU_MC7_RDBFL34"			 => MTU_MC7_RDBFL34,
			"MTU_MC79_RDBFL59"			 => MTU_MC79_RDBFL59,
			"MTU_MC79_RDBFL60"			 => MTU_MC79_RDBFL60,
			"MTU_MC79_RDBFL61"			 => MTU_MC79_RDBFL61,
			"MTU_MC79_RDBFL62"			 => MTU_MC79_RDBFL62,
			"MTU_MC79_RDBFL63"			 => MTU_MC79_RDBFL63,
			"MTU_MC79_RDBFL64"			 => MTU_MC79_RDBFL64,
			"MTU_MC79_RDBFL65"			 => MTU_MC79_RDBFL65,
			"MTU_MC79_RDBFL66"			 => MTU_MC79_RDBFL66,
			"MTU_MC79_ALMSRCS"			 => MTU_MC79_ALMSRCS,
			"MTU_MC79_FAULTSTS"			 => MTU_MC79_FAULTSTS,
			"MTU_MC7_RDBFL35"			 => MTU_MC7_RDBFL35,
			"MTU_MC79_ERRINFO0"			 => MTU_MC79_ERRINFO0,
			"MTU_MC79_ERRINFO1"			 => MTU_MC79_ERRINFO1,
			"MTU_MC79_ERRINFO2"			 => MTU_MC79_ERRINFO2,
			"MTU_MC79_ERRINFO3"			 => MTU_MC79_ERRINFO3,
			"MTU_MC79_ERRINFO4"			 => MTU_MC79_ERRINFO4,
			"MTU_MC80_CONFIG0"			 => MTU_MC80_CONFIG0,
			"MTU_MC80_CONFIG1"			 => MTU_MC80_CONFIG1,
			"MTU_MC80_MCONTROL"			 => MTU_MC80_MCONTROL,
			"MTU_MC80_MSTATUS"			 => MTU_MC80_MSTATUS,
			"MTU_MC80_RANGE"			 => MTU_MC80_RANGE,
			"MTU_MC7_RDBFL36"			 => MTU_MC7_RDBFL36,
			"MTU_MC80_REVID"			 => MTU_MC80_REVID,
			"MTU_MC80_ECCS"			 => MTU_MC80_ECCS,
			"MTU_MC80_ECCD"			 => MTU_MC80_ECCD,
			"MTU_MC80_ETRR0"			 => MTU_MC80_ETRR0,
			"MTU_MC80_ETRR1"			 => MTU_MC80_ETRR1,
			"MTU_MC80_ETRR2"			 => MTU_MC80_ETRR2,
			"MTU_MC80_ETRR3"			 => MTU_MC80_ETRR3,
			"MTU_MC80_ETRR4"			 => MTU_MC80_ETRR4,
			"MTU_MC80_RDBFL0"			 => MTU_MC80_RDBFL0,
			"MTU_MC80_RDBFL1"			 => MTU_MC80_RDBFL1,
			"MTU_MC7_RDBFL37"			 => MTU_MC7_RDBFL37,
			"MTU_MC80_RDBFL2"			 => MTU_MC80_RDBFL2,
			"MTU_MC80_RDBFL3"			 => MTU_MC80_RDBFL3,
			"MTU_MC80_RDBFL4"			 => MTU_MC80_RDBFL4,
			"MTU_MC80_RDBFL5"			 => MTU_MC80_RDBFL5,
			"MTU_MC80_RDBFL6"			 => MTU_MC80_RDBFL6,
			"MTU_MC80_RDBFL7"			 => MTU_MC80_RDBFL7,
			"MTU_MC80_RDBFL8"			 => MTU_MC80_RDBFL8,
			"MTU_MC80_RDBFL9"			 => MTU_MC80_RDBFL9,
			"MTU_MC80_RDBFL10"			 => MTU_MC80_RDBFL10,
			"MTU_MC80_RDBFL11"			 => MTU_MC80_RDBFL11,
			"MTU_MC7_RDBFL38"			 => MTU_MC7_RDBFL38,
			"MTU_MC80_RDBFL12"			 => MTU_MC80_RDBFL12,
			"MTU_MC80_RDBFL13"			 => MTU_MC80_RDBFL13,
			"MTU_MC80_RDBFL14"			 => MTU_MC80_RDBFL14,
			"MTU_MC80_RDBFL15"			 => MTU_MC80_RDBFL15,
			"MTU_MC80_RDBFL16"			 => MTU_MC80_RDBFL16,
			"MTU_MC80_RDBFL17"			 => MTU_MC80_RDBFL17,
			"MTU_MC80_RDBFL18"			 => MTU_MC80_RDBFL18,
			"MTU_MC80_RDBFL19"			 => MTU_MC80_RDBFL19,
			"MTU_MC80_RDBFL20"			 => MTU_MC80_RDBFL20,
			"MTU_MC80_RDBFL21"			 => MTU_MC80_RDBFL21,
			"MTU_MC7_RDBFL39"			 => MTU_MC7_RDBFL39,
			"MTU_MC80_RDBFL22"			 => MTU_MC80_RDBFL22,
			"MTU_MC80_RDBFL23"			 => MTU_MC80_RDBFL23,
			"MTU_MC80_RDBFL24"			 => MTU_MC80_RDBFL24,
			"MTU_MC80_RDBFL25"			 => MTU_MC80_RDBFL25,
			"MTU_MC80_RDBFL26"			 => MTU_MC80_RDBFL26,
			"MTU_MC80_RDBFL27"			 => MTU_MC80_RDBFL27,
			"MTU_MC80_RDBFL28"			 => MTU_MC80_RDBFL28,
			"MTU_MC80_RDBFL29"			 => MTU_MC80_RDBFL29,
			"MTU_MC80_RDBFL30"			 => MTU_MC80_RDBFL30,
			"MTU_MC80_RDBFL31"			 => MTU_MC80_RDBFL31,
			"MTU_MC7_RDBFL40"			 => MTU_MC7_RDBFL40,
			"MTU_MC80_RDBFL32"			 => MTU_MC80_RDBFL32,
			"MTU_MC80_RDBFL33"			 => MTU_MC80_RDBFL33,
			"MTU_MC80_RDBFL34"			 => MTU_MC80_RDBFL34,
			"MTU_MC80_RDBFL35"			 => MTU_MC80_RDBFL35,
			"MTU_MC80_RDBFL36"			 => MTU_MC80_RDBFL36,
			"MTU_MC80_RDBFL37"			 => MTU_MC80_RDBFL37,
			"MTU_MC80_RDBFL38"			 => MTU_MC80_RDBFL38,
			"MTU_MC80_RDBFL39"			 => MTU_MC80_RDBFL39,
			"MTU_MC80_RDBFL40"			 => MTU_MC80_RDBFL40,
			"MTU_MC80_RDBFL41"			 => MTU_MC80_RDBFL41,
			"MTU_MC7_RDBFL41"			 => MTU_MC7_RDBFL41,
			"MTU_MC80_RDBFL42"			 => MTU_MC80_RDBFL42,
			"MTU_MC80_RDBFL43"			 => MTU_MC80_RDBFL43,
			"MTU_MC80_RDBFL44"			 => MTU_MC80_RDBFL44,
			"MTU_MC80_RDBFL45"			 => MTU_MC80_RDBFL45,
			"MTU_MC80_RDBFL46"			 => MTU_MC80_RDBFL46,
			"MTU_MC80_RDBFL47"			 => MTU_MC80_RDBFL47,
			"MTU_MC80_RDBFL48"			 => MTU_MC80_RDBFL48,
			"MTU_MC80_RDBFL49"			 => MTU_MC80_RDBFL49,
			"MTU_MC80_RDBFL50"			 => MTU_MC80_RDBFL50,
			"MTU_MC80_RDBFL51"			 => MTU_MC80_RDBFL51,
			"MTU_MC7_RDBFL42"			 => MTU_MC7_RDBFL42,
			"MTU_MC0_RDBFL15"			 => MTU_MC0_RDBFL15,
			"MTU_MC80_RDBFL52"			 => MTU_MC80_RDBFL52,
			"MTU_MC80_RDBFL53"			 => MTU_MC80_RDBFL53,
			"MTU_MC80_RDBFL54"			 => MTU_MC80_RDBFL54,
			"MTU_MC80_RDBFL55"			 => MTU_MC80_RDBFL55,
			"MTU_MC80_RDBFL56"			 => MTU_MC80_RDBFL56,
			"MTU_MC80_RDBFL57"			 => MTU_MC80_RDBFL57,
			"MTU_MC80_RDBFL58"			 => MTU_MC80_RDBFL58,
			"MTU_MC80_RDBFL59"			 => MTU_MC80_RDBFL59,
			"MTU_MC80_RDBFL60"			 => MTU_MC80_RDBFL60,
			"MTU_MC80_RDBFL61"			 => MTU_MC80_RDBFL61,
			"MTU_MC7_RDBFL43"			 => MTU_MC7_RDBFL43,
			"MTU_MC80_RDBFL62"			 => MTU_MC80_RDBFL62,
			"MTU_MC80_RDBFL63"			 => MTU_MC80_RDBFL63,
			"MTU_MC80_RDBFL64"			 => MTU_MC80_RDBFL64,
			"MTU_MC80_RDBFL65"			 => MTU_MC80_RDBFL65,
			"MTU_MC80_RDBFL66"			 => MTU_MC80_RDBFL66,
			"MTU_MC80_ALMSRCS"			 => MTU_MC80_ALMSRCS,
			"MTU_MC80_FAULTSTS"			 => MTU_MC80_FAULTSTS,
			"MTU_MC80_ERRINFO0"			 => MTU_MC80_ERRINFO0,
			"MTU_MC80_ERRINFO1"			 => MTU_MC80_ERRINFO1,
			"MTU_MC80_ERRINFO2"			 => MTU_MC80_ERRINFO2,
			"MTU_MC7_RDBFL44"			 => MTU_MC7_RDBFL44,
			"MTU_MC80_ERRINFO3"			 => MTU_MC80_ERRINFO3,
			"MTU_MC80_ERRINFO4"			 => MTU_MC80_ERRINFO4,
			"MTU_MC81_CONFIG0"			 => MTU_MC81_CONFIG0,
			"MTU_MC81_CONFIG1"			 => MTU_MC81_CONFIG1,
			"MTU_MC81_MCONTROL"			 => MTU_MC81_MCONTROL,
			"MTU_MC81_MSTATUS"			 => MTU_MC81_MSTATUS,
			"MTU_MC81_RANGE"			 => MTU_MC81_RANGE,
			"MTU_MC81_REVID"			 => MTU_MC81_REVID,
			"MTU_MC81_ECCS"			 => MTU_MC81_ECCS,
			"MTU_MC81_ECCD"			 => MTU_MC81_ECCD,
			"MTU_MC7_RDBFL45"			 => MTU_MC7_RDBFL45,
			"MTU_MC81_ETRR0"			 => MTU_MC81_ETRR0,
			"MTU_MC81_ETRR1"			 => MTU_MC81_ETRR1,
			"MTU_MC81_ETRR2"			 => MTU_MC81_ETRR2,
			"MTU_MC81_ETRR3"			 => MTU_MC81_ETRR3,
			"MTU_MC81_ETRR4"			 => MTU_MC81_ETRR4,
			"MTU_MC81_RDBFL0"			 => MTU_MC81_RDBFL0,
			"MTU_MC81_RDBFL1"			 => MTU_MC81_RDBFL1,
			"MTU_MC81_RDBFL2"			 => MTU_MC81_RDBFL2,
			"MTU_MC81_RDBFL3"			 => MTU_MC81_RDBFL3,
			"MTU_MC81_RDBFL4"			 => MTU_MC81_RDBFL4,
			"MTU_MC7_RDBFL46"			 => MTU_MC7_RDBFL46,
			"MTU_MC81_RDBFL5"			 => MTU_MC81_RDBFL5,
			"MTU_MC81_RDBFL6"			 => MTU_MC81_RDBFL6,
			"MTU_MC81_RDBFL7"			 => MTU_MC81_RDBFL7,
			"MTU_MC81_RDBFL8"			 => MTU_MC81_RDBFL8,
			"MTU_MC81_RDBFL9"			 => MTU_MC81_RDBFL9,
			"MTU_MC81_RDBFL10"			 => MTU_MC81_RDBFL10,
			"MTU_MC81_RDBFL11"			 => MTU_MC81_RDBFL11,
			"MTU_MC81_RDBFL12"			 => MTU_MC81_RDBFL12,
			"MTU_MC81_RDBFL13"			 => MTU_MC81_RDBFL13,
			"MTU_MC81_RDBFL14"			 => MTU_MC81_RDBFL14,
			"MTU_MC7_RDBFL47"			 => MTU_MC7_RDBFL47,
			"MTU_MC81_RDBFL15"			 => MTU_MC81_RDBFL15,
			"MTU_MC81_RDBFL16"			 => MTU_MC81_RDBFL16,
			"MTU_MC81_RDBFL17"			 => MTU_MC81_RDBFL17,
			"MTU_MC81_RDBFL18"			 => MTU_MC81_RDBFL18,
			"MTU_MC81_RDBFL19"			 => MTU_MC81_RDBFL19,
			"MTU_MC81_RDBFL20"			 => MTU_MC81_RDBFL20,
			"MTU_MC81_RDBFL21"			 => MTU_MC81_RDBFL21,
			"MTU_MC81_RDBFL22"			 => MTU_MC81_RDBFL22,
			"MTU_MC81_RDBFL23"			 => MTU_MC81_RDBFL23,
			"MTU_MC81_RDBFL24"			 => MTU_MC81_RDBFL24,
			"MTU_MC7_RDBFL48"			 => MTU_MC7_RDBFL48,
			"MTU_MC81_RDBFL25"			 => MTU_MC81_RDBFL25,
			"MTU_MC81_RDBFL26"			 => MTU_MC81_RDBFL26,
			"MTU_MC81_RDBFL27"			 => MTU_MC81_RDBFL27,
			"MTU_MC81_RDBFL28"			 => MTU_MC81_RDBFL28,
			"MTU_MC81_RDBFL29"			 => MTU_MC81_RDBFL29,
			"MTU_MC81_RDBFL30"			 => MTU_MC81_RDBFL30,
			"MTU_MC81_RDBFL31"			 => MTU_MC81_RDBFL31,
			"MTU_MC81_RDBFL32"			 => MTU_MC81_RDBFL32,
			"MTU_MC81_RDBFL33"			 => MTU_MC81_RDBFL33,
			"MTU_MC81_RDBFL34"			 => MTU_MC81_RDBFL34,
			"MTU_MC7_RDBFL49"			 => MTU_MC7_RDBFL49,
			"MTU_MC81_RDBFL35"			 => MTU_MC81_RDBFL35,
			"MTU_MC81_RDBFL36"			 => MTU_MC81_RDBFL36,
			"MTU_MC81_RDBFL37"			 => MTU_MC81_RDBFL37,
			"MTU_MC81_RDBFL38"			 => MTU_MC81_RDBFL38,
			"MTU_MC81_RDBFL39"			 => MTU_MC81_RDBFL39,
			"MTU_MC81_RDBFL40"			 => MTU_MC81_RDBFL40,
			"MTU_MC81_RDBFL41"			 => MTU_MC81_RDBFL41,
			"MTU_MC81_RDBFL42"			 => MTU_MC81_RDBFL42,
			"MTU_MC81_RDBFL43"			 => MTU_MC81_RDBFL43,
			"MTU_MC81_RDBFL44"			 => MTU_MC81_RDBFL44,
			"MTU_MC7_RDBFL50"			 => MTU_MC7_RDBFL50,
			"MTU_MC81_RDBFL45"			 => MTU_MC81_RDBFL45,
			"MTU_MC81_RDBFL46"			 => MTU_MC81_RDBFL46,
			"MTU_MC81_RDBFL47"			 => MTU_MC81_RDBFL47,
			"MTU_MC81_RDBFL48"			 => MTU_MC81_RDBFL48,
			"MTU_MC81_RDBFL49"			 => MTU_MC81_RDBFL49,
			"MTU_MC81_RDBFL50"			 => MTU_MC81_RDBFL50,
			"MTU_MC81_RDBFL51"			 => MTU_MC81_RDBFL51,
			"MTU_MC81_RDBFL52"			 => MTU_MC81_RDBFL52,
			"MTU_MC81_RDBFL53"			 => MTU_MC81_RDBFL53,
			"MTU_MC81_RDBFL54"			 => MTU_MC81_RDBFL54,
			"MTU_MC7_RDBFL51"			 => MTU_MC7_RDBFL51,
			"MTU_MC81_RDBFL55"			 => MTU_MC81_RDBFL55,
			"MTU_MC81_RDBFL56"			 => MTU_MC81_RDBFL56,
			"MTU_MC81_RDBFL57"			 => MTU_MC81_RDBFL57,
			"MTU_MC81_RDBFL58"			 => MTU_MC81_RDBFL58,
			"MTU_MC81_RDBFL59"			 => MTU_MC81_RDBFL59,
			"MTU_MC81_RDBFL60"			 => MTU_MC81_RDBFL60,
			"MTU_MC81_RDBFL61"			 => MTU_MC81_RDBFL61,
			"MTU_MC81_RDBFL62"			 => MTU_MC81_RDBFL62,
			"MTU_MC81_RDBFL63"			 => MTU_MC81_RDBFL63,
			"MTU_MC81_RDBFL64"			 => MTU_MC81_RDBFL64,
			"MTU_MC7_RDBFL52"			 => MTU_MC7_RDBFL52,
			"MTU_MC0_RDBFL16"			 => MTU_MC0_RDBFL16,
			"MTU_MC81_RDBFL65"			 => MTU_MC81_RDBFL65,
			"MTU_MC81_RDBFL66"			 => MTU_MC81_RDBFL66,
			"MTU_MC81_ALMSRCS"			 => MTU_MC81_ALMSRCS,
			"MTU_MC81_FAULTSTS"			 => MTU_MC81_FAULTSTS,
			"MTU_MC81_ERRINFO0"			 => MTU_MC81_ERRINFO0,
			"MTU_MC81_ERRINFO1"			 => MTU_MC81_ERRINFO1,
			"MTU_MC81_ERRINFO2"			 => MTU_MC81_ERRINFO2,
			"MTU_MC81_ERRINFO3"			 => MTU_MC81_ERRINFO3,
			"MTU_MC81_ERRINFO4"			 => MTU_MC81_ERRINFO4,
			"MTU_MC82_CONFIG0"			 => MTU_MC82_CONFIG0,
			"MTU_MC7_RDBFL53"			 => MTU_MC7_RDBFL53,
			"MTU_MC82_CONFIG1"			 => MTU_MC82_CONFIG1,
			"MTU_MC82_MCONTROL"			 => MTU_MC82_MCONTROL,
			"MTU_MC82_MSTATUS"			 => MTU_MC82_MSTATUS,
			"MTU_MC82_RANGE"			 => MTU_MC82_RANGE,
			"MTU_MC82_REVID"			 => MTU_MC82_REVID,
			"MTU_MC82_ECCS"			 => MTU_MC82_ECCS,
			"MTU_MC82_ECCD"			 => MTU_MC82_ECCD,
			"MTU_MC82_ETRR0"			 => MTU_MC82_ETRR0,
			"MTU_MC82_ETRR1"			 => MTU_MC82_ETRR1,
			"MTU_MC82_ETRR2"			 => MTU_MC82_ETRR2,
			"MTU_MC7_RDBFL54"			 => MTU_MC7_RDBFL54,
			"MTU_MC82_ETRR3"			 => MTU_MC82_ETRR3,
			"MTU_MC82_ETRR4"			 => MTU_MC82_ETRR4,
			"MTU_MC82_RDBFL0"			 => MTU_MC82_RDBFL0,
			"MTU_MC82_RDBFL1"			 => MTU_MC82_RDBFL1,
			"MTU_MC82_RDBFL2"			 => MTU_MC82_RDBFL2,
			"MTU_MC82_RDBFL3"			 => MTU_MC82_RDBFL3,
			"MTU_MC82_RDBFL4"			 => MTU_MC82_RDBFL4,
			"MTU_MC82_RDBFL5"			 => MTU_MC82_RDBFL5,
			"MTU_MC82_RDBFL6"			 => MTU_MC82_RDBFL6,
			"MTU_MC82_RDBFL7"			 => MTU_MC82_RDBFL7,
			"MTU_MC7_RDBFL55"			 => MTU_MC7_RDBFL55,
			"MTU_MC82_RDBFL8"			 => MTU_MC82_RDBFL8,
			"MTU_MC82_RDBFL9"			 => MTU_MC82_RDBFL9,
			"MTU_MC82_RDBFL10"			 => MTU_MC82_RDBFL10,
			"MTU_MC82_RDBFL11"			 => MTU_MC82_RDBFL11,
			"MTU_MC82_RDBFL12"			 => MTU_MC82_RDBFL12,
			"MTU_MC82_RDBFL13"			 => MTU_MC82_RDBFL13,
			"MTU_MC82_RDBFL14"			 => MTU_MC82_RDBFL14,
			"MTU_MC82_RDBFL15"			 => MTU_MC82_RDBFL15,
			"MTU_MC82_RDBFL16"			 => MTU_MC82_RDBFL16,
			"MTU_MC82_RDBFL17"			 => MTU_MC82_RDBFL17,
			"MTU_MC7_RDBFL56"			 => MTU_MC7_RDBFL56,
			"MTU_MC82_RDBFL18"			 => MTU_MC82_RDBFL18,
			"MTU_MC82_RDBFL19"			 => MTU_MC82_RDBFL19,
			"MTU_MC82_RDBFL20"			 => MTU_MC82_RDBFL20,
			"MTU_MC82_RDBFL21"			 => MTU_MC82_RDBFL21,
			"MTU_MC82_RDBFL22"			 => MTU_MC82_RDBFL22,
			"MTU_MC82_RDBFL23"			 => MTU_MC82_RDBFL23,
			"MTU_MC82_RDBFL24"			 => MTU_MC82_RDBFL24,
			"MTU_MC82_RDBFL25"			 => MTU_MC82_RDBFL25,
			"MTU_MC82_RDBFL26"			 => MTU_MC82_RDBFL26,
			"MTU_MC82_RDBFL27"			 => MTU_MC82_RDBFL27,
			"MTU_MC7_RDBFL57"			 => MTU_MC7_RDBFL57,
			"MTU_MC82_RDBFL28"			 => MTU_MC82_RDBFL28,
			"MTU_MC82_RDBFL29"			 => MTU_MC82_RDBFL29,
			"MTU_MC82_RDBFL30"			 => MTU_MC82_RDBFL30,
			"MTU_MC82_RDBFL31"			 => MTU_MC82_RDBFL31,
			"MTU_MC82_RDBFL32"			 => MTU_MC82_RDBFL32,
			"MTU_MC82_RDBFL33"			 => MTU_MC82_RDBFL33,
			"MTU_MC82_RDBFL34"			 => MTU_MC82_RDBFL34,
			"MTU_MC82_RDBFL35"			 => MTU_MC82_RDBFL35,
			"MTU_MC82_RDBFL36"			 => MTU_MC82_RDBFL36,
			"MTU_MC82_RDBFL37"			 => MTU_MC82_RDBFL37,
			"MTU_MC7_RDBFL58"			 => MTU_MC7_RDBFL58,
			"MTU_MC82_RDBFL38"			 => MTU_MC82_RDBFL38,
			"MTU_MC82_RDBFL39"			 => MTU_MC82_RDBFL39,
			"MTU_MC82_RDBFL40"			 => MTU_MC82_RDBFL40,
			"MTU_MC82_RDBFL41"			 => MTU_MC82_RDBFL41,
			"MTU_MC82_RDBFL42"			 => MTU_MC82_RDBFL42,
			"MTU_MC82_RDBFL43"			 => MTU_MC82_RDBFL43,
			"MTU_MC82_RDBFL44"			 => MTU_MC82_RDBFL44,
			"MTU_MC82_RDBFL45"			 => MTU_MC82_RDBFL45,
			"MTU_MC82_RDBFL46"			 => MTU_MC82_RDBFL46,
			"MTU_MC82_RDBFL47"			 => MTU_MC82_RDBFL47,
			"MTU_MC7_RDBFL59"			 => MTU_MC7_RDBFL59,
			"MTU_MC82_RDBFL48"			 => MTU_MC82_RDBFL48,
			"MTU_MC82_RDBFL49"			 => MTU_MC82_RDBFL49,
			"MTU_MC82_RDBFL50"			 => MTU_MC82_RDBFL50,
			"MTU_MC82_RDBFL51"			 => MTU_MC82_RDBFL51,
			"MTU_MC82_RDBFL52"			 => MTU_MC82_RDBFL52,
			"MTU_MC82_RDBFL53"			 => MTU_MC82_RDBFL53,
			"MTU_MC82_RDBFL54"			 => MTU_MC82_RDBFL54,
			"MTU_MC82_RDBFL55"			 => MTU_MC82_RDBFL55,
			"MTU_MC82_RDBFL56"			 => MTU_MC82_RDBFL56,
			"MTU_MC82_RDBFL57"			 => MTU_MC82_RDBFL57,
			"MTU_MC7_RDBFL60"			 => MTU_MC7_RDBFL60,
			"MTU_MC82_RDBFL58"			 => MTU_MC82_RDBFL58,
			"MTU_MC82_RDBFL59"			 => MTU_MC82_RDBFL59,
			"MTU_MC82_RDBFL60"			 => MTU_MC82_RDBFL60,
			"MTU_MC82_RDBFL61"			 => MTU_MC82_RDBFL61,
			"MTU_MC82_RDBFL62"			 => MTU_MC82_RDBFL62,
			"MTU_MC82_RDBFL63"			 => MTU_MC82_RDBFL63,
			"MTU_MC82_RDBFL64"			 => MTU_MC82_RDBFL64,
			"MTU_MC82_RDBFL65"			 => MTU_MC82_RDBFL65,
			"MTU_MC82_RDBFL66"			 => MTU_MC82_RDBFL66,
			"MTU_MC82_ALMSRCS"			 => MTU_MC82_ALMSRCS,
			"MTU_MC7_RDBFL61"			 => MTU_MC7_RDBFL61,
			"MTU_MC82_FAULTSTS"			 => MTU_MC82_FAULTSTS,
			"MTU_MC82_ERRINFO0"			 => MTU_MC82_ERRINFO0,
			"MTU_MC82_ERRINFO1"			 => MTU_MC82_ERRINFO1,
			"MTU_MC82_ERRINFO2"			 => MTU_MC82_ERRINFO2,
			"MTU_MC82_ERRINFO3"			 => MTU_MC82_ERRINFO3,
			"MTU_MC82_ERRINFO4"			 => MTU_MC82_ERRINFO4,
			"MTU_MC83_CONFIG0"			 => MTU_MC83_CONFIG0,
			"MTU_MC83_CONFIG1"			 => MTU_MC83_CONFIG1,
			"MTU_MC83_MCONTROL"			 => MTU_MC83_MCONTROL,
			"MTU_MC83_MSTATUS"			 => MTU_MC83_MSTATUS,
			"MTU_MC7_RDBFL62"			 => MTU_MC7_RDBFL62,
			"MTU_MC0_RDBFL17"			 => MTU_MC0_RDBFL17,
			"MTU_MC83_RANGE"			 => MTU_MC83_RANGE,
			"MTU_MC83_REVID"			 => MTU_MC83_REVID,
			"MTU_MC83_ECCS"			 => MTU_MC83_ECCS,
			"MTU_MC83_ECCD"			 => MTU_MC83_ECCD,
			"MTU_MC83_ETRR0"			 => MTU_MC83_ETRR0,
			"MTU_MC83_ETRR1"			 => MTU_MC83_ETRR1,
			"MTU_MC83_ETRR2"			 => MTU_MC83_ETRR2,
			"MTU_MC83_ETRR3"			 => MTU_MC83_ETRR3,
			"MTU_MC83_ETRR4"			 => MTU_MC83_ETRR4,
			"MTU_MC83_RDBFL0"			 => MTU_MC83_RDBFL0,
			"MTU_MC7_RDBFL63"			 => MTU_MC7_RDBFL63,
			"MTU_MC83_RDBFL1"			 => MTU_MC83_RDBFL1,
			"MTU_MC83_RDBFL2"			 => MTU_MC83_RDBFL2,
			"MTU_MC83_RDBFL3"			 => MTU_MC83_RDBFL3,
			"MTU_MC83_RDBFL4"			 => MTU_MC83_RDBFL4,
			"MTU_MC83_RDBFL5"			 => MTU_MC83_RDBFL5,
			"MTU_MC83_RDBFL6"			 => MTU_MC83_RDBFL6,
			"MTU_MC83_RDBFL7"			 => MTU_MC83_RDBFL7,
			"MTU_MC83_RDBFL8"			 => MTU_MC83_RDBFL8,
			"MTU_MC83_RDBFL9"			 => MTU_MC83_RDBFL9,
			"MTU_MC83_RDBFL10"			 => MTU_MC83_RDBFL10,
			"MTU_MC7_RDBFL64"			 => MTU_MC7_RDBFL64,
			"MTU_MC83_RDBFL11"			 => MTU_MC83_RDBFL11,
			"MTU_MC83_RDBFL12"			 => MTU_MC83_RDBFL12,
			"MTU_MC83_RDBFL13"			 => MTU_MC83_RDBFL13,
			"MTU_MC83_RDBFL14"			 => MTU_MC83_RDBFL14,
			"MTU_MC83_RDBFL15"			 => MTU_MC83_RDBFL15,
			"MTU_MC83_RDBFL16"			 => MTU_MC83_RDBFL16,
			"MTU_MC83_RDBFL17"			 => MTU_MC83_RDBFL17,
			"MTU_MC83_RDBFL18"			 => MTU_MC83_RDBFL18,
			"MTU_MC83_RDBFL19"			 => MTU_MC83_RDBFL19,
			"MTU_MC83_RDBFL20"			 => MTU_MC83_RDBFL20,
			"MTU_MC7_RDBFL65"			 => MTU_MC7_RDBFL65,
			"MTU_MC83_RDBFL21"			 => MTU_MC83_RDBFL21,
			"MTU_MC83_RDBFL22"			 => MTU_MC83_RDBFL22,
			"MTU_MC83_RDBFL23"			 => MTU_MC83_RDBFL23,
			"MTU_MC83_RDBFL24"			 => MTU_MC83_RDBFL24,
			"MTU_MC83_RDBFL25"			 => MTU_MC83_RDBFL25,
			"MTU_MC83_RDBFL26"			 => MTU_MC83_RDBFL26,
			"MTU_MC83_RDBFL27"			 => MTU_MC83_RDBFL27,
			"MTU_MC83_RDBFL28"			 => MTU_MC83_RDBFL28,
			"MTU_MC83_RDBFL29"			 => MTU_MC83_RDBFL29,
			"MTU_MC83_RDBFL30"			 => MTU_MC83_RDBFL30,
			"MTU_MC7_RDBFL66"			 => MTU_MC7_RDBFL66,
			"MTU_MC83_RDBFL31"			 => MTU_MC83_RDBFL31,
			"MTU_MC83_RDBFL32"			 => MTU_MC83_RDBFL32,
			"MTU_MC83_RDBFL33"			 => MTU_MC83_RDBFL33,
			"MTU_MC83_RDBFL34"			 => MTU_MC83_RDBFL34,
			"MTU_MC83_RDBFL35"			 => MTU_MC83_RDBFL35,
			"MTU_MC83_RDBFL36"			 => MTU_MC83_RDBFL36,
			"MTU_MC83_RDBFL37"			 => MTU_MC83_RDBFL37,
			"MTU_MC83_RDBFL38"			 => MTU_MC83_RDBFL38,
			"MTU_MC83_RDBFL39"			 => MTU_MC83_RDBFL39,
			"MTU_MC83_RDBFL40"			 => MTU_MC83_RDBFL40,
			"MTU_MC7_ALMSRCS"			 => MTU_MC7_ALMSRCS,
			"MTU_MC83_RDBFL41"			 => MTU_MC83_RDBFL41,
			"MTU_MC83_RDBFL42"			 => MTU_MC83_RDBFL42,
			"MTU_MC83_RDBFL43"			 => MTU_MC83_RDBFL43,
			"MTU_MC83_RDBFL44"			 => MTU_MC83_RDBFL44,
			"MTU_MC83_RDBFL45"			 => MTU_MC83_RDBFL45,
			"MTU_MC83_RDBFL46"			 => MTU_MC83_RDBFL46,
			"MTU_MC83_RDBFL47"			 => MTU_MC83_RDBFL47,
			"MTU_MC83_RDBFL48"			 => MTU_MC83_RDBFL48,
			"MTU_MC83_RDBFL49"			 => MTU_MC83_RDBFL49,
			"MTU_MC83_RDBFL50"			 => MTU_MC83_RDBFL50,
			"MTU_MC7_FAULTSTS"			 => MTU_MC7_FAULTSTS,
			"MTU_MC83_RDBFL51"			 => MTU_MC83_RDBFL51,
			"MTU_MC83_RDBFL52"			 => MTU_MC83_RDBFL52,
			"MTU_MC83_RDBFL53"			 => MTU_MC83_RDBFL53,
			"MTU_MC83_RDBFL54"			 => MTU_MC83_RDBFL54,
			"MTU_MC83_RDBFL55"			 => MTU_MC83_RDBFL55,
			"MTU_MC83_RDBFL56"			 => MTU_MC83_RDBFL56,
			"MTU_MC83_RDBFL57"			 => MTU_MC83_RDBFL57,
			"MTU_MC83_RDBFL58"			 => MTU_MC83_RDBFL58,
			"MTU_MC83_RDBFL59"			 => MTU_MC83_RDBFL59,
			"MTU_MC83_RDBFL60"			 => MTU_MC83_RDBFL60,
			"MTU_MC7_ERRINFO0"			 => MTU_MC7_ERRINFO0,
			"MTU_MC83_RDBFL61"			 => MTU_MC83_RDBFL61,
			"MTU_MC83_RDBFL62"			 => MTU_MC83_RDBFL62,
			"MTU_MC83_RDBFL63"			 => MTU_MC83_RDBFL63,
			"MTU_MC83_RDBFL64"			 => MTU_MC83_RDBFL64,
			"MTU_MC83_RDBFL65"			 => MTU_MC83_RDBFL65,
			"MTU_MC83_RDBFL66"			 => MTU_MC83_RDBFL66,
			"MTU_MC83_ALMSRCS"			 => MTU_MC83_ALMSRCS,
			"MTU_MC83_FAULTSTS"			 => MTU_MC83_FAULTSTS,
			"MTU_MC83_ERRINFO0"			 => MTU_MC83_ERRINFO0,
			"MTU_MC83_ERRINFO1"			 => MTU_MC83_ERRINFO1,
			"MTU_MC7_ERRINFO1"			 => MTU_MC7_ERRINFO1,
			"MTU_MC83_ERRINFO2"			 => MTU_MC83_ERRINFO2,
			"MTU_MC83_ERRINFO3"			 => MTU_MC83_ERRINFO3,
			"MTU_MC83_ERRINFO4"			 => MTU_MC83_ERRINFO4,
			"MTU_MC84_CONFIG0"			 => MTU_MC84_CONFIG0,
			"MTU_MC84_CONFIG1"			 => MTU_MC84_CONFIG1,
			"MTU_MC84_MCONTROL"			 => MTU_MC84_MCONTROL,
			"MTU_MC84_MSTATUS"			 => MTU_MC84_MSTATUS,
			"MTU_MC84_RANGE"			 => MTU_MC84_RANGE,
			"MTU_MC84_REVID"			 => MTU_MC84_REVID,
			"MTU_MC84_ECCS"			 => MTU_MC84_ECCS,
			"MTU_MC7_ERRINFO2"			 => MTU_MC7_ERRINFO2,
			"MTU_MC84_ECCD"			 => MTU_MC84_ECCD,
			"MTU_MC84_ETRR0"			 => MTU_MC84_ETRR0,
			"MTU_MC84_ETRR1"			 => MTU_MC84_ETRR1,
			"MTU_MC84_ETRR2"			 => MTU_MC84_ETRR2,
			"MTU_MC84_ETRR3"			 => MTU_MC84_ETRR3,
			"MTU_MC84_ETRR4"			 => MTU_MC84_ETRR4,
			"MTU_MC84_RDBFL0"			 => MTU_MC84_RDBFL0,
			"MTU_MC84_RDBFL1"			 => MTU_MC84_RDBFL1,
			"MTU_MC84_RDBFL2"			 => MTU_MC84_RDBFL2,
			"MTU_MC84_RDBFL3"			 => MTU_MC84_RDBFL3,
			"MTU_MC7_ERRINFO3"			 => MTU_MC7_ERRINFO3,
			"MTU_MC0_RDBFL18"			 => MTU_MC0_RDBFL18,
			"MTU_MC84_RDBFL4"			 => MTU_MC84_RDBFL4,
			"MTU_MC84_RDBFL5"			 => MTU_MC84_RDBFL5,
			"MTU_MC84_RDBFL6"			 => MTU_MC84_RDBFL6,
			"MTU_MC84_RDBFL7"			 => MTU_MC84_RDBFL7,
			"MTU_MC84_RDBFL8"			 => MTU_MC84_RDBFL8,
			"MTU_MC84_RDBFL9"			 => MTU_MC84_RDBFL9,
			"MTU_MC84_RDBFL10"			 => MTU_MC84_RDBFL10,
			"MTU_MC84_RDBFL11"			 => MTU_MC84_RDBFL11,
			"MTU_MC84_RDBFL12"			 => MTU_MC84_RDBFL12,
			"MTU_MC84_RDBFL13"			 => MTU_MC84_RDBFL13,
			"MTU_MC7_ERRINFO4"			 => MTU_MC7_ERRINFO4,
			"MTU_MC84_RDBFL14"			 => MTU_MC84_RDBFL14,
			"MTU_MC84_RDBFL15"			 => MTU_MC84_RDBFL15,
			"MTU_MC84_RDBFL16"			 => MTU_MC84_RDBFL16,
			"MTU_MC84_RDBFL17"			 => MTU_MC84_RDBFL17,
			"MTU_MC84_RDBFL18"			 => MTU_MC84_RDBFL18,
			"MTU_MC84_RDBFL19"			 => MTU_MC84_RDBFL19,
			"MTU_MC84_RDBFL20"			 => MTU_MC84_RDBFL20,
			"MTU_MC84_RDBFL21"			 => MTU_MC84_RDBFL21,
			"MTU_MC84_RDBFL22"			 => MTU_MC84_RDBFL22,
			"MTU_MC84_RDBFL23"			 => MTU_MC84_RDBFL23,
			"MTU_MC8_CONFIG0"			 => MTU_MC8_CONFIG0,
			"MTU_MC84_RDBFL24"			 => MTU_MC84_RDBFL24,
			"MTU_MC84_RDBFL25"			 => MTU_MC84_RDBFL25,
			"MTU_MC84_RDBFL26"			 => MTU_MC84_RDBFL26,
			"MTU_MC84_RDBFL27"			 => MTU_MC84_RDBFL27,
			"MTU_MC84_RDBFL28"			 => MTU_MC84_RDBFL28,
			"MTU_MC84_RDBFL29"			 => MTU_MC84_RDBFL29,
			"MTU_MC84_RDBFL30"			 => MTU_MC84_RDBFL30,
			"MTU_MC84_RDBFL31"			 => MTU_MC84_RDBFL31,
			"MTU_MC84_RDBFL32"			 => MTU_MC84_RDBFL32,
			"MTU_MC84_RDBFL33"			 => MTU_MC84_RDBFL33,
			"MTU_MC8_CONFIG1"			 => MTU_MC8_CONFIG1,
			"MTU_MC84_RDBFL34"			 => MTU_MC84_RDBFL34,
			"MTU_MC84_RDBFL35"			 => MTU_MC84_RDBFL35,
			"MTU_MC84_RDBFL36"			 => MTU_MC84_RDBFL36,
			"MTU_MC84_RDBFL37"			 => MTU_MC84_RDBFL37,
			"MTU_MC84_RDBFL38"			 => MTU_MC84_RDBFL38,
			"MTU_MC84_RDBFL39"			 => MTU_MC84_RDBFL39,
			"MTU_MC84_RDBFL40"			 => MTU_MC84_RDBFL40,
			"MTU_MC84_RDBFL41"			 => MTU_MC84_RDBFL41,
			"MTU_MC84_RDBFL42"			 => MTU_MC84_RDBFL42,
			"MTU_MC84_RDBFL43"			 => MTU_MC84_RDBFL43,
			"MTU_MC8_MCONTROL"			 => MTU_MC8_MCONTROL,
			"MTU_MC84_RDBFL44"			 => MTU_MC84_RDBFL44,
			"MTU_MC84_RDBFL45"			 => MTU_MC84_RDBFL45,
			"MTU_MC84_RDBFL46"			 => MTU_MC84_RDBFL46,
			"MTU_MC84_RDBFL47"			 => MTU_MC84_RDBFL47,
			"MTU_MC84_RDBFL48"			 => MTU_MC84_RDBFL48,
			"MTU_MC84_RDBFL49"			 => MTU_MC84_RDBFL49,
			"MTU_MC84_RDBFL50"			 => MTU_MC84_RDBFL50,
			"MTU_MC84_RDBFL51"			 => MTU_MC84_RDBFL51,
			"MTU_MC84_RDBFL52"			 => MTU_MC84_RDBFL52,
			"MTU_MC84_RDBFL53"			 => MTU_MC84_RDBFL53,
			"MTU_MC8_MSTATUS"			 => MTU_MC8_MSTATUS,
			"MTU_MC84_RDBFL54"			 => MTU_MC84_RDBFL54,
			"MTU_MC84_RDBFL55"			 => MTU_MC84_RDBFL55,
			"MTU_MC84_RDBFL56"			 => MTU_MC84_RDBFL56,
			"MTU_MC84_RDBFL57"			 => MTU_MC84_RDBFL57,
			"MTU_MC84_RDBFL58"			 => MTU_MC84_RDBFL58,
			"MTU_MC84_RDBFL59"			 => MTU_MC84_RDBFL59,
			"MTU_MC84_RDBFL60"			 => MTU_MC84_RDBFL60,
			"MTU_MC84_RDBFL61"			 => MTU_MC84_RDBFL61,
			"MTU_MC84_RDBFL62"			 => MTU_MC84_RDBFL62,
			"MTU_MC84_RDBFL63"			 => MTU_MC84_RDBFL63,
			"MTU_MC8_RANGE"			 => MTU_MC8_RANGE,
			"MTU_MC84_RDBFL64"			 => MTU_MC84_RDBFL64,
			"MTU_MC84_RDBFL65"			 => MTU_MC84_RDBFL65,
			"MTU_MC84_RDBFL66"			 => MTU_MC84_RDBFL66,
			"MTU_MC84_ALMSRCS"			 => MTU_MC84_ALMSRCS,
			"MTU_MC84_FAULTSTS"			 => MTU_MC84_FAULTSTS,
			"MTU_MC84_ERRINFO0"			 => MTU_MC84_ERRINFO0,
			"MTU_MC84_ERRINFO1"			 => MTU_MC84_ERRINFO1,
			"MTU_MC84_ERRINFO2"			 => MTU_MC84_ERRINFO2,
			"MTU_MC84_ERRINFO3"			 => MTU_MC84_ERRINFO3,
			"MTU_MC84_ERRINFO4"			 => MTU_MC84_ERRINFO4,
			"MTU_MC8_REVID"			 => MTU_MC8_REVID,
			"MTU_MC85_CONFIG0"			 => MTU_MC85_CONFIG0,
			"MTU_MC85_CONFIG1"			 => MTU_MC85_CONFIG1,
			"MTU_MC85_MCONTROL"			 => MTU_MC85_MCONTROL,
			"MTU_MC85_MSTATUS"			 => MTU_MC85_MSTATUS,
			"MTU_MC85_RANGE"			 => MTU_MC85_RANGE,
			"MTU_MC85_REVID"			 => MTU_MC85_REVID,
			"MTU_MC85_ECCS"			 => MTU_MC85_ECCS,
			"MTU_MC85_ECCD"			 => MTU_MC85_ECCD,
			"MTU_MC85_ETRR0"			 => MTU_MC85_ETRR0,
			"MTU_MC85_ETRR1"			 => MTU_MC85_ETRR1,
			"MTU_MC8_ECCS"			 => MTU_MC8_ECCS,
			"MTU_MC85_ETRR2"			 => MTU_MC85_ETRR2,
			"MTU_MC85_ETRR3"			 => MTU_MC85_ETRR3,
			"MTU_MC85_ETRR4"			 => MTU_MC85_ETRR4,
			"MTU_MC85_RDBFL0"			 => MTU_MC85_RDBFL0,
			"MTU_MC85_RDBFL1"			 => MTU_MC85_RDBFL1,
			"MTU_MC85_RDBFL2"			 => MTU_MC85_RDBFL2,
			"MTU_MC85_RDBFL3"			 => MTU_MC85_RDBFL3,
			"MTU_MC85_RDBFL4"			 => MTU_MC85_RDBFL4,
			"MTU_MC85_RDBFL5"			 => MTU_MC85_RDBFL5,
			"MTU_MC85_RDBFL6"			 => MTU_MC85_RDBFL6,
			"MTU_MC8_ECCD"			 => MTU_MC8_ECCD,
			"MTU_MC85_RDBFL7"			 => MTU_MC85_RDBFL7,
			"MTU_MC85_RDBFL8"			 => MTU_MC85_RDBFL8,
			"MTU_MC85_RDBFL9"			 => MTU_MC85_RDBFL9,
			"MTU_MC85_RDBFL10"			 => MTU_MC85_RDBFL10,
			"MTU_MC85_RDBFL11"			 => MTU_MC85_RDBFL11,
			"MTU_MC85_RDBFL12"			 => MTU_MC85_RDBFL12,
			"MTU_MC85_RDBFL13"			 => MTU_MC85_RDBFL13,
			"MTU_MC85_RDBFL14"			 => MTU_MC85_RDBFL14,
			"MTU_MC85_RDBFL15"			 => MTU_MC85_RDBFL15,
			"MTU_MC85_RDBFL16"			 => MTU_MC85_RDBFL16,
			"MTU_MC8_ETRR0"			 => MTU_MC8_ETRR0,
			"MTU_MC0_RDBFL19"			 => MTU_MC0_RDBFL19,
			"MTU_MC85_RDBFL17"			 => MTU_MC85_RDBFL17,
			"MTU_MC85_RDBFL18"			 => MTU_MC85_RDBFL18,
			"MTU_MC85_RDBFL19"			 => MTU_MC85_RDBFL19,
			"MTU_MC85_RDBFL20"			 => MTU_MC85_RDBFL20,
			"MTU_MC85_RDBFL21"			 => MTU_MC85_RDBFL21,
			"MTU_MC85_RDBFL22"			 => MTU_MC85_RDBFL22,
			"MTU_MC85_RDBFL23"			 => MTU_MC85_RDBFL23,
			"MTU_MC85_RDBFL24"			 => MTU_MC85_RDBFL24,
			"MTU_MC85_RDBFL25"			 => MTU_MC85_RDBFL25,
			"MTU_MC85_RDBFL26"			 => MTU_MC85_RDBFL26,
			"MTU_MC8_ETRR1"			 => MTU_MC8_ETRR1,
			"MTU_MC85_RDBFL27"			 => MTU_MC85_RDBFL27,
			"MTU_MC85_RDBFL28"			 => MTU_MC85_RDBFL28,
			"MTU_MC85_RDBFL29"			 => MTU_MC85_RDBFL29,
			"MTU_MC85_RDBFL30"			 => MTU_MC85_RDBFL30,
			"MTU_MC85_RDBFL31"			 => MTU_MC85_RDBFL31,
			"MTU_MC85_RDBFL32"			 => MTU_MC85_RDBFL32,
			"MTU_MC85_RDBFL33"			 => MTU_MC85_RDBFL33,
			"MTU_MC85_RDBFL34"			 => MTU_MC85_RDBFL34,
			"MTU_MC85_RDBFL35"			 => MTU_MC85_RDBFL35,
			"MTU_MC85_RDBFL36"			 => MTU_MC85_RDBFL36,
			"MTU_MC8_ETRR2"			 => MTU_MC8_ETRR2,
			"MTU_MC85_RDBFL37"			 => MTU_MC85_RDBFL37,
			"MTU_MC85_RDBFL38"			 => MTU_MC85_RDBFL38,
			"MTU_MC85_RDBFL39"			 => MTU_MC85_RDBFL39,
			"MTU_MC85_RDBFL40"			 => MTU_MC85_RDBFL40,
			"MTU_MC85_RDBFL41"			 => MTU_MC85_RDBFL41,
			"MTU_MC85_RDBFL42"			 => MTU_MC85_RDBFL42,
			"MTU_MC85_RDBFL43"			 => MTU_MC85_RDBFL43,
			"MTU_MC85_RDBFL44"			 => MTU_MC85_RDBFL44,
			"MTU_MC85_RDBFL45"			 => MTU_MC85_RDBFL45,
			"MTU_MC85_RDBFL46"			 => MTU_MC85_RDBFL46,
			"MTU_MC8_ETRR3"			 => MTU_MC8_ETRR3,
			"MTU_MC85_RDBFL47"			 => MTU_MC85_RDBFL47,
			"MTU_MC85_RDBFL48"			 => MTU_MC85_RDBFL48,
			"MTU_MC85_RDBFL49"			 => MTU_MC85_RDBFL49,
			"MTU_MC85_RDBFL50"			 => MTU_MC85_RDBFL50,
			"MTU_MC85_RDBFL51"			 => MTU_MC85_RDBFL51,
			"MTU_MC85_RDBFL52"			 => MTU_MC85_RDBFL52,
			"MTU_MC85_RDBFL53"			 => MTU_MC85_RDBFL53,
			"MTU_MC85_RDBFL54"			 => MTU_MC85_RDBFL54,
			"MTU_MC85_RDBFL55"			 => MTU_MC85_RDBFL55,
			"MTU_MC85_RDBFL56"			 => MTU_MC85_RDBFL56,
			"MTU_MC8_ETRR4"			 => MTU_MC8_ETRR4,
			"MTU_MC85_RDBFL57"			 => MTU_MC85_RDBFL57,
			"MTU_MC85_RDBFL58"			 => MTU_MC85_RDBFL58,
			"MTU_MC85_RDBFL59"			 => MTU_MC85_RDBFL59,
			"MTU_MC85_RDBFL60"			 => MTU_MC85_RDBFL60,
			"MTU_MC85_RDBFL61"			 => MTU_MC85_RDBFL61,
			"MTU_MC85_RDBFL62"			 => MTU_MC85_RDBFL62,
			"MTU_MC85_RDBFL63"			 => MTU_MC85_RDBFL63,
			"MTU_MC85_RDBFL64"			 => MTU_MC85_RDBFL64,
			"MTU_MC85_RDBFL65"			 => MTU_MC85_RDBFL65,
			"MTU_MC85_RDBFL66"			 => MTU_MC85_RDBFL66,
			"MTU_MC8_RDBFL0"			 => MTU_MC8_RDBFL0,
			"MTU_MC85_ALMSRCS"			 => MTU_MC85_ALMSRCS,
			"MTU_MC85_FAULTSTS"			 => MTU_MC85_FAULTSTS,
			"MTU_MC85_ERRINFO0"			 => MTU_MC85_ERRINFO0,
			"MTU_MC85_ERRINFO1"			 => MTU_MC85_ERRINFO1,
			"MTU_MC85_ERRINFO2"			 => MTU_MC85_ERRINFO2,
			"MTU_MC85_ERRINFO3"			 => MTU_MC85_ERRINFO3,
			"MTU_MC85_ERRINFO4"			 => MTU_MC85_ERRINFO4,
			"MTU_MC86_CONFIG0"			 => MTU_MC86_CONFIG0,
			"MTU_MC86_CONFIG1"			 => MTU_MC86_CONFIG1,
			"MTU_MC86_MCONTROL"			 => MTU_MC86_MCONTROL,
			"MTU_MC8_RDBFL1"			 => MTU_MC8_RDBFL1,
			"MTU_MC86_MSTATUS"			 => MTU_MC86_MSTATUS,
			"MTU_MC86_RANGE"			 => MTU_MC86_RANGE,
			"MTU_MC86_REVID"			 => MTU_MC86_REVID,
			"MTU_MC86_ECCS"			 => MTU_MC86_ECCS,
			"MTU_MC86_ECCD"			 => MTU_MC86_ECCD,
			"MTU_MC86_ETRR0"			 => MTU_MC86_ETRR0,
			"MTU_MC86_ETRR1"			 => MTU_MC86_ETRR1,
			"MTU_MC86_ETRR2"			 => MTU_MC86_ETRR2,
			"MTU_MC86_ETRR3"			 => MTU_MC86_ETRR3,
			"MTU_MC86_ETRR4"			 => MTU_MC86_ETRR4,
			"MTU_MC8_RDBFL2"			 => MTU_MC8_RDBFL2,
			"MTU_MC86_RDBFL0"			 => MTU_MC86_RDBFL0,
			"MTU_MC86_RDBFL1"			 => MTU_MC86_RDBFL1,
			"MTU_MC86_RDBFL2"			 => MTU_MC86_RDBFL2,
			"MTU_MC86_RDBFL3"			 => MTU_MC86_RDBFL3,
			"MTU_MC86_RDBFL4"			 => MTU_MC86_RDBFL4,
			"MTU_MC86_RDBFL5"			 => MTU_MC86_RDBFL5,
			"MTU_MC86_RDBFL6"			 => MTU_MC86_RDBFL6,
			"MTU_MC86_RDBFL7"			 => MTU_MC86_RDBFL7,
			"MTU_MC86_RDBFL8"			 => MTU_MC86_RDBFL8,
			"MTU_MC86_RDBFL9"			 => MTU_MC86_RDBFL9,
			"MTU_MC8_RDBFL3"			 => MTU_MC8_RDBFL3,
			"MTU_MC86_RDBFL10"			 => MTU_MC86_RDBFL10,
			"MTU_MC86_RDBFL11"			 => MTU_MC86_RDBFL11,
			"MTU_MC86_RDBFL12"			 => MTU_MC86_RDBFL12,
			"MTU_MC86_RDBFL13"			 => MTU_MC86_RDBFL13,
			"MTU_MC86_RDBFL14"			 => MTU_MC86_RDBFL14,
			"MTU_MC86_RDBFL15"			 => MTU_MC86_RDBFL15,
			"MTU_MC86_RDBFL16"			 => MTU_MC86_RDBFL16,
			"MTU_MC86_RDBFL17"			 => MTU_MC86_RDBFL17,
			"MTU_MC86_RDBFL18"			 => MTU_MC86_RDBFL18,
			"MTU_MC86_RDBFL19"			 => MTU_MC86_RDBFL19,
			"MTU_MC8_RDBFL4"			 => MTU_MC8_RDBFL4,
			"MTU_MC86_RDBFL20"			 => MTU_MC86_RDBFL20,
			"MTU_MC86_RDBFL21"			 => MTU_MC86_RDBFL21,
			"MTU_MC86_RDBFL22"			 => MTU_MC86_RDBFL22,
			"MTU_MC86_RDBFL23"			 => MTU_MC86_RDBFL23,
			"MTU_MC86_RDBFL24"			 => MTU_MC86_RDBFL24,
			"MTU_MC86_RDBFL25"			 => MTU_MC86_RDBFL25,
			"MTU_MC86_RDBFL26"			 => MTU_MC86_RDBFL26,
			"MTU_MC86_RDBFL27"			 => MTU_MC86_RDBFL27,
			"MTU_MC86_RDBFL28"			 => MTU_MC86_RDBFL28,
			"MTU_MC86_RDBFL29"			 => MTU_MC86_RDBFL29,
			"MTU_MC8_RDBFL5"			 => MTU_MC8_RDBFL5,
			"MTU_MC0_RDBFL20"			 => MTU_MC0_RDBFL20,
			"MTU_MC86_RDBFL30"			 => MTU_MC86_RDBFL30,
			"MTU_MC86_RDBFL31"			 => MTU_MC86_RDBFL31,
			"MTU_MC86_RDBFL32"			 => MTU_MC86_RDBFL32,
			"MTU_MC86_RDBFL33"			 => MTU_MC86_RDBFL33,
			"MTU_MC86_RDBFL34"			 => MTU_MC86_RDBFL34,
			"MTU_MC86_RDBFL35"			 => MTU_MC86_RDBFL35,
			"MTU_MC86_RDBFL36"			 => MTU_MC86_RDBFL36,
			"MTU_MC86_RDBFL37"			 => MTU_MC86_RDBFL37,
			"MTU_MC86_RDBFL38"			 => MTU_MC86_RDBFL38,
			"MTU_MC86_RDBFL39"			 => MTU_MC86_RDBFL39,
			"MTU_MC8_RDBFL6"			 => MTU_MC8_RDBFL6,
			"MTU_MC86_RDBFL40"			 => MTU_MC86_RDBFL40,
			"MTU_MC86_RDBFL41"			 => MTU_MC86_RDBFL41,
			"MTU_MC86_RDBFL42"			 => MTU_MC86_RDBFL42,
			"MTU_MC86_RDBFL43"			 => MTU_MC86_RDBFL43,
			"MTU_MC86_RDBFL44"			 => MTU_MC86_RDBFL44,
			"MTU_MC86_RDBFL45"			 => MTU_MC86_RDBFL45,
			"MTU_MC86_RDBFL46"			 => MTU_MC86_RDBFL46,
			"MTU_MC86_RDBFL47"			 => MTU_MC86_RDBFL47,
			"MTU_MC86_RDBFL48"			 => MTU_MC86_RDBFL48,
			"MTU_MC86_RDBFL49"			 => MTU_MC86_RDBFL49,
			"MTU_MC8_RDBFL7"			 => MTU_MC8_RDBFL7,
			"MTU_MC86_RDBFL50"			 => MTU_MC86_RDBFL50,
			"MTU_MC86_RDBFL51"			 => MTU_MC86_RDBFL51,
			"MTU_MC86_RDBFL52"			 => MTU_MC86_RDBFL52,
			"MTU_MC86_RDBFL53"			 => MTU_MC86_RDBFL53,
			"MTU_MC86_RDBFL54"			 => MTU_MC86_RDBFL54,
			"MTU_MC86_RDBFL55"			 => MTU_MC86_RDBFL55,
			"MTU_MC86_RDBFL56"			 => MTU_MC86_RDBFL56,
			"MTU_MC86_RDBFL57"			 => MTU_MC86_RDBFL57,
			"MTU_MC86_RDBFL58"			 => MTU_MC86_RDBFL58,
			"MTU_MC86_RDBFL59"			 => MTU_MC86_RDBFL59,
			"MTU_MC8_RDBFL8"			 => MTU_MC8_RDBFL8,
			"MTU_MC86_RDBFL60"			 => MTU_MC86_RDBFL60,
			"MTU_MC86_RDBFL61"			 => MTU_MC86_RDBFL61,
			"MTU_MC86_RDBFL62"			 => MTU_MC86_RDBFL62,
			"MTU_MC86_RDBFL63"			 => MTU_MC86_RDBFL63,
			"MTU_MC86_RDBFL64"			 => MTU_MC86_RDBFL64,
			"MTU_MC86_RDBFL65"			 => MTU_MC86_RDBFL65,
			"MTU_MC86_RDBFL66"			 => MTU_MC86_RDBFL66,
			"MTU_MC86_ALMSRCS"			 => MTU_MC86_ALMSRCS,
			"MTU_MC86_FAULTSTS"			 => MTU_MC86_FAULTSTS,
			"MTU_MC86_ERRINFO0"			 => MTU_MC86_ERRINFO0,
			"MTU_MC8_RDBFL9"			 => MTU_MC8_RDBFL9,
			"MTU_MC86_ERRINFO1"			 => MTU_MC86_ERRINFO1,
			"MTU_MC86_ERRINFO2"			 => MTU_MC86_ERRINFO2,
			"MTU_MC86_ERRINFO3"			 => MTU_MC86_ERRINFO3,
			"MTU_MC86_ERRINFO4"			 => MTU_MC86_ERRINFO4,
			"MTU_MC87_CONFIG0"			 => MTU_MC87_CONFIG0,
			"MTU_MC87_CONFIG1"			 => MTU_MC87_CONFIG1,
			"MTU_MC87_MCONTROL"			 => MTU_MC87_MCONTROL,
			"MTU_MC87_MSTATUS"			 => MTU_MC87_MSTATUS,
			"MTU_MC87_RANGE"			 => MTU_MC87_RANGE,
			"MTU_MC87_REVID"			 => MTU_MC87_REVID,
			"MTU_MC8_RDBFL10"			 => MTU_MC8_RDBFL10,
			"MTU_MC87_ECCS"			 => MTU_MC87_ECCS,
			"MTU_MC87_ECCD"			 => MTU_MC87_ECCD,
			"MTU_MC87_ETRR0"			 => MTU_MC87_ETRR0,
			"MTU_MC87_ETRR1"			 => MTU_MC87_ETRR1,
			"MTU_MC87_ETRR2"			 => MTU_MC87_ETRR2,
			"MTU_MC87_ETRR3"			 => MTU_MC87_ETRR3,
			"MTU_MC87_ETRR4"			 => MTU_MC87_ETRR4,
			"MTU_MC87_RDBFL0"			 => MTU_MC87_RDBFL0,
			"MTU_MC87_RDBFL1"			 => MTU_MC87_RDBFL1,
			"MTU_MC87_RDBFL2"			 => MTU_MC87_RDBFL2,
			"MTU_MC8_RDBFL11"			 => MTU_MC8_RDBFL11,
			"MTU_MC87_RDBFL3"			 => MTU_MC87_RDBFL3,
			"MTU_MC87_RDBFL4"			 => MTU_MC87_RDBFL4,
			"MTU_MC87_RDBFL5"			 => MTU_MC87_RDBFL5,
			"MTU_MC87_RDBFL6"			 => MTU_MC87_RDBFL6,
			"MTU_MC87_RDBFL7"			 => MTU_MC87_RDBFL7,
			"MTU_MC87_RDBFL8"			 => MTU_MC87_RDBFL8,
			"MTU_MC87_RDBFL9"			 => MTU_MC87_RDBFL9,
			"MTU_MC87_RDBFL10"			 => MTU_MC87_RDBFL10,
			"MTU_MC87_RDBFL11"			 => MTU_MC87_RDBFL11,
			"MTU_MC87_RDBFL12"			 => MTU_MC87_RDBFL12,
			"MTU_MC8_RDBFL12"			 => MTU_MC8_RDBFL12,
			"MTU_MC87_RDBFL13"			 => MTU_MC87_RDBFL13,
			"MTU_MC87_RDBFL14"			 => MTU_MC87_RDBFL14,
			"MTU_MC87_RDBFL15"			 => MTU_MC87_RDBFL15,
			"MTU_MC87_RDBFL16"			 => MTU_MC87_RDBFL16,
			"MTU_MC87_RDBFL17"			 => MTU_MC87_RDBFL17,
			"MTU_MC87_RDBFL18"			 => MTU_MC87_RDBFL18,
			"MTU_MC87_RDBFL19"			 => MTU_MC87_RDBFL19,
			"MTU_MC87_RDBFL20"			 => MTU_MC87_RDBFL20,
			"MTU_MC87_RDBFL21"			 => MTU_MC87_RDBFL21,
			"MTU_MC87_RDBFL22"			 => MTU_MC87_RDBFL22,
			"MTU_MC8_RDBFL13"			 => MTU_MC8_RDBFL13,
			"MTU_MC87_RDBFL23"			 => MTU_MC87_RDBFL23,
			"MTU_MC87_RDBFL24"			 => MTU_MC87_RDBFL24,
			"MTU_MC87_RDBFL25"			 => MTU_MC87_RDBFL25,
			"MTU_MC87_RDBFL26"			 => MTU_MC87_RDBFL26,
			"MTU_MC87_RDBFL27"			 => MTU_MC87_RDBFL27,
			"MTU_MC87_RDBFL28"			 => MTU_MC87_RDBFL28,
			"MTU_MC87_RDBFL29"			 => MTU_MC87_RDBFL29,
			"MTU_MC87_RDBFL30"			 => MTU_MC87_RDBFL30,
			"MTU_MC87_RDBFL31"			 => MTU_MC87_RDBFL31,
			"MTU_MC87_RDBFL32"			 => MTU_MC87_RDBFL32,
			"MTU_MC8_RDBFL14"			 => MTU_MC8_RDBFL14,
			"MTU_MC87_RDBFL33"			 => MTU_MC87_RDBFL33,
			"MTU_MC87_RDBFL34"			 => MTU_MC87_RDBFL34,
			"MTU_MC87_RDBFL35"			 => MTU_MC87_RDBFL35,
			"MTU_MC87_RDBFL36"			 => MTU_MC87_RDBFL36,
			"MTU_MC87_RDBFL37"			 => MTU_MC87_RDBFL37,
			"MTU_MC87_RDBFL38"			 => MTU_MC87_RDBFL38,
			"MTU_MC87_RDBFL39"			 => MTU_MC87_RDBFL39,
			"MTU_MC87_RDBFL40"			 => MTU_MC87_RDBFL40,
			"MTU_MC87_RDBFL41"			 => MTU_MC87_RDBFL41,
			"MTU_MC87_RDBFL42"			 => MTU_MC87_RDBFL42,
			"MTU_MC8_RDBFL15"			 => MTU_MC8_RDBFL15,
			"MTU_MC0_RDBFL21"			 => MTU_MC0_RDBFL21,
			"MTU_MC87_RDBFL43"			 => MTU_MC87_RDBFL43,
			"MTU_MC87_RDBFL44"			 => MTU_MC87_RDBFL44,
			"MTU_MC87_RDBFL45"			 => MTU_MC87_RDBFL45,
			"MTU_MC87_RDBFL46"			 => MTU_MC87_RDBFL46,
			"MTU_MC87_RDBFL47"			 => MTU_MC87_RDBFL47,
			"MTU_MC87_RDBFL48"			 => MTU_MC87_RDBFL48,
			"MTU_MC87_RDBFL49"			 => MTU_MC87_RDBFL49,
			"MTU_MC87_RDBFL50"			 => MTU_MC87_RDBFL50,
			"MTU_MC87_RDBFL51"			 => MTU_MC87_RDBFL51,
			"MTU_MC87_RDBFL52"			 => MTU_MC87_RDBFL52,
			"MTU_MC8_RDBFL16"			 => MTU_MC8_RDBFL16,
			"MTU_MC87_RDBFL53"			 => MTU_MC87_RDBFL53,
			"MTU_MC87_RDBFL54"			 => MTU_MC87_RDBFL54,
			"MTU_MC87_RDBFL55"			 => MTU_MC87_RDBFL55,
			"MTU_MC87_RDBFL56"			 => MTU_MC87_RDBFL56,
			"MTU_MC87_RDBFL57"			 => MTU_MC87_RDBFL57,
			"MTU_MC87_RDBFL58"			 => MTU_MC87_RDBFL58,
			"MTU_MC87_RDBFL59"			 => MTU_MC87_RDBFL59,
			"MTU_MC87_RDBFL60"			 => MTU_MC87_RDBFL60,
			"MTU_MC87_RDBFL61"			 => MTU_MC87_RDBFL61,
			"MTU_MC87_RDBFL62"			 => MTU_MC87_RDBFL62,
			"MTU_MC8_RDBFL17"			 => MTU_MC8_RDBFL17,
			"MTU_MC87_RDBFL63"			 => MTU_MC87_RDBFL63,
			"MTU_MC87_RDBFL64"			 => MTU_MC87_RDBFL64,
			"MTU_MC87_RDBFL65"			 => MTU_MC87_RDBFL65,
			"MTU_MC87_RDBFL66"			 => MTU_MC87_RDBFL66,
			"MTU_MC87_ALMSRCS"			 => MTU_MC87_ALMSRCS,
			"MTU_MC87_FAULTSTS"			 => MTU_MC87_FAULTSTS,
			"MTU_MC87_ERRINFO0"			 => MTU_MC87_ERRINFO0,
			"MTU_MC87_ERRINFO1"			 => MTU_MC87_ERRINFO1,
			"MTU_MC87_ERRINFO2"			 => MTU_MC87_ERRINFO2,
			"MTU_MC87_ERRINFO3"			 => MTU_MC87_ERRINFO3,
			"MTU_MC8_RDBFL18"			 => MTU_MC8_RDBFL18,
			"MTU_MC87_ERRINFO4"			 => MTU_MC87_ERRINFO4,
			"MTU_MC88_CONFIG0"			 => MTU_MC88_CONFIG0,
			"MTU_MC88_CONFIG1"			 => MTU_MC88_CONFIG1,
			"MTU_MC88_MCONTROL"			 => MTU_MC88_MCONTROL,
			"MTU_MC88_MSTATUS"			 => MTU_MC88_MSTATUS,
			"MTU_MC88_RANGE"			 => MTU_MC88_RANGE,
			"MTU_MC88_REVID"			 => MTU_MC88_REVID,
			"MTU_MC88_ECCS"			 => MTU_MC88_ECCS,
			"MTU_MC88_ECCD"			 => MTU_MC88_ECCD,
			"MTU_MC88_ETRR0"			 => MTU_MC88_ETRR0,
			"MTU_MC8_RDBFL19"			 => MTU_MC8_RDBFL19,
			"MTU_MC88_ETRR1"			 => MTU_MC88_ETRR1,
			"MTU_MC88_ETRR2"			 => MTU_MC88_ETRR2,
			"MTU_MC88_ETRR3"			 => MTU_MC88_ETRR3,
			"MTU_MC88_ETRR4"			 => MTU_MC88_ETRR4,
			"MTU_MC88_RDBFL0"			 => MTU_MC88_RDBFL0,
			"MTU_MC88_RDBFL1"			 => MTU_MC88_RDBFL1,
			"MTU_MC88_RDBFL2"			 => MTU_MC88_RDBFL2,
			"MTU_MC88_RDBFL3"			 => MTU_MC88_RDBFL3,
			"MTU_MC88_RDBFL4"			 => MTU_MC88_RDBFL4,
			"MTU_MC88_RDBFL5"			 => MTU_MC88_RDBFL5,
			"MTU_MC8_RDBFL20"			 => MTU_MC8_RDBFL20,
			"MTU_MC88_RDBFL6"			 => MTU_MC88_RDBFL6,
			"MTU_MC88_RDBFL7"			 => MTU_MC88_RDBFL7,
			"MTU_MC88_RDBFL8"			 => MTU_MC88_RDBFL8,
			"MTU_MC88_RDBFL9"			 => MTU_MC88_RDBFL9,
			"MTU_MC88_RDBFL10"			 => MTU_MC88_RDBFL10,
			"MTU_MC88_RDBFL11"			 => MTU_MC88_RDBFL11,
			"MTU_MC88_RDBFL12"			 => MTU_MC88_RDBFL12,
			"MTU_MC88_RDBFL13"			 => MTU_MC88_RDBFL13,
			"MTU_MC88_RDBFL14"			 => MTU_MC88_RDBFL14,
			"MTU_MC88_RDBFL15"			 => MTU_MC88_RDBFL15,
			"MTU_MC8_RDBFL21"			 => MTU_MC8_RDBFL21,
			"MTU_MC88_RDBFL16"			 => MTU_MC88_RDBFL16,
			"MTU_MC88_RDBFL17"			 => MTU_MC88_RDBFL17,
			"MTU_MC88_RDBFL18"			 => MTU_MC88_RDBFL18,
			"MTU_MC88_RDBFL19"			 => MTU_MC88_RDBFL19,
			"MTU_MC88_RDBFL20"			 => MTU_MC88_RDBFL20,
			"MTU_MC88_RDBFL21"			 => MTU_MC88_RDBFL21,
			"MTU_MC88_RDBFL22"			 => MTU_MC88_RDBFL22,
			"MTU_MC88_RDBFL23"			 => MTU_MC88_RDBFL23,
			"MTU_MC88_RDBFL24"			 => MTU_MC88_RDBFL24,
			"MTU_MC88_RDBFL25"			 => MTU_MC88_RDBFL25,
			"MTU_MC8_RDBFL22"			 => MTU_MC8_RDBFL22,
			"MTU_MC88_RDBFL26"			 => MTU_MC88_RDBFL26,
			"MTU_MC88_RDBFL27"			 => MTU_MC88_RDBFL27,
			"MTU_MC88_RDBFL28"			 => MTU_MC88_RDBFL28,
			"MTU_MC88_RDBFL29"			 => MTU_MC88_RDBFL29,
			"MTU_MC88_RDBFL30"			 => MTU_MC88_RDBFL30,
			"MTU_MC88_RDBFL31"			 => MTU_MC88_RDBFL31,
			"MTU_MC88_RDBFL32"			 => MTU_MC88_RDBFL32,
			"MTU_MC88_RDBFL33"			 => MTU_MC88_RDBFL33,
			"MTU_MC88_RDBFL34"			 => MTU_MC88_RDBFL34,
			"MTU_MC88_RDBFL35"			 => MTU_MC88_RDBFL35,
			"MTU_MC8_RDBFL23"			 => MTU_MC8_RDBFL23,
			"MTU_MC88_RDBFL36"			 => MTU_MC88_RDBFL36,
			"MTU_MC88_RDBFL37"			 => MTU_MC88_RDBFL37,
			"MTU_MC88_RDBFL38"			 => MTU_MC88_RDBFL38,
			"MTU_MC88_RDBFL39"			 => MTU_MC88_RDBFL39,
			"MTU_MC88_RDBFL40"			 => MTU_MC88_RDBFL40,
			"MTU_MC88_RDBFL41"			 => MTU_MC88_RDBFL41,
			"MTU_MC88_RDBFL42"			 => MTU_MC88_RDBFL42,
			"MTU_MC88_RDBFL43"			 => MTU_MC88_RDBFL43,
			"MTU_MC88_RDBFL44"			 => MTU_MC88_RDBFL44,
			"MTU_MC88_RDBFL45"			 => MTU_MC88_RDBFL45,
			"MTU_MC8_RDBFL24"			 => MTU_MC8_RDBFL24,
			"MTU_MC88_RDBFL46"			 => MTU_MC88_RDBFL46,
			"MTU_MC88_RDBFL47"			 => MTU_MC88_RDBFL47,
			"MTU_MC88_RDBFL48"			 => MTU_MC88_RDBFL48,
			"MTU_MC88_RDBFL49"			 => MTU_MC88_RDBFL49,
			"MTU_MC88_RDBFL50"			 => MTU_MC88_RDBFL50,
			"MTU_MC88_RDBFL51"			 => MTU_MC88_RDBFL51,
			"MTU_MC88_RDBFL52"			 => MTU_MC88_RDBFL52,
			"MTU_MC88_RDBFL53"			 => MTU_MC88_RDBFL53,
			"MTU_MC88_RDBFL54"			 => MTU_MC88_RDBFL54,
			"MTU_MC88_RDBFL55"			 => MTU_MC88_RDBFL55,
			"MTU_MC8_RDBFL25"			 => MTU_MC8_RDBFL25,
			"MTU_MC0_RDBFL22"			 => MTU_MC0_RDBFL22,
			"MTU_MC88_RDBFL56"			 => MTU_MC88_RDBFL56,
			"MTU_MC88_RDBFL57"			 => MTU_MC88_RDBFL57,
			"MTU_MC88_RDBFL58"			 => MTU_MC88_RDBFL58,
			"MTU_MC88_RDBFL59"			 => MTU_MC88_RDBFL59,
			"MTU_MC88_RDBFL60"			 => MTU_MC88_RDBFL60,
			"MTU_MC88_RDBFL61"			 => MTU_MC88_RDBFL61,
			"MTU_MC88_RDBFL62"			 => MTU_MC88_RDBFL62,
			"MTU_MC88_RDBFL63"			 => MTU_MC88_RDBFL63,
			"MTU_MC88_RDBFL64"			 => MTU_MC88_RDBFL64,
			"MTU_MC88_RDBFL65"			 => MTU_MC88_RDBFL65,
			"MTU_MC8_RDBFL26"			 => MTU_MC8_RDBFL26,
			"MTU_MC88_RDBFL66"			 => MTU_MC88_RDBFL66,
			"MTU_MC88_ALMSRCS"			 => MTU_MC88_ALMSRCS,
			"MTU_MC88_FAULTSTS"			 => MTU_MC88_FAULTSTS,
			"MTU_MC88_ERRINFO0"			 => MTU_MC88_ERRINFO0,
			"MTU_MC88_ERRINFO1"			 => MTU_MC88_ERRINFO1,
			"MTU_MC88_ERRINFO2"			 => MTU_MC88_ERRINFO2,
			"MTU_MC88_ERRINFO3"			 => MTU_MC88_ERRINFO3,
			"MTU_MC88_ERRINFO4"			 => MTU_MC88_ERRINFO4,
			"MTU_MC89_CONFIG0"			 => MTU_MC89_CONFIG0,
			"MTU_MC89_CONFIG1"			 => MTU_MC89_CONFIG1,
			"MTU_MC8_RDBFL27"			 => MTU_MC8_RDBFL27,
			"MTU_MC89_MCONTROL"			 => MTU_MC89_MCONTROL,
			"MTU_MC89_MSTATUS"			 => MTU_MC89_MSTATUS,
			"MTU_MC89_RANGE"			 => MTU_MC89_RANGE,
			"MTU_MC89_REVID"			 => MTU_MC89_REVID,
			"MTU_MC89_ECCS"			 => MTU_MC89_ECCS,
			"MTU_MC89_ECCD"			 => MTU_MC89_ECCD,
			"MTU_MC89_ETRR0"			 => MTU_MC89_ETRR0,
			"MTU_MC89_ETRR1"			 => MTU_MC89_ETRR1,
			"MTU_MC89_ETRR2"			 => MTU_MC89_ETRR2,
			"MTU_MC89_ETRR3"			 => MTU_MC89_ETRR3,
			"MTU_MC8_RDBFL28"			 => MTU_MC8_RDBFL28,
			"MTU_MC89_ETRR4"			 => MTU_MC89_ETRR4,
			"MTU_MC89_RDBFL0"			 => MTU_MC89_RDBFL0,
			"MTU_MC89_RDBFL1"			 => MTU_MC89_RDBFL1,
			"MTU_MC89_RDBFL2"			 => MTU_MC89_RDBFL2,
			"MTU_MC89_RDBFL3"			 => MTU_MC89_RDBFL3,
			"MTU_MC89_RDBFL4"			 => MTU_MC89_RDBFL4,
			"MTU_MC89_RDBFL5"			 => MTU_MC89_RDBFL5,
			"MTU_MC89_RDBFL6"			 => MTU_MC89_RDBFL6,
			"MTU_MC89_RDBFL7"			 => MTU_MC89_RDBFL7,
			"MTU_MC89_RDBFL8"			 => MTU_MC89_RDBFL8,
			"MTU_MC8_RDBFL29"			 => MTU_MC8_RDBFL29,
			"MTU_MC89_RDBFL9"			 => MTU_MC89_RDBFL9,
			"MTU_MC89_RDBFL10"			 => MTU_MC89_RDBFL10,
			"MTU_MC89_RDBFL11"			 => MTU_MC89_RDBFL11,
			"MTU_MC89_RDBFL12"			 => MTU_MC89_RDBFL12,
			"MTU_MC89_RDBFL13"			 => MTU_MC89_RDBFL13,
			"MTU_MC89_RDBFL14"			 => MTU_MC89_RDBFL14,
			"MTU_MC89_RDBFL15"			 => MTU_MC89_RDBFL15,
			"MTU_MC89_RDBFL16"			 => MTU_MC89_RDBFL16,
			"MTU_MC89_RDBFL17"			 => MTU_MC89_RDBFL17,
			"MTU_MC89_RDBFL18"			 => MTU_MC89_RDBFL18,
			"MTU_MC8_RDBFL30"			 => MTU_MC8_RDBFL30,
			"MTU_MC89_RDBFL19"			 => MTU_MC89_RDBFL19,
			"MTU_MC89_RDBFL20"			 => MTU_MC89_RDBFL20,
			"MTU_MC89_RDBFL21"			 => MTU_MC89_RDBFL21,
			"MTU_MC89_RDBFL22"			 => MTU_MC89_RDBFL22,
			"MTU_MC89_RDBFL23"			 => MTU_MC89_RDBFL23,
			"MTU_MC89_RDBFL24"			 => MTU_MC89_RDBFL24,
			"MTU_MC89_RDBFL25"			 => MTU_MC89_RDBFL25,
			"MTU_MC89_RDBFL26"			 => MTU_MC89_RDBFL26,
			"MTU_MC89_RDBFL27"			 => MTU_MC89_RDBFL27,
			"MTU_MC89_RDBFL28"			 => MTU_MC89_RDBFL28,
			"MTU_MC8_RDBFL31"			 => MTU_MC8_RDBFL31,
			"MTU_MC89_RDBFL29"			 => MTU_MC89_RDBFL29,
			"MTU_MC89_RDBFL30"			 => MTU_MC89_RDBFL30,
			"MTU_MC89_RDBFL31"			 => MTU_MC89_RDBFL31,
			"MTU_MC89_RDBFL32"			 => MTU_MC89_RDBFL32,
			"MTU_MC89_RDBFL33"			 => MTU_MC89_RDBFL33,
			"MTU_MC89_RDBFL34"			 => MTU_MC89_RDBFL34,
			"MTU_MC89_RDBFL35"			 => MTU_MC89_RDBFL35,
			"MTU_MC89_RDBFL36"			 => MTU_MC89_RDBFL36,
			"MTU_MC89_RDBFL37"			 => MTU_MC89_RDBFL37,
			"MTU_MC89_RDBFL38"			 => MTU_MC89_RDBFL38,
			"MTU_MC8_RDBFL32"			 => MTU_MC8_RDBFL32,
			"MTU_MC89_RDBFL39"			 => MTU_MC89_RDBFL39,
			"MTU_MC89_RDBFL40"			 => MTU_MC89_RDBFL40,
			"MTU_MC89_RDBFL41"			 => MTU_MC89_RDBFL41,
			"MTU_MC89_RDBFL42"			 => MTU_MC89_RDBFL42,
			"MTU_MC89_RDBFL43"			 => MTU_MC89_RDBFL43,
			"MTU_MC89_RDBFL44"			 => MTU_MC89_RDBFL44,
			"MTU_MC89_RDBFL45"			 => MTU_MC89_RDBFL45,
			"MTU_MC89_RDBFL46"			 => MTU_MC89_RDBFL46,
			"MTU_MC89_RDBFL47"			 => MTU_MC89_RDBFL47,
			"MTU_MC89_RDBFL48"			 => MTU_MC89_RDBFL48,
			"MTU_MC8_RDBFL33"			 => MTU_MC8_RDBFL33,
			"MTU_MC89_RDBFL49"			 => MTU_MC89_RDBFL49,
			"MTU_MC89_RDBFL50"			 => MTU_MC89_RDBFL50,
			"MTU_MC89_RDBFL51"			 => MTU_MC89_RDBFL51,
			"MTU_MC89_RDBFL52"			 => MTU_MC89_RDBFL52,
			"MTU_MC89_RDBFL53"			 => MTU_MC89_RDBFL53,
			"MTU_MC89_RDBFL54"			 => MTU_MC89_RDBFL54,
			"MTU_MC89_RDBFL55"			 => MTU_MC89_RDBFL55,
			"MTU_MC89_RDBFL56"			 => MTU_MC89_RDBFL56,
			"MTU_MC89_RDBFL57"			 => MTU_MC89_RDBFL57,
			"MTU_MC89_RDBFL58"			 => MTU_MC89_RDBFL58,
			"MTU_MC8_RDBFL34"			 => MTU_MC8_RDBFL34,
			"MTU_MC89_RDBFL59"			 => MTU_MC89_RDBFL59,
			"MTU_MC89_RDBFL60"			 => MTU_MC89_RDBFL60,
			"MTU_MC89_RDBFL61"			 => MTU_MC89_RDBFL61,
			"MTU_MC89_RDBFL62"			 => MTU_MC89_RDBFL62,
			"MTU_MC89_RDBFL63"			 => MTU_MC89_RDBFL63,
			"MTU_MC89_RDBFL64"			 => MTU_MC89_RDBFL64,
			"MTU_MC89_RDBFL65"			 => MTU_MC89_RDBFL65,
			"MTU_MC89_RDBFL66"			 => MTU_MC89_RDBFL66,
			"MTU_MC89_ALMSRCS"			 => MTU_MC89_ALMSRCS,
			"MTU_MC89_FAULTSTS"			 => MTU_MC89_FAULTSTS,
			"MTU_MC8_RDBFL35"			 => MTU_MC8_RDBFL35,
			"MTU_MC0_RDBFL23"			 => MTU_MC0_RDBFL23,
			"MTU_MC89_ERRINFO0"			 => MTU_MC89_ERRINFO0,
			"MTU_MC89_ERRINFO1"			 => MTU_MC89_ERRINFO1,
			"MTU_MC89_ERRINFO2"			 => MTU_MC89_ERRINFO2,
			"MTU_MC89_ERRINFO3"			 => MTU_MC89_ERRINFO3,
			"MTU_MC89_ERRINFO4"			 => MTU_MC89_ERRINFO4,
			"MTU_MC90_CONFIG0"			 => MTU_MC90_CONFIG0,
			"MTU_MC90_CONFIG1"			 => MTU_MC90_CONFIG1,
			"MTU_MC90_MCONTROL"			 => MTU_MC90_MCONTROL,
			"MTU_MC90_MSTATUS"			 => MTU_MC90_MSTATUS,
			"MTU_MC90_RANGE"			 => MTU_MC90_RANGE,
			"MTU_MC8_RDBFL36"			 => MTU_MC8_RDBFL36,
			"MTU_MC90_REVID"			 => MTU_MC90_REVID,
			"MTU_MC90_ECCS"			 => MTU_MC90_ECCS,
			"MTU_MC90_ECCD"			 => MTU_MC90_ECCD,
			"MTU_MC90_ETRR0"			 => MTU_MC90_ETRR0,
			"MTU_MC90_ETRR1"			 => MTU_MC90_ETRR1,
			"MTU_MC90_ETRR2"			 => MTU_MC90_ETRR2,
			"MTU_MC90_ETRR3"			 => MTU_MC90_ETRR3,
			"MTU_MC90_ETRR4"			 => MTU_MC90_ETRR4,
			"MTU_MC90_RDBFL0"			 => MTU_MC90_RDBFL0,
			"MTU_MC90_RDBFL1"			 => MTU_MC90_RDBFL1,
			"MTU_MC8_RDBFL37"			 => MTU_MC8_RDBFL37,
			"MTU_MC90_RDBFL2"			 => MTU_MC90_RDBFL2,
			"MTU_MC90_RDBFL3"			 => MTU_MC90_RDBFL3,
			"MTU_MC90_RDBFL4"			 => MTU_MC90_RDBFL4,
			"MTU_MC90_RDBFL5"			 => MTU_MC90_RDBFL5,
			"MTU_MC90_RDBFL6"			 => MTU_MC90_RDBFL6,
			"MTU_MC90_RDBFL7"			 => MTU_MC90_RDBFL7,
			"MTU_MC90_RDBFL8"			 => MTU_MC90_RDBFL8,
			"MTU_MC90_RDBFL9"			 => MTU_MC90_RDBFL9,
			"MTU_MC90_RDBFL10"			 => MTU_MC90_RDBFL10,
			"MTU_MC90_RDBFL11"			 => MTU_MC90_RDBFL11,
			"MTU_MC8_RDBFL38"			 => MTU_MC8_RDBFL38,
			"MTU_MC90_RDBFL12"			 => MTU_MC90_RDBFL12,
			"MTU_MC90_RDBFL13"			 => MTU_MC90_RDBFL13,
			"MTU_MC90_RDBFL14"			 => MTU_MC90_RDBFL14,
			"MTU_MC90_RDBFL15"			 => MTU_MC90_RDBFL15,
			"MTU_MC90_RDBFL16"			 => MTU_MC90_RDBFL16,
			"MTU_MC90_RDBFL17"			 => MTU_MC90_RDBFL17,
			"MTU_MC90_RDBFL18"			 => MTU_MC90_RDBFL18,
			"MTU_MC90_RDBFL19"			 => MTU_MC90_RDBFL19,
			"MTU_MC90_RDBFL20"			 => MTU_MC90_RDBFL20,
			"MTU_MC90_RDBFL21"			 => MTU_MC90_RDBFL21,
			"MTU_MC8_RDBFL39"			 => MTU_MC8_RDBFL39,
			"MTU_MC90_RDBFL22"			 => MTU_MC90_RDBFL22,
			"MTU_MC90_RDBFL23"			 => MTU_MC90_RDBFL23,
			"MTU_MC90_RDBFL24"			 => MTU_MC90_RDBFL24,
			"MTU_MC90_RDBFL25"			 => MTU_MC90_RDBFL25,
			"MTU_MC90_RDBFL26"			 => MTU_MC90_RDBFL26,
			"MTU_MC90_RDBFL27"			 => MTU_MC90_RDBFL27,
			"MTU_MC90_RDBFL28"			 => MTU_MC90_RDBFL28,
			"MTU_MC90_RDBFL29"			 => MTU_MC90_RDBFL29,
			"MTU_MC90_RDBFL30"			 => MTU_MC90_RDBFL30,
			"MTU_MC90_RDBFL31"			 => MTU_MC90_RDBFL31,
			"MTU_MC8_RDBFL40"			 => MTU_MC8_RDBFL40,
			"MTU_MC90_RDBFL32"			 => MTU_MC90_RDBFL32,
			"MTU_MC90_RDBFL33"			 => MTU_MC90_RDBFL33,
			"MTU_MC90_RDBFL34"			 => MTU_MC90_RDBFL34,
			"MTU_MC90_RDBFL35"			 => MTU_MC90_RDBFL35,
			"MTU_MC90_RDBFL36"			 => MTU_MC90_RDBFL36,
			"MTU_MC90_RDBFL37"			 => MTU_MC90_RDBFL37,
			"MTU_MC90_RDBFL38"			 => MTU_MC90_RDBFL38,
			"MTU_MC90_RDBFL39"			 => MTU_MC90_RDBFL39,
			"MTU_MC90_RDBFL40"			 => MTU_MC90_RDBFL40,
			"MTU_MC90_RDBFL41"			 => MTU_MC90_RDBFL41,
			"MTU_MC8_RDBFL41"			 => MTU_MC8_RDBFL41,
			"MTU_MC90_RDBFL42"			 => MTU_MC90_RDBFL42,
			"MTU_MC90_RDBFL43"			 => MTU_MC90_RDBFL43,
			"MTU_MC90_RDBFL44"			 => MTU_MC90_RDBFL44,
			"MTU_MC90_RDBFL45"			 => MTU_MC90_RDBFL45,
			"MTU_MC90_RDBFL46"			 => MTU_MC90_RDBFL46,
			"MTU_MC90_RDBFL47"			 => MTU_MC90_RDBFL47,
			"MTU_MC90_RDBFL48"			 => MTU_MC90_RDBFL48,
			"MTU_MC90_RDBFL49"			 => MTU_MC90_RDBFL49,
			"MTU_MC90_RDBFL50"			 => MTU_MC90_RDBFL50,
			"MTU_MC90_RDBFL51"			 => MTU_MC90_RDBFL51,
			"MTU_MC8_RDBFL42"			 => MTU_MC8_RDBFL42,
			"MTU_MC90_RDBFL52"			 => MTU_MC90_RDBFL52,
			"MTU_MC90_RDBFL53"			 => MTU_MC90_RDBFL53,
			"MTU_MC90_RDBFL54"			 => MTU_MC90_RDBFL54,
			"MTU_MC90_RDBFL55"			 => MTU_MC90_RDBFL55,
			"MTU_MC90_RDBFL56"			 => MTU_MC90_RDBFL56,
			"MTU_MC90_RDBFL57"			 => MTU_MC90_RDBFL57,
			"MTU_MC90_RDBFL58"			 => MTU_MC90_RDBFL58,
			"MTU_MC90_RDBFL59"			 => MTU_MC90_RDBFL59,
			"MTU_MC90_RDBFL60"			 => MTU_MC90_RDBFL60,
			"MTU_MC90_RDBFL61"			 => MTU_MC90_RDBFL61,
			"MTU_MC8_RDBFL43"			 => MTU_MC8_RDBFL43,
			"MTU_MC90_RDBFL62"			 => MTU_MC90_RDBFL62,
			"MTU_MC90_RDBFL63"			 => MTU_MC90_RDBFL63,
			"MTU_MC90_RDBFL64"			 => MTU_MC90_RDBFL64,
			"MTU_MC90_RDBFL65"			 => MTU_MC90_RDBFL65,
			"MTU_MC90_RDBFL66"			 => MTU_MC90_RDBFL66,
			"MTU_MC90_ALMSRCS"			 => MTU_MC90_ALMSRCS,
			"MTU_MC90_FAULTSTS"			 => MTU_MC90_FAULTSTS,
			"MTU_MC90_ERRINFO0"			 => MTU_MC90_ERRINFO0,
			"MTU_MC90_ERRINFO1"			 => MTU_MC90_ERRINFO1,
			"MTU_MC90_ERRINFO2"			 => MTU_MC90_ERRINFO2,
			"MTU_MC8_RDBFL44"			 => MTU_MC8_RDBFL44,
			"MTU_MC90_ERRINFO3"			 => MTU_MC90_ERRINFO3,
			"MTU_MC90_ERRINFO4"			 => MTU_MC90_ERRINFO4,
			"MTU_MC91_CONFIG0"			 => MTU_MC91_CONFIG0,
			"MTU_MC91_CONFIG1"			 => MTU_MC91_CONFIG1,
			"MTU_MC91_MCONTROL"			 => MTU_MC91_MCONTROL,
			"MTU_MC91_MSTATUS"			 => MTU_MC91_MSTATUS,
			"MTU_MC91_RANGE"			 => MTU_MC91_RANGE,
			"MTU_MC91_REVID"			 => MTU_MC91_REVID,
			"MTU_MC91_ECCS"			 => MTU_MC91_ECCS,
			"MTU_MC91_ECCD"			 => MTU_MC91_ECCD,
			"MTU_MC8_RDBFL45"			 => MTU_MC8_RDBFL45,
			"MTU_MC0_RDBFL24"			 => MTU_MC0_RDBFL24,
			"MTU_MC91_ETRR0"			 => MTU_MC91_ETRR0,
			"MTU_MC91_ETRR1"			 => MTU_MC91_ETRR1,
			"MTU_MC91_ETRR2"			 => MTU_MC91_ETRR2,
			"MTU_MC91_ETRR3"			 => MTU_MC91_ETRR3,
			"MTU_MC91_ETRR4"			 => MTU_MC91_ETRR4,
			"MTU_MC91_RDBFL0"			 => MTU_MC91_RDBFL0,
			"MTU_MC91_RDBFL1"			 => MTU_MC91_RDBFL1,
			"MTU_MC91_RDBFL2"			 => MTU_MC91_RDBFL2,
			"MTU_MC91_RDBFL3"			 => MTU_MC91_RDBFL3,
			"MTU_MC91_RDBFL4"			 => MTU_MC91_RDBFL4,
			"MTU_MC8_RDBFL46"			 => MTU_MC8_RDBFL46,
			"MTU_MC91_RDBFL5"			 => MTU_MC91_RDBFL5,
			"MTU_MC91_RDBFL6"			 => MTU_MC91_RDBFL6,
			"MTU_MC91_RDBFL7"			 => MTU_MC91_RDBFL7,
			"MTU_MC91_RDBFL8"			 => MTU_MC91_RDBFL8,
			"MTU_MC91_RDBFL9"			 => MTU_MC91_RDBFL9,
			"MTU_MC91_RDBFL10"			 => MTU_MC91_RDBFL10,
			"MTU_MC91_RDBFL11"			 => MTU_MC91_RDBFL11,
			"MTU_MC91_RDBFL12"			 => MTU_MC91_RDBFL12,
			"MTU_MC91_RDBFL13"			 => MTU_MC91_RDBFL13,
			"MTU_MC91_RDBFL14"			 => MTU_MC91_RDBFL14,
			"MTU_MC8_RDBFL47"			 => MTU_MC8_RDBFL47,
			"MTU_MC91_RDBFL15"			 => MTU_MC91_RDBFL15,
			"MTU_MC91_RDBFL16"			 => MTU_MC91_RDBFL16,
			"MTU_MC91_RDBFL17"			 => MTU_MC91_RDBFL17,
			"MTU_MC91_RDBFL18"			 => MTU_MC91_RDBFL18,
			"MTU_MC91_RDBFL19"			 => MTU_MC91_RDBFL19,
			"MTU_MC91_RDBFL20"			 => MTU_MC91_RDBFL20,
			"MTU_MC91_RDBFL21"			 => MTU_MC91_RDBFL21,
			"MTU_MC91_RDBFL22"			 => MTU_MC91_RDBFL22,
			"MTU_MC91_RDBFL23"			 => MTU_MC91_RDBFL23,
			"MTU_MC91_RDBFL24"			 => MTU_MC91_RDBFL24,
			"MTU_MC8_RDBFL48"			 => MTU_MC8_RDBFL48,
			"MTU_MC91_RDBFL25"			 => MTU_MC91_RDBFL25,
			"MTU_MC91_RDBFL26"			 => MTU_MC91_RDBFL26,
			"MTU_MC91_RDBFL27"			 => MTU_MC91_RDBFL27,
			"MTU_MC91_RDBFL28"			 => MTU_MC91_RDBFL28,
			"MTU_MC91_RDBFL29"			 => MTU_MC91_RDBFL29,
			"MTU_MC91_RDBFL30"			 => MTU_MC91_RDBFL30,
			"MTU_MC91_RDBFL31"			 => MTU_MC91_RDBFL31,
			"MTU_MC91_RDBFL32"			 => MTU_MC91_RDBFL32,
			"MTU_MC91_RDBFL33"			 => MTU_MC91_RDBFL33,
			"MTU_MC91_RDBFL34"			 => MTU_MC91_RDBFL34,
			"MTU_MC8_RDBFL49"			 => MTU_MC8_RDBFL49,
			"MTU_MC91_RDBFL35"			 => MTU_MC91_RDBFL35,
			"MTU_MC91_RDBFL36"			 => MTU_MC91_RDBFL36,
			"MTU_MC91_RDBFL37"			 => MTU_MC91_RDBFL37,
			"MTU_MC91_RDBFL38"			 => MTU_MC91_RDBFL38,
			"MTU_MC91_RDBFL39"			 => MTU_MC91_RDBFL39,
			"MTU_MC91_RDBFL40"			 => MTU_MC91_RDBFL40,
			"MTU_MC91_RDBFL41"			 => MTU_MC91_RDBFL41,
			"MTU_MC91_RDBFL42"			 => MTU_MC91_RDBFL42,
			"MTU_MC91_RDBFL43"			 => MTU_MC91_RDBFL43,
			"MTU_MC91_RDBFL44"			 => MTU_MC91_RDBFL44,
			"MTU_MC8_RDBFL50"			 => MTU_MC8_RDBFL50,
			"MTU_MC91_RDBFL45"			 => MTU_MC91_RDBFL45,
			"MTU_MC91_RDBFL46"			 => MTU_MC91_RDBFL46,
			"MTU_MC91_RDBFL47"			 => MTU_MC91_RDBFL47,
			"MTU_MC91_RDBFL48"			 => MTU_MC91_RDBFL48,
			"MTU_MC91_RDBFL49"			 => MTU_MC91_RDBFL49,
			"MTU_MC91_RDBFL50"			 => MTU_MC91_RDBFL50,
			"MTU_MC91_RDBFL51"			 => MTU_MC91_RDBFL51,
			"MTU_MC91_RDBFL52"			 => MTU_MC91_RDBFL52,
			"MTU_MC91_RDBFL53"			 => MTU_MC91_RDBFL53,
			"MTU_MC91_RDBFL54"			 => MTU_MC91_RDBFL54,
			"MTU_MC8_RDBFL51"			 => MTU_MC8_RDBFL51,
			"MTU_MC91_RDBFL55"			 => MTU_MC91_RDBFL55,
			"MTU_MC91_RDBFL56"			 => MTU_MC91_RDBFL56,
			"MTU_MC91_RDBFL57"			 => MTU_MC91_RDBFL57,
			"MTU_MC91_RDBFL58"			 => MTU_MC91_RDBFL58,
			"MTU_MC91_RDBFL59"			 => MTU_MC91_RDBFL59,
			"MTU_MC91_RDBFL60"			 => MTU_MC91_RDBFL60,
			"MTU_MC91_RDBFL61"			 => MTU_MC91_RDBFL61,
			"MTU_MC91_RDBFL62"			 => MTU_MC91_RDBFL62,
			"MTU_MC91_RDBFL63"			 => MTU_MC91_RDBFL63,
			"MTU_MC91_RDBFL64"			 => MTU_MC91_RDBFL64,
			"MTU_MC8_RDBFL52"			 => MTU_MC8_RDBFL52,
			"MTU_MC91_RDBFL65"			 => MTU_MC91_RDBFL65,
			"MTU_MC91_RDBFL66"			 => MTU_MC91_RDBFL66,
			"MTU_MC91_ALMSRCS"			 => MTU_MC91_ALMSRCS,
			"MTU_MC91_FAULTSTS"			 => MTU_MC91_FAULTSTS,
			"MTU_MC91_ERRINFO0"			 => MTU_MC91_ERRINFO0,
			"MTU_MC91_ERRINFO1"			 => MTU_MC91_ERRINFO1,
			"MTU_MC91_ERRINFO2"			 => MTU_MC91_ERRINFO2,
			"MTU_MC91_ERRINFO3"			 => MTU_MC91_ERRINFO3,
			"MTU_MC91_ERRINFO4"			 => MTU_MC91_ERRINFO4,
			"MTU_MC92_CONFIG0"			 => MTU_MC92_CONFIG0,
			"MTU_MC8_RDBFL53"			 => MTU_MC8_RDBFL53,
			"MTU_MC92_CONFIG1"			 => MTU_MC92_CONFIG1,
			"MTU_MC92_MCONTROL"			 => MTU_MC92_MCONTROL,
			"MTU_MC92_MSTATUS"			 => MTU_MC92_MSTATUS,
			"MTU_MC92_RANGE"			 => MTU_MC92_RANGE,
			"MTU_MC92_REVID"			 => MTU_MC92_REVID,
			"MTU_MC92_ECCS"			 => MTU_MC92_ECCS,
			"MTU_MC92_ECCD"			 => MTU_MC92_ECCD,
			"MTU_MC92_ETRR0"			 => MTU_MC92_ETRR0,
			"MTU_MC92_ETRR1"			 => MTU_MC92_ETRR1,
			"MTU_MC92_ETRR2"			 => MTU_MC92_ETRR2,
			"MTU_MC8_RDBFL54"			 => MTU_MC8_RDBFL54,
			"MTU_MC92_ETRR3"			 => MTU_MC92_ETRR3,
			"MTU_MC92_ETRR4"			 => MTU_MC92_ETRR4,
			"MTU_MC92_RDBFL0"			 => MTU_MC92_RDBFL0,
			"MTU_MC92_RDBFL1"			 => MTU_MC92_RDBFL1,
			"MTU_MC92_RDBFL2"			 => MTU_MC92_RDBFL2,
			"MTU_MC92_RDBFL3"			 => MTU_MC92_RDBFL3,
			"MTU_MC92_RDBFL4"			 => MTU_MC92_RDBFL4,
			"MTU_MC92_RDBFL5"			 => MTU_MC92_RDBFL5,
			"MTU_MC92_RDBFL6"			 => MTU_MC92_RDBFL6,
			"MTU_MC92_RDBFL7"			 => MTU_MC92_RDBFL7,
			"MTU_MC8_RDBFL55"			 => MTU_MC8_RDBFL55,
			"MTU_MC0_RDBFL25"			 => MTU_MC0_RDBFL25,
			"MTU_MC92_RDBFL8"			 => MTU_MC92_RDBFL8,
			"MTU_MC92_RDBFL9"			 => MTU_MC92_RDBFL9,
			"MTU_MC92_RDBFL10"			 => MTU_MC92_RDBFL10,
			"MTU_MC92_RDBFL11"			 => MTU_MC92_RDBFL11,
			"MTU_MC92_RDBFL12"			 => MTU_MC92_RDBFL12,
			"MTU_MC92_RDBFL13"			 => MTU_MC92_RDBFL13,
			"MTU_MC92_RDBFL14"			 => MTU_MC92_RDBFL14,
			"MTU_MC92_RDBFL15"			 => MTU_MC92_RDBFL15,
			"MTU_MC92_RDBFL16"			 => MTU_MC92_RDBFL16,
			"MTU_MC92_RDBFL17"			 => MTU_MC92_RDBFL17,
			"MTU_MC8_RDBFL56"			 => MTU_MC8_RDBFL56,
			"MTU_MC92_RDBFL18"			 => MTU_MC92_RDBFL18,
			"MTU_MC92_RDBFL19"			 => MTU_MC92_RDBFL19,
			"MTU_MC92_RDBFL20"			 => MTU_MC92_RDBFL20,
			"MTU_MC92_RDBFL21"			 => MTU_MC92_RDBFL21,
			"MTU_MC92_RDBFL22"			 => MTU_MC92_RDBFL22,
			"MTU_MC92_RDBFL23"			 => MTU_MC92_RDBFL23,
			"MTU_MC92_RDBFL24"			 => MTU_MC92_RDBFL24,
			"MTU_MC92_RDBFL25"			 => MTU_MC92_RDBFL25,
			"MTU_MC92_RDBFL26"			 => MTU_MC92_RDBFL26,
			"MTU_MC92_RDBFL27"			 => MTU_MC92_RDBFL27,
			"MTU_MC8_RDBFL57"			 => MTU_MC8_RDBFL57,
			"MTU_MC92_RDBFL28"			 => MTU_MC92_RDBFL28,
			"MTU_MC92_RDBFL29"			 => MTU_MC92_RDBFL29,
			"MTU_MC92_RDBFL30"			 => MTU_MC92_RDBFL30,
			"MTU_MC92_RDBFL31"			 => MTU_MC92_RDBFL31,
			"MTU_MC92_RDBFL32"			 => MTU_MC92_RDBFL32,
			"MTU_MC92_RDBFL33"			 => MTU_MC92_RDBFL33,
			"MTU_MC92_RDBFL34"			 => MTU_MC92_RDBFL34,
			"MTU_MC92_RDBFL35"			 => MTU_MC92_RDBFL35,
			"MTU_MC92_RDBFL36"			 => MTU_MC92_RDBFL36,
			"MTU_MC92_RDBFL37"			 => MTU_MC92_RDBFL37,
			"MTU_MC8_RDBFL58"			 => MTU_MC8_RDBFL58,
			"MTU_MC92_RDBFL38"			 => MTU_MC92_RDBFL38,
			"MTU_MC92_RDBFL39"			 => MTU_MC92_RDBFL39,
			"MTU_MC92_RDBFL40"			 => MTU_MC92_RDBFL40,
			"MTU_MC92_RDBFL41"			 => MTU_MC92_RDBFL41,
			"MTU_MC92_RDBFL42"			 => MTU_MC92_RDBFL42,
			"MTU_MC92_RDBFL43"			 => MTU_MC92_RDBFL43,
			"MTU_MC92_RDBFL44"			 => MTU_MC92_RDBFL44,
			"MTU_MC92_RDBFL45"			 => MTU_MC92_RDBFL45,
			"MTU_MC92_RDBFL46"			 => MTU_MC92_RDBFL46,
			"MTU_MC92_RDBFL47"			 => MTU_MC92_RDBFL47,
			"MTU_MC8_RDBFL59"			 => MTU_MC8_RDBFL59,
			"MTU_MC92_RDBFL48"			 => MTU_MC92_RDBFL48,
			"MTU_MC92_RDBFL49"			 => MTU_MC92_RDBFL49,
			"MTU_MC92_RDBFL50"			 => MTU_MC92_RDBFL50,
			"MTU_MC92_RDBFL51"			 => MTU_MC92_RDBFL51,
			"MTU_MC92_RDBFL52"			 => MTU_MC92_RDBFL52,
			"MTU_MC92_RDBFL53"			 => MTU_MC92_RDBFL53,
			"MTU_MC92_RDBFL54"			 => MTU_MC92_RDBFL54,
			"MTU_MC92_RDBFL55"			 => MTU_MC92_RDBFL55,
			"MTU_MC92_RDBFL56"			 => MTU_MC92_RDBFL56,
			"MTU_MC92_RDBFL57"			 => MTU_MC92_RDBFL57,
			"MTU_MC8_RDBFL60"			 => MTU_MC8_RDBFL60,
			"MTU_MC92_RDBFL58"			 => MTU_MC92_RDBFL58,
			"MTU_MC92_RDBFL59"			 => MTU_MC92_RDBFL59,
			"MTU_MC92_RDBFL60"			 => MTU_MC92_RDBFL60,
			"MTU_MC92_RDBFL61"			 => MTU_MC92_RDBFL61,
			"MTU_MC92_RDBFL62"			 => MTU_MC92_RDBFL62,
			"MTU_MC92_RDBFL63"			 => MTU_MC92_RDBFL63,
			"MTU_MC92_RDBFL64"			 => MTU_MC92_RDBFL64,
			"MTU_MC92_RDBFL65"			 => MTU_MC92_RDBFL65,
			"MTU_MC92_RDBFL66"			 => MTU_MC92_RDBFL66,
			"MTU_MC92_ALMSRCS"			 => MTU_MC92_ALMSRCS,
			"MTU_MC8_RDBFL61"			 => MTU_MC8_RDBFL61,
			"MTU_MC92_FAULTSTS"			 => MTU_MC92_FAULTSTS,
			"MTU_MC92_ERRINFO0"			 => MTU_MC92_ERRINFO0,
			"MTU_MC92_ERRINFO1"			 => MTU_MC92_ERRINFO1,
			"MTU_MC92_ERRINFO2"			 => MTU_MC92_ERRINFO2,
			"MTU_MC92_ERRINFO3"			 => MTU_MC92_ERRINFO3,
			"MTU_MC92_ERRINFO4"			 => MTU_MC92_ERRINFO4,
			"MTU_MC93_CONFIG0"			 => MTU_MC93_CONFIG0,
			"MTU_MC93_CONFIG1"			 => MTU_MC93_CONFIG1,
			"MTU_MC93_MCONTROL"			 => MTU_MC93_MCONTROL,
			"MTU_MC93_MSTATUS"			 => MTU_MC93_MSTATUS,
			"MTU_MC8_RDBFL62"			 => MTU_MC8_RDBFL62,
			"MTU_MC93_RANGE"			 => MTU_MC93_RANGE,
			"MTU_MC93_REVID"			 => MTU_MC93_REVID,
			"MTU_MC93_ECCS"			 => MTU_MC93_ECCS,
			"MTU_MC93_ECCD"			 => MTU_MC93_ECCD,
			"MTU_MC93_ETRR0"			 => MTU_MC93_ETRR0,
			"MTU_MC93_ETRR1"			 => MTU_MC93_ETRR1,
			"MTU_MC93_ETRR2"			 => MTU_MC93_ETRR2,
			"MTU_MC93_ETRR3"			 => MTU_MC93_ETRR3,
			"MTU_MC93_ETRR4"			 => MTU_MC93_ETRR4,
			"MTU_MC93_RDBFL0"			 => MTU_MC93_RDBFL0,
			"MTU_MC8_RDBFL63"			 => MTU_MC8_RDBFL63,
			"MTU_MC93_RDBFL1"			 => MTU_MC93_RDBFL1,
			"MTU_MC93_RDBFL2"			 => MTU_MC93_RDBFL2,
			"MTU_MC93_RDBFL3"			 => MTU_MC93_RDBFL3,
			"MTU_MC93_RDBFL4"			 => MTU_MC93_RDBFL4,
			"MTU_MC93_RDBFL5"			 => MTU_MC93_RDBFL5,
			"MTU_MC93_RDBFL6"			 => MTU_MC93_RDBFL6,
			"MTU_MC93_RDBFL7"			 => MTU_MC93_RDBFL7,
			"MTU_MC93_RDBFL8"			 => MTU_MC93_RDBFL8,
			"MTU_MC93_RDBFL9"			 => MTU_MC93_RDBFL9,
			"MTU_MC93_RDBFL10"			 => MTU_MC93_RDBFL10,
			"MTU_MC8_RDBFL64"			 => MTU_MC8_RDBFL64,
			"MTU_MC93_RDBFL11"			 => MTU_MC93_RDBFL11,
			"MTU_MC93_RDBFL12"			 => MTU_MC93_RDBFL12,
			"MTU_MC93_RDBFL13"			 => MTU_MC93_RDBFL13,
			"MTU_MC93_RDBFL14"			 => MTU_MC93_RDBFL14,
			"MTU_MC93_RDBFL15"			 => MTU_MC93_RDBFL15,
			"MTU_MC93_RDBFL16"			 => MTU_MC93_RDBFL16,
			"MTU_MC93_RDBFL17"			 => MTU_MC93_RDBFL17,
			"MTU_MC93_RDBFL18"			 => MTU_MC93_RDBFL18,
			"MTU_MC93_RDBFL19"			 => MTU_MC93_RDBFL19,
			"MTU_MC93_RDBFL20"			 => MTU_MC93_RDBFL20,
			"MTU_MC8_RDBFL65"			 => MTU_MC8_RDBFL65,
			"MTU_MC0_RDBFL26"			 => MTU_MC0_RDBFL26,
			"MTU_MC93_RDBFL21"			 => MTU_MC93_RDBFL21,
			"MTU_MC93_RDBFL22"			 => MTU_MC93_RDBFL22,
			"MTU_MC93_RDBFL23"			 => MTU_MC93_RDBFL23,
			"MTU_MC93_RDBFL24"			 => MTU_MC93_RDBFL24,
			"MTU_MC93_RDBFL25"			 => MTU_MC93_RDBFL25,
			"MTU_MC93_RDBFL26"			 => MTU_MC93_RDBFL26,
			"MTU_MC93_RDBFL27"			 => MTU_MC93_RDBFL27,
			"MTU_MC93_RDBFL28"			 => MTU_MC93_RDBFL28,
			"MTU_MC93_RDBFL29"			 => MTU_MC93_RDBFL29,
			"MTU_MC93_RDBFL30"			 => MTU_MC93_RDBFL30,
			"MTU_MC8_RDBFL66"			 => MTU_MC8_RDBFL66,
			"MTU_MC93_RDBFL31"			 => MTU_MC93_RDBFL31,
			"MTU_MC93_RDBFL32"			 => MTU_MC93_RDBFL32,
			"MTU_MC93_RDBFL33"			 => MTU_MC93_RDBFL33,
			"MTU_MC93_RDBFL34"			 => MTU_MC93_RDBFL34,
			"MTU_MC93_RDBFL35"			 => MTU_MC93_RDBFL35,
			"MTU_MC93_RDBFL36"			 => MTU_MC93_RDBFL36,
			"MTU_MC93_RDBFL37"			 => MTU_MC93_RDBFL37,
			"MTU_MC93_RDBFL38"			 => MTU_MC93_RDBFL38,
			"MTU_MC93_RDBFL39"			 => MTU_MC93_RDBFL39,
			"MTU_MC93_RDBFL40"			 => MTU_MC93_RDBFL40,
			"MTU_MC8_ALMSRCS"			 => MTU_MC8_ALMSRCS,
			"MTU_MC93_RDBFL41"			 => MTU_MC93_RDBFL41,
			"MTU_MC93_RDBFL42"			 => MTU_MC93_RDBFL42,
			"MTU_MC93_RDBFL43"			 => MTU_MC93_RDBFL43,
			"MTU_MC93_RDBFL44"			 => MTU_MC93_RDBFL44,
			"MTU_MC93_RDBFL45"			 => MTU_MC93_RDBFL45,
			"MTU_MC93_RDBFL46"			 => MTU_MC93_RDBFL46,
			"MTU_MC93_RDBFL47"			 => MTU_MC93_RDBFL47,
			"MTU_MC93_RDBFL48"			 => MTU_MC93_RDBFL48,
			"MTU_MC93_RDBFL49"			 => MTU_MC93_RDBFL49,
			"MTU_MC93_RDBFL50"			 => MTU_MC93_RDBFL50,
			"MTU_MC8_FAULTSTS"			 => MTU_MC8_FAULTSTS,
			"MTU_MC93_RDBFL51"			 => MTU_MC93_RDBFL51,
			"MTU_MC93_RDBFL52"			 => MTU_MC93_RDBFL52,
			"MTU_MC93_RDBFL53"			 => MTU_MC93_RDBFL53,
			"MTU_MC93_RDBFL54"			 => MTU_MC93_RDBFL54,
			"MTU_MC93_RDBFL55"			 => MTU_MC93_RDBFL55,
			"MTU_MC93_RDBFL56"			 => MTU_MC93_RDBFL56,
			"MTU_MC93_RDBFL57"			 => MTU_MC93_RDBFL57,
			"MTU_MC93_RDBFL58"			 => MTU_MC93_RDBFL58,
			"MTU_MC93_RDBFL59"			 => MTU_MC93_RDBFL59,
			"MTU_MC93_RDBFL60"			 => MTU_MC93_RDBFL60,
			"MTU_MC8_ERRINFO0"			 => MTU_MC8_ERRINFO0,
			"MTU_MC93_RDBFL61"			 => MTU_MC93_RDBFL61,
			"MTU_MC93_RDBFL62"			 => MTU_MC93_RDBFL62,
			"MTU_MC93_RDBFL63"			 => MTU_MC93_RDBFL63,
			"MTU_MC93_RDBFL64"			 => MTU_MC93_RDBFL64,
			"MTU_MC93_RDBFL65"			 => MTU_MC93_RDBFL65,
			"MTU_MC93_RDBFL66"			 => MTU_MC93_RDBFL66,
			"MTU_MC93_ALMSRCS"			 => MTU_MC93_ALMSRCS,
			"MTU_MC93_FAULTSTS"			 => MTU_MC93_FAULTSTS,
			"MTU_MC93_ERRINFO0"			 => MTU_MC93_ERRINFO0,
			"MTU_MC93_ERRINFO1"			 => MTU_MC93_ERRINFO1,
			"MTU_MC8_ERRINFO1"			 => MTU_MC8_ERRINFO1,
			"MTU_MC93_ERRINFO2"			 => MTU_MC93_ERRINFO2,
			"MTU_MC93_ERRINFO3"			 => MTU_MC93_ERRINFO3,
			"MTU_MC93_ERRINFO4"			 => MTU_MC93_ERRINFO4,
			"MTU_MC94_CONFIG0"			 => MTU_MC94_CONFIG0,
			"MTU_MC94_CONFIG1"			 => MTU_MC94_CONFIG1,
			"MTU_MC94_MCONTROL"			 => MTU_MC94_MCONTROL,
			"MTU_MC94_MSTATUS"			 => MTU_MC94_MSTATUS,
			"MTU_MC94_RANGE"			 => MTU_MC94_RANGE,
			"MTU_MC94_REVID"			 => MTU_MC94_REVID,
			"MTU_MC94_ECCS"			 => MTU_MC94_ECCS,
			"MTU_MC8_ERRINFO2"			 => MTU_MC8_ERRINFO2,
			"MTU_MC94_ECCD"			 => MTU_MC94_ECCD,
			"MTU_MC94_ETRR0"			 => MTU_MC94_ETRR0,
			"MTU_MC94_ETRR1"			 => MTU_MC94_ETRR1,
			"MTU_MC94_ETRR2"			 => MTU_MC94_ETRR2,
			"MTU_MC94_ETRR3"			 => MTU_MC94_ETRR3,
			"MTU_MC94_ETRR4"			 => MTU_MC94_ETRR4,
			"MTU_MC94_RDBFL0"			 => MTU_MC94_RDBFL0,
			"MTU_MC94_RDBFL1"			 => MTU_MC94_RDBFL1,
			"MTU_MC94_RDBFL2"			 => MTU_MC94_RDBFL2,
			"MTU_MC94_RDBFL3"			 => MTU_MC94_RDBFL3,
			"MTU_MC8_ERRINFO3"			 => MTU_MC8_ERRINFO3,
			"MTU_MC94_RDBFL4"			 => MTU_MC94_RDBFL4,
			"MTU_MC94_RDBFL5"			 => MTU_MC94_RDBFL5,
			"MTU_MC94_RDBFL6"			 => MTU_MC94_RDBFL6,
			"MTU_MC94_RDBFL7"			 => MTU_MC94_RDBFL7,
			"MTU_MC94_RDBFL8"			 => MTU_MC94_RDBFL8,
			"MTU_MC94_RDBFL9"			 => MTU_MC94_RDBFL9,
			"MTU_MC94_RDBFL10"			 => MTU_MC94_RDBFL10,
			"MTU_MC94_RDBFL11"			 => MTU_MC94_RDBFL11,
			"MTU_MC94_RDBFL12"			 => MTU_MC94_RDBFL12,
			"MTU_MC94_RDBFL13"			 => MTU_MC94_RDBFL13,
			"MTU_MC8_ERRINFO4"			 => MTU_MC8_ERRINFO4,
			"MTU_MC94_RDBFL14"			 => MTU_MC94_RDBFL14,
			"MTU_MC94_RDBFL15"			 => MTU_MC94_RDBFL15,
			"MTU_MC94_RDBFL16"			 => MTU_MC94_RDBFL16,
			"MTU_MC94_RDBFL17"			 => MTU_MC94_RDBFL17,
			"MTU_MC94_RDBFL18"			 => MTU_MC94_RDBFL18,
			"MTU_MC94_RDBFL19"			 => MTU_MC94_RDBFL19,
			"MTU_MC94_RDBFL20"			 => MTU_MC94_RDBFL20,
			"MTU_MC94_RDBFL21"			 => MTU_MC94_RDBFL21,
			"MTU_MC94_RDBFL22"			 => MTU_MC94_RDBFL22,
			"MTU_MC94_RDBFL23"			 => MTU_MC94_RDBFL23,
			"MTU_MC9_CONFIG0"			 => MTU_MC9_CONFIG0,
			"MTU_MC94_RDBFL24"			 => MTU_MC94_RDBFL24,
			"MTU_MC94_RDBFL25"			 => MTU_MC94_RDBFL25,
			"MTU_MC94_RDBFL26"			 => MTU_MC94_RDBFL26,
			"MTU_MC94_RDBFL27"			 => MTU_MC94_RDBFL27,
			"MTU_MC94_RDBFL28"			 => MTU_MC94_RDBFL28,
			"MTU_MC94_RDBFL29"			 => MTU_MC94_RDBFL29,
			"MTU_MC94_RDBFL30"			 => MTU_MC94_RDBFL30,
			"MTU_MC94_RDBFL31"			 => MTU_MC94_RDBFL31,
			"MTU_MC94_RDBFL32"			 => MTU_MC94_RDBFL32,
			"MTU_MC94_RDBFL33"			 => MTU_MC94_RDBFL33,
			"MTU_MC9_CONFIG1"			 => MTU_MC9_CONFIG1,
			"MTU_MC0_RDBFL27"			 => MTU_MC0_RDBFL27,
			"MTU_MC94_RDBFL34"			 => MTU_MC94_RDBFL34,
			"MTU_MC94_RDBFL35"			 => MTU_MC94_RDBFL35,
			"MTU_MC94_RDBFL36"			 => MTU_MC94_RDBFL36,
			"MTU_MC94_RDBFL37"			 => MTU_MC94_RDBFL37,
			"MTU_MC94_RDBFL38"			 => MTU_MC94_RDBFL38,
			"MTU_MC94_RDBFL39"			 => MTU_MC94_RDBFL39,
			"MTU_MC94_RDBFL40"			 => MTU_MC94_RDBFL40,
			"MTU_MC94_RDBFL41"			 => MTU_MC94_RDBFL41,
			"MTU_MC94_RDBFL42"			 => MTU_MC94_RDBFL42,
			"MTU_MC94_RDBFL43"			 => MTU_MC94_RDBFL43,
			"MTU_MC9_MCONTROL"			 => MTU_MC9_MCONTROL,
			"MTU_MC94_RDBFL44"			 => MTU_MC94_RDBFL44,
			"MTU_MC94_RDBFL45"			 => MTU_MC94_RDBFL45,
			"MTU_MC94_RDBFL46"			 => MTU_MC94_RDBFL46,
			"MTU_MC94_RDBFL47"			 => MTU_MC94_RDBFL47,
			"MTU_MC94_RDBFL48"			 => MTU_MC94_RDBFL48,
			"MTU_MC94_RDBFL49"			 => MTU_MC94_RDBFL49,
			"MTU_MC94_RDBFL50"			 => MTU_MC94_RDBFL50,
			"MTU_MC94_RDBFL51"			 => MTU_MC94_RDBFL51,
			"MTU_MC94_RDBFL52"			 => MTU_MC94_RDBFL52,
			"MTU_MC94_RDBFL53"			 => MTU_MC94_RDBFL53,
			"MTU_MC9_MSTATUS"			 => MTU_MC9_MSTATUS,
			"MTU_MC94_RDBFL54"			 => MTU_MC94_RDBFL54,
			"MTU_MC94_RDBFL55"			 => MTU_MC94_RDBFL55,
			"MTU_MC94_RDBFL56"			 => MTU_MC94_RDBFL56,
			"MTU_MC94_RDBFL57"			 => MTU_MC94_RDBFL57,
			"MTU_MC94_RDBFL58"			 => MTU_MC94_RDBFL58,
			"MTU_MC94_RDBFL59"			 => MTU_MC94_RDBFL59,
			"MTU_MC94_RDBFL60"			 => MTU_MC94_RDBFL60,
			"MTU_MC94_RDBFL61"			 => MTU_MC94_RDBFL61,
			"MTU_MC94_RDBFL62"			 => MTU_MC94_RDBFL62,
			"MTU_MC94_RDBFL63"			 => MTU_MC94_RDBFL63,
			"MTU_MC9_RANGE"			 => MTU_MC9_RANGE,
			"MTU_MC94_RDBFL64"			 => MTU_MC94_RDBFL64,
			"MTU_MC94_RDBFL65"			 => MTU_MC94_RDBFL65,
			"MTU_MC94_RDBFL66"			 => MTU_MC94_RDBFL66,
			"MTU_MC94_ALMSRCS"			 => MTU_MC94_ALMSRCS,
			"MTU_MC94_FAULTSTS"			 => MTU_MC94_FAULTSTS,
			"MTU_MC94_ERRINFO0"			 => MTU_MC94_ERRINFO0,
			"MTU_MC94_ERRINFO1"			 => MTU_MC94_ERRINFO1,
			"MTU_MC94_ERRINFO2"			 => MTU_MC94_ERRINFO2,
			"MTU_MC94_ERRINFO3"			 => MTU_MC94_ERRINFO3,
			"MTU_MC94_ERRINFO4"			 => MTU_MC94_ERRINFO4,
			"MTU_MC9_REVID"			 => MTU_MC9_REVID,
			"MTU_MC95_CONFIG0"			 => MTU_MC95_CONFIG0,
			"MTU_MC95_CONFIG1"			 => MTU_MC95_CONFIG1,
			"MTU_MC95_MCONTROL"			 => MTU_MC95_MCONTROL,
			"MTU_MC95_MSTATUS"			 => MTU_MC95_MSTATUS,
			"MTU_MC95_RANGE"			 => MTU_MC95_RANGE,
			"MTU_MC95_REVID"			 => MTU_MC95_REVID,
			"MTU_MC95_ECCS"			 => MTU_MC95_ECCS,
			"MTU_MC95_ECCD"			 => MTU_MC95_ECCD,
			"MTU_MC95_ETRR0"			 => MTU_MC95_ETRR0,
			"MTU_MC95_ETRR1"			 => MTU_MC95_ETRR1,
			"MTU_MC9_ECCS"			 => MTU_MC9_ECCS,
			"MTU_MC95_ETRR2"			 => MTU_MC95_ETRR2,
			"MTU_MC95_ETRR3"			 => MTU_MC95_ETRR3,
			"MTU_MC95_ETRR4"			 => MTU_MC95_ETRR4,
			"MTU_MC95_RDBFL0"			 => MTU_MC95_RDBFL0,
			"MTU_MC95_RDBFL1"			 => MTU_MC95_RDBFL1,
			"MTU_MC95_RDBFL2"			 => MTU_MC95_RDBFL2,
			"MTU_MC95_RDBFL3"			 => MTU_MC95_RDBFL3,
			"MTU_MC95_RDBFL4"			 => MTU_MC95_RDBFL4,
			"MTU_MC95_RDBFL5"			 => MTU_MC95_RDBFL5,
			"MTU_MC95_RDBFL6"			 => MTU_MC95_RDBFL6,
			"MTU_MC9_ECCD"			 => MTU_MC9_ECCD,
			"MTU_MC95_RDBFL7"			 => MTU_MC95_RDBFL7,
			"MTU_MC95_RDBFL8"			 => MTU_MC95_RDBFL8,
			"MTU_MC95_RDBFL9"			 => MTU_MC95_RDBFL9,
			"MTU_MC95_RDBFL10"			 => MTU_MC95_RDBFL10,
			"MTU_MC95_RDBFL11"			 => MTU_MC95_RDBFL11,
			"MTU_MC95_RDBFL12"			 => MTU_MC95_RDBFL12,
			"MTU_MC95_RDBFL13"			 => MTU_MC95_RDBFL13,
			"MTU_MC95_RDBFL14"			 => MTU_MC95_RDBFL14,
			"MTU_MC95_RDBFL15"			 => MTU_MC95_RDBFL15,
			"MTU_MC95_RDBFL16"			 => MTU_MC95_RDBFL16,
			"MTU_MC9_ETRR0"			 => MTU_MC9_ETRR0,
			"MTU_MC95_RDBFL17"			 => MTU_MC95_RDBFL17,
			"MTU_MC95_RDBFL18"			 => MTU_MC95_RDBFL18,
			"MTU_MC95_RDBFL19"			 => MTU_MC95_RDBFL19,
			"MTU_MC95_RDBFL20"			 => MTU_MC95_RDBFL20,
			"MTU_MC95_RDBFL21"			 => MTU_MC95_RDBFL21,
			"MTU_MC95_RDBFL22"			 => MTU_MC95_RDBFL22,
			"MTU_MC95_RDBFL23"			 => MTU_MC95_RDBFL23,
			"MTU_MC95_RDBFL24"			 => MTU_MC95_RDBFL24,
			"MTU_MC95_RDBFL25"			 => MTU_MC95_RDBFL25,
			"MTU_MC95_RDBFL26"			 => MTU_MC95_RDBFL26,
			"MTU_MC9_ETRR1"			 => MTU_MC9_ETRR1,
			"MTU_MC95_RDBFL27"			 => MTU_MC95_RDBFL27,
			"MTU_MC95_RDBFL28"			 => MTU_MC95_RDBFL28,
			"MTU_MC95_RDBFL29"			 => MTU_MC95_RDBFL29,
			"MTU_MC95_RDBFL30"			 => MTU_MC95_RDBFL30,
			"MTU_MC95_RDBFL31"			 => MTU_MC95_RDBFL31,
			"MTU_MC95_RDBFL32"			 => MTU_MC95_RDBFL32,
			"MTU_MC95_RDBFL33"			 => MTU_MC95_RDBFL33,
			"MTU_MC95_RDBFL34"			 => MTU_MC95_RDBFL34,
			"MTU_MC95_RDBFL35"			 => MTU_MC95_RDBFL35,
			"MTU_MC95_RDBFL36"			 => MTU_MC95_RDBFL36,
			"MTU_MC9_ETRR2"			 => MTU_MC9_ETRR2,
			"MTU_MC95_RDBFL37"			 => MTU_MC95_RDBFL37,
			"MTU_MC95_RDBFL38"			 => MTU_MC95_RDBFL38,
			"MTU_MC95_RDBFL39"			 => MTU_MC95_RDBFL39,
			"MTU_MC95_RDBFL40"			 => MTU_MC95_RDBFL40,
			"MTU_MC95_RDBFL41"			 => MTU_MC95_RDBFL41,
			"MTU_MC95_RDBFL42"			 => MTU_MC95_RDBFL42,
			"MTU_MC95_RDBFL43"			 => MTU_MC95_RDBFL43,
			"MTU_MC95_RDBFL44"			 => MTU_MC95_RDBFL44,
			"MTU_MC95_RDBFL45"			 => MTU_MC95_RDBFL45,
			"MTU_MC95_RDBFL46"			 => MTU_MC95_RDBFL46,
			"MTU_MC9_ETRR3"			 => MTU_MC9_ETRR3,
			"MTU_MC0_RDBFL28"			 => MTU_MC0_RDBFL28,
			"MTU_MC95_RDBFL47"			 => MTU_MC95_RDBFL47,
			"MTU_MC95_RDBFL48"			 => MTU_MC95_RDBFL48,
			"MTU_MC95_RDBFL49"			 => MTU_MC95_RDBFL49,
			"MTU_MC95_RDBFL50"			 => MTU_MC95_RDBFL50,
			"MTU_MC95_RDBFL51"			 => MTU_MC95_RDBFL51,
			"MTU_MC95_RDBFL52"			 => MTU_MC95_RDBFL52,
			"MTU_MC95_RDBFL53"			 => MTU_MC95_RDBFL53,
			"MTU_MC95_RDBFL54"			 => MTU_MC95_RDBFL54,
			"MTU_MC95_RDBFL55"			 => MTU_MC95_RDBFL55,
			"MTU_MC95_RDBFL56"			 => MTU_MC95_RDBFL56,
			"MTU_MC9_ETRR4"			 => MTU_MC9_ETRR4,
			"MTU_MC95_RDBFL57"			 => MTU_MC95_RDBFL57,
			"MTU_MC95_RDBFL58"			 => MTU_MC95_RDBFL58,
			"MTU_MC95_RDBFL59"			 => MTU_MC95_RDBFL59,
			"MTU_MC95_RDBFL60"			 => MTU_MC95_RDBFL60,
			"MTU_MC95_RDBFL61"			 => MTU_MC95_RDBFL61,
			"MTU_MC95_RDBFL62"			 => MTU_MC95_RDBFL62,
			"MTU_MC95_RDBFL63"			 => MTU_MC95_RDBFL63,
			"MTU_MC95_RDBFL64"			 => MTU_MC95_RDBFL64,
			"MTU_MC95_RDBFL65"			 => MTU_MC95_RDBFL65,
			"MTU_MC95_RDBFL66"			 => MTU_MC95_RDBFL66,
			"MTU_MC9_RDBFL0"			 => MTU_MC9_RDBFL0,
			"MTU_MC95_ALMSRCS"			 => MTU_MC95_ALMSRCS,
			"MTU_MC95_FAULTSTS"			 => MTU_MC95_FAULTSTS,
			"MTU_MC95_ERRINFO0"			 => MTU_MC95_ERRINFO0,
			"MTU_MC95_ERRINFO1"			 => MTU_MC95_ERRINFO1,
			"MTU_MC95_ERRINFO2"			 => MTU_MC95_ERRINFO2,
			"MTU_MC95_ERRINFO3"			 => MTU_MC95_ERRINFO3,
			"MTU_MC95_ERRINFO4"			 => MTU_MC95_ERRINFO4,
			"MTU_MC9_RDBFL1"			 => MTU_MC9_RDBFL1,
			"MTU_MC9_RDBFL2"			 => MTU_MC9_RDBFL2,
			"MTU_MC9_RDBFL3"			 => MTU_MC9_RDBFL3,
			"MTU_MC9_RDBFL4"			 => MTU_MC9_RDBFL4,
			"MTU_MC9_RDBFL5"			 => MTU_MC9_RDBFL5,
			"MTU_MC9_RDBFL6"			 => MTU_MC9_RDBFL6,
			"MTU_MC9_RDBFL7"			 => MTU_MC9_RDBFL7,
			"MTU_MC9_RDBFL8"			 => MTU_MC9_RDBFL8,
			"MTU_MC0_RDBFL29"			 => MTU_MC0_RDBFL29,
			"MTU_MC9_RDBFL9"			 => MTU_MC9_RDBFL9,
			"MTU_MC9_RDBFL10"			 => MTU_MC9_RDBFL10,
			"MTU_MC9_RDBFL11"			 => MTU_MC9_RDBFL11,
			"MTU_MC9_RDBFL12"			 => MTU_MC9_RDBFL12,
			"MTU_MC9_RDBFL13"			 => MTU_MC9_RDBFL13,
			"MTU_MC9_RDBFL14"			 => MTU_MC9_RDBFL14,
			"MTU_MC9_RDBFL15"			 => MTU_MC9_RDBFL15,
			"MTU_MC9_RDBFL16"			 => MTU_MC9_RDBFL16,
			"MTU_MC9_RDBFL17"			 => MTU_MC9_RDBFL17,
			"MTU_MC9_RDBFL18"			 => MTU_MC9_RDBFL18,
			"MTU_MC0_RDBFL30"			 => MTU_MC0_RDBFL30,
			"MTU_MC9_RDBFL19"			 => MTU_MC9_RDBFL19,
			"MTU_MC9_RDBFL20"			 => MTU_MC9_RDBFL20,
			"MTU_MC9_RDBFL21"			 => MTU_MC9_RDBFL21,
			"MTU_MC9_RDBFL22"			 => MTU_MC9_RDBFL22,
			"MTU_MC9_RDBFL23"			 => MTU_MC9_RDBFL23,
			"MTU_MC9_RDBFL24"			 => MTU_MC9_RDBFL24,
			"MTU_MC9_RDBFL25"			 => MTU_MC9_RDBFL25,
			"MTU_MC9_RDBFL26"			 => MTU_MC9_RDBFL26,
			"MTU_MC9_RDBFL27"			 => MTU_MC9_RDBFL27,
			"MTU_MC9_RDBFL28"			 => MTU_MC9_RDBFL28,
			"MTU_MC0_RDBFL31"			 => MTU_MC0_RDBFL31,
			"MTU_MC9_RDBFL29"			 => MTU_MC9_RDBFL29,
			"MTU_MC9_RDBFL30"			 => MTU_MC9_RDBFL30,
			"MTU_MC9_RDBFL31"			 => MTU_MC9_RDBFL31,
			"MTU_MC9_RDBFL32"			 => MTU_MC9_RDBFL32,
			"MTU_MC9_RDBFL33"			 => MTU_MC9_RDBFL33,
			"MTU_MC9_RDBFL34"			 => MTU_MC9_RDBFL34,
			"MTU_MC9_RDBFL35"			 => MTU_MC9_RDBFL35,
			"MTU_MC9_RDBFL36"			 => MTU_MC9_RDBFL36,
			"MTU_MC9_RDBFL37"			 => MTU_MC9_RDBFL37,
			"MTU_MC9_RDBFL38"			 => MTU_MC9_RDBFL38,
			"MTU_MC0_RDBFL32"			 => MTU_MC0_RDBFL32,
			"MTU_MC9_RDBFL39"			 => MTU_MC9_RDBFL39,
			"MTU_MC9_RDBFL40"			 => MTU_MC9_RDBFL40,
			"MTU_MC9_RDBFL41"			 => MTU_MC9_RDBFL41,
			"MTU_MC9_RDBFL42"			 => MTU_MC9_RDBFL42,
			"MTU_MC9_RDBFL43"			 => MTU_MC9_RDBFL43,
			"MTU_MC9_RDBFL44"			 => MTU_MC9_RDBFL44,
			"MTU_MC9_RDBFL45"			 => MTU_MC9_RDBFL45,
			"MTU_MC9_RDBFL46"			 => MTU_MC9_RDBFL46,
			"MTU_MC9_RDBFL47"			 => MTU_MC9_RDBFL47,
			"MTU_MC9_RDBFL48"			 => MTU_MC9_RDBFL48,
			"MTU_MC0_RDBFL33"			 => MTU_MC0_RDBFL33,
			"MTU_MC9_RDBFL49"			 => MTU_MC9_RDBFL49,
			"MTU_MC9_RDBFL50"			 => MTU_MC9_RDBFL50,
			"MTU_MC9_RDBFL51"			 => MTU_MC9_RDBFL51,
			"MTU_MC9_RDBFL52"			 => MTU_MC9_RDBFL52,
			"MTU_MC9_RDBFL53"			 => MTU_MC9_RDBFL53,
			"MTU_MC9_RDBFL54"			 => MTU_MC9_RDBFL54,
			"MTU_MC9_RDBFL55"			 => MTU_MC9_RDBFL55,
			"MTU_MC9_RDBFL56"			 => MTU_MC9_RDBFL56,
			"MTU_MC9_RDBFL57"			 => MTU_MC9_RDBFL57,
			"MTU_MC9_RDBFL58"			 => MTU_MC9_RDBFL58,
			"MTU_MC0_RDBFL34"			 => MTU_MC0_RDBFL34,
			"MTU_MC9_RDBFL59"			 => MTU_MC9_RDBFL59,
			"MTU_MC9_RDBFL60"			 => MTU_MC9_RDBFL60,
			"MTU_MC9_RDBFL61"			 => MTU_MC9_RDBFL61,
			"MTU_MC9_RDBFL62"			 => MTU_MC9_RDBFL62,
			"MTU_MC9_RDBFL63"			 => MTU_MC9_RDBFL63,
			"MTU_MC9_RDBFL64"			 => MTU_MC9_RDBFL64,
			"MTU_MC9_RDBFL65"			 => MTU_MC9_RDBFL65,
			"MTU_MC9_RDBFL66"			 => MTU_MC9_RDBFL66,
			"MTU_MC9_ALMSRCS"			 => MTU_MC9_ALMSRCS,
			"MTU_MC9_FAULTSTS"			 => MTU_MC9_FAULTSTS,
			"MTU_MC0_RDBFL35"			 => MTU_MC0_RDBFL35,
			"MTU_MC9_ERRINFO0"			 => MTU_MC9_ERRINFO0,
			"MTU_MC9_ERRINFO1"			 => MTU_MC9_ERRINFO1,
			"MTU_MC9_ERRINFO2"			 => MTU_MC9_ERRINFO2,
			"MTU_MC9_ERRINFO3"			 => MTU_MC9_ERRINFO3,
			"MTU_MC9_ERRINFO4"			 => MTU_MC9_ERRINFO4,
			"MTU_MC10_CONFIG0"			 => MTU_MC10_CONFIG0,
			"MTU_MC10_CONFIG1"			 => MTU_MC10_CONFIG1,
			"MTU_MC10_MCONTROL"			 => MTU_MC10_MCONTROL,
			"MTU_MC10_MSTATUS"			 => MTU_MC10_MSTATUS,
			"MTU_MC10_RANGE"			 => MTU_MC10_RANGE,
			"MTU_MC0_RDBFL36"			 => MTU_MC0_RDBFL36,
			"MTU_MC10_REVID"			 => MTU_MC10_REVID,
			"MTU_MC10_ECCS"			 => MTU_MC10_ECCS,
			"MTU_MC10_ECCD"			 => MTU_MC10_ECCD,
			"MTU_MC10_ETRR0"			 => MTU_MC10_ETRR0,
			"MTU_MC10_ETRR1"			 => MTU_MC10_ETRR1,
			"MTU_MC10_ETRR2"			 => MTU_MC10_ETRR2,
			"MTU_MC10_ETRR3"			 => MTU_MC10_ETRR3,
			"MTU_MC10_ETRR4"			 => MTU_MC10_ETRR4,
			"MTU_MC10_RDBFL0"			 => MTU_MC10_RDBFL0,
			"MTU_MC10_RDBFL1"			 => MTU_MC10_RDBFL1,
			"MTU_MC0_RDBFL37"			 => MTU_MC0_RDBFL37,
			"MTU_MC10_RDBFL2"			 => MTU_MC10_RDBFL2,
			"MTU_MC10_RDBFL3"			 => MTU_MC10_RDBFL3,
			"MTU_MC10_RDBFL4"			 => MTU_MC10_RDBFL4,
			"MTU_MC10_RDBFL5"			 => MTU_MC10_RDBFL5,
			"MTU_MC10_RDBFL6"			 => MTU_MC10_RDBFL6,
			"MTU_MC10_RDBFL7"			 => MTU_MC10_RDBFL7,
			"MTU_MC10_RDBFL8"			 => MTU_MC10_RDBFL8,
			"MTU_MC10_RDBFL9"			 => MTU_MC10_RDBFL9,
			"MTU_MC10_RDBFL10"			 => MTU_MC10_RDBFL10,
			"MTU_MC10_RDBFL11"			 => MTU_MC10_RDBFL11,
			"MTU_MC0_RDBFL38"			 => MTU_MC0_RDBFL38,
			"MTU_MC10_RDBFL12"			 => MTU_MC10_RDBFL12,
			"MTU_MC10_RDBFL13"			 => MTU_MC10_RDBFL13,
			"MTU_MC10_RDBFL14"			 => MTU_MC10_RDBFL14,
			"MTU_MC10_RDBFL15"			 => MTU_MC10_RDBFL15,
			"MTU_MC10_RDBFL16"			 => MTU_MC10_RDBFL16,
			"MTU_MC10_RDBFL17"			 => MTU_MC10_RDBFL17,
			"MTU_MC10_RDBFL18"			 => MTU_MC10_RDBFL18,
			"MTU_MC10_RDBFL19"			 => MTU_MC10_RDBFL19,
			"MTU_MC10_RDBFL20"			 => MTU_MC10_RDBFL20,
			"MTU_MC10_RDBFL21"			 => MTU_MC10_RDBFL21,
			"MTU_MC0_RDBFL39"			 => MTU_MC0_RDBFL39,
			"MTU_MC10_RDBFL22"			 => MTU_MC10_RDBFL22,
			"MTU_MC10_RDBFL23"			 => MTU_MC10_RDBFL23,
			"MTU_MC10_RDBFL24"			 => MTU_MC10_RDBFL24,
			"MTU_MC10_RDBFL25"			 => MTU_MC10_RDBFL25,
			"MTU_MC10_RDBFL26"			 => MTU_MC10_RDBFL26,
			"MTU_MC10_RDBFL27"			 => MTU_MC10_RDBFL27,
			"MTU_MC10_RDBFL28"			 => MTU_MC10_RDBFL28,
			"MTU_MC10_RDBFL29"			 => MTU_MC10_RDBFL29,
			"MTU_MC10_RDBFL30"			 => MTU_MC10_RDBFL30,
			"MTU_MC10_RDBFL31"			 => MTU_MC10_RDBFL31,
			"MTU_MC0_RDBFL40"			 => MTU_MC0_RDBFL40,
			"MTU_MC10_RDBFL32"			 => MTU_MC10_RDBFL32,
			"MTU_MC10_RDBFL33"			 => MTU_MC10_RDBFL33,
			"MTU_MC10_RDBFL34"			 => MTU_MC10_RDBFL34,
			"MTU_MC10_RDBFL35"			 => MTU_MC10_RDBFL35,
			"MTU_MC10_RDBFL36"			 => MTU_MC10_RDBFL36,
			"MTU_MC10_RDBFL37"			 => MTU_MC10_RDBFL37,
			"MTU_MC10_RDBFL38"			 => MTU_MC10_RDBFL38,
			"MTU_MC10_RDBFL39"			 => MTU_MC10_RDBFL39,
			"MTU_MC10_RDBFL40"			 => MTU_MC10_RDBFL40,
			"MTU_MC10_RDBFL41"			 => MTU_MC10_RDBFL41,
			"MTU_MC0_RDBFL41"			 => MTU_MC0_RDBFL41,
			"MTU_MC10_RDBFL42"			 => MTU_MC10_RDBFL42,
			"MTU_MC10_RDBFL43"			 => MTU_MC10_RDBFL43,
			"MTU_MC10_RDBFL44"			 => MTU_MC10_RDBFL44,
			"MTU_MC10_RDBFL45"			 => MTU_MC10_RDBFL45,
			"MTU_MC10_RDBFL46"			 => MTU_MC10_RDBFL46,
			"MTU_MC10_RDBFL47"			 => MTU_MC10_RDBFL47,
			"MTU_MC10_RDBFL48"			 => MTU_MC10_RDBFL48,
			"MTU_MC10_RDBFL49"			 => MTU_MC10_RDBFL49,
			"MTU_MC10_RDBFL50"			 => MTU_MC10_RDBFL50,
			"MTU_MC10_RDBFL51"			 => MTU_MC10_RDBFL51,
			"MTU_MC0_RDBFL42"			 => MTU_MC0_RDBFL42,
			"MTU_MC10_RDBFL52"			 => MTU_MC10_RDBFL52,
			"MTU_MC10_RDBFL53"			 => MTU_MC10_RDBFL53,
			"MTU_MC10_RDBFL54"			 => MTU_MC10_RDBFL54,
			"MTU_MC10_RDBFL55"			 => MTU_MC10_RDBFL55,
			"MTU_MC10_RDBFL56"			 => MTU_MC10_RDBFL56,
			"MTU_MC10_RDBFL57"			 => MTU_MC10_RDBFL57,
			"MTU_MC10_RDBFL58"			 => MTU_MC10_RDBFL58,
			"MTU_MC10_RDBFL59"			 => MTU_MC10_RDBFL59,
			"MTU_MC10_RDBFL60"			 => MTU_MC10_RDBFL60,
			"MTU_MC10_RDBFL61"			 => MTU_MC10_RDBFL61,
			"MTU_MC0_RDBFL43"			 => MTU_MC0_RDBFL43,
			"MTU_MC10_RDBFL62"			 => MTU_MC10_RDBFL62,
			"MTU_MC10_RDBFL63"			 => MTU_MC10_RDBFL63,
			"MTU_MC10_RDBFL64"			 => MTU_MC10_RDBFL64,
			"MTU_MC10_RDBFL65"			 => MTU_MC10_RDBFL65,
			"MTU_MC10_RDBFL66"			 => MTU_MC10_RDBFL66,
			"MTU_MC10_ALMSRCS"			 => MTU_MC10_ALMSRCS,
			"MTU_MC10_FAULTSTS"			 => MTU_MC10_FAULTSTS,
			"MTU_MC10_ERRINFO0"			 => MTU_MC10_ERRINFO0,
			"MTU_MC10_ERRINFO1"			 => MTU_MC10_ERRINFO1,
			"MTU_MC10_ERRINFO2"			 => MTU_MC10_ERRINFO2,
			"MTU_MC0_RDBFL44"			 => MTU_MC0_RDBFL44,
			"MTU_MC10_ERRINFO3"			 => MTU_MC10_ERRINFO3,
			"MTU_MC10_ERRINFO4"			 => MTU_MC10_ERRINFO4,
			"MTU_MC11_CONFIG0"			 => MTU_MC11_CONFIG0,
			"MTU_MC11_CONFIG1"			 => MTU_MC11_CONFIG1,
			"MTU_MC11_MCONTROL"			 => MTU_MC11_MCONTROL,
			"MTU_MC11_MSTATUS"			 => MTU_MC11_MSTATUS,
			"MTU_MC11_RANGE"			 => MTU_MC11_RANGE,
			"MTU_MC11_REVID"			 => MTU_MC11_REVID,
			"MTU_MC11_ECCS"			 => MTU_MC11_ECCS,
			"MTU_MC11_ECCD"			 => MTU_MC11_ECCD,
			"MTU_MC0_RDBFL45"			 => MTU_MC0_RDBFL45,
			"MTU_MC11_ETRR0"			 => MTU_MC11_ETRR0,
			"MTU_MC11_ETRR1"			 => MTU_MC11_ETRR1,
			"MTU_MC11_ETRR2"			 => MTU_MC11_ETRR2,
			"MTU_MC11_ETRR3"			 => MTU_MC11_ETRR3,
			"MTU_MC11_ETRR4"			 => MTU_MC11_ETRR4,
			"MTU_MC11_RDBFL0"			 => MTU_MC11_RDBFL0,
			"MTU_MC11_RDBFL1"			 => MTU_MC11_RDBFL1,
			"MTU_MC11_RDBFL2"			 => MTU_MC11_RDBFL2,
			"MTU_MC11_RDBFL3"			 => MTU_MC11_RDBFL3,
			"MTU_MC11_RDBFL4"			 => MTU_MC11_RDBFL4,
			"MTU_MC0_RDBFL46"			 => MTU_MC0_RDBFL46,
			"MTU_MC11_RDBFL5"			 => MTU_MC11_RDBFL5,
			"MTU_MC11_RDBFL6"			 => MTU_MC11_RDBFL6,
			"MTU_MC11_RDBFL7"			 => MTU_MC11_RDBFL7,
			"MTU_MC11_RDBFL8"			 => MTU_MC11_RDBFL8,
			"MTU_MC11_RDBFL9"			 => MTU_MC11_RDBFL9,
			"MTU_MC11_RDBFL10"			 => MTU_MC11_RDBFL10,
			"MTU_MC11_RDBFL11"			 => MTU_MC11_RDBFL11,
			"MTU_MC11_RDBFL12"			 => MTU_MC11_RDBFL12,
			"MTU_MC11_RDBFL13"			 => MTU_MC11_RDBFL13,
			"MTU_MC11_RDBFL14"			 => MTU_MC11_RDBFL14,
			"MTU_MC0_RDBFL47"			 => MTU_MC0_RDBFL47,
			"MTU_MC11_RDBFL15"			 => MTU_MC11_RDBFL15,
			"MTU_MC11_RDBFL16"			 => MTU_MC11_RDBFL16,
			"MTU_MC11_RDBFL17"			 => MTU_MC11_RDBFL17,
			"MTU_MC11_RDBFL18"			 => MTU_MC11_RDBFL18,
			"MTU_MC11_RDBFL19"			 => MTU_MC11_RDBFL19,
			"MTU_MC11_RDBFL20"			 => MTU_MC11_RDBFL20,
			"MTU_MC11_RDBFL21"			 => MTU_MC11_RDBFL21,
			"MTU_MC11_RDBFL22"			 => MTU_MC11_RDBFL22,
			"MTU_MC11_RDBFL23"			 => MTU_MC11_RDBFL23,
			"MTU_MC11_RDBFL24"			 => MTU_MC11_RDBFL24,
			"MTU_MC0_RDBFL48"			 => MTU_MC0_RDBFL48,
			"MTU_MC11_RDBFL25"			 => MTU_MC11_RDBFL25,
			"MTU_MC11_RDBFL26"			 => MTU_MC11_RDBFL26,
			"MTU_MC11_RDBFL27"			 => MTU_MC11_RDBFL27,
			"MTU_MC11_RDBFL28"			 => MTU_MC11_RDBFL28,
			"MTU_MC11_RDBFL29"			 => MTU_MC11_RDBFL29,
			"MTU_MC11_RDBFL30"			 => MTU_MC11_RDBFL30,
			"MTU_MC11_RDBFL31"			 => MTU_MC11_RDBFL31,
			"MTU_MC11_RDBFL32"			 => MTU_MC11_RDBFL32,
			"MTU_MC11_RDBFL33"			 => MTU_MC11_RDBFL33,
			"MTU_MC11_RDBFL34"			 => MTU_MC11_RDBFL34,
			"MTU_MC0_RDBFL49"			 => MTU_MC0_RDBFL49,
			"MTU_MC11_RDBFL35"			 => MTU_MC11_RDBFL35,
			"MTU_MC11_RDBFL36"			 => MTU_MC11_RDBFL36,
			"MTU_MC11_RDBFL37"			 => MTU_MC11_RDBFL37,
			"MTU_MC11_RDBFL38"			 => MTU_MC11_RDBFL38,
			"MTU_MC11_RDBFL39"			 => MTU_MC11_RDBFL39,
			"MTU_MC11_RDBFL40"			 => MTU_MC11_RDBFL40,
			"MTU_MC11_RDBFL41"			 => MTU_MC11_RDBFL41,
			"MTU_MC11_RDBFL42"			 => MTU_MC11_RDBFL42,
			"MTU_MC11_RDBFL43"			 => MTU_MC11_RDBFL43,
			"MTU_MC11_RDBFL44"			 => MTU_MC11_RDBFL44,
			"MTU_MC0_RDBFL50"			 => MTU_MC0_RDBFL50,
			"MTU_MC11_RDBFL45"			 => MTU_MC11_RDBFL45,
			"MTU_MC11_RDBFL46"			 => MTU_MC11_RDBFL46,
			"MTU_MC11_RDBFL47"			 => MTU_MC11_RDBFL47,
			"MTU_MC11_RDBFL48"			 => MTU_MC11_RDBFL48,
			"MTU_MC11_RDBFL49"			 => MTU_MC11_RDBFL49,
			"MTU_MC11_RDBFL50"			 => MTU_MC11_RDBFL50,
			"MTU_MC11_RDBFL51"			 => MTU_MC11_RDBFL51,
			"MTU_MC11_RDBFL52"			 => MTU_MC11_RDBFL52,
			"MTU_MC11_RDBFL53"			 => MTU_MC11_RDBFL53,
			"MTU_MC11_RDBFL54"			 => MTU_MC11_RDBFL54,
			"MTU_MC0_RDBFL51"			 => MTU_MC0_RDBFL51,
			"MTU_MC11_RDBFL55"			 => MTU_MC11_RDBFL55,
			"MTU_MC11_RDBFL56"			 => MTU_MC11_RDBFL56,
			"MTU_MC11_RDBFL57"			 => MTU_MC11_RDBFL57,
			"MTU_MC11_RDBFL58"			 => MTU_MC11_RDBFL58,
			"MTU_MC11_RDBFL59"			 => MTU_MC11_RDBFL59,
			"MTU_MC11_RDBFL60"			 => MTU_MC11_RDBFL60,
			"MTU_MC11_RDBFL61"			 => MTU_MC11_RDBFL61,
			"MTU_MC11_RDBFL62"			 => MTU_MC11_RDBFL62,
			"MTU_MC11_RDBFL63"			 => MTU_MC11_RDBFL63,
			"MTU_MC11_RDBFL64"			 => MTU_MC11_RDBFL64,
			"MTU_MC0_RDBFL52"			 => MTU_MC0_RDBFL52,
			"MTU_MC11_RDBFL65"			 => MTU_MC11_RDBFL65,
			"MTU_MC11_RDBFL66"			 => MTU_MC11_RDBFL66,
			"MTU_MC11_ALMSRCS"			 => MTU_MC11_ALMSRCS,
			"MTU_MC11_FAULTSTS"			 => MTU_MC11_FAULTSTS,
			"MTU_MC11_ERRINFO0"			 => MTU_MC11_ERRINFO0,
			"MTU_MC11_ERRINFO1"			 => MTU_MC11_ERRINFO1,
			"MTU_MC11_ERRINFO2"			 => MTU_MC11_ERRINFO2,
			"MTU_MC11_ERRINFO3"			 => MTU_MC11_ERRINFO3,
			"MTU_MC11_ERRINFO4"			 => MTU_MC11_ERRINFO4,
			"MTU_MC12_CONFIG0"			 => MTU_MC12_CONFIG0,
			"MTU_MC0_RDBFL53"			 => MTU_MC0_RDBFL53,
			"MTU_MC12_CONFIG1"			 => MTU_MC12_CONFIG1,
			"MTU_MC12_MCONTROL"			 => MTU_MC12_MCONTROL,
			"MTU_MC12_MSTATUS"			 => MTU_MC12_MSTATUS,
			"MTU_MC12_RANGE"			 => MTU_MC12_RANGE,
			"MTU_MC12_REVID"			 => MTU_MC12_REVID,
			"MTU_MC12_ECCS"			 => MTU_MC12_ECCS,
			"MTU_MC12_ECCD"			 => MTU_MC12_ECCD,
			"MTU_MC12_ETRR0"			 => MTU_MC12_ETRR0,
			"MTU_MC12_ETRR1"			 => MTU_MC12_ETRR1,
			"MTU_MC12_ETRR2"			 => MTU_MC12_ETRR2,
			"MTU_MC0_RDBFL54"			 => MTU_MC0_RDBFL54,
			"MTU_MC12_ETRR3"			 => MTU_MC12_ETRR3,
			"MTU_MC12_ETRR4"			 => MTU_MC12_ETRR4,
			"MTU_MC12_RDBFL0"			 => MTU_MC12_RDBFL0,
			"MTU_MC12_RDBFL1"			 => MTU_MC12_RDBFL1,
			"MTU_MC12_RDBFL2"			 => MTU_MC12_RDBFL2,
			"MTU_MC12_RDBFL3"			 => MTU_MC12_RDBFL3,
			"MTU_MC12_RDBFL4"			 => MTU_MC12_RDBFL4,
			"MTU_MC12_RDBFL5"			 => MTU_MC12_RDBFL5,
			"MTU_MC12_RDBFL6"			 => MTU_MC12_RDBFL6,
			"MTU_MC12_RDBFL7"			 => MTU_MC12_RDBFL7,
			"MTU_MC0_RDBFL55"			 => MTU_MC0_RDBFL55,
			"MTU_MC12_RDBFL8"			 => MTU_MC12_RDBFL8,
			"MTU_MC12_RDBFL9"			 => MTU_MC12_RDBFL9,
			"MTU_MC12_RDBFL10"			 => MTU_MC12_RDBFL10,
			"MTU_MC12_RDBFL11"			 => MTU_MC12_RDBFL11,
			"MTU_MC12_RDBFL12"			 => MTU_MC12_RDBFL12,
			"MTU_MC12_RDBFL13"			 => MTU_MC12_RDBFL13,
			"MTU_MC12_RDBFL14"			 => MTU_MC12_RDBFL14,
			"MTU_MC12_RDBFL15"			 => MTU_MC12_RDBFL15,
			"MTU_MC12_RDBFL16"			 => MTU_MC12_RDBFL16,
			"MTU_MC12_RDBFL17"			 => MTU_MC12_RDBFL17,
			"MTU_MC0_RDBFL56"			 => MTU_MC0_RDBFL56,
			"MTU_MC12_RDBFL18"			 => MTU_MC12_RDBFL18,
			"MTU_MC12_RDBFL19"			 => MTU_MC12_RDBFL19,
			"MTU_MC12_RDBFL20"			 => MTU_MC12_RDBFL20,
			"MTU_MC12_RDBFL21"			 => MTU_MC12_RDBFL21,
			"MTU_MC12_RDBFL22"			 => MTU_MC12_RDBFL22,
			"MTU_MC12_RDBFL23"			 => MTU_MC12_RDBFL23,
			"MTU_MC12_RDBFL24"			 => MTU_MC12_RDBFL24,
			"MTU_MC12_RDBFL25"			 => MTU_MC12_RDBFL25,
			"MTU_MC12_RDBFL26"			 => MTU_MC12_RDBFL26,
			"MTU_MC12_RDBFL27"			 => MTU_MC12_RDBFL27,
			"MTU_MC0_RDBFL57"			 => MTU_MC0_RDBFL57,
			"MTU_MC12_RDBFL28"			 => MTU_MC12_RDBFL28,
			"MTU_MC12_RDBFL29"			 => MTU_MC12_RDBFL29,
			"MTU_MC12_RDBFL30"			 => MTU_MC12_RDBFL30,
			"MTU_MC12_RDBFL31"			 => MTU_MC12_RDBFL31,
			"MTU_MC12_RDBFL32"			 => MTU_MC12_RDBFL32,
			"MTU_MC12_RDBFL33"			 => MTU_MC12_RDBFL33,
			"MTU_MC12_RDBFL34"			 => MTU_MC12_RDBFL34,
			"MTU_MC12_RDBFL35"			 => MTU_MC12_RDBFL35,
			"MTU_MC12_RDBFL36"			 => MTU_MC12_RDBFL36,
			"MTU_MC12_RDBFL37"			 => MTU_MC12_RDBFL37,
			"MTU_MC0_RDBFL58"			 => MTU_MC0_RDBFL58,
			"MTU_MC12_RDBFL38"			 => MTU_MC12_RDBFL38,
			"MTU_MC12_RDBFL39"			 => MTU_MC12_RDBFL39,
			"MTU_MC12_RDBFL40"			 => MTU_MC12_RDBFL40,
			"MTU_MC12_RDBFL41"			 => MTU_MC12_RDBFL41,
			"MTU_MC12_RDBFL42"			 => MTU_MC12_RDBFL42,
			"MTU_MC12_RDBFL43"			 => MTU_MC12_RDBFL43,
			"MTU_MC12_RDBFL44"			 => MTU_MC12_RDBFL44,
			"MTU_MC12_RDBFL45"			 => MTU_MC12_RDBFL45,
			"MTU_MC12_RDBFL46"			 => MTU_MC12_RDBFL46,
			"MTU_MC12_RDBFL47"			 => MTU_MC12_RDBFL47,
			"MTU_MC0_RDBFL59"			 => MTU_MC0_RDBFL59,
			"MTU_MC12_RDBFL48"			 => MTU_MC12_RDBFL48,
			"MTU_MC12_RDBFL49"			 => MTU_MC12_RDBFL49,
			"MTU_MC12_RDBFL50"			 => MTU_MC12_RDBFL50,
			"MTU_MC12_RDBFL51"			 => MTU_MC12_RDBFL51,
			"MTU_MC12_RDBFL52"			 => MTU_MC12_RDBFL52,
			"MTU_MC12_RDBFL53"			 => MTU_MC12_RDBFL53,
			"MTU_MC12_RDBFL54"			 => MTU_MC12_RDBFL54,
			"MTU_MC12_RDBFL55"			 => MTU_MC12_RDBFL55,
			"MTU_MC12_RDBFL56"			 => MTU_MC12_RDBFL56,
			"MTU_MC12_RDBFL57"			 => MTU_MC12_RDBFL57,
			"MTU_MC0_RDBFL60"			 => MTU_MC0_RDBFL60,
			"MTU_MC12_RDBFL58"			 => MTU_MC12_RDBFL58,
			"MTU_MC12_RDBFL59"			 => MTU_MC12_RDBFL59,
			"MTU_MC12_RDBFL60"			 => MTU_MC12_RDBFL60,
			"MTU_MC12_RDBFL61"			 => MTU_MC12_RDBFL61,
			"MTU_MC12_RDBFL62"			 => MTU_MC12_RDBFL62,
			"MTU_MC12_RDBFL63"			 => MTU_MC12_RDBFL63,
			"MTU_MC12_RDBFL64"			 => MTU_MC12_RDBFL64,
			"MTU_MC12_RDBFL65"			 => MTU_MC12_RDBFL65,
			"MTU_MC12_RDBFL66"			 => MTU_MC12_RDBFL66,
			"MTU_MC12_ALMSRCS"			 => MTU_MC12_ALMSRCS,
			"MTU_MC0_RDBFL61"			 => MTU_MC0_RDBFL61,
			"MTU_MC12_FAULTSTS"			 => MTU_MC12_FAULTSTS,
			"MTU_MC12_ERRINFO0"			 => MTU_MC12_ERRINFO0,
			"MTU_MC12_ERRINFO1"			 => MTU_MC12_ERRINFO1,
			"MTU_MC12_ERRINFO2"			 => MTU_MC12_ERRINFO2,
			"MTU_MC12_ERRINFO3"			 => MTU_MC12_ERRINFO3,
			"MTU_MC12_ERRINFO4"			 => MTU_MC12_ERRINFO4,
			"MTU_MC13_CONFIG0"			 => MTU_MC13_CONFIG0,
			"MTU_MC13_CONFIG1"			 => MTU_MC13_CONFIG1,
			"MTU_MC13_MCONTROL"			 => MTU_MC13_MCONTROL,
			"MTU_MC13_MSTATUS"			 => MTU_MC13_MSTATUS,
			"MTU_MC0_RDBFL62"			 => MTU_MC0_RDBFL62,
			"MTU_MC13_RANGE"			 => MTU_MC13_RANGE,
			"MTU_MC13_REVID"			 => MTU_MC13_REVID,
			"MTU_MC13_ECCS"			 => MTU_MC13_ECCS,
			"MTU_MC13_ECCD"			 => MTU_MC13_ECCD,
			"MTU_MC13_ETRR0"			 => MTU_MC13_ETRR0,
			"MTU_MC13_ETRR1"			 => MTU_MC13_ETRR1,
			"MTU_MC13_ETRR2"			 => MTU_MC13_ETRR2,
			"MTU_MC13_ETRR3"			 => MTU_MC13_ETRR3,
			"MTU_MC13_ETRR4"			 => MTU_MC13_ETRR4,
			"MTU_MC13_RDBFL0"			 => MTU_MC13_RDBFL0,
			"MTU_MC0_RDBFL63"			 => MTU_MC0_RDBFL63,
			"MTU_MC13_RDBFL1"			 => MTU_MC13_RDBFL1,
			"MTU_MC13_RDBFL2"			 => MTU_MC13_RDBFL2,
			"MTU_MC13_RDBFL3"			 => MTU_MC13_RDBFL3,
			"MTU_MC13_RDBFL4"			 => MTU_MC13_RDBFL4,
			"MTU_MC13_RDBFL5"			 => MTU_MC13_RDBFL5,
			"MTU_MC13_RDBFL6"			 => MTU_MC13_RDBFL6,
			"MTU_MC13_RDBFL7"			 => MTU_MC13_RDBFL7,
			"MTU_MC13_RDBFL8"			 => MTU_MC13_RDBFL8,
			"MTU_MC13_RDBFL9"			 => MTU_MC13_RDBFL9,
			"MTU_MC13_RDBFL10"			 => MTU_MC13_RDBFL10,
			"MTU_MC0_RDBFL64"			 => MTU_MC0_RDBFL64,
			"MTU_MC13_RDBFL11"			 => MTU_MC13_RDBFL11,
			"MTU_MC13_RDBFL12"			 => MTU_MC13_RDBFL12,
			"MTU_MC13_RDBFL13"			 => MTU_MC13_RDBFL13,
			"MTU_MC13_RDBFL14"			 => MTU_MC13_RDBFL14,
			"MTU_MC13_RDBFL15"			 => MTU_MC13_RDBFL15,
			"MTU_MC13_RDBFL16"			 => MTU_MC13_RDBFL16,
			"MTU_MC13_RDBFL17"			 => MTU_MC13_RDBFL17,
			"MTU_MC13_RDBFL18"			 => MTU_MC13_RDBFL18,
			"MTU_MC13_RDBFL19"			 => MTU_MC13_RDBFL19,
			"MTU_MC13_RDBFL20"			 => MTU_MC13_RDBFL20,
			"MTU_MC0_RDBFL65"			 => MTU_MC0_RDBFL65,
			"MTU_MC13_RDBFL21"			 => MTU_MC13_RDBFL21,
			"MTU_MC13_RDBFL22"			 => MTU_MC13_RDBFL22,
			"MTU_MC13_RDBFL23"			 => MTU_MC13_RDBFL23,
			"MTU_MC13_RDBFL24"			 => MTU_MC13_RDBFL24,
			"MTU_MC13_RDBFL25"			 => MTU_MC13_RDBFL25,
			"MTU_MC13_RDBFL26"			 => MTU_MC13_RDBFL26,
			"MTU_MC13_RDBFL27"			 => MTU_MC13_RDBFL27,
			"MTU_MC13_RDBFL28"			 => MTU_MC13_RDBFL28,
			"MTU_MC13_RDBFL29"			 => MTU_MC13_RDBFL29,
			"MTU_MC13_RDBFL30"			 => MTU_MC13_RDBFL30,
			"MTU_MC0_RDBFL66"			 => MTU_MC0_RDBFL66,
			"MTU_MC13_RDBFL31"			 => MTU_MC13_RDBFL31,
			"MTU_MC13_RDBFL32"			 => MTU_MC13_RDBFL32,
			"MTU_MC13_RDBFL33"			 => MTU_MC13_RDBFL33,
			"MTU_MC13_RDBFL34"			 => MTU_MC13_RDBFL34,
			"MTU_MC13_RDBFL35"			 => MTU_MC13_RDBFL35,
			"MTU_MC13_RDBFL36"			 => MTU_MC13_RDBFL36,
			"MTU_MC13_RDBFL37"			 => MTU_MC13_RDBFL37,
			"MTU_MC13_RDBFL38"			 => MTU_MC13_RDBFL38,
			"MTU_MC13_RDBFL39"			 => MTU_MC13_RDBFL39,
			"MTU_MC13_RDBFL40"			 => MTU_MC13_RDBFL40,
			"MTU_MC0_ALMSRCS"			 => MTU_MC0_ALMSRCS,
			"MTU_MC13_RDBFL41"			 => MTU_MC13_RDBFL41,
			"MTU_MC13_RDBFL42"			 => MTU_MC13_RDBFL42,
			"MTU_MC13_RDBFL43"			 => MTU_MC13_RDBFL43,
			"MTU_MC13_RDBFL44"			 => MTU_MC13_RDBFL44,
			"MTU_MC13_RDBFL45"			 => MTU_MC13_RDBFL45,
			"MTU_MC13_RDBFL46"			 => MTU_MC13_RDBFL46,
			"MTU_MC13_RDBFL47"			 => MTU_MC13_RDBFL47,
			"MTU_MC13_RDBFL48"			 => MTU_MC13_RDBFL48,
			"MTU_MC13_RDBFL49"			 => MTU_MC13_RDBFL49,
			"MTU_MC13_RDBFL50"			 => MTU_MC13_RDBFL50,
			"MTU_MC0_FAULTSTS"			 => MTU_MC0_FAULTSTS,
			"MTU_MC13_RDBFL51"			 => MTU_MC13_RDBFL51,
			"MTU_MC13_RDBFL52"			 => MTU_MC13_RDBFL52,
			"MTU_MC13_RDBFL53"			 => MTU_MC13_RDBFL53,
			"MTU_MC13_RDBFL54"			 => MTU_MC13_RDBFL54,
			"MTU_MC13_RDBFL55"			 => MTU_MC13_RDBFL55,
			"MTU_MC13_RDBFL56"			 => MTU_MC13_RDBFL56,
			"MTU_MC13_RDBFL57"			 => MTU_MC13_RDBFL57,
			"MTU_MC13_RDBFL58"			 => MTU_MC13_RDBFL58,
			"MTU_MC13_RDBFL59"			 => MTU_MC13_RDBFL59,
			"MTU_MC13_RDBFL60"			 => MTU_MC13_RDBFL60,
			"MTU_MC0_ERRINFO0"			 => MTU_MC0_ERRINFO0,
			"MTU_MC13_RDBFL61"			 => MTU_MC13_RDBFL61,
			"MTU_MC13_RDBFL62"			 => MTU_MC13_RDBFL62,
			"MTU_MC13_RDBFL63"			 => MTU_MC13_RDBFL63,
			"MTU_MC13_RDBFL64"			 => MTU_MC13_RDBFL64,
			"MTU_MC13_RDBFL65"			 => MTU_MC13_RDBFL65,
			"MTU_MC13_RDBFL66"			 => MTU_MC13_RDBFL66,
			"MTU_MC13_ALMSRCS"			 => MTU_MC13_ALMSRCS,
			"MTU_MC13_FAULTSTS"			 => MTU_MC13_FAULTSTS,
			"MTU_MC13_ERRINFO0"			 => MTU_MC13_ERRINFO0,
			"MTU_MC13_ERRINFO1"			 => MTU_MC13_ERRINFO1,
			"MTU_MC0_ERRINFO1"			 => MTU_MC0_ERRINFO1,
			"MTU_MC13_ERRINFO2"			 => MTU_MC13_ERRINFO2,
			"MTU_MC13_ERRINFO3"			 => MTU_MC13_ERRINFO3,
			"MTU_MC13_ERRINFO4"			 => MTU_MC13_ERRINFO4,
			"MTU_MC14_CONFIG0"			 => MTU_MC14_CONFIG0,
			"MTU_MC14_CONFIG1"			 => MTU_MC14_CONFIG1,
			"MTU_MC14_MCONTROL"			 => MTU_MC14_MCONTROL,
			"MTU_MC14_MSTATUS"			 => MTU_MC14_MSTATUS,
			"MTU_MC14_RANGE"			 => MTU_MC14_RANGE,
			"MTU_MC14_REVID"			 => MTU_MC14_REVID,
			"MTU_MC14_ECCS"			 => MTU_MC14_ECCS,
			"MTU_MC0_ERRINFO2"			 => MTU_MC0_ERRINFO2,
			"MTU_MC14_ECCD"			 => MTU_MC14_ECCD,
			"MTU_MC14_ETRR0"			 => MTU_MC14_ETRR0,
			"MTU_MC14_ETRR1"			 => MTU_MC14_ETRR1,
			"MTU_MC14_ETRR2"			 => MTU_MC14_ETRR2,
			"MTU_MC14_ETRR3"			 => MTU_MC14_ETRR3,
			"MTU_MC14_ETRR4"			 => MTU_MC14_ETRR4,
			"MTU_MC14_RDBFL0"			 => MTU_MC14_RDBFL0,
			"MTU_MC14_RDBFL1"			 => MTU_MC14_RDBFL1,
			"MTU_MC14_RDBFL2"			 => MTU_MC14_RDBFL2,
			"MTU_MC14_RDBFL3"			 => MTU_MC14_RDBFL3,
			"MTU_MC0_ERRINFO3"			 => MTU_MC0_ERRINFO3,
			"MTU_MC14_RDBFL4"			 => MTU_MC14_RDBFL4,
			"MTU_MC14_RDBFL5"			 => MTU_MC14_RDBFL5,
			"MTU_MC14_RDBFL6"			 => MTU_MC14_RDBFL6,
			"MTU_MC14_RDBFL7"			 => MTU_MC14_RDBFL7,
			"MTU_MC14_RDBFL8"			 => MTU_MC14_RDBFL8,
			"MTU_MC14_RDBFL9"			 => MTU_MC14_RDBFL9,
			"MTU_MC14_RDBFL10"			 => MTU_MC14_RDBFL10,
			"MTU_MC14_RDBFL11"			 => MTU_MC14_RDBFL11,
			"MTU_MC14_RDBFL12"			 => MTU_MC14_RDBFL12,
			"MTU_MC14_RDBFL13"			 => MTU_MC14_RDBFL13,
			"MTU_MC0_ERRINFO4"			 => MTU_MC0_ERRINFO4,
			"MTU_MC14_RDBFL14"			 => MTU_MC14_RDBFL14,
			"MTU_MC14_RDBFL15"			 => MTU_MC14_RDBFL15,
			"MTU_MC14_RDBFL16"			 => MTU_MC14_RDBFL16,
			"MTU_MC14_RDBFL17"			 => MTU_MC14_RDBFL17,
			"MTU_MC14_RDBFL18"			 => MTU_MC14_RDBFL18,
			"MTU_MC14_RDBFL19"			 => MTU_MC14_RDBFL19,
			"MTU_MC14_RDBFL20"			 => MTU_MC14_RDBFL20,
			"MTU_MC14_RDBFL21"			 => MTU_MC14_RDBFL21,
			"MTU_MC14_RDBFL22"			 => MTU_MC14_RDBFL22,
			"MTU_MC14_RDBFL23"			 => MTU_MC14_RDBFL23,
			"MTU_MC1_CONFIG0"			 => MTU_MC1_CONFIG0,
			"MTU_MC14_RDBFL24"			 => MTU_MC14_RDBFL24,
			"MTU_MC14_RDBFL25"			 => MTU_MC14_RDBFL25,
			"MTU_MC14_RDBFL26"			 => MTU_MC14_RDBFL26,
			"MTU_MC14_RDBFL27"			 => MTU_MC14_RDBFL27,
			"MTU_MC14_RDBFL28"			 => MTU_MC14_RDBFL28,
			"MTU_MC14_RDBFL29"			 => MTU_MC14_RDBFL29,
			"MTU_MC14_RDBFL30"			 => MTU_MC14_RDBFL30,
			"MTU_MC14_RDBFL31"			 => MTU_MC14_RDBFL31,
			"MTU_MC14_RDBFL32"			 => MTU_MC14_RDBFL32,
			"MTU_MC14_RDBFL33"			 => MTU_MC14_RDBFL33,
			"MTU_MC1_CONFIG1"			 => MTU_MC1_CONFIG1,
			"MTU_MC14_RDBFL34"			 => MTU_MC14_RDBFL34,
			"MTU_MC14_RDBFL35"			 => MTU_MC14_RDBFL35,
			"MTU_MC14_RDBFL36"			 => MTU_MC14_RDBFL36,
			"MTU_MC14_RDBFL37"			 => MTU_MC14_RDBFL37,
			"MTU_MC14_RDBFL38"			 => MTU_MC14_RDBFL38,
			"MTU_MC14_RDBFL39"			 => MTU_MC14_RDBFL39,
			"MTU_MC14_RDBFL40"			 => MTU_MC14_RDBFL40,
			"MTU_MC14_RDBFL41"			 => MTU_MC14_RDBFL41,
			"MTU_MC14_RDBFL42"			 => MTU_MC14_RDBFL42,
			"MTU_MC14_RDBFL43"			 => MTU_MC14_RDBFL43,
			"MTU_MC1_MCONTROL"			 => MTU_MC1_MCONTROL,
			"MTU_MC14_RDBFL44"			 => MTU_MC14_RDBFL44,
			"MTU_MC14_RDBFL45"			 => MTU_MC14_RDBFL45,
			"MTU_MC14_RDBFL46"			 => MTU_MC14_RDBFL46,
			"MTU_MC14_RDBFL47"			 => MTU_MC14_RDBFL47,
			"MTU_MC14_RDBFL48"			 => MTU_MC14_RDBFL48,
			"MTU_MC14_RDBFL49"			 => MTU_MC14_RDBFL49,
			"MTU_MC14_RDBFL50"			 => MTU_MC14_RDBFL50,
			"MTU_MC14_RDBFL51"			 => MTU_MC14_RDBFL51,
			"MTU_MC14_RDBFL52"			 => MTU_MC14_RDBFL52,
			"MTU_MC14_RDBFL53"			 => MTU_MC14_RDBFL53,
			"MTU_MC1_MSTATUS"			 => MTU_MC1_MSTATUS,
			"MTU_MC14_RDBFL54"			 => MTU_MC14_RDBFL54,
			"MTU_MC14_RDBFL55"			 => MTU_MC14_RDBFL55,
			"MTU_MC14_RDBFL56"			 => MTU_MC14_RDBFL56,
			"MTU_MC14_RDBFL57"			 => MTU_MC14_RDBFL57,
			"MTU_MC14_RDBFL58"			 => MTU_MC14_RDBFL58,
			"MTU_MC14_RDBFL59"			 => MTU_MC14_RDBFL59,
			"MTU_MC14_RDBFL60"			 => MTU_MC14_RDBFL60,
			"MTU_MC14_RDBFL61"			 => MTU_MC14_RDBFL61,
			"MTU_MC14_RDBFL62"			 => MTU_MC14_RDBFL62,
			"MTU_MC14_RDBFL63"			 => MTU_MC14_RDBFL63,
			"MTU_MC1_RANGE"			 => MTU_MC1_RANGE,
			"MTU_MC14_RDBFL64"			 => MTU_MC14_RDBFL64,
			"MTU_MC14_RDBFL65"			 => MTU_MC14_RDBFL65,
			"MTU_MC14_RDBFL66"			 => MTU_MC14_RDBFL66,
			"MTU_MC14_ALMSRCS"			 => MTU_MC14_ALMSRCS,
			"MTU_MC14_FAULTSTS"			 => MTU_MC14_FAULTSTS,
			"MTU_MC14_ERRINFO0"			 => MTU_MC14_ERRINFO0,
			"MTU_MC14_ERRINFO1"			 => MTU_MC14_ERRINFO1,
			"MTU_MC14_ERRINFO2"			 => MTU_MC14_ERRINFO2,
			"MTU_MC14_ERRINFO3"			 => MTU_MC14_ERRINFO3,
			"MTU_MC14_ERRINFO4"			 => MTU_MC14_ERRINFO4,
			"MTU_MC1_REVID"			 => MTU_MC1_REVID,
			"MTU_MC15_CONFIG0"			 => MTU_MC15_CONFIG0,
			"MTU_MC15_CONFIG1"			 => MTU_MC15_CONFIG1,
			"MTU_MC15_MCONTROL"			 => MTU_MC15_MCONTROL,
			"MTU_MC15_MSTATUS"			 => MTU_MC15_MSTATUS,
			"MTU_MC15_RANGE"			 => MTU_MC15_RANGE,
			"MTU_MC15_REVID"			 => MTU_MC15_REVID,
			"MTU_MC15_ECCS"			 => MTU_MC15_ECCS,
			"MTU_MC15_ECCD"			 => MTU_MC15_ECCD,
			"MTU_MC15_ETRR0"			 => MTU_MC15_ETRR0,
			"MTU_MC15_ETRR1"			 => MTU_MC15_ETRR1,
			"MTU_MC1_ECCS"			 => MTU_MC1_ECCS,
			"MTU_MC15_ETRR2"			 => MTU_MC15_ETRR2,
			"MTU_MC15_ETRR3"			 => MTU_MC15_ETRR3,
			"MTU_MC15_ETRR4"			 => MTU_MC15_ETRR4,
			"MTU_MC15_RDBFL0"			 => MTU_MC15_RDBFL0,
			"MTU_MC15_RDBFL1"			 => MTU_MC15_RDBFL1,
			"MTU_MC15_RDBFL2"			 => MTU_MC15_RDBFL2,
			"MTU_MC15_RDBFL3"			 => MTU_MC15_RDBFL3,
			"MTU_MC15_RDBFL4"			 => MTU_MC15_RDBFL4,
			"MTU_MC15_RDBFL5"			 => MTU_MC15_RDBFL5,
			"MTU_MC15_RDBFL6"			 => MTU_MC15_RDBFL6,
			"MTU_MC1_ECCD"			 => MTU_MC1_ECCD,
			"MTU_MC15_RDBFL7"			 => MTU_MC15_RDBFL7,
			"MTU_MC15_RDBFL8"			 => MTU_MC15_RDBFL8,
			"MTU_MC15_RDBFL9"			 => MTU_MC15_RDBFL9,
			"MTU_MC15_RDBFL10"			 => MTU_MC15_RDBFL10,
			"MTU_MC15_RDBFL11"			 => MTU_MC15_RDBFL11,
			"MTU_MC15_RDBFL12"			 => MTU_MC15_RDBFL12,
			"MTU_MC15_RDBFL13"			 => MTU_MC15_RDBFL13,
			"MTU_MC15_RDBFL14"			 => MTU_MC15_RDBFL14,
			"MTU_MC15_RDBFL15"			 => MTU_MC15_RDBFL15,
			"MTU_MC15_RDBFL16"			 => MTU_MC15_RDBFL16,
			"MTU_MC1_ETRR0"			 => MTU_MC1_ETRR0,
			"MTU_MC15_RDBFL17"			 => MTU_MC15_RDBFL17,
			"MTU_MC15_RDBFL18"			 => MTU_MC15_RDBFL18,
			"MTU_MC15_RDBFL19"			 => MTU_MC15_RDBFL19,
			"MTU_MC15_RDBFL20"			 => MTU_MC15_RDBFL20,
			"MTU_MC15_RDBFL21"			 => MTU_MC15_RDBFL21,
			"MTU_MC15_RDBFL22"			 => MTU_MC15_RDBFL22,
			"MTU_MC15_RDBFL23"			 => MTU_MC15_RDBFL23,
			"MTU_MC15_RDBFL24"			 => MTU_MC15_RDBFL24,
			"MTU_MC15_RDBFL25"			 => MTU_MC15_RDBFL25,
			"MTU_MC15_RDBFL26"			 => MTU_MC15_RDBFL26,
			"MTU_MC1_ETRR1"			 => MTU_MC1_ETRR1,
			"MTU_MC15_RDBFL27"			 => MTU_MC15_RDBFL27,
			"MTU_MC15_RDBFL28"			 => MTU_MC15_RDBFL28,
			"MTU_MC15_RDBFL29"			 => MTU_MC15_RDBFL29,
			"MTU_MC15_RDBFL30"			 => MTU_MC15_RDBFL30,
			"MTU_MC15_RDBFL31"			 => MTU_MC15_RDBFL31,
			"MTU_MC15_RDBFL32"			 => MTU_MC15_RDBFL32,
			"MTU_MC15_RDBFL33"			 => MTU_MC15_RDBFL33,
			"MTU_MC15_RDBFL34"			 => MTU_MC15_RDBFL34,
			"MTU_MC15_RDBFL35"			 => MTU_MC15_RDBFL35,
			"MTU_MC15_RDBFL36"			 => MTU_MC15_RDBFL36,
			"MTU_MC1_ETRR2"			 => MTU_MC1_ETRR2,
			"MTU_MC15_RDBFL37"			 => MTU_MC15_RDBFL37,
			"MTU_MC15_RDBFL38"			 => MTU_MC15_RDBFL38,
			"MTU_MC15_RDBFL39"			 => MTU_MC15_RDBFL39,
			"MTU_MC15_RDBFL40"			 => MTU_MC15_RDBFL40,
			"MTU_MC15_RDBFL41"			 => MTU_MC15_RDBFL41,
			"MTU_MC15_RDBFL42"			 => MTU_MC15_RDBFL42,
			"MTU_MC15_RDBFL43"			 => MTU_MC15_RDBFL43,
			"MTU_MC15_RDBFL44"			 => MTU_MC15_RDBFL44,
			"MTU_MC15_RDBFL45"			 => MTU_MC15_RDBFL45,
			"MTU_MC15_RDBFL46"			 => MTU_MC15_RDBFL46,
			"MTU_MC1_ETRR3"			 => MTU_MC1_ETRR3,
			"MTU_MC15_RDBFL47"			 => MTU_MC15_RDBFL47,
			"MTU_MC15_RDBFL48"			 => MTU_MC15_RDBFL48,
			"MTU_MC15_RDBFL49"			 => MTU_MC15_RDBFL49,
			"MTU_MC15_RDBFL50"			 => MTU_MC15_RDBFL50,
			"MTU_MC15_RDBFL51"			 => MTU_MC15_RDBFL51,
			"MTU_MC15_RDBFL52"			 => MTU_MC15_RDBFL52,
			"MTU_MC15_RDBFL53"			 => MTU_MC15_RDBFL53,
			"MTU_MC15_RDBFL54"			 => MTU_MC15_RDBFL54,
			"MTU_MC15_RDBFL55"			 => MTU_MC15_RDBFL55,
			"MTU_MC15_RDBFL56"			 => MTU_MC15_RDBFL56,
			"MTU_MC1_ETRR4"			 => MTU_MC1_ETRR4,
			"MTU_MC15_RDBFL57"			 => MTU_MC15_RDBFL57,
			"MTU_MC15_RDBFL58"			 => MTU_MC15_RDBFL58,
			"MTU_MC15_RDBFL59"			 => MTU_MC15_RDBFL59,
			"MTU_MC15_RDBFL60"			 => MTU_MC15_RDBFL60,
			"MTU_MC15_RDBFL61"			 => MTU_MC15_RDBFL61,
			"MTU_MC15_RDBFL62"			 => MTU_MC15_RDBFL62,
			"MTU_MC15_RDBFL63"			 => MTU_MC15_RDBFL63,
			"MTU_MC15_RDBFL64"			 => MTU_MC15_RDBFL64,
			"MTU_MC15_RDBFL65"			 => MTU_MC15_RDBFL65,
			"MTU_MC15_RDBFL66"			 => MTU_MC15_RDBFL66,
			"MTU_MC1_RDBFL0"			 => MTU_MC1_RDBFL0,
			"MTU_MC15_ALMSRCS"			 => MTU_MC15_ALMSRCS,
			"MTU_MC15_FAULTSTS"			 => MTU_MC15_FAULTSTS,
			"MTU_MC15_ERRINFO0"			 => MTU_MC15_ERRINFO0,
			"MTU_MC15_ERRINFO1"			 => MTU_MC15_ERRINFO1,
			"MTU_MC15_ERRINFO2"			 => MTU_MC15_ERRINFO2,
			"MTU_MC15_ERRINFO3"			 => MTU_MC15_ERRINFO3,
			"MTU_MC15_ERRINFO4"			 => MTU_MC15_ERRINFO4,
			"MTU_MC16_CONFIG0"			 => MTU_MC16_CONFIG0,
			"MTU_MC16_CONFIG1"			 => MTU_MC16_CONFIG1,
			"MTU_MC16_MCONTROL"			 => MTU_MC16_MCONTROL,
			"MTU_MC1_RDBFL1"			 => MTU_MC1_RDBFL1,
			"MTU_MC16_MSTATUS"			 => MTU_MC16_MSTATUS,
			"MTU_MC16_RANGE"			 => MTU_MC16_RANGE,
			"MTU_MC16_REVID"			 => MTU_MC16_REVID,
			"MTU_MC16_ECCS"			 => MTU_MC16_ECCS,
			"MTU_MC16_ECCD"			 => MTU_MC16_ECCD,
			"MTU_MC16_ETRR0"			 => MTU_MC16_ETRR0,
			"MTU_MC16_ETRR1"			 => MTU_MC16_ETRR1,
			"MTU_MC16_ETRR2"			 => MTU_MC16_ETRR2,
			"MTU_MC16_ETRR3"			 => MTU_MC16_ETRR3,
			"MTU_MC16_ETRR4"			 => MTU_MC16_ETRR4,
			"MTU_MC1_RDBFL2"			 => MTU_MC1_RDBFL2,
			"MTU_MC16_RDBFL0"			 => MTU_MC16_RDBFL0,
			"MTU_MC16_RDBFL1"			 => MTU_MC16_RDBFL1,
			"MTU_MC16_RDBFL2"			 => MTU_MC16_RDBFL2,
			"MTU_MC16_RDBFL3"			 => MTU_MC16_RDBFL3,
			"MTU_MC16_RDBFL4"			 => MTU_MC16_RDBFL4,
			"MTU_MC16_RDBFL5"			 => MTU_MC16_RDBFL5,
			"MTU_MC16_RDBFL6"			 => MTU_MC16_RDBFL6,
			"MTU_MC16_RDBFL7"			 => MTU_MC16_RDBFL7,
			"MTU_MC16_RDBFL8"			 => MTU_MC16_RDBFL8,
			"MTU_MC16_RDBFL9"			 => MTU_MC16_RDBFL9,
			"MTU_MC1_RDBFL3"			 => MTU_MC1_RDBFL3,
			"MTU_MC16_RDBFL10"			 => MTU_MC16_RDBFL10,
			"MTU_MC16_RDBFL11"			 => MTU_MC16_RDBFL11,
			"MTU_MC16_RDBFL12"			 => MTU_MC16_RDBFL12,
			"MTU_MC16_RDBFL13"			 => MTU_MC16_RDBFL13,
			"MTU_MC16_RDBFL14"			 => MTU_MC16_RDBFL14,
			"MTU_MC16_RDBFL15"			 => MTU_MC16_RDBFL15,
			"MTU_MC16_RDBFL16"			 => MTU_MC16_RDBFL16,
			"MTU_MC16_RDBFL17"			 => MTU_MC16_RDBFL17,
			"MTU_MC16_RDBFL18"			 => MTU_MC16_RDBFL18,
			"MTU_MC16_RDBFL19"			 => MTU_MC16_RDBFL19,
			"MTU_MC1_RDBFL4"			 => MTU_MC1_RDBFL4,
			"MTU_MC16_RDBFL20"			 => MTU_MC16_RDBFL20,
			"MTU_MC16_RDBFL21"			 => MTU_MC16_RDBFL21,
			"MTU_MC16_RDBFL22"			 => MTU_MC16_RDBFL22,
			"MTU_MC16_RDBFL23"			 => MTU_MC16_RDBFL23,
			"MTU_MC16_RDBFL24"			 => MTU_MC16_RDBFL24,
			"MTU_MC16_RDBFL25"			 => MTU_MC16_RDBFL25,
			"MTU_MC16_RDBFL26"			 => MTU_MC16_RDBFL26,
			"MTU_MC16_RDBFL27"			 => MTU_MC16_RDBFL27,
			"MTU_MC16_RDBFL28"			 => MTU_MC16_RDBFL28,
			"MTU_MC16_RDBFL29"			 => MTU_MC16_RDBFL29,
			"MTU_MC1_RDBFL5"			 => MTU_MC1_RDBFL5,
			"MTU_MC16_RDBFL30"			 => MTU_MC16_RDBFL30,
			"MTU_MC16_RDBFL31"			 => MTU_MC16_RDBFL31,
			"MTU_MC16_RDBFL32"			 => MTU_MC16_RDBFL32,
			"MTU_MC16_RDBFL33"			 => MTU_MC16_RDBFL33,
			"MTU_MC16_RDBFL34"			 => MTU_MC16_RDBFL34,
			"MTU_MC16_RDBFL35"			 => MTU_MC16_RDBFL35,
			"MTU_MC16_RDBFL36"			 => MTU_MC16_RDBFL36,
			"MTU_MC16_RDBFL37"			 => MTU_MC16_RDBFL37,
			"MTU_MC16_RDBFL38"			 => MTU_MC16_RDBFL38,
			"MTU_MC16_RDBFL39"			 => MTU_MC16_RDBFL39,
			"MTU_MC1_RDBFL6"			 => MTU_MC1_RDBFL6,
			"MTU_MC16_RDBFL40"			 => MTU_MC16_RDBFL40,
			"MTU_MC16_RDBFL41"			 => MTU_MC16_RDBFL41,
			"MTU_MC16_RDBFL42"			 => MTU_MC16_RDBFL42,
			"MTU_MC16_RDBFL43"			 => MTU_MC16_RDBFL43,
			"MTU_MC16_RDBFL44"			 => MTU_MC16_RDBFL44,
			"MTU_MC16_RDBFL45"			 => MTU_MC16_RDBFL45,
			"MTU_MC16_RDBFL46"			 => MTU_MC16_RDBFL46,
			"MTU_MC16_RDBFL47"			 => MTU_MC16_RDBFL47,
			"MTU_MC16_RDBFL48"			 => MTU_MC16_RDBFL48,
			"MTU_MC16_RDBFL49"			 => MTU_MC16_RDBFL49,
			"MTU_MC1_RDBFL7"			 => MTU_MC1_RDBFL7,
			"MTU_MC16_RDBFL50"			 => MTU_MC16_RDBFL50,
			"MTU_MC16_RDBFL51"			 => MTU_MC16_RDBFL51,
			"MTU_MC16_RDBFL52"			 => MTU_MC16_RDBFL52,
			"MTU_MC16_RDBFL53"			 => MTU_MC16_RDBFL53,
			"MTU_MC16_RDBFL54"			 => MTU_MC16_RDBFL54,
			"MTU_MC16_RDBFL55"			 => MTU_MC16_RDBFL55,
			"MTU_MC16_RDBFL56"			 => MTU_MC16_RDBFL56,
			"MTU_MC16_RDBFL57"			 => MTU_MC16_RDBFL57,
			"MTU_MC16_RDBFL58"			 => MTU_MC16_RDBFL58,
			"MTU_MC16_RDBFL59"			 => MTU_MC16_RDBFL59,
			"MTU_MC1_RDBFL8"			 => MTU_MC1_RDBFL8,
			"MTU_MC16_RDBFL60"			 => MTU_MC16_RDBFL60,
			"MTU_MC16_RDBFL61"			 => MTU_MC16_RDBFL61,
			"MTU_MC16_RDBFL62"			 => MTU_MC16_RDBFL62,
			"MTU_MC16_RDBFL63"			 => MTU_MC16_RDBFL63,
			"MTU_MC16_RDBFL64"			 => MTU_MC16_RDBFL64,
			"MTU_MC16_RDBFL65"			 => MTU_MC16_RDBFL65,
			"MTU_MC16_RDBFL66"			 => MTU_MC16_RDBFL66,
			"MTU_MC16_ALMSRCS"			 => MTU_MC16_ALMSRCS,
			"MTU_MC16_FAULTSTS"			 => MTU_MC16_FAULTSTS,
			"MTU_MC16_ERRINFO0"			 => MTU_MC16_ERRINFO0,
			"MTU_MC1_RDBFL9"			 => MTU_MC1_RDBFL9,
			"MTU_MC16_ERRINFO1"			 => MTU_MC16_ERRINFO1,
			"MTU_MC16_ERRINFO2"			 => MTU_MC16_ERRINFO2,
			"MTU_MC16_ERRINFO3"			 => MTU_MC16_ERRINFO3,
			"MTU_MC16_ERRINFO4"			 => MTU_MC16_ERRINFO4,
			"MTU_MC17_CONFIG0"			 => MTU_MC17_CONFIG0,
			"MTU_MC17_CONFIG1"			 => MTU_MC17_CONFIG1,
			"MTU_MC17_MCONTROL"			 => MTU_MC17_MCONTROL,
			"MTU_MC17_MSTATUS"			 => MTU_MC17_MSTATUS,
			"MTU_MC17_RANGE"			 => MTU_MC17_RANGE,
			"MTU_MC17_REVID"			 => MTU_MC17_REVID,
			"MTU_MC1_RDBFL10"			 => MTU_MC1_RDBFL10,
			"MTU_MC17_ECCS"			 => MTU_MC17_ECCS,
			"MTU_MC17_ECCD"			 => MTU_MC17_ECCD,
			"MTU_MC17_ETRR0"			 => MTU_MC17_ETRR0,
			"MTU_MC17_ETRR1"			 => MTU_MC17_ETRR1,
			"MTU_MC17_ETRR2"			 => MTU_MC17_ETRR2,
			"MTU_MC17_ETRR3"			 => MTU_MC17_ETRR3,
			"MTU_MC17_ETRR4"			 => MTU_MC17_ETRR4,
			"MTU_MC17_RDBFL0"			 => MTU_MC17_RDBFL0,
			"MTU_MC17_RDBFL1"			 => MTU_MC17_RDBFL1,
			"MTU_MC17_RDBFL2"			 => MTU_MC17_RDBFL2,
			"MTU_MC1_RDBFL11"			 => MTU_MC1_RDBFL11,
			"MTU_MC17_RDBFL3"			 => MTU_MC17_RDBFL3,
			"MTU_MC17_RDBFL4"			 => MTU_MC17_RDBFL4,
			"MTU_MC17_RDBFL5"			 => MTU_MC17_RDBFL5,
			"MTU_MC17_RDBFL6"			 => MTU_MC17_RDBFL6,
			"MTU_MC17_RDBFL7"			 => MTU_MC17_RDBFL7,
			"MTU_MC17_RDBFL8"			 => MTU_MC17_RDBFL8,
			"MTU_MC17_RDBFL9"			 => MTU_MC17_RDBFL9,
			"MTU_MC17_RDBFL10"			 => MTU_MC17_RDBFL10,
			"MTU_MC17_RDBFL11"			 => MTU_MC17_RDBFL11,
			"MTU_MC17_RDBFL12"			 => MTU_MC17_RDBFL12,
			"MTU_MC1_RDBFL12"			 => MTU_MC1_RDBFL12,
			"MTU_MC17_RDBFL13"			 => MTU_MC17_RDBFL13,
			"MTU_MC17_RDBFL14"			 => MTU_MC17_RDBFL14,
			"MTU_MC17_RDBFL15"			 => MTU_MC17_RDBFL15,
			"MTU_MC17_RDBFL16"			 => MTU_MC17_RDBFL16,
			"MTU_MC17_RDBFL17"			 => MTU_MC17_RDBFL17,
			"MTU_MC17_RDBFL18"			 => MTU_MC17_RDBFL18,
			"MTU_MC17_RDBFL19"			 => MTU_MC17_RDBFL19,
			"MTU_MC17_RDBFL20"			 => MTU_MC17_RDBFL20,
			"MTU_MC17_RDBFL21"			 => MTU_MC17_RDBFL21,
			"MTU_MC17_RDBFL22"			 => MTU_MC17_RDBFL22,
			"MTU_MC1_RDBFL13"			 => MTU_MC1_RDBFL13,
			"MTU_MC17_RDBFL23"			 => MTU_MC17_RDBFL23,
			"MTU_MC17_RDBFL24"			 => MTU_MC17_RDBFL24,
			"MTU_MC17_RDBFL25"			 => MTU_MC17_RDBFL25,
			"MTU_MC17_RDBFL26"			 => MTU_MC17_RDBFL26,
			"MTU_MC17_RDBFL27"			 => MTU_MC17_RDBFL27,
			"MTU_MC17_RDBFL28"			 => MTU_MC17_RDBFL28,
			"MTU_MC17_RDBFL29"			 => MTU_MC17_RDBFL29,
			"MTU_MC17_RDBFL30"			 => MTU_MC17_RDBFL30,
			"MTU_MC17_RDBFL31"			 => MTU_MC17_RDBFL31,
			"MTU_MC17_RDBFL32"			 => MTU_MC17_RDBFL32,
			"MTU_MC1_RDBFL14"			 => MTU_MC1_RDBFL14,
			"MTU_MC17_RDBFL33"			 => MTU_MC17_RDBFL33,
			"MTU_MC17_RDBFL34"			 => MTU_MC17_RDBFL34,
			"MTU_MC17_RDBFL35"			 => MTU_MC17_RDBFL35,
			"MTU_MC17_RDBFL36"			 => MTU_MC17_RDBFL36,
			"MTU_MC17_RDBFL37"			 => MTU_MC17_RDBFL37,
			"MTU_MC17_RDBFL38"			 => MTU_MC17_RDBFL38,
			"MTU_MC17_RDBFL39"			 => MTU_MC17_RDBFL39,
			"MTU_MC17_RDBFL40"			 => MTU_MC17_RDBFL40,
			"MTU_MC17_RDBFL41"			 => MTU_MC17_RDBFL41,
			"MTU_MC17_RDBFL42"			 => MTU_MC17_RDBFL42,
			"MTU_MC1_RDBFL15"			 => MTU_MC1_RDBFL15,
			"MTU_MC17_RDBFL43"			 => MTU_MC17_RDBFL43,
			"MTU_MC17_RDBFL44"			 => MTU_MC17_RDBFL44,
			"MTU_MC17_RDBFL45"			 => MTU_MC17_RDBFL45,
			"MTU_MC17_RDBFL46"			 => MTU_MC17_RDBFL46,
			"MTU_MC17_RDBFL47"			 => MTU_MC17_RDBFL47,
			"MTU_MC17_RDBFL48"			 => MTU_MC17_RDBFL48,
			"MTU_MC17_RDBFL49"			 => MTU_MC17_RDBFL49,
			"MTU_MC17_RDBFL50"			 => MTU_MC17_RDBFL50,
			"MTU_MC17_RDBFL51"			 => MTU_MC17_RDBFL51,
			"MTU_MC17_RDBFL52"			 => MTU_MC17_RDBFL52,
			"MTU_MC1_RDBFL16"			 => MTU_MC1_RDBFL16,
			"MTU_MC17_RDBFL53"			 => MTU_MC17_RDBFL53,
			"MTU_MC17_RDBFL54"			 => MTU_MC17_RDBFL54,
			"MTU_MC17_RDBFL55"			 => MTU_MC17_RDBFL55,
			"MTU_MC17_RDBFL56"			 => MTU_MC17_RDBFL56,
			"MTU_MC17_RDBFL57"			 => MTU_MC17_RDBFL57,
			"MTU_MC17_RDBFL58"			 => MTU_MC17_RDBFL58,
			"MTU_MC17_RDBFL59"			 => MTU_MC17_RDBFL59,
			"MTU_MC17_RDBFL60"			 => MTU_MC17_RDBFL60,
			"MTU_MC17_RDBFL61"			 => MTU_MC17_RDBFL61,
			"MTU_MC17_RDBFL62"			 => MTU_MC17_RDBFL62,
			"MTU_MC1_RDBFL17"			 => MTU_MC1_RDBFL17,
			"MTU_MC17_RDBFL63"			 => MTU_MC17_RDBFL63,
			"MTU_MC17_RDBFL64"			 => MTU_MC17_RDBFL64,
			"MTU_MC17_RDBFL65"			 => MTU_MC17_RDBFL65,
			"MTU_MC17_RDBFL66"			 => MTU_MC17_RDBFL66,
			"MTU_MC17_ALMSRCS"			 => MTU_MC17_ALMSRCS,
			"MTU_MC17_FAULTSTS"			 => MTU_MC17_FAULTSTS,
			"MTU_MC17_ERRINFO0"			 => MTU_MC17_ERRINFO0,
			"MTU_MC17_ERRINFO1"			 => MTU_MC17_ERRINFO1,
			"MTU_MC17_ERRINFO2"			 => MTU_MC17_ERRINFO2,
			"MTU_MC17_ERRINFO3"			 => MTU_MC17_ERRINFO3,
			"MTU_MC1_RDBFL18"			 => MTU_MC1_RDBFL18,
			"MTU_MC17_ERRINFO4"			 => MTU_MC17_ERRINFO4,
			"MTU_MC18_CONFIG0"			 => MTU_MC18_CONFIG0,
			"MTU_MC18_CONFIG1"			 => MTU_MC18_CONFIG1,
			"MTU_MC18_MCONTROL"			 => MTU_MC18_MCONTROL,
			"MTU_MC18_MSTATUS"			 => MTU_MC18_MSTATUS,
			"MTU_MC18_RANGE"			 => MTU_MC18_RANGE,
			"MTU_MC18_REVID"			 => MTU_MC18_REVID,
			"MTU_MC18_ECCS"			 => MTU_MC18_ECCS,
			"MTU_MC18_ECCD"			 => MTU_MC18_ECCD,
			"MTU_MC18_ETRR0"			 => MTU_MC18_ETRR0,
			"MTU_MC1_RDBFL19"			 => MTU_MC1_RDBFL19,
			"MTU_MC18_ETRR1"			 => MTU_MC18_ETRR1,
			"MTU_MC18_ETRR2"			 => MTU_MC18_ETRR2,
			"MTU_MC18_ETRR3"			 => MTU_MC18_ETRR3,
			"MTU_MC18_ETRR4"			 => MTU_MC18_ETRR4,
			"MTU_MC18_RDBFL0"			 => MTU_MC18_RDBFL0,
			"MTU_MC18_RDBFL1"			 => MTU_MC18_RDBFL1,
			"MTU_MC18_RDBFL2"			 => MTU_MC18_RDBFL2,
			"MTU_MC18_RDBFL3"			 => MTU_MC18_RDBFL3,
			"MTU_MC18_RDBFL4"			 => MTU_MC18_RDBFL4,
			"MTU_MC18_RDBFL5"			 => MTU_MC18_RDBFL5,
			"MTU_MC1_RDBFL20"			 => MTU_MC1_RDBFL20,
			"MTU_MC18_RDBFL6"			 => MTU_MC18_RDBFL6,
			"MTU_MC18_RDBFL7"			 => MTU_MC18_RDBFL7,
			"MTU_MC18_RDBFL8"			 => MTU_MC18_RDBFL8,
			"MTU_MC18_RDBFL9"			 => MTU_MC18_RDBFL9,
			"MTU_MC18_RDBFL10"			 => MTU_MC18_RDBFL10,
			"MTU_MC18_RDBFL11"			 => MTU_MC18_RDBFL11,
			"MTU_MC18_RDBFL12"			 => MTU_MC18_RDBFL12,
			"MTU_MC18_RDBFL13"			 => MTU_MC18_RDBFL13,
			"MTU_MC18_RDBFL14"			 => MTU_MC18_RDBFL14,
			"MTU_MC18_RDBFL15"			 => MTU_MC18_RDBFL15,
			"MTU_MC1_RDBFL21"			 => MTU_MC1_RDBFL21,
			"MTU_MC18_RDBFL16"			 => MTU_MC18_RDBFL16,
			"MTU_MC18_RDBFL17"			 => MTU_MC18_RDBFL17,
			"MTU_MC18_RDBFL18"			 => MTU_MC18_RDBFL18,
			"MTU_MC18_RDBFL19"			 => MTU_MC18_RDBFL19,
			"MTU_MC18_RDBFL20"			 => MTU_MC18_RDBFL20,
			"MTU_MC18_RDBFL21"			 => MTU_MC18_RDBFL21,
			"MTU_MC18_RDBFL22"			 => MTU_MC18_RDBFL22,
			"MTU_MC18_RDBFL23"			 => MTU_MC18_RDBFL23,
			"MTU_MC18_RDBFL24"			 => MTU_MC18_RDBFL24,
			"MTU_MC18_RDBFL25"			 => MTU_MC18_RDBFL25,
			"MTU_MC1_RDBFL22"			 => MTU_MC1_RDBFL22,
			"MTU_MC18_RDBFL26"			 => MTU_MC18_RDBFL26,
			"MTU_MC18_RDBFL27"			 => MTU_MC18_RDBFL27,
			"MTU_MC18_RDBFL28"			 => MTU_MC18_RDBFL28,
			"MTU_MC18_RDBFL29"			 => MTU_MC18_RDBFL29,
			"MTU_MC18_RDBFL30"			 => MTU_MC18_RDBFL30,
			"MTU_MC18_RDBFL31"			 => MTU_MC18_RDBFL31,
			"MTU_MC18_RDBFL32"			 => MTU_MC18_RDBFL32,
			"MTU_MC18_RDBFL33"			 => MTU_MC18_RDBFL33,
			"MTU_MC18_RDBFL34"			 => MTU_MC18_RDBFL34,
			"MTU_MC18_RDBFL35"			 => MTU_MC18_RDBFL35,
			"MTU_MC1_RDBFL23"			 => MTU_MC1_RDBFL23,
			"MTU_MC18_RDBFL36"			 => MTU_MC18_RDBFL36,
			"MTU_MC18_RDBFL37"			 => MTU_MC18_RDBFL37,
			"MTU_MC18_RDBFL38"			 => MTU_MC18_RDBFL38,
			"MTU_MC18_RDBFL39"			 => MTU_MC18_RDBFL39,
			"MTU_MC18_RDBFL40"			 => MTU_MC18_RDBFL40,
			"MTU_MC18_RDBFL41"			 => MTU_MC18_RDBFL41,
			"MTU_MC18_RDBFL42"			 => MTU_MC18_RDBFL42,
			"MTU_MC18_RDBFL43"			 => MTU_MC18_RDBFL43,
			"MTU_MC18_RDBFL44"			 => MTU_MC18_RDBFL44,
			"MTU_MC18_RDBFL45"			 => MTU_MC18_RDBFL45,
			"MTU_MC1_RDBFL24"			 => MTU_MC1_RDBFL24,
			"MTU_MC18_RDBFL46"			 => MTU_MC18_RDBFL46,
			"MTU_MC18_RDBFL47"			 => MTU_MC18_RDBFL47,
			"MTU_MC18_RDBFL48"			 => MTU_MC18_RDBFL48,
			"MTU_MC18_RDBFL49"			 => MTU_MC18_RDBFL49,
			"MTU_MC18_RDBFL50"			 => MTU_MC18_RDBFL50,
			"MTU_MC18_RDBFL51"			 => MTU_MC18_RDBFL51,
			"MTU_MC18_RDBFL52"			 => MTU_MC18_RDBFL52,
			"MTU_MC18_RDBFL53"			 => MTU_MC18_RDBFL53,
			"MTU_MC18_RDBFL54"			 => MTU_MC18_RDBFL54,
			"MTU_MC18_RDBFL55"			 => MTU_MC18_RDBFL55,
			"MTU_MC1_RDBFL25"			 => MTU_MC1_RDBFL25,
			"MTU_MC18_RDBFL56"			 => MTU_MC18_RDBFL56,
			"MTU_MC18_RDBFL57"			 => MTU_MC18_RDBFL57,
			"MTU_MC18_RDBFL58"			 => MTU_MC18_RDBFL58,
			"MTU_MC18_RDBFL59"			 => MTU_MC18_RDBFL59,
			"MTU_MC18_RDBFL60"			 => MTU_MC18_RDBFL60,
			"MTU_MC18_RDBFL61"			 => MTU_MC18_RDBFL61,
			"MTU_MC18_RDBFL62"			 => MTU_MC18_RDBFL62,
			"MTU_MC18_RDBFL63"			 => MTU_MC18_RDBFL63,
			"MTU_MC18_RDBFL64"			 => MTU_MC18_RDBFL64,
			"MTU_MC18_RDBFL65"			 => MTU_MC18_RDBFL65,
			"MTU_MC1_RDBFL26"			 => MTU_MC1_RDBFL26,
			"MTU_MC18_RDBFL66"			 => MTU_MC18_RDBFL66,
			"MTU_MC18_ALMSRCS"			 => MTU_MC18_ALMSRCS,
			"MTU_MC18_FAULTSTS"			 => MTU_MC18_FAULTSTS,
			"MTU_MC18_ERRINFO0"			 => MTU_MC18_ERRINFO0,
			"MTU_MC18_ERRINFO1"			 => MTU_MC18_ERRINFO1,
			"MTU_MC18_ERRINFO2"			 => MTU_MC18_ERRINFO2,
			"MTU_MC18_ERRINFO3"			 => MTU_MC18_ERRINFO3,
			"MTU_MC18_ERRINFO4"			 => MTU_MC18_ERRINFO4,
			"MTU_MC19_CONFIG0"			 => MTU_MC19_CONFIG0,
			"MTU_MC19_CONFIG1"			 => MTU_MC19_CONFIG1,
			"MTU_MC1_RDBFL27"			 => MTU_MC1_RDBFL27,
			"MTU_MC19_MCONTROL"			 => MTU_MC19_MCONTROL,
			"MTU_MC19_MSTATUS"			 => MTU_MC19_MSTATUS,
			"MTU_MC19_RANGE"			 => MTU_MC19_RANGE,
			"MTU_MC19_REVID"			 => MTU_MC19_REVID,
			"MTU_MC19_ECCS"			 => MTU_MC19_ECCS,
			"MTU_MC19_ECCD"			 => MTU_MC19_ECCD,
			"MTU_MC19_ETRR0"			 => MTU_MC19_ETRR0,
			"MTU_MC19_ETRR1"			 => MTU_MC19_ETRR1,
			"MTU_MC19_ETRR2"			 => MTU_MC19_ETRR2,
			"MTU_MC19_ETRR3"			 => MTU_MC19_ETRR3,
			"MTU_MC1_RDBFL28"			 => MTU_MC1_RDBFL28,
			"MTU_MC19_ETRR4"			 => MTU_MC19_ETRR4,
			"MTU_MC19_RDBFL0"			 => MTU_MC19_RDBFL0,
			"MTU_MC19_RDBFL1"			 => MTU_MC19_RDBFL1,
			"MTU_MC19_RDBFL2"			 => MTU_MC19_RDBFL2,
			"MTU_MC19_RDBFL3"			 => MTU_MC19_RDBFL3,
			"MTU_MC19_RDBFL4"			 => MTU_MC19_RDBFL4,
			"MTU_MC19_RDBFL5"			 => MTU_MC19_RDBFL5,
			"MTU_MC19_RDBFL6"			 => MTU_MC19_RDBFL6,
			"MTU_MC19_RDBFL7"			 => MTU_MC19_RDBFL7,
			"MTU_MC19_RDBFL8"			 => MTU_MC19_RDBFL8,
			"MTU_MC1_RDBFL29"			 => MTU_MC1_RDBFL29,
			"MTU_MC19_RDBFL9"			 => MTU_MC19_RDBFL9,
			"MTU_MC19_RDBFL10"			 => MTU_MC19_RDBFL10,
			"MTU_MC19_RDBFL11"			 => MTU_MC19_RDBFL11,
			"MTU_MC19_RDBFL12"			 => MTU_MC19_RDBFL12,
			"MTU_MC19_RDBFL13"			 => MTU_MC19_RDBFL13,
			"MTU_MC19_RDBFL14"			 => MTU_MC19_RDBFL14,
			"MTU_MC19_RDBFL15"			 => MTU_MC19_RDBFL15,
			"MTU_MC19_RDBFL16"			 => MTU_MC19_RDBFL16,
			"MTU_MC19_RDBFL17"			 => MTU_MC19_RDBFL17,
			"MTU_MC19_RDBFL18"			 => MTU_MC19_RDBFL18,
			"MTU_MC1_RDBFL30"			 => MTU_MC1_RDBFL30,
			"MTU_MC19_RDBFL19"			 => MTU_MC19_RDBFL19,
			"MTU_MC19_RDBFL20"			 => MTU_MC19_RDBFL20,
			"MTU_MC19_RDBFL21"			 => MTU_MC19_RDBFL21,
			"MTU_MC19_RDBFL22"			 => MTU_MC19_RDBFL22,
			"MTU_MC19_RDBFL23"			 => MTU_MC19_RDBFL23,
			"MTU_MC19_RDBFL24"			 => MTU_MC19_RDBFL24,
			"MTU_MC19_RDBFL25"			 => MTU_MC19_RDBFL25,
			"MTU_MC19_RDBFL26"			 => MTU_MC19_RDBFL26,
			"MTU_MC19_RDBFL27"			 => MTU_MC19_RDBFL27,
			"MTU_MC19_RDBFL28"			 => MTU_MC19_RDBFL28,
			"MTU_MC1_RDBFL31"			 => MTU_MC1_RDBFL31,
			"MTU_MC19_RDBFL29"			 => MTU_MC19_RDBFL29,
			"MTU_MC19_RDBFL30"			 => MTU_MC19_RDBFL30,
			"MTU_MC19_RDBFL31"			 => MTU_MC19_RDBFL31,
			"MTU_MC19_RDBFL32"			 => MTU_MC19_RDBFL32,
			"MTU_MC19_RDBFL33"			 => MTU_MC19_RDBFL33,
			"MTU_MC19_RDBFL34"			 => MTU_MC19_RDBFL34,
			"MTU_MC19_RDBFL35"			 => MTU_MC19_RDBFL35,
			"MTU_MC19_RDBFL36"			 => MTU_MC19_RDBFL36,
			"MTU_MC19_RDBFL37"			 => MTU_MC19_RDBFL37,
			"MTU_MC19_RDBFL38"			 => MTU_MC19_RDBFL38,
			"MTU_MC1_RDBFL32"			 => MTU_MC1_RDBFL32,
			"MTU_MC19_RDBFL39"			 => MTU_MC19_RDBFL39,
			"MTU_MC19_RDBFL40"			 => MTU_MC19_RDBFL40,
			"MTU_MC19_RDBFL41"			 => MTU_MC19_RDBFL41,
			"MTU_MC19_RDBFL42"			 => MTU_MC19_RDBFL42,
			"MTU_MC19_RDBFL43"			 => MTU_MC19_RDBFL43,
			"MTU_MC19_RDBFL44"			 => MTU_MC19_RDBFL44,
			"MTU_MC19_RDBFL45"			 => MTU_MC19_RDBFL45,
			"MTU_MC19_RDBFL46"			 => MTU_MC19_RDBFL46,
			"MTU_MC19_RDBFL47"			 => MTU_MC19_RDBFL47,
			"MTU_MC19_RDBFL48"			 => MTU_MC19_RDBFL48,
			"MTU_MC1_RDBFL33"			 => MTU_MC1_RDBFL33,
			"MTU_MC19_RDBFL49"			 => MTU_MC19_RDBFL49,
			"MTU_MC19_RDBFL50"			 => MTU_MC19_RDBFL50,
			"MTU_MC19_RDBFL51"			 => MTU_MC19_RDBFL51,
			"MTU_MC19_RDBFL52"			 => MTU_MC19_RDBFL52,
			"MTU_MC19_RDBFL53"			 => MTU_MC19_RDBFL53,
			"MTU_MC19_RDBFL54"			 => MTU_MC19_RDBFL54,
			"MTU_MC19_RDBFL55"			 => MTU_MC19_RDBFL55,
			"MTU_MC19_RDBFL56"			 => MTU_MC19_RDBFL56,
			"MTU_MC19_RDBFL57"			 => MTU_MC19_RDBFL57,
			"MTU_MC19_RDBFL58"			 => MTU_MC19_RDBFL58,
			"MTU_MC1_RDBFL34"			 => MTU_MC1_RDBFL34,
			"MTU_MC19_RDBFL59"			 => MTU_MC19_RDBFL59,
			"MTU_MC19_RDBFL60"			 => MTU_MC19_RDBFL60,
			"MTU_MC19_RDBFL61"			 => MTU_MC19_RDBFL61,
			"MTU_MC19_RDBFL62"			 => MTU_MC19_RDBFL62,
			"MTU_MC19_RDBFL63"			 => MTU_MC19_RDBFL63,
			"MTU_MC19_RDBFL64"			 => MTU_MC19_RDBFL64,
			"MTU_MC19_RDBFL65"			 => MTU_MC19_RDBFL65,
			"MTU_MC19_RDBFL66"			 => MTU_MC19_RDBFL66,
			"MTU_MC19_ALMSRCS"			 => MTU_MC19_ALMSRCS,
			"MTU_MC19_FAULTSTS"			 => MTU_MC19_FAULTSTS,
			"MTU_MC1_RDBFL35"			 => MTU_MC1_RDBFL35,
			"MTU_MC19_ERRINFO0"			 => MTU_MC19_ERRINFO0,
			"MTU_MC19_ERRINFO1"			 => MTU_MC19_ERRINFO1,
			"MTU_MC19_ERRINFO2"			 => MTU_MC19_ERRINFO2,
			"MTU_MC19_ERRINFO3"			 => MTU_MC19_ERRINFO3,
			"MTU_MC19_ERRINFO4"			 => MTU_MC19_ERRINFO4,
			"MTU_MC20_CONFIG0"			 => MTU_MC20_CONFIG0,
			"MTU_MC20_CONFIG1"			 => MTU_MC20_CONFIG1,
			"MTU_MC20_MCONTROL"			 => MTU_MC20_MCONTROL,
			"MTU_MC20_MSTATUS"			 => MTU_MC20_MSTATUS,
			"MTU_MC20_RANGE"			 => MTU_MC20_RANGE,
			"MTU_MC1_RDBFL36"			 => MTU_MC1_RDBFL36,
			"MTU_MC20_REVID"			 => MTU_MC20_REVID,
			"MTU_MC20_ECCS"			 => MTU_MC20_ECCS,
			"MTU_MC20_ECCD"			 => MTU_MC20_ECCD,
			"MTU_MC20_ETRR0"			 => MTU_MC20_ETRR0,
			"MTU_MC20_ETRR1"			 => MTU_MC20_ETRR1,
			"MTU_MC20_ETRR2"			 => MTU_MC20_ETRR2,
			"MTU_MC20_ETRR3"			 => MTU_MC20_ETRR3,
			"MTU_MC20_ETRR4"			 => MTU_MC20_ETRR4,
			"MTU_MC20_RDBFL0"			 => MTU_MC20_RDBFL0,
			"MTU_MC20_RDBFL1"			 => MTU_MC20_RDBFL1,
			"MTU_MC1_RDBFL37"			 => MTU_MC1_RDBFL37,
			"MTU_MC20_RDBFL2"			 => MTU_MC20_RDBFL2,
			"MTU_MC20_RDBFL3"			 => MTU_MC20_RDBFL3,
			"MTU_MC20_RDBFL4"			 => MTU_MC20_RDBFL4,
			"MTU_MC20_RDBFL5"			 => MTU_MC20_RDBFL5,
			"MTU_MC20_RDBFL6"			 => MTU_MC20_RDBFL6,
			"MTU_MC20_RDBFL7"			 => MTU_MC20_RDBFL7,
			"MTU_MC20_RDBFL8"			 => MTU_MC20_RDBFL8,
			"MTU_MC20_RDBFL9"			 => MTU_MC20_RDBFL9,
			"MTU_MC20_RDBFL10"			 => MTU_MC20_RDBFL10,
			"MTU_MC20_RDBFL11"			 => MTU_MC20_RDBFL11,
			"MTU_MC1_RDBFL38"			 => MTU_MC1_RDBFL38,
			"MTU_MC20_RDBFL12"			 => MTU_MC20_RDBFL12,
			"MTU_MC20_RDBFL13"			 => MTU_MC20_RDBFL13,
			"MTU_MC20_RDBFL14"			 => MTU_MC20_RDBFL14,
			"MTU_MC20_RDBFL15"			 => MTU_MC20_RDBFL15,
			"MTU_MC20_RDBFL16"			 => MTU_MC20_RDBFL16,
			"MTU_MC20_RDBFL17"			 => MTU_MC20_RDBFL17,
			"MTU_MC20_RDBFL18"			 => MTU_MC20_RDBFL18,
			"MTU_MC20_RDBFL19"			 => MTU_MC20_RDBFL19,
			"MTU_MC20_RDBFL20"			 => MTU_MC20_RDBFL20,
			"MTU_MC20_RDBFL21"			 => MTU_MC20_RDBFL21,
			"MTU_MC1_RDBFL39"			 => MTU_MC1_RDBFL39,
			"MTU_MC20_RDBFL22"			 => MTU_MC20_RDBFL22,
			"MTU_MC20_RDBFL23"			 => MTU_MC20_RDBFL23,
			"MTU_MC20_RDBFL24"			 => MTU_MC20_RDBFL24,
			"MTU_MC20_RDBFL25"			 => MTU_MC20_RDBFL25,
			"MTU_MC20_RDBFL26"			 => MTU_MC20_RDBFL26,
			"MTU_MC20_RDBFL27"			 => MTU_MC20_RDBFL27,
			"MTU_MC20_RDBFL28"			 => MTU_MC20_RDBFL28,
			"MTU_MC20_RDBFL29"			 => MTU_MC20_RDBFL29,
			"MTU_MC20_RDBFL30"			 => MTU_MC20_RDBFL30,
			"MTU_MC20_RDBFL31"			 => MTU_MC20_RDBFL31,
			"MTU_MC1_RDBFL40"			 => MTU_MC1_RDBFL40,
			"MTU_MC20_RDBFL32"			 => MTU_MC20_RDBFL32,
			"MTU_MC20_RDBFL33"			 => MTU_MC20_RDBFL33,
			"MTU_MC20_RDBFL34"			 => MTU_MC20_RDBFL34,
			"MTU_MC20_RDBFL35"			 => MTU_MC20_RDBFL35,
			"MTU_MC20_RDBFL36"			 => MTU_MC20_RDBFL36,
			"MTU_MC20_RDBFL37"			 => MTU_MC20_RDBFL37,
			"MTU_MC20_RDBFL38"			 => MTU_MC20_RDBFL38,
			"MTU_MC20_RDBFL39"			 => MTU_MC20_RDBFL39,
			"MTU_MC20_RDBFL40"			 => MTU_MC20_RDBFL40,
			"MTU_MC20_RDBFL41"			 => MTU_MC20_RDBFL41,
			"MTU_MC1_RDBFL41"			 => MTU_MC1_RDBFL41,
			"MTU_MC20_RDBFL42"			 => MTU_MC20_RDBFL42,
			"MTU_MC20_RDBFL43"			 => MTU_MC20_RDBFL43,
			"MTU_MC20_RDBFL44"			 => MTU_MC20_RDBFL44,
			"MTU_MC20_RDBFL45"			 => MTU_MC20_RDBFL45,
			"MTU_MC20_RDBFL46"			 => MTU_MC20_RDBFL46,
			"MTU_MC20_RDBFL47"			 => MTU_MC20_RDBFL47,
			"MTU_MC20_RDBFL48"			 => MTU_MC20_RDBFL48,
			"MTU_MC20_RDBFL49"			 => MTU_MC20_RDBFL49,
			"MTU_MC20_RDBFL50"			 => MTU_MC20_RDBFL50,
			"MTU_MC20_RDBFL51"			 => MTU_MC20_RDBFL51,
			"MTU_MC1_RDBFL42"			 => MTU_MC1_RDBFL42,
			"MTU_MC20_RDBFL52"			 => MTU_MC20_RDBFL52,
			"MTU_MC20_RDBFL53"			 => MTU_MC20_RDBFL53,
			"MTU_MC20_RDBFL54"			 => MTU_MC20_RDBFL54,
			"MTU_MC20_RDBFL55"			 => MTU_MC20_RDBFL55,
			"MTU_MC20_RDBFL56"			 => MTU_MC20_RDBFL56,
			"MTU_MC20_RDBFL57"			 => MTU_MC20_RDBFL57,
			"MTU_MC20_RDBFL58"			 => MTU_MC20_RDBFL58,
			"MTU_MC20_RDBFL59"			 => MTU_MC20_RDBFL59,
			"MTU_MC20_RDBFL60"			 => MTU_MC20_RDBFL60,
			"MTU_MC20_RDBFL61"			 => MTU_MC20_RDBFL61,
			"MTU_MC1_RDBFL43"			 => MTU_MC1_RDBFL43,
			"MTU_MC20_RDBFL62"			 => MTU_MC20_RDBFL62,
			"MTU_MC20_RDBFL63"			 => MTU_MC20_RDBFL63,
			"MTU_MC20_RDBFL64"			 => MTU_MC20_RDBFL64,
			"MTU_MC20_RDBFL65"			 => MTU_MC20_RDBFL65,
			"MTU_MC20_RDBFL66"			 => MTU_MC20_RDBFL66,
			"MTU_MC20_ALMSRCS"			 => MTU_MC20_ALMSRCS,
			"MTU_MC20_FAULTSTS"			 => MTU_MC20_FAULTSTS,
			"MTU_MC20_ERRINFO0"			 => MTU_MC20_ERRINFO0,
			"MTU_MC20_ERRINFO1"			 => MTU_MC20_ERRINFO1,
			"MTU_MC20_ERRINFO2"			 => MTU_MC20_ERRINFO2,
			"MTU_MC1_RDBFL44"			 => MTU_MC1_RDBFL44,
			"MTU_MC20_ERRINFO3"			 => MTU_MC20_ERRINFO3,
			"MTU_MC20_ERRINFO4"			 => MTU_MC20_ERRINFO4,
			"MTU_MC21_CONFIG0"			 => MTU_MC21_CONFIG0,
			"MTU_MC21_CONFIG1"			 => MTU_MC21_CONFIG1,
			"MTU_MC21_MCONTROL"			 => MTU_MC21_MCONTROL,
			"MTU_MC21_MSTATUS"			 => MTU_MC21_MSTATUS,
			"MTU_MC21_RANGE"			 => MTU_MC21_RANGE,
			"MTU_MC21_REVID"			 => MTU_MC21_REVID,
			"MTU_MC21_ECCS"			 => MTU_MC21_ECCS,
			"MTU_MC21_ECCD"			 => MTU_MC21_ECCD,
			"MTU_MC1_RDBFL45"			 => MTU_MC1_RDBFL45,
			"MTU_MC21_ETRR0"			 => MTU_MC21_ETRR0,
			"MTU_MC21_ETRR1"			 => MTU_MC21_ETRR1,
			"MTU_MC21_ETRR2"			 => MTU_MC21_ETRR2,
			"MTU_MC21_ETRR3"			 => MTU_MC21_ETRR3,
			"MTU_MC21_ETRR4"			 => MTU_MC21_ETRR4,
			"MTU_MC21_RDBFL0"			 => MTU_MC21_RDBFL0,
			"MTU_MC21_RDBFL1"			 => MTU_MC21_RDBFL1,
			"MTU_MC21_RDBFL2"			 => MTU_MC21_RDBFL2,
			"MTU_MC21_RDBFL3"			 => MTU_MC21_RDBFL3,
			"MTU_MC21_RDBFL4"			 => MTU_MC21_RDBFL4,
			"MTU_MC1_RDBFL46"			 => MTU_MC1_RDBFL46,
			"MTU_MC21_RDBFL5"			 => MTU_MC21_RDBFL5,
			"MTU_MC21_RDBFL6"			 => MTU_MC21_RDBFL6,
			"MTU_MC21_RDBFL7"			 => MTU_MC21_RDBFL7,
			"MTU_MC21_RDBFL8"			 => MTU_MC21_RDBFL8,
			"MTU_MC21_RDBFL9"			 => MTU_MC21_RDBFL9,
			"MTU_MC21_RDBFL10"			 => MTU_MC21_RDBFL10,
			"MTU_MC21_RDBFL11"			 => MTU_MC21_RDBFL11,
			"MTU_MC21_RDBFL12"			 => MTU_MC21_RDBFL12,
			"MTU_MC21_RDBFL13"			 => MTU_MC21_RDBFL13,
			"MTU_MC21_RDBFL14"			 => MTU_MC21_RDBFL14,
			"MTU_MC1_RDBFL47"			 => MTU_MC1_RDBFL47,
			"MTU_MC21_RDBFL15"			 => MTU_MC21_RDBFL15,
			"MTU_MC21_RDBFL16"			 => MTU_MC21_RDBFL16,
			"MTU_MC21_RDBFL17"			 => MTU_MC21_RDBFL17,
			"MTU_MC21_RDBFL18"			 => MTU_MC21_RDBFL18,
			"MTU_MC21_RDBFL19"			 => MTU_MC21_RDBFL19,
			"MTU_MC21_RDBFL20"			 => MTU_MC21_RDBFL20,
			"MTU_MC21_RDBFL21"			 => MTU_MC21_RDBFL21,
			"MTU_MC21_RDBFL22"			 => MTU_MC21_RDBFL22,
			"MTU_MC21_RDBFL23"			 => MTU_MC21_RDBFL23,
			"MTU_MC21_RDBFL24"			 => MTU_MC21_RDBFL24,
			"MTU_MC1_RDBFL48"			 => MTU_MC1_RDBFL48,
			"MTU_MC21_RDBFL25"			 => MTU_MC21_RDBFL25,
			"MTU_MC21_RDBFL26"			 => MTU_MC21_RDBFL26,
			"MTU_MC21_RDBFL27"			 => MTU_MC21_RDBFL27,
			"MTU_MC21_RDBFL28"			 => MTU_MC21_RDBFL28,
			"MTU_MC21_RDBFL29"			 => MTU_MC21_RDBFL29,
			"MTU_MC21_RDBFL30"			 => MTU_MC21_RDBFL30,
			"MTU_MC21_RDBFL31"			 => MTU_MC21_RDBFL31,
			"MTU_MC21_RDBFL32"			 => MTU_MC21_RDBFL32,
			"MTU_MC21_RDBFL33"			 => MTU_MC21_RDBFL33,
			"MTU_MC21_RDBFL34"			 => MTU_MC21_RDBFL34,
			"MTU_MC1_RDBFL49"			 => MTU_MC1_RDBFL49,
			"MTU_MC21_RDBFL35"			 => MTU_MC21_RDBFL35,
			"MTU_MC21_RDBFL36"			 => MTU_MC21_RDBFL36,
			"MTU_MC21_RDBFL37"			 => MTU_MC21_RDBFL37,
			"MTU_MC21_RDBFL38"			 => MTU_MC21_RDBFL38,
			"MTU_MC21_RDBFL39"			 => MTU_MC21_RDBFL39,
			"MTU_MC21_RDBFL40"			 => MTU_MC21_RDBFL40,
			"MTU_MC21_RDBFL41"			 => MTU_MC21_RDBFL41,
			"MTU_MC21_RDBFL42"			 => MTU_MC21_RDBFL42,
			"MTU_MC21_RDBFL43"			 => MTU_MC21_RDBFL43,
			"MTU_MC21_RDBFL44"			 => MTU_MC21_RDBFL44,
			"MTU_MC1_RDBFL50"			 => MTU_MC1_RDBFL50,
			"MTU_MC21_RDBFL45"			 => MTU_MC21_RDBFL45,
			"MTU_MC21_RDBFL46"			 => MTU_MC21_RDBFL46,
			"MTU_MC21_RDBFL47"			 => MTU_MC21_RDBFL47,
			"MTU_MC21_RDBFL48"			 => MTU_MC21_RDBFL48,
			"MTU_MC21_RDBFL49"			 => MTU_MC21_RDBFL49,
			"MTU_MC21_RDBFL50"			 => MTU_MC21_RDBFL50,
			"MTU_MC21_RDBFL51"			 => MTU_MC21_RDBFL51,
			"MTU_MC21_RDBFL52"			 => MTU_MC21_RDBFL52,
			"MTU_MC21_RDBFL53"			 => MTU_MC21_RDBFL53,
			"MTU_MC21_RDBFL54"			 => MTU_MC21_RDBFL54,
			"MTU_MC1_RDBFL51"			 => MTU_MC1_RDBFL51,
			"MTU_MC21_RDBFL55"			 => MTU_MC21_RDBFL55,
			"MTU_MC21_RDBFL56"			 => MTU_MC21_RDBFL56,
			"MTU_MC21_RDBFL57"			 => MTU_MC21_RDBFL57,
			"MTU_MC21_RDBFL58"			 => MTU_MC21_RDBFL58,
			"MTU_MC21_RDBFL59"			 => MTU_MC21_RDBFL59,
			"MTU_MC21_RDBFL60"			 => MTU_MC21_RDBFL60,
			"MTU_MC21_RDBFL61"			 => MTU_MC21_RDBFL61,
			"MTU_MC21_RDBFL62"			 => MTU_MC21_RDBFL62,
			"MTU_MC21_RDBFL63"			 => MTU_MC21_RDBFL63,
			"MTU_MC21_RDBFL64"			 => MTU_MC21_RDBFL64,
			"MTU_MC1_RDBFL52"			 => MTU_MC1_RDBFL52,
			"MTU_MC21_RDBFL65"			 => MTU_MC21_RDBFL65,
			"MTU_MC21_RDBFL66"			 => MTU_MC21_RDBFL66,
			"MTU_MC21_ALMSRCS"			 => MTU_MC21_ALMSRCS,
			"MTU_MC21_FAULTSTS"			 => MTU_MC21_FAULTSTS,
			"MTU_MC21_ERRINFO0"			 => MTU_MC21_ERRINFO0,
			"MTU_MC21_ERRINFO1"			 => MTU_MC21_ERRINFO1,
			"MTU_MC21_ERRINFO2"			 => MTU_MC21_ERRINFO2,
			"MTU_MC21_ERRINFO3"			 => MTU_MC21_ERRINFO3,
			"MTU_MC21_ERRINFO4"			 => MTU_MC21_ERRINFO4,
			"MTU_MC22_CONFIG0"			 => MTU_MC22_CONFIG0,
			"MTU_MC1_RDBFL53"			 => MTU_MC1_RDBFL53,
			"MTU_MC22_CONFIG1"			 => MTU_MC22_CONFIG1,
			"MTU_MC22_MCONTROL"			 => MTU_MC22_MCONTROL,
			"MTU_MC22_MSTATUS"			 => MTU_MC22_MSTATUS,
			"MTU_MC22_RANGE"			 => MTU_MC22_RANGE,
			"MTU_MC22_REVID"			 => MTU_MC22_REVID,
			"MTU_MC22_ECCS"			 => MTU_MC22_ECCS,
			"MTU_MC22_ECCD"			 => MTU_MC22_ECCD,
			"MTU_MC22_ETRR0"			 => MTU_MC22_ETRR0,
			"MTU_MC22_ETRR1"			 => MTU_MC22_ETRR1,
			"MTU_MC22_ETRR2"			 => MTU_MC22_ETRR2,
			"MTU_MC1_RDBFL54"			 => MTU_MC1_RDBFL54,
			"MTU_MC22_ETRR3"			 => MTU_MC22_ETRR3,
			"MTU_MC22_ETRR4"			 => MTU_MC22_ETRR4,
			"MTU_MC22_RDBFL0"			 => MTU_MC22_RDBFL0,
			"MTU_MC22_RDBFL1"			 => MTU_MC22_RDBFL1,
			"MTU_MC22_RDBFL2"			 => MTU_MC22_RDBFL2,
			"MTU_MC22_RDBFL3"			 => MTU_MC22_RDBFL3,
			"MTU_MC22_RDBFL4"			 => MTU_MC22_RDBFL4,
			"MTU_MC22_RDBFL5"			 => MTU_MC22_RDBFL5,
			"MTU_MC22_RDBFL6"			 => MTU_MC22_RDBFL6,
			"MTU_MC22_RDBFL7"			 => MTU_MC22_RDBFL7,
			"MTU_MC1_RDBFL55"			 => MTU_MC1_RDBFL55,
			"MTU_MC22_RDBFL8"			 => MTU_MC22_RDBFL8,
			"MTU_MC22_RDBFL9"			 => MTU_MC22_RDBFL9,
			"MTU_MC22_RDBFL10"			 => MTU_MC22_RDBFL10,
			"MTU_MC22_RDBFL11"			 => MTU_MC22_RDBFL11,
			"MTU_MC22_RDBFL12"			 => MTU_MC22_RDBFL12,
			"MTU_MC22_RDBFL13"			 => MTU_MC22_RDBFL13,
			"MTU_MC22_RDBFL14"			 => MTU_MC22_RDBFL14,
			"MTU_MC22_RDBFL15"			 => MTU_MC22_RDBFL15,
			"MTU_MC22_RDBFL16"			 => MTU_MC22_RDBFL16,
			"MTU_MC22_RDBFL17"			 => MTU_MC22_RDBFL17,
			"MTU_MC1_RDBFL56"			 => MTU_MC1_RDBFL56,
			"MTU_MC22_RDBFL18"			 => MTU_MC22_RDBFL18,
			"MTU_MC22_RDBFL19"			 => MTU_MC22_RDBFL19,
			"MTU_MC22_RDBFL20"			 => MTU_MC22_RDBFL20,
			"MTU_MC22_RDBFL21"			 => MTU_MC22_RDBFL21,
			"MTU_MC22_RDBFL22"			 => MTU_MC22_RDBFL22,
			"MTU_MC22_RDBFL23"			 => MTU_MC22_RDBFL23,
			"MTU_MC22_RDBFL24"			 => MTU_MC22_RDBFL24,
			"MTU_MC22_RDBFL25"			 => MTU_MC22_RDBFL25,
			"MTU_MC22_RDBFL26"			 => MTU_MC22_RDBFL26,
			"MTU_MC22_RDBFL27"			 => MTU_MC22_RDBFL27,
			"MTU_MC1_RDBFL57"			 => MTU_MC1_RDBFL57,
			"MTU_MC22_RDBFL28"			 => MTU_MC22_RDBFL28,
			"MTU_MC22_RDBFL29"			 => MTU_MC22_RDBFL29,
			"MTU_MC22_RDBFL30"			 => MTU_MC22_RDBFL30,
			"MTU_MC22_RDBFL31"			 => MTU_MC22_RDBFL31,
			"MTU_MC22_RDBFL32"			 => MTU_MC22_RDBFL32,
			"MTU_MC22_RDBFL33"			 => MTU_MC22_RDBFL33,
			"MTU_MC22_RDBFL34"			 => MTU_MC22_RDBFL34,
			"MTU_MC22_RDBFL35"			 => MTU_MC22_RDBFL35,
			"MTU_MC22_RDBFL36"			 => MTU_MC22_RDBFL36,
			"MTU_MC22_RDBFL37"			 => MTU_MC22_RDBFL37,
			"MTU_MC1_RDBFL58"			 => MTU_MC1_RDBFL58,
			"MTU_MC22_RDBFL38"			 => MTU_MC22_RDBFL38,
			"MTU_MC22_RDBFL39"			 => MTU_MC22_RDBFL39,
			"MTU_MC22_RDBFL40"			 => MTU_MC22_RDBFL40,
			"MTU_MC22_RDBFL41"			 => MTU_MC22_RDBFL41,
			"MTU_MC22_RDBFL42"			 => MTU_MC22_RDBFL42,
			"MTU_MC22_RDBFL43"			 => MTU_MC22_RDBFL43,
			"MTU_MC22_RDBFL44"			 => MTU_MC22_RDBFL44,
			"MTU_MC22_RDBFL45"			 => MTU_MC22_RDBFL45,
			"MTU_MC22_RDBFL46"			 => MTU_MC22_RDBFL46,
			"MTU_MC22_RDBFL47"			 => MTU_MC22_RDBFL47,
			"MTU_MC1_RDBFL59"			 => MTU_MC1_RDBFL59,
			"MTU_MC22_RDBFL48"			 => MTU_MC22_RDBFL48,
			"MTU_MC22_RDBFL49"			 => MTU_MC22_RDBFL49,
			"MTU_MC22_RDBFL50"			 => MTU_MC22_RDBFL50,
			"MTU_MC22_RDBFL51"			 => MTU_MC22_RDBFL51,
			"MTU_MC22_RDBFL52"			 => MTU_MC22_RDBFL52,
			"MTU_MC22_RDBFL53"			 => MTU_MC22_RDBFL53,
			"MTU_MC22_RDBFL54"			 => MTU_MC22_RDBFL54,
			"MTU_MC22_RDBFL55"			 => MTU_MC22_RDBFL55,
			"MTU_MC22_RDBFL56"			 => MTU_MC22_RDBFL56,
			"MTU_MC22_RDBFL57"			 => MTU_MC22_RDBFL57,
			"MTU_MC1_RDBFL60"			 => MTU_MC1_RDBFL60,
			"MTU_MC22_RDBFL58"			 => MTU_MC22_RDBFL58,
			"MTU_MC22_RDBFL59"			 => MTU_MC22_RDBFL59,
			"MTU_MC22_RDBFL60"			 => MTU_MC22_RDBFL60,
			"MTU_MC22_RDBFL61"			 => MTU_MC22_RDBFL61,
			"MTU_MC22_RDBFL62"			 => MTU_MC22_RDBFL62,
			"MTU_MC22_RDBFL63"			 => MTU_MC22_RDBFL63,
			"MTU_MC22_RDBFL64"			 => MTU_MC22_RDBFL64,
			"MTU_MC22_RDBFL65"			 => MTU_MC22_RDBFL65,
			"MTU_MC22_RDBFL66"			 => MTU_MC22_RDBFL66,
			"MTU_MC22_ALMSRCS"			 => MTU_MC22_ALMSRCS,
			"MTU_MC1_RDBFL61"			 => MTU_MC1_RDBFL61,
			"MTU_MC22_FAULTSTS"			 => MTU_MC22_FAULTSTS,
			"MTU_MC22_ERRINFO0"			 => MTU_MC22_ERRINFO0,
			"MTU_MC22_ERRINFO1"			 => MTU_MC22_ERRINFO1,
			"MTU_MC22_ERRINFO2"			 => MTU_MC22_ERRINFO2,
			"MTU_MC22_ERRINFO3"			 => MTU_MC22_ERRINFO3,
			"MTU_MC22_ERRINFO4"			 => MTU_MC22_ERRINFO4,
			"MTU_MC23_CONFIG0"			 => MTU_MC23_CONFIG0,
			"MTU_MC23_CONFIG1"			 => MTU_MC23_CONFIG1,
			"MTU_MC23_MCONTROL"			 => MTU_MC23_MCONTROL,
			"MTU_MC23_MSTATUS"			 => MTU_MC23_MSTATUS,
			"MTU_MC1_RDBFL62"			 => MTU_MC1_RDBFL62,
			"MTU_MC23_RANGE"			 => MTU_MC23_RANGE,
			"MTU_MC23_REVID"			 => MTU_MC23_REVID,
			"MTU_MC23_ECCS"			 => MTU_MC23_ECCS,
			"MTU_MC23_ECCD"			 => MTU_MC23_ECCD,
			"MTU_MC23_ETRR0"			 => MTU_MC23_ETRR0,
			"MTU_MC23_ETRR1"			 => MTU_MC23_ETRR1,
			"MTU_MC23_ETRR2"			 => MTU_MC23_ETRR2,
			"MTU_MC23_ETRR3"			 => MTU_MC23_ETRR3,
			"MTU_MC23_ETRR4"			 => MTU_MC23_ETRR4,
			"MTU_MC23_RDBFL0"			 => MTU_MC23_RDBFL0,
			"MTU_MC1_RDBFL63"			 => MTU_MC1_RDBFL63,
			"MTU_MC23_RDBFL1"			 => MTU_MC23_RDBFL1,
			"MTU_MC23_RDBFL2"			 => MTU_MC23_RDBFL2,
			"MTU_MC23_RDBFL3"			 => MTU_MC23_RDBFL3,
			"MTU_MC23_RDBFL4"			 => MTU_MC23_RDBFL4,
			"MTU_MC23_RDBFL5"			 => MTU_MC23_RDBFL5,
			"MTU_MC23_RDBFL6"			 => MTU_MC23_RDBFL6,
			"MTU_MC23_RDBFL7"			 => MTU_MC23_RDBFL7,
			"MTU_MC23_RDBFL8"			 => MTU_MC23_RDBFL8,
			"MTU_MC23_RDBFL9"			 => MTU_MC23_RDBFL9,
			"MTU_MC23_RDBFL10"			 => MTU_MC23_RDBFL10,
			"MTU_MC1_RDBFL64"			 => MTU_MC1_RDBFL64,
			"MTU_MC23_RDBFL11"			 => MTU_MC23_RDBFL11,
			"MTU_MC23_RDBFL12"			 => MTU_MC23_RDBFL12,
			"MTU_MC23_RDBFL13"			 => MTU_MC23_RDBFL13,
			"MTU_MC23_RDBFL14"			 => MTU_MC23_RDBFL14,
			"MTU_MC23_RDBFL15"			 => MTU_MC23_RDBFL15,
			"MTU_MC23_RDBFL16"			 => MTU_MC23_RDBFL16,
			"MTU_MC23_RDBFL17"			 => MTU_MC23_RDBFL17,
			"MTU_MC23_RDBFL18"			 => MTU_MC23_RDBFL18,
			"MTU_MC23_RDBFL19"			 => MTU_MC23_RDBFL19,
			"MTU_MC23_RDBFL20"			 => MTU_MC23_RDBFL20,
			"MTU_MC1_RDBFL65"			 => MTU_MC1_RDBFL65,
			"MTU_MC23_RDBFL21"			 => MTU_MC23_RDBFL21,
			"MTU_MC23_RDBFL22"			 => MTU_MC23_RDBFL22,
			"MTU_MC23_RDBFL23"			 => MTU_MC23_RDBFL23,
			"MTU_MC23_RDBFL24"			 => MTU_MC23_RDBFL24,
			"MTU_MC23_RDBFL25"			 => MTU_MC23_RDBFL25,
			"MTU_MC23_RDBFL26"			 => MTU_MC23_RDBFL26,
			"MTU_MC23_RDBFL27"			 => MTU_MC23_RDBFL27,
			"MTU_MC23_RDBFL28"			 => MTU_MC23_RDBFL28,
			"MTU_MC23_RDBFL29"			 => MTU_MC23_RDBFL29,
			"MTU_MC23_RDBFL30"			 => MTU_MC23_RDBFL30,
			"MTU_MC1_RDBFL66"			 => MTU_MC1_RDBFL66,
			"MTU_MC23_RDBFL31"			 => MTU_MC23_RDBFL31,
			"MTU_MC23_RDBFL32"			 => MTU_MC23_RDBFL32,
			"MTU_MC23_RDBFL33"			 => MTU_MC23_RDBFL33,
			"MTU_MC23_RDBFL34"			 => MTU_MC23_RDBFL34,
			"MTU_MC23_RDBFL35"			 => MTU_MC23_RDBFL35,
			"MTU_MC23_RDBFL36"			 => MTU_MC23_RDBFL36,
			"MTU_MC23_RDBFL37"			 => MTU_MC23_RDBFL37,
			"MTU_MC23_RDBFL38"			 => MTU_MC23_RDBFL38,
			"MTU_MC23_RDBFL39"			 => MTU_MC23_RDBFL39,
			"MTU_MC23_RDBFL40"			 => MTU_MC23_RDBFL40,
			"MTU_MC1_ALMSRCS"			 => MTU_MC1_ALMSRCS,
			"MTU_MC23_RDBFL41"			 => MTU_MC23_RDBFL41,
			"MTU_MC23_RDBFL42"			 => MTU_MC23_RDBFL42,
			"MTU_MC23_RDBFL43"			 => MTU_MC23_RDBFL43,
			"MTU_MC23_RDBFL44"			 => MTU_MC23_RDBFL44,
			"MTU_MC23_RDBFL45"			 => MTU_MC23_RDBFL45,
			"MTU_MC23_RDBFL46"			 => MTU_MC23_RDBFL46,
			"MTU_MC23_RDBFL47"			 => MTU_MC23_RDBFL47,
			"MTU_MC23_RDBFL48"			 => MTU_MC23_RDBFL48,
			"MTU_MC23_RDBFL49"			 => MTU_MC23_RDBFL49,
			"MTU_MC23_RDBFL50"			 => MTU_MC23_RDBFL50,
			"MTU_MC1_FAULTSTS"			 => MTU_MC1_FAULTSTS,
			"MTU_MC23_RDBFL51"			 => MTU_MC23_RDBFL51,
			"MTU_MC23_RDBFL52"			 => MTU_MC23_RDBFL52,
			"MTU_MC23_RDBFL53"			 => MTU_MC23_RDBFL53,
			"MTU_MC23_RDBFL54"			 => MTU_MC23_RDBFL54,
			"MTU_MC23_RDBFL55"			 => MTU_MC23_RDBFL55,
			"MTU_MC23_RDBFL56"			 => MTU_MC23_RDBFL56,
			"MTU_MC23_RDBFL57"			 => MTU_MC23_RDBFL57,
			"MTU_MC23_RDBFL58"			 => MTU_MC23_RDBFL58,
			"MTU_MC23_RDBFL59"			 => MTU_MC23_RDBFL59,
			"MTU_MC23_RDBFL60"			 => MTU_MC23_RDBFL60,
			"MTU_MC1_ERRINFO0"			 => MTU_MC1_ERRINFO0,
			"MTU_MC23_RDBFL61"			 => MTU_MC23_RDBFL61,
			"MTU_MC23_RDBFL62"			 => MTU_MC23_RDBFL62,
			"MTU_MC23_RDBFL63"			 => MTU_MC23_RDBFL63,
			"MTU_MC23_RDBFL64"			 => MTU_MC23_RDBFL64,
			"MTU_MC23_RDBFL65"			 => MTU_MC23_RDBFL65,
			"MTU_MC23_RDBFL66"			 => MTU_MC23_RDBFL66,
			"MTU_MC23_ALMSRCS"			 => MTU_MC23_ALMSRCS,
			"MTU_MC23_FAULTSTS"			 => MTU_MC23_FAULTSTS,
			"MTU_MC23_ERRINFO0"			 => MTU_MC23_ERRINFO0,
			"MTU_MC23_ERRINFO1"			 => MTU_MC23_ERRINFO1,
			"MTU_MC1_ERRINFO1"			 => MTU_MC1_ERRINFO1,
			"MTU_MC23_ERRINFO2"			 => MTU_MC23_ERRINFO2,
			"MTU_MC23_ERRINFO3"			 => MTU_MC23_ERRINFO3,
			"MTU_MC23_ERRINFO4"			 => MTU_MC23_ERRINFO4,
			"MTU_MC24_CONFIG0"			 => MTU_MC24_CONFIG0,
			"MTU_MC24_CONFIG1"			 => MTU_MC24_CONFIG1,
			"MTU_MC24_MCONTROL"			 => MTU_MC24_MCONTROL,
			"MTU_MC24_MSTATUS"			 => MTU_MC24_MSTATUS,
			"MTU_MC24_RANGE"			 => MTU_MC24_RANGE,
			"MTU_MC24_REVID"			 => MTU_MC24_REVID,
			"MTU_MC24_ECCS"			 => MTU_MC24_ECCS,
			"MTU_MC1_ERRINFO2"			 => MTU_MC1_ERRINFO2,
			"MTU_MC24_ECCD"			 => MTU_MC24_ECCD,
			"MTU_MC24_ETRR0"			 => MTU_MC24_ETRR0,
			"MTU_MC24_ETRR1"			 => MTU_MC24_ETRR1,
			"MTU_MC24_ETRR2"			 => MTU_MC24_ETRR2,
			"MTU_MC24_ETRR3"			 => MTU_MC24_ETRR3,
			"MTU_MC24_ETRR4"			 => MTU_MC24_ETRR4,
			"MTU_MC24_RDBFL0"			 => MTU_MC24_RDBFL0,
			"MTU_MC24_RDBFL1"			 => MTU_MC24_RDBFL1,
			"MTU_MC24_RDBFL2"			 => MTU_MC24_RDBFL2,
			"MTU_MC24_RDBFL3"			 => MTU_MC24_RDBFL3,
			"MTU_MC1_ERRINFO3"			 => MTU_MC1_ERRINFO3,
			"MTU_MC24_RDBFL4"			 => MTU_MC24_RDBFL4,
			"MTU_MC24_RDBFL5"			 => MTU_MC24_RDBFL5,
			"MTU_MC24_RDBFL6"			 => MTU_MC24_RDBFL6,
			"MTU_MC24_RDBFL7"			 => MTU_MC24_RDBFL7,
			"MTU_MC24_RDBFL8"			 => MTU_MC24_RDBFL8,
			"MTU_MC24_RDBFL9"			 => MTU_MC24_RDBFL9,
			"MTU_MC24_RDBFL10"			 => MTU_MC24_RDBFL10,
			"MTU_MC24_RDBFL11"			 => MTU_MC24_RDBFL11,
			"MTU_MC24_RDBFL12"			 => MTU_MC24_RDBFL12,
			"MTU_MC24_RDBFL13"			 => MTU_MC24_RDBFL13,
			"MTU_MC1_ERRINFO4"			 => MTU_MC1_ERRINFO4,
			"MTU_MC24_RDBFL14"			 => MTU_MC24_RDBFL14,
			"MTU_MC24_RDBFL15"			 => MTU_MC24_RDBFL15,
			"MTU_MC24_RDBFL16"			 => MTU_MC24_RDBFL16,
			"MTU_MC24_RDBFL17"			 => MTU_MC24_RDBFL17,
			"MTU_MC24_RDBFL18"			 => MTU_MC24_RDBFL18,
			"MTU_MC24_RDBFL19"			 => MTU_MC24_RDBFL19,
			"MTU_MC24_RDBFL20"			 => MTU_MC24_RDBFL20,
			"MTU_MC24_RDBFL21"			 => MTU_MC24_RDBFL21,
			"MTU_MC24_RDBFL22"			 => MTU_MC24_RDBFL22,
			"MTU_MC24_RDBFL23"			 => MTU_MC24_RDBFL23,
			"MTU_MC2_CONFIG0"			 => MTU_MC2_CONFIG0,
			"MTU_MC24_RDBFL24"			 => MTU_MC24_RDBFL24,
			"MTU_MC24_RDBFL25"			 => MTU_MC24_RDBFL25,
			"MTU_MC24_RDBFL26"			 => MTU_MC24_RDBFL26,
			"MTU_MC24_RDBFL27"			 => MTU_MC24_RDBFL27,
			"MTU_MC24_RDBFL28"			 => MTU_MC24_RDBFL28,
			"MTU_MC24_RDBFL29"			 => MTU_MC24_RDBFL29,
			"MTU_MC24_RDBFL30"			 => MTU_MC24_RDBFL30,
			"MTU_MC24_RDBFL31"			 => MTU_MC24_RDBFL31,
			"MTU_MC24_RDBFL32"			 => MTU_MC24_RDBFL32,
			"MTU_MC24_RDBFL33"			 => MTU_MC24_RDBFL33,
			"MTU_MC2_CONFIG1"			 => MTU_MC2_CONFIG1,
			"MTU_MC24_RDBFL34"			 => MTU_MC24_RDBFL34,
			"MTU_MC24_RDBFL35"			 => MTU_MC24_RDBFL35,
			"MTU_MC24_RDBFL36"			 => MTU_MC24_RDBFL36,
			"MTU_MC24_RDBFL37"			 => MTU_MC24_RDBFL37,
			"MTU_MC24_RDBFL38"			 => MTU_MC24_RDBFL38,
			"MTU_MC24_RDBFL39"			 => MTU_MC24_RDBFL39,
			"MTU_MC24_RDBFL40"			 => MTU_MC24_RDBFL40,
			"MTU_MC24_RDBFL41"			 => MTU_MC24_RDBFL41,
			"MTU_MC24_RDBFL42"			 => MTU_MC24_RDBFL42,
			"MTU_MC24_RDBFL43"			 => MTU_MC24_RDBFL43,
			"MTU_MC2_MCONTROL"			 => MTU_MC2_MCONTROL,
			"MTU_MC24_RDBFL44"			 => MTU_MC24_RDBFL44,
			"MTU_MC24_RDBFL45"			 => MTU_MC24_RDBFL45,
			"MTU_MC24_RDBFL46"			 => MTU_MC24_RDBFL46,
			"MTU_MC24_RDBFL47"			 => MTU_MC24_RDBFL47,
			"MTU_MC24_RDBFL48"			 => MTU_MC24_RDBFL48,
			"MTU_MC24_RDBFL49"			 => MTU_MC24_RDBFL49,
			"MTU_MC24_RDBFL50"			 => MTU_MC24_RDBFL50,
			"MTU_MC24_RDBFL51"			 => MTU_MC24_RDBFL51,
			"MTU_MC24_RDBFL52"			 => MTU_MC24_RDBFL52,
			"MTU_MC24_RDBFL53"			 => MTU_MC24_RDBFL53,
			"MTU_MC2_MSTATUS"			 => MTU_MC2_MSTATUS,
			"MTU_MC24_RDBFL54"			 => MTU_MC24_RDBFL54,
			"MTU_MC24_RDBFL55"			 => MTU_MC24_RDBFL55,
			"MTU_MC24_RDBFL56"			 => MTU_MC24_RDBFL56,
			"MTU_MC24_RDBFL57"			 => MTU_MC24_RDBFL57,
			"MTU_MC24_RDBFL58"			 => MTU_MC24_RDBFL58,
			"MTU_MC24_RDBFL59"			 => MTU_MC24_RDBFL59,
			"MTU_MC24_RDBFL60"			 => MTU_MC24_RDBFL60,
			"MTU_MC24_RDBFL61"			 => MTU_MC24_RDBFL61,
			"MTU_MC24_RDBFL62"			 => MTU_MC24_RDBFL62,
			"MTU_MC24_RDBFL63"			 => MTU_MC24_RDBFL63,
			"MTU_MC2_RANGE"			 => MTU_MC2_RANGE,
			"MTU_MC24_RDBFL64"			 => MTU_MC24_RDBFL64,
			"MTU_MC24_RDBFL65"			 => MTU_MC24_RDBFL65,
			"MTU_MC24_RDBFL66"			 => MTU_MC24_RDBFL66,
			"MTU_MC24_ALMSRCS"			 => MTU_MC24_ALMSRCS,
			"MTU_MC24_FAULTSTS"			 => MTU_MC24_FAULTSTS,
			"MTU_MC24_ERRINFO0"			 => MTU_MC24_ERRINFO0,
			"MTU_MC24_ERRINFO1"			 => MTU_MC24_ERRINFO1,
			"MTU_MC24_ERRINFO2"			 => MTU_MC24_ERRINFO2,
			"MTU_MC24_ERRINFO3"			 => MTU_MC24_ERRINFO3,
			"MTU_MC24_ERRINFO4"			 => MTU_MC24_ERRINFO4,
			"MTU_MC2_REVID"			 => MTU_MC2_REVID,
			"MTU_MC25_CONFIG0"			 => MTU_MC25_CONFIG0,
			"MTU_MC25_CONFIG1"			 => MTU_MC25_CONFIG1,
			"MTU_MC25_MCONTROL"			 => MTU_MC25_MCONTROL,
			"MTU_MC25_MSTATUS"			 => MTU_MC25_MSTATUS,
			"MTU_MC25_RANGE"			 => MTU_MC25_RANGE,
			"MTU_MC25_REVID"			 => MTU_MC25_REVID,
			"MTU_MC25_ECCS"			 => MTU_MC25_ECCS,
			"MTU_MC25_ECCD"			 => MTU_MC25_ECCD,
			"MTU_MC25_ETRR0"			 => MTU_MC25_ETRR0,
			"MTU_MC25_ETRR1"			 => MTU_MC25_ETRR1,
			"MTU_MC2_ECCS"			 => MTU_MC2_ECCS,
			"MTU_MC25_ETRR2"			 => MTU_MC25_ETRR2,
			"MTU_MC25_ETRR3"			 => MTU_MC25_ETRR3,
			"MTU_MC25_ETRR4"			 => MTU_MC25_ETRR4,
			"MTU_MC25_RDBFL0"			 => MTU_MC25_RDBFL0,
			"MTU_MC25_RDBFL1"			 => MTU_MC25_RDBFL1,
			"MTU_MC25_RDBFL2"			 => MTU_MC25_RDBFL2,
			"MTU_MC25_RDBFL3"			 => MTU_MC25_RDBFL3,
			"MTU_MC25_RDBFL4"			 => MTU_MC25_RDBFL4,
			"MTU_MC25_RDBFL5"			 => MTU_MC25_RDBFL5,
			"MTU_MC25_RDBFL6"			 => MTU_MC25_RDBFL6,
			"MTU_MC2_ECCD"			 => MTU_MC2_ECCD,
			"MTU_MC25_RDBFL7"			 => MTU_MC25_RDBFL7,
			"MTU_MC25_RDBFL8"			 => MTU_MC25_RDBFL8,
			"MTU_MC25_RDBFL9"			 => MTU_MC25_RDBFL9,
			"MTU_MC25_RDBFL10"			 => MTU_MC25_RDBFL10,
			"MTU_MC25_RDBFL11"			 => MTU_MC25_RDBFL11,
			"MTU_MC25_RDBFL12"			 => MTU_MC25_RDBFL12,
			"MTU_MC25_RDBFL13"			 => MTU_MC25_RDBFL13,
			"MTU_MC25_RDBFL14"			 => MTU_MC25_RDBFL14,
			"MTU_MC25_RDBFL15"			 => MTU_MC25_RDBFL15,
			"MTU_MC25_RDBFL16"			 => MTU_MC25_RDBFL16,
			"MTU_MC2_ETRR0"			 => MTU_MC2_ETRR0,
			"MTU_MC25_RDBFL17"			 => MTU_MC25_RDBFL17,
			"MTU_MC25_RDBFL18"			 => MTU_MC25_RDBFL18,
			"MTU_MC25_RDBFL19"			 => MTU_MC25_RDBFL19,
			"MTU_MC25_RDBFL20"			 => MTU_MC25_RDBFL20,
			"MTU_MC25_RDBFL21"			 => MTU_MC25_RDBFL21,
			"MTU_MC25_RDBFL22"			 => MTU_MC25_RDBFL22,
			"MTU_MC25_RDBFL23"			 => MTU_MC25_RDBFL23,
			"MTU_MC25_RDBFL24"			 => MTU_MC25_RDBFL24,
			"MTU_MC25_RDBFL25"			 => MTU_MC25_RDBFL25,
			"MTU_MC25_RDBFL26"			 => MTU_MC25_RDBFL26,
			"MTU_MC2_ETRR1"			 => MTU_MC2_ETRR1,
			"MTU_MC25_RDBFL27"			 => MTU_MC25_RDBFL27,
			"MTU_MC25_RDBFL28"			 => MTU_MC25_RDBFL28,
			"MTU_MC25_RDBFL29"			 => MTU_MC25_RDBFL29,
			"MTU_MC25_RDBFL30"			 => MTU_MC25_RDBFL30,
			"MTU_MC25_RDBFL31"			 => MTU_MC25_RDBFL31,
			"MTU_MC25_RDBFL32"			 => MTU_MC25_RDBFL32,
			"MTU_MC25_RDBFL33"			 => MTU_MC25_RDBFL33,
			"MTU_MC25_RDBFL34"			 => MTU_MC25_RDBFL34,
			"MTU_MC25_RDBFL35"			 => MTU_MC25_RDBFL35,
			"MTU_MC25_RDBFL36"			 => MTU_MC25_RDBFL36,
			"MTU_MC2_ETRR2"			 => MTU_MC2_ETRR2,
			"MODULE_MTU"				 => MODULE_MTU,
			"MTU_MC25_RDBFL37"			 => MTU_MC25_RDBFL37,
			"MTU_MC25_RDBFL38"			 => MTU_MC25_RDBFL38,
			"MTU_MC25_RDBFL39"			 => MTU_MC25_RDBFL39,
			"MTU_MC25_RDBFL40"			 => MTU_MC25_RDBFL40,
			"MTU_MC25_RDBFL41"			 => MTU_MC25_RDBFL41,
			"MTU_MC25_RDBFL42"			 => MTU_MC25_RDBFL42,
			"MTU_MC25_RDBFL43"			 => MTU_MC25_RDBFL43,
			"MTU_MC25_RDBFL44"			 => MTU_MC25_RDBFL44,
			"MTU_MC25_RDBFL45"			 => MTU_MC25_RDBFL45,
			"MTU_MC25_RDBFL46"			 => MTU_MC25_RDBFL46,
			"MTU_MC2_ETRR3"			 => MTU_MC2_ETRR3,
			"MTU_MC25_RDBFL47"			 => MTU_MC25_RDBFL47,
			"MTU_MC25_RDBFL48"			 => MTU_MC25_RDBFL48,
			"MTU_MC25_RDBFL49"			 => MTU_MC25_RDBFL49,
			"MTU_MC25_RDBFL50"			 => MTU_MC25_RDBFL50,
			"MTU_MC25_RDBFL51"			 => MTU_MC25_RDBFL51,
			"MTU_MC25_RDBFL52"			 => MTU_MC25_RDBFL52,
			"MTU_MC25_RDBFL53"			 => MTU_MC25_RDBFL53,
			"MTU_MC25_RDBFL54"			 => MTU_MC25_RDBFL54,
			"MTU_MC25_RDBFL55"			 => MTU_MC25_RDBFL55,
			"MTU_MC25_RDBFL56"			 => MTU_MC25_RDBFL56,
			"MTU_MC2_ETRR4"			 => MTU_MC2_ETRR4,
			"MTU_MC25_RDBFL57"			 => MTU_MC25_RDBFL57,
			"MTU_MC25_RDBFL58"			 => MTU_MC25_RDBFL58,
			"MTU_MC25_RDBFL59"			 => MTU_MC25_RDBFL59,
			"MTU_MC25_RDBFL60"			 => MTU_MC25_RDBFL60,
			"MTU_MC25_RDBFL61"			 => MTU_MC25_RDBFL61,
			"MTU_MC25_RDBFL62"			 => MTU_MC25_RDBFL62,
			"MTU_MC25_RDBFL63"			 => MTU_MC25_RDBFL63,
			"MTU_MC25_RDBFL64"			 => MTU_MC25_RDBFL64,
			"MTU_MC25_RDBFL65"			 => MTU_MC25_RDBFL65,
			"MTU_MC25_RDBFL66"			 => MTU_MC25_RDBFL66,
			"MTU_MC2_RDBFL0"			 => MTU_MC2_RDBFL0,
			"MTU_MC25_ALMSRCS"			 => MTU_MC25_ALMSRCS,
			"MTU_MC25_FAULTSTS"			 => MTU_MC25_FAULTSTS,
			"MTU_MC25_ERRINFO0"			 => MTU_MC25_ERRINFO0,
			"MTU_MC25_ERRINFO1"			 => MTU_MC25_ERRINFO1,
			"MTU_MC25_ERRINFO2"			 => MTU_MC25_ERRINFO2,
			"MTU_MC25_ERRINFO3"			 => MTU_MC25_ERRINFO3,
			"MTU_MC25_ERRINFO4"			 => MTU_MC25_ERRINFO4,
			"MTU_MC26_CONFIG0"			 => MTU_MC26_CONFIG0,
			"MTU_MC26_CONFIG1"			 => MTU_MC26_CONFIG1,
			"MTU_MC26_MCONTROL"			 => MTU_MC26_MCONTROL,
			"MTU_MC2_RDBFL1"			 => MTU_MC2_RDBFL1,
			"MTU_MC26_MSTATUS"			 => MTU_MC26_MSTATUS,
			"MTU_MC26_RANGE"			 => MTU_MC26_RANGE,
			"MTU_MC26_REVID"			 => MTU_MC26_REVID,
			"MTU_MC26_ECCS"			 => MTU_MC26_ECCS,
			"MTU_MC26_ECCD"			 => MTU_MC26_ECCD,
			"MTU_MC26_ETRR0"			 => MTU_MC26_ETRR0,
			"MTU_MC26_ETRR1"			 => MTU_MC26_ETRR1,
			"MTU_MC26_ETRR2"			 => MTU_MC26_ETRR2,
			"MTU_MC26_ETRR3"			 => MTU_MC26_ETRR3,
			"MTU_MC26_ETRR4"			 => MTU_MC26_ETRR4,
			"MTU_MC2_RDBFL2"			 => MTU_MC2_RDBFL2,
			"MTU_MC26_RDBFL0"			 => MTU_MC26_RDBFL0,
			"MTU_MC26_RDBFL1"			 => MTU_MC26_RDBFL1,
			"MTU_MC26_RDBFL2"			 => MTU_MC26_RDBFL2,
			"MTU_MC26_RDBFL3"			 => MTU_MC26_RDBFL3,
			"MTU_MC26_RDBFL4"			 => MTU_MC26_RDBFL4,
			"MTU_MC26_RDBFL5"			 => MTU_MC26_RDBFL5,
			"MTU_MC26_RDBFL6"			 => MTU_MC26_RDBFL6,
			"MTU_MC26_RDBFL7"			 => MTU_MC26_RDBFL7,
			"MTU_MC26_RDBFL8"			 => MTU_MC26_RDBFL8,
			"MTU_MC26_RDBFL9"			 => MTU_MC26_RDBFL9,
			"MTU_MC2_RDBFL3"			 => MTU_MC2_RDBFL3,
			"MTU_MC26_RDBFL10"			 => MTU_MC26_RDBFL10,
			"MTU_MC26_RDBFL11"			 => MTU_MC26_RDBFL11,
			"MTU_MC26_RDBFL12"			 => MTU_MC26_RDBFL12,
			"MTU_MC26_RDBFL13"			 => MTU_MC26_RDBFL13,
			"MTU_MC26_RDBFL14"			 => MTU_MC26_RDBFL14,
			"MTU_MC26_RDBFL15"			 => MTU_MC26_RDBFL15,
			"MTU_MC26_RDBFL16"			 => MTU_MC26_RDBFL16,
			"MTU_MC26_RDBFL17"			 => MTU_MC26_RDBFL17,
			"MTU_MC26_RDBFL18"			 => MTU_MC26_RDBFL18,
			"MTU_MC26_RDBFL19"			 => MTU_MC26_RDBFL19,
			"MTU_MC2_RDBFL4"			 => MTU_MC2_RDBFL4,
			"MTU_MC26_RDBFL20"			 => MTU_MC26_RDBFL20,
			"MTU_MC26_RDBFL21"			 => MTU_MC26_RDBFL21,
			"MTU_MC26_RDBFL22"			 => MTU_MC26_RDBFL22,
			"MTU_MC26_RDBFL23"			 => MTU_MC26_RDBFL23,
			"MTU_MC26_RDBFL24"			 => MTU_MC26_RDBFL24,
			"MTU_MC26_RDBFL25"			 => MTU_MC26_RDBFL25,
			"MTU_MC26_RDBFL26"			 => MTU_MC26_RDBFL26,
			"MTU_MC26_RDBFL27"			 => MTU_MC26_RDBFL27,
			"MTU_MC26_RDBFL28"			 => MTU_MC26_RDBFL28,
			"MTU_MC26_RDBFL29"			 => MTU_MC26_RDBFL29,
			"MTU_MC2_RDBFL5"			 => MTU_MC2_RDBFL5,
			"MTU_MC26_RDBFL30"			 => MTU_MC26_RDBFL30,
			"MTU_MC26_RDBFL31"			 => MTU_MC26_RDBFL31,
			"MTU_MC26_RDBFL32"			 => MTU_MC26_RDBFL32,
			"MTU_MC26_RDBFL33"			 => MTU_MC26_RDBFL33,
			"MTU_MC26_RDBFL34"			 => MTU_MC26_RDBFL34,
			"MTU_MC26_RDBFL35"			 => MTU_MC26_RDBFL35,
			"MTU_MC26_RDBFL36"			 => MTU_MC26_RDBFL36,
			"MTU_MC26_RDBFL37"			 => MTU_MC26_RDBFL37,
			"MTU_MC26_RDBFL38"			 => MTU_MC26_RDBFL38,
			"MTU_MC26_RDBFL39"			 => MTU_MC26_RDBFL39,
			"MTU_MC2_RDBFL6"			 => MTU_MC2_RDBFL6,
			"MTU_MC26_RDBFL40"			 => MTU_MC26_RDBFL40,
			"MTU_MC26_RDBFL41"			 => MTU_MC26_RDBFL41,
			"MTU_MC26_RDBFL42"			 => MTU_MC26_RDBFL42,
			"MTU_MC26_RDBFL43"			 => MTU_MC26_RDBFL43,
			"MTU_MC26_RDBFL44"			 => MTU_MC26_RDBFL44,
			"MTU_MC26_RDBFL45"			 => MTU_MC26_RDBFL45,
			"MTU_MC26_RDBFL46"			 => MTU_MC26_RDBFL46,
			"MTU_MC26_RDBFL47"			 => MTU_MC26_RDBFL47,
			"MTU_MC26_RDBFL48"			 => MTU_MC26_RDBFL48,
			"MTU_MC26_RDBFL49"			 => MTU_MC26_RDBFL49,
			"MTU_MC2_RDBFL7"			 => MTU_MC2_RDBFL7,
			"MTU_MC26_RDBFL50"			 => MTU_MC26_RDBFL50,
			"MTU_MC26_RDBFL51"			 => MTU_MC26_RDBFL51,
			"MTU_MC26_RDBFL52"			 => MTU_MC26_RDBFL52,
			"MTU_MC26_RDBFL53"			 => MTU_MC26_RDBFL53,
			"MTU_MC26_RDBFL54"			 => MTU_MC26_RDBFL54,
			"MTU_MC26_RDBFL55"			 => MTU_MC26_RDBFL55,
			"MTU_MC26_RDBFL56"			 => MTU_MC26_RDBFL56,
			"MTU_MC26_RDBFL57"			 => MTU_MC26_RDBFL57,
			"MTU_MC26_RDBFL58"			 => MTU_MC26_RDBFL58,
			"MTU_MC26_RDBFL59"			 => MTU_MC26_RDBFL59,
			"MTU_MC2_RDBFL8"			 => MTU_MC2_RDBFL8,
			"MTU_MC26_RDBFL60"			 => MTU_MC26_RDBFL60,
			"MTU_MC26_RDBFL61"			 => MTU_MC26_RDBFL61,
			"MTU_MC26_RDBFL62"			 => MTU_MC26_RDBFL62,
			"MTU_MC26_RDBFL63"			 => MTU_MC26_RDBFL63,
			"MTU_MC26_RDBFL64"			 => MTU_MC26_RDBFL64,
			"MTU_MC26_RDBFL65"			 => MTU_MC26_RDBFL65,
			"MTU_MC26_RDBFL66"			 => MTU_MC26_RDBFL66,
			"MTU_MC26_ALMSRCS"			 => MTU_MC26_ALMSRCS,
			"MTU_MC26_FAULTSTS"			 => MTU_MC26_FAULTSTS,
			"MTU_MC26_ERRINFO0"			 => MTU_MC26_ERRINFO0,
			"MTU_MC2_RDBFL9"			 => MTU_MC2_RDBFL9,
			"MTU_MC26_ERRINFO1"			 => MTU_MC26_ERRINFO1,
			"MTU_MC26_ERRINFO2"			 => MTU_MC26_ERRINFO2,
			"MTU_MC26_ERRINFO3"			 => MTU_MC26_ERRINFO3,
			"MTU_MC26_ERRINFO4"			 => MTU_MC26_ERRINFO4,
			"MTU_MC27_CONFIG0"			 => MTU_MC27_CONFIG0,
			"MTU_MC27_CONFIG1"			 => MTU_MC27_CONFIG1,
			"MTU_MC27_MCONTROL"			 => MTU_MC27_MCONTROL,
			"MTU_MC27_MSTATUS"			 => MTU_MC27_MSTATUS,
			"MTU_MC27_RANGE"			 => MTU_MC27_RANGE,
			"MTU_MC27_REVID"			 => MTU_MC27_REVID,
			"MTU_MC2_RDBFL10"			 => MTU_MC2_RDBFL10,
			"MTU_MC27_ECCS"			 => MTU_MC27_ECCS,
			"MTU_MC27_ECCD"			 => MTU_MC27_ECCD,
			"MTU_MC27_ETRR0"			 => MTU_MC27_ETRR0,
			"MTU_MC27_ETRR1"			 => MTU_MC27_ETRR1,
			"MTU_MC27_ETRR2"			 => MTU_MC27_ETRR2,
			"MTU_MC27_ETRR3"			 => MTU_MC27_ETRR3,
			"MTU_MC27_ETRR4"			 => MTU_MC27_ETRR4,
			"MTU_MC27_RDBFL0"			 => MTU_MC27_RDBFL0,
			"MTU_MC27_RDBFL1"			 => MTU_MC27_RDBFL1,
			"MTU_MC27_RDBFL2"			 => MTU_MC27_RDBFL2,
			"MTU_MC2_RDBFL11"			 => MTU_MC2_RDBFL11,
			"MTU_MC27_RDBFL3"			 => MTU_MC27_RDBFL3,
			"MTU_MC27_RDBFL4"			 => MTU_MC27_RDBFL4,
			"MTU_MC27_RDBFL5"			 => MTU_MC27_RDBFL5,
			"MTU_MC27_RDBFL6"			 => MTU_MC27_RDBFL6,
			"MTU_MC27_RDBFL7"			 => MTU_MC27_RDBFL7,
			"MTU_MC27_RDBFL8"			 => MTU_MC27_RDBFL8,
			"MTU_MC27_RDBFL9"			 => MTU_MC27_RDBFL9,
			"MTU_MC27_RDBFL10"			 => MTU_MC27_RDBFL10,
			"MTU_MC27_RDBFL11"			 => MTU_MC27_RDBFL11,
			"MTU_MC27_RDBFL12"			 => MTU_MC27_RDBFL12,
			"MTU_MC2_RDBFL12"			 => MTU_MC2_RDBFL12,
			"MTU_MC27_RDBFL13"			 => MTU_MC27_RDBFL13,
			"MTU_MC27_RDBFL14"			 => MTU_MC27_RDBFL14,
			"MTU_MC27_RDBFL15"			 => MTU_MC27_RDBFL15,
			"MTU_MC27_RDBFL16"			 => MTU_MC27_RDBFL16,
			"MTU_MC27_RDBFL17"			 => MTU_MC27_RDBFL17,
			"MTU_MC27_RDBFL18"			 => MTU_MC27_RDBFL18,
			"MTU_MC27_RDBFL19"			 => MTU_MC27_RDBFL19,
			"MTU_MC27_RDBFL20"			 => MTU_MC27_RDBFL20,
			"MTU_MC27_RDBFL21"			 => MTU_MC27_RDBFL21,
			"MTU_MC27_RDBFL22"			 => MTU_MC27_RDBFL22,
			"MTU_MC2_RDBFL13"			 => MTU_MC2_RDBFL13,
			"MTU_MC27_RDBFL23"			 => MTU_MC27_RDBFL23,
			"MTU_MC27_RDBFL24"			 => MTU_MC27_RDBFL24,
			"MTU_MC27_RDBFL25"			 => MTU_MC27_RDBFL25,
			"MTU_MC27_RDBFL26"			 => MTU_MC27_RDBFL26,
			"MTU_MC27_RDBFL27"			 => MTU_MC27_RDBFL27,
			"MTU_MC27_RDBFL28"			 => MTU_MC27_RDBFL28,
			"MTU_MC27_RDBFL29"			 => MTU_MC27_RDBFL29,
			"MTU_MC27_RDBFL30"			 => MTU_MC27_RDBFL30,
			"MTU_MC27_RDBFL31"			 => MTU_MC27_RDBFL31,
			"MTU_MC27_RDBFL32"			 => MTU_MC27_RDBFL32,
			"MTU_MC2_RDBFL14"			 => MTU_MC2_RDBFL14,
			"MTU_MC27_RDBFL33"			 => MTU_MC27_RDBFL33,
			"MTU_MC27_RDBFL34"			 => MTU_MC27_RDBFL34,
			"MTU_MC27_RDBFL35"			 => MTU_MC27_RDBFL35,
			"MTU_MC27_RDBFL36"			 => MTU_MC27_RDBFL36,
			"MTU_MC27_RDBFL37"			 => MTU_MC27_RDBFL37,
			"MTU_MC27_RDBFL38"			 => MTU_MC27_RDBFL38,
			"MTU_MC27_RDBFL39"			 => MTU_MC27_RDBFL39,
			"MTU_MC27_RDBFL40"			 => MTU_MC27_RDBFL40,
			"MTU_MC27_RDBFL41"			 => MTU_MC27_RDBFL41,
			"MTU_MC27_RDBFL42"			 => MTU_MC27_RDBFL42,
			"MTU_MC2_RDBFL15"			 => MTU_MC2_RDBFL15,
			"MTU_MC27_RDBFL43"			 => MTU_MC27_RDBFL43,
			"MTU_MC27_RDBFL44"			 => MTU_MC27_RDBFL44,
			"MTU_MC27_RDBFL45"			 => MTU_MC27_RDBFL45,
			"MTU_MC27_RDBFL46"			 => MTU_MC27_RDBFL46,
			"MTU_MC27_RDBFL47"			 => MTU_MC27_RDBFL47,
			"MTU_MC27_RDBFL48"			 => MTU_MC27_RDBFL48,
			"MTU_MC27_RDBFL49"			 => MTU_MC27_RDBFL49,
			"MTU_MC27_RDBFL50"			 => MTU_MC27_RDBFL50,
			"MTU_MC27_RDBFL51"			 => MTU_MC27_RDBFL51,
			"MTU_MC27_RDBFL52"			 => MTU_MC27_RDBFL52,
			"MTU_MC2_RDBFL16"			 => MTU_MC2_RDBFL16,
			"MTU_MC27_RDBFL53"			 => MTU_MC27_RDBFL53,
			"MTU_MC27_RDBFL54"			 => MTU_MC27_RDBFL54,
			"MTU_MC27_RDBFL55"			 => MTU_MC27_RDBFL55,
			"MTU_MC27_RDBFL56"			 => MTU_MC27_RDBFL56,
			"MTU_MC27_RDBFL57"			 => MTU_MC27_RDBFL57,
			"MTU_MC27_RDBFL58"			 => MTU_MC27_RDBFL58,
			"MTU_MC27_RDBFL59"			 => MTU_MC27_RDBFL59,
			"MTU_MC27_RDBFL60"			 => MTU_MC27_RDBFL60,
			"MTU_MC27_RDBFL61"			 => MTU_MC27_RDBFL61,
			"MTU_MC27_RDBFL62"			 => MTU_MC27_RDBFL62,
			"MTU_MC2_RDBFL17"			 => MTU_MC2_RDBFL17,
			"MTU_MC27_RDBFL63"			 => MTU_MC27_RDBFL63,
			"MTU_MC27_RDBFL64"			 => MTU_MC27_RDBFL64,
			"MTU_MC27_RDBFL65"			 => MTU_MC27_RDBFL65,
			"MTU_MC27_RDBFL66"			 => MTU_MC27_RDBFL66,
			"MTU_MC27_ALMSRCS"			 => MTU_MC27_ALMSRCS,
			"MTU_MC27_FAULTSTS"			 => MTU_MC27_FAULTSTS,
			"MTU_MC27_ERRINFO0"			 => MTU_MC27_ERRINFO0,
			"MTU_MC27_ERRINFO1"			 => MTU_MC27_ERRINFO1,
			"MTU_MC27_ERRINFO2"			 => MTU_MC27_ERRINFO2,
			"MTU_MC27_ERRINFO3"			 => MTU_MC27_ERRINFO3,
			"MTU_MC2_RDBFL18"			 => MTU_MC2_RDBFL18,
			"MTU_MC27_ERRINFO4"			 => MTU_MC27_ERRINFO4,
			"MTU_MC28_CONFIG0"			 => MTU_MC28_CONFIG0,
			"MTU_MC28_CONFIG1"			 => MTU_MC28_CONFIG1,
			"MTU_MC28_MCONTROL"			 => MTU_MC28_MCONTROL,
			"MTU_MC28_MSTATUS"			 => MTU_MC28_MSTATUS,
			"MTU_MC28_RANGE"			 => MTU_MC28_RANGE,
			"MTU_MC28_REVID"			 => MTU_MC28_REVID,
			"MTU_MC28_ECCS"			 => MTU_MC28_ECCS,
			"MTU_MC28_ECCD"			 => MTU_MC28_ECCD,
			"MTU_MC28_ETRR0"			 => MTU_MC28_ETRR0,
			"MTU_MC2_RDBFL19"			 => MTU_MC2_RDBFL19,
			"MTU_MC28_ETRR1"			 => MTU_MC28_ETRR1,
			"MTU_MC28_ETRR2"			 => MTU_MC28_ETRR2,
			"MTU_MC28_ETRR3"			 => MTU_MC28_ETRR3,
			"MTU_MC28_ETRR4"			 => MTU_MC28_ETRR4,
			"MTU_MC28_RDBFL0"			 => MTU_MC28_RDBFL0,
			"MTU_MC28_RDBFL1"			 => MTU_MC28_RDBFL1,
			"MTU_MC28_RDBFL2"			 => MTU_MC28_RDBFL2,
			"MTU_MC28_RDBFL3"			 => MTU_MC28_RDBFL3,
			"MTU_MC28_RDBFL4"			 => MTU_MC28_RDBFL4,
			"MTU_MC28_RDBFL5"			 => MTU_MC28_RDBFL5,
			"MTU_MC2_RDBFL20"			 => MTU_MC2_RDBFL20,
			"MTU_MC28_RDBFL6"			 => MTU_MC28_RDBFL6,
			"MTU_MC28_RDBFL7"			 => MTU_MC28_RDBFL7,
			"MTU_MC28_RDBFL8"			 => MTU_MC28_RDBFL8,
			"MTU_MC28_RDBFL9"			 => MTU_MC28_RDBFL9,
			"MTU_MC28_RDBFL10"			 => MTU_MC28_RDBFL10,
			"MTU_MC28_RDBFL11"			 => MTU_MC28_RDBFL11,
			"MTU_MC28_RDBFL12"			 => MTU_MC28_RDBFL12,
			"MTU_MC28_RDBFL13"			 => MTU_MC28_RDBFL13,
			"MTU_MC28_RDBFL14"			 => MTU_MC28_RDBFL14,
			"MTU_MC28_RDBFL15"			 => MTU_MC28_RDBFL15,
			"MTU_MC2_RDBFL21"			 => MTU_MC2_RDBFL21,
			"MTU_MC28_RDBFL16"			 => MTU_MC28_RDBFL16,
			"MTU_MC28_RDBFL17"			 => MTU_MC28_RDBFL17,
			"MTU_MC28_RDBFL18"			 => MTU_MC28_RDBFL18,
			"MTU_MC28_RDBFL19"			 => MTU_MC28_RDBFL19,
			"MTU_MC28_RDBFL20"			 => MTU_MC28_RDBFL20,
			"MTU_MC28_RDBFL21"			 => MTU_MC28_RDBFL21,
			"MTU_MC28_RDBFL22"			 => MTU_MC28_RDBFL22,
			"MTU_MC28_RDBFL23"			 => MTU_MC28_RDBFL23,
			"MTU_MC28_RDBFL24"			 => MTU_MC28_RDBFL24,
			"MTU_MC28_RDBFL25"			 => MTU_MC28_RDBFL25,
			"MTU_MC2_RDBFL22"			 => MTU_MC2_RDBFL22,
			"MTU_MC28_RDBFL26"			 => MTU_MC28_RDBFL26,
			"MTU_MC28_RDBFL27"			 => MTU_MC28_RDBFL27,
			"MTU_MC28_RDBFL28"			 => MTU_MC28_RDBFL28,
			"MTU_MC28_RDBFL29"			 => MTU_MC28_RDBFL29,
			"MTU_MC28_RDBFL30"			 => MTU_MC28_RDBFL30,
			"MTU_MC28_RDBFL31"			 => MTU_MC28_RDBFL31,
			"MTU_MC28_RDBFL32"			 => MTU_MC28_RDBFL32,
			"MTU_MC28_RDBFL33"			 => MTU_MC28_RDBFL33,
			"MTU_MC28_RDBFL34"			 => MTU_MC28_RDBFL34,
			"MTU_MC28_RDBFL35"			 => MTU_MC28_RDBFL35,
			"MTU_MC2_RDBFL23"			 => MTU_MC2_RDBFL23,
			"MTU_MC28_RDBFL36"			 => MTU_MC28_RDBFL36,
			"MTU_MC28_RDBFL37"			 => MTU_MC28_RDBFL37,
			"MTU_MC28_RDBFL38"			 => MTU_MC28_RDBFL38,
			"MTU_MC28_RDBFL39"			 => MTU_MC28_RDBFL39,
			"MTU_MC28_RDBFL40"			 => MTU_MC28_RDBFL40,
			"MTU_MC28_RDBFL41"			 => MTU_MC28_RDBFL41,
			"MTU_MC28_RDBFL42"			 => MTU_MC28_RDBFL42,
			"MTU_MC28_RDBFL43"			 => MTU_MC28_RDBFL43,
			"MTU_MC28_RDBFL44"			 => MTU_MC28_RDBFL44,
			"MTU_MC28_RDBFL45"			 => MTU_MC28_RDBFL45,
			"MTU_MC2_RDBFL24"			 => MTU_MC2_RDBFL24,
			"MTU_MC28_RDBFL46"			 => MTU_MC28_RDBFL46,
			"MTU_MC28_RDBFL47"			 => MTU_MC28_RDBFL47,
			"MTU_MC28_RDBFL48"			 => MTU_MC28_RDBFL48,
			"MTU_MC28_RDBFL49"			 => MTU_MC28_RDBFL49,
			"MTU_MC28_RDBFL50"			 => MTU_MC28_RDBFL50,
			"MTU_MC28_RDBFL51"			 => MTU_MC28_RDBFL51,
			"MTU_MC28_RDBFL52"			 => MTU_MC28_RDBFL52,
			"MTU_MC28_RDBFL53"			 => MTU_MC28_RDBFL53,
			"MTU_MC28_RDBFL54"			 => MTU_MC28_RDBFL54,
			"MTU_MC28_RDBFL55"			 => MTU_MC28_RDBFL55,
			"MTU_MC2_RDBFL25"			 => MTU_MC2_RDBFL25,
			"MTU_MC28_RDBFL56"			 => MTU_MC28_RDBFL56,
			"MTU_MC28_RDBFL57"			 => MTU_MC28_RDBFL57,
			"MTU_MC28_RDBFL58"			 => MTU_MC28_RDBFL58,
			"MTU_MC28_RDBFL59"			 => MTU_MC28_RDBFL59,
			"MTU_MC28_RDBFL60"			 => MTU_MC28_RDBFL60,
			"MTU_MC28_RDBFL61"			 => MTU_MC28_RDBFL61,
			"MTU_MC28_RDBFL62"			 => MTU_MC28_RDBFL62,
			"MTU_MC28_RDBFL63"			 => MTU_MC28_RDBFL63,
			"MTU_MC28_RDBFL64"			 => MTU_MC28_RDBFL64,
			"MTU_MC28_RDBFL65"			 => MTU_MC28_RDBFL65,
			"MTU_MC2_RDBFL26"			 => MTU_MC2_RDBFL26,
			"MTU_MC28_RDBFL66"			 => MTU_MC28_RDBFL66,
			"MTU_MC28_ALMSRCS"			 => MTU_MC28_ALMSRCS,
			"MTU_MC28_FAULTSTS"			 => MTU_MC28_FAULTSTS,
			"MTU_MC28_ERRINFO0"			 => MTU_MC28_ERRINFO0,
			"MTU_MC28_ERRINFO1"			 => MTU_MC28_ERRINFO1,
			"MTU_MC28_ERRINFO2"			 => MTU_MC28_ERRINFO2,
			"MTU_MC28_ERRINFO3"			 => MTU_MC28_ERRINFO3,
			"MTU_MC28_ERRINFO4"			 => MTU_MC28_ERRINFO4,
			"MTU_MC29_CONFIG0"			 => MTU_MC29_CONFIG0,
			"MTU_MC29_CONFIG1"			 => MTU_MC29_CONFIG1,
			"MTU_MC2_RDBFL27"			 => MTU_MC2_RDBFL27,
			"MTU_CLC"				 => MTU_CLC,
			"MTU_MC29_MCONTROL"			 => MTU_MC29_MCONTROL,
			"MTU_MC29_MSTATUS"			 => MTU_MC29_MSTATUS,
			"MTU_MC29_RANGE"			 => MTU_MC29_RANGE,
			"MTU_MC29_REVID"			 => MTU_MC29_REVID,
			"MTU_MC29_ECCS"			 => MTU_MC29_ECCS,
			"MTU_MC29_ECCD"			 => MTU_MC29_ECCD,
			"MTU_MC29_ETRR0"			 => MTU_MC29_ETRR0,
			"MTU_MC29_ETRR1"			 => MTU_MC29_ETRR1,
			"MTU_MC29_ETRR2"			 => MTU_MC29_ETRR2,
			"MTU_MC29_ETRR3"			 => MTU_MC29_ETRR3,
			"MTU_MC2_RDBFL28"			 => MTU_MC2_RDBFL28,
			"MTU_MC29_ETRR4"			 => MTU_MC29_ETRR4,
			"MTU_MC29_RDBFL0"			 => MTU_MC29_RDBFL0,
			"MTU_MC29_RDBFL1"			 => MTU_MC29_RDBFL1,
			"MTU_MC29_RDBFL2"			 => MTU_MC29_RDBFL2,
			"MTU_MC29_RDBFL3"			 => MTU_MC29_RDBFL3,
			"MTU_MC29_RDBFL4"			 => MTU_MC29_RDBFL4,
			"MTU_MC29_RDBFL5"			 => MTU_MC29_RDBFL5,
			"MTU_MC29_RDBFL6"			 => MTU_MC29_RDBFL6,
			"MTU_MC29_RDBFL7"			 => MTU_MC29_RDBFL7,
			"MTU_MC29_RDBFL8"			 => MTU_MC29_RDBFL8,
			"MTU_MC2_RDBFL29"			 => MTU_MC2_RDBFL29,
			"MTU_MC29_RDBFL9"			 => MTU_MC29_RDBFL9,
			"MTU_MC29_RDBFL10"			 => MTU_MC29_RDBFL10,
			"MTU_MC29_RDBFL11"			 => MTU_MC29_RDBFL11,
			"MTU_MC29_RDBFL12"			 => MTU_MC29_RDBFL12,
			"MTU_MC29_RDBFL13"			 => MTU_MC29_RDBFL13,
			"MTU_MC29_RDBFL14"			 => MTU_MC29_RDBFL14,
			"MTU_MC29_RDBFL15"			 => MTU_MC29_RDBFL15,
			"MTU_MC29_RDBFL16"			 => MTU_MC29_RDBFL16,
			"MTU_MC29_RDBFL17"			 => MTU_MC29_RDBFL17,
			"MTU_MC29_RDBFL18"			 => MTU_MC29_RDBFL18,
			"MTU_MC2_RDBFL30"			 => MTU_MC2_RDBFL30,
			"MTU_MC29_RDBFL19"			 => MTU_MC29_RDBFL19,
			"MTU_MC29_RDBFL20"			 => MTU_MC29_RDBFL20,
			"MTU_MC29_RDBFL21"			 => MTU_MC29_RDBFL21,
			"MTU_MC29_RDBFL22"			 => MTU_MC29_RDBFL22,
			"MTU_MC29_RDBFL23"			 => MTU_MC29_RDBFL23,
			"MTU_MC29_RDBFL24"			 => MTU_MC29_RDBFL24,
			"MTU_MC29_RDBFL25"			 => MTU_MC29_RDBFL25,
			"MTU_MC29_RDBFL26"			 => MTU_MC29_RDBFL26,
			"MTU_MC29_RDBFL27"			 => MTU_MC29_RDBFL27,
			"MTU_MC29_RDBFL28"			 => MTU_MC29_RDBFL28,
			"MTU_MC2_RDBFL31"			 => MTU_MC2_RDBFL31,
			"MTU_MC29_RDBFL29"			 => MTU_MC29_RDBFL29,
			"MTU_MC29_RDBFL30"			 => MTU_MC29_RDBFL30,
			"MTU_MC29_RDBFL31"			 => MTU_MC29_RDBFL31,
			"MTU_MC29_RDBFL32"			 => MTU_MC29_RDBFL32,
			"MTU_MC29_RDBFL33"			 => MTU_MC29_RDBFL33,
			"MTU_MC29_RDBFL34"			 => MTU_MC29_RDBFL34,
			"MTU_MC29_RDBFL35"			 => MTU_MC29_RDBFL35,
			"MTU_MC29_RDBFL36"			 => MTU_MC29_RDBFL36,
			"MTU_MC29_RDBFL37"			 => MTU_MC29_RDBFL37,
			"MTU_MC29_RDBFL38"			 => MTU_MC29_RDBFL38,
			"MTU_MC2_RDBFL32"			 => MTU_MC2_RDBFL32,
			"MTU_MC29_RDBFL39"			 => MTU_MC29_RDBFL39,
			"MTU_MC29_RDBFL40"			 => MTU_MC29_RDBFL40,
			"MTU_MC29_RDBFL41"			 => MTU_MC29_RDBFL41,
			"MTU_MC29_RDBFL42"			 => MTU_MC29_RDBFL42,
			"MTU_MC29_RDBFL43"			 => MTU_MC29_RDBFL43,
			"MTU_MC29_RDBFL44"			 => MTU_MC29_RDBFL44,
			"MTU_MC29_RDBFL45"			 => MTU_MC29_RDBFL45,
			"MTU_MC29_RDBFL46"			 => MTU_MC29_RDBFL46,
			"MTU_MC29_RDBFL47"			 => MTU_MC29_RDBFL47,
			"MTU_MC29_RDBFL48"			 => MTU_MC29_RDBFL48,
			"MTU_MC2_RDBFL33"			 => MTU_MC2_RDBFL33,
			"MTU_MC29_RDBFL49"			 => MTU_MC29_RDBFL49,
			"MTU_MC29_RDBFL50"			 => MTU_MC29_RDBFL50,
			"MTU_MC29_RDBFL51"			 => MTU_MC29_RDBFL51,
			"MTU_MC29_RDBFL52"			 => MTU_MC29_RDBFL52,
			"MTU_MC29_RDBFL53"			 => MTU_MC29_RDBFL53,
			"MTU_MC29_RDBFL54"			 => MTU_MC29_RDBFL54,
			"MTU_MC29_RDBFL55"			 => MTU_MC29_RDBFL55,
			"MTU_MC29_RDBFL56"			 => MTU_MC29_RDBFL56,
			"MTU_MC29_RDBFL57"			 => MTU_MC29_RDBFL57,
			"MTU_MC29_RDBFL58"			 => MTU_MC29_RDBFL58,
			"MTU_MC2_RDBFL34"			 => MTU_MC2_RDBFL34,
			"MTU_MC29_RDBFL59"			 => MTU_MC29_RDBFL59,
			"MTU_MC29_RDBFL60"			 => MTU_MC29_RDBFL60,
			"MTU_MC29_RDBFL61"			 => MTU_MC29_RDBFL61,
			"MTU_MC29_RDBFL62"			 => MTU_MC29_RDBFL62,
			"MTU_MC29_RDBFL63"			 => MTU_MC29_RDBFL63,
			"MTU_MC29_RDBFL64"			 => MTU_MC29_RDBFL64,
			"MTU_MC29_RDBFL65"			 => MTU_MC29_RDBFL65,
			"MTU_MC29_RDBFL66"			 => MTU_MC29_RDBFL66,
			"MTU_MC29_ALMSRCS"			 => MTU_MC29_ALMSRCS,
			"MTU_MC29_FAULTSTS"			 => MTU_MC29_FAULTSTS,
			"MTU_MC2_RDBFL35"			 => MTU_MC2_RDBFL35,
			"MTU_MC29_ERRINFO0"			 => MTU_MC29_ERRINFO0,
			"MTU_MC29_ERRINFO1"			 => MTU_MC29_ERRINFO1,
			"MTU_MC29_ERRINFO2"			 => MTU_MC29_ERRINFO2,
			"MTU_MC29_ERRINFO3"			 => MTU_MC29_ERRINFO3,
			"MTU_MC29_ERRINFO4"			 => MTU_MC29_ERRINFO4,
			"MTU_MC30_CONFIG0"			 => MTU_MC30_CONFIG0,
			"MTU_MC30_CONFIG1"			 => MTU_MC30_CONFIG1,
			"MTU_MC30_MCONTROL"			 => MTU_MC30_MCONTROL,
			"MTU_MC30_MSTATUS"			 => MTU_MC30_MSTATUS,
			"MTU_MC30_RANGE"			 => MTU_MC30_RANGE,
			"MTU_MC2_RDBFL36"			 => MTU_MC2_RDBFL36,
			"MTU_MC30_REVID"			 => MTU_MC30_REVID,
			"MTU_MC30_ECCS"			 => MTU_MC30_ECCS,
			"MTU_MC30_ECCD"			 => MTU_MC30_ECCD,
			"MTU_MC30_ETRR0"			 => MTU_MC30_ETRR0,
			"MTU_MC30_ETRR1"			 => MTU_MC30_ETRR1,
			"MTU_MC30_ETRR2"			 => MTU_MC30_ETRR2,
			"MTU_MC30_ETRR3"			 => MTU_MC30_ETRR3,
			"MTU_MC30_ETRR4"			 => MTU_MC30_ETRR4,
			"MTU_MC30_RDBFL0"			 => MTU_MC30_RDBFL0,
			"MTU_MC30_RDBFL1"			 => MTU_MC30_RDBFL1,
			"MTU_MC2_RDBFL37"			 => MTU_MC2_RDBFL37,
			"MTU_ID"				 => MTU_ID,
			"MTU_MC30_RDBFL2"			 => MTU_MC30_RDBFL2,
			"MTU_MC30_RDBFL3"			 => MTU_MC30_RDBFL3,
			"MTU_MC30_RDBFL4"			 => MTU_MC30_RDBFL4,
			"MTU_MC30_RDBFL5"			 => MTU_MC30_RDBFL5,
			"MTU_MC30_RDBFL6"			 => MTU_MC30_RDBFL6,
			"MTU_MC30_RDBFL7"			 => MTU_MC30_RDBFL7,
			"MTU_MC30_RDBFL8"			 => MTU_MC30_RDBFL8,
			"MTU_MC30_RDBFL9"			 => MTU_MC30_RDBFL9,
			"MTU_MC30_RDBFL10"			 => MTU_MC30_RDBFL10,
			"MTU_MC30_RDBFL11"			 => MTU_MC30_RDBFL11,
			"MTU_MC2_RDBFL38"			 => MTU_MC2_RDBFL38,
			"MTU_MC30_RDBFL12"			 => MTU_MC30_RDBFL12,
			"MTU_MC30_RDBFL13"			 => MTU_MC30_RDBFL13,
			"MTU_MC30_RDBFL14"			 => MTU_MC30_RDBFL14,
			"MTU_MC30_RDBFL15"			 => MTU_MC30_RDBFL15,
			"MTU_MC30_RDBFL16"			 => MTU_MC30_RDBFL16,
			"MTU_MC30_RDBFL17"			 => MTU_MC30_RDBFL17,
			"MTU_MC30_RDBFL18"			 => MTU_MC30_RDBFL18,
			"MTU_MC30_RDBFL19"			 => MTU_MC30_RDBFL19,
			"MTU_MC30_RDBFL20"			 => MTU_MC30_RDBFL20,
			"MTU_MC30_RDBFL21"			 => MTU_MC30_RDBFL21,
			"MTU_MC2_RDBFL39"			 => MTU_MC2_RDBFL39,
			"MTU_MC30_RDBFL22"			 => MTU_MC30_RDBFL22,
			"MTU_MC30_RDBFL23"			 => MTU_MC30_RDBFL23,
			"MTU_MC30_RDBFL24"			 => MTU_MC30_RDBFL24,
			"MTU_MC30_RDBFL25"			 => MTU_MC30_RDBFL25,
			"MTU_MC30_RDBFL26"			 => MTU_MC30_RDBFL26,
			"MTU_MC30_RDBFL27"			 => MTU_MC30_RDBFL27,
			"MTU_MC30_RDBFL28"			 => MTU_MC30_RDBFL28,
			"MTU_MC30_RDBFL29"			 => MTU_MC30_RDBFL29,
			"MTU_MC30_RDBFL30"			 => MTU_MC30_RDBFL30,
			"MTU_MC30_RDBFL31"			 => MTU_MC30_RDBFL31,
			"MTU_MC2_RDBFL40"			 => MTU_MC2_RDBFL40,
			"MTU_MC30_RDBFL32"			 => MTU_MC30_RDBFL32,
			"MTU_MC30_RDBFL33"			 => MTU_MC30_RDBFL33,
			"MTU_MC30_RDBFL34"			 => MTU_MC30_RDBFL34,
			"MTU_MC30_RDBFL35"			 => MTU_MC30_RDBFL35,
			"MTU_MC30_RDBFL36"			 => MTU_MC30_RDBFL36,
			"MTU_MC30_RDBFL37"			 => MTU_MC30_RDBFL37,
			"MTU_MC30_RDBFL38"			 => MTU_MC30_RDBFL38,
			"MTU_MC30_RDBFL39"			 => MTU_MC30_RDBFL39,
			"MTU_MC30_RDBFL40"			 => MTU_MC30_RDBFL40,
			"MTU_MC30_RDBFL41"			 => MTU_MC30_RDBFL41,
			"MTU_MC2_RDBFL41"			 => MTU_MC2_RDBFL41,
			"MTU_MC30_RDBFL42"			 => MTU_MC30_RDBFL42,
			"MTU_MC30_RDBFL43"			 => MTU_MC30_RDBFL43,
			"MTU_MC30_RDBFL44"			 => MTU_MC30_RDBFL44,
			"MTU_MC30_RDBFL45"			 => MTU_MC30_RDBFL45,
			"MTU_MC30_RDBFL46"			 => MTU_MC30_RDBFL46,
			"MTU_MC30_RDBFL47"			 => MTU_MC30_RDBFL47,
			"MTU_MC30_RDBFL48"			 => MTU_MC30_RDBFL48,
			"MTU_MC30_RDBFL49"			 => MTU_MC30_RDBFL49,
			"MTU_MC30_RDBFL50"			 => MTU_MC30_RDBFL50,
			"MTU_MC30_RDBFL51"			 => MTU_MC30_RDBFL51,
			"MTU_MC2_RDBFL42"			 => MTU_MC2_RDBFL42,
			"MTU_MC30_RDBFL52"			 => MTU_MC30_RDBFL52,
			"MTU_MC30_RDBFL53"			 => MTU_MC30_RDBFL53,
			"MTU_MC30_RDBFL54"			 => MTU_MC30_RDBFL54,
			"MTU_MC30_RDBFL55"			 => MTU_MC30_RDBFL55,
			"MTU_MC30_RDBFL56"			 => MTU_MC30_RDBFL56,
			"MTU_MC30_RDBFL57"			 => MTU_MC30_RDBFL57,
			"MTU_MC30_RDBFL58"			 => MTU_MC30_RDBFL58,
			"MTU_MC30_RDBFL59"			 => MTU_MC30_RDBFL59,
			"MTU_MC30_RDBFL60"			 => MTU_MC30_RDBFL60,
			"MTU_MC30_RDBFL61"			 => MTU_MC30_RDBFL61,
			"MTU_MC2_RDBFL43"			 => MTU_MC2_RDBFL43,
			"MTU_MC30_RDBFL62"			 => MTU_MC30_RDBFL62,
			"MTU_MC30_RDBFL63"			 => MTU_MC30_RDBFL63,
			"MTU_MC30_RDBFL64"			 => MTU_MC30_RDBFL64,
			"MTU_MC30_RDBFL65"			 => MTU_MC30_RDBFL65,
			"MTU_MC30_RDBFL66"			 => MTU_MC30_RDBFL66,
			"MTU_MC30_ALMSRCS"			 => MTU_MC30_ALMSRCS,
			"MTU_MC30_FAULTSTS"			 => MTU_MC30_FAULTSTS,
			"MTU_MC30_ERRINFO0"			 => MTU_MC30_ERRINFO0,
			"MTU_MC30_ERRINFO1"			 => MTU_MC30_ERRINFO1,
			"MTU_MC30_ERRINFO2"			 => MTU_MC30_ERRINFO2,
			"MTU_MC2_RDBFL44"			 => MTU_MC2_RDBFL44,
			"MTU_MC30_ERRINFO3"			 => MTU_MC30_ERRINFO3,
			"MTU_MC30_ERRINFO4"			 => MTU_MC30_ERRINFO4,
			"MTU_MC31_CONFIG0"			 => MTU_MC31_CONFIG0,
			"MTU_MC31_CONFIG1"			 => MTU_MC31_CONFIG1,
			"MTU_MC31_MCONTROL"			 => MTU_MC31_MCONTROL,
			"MTU_MC31_MSTATUS"			 => MTU_MC31_MSTATUS,
			"MTU_MC31_RANGE"			 => MTU_MC31_RANGE,
			"MTU_MC31_REVID"			 => MTU_MC31_REVID,
			"MTU_MC31_ECCS"			 => MTU_MC31_ECCS,
			"MTU_MC31_ECCD"			 => MTU_MC31_ECCD,
			"MTU_MC2_RDBFL45"			 => MTU_MC2_RDBFL45,
			"MTU_MC31_ETRR0"			 => MTU_MC31_ETRR0,
			"MTU_MC31_ETRR1"			 => MTU_MC31_ETRR1,
			"MTU_MC31_ETRR2"			 => MTU_MC31_ETRR2,
			"MTU_MC31_ETRR3"			 => MTU_MC31_ETRR3,
			"MTU_MC31_ETRR4"			 => MTU_MC31_ETRR4,
			"MTU_MC31_RDBFL0"			 => MTU_MC31_RDBFL0,
			"MTU_MC31_RDBFL1"			 => MTU_MC31_RDBFL1,
			"MTU_MC31_RDBFL2"			 => MTU_MC31_RDBFL2,
			"MTU_MC31_RDBFL3"			 => MTU_MC31_RDBFL3,
			"MTU_MC31_RDBFL4"			 => MTU_MC31_RDBFL4,
			"MTU_MC2_RDBFL46"			 => MTU_MC2_RDBFL46,
			"MTU_MC31_RDBFL5"			 => MTU_MC31_RDBFL5,
			"MTU_MC31_RDBFL6"			 => MTU_MC31_RDBFL6,
			"MTU_MC31_RDBFL7"			 => MTU_MC31_RDBFL7,
			"MTU_MC31_RDBFL8"			 => MTU_MC31_RDBFL8,
			"MTU_MC31_RDBFL9"			 => MTU_MC31_RDBFL9,
			"MTU_MC31_RDBFL10"			 => MTU_MC31_RDBFL10,
			"MTU_MC31_RDBFL11"			 => MTU_MC31_RDBFL11,
			"MTU_MC31_RDBFL12"			 => MTU_MC31_RDBFL12,
			"MTU_MC31_RDBFL13"			 => MTU_MC31_RDBFL13,
			"MTU_MC31_RDBFL14"			 => MTU_MC31_RDBFL14,
			"MTU_MC2_RDBFL47"			 => MTU_MC2_RDBFL47,
			"MTU_MEMTEST0"			 => MTU_MEMTEST0,
			"MTU_MC31_RDBFL15"			 => MTU_MC31_RDBFL15,
			"MTU_MC31_RDBFL16"			 => MTU_MC31_RDBFL16,
			"MTU_MC31_RDBFL17"			 => MTU_MC31_RDBFL17,
			"MTU_MC31_RDBFL18"			 => MTU_MC31_RDBFL18,
			"MTU_MC31_RDBFL19"			 => MTU_MC31_RDBFL19,
			"MTU_MC31_RDBFL20"			 => MTU_MC31_RDBFL20,
			"MTU_MC31_RDBFL21"			 => MTU_MC31_RDBFL21,
			"MTU_MC31_RDBFL22"			 => MTU_MC31_RDBFL22,
			"MTU_MC31_RDBFL23"			 => MTU_MC31_RDBFL23,
			"MTU_MC31_RDBFL24"			 => MTU_MC31_RDBFL24,
			"MTU_MC2_RDBFL48"			 => MTU_MC2_RDBFL48,
			"MTU_MC31_RDBFL25"			 => MTU_MC31_RDBFL25,
			"MTU_MC31_RDBFL26"			 => MTU_MC31_RDBFL26,
			"MTU_MC31_RDBFL27"			 => MTU_MC31_RDBFL27,
			"MTU_MC31_RDBFL28"			 => MTU_MC31_RDBFL28,
			"MTU_MC31_RDBFL29"			 => MTU_MC31_RDBFL29,
			"MTU_MC31_RDBFL30"			 => MTU_MC31_RDBFL30,
			"MTU_MC31_RDBFL31"			 => MTU_MC31_RDBFL31,
			"MTU_MC31_RDBFL32"			 => MTU_MC31_RDBFL32,
			"MTU_MC31_RDBFL33"			 => MTU_MC31_RDBFL33,
			"MTU_MC31_RDBFL34"			 => MTU_MC31_RDBFL34,
			"MTU_MC2_RDBFL49"			 => MTU_MC2_RDBFL49,
			"MTU_MC31_RDBFL35"			 => MTU_MC31_RDBFL35,
			"MTU_MC31_RDBFL36"			 => MTU_MC31_RDBFL36,
			"MTU_MC31_RDBFL37"			 => MTU_MC31_RDBFL37,
			"MTU_MC31_RDBFL38"			 => MTU_MC31_RDBFL38,
			"MTU_MC31_RDBFL39"			 => MTU_MC31_RDBFL39,
			"MTU_MC31_RDBFL40"			 => MTU_MC31_RDBFL40,
			"MTU_MC31_RDBFL41"			 => MTU_MC31_RDBFL41,
			"MTU_MC31_RDBFL42"			 => MTU_MC31_RDBFL42,
			"MTU_MC31_RDBFL43"			 => MTU_MC31_RDBFL43,
			"MTU_MC31_RDBFL44"			 => MTU_MC31_RDBFL44,
			"MTU_MC2_RDBFL50"			 => MTU_MC2_RDBFL50,
			"MTU_MC31_RDBFL45"			 => MTU_MC31_RDBFL45,
			"MTU_MC31_RDBFL46"			 => MTU_MC31_RDBFL46,
			"MTU_MC31_RDBFL47"			 => MTU_MC31_RDBFL47,
			"MTU_MC31_RDBFL48"			 => MTU_MC31_RDBFL48,
			"MTU_MC31_RDBFL49"			 => MTU_MC31_RDBFL49,
			"MTU_MC31_RDBFL50"			 => MTU_MC31_RDBFL50,
			"MTU_MC31_RDBFL51"			 => MTU_MC31_RDBFL51,
			"MTU_MC31_RDBFL52"			 => MTU_MC31_RDBFL52,
			"MTU_MC31_RDBFL53"			 => MTU_MC31_RDBFL53,
			"MTU_MC31_RDBFL54"			 => MTU_MC31_RDBFL54,
			"MTU_MC2_RDBFL51"			 => MTU_MC2_RDBFL51,
			"MTU_MC31_RDBFL55"			 => MTU_MC31_RDBFL55,
			"MTU_MC31_RDBFL56"			 => MTU_MC31_RDBFL56,
			"MTU_MC31_RDBFL57"			 => MTU_MC31_RDBFL57,
			"MTU_MC31_RDBFL58"			 => MTU_MC31_RDBFL58,
			"MTU_MC31_RDBFL59"			 => MTU_MC31_RDBFL59,
			"MTU_MC31_RDBFL60"			 => MTU_MC31_RDBFL60,
			"MTU_MC31_RDBFL61"			 => MTU_MC31_RDBFL61,
			"MTU_MC31_RDBFL62"			 => MTU_MC31_RDBFL62,
			"MTU_MC31_RDBFL63"			 => MTU_MC31_RDBFL63,
			"MTU_MC31_RDBFL64"			 => MTU_MC31_RDBFL64,
			"MTU_MC2_RDBFL52"			 => MTU_MC2_RDBFL52,
			"MTU_MC31_RDBFL65"			 => MTU_MC31_RDBFL65,
			"MTU_MC31_RDBFL66"			 => MTU_MC31_RDBFL66,
			"MTU_MC31_ALMSRCS"			 => MTU_MC31_ALMSRCS,
			"MTU_MC31_FAULTSTS"			 => MTU_MC31_FAULTSTS,
			"MTU_MC31_ERRINFO0"			 => MTU_MC31_ERRINFO0,
			"MTU_MC31_ERRINFO1"			 => MTU_MC31_ERRINFO1,
			"MTU_MC31_ERRINFO2"			 => MTU_MC31_ERRINFO2,
			"MTU_MC31_ERRINFO3"			 => MTU_MC31_ERRINFO3,
			"MTU_MC31_ERRINFO4"			 => MTU_MC31_ERRINFO4,
			"MTU_MC32_CONFIG0"			 => MTU_MC32_CONFIG0,
			"MTU_MC2_RDBFL53"			 => MTU_MC2_RDBFL53,
			"MTU_MC32_CONFIG1"			 => MTU_MC32_CONFIG1,
			"MTU_MC32_MCONTROL"			 => MTU_MC32_MCONTROL,
			"MTU_MC32_MSTATUS"			 => MTU_MC32_MSTATUS,
			"MTU_MC32_RANGE"			 => MTU_MC32_RANGE,
			"MTU_MC32_REVID"			 => MTU_MC32_REVID,
			"MTU_MC32_ECCS"			 => MTU_MC32_ECCS,
			"MTU_MC32_ECCD"			 => MTU_MC32_ECCD,
			"MTU_MC32_ETRR0"			 => MTU_MC32_ETRR0,
			"MTU_MC32_ETRR1"			 => MTU_MC32_ETRR1,
			"MTU_MC32_ETRR2"			 => MTU_MC32_ETRR2,
			"MTU_MC2_RDBFL54"			 => MTU_MC2_RDBFL54,
			"MTU_MC32_ETRR3"			 => MTU_MC32_ETRR3,
			"MTU_MC32_ETRR4"			 => MTU_MC32_ETRR4,
			"MTU_MC32_RDBFL0"			 => MTU_MC32_RDBFL0,
			"MTU_MC32_RDBFL1"			 => MTU_MC32_RDBFL1,
			"MTU_MC32_RDBFL2"			 => MTU_MC32_RDBFL2,
			"MTU_MC32_RDBFL3"			 => MTU_MC32_RDBFL3,
			"MTU_MC32_RDBFL4"			 => MTU_MC32_RDBFL4,
			"MTU_MC32_RDBFL5"			 => MTU_MC32_RDBFL5,
			"MTU_MC32_RDBFL6"			 => MTU_MC32_RDBFL6,
			"MTU_MC32_RDBFL7"			 => MTU_MC32_RDBFL7,
			"MTU_MC2_RDBFL55"			 => MTU_MC2_RDBFL55,
			"MTU_MC32_RDBFL8"			 => MTU_MC32_RDBFL8,
			"MTU_MC32_RDBFL9"			 => MTU_MC32_RDBFL9,
			"MTU_MC32_RDBFL10"			 => MTU_MC32_RDBFL10,
			"MTU_MC32_RDBFL11"			 => MTU_MC32_RDBFL11,
			"MTU_MC32_RDBFL12"			 => MTU_MC32_RDBFL12,
			"MTU_MC32_RDBFL13"			 => MTU_MC32_RDBFL13,
			"MTU_MC32_RDBFL14"			 => MTU_MC32_RDBFL14,
			"MTU_MC32_RDBFL15"			 => MTU_MC32_RDBFL15,
			"MTU_MC32_RDBFL16"			 => MTU_MC32_RDBFL16,
			"MTU_MC32_RDBFL17"			 => MTU_MC32_RDBFL17,
			"MTU_MC2_RDBFL56"			 => MTU_MC2_RDBFL56,
			"MTU_MC32_RDBFL18"			 => MTU_MC32_RDBFL18,
			"MTU_MC32_RDBFL19"			 => MTU_MC32_RDBFL19,
			"MTU_MC32_RDBFL20"			 => MTU_MC32_RDBFL20,
			"MTU_MC32_RDBFL21"			 => MTU_MC32_RDBFL21,
			"MTU_MC32_RDBFL22"			 => MTU_MC32_RDBFL22,
			"MTU_MC32_RDBFL23"			 => MTU_MC32_RDBFL23,
			"MTU_MC32_RDBFL24"			 => MTU_MC32_RDBFL24,
			"MTU_MC32_RDBFL25"			 => MTU_MC32_RDBFL25,
			"MTU_MC32_RDBFL26"			 => MTU_MC32_RDBFL26,
			"MTU_MC32_RDBFL27"			 => MTU_MC32_RDBFL27,
			"MTU_MC2_RDBFL57"			 => MTU_MC2_RDBFL57,
			"MTU_MEMTEST1"			 => MTU_MEMTEST1,
			"MTU_MC32_RDBFL28"			 => MTU_MC32_RDBFL28,
			"MTU_MC32_RDBFL29"			 => MTU_MC32_RDBFL29,
			"MTU_MC32_RDBFL30"			 => MTU_MC32_RDBFL30,
			"MTU_MC32_RDBFL31"			 => MTU_MC32_RDBFL31,
			"MTU_MC32_RDBFL32"			 => MTU_MC32_RDBFL32,
			"MTU_MC32_RDBFL33"			 => MTU_MC32_RDBFL33,
			"MTU_MC32_RDBFL34"			 => MTU_MC32_RDBFL34,
			"MTU_MC32_RDBFL35"			 => MTU_MC32_RDBFL35,
			"MTU_MC32_RDBFL36"			 => MTU_MC32_RDBFL36,
			"MTU_MC32_RDBFL37"			 => MTU_MC32_RDBFL37,
			"MTU_MC2_RDBFL58"			 => MTU_MC2_RDBFL58,
			"MTU_MC32_RDBFL38"			 => MTU_MC32_RDBFL38,
			"MTU_MC32_RDBFL39"			 => MTU_MC32_RDBFL39,
			"MTU_MC32_RDBFL40"			 => MTU_MC32_RDBFL40,
			"MTU_MC32_RDBFL41"			 => MTU_MC32_RDBFL41,
			"MTU_MC32_RDBFL42"			 => MTU_MC32_RDBFL42,
			"MTU_MC32_RDBFL43"			 => MTU_MC32_RDBFL43,
			"MTU_MC32_RDBFL44"			 => MTU_MC32_RDBFL44,
			"MTU_MC32_RDBFL45"			 => MTU_MC32_RDBFL45,
			"MTU_MC32_RDBFL46"			 => MTU_MC32_RDBFL46,
			"MTU_MC32_RDBFL47"			 => MTU_MC32_RDBFL47,
			"MTU_MC2_RDBFL59"			 => MTU_MC2_RDBFL59,
			"MTU_MC32_RDBFL48"			 => MTU_MC32_RDBFL48,
			"MTU_MC32_RDBFL49"			 => MTU_MC32_RDBFL49,
			"MTU_MC32_RDBFL50"			 => MTU_MC32_RDBFL50,
			"MTU_MC32_RDBFL51"			 => MTU_MC32_RDBFL51,
			"MTU_MC32_RDBFL52"			 => MTU_MC32_RDBFL52,
			"MTU_MC32_RDBFL53"			 => MTU_MC32_RDBFL53,
			"MTU_MC32_RDBFL54"			 => MTU_MC32_RDBFL54,
			"MTU_MC32_RDBFL55"			 => MTU_MC32_RDBFL55,
			"MTU_MC32_RDBFL56"			 => MTU_MC32_RDBFL56,
			"MTU_MC32_RDBFL57"			 => MTU_MC32_RDBFL57,
			"MTU_MC2_RDBFL60"			 => MTU_MC2_RDBFL60,
			"MTU_MC32_RDBFL58"			 => MTU_MC32_RDBFL58,
			"MTU_MC32_RDBFL59"			 => MTU_MC32_RDBFL59,
			"MTU_MC32_RDBFL60"			 => MTU_MC32_RDBFL60,
			"MTU_MC32_RDBFL61"			 => MTU_MC32_RDBFL61,
			"MTU_MC32_RDBFL62"			 => MTU_MC32_RDBFL62,
			"MTU_MC32_RDBFL63"			 => MTU_MC32_RDBFL63,
			"MTU_MC32_RDBFL64"			 => MTU_MC32_RDBFL64,
			"MTU_MC32_RDBFL65"			 => MTU_MC32_RDBFL65,
			"MTU_MC32_RDBFL66"			 => MTU_MC32_RDBFL66,
			"MTU_MC32_ALMSRCS"			 => MTU_MC32_ALMSRCS,
			"MTU_MC2_RDBFL61"			 => MTU_MC2_RDBFL61,
			"MTU_MC32_FAULTSTS"			 => MTU_MC32_FAULTSTS,
			"MTU_MC32_ERRINFO0"			 => MTU_MC32_ERRINFO0,
			"MTU_MC32_ERRINFO1"			 => MTU_MC32_ERRINFO1,
			"MTU_MC32_ERRINFO2"			 => MTU_MC32_ERRINFO2,
			"MTU_MC32_ERRINFO3"			 => MTU_MC32_ERRINFO3,
			"MTU_MC32_ERRINFO4"			 => MTU_MC32_ERRINFO4,
			"MTU_MC33_CONFIG0"			 => MTU_MC33_CONFIG0,
			"MTU_MC33_CONFIG1"			 => MTU_MC33_CONFIG1,
			"MTU_MC33_MCONTROL"			 => MTU_MC33_MCONTROL,
			"MTU_MC33_MSTATUS"			 => MTU_MC33_MSTATUS,
			"MTU_MC2_RDBFL62"			 => MTU_MC2_RDBFL62,
			"MTU_MC33_RANGE"			 => MTU_MC33_RANGE,
			"MTU_MC33_REVID"			 => MTU_MC33_REVID,
			"MTU_MC33_ECCS"			 => MTU_MC33_ECCS,
			"MTU_MC33_ECCD"			 => MTU_MC33_ECCD,
			"MTU_MC33_ETRR0"			 => MTU_MC33_ETRR0,
			"MTU_MC33_ETRR1"			 => MTU_MC33_ETRR1,
			"MTU_MC33_ETRR2"			 => MTU_MC33_ETRR2,
			"MTU_MC33_ETRR3"			 => MTU_MC33_ETRR3,
			"MTU_MC33_ETRR4"			 => MTU_MC33_ETRR4,
			"MTU_MC33_RDBFL0"			 => MTU_MC33_RDBFL0,
			"MTU_MC2_RDBFL63"			 => MTU_MC2_RDBFL63,
			"MTU_MC33_RDBFL1"			 => MTU_MC33_RDBFL1,
			"MTU_MC33_RDBFL2"			 => MTU_MC33_RDBFL2,
			"MTU_MC33_RDBFL3"			 => MTU_MC33_RDBFL3,
			"MTU_MC33_RDBFL4"			 => MTU_MC33_RDBFL4,
			"MTU_MC33_RDBFL5"			 => MTU_MC33_RDBFL5,
			"MTU_MC33_RDBFL6"			 => MTU_MC33_RDBFL6,
			"MTU_MC33_RDBFL7"			 => MTU_MC33_RDBFL7,
			"MTU_MC33_RDBFL8"			 => MTU_MC33_RDBFL8,
			"MTU_MC33_RDBFL9"			 => MTU_MC33_RDBFL9,
			"MTU_MC33_RDBFL10"			 => MTU_MC33_RDBFL10,
			"MTU_MC2_RDBFL64"			 => MTU_MC2_RDBFL64,
			"MTU_MC33_RDBFL11"			 => MTU_MC33_RDBFL11,
			"MTU_MC33_RDBFL12"			 => MTU_MC33_RDBFL12,
			"MTU_MC33_RDBFL13"			 => MTU_MC33_RDBFL13,
			"MTU_MC33_RDBFL14"			 => MTU_MC33_RDBFL14,
			"MTU_MC33_RDBFL15"			 => MTU_MC33_RDBFL15,
			"MTU_MC33_RDBFL16"			 => MTU_MC33_RDBFL16,
			"MTU_MC33_RDBFL17"			 => MTU_MC33_RDBFL17,
			"MTU_MC33_RDBFL18"			 => MTU_MC33_RDBFL18,
			"MTU_MC33_RDBFL19"			 => MTU_MC33_RDBFL19,
			"MTU_MC33_RDBFL20"			 => MTU_MC33_RDBFL20,
			"MTU_MC2_RDBFL65"			 => MTU_MC2_RDBFL65,
			"MTU_MC33_RDBFL21"			 => MTU_MC33_RDBFL21,
			"MTU_MC33_RDBFL22"			 => MTU_MC33_RDBFL22,
			"MTU_MC33_RDBFL23"			 => MTU_MC33_RDBFL23,
			"MTU_MC33_RDBFL24"			 => MTU_MC33_RDBFL24,
			"MTU_MC33_RDBFL25"			 => MTU_MC33_RDBFL25,
			"MTU_MC33_RDBFL26"			 => MTU_MC33_RDBFL26,
			"MTU_MC33_RDBFL27"			 => MTU_MC33_RDBFL27,
			"MTU_MC33_RDBFL28"			 => MTU_MC33_RDBFL28,
			"MTU_MC33_RDBFL29"			 => MTU_MC33_RDBFL29,
			"MTU_MC33_RDBFL30"			 => MTU_MC33_RDBFL30,
			"MTU_MC2_RDBFL66"			 => MTU_MC2_RDBFL66,
			"MTU_MC33_RDBFL31"			 => MTU_MC33_RDBFL31,
			"MTU_MC33_RDBFL32"			 => MTU_MC33_RDBFL32,
			"MTU_MC33_RDBFL33"			 => MTU_MC33_RDBFL33,
			"MTU_MC33_RDBFL34"			 => MTU_MC33_RDBFL34,
			"MTU_MC33_RDBFL35"			 => MTU_MC33_RDBFL35,
			"MTU_MC33_RDBFL36"			 => MTU_MC33_RDBFL36,
			"MTU_MC33_RDBFL37"			 => MTU_MC33_RDBFL37,
			"MTU_MC33_RDBFL38"			 => MTU_MC33_RDBFL38,
			"MTU_MC33_RDBFL39"			 => MTU_MC33_RDBFL39,
			"MTU_MC33_RDBFL40"			 => MTU_MC33_RDBFL40,
			"MTU_MC2_ALMSRCS"			 => MTU_MC2_ALMSRCS,
			"MTU_MEMTEST2"			 => MTU_MEMTEST2,
			"MTU_MC33_RDBFL41"			 => MTU_MC33_RDBFL41,
			"MTU_MC33_RDBFL42"			 => MTU_MC33_RDBFL42,
			"MTU_MC33_RDBFL43"			 => MTU_MC33_RDBFL43,
			"MTU_MC33_RDBFL44"			 => MTU_MC33_RDBFL44,
			"MTU_MC33_RDBFL45"			 => MTU_MC33_RDBFL45,
			"MTU_MC33_RDBFL46"			 => MTU_MC33_RDBFL46,
			"MTU_MC33_RDBFL47"			 => MTU_MC33_RDBFL47,
			"MTU_MC33_RDBFL48"			 => MTU_MC33_RDBFL48,
			"MTU_MC33_RDBFL49"			 => MTU_MC33_RDBFL49,
			"MTU_MC33_RDBFL50"			 => MTU_MC33_RDBFL50,
			"MTU_MC2_FAULTSTS"			 => MTU_MC2_FAULTSTS,
			"MTU_MC33_RDBFL51"			 => MTU_MC33_RDBFL51,
			"MTU_MC33_RDBFL52"			 => MTU_MC33_RDBFL52,
			"MTU_MC33_RDBFL53"			 => MTU_MC33_RDBFL53,
			"MTU_MC33_RDBFL54"			 => MTU_MC33_RDBFL54,
			"MTU_MC33_RDBFL55"			 => MTU_MC33_RDBFL55,
			"MTU_MC33_RDBFL56"			 => MTU_MC33_RDBFL56,
			"MTU_MC33_RDBFL57"			 => MTU_MC33_RDBFL57,
			"MTU_MC33_RDBFL58"			 => MTU_MC33_RDBFL58,
			"MTU_MC33_RDBFL59"			 => MTU_MC33_RDBFL59,
			"MTU_MC33_RDBFL60"			 => MTU_MC33_RDBFL60,
			"MTU_MC2_ERRINFO0"			 => MTU_MC2_ERRINFO0,
			"MTU_MC33_RDBFL61"			 => MTU_MC33_RDBFL61,
			"MTU_MC33_RDBFL62"			 => MTU_MC33_RDBFL62,
			"MTU_MC33_RDBFL63"			 => MTU_MC33_RDBFL63,
			"MTU_MC33_RDBFL64"			 => MTU_MC33_RDBFL64,
			"MTU_MC33_RDBFL65"			 => MTU_MC33_RDBFL65,
			"MTU_MC33_RDBFL66"			 => MTU_MC33_RDBFL66,
			"MTU_MC33_ALMSRCS"			 => MTU_MC33_ALMSRCS,
			"MTU_MC33_FAULTSTS"			 => MTU_MC33_FAULTSTS,
			"MTU_MC33_ERRINFO0"			 => MTU_MC33_ERRINFO0,
			"MTU_MC33_ERRINFO1"			 => MTU_MC33_ERRINFO1,
			"MTU_MC2_ERRINFO1"			 => MTU_MC2_ERRINFO1,
			"MTU_MC33_ERRINFO2"			 => MTU_MC33_ERRINFO2,
			"MTU_MC33_ERRINFO3"			 => MTU_MC33_ERRINFO3,
			"MTU_MC33_ERRINFO4"			 => MTU_MC33_ERRINFO4,
			"MTU_MC34_CONFIG0"			 => MTU_MC34_CONFIG0,
			"MTU_MC34_CONFIG1"			 => MTU_MC34_CONFIG1,
			"MTU_MC34_MCONTROL"			 => MTU_MC34_MCONTROL,
			"MTU_MC34_MSTATUS"			 => MTU_MC34_MSTATUS,
			"MTU_MC34_RANGE"			 => MTU_MC34_RANGE,
			"MTU_MC34_REVID"			 => MTU_MC34_REVID,
			"MTU_MC34_ECCS"			 => MTU_MC34_ECCS,
			"MTU_MC2_ERRINFO2"			 => MTU_MC2_ERRINFO2,
			"MTU_MC34_ECCD"			 => MTU_MC34_ECCD,
			"MTU_MC34_ETRR0"			 => MTU_MC34_ETRR0,
			"MTU_MC34_ETRR1"			 => MTU_MC34_ETRR1,
			"MTU_MC34_ETRR2"			 => MTU_MC34_ETRR2,
			"MTU_MC34_ETRR3"			 => MTU_MC34_ETRR3,
			"MTU_MC34_ETRR4"			 => MTU_MC34_ETRR4,
			"MTU_MC34_RDBFL0"			 => MTU_MC34_RDBFL0,
			"MTU_MC34_RDBFL1"			 => MTU_MC34_RDBFL1,
			"MTU_MC34_RDBFL2"			 => MTU_MC34_RDBFL2,
			"MTU_MC34_RDBFL3"			 => MTU_MC34_RDBFL3,
			"MTU_MC2_ERRINFO3"			 => MTU_MC2_ERRINFO3,
			"MTU_MC34_RDBFL4"			 => MTU_MC34_RDBFL4,
			"MTU_MC34_RDBFL5"			 => MTU_MC34_RDBFL5,
			"MTU_MC34_RDBFL6"			 => MTU_MC34_RDBFL6,
			"MTU_MC34_RDBFL7"			 => MTU_MC34_RDBFL7,
			"MTU_MC34_RDBFL8"			 => MTU_MC34_RDBFL8,
			"MTU_MC34_RDBFL9"			 => MTU_MC34_RDBFL9,
			"MTU_MC34_RDBFL10"			 => MTU_MC34_RDBFL10,
			"MTU_MC34_RDBFL11"			 => MTU_MC34_RDBFL11,
			"MTU_MC34_RDBFL12"			 => MTU_MC34_RDBFL12,
			"MTU_MC34_RDBFL13"			 => MTU_MC34_RDBFL13,
			"MTU_MC2_ERRINFO4"			 => MTU_MC2_ERRINFO4,
			"MTU_MC34_RDBFL14"			 => MTU_MC34_RDBFL14,
			"MTU_MC34_RDBFL15"			 => MTU_MC34_RDBFL15,
			"MTU_MC34_RDBFL16"			 => MTU_MC34_RDBFL16,
			"MTU_MC34_RDBFL17"			 => MTU_MC34_RDBFL17,
			"MTU_MC34_RDBFL18"			 => MTU_MC34_RDBFL18,
			"MTU_MC34_RDBFL19"			 => MTU_MC34_RDBFL19,
			"MTU_MC34_RDBFL20"			 => MTU_MC34_RDBFL20,
			"MTU_MC34_RDBFL21"			 => MTU_MC34_RDBFL21,
			"MTU_MC34_RDBFL22"			 => MTU_MC34_RDBFL22,
			"MTU_MC34_RDBFL23"			 => MTU_MC34_RDBFL23,
			"MTU_MC3_CONFIG0"			 => MTU_MC3_CONFIG0,
			"MTU_MC34_RDBFL24"			 => MTU_MC34_RDBFL24,
			"MTU_MC34_RDBFL25"			 => MTU_MC34_RDBFL25,
			"MTU_MC34_RDBFL26"			 => MTU_MC34_RDBFL26,
			"MTU_MC34_RDBFL27"			 => MTU_MC34_RDBFL27,
			"MTU_MC34_RDBFL28"			 => MTU_MC34_RDBFL28,
			"MTU_MC34_RDBFL29"			 => MTU_MC34_RDBFL29,
			"MTU_MC34_RDBFL30"			 => MTU_MC34_RDBFL30,
			"MTU_MC34_RDBFL31"			 => MTU_MC34_RDBFL31,
			"MTU_MC34_RDBFL32"			 => MTU_MC34_RDBFL32,
			"MTU_MC34_RDBFL33"			 => MTU_MC34_RDBFL33,
			"MTU_MC3_CONFIG1"			 => MTU_MC3_CONFIG1,
			"MTU_MC34_RDBFL34"			 => MTU_MC34_RDBFL34,
			"MTU_MC34_RDBFL35"			 => MTU_MC34_RDBFL35,
			"MTU_MC34_RDBFL36"			 => MTU_MC34_RDBFL36,
			"MTU_MC34_RDBFL37"			 => MTU_MC34_RDBFL37,
			"MTU_MC34_RDBFL38"			 => MTU_MC34_RDBFL38,
			"MTU_MC34_RDBFL39"			 => MTU_MC34_RDBFL39,
			"MTU_MC34_RDBFL40"			 => MTU_MC34_RDBFL40,
			"MTU_MC34_RDBFL41"			 => MTU_MC34_RDBFL41,
			"MTU_MC34_RDBFL42"			 => MTU_MC34_RDBFL42,
			"MTU_MC34_RDBFL43"			 => MTU_MC34_RDBFL43,
			"MTU_MC3_MCONTROL"			 => MTU_MC3_MCONTROL,
			"MTU_MC34_RDBFL44"			 => MTU_MC34_RDBFL44,
			"MTU_MC34_RDBFL45"			 => MTU_MC34_RDBFL45,
			"MTU_MC34_RDBFL46"			 => MTU_MC34_RDBFL46,
			"MTU_MC34_RDBFL47"			 => MTU_MC34_RDBFL47,
			"MTU_MC34_RDBFL48"			 => MTU_MC34_RDBFL48,
			"MTU_MC34_RDBFL49"			 => MTU_MC34_RDBFL49,
			"MTU_MC34_RDBFL50"			 => MTU_MC34_RDBFL50,
			"MTU_MC34_RDBFL51"			 => MTU_MC34_RDBFL51,
			"MTU_MC34_RDBFL52"			 => MTU_MC34_RDBFL52,
			"MTU_MC34_RDBFL53"			 => MTU_MC34_RDBFL53,
			"MTU_MC3_MSTATUS"			 => MTU_MC3_MSTATUS,
			"MTU_MEMMAP"				 => MTU_MEMMAP,
			"MTU_MC34_RDBFL54"			 => MTU_MC34_RDBFL54,
			"MTU_MC34_RDBFL55"			 => MTU_MC34_RDBFL55,
			"MTU_MC34_RDBFL56"			 => MTU_MC34_RDBFL56,
			"MTU_MC34_RDBFL57"			 => MTU_MC34_RDBFL57,
			"MTU_MC34_RDBFL58"			 => MTU_MC34_RDBFL58,
			"MTU_MC34_RDBFL59"			 => MTU_MC34_RDBFL59,
			"MTU_MC34_RDBFL60"			 => MTU_MC34_RDBFL60,
			"MTU_MC34_RDBFL61"			 => MTU_MC34_RDBFL61,
			"MTU_MC34_RDBFL62"			 => MTU_MC34_RDBFL62,
			"MTU_MC34_RDBFL63"			 => MTU_MC34_RDBFL63,
			"MTU_MC3_RANGE"			 => MTU_MC3_RANGE,
			"MTU_MC34_RDBFL64"			 => MTU_MC34_RDBFL64,
			"MTU_MC34_RDBFL65"			 => MTU_MC34_RDBFL65,
			"MTU_MC34_RDBFL66"			 => MTU_MC34_RDBFL66,
			"MTU_MC34_ALMSRCS"			 => MTU_MC34_ALMSRCS,
			"MTU_MC34_FAULTSTS"			 => MTU_MC34_FAULTSTS,
			"MTU_MC34_ERRINFO0"			 => MTU_MC34_ERRINFO0,
			"MTU_MC34_ERRINFO1"			 => MTU_MC34_ERRINFO1,
			"MTU_MC34_ERRINFO2"			 => MTU_MC34_ERRINFO2,
			"MTU_MC34_ERRINFO3"			 => MTU_MC34_ERRINFO3,
			"MTU_MC34_ERRINFO4"			 => MTU_MC34_ERRINFO4,
			"MTU_MC3_REVID"			 => MTU_MC3_REVID,
			"MTU_MC35_CONFIG0"			 => MTU_MC35_CONFIG0,
			"MTU_MC35_CONFIG1"			 => MTU_MC35_CONFIG1,
			"MTU_MC35_MCONTROL"			 => MTU_MC35_MCONTROL,
			"MTU_MC35_MSTATUS"			 => MTU_MC35_MSTATUS,
			"MTU_MC35_RANGE"			 => MTU_MC35_RANGE,
			"MTU_MC35_REVID"			 => MTU_MC35_REVID,
			"MTU_MC35_ECCS"			 => MTU_MC35_ECCS,
			"MTU_MC35_ECCD"			 => MTU_MC35_ECCD,
			"MTU_MC35_ETRR0"			 => MTU_MC35_ETRR0,
			"MTU_MC35_ETRR1"			 => MTU_MC35_ETRR1,
			"MTU_MC3_ECCS"			 => MTU_MC3_ECCS,
			"MTU_MC35_ETRR2"			 => MTU_MC35_ETRR2,
			"MTU_MC35_ETRR3"			 => MTU_MC35_ETRR3,
			"MTU_MC35_ETRR4"			 => MTU_MC35_ETRR4,
			"MTU_MC35_RDBFL0"			 => MTU_MC35_RDBFL0,
			"MTU_MC35_RDBFL1"			 => MTU_MC35_RDBFL1,
			"MTU_MC35_RDBFL2"			 => MTU_MC35_RDBFL2,
			"MTU_MC35_RDBFL3"			 => MTU_MC35_RDBFL3,
			"MTU_MC35_RDBFL4"			 => MTU_MC35_RDBFL4,
			"MTU_MC35_RDBFL5"			 => MTU_MC35_RDBFL5,
			"MTU_MC35_RDBFL6"			 => MTU_MC35_RDBFL6,
			"MTU_MC3_ECCD"			 => MTU_MC3_ECCD,
			"MTU_MC35_RDBFL7"			 => MTU_MC35_RDBFL7,
			"MTU_MC35_RDBFL8"			 => MTU_MC35_RDBFL8,
			"MTU_MC35_RDBFL9"			 => MTU_MC35_RDBFL9,
			"MTU_MC35_RDBFL10"			 => MTU_MC35_RDBFL10,
			"MTU_MC35_RDBFL11"			 => MTU_MC35_RDBFL11,
			"MTU_MC35_RDBFL12"			 => MTU_MC35_RDBFL12,
			"MTU_MC35_RDBFL13"			 => MTU_MC35_RDBFL13,
			"MTU_MC35_RDBFL14"			 => MTU_MC35_RDBFL14,
			"MTU_MC35_RDBFL15"			 => MTU_MC35_RDBFL15,
			"MTU_MC35_RDBFL16"			 => MTU_MC35_RDBFL16,
			"MTU_MC3_ETRR0"			 => MTU_MC3_ETRR0,
			"MTU_MC35_RDBFL17"			 => MTU_MC35_RDBFL17,
			"MTU_MC35_RDBFL18"			 => MTU_MC35_RDBFL18,
			"MTU_MC35_RDBFL19"			 => MTU_MC35_RDBFL19,
			"MTU_MC35_RDBFL20"			 => MTU_MC35_RDBFL20,
			"MTU_MC35_RDBFL21"			 => MTU_MC35_RDBFL21,
			"MTU_MC35_RDBFL22"			 => MTU_MC35_RDBFL22,
			"MTU_MC35_RDBFL23"			 => MTU_MC35_RDBFL23,
			"MTU_MC35_RDBFL24"			 => MTU_MC35_RDBFL24,
			"MTU_MC35_RDBFL25"			 => MTU_MC35_RDBFL25,
			"MTU_MC35_RDBFL26"			 => MTU_MC35_RDBFL26,
			"MTU_MC3_ETRR1"			 => MTU_MC3_ETRR1,
			"MTU_MC35_RDBFL27"			 => MTU_MC35_RDBFL27,
			"MTU_MC35_RDBFL28"			 => MTU_MC35_RDBFL28,
			"MTU_MC35_RDBFL29"			 => MTU_MC35_RDBFL29,
			"MTU_MC35_RDBFL30"			 => MTU_MC35_RDBFL30,
			"MTU_MC35_RDBFL31"			 => MTU_MC35_RDBFL31,
			"MTU_MC35_RDBFL32"			 => MTU_MC35_RDBFL32,
			"MTU_MC35_RDBFL33"			 => MTU_MC35_RDBFL33,
			"MTU_MC35_RDBFL34"			 => MTU_MC35_RDBFL34,
			"MTU_MC35_RDBFL35"			 => MTU_MC35_RDBFL35,
			"MTU_MC35_RDBFL36"			 => MTU_MC35_RDBFL36,
			"MTU_MC3_ETRR2"			 => MTU_MC3_ETRR2,
			"MTU_MC35_RDBFL37"			 => MTU_MC35_RDBFL37,
			"MTU_MC35_RDBFL38"			 => MTU_MC35_RDBFL38,
			"MTU_MC35_RDBFL39"			 => MTU_MC35_RDBFL39,
			"MTU_MC35_RDBFL40"			 => MTU_MC35_RDBFL40,
			"MTU_MC35_RDBFL41"			 => MTU_MC35_RDBFL41,
			"MTU_MC35_RDBFL42"			 => MTU_MC35_RDBFL42,
			"MTU_MC35_RDBFL43"			 => MTU_MC35_RDBFL43,
			"MTU_MC35_RDBFL44"			 => MTU_MC35_RDBFL44,
			"MTU_MC35_RDBFL45"			 => MTU_MC35_RDBFL45,
			"MTU_MC35_RDBFL46"			 => MTU_MC35_RDBFL46,
			"MTU_MC3_ETRR3"			 => MTU_MC3_ETRR3,
			"MTU_MC35_RDBFL47"			 => MTU_MC35_RDBFL47,
			"MTU_MC35_RDBFL48"			 => MTU_MC35_RDBFL48,
			"MTU_MC35_RDBFL49"			 => MTU_MC35_RDBFL49,
			"MTU_MC35_RDBFL50"			 => MTU_MC35_RDBFL50,
			"MTU_MC35_RDBFL51"			 => MTU_MC35_RDBFL51,
			"MTU_MC35_RDBFL52"			 => MTU_MC35_RDBFL52,
			"MTU_MC35_RDBFL53"			 => MTU_MC35_RDBFL53,
			"MTU_MC35_RDBFL54"			 => MTU_MC35_RDBFL54,
			"MTU_MC35_RDBFL55"			 => MTU_MC35_RDBFL55,
			"MTU_MC35_RDBFL56"			 => MTU_MC35_RDBFL56,
			"MTU_MC3_ETRR4"			 => MTU_MC3_ETRR4,
			"MTU_MC35_RDBFL57"			 => MTU_MC35_RDBFL57,
			"MTU_MC35_RDBFL58"			 => MTU_MC35_RDBFL58,
			"MTU_MC35_RDBFL59"			 => MTU_MC35_RDBFL59,
			"MTU_MC35_RDBFL60"			 => MTU_MC35_RDBFL60,
			"MTU_MC35_RDBFL61"			 => MTU_MC35_RDBFL61,
			"MTU_MC35_RDBFL62"			 => MTU_MC35_RDBFL62,
			"MTU_MC35_RDBFL63"			 => MTU_MC35_RDBFL63,
			"MTU_MC35_RDBFL64"			 => MTU_MC35_RDBFL64,
			"MTU_MC35_RDBFL65"			 => MTU_MC35_RDBFL65,
			"MTU_MC35_RDBFL66"			 => MTU_MC35_RDBFL66,
			"MTU_MC3_RDBFL0"			 => MTU_MC3_RDBFL0,
			"MTU_MEMSTAT0"			 => MTU_MEMSTAT0,
			"MTU_MC35_ALMSRCS"			 => MTU_MC35_ALMSRCS,
			"MTU_MC35_FAULTSTS"			 => MTU_MC35_FAULTSTS,
			"MTU_MC35_ERRINFO0"			 => MTU_MC35_ERRINFO0,
			"MTU_MC35_ERRINFO1"			 => MTU_MC35_ERRINFO1,
			"MTU_MC35_ERRINFO2"			 => MTU_MC35_ERRINFO2,
			"MTU_MC35_ERRINFO3"			 => MTU_MC35_ERRINFO3,
			"MTU_MC35_ERRINFO4"			 => MTU_MC35_ERRINFO4,
			"MTU_MC36_CONFIG0"			 => MTU_MC36_CONFIG0,
			"MTU_MC36_CONFIG1"			 => MTU_MC36_CONFIG1,
			"MTU_MC36_MCONTROL"			 => MTU_MC36_MCONTROL,
			"MTU_MC3_RDBFL1"			 => MTU_MC3_RDBFL1,
			"MTU_MC36_MSTATUS"			 => MTU_MC36_MSTATUS,
			"MTU_MC36_RANGE"			 => MTU_MC36_RANGE,
			"MTU_MC36_REVID"			 => MTU_MC36_REVID,
			"MTU_MC36_ECCS"			 => MTU_MC36_ECCS,
			"MTU_MC36_ECCD"			 => MTU_MC36_ECCD,
			"MTU_MC36_ETRR0"			 => MTU_MC36_ETRR0,
			"MTU_MC36_ETRR1"			 => MTU_MC36_ETRR1,
			"MTU_MC36_ETRR2"			 => MTU_MC36_ETRR2,
			"MTU_MC36_ETRR3"			 => MTU_MC36_ETRR3,
			"MTU_MC36_ETRR4"			 => MTU_MC36_ETRR4,
			"MTU_MC3_RDBFL2"			 => MTU_MC3_RDBFL2,
			"MTU_MC36_RDBFL0"			 => MTU_MC36_RDBFL0,
			"MTU_MC36_RDBFL1"			 => MTU_MC36_RDBFL1,
			"MTU_MC36_RDBFL2"			 => MTU_MC36_RDBFL2,
			"MTU_MC36_RDBFL3"			 => MTU_MC36_RDBFL3,
			"MTU_MC36_RDBFL4"			 => MTU_MC36_RDBFL4,
			"MTU_MC36_RDBFL5"			 => MTU_MC36_RDBFL5,
			"MTU_MC36_RDBFL6"			 => MTU_MC36_RDBFL6,
			"MTU_MC36_RDBFL7"			 => MTU_MC36_RDBFL7,
			"MTU_MC36_RDBFL8"			 => MTU_MC36_RDBFL8,
			"MTU_MC36_RDBFL9"			 => MTU_MC36_RDBFL9,
			"MTU_MC3_RDBFL3"			 => MTU_MC3_RDBFL3,
			"MTU_MC36_RDBFL10"			 => MTU_MC36_RDBFL10,
			"MTU_MC36_RDBFL11"			 => MTU_MC36_RDBFL11,
			"MTU_MC36_RDBFL12"			 => MTU_MC36_RDBFL12,
			"MTU_MC36_RDBFL13"			 => MTU_MC36_RDBFL13,
			"MTU_MC36_RDBFL14"			 => MTU_MC36_RDBFL14,
			"MTU_MC36_RDBFL15"			 => MTU_MC36_RDBFL15,
			"MTU_MC36_RDBFL16"			 => MTU_MC36_RDBFL16,
			"MTU_MC36_RDBFL17"			 => MTU_MC36_RDBFL17,
			"MTU_MC36_RDBFL18"			 => MTU_MC36_RDBFL18,
			"MTU_MC36_RDBFL19"			 => MTU_MC36_RDBFL19,
			"MTU_MC3_RDBFL4"			 => MTU_MC3_RDBFL4,
			"MTU_MC36_RDBFL20"			 => MTU_MC36_RDBFL20,
			"MTU_MC36_RDBFL21"			 => MTU_MC36_RDBFL21,
			"MTU_MC36_RDBFL22"			 => MTU_MC36_RDBFL22,
			"MTU_MC36_RDBFL23"			 => MTU_MC36_RDBFL23,
			"MTU_MC36_RDBFL24"			 => MTU_MC36_RDBFL24,
			"MTU_MC36_RDBFL25"			 => MTU_MC36_RDBFL25,
			"MTU_MC36_RDBFL26"			 => MTU_MC36_RDBFL26,
			"MTU_MC36_RDBFL27"			 => MTU_MC36_RDBFL27,
			"MTU_MC36_RDBFL28"			 => MTU_MC36_RDBFL28,
			"MTU_MC36_RDBFL29"			 => MTU_MC36_RDBFL29,
			"MTU_MC3_RDBFL5"			 => MTU_MC3_RDBFL5,
			"MTU_MC36_RDBFL30"			 => MTU_MC36_RDBFL30,
			"MTU_MC36_RDBFL31"			 => MTU_MC36_RDBFL31,
			"MTU_MC36_RDBFL32"			 => MTU_MC36_RDBFL32,
			"MTU_MC36_RDBFL33"			 => MTU_MC36_RDBFL33,
			"MTU_MC36_RDBFL34"			 => MTU_MC36_RDBFL34,
			"MTU_MC36_RDBFL35"			 => MTU_MC36_RDBFL35,
			"MTU_MC36_RDBFL36"			 => MTU_MC36_RDBFL36,
			"MTU_MC36_RDBFL37"			 => MTU_MC36_RDBFL37,
			"MTU_MC36_RDBFL38"			 => MTU_MC36_RDBFL38,
			"MTU_MC36_RDBFL39"			 => MTU_MC36_RDBFL39,
			"MTU_MC3_RDBFL6"			 => MTU_MC3_RDBFL6,
			"MTU_MC36_RDBFL40"			 => MTU_MC36_RDBFL40,
			"MTU_MC36_RDBFL41"			 => MTU_MC36_RDBFL41,
			"MTU_MC36_RDBFL42"			 => MTU_MC36_RDBFL42,
			"MTU_MC36_RDBFL43"			 => MTU_MC36_RDBFL43,
			"MTU_MC36_RDBFL44"			 => MTU_MC36_RDBFL44,
			"MTU_MC36_RDBFL45"			 => MTU_MC36_RDBFL45,
			"MTU_MC36_RDBFL46"			 => MTU_MC36_RDBFL46,
			"MTU_MC36_RDBFL47"			 => MTU_MC36_RDBFL47,
			"MTU_MC36_RDBFL48"			 => MTU_MC36_RDBFL48,
			"MTU_MC36_RDBFL49"			 => MTU_MC36_RDBFL49,
			"MTU_MC3_RDBFL7"			 => MTU_MC3_RDBFL7,
			"MTU_MC36_RDBFL50"			 => MTU_MC36_RDBFL50,
			"MTU_MC36_RDBFL51"			 => MTU_MC36_RDBFL51,
			"MTU_MC36_RDBFL52"			 => MTU_MC36_RDBFL52,
			"MTU_MC36_RDBFL53"			 => MTU_MC36_RDBFL53,
			"MTU_MC36_RDBFL54"			 => MTU_MC36_RDBFL54,
			"MTU_MC36_RDBFL55"			 => MTU_MC36_RDBFL55,
			"MTU_MC36_RDBFL56"			 => MTU_MC36_RDBFL56,
			"MTU_MC36_RDBFL57"			 => MTU_MC36_RDBFL57,
			"MTU_MC36_RDBFL58"			 => MTU_MC36_RDBFL58,
			"MTU_MC36_RDBFL59"			 => MTU_MC36_RDBFL59,
			"MTU_MC3_RDBFL8"			 => MTU_MC3_RDBFL8,
			"MTU_MC36_RDBFL60"			 => MTU_MC36_RDBFL60,
			"MTU_MC36_RDBFL61"			 => MTU_MC36_RDBFL61,
			"MTU_MC36_RDBFL62"			 => MTU_MC36_RDBFL62,
			"MTU_MC36_RDBFL63"			 => MTU_MC36_RDBFL63,
			"MTU_MC36_RDBFL64"			 => MTU_MC36_RDBFL64,
			"MTU_MC36_RDBFL65"			 => MTU_MC36_RDBFL65,
			"MTU_MC36_RDBFL66"			 => MTU_MC36_RDBFL66,
			"MTU_MC36_ALMSRCS"			 => MTU_MC36_ALMSRCS,
			"MTU_MC36_FAULTSTS"			 => MTU_MC36_FAULTSTS,
			"MTU_MC36_ERRINFO0"			 => MTU_MC36_ERRINFO0,
			"MTU_MC3_RDBFL9"			 => MTU_MC3_RDBFL9,
			"MTU_MC36_ERRINFO1"			 => MTU_MC36_ERRINFO1,
			"MTU_MC36_ERRINFO2"			 => MTU_MC36_ERRINFO2,
			"MTU_MC36_ERRINFO3"			 => MTU_MC36_ERRINFO3,
			"MTU_MC36_ERRINFO4"			 => MTU_MC36_ERRINFO4,
			"MTU_MC37_CONFIG0"			 => MTU_MC37_CONFIG0,
			"MTU_MC37_CONFIG1"			 => MTU_MC37_CONFIG1,
			"MTU_MC37_MCONTROL"			 => MTU_MC37_MCONTROL,
			"MTU_MC37_MSTATUS"			 => MTU_MC37_MSTATUS,
			"MTU_MC37_RANGE"			 => MTU_MC37_RANGE,
			"MTU_MC37_REVID"			 => MTU_MC37_REVID,
			"MTU_MC3_RDBFL10"			 => MTU_MC3_RDBFL10,
			"MTU_MEMSTAT1"			 => MTU_MEMSTAT1,
			"MTU_MC37_ECCS"			 => MTU_MC37_ECCS,
			"MTU_MC37_ECCD"			 => MTU_MC37_ECCD,
			"MTU_MC37_ETRR0"			 => MTU_MC37_ETRR0,
			"MTU_MC37_ETRR1"			 => MTU_MC37_ETRR1,
			"MTU_MC37_ETRR2"			 => MTU_MC37_ETRR2,
			"MTU_MC37_ETRR3"			 => MTU_MC37_ETRR3,
			"MTU_MC37_ETRR4"			 => MTU_MC37_ETRR4,
			"MTU_MC37_RDBFL0"			 => MTU_MC37_RDBFL0,
			"MTU_MC37_RDBFL1"			 => MTU_MC37_RDBFL1,
			"MTU_MC37_RDBFL2"			 => MTU_MC37_RDBFL2,
			"MTU_MC3_RDBFL11"			 => MTU_MC3_RDBFL11,
			"MTU_MC37_RDBFL3"			 => MTU_MC37_RDBFL3,
			"MTU_MC37_RDBFL4"			 => MTU_MC37_RDBFL4,
			"MTU_MC37_RDBFL5"			 => MTU_MC37_RDBFL5,
			"MTU_MC37_RDBFL6"			 => MTU_MC37_RDBFL6,
			"MTU_MC37_RDBFL7"			 => MTU_MC37_RDBFL7,
			"MTU_MC37_RDBFL8"			 => MTU_MC37_RDBFL8,
			"MTU_MC37_RDBFL9"			 => MTU_MC37_RDBFL9,
			"MTU_MC37_RDBFL10"			 => MTU_MC37_RDBFL10,
			"MTU_MC37_RDBFL11"			 => MTU_MC37_RDBFL11,
			"MTU_MC37_RDBFL12"			 => MTU_MC37_RDBFL12,
			"MTU_MC3_RDBFL12"			 => MTU_MC3_RDBFL12,
			"MTU_MC37_RDBFL13"			 => MTU_MC37_RDBFL13,
			"MTU_MC37_RDBFL14"			 => MTU_MC37_RDBFL14,
			"MTU_MC37_RDBFL15"			 => MTU_MC37_RDBFL15,
			"MTU_MC37_RDBFL16"			 => MTU_MC37_RDBFL16,
			"MTU_MC37_RDBFL17"			 => MTU_MC37_RDBFL17,
			"MTU_MC37_RDBFL18"			 => MTU_MC37_RDBFL18,
			"MTU_MC37_RDBFL19"			 => MTU_MC37_RDBFL19,
			"MTU_MC37_RDBFL20"			 => MTU_MC37_RDBFL20,
			"MTU_MC37_RDBFL21"			 => MTU_MC37_RDBFL21,
			"MTU_MC37_RDBFL22"			 => MTU_MC37_RDBFL22,
			"MTU_MC3_RDBFL13"			 => MTU_MC3_RDBFL13,
			"MTU_MC37_RDBFL23"			 => MTU_MC37_RDBFL23,
			"MTU_MC37_RDBFL24"			 => MTU_MC37_RDBFL24,
			"MTU_MC37_RDBFL25"			 => MTU_MC37_RDBFL25,
			"MTU_MC37_RDBFL26"			 => MTU_MC37_RDBFL26,
			"MTU_MC37_RDBFL27"			 => MTU_MC37_RDBFL27,
			"MTU_MC37_RDBFL28"			 => MTU_MC37_RDBFL28,
			"MTU_MC37_RDBFL29"			 => MTU_MC37_RDBFL29,
			"MTU_MC37_RDBFL30"			 => MTU_MC37_RDBFL30,
			"MTU_MC37_RDBFL31"			 => MTU_MC37_RDBFL31,
			"MTU_MC37_RDBFL32"			 => MTU_MC37_RDBFL32,
			"MTU_MC3_RDBFL14"			 => MTU_MC3_RDBFL14,
			"MTU_MC37_RDBFL33"			 => MTU_MC37_RDBFL33,
			"MTU_MC37_RDBFL34"			 => MTU_MC37_RDBFL34,
			"MTU_MC37_RDBFL35"			 => MTU_MC37_RDBFL35,
			"MTU_MC37_RDBFL36"			 => MTU_MC37_RDBFL36,
			"MTU_MC37_RDBFL37"			 => MTU_MC37_RDBFL37,
			"MTU_MC37_RDBFL38"			 => MTU_MC37_RDBFL38,
			"MTU_MC37_RDBFL39"			 => MTU_MC37_RDBFL39,
			"MTU_MC37_RDBFL40"			 => MTU_MC37_RDBFL40,
			"MTU_MC37_RDBFL41"			 => MTU_MC37_RDBFL41,
			"MTU_MC37_RDBFL42"			 => MTU_MC37_RDBFL42,
			"MTU_MC3_RDBFL15"			 => MTU_MC3_RDBFL15,
			"MTU_MC37_RDBFL43"			 => MTU_MC37_RDBFL43,
			"MTU_MC37_RDBFL44"			 => MTU_MC37_RDBFL44,
			"MTU_MC37_RDBFL45"			 => MTU_MC37_RDBFL45,
			"MTU_MC37_RDBFL46"			 => MTU_MC37_RDBFL46,
			"MTU_MC37_RDBFL47"			 => MTU_MC37_RDBFL47,
			"MTU_MC37_RDBFL48"			 => MTU_MC37_RDBFL48,
			"MTU_MC37_RDBFL49"			 => MTU_MC37_RDBFL49,
			"MTU_MC37_RDBFL50"			 => MTU_MC37_RDBFL50,
			"MTU_MC37_RDBFL51"			 => MTU_MC37_RDBFL51,
			"MTU_MC37_RDBFL52"			 => MTU_MC37_RDBFL52,
			"MTU_MC3_RDBFL16"			 => MTU_MC3_RDBFL16,
			"MTU_MC37_RDBFL53"			 => MTU_MC37_RDBFL53,
			"MTU_MC37_RDBFL54"			 => MTU_MC37_RDBFL54,
			"MTU_MC37_RDBFL55"			 => MTU_MC37_RDBFL55,
			"MTU_MC37_RDBFL56"			 => MTU_MC37_RDBFL56,
			"MTU_MC37_RDBFL57"			 => MTU_MC37_RDBFL57,
			"MTU_MC37_RDBFL58"			 => MTU_MC37_RDBFL58,
			"PFI0_SBAB2_SBABRECORD"			 => PFI0_SBAB2_SBABRECORD,
			"PFI0_SBAB3_SBABRECORD"			 => PFI0_SBAB3_SBABRECORD,
			"PFI0_SBAB4_SBABRECORD"			 => PFI0_SBAB4_SBABRECORD,
			"PFI0_SBAB5_SBABRECORD"			 => PFI0_SBAB5_SBABRECORD,
			"PFI0_SBAB6_SBABRECORD"			 => PFI0_SBAB6_SBABRECORD,
			"PFI0_SBAB7_SBABRECORD"			 => PFI0_SBAB7_SBABRECORD,
			"PFI0_SBAB8_SBABRECORD"			 => PFI0_SBAB8_SBABRECORD,
			"PFI0_SBAB9_SBABRECORD"			 => PFI0_SBAB9_SBABRECORD,
			"PFI0_SBAB10_SBABRECORD"			 => PFI0_SBAB10_SBABRECORD,
			"PFI0_SBAB11_SBABRECORD"			 => PFI0_SBAB11_SBABRECORD,
			"PFI0_SBAB12_SBABRECORD"			 => PFI0_SBAB12_SBABRECORD,
			"PFI0_SBAB13_SBABRECORD"			 => PFI0_SBAB13_SBABRECORD,
			"PFI0_SBAB14_SBABRECORD"			 => PFI0_SBAB14_SBABRECORD,
			"PFI0_SBAB15_SBABRECORD"			 => PFI0_SBAB15_SBABRECORD,
			"PFI0_SBAB16_SBABRECORD"			 => PFI0_SBAB16_SBABRECORD,
			"PFI0_DBAB0_DBABRECORD"			 => PFI0_DBAB0_DBABRECORD,
			"PFI0_DBAB1_DBABRECORD"			 => PFI0_DBAB1_DBABRECORD,
			"PFI0_MBAB0_MBABRECORD"			 => PFI0_MBAB0_MBABRECORD,
			"PFI0_ZBAB0_ZBABRECORD"			 => PFI0_ZBAB0_ZBABRECORD,
			"PFI0_ZBAB1_ZBABRECORD"			 => PFI0_ZBAB1_ZBABRECORD,
			"PFI0_ZBAB2_ZBABRECORD"			 => PFI0_ZBAB2_ZBABRECORD,
			"PFI0_ZBAB3_ZBABRECORD"			 => PFI0_ZBAB3_ZBABRECORD,
			"PFI1_ECCR"				 => PFI1_ECCR,
			"PFI1_ECCS"				 => PFI1_ECCS,
			"PFI1_SBAB0_SBABRECORD"			 => PFI1_SBAB0_SBABRECORD,
			"PFI1_SBAB1_SBABRECORD"			 => PFI1_SBAB1_SBABRECORD,
			"PFI1_SBAB2_SBABRECORD"			 => PFI1_SBAB2_SBABRECORD,
			"PFI1_SBAB3_SBABRECORD"			 => PFI1_SBAB3_SBABRECORD,
			"PFI1_SBAB4_SBABRECORD"			 => PFI1_SBAB4_SBABRECORD,
			"PFI1_SBAB5_SBABRECORD"			 => PFI1_SBAB5_SBABRECORD,
			"PFI1_SBAB6_SBABRECORD"			 => PFI1_SBAB6_SBABRECORD,
			"PFI1_SBAB7_SBABRECORD"			 => PFI1_SBAB7_SBABRECORD,
			"PFI1_SBAB8_SBABRECORD"			 => PFI1_SBAB8_SBABRECORD,
			"PFI1_SBAB9_SBABRECORD"			 => PFI1_SBAB9_SBABRECORD,
			"PFI1_SBAB10_SBABRECORD"			 => PFI1_SBAB10_SBABRECORD,
			"PFI1_SBAB11_SBABRECORD"			 => PFI1_SBAB11_SBABRECORD,
			"PFI1_SBAB12_SBABRECORD"			 => PFI1_SBAB12_SBABRECORD,
			"PFI1_SBAB13_SBABRECORD"			 => PFI1_SBAB13_SBABRECORD,
			"PFI1_SBAB14_SBABRECORD"			 => PFI1_SBAB14_SBABRECORD,
			"PFI1_SBAB15_SBABRECORD"			 => PFI1_SBAB15_SBABRECORD,
			"PFI1_SBAB16_SBABRECORD"			 => PFI1_SBAB16_SBABRECORD,
			"PFI1_DBAB0_DBABRECORD"			 => PFI1_DBAB0_DBABRECORD,
			"PFI1_DBAB1_DBABRECORD"			 => PFI1_DBAB1_DBABRECORD,
			"PFI1_MBAB0_MBABRECORD"			 => PFI1_MBAB0_MBABRECORD,
			"PFI1_ZBAB0_ZBABRECORD"			 => PFI1_ZBAB0_ZBABRECORD,
			"PFI1_ZBAB1_ZBABRECORD"			 => PFI1_ZBAB1_ZBABRECORD,
			"PFI1_ZBAB2_ZBABRECORD"			 => PFI1_ZBAB2_ZBABRECORD,
			"PFI1_ZBAB3_ZBABRECORD"			 => PFI1_ZBAB3_ZBABRECORD,
			"MODULE_PFI0"				 => MODULE_PFI0,
			"MODULE_PFI1"				 => MODULE_PFI1,
			"PFI0_ECCR"				 => PFI0_ECCR,
			"PFI0_ECCS"				 => PFI0_ECCS,
			"PFI0_SBAB0_SBABRECORD"			 => PFI0_SBAB0_SBABRECORD,
			"PFI0_SBAB1_SBABRECORD"			 => PFI0_SBAB1_SBABRECORD,
			"PMS_MONSTAT1"			 => PMS_MONSTAT1,
			"PMS_MONSTAT2"			 => PMS_MONSTAT2,
			"PMS_MONCTRL"				 => PMS_MONCTRL,
			"PMS_MONFILT"				 => PMS_MONFILT,
			"PMS_PMSIEN"				 => PMS_PMSIEN,
			"PMS_UVMON"				 => PMS_UVMON,
			"PMS_OVMON"				 => PMS_OVMON,
			"PMS_UVMON2"				 => PMS_UVMON2,
			"PMS_OVMON2"				 => PMS_OVMON2,
			"PMS_HSMUVMON"			 => PMS_HSMUVMON,
			"PMS_HSMOVMON"			 => PMS_HSMOVMON,
			"PMS_EVR33CON"			 => PMS_EVR33CON,
			"PMS_EVROSCCTRL"			 => PMS_EVROSCCTRL,
			"PMS_PMSWCR0"				 => PMS_PMSWCR0,
			"PMS_PMSWCR2"				 => PMS_PMSWCR2,
			"PMS_PMSWCR3"				 => PMS_PMSWCR3,
			"PMS_PMSWCR4"				 => PMS_PMSWCR4,
			"PMS_PMSWCR5"				 => PMS_PMSWCR5,
			"PMS_PMSWSTAT"			 => PMS_PMSWSTAT,
			"PMS_PMSWSTAT2"			 => PMS_PMSWSTAT2,
			"PMS_PMSWUTCNT"			 => PMS_PMSWUTCNT,
			"PMS_PMSWSTATCLR"			 => PMS_PMSWSTATCLR,
			"PMS_EVRSDSTAT0"			 => PMS_EVRSDSTAT0,
			"PMS_EVRSDCTRL0"			 => PMS_EVRSDCTRL0,
			"PMS_EVRSDCTRL1"			 => PMS_EVRSDCTRL1,
			"PMS_EVRSDCTRL2"			 => PMS_EVRSDCTRL2,
			"PMS_EVRSDCTRL3"			 => PMS_EVRSDCTRL3,
			"PMS_EVRSDCTRL4"			 => PMS_EVRSDCTRL4,
			"PMS_EVRSDCTRL5"			 => PMS_EVRSDCTRL5,
			"PMS_EVRSDCTRL6"			 => PMS_EVRSDCTRL6,
			"PMS_EVRSDCTRL7"			 => PMS_EVRSDCTRL7,
			"PMS_EVRSDCTRL8"			 => PMS_EVRSDCTRL8,
			"PMS_EVRSDCTRL9"			 => PMS_EVRSDCTRL9,
			"PMS_EVRSDCTRL10"			 => PMS_EVRSDCTRL10,
			"PMS_EVRSDCTRL11"			 => PMS_EVRSDCTRL11,
			"PMS_EVRSDCOEFF0"			 => PMS_EVRSDCOEFF0,
			"PMS_EVRSDCOEFF1"			 => PMS_EVRSDCOEFF1,
			"PMS_EVRSDCOEFF2"			 => PMS_EVRSDCOEFF2,
			"PMS_EVRSDCOEFF3"			 => PMS_EVRSDCOEFF3,
			"PMS_EVRSDCOEFF4"			 => PMS_EVRSDCOEFF4,
			"PMS_EVRSDCOEFF5"			 => PMS_EVRSDCOEFF5,
			"PMS_EVRSDCOEFF6"			 => PMS_EVRSDCOEFF6,
			"PMS_EVRSDCOEFF7"			 => PMS_EVRSDCOEFF7,
			"PMS_EVRSDCOEFF8"			 => PMS_EVRSDCOEFF8,
			"PMS_EVRSDCOEFF9"			 => PMS_EVRSDCOEFF9,
			"PMS_AG_STDBY0"			 => PMS_AG_STDBY0,
			"PMS_AG_STDBY1"			 => PMS_AG_STDBY1,
			"PMS_MONBISTSTAT"			 => PMS_MONBISTSTAT,
			"PMS_MONBISTCTRL"			 => PMS_MONBISTCTRL,
			"PMS_CMD_STDBY"			 => PMS_CMD_STDBY,
			"PMS_AGFSP_STDBY0"			 => PMS_AGFSP_STDBY0,
			"PMS_AGFSP_STDBY1"			 => PMS_AGFSP_STDBY1,
			"PMS_DTSSTAT"				 => PMS_DTSSTAT,
			"PMS_DTSLIM"				 => PMS_DTSLIM,
			"PMS_OTSS"				 => PMS_OTSS,
			"PMS_OTSC0"				 => PMS_OTSC0,
			"PMS_OTSC1"				 => PMS_OTSC1,
			"PMS_ACCEN1"				 => PMS_ACCEN1,
			"PMS_ACCEN0"				 => PMS_ACCEN0,
			"MODULE_PMS"				 => MODULE_PMS,
			"PMS_XRAM"				 => PMS_XRAM,
			"PMS_ID"				 => PMS_ID,
			"PMS_EVRSTAT"				 => PMS_EVRSTAT,
			"PMS_EVRADCSTAT"			 => PMS_EVRADCSTAT,
			"PMS_EVRRSTCON"			 => PMS_EVRRSTCON,
			"PMS_EVRRSTSTAT"			 => PMS_EVRRSTSTAT,
			"PMS_EVRTRIM"				 => PMS_EVRTRIM,
			"PMS_EVRTRIMSTAT"			 => PMS_EVRTRIMSTAT,
			"MODULE_PMU"				 => MODULE_PMU,
			"PMU_ID"				 => PMU_ID,
			"P23_OMCR0"				 => P23_OMCR0,
			"P23_OMCR4"				 => P23_OMCR4,
			"P23_OMSR"				 => P23_OMSR,
			"P23_OMCR"				 => P23_OMCR,
			"P23_ACCEN1"				 => P23_ACCEN1,
			"P23_ACCEN0"				 => P23_ACCEN0,
			"P32_OUT"				 => P32_OUT,
			"P32_OMR"				 => P32_OMR,
			"P32_ID"				 => P32_ID,
			"P32_IOCR0"				 => P32_IOCR0,
			"P32_IOCR4"				 => P32_IOCR4,
			"P32_IN"				 => P32_IN,
			"P32_PDR0"				 => P32_PDR0,
			"P32_ESR"				 => P32_ESR,
			"P32_PDISC"				 => P32_PDISC,
			"P32_PCSR"				 => P32_PCSR,
			"P32_OMSR0"				 => P32_OMSR0,
			"P32_OMSR4"				 => P32_OMSR4,
			"P32_OMCR0"				 => P32_OMCR0,
			"P32_OMCR4"				 => P32_OMCR4,
			"P32_OMSR"				 => P32_OMSR,
			"P32_OMCR"				 => P32_OMCR,
			"P32_ACCEN1"				 => P32_ACCEN1,
			"P32_ACCEN0"				 => P32_ACCEN0,
			"P33_OUT"				 => P33_OUT,
			"P33_OMR"				 => P33_OMR,
			"P33_ID"				 => P33_ID,
			"P33_IOCR0"				 => P33_IOCR0,
			"P33_IOCR4"				 => P33_IOCR4,
			"P33_IOCR8"				 => P33_IOCR8,
			"P33_IOCR12"				 => P33_IOCR12,
			"P33_IN"				 => P33_IN,
			"P33_PDR0"				 => P33_PDR0,
			"P33_PDR1"				 => P33_PDR1,
			"P33_ESR"				 => P33_ESR,
			"P33_PDISC"				 => P33_PDISC,
			"P33_PCSR"				 => P33_PCSR,
			"P33_OMSR0"				 => P33_OMSR0,
			"P33_OMSR4"				 => P33_OMSR4,
			"P33_OMSR8"				 => P33_OMSR8,
			"P33_OMSR12"				 => P33_OMSR12,
			"P33_OMCR0"				 => P33_OMCR0,
			"P33_OMCR4"				 => P33_OMCR4,
			"P33_OMCR8"				 => P33_OMCR8,
			"P33_OMCR12"				 => P33_OMCR12,
			"P33_OMSR"				 => P33_OMSR,
			"P33_OMCR"				 => P33_OMCR,
			"P33_ACCEN1"				 => P33_ACCEN1,
			"P33_ACCEN0"				 => P33_ACCEN0,
			"MODULE_P00"				 => MODULE_P00,
			"P34_OUT"				 => P34_OUT,
			"P34_OMR"				 => P34_OMR,
			"P34_ID"				 => P34_ID,
			"P34_IOCR0"				 => P34_IOCR0,
			"MODULE_P01"				 => MODULE_P01,
			"P34_IOCR4"				 => P34_IOCR4,
			"P34_IN"				 => P34_IN,
			"P34_PDR0"				 => P34_PDR0,
			"MODULE_P02"				 => MODULE_P02,
			"P34_ESR"				 => P34_ESR,
			"P34_PDISC"				 => P34_PDISC,
			"P34_PCSR"				 => P34_PCSR,
			"MODULE_P10"				 => MODULE_P10,
			"P34_OMSR0"				 => P34_OMSR0,
			"P34_OMSR4"				 => P34_OMSR4,
			"P34_OMCR0"				 => P34_OMCR0,
			"P34_OMCR4"				 => P34_OMCR4,
			"MODULE_P11"				 => MODULE_P11,
			"P34_OMSR"				 => P34_OMSR,
			"P34_OMCR"				 => P34_OMCR,
			"P34_ACCEN1"				 => P34_ACCEN1,
			"MODULE_P12"				 => MODULE_P12,
			"P34_ACCEN0"				 => P34_ACCEN0,
			"P40_OUT"				 => P40_OUT,
			"MODULE_P13"				 => MODULE_P13,
			"P40_OMR"				 => P40_OMR,
			"P40_ID"				 => P40_ID,
			"P40_IOCR0"				 => P40_IOCR0,
			"MODULE_P14"				 => MODULE_P14,
			"P40_IOCR4"				 => P40_IOCR4,
			"P40_IOCR8"				 => P40_IOCR8,
			"P40_IOCR12"				 => P40_IOCR12,
			"P40_IN"				 => P40_IN,
			"MODULE_P15"				 => MODULE_P15,
			"P40_PDR0"				 => P40_PDR0,
			"P40_PDR1"				 => P40_PDR1,
			"P40_ESR"				 => P40_ESR,
			"MODULE_P20"				 => MODULE_P20,
			"P40_PDISC"				 => P40_PDISC,
			"P40_PCSR"				 => P40_PCSR,
			"P40_OMSR0"				 => P40_OMSR0,
			"MODULE_P21"				 => MODULE_P21,
			"P40_OMSR4"				 => P40_OMSR4,
			"P40_OMSR8"				 => P40_OMSR8,
			"P40_OMSR12"				 => P40_OMSR12,
			"P40_OMCR0"				 => P40_OMCR0,
			"MODULE_P22"				 => MODULE_P22,
			"P40_OMCR4"				 => P40_OMCR4,
			"P40_OMCR8"				 => P40_OMCR8,
			"P40_OMCR12"				 => P40_OMCR12,
			"MODULE_P23"				 => MODULE_P23,
			"P40_OMSR"				 => P40_OMSR,
			"P40_OMCR"				 => P40_OMCR,
			"P40_ACCEN1"				 => P40_ACCEN1,
			"MODULE_P32"				 => MODULE_P32,
			"P40_ACCEN0"				 => P40_ACCEN0,
			"MODULE_P33"				 => MODULE_P33,
			"MODULE_P34"				 => MODULE_P34,
			"MODULE_P40"				 => MODULE_P40,
			"P00_OUT"				 => P00_OUT,
			"P00_OMR"				 => P00_OMR,
			"P00_ID"				 => P00_ID,
			"P00_IOCR0"				 => P00_IOCR0,
			"P00_IOCR4"				 => P00_IOCR4,
			"P00_IOCR8"				 => P00_IOCR8,
			"P00_IOCR12"				 => P00_IOCR12,
			"P00_IN"				 => P00_IN,
			"P00_PDR0"				 => P00_PDR0,
			"P00_PDR1"				 => P00_PDR1,
			"P00_ESR"				 => P00_ESR,
			"P00_PDISC"				 => P00_PDISC,
			"P00_PCSR"				 => P00_PCSR,
			"P00_OMSR0"				 => P00_OMSR0,
			"P00_OMSR4"				 => P00_OMSR4,
			"P00_OMSR8"				 => P00_OMSR8,
			"P00_OMSR12"				 => P00_OMSR12,
			"P00_OMCR0"				 => P00_OMCR0,
			"P00_OMCR4"				 => P00_OMCR4,
			"P00_OMCR8"				 => P00_OMCR8,
			"P00_OMCR12"				 => P00_OMCR12,
			"P00_OMSR"				 => P00_OMSR,
			"P00_OMCR"				 => P00_OMCR,
			"P00_ACCEN1"				 => P00_ACCEN1,
			"P00_ACCEN0"				 => P00_ACCEN0,
			"P01_OUT"				 => P01_OUT,
			"P01_OMR"				 => P01_OMR,
			"P01_ID"				 => P01_ID,
			"P01_IOCR0"				 => P01_IOCR0,
			"P01_IOCR4"				 => P01_IOCR4,
			"P01_IN"				 => P01_IN,
			"P01_PDR0"				 => P01_PDR0,
			"P01_ESR"				 => P01_ESR,
			"P01_PDISC"				 => P01_PDISC,
			"P01_PCSR"				 => P01_PCSR,
			"P01_OMSR0"				 => P01_OMSR0,
			"P01_OMSR4"				 => P01_OMSR4,
			"P01_OMCR0"				 => P01_OMCR0,
			"P01_OMCR4"				 => P01_OMCR4,
			"P01_OMSR"				 => P01_OMSR,
			"P01_OMCR"				 => P01_OMCR,
			"P01_ACCEN1"				 => P01_ACCEN1,
			"P01_ACCEN0"				 => P01_ACCEN0,
			"P02_OUT"				 => P02_OUT,
			"P02_OMR"				 => P02_OMR,
			"P02_ID"				 => P02_ID,
			"P02_IOCR0"				 => P02_IOCR0,
			"P02_IOCR4"				 => P02_IOCR4,
			"P02_IOCR8"				 => P02_IOCR8,
			"P02_IN"				 => P02_IN,
			"P02_PDR0"				 => P02_PDR0,
			"P02_PDR1"				 => P02_PDR1,
			"P02_ESR"				 => P02_ESR,
			"P02_PDISC"				 => P02_PDISC,
			"P02_PCSR"				 => P02_PCSR,
			"P02_OMSR0"				 => P02_OMSR0,
			"P02_OMSR4"				 => P02_OMSR4,
			"P02_OMSR8"				 => P02_OMSR8,
			"P02_OMCR0"				 => P02_OMCR0,
			"P02_OMCR4"				 => P02_OMCR4,
			"P02_OMCR8"				 => P02_OMCR8,
			"P02_OMSR"				 => P02_OMSR,
			"P02_OMCR"				 => P02_OMCR,
			"P02_ACCEN1"				 => P02_ACCEN1,
			"P02_ACCEN0"				 => P02_ACCEN0,
			"P10_OUT"				 => P10_OUT,
			"P10_OMR"				 => P10_OMR,
			"P10_ID"				 => P10_ID,
			"P10_IOCR0"				 => P10_IOCR0,
			"P10_IOCR4"				 => P10_IOCR4,
			"P10_IOCR8"				 => P10_IOCR8,
			"P10_IN"				 => P10_IN,
			"P10_PDR0"				 => P10_PDR0,
			"P10_PDR1"				 => P10_PDR1,
			"P10_ESR"				 => P10_ESR,
			"P10_PDISC"				 => P10_PDISC,
			"P10_PCSR"				 => P10_PCSR,
			"P10_OMSR0"				 => P10_OMSR0,
			"P10_OMSR4"				 => P10_OMSR4,
			"P10_OMSR8"				 => P10_OMSR8,
			"P10_OMCR0"				 => P10_OMCR0,
			"P10_OMCR4"				 => P10_OMCR4,
			"P10_OMCR8"				 => P10_OMCR8,
			"P10_OMSR"				 => P10_OMSR,
			"P10_OMCR"				 => P10_OMCR,
			"P10_ACCEN1"				 => P10_ACCEN1,
			"P10_ACCEN0"				 => P10_ACCEN0,
			"P11_OUT"				 => P11_OUT,
			"P11_OMR"				 => P11_OMR,
			"P11_ID"				 => P11_ID,
			"P11_IOCR0"				 => P11_IOCR0,
			"P11_IOCR4"				 => P11_IOCR4,
			"P11_IOCR8"				 => P11_IOCR8,
			"P11_IOCR12"				 => P11_IOCR12,
			"P11_IN"				 => P11_IN,
			"P11_PDR0"				 => P11_PDR0,
			"P11_PDR1"				 => P11_PDR1,
			"P11_ESR"				 => P11_ESR,
			"P11_PDISC"				 => P11_PDISC,
			"P11_PCSR"				 => P11_PCSR,
			"P11_OMSR0"				 => P11_OMSR0,
			"P11_OMSR4"				 => P11_OMSR4,
			"P11_OMSR8"				 => P11_OMSR8,
			"P11_OMSR12"				 => P11_OMSR12,
			"P11_OMCR0"				 => P11_OMCR0,
			"P11_OMCR4"				 => P11_OMCR4,
			"P11_OMCR8"				 => P11_OMCR8,
			"P11_OMCR12"				 => P11_OMCR12,
			"P11_OMSR"				 => P11_OMSR,
			"P11_OMCR"				 => P11_OMCR,
			"P11_ACCEN1"				 => P11_ACCEN1,
			"P11_ACCEN0"				 => P11_ACCEN0,
			"P12_OUT"				 => P12_OUT,
			"P12_OMR"				 => P12_OMR,
			"P12_ID"				 => P12_ID,
			"P12_IOCR0"				 => P12_IOCR0,
			"P12_IN"				 => P12_IN,
			"P12_PDR0"				 => P12_PDR0,
			"P12_ESR"				 => P12_ESR,
			"P12_PDISC"				 => P12_PDISC,
			"P12_PCSR"				 => P12_PCSR,
			"P12_OMSR0"				 => P12_OMSR0,
			"P12_OMCR0"				 => P12_OMCR0,
			"P12_OMSR"				 => P12_OMSR,
			"P12_OMCR"				 => P12_OMCR,
			"P12_ACCEN1"				 => P12_ACCEN1,
			"P12_ACCEN0"				 => P12_ACCEN0,
			"P13_OUT"				 => P13_OUT,
			"P13_OMR"				 => P13_OMR,
			"P13_ID"				 => P13_ID,
			"P13_IOCR0"				 => P13_IOCR0,
			"P13_IN"				 => P13_IN,
			"P13_PDR0"				 => P13_PDR0,
			"P13_ESR"				 => P13_ESR,
			"P13_PDISC"				 => P13_PDISC,
			"P13_PCSR"				 => P13_PCSR,
			"P13_OMSR0"				 => P13_OMSR0,
			"P13_OMCR0"				 => P13_OMCR0,
			"P13_OMSR"				 => P13_OMSR,
			"P13_OMCR"				 => P13_OMCR,
			"P13_LPCR0"				 => P13_LPCR0,
			"P13_LPCR1"				 => P13_LPCR1,
			"P13_ACCEN1"				 => P13_ACCEN1,
			"P13_ACCEN0"				 => P13_ACCEN0,
			"P14_OUT"				 => P14_OUT,
			"P14_OMR"				 => P14_OMR,
			"P14_ID"				 => P14_ID,
			"P14_IOCR0"				 => P14_IOCR0,
			"P14_IOCR4"				 => P14_IOCR4,
			"P14_IOCR8"				 => P14_IOCR8,
			"P14_IN"				 => P14_IN,
			"P14_PDR0"				 => P14_PDR0,
			"P14_PDR1"				 => P14_PDR1,
			"P14_ESR"				 => P14_ESR,
			"P14_PDISC"				 => P14_PDISC,
			"P14_PCSR"				 => P14_PCSR,
			"P14_OMSR0"				 => P14_OMSR0,
			"P14_OMSR4"				 => P14_OMSR4,
			"P14_OMSR8"				 => P14_OMSR8,
			"P14_OMCR0"				 => P14_OMCR0,
			"P14_OMCR4"				 => P14_OMCR4,
			"P14_OMCR8"				 => P14_OMCR8,
			"P14_OMSR"				 => P14_OMSR,
			"P14_OMCR"				 => P14_OMCR,
			"P14_LPCR5"				 => P14_LPCR5,
			"P14_ACCEN1"				 => P14_ACCEN1,
			"P14_ACCEN0"				 => P14_ACCEN0,
			"P15_OUT"				 => P15_OUT,
			"P15_OMR"				 => P15_OMR,
			"P15_ID"				 => P15_ID,
			"P15_IOCR0"				 => P15_IOCR0,
			"P15_IOCR4"				 => P15_IOCR4,
			"P15_IOCR8"				 => P15_IOCR8,
			"P15_IN"				 => P15_IN,
			"P15_PDR0"				 => P15_PDR0,
			"P15_PDR1"				 => P15_PDR1,
			"P15_ESR"				 => P15_ESR,
			"P15_PDISC"				 => P15_PDISC,
			"P15_PCSR"				 => P15_PCSR,
			"P15_OMSR0"				 => P15_OMSR0,
			"P15_OMSR4"				 => P15_OMSR4,
			"P15_OMSR8"				 => P15_OMSR8,
			"P15_OMCR0"				 => P15_OMCR0,
			"P15_OMCR4"				 => P15_OMCR4,
			"P15_OMCR8"				 => P15_OMCR8,
			"P15_OMSR"				 => P15_OMSR,
			"P15_OMCR"				 => P15_OMCR,
			"P15_ACCEN1"				 => P15_ACCEN1,
			"P15_ACCEN0"				 => P15_ACCEN0,
			"P20_OUT"				 => P20_OUT,
			"P20_OMR"				 => P20_OMR,
			"P20_ID"				 => P20_ID,
			"P20_IOCR0"				 => P20_IOCR0,
			"P20_IOCR4"				 => P20_IOCR4,
			"P20_IOCR8"				 => P20_IOCR8,
			"P20_IOCR12"				 => P20_IOCR12,
			"P20_IN"				 => P20_IN,
			"P20_PDR0"				 => P20_PDR0,
			"P20_PDR1"				 => P20_PDR1,
			"P20_ESR"				 => P20_ESR,
			"P20_PDISC"				 => P20_PDISC,
			"P20_PCSR"				 => P20_PCSR,
			"P20_OMSR0"				 => P20_OMSR0,
			"P20_OMSR4"				 => P20_OMSR4,
			"P20_OMSR8"				 => P20_OMSR8,
			"P20_OMSR12"				 => P20_OMSR12,
			"P20_OMCR0"				 => P20_OMCR0,
			"P20_OMCR4"				 => P20_OMCR4,
			"P20_OMCR8"				 => P20_OMCR8,
			"P20_OMCR12"				 => P20_OMCR12,
			"P20_OMSR"				 => P20_OMSR,
			"P20_OMCR"				 => P20_OMCR,
			"P20_ACCEN1"				 => P20_ACCEN1,
			"P20_ACCEN0"				 => P20_ACCEN0,
			"P21_OUT"				 => P21_OUT,
			"P21_OMR"				 => P21_OMR,
			"P21_ID"				 => P21_ID,
			"P21_IOCR0"				 => P21_IOCR0,
			"P21_IOCR4"				 => P21_IOCR4,
			"P21_IN"				 => P21_IN,
			"P21_PDR0"				 => P21_PDR0,
			"P21_ESR"				 => P21_ESR,
			"P21_PDISC"				 => P21_PDISC,
			"P21_PCSR"				 => P21_PCSR,
			"P21_OMSR0"				 => P21_OMSR0,
			"P21_OMSR4"				 => P21_OMSR4,
			"P21_OMCR0"				 => P21_OMCR0,
			"P21_OMCR4"				 => P21_OMCR4,
			"P21_OMSR"				 => P21_OMSR,
			"P21_OMCR"				 => P21_OMCR,
			"P21_LPCR0"				 => P21_LPCR0,
			"P21_LPCR1"				 => P21_LPCR1,
			"P21_LPCR2"				 => P21_LPCR2,
			"P21_ACCEN1"				 => P21_ACCEN1,
			"P21_ACCEN0"				 => P21_ACCEN0,
			"P22_OUT"				 => P22_OUT,
			"P22_OMR"				 => P22_OMR,
			"P22_ID"				 => P22_ID,
			"P22_IOCR0"				 => P22_IOCR0,
			"P22_IOCR4"				 => P22_IOCR4,
			"P22_IOCR8"				 => P22_IOCR8,
			"P22_IN"				 => P22_IN,
			"P22_PDR0"				 => P22_PDR0,
			"P22_PDR1"				 => P22_PDR1,
			"P22_ESR"				 => P22_ESR,
			"P22_PDISC"				 => P22_PDISC,
			"P22_PCSR"				 => P22_PCSR,
			"P22_OMSR0"				 => P22_OMSR0,
			"P22_OMSR4"				 => P22_OMSR4,
			"P22_OMSR8"				 => P22_OMSR8,
			"P22_OMCR0"				 => P22_OMCR0,
			"P22_OMCR4"				 => P22_OMCR4,
			"P22_OMCR8"				 => P22_OMCR8,
			"P22_OMSR"				 => P22_OMSR,
			"P22_OMCR"				 => P22_OMCR,
			"P22_LPCR0"				 => P22_LPCR0,
			"P22_LPCR1"				 => P22_LPCR1,
			"P22_ACCEN1"				 => P22_ACCEN1,
			"P22_ACCEN0"				 => P22_ACCEN0,
			"P23_OUT"				 => P23_OUT,
			"P23_OMR"				 => P23_OMR,
			"P23_ID"				 => P23_ID,
			"P23_IOCR0"				 => P23_IOCR0,
			"P23_IOCR4"				 => P23_IOCR4,
			"P23_IN"				 => P23_IN,
			"P23_PDR0"				 => P23_PDR0,
			"P23_ESR"				 => P23_ESR,
			"P23_PDISC"				 => P23_PDISC,
			"P23_PCSR"				 => P23_PCSR,
			"P23_OMSR0"				 => P23_OMSR0,
			"P23_OMSR4"				 => P23_OMSR4,
			"PSI5_RDM0_16_H"			 => PSI5_RDM0_16_H,
			"PSI5_RDM0_17_L"			 => PSI5_RDM0_17_L,
			"PSI5_TSRC"				 => PSI5_TSRC,
			"PSI5_RDM0_17_H"			 => PSI5_RDM0_17_H,
			"PSI5_RDM0_18_L"			 => PSI5_RDM0_18_L,
			"PSI5_RDM0_18_H"			 => PSI5_RDM0_18_H,
			"PSI5_RDM0_19_L"			 => PSI5_RDM0_19_L,
			"PSI5_GCR"				 => PSI5_GCR,
			"PSI5_RDM0_19_H"			 => PSI5_RDM0_19_H,
			"PSI5_RDM0_20_L"			 => PSI5_RDM0_20_L,
			"PSI5_RDM0_20_H"			 => PSI5_RDM0_20_H,
			"PSI5_RDM0_21_L"			 => PSI5_RDM0_21_L,
			"PSI5_CH0_IOCR"			 => PSI5_CH0_IOCR,
			"PSI5_RDM0_21_H"			 => PSI5_RDM0_21_H,
			"PSI5_RDM0_22_L"			 => PSI5_RDM0_22_L,
			"PSI5_RDM0_22_H"			 => PSI5_RDM0_22_H,
			"PSI5_RDM0_23_L"			 => PSI5_RDM0_23_L,
			"PSI5_RDM0_23_H"			 => PSI5_RDM0_23_H,
			"PSI5_RDM0_24_L"			 => PSI5_RDM0_24_L,
			"PSI5_RDM0_24_H"			 => PSI5_RDM0_24_H,
			"PSI5_RDM0_25_L"			 => PSI5_RDM0_25_L,
			"PSI5_RDM0_25_H"			 => PSI5_RDM0_25_H,
			"PSI5_RDM0_26_L"			 => PSI5_RDM0_26_L,
			"PSI5_CH0_RCRA"			 => PSI5_CH0_RCRA,
			"PSI5_RDM0_26_H"			 => PSI5_RDM0_26_H,
			"PSI5_RDM0_27_L"			 => PSI5_RDM0_27_L,
			"PSI5_RDM0_27_H"			 => PSI5_RDM0_27_H,
			"PSI5_RDM0_28_L"			 => PSI5_RDM0_28_L,
			"PSI5_RDM0_28_H"			 => PSI5_RDM0_28_H,
			"PSI5_RDM0_29_L"			 => PSI5_RDM0_29_L,
			"PSI5_RDM0_29_H"			 => PSI5_RDM0_29_H,
			"PSI5_RDM0_30_L"			 => PSI5_RDM0_30_L,
			"PSI5_RDM0_30_H"			 => PSI5_RDM0_30_H,
			"PSI5_RDM0_31_L"			 => PSI5_RDM0_31_L,
			"PSI5_CH0_RCRB"			 => PSI5_CH0_RCRB,
			"PSI5_RDM0_31_H"			 => PSI5_RDM0_31_H,
			"PSI5_RDM1_0_L"			 => PSI5_RDM1_0_L,
			"PSI5_RDM1_0_H"			 => PSI5_RDM1_0_H,
			"PSI5_RDM1_1_L"			 => PSI5_RDM1_1_L,
			"PSI5_RDM1_1_H"			 => PSI5_RDM1_1_H,
			"PSI5_RDM1_2_L"			 => PSI5_RDM1_2_L,
			"PSI5_RDM1_2_H"			 => PSI5_RDM1_2_H,
			"PSI5_RDM1_3_L"			 => PSI5_RDM1_3_L,
			"PSI5_RDM1_3_H"			 => PSI5_RDM1_3_H,
			"PSI5_RDM1_4_L"			 => PSI5_RDM1_4_L,
			"PSI5_CH0_RCRC"			 => PSI5_CH0_RCRC,
			"PSI5_RDM1_4_H"			 => PSI5_RDM1_4_H,
			"PSI5_RDM1_5_L"			 => PSI5_RDM1_5_L,
			"PSI5_RDM1_5_H"			 => PSI5_RDM1_5_H,
			"PSI5_RDM1_6_L"			 => PSI5_RDM1_6_L,
			"PSI5_RDM1_6_H"			 => PSI5_RDM1_6_H,
			"PSI5_RDM1_7_L"			 => PSI5_RDM1_7_L,
			"PSI5_RDM1_7_H"			 => PSI5_RDM1_7_H,
			"PSI5_RDM1_8_L"			 => PSI5_RDM1_8_L,
			"PSI5_RDM1_8_H"			 => PSI5_RDM1_8_H,
			"PSI5_RDM1_9_L"			 => PSI5_RDM1_9_L,
			"PSI5_CH0_WDT0"			 => PSI5_CH0_WDT0,
			"PSI5_RDM1_9_H"			 => PSI5_RDM1_9_H,
			"PSI5_RDM1_10_L"			 => PSI5_RDM1_10_L,
			"PSI5_RDM1_10_H"			 => PSI5_RDM1_10_H,
			"PSI5_RDM1_11_L"			 => PSI5_RDM1_11_L,
			"PSI5_RDM1_11_H"			 => PSI5_RDM1_11_H,
			"PSI5_RDM1_12_L"			 => PSI5_RDM1_12_L,
			"PSI5_RDM1_12_H"			 => PSI5_RDM1_12_H,
			"PSI5_RDM1_13_L"			 => PSI5_RDM1_13_L,
			"PSI5_RDM1_13_H"			 => PSI5_RDM1_13_H,
			"PSI5_RDM1_14_L"			 => PSI5_RDM1_14_L,
			"PSI5_CH0_WDT1"			 => PSI5_CH0_WDT1,
			"PSI5_RDM1_14_H"			 => PSI5_RDM1_14_H,
			"PSI5_RDM1_15_L"			 => PSI5_RDM1_15_L,
			"PSI5_RDM1_15_H"			 => PSI5_RDM1_15_H,
			"PSI5_RDM1_16_L"			 => PSI5_RDM1_16_L,
			"PSI5_RDM1_16_H"			 => PSI5_RDM1_16_H,
			"PSI5_RDM1_17_L"			 => PSI5_RDM1_17_L,
			"PSI5_RDM1_17_H"			 => PSI5_RDM1_17_H,
			"PSI5_RDM1_18_L"			 => PSI5_RDM1_18_L,
			"PSI5_RDM1_18_H"			 => PSI5_RDM1_18_H,
			"PSI5_RDM1_19_L"			 => PSI5_RDM1_19_L,
			"PSI5_CH0_WDT2"			 => PSI5_CH0_WDT2,
			"PSI5_RDM1_19_H"			 => PSI5_RDM1_19_H,
			"PSI5_RDM1_20_L"			 => PSI5_RDM1_20_L,
			"PSI5_RDM1_20_H"			 => PSI5_RDM1_20_H,
			"PSI5_RDM1_21_L"			 => PSI5_RDM1_21_L,
			"PSI5_RDM1_21_H"			 => PSI5_RDM1_21_H,
			"PSI5_RDM1_22_L"			 => PSI5_RDM1_22_L,
			"PSI5_RDM1_22_H"			 => PSI5_RDM1_22_H,
			"PSI5_RDM1_23_L"			 => PSI5_RDM1_23_L,
			"PSI5_RDM1_23_H"			 => PSI5_RDM1_23_H,
			"PSI5_RDM1_24_L"			 => PSI5_RDM1_24_L,
			"PSI5_CH0_WDT3"			 => PSI5_CH0_WDT3,
			"PSI5_RDM1_24_H"			 => PSI5_RDM1_24_H,
			"PSI5_RDM1_25_L"			 => PSI5_RDM1_25_L,
			"PSI5_RDM1_25_H"			 => PSI5_RDM1_25_H,
			"PSI5_RDM1_26_L"			 => PSI5_RDM1_26_L,
			"PSI5_RDM1_26_H"			 => PSI5_RDM1_26_H,
			"PSI5_RDM1_27_L"			 => PSI5_RDM1_27_L,
			"PSI5_RDM1_27_H"			 => PSI5_RDM1_27_H,
			"PSI5_RDM1_28_L"			 => PSI5_RDM1_28_L,
			"PSI5_RDM1_28_H"			 => PSI5_RDM1_28_H,
			"PSI5_RDM1_29_L"			 => PSI5_RDM1_29_L,
			"PSI5_CH0_WDT4"			 => PSI5_CH0_WDT4,
			"PSI5_RDM1_29_H"			 => PSI5_RDM1_29_H,
			"PSI5_RDM1_30_L"			 => PSI5_RDM1_30_L,
			"PSI5_RDM1_30_H"			 => PSI5_RDM1_30_H,
			"PSI5_RDM1_31_L"			 => PSI5_RDM1_31_L,
			"PSI5_RDM1_31_H"			 => PSI5_RDM1_31_H,
			"PSI5_RDM2_0_L"			 => PSI5_RDM2_0_L,
			"PSI5_RDM2_0_H"			 => PSI5_RDM2_0_H,
			"PSI5_RDM2_1_L"			 => PSI5_RDM2_1_L,
			"PSI5_RDM2_1_H"			 => PSI5_RDM2_1_H,
			"PSI5_RDM2_2_L"			 => PSI5_RDM2_2_L,
			"PSI5_CH0_WDT5"			 => PSI5_CH0_WDT5,
			"PSI5_RDM2_2_H"			 => PSI5_RDM2_2_H,
			"PSI5_RDM2_3_L"			 => PSI5_RDM2_3_L,
			"PSI5_RDM2_3_H"			 => PSI5_RDM2_3_H,
			"PSI5_RDM2_4_L"			 => PSI5_RDM2_4_L,
			"PSI5_RDM2_4_H"			 => PSI5_RDM2_4_H,
			"PSI5_RDM2_5_L"			 => PSI5_RDM2_5_L,
			"PSI5_RDM2_5_H"			 => PSI5_RDM2_5_H,
			"PSI5_RDM2_6_L"			 => PSI5_RDM2_6_L,
			"PSI5_RDM2_6_H"			 => PSI5_RDM2_6_H,
			"PSI5_RDM2_7_L"			 => PSI5_RDM2_7_L,
			"PSI5_CH0_WDT6"			 => PSI5_CH0_WDT6,
			"PSI5_RDM2_7_H"			 => PSI5_RDM2_7_H,
			"PSI5_RDM2_8_L"			 => PSI5_RDM2_8_L,
			"PSI5_RDM2_8_H"			 => PSI5_RDM2_8_H,
			"PSI5_RDM2_9_L"			 => PSI5_RDM2_9_L,
			"PSI5_RDM2_9_H"			 => PSI5_RDM2_9_H,
			"PSI5_RDM2_10_L"			 => PSI5_RDM2_10_L,
			"PSI5_RDM2_10_H"			 => PSI5_RDM2_10_H,
			"PSI5_RDM2_11_L"			 => PSI5_RDM2_11_L,
			"PSI5_RDM2_11_H"			 => PSI5_RDM2_11_H,
			"PSI5_RDM2_12_L"			 => PSI5_RDM2_12_L,
			"PSI5_CH0_RSR"			 => PSI5_CH0_RSR,
			"PSI5_RDM2_12_H"			 => PSI5_RDM2_12_H,
			"PSI5_RDM2_13_L"			 => PSI5_RDM2_13_L,
			"PSI5_RDM2_13_H"			 => PSI5_RDM2_13_H,
			"PSI5_RDM2_14_L"			 => PSI5_RDM2_14_L,
			"PSI5_RDM2_14_H"			 => PSI5_RDM2_14_H,
			"PSI5_RDM2_15_L"			 => PSI5_RDM2_15_L,
			"PSI5_RDM2_15_H"			 => PSI5_RDM2_15_H,
			"PSI5_RDM2_16_L"			 => PSI5_RDM2_16_L,
			"PSI5_RDM2_16_H"			 => PSI5_RDM2_16_H,
			"PSI5_RDM2_17_L"			 => PSI5_RDM2_17_L,
			"PSI5_CH0_SDS0"			 => PSI5_CH0_SDS0,
			"PSI5_RDM2_17_H"			 => PSI5_RDM2_17_H,
			"PSI5_RDM2_18_L"			 => PSI5_RDM2_18_L,
			"PSI5_RDM2_18_H"			 => PSI5_RDM2_18_H,
			"PSI5_RDM2_19_L"			 => PSI5_RDM2_19_L,
			"PSI5_RDM2_19_H"			 => PSI5_RDM2_19_H,
			"PSI5_RDM2_20_L"			 => PSI5_RDM2_20_L,
			"PSI5_RDM2_20_H"			 => PSI5_RDM2_20_H,
			"PSI5_RDM2_21_L"			 => PSI5_RDM2_21_L,
			"PSI5_RDM2_21_H"			 => PSI5_RDM2_21_H,
			"PSI5_RDM2_22_L"			 => PSI5_RDM2_22_L,
			"PSI5_CH0_SDS1"			 => PSI5_CH0_SDS1,
			"PSI5_RDM2_22_H"			 => PSI5_RDM2_22_H,
			"PSI5_RDM2_23_L"			 => PSI5_RDM2_23_L,
			"PSI5_RDM2_23_H"			 => PSI5_RDM2_23_H,
			"PSI5_RDM2_24_L"			 => PSI5_RDM2_24_L,
			"PSI5_RDM2_24_H"			 => PSI5_RDM2_24_H,
			"PSI5_RDM2_25_L"			 => PSI5_RDM2_25_L,
			"PSI5_RDM2_25_H"			 => PSI5_RDM2_25_H,
			"PSI5_RDM2_26_L"			 => PSI5_RDM2_26_L,
			"PSI5_RDM2_26_H"			 => PSI5_RDM2_26_H,
			"PSI5_RDM2_27_L"			 => PSI5_RDM2_27_L,
			"PSI5_CH0_SDS2"			 => PSI5_CH0_SDS2,
			"PSI5_RDM2_27_H"			 => PSI5_RDM2_27_H,
			"PSI5_RDM2_28_L"			 => PSI5_RDM2_28_L,
			"PSI5_RDM2_28_H"			 => PSI5_RDM2_28_H,
			"PSI5_RDM2_29_L"			 => PSI5_RDM2_29_L,
			"PSI5_RDM2_29_H"			 => PSI5_RDM2_29_H,
			"PSI5_RDM2_30_L"			 => PSI5_RDM2_30_L,
			"PSI5_RDM2_30_H"			 => PSI5_RDM2_30_H,
			"PSI5_RDM2_31_L"			 => PSI5_RDM2_31_L,
			"PSI5_RDM2_31_H"			 => PSI5_RDM2_31_H,
			"PSI5_RDM3_0_L"			 => PSI5_RDM3_0_L,
			"PSI5_CH0_SDS3"			 => PSI5_CH0_SDS3,
			"PSI5_RDM3_0_H"			 => PSI5_RDM3_0_H,
			"PSI5_RDM3_1_L"			 => PSI5_RDM3_1_L,
			"PSI5_RDM3_1_H"			 => PSI5_RDM3_1_H,
			"PSI5_RDM3_2_L"			 => PSI5_RDM3_2_L,
			"PSI5_RDM3_2_H"			 => PSI5_RDM3_2_H,
			"PSI5_RDM3_3_L"			 => PSI5_RDM3_3_L,
			"PSI5_RDM3_3_H"			 => PSI5_RDM3_3_H,
			"PSI5_RDM3_4_L"			 => PSI5_RDM3_4_L,
			"PSI5_RDM3_4_H"			 => PSI5_RDM3_4_H,
			"PSI5_RDM3_5_L"			 => PSI5_RDM3_5_L,
			"PSI5_CH0_SDS4"			 => PSI5_CH0_SDS4,
			"PSI5_RDM3_5_H"			 => PSI5_RDM3_5_H,
			"PSI5_RDM3_6_L"			 => PSI5_RDM3_6_L,
			"PSI5_RDM3_6_H"			 => PSI5_RDM3_6_H,
			"PSI5_RDM3_7_L"			 => PSI5_RDM3_7_L,
			"PSI5_RDM3_7_H"			 => PSI5_RDM3_7_H,
			"PSI5_RDM3_8_L"			 => PSI5_RDM3_8_L,
			"PSI5_RDM3_8_H"			 => PSI5_RDM3_8_H,
			"PSI5_RDM3_9_L"			 => PSI5_RDM3_9_L,
			"PSI5_RDM3_9_H"			 => PSI5_RDM3_9_H,
			"PSI5_RDM3_10_L"			 => PSI5_RDM3_10_L,
			"PSI5_CH0_SDS5"			 => PSI5_CH0_SDS5,
			"PSI5_RDM3_10_H"			 => PSI5_RDM3_10_H,
			"PSI5_RDM3_11_L"			 => PSI5_RDM3_11_L,
			"PSI5_RDM3_11_H"			 => PSI5_RDM3_11_H,
			"PSI5_RDM3_12_L"			 => PSI5_RDM3_12_L,
			"PSI5_RDM3_12_H"			 => PSI5_RDM3_12_H,
			"PSI5_RDM3_13_L"			 => PSI5_RDM3_13_L,
			"PSI5_RDM3_13_H"			 => PSI5_RDM3_13_H,
			"PSI5_RDM3_14_L"			 => PSI5_RDM3_14_L,
			"PSI5_RDM3_14_H"			 => PSI5_RDM3_14_H,
			"PSI5_RDM3_15_L"			 => PSI5_RDM3_15_L,
			"PSI5_CH0_SPTSC"			 => PSI5_CH0_SPTSC,
			"PSI5_RDM3_15_H"			 => PSI5_RDM3_15_H,
			"PSI5_RDM3_16_L"			 => PSI5_RDM3_16_L,
			"PSI5_RDM3_16_H"			 => PSI5_RDM3_16_H,
			"PSI5_RDM3_17_L"			 => PSI5_RDM3_17_L,
			"PSI5_RDM3_17_H"			 => PSI5_RDM3_17_H,
			"PSI5_RDM3_18_L"			 => PSI5_RDM3_18_L,
			"PSI5_RDM3_18_H"			 => PSI5_RDM3_18_H,
			"PSI5_RDM3_19_L"			 => PSI5_RDM3_19_L,
			"PSI5_RDM3_19_H"			 => PSI5_RDM3_19_H,
			"PSI5_RDM3_20_L"			 => PSI5_RDM3_20_L,
			"PSI5_CH0_SFTSC"			 => PSI5_CH0_SFTSC,
			"PSI5_RDM3_20_H"			 => PSI5_RDM3_20_H,
			"PSI5_RDM3_21_L"			 => PSI5_RDM3_21_L,
			"PSI5_RDM3_21_H"			 => PSI5_RDM3_21_H,
			"PSI5_RDM3_22_L"			 => PSI5_RDM3_22_L,
			"PSI5_RDM3_22_H"			 => PSI5_RDM3_22_H,
			"PSI5_RDM3_23_L"			 => PSI5_RDM3_23_L,
			"PSI5_RDM3_23_H"			 => PSI5_RDM3_23_H,
			"PSI5_RDM3_24_L"			 => PSI5_RDM3_24_L,
			"PSI5_RDM3_24_H"			 => PSI5_RDM3_24_H,
			"PSI5_RDM3_25_L"			 => PSI5_RDM3_25_L,
			"PSI5_CH0_RDRL"			 => PSI5_CH0_RDRL,
			"PSI5_RDM3_25_H"			 => PSI5_RDM3_25_H,
			"PSI5_RDM3_26_L"			 => PSI5_RDM3_26_L,
			"PSI5_RDM3_26_H"			 => PSI5_RDM3_26_H,
			"PSI5_RDM3_27_L"			 => PSI5_RDM3_27_L,
			"PSI5_RDM3_27_H"			 => PSI5_RDM3_27_H,
			"PSI5_RDM3_28_L"			 => PSI5_RDM3_28_L,
			"PSI5_RDM3_28_H"			 => PSI5_RDM3_28_H,
			"PSI5_RDM3_29_L"			 => PSI5_RDM3_29_L,
			"PSI5_RDM3_29_H"			 => PSI5_RDM3_29_H,
			"PSI5_RDM3_30_L"			 => PSI5_RDM3_30_L,
			"PSI5_CH0_RDRH"			 => PSI5_CH0_RDRH,
			"PSI5_RDM3_30_H"			 => PSI5_RDM3_30_H,
			"PSI5_RDM3_31_L"			 => PSI5_RDM3_31_L,
			"PSI5_RDM3_31_H"			 => PSI5_RDM3_31_H,
			"PSI5_CH0_PGC"			 => PSI5_CH0_PGC,
			"PSI5_CH0_CTV"			 => PSI5_CH0_CTV,
			"PSI5_CH0_SCR"			 => PSI5_CH0_SCR,
			"PSI5_CH0_SDRL"			 => PSI5_CH0_SDRL,
			"PSI5_CH0_SDRH"			 => PSI5_CH0_SDRH,
			"PSI5_CH0_SSRL"			 => PSI5_CH0_SSRL,
			"PSI5_CH0_SSRH"			 => PSI5_CH0_SSRH,
			"PSI5_CH0_SORL"			 => PSI5_CH0_SORL,
			"PSI5_CH0_SORH"			 => PSI5_CH0_SORH,
			"PSI5_CH1_IOCR"			 => PSI5_CH1_IOCR,
			"PSI5_CH1_RCRA"			 => PSI5_CH1_RCRA,
			"PSI5_CH1_RCRB"			 => PSI5_CH1_RCRB,
			"PSI5_CH1_RCRC"			 => PSI5_CH1_RCRC,
			"PSI5_CH1_WDT0"			 => PSI5_CH1_WDT0,
			"PSI5_CH1_WDT1"			 => PSI5_CH1_WDT1,
			"PSI5_CH1_WDT2"			 => PSI5_CH1_WDT2,
			"PSI5_CH1_WDT3"			 => PSI5_CH1_WDT3,
			"PSI5_CH1_WDT4"			 => PSI5_CH1_WDT4,
			"PSI5_CH1_WDT5"			 => PSI5_CH1_WDT5,
			"PSI5_CH1_WDT6"			 => PSI5_CH1_WDT6,
			"PSI5_CH1_RSR"			 => PSI5_CH1_RSR,
			"PSI5_CH1_SDS0"			 => PSI5_CH1_SDS0,
			"PSI5_CH1_SDS1"			 => PSI5_CH1_SDS1,
			"PSI5_CH1_SDS2"			 => PSI5_CH1_SDS2,
			"PSI5_CH1_SDS3"			 => PSI5_CH1_SDS3,
			"PSI5_CH1_SDS4"			 => PSI5_CH1_SDS4,
			"PSI5_CH1_SDS5"			 => PSI5_CH1_SDS5,
			"PSI5_CH1_SPTSC"			 => PSI5_CH1_SPTSC,
			"PSI5_CH1_SFTSC"			 => PSI5_CH1_SFTSC,
			"PSI5_CH1_RDRL"			 => PSI5_CH1_RDRL,
			"PSI5_CH1_RDRH"			 => PSI5_CH1_RDRH,
			"PSI5_CH1_PGC"			 => PSI5_CH1_PGC,
			"PSI5_CH1_CTV"			 => PSI5_CH1_CTV,
			"PSI5_CH1_SCR"			 => PSI5_CH1_SCR,
			"PSI5_CH1_SDRL"			 => PSI5_CH1_SDRL,
			"PSI5_CH1_SDRH"			 => PSI5_CH1_SDRH,
			"PSI5_CH1_SSRL"			 => PSI5_CH1_SSRL,
			"PSI5_CH1_SSRH"			 => PSI5_CH1_SSRH,
			"PSI5_CH1_SORL"			 => PSI5_CH1_SORL,
			"PSI5_CH1_SORH"			 => PSI5_CH1_SORH,
			"PSI5_INTOV"				 => PSI5_INTOV,
			"PSI5_INP0"				 => PSI5_INP0,
			"PSI5_INP1"				 => PSI5_INP1,
			"PSI5_INTSTATA0"			 => PSI5_INTSTATA0,
			"PSI5_INTSTATA1"			 => PSI5_INTSTATA1,
			"PSI5_INTSTATB0"			 => PSI5_INTSTATB0,
			"PSI5_INTSTATB1"			 => PSI5_INTSTATB1,
			"PSI5_INTSETA0"			 => PSI5_INTSETA0,
			"PSI5_INTSETA1"			 => PSI5_INTSETA1,
			"PSI5_INTSETB0"			 => PSI5_INTSETB0,
			"PSI5_INTSETB1"			 => PSI5_INTSETB1,
			"PSI5_INTCLRA0"			 => PSI5_INTCLRA0,
			"PSI5_INTCLRA1"			 => PSI5_INTCLRA1,
			"PSI5_INTCLRB0"			 => PSI5_INTCLRB0,
			"PSI5_INTCLRB1"			 => PSI5_INTCLRB1,
			"PSI5_INTENA0"			 => PSI5_INTENA0,
			"PSI5_INTENA1"			 => PSI5_INTENA1,
			"PSI5_INTENB0"			 => PSI5_INTENB0,
			"PSI5_INTENB1"			 => PSI5_INTENB1,
			"PSI5_OCS"				 => PSI5_OCS,
			"PSI5_ACCEN0"				 => PSI5_ACCEN0,
			"PSI5_ACCEN1"				 => PSI5_ACCEN1,
			"PSI5_KRST0"				 => PSI5_KRST0,
			"PSI5_KRST1"				 => PSI5_KRST1,
			"PSI5_KRSTCLR"			 => PSI5_KRSTCLR,
			"PSI5_RFC0"				 => PSI5_RFC0,
			"PSI5_RFC1"				 => PSI5_RFC1,
			"PSI5_RDF0"				 => PSI5_RDF0,
			"PSI5_RDF1"				 => PSI5_RDF1,
			"PSI5_RSIOV0"				 => PSI5_RSIOV0,
			"PSI5_RSIOV1"				 => PSI5_RSIOV1,
			"PSI5_RMIOV0"				 => PSI5_RMIOV0,
			"PSI5_RMIOV1"				 => PSI5_RMIOV1,
			"PSI5_NBIOV0"				 => PSI5_NBIOV0,
			"PSI5_NBIOV1"				 => PSI5_NBIOV1,
			"PSI5_TEIOV0"				 => PSI5_TEIOV0,
			"PSI5_TEIOV1"				 => PSI5_TEIOV1,
			"PSI5_CRCIOV0"			 => PSI5_CRCIOV0,
			"PSI5_CRCIOV1"			 => PSI5_CRCIOV1,
			"PSI5_RDIOV0"				 => PSI5_RDIOV0,
			"PSI5_RDIOV1"				 => PSI5_RDIOV1,
			"PSI5_NFIOV0"				 => PSI5_NFIOV0,
			"PSI5_NFIOV1"				 => PSI5_NFIOV1,
			"PSI5_MEIOV0"				 => PSI5_MEIOV0,
			"PSI5_MEIOV1"				 => PSI5_MEIOV1,
			"PSI5_RSISET0"			 => PSI5_RSISET0,
			"PSI5_RSISET1"			 => PSI5_RSISET1,
			"MODULE_PSI5"				 => MODULE_PSI5,
			"PSI5_RMISET0"			 => PSI5_RMISET0,
			"PSI5_RMISET1"			 => PSI5_RMISET1,
			"PSI5_NBISET0"			 => PSI5_NBISET0,
			"PSI5_NBISET1"			 => PSI5_NBISET1,
			"PSI5_TEISET0"			 => PSI5_TEISET0,
			"PSI5_TEISET1"			 => PSI5_TEISET1,
			"PSI5_CRCISET0"			 => PSI5_CRCISET0,
			"PSI5_CRCISET1"			 => PSI5_CRCISET1,
			"PSI5_RDISET0"			 => PSI5_RDISET0,
			"PSI5_RDISET1"			 => PSI5_RDISET1,
			"PSI5_NFISET0"			 => PSI5_NFISET0,
			"PSI5_NFISET1"			 => PSI5_NFISET1,
			"PSI5_MEISET0"			 => PSI5_MEISET0,
			"PSI5_MEISET1"			 => PSI5_MEISET1,
			"PSI5_RSICLR0"			 => PSI5_RSICLR0,
			"PSI5_RSICLR1"			 => PSI5_RSICLR1,
			"PSI5_RMICLR0"			 => PSI5_RMICLR0,
			"PSI5_RMICLR1"			 => PSI5_RMICLR1,
			"PSI5_NBICLR0"			 => PSI5_NBICLR0,
			"PSI5_NBICLR1"			 => PSI5_NBICLR1,
			"PSI5_TEICLR0"			 => PSI5_TEICLR0,
			"PSI5_TEICLR1"			 => PSI5_TEICLR1,
			"PSI5_CRCICLR0"			 => PSI5_CRCICLR0,
			"PSI5_CRCICLR1"			 => PSI5_CRCICLR1,
			"PSI5_RDICLR0"			 => PSI5_RDICLR0,
			"PSI5_RDICLR1"			 => PSI5_RDICLR1,
			"PSI5_NFICLR0"			 => PSI5_NFICLR0,
			"PSI5_NFICLR1"			 => PSI5_NFICLR1,
			"PSI5_MEICLR0"			 => PSI5_MEICLR0,
			"PSI5_MEICLR1"			 => PSI5_MEICLR1,
			"PSI5_CLC"				 => PSI5_CLC,
			"PSI5_RDM0_0_L"			 => PSI5_RDM0_0_L,
			"PSI5_RDM0_0_H"			 => PSI5_RDM0_0_H,
			"PSI5_RDM0_1_L"			 => PSI5_RDM0_1_L,
			"PSI5_RDM0_1_H"			 => PSI5_RDM0_1_H,
			"PSI5_RDM0_2_L"			 => PSI5_RDM0_2_L,
			"PSI5_ID"				 => PSI5_ID,
			"PSI5_RDM0_2_H"			 => PSI5_RDM0_2_H,
			"PSI5_RDM0_3_L"			 => PSI5_RDM0_3_L,
			"PSI5_RDM0_3_H"			 => PSI5_RDM0_3_H,
			"PSI5_RDM0_4_L"			 => PSI5_RDM0_4_L,
			"PSI5_FDR"				 => PSI5_FDR,
			"PSI5_RDM0_4_H"			 => PSI5_RDM0_4_H,
			"PSI5_RDM0_5_L"			 => PSI5_RDM0_5_L,
			"PSI5_RDM0_5_H"			 => PSI5_RDM0_5_H,
			"PSI5_RDM0_6_L"			 => PSI5_RDM0_6_L,
			"PSI5_FDRL"				 => PSI5_FDRL,
			"PSI5_RDM0_6_H"			 => PSI5_RDM0_6_H,
			"PSI5_RDM0_7_L"			 => PSI5_RDM0_7_L,
			"PSI5_RDM0_7_H"			 => PSI5_RDM0_7_H,
			"PSI5_RDM0_8_L"			 => PSI5_RDM0_8_L,
			"PSI5_FDRH"				 => PSI5_FDRH,
			"PSI5_RDM0_8_H"			 => PSI5_RDM0_8_H,
			"PSI5_RDM0_9_L"			 => PSI5_RDM0_9_L,
			"PSI5_RDM0_9_H"			 => PSI5_RDM0_9_H,
			"PSI5_RDM0_10_L"			 => PSI5_RDM0_10_L,
			"PSI5_RDM0_10_H"			 => PSI5_RDM0_10_H,
			"PSI5_FDRT"				 => PSI5_FDRT,
			"PSI5_RDM0_11_L"			 => PSI5_RDM0_11_L,
			"PSI5_RDM0_11_H"			 => PSI5_RDM0_11_H,
			"PSI5_RDM0_12_L"			 => PSI5_RDM0_12_L,
			"PSI5_RDM0_12_H"			 => PSI5_RDM0_12_H,
			"PSI5_TSRA"				 => PSI5_TSRA,
			"PSI5_RDM0_13_L"			 => PSI5_RDM0_13_L,
			"PSI5_RDM0_13_H"			 => PSI5_RDM0_13_H,
			"PSI5_RDM0_14_L"			 => PSI5_RDM0_14_L,
			"PSI5_RDM0_14_H"			 => PSI5_RDM0_14_H,
			"PSI5_TSRB"				 => PSI5_TSRB,
			"PSI5_RDM0_15_L"			 => PSI5_RDM0_15_L,
			"PSI5_RDM0_15_H"			 => PSI5_RDM0_15_H,
			"PSI5_RDM0_16_L"			 => PSI5_RDM0_16_L,
			"PSI5S_FCNT"				 => PSI5S_FCNT,
			"PSI5S_IOCR"				 => PSI5S_IOCR,
			"PSI5S_RCRA0"				 => PSI5S_RCRA0,
			"PSI5S_RCRA1"				 => PSI5S_RCRA1,
			"PSI5S_RCRA2"				 => PSI5S_RCRA2,
			"PSI5S_RCRA3"				 => PSI5S_RCRA3,
			"PSI5S_RCRA4"				 => PSI5S_RCRA4,
			"PSI5S_RCRA5"				 => PSI5S_RCRA5,
			"PSI5S_RCRA6"				 => PSI5S_RCRA6,
			"PSI5S_RCRA7"				 => PSI5S_RCRA7,
			"PSI5S_RCRB0"				 => PSI5S_RCRB0,
			"PSI5S_RCRB1"				 => PSI5S_RCRB1,
			"PSI5S_RCRB2"				 => PSI5S_RCRB2,
			"PSI5S_RCRB3"				 => PSI5S_RCRB3,
			"PSI5S_RCRB4"				 => PSI5S_RCRB4,
			"PSI5S_RCRB5"				 => PSI5S_RCRB5,
			"PSI5S_RCRB6"				 => PSI5S_RCRB6,
			"PSI5S_RCRB7"				 => PSI5S_RCRB7,
			"PSI5S_WDT0"				 => PSI5S_WDT0,
			"PSI5S_WDT1"				 => PSI5S_WDT1,
			"PSI5S_WDT2"				 => PSI5S_WDT2,
			"PSI5S_WDT3"				 => PSI5S_WDT3,
			"PSI5S_WDT4"				 => PSI5S_WDT4,
			"PSI5S_WDT5"				 => PSI5S_WDT5,
			"PSI5S_WDT6"				 => PSI5S_WDT6,
			"PSI5S_WDT7"				 => PSI5S_WDT7,
			"PSI5S_TSCR0"				 => PSI5S_TSCR0,
			"PSI5S_TSCR1"				 => PSI5S_TSCR1,
			"PSI5S_TSCR2"				 => PSI5S_TSCR2,
			"PSI5S_TSCR3"				 => PSI5S_TSCR3,
			"PSI5S_TSCR4"				 => PSI5S_TSCR4,
			"PSI5S_TSCR5"				 => PSI5S_TSCR5,
			"PSI5S_TSCR6"				 => PSI5S_TSCR6,
			"PSI5S_TSCR7"				 => PSI5S_TSCR7,
			"PSI5S_RDS"				 => PSI5S_RDS,
			"PSI5S_RDR"				 => PSI5S_RDR,
			"PSI5S_TSM"				 => PSI5S_TSM,
			"PSI5S_TAR"				 => PSI5S_TAR,
			"PSI5S_BAR"				 => PSI5S_BAR,
			"PSI5S_PGC0"				 => PSI5S_PGC0,
			"PSI5S_PGC1"				 => PSI5S_PGC1,
			"PSI5S_PGC2"				 => PSI5S_PGC2,
			"PSI5S_PGC3"				 => PSI5S_PGC3,
			"PSI5S_PGC4"				 => PSI5S_PGC4,
			"PSI5S_PGC5"				 => PSI5S_PGC5,
			"PSI5S_PGC6"				 => PSI5S_PGC6,
			"PSI5S_PGC7"				 => PSI5S_PGC7,
			"PSI5S_CTV0"				 => PSI5S_CTV0,
			"PSI5S_CTV1"				 => PSI5S_CTV1,
			"PSI5S_CTV2"				 => PSI5S_CTV2,
			"PSI5S_CTV3"				 => PSI5S_CTV3,
			"PSI5S_CTV4"				 => PSI5S_CTV4,
			"PSI5S_CTV5"				 => PSI5S_CTV5,
			"PSI5S_CTV6"				 => PSI5S_CTV6,
			"PSI5S_CTV7"				 => PSI5S_CTV7,
			"PSI5S_SCR0"				 => PSI5S_SCR0,
			"PSI5S_SCR1"				 => PSI5S_SCR1,
			"PSI5S_SCR2"				 => PSI5S_SCR2,
			"PSI5S_SCR3"				 => PSI5S_SCR3,
			"PSI5S_SCR4"				 => PSI5S_SCR4,
			"PSI5S_SCR5"				 => PSI5S_SCR5,
			"PSI5S_SCR6"				 => PSI5S_SCR6,
			"PSI5S_SCR7"				 => PSI5S_SCR7,
			"PSI5S_SDR0"				 => PSI5S_SDR0,
			"PSI5S_SDR1"				 => PSI5S_SDR1,
			"PSI5S_SDR2"				 => PSI5S_SDR2,
			"PSI5S_SDR3"				 => PSI5S_SDR3,
			"PSI5S_SDR4"				 => PSI5S_SDR4,
			"PSI5S_SDR5"				 => PSI5S_SDR5,
			"PSI5S_SDR6"				 => PSI5S_SDR6,
			"PSI5S_SDR7"				 => PSI5S_SDR7,
			"PSI5S_CDW"				 => PSI5S_CDW,
			"PSI5S_CON"				 => PSI5S_CON,
			"PSI5S_BG"				 => PSI5S_BG,
			"PSI5S_FDV"				 => PSI5S_FDV,
			"PSI5S_FDO"				 => PSI5S_FDO,
			"PSI5S_TBUF"				 => PSI5S_TBUF,
			"PSI5S_RBUF"				 => PSI5S_RBUF,
			"PSI5S_WHBCON"			 => PSI5S_WHBCON,
			"PSI5S_INTSTAT0"			 => PSI5S_INTSTAT0,
			"PSI5S_INTSTAT1"			 => PSI5S_INTSTAT1,
			"PSI5S_INTSTAT2"			 => PSI5S_INTSTAT2,
			"PSI5S_INTSTAT3"			 => PSI5S_INTSTAT3,
			"PSI5S_INTSTAT4"			 => PSI5S_INTSTAT4,
			"PSI5S_INTSTAT5"			 => PSI5S_INTSTAT5,
			"PSI5S_INTSTAT6"			 => PSI5S_INTSTAT6,
			"PSI5S_INTSTAT7"			 => PSI5S_INTSTAT7,
			"PSI5S_INTSET0"			 => PSI5S_INTSET0,
			"PSI5S_INTSET1"			 => PSI5S_INTSET1,
			"PSI5S_INTSET2"			 => PSI5S_INTSET2,
			"PSI5S_INTSET3"			 => PSI5S_INTSET3,
			"PSI5S_INTSET4"			 => PSI5S_INTSET4,
			"PSI5S_INTSET5"			 => PSI5S_INTSET5,
			"PSI5S_INTSET6"			 => PSI5S_INTSET6,
			"PSI5S_INTSET7"			 => PSI5S_INTSET7,
			"PSI5S_INTCLR0"			 => PSI5S_INTCLR0,
			"PSI5S_INTCLR1"			 => PSI5S_INTCLR1,
			"PSI5S_INTCLR2"			 => PSI5S_INTCLR2,
			"PSI5S_INTCLR3"			 => PSI5S_INTCLR3,
			"PSI5S_INTCLR4"			 => PSI5S_INTCLR4,
			"PSI5S_INTCLR5"			 => PSI5S_INTCLR5,
			"PSI5S_INTCLR6"			 => PSI5S_INTCLR6,
			"PSI5S_INTCLR7"			 => PSI5S_INTCLR7,
			"PSI5S_INTEN0"			 => PSI5S_INTEN0,
			"PSI5S_INTEN1"			 => PSI5S_INTEN1,
			"PSI5S_INTEN2"			 => PSI5S_INTEN2,
			"PSI5S_INTEN3"			 => PSI5S_INTEN3,
			"PSI5S_INTEN4"			 => PSI5S_INTEN4,
			"PSI5S_INTEN5"			 => PSI5S_INTEN5,
			"PSI5S_INTEN6"			 => PSI5S_INTEN6,
			"PSI5S_INTEN7"			 => PSI5S_INTEN7,
			"PSI5S_INP0"				 => PSI5S_INP0,
			"PSI5S_INP1"				 => PSI5S_INP1,
			"PSI5S_INP2"				 => PSI5S_INP2,
			"PSI5S_INP3"				 => PSI5S_INP3,
			"PSI5S_INP4"				 => PSI5S_INP4,
			"PSI5S_INP5"				 => PSI5S_INP5,
			"PSI5S_INP6"				 => PSI5S_INP6,
			"PSI5S_INP7"				 => PSI5S_INP7,
			"PSI5S_INTOV"				 => PSI5S_INTOV,
			"PSI5S_INTSTATG"			 => PSI5S_INTSTATG,
			"PSI5S_INTSETG"			 => PSI5S_INTSETG,
			"PSI5S_INTCLRG"			 => PSI5S_INTCLRG,
			"PSI5S_INTENG"			 => PSI5S_INTENG,
			"PSI5S_INPG"				 => PSI5S_INPG,
			"PSI5S_OCS"				 => PSI5S_OCS,
			"PSI5S_ACCEN0"			 => PSI5S_ACCEN0,
			"PSI5S_ACCEN1"			 => PSI5S_ACCEN1,
			"PSI5S_KRST0"				 => PSI5S_KRST0,
			"PSI5S_KRST1"				 => PSI5S_KRST1,
			"PSI5S_KRSTCLR"			 => PSI5S_KRSTCLR,
			"MODULE_PSI5S"			 => MODULE_PSI5S,
			"PSI5S_CLC"				 => PSI5S_CLC,
			"PSI5S_ID"				 => PSI5S_ID,
			"PSI5S_FDR"				 => PSI5S_FDR,
			"PSI5S_FDRT"				 => PSI5S_FDRT,
			"PSI5S_TSCNTA"			 => PSI5S_TSCNTA,
			"PSI5S_TSCNTB"			 => PSI5S_TSCNTB,
			"PSI5S_GCR"				 => PSI5S_GCR,
			"PSI5S_NFC"				 => PSI5S_NFC,
			"QSPI0_GLOBALCON"			 => QSPI0_GLOBALCON,
			"QSPI0_GLOBALCON1"			 => QSPI0_GLOBALCON1,
			"QSPI0_BACON"				 => QSPI0_BACON,
			"QSPI0_ECON0"				 => QSPI0_ECON0,
			"QSPI0_ECON1"				 => QSPI0_ECON1,
			"QSPI0_ECON2"				 => QSPI0_ECON2,
			"QSPI0_ECON3"				 => QSPI0_ECON3,
			"QSPI0_ECON4"				 => QSPI0_ECON4,
			"QSPI0_ECON5"				 => QSPI0_ECON5,
			"QSPI0_ECON6"				 => QSPI0_ECON6,
			"QSPI0_ECON7"				 => QSPI0_ECON7,
			"QSPI0_STATUS"			 => QSPI0_STATUS,
			"QSPI0_STATUS1"			 => QSPI0_STATUS1,
			"QSPI0_SSOC"				 => QSPI0_SSOC,
			"QSPI0_FLAGSCLEAR"			 => QSPI0_FLAGSCLEAR,
			"QSPI0_XXLCON"			 => QSPI0_XXLCON,
			"QSPI0_MIXENTRY"			 => QSPI0_MIXENTRY,
			"QSPI0_BACONENTRY"			 => QSPI0_BACONENTRY,
			"QSPI0_DATAENTRY0"			 => QSPI0_DATAENTRY0,
			"QSPI0_DATAENTRY1"			 => QSPI0_DATAENTRY1,
			"QSPI0_DATAENTRY2"			 => QSPI0_DATAENTRY2,
			"QSPI0_DATAENTRY3"			 => QSPI0_DATAENTRY3,
			"QSPI0_DATAENTRY4"			 => QSPI0_DATAENTRY4,
			"QSPI0_DATAENTRY5"			 => QSPI0_DATAENTRY5,
			"QSPI0_DATAENTRY6"			 => QSPI0_DATAENTRY6,
			"QSPI0_DATAENTRY7"			 => QSPI0_DATAENTRY7,
			"QSPI0_RXEXIT"			 => QSPI0_RXEXIT,
			"QSPI0_RXEXITD"			 => QSPI0_RXEXITD,
			"QSPI0_MC"				 => QSPI0_MC,
			"QSPI0_MCCON"				 => QSPI0_MCCON,
			"QSPI0_OCS"				 => QSPI0_OCS,
			"QSPI0_KRSTCLR"			 => QSPI0_KRSTCLR,
			"QSPI0_KRST1"				 => QSPI0_KRST1,
			"QSPI0_KRST0"				 => QSPI0_KRST0,
			"QSPI0_ACCEN1"			 => QSPI0_ACCEN1,
			"QSPI0_ACCEN0"			 => QSPI0_ACCEN0,
			"QSPI1_CLC"				 => QSPI1_CLC,
			"QSPI1_PISEL"				 => QSPI1_PISEL,
			"QSPI1_ID"				 => QSPI1_ID,
			"QSPI1_GLOBALCON"			 => QSPI1_GLOBALCON,
			"QSPI1_GLOBALCON1"			 => QSPI1_GLOBALCON1,
			"QSPI1_BACON"				 => QSPI1_BACON,
			"QSPI1_ECON0"				 => QSPI1_ECON0,
			"QSPI1_ECON1"				 => QSPI1_ECON1,
			"QSPI1_ECON2"				 => QSPI1_ECON2,
			"QSPI1_ECON3"				 => QSPI1_ECON3,
			"QSPI1_ECON4"				 => QSPI1_ECON4,
			"QSPI1_ECON5"				 => QSPI1_ECON5,
			"QSPI1_ECON6"				 => QSPI1_ECON6,
			"QSPI1_ECON7"				 => QSPI1_ECON7,
			"QSPI1_STATUS"			 => QSPI1_STATUS,
			"QSPI1_STATUS1"			 => QSPI1_STATUS1,
			"QSPI1_SSOC"				 => QSPI1_SSOC,
			"QSPI1_FLAGSCLEAR"			 => QSPI1_FLAGSCLEAR,
			"QSPI1_XXLCON"			 => QSPI1_XXLCON,
			"QSPI1_MIXENTRY"			 => QSPI1_MIXENTRY,
			"QSPI1_BACONENTRY"			 => QSPI1_BACONENTRY,
			"QSPI1_DATAENTRY0"			 => QSPI1_DATAENTRY0,
			"QSPI1_DATAENTRY1"			 => QSPI1_DATAENTRY1,
			"QSPI1_DATAENTRY2"			 => QSPI1_DATAENTRY2,
			"QSPI1_DATAENTRY3"			 => QSPI1_DATAENTRY3,
			"QSPI1_DATAENTRY4"			 => QSPI1_DATAENTRY4,
			"QSPI1_DATAENTRY5"			 => QSPI1_DATAENTRY5,
			"QSPI1_DATAENTRY6"			 => QSPI1_DATAENTRY6,
			"QSPI1_DATAENTRY7"			 => QSPI1_DATAENTRY7,
			"QSPI1_RXEXIT"			 => QSPI1_RXEXIT,
			"QSPI1_RXEXITD"			 => QSPI1_RXEXITD,
			"QSPI1_MC"				 => QSPI1_MC,
			"QSPI1_MCCON"				 => QSPI1_MCCON,
			"QSPI1_OCS"				 => QSPI1_OCS,
			"QSPI1_KRSTCLR"			 => QSPI1_KRSTCLR,
			"QSPI1_KRST1"				 => QSPI1_KRST1,
			"QSPI1_KRST0"				 => QSPI1_KRST0,
			"QSPI1_ACCEN1"			 => QSPI1_ACCEN1,
			"QSPI1_ACCEN0"			 => QSPI1_ACCEN0,
			"QSPI2_CLC"				 => QSPI2_CLC,
			"QSPI2_PISEL"				 => QSPI2_PISEL,
			"QSPI2_ID"				 => QSPI2_ID,
			"QSPI2_GLOBALCON"			 => QSPI2_GLOBALCON,
			"QSPI2_GLOBALCON1"			 => QSPI2_GLOBALCON1,
			"QSPI2_BACON"				 => QSPI2_BACON,
			"QSPI2_ECON0"				 => QSPI2_ECON0,
			"QSPI2_ECON1"				 => QSPI2_ECON1,
			"QSPI2_ECON2"				 => QSPI2_ECON2,
			"QSPI2_ECON3"				 => QSPI2_ECON3,
			"QSPI2_ECON4"				 => QSPI2_ECON4,
			"QSPI2_ECON5"				 => QSPI2_ECON5,
			"QSPI2_ECON6"				 => QSPI2_ECON6,
			"QSPI2_ECON7"				 => QSPI2_ECON7,
			"QSPI2_STATUS"			 => QSPI2_STATUS,
			"QSPI2_STATUS1"			 => QSPI2_STATUS1,
			"QSPI2_SSOC"				 => QSPI2_SSOC,
			"QSPI2_FLAGSCLEAR"			 => QSPI2_FLAGSCLEAR,
			"QSPI2_XXLCON"			 => QSPI2_XXLCON,
			"QSPI2_MIXENTRY"			 => QSPI2_MIXENTRY,
			"QSPI2_BACONENTRY"			 => QSPI2_BACONENTRY,
			"QSPI2_DATAENTRY0"			 => QSPI2_DATAENTRY0,
			"QSPI2_DATAENTRY1"			 => QSPI2_DATAENTRY1,
			"QSPI2_DATAENTRY2"			 => QSPI2_DATAENTRY2,
			"QSPI2_DATAENTRY3"			 => QSPI2_DATAENTRY3,
			"QSPI2_DATAENTRY4"			 => QSPI2_DATAENTRY4,
			"QSPI2_DATAENTRY5"			 => QSPI2_DATAENTRY5,
			"QSPI2_DATAENTRY6"			 => QSPI2_DATAENTRY6,
			"QSPI2_DATAENTRY7"			 => QSPI2_DATAENTRY7,
			"QSPI2_RXEXIT"			 => QSPI2_RXEXIT,
			"QSPI2_RXEXITD"			 => QSPI2_RXEXITD,
			"QSPI2_MC"				 => QSPI2_MC,
			"QSPI2_MCCON"				 => QSPI2_MCCON,
			"QSPI2_OCS"				 => QSPI2_OCS,
			"QSPI2_KRSTCLR"			 => QSPI2_KRSTCLR,
			"QSPI2_KRST1"				 => QSPI2_KRST1,
			"QSPI2_KRST0"				 => QSPI2_KRST0,
			"QSPI2_ACCEN1"			 => QSPI2_ACCEN1,
			"QSPI2_ACCEN0"			 => QSPI2_ACCEN0,
			"QSPI3_CLC"				 => QSPI3_CLC,
			"QSPI3_PISEL"				 => QSPI3_PISEL,
			"QSPI3_ID"				 => QSPI3_ID,
			"QSPI3_GLOBALCON"			 => QSPI3_GLOBALCON,
			"QSPI3_GLOBALCON1"			 => QSPI3_GLOBALCON1,
			"QSPI3_BACON"				 => QSPI3_BACON,
			"QSPI3_ECON0"				 => QSPI3_ECON0,
			"QSPI3_ECON1"				 => QSPI3_ECON1,
			"QSPI3_ECON2"				 => QSPI3_ECON2,
			"QSPI3_ECON3"				 => QSPI3_ECON3,
			"QSPI3_ECON4"				 => QSPI3_ECON4,
			"QSPI3_ECON5"				 => QSPI3_ECON5,
			"QSPI3_ECON6"				 => QSPI3_ECON6,
			"QSPI3_ECON7"				 => QSPI3_ECON7,
			"QSPI3_STATUS"			 => QSPI3_STATUS,
			"QSPI3_STATUS1"			 => QSPI3_STATUS1,
			"QSPI3_SSOC"				 => QSPI3_SSOC,
			"QSPI3_FLAGSCLEAR"			 => QSPI3_FLAGSCLEAR,
			"QSPI3_XXLCON"			 => QSPI3_XXLCON,
			"QSPI3_MIXENTRY"			 => QSPI3_MIXENTRY,
			"QSPI3_BACONENTRY"			 => QSPI3_BACONENTRY,
			"QSPI3_DATAENTRY0"			 => QSPI3_DATAENTRY0,
			"QSPI3_DATAENTRY1"			 => QSPI3_DATAENTRY1,
			"QSPI3_DATAENTRY2"			 => QSPI3_DATAENTRY2,
			"QSPI3_DATAENTRY3"			 => QSPI3_DATAENTRY3,
			"QSPI3_DATAENTRY4"			 => QSPI3_DATAENTRY4,
			"QSPI3_DATAENTRY5"			 => QSPI3_DATAENTRY5,
			"QSPI3_DATAENTRY6"			 => QSPI3_DATAENTRY6,
			"QSPI3_DATAENTRY7"			 => QSPI3_DATAENTRY7,
			"QSPI3_RXEXIT"			 => QSPI3_RXEXIT,
			"QSPI3_RXEXITD"			 => QSPI3_RXEXITD,
			"QSPI3_MC"				 => QSPI3_MC,
			"QSPI3_MCCON"				 => QSPI3_MCCON,
			"QSPI3_OCS"				 => QSPI3_OCS,
			"QSPI3_KRSTCLR"			 => QSPI3_KRSTCLR,
			"QSPI3_KRST1"				 => QSPI3_KRST1,
			"QSPI3_KRST0"				 => QSPI3_KRST0,
			"QSPI3_ACCEN1"			 => QSPI3_ACCEN1,
			"QSPI3_ACCEN0"			 => QSPI3_ACCEN0,
			"QSPI4_CLC"				 => QSPI4_CLC,
			"QSPI4_PISEL"				 => QSPI4_PISEL,
			"QSPI4_ID"				 => QSPI4_ID,
			"QSPI4_GLOBALCON"			 => QSPI4_GLOBALCON,
			"QSPI4_GLOBALCON1"			 => QSPI4_GLOBALCON1,
			"QSPI4_BACON"				 => QSPI4_BACON,
			"QSPI4_ECON0"				 => QSPI4_ECON0,
			"QSPI4_ECON1"				 => QSPI4_ECON1,
			"QSPI4_ECON2"				 => QSPI4_ECON2,
			"QSPI4_ECON3"				 => QSPI4_ECON3,
			"QSPI4_ECON4"				 => QSPI4_ECON4,
			"QSPI4_ECON5"				 => QSPI4_ECON5,
			"QSPI4_ECON6"				 => QSPI4_ECON6,
			"QSPI4_ECON7"				 => QSPI4_ECON7,
			"QSPI4_STATUS"			 => QSPI4_STATUS,
			"QSPI4_STATUS1"			 => QSPI4_STATUS1,
			"QSPI4_SSOC"				 => QSPI4_SSOC,
			"QSPI4_FLAGSCLEAR"			 => QSPI4_FLAGSCLEAR,
			"QSPI4_XXLCON"			 => QSPI4_XXLCON,
			"QSPI4_MIXENTRY"			 => QSPI4_MIXENTRY,
			"QSPI4_BACONENTRY"			 => QSPI4_BACONENTRY,
			"QSPI4_DATAENTRY0"			 => QSPI4_DATAENTRY0,
			"QSPI4_DATAENTRY1"			 => QSPI4_DATAENTRY1,
			"QSPI4_DATAENTRY2"			 => QSPI4_DATAENTRY2,
			"QSPI4_DATAENTRY3"			 => QSPI4_DATAENTRY3,
			"QSPI4_DATAENTRY4"			 => QSPI4_DATAENTRY4,
			"QSPI4_DATAENTRY5"			 => QSPI4_DATAENTRY5,
			"QSPI4_DATAENTRY6"			 => QSPI4_DATAENTRY6,
			"QSPI4_DATAENTRY7"			 => QSPI4_DATAENTRY7,
			"QSPI4_RXEXIT"			 => QSPI4_RXEXIT,
			"QSPI4_RXEXITD"			 => QSPI4_RXEXITD,
			"QSPI4_MC"				 => QSPI4_MC,
			"QSPI4_MCCON"				 => QSPI4_MCCON,
			"QSPI4_OCS"				 => QSPI4_OCS,
			"QSPI4_KRSTCLR"			 => QSPI4_KRSTCLR,
			"QSPI4_KRST1"				 => QSPI4_KRST1,
			"QSPI4_KRST0"				 => QSPI4_KRST0,
			"QSPI4_ACCEN1"			 => QSPI4_ACCEN1,
			"QSPI4_ACCEN0"			 => QSPI4_ACCEN0,
			"MODULE_QSPI0"			 => MODULE_QSPI0,
			"MODULE_QSPI1"			 => MODULE_QSPI1,
			"MODULE_QSPI2"			 => MODULE_QSPI2,
			"MODULE_QSPI3"			 => MODULE_QSPI3,
			"MODULE_QSPI4"			 => MODULE_QSPI4,
			"QSPI0_CLC"				 => QSPI0_CLC,
			"QSPI0_PISEL"				 => QSPI0_PISEL,
			"QSPI0_ID"				 => QSPI0_ID,
			"SBCU_DBGRNT"				 => SBCU_DBGRNT,
			"SBCU_DBADR1"				 => SBCU_DBADR1,
			"SBCU_DBADR2"				 => SBCU_DBADR2,
			"SBCU_DBBOS"				 => SBCU_DBBOS,
			"SBCU_DBGNTT"				 => SBCU_DBGNTT,
			"SBCU_DBADRT"				 => SBCU_DBADRT,
			"SBCU_DBBOST"				 => SBCU_DBBOST,
			"SBCU_DBDAT"				 => SBCU_DBDAT,
			"SBCU_ALSTAT0"			 => SBCU_ALSTAT0,
			"SBCU_ALSTAT1"			 => SBCU_ALSTAT1,
			"SBCU_ALSTAT2"			 => SBCU_ALSTAT2,
			"SBCU_ALSTAT3"			 => SBCU_ALSTAT3,
			"SBCU_ALCLR0"				 => SBCU_ALCLR0,
			"SBCU_ALCLR1"				 => SBCU_ALCLR1,
			"SBCU_ALCLR2"				 => SBCU_ALCLR2,
			"SBCU_ALCLR3"				 => SBCU_ALCLR3,
			"SBCU_ALCTRL"				 => SBCU_ALCTRL,
			"SBCU_FEGEN"				 => SBCU_FEGEN,
			"SBCU_ACCEN1"				 => SBCU_ACCEN1,
			"SBCU_ACCEN0"				 => SBCU_ACCEN0,
			"MODULE_SBCU"				 => MODULE_SBCU,
			"SBCU_ID"				 => SBCU_ID,
			"SBCU_CON"				 => SBCU_CON,
			"SBCU_PRIOH"				 => SBCU_PRIOH,
			"SBCU_PRIOL"				 => SBCU_PRIOL,
			"SBCU_ECON"				 => SBCU_ECON,
			"SBCU_EADD"				 => SBCU_EADD,
			"SBCU_EDAT"				 => SBCU_EDAT,
			"SBCU_DBCNTL"				 => SBCU_DBCNTL,
			"SCU_PERPLLCON1"			 => SCU_PERPLLCON1,
			"SCU_CCUCON0"				 => SCU_CCUCON0,
			"SCU_CCUCON1"				 => SCU_CCUCON1,
			"SCU_FDR"				 => SCU_FDR,
			"SCU_EXTCON"				 => SCU_EXTCON,
			"SCU_CCUCON2"				 => SCU_CCUCON2,
			"SCU_CCUCON3"				 => SCU_CCUCON3,
			"SCU_CCUCON4"				 => SCU_CCUCON4,
			"SCU_CCUCON5"				 => SCU_CCUCON5,
			"SCU_RSTSTAT"				 => SCU_RSTSTAT,
			"SCU_RSTCON"				 => SCU_RSTCON,
			"SCU_ARSTDIS"				 => SCU_ARSTDIS,
			"SCU_SWRSTCON"			 => SCU_SWRSTCON,
			"SCU_RSTCON2"				 => SCU_RSTCON2,
			"SCU_RSTCON3"				 => SCU_RSTCON3,
			"SCU_ESRCFGX0_ESRCFGX"			 => SCU_ESRCFGX0_ESRCFGX,
			"SCU_ESRCFGX1_ESRCFGX"			 => SCU_ESRCFGX1_ESRCFGX,
			"SCU_ESROCFG"				 => SCU_ESROCFG,
			"SCU_SYSCON"				 => SCU_SYSCON,
			"SCU_CCUCON6"				 => SCU_CCUCON6,
			"SCU_CCUCON7"				 => SCU_CCUCON7,
			"SCU_CCUCON8"				 => SCU_CCUCON8,
			"SCU_PDR"				 => SCU_PDR,
			"SCU_IOCR"				 => SCU_IOCR,
			"SCU_OUT"				 => SCU_OUT,
			"SCU_OMR"				 => SCU_OMR,
			"SCU_IN"				 => SCU_IN,
			"SCU_STSTAT"				 => SCU_STSTAT,
			"SCU_STCON"				 => SCU_STCON,
			"SCU_PMCSR0"				 => SCU_PMCSR0,
			"SCU_PMCSR1"				 => SCU_PMCSR1,
			"SCU_PMCSR2"				 => SCU_PMCSR2,
			"SCU_PMCSR3"				 => SCU_PMCSR3,
			"SCU_PMCSR4"				 => SCU_PMCSR4,
			"SCU_PMCSR5"				 => SCU_PMCSR5,
			"SCU_PMSTAT0"				 => SCU_PMSTAT0,
			"SCU_PMSWCR1"				 => SCU_PMSWCR1,
			"SCU_EMSR"				 => SCU_EMSR,
			"SCU_EMSSW"				 => SCU_EMSSW,
			"SCU_DTSCSTAT"			 => SCU_DTSCSTAT,
			"SCU_DTSCLIM"				 => SCU_DTSCLIM,
			"SCU_TRAPDIS1"			 => SCU_TRAPDIS1,
			"SCU_TRAPSTAT"			 => SCU_TRAPSTAT,
			"SCU_TRAPSET"				 => SCU_TRAPSET,
			"SCU_TRAPCLR"				 => SCU_TRAPCLR,
			"SCU_TRAPDIS0"			 => SCU_TRAPDIS0,
			"SCU_LCLCON0"				 => SCU_LCLCON0,
			"SCU_LCLCON1"				 => SCU_LCLCON1,
			"SCU_LCLTEST"				 => SCU_LCLTEST,
			"SCU_CHIPID"				 => SCU_CHIPID,
			"SCU_MANID"				 => SCU_MANID,
			"SCU_SWAPCTRL"			 => SCU_SWAPCTRL,
			"SCU_LBISTCTRL0"			 => SCU_LBISTCTRL0,
			"SCU_LBISTCTRL1"			 => SCU_LBISTCTRL1,
			"SCU_LBISTCTRL2"			 => SCU_LBISTCTRL2,
			"SCU_LBISTCTRL3"			 => SCU_LBISTCTRL3,
			"SCU_STMEM1"				 => SCU_STMEM1,
			"SCU_STMEM2"				 => SCU_STMEM2,
			"SCU_PDISC"				 => SCU_PDISC,
			"SCU_PMTRCSR0"			 => SCU_PMTRCSR0,
			"SCU_PMTRCSR1"			 => SCU_PMTRCSR1,
			"SCU_PMTRCSR2"			 => SCU_PMTRCSR2,
			"SCU_PMTRCSR3"			 => SCU_PMTRCSR3,
			"SCU_STMEM3"				 => SCU_STMEM3,
			"SCU_STMEM4"				 => SCU_STMEM4,
			"SCU_STMEM5"				 => SCU_STMEM5,
			"SCU_STMEM6"				 => SCU_STMEM6,
			"SCU_OVCENABLE"			 => SCU_OVCENABLE,
			"SCU_OVCCON"				 => SCU_OVCCON,
			"SCU_EIFILT"				 => SCU_EIFILT,
			"SCU_EICR0"				 => SCU_EICR0,
			"SCU_EICR1"				 => SCU_EICR1,
			"SCU_EICR2"				 => SCU_EICR2,
			"SCU_EICR3"				 => SCU_EICR3,
			"SCU_EIFR"				 => SCU_EIFR,
			"SCU_FMR"				 => SCU_FMR,
			"SCU_PDRR"				 => SCU_PDRR,
			"SCU_IGCR0"				 => SCU_IGCR0,
			"SCU_IGCR1"				 => SCU_IGCR1,
			"SCU_IGCR2"				 => SCU_IGCR2,
			"SCU_IGCR3"				 => SCU_IGCR3,
			"SCU_WDTCPU0_CON0"			 => SCU_WDTCPU0_CON0,
			"SCU_WDTCPU0_CON1"			 => SCU_WDTCPU0_CON1,
			"SCU_WDTCPU0_SR"			 => SCU_WDTCPU0_SR,
			"SCU_WDTCPU1_CON0"			 => SCU_WDTCPU1_CON0,
			"SCU_WDTCPU1_CON1"			 => SCU_WDTCPU1_CON1,
			"SCU_WDTCPU1_SR"			 => SCU_WDTCPU1_SR,
			"SCU_WDTCPU2_CON0"			 => SCU_WDTCPU2_CON0,
			"SCU_WDTCPU2_CON1"			 => SCU_WDTCPU2_CON1,
			"SCU_WDTCPU2_SR"			 => SCU_WDTCPU2_SR,
			"SCU_EICON0"				 => SCU_EICON0,
			"SCU_EICON1"				 => SCU_EICON1,
			"SCU_EISR"				 => SCU_EISR,
			"SCU_WDTS_CON0"			 => SCU_WDTS_CON0,
			"SCU_WDTS_CON1"			 => SCU_WDTS_CON1,
			"SCU_WDTS_SR"				 => SCU_WDTS_SR,
			"SCU_SEICON0"				 => SCU_SEICON0,
			"SCU_SEICON1"				 => SCU_SEICON1,
			"SCU_SEISR"				 => SCU_SEISR,
			"SCU_ACCEN11"				 => SCU_ACCEN11,
			"SCU_ACCEN10"				 => SCU_ACCEN10,
			"SCU_ACCEN01"				 => SCU_ACCEN01,
			"SCU_ACCEN00"				 => SCU_ACCEN00,
			"MODULE_SCU"				 => MODULE_SCU,
			"SCU_ID"				 => SCU_ID,
			"SCU_OSCCON"				 => SCU_OSCCON,
			"SCU_SYSPLLSTAT"			 => SCU_SYSPLLSTAT,
			"SCU_SYSPLLCON0"			 => SCU_SYSPLLCON0,
			"SCU_SYSPLLCON1"			 => SCU_SYSPLLCON1,
			"SCU_SYSPLLCON2"			 => SCU_SYSPLLCON2,
			"SCU_PERPLLSTAT"			 => SCU_PERPLLSTAT,
			"SCU_PERPLLCON0"			 => SCU_PERPLLCON0,
			"SENT_CH8_INTSET"			 => SENT_CH8_INTSET,
			"SENT_RDR2"				 => SENT_RDR2,
			"SENT_CH8_INTCLR"			 => SENT_CH8_INTCLR,
			"SENT_CH8_INTEN"			 => SENT_CH8_INTEN,
			"SENT_CH8_INP"			 => SENT_CH8_INP,
			"SENT_CH8_WDT"			 => SENT_CH8_WDT,
			"SENT_CH9_CPDR"			 => SENT_CH9_CPDR,
			"SENT_RDR3"				 => SENT_RDR3,
			"SENT_CH9_CFDR"			 => SENT_CH9_CFDR,
			"SENT_CH9_RCR"			 => SENT_CH9_RCR,
			"SENT_CH9_RSR"			 => SENT_CH9_RSR,
			"SENT_CH9_SDS"			 => SENT_CH9_SDS,
			"SENT_RDR4"				 => SENT_RDR4,
			"SENT_CH9_IOCR"			 => SENT_CH9_IOCR,
			"SENT_CH9_SCR"			 => SENT_CH9_SCR,
			"SENT_CH9_VIEW"			 => SENT_CH9_VIEW,
			"SENT_CH9_INTSTAT"			 => SENT_CH9_INTSTAT,
			"SENT_RDR5"				 => SENT_RDR5,
			"SENT_CH9_INTSET"			 => SENT_CH9_INTSET,
			"SENT_CH9_INTCLR"			 => SENT_CH9_INTCLR,
			"SENT_CH9_INTEN"			 => SENT_CH9_INTEN,
			"SENT_CH9_INP"			 => SENT_CH9_INP,
			"SENT_RDR6"				 => SENT_RDR6,
			"SENT_CH9_WDT"			 => SENT_CH9_WDT,
			"SENT_CH10_CPDR"			 => SENT_CH10_CPDR,
			"SENT_CH10_CFDR"			 => SENT_CH10_CFDR,
			"SENT_CH10_RCR"			 => SENT_CH10_RCR,
			"SENT_CH10_RSR"			 => SENT_CH10_RSR,
			"SENT_RDR7"				 => SENT_RDR7,
			"SENT_CH10_SDS"			 => SENT_CH10_SDS,
			"SENT_CH10_IOCR"			 => SENT_CH10_IOCR,
			"SENT_CH10_SCR"			 => SENT_CH10_SCR,
			"SENT_CH10_VIEW"			 => SENT_CH10_VIEW,
			"SENT_RDR8"				 => SENT_RDR8,
			"SENT_CH10_INTSTAT"			 => SENT_CH10_INTSTAT,
			"SENT_CH10_INTSET"			 => SENT_CH10_INTSET,
			"SENT_CH10_INTCLR"			 => SENT_CH10_INTCLR,
			"SENT_CH10_INTEN"			 => SENT_CH10_INTEN,
			"SENT_RDR9"				 => SENT_RDR9,
			"SENT_CH10_INP"			 => SENT_CH10_INP,
			"SENT_CH10_WDT"			 => SENT_CH10_WDT,
			"SENT_CH11_CPDR"			 => SENT_CH11_CPDR,
			"SENT_CH11_CFDR"			 => SENT_CH11_CFDR,
			"SENT_CH11_RCR"			 => SENT_CH11_RCR,
			"SENT_RDR10"				 => SENT_RDR10,
			"SENT_CH11_RSR"			 => SENT_CH11_RSR,
			"SENT_CH11_SDS"			 => SENT_CH11_SDS,
			"SENT_CH11_IOCR"			 => SENT_CH11_IOCR,
			"SENT_CH11_SCR"			 => SENT_CH11_SCR,
			"SENT_RDR11"				 => SENT_RDR11,
			"SENT_CH11_VIEW"			 => SENT_CH11_VIEW,
			"SENT_CH11_INTSTAT"			 => SENT_CH11_INTSTAT,
			"SENT_CH11_INTSET"			 => SENT_CH11_INTSET,
			"SENT_CH11_INTCLR"			 => SENT_CH11_INTCLR,
			"SENT_RDR12"				 => SENT_RDR12,
			"SENT_CH11_INTEN"			 => SENT_CH11_INTEN,
			"SENT_CH11_INP"			 => SENT_CH11_INP,
			"SENT_CH11_WDT"			 => SENT_CH11_WDT,
			"SENT_CH12_CPDR"			 => SENT_CH12_CPDR,
			"SENT_RDR13"				 => SENT_RDR13,
			"SENT_CH12_CFDR"			 => SENT_CH12_CFDR,
			"SENT_CH12_RCR"			 => SENT_CH12_RCR,
			"SENT_CH12_RSR"			 => SENT_CH12_RSR,
			"SENT_CH12_SDS"			 => SENT_CH12_SDS,
			"SENT_CH12_IOCR"			 => SENT_CH12_IOCR,
			"SENT_RDR14"				 => SENT_RDR14,
			"SENT_CH12_SCR"			 => SENT_CH12_SCR,
			"SENT_CH12_VIEW"			 => SENT_CH12_VIEW,
			"SENT_CH12_INTSTAT"			 => SENT_CH12_INTSTAT,
			"SENT_CH12_INTSET"			 => SENT_CH12_INTSET,
			"SENT_OCS"				 => SENT_OCS,
			"SENT_CH12_INTCLR"			 => SENT_CH12_INTCLR,
			"SENT_CH12_INTEN"			 => SENT_CH12_INTEN,
			"SENT_CH12_INP"			 => SENT_CH12_INP,
			"SENT_CH12_WDT"			 => SENT_CH12_WDT,
			"SENT_KRSTCLR"			 => SENT_KRSTCLR,
			"SENT_CH13_CPDR"			 => SENT_CH13_CPDR,
			"SENT_CH13_CFDR"			 => SENT_CH13_CFDR,
			"SENT_CH13_RCR"			 => SENT_CH13_RCR,
			"SENT_CH13_RSR"			 => SENT_CH13_RSR,
			"SENT_CH13_SDS"			 => SENT_CH13_SDS,
			"SENT_KRST1"				 => SENT_KRST1,
			"SENT_CH13_IOCR"			 => SENT_CH13_IOCR,
			"SENT_CH13_SCR"			 => SENT_CH13_SCR,
			"SENT_CH13_VIEW"			 => SENT_CH13_VIEW,
			"SENT_CH13_INTSTAT"			 => SENT_CH13_INTSTAT,
			"SENT_KRST0"				 => SENT_KRST0,
			"SENT_CH13_INTSET"			 => SENT_CH13_INTSET,
			"SENT_CH13_INTCLR"			 => SENT_CH13_INTCLR,
			"SENT_CH13_INTEN"			 => SENT_CH13_INTEN,
			"SENT_CH13_INP"			 => SENT_CH13_INP,
			"SENT_ACCEN1"				 => SENT_ACCEN1,
			"SENT_CH13_WDT"			 => SENT_CH13_WDT,
			"SENT_CH14_CPDR"			 => SENT_CH14_CPDR,
			"SENT_CH14_CFDR"			 => SENT_CH14_CFDR,
			"SENT_CH14_RCR"			 => SENT_CH14_RCR,
			"SENT_ACCEN0"				 => SENT_ACCEN0,
			"SENT_CH14_RSR"			 => SENT_CH14_RSR,
			"SENT_CH14_SDS"			 => SENT_CH14_SDS,
			"SENT_CH14_IOCR"			 => SENT_CH14_IOCR,
			"SENT_CH14_SCR"			 => SENT_CH14_SCR,
			"SENT_CH14_VIEW"			 => SENT_CH14_VIEW,
			"SENT_CH0_CPDR"			 => SENT_CH0_CPDR,
			"SENT_CH14_INTSTAT"			 => SENT_CH14_INTSTAT,
			"SENT_CH14_INTSET"			 => SENT_CH14_INTSET,
			"SENT_CH14_INTCLR"			 => SENT_CH14_INTCLR,
			"SENT_CH14_INTEN"			 => SENT_CH14_INTEN,
			"SENT_CH14_INP"			 => SENT_CH14_INP,
			"SENT_CH14_WDT"			 => SENT_CH14_WDT,
			"SENT_RTS0"				 => SENT_RTS0,
			"SENT_RTS1"				 => SENT_RTS1,
			"SENT_RTS2"				 => SENT_RTS2,
			"SENT_RTS3"				 => SENT_RTS3,
			"SENT_RTS4"				 => SENT_RTS4,
			"SENT_RTS5"				 => SENT_RTS5,
			"SENT_RTS6"				 => SENT_RTS6,
			"SENT_RTS7"				 => SENT_RTS7,
			"SENT_CH0_CFDR"			 => SENT_CH0_CFDR,
			"SENT_RTS8"				 => SENT_RTS8,
			"SENT_RTS9"				 => SENT_RTS9,
			"SENT_RTS10"				 => SENT_RTS10,
			"SENT_RTS11"				 => SENT_RTS11,
			"SENT_RTS12"				 => SENT_RTS12,
			"SENT_RTS13"				 => SENT_RTS13,
			"SENT_RTS14"				 => SENT_RTS14,
			"SENT_CH0_RCR"			 => SENT_CH0_RCR,
			"SENT_CH0_RSR"			 => SENT_CH0_RSR,
			"SENT_CH0_SDS"			 => SENT_CH0_SDS,
			"SENT_CH0_IOCR"			 => SENT_CH0_IOCR,
			"SENT_CH0_SCR"			 => SENT_CH0_SCR,
			"SENT_CH0_VIEW"			 => SENT_CH0_VIEW,
			"SENT_CH0_INTSTAT"			 => SENT_CH0_INTSTAT,
			"SENT_CH0_INTSET"			 => SENT_CH0_INTSET,
			"SENT_CH0_INTCLR"			 => SENT_CH0_INTCLR,
			"SENT_CH0_INTEN"			 => SENT_CH0_INTEN,
			"SENT_CH0_INP"			 => SENT_CH0_INP,
			"SENT_CH0_WDT"			 => SENT_CH0_WDT,
			"SENT_CH1_CPDR"			 => SENT_CH1_CPDR,
			"SENT_CH1_CFDR"			 => SENT_CH1_CFDR,
			"SENT_CH1_RCR"			 => SENT_CH1_RCR,
			"SENT_CH1_RSR"			 => SENT_CH1_RSR,
			"SENT_CH1_SDS"			 => SENT_CH1_SDS,
			"SENT_CH1_IOCR"			 => SENT_CH1_IOCR,
			"SENT_CH1_SCR"			 => SENT_CH1_SCR,
			"SENT_CH1_VIEW"			 => SENT_CH1_VIEW,
			"SENT_CH1_INTSTAT"			 => SENT_CH1_INTSTAT,
			"SENT_CH1_INTSET"			 => SENT_CH1_INTSET,
			"SENT_CH1_INTCLR"			 => SENT_CH1_INTCLR,
			"SENT_CH1_INTEN"			 => SENT_CH1_INTEN,
			"SENT_CH1_INP"			 => SENT_CH1_INP,
			"SENT_CH1_WDT"			 => SENT_CH1_WDT,
			"SENT_CH2_CPDR"			 => SENT_CH2_CPDR,
			"SENT_CH2_CFDR"			 => SENT_CH2_CFDR,
			"SENT_CH2_RCR"			 => SENT_CH2_RCR,
			"SENT_CH2_RSR"			 => SENT_CH2_RSR,
			"SENT_CH2_SDS"			 => SENT_CH2_SDS,
			"SENT_CH2_IOCR"			 => SENT_CH2_IOCR,
			"SENT_CH2_SCR"			 => SENT_CH2_SCR,
			"SENT_CH2_VIEW"			 => SENT_CH2_VIEW,
			"SENT_CH2_INTSTAT"			 => SENT_CH2_INTSTAT,
			"SENT_CH2_INTSET"			 => SENT_CH2_INTSET,
			"SENT_CH2_INTCLR"			 => SENT_CH2_INTCLR,
			"SENT_CH2_INTEN"			 => SENT_CH2_INTEN,
			"SENT_CH2_INP"			 => SENT_CH2_INP,
			"SENT_CH2_WDT"			 => SENT_CH2_WDT,
			"SENT_CH3_CPDR"			 => SENT_CH3_CPDR,
			"SENT_CH3_CFDR"			 => SENT_CH3_CFDR,
			"SENT_CH3_RCR"			 => SENT_CH3_RCR,
			"SENT_CH3_RSR"			 => SENT_CH3_RSR,
			"SENT_CH3_SDS"			 => SENT_CH3_SDS,
			"SENT_CH3_IOCR"			 => SENT_CH3_IOCR,
			"SENT_CH3_SCR"			 => SENT_CH3_SCR,
			"SENT_CH3_VIEW"			 => SENT_CH3_VIEW,
			"SENT_CH3_INTSTAT"			 => SENT_CH3_INTSTAT,
			"SENT_CH3_INTSET"			 => SENT_CH3_INTSET,
			"SENT_CH3_INTCLR"			 => SENT_CH3_INTCLR,
			"SENT_CH3_INTEN"			 => SENT_CH3_INTEN,
			"SENT_CH3_INP"			 => SENT_CH3_INP,
			"SENT_CH3_WDT"			 => SENT_CH3_WDT,
			"SENT_CH4_CPDR"			 => SENT_CH4_CPDR,
			"SENT_CH4_CFDR"			 => SENT_CH4_CFDR,
			"SENT_CH4_RCR"			 => SENT_CH4_RCR,
			"SENT_CH4_RSR"			 => SENT_CH4_RSR,
			"SENT_CH4_SDS"			 => SENT_CH4_SDS,
			"SENT_CH4_IOCR"			 => SENT_CH4_IOCR,
			"SENT_CH4_SCR"			 => SENT_CH4_SCR,
			"SENT_CH4_VIEW"			 => SENT_CH4_VIEW,
			"SENT_CH4_INTSTAT"			 => SENT_CH4_INTSTAT,
			"SENT_CH4_INTSET"			 => SENT_CH4_INTSET,
			"SENT_CH4_INTCLR"			 => SENT_CH4_INTCLR,
			"SENT_CH4_INTEN"			 => SENT_CH4_INTEN,
			"SENT_CH4_INP"			 => SENT_CH4_INP,
			"SENT_CH4_WDT"			 => SENT_CH4_WDT,
			"SENT_CH5_CPDR"			 => SENT_CH5_CPDR,
			"SENT_CH5_CFDR"			 => SENT_CH5_CFDR,
			"SENT_CH5_RCR"			 => SENT_CH5_RCR,
			"SENT_CH5_RSR"			 => SENT_CH5_RSR,
			"SENT_CH5_SDS"			 => SENT_CH5_SDS,
			"MODULE_SENT"				 => MODULE_SENT,
			"SENT_CH5_IOCR"			 => SENT_CH5_IOCR,
			"SENT_CH5_SCR"			 => SENT_CH5_SCR,
			"SENT_CH5_VIEW"			 => SENT_CH5_VIEW,
			"SENT_CH5_INTSTAT"			 => SENT_CH5_INTSTAT,
			"SENT_CH5_INTSET"			 => SENT_CH5_INTSET,
			"SENT_CH5_INTCLR"			 => SENT_CH5_INTCLR,
			"SENT_CH5_INTEN"			 => SENT_CH5_INTEN,
			"SENT_CH5_INP"			 => SENT_CH5_INP,
			"SENT_CH5_WDT"			 => SENT_CH5_WDT,
			"SENT_CH6_CPDR"			 => SENT_CH6_CPDR,
			"SENT_CH6_CFDR"			 => SENT_CH6_CFDR,
			"SENT_CH6_RCR"			 => SENT_CH6_RCR,
			"SENT_CH6_RSR"			 => SENT_CH6_RSR,
			"SENT_CLC"				 => SENT_CLC,
			"SENT_CH6_SDS"			 => SENT_CH6_SDS,
			"SENT_CH6_IOCR"			 => SENT_CH6_IOCR,
			"SENT_CH6_SCR"			 => SENT_CH6_SCR,
			"SENT_CH6_VIEW"			 => SENT_CH6_VIEW,
			"SENT_ID"				 => SENT_ID,
			"SENT_CH6_INTSTAT"			 => SENT_CH6_INTSTAT,
			"SENT_CH6_INTSET"			 => SENT_CH6_INTSET,
			"SENT_CH6_INTCLR"			 => SENT_CH6_INTCLR,
			"SENT_CH6_INTEN"			 => SENT_CH6_INTEN,
			"SENT_CH6_INP"			 => SENT_CH6_INP,
			"SENT_FDR"				 => SENT_FDR,
			"SENT_CH6_WDT"			 => SENT_CH6_WDT,
			"SENT_CH7_CPDR"			 => SENT_CH7_CPDR,
			"SENT_CH7_CFDR"			 => SENT_CH7_CFDR,
			"SENT_CH7_RCR"			 => SENT_CH7_RCR,
			"SENT_INTOV"				 => SENT_INTOV,
			"SENT_CH7_RSR"			 => SENT_CH7_RSR,
			"SENT_CH7_SDS"			 => SENT_CH7_SDS,
			"SENT_CH7_IOCR"			 => SENT_CH7_IOCR,
			"SENT_CH7_SCR"			 => SENT_CH7_SCR,
			"SENT_TSR"				 => SENT_TSR,
			"SENT_CH7_VIEW"			 => SENT_CH7_VIEW,
			"SENT_CH7_INTSTAT"			 => SENT_CH7_INTSTAT,
			"SENT_CH7_INTSET"			 => SENT_CH7_INTSET,
			"SENT_CH7_INTCLR"			 => SENT_CH7_INTCLR,
			"SENT_TPD"				 => SENT_TPD,
			"SENT_CH7_INTEN"			 => SENT_CH7_INTEN,
			"SENT_CH7_INP"			 => SENT_CH7_INP,
			"SENT_CH7_WDT"			 => SENT_CH7_WDT,
			"SENT_CH8_CPDR"			 => SENT_CH8_CPDR,
			"SENT_CH8_CFDR"			 => SENT_CH8_CFDR,
			"SENT_RDR0"				 => SENT_RDR0,
			"SENT_CH8_RCR"			 => SENT_CH8_RCR,
			"SENT_CH8_RSR"			 => SENT_CH8_RSR,
			"SENT_CH8_SDS"			 => SENT_CH8_SDS,
			"SENT_CH8_IOCR"			 => SENT_CH8_IOCR,
			"SENT_RDR1"				 => SENT_RDR1,
			"SENT_CH8_SCR"			 => SENT_CH8_SCR,
			"SENT_CH8_VIEW"			 => SENT_CH8_VIEW,
			"SENT_CH8_INTSTAT"			 => SENT_CH8_INTSTAT,
			"SMU_DBG"				 => SMU_DBG,
			"SMU_PCTL"				 => SMU_PCTL,
			"SMU_AFCNT"				 => SMU_AFCNT,
			"SMU_RTAC00"				 => SMU_RTAC00,
			"SMU_RTAC01"				 => SMU_RTAC01,
			"SMU_RTAC10"				 => SMU_RTAC10,
			"SMU_RTAC11"				 => SMU_RTAC11,
			"SMU_AEX"				 => SMU_AEX,
			"SMU_AEXCLR"				 => SMU_AEXCLR,
			"SMU_AGCF0_0"				 => SMU_AGCF0_0,
			"SMU_AGCF0_1"				 => SMU_AGCF0_1,
			"SMU_AGCF0_2"				 => SMU_AGCF0_2,
			"SMU_AGCF1_0"				 => SMU_AGCF1_0,
			"SMU_AGCF1_1"				 => SMU_AGCF1_1,
			"SMU_AGCF1_2"				 => SMU_AGCF1_2,
			"SMU_AGCF2_0"				 => SMU_AGCF2_0,
			"SMU_AGCF2_1"				 => SMU_AGCF2_1,
			"SMU_AGCF2_2"				 => SMU_AGCF2_2,
			"SMU_AGCF3_0"				 => SMU_AGCF3_0,
			"SMU_AGCF3_1"				 => SMU_AGCF3_1,
			"SMU_AGCF3_2"				 => SMU_AGCF3_2,
			"SMU_AGCF4_0"				 => SMU_AGCF4_0,
			"SMU_AGCF4_1"				 => SMU_AGCF4_1,
			"SMU_AGCF4_2"				 => SMU_AGCF4_2,
			"SMU_AGCF5_0"				 => SMU_AGCF5_0,
			"SMU_AGCF5_1"				 => SMU_AGCF5_1,
			"SMU_AGCF5_2"				 => SMU_AGCF5_2,
			"SMU_AGCF6_0"				 => SMU_AGCF6_0,
			"SMU_AGCF6_1"				 => SMU_AGCF6_1,
			"SMU_AGCF6_2"				 => SMU_AGCF6_2,
			"SMU_AGCF7_0"				 => SMU_AGCF7_0,
			"SMU_AGCF7_1"				 => SMU_AGCF7_1,
			"SMU_AGCF7_2"				 => SMU_AGCF7_2,
			"SMU_AGCF8_0"				 => SMU_AGCF8_0,
			"SMU_AGCF8_1"				 => SMU_AGCF8_1,
			"SMU_AGCF8_2"				 => SMU_AGCF8_2,
			"SMU_AGCF9_0"				 => SMU_AGCF9_0,
			"SMU_AGCF9_1"				 => SMU_AGCF9_1,
			"SMU_AGCF9_2"				 => SMU_AGCF9_2,
			"SMU_AGCF10_0"			 => SMU_AGCF10_0,
			"SMU_AGCF10_1"			 => SMU_AGCF10_1,
			"SMU_AGCF10_2"			 => SMU_AGCF10_2,
			"SMU_AGCF11_0"			 => SMU_AGCF11_0,
			"SMU_AGCF11_1"			 => SMU_AGCF11_1,
			"SMU_AGCF11_2"			 => SMU_AGCF11_2,
			"SMU_AGFSP0"				 => SMU_AGFSP0,
			"SMU_AGFSP1"				 => SMU_AGFSP1,
			"SMU_AGFSP2"				 => SMU_AGFSP2,
			"SMU_AGFSP3"				 => SMU_AGFSP3,
			"SMU_AGFSP4"				 => SMU_AGFSP4,
			"SMU_AGFSP5"				 => SMU_AGFSP5,
			"SMU_AGFSP6"				 => SMU_AGFSP6,
			"SMU_AGFSP7"				 => SMU_AGFSP7,
			"SMU_AGFSP8"				 => SMU_AGFSP8,
			"SMU_AGFSP9"				 => SMU_AGFSP9,
			"SMU_AGFSP10"				 => SMU_AGFSP10,
			"SMU_AGFSP11"				 => SMU_AGFSP11,
			"SMU_AG0"				 => SMU_AG0,
			"SMU_AG1"				 => SMU_AG1,
			"SMU_AG2"				 => SMU_AG2,
			"SMU_AG3"				 => SMU_AG3,
			"SMU_AG4"				 => SMU_AG4,
			"SMU_AG5"				 => SMU_AG5,
			"SMU_AG6"				 => SMU_AG6,
			"SMU_AG7"				 => SMU_AG7,
			"SMU_AG8"				 => SMU_AG8,
			"SMU_AG9"				 => SMU_AG9,
			"SMU_AG10"				 => SMU_AG10,
			"SMU_AG11"				 => SMU_AG11,
			"SMU_AD0"				 => SMU_AD0,
			"SMU_AD1"				 => SMU_AD1,
			"SMU_AD2"				 => SMU_AD2,
			"SMU_AD3"				 => SMU_AD3,
			"SMU_AD4"				 => SMU_AD4,
			"SMU_AD5"				 => SMU_AD5,
			"SMU_AD6"				 => SMU_AD6,
			"SMU_AD7"				 => SMU_AD7,
			"SMU_AD8"				 => SMU_AD8,
			"SMU_AD9"				 => SMU_AD9,
			"SMU_AD10"				 => SMU_AD10,
			"SMU_AD11"				 => SMU_AD11,
			"SMU_RMCTL"				 => SMU_RMCTL,
			"SMU_RMEF"				 => SMU_RMEF,
			"SMU_RMSTS"				 => SMU_RMSTS,
			"SMU_OCS"				 => SMU_OCS,
			"SMU_ACCEN1"				 => SMU_ACCEN1,
			"SMU_ACCEN0"				 => SMU_ACCEN0,
			"MODULE_SMU"				 => MODULE_SMU,
			"SMU_CLC"				 => SMU_CLC,
			"SMU_ID"				 => SMU_ID,
			"SMU_CMD"				 => SMU_CMD,
			"SMU_STS"				 => SMU_STS,
			"SMU_FSP"				 => SMU_FSP,
			"SMU_AGC"				 => SMU_AGC,
			"SMU_RTC"				 => SMU_RTC,
			"SMU_KEYS"				 => SMU_KEYS,
			"SRC_DMA_DMA0_ERR3"			 => SRC_DMA_DMA0_ERR3,
			"SRC_DMA_DMA0_CH0"			 => SRC_DMA_DMA0_CH0,
			"SRC_DMA_DMA0_CH1"			 => SRC_DMA_DMA0_CH1,
			"SRC_DMA_DMA0_CH2"			 => SRC_DMA_DMA0_CH2,
			"SRC_DMA_DMA0_CH3"			 => SRC_DMA_DMA0_CH3,
			"SRC_DMA_DMA0_CH4"			 => SRC_DMA_DMA0_CH4,
			"SRC_DMA_DMA0_CH5"			 => SRC_DMA_DMA0_CH5,
			"SRC_XBAR0"				 => SRC_XBAR0,
			"SRC_DMA_DMA0_CH6"			 => SRC_DMA_DMA0_CH6,
			"SRC_DMA_DMA0_CH7"			 => SRC_DMA_DMA0_CH7,
			"SRC_DMA_DMA0_CH8"			 => SRC_DMA_DMA0_CH8,
			"SRC_DMA_DMA0_CH9"			 => SRC_DMA_DMA0_CH9,
			"SRC_CERBERUS_CERBERUS_SR0"			 => SRC_CERBERUS_CERBERUS_SR0,
			"SRC_DMA_DMA0_CH10"			 => SRC_DMA_DMA0_CH10,
			"SRC_DMA_DMA0_CH11"			 => SRC_DMA_DMA0_CH11,
			"SRC_DMA_DMA0_CH12"			 => SRC_DMA_DMA0_CH12,
			"SRC_DMA_DMA0_CH13"			 => SRC_DMA_DMA0_CH13,
			"SRC_DMA_DMA0_CH14"			 => SRC_DMA_DMA0_CH14,
			"SRC_DMA_DMA0_CH15"			 => SRC_DMA_DMA0_CH15,
			"SRC_DMA_DMA0_CH16"			 => SRC_DMA_DMA0_CH16,
			"SRC_DMA_DMA0_CH17"			 => SRC_DMA_DMA0_CH17,
			"SRC_DMA_DMA0_CH18"			 => SRC_DMA_DMA0_CH18,
			"SRC_DMA_DMA0_CH19"			 => SRC_DMA_DMA0_CH19,
			"SRC_CERBERUS_CERBERUS_SR1"			 => SRC_CERBERUS_CERBERUS_SR1,
			"SRC_DMA_DMA0_CH20"			 => SRC_DMA_DMA0_CH20,
			"SRC_DMA_DMA0_CH21"			 => SRC_DMA_DMA0_CH21,
			"SRC_DMA_DMA0_CH22"			 => SRC_DMA_DMA0_CH22,
			"SRC_DMA_DMA0_CH23"			 => SRC_DMA_DMA0_CH23,
			"SRC_DMA_DMA0_CH24"			 => SRC_DMA_DMA0_CH24,
			"SRC_DMA_DMA0_CH25"			 => SRC_DMA_DMA0_CH25,
			"SRC_DMA_DMA0_CH26"			 => SRC_DMA_DMA0_CH26,
			"SRC_DMA_DMA0_CH27"			 => SRC_DMA_DMA0_CH27,
			"SRC_DMA_DMA0_CH28"			 => SRC_DMA_DMA0_CH28,
			"SRC_DMA_DMA0_CH29"			 => SRC_DMA_DMA0_CH29,
			"SRC_ASCLIN_ASCLIN0_TX"			 => SRC_ASCLIN_ASCLIN0_TX,
			"SRC_DMA_DMA0_CH30"			 => SRC_DMA_DMA0_CH30,
			"SRC_DMA_DMA0_CH31"			 => SRC_DMA_DMA0_CH31,
			"SRC_DMA_DMA0_CH32"			 => SRC_DMA_DMA0_CH32,
			"SRC_DMA_DMA0_CH33"			 => SRC_DMA_DMA0_CH33,
			"SRC_DMA_DMA0_CH34"			 => SRC_DMA_DMA0_CH34,
			"SRC_DMA_DMA0_CH35"			 => SRC_DMA_DMA0_CH35,
			"SRC_DMA_DMA0_CH36"			 => SRC_DMA_DMA0_CH36,
			"SRC_DMA_DMA0_CH37"			 => SRC_DMA_DMA0_CH37,
			"SRC_DMA_DMA0_CH38"			 => SRC_DMA_DMA0_CH38,
			"SRC_DMA_DMA0_CH39"			 => SRC_DMA_DMA0_CH39,
			"SRC_ASCLIN_ASCLIN0_RX"			 => SRC_ASCLIN_ASCLIN0_RX,
			"SRC_DMA_DMA0_CH40"			 => SRC_DMA_DMA0_CH40,
			"SRC_DMA_DMA0_CH41"			 => SRC_DMA_DMA0_CH41,
			"SRC_DMA_DMA0_CH42"			 => SRC_DMA_DMA0_CH42,
			"SRC_DMA_DMA0_CH43"			 => SRC_DMA_DMA0_CH43,
			"SRC_DMA_DMA0_CH44"			 => SRC_DMA_DMA0_CH44,
			"SRC_DMA_DMA0_CH45"			 => SRC_DMA_DMA0_CH45,
			"SRC_DMA_DMA0_CH46"			 => SRC_DMA_DMA0_CH46,
			"SRC_DMA_DMA0_CH47"			 => SRC_DMA_DMA0_CH47,
			"SRC_DMA_DMA0_CH48"			 => SRC_DMA_DMA0_CH48,
			"SRC_DMA_DMA0_CH49"			 => SRC_DMA_DMA0_CH49,
			"SRC_ASCLIN_ASCLIN0_ERR"			 => SRC_ASCLIN_ASCLIN0_ERR,
			"SRC_DMA_DMA0_CH50"			 => SRC_DMA_DMA0_CH50,
			"SRC_DMA_DMA0_CH51"			 => SRC_DMA_DMA0_CH51,
			"SRC_DMA_DMA0_CH52"			 => SRC_DMA_DMA0_CH52,
			"SRC_DMA_DMA0_CH53"			 => SRC_DMA_DMA0_CH53,
			"SRC_DMA_DMA0_CH54"			 => SRC_DMA_DMA0_CH54,
			"SRC_DMA_DMA0_CH55"			 => SRC_DMA_DMA0_CH55,
			"SRC_DMA_DMA0_CH56"			 => SRC_DMA_DMA0_CH56,
			"SRC_DMA_DMA0_CH57"			 => SRC_DMA_DMA0_CH57,
			"SRC_DMA_DMA0_CH58"			 => SRC_DMA_DMA0_CH58,
			"SRC_DMA_DMA0_CH59"			 => SRC_DMA_DMA0_CH59,
			"SRC_ASCLIN_ASCLIN1_TX"			 => SRC_ASCLIN_ASCLIN1_TX,
			"SRC_DMA_DMA0_CH60"			 => SRC_DMA_DMA0_CH60,
			"SRC_DMA_DMA0_CH61"			 => SRC_DMA_DMA0_CH61,
			"SRC_DMA_DMA0_CH62"			 => SRC_DMA_DMA0_CH62,
			"SRC_DMA_DMA0_CH63"			 => SRC_DMA_DMA0_CH63,
			"SRC_DMA_DMA0_CH64"			 => SRC_DMA_DMA0_CH64,
			"SRC_DMA_DMA0_CH65"			 => SRC_DMA_DMA0_CH65,
			"SRC_DMA_DMA0_CH66"			 => SRC_DMA_DMA0_CH66,
			"SRC_DMA_DMA0_CH67"			 => SRC_DMA_DMA0_CH67,
			"SRC_DMA_DMA0_CH68"			 => SRC_DMA_DMA0_CH68,
			"SRC_DMA_DMA0_CH69"			 => SRC_DMA_DMA0_CH69,
			"SRC_ASCLIN_ASCLIN1_RX"			 => SRC_ASCLIN_ASCLIN1_RX,
			"SRC_DMA_DMA0_CH70"			 => SRC_DMA_DMA0_CH70,
			"SRC_DMA_DMA0_CH71"			 => SRC_DMA_DMA0_CH71,
			"SRC_DMA_DMA0_CH72"			 => SRC_DMA_DMA0_CH72,
			"SRC_DMA_DMA0_CH73"			 => SRC_DMA_DMA0_CH73,
			"SRC_DMA_DMA0_CH74"			 => SRC_DMA_DMA0_CH74,
			"SRC_DMA_DMA0_CH75"			 => SRC_DMA_DMA0_CH75,
			"SRC_DMA_DMA0_CH76"			 => SRC_DMA_DMA0_CH76,
			"SRC_DMA_DMA0_CH77"			 => SRC_DMA_DMA0_CH77,
			"SRC_DMA_DMA0_CH78"			 => SRC_DMA_DMA0_CH78,
			"SRC_DMA_DMA0_CH79"			 => SRC_DMA_DMA0_CH79,
			"SRC_ASCLIN_ASCLIN1_ERR"			 => SRC_ASCLIN_ASCLIN1_ERR,
			"SRC_DMA_DMA0_CH80"			 => SRC_DMA_DMA0_CH80,
			"SRC_DMA_DMA0_CH81"			 => SRC_DMA_DMA0_CH81,
			"SRC_DMA_DMA0_CH82"			 => SRC_DMA_DMA0_CH82,
			"SRC_DMA_DMA0_CH83"			 => SRC_DMA_DMA0_CH83,
			"SRC_DMA_DMA0_CH84"			 => SRC_DMA_DMA0_CH84,
			"SRC_DMA_DMA0_CH85"			 => SRC_DMA_DMA0_CH85,
			"SRC_DMA_DMA0_CH86"			 => SRC_DMA_DMA0_CH86,
			"SRC_DMA_DMA0_CH87"			 => SRC_DMA_DMA0_CH87,
			"SRC_DMA_DMA0_CH88"			 => SRC_DMA_DMA0_CH88,
			"SRC_DMA_DMA0_CH89"			 => SRC_DMA_DMA0_CH89,
			"SRC_ASCLIN_ASCLIN2_TX"			 => SRC_ASCLIN_ASCLIN2_TX,
			"SRC_DMA_DMA0_CH90"			 => SRC_DMA_DMA0_CH90,
			"SRC_DMA_DMA0_CH91"			 => SRC_DMA_DMA0_CH91,
			"SRC_DMA_DMA0_CH92"			 => SRC_DMA_DMA0_CH92,
			"SRC_DMA_DMA0_CH93"			 => SRC_DMA_DMA0_CH93,
			"SRC_DMA_DMA0_CH94"			 => SRC_DMA_DMA0_CH94,
			"SRC_DMA_DMA0_CH95"			 => SRC_DMA_DMA0_CH95,
			"SRC_DMA_DMA0_CH96"			 => SRC_DMA_DMA0_CH96,
			"SRC_DMA_DMA0_CH97"			 => SRC_DMA_DMA0_CH97,
			"SRC_DMA_DMA0_CH98"			 => SRC_DMA_DMA0_CH98,
			"SRC_DMA_DMA0_CH99"			 => SRC_DMA_DMA0_CH99,
			"SRC_ASCLIN_ASCLIN2_RX"			 => SRC_ASCLIN_ASCLIN2_RX,
			"SRC_DMA_DMA0_CH100"			 => SRC_DMA_DMA0_CH100,
			"SRC_DMA_DMA0_CH101"			 => SRC_DMA_DMA0_CH101,
			"SRC_DMA_DMA0_CH102"			 => SRC_DMA_DMA0_CH102,
			"SRC_DMA_DMA0_CH103"			 => SRC_DMA_DMA0_CH103,
			"SRC_DMA_DMA0_CH104"			 => SRC_DMA_DMA0_CH104,
			"SRC_DMA_DMA0_CH105"			 => SRC_DMA_DMA0_CH105,
			"SRC_DMA_DMA0_CH106"			 => SRC_DMA_DMA0_CH106,
			"SRC_DMA_DMA0_CH107"			 => SRC_DMA_DMA0_CH107,
			"SRC_DMA_DMA0_CH108"			 => SRC_DMA_DMA0_CH108,
			"SRC_DMA_DMA0_CH109"			 => SRC_DMA_DMA0_CH109,
			"SRC_ASCLIN_ASCLIN2_ERR"			 => SRC_ASCLIN_ASCLIN2_ERR,
			"SRC_DMA_DMA0_CH110"			 => SRC_DMA_DMA0_CH110,
			"SRC_DMA_DMA0_CH111"			 => SRC_DMA_DMA0_CH111,
			"SRC_DMA_DMA0_CH112"			 => SRC_DMA_DMA0_CH112,
			"SRC_DMA_DMA0_CH113"			 => SRC_DMA_DMA0_CH113,
			"SRC_DMA_DMA0_CH114"			 => SRC_DMA_DMA0_CH114,
			"SRC_DMA_DMA0_CH115"			 => SRC_DMA_DMA0_CH115,
			"SRC_DMA_DMA0_CH116"			 => SRC_DMA_DMA0_CH116,
			"SRC_DMA_DMA0_CH117"			 => SRC_DMA_DMA0_CH117,
			"SRC_DMA_DMA0_CH118"			 => SRC_DMA_DMA0_CH118,
			"SRC_DMA_DMA0_CH119"			 => SRC_DMA_DMA0_CH119,
			"SRC_ASCLIN_ASCLIN3_TX"			 => SRC_ASCLIN_ASCLIN3_TX,
			"SRC_DMA_DMA0_CH120"			 => SRC_DMA_DMA0_CH120,
			"SRC_DMA_DMA0_CH121"			 => SRC_DMA_DMA0_CH121,
			"SRC_DMA_DMA0_CH122"			 => SRC_DMA_DMA0_CH122,
			"SRC_DMA_DMA0_CH123"			 => SRC_DMA_DMA0_CH123,
			"SRC_DMA_DMA0_CH124"			 => SRC_DMA_DMA0_CH124,
			"SRC_DMA_DMA0_CH125"			 => SRC_DMA_DMA0_CH125,
			"SRC_DMA_DMA0_CH126"			 => SRC_DMA_DMA0_CH126,
			"SRC_DMA_DMA0_CH127"			 => SRC_DMA_DMA0_CH127,
			"SRC_GETH_GETH0_SR0"			 => SRC_GETH_GETH0_SR0,
			"SRC_GETH_GETH0_SR1"			 => SRC_GETH_GETH0_SR1,
			"SRC_ASCLIN_ASCLIN3_RX"			 => SRC_ASCLIN_ASCLIN3_RX,
			"SRC_GETH_GETH0_SR2"			 => SRC_GETH_GETH0_SR2,
			"SRC_GETH_GETH0_SR3"			 => SRC_GETH_GETH0_SR3,
			"SRC_GETH_GETH0_SR4"			 => SRC_GETH_GETH0_SR4,
			"SRC_GETH_GETH0_SR5"			 => SRC_GETH_GETH0_SR5,
			"SRC_GETH_GETH0_SR6"			 => SRC_GETH_GETH0_SR6,
			"SRC_GETH_GETH0_SR7"			 => SRC_GETH_GETH0_SR7,
			"SRC_GETH_GETH0_SR8"			 => SRC_GETH_GETH0_SR8,
			"SRC_GETH_GETH0_SR9"			 => SRC_GETH_GETH0_SR9,
			"SRC_CAN_CAN0_INT0"			 => SRC_CAN_CAN0_INT0,
			"SRC_CAN_CAN0_INT1"			 => SRC_CAN_CAN0_INT1,
			"SRC_ASCLIN_ASCLIN3_ERR"			 => SRC_ASCLIN_ASCLIN3_ERR,
			"SRC_CAN_CAN0_INT2"			 => SRC_CAN_CAN0_INT2,
			"SRC_CAN_CAN0_INT3"			 => SRC_CAN_CAN0_INT3,
			"SRC_CAN_CAN0_INT4"			 => SRC_CAN_CAN0_INT4,
			"SRC_CAN_CAN0_INT5"			 => SRC_CAN_CAN0_INT5,
			"SRC_CAN_CAN0_INT6"			 => SRC_CAN_CAN0_INT6,
			"SRC_CAN_CAN0_INT7"			 => SRC_CAN_CAN0_INT7,
			"SRC_CAN_CAN0_INT8"			 => SRC_CAN_CAN0_INT8,
			"SRC_CAN_CAN0_INT9"			 => SRC_CAN_CAN0_INT9,
			"SRC_CAN_CAN0_INT10"			 => SRC_CAN_CAN0_INT10,
			"SRC_CAN_CAN0_INT11"			 => SRC_CAN_CAN0_INT11,
			"SRC_ASCLIN_ASCLIN4_TX"			 => SRC_ASCLIN_ASCLIN4_TX,
			"SRC_CAN_CAN0_INT12"			 => SRC_CAN_CAN0_INT12,
			"SRC_CAN_CAN0_INT13"			 => SRC_CAN_CAN0_INT13,
			"SRC_CAN_CAN0_INT14"			 => SRC_CAN_CAN0_INT14,
			"SRC_CAN_CAN0_INT15"			 => SRC_CAN_CAN0_INT15,
			"SRC_CAN_CAN1_INT0"			 => SRC_CAN_CAN1_INT0,
			"SRC_CAN_CAN1_INT1"			 => SRC_CAN_CAN1_INT1,
			"SRC_CAN_CAN1_INT2"			 => SRC_CAN_CAN1_INT2,
			"SRC_CAN_CAN1_INT3"			 => SRC_CAN_CAN1_INT3,
			"SRC_CAN_CAN1_INT4"			 => SRC_CAN_CAN1_INT4,
			"SRC_CAN_CAN1_INT5"			 => SRC_CAN_CAN1_INT5,
			"SRC_ASCLIN_ASCLIN4_RX"			 => SRC_ASCLIN_ASCLIN4_RX,
			"SRC_CAN_CAN1_INT6"			 => SRC_CAN_CAN1_INT6,
			"SRC_CAN_CAN1_INT7"			 => SRC_CAN_CAN1_INT7,
			"SRC_CAN_CAN1_INT8"			 => SRC_CAN_CAN1_INT8,
			"SRC_CAN_CAN1_INT9"			 => SRC_CAN_CAN1_INT9,
			"SRC_CAN_CAN1_INT10"			 => SRC_CAN_CAN1_INT10,
			"SRC_CAN_CAN1_INT11"			 => SRC_CAN_CAN1_INT11,
			"SRC_CAN_CAN1_INT12"			 => SRC_CAN_CAN1_INT12,
			"SRC_CAN_CAN1_INT13"			 => SRC_CAN_CAN1_INT13,
			"SRC_CAN_CAN1_INT14"			 => SRC_CAN_CAN1_INT14,
			"SRC_CAN_CAN1_INT15"			 => SRC_CAN_CAN1_INT15,
			"SRC_ASCLIN_ASCLIN4_ERR"			 => SRC_ASCLIN_ASCLIN4_ERR,
			"SRC_VADC_G0_SR0"			 => SRC_VADC_G0_SR0,
			"SRC_VADC_G0_SR1"			 => SRC_VADC_G0_SR1,
			"SRC_VADC_G0_SR2"			 => SRC_VADC_G0_SR2,
			"SRC_VADC_G0_SR3"			 => SRC_VADC_G0_SR3,
			"SRC_VADC_G1_SR0"			 => SRC_VADC_G1_SR0,
			"SRC_VADC_G1_SR1"			 => SRC_VADC_G1_SR1,
			"SRC_VADC_G1_SR2"			 => SRC_VADC_G1_SR2,
			"SRC_VADC_G1_SR3"			 => SRC_VADC_G1_SR3,
			"SRC_VADC_G2_SR0"			 => SRC_VADC_G2_SR0,
			"SRC_VADC_G2_SR1"			 => SRC_VADC_G2_SR1,
			"SRC_ASCLIN_ASCLIN5_TX"			 => SRC_ASCLIN_ASCLIN5_TX,
			"SRC_VADC_G2_SR2"			 => SRC_VADC_G2_SR2,
			"SRC_VADC_G2_SR3"			 => SRC_VADC_G2_SR3,
			"SRC_VADC_G3_SR0"			 => SRC_VADC_G3_SR0,
			"SRC_VADC_G3_SR1"			 => SRC_VADC_G3_SR1,
			"SRC_VADC_G3_SR2"			 => SRC_VADC_G3_SR2,
			"SRC_VADC_G3_SR3"			 => SRC_VADC_G3_SR3,
			"SRC_VADC_G8_SR0"			 => SRC_VADC_G8_SR0,
			"SRC_VADC_G8_SR1"			 => SRC_VADC_G8_SR1,
			"SRC_VADC_G8_SR2"			 => SRC_VADC_G8_SR2,
			"SRC_VADC_G8_SR3"			 => SRC_VADC_G8_SR3,
			"SRC_ASCLIN_ASCLIN5_RX"			 => SRC_ASCLIN_ASCLIN5_RX,
			"SRC_VADC_G9_SR0"			 => SRC_VADC_G9_SR0,
			"SRC_VADC_G9_SR1"			 => SRC_VADC_G9_SR1,
			"SRC_VADC_G9_SR2"			 => SRC_VADC_G9_SR2,
			"SRC_VADC_G9_SR3"			 => SRC_VADC_G9_SR3,
			"SRC_VADC_G10_SR0"			 => SRC_VADC_G10_SR0,
			"SRC_VADC_G10_SR1"			 => SRC_VADC_G10_SR1,
			"SRC_VADC_G10_SR2"			 => SRC_VADC_G10_SR2,
			"SRC_VADC_G10_SR3"			 => SRC_VADC_G10_SR3,
			"SRC_VADC_G11_SR0"			 => SRC_VADC_G11_SR0,
			"SRC_VADC_G11_SR1"			 => SRC_VADC_G11_SR1,
			"SRC_ASCLIN_ASCLIN5_ERR"			 => SRC_ASCLIN_ASCLIN5_ERR,
			"SRC_VADC_G11_SR2"			 => SRC_VADC_G11_SR2,
			"SRC_VADC_G11_SR3"			 => SRC_VADC_G11_SR3,
			"SRC_VADC_FC0_SR0"			 => SRC_VADC_FC0_SR0,
			"SRC_VADC_FC1_SR0"			 => SRC_VADC_FC1_SR0,
			"SRC_VADC_FC2_SR0"			 => SRC_VADC_FC2_SR0,
			"SRC_VADC_FC3_SR0"			 => SRC_VADC_FC3_SR0,
			"SRC_VADC_CG0_SR0"			 => SRC_VADC_CG0_SR0,
			"SRC_VADC_CG0_SR1"			 => SRC_VADC_CG0_SR1,
			"SRC_VADC_CG0_SR2"			 => SRC_VADC_CG0_SR2,
			"SRC_VADC_CG0_SR3"			 => SRC_VADC_CG0_SR3,
			"SRC_ASCLIN_ASCLIN6_TX"			 => SRC_ASCLIN_ASCLIN6_TX,
			"SRC_VADC_CG1_SR0"			 => SRC_VADC_CG1_SR0,
			"SRC_VADC_CG1_SR1"			 => SRC_VADC_CG1_SR1,
			"SRC_VADC_CG1_SR2"			 => SRC_VADC_CG1_SR2,
			"SRC_VADC_CG1_SR3"			 => SRC_VADC_CG1_SR3,
			"SRC_DSADC_DSADC0_SRM"			 => SRC_DSADC_DSADC0_SRM,
			"SRC_DSADC_DSADC0_SRA"			 => SRC_DSADC_DSADC0_SRA,
			"SRC_DSADC_DSADC1_SRM"			 => SRC_DSADC_DSADC1_SRM,
			"SRC_DSADC_DSADC1_SRA"			 => SRC_DSADC_DSADC1_SRA,
			"SRC_DSADC_DSADC2_SRM"			 => SRC_DSADC_DSADC2_SRM,
			"SRC_DSADC_DSADC2_SRA"			 => SRC_DSADC_DSADC2_SRA,
			"SRC_ASCLIN_ASCLIN6_RX"			 => SRC_ASCLIN_ASCLIN6_RX,
			"SRC_DSADC_DSADC3_SRM"			 => SRC_DSADC_DSADC3_SRM,
			"SRC_DSADC_DSADC3_SRA"			 => SRC_DSADC_DSADC3_SRA,
			"SRC_DSADC_DSADC4_SRM"			 => SRC_DSADC_DSADC4_SRM,
			"SRC_DSADC_DSADC4_SRA"			 => SRC_DSADC_DSADC4_SRA,
			"SRC_DSADC_DSADC5_SRM"			 => SRC_DSADC_DSADC5_SRM,
			"SRC_DSADC_DSADC5_SRA"			 => SRC_DSADC_DSADC5_SRA,
			"SRC_ERAY_ERAY0_INT0"			 => SRC_ERAY_ERAY0_INT0,
			"SRC_ERAY_ERAY0_INT1"			 => SRC_ERAY_ERAY0_INT1,
			"SRC_ERAY_ERAY0_TINT0"			 => SRC_ERAY_ERAY0_TINT0,
			"SRC_ERAY_ERAY0_TINT1"			 => SRC_ERAY_ERAY0_TINT1,
			"SRC_ASCLIN_ASCLIN6_ERR"			 => SRC_ASCLIN_ASCLIN6_ERR,
			"SRC_ERAY_ERAY0_NDAT0"			 => SRC_ERAY_ERAY0_NDAT0,
			"SRC_ERAY_ERAY0_NDAT1"			 => SRC_ERAY_ERAY0_NDAT1,
			"SRC_ERAY_ERAY0_MBSC0"			 => SRC_ERAY_ERAY0_MBSC0,
			"SRC_ERAY_ERAY0_MBSC1"			 => SRC_ERAY_ERAY0_MBSC1,
			"SRC_ERAY_ERAY0_OBUSY"			 => SRC_ERAY_ERAY0_OBUSY,
			"SRC_ERAY_ERAY0_IBUSY"			 => SRC_ERAY_ERAY0_IBUSY,
			"SRC_DMUHOST"				 => SRC_DMUHOST,
			"SRC_DMUFSI"				 => SRC_DMUFSI,
			"SRC_HSM_HSM0_HSM0"			 => SRC_HSM_HSM0_HSM0,
			"SRC_HSM_HSM0_HSM1"			 => SRC_HSM_HSM0_HSM1,
			"SRC_SCU_SCUERU0"			 => SRC_SCU_SCUERU0,
			"SRC_ASCLIN_ASCLIN7_TX"			 => SRC_ASCLIN_ASCLIN7_TX,
			"SRC_SCU_SCUERU1"			 => SRC_SCU_SCUERU1,
			"SRC_SCU_SCUERU2"			 => SRC_SCU_SCUERU2,
			"SRC_SCU_SCUERU3"			 => SRC_SCU_SCUERU3,
			"SRC_PMSDTS"				 => SRC_PMSDTS,
			"SRC_PMS_PMS0_SR"			 => SRC_PMS_PMS0_SR,
			"SRC_PMS_PMS1_SR"			 => SRC_PMS_PMS1_SR,
			"SRC_PMS_PMS2_SR"			 => SRC_PMS_PMS2_SR,
			"SRC_PMS_PMS3_SR"			 => SRC_PMS_PMS3_SR,
			"SRC_SCR"				 => SRC_SCR,
			"SRC_SMU_SMU0_SR0"			 => SRC_SMU_SMU0_SR0,
			"SRC_SMU_SMU0_SR1"			 => SRC_SMU_SMU0_SR1,
			"SRC_ASCLIN_ASCLIN7_RX"			 => SRC_ASCLIN_ASCLIN7_RX,
			"SRC_SMU_SMU0_SR2"			 => SRC_SMU_SMU0_SR2,
			"SRC_PSI5_PSI50_SR0"			 => SRC_PSI5_PSI50_SR0,
			"SRC_PSI5_PSI50_SR1"			 => SRC_PSI5_PSI50_SR1,
			"SRC_PSI5_PSI50_SR2"			 => SRC_PSI5_PSI50_SR2,
			"SRC_PSI5_PSI50_SR3"			 => SRC_PSI5_PSI50_SR3,
			"SRC_PSI5_PSI50_SR4"			 => SRC_PSI5_PSI50_SR4,
			"SRC_PSI5_PSI50_SR5"			 => SRC_PSI5_PSI50_SR5,
			"SRC_PSI5_PSI50_SR6"			 => SRC_PSI5_PSI50_SR6,
			"SRC_PSI5_PSI50_SR7"			 => SRC_PSI5_PSI50_SR7,
			"SRC_DAM_DAM0_LI0"			 => SRC_DAM_DAM0_LI0,
			"SRC_ASCLIN_ASCLIN7_ERR"			 => SRC_ASCLIN_ASCLIN7_ERR,
			"SRC_DAM_DAM0_RI0"			 => SRC_DAM_DAM0_RI0,
			"SRC_DAM_DAM0_LI1"			 => SRC_DAM_DAM0_LI1,
			"SRC_DAM_DAM0_RI1"			 => SRC_DAM_DAM0_RI1,
			"SRC_DAM_DAM0_DR"			 => SRC_DAM_DAM0_DR,
			"SRC_DAM_DAM0_ERR"			 => SRC_DAM_DAM0_ERR,
			"SRC_PSI5S_PSI5S0_SR0"			 => SRC_PSI5S_PSI5S0_SR0,
			"SRC_PSI5S_PSI5S0_SR1"			 => SRC_PSI5S_PSI5S0_SR1,
			"SRC_PSI5S_PSI5S0_SR2"			 => SRC_PSI5S_PSI5S0_SR2,
			"SRC_PSI5S_PSI5S0_SR3"			 => SRC_PSI5S_PSI5S0_SR3,
			"SRC_PSI5S_PSI5S0_SR4"			 => SRC_PSI5S_PSI5S0_SR4,
			"SRC_ASCLIN_ASCLIN8_TX"			 => SRC_ASCLIN_ASCLIN8_TX,
			"SRC_PSI5S_PSI5S0_SR5"			 => SRC_PSI5S_PSI5S0_SR5,
			"SRC_PSI5S_PSI5S0_SR6"			 => SRC_PSI5S_PSI5S0_SR6,
			"SRC_PSI5S_PSI5S0_SR7"			 => SRC_PSI5S_PSI5S0_SR7,
			"SRC_GPSR_GPSR0_SR0"			 => SRC_GPSR_GPSR0_SR0,
			"SRC_GPSR_GPSR0_SR1"			 => SRC_GPSR_GPSR0_SR1,
			"SRC_GPSR_GPSR0_SR2"			 => SRC_GPSR_GPSR0_SR2,
			"SRC_GPSR_GPSR0_SR3"			 => SRC_GPSR_GPSR0_SR3,
			"SRC_GPSR_GPSR0_SR4"			 => SRC_GPSR_GPSR0_SR4,
			"SRC_GPSR_GPSR0_SR5"			 => SRC_GPSR_GPSR0_SR5,
			"SRC_GPSR_GPSR0_SR6"			 => SRC_GPSR_GPSR0_SR6,
			"SRC_ASCLIN_ASCLIN8_RX"			 => SRC_ASCLIN_ASCLIN8_RX,
			"SRC_GPSR_GPSR0_SR7"			 => SRC_GPSR_GPSR0_SR7,
			"SRC_GPSR_GPSR1_SR0"			 => SRC_GPSR_GPSR1_SR0,
			"SRC_GPSR_GPSR1_SR1"			 => SRC_GPSR_GPSR1_SR1,
			"SRC_GPSR_GPSR1_SR2"			 => SRC_GPSR_GPSR1_SR2,
			"SRC_GPSR_GPSR1_SR3"			 => SRC_GPSR_GPSR1_SR3,
			"SRC_GPSR_GPSR1_SR4"			 => SRC_GPSR_GPSR1_SR4,
			"SRC_GPSR_GPSR1_SR5"			 => SRC_GPSR_GPSR1_SR5,
			"SRC_GPSR_GPSR1_SR6"			 => SRC_GPSR_GPSR1_SR6,
			"SRC_GPSR_GPSR1_SR7"			 => SRC_GPSR_GPSR1_SR7,
			"SRC_GPSR_GPSR2_SR0"			 => SRC_GPSR_GPSR2_SR0,
			"SRC_ASCLIN_ASCLIN8_ERR"			 => SRC_ASCLIN_ASCLIN8_ERR,
			"SRC_GPSR_GPSR2_SR1"			 => SRC_GPSR_GPSR2_SR1,
			"SRC_GPSR_GPSR2_SR2"			 => SRC_GPSR_GPSR2_SR2,
			"SRC_GPSR_GPSR2_SR3"			 => SRC_GPSR_GPSR2_SR3,
			"SRC_GPSR_GPSR2_SR4"			 => SRC_GPSR_GPSR2_SR4,
			"SRC_GPSR_GPSR2_SR5"			 => SRC_GPSR_GPSR2_SR5,
			"SRC_GPSR_GPSR2_SR6"			 => SRC_GPSR_GPSR2_SR6,
			"SRC_GPSR_GPSR2_SR7"			 => SRC_GPSR_GPSR2_SR7,
			"SRC_GTM_AEIIRQ"			 => SRC_GTM_AEIIRQ,
			"SRC_GTM_ARUIRQ0"			 => SRC_GTM_ARUIRQ0,
			"SRC_GTM_ARUIRQ1"			 => SRC_GTM_ARUIRQ1,
			"SRC_ASCLIN_ASCLIN9_TX"			 => SRC_ASCLIN_ASCLIN9_TX,
			"SRC_GTM_ARUIRQ2"			 => SRC_GTM_ARUIRQ2,
			"SRC_GTM_BRCIRQ"			 => SRC_GTM_BRCIRQ,
			"SRC_GTM_CMBIRQ"			 => SRC_GTM_CMBIRQ,
			"SRC_GTM_SPEIRQ0"			 => SRC_GTM_SPEIRQ0,
			"SRC_GTM_SPEIRQ1"			 => SRC_GTM_SPEIRQ1,
			"SRC_GTM_PSM0_0"			 => SRC_GTM_PSM0_0,
			"SRC_GTM_PSM0_1"			 => SRC_GTM_PSM0_1,
			"SRC_GTM_PSM0_2"			 => SRC_GTM_PSM0_2,
			"SRC_GTM_PSM0_3"			 => SRC_GTM_PSM0_3,
			"SRC_GTM_PSM0_4"			 => SRC_GTM_PSM0_4,
			"SRC_ASCLIN_ASCLIN9_RX"			 => SRC_ASCLIN_ASCLIN9_RX,
			"SRC_GTM_PSM0_5"			 => SRC_GTM_PSM0_5,
			"SRC_GTM_PSM0_6"			 => SRC_GTM_PSM0_6,
			"SRC_GTM_PSM0_7"			 => SRC_GTM_PSM0_7,
			"SRC_GTM_DPLL0"			 => SRC_GTM_DPLL0,
			"SRC_GTM_DPLL1"			 => SRC_GTM_DPLL1,
			"SRC_GTM_DPLL2"			 => SRC_GTM_DPLL2,
			"SRC_GTM_DPLL3"			 => SRC_GTM_DPLL3,
			"SRC_GTM_DPLL4"			 => SRC_GTM_DPLL4,
			"SRC_GTM_DPLL5"			 => SRC_GTM_DPLL5,
			"SRC_GTM_DPLL6"			 => SRC_GTM_DPLL6,
			"SRC_ASCLIN_ASCLIN9_ERR"			 => SRC_ASCLIN_ASCLIN9_ERR,
			"SRC_GTM_DPLL7"			 => SRC_GTM_DPLL7,
			"SRC_GTM_DPLL8"			 => SRC_GTM_DPLL8,
			"SRC_GTM_DPLL9"			 => SRC_GTM_DPLL9,
			"SRC_GTM_DPLL10"			 => SRC_GTM_DPLL10,
			"SRC_GTM_DPLL11"			 => SRC_GTM_DPLL11,
			"SRC_GTM_DPLL12"			 => SRC_GTM_DPLL12,
			"SRC_GTM_DPLL13"			 => SRC_GTM_DPLL13,
			"SRC_GTM_DPLL14"			 => SRC_GTM_DPLL14,
			"SRC_GTM_DPLL15"			 => SRC_GTM_DPLL15,
			"SRC_GTM_DPLL16"			 => SRC_GTM_DPLL16,
			"SRC_ASCLIN_ASCLIN10_TX"			 => SRC_ASCLIN_ASCLIN10_TX,
			"SRC_GTM_DPLL17"			 => SRC_GTM_DPLL17,
			"SRC_GTM_DPLL18"			 => SRC_GTM_DPLL18,
			"SRC_GTM_DPLL19"			 => SRC_GTM_DPLL19,
			"SRC_GTM_DPLL20"			 => SRC_GTM_DPLL20,
			"SRC_GTM_DPLL21"			 => SRC_GTM_DPLL21,
			"SRC_GTM_DPLL22"			 => SRC_GTM_DPLL22,
			"SRC_GTM_DPLL23"			 => SRC_GTM_DPLL23,
			"SRC_GTM_DPLL24"			 => SRC_GTM_DPLL24,
			"SRC_GTM_DPLL25"			 => SRC_GTM_DPLL25,
			"SRC_GTM_DPLL26"			 => SRC_GTM_DPLL26,
			"SRC_ASCLIN_ASCLIN10_RX"			 => SRC_ASCLIN_ASCLIN10_RX,
			"SRC_GTM_ERR"				 => SRC_GTM_ERR,
			"SRC_GTM_TIM0_0"			 => SRC_GTM_TIM0_0,
			"SRC_GTM_TIM0_1"			 => SRC_GTM_TIM0_1,
			"SRC_GTM_TIM0_2"			 => SRC_GTM_TIM0_2,
			"SRC_GTM_TIM0_3"			 => SRC_GTM_TIM0_3,
			"SRC_GTM_TIM0_4"			 => SRC_GTM_TIM0_4,
			"SRC_GTM_TIM0_5"			 => SRC_GTM_TIM0_5,
			"SRC_GTM_TIM0_6"			 => SRC_GTM_TIM0_6,
			"SRC_GTM_TIM0_7"			 => SRC_GTM_TIM0_7,
			"SRC_GTM_TIM1_0"			 => SRC_GTM_TIM1_0,
			"SRC_ASCLIN_ASCLIN10_ERR"			 => SRC_ASCLIN_ASCLIN10_ERR,
			"SRC_GTM_TIM1_1"			 => SRC_GTM_TIM1_1,
			"SRC_GTM_TIM1_2"			 => SRC_GTM_TIM1_2,
			"SRC_GTM_TIM1_3"			 => SRC_GTM_TIM1_3,
			"SRC_GTM_TIM1_4"			 => SRC_GTM_TIM1_4,
			"SRC_GTM_TIM1_5"			 => SRC_GTM_TIM1_5,
			"SRC_GTM_TIM1_6"			 => SRC_GTM_TIM1_6,
			"SRC_GTM_TIM1_7"			 => SRC_GTM_TIM1_7,
			"SRC_GTM_TIM2_0"			 => SRC_GTM_TIM2_0,
			"SRC_GTM_TIM2_1"			 => SRC_GTM_TIM2_1,
			"SRC_GTM_TIM2_2"			 => SRC_GTM_TIM2_2,
			"SRC_ASCLIN_ASCLIN11_TX"			 => SRC_ASCLIN_ASCLIN11_TX,
			"SRC_GTM_TIM2_3"			 => SRC_GTM_TIM2_3,
			"SRC_GTM_TIM2_4"			 => SRC_GTM_TIM2_4,
			"SRC_GTM_TIM2_5"			 => SRC_GTM_TIM2_5,
			"SRC_GTM_TIM2_6"			 => SRC_GTM_TIM2_6,
			"SRC_GTM_TIM2_7"			 => SRC_GTM_TIM2_7,
			"SRC_GTM_TIM3_0"			 => SRC_GTM_TIM3_0,
			"SRC_GTM_TIM3_1"			 => SRC_GTM_TIM3_1,
			"SRC_GTM_TIM3_2"			 => SRC_GTM_TIM3_2,
			"SRC_GTM_TIM3_3"			 => SRC_GTM_TIM3_3,
			"SRC_GTM_TIM3_4"			 => SRC_GTM_TIM3_4,
			"SRC_ASCLIN_ASCLIN11_RX"			 => SRC_ASCLIN_ASCLIN11_RX,
			"SRC_GTM_TIM3_5"			 => SRC_GTM_TIM3_5,
			"SRC_GTM_TIM3_6"			 => SRC_GTM_TIM3_6,
			"SRC_GTM_TIM3_7"			 => SRC_GTM_TIM3_7,
			"SRC_GTM_TIM4_0"			 => SRC_GTM_TIM4_0,
			"SRC_GTM_TIM4_1"			 => SRC_GTM_TIM4_1,
			"SRC_GTM_TIM4_2"			 => SRC_GTM_TIM4_2,
			"SRC_GTM_TIM4_3"			 => SRC_GTM_TIM4_3,
			"SRC_GTM_TIM4_4"			 => SRC_GTM_TIM4_4,
			"SRC_GTM_TIM4_5"			 => SRC_GTM_TIM4_5,
			"SRC_GTM_TIM4_6"			 => SRC_GTM_TIM4_6,
			"SRC_ASCLIN_ASCLIN11_ERR"			 => SRC_ASCLIN_ASCLIN11_ERR,
			"SRC_GTM_TIM4_7"			 => SRC_GTM_TIM4_7,
			"SRC_GTM_TIM5_0"			 => SRC_GTM_TIM5_0,
			"SRC_GTM_TIM5_1"			 => SRC_GTM_TIM5_1,
			"SRC_GTM_TIM5_2"			 => SRC_GTM_TIM5_2,
			"SRC_GTM_TIM5_3"			 => SRC_GTM_TIM5_3,
			"SRC_GTM_TIM5_4"			 => SRC_GTM_TIM5_4,
			"SRC_GTM_TIM5_5"			 => SRC_GTM_TIM5_5,
			"SRC_GTM_TIM5_6"			 => SRC_GTM_TIM5_6,
			"SRC_GTM_TIM5_7"			 => SRC_GTM_TIM5_7,
			"SRC_GTM_MCS0_0"			 => SRC_GTM_MCS0_0,
			"SRC_MTUDONE"				 => SRC_MTUDONE,
			"SRC_GTM_MCS0_1"			 => SRC_GTM_MCS0_1,
			"SRC_GTM_MCS0_2"			 => SRC_GTM_MCS0_2,
			"SRC_GTM_MCS0_3"			 => SRC_GTM_MCS0_3,
			"SRC_GTM_MCS0_4"			 => SRC_GTM_MCS0_4,
			"SRC_GTM_MCS0_5"			 => SRC_GTM_MCS0_5,
			"SRC_QSPI_QSPI0_TX"			 => SRC_QSPI_QSPI0_TX,
			"SRC_GTM_MCS0_6"			 => SRC_GTM_MCS0_6,
			"SRC_GTM_MCS0_7"			 => SRC_GTM_MCS0_7,
			"SRC_GTM_MCS1_0"			 => SRC_GTM_MCS1_0,
			"SRC_GTM_MCS1_1"			 => SRC_GTM_MCS1_1,
			"SRC_GTM_MCS1_2"			 => SRC_GTM_MCS1_2,
			"SRC_GTM_MCS1_3"			 => SRC_GTM_MCS1_3,
			"SRC_GTM_MCS1_4"			 => SRC_GTM_MCS1_4,
			"SRC_GTM_MCS1_5"			 => SRC_GTM_MCS1_5,
			"SRC_GTM_MCS1_6"			 => SRC_GTM_MCS1_6,
			"SRC_GTM_MCS1_7"			 => SRC_GTM_MCS1_7,
			"SRC_QSPI_QSPI0_RX"			 => SRC_QSPI_QSPI0_RX,
			"SRC_GTM_MCS2_0"			 => SRC_GTM_MCS2_0,
			"SRC_GTM_MCS2_1"			 => SRC_GTM_MCS2_1,
			"SRC_GTM_MCS2_2"			 => SRC_GTM_MCS2_2,
			"SRC_GTM_MCS2_3"			 => SRC_GTM_MCS2_3,
			"SRC_GTM_MCS2_4"			 => SRC_GTM_MCS2_4,
			"SRC_GTM_MCS2_5"			 => SRC_GTM_MCS2_5,
			"SRC_GTM_MCS2_6"			 => SRC_GTM_MCS2_6,
			"SRC_GTM_MCS2_7"			 => SRC_GTM_MCS2_7,
			"SRC_GTM_MCS3_0"			 => SRC_GTM_MCS3_0,
			"SRC_GTM_MCS3_1"			 => SRC_GTM_MCS3_1,
			"SRC_QSPI_QSPI0_ERR"			 => SRC_QSPI_QSPI0_ERR,
			"SRC_GTM_MCS3_2"			 => SRC_GTM_MCS3_2,
			"SRC_GTM_MCS3_3"			 => SRC_GTM_MCS3_3,
			"SRC_GTM_MCS3_4"			 => SRC_GTM_MCS3_4,
			"SRC_GTM_MCS3_5"			 => SRC_GTM_MCS3_5,
			"SRC_GTM_MCS3_6"			 => SRC_GTM_MCS3_6,
			"SRC_GTM_MCS3_7"			 => SRC_GTM_MCS3_7,
			"SRC_GTM_MCS4_0"			 => SRC_GTM_MCS4_0,
			"SRC_GTM_MCS4_1"			 => SRC_GTM_MCS4_1,
			"SRC_GTM_MCS4_2"			 => SRC_GTM_MCS4_2,
			"SRC_GTM_MCS4_3"			 => SRC_GTM_MCS4_3,
			"SRC_QSPI_QSPI0_PT"			 => SRC_QSPI_QSPI0_PT,
			"SRC_GTM_MCS4_4"			 => SRC_GTM_MCS4_4,
			"SRC_GTM_MCS4_5"			 => SRC_GTM_MCS4_5,
			"SRC_GTM_MCS4_6"			 => SRC_GTM_MCS4_6,
			"SRC_GTM_MCS4_7"			 => SRC_GTM_MCS4_7,
			"SRC_GTM_TOM0_0"			 => SRC_GTM_TOM0_0,
			"SRC_GTM_TOM0_1"			 => SRC_GTM_TOM0_1,
			"SRC_GTM_TOM0_2"			 => SRC_GTM_TOM0_2,
			"SRC_GTM_TOM0_3"			 => SRC_GTM_TOM0_3,
			"SRC_GTM_TOM0_4"			 => SRC_GTM_TOM0_4,
			"SRC_GTM_TOM0_5"			 => SRC_GTM_TOM0_5,
			"SRC_QSPI_QSPI0_U"			 => SRC_QSPI_QSPI0_U,
			"SRC_GTM_TOM0_6"			 => SRC_GTM_TOM0_6,
			"SRC_GTM_TOM0_7"			 => SRC_GTM_TOM0_7,
			"SRC_GTM_TOM1_0"			 => SRC_GTM_TOM1_0,
			"SRC_GTM_TOM1_1"			 => SRC_GTM_TOM1_1,
			"SRC_GTM_TOM1_2"			 => SRC_GTM_TOM1_2,
			"SRC_GTM_TOM1_3"			 => SRC_GTM_TOM1_3,
			"SRC_GTM_TOM1_4"			 => SRC_GTM_TOM1_4,
			"SRC_GTM_TOM1_5"			 => SRC_GTM_TOM1_5,
			"SRC_GTM_TOM1_6"			 => SRC_GTM_TOM1_6,
			"SRC_GTM_TOM1_7"			 => SRC_GTM_TOM1_7,
			"SRC_QSPI_QSPI1_TX"			 => SRC_QSPI_QSPI1_TX,
			"SRC_GTM_TOM2_0"			 => SRC_GTM_TOM2_0,
			"SRC_GTM_TOM2_1"			 => SRC_GTM_TOM2_1,
			"SRC_GTM_TOM2_2"			 => SRC_GTM_TOM2_2,
			"SRC_GTM_TOM2_3"			 => SRC_GTM_TOM2_3,
			"SRC_GTM_TOM2_4"			 => SRC_GTM_TOM2_4,
			"SRC_GTM_TOM2_5"			 => SRC_GTM_TOM2_5,
			"SRC_GTM_TOM2_6"			 => SRC_GTM_TOM2_6,
			"SRC_GTM_TOM2_7"			 => SRC_GTM_TOM2_7,
			"SRC_GTM_ATOM0_0"			 => SRC_GTM_ATOM0_0,
			"SRC_GTM_ATOM0_1"			 => SRC_GTM_ATOM0_1,
			"SRC_QSPI_QSPI1_RX"			 => SRC_QSPI_QSPI1_RX,
			"SRC_GTM_ATOM0_2"			 => SRC_GTM_ATOM0_2,
			"SRC_GTM_ATOM0_3"			 => SRC_GTM_ATOM0_3,
			"SRC_GTM_ATOM1_0"			 => SRC_GTM_ATOM1_0,
			"SRC_GTM_ATOM1_1"			 => SRC_GTM_ATOM1_1,
			"SRC_GTM_ATOM1_2"			 => SRC_GTM_ATOM1_2,
			"SRC_GTM_ATOM1_3"			 => SRC_GTM_ATOM1_3,
			"SRC_GTM_ATOM2_0"			 => SRC_GTM_ATOM2_0,
			"SRC_GTM_ATOM2_1"			 => SRC_GTM_ATOM2_1,
			"SRC_GTM_ATOM2_2"			 => SRC_GTM_ATOM2_2,
			"SRC_GTM_ATOM2_3"			 => SRC_GTM_ATOM2_3,
			"SRC_QSPI_QSPI1_ERR"			 => SRC_QSPI_QSPI1_ERR,
			"SRC_GTM_ATOM3_0"			 => SRC_GTM_ATOM3_0,
			"SRC_GTM_ATOM3_1"			 => SRC_GTM_ATOM3_1,
			"SRC_GTM_ATOM3_2"			 => SRC_GTM_ATOM3_2,
			"SRC_GTM_ATOM3_3"			 => SRC_GTM_ATOM3_3,
			"SRC_GTM_ATOM4_0"			 => SRC_GTM_ATOM4_0,
			"SRC_GTM_ATOM4_1"			 => SRC_GTM_ATOM4_1,
			"SRC_GTM_ATOM4_2"			 => SRC_GTM_ATOM4_2,
			"SRC_GTM_ATOM4_3"			 => SRC_GTM_ATOM4_3,
			"SRC_GTM_ATOM5_0"			 => SRC_GTM_ATOM5_0,
			"SRC_GTM_ATOM5_1"			 => SRC_GTM_ATOM5_1,
			"SRC_QSPI_QSPI1_PT"			 => SRC_QSPI_QSPI1_PT,
			"SRC_GTM_ATOM5_2"			 => SRC_GTM_ATOM5_2,
			"SRC_GTM_ATOM5_3"			 => SRC_GTM_ATOM5_3,
			"SRC_GTM_MCSW0"			 => SRC_GTM_MCSW0,
			"SRC_GTM_MCSW1"			 => SRC_GTM_MCSW1,
			"SRC_GTM_MCSW2"			 => SRC_GTM_MCSW2,
			"SRC_GTM_MCSW3"			 => SRC_GTM_MCSW3,
			"SRC_GTM_MCSW4"			 => SRC_GTM_MCSW4,
			"SRC_GTM_MCSW5"			 => SRC_GTM_MCSW5,
			"SRC_GTM_MCSW6"			 => SRC_GTM_MCSW6,
			"SRC_GTM_MCSW7"			 => SRC_GTM_MCSW7,
			"SRC_QSPI_QSPI1_U"			 => SRC_QSPI_QSPI1_U,
			"SRC_GTM_MCSW8"			 => SRC_GTM_MCSW8,
			"SRC_GTM_MCSW9"			 => SRC_GTM_MCSW9,
			"SRC_QSPI_QSPI2_TX"			 => SRC_QSPI_QSPI2_TX,
			"SRC_QSPI_QSPI2_RX"			 => SRC_QSPI_QSPI2_RX,
			"SRC_QSPI_QSPI2_ERR"			 => SRC_QSPI_QSPI2_ERR,
			"SRC_QSPI_QSPI2_PT"			 => SRC_QSPI_QSPI2_PT,
			"SRC_QSPI_QSPI2_U"			 => SRC_QSPI_QSPI2_U,
			"SRC_QSPI_QSPI3_TX"			 => SRC_QSPI_QSPI3_TX,
			"SRC_QSPI_QSPI3_RX"			 => SRC_QSPI_QSPI3_RX,
			"SRC_QSPI_QSPI3_ERR"			 => SRC_QSPI_QSPI3_ERR,
			"SRC_QSPI_QSPI3_PT"			 => SRC_QSPI_QSPI3_PT,
			"SRC_QSPI_QSPI3_U"			 => SRC_QSPI_QSPI3_U,
			"SRC_QSPI_QSPI4_TX"			 => SRC_QSPI_QSPI4_TX,
			"SRC_QSPI_QSPI4_RX"			 => SRC_QSPI_QSPI4_RX,
			"SRC_QSPI_QSPI4_ERR"			 => SRC_QSPI_QSPI4_ERR,
			"SRC_QSPI_QSPI4_PT"			 => SRC_QSPI_QSPI4_PT,
			"SRC_QSPI_QSPI4_U"			 => SRC_QSPI_QSPI4_U,
			"SRC_HSCT_HSCT0_SR"			 => SRC_HSCT_HSCT0_SR,
			"SRC_HSSL_HSSL0_CH0_COK"			 => SRC_HSSL_HSSL0_CH0_COK,
			"SRC_HSSL_HSSL0_CH0_RDI"			 => SRC_HSSL_HSSL0_CH0_RDI,
			"SRC_HSSL_HSSL0_CH0_ERR"			 => SRC_HSSL_HSSL0_CH0_ERR,
			"SRC_HSSL_HSSL0_CH0_TRG"			 => SRC_HSSL_HSSL0_CH0_TRG,
			"SRC_HSSL_HSSL0_CH1_COK"			 => SRC_HSSL_HSSL0_CH1_COK,
			"SRC_HSSL_HSSL0_CH1_RDI"			 => SRC_HSSL_HSSL0_CH1_RDI,
			"SRC_HSSL_HSSL0_CH1_ERR"			 => SRC_HSSL_HSSL0_CH1_ERR,
			"SRC_HSSL_HSSL0_CH1_TRG"			 => SRC_HSSL_HSSL0_CH1_TRG,
			"SRC_HSSL_HSSL0_CH2_COK"			 => SRC_HSSL_HSSL0_CH2_COK,
			"SRC_HSSL_HSSL0_CH2_RDI"			 => SRC_HSSL_HSSL0_CH2_RDI,
			"SRC_HSSL_HSSL0_CH2_ERR"			 => SRC_HSSL_HSSL0_CH2_ERR,
			"SRC_HSSL_HSSL0_CH2_TRG"			 => SRC_HSSL_HSSL0_CH2_TRG,
			"SRC_HSSL_HSSL0_CH3_COK"			 => SRC_HSSL_HSSL0_CH3_COK,
			"SRC_HSSL_HSSL0_CH3_RDI"			 => SRC_HSSL_HSSL0_CH3_RDI,
			"SRC_HSSL_HSSL0_CH3_ERR"			 => SRC_HSSL_HSSL0_CH3_ERR,
			"SRC_HSSL_HSSL0_CH3_TRG"			 => SRC_HSSL_HSSL0_CH3_TRG,
			"SRC_HSSL_HSSL0_EXI"			 => SRC_HSSL_HSSL0_EXI,
			"SRC_I2C_I2C0_DTR"			 => SRC_I2C_I2C0_DTR,
			"MODULE_SRC"				 => MODULE_SRC,
			"SRC_I2C_I2C0_ERR"			 => SRC_I2C_I2C0_ERR,
			"SRC_I2C_I2C0_P"			 => SRC_I2C_I2C0_P,
			"SRC_SENT_SENT0_SR"			 => SRC_SENT_SENT0_SR,
			"SRC_SENT_SENT1_SR"			 => SRC_SENT_SENT1_SR,
			"SRC_SENT_SENT2_SR"			 => SRC_SENT_SENT2_SR,
			"SRC_SENT_SENT3_SR"			 => SRC_SENT_SENT3_SR,
			"SRC_SENT_SENT4_SR"			 => SRC_SENT_SENT4_SR,
			"SRC_SENT_SENT5_SR"			 => SRC_SENT_SENT5_SR,
			"SRC_SENT_SENT6_SR"			 => SRC_SENT_SENT6_SR,
			"SRC_SENT_SENT7_SR"			 => SRC_SENT_SENT7_SR,
			"SRC_SENT_SENT8_SR"			 => SRC_SENT_SENT8_SR,
			"SRC_SENT_SENT9_SR"			 => SRC_SENT_SENT9_SR,
			"SRC_MSC_MSC0_SR0"			 => SRC_MSC_MSC0_SR0,
			"SRC_CPU_CPU0_SB"			 => SRC_CPU_CPU0_SB,
			"SRC_MSC_MSC0_SR1"			 => SRC_MSC_MSC0_SR1,
			"SRC_MSC_MSC0_SR2"			 => SRC_MSC_MSC0_SR2,
			"SRC_MSC_MSC0_SR3"			 => SRC_MSC_MSC0_SR3,
			"SRC_MSC_MSC0_SR4"			 => SRC_MSC_MSC0_SR4,
			"SRC_MSC_MSC1_SR0"			 => SRC_MSC_MSC1_SR0,
			"SRC_MSC_MSC1_SR1"			 => SRC_MSC_MSC1_SR1,
			"SRC_MSC_MSC1_SR2"			 => SRC_MSC_MSC1_SR2,
			"SRC_MSC_MSC1_SR3"			 => SRC_MSC_MSC1_SR3,
			"SRC_MSC_MSC1_SR4"			 => SRC_MSC_MSC1_SR4,
			"SRC_CCU6_CCU0_SR0"			 => SRC_CCU6_CCU0_SR0,
			"SRC_CPU_CPU1_SB"			 => SRC_CPU_CPU1_SB,
			"SRC_CCU6_CCU0_SR1"			 => SRC_CCU6_CCU0_SR1,
			"SRC_CCU6_CCU0_SR2"			 => SRC_CCU6_CCU0_SR2,
			"SRC_CCU6_CCU0_SR3"			 => SRC_CCU6_CCU0_SR3,
			"SRC_CCU6_CCU1_SR0"			 => SRC_CCU6_CCU1_SR0,
			"SRC_CCU6_CCU1_SR1"			 => SRC_CCU6_CCU1_SR1,
			"SRC_CCU6_CCU1_SR2"			 => SRC_CCU6_CCU1_SR2,
			"SRC_CCU6_CCU1_SR3"			 => SRC_CCU6_CCU1_SR3,
			"SRC_GPT12_GPT120_CIRQ"			 => SRC_GPT12_GPT120_CIRQ,
			"SRC_GPT12_GPT120_T2"			 => SRC_GPT12_GPT120_T2,
			"SRC_GPT12_GPT120_T3"			 => SRC_GPT12_GPT120_T3,
			"SRC_CPU_CPU2_SB"			 => SRC_CPU_CPU2_SB,
			"SRC_GPT12_GPT120_T4"			 => SRC_GPT12_GPT120_T4,
			"SRC_GPT12_GPT120_T5"			 => SRC_GPT12_GPT120_T5,
			"SRC_GPT12_GPT120_T6"			 => SRC_GPT12_GPT120_T6,
			"SRC_STM_STM0_SR0"			 => SRC_STM_STM0_SR0,
			"SRC_STM_STM0_SR1"			 => SRC_STM_STM0_SR1,
			"SRC_STM_STM1_SR0"			 => SRC_STM_STM1_SR0,
			"SRC_STM_STM1_SR1"			 => SRC_STM_STM1_SR1,
			"SRC_STM_STM2_SR0"			 => SRC_STM_STM2_SR0,
			"SRC_STM_STM2_SR1"			 => SRC_STM_STM2_SR1,
			"SRC_FCE_FCE0_SR"			 => SRC_FCE_FCE0_SR,
			"SRC_SBCU"				 => SRC_SBCU,
			"SRC_DMA_DMA0_ERR0"			 => SRC_DMA_DMA0_ERR0,
			"SRC_DMA_DMA0_ERR1"			 => SRC_DMA_DMA0_ERR1,
			"SRC_DMA_DMA0_ERR2"			 => SRC_DMA_DMA0_ERR2,
			"STM0_TIM4"				 => STM0_TIM4,
			"STM0_TIM5"				 => STM0_TIM5,
			"STM0_TIM6"				 => STM0_TIM6,
			"STM0_CAP"				 => STM0_CAP,
			"STM0_CMP0"				 => STM0_CMP0,
			"STM0_CMP1"				 => STM0_CMP1,
			"STM0_CMCON"				 => STM0_CMCON,
			"STM0_ICR"				 => STM0_ICR,
			"STM0_ISCR"				 => STM0_ISCR,
			"STM0_TIM0SV"				 => STM0_TIM0SV,
			"STM0_CAPSV"				 => STM0_CAPSV,
			"STM0_OCS"				 => STM0_OCS,
			"STM0_KRSTCLR"			 => STM0_KRSTCLR,
			"STM0_KRST1"				 => STM0_KRST1,
			"STM0_KRST0"				 => STM0_KRST0,
			"STM0_ACCEN1"				 => STM0_ACCEN1,
			"STM0_ACCEN0"				 => STM0_ACCEN0,
			"STM1_CLC"				 => STM1_CLC,
			"STM1_ID"				 => STM1_ID,
			"STM1_TIM0"				 => STM1_TIM0,
			"STM1_TIM1"				 => STM1_TIM1,
			"STM1_TIM2"				 => STM1_TIM2,
			"STM1_TIM3"				 => STM1_TIM3,
			"STM1_TIM4"				 => STM1_TIM4,
			"STM1_TIM5"				 => STM1_TIM5,
			"STM1_TIM6"				 => STM1_TIM6,
			"STM1_CAP"				 => STM1_CAP,
			"STM1_CMP0"				 => STM1_CMP0,
			"STM1_CMP1"				 => STM1_CMP1,
			"STM1_CMCON"				 => STM1_CMCON,
			"STM1_ICR"				 => STM1_ICR,
			"STM1_ISCR"				 => STM1_ISCR,
			"STM1_TIM0SV"				 => STM1_TIM0SV,
			"STM1_CAPSV"				 => STM1_CAPSV,
			"STM1_OCS"				 => STM1_OCS,
			"STM1_KRSTCLR"			 => STM1_KRSTCLR,
			"STM1_KRST1"				 => STM1_KRST1,
			"STM1_KRST0"				 => STM1_KRST0,
			"STM1_ACCEN1"				 => STM1_ACCEN1,
			"STM1_ACCEN0"				 => STM1_ACCEN0,
			"STM2_CLC"				 => STM2_CLC,
			"STM2_ID"				 => STM2_ID,
			"STM2_TIM0"				 => STM2_TIM0,
			"STM2_TIM1"				 => STM2_TIM1,
			"STM2_TIM2"				 => STM2_TIM2,
			"STM2_TIM3"				 => STM2_TIM3,
			"STM2_TIM4"				 => STM2_TIM4,
			"STM2_TIM5"				 => STM2_TIM5,
			"STM2_TIM6"				 => STM2_TIM6,
			"STM2_CAP"				 => STM2_CAP,
			"STM2_CMP0"				 => STM2_CMP0,
			"STM2_CMP1"				 => STM2_CMP1,
			"STM2_CMCON"				 => STM2_CMCON,
			"STM2_ICR"				 => STM2_ICR,
			"STM2_ISCR"				 => STM2_ISCR,
			"STM2_TIM0SV"				 => STM2_TIM0SV,
			"STM2_CAPSV"				 => STM2_CAPSV,
			"STM2_OCS"				 => STM2_OCS,
			"STM2_KRSTCLR"			 => STM2_KRSTCLR,
			"STM2_KRST1"				 => STM2_KRST1,
			"STM2_KRST0"				 => STM2_KRST0,
			"STM2_ACCEN1"				 => STM2_ACCEN1,
			"STM2_ACCEN0"				 => STM2_ACCEN0,
			"MODULE_STM0"				 => MODULE_STM0,
			"MODULE_STM1"				 => MODULE_STM1,
			"MODULE_STM2"				 => MODULE_STM2,
			"STM0_CLC"				 => STM0_CLC,
			"STM0_ID"				 => STM0_ID,
			"STM0_TIM0"				 => STM0_TIM0,
			"STM0_TIM1"				 => STM0_TIM1,
			"STM0_TIM2"				 => STM0_TIM2,
			"STM0_TIM3"				 => STM0_TIM3,
			"IFX_CFG_SSW_PSW_DEFAULT"			 => IFX_CFG_SSW_PSW_DEFAULT,
			"IFXHSSL_JTAG_ID_ADDRESS"			 => IFXHSSL_JTAG_ID_ADDRESS,
			"IFXMTU_MC_ADDRESS_BASE"			 => IFXMTU_MC_ADDRESS_BASE,
            _ => 0
        }
    }
}