
stm32_pi_speed_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08007ee0  08007ee0  00008ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082b4  080082b4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080082b4  080082b4  000092b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082bc  080082bc  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082bc  080082bc  000092bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080082c0  080082c0  000092c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080082c4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001d4  08008498  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08008498  0000a4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a49  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002353  00000000  00000000  0001ac4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  0001cfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3a  00000000  00000000  0001df50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e78  00000000  00000000  0001eb8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001153c  00000000  00000000  00040a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd8d7  00000000  00000000  00051f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f815  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005348  00000000  00000000  0011f858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  00124ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ec8 	.word	0x08007ec8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007ec8 	.word	0x08007ec8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <clampf>:
extern TIM_HandleTypeDef htim1;   // PWM TIM1
extern TIM_HandleTypeDef htim2;   // Encoder TIM2
extern TIM_HandleTypeDef htim6;   // Control loop TIM6
extern UART_HandleTypeDef huart2; // UART2

static float clampf(float x, float a, float b){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ede:	edc7 0a02 	vstr	s1, [r7, #8]
 8000ee2:	ed87 1a01 	vstr	s2, [r7, #4]
  if(x < a) return a;
 8000ee6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000eea:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef6:	d501      	bpl.n	8000efc <clampf+0x28>
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	e00b      	b.n	8000f14 <clampf+0x40>
  if(x > b) return b;
 8000efc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f00:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0c:	dd01      	ble.n	8000f12 <clampf+0x3e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	e000      	b.n	8000f14 <clampf+0x40>
  return x;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	ee07 3a90 	vmov	s15, r3
 8000f18:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <motor_set>:

static void motor_set(float u_norm){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fabsf(u_norm);
 8000f32:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f36:	eef0 7ae7 	vabs.f32	s15, s15
 8000f3a:	edc7 7a05 	vstr	s15, [r7, #20]
  a = clampf(a, 0.0f, 1.0f);
 8000f3e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000f42:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8000fc0 <motor_set+0x98>
 8000f46:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f4a:	f7ff ffc3 	bl	8000ed4 <clampf>
 8000f4e:	ed87 0a05 	vstr	s0, [r7, #20]

  // IN1=PB5, IN2=PB4 (segn tu cableado)
  if(u_norm >= 0.0f){
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5e:	db0a      	blt.n	8000f76 <motor_set+0x4e>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2120      	movs	r1, #32
 8000f64:	4817      	ldr	r0, [pc, #92]	@ (8000fc4 <motor_set+0x9c>)
 8000f66:	f001 f901 	bl	800216c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	4815      	ldr	r0, [pc, #84]	@ (8000fc4 <motor_set+0x9c>)
 8000f70:	f001 f8fc 	bl	800216c <HAL_GPIO_WritePin>
 8000f74:	e009      	b.n	8000f8a <motor_set+0x62>
  }else{
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2120      	movs	r1, #32
 8000f7a:	4812      	ldr	r0, [pc, #72]	@ (8000fc4 <motor_set+0x9c>)
 8000f7c:	f001 f8f6 	bl	800216c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2110      	movs	r1, #16
 8000f84:	480f      	ldr	r0, [pc, #60]	@ (8000fc4 <motor_set+0x9c>)
 8000f86:	f001 f8f1 	bl	800216c <HAL_GPIO_WritePin>
  }

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <motor_set+0xa0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f90:	613b      	str	r3, [r7, #16]
  uint32_t ccr = (uint32_t)(a * (float)arr);
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fa8:	ee17 3a90 	vmov	r3, s15
 8000fac:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim1, PWM_CH, ccr);
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <motor_set+0xa0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68fa      	ldr	r2, [r7, #12]
 8000fb4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	00000000 	.word	0x00000000
 8000fc4:	48000400 	.word	0x48000400
 8000fc8:	200001f0 	.word	0x200001f0

08000fcc <encoder_read_delta>:

static int32_t encoder_read_delta(void){
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
  int32_t cnt = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <encoder_read_delta+0x4c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd8:	603b      	str	r3, [r7, #0]
  int32_t d = cnt - cnt_prev;
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <encoder_read_delta+0x50>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	607b      	str	r3, [r7, #4]
  cnt_prev = cnt;
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <encoder_read_delta+0x50>)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	6013      	str	r3, [r2, #0]

  // wrap 16-bit
  if(d >  32767) d -= 65536;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ff0:	db03      	blt.n	8000ffa <encoder_read_delta+0x2e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8000ff8:	607b      	str	r3, [r7, #4]
  if(d < -32768) d += 65536;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001000:	da03      	bge.n	800100a <encoder_read_delta+0x3e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001008:	607b      	str	r3, [r7, #4]

  return d;
 800100a:	687b      	ldr	r3, [r7, #4]
}
 800100c:	4618      	mov	r0, r3
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	2000023c 	.word	0x2000023c
 800101c:	2000035c 	.word	0x2000035c

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f000 fdb1 	bl	8001b8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 f82c 	bl	8001084 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 f9d6 	bl	80013dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001030:	f000 f9a4 	bl	800137c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001034:	f000 f888 	bl	8001148 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001038:	f000 f916 	bl	8001268 <MX_TIM2_Init>
  MX_TIM6_Init();
 800103c:	f000 f968 	bl	8001310 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, PWM_CH);
 8001040:	2104      	movs	r1, #4
 8001042:	480b      	ldr	r0, [pc, #44]	@ (8001070 <main+0x50>)
 8001044:	f002 fb52 	bl	80036ec <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001048:	213c      	movs	r1, #60	@ 0x3c
 800104a:	480a      	ldr	r0, [pc, #40]	@ (8001074 <main+0x54>)
 800104c:	f002 fcd2 	bl	80039f4 <HAL_TIM_Encoder_Start>

  cnt_prev = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001050:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <main+0x54>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001056:	461a      	mov	r2, r3
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <main+0x58>)
 800105a:	601a      	str	r2, [r3, #0]

  HAL_TIM_Base_Start_IT(&htim6);
 800105c:	4807      	ldr	r0, [pc, #28]	@ (800107c <main+0x5c>)
 800105e:	f002 fa99 	bl	8003594 <HAL_TIM_Base_Start_IT>

  // Arranca apagado
  motor_set(0.0f);
 8001062:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001080 <main+0x60>
 8001066:	f7ff ff5f 	bl	8000f28 <motor_set>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800106a:	bf00      	nop
 800106c:	e7fd      	b.n	800106a <main+0x4a>
 800106e:	bf00      	nop
 8001070:	200001f0 	.word	0x200001f0
 8001074:	2000023c 	.word	0x2000023c
 8001078:	2000035c 	.word	0x2000035c
 800107c:	20000288 	.word	0x20000288
 8001080:	00000000 	.word	0x00000000

08001084 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b096      	sub	sp, #88	@ 0x58
 8001088:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	2244      	movs	r2, #68	@ 0x44
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f004 fe49 	bl	8005d2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001098:	463b      	mov	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010aa:	f001 f895 	bl	80021d8 <HAL_PWREx_ControlVoltageScaling>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010b4:	f000 faee 	bl	8001694 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010b8:	f001 f870 	bl	800219c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010bc:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <SystemClock_Config+0xc0>)
 80010be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c2:	4a20      	ldr	r2, [pc, #128]	@ (8001144 <SystemClock_Config+0xc0>)
 80010c4:	f023 0318 	bic.w	r3, r3, #24
 80010c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010cc:	2314      	movs	r3, #20
 80010ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010d4:	2301      	movs	r3, #1
 80010d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010dc:	2360      	movs	r3, #96	@ 0x60
 80010de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e0:	2302      	movs	r3, #2
 80010e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010e4:	2301      	movs	r3, #1
 80010e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80010ec:	2310      	movs	r3, #16
 80010ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010f0:	2307      	movs	r3, #7
 80010f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010f4:	2302      	movs	r3, #2
 80010f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4618      	mov	r0, r3
 8001102:	f001 f8bf 	bl	8002284 <HAL_RCC_OscConfig>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800110c:	f000 fac2 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001110:	230f      	movs	r3, #15
 8001112:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001114:	2303      	movs	r3, #3
 8001116:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001124:	463b      	mov	r3, r7
 8001126:	2101      	movs	r1, #1
 8001128:	4618      	mov	r0, r3
 800112a:	f001 fcbf 	bl	8002aac <HAL_RCC_ClockConfig>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001134:	f000 faae 	bl	8001694 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001138:	f002 f8d2 	bl	80032e0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800113c:	bf00      	nop
 800113e:	3758      	adds	r7, #88	@ 0x58
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000

08001148 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b096      	sub	sp, #88	@ 0x58
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800115a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]
 800116a:	615a      	str	r2, [r3, #20]
 800116c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	222c      	movs	r2, #44	@ 0x2c
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f004 fdd8 	bl	8005d2a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800117a:	4b39      	ldr	r3, [pc, #228]	@ (8001260 <MX_TIM1_Init+0x118>)
 800117c:	4a39      	ldr	r2, [pc, #228]	@ (8001264 <MX_TIM1_Init+0x11c>)
 800117e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001180:	4b37      	ldr	r3, [pc, #220]	@ (8001260 <MX_TIM1_Init+0x118>)
 8001182:	2200      	movs	r2, #0
 8001184:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001186:	4b36      	ldr	r3, [pc, #216]	@ (8001260 <MX_TIM1_Init+0x118>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800118c:	4b34      	ldr	r3, [pc, #208]	@ (8001260 <MX_TIM1_Init+0x118>)
 800118e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001192:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001194:	4b32      	ldr	r3, [pc, #200]	@ (8001260 <MX_TIM1_Init+0x118>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800119a:	4b31      	ldr	r3, [pc, #196]	@ (8001260 <MX_TIM1_Init+0x118>)
 800119c:	2200      	movs	r2, #0
 800119e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001260 <MX_TIM1_Init+0x118>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011a6:	482e      	ldr	r0, [pc, #184]	@ (8001260 <MX_TIM1_Init+0x118>)
 80011a8:	f002 fa48 	bl	800363c <HAL_TIM_PWM_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80011b2:	f000 fa6f 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011b6:	2300      	movs	r3, #0
 80011b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011c6:	4619      	mov	r1, r3
 80011c8:	4825      	ldr	r0, [pc, #148]	@ (8001260 <MX_TIM1_Init+0x118>)
 80011ca:	f003 f9f9 	bl	80045c0 <HAL_TIMEx_MasterConfigSynchronization>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011d4:	f000 fa5e 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011d8:	2360      	movs	r3, #96	@ 0x60
 80011da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011e0:	2300      	movs	r3, #0
 80011e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011ec:	2300      	movs	r3, #0
 80011ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011f8:	2204      	movs	r2, #4
 80011fa:	4619      	mov	r1, r3
 80011fc:	4818      	ldr	r0, [pc, #96]	@ (8001260 <MX_TIM1_Init+0x118>)
 80011fe:	f002 fd8f 	bl	8003d20 <HAL_TIM_PWM_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001208:	f000 fa44 	bl	8001694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800120c:	2300      	movs	r3, #0
 800120e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001220:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001224:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800122e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	4619      	mov	r1, r3
 8001240:	4807      	ldr	r0, [pc, #28]	@ (8001260 <MX_TIM1_Init+0x118>)
 8001242:	f003 fa23 	bl	800468c <HAL_TIMEx_ConfigBreakDeadTime>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800124c:	f000 fa22 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001250:	4803      	ldr	r0, [pc, #12]	@ (8001260 <MX_TIM1_Init+0x118>)
 8001252:	f000 facf 	bl	80017f4 <HAL_TIM_MspPostInit>

}
 8001256:	bf00      	nop
 8001258:	3758      	adds	r7, #88	@ 0x58
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200001f0 	.word	0x200001f0
 8001264:	40012c00 	.word	0x40012c00

08001268 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08c      	sub	sp, #48	@ 0x30
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2224      	movs	r2, #36	@ 0x24
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f004 fd57 	bl	8005d2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	463b      	mov	r3, r7
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001286:	4b21      	ldr	r3, [pc, #132]	@ (800130c <MX_TIM2_Init+0xa4>)
 8001288:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800128c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800128e:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <MX_TIM2_Init+0xa4>)
 8001290:	2200      	movs	r2, #0
 8001292:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001294:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <MX_TIM2_Init+0xa4>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_TIM2_Init+0xa4>)
 800129c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_TIM2_Init+0xa4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a8:	4b18      	ldr	r3, [pc, #96]	@ (800130c <MX_TIM2_Init+0xa4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012ae:	2303      	movs	r3, #3
 80012b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012b6:	2301      	movs	r3, #1
 80012b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012c6:	2301      	movs	r3, #1
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	4619      	mov	r1, r3
 80012d8:	480c      	ldr	r0, [pc, #48]	@ (800130c <MX_TIM2_Init+0xa4>)
 80012da:	f002 fae5 	bl	80038a8 <HAL_TIM_Encoder_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80012e4:	f000 f9d6 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e8:	2300      	movs	r3, #0
 80012ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f0:	463b      	mov	r3, r7
 80012f2:	4619      	mov	r1, r3
 80012f4:	4805      	ldr	r0, [pc, #20]	@ (800130c <MX_TIM2_Init+0xa4>)
 80012f6:	f003 f963 	bl	80045c0 <HAL_TIMEx_MasterConfigSynchronization>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001300:	f000 f9c8 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	3730      	adds	r7, #48	@ 0x30
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	2000023c 	.word	0x2000023c

08001310 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001322:	4a15      	ldr	r2, [pc, #84]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001328:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800132c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 39;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001336:	2227      	movs	r2, #39	@ 0x27
 8001338:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_TIM6_Init+0x64>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001340:	480c      	ldr	r0, [pc, #48]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001342:	f002 f8cf 	bl	80034e4 <HAL_TIM_Base_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800134c:	f000 f9a2 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	4619      	mov	r1, r3
 800135c:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_TIM6_Init+0x64>)
 800135e:	f003 f92f 	bl	80045c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001368:	f000 f994 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000288 	.word	0x20000288
 8001378:	40001000 	.word	0x40001000

0800137c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 8001382:	4a15      	ldr	r2, [pc, #84]	@ (80013d8 <MX_USART2_UART_Init+0x5c>)
 8001384:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001386:	4b13      	ldr	r3, [pc, #76]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139a:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b2:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013be:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <MX_USART2_UART_Init+0x58>)
 80013c0:	f003 f9fa 	bl	80047b8 <HAL_UART_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013ca:	f000 f963 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200002d4 	.word	0x200002d4
 80013d8:	40004400 	.word	0x40004400

080013dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <MX_GPIO_Init+0x8c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001468 <MX_GPIO_Init+0x8c>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <MX_GPIO_Init+0x8c>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a16      	ldr	r2, [pc, #88]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a10      	ldr	r2, [pc, #64]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_GPIO_Init+0x8c>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	603b      	str	r3, [r7, #0]
 8001438:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|MOTOR_IN2_Pin|MOTOR_IN1_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2138      	movs	r1, #56	@ 0x38
 800143e:	480b      	ldr	r0, [pc, #44]	@ (800146c <MX_GPIO_Init+0x90>)
 8001440:	f000 fe94 	bl	800216c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin MOTOR_IN2_Pin MOTOR_IN1_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|MOTOR_IN2_Pin|MOTOR_IN1_Pin;
 8001444:	2338      	movs	r3, #56	@ 0x38
 8001446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4619      	mov	r1, r3
 800145a:	4804      	ldr	r0, [pc, #16]	@ (800146c <MX_GPIO_Init+0x90>)
 800145c:	f000 fd1c 	bl	8001e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001460:	bf00      	nop
 8001462:	3720      	adds	r7, #32
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40021000 	.word	0x40021000
 800146c:	48000400 	.word	0x48000400

08001470 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	b0ab      	sub	sp, #172	@ 0xac
 8001474:	af08      	add	r7, sp, #32
 8001476:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a73      	ldr	r2, [pc, #460]	@ (800164c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800147e:	4293      	cmp	r3, r2
 8001480:	f040 80df 	bne.w	8001642 <HAL_TIM_PeriodElapsedCallback+0x1d2>
  {
    static uint32_t k_tick = 0;
    float t = k_tick * TS_CTRL;
 8001484:	4b72      	ldr	r3, [pc, #456]	@ (8001650 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	ee07 3a90 	vmov	s15, r3
 800148c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001490:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001654 <HAL_TIM_PeriodElapsedCallback+0x1e4>
 8001494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001498:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    // ==============================
    static int32_t acc_counts = 0;
    static int32_t y_cps = 0;
    static uint32_t div_01s = 0;

    int32_t dcnt = encoder_read_delta();
 800149c:	f7ff fd96 	bl	8000fcc <encoder_read_delta>
 80014a0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    acc_counts += dcnt;
 80014a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001658 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014ac:	4413      	add	r3, r2
 80014ae:	4a6a      	ldr	r2, [pc, #424]	@ (8001658 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80014b0:	6013      	str	r3, [r2, #0]

    // Control y telemetra se actualizan cada 0.1 s
    static float u = 0.0f;
    static float i_term = 0.0f;

    div_01s++;
 80014b2:	4b6a      	ldr	r3, [pc, #424]	@ (800165c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a68      	ldr	r2, [pc, #416]	@ (800165c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014ba:	6013      	str	r3, [r2, #0]
    if (div_01s >= 25) {                // 250 Hz -> 0.1 s
 80014bc:	4b67      	ldr	r3, [pc, #412]	@ (800165c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b18      	cmp	r3, #24
 80014c2:	f240 80b2 	bls.w	800162a <HAL_TIM_PeriodElapsedCallback+0x1ba>
      div_01s = 0;
 80014c6:	4b65      	ldr	r3, [pc, #404]	@ (800165c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]

      y_cps = acc_counts * 10;          // counts/s
 80014cc:	4b62      	ldr	r3, [pc, #392]	@ (8001658 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4613      	mov	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	461a      	mov	r2, r3
 80014da:	4b61      	ldr	r3, [pc, #388]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014dc:	601a      	str	r2, [r3, #0]
      acc_counts = 0;
 80014de:	4b5e      	ldr	r3, [pc, #376]	@ (8001658 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]

      // corregir signo (ya validado)
      y_cps = -y_cps;
 80014e4:	4b5e      	ldr	r3, [pc, #376]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	425b      	negs	r3, r3
 80014ea:	4a5d      	ldr	r2, [pc, #372]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014ec:	6013      	str	r3, [r2, #0]

      // filtro simple
      static float y_f = 0.0f;
      y_f = 0.8f*y_f + 0.2f*(float)y_cps;
 80014ee:	4b5d      	ldr	r3, [pc, #372]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80014f0:	edd3 7a00 	vldr	s15, [r3]
 80014f4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001668 <HAL_TIM_PeriodElapsedCallback+0x1f8>
 80014f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014fc:	4b58      	ldr	r3, [pc, #352]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001508:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800166c <HAL_TIM_PeriodElapsedCallback+0x1fc>
 800150c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	4b53      	ldr	r3, [pc, #332]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001516:	edc3 7a00 	vstr	s15, [r3]

      // ==============================
      // 2) Setpoint con margen
      // ==============================
      int32_t ref_cps = (t < 2.0f) ? 0 : 17000;
 800151a:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800151e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	d501      	bpl.n	8001530 <HAL_TIM_PeriodElapsedCallback+0xc0>
 800152c:	2300      	movs	r3, #0
 800152e:	e001      	b.n	8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001530:	f244 2368 	movw	r3, #17000	@ 0x4268
 8001534:	67fb      	str	r3, [r7, #124]	@ 0x7c

      // ==============================
      // 3) PI (retunado para counts/s)
      // ==============================
      float e = (float)ref_cps - y_f;
 8001536:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001540:	4b48      	ldr	r3, [pc, #288]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001542:	edd3 7a00 	vldr	s15, [r3]
 8001546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800154a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

      // Ganancias (ajuste tpico para tu caso)
      const float Kp_cps = 0.00035f;
 800154e:	4b48      	ldr	r3, [pc, #288]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001550:	677b      	str	r3, [r7, #116]	@ 0x74
      const float Ki_cps = 0.00008f;
 8001552:	4b48      	ldr	r3, [pc, #288]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001554:	673b      	str	r3, [r7, #112]	@ 0x70

      const float DT_MEAS = 0.1f;       // porque actualizamos cada 0.1 s
 8001556:	4b48      	ldr	r3, [pc, #288]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001558:	66fb      	str	r3, [r7, #108]	@ 0x6c
      i_term += e * DT_MEAS;
 800155a:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800155e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001566:	4b45      	ldr	r3, [pc, #276]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001570:	4b42      	ldr	r3, [pc, #264]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001572:	edc3 7a00 	vstr	s15, [r3]

      // anti-windup: limita contribucin integral
      i_term = clampf(i_term, -15000.0f, 15000.0f);
 8001576:	4b41      	ldr	r3, [pc, #260]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 8001680 <HAL_TIM_PeriodElapsedCallback+0x210>
 8001580:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8001684 <HAL_TIM_PeriodElapsedCallback+0x214>
 8001584:	eeb0 0a67 	vmov.f32	s0, s15
 8001588:	f7ff fca4 	bl	8000ed4 <clampf>
 800158c:	eef0 7a40 	vmov.f32	s15, s0
 8001590:	4b3a      	ldr	r3, [pc, #232]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001592:	edc3 7a00 	vstr	s15, [r3]

      u = Kp_cps*e + Ki_cps*i_term;
 8001596:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800159a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800159e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015a2:	4b36      	ldr	r3, [pc, #216]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80015a4:	edd3 6a00 	vldr	s13, [r3]
 80015a8:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80015ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b4:	4b34      	ldr	r3, [pc, #208]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015b6:	edc3 7a00 	vstr	s15, [r3]
      u = clampf(u, -1.0f, 1.0f);
 80015ba:	4b33      	ldr	r3, [pc, #204]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80015c4:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	f7ff fc82 	bl	8000ed4 <clampf>
 80015d0:	eef0 7a40 	vmov.f32	s15, s0
 80015d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015d6:	edc3 7a00 	vstr	s15, [r3]

      // ==============================
      // 4) UART 10 Hz
      // ==============================
      char line[96];
      int n = snprintf(line, sizeof(line),
 80015da:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80015de:	f7fe ffb3 	bl	8000548 <__aeabi_f2d>
 80015e2:	4604      	mov	r4, r0
 80015e4:	460d      	mov	r5, r1
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80015e8:	681e      	ldr	r6, [r3, #0]
 80015ea:	4b27      	ldr	r3, [pc, #156]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ffaa 	bl	8000548 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	f107 0008 	add.w	r0, r7, #8
 80015fc:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8001600:	9106      	str	r1, [sp, #24]
 8001602:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001606:	9603      	str	r6, [sp, #12]
 8001608:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800160a:	9302      	str	r3, [sp, #8]
 800160c:	e9cd 4500 	strd	r4, r5, [sp]
 8001610:	4a1e      	ldr	r2, [pc, #120]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001612:	2160      	movs	r1, #96	@ 0x60
 8001614:	f004 fb10 	bl	8005c38 <sniprintf>
 8001618:	66b8      	str	r0, [r7, #104]	@ 0x68
                       "%.3f,%ld,%ld,%.3f,%ld\r\n",
                       t, (long)ref_cps, (long)y_cps, u, (long)dcnt);
      HAL_UART_Transmit(&huart2, (uint8_t*)line, (uint16_t)n, 5);
 800161a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800161c:	b29a      	uxth	r2, r3
 800161e:	f107 0108 	add.w	r1, r7, #8
 8001622:	2305      	movs	r3, #5
 8001624:	481a      	ldr	r0, [pc, #104]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001626:	f003 f915 	bl	8004854 <HAL_UART_Transmit>
    }

    // aplicar siempre el ltimo u
    motor_set(u);
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	f7ff fc78 	bl	8000f28 <motor_set>

    k_tick++;
 8001638:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	3301      	adds	r3, #1
 800163e:	4a04      	ldr	r2, [pc, #16]	@ (8001650 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001640:	6013      	str	r3, [r2, #0]
  }
}
 8001642:	bf00      	nop
 8001644:	378c      	adds	r7, #140	@ 0x8c
 8001646:	46bd      	mov	sp, r7
 8001648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800164a:	bf00      	nop
 800164c:	40001000 	.word	0x40001000
 8001650:	20000360 	.word	0x20000360
 8001654:	3b83126f 	.word	0x3b83126f
 8001658:	20000364 	.word	0x20000364
 800165c:	20000368 	.word	0x20000368
 8001660:	2000036c 	.word	0x2000036c
 8001664:	20000370 	.word	0x20000370
 8001668:	3f4ccccd 	.word	0x3f4ccccd
 800166c:	3e4ccccd 	.word	0x3e4ccccd
 8001670:	39b78034 	.word	0x39b78034
 8001674:	38a7c5ac 	.word	0x38a7c5ac
 8001678:	3dcccccd 	.word	0x3dcccccd
 800167c:	20000374 	.word	0x20000374
 8001680:	466a6000 	.word	0x466a6000
 8001684:	c66a6000 	.word	0xc66a6000
 8001688:	20000378 	.word	0x20000378
 800168c:	08007ee0 	.word	0x08007ee0
 8001690:	200002d4 	.word	0x200002d4

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <Error_Handler+0x8>

080016a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <HAL_MspInit+0x44>)
 80016a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016aa:	4a0e      	ldr	r2, [pc, #56]	@ (80016e4 <HAL_MspInit+0x44>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <HAL_MspInit+0x44>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <HAL_MspInit+0x44>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	4a08      	ldr	r2, [pc, #32]	@ (80016e4 <HAL_MspInit+0x44>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_MspInit+0x44>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000

080016e8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001720 <HAL_TIM_PWM_MspInit+0x38>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d10b      	bne.n	8001712 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <HAL_TIM_PWM_MspInit+0x3c>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016fe:	4a09      	ldr	r2, [pc, #36]	@ (8001724 <HAL_TIM_PWM_MspInit+0x3c>)
 8001700:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001704:	6613      	str	r3, [r2, #96]	@ 0x60
 8001706:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <HAL_TIM_PWM_MspInit+0x3c>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800170a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001712:	bf00      	nop
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40012c00 	.word	0x40012c00
 8001724:	40021000 	.word	0x40021000

08001728 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001748:	d128      	bne.n	800179c <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800174a:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174e:	4a15      	ldr	r2, [pc, #84]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6593      	str	r3, [r2, #88]	@ 0x58
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a0f      	ldr	r2, [pc, #60]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800177a:	2322      	movs	r3, #34	@ 0x22
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001786:	2300      	movs	r3, #0
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800178a:	2301      	movs	r3, #1
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001798:	f000 fb7e 	bl	8001e98 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	@ 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40021000 	.word	0x40021000

080017a8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0d      	ldr	r2, [pc, #52]	@ (80017ec <HAL_TIM_Base_MspInit+0x44>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d113      	bne.n	80017e2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80017ba:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <HAL_TIM_Base_MspInit+0x48>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017be:	4a0c      	ldr	r2, [pc, #48]	@ (80017f0 <HAL_TIM_Base_MspInit+0x48>)
 80017c0:	f043 0310 	orr.w	r3, r3, #16
 80017c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_TIM_Base_MspInit+0x48>)
 80017c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ca:	f003 0310 	and.w	r3, r3, #16
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2100      	movs	r1, #0
 80017d6:	2036      	movs	r0, #54	@ 0x36
 80017d8:	f000 fb27 	bl	8001e2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017dc:	2036      	movs	r0, #54	@ 0x36
 80017de:	f000 fb40 	bl	8001e62 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40001000 	.word	0x40001000
 80017f0:	40021000 	.word	0x40021000

080017f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a12      	ldr	r2, [pc, #72]	@ (800185c <HAL_TIM_MspPostInit+0x68>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d11d      	bne.n	8001852 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_TIM_MspPostInit+0x6c>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	4a11      	ldr	r2, [pc, #68]	@ (8001860 <HAL_TIM_MspPostInit+0x6c>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <HAL_TIM_MspPostInit+0x6c>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800182e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001832:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001834:	2302      	movs	r3, #2
 8001836:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001840:	2301      	movs	r3, #1
 8001842:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	4619      	mov	r1, r3
 800184a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184e:	f000 fb23 	bl	8001e98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40012c00 	.word	0x40012c00
 8001860:	40021000 	.word	0x40021000

08001864 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b09e      	sub	sp, #120	@ 0x78
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	2254      	movs	r2, #84	@ 0x54
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f004 fa50 	bl	8005d2a <memset>
  if(huart->Instance==USART2)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a1f      	ldr	r2, [pc, #124]	@ (800190c <HAL_UART_MspInit+0xa8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d136      	bne.n	8001902 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001894:	2302      	movs	r3, #2
 8001896:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	4618      	mov	r0, r3
 80018a2:	f001 fb27 	bl	8002ef4 <HAL_RCCEx_PeriphCLKConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018ac:	f7ff fef2 	bl	8001694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018b0:	4b17      	ldr	r3, [pc, #92]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b4:	4a16      	ldr	r2, [pc, #88]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80018bc:	4b14      	ldr	r3, [pc, #80]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	4a10      	ldr	r2, [pc, #64]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <HAL_UART_MspInit+0xac>)
 80018d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80018e0:	230c      	movs	r3, #12
 80018e2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e4:	2302      	movs	r3, #2
 80018e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ec:	2303      	movs	r3, #3
 80018ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018f0:	2307      	movs	r3, #7
 80018f2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018f8:	4619      	mov	r1, r3
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fe:	f000 facb 	bl	8001e98 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001902:	bf00      	nop
 8001904:	3778      	adds	r7, #120	@ 0x78
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40004400 	.word	0x40004400
 8001910:	40021000 	.word	0x40021000

08001914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <NMI_Handler+0x4>

0800191c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <HardFault_Handler+0x4>

08001924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <MemManage_Handler+0x4>

0800192c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <UsageFault_Handler+0x4>

0800193c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196a:	f000 f963 	bl	8001c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001978:	4802      	ldr	r0, [pc, #8]	@ (8001984 <TIM6_DAC_IRQHandler+0x10>)
 800197a:	f002 f8c9 	bl	8003b10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000288 	.word	0x20000288

08001988 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  return 1;
 800198c:	2301      	movs	r3, #1
}
 800198e:	4618      	mov	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <_kill>:

int _kill(int pid, int sig)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019a2:	f004 fa15 	bl	8005dd0 <__errno>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2216      	movs	r2, #22
 80019aa:	601a      	str	r2, [r3, #0]
  return -1;
 80019ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_exit>:

void _exit (int status)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff ffe7 	bl	8001998 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019ca:	bf00      	nop
 80019cc:	e7fd      	b.n	80019ca <_exit+0x12>

080019ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e00a      	b.n	80019f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019e0:	f3af 8000 	nop.w
 80019e4:	4601      	mov	r1, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	60ba      	str	r2, [r7, #8]
 80019ec:	b2ca      	uxtb	r2, r1
 80019ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	dbf0      	blt.n	80019e0 <_read+0x12>
  }

  return len;
 80019fe:	687b      	ldr	r3, [r7, #4]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e009      	b.n	8001a2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	60ba      	str	r2, [r7, #8]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dbf1      	blt.n	8001a1a <_write+0x12>
  }
  return len;
 8001a36:	687b      	ldr	r3, [r7, #4]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_close>:

int _close(int file)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a68:	605a      	str	r2, [r3, #4]
  return 0;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_isatty>:

int _isatty(int file)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a80:	2301      	movs	r3, #1
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b085      	sub	sp, #20
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab0:	4a14      	ldr	r2, [pc, #80]	@ (8001b04 <_sbrk+0x5c>)
 8001ab2:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <_sbrk+0x60>)
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001abc:	4b13      	ldr	r3, [pc, #76]	@ (8001b0c <_sbrk+0x64>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d102      	bne.n	8001aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ac4:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <_sbrk+0x64>)
 8001ac6:	4a12      	ldr	r2, [pc, #72]	@ (8001b10 <_sbrk+0x68>)
 8001ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aca:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d207      	bcs.n	8001ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad8:	f004 f97a 	bl	8005dd0 <__errno>
 8001adc:	4603      	mov	r3, r0
 8001ade:	220c      	movs	r2, #12
 8001ae0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	e009      	b.n	8001afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <_sbrk+0x64>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aee:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <_sbrk+0x64>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	4a05      	ldr	r2, [pc, #20]	@ (8001b0c <_sbrk+0x64>)
 8001af8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001afa:	68fb      	ldr	r3, [r7, #12]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	2000c000 	.word	0x2000c000
 8001b08:	00000400 	.word	0x00000400
 8001b0c:	2000037c 	.word	0x2000037c
 8001b10:	200004d0 	.word	0x200004d0

08001b14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <SystemInit+0x20>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b1e:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <SystemInit+0x20>)
 8001b20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b3c:	f7ff ffea 	bl	8001b14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b40:	480c      	ldr	r0, [pc, #48]	@ (8001b74 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b42:	490d      	ldr	r1, [pc, #52]	@ (8001b78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b44:	4a0d      	ldr	r2, [pc, #52]	@ (8001b7c <LoopForever+0xe>)
  movs r3, #0
 8001b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b48:	e002      	b.n	8001b50 <LoopCopyDataInit>

08001b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b4e:	3304      	adds	r3, #4

08001b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b54:	d3f9      	bcc.n	8001b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b56:	4a0a      	ldr	r2, [pc, #40]	@ (8001b80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b58:	4c0a      	ldr	r4, [pc, #40]	@ (8001b84 <LoopForever+0x16>)
  movs r3, #0
 8001b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b5c:	e001      	b.n	8001b62 <LoopFillZerobss>

08001b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b60:	3204      	adds	r2, #4

08001b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b64:	d3fb      	bcc.n	8001b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b66:	f004 f939 	bl	8005ddc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b6a:	f7ff fa59 	bl	8001020 <main>

08001b6e <LoopForever>:

LoopForever:
    b LoopForever
 8001b6e:	e7fe      	b.n	8001b6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b70:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b78:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b7c:	080082c4 	.word	0x080082c4
  ldr r2, =_sbss
 8001b80:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b84:	200004d0 	.word	0x200004d0

08001b88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b88:	e7fe      	b.n	8001b88 <ADC1_IRQHandler>

08001b8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f000 f93d 	bl	8001e14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f000 f80e 	bl	8001bbc <HAL_InitTick>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	71fb      	strb	r3, [r7, #7]
 8001baa:	e001      	b.n	8001bb0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bac:	f7ff fd78 	bl	80016a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <HAL_InitTick+0x6c>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d023      	beq.n	8001c18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bd0:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_InitTick+0x70>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <HAL_InitTick+0x6c>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f949 	bl	8001e7e <HAL_SYSTICK_Config>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10f      	bne.n	8001c12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b0f      	cmp	r3, #15
 8001bf6:	d809      	bhi.n	8001c0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001c00:	f000 f913 	bl	8001e2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_InitTick+0x74>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	e007      	b.n	8001c1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
 8001c10:	e004      	b.n	8001c1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	73fb      	strb	r3, [r7, #15]
 8001c16:	e001      	b.n	8001c1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	20000004 	.word	0x20000004

08001c34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <HAL_IncTick+0x20>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <HAL_IncTick+0x24>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4413      	add	r3, r2
 8001c44:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <HAL_IncTick+0x24>)
 8001c46:	6013      	str	r3, [r2, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000008 	.word	0x20000008
 8001c58:	20000380 	.word	0x20000380

08001c5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c60:	4b03      	ldr	r3, [pc, #12]	@ (8001c70 <HAL_GetTick+0x14>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000380 	.word	0x20000380

08001c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c84:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c90:	4013      	ands	r3, r2
 8001c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ca6:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	60d3      	str	r3, [r2, #12]
}
 8001cac:	bf00      	nop
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc0:	4b04      	ldr	r3, [pc, #16]	@ (8001cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	0a1b      	lsrs	r3, r3, #8
 8001cc6:	f003 0307 	and.w	r3, r3, #7
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	db0b      	blt.n	8001d02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	f003 021f 	and.w	r2, r3, #31
 8001cf0:	4907      	ldr	r1, [pc, #28]	@ (8001d10 <__NVIC_EnableIRQ+0x38>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	095b      	lsrs	r3, r3, #5
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000e100 	.word	0xe000e100

08001d14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	6039      	str	r1, [r7, #0]
 8001d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	db0a      	blt.n	8001d3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	490c      	ldr	r1, [pc, #48]	@ (8001d60 <__NVIC_SetPriority+0x4c>)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	0112      	lsls	r2, r2, #4
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	440b      	add	r3, r1
 8001d38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d3c:	e00a      	b.n	8001d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4908      	ldr	r1, [pc, #32]	@ (8001d64 <__NVIC_SetPriority+0x50>)
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	3b04      	subs	r3, #4
 8001d4c:	0112      	lsls	r2, r2, #4
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	440b      	add	r3, r1
 8001d52:	761a      	strb	r2, [r3, #24]
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b089      	sub	sp, #36	@ 0x24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f1c3 0307 	rsb	r3, r3, #7
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	bf28      	it	cs
 8001d86:	2304      	movcs	r3, #4
 8001d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	2b06      	cmp	r3, #6
 8001d90:	d902      	bls.n	8001d98 <NVIC_EncodePriority+0x30>
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	3b03      	subs	r3, #3
 8001d96:	e000      	b.n	8001d9a <NVIC_EncodePriority+0x32>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43da      	mvns	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	401a      	ands	r2, r3
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db0:	f04f 31ff 	mov.w	r1, #4294967295
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	43d9      	mvns	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	4313      	orrs	r3, r2
         );
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3724      	adds	r7, #36	@ 0x24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001de0:	d301      	bcc.n	8001de6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001de2:	2301      	movs	r3, #1
 8001de4:	e00f      	b.n	8001e06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001de6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <SysTick_Config+0x40>)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dee:	210f      	movs	r1, #15
 8001df0:	f04f 30ff 	mov.w	r0, #4294967295
 8001df4:	f7ff ff8e 	bl	8001d14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <SysTick_Config+0x40>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dfe:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <SysTick_Config+0x40>)
 8001e00:	2207      	movs	r2, #7
 8001e02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	e000e010 	.word	0xe000e010

08001e14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff ff29 	bl	8001c74 <__NVIC_SetPriorityGrouping>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b086      	sub	sp, #24
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	4603      	mov	r3, r0
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
 8001e36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e3c:	f7ff ff3e 	bl	8001cbc <__NVIC_GetPriorityGrouping>
 8001e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	6978      	ldr	r0, [r7, #20]
 8001e48:	f7ff ff8e 	bl	8001d68 <NVIC_EncodePriority>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff5d 	bl	8001d14 <__NVIC_SetPriority>
}
 8001e5a:	bf00      	nop
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff31 	bl	8001cd8 <__NVIC_EnableIRQ>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ffa2 	bl	8001dd0 <SysTick_Config>
 8001e8c:	4603      	mov	r3, r0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
	...

08001e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea6:	e148      	b.n	800213a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	2101      	movs	r1, #1
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 813a 	beq.w	8002134 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d005      	beq.n	8001ed8 <HAL_GPIO_Init+0x40>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d130      	bne.n	8001f3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4013      	ands	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f0e:	2201      	movs	r2, #1
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	091b      	lsrs	r3, r3, #4
 8001f24:	f003 0201 	and.w	r2, r3, #1
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d017      	beq.n	8001f76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	2203      	movs	r2, #3
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d123      	bne.n	8001fca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	08da      	lsrs	r2, r3, #3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3208      	adds	r2, #8
 8001f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	220f      	movs	r2, #15
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	691a      	ldr	r2, [r3, #16]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	08da      	lsrs	r2, r3, #3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3208      	adds	r2, #8
 8001fc4:	6939      	ldr	r1, [r7, #16]
 8001fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 0203 	and.w	r2, r3, #3
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 8094 	beq.w	8002134 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200c:	4b52      	ldr	r3, [pc, #328]	@ (8002158 <HAL_GPIO_Init+0x2c0>)
 800200e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002010:	4a51      	ldr	r2, [pc, #324]	@ (8002158 <HAL_GPIO_Init+0x2c0>)
 8002012:	f043 0301 	orr.w	r3, r3, #1
 8002016:	6613      	str	r3, [r2, #96]	@ 0x60
 8002018:	4b4f      	ldr	r3, [pc, #316]	@ (8002158 <HAL_GPIO_Init+0x2c0>)
 800201a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002024:	4a4d      	ldr	r2, [pc, #308]	@ (800215c <HAL_GPIO_Init+0x2c4>)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	089b      	lsrs	r3, r3, #2
 800202a:	3302      	adds	r3, #2
 800202c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	220f      	movs	r2, #15
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	4013      	ands	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800204e:	d00d      	beq.n	800206c <HAL_GPIO_Init+0x1d4>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a43      	ldr	r2, [pc, #268]	@ (8002160 <HAL_GPIO_Init+0x2c8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d007      	beq.n	8002068 <HAL_GPIO_Init+0x1d0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a42      	ldr	r2, [pc, #264]	@ (8002164 <HAL_GPIO_Init+0x2cc>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d101      	bne.n	8002064 <HAL_GPIO_Init+0x1cc>
 8002060:	2302      	movs	r3, #2
 8002062:	e004      	b.n	800206e <HAL_GPIO_Init+0x1d6>
 8002064:	2307      	movs	r3, #7
 8002066:	e002      	b.n	800206e <HAL_GPIO_Init+0x1d6>
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <HAL_GPIO_Init+0x1d6>
 800206c:	2300      	movs	r3, #0
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	f002 0203 	and.w	r2, r2, #3
 8002074:	0092      	lsls	r2, r2, #2
 8002076:	4093      	lsls	r3, r2
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800207e:	4937      	ldr	r1, [pc, #220]	@ (800215c <HAL_GPIO_Init+0x2c4>)
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	3302      	adds	r3, #2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800208c:	4b36      	ldr	r3, [pc, #216]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	43db      	mvns	r3, r3
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4013      	ands	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020b6:	4b2c      	ldr	r3, [pc, #176]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020da:	4a23      	ldr	r2, [pc, #140]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020e0:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002104:	4a18      	ldr	r2, [pc, #96]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800210a:	4b17      	ldr	r3, [pc, #92]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800212e:	4a0e      	ldr	r2, [pc, #56]	@ (8002168 <HAL_GPIO_Init+0x2d0>)
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	3301      	adds	r3, #1
 8002138:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	fa22 f303 	lsr.w	r3, r2, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	f47f aeaf 	bne.w	8001ea8 <HAL_GPIO_Init+0x10>
  }
}
 800214a:	bf00      	nop
 800214c:	bf00      	nop
 800214e:	371c      	adds	r7, #28
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	40010000 	.word	0x40010000
 8002160:	48000400 	.word	0x48000400
 8002164:	48000800 	.word	0x48000800
 8002168:	40010400 	.word	0x40010400

0800216c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	807b      	strh	r3, [r7, #2]
 8002178:	4613      	mov	r3, r2
 800217a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800217c:	787b      	ldrb	r3, [r7, #1]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002182:	887a      	ldrh	r2, [r7, #2]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002188:	e002      	b.n	8002190 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800218a:	887a      	ldrh	r2, [r7, #2]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a04      	ldr	r2, [pc, #16]	@ (80021b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021aa:	6013      	str	r3, [r2, #0]
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	40007000 	.word	0x40007000

080021bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021c0:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40007000 	.word	0x40007000

080021d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e6:	d130      	bne.n	800224a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021e8:	4b23      	ldr	r3, [pc, #140]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021f4:	d038      	beq.n	8002268 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021f6:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002200:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002204:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002206:	4b1d      	ldr	r3, [pc, #116]	@ (800227c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2232      	movs	r2, #50	@ 0x32
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	4a1b      	ldr	r2, [pc, #108]	@ (8002280 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002212:	fba2 2303 	umull	r2, r3, r2, r3
 8002216:	0c9b      	lsrs	r3, r3, #18
 8002218:	3301      	adds	r3, #1
 800221a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800221c:	e002      	b.n	8002224 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3b01      	subs	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002224:	4b14      	ldr	r3, [pc, #80]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800222c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002230:	d102      	bne.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1f2      	bne.n	800221e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002238:	4b0f      	ldr	r3, [pc, #60]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002240:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002244:	d110      	bne.n	8002268 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e00f      	b.n	800226a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800224a:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002256:	d007      	beq.n	8002268 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002258:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002260:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002262:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002266:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40007000 	.word	0x40007000
 800227c:	20000000 	.word	0x20000000
 8002280:	431bde83 	.word	0x431bde83

08002284 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d102      	bne.n	8002298 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	f000 bc02 	b.w	8002a9c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002298:	4b96      	ldr	r3, [pc, #600]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a2:	4b94      	ldr	r3, [pc, #592]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f000 80e4 	beq.w	8002482 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d007      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4c>
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	f040 808b 	bne.w	80023de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	f040 8087 	bne.w	80023de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022d0:	4b88      	ldr	r3, [pc, #544]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d005      	beq.n	80022e8 <HAL_RCC_OscConfig+0x64>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d101      	bne.n	80022e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e3d9      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a1a      	ldr	r2, [r3, #32]
 80022ec:	4b81      	ldr	r3, [pc, #516]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d004      	beq.n	8002302 <HAL_RCC_OscConfig+0x7e>
 80022f8:	4b7e      	ldr	r3, [pc, #504]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002300:	e005      	b.n	800230e <HAL_RCC_OscConfig+0x8a>
 8002302:	4b7c      	ldr	r3, [pc, #496]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800230e:	4293      	cmp	r3, r2
 8002310:	d223      	bcs.n	800235a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	4618      	mov	r0, r3
 8002318:	f000 fd8c 	bl	8002e34 <RCC_SetFlashLatencyFromMSIRange>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e3ba      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002326:	4b73      	ldr	r3, [pc, #460]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a72      	ldr	r2, [pc, #456]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800232c:	f043 0308 	orr.w	r3, r3, #8
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	4b70      	ldr	r3, [pc, #448]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	496d      	ldr	r1, [pc, #436]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002340:	4313      	orrs	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002344:	4b6b      	ldr	r3, [pc, #428]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	69db      	ldr	r3, [r3, #28]
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	4968      	ldr	r1, [pc, #416]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002354:	4313      	orrs	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
 8002358:	e025      	b.n	80023a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235a:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a65      	ldr	r2, [pc, #404]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	4b63      	ldr	r3, [pc, #396]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4960      	ldr	r1, [pc, #384]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002374:	4313      	orrs	r3, r2
 8002376:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002378:	4b5e      	ldr	r3, [pc, #376]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	495b      	ldr	r1, [pc, #364]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002388:	4313      	orrs	r3, r2
 800238a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d109      	bne.n	80023a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	4618      	mov	r0, r3
 8002398:	f000 fd4c 	bl	8002e34 <RCC_SetFlashLatencyFromMSIRange>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e37a      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023a6:	f000 fc81 	bl	8002cac <HAL_RCC_GetSysClockFreq>
 80023aa:	4602      	mov	r2, r0
 80023ac:	4b51      	ldr	r3, [pc, #324]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	091b      	lsrs	r3, r3, #4
 80023b2:	f003 030f 	and.w	r3, r3, #15
 80023b6:	4950      	ldr	r1, [pc, #320]	@ (80024f8 <HAL_RCC_OscConfig+0x274>)
 80023b8:	5ccb      	ldrb	r3, [r1, r3]
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	fa22 f303 	lsr.w	r3, r2, r3
 80023c2:	4a4e      	ldr	r2, [pc, #312]	@ (80024fc <HAL_RCC_OscConfig+0x278>)
 80023c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002500 <HAL_RCC_OscConfig+0x27c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fbf6 	bl	8001bbc <HAL_InitTick>
 80023d0:	4603      	mov	r3, r0
 80023d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d052      	beq.n	8002480 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	e35e      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d032      	beq.n	800244c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023e6:	4b43      	ldr	r3, [pc, #268]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a42      	ldr	r2, [pc, #264]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023f2:	f7ff fc33 	bl	8001c5c <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023fa:	f7ff fc2f 	bl	8001c5c <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e347      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800240c:	4b39      	ldr	r3, [pc, #228]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d0f0      	beq.n	80023fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002418:	4b36      	ldr	r3, [pc, #216]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a35      	ldr	r2, [pc, #212]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800241e:	f043 0308 	orr.w	r3, r3, #8
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	4b33      	ldr	r3, [pc, #204]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	4930      	ldr	r1, [pc, #192]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002436:	4b2f      	ldr	r3, [pc, #188]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	492b      	ldr	r1, [pc, #172]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002446:	4313      	orrs	r3, r2
 8002448:	604b      	str	r3, [r1, #4]
 800244a:	e01a      	b.n	8002482 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800244c:	4b29      	ldr	r3, [pc, #164]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a28      	ldr	r2, [pc, #160]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002452:	f023 0301 	bic.w	r3, r3, #1
 8002456:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002458:	f7ff fc00 	bl	8001c5c <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002460:	f7ff fbfc 	bl	8001c5c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e314      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002472:	4b20      	ldr	r3, [pc, #128]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0x1dc>
 800247e:	e000      	b.n	8002482 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002480:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d073      	beq.n	8002576 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	2b08      	cmp	r3, #8
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_OscConfig+0x21c>
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	2b0c      	cmp	r3, #12
 8002498:	d10e      	bne.n	80024b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	2b03      	cmp	r3, #3
 800249e:	d10b      	bne.n	80024b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a0:	4b14      	ldr	r3, [pc, #80]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d063      	beq.n	8002574 <HAL_RCC_OscConfig+0x2f0>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d15f      	bne.n	8002574 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e2f1      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024c0:	d106      	bne.n	80024d0 <HAL_RCC_OscConfig+0x24c>
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a0b      	ldr	r2, [pc, #44]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	e025      	b.n	800251c <HAL_RCC_OscConfig+0x298>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024d8:	d114      	bne.n	8002504 <HAL_RCC_OscConfig+0x280>
 80024da:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a05      	ldr	r2, [pc, #20]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	4b03      	ldr	r3, [pc, #12]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a02      	ldr	r2, [pc, #8]	@ (80024f4 <HAL_RCC_OscConfig+0x270>)
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f0:	6013      	str	r3, [r2, #0]
 80024f2:	e013      	b.n	800251c <HAL_RCC_OscConfig+0x298>
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08007ef8 	.word	0x08007ef8
 80024fc:	20000000 	.word	0x20000000
 8002500:	20000004 	.word	0x20000004
 8002504:	4ba0      	ldr	r3, [pc, #640]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a9f      	ldr	r2, [pc, #636]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800250a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	4b9d      	ldr	r3, [pc, #628]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a9c      	ldr	r2, [pc, #624]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002516:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d013      	beq.n	800254c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f7ff fb9a 	bl	8001c5c <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800252c:	f7ff fb96 	bl	8001c5c <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b64      	cmp	r3, #100	@ 0x64
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e2ae      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800253e:	4b92      	ldr	r3, [pc, #584]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x2a8>
 800254a:	e014      	b.n	8002576 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254c:	f7ff fb86 	bl	8001c5c <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002554:	f7ff fb82 	bl	8001c5c <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b64      	cmp	r3, #100	@ 0x64
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e29a      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002566:	4b88      	ldr	r3, [pc, #544]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1f0      	bne.n	8002554 <HAL_RCC_OscConfig+0x2d0>
 8002572:	e000      	b.n	8002576 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d060      	beq.n	8002644 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b04      	cmp	r3, #4
 8002586:	d005      	beq.n	8002594 <HAL_RCC_OscConfig+0x310>
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2b0c      	cmp	r3, #12
 800258c:	d119      	bne.n	80025c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b02      	cmp	r3, #2
 8002592:	d116      	bne.n	80025c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002594:	4b7c      	ldr	r3, [pc, #496]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259c:	2b00      	cmp	r3, #0
 800259e:	d005      	beq.n	80025ac <HAL_RCC_OscConfig+0x328>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e277      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ac:	4b76      	ldr	r3, [pc, #472]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	061b      	lsls	r3, r3, #24
 80025ba:	4973      	ldr	r1, [pc, #460]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c0:	e040      	b.n	8002644 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d023      	beq.n	8002612 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d6:	f7ff fb41 	bl	8001c5c <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025de:	f7ff fb3d 	bl	8001c5c <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e255      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f0:	4b65      	ldr	r3, [pc, #404]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fc:	4b62      	ldr	r3, [pc, #392]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	061b      	lsls	r3, r3, #24
 800260a:	495f      	ldr	r1, [pc, #380]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800260c:	4313      	orrs	r3, r2
 800260e:	604b      	str	r3, [r1, #4]
 8002610:	e018      	b.n	8002644 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002612:	4b5d      	ldr	r3, [pc, #372]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a5c      	ldr	r2, [pc, #368]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800261c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7ff fb1d 	bl	8001c5c <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002626:	f7ff fb19 	bl	8001c5c <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e231      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002638:	4b53      	ldr	r3, [pc, #332]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f0      	bne.n	8002626 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d03c      	beq.n	80026ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01c      	beq.n	8002692 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002658:	4b4b      	ldr	r3, [pc, #300]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800265a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800265e:	4a4a      	ldr	r2, [pc, #296]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002668:	f7ff faf8 	bl	8001c5c <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002670:	f7ff faf4 	bl	8001c5c <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e20c      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002682:	4b41      	ldr	r3, [pc, #260]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0ef      	beq.n	8002670 <HAL_RCC_OscConfig+0x3ec>
 8002690:	e01b      	b.n	80026ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002692:	4b3d      	ldr	r3, [pc, #244]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002698:	4a3b      	ldr	r2, [pc, #236]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a2:	f7ff fadb 	bl	8001c5c <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026aa:	f7ff fad7 	bl	8001c5c <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e1ef      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026bc:	4b32      	ldr	r3, [pc, #200]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80026be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1ef      	bne.n	80026aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 80a6 	beq.w	8002824 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026d8:	2300      	movs	r3, #0
 80026da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80026de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10d      	bne.n	8002704 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026e8:	4b27      	ldr	r3, [pc, #156]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80026ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ec:	4a26      	ldr	r2, [pc, #152]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80026ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026f4:	4b24      	ldr	r3, [pc, #144]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 80026f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002700:	2301      	movs	r3, #1
 8002702:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002704:	4b21      	ldr	r3, [pc, #132]	@ (800278c <HAL_RCC_OscConfig+0x508>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d118      	bne.n	8002742 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002710:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <HAL_RCC_OscConfig+0x508>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a1d      	ldr	r2, [pc, #116]	@ (800278c <HAL_RCC_OscConfig+0x508>)
 8002716:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800271a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800271c:	f7ff fa9e 	bl	8001c5c <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002724:	f7ff fa9a 	bl	8001c5c <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e1b2      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <HAL_RCC_OscConfig+0x508>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d108      	bne.n	800275c <HAL_RCC_OscConfig+0x4d8>
 800274a:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800274c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002750:	4a0d      	ldr	r2, [pc, #52]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002752:	f043 0301 	orr.w	r3, r3, #1
 8002756:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800275a:	e029      	b.n	80027b0 <HAL_RCC_OscConfig+0x52c>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2b05      	cmp	r3, #5
 8002762:	d115      	bne.n	8002790 <HAL_RCC_OscConfig+0x50c>
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276a:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800276c:	f043 0304 	orr.w	r3, r3, #4
 8002770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002774:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277a:	4a03      	ldr	r2, [pc, #12]	@ (8002788 <HAL_RCC_OscConfig+0x504>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002784:	e014      	b.n	80027b0 <HAL_RCC_OscConfig+0x52c>
 8002786:	bf00      	nop
 8002788:	40021000 	.word	0x40021000
 800278c:	40007000 	.word	0x40007000
 8002790:	4b9a      	ldr	r3, [pc, #616]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002796:	4a99      	ldr	r2, [pc, #612]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002798:	f023 0301 	bic.w	r3, r3, #1
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a0:	4b96      	ldr	r3, [pc, #600]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80027a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a6:	4a95      	ldr	r2, [pc, #596]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80027a8:	f023 0304 	bic.w	r3, r3, #4
 80027ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d016      	beq.n	80027e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b8:	f7ff fa50 	bl	8001c5c <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027be:	e00a      	b.n	80027d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c0:	f7ff fa4c 	bl	8001c5c <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e162      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d6:	4b89      	ldr	r3, [pc, #548]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80027d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0ed      	beq.n	80027c0 <HAL_RCC_OscConfig+0x53c>
 80027e4:	e015      	b.n	8002812 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e6:	f7ff fa39 	bl	8001c5c <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7ff fa35 	bl	8001c5c <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e14b      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002804:	4b7d      	ldr	r3, [pc, #500]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1ed      	bne.n	80027ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002812:	7ffb      	ldrb	r3, [r7, #31]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d105      	bne.n	8002824 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002818:	4b78      	ldr	r3, [pc, #480]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800281a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281c:	4a77      	ldr	r2, [pc, #476]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800281e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002822:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d03c      	beq.n	80028aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002834:	2b00      	cmp	r3, #0
 8002836:	d01c      	beq.n	8002872 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002838:	4b70      	ldr	r3, [pc, #448]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800283a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800283e:	4a6f      	ldr	r2, [pc, #444]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002848:	f7ff fa08 	bl	8001c5c <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002850:	f7ff fa04 	bl	8001c5c <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e11c      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002862:	4b66      	ldr	r3, [pc, #408]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002864:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0ef      	beq.n	8002850 <HAL_RCC_OscConfig+0x5cc>
 8002870:	e01b      	b.n	80028aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002872:	4b62      	ldr	r3, [pc, #392]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002874:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002878:	4a60      	ldr	r2, [pc, #384]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800287a:	f023 0301 	bic.w	r3, r3, #1
 800287e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002882:	f7ff f9eb 	bl	8001c5c <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800288a:	f7ff f9e7 	bl	8001c5c <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e0ff      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800289c:	4b57      	ldr	r3, [pc, #348]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800289e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1ef      	bne.n	800288a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 80f3 	beq.w	8002a9a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	f040 80c9 	bne.w	8002a50 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028be:	4b4f      	ldr	r3, [pc, #316]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f003 0203 	and.w	r2, r3, #3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d12c      	bne.n	800292c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028dc:	3b01      	subs	r3, #1
 80028de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d123      	bne.n	800292c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d11b      	bne.n	800292c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002900:	429a      	cmp	r2, r3
 8002902:	d113      	bne.n	800292c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290e:	085b      	lsrs	r3, r3, #1
 8002910:	3b01      	subs	r3, #1
 8002912:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d109      	bne.n	800292c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	3b01      	subs	r3, #1
 8002926:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002928:	429a      	cmp	r2, r3
 800292a:	d06b      	beq.n	8002a04 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b0c      	cmp	r3, #12
 8002930:	d062      	beq.n	80029f8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002932:	4b32      	ldr	r3, [pc, #200]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0ac      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002942:	4b2e      	ldr	r3, [pc, #184]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a2d      	ldr	r2, [pc, #180]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002948:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800294c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800294e:	f7ff f985 	bl	8001c5c <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002956:	f7ff f981 	bl	8001c5c <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e099      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002968:	4b24      	ldr	r3, [pc, #144]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1f0      	bne.n	8002956 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002974:	4b21      	ldr	r3, [pc, #132]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	4b21      	ldr	r3, [pc, #132]	@ (8002a00 <HAL_RCC_OscConfig+0x77c>)
 800297a:	4013      	ands	r3, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002984:	3a01      	subs	r2, #1
 8002986:	0112      	lsls	r2, r2, #4
 8002988:	4311      	orrs	r1, r2
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800298e:	0212      	lsls	r2, r2, #8
 8002990:	4311      	orrs	r1, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002996:	0852      	lsrs	r2, r2, #1
 8002998:	3a01      	subs	r2, #1
 800299a:	0552      	lsls	r2, r2, #21
 800299c:	4311      	orrs	r1, r2
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029a2:	0852      	lsrs	r2, r2, #1
 80029a4:	3a01      	subs	r2, #1
 80029a6:	0652      	lsls	r2, r2, #25
 80029a8:	4311      	orrs	r1, r2
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029ae:	06d2      	lsls	r2, r2, #27
 80029b0:	430a      	orrs	r2, r1
 80029b2:	4912      	ldr	r1, [pc, #72]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029b8:	4b10      	ldr	r3, [pc, #64]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a0f      	ldr	r2, [pc, #60]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029c4:	4b0d      	ldr	r3, [pc, #52]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4a0c      	ldr	r2, [pc, #48]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029d0:	f7ff f944 	bl	8001c5c <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7ff f940 	bl	8001c5c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e058      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ea:	4b04      	ldr	r3, [pc, #16]	@ (80029fc <HAL_RCC_OscConfig+0x778>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f0      	beq.n	80029d8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029f6:	e050      	b.n	8002a9a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e04f      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
 80029fc:	40021000 	.word	0x40021000
 8002a00:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a04:	4b27      	ldr	r3, [pc, #156]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d144      	bne.n	8002a9a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a10:	4b24      	ldr	r3, [pc, #144]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a23      	ldr	r2, [pc, #140]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4a20      	ldr	r2, [pc, #128]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a28:	f7ff f918 	bl	8001c5c <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a30:	f7ff f914 	bl	8001c5c <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e02c      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a42:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x7ac>
 8002a4e:	e024      	b.n	8002a9a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b0c      	cmp	r3, #12
 8002a54:	d01f      	beq.n	8002a96 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a56:	4b13      	ldr	r3, [pc, #76]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a12      	ldr	r2, [pc, #72]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7ff f8fb 	bl	8001c5c <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6a:	f7ff f8f7 	bl	8001c5c <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e00f      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a7c:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f0      	bne.n	8002a6a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	4905      	ldr	r1, [pc, #20]	@ (8002aa4 <HAL_RCC_OscConfig+0x820>)
 8002a8e:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <HAL_RCC_OscConfig+0x824>)
 8002a90:	4013      	ands	r3, r2
 8002a92:	60cb      	str	r3, [r1, #12]
 8002a94:	e001      	b.n	8002a9a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3720      	adds	r7, #32
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	feeefffc 	.word	0xfeeefffc

08002aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0e7      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac0:	4b75      	ldr	r3, [pc, #468]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d910      	bls.n	8002af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ace:	4b72      	ldr	r3, [pc, #456]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 0207 	bic.w	r2, r3, #7
 8002ad6:	4970      	ldr	r1, [pc, #448]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b6e      	ldr	r3, [pc, #440]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e0cf      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d010      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	4b66      	ldr	r3, [pc, #408]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d908      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b0c:	4b63      	ldr	r3, [pc, #396]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4960      	ldr	r1, [pc, #384]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d04c      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d107      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b32:	4b5a      	ldr	r3, [pc, #360]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d121      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e0a6      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d107      	bne.n	8002b5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b4a:	4b54      	ldr	r3, [pc, #336]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d115      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e09a      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b62:	4b4e      	ldr	r3, [pc, #312]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d109      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e08e      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b72:	4b4a      	ldr	r3, [pc, #296]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e086      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b82:	4b46      	ldr	r3, [pc, #280]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f023 0203 	bic.w	r2, r3, #3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4943      	ldr	r1, [pc, #268]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b94:	f7ff f862 	bl	8001c5c <HAL_GetTick>
 8002b98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b9c:	f7ff f85e 	bl	8001c5c <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e06e      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	4b3a      	ldr	r3, [pc, #232]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 020c 	and.w	r2, r3, #12
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d1eb      	bne.n	8002b9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d010      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	4b31      	ldr	r3, [pc, #196]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d208      	bcs.n	8002bf2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	492b      	ldr	r1, [pc, #172]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bf2:	4b29      	ldr	r3, [pc, #164]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d210      	bcs.n	8002c22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c00:	4b25      	ldr	r3, [pc, #148]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f023 0207 	bic.w	r2, r3, #7
 8002c08:	4923      	ldr	r1, [pc, #140]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c10:	4b21      	ldr	r3, [pc, #132]	@ (8002c98 <HAL_RCC_ClockConfig+0x1ec>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d001      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e036      	b.n	8002c90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0304 	and.w	r3, r3, #4
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	4918      	ldr	r1, [pc, #96]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d009      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c4c:	4b13      	ldr	r3, [pc, #76]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	4910      	ldr	r1, [pc, #64]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c60:	f000 f824 	bl	8002cac <HAL_RCC_GetSysClockFreq>
 8002c64:	4602      	mov	r2, r0
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <HAL_RCC_ClockConfig+0x1f0>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	091b      	lsrs	r3, r3, #4
 8002c6c:	f003 030f 	and.w	r3, r3, #15
 8002c70:	490b      	ldr	r1, [pc, #44]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1f4>)
 8002c72:	5ccb      	ldrb	r3, [r1, r3]
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
 8002c7c:	4a09      	ldr	r2, [pc, #36]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c80:	4b09      	ldr	r3, [pc, #36]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1fc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe ff99 	bl	8001bbc <HAL_InitTick>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c8e:	7afb      	ldrb	r3, [r7, #11]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40022000 	.word	0x40022000
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	08007ef8 	.word	0x08007ef8
 8002ca4:	20000000 	.word	0x20000000
 8002ca8:	20000004 	.word	0x20000004

08002cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b089      	sub	sp, #36	@ 0x24
 8002cb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cba:	4b3e      	ldr	r3, [pc, #248]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
 8002cc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x34>
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d121      	bne.n	8002d1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d11e      	bne.n	8002d1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ce0:	4b34      	ldr	r3, [pc, #208]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d107      	bne.n	8002cfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cec:	4b31      	ldr	r3, [pc, #196]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cf2:	0a1b      	lsrs	r3, r3, #8
 8002cf4:	f003 030f 	and.w	r3, r3, #15
 8002cf8:	61fb      	str	r3, [r7, #28]
 8002cfa:	e005      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d08:	4a2b      	ldr	r2, [pc, #172]	@ (8002db8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10d      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d102      	bne.n	8002d2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d24:	4b25      	ldr	r3, [pc, #148]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d26:	61bb      	str	r3, [r7, #24]
 8002d28:	e004      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d30:	4b23      	ldr	r3, [pc, #140]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d134      	bne.n	8002da4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d003      	beq.n	8002d52 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d003      	beq.n	8002d58 <HAL_RCC_GetSysClockFreq+0xac>
 8002d50:	e005      	b.n	8002d5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d52:	4b1a      	ldr	r3, [pc, #104]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d54:	617b      	str	r3, [r7, #20]
      break;
 8002d56:	e005      	b.n	8002d64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d58:	4b19      	ldr	r3, [pc, #100]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d5a:	617b      	str	r3, [r7, #20]
      break;
 8002d5c:	e002      	b.n	8002d64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	617b      	str	r3, [r7, #20]
      break;
 8002d62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d64:	4b13      	ldr	r3, [pc, #76]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	091b      	lsrs	r3, r3, #4
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	3301      	adds	r3, #1
 8002d70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d72:	4b10      	ldr	r3, [pc, #64]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	fb03 f202 	mul.w	r2, r3, r2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	0e5b      	lsrs	r3, r3, #25
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	3301      	adds	r3, #1
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002da4:	69bb      	ldr	r3, [r7, #24]
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3724      	adds	r7, #36	@ 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40021000 	.word	0x40021000
 8002db8:	08007f10 	.word	0x08007f10
 8002dbc:	00f42400 	.word	0x00f42400
 8002dc0:	007a1200 	.word	0x007a1200

08002dc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	@ (8002dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000000 	.word	0x20000000

08002ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002de0:	f7ff fff0 	bl	8002dc4 <HAL_RCC_GetHCLKFreq>
 8002de4:	4602      	mov	r2, r0
 8002de6:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	0a1b      	lsrs	r3, r3, #8
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	4904      	ldr	r1, [pc, #16]	@ (8002e04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002df2:	5ccb      	ldrb	r3, [r1, r3]
 8002df4:	f003 031f 	and.w	r3, r3, #31
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40021000 	.word	0x40021000
 8002e04:	08007f08 	.word	0x08007f08

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e0c:	f7ff ffda 	bl	8002dc4 <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	0adb      	lsrs	r3, r3, #11
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4904      	ldr	r1, [pc, #16]	@ (8002e30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	f003 031f 	and.w	r3, r3, #31
 8002e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	08007f08 	.word	0x08007f08

08002e34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e40:	4b2a      	ldr	r3, [pc, #168]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e4c:	f7ff f9b6 	bl	80021bc <HAL_PWREx_GetVoltageRange>
 8002e50:	6178      	str	r0, [r7, #20]
 8002e52:	e014      	b.n	8002e7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e54:	4b25      	ldr	r3, [pc, #148]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	4a24      	ldr	r2, [pc, #144]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e60:	4b22      	ldr	r3, [pc, #136]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e6c:	f7ff f9a6 	bl	80021bc <HAL_PWREx_GetVoltageRange>
 8002e70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e72:	4b1e      	ldr	r3, [pc, #120]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	4a1d      	ldr	r2, [pc, #116]	@ (8002eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e84:	d10b      	bne.n	8002e9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b80      	cmp	r3, #128	@ 0x80
 8002e8a:	d919      	bls.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e90:	d902      	bls.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e92:	2302      	movs	r3, #2
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	e013      	b.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e98:	2301      	movs	r3, #1
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	e010      	b.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b80      	cmp	r3, #128	@ 0x80
 8002ea2:	d902      	bls.n	8002eaa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	e00a      	b.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b80      	cmp	r3, #128	@ 0x80
 8002eae:	d102      	bne.n	8002eb6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	e004      	b.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b70      	cmp	r3, #112	@ 0x70
 8002eba:	d101      	bne.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f023 0207 	bic.w	r2, r3, #7
 8002ec8:	4909      	ldr	r1, [pc, #36]	@ (8002ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ed0:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d001      	beq.n	8002ee2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40022000 	.word	0x40022000

08002ef4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002efc:	2300      	movs	r3, #0
 8002efe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f00:	2300      	movs	r3, #0
 8002f02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d031      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f14:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f18:	d01a      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002f1a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f1e:	d814      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d009      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f28:	d10f      	bne.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002f2a:	4b5d      	ldr	r3, [pc, #372]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	4a5c      	ldr	r2, [pc, #368]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f34:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f36:	e00c      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 f9de 	bl	8003300 <RCCEx_PLLSAI1_Config>
 8002f44:	4603      	mov	r3, r0
 8002f46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f48:	e003      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f4e:	e000      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002f50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f52:	7cfb      	ldrb	r3, [r7, #19]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10b      	bne.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f58:	4b51      	ldr	r3, [pc, #324]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f66:	494e      	ldr	r1, [pc, #312]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f6e:	e001      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 809e 	beq.w	80030be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f82:	2300      	movs	r3, #0
 8002f84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f86:	4b46      	ldr	r3, [pc, #280]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002f96:	2300      	movs	r3, #0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00d      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	4b40      	ldr	r3, [pc, #256]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa0:	4a3f      	ldr	r2, [pc, #252]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fa8:	4b3d      	ldr	r3, [pc, #244]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a39      	ldr	r2, [pc, #228]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fc4:	f7fe fe4a 	bl	8001c5c <HAL_GetTick>
 8002fc8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fca:	e009      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fcc:	f7fe fe46 	bl	8001c5c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d902      	bls.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	74fb      	strb	r3, [r7, #19]
        break;
 8002fde:	e005      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fe0:	4b30      	ldr	r3, [pc, #192]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0ef      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002fec:	7cfb      	ldrb	r3, [r7, #19]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d15a      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ffc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01e      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	429a      	cmp	r2, r3
 800300c:	d019      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800300e:	4b24      	ldr	r3, [pc, #144]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003014:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003018:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800301a:	4b21      	ldr	r3, [pc, #132]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003020:	4a1f      	ldr	r2, [pc, #124]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003026:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800302a:	4b1d      	ldr	r3, [pc, #116]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800302c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003030:	4a1b      	ldr	r2, [pc, #108]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003036:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800303a:	4a19      	ldr	r2, [pc, #100]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b00      	cmp	r3, #0
 800304a:	d016      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7fe fe06 	bl	8001c5c <HAL_GetTick>
 8003050:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003052:	e00b      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003054:	f7fe fe02 	bl	8001c5c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003062:	4293      	cmp	r3, r2
 8003064:	d902      	bls.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	74fb      	strb	r3, [r7, #19]
            break;
 800306a:	e006      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800306c:	4b0c      	ldr	r3, [pc, #48]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0ec      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800307a:	7cfb      	ldrb	r3, [r7, #19]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10b      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003080:	4b07      	ldr	r3, [pc, #28]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003086:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800308e:	4904      	ldr	r1, [pc, #16]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003096:	e009      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003098:	7cfb      	ldrb	r3, [r7, #19]
 800309a:	74bb      	strb	r3, [r7, #18]
 800309c:	e006      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800309e:	bf00      	nop
 80030a0:	40021000 	.word	0x40021000
 80030a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a8:	7cfb      	ldrb	r3, [r7, #19]
 80030aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ac:	7c7b      	ldrb	r3, [r7, #17]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d105      	bne.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b2:	4b8a      	ldr	r3, [pc, #552]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b6:	4a89      	ldr	r2, [pc, #548]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030ca:	4b84      	ldr	r3, [pc, #528]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d0:	f023 0203 	bic.w	r2, r3, #3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	4980      	ldr	r1, [pc, #512]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030ec:	4b7b      	ldr	r3, [pc, #492]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f2:	f023 020c 	bic.w	r2, r3, #12
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	4978      	ldr	r1, [pc, #480]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800310e:	4b73      	ldr	r3, [pc, #460]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003114:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	496f      	ldr	r1, [pc, #444]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003130:	4b6a      	ldr	r3, [pc, #424]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003136:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313e:	4967      	ldr	r1, [pc, #412]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003152:	4b62      	ldr	r3, [pc, #392]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003158:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003160:	495e      	ldr	r1, [pc, #376]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003174:	4b59      	ldr	r3, [pc, #356]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003182:	4956      	ldr	r1, [pc, #344]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003196:	4b51      	ldr	r3, [pc, #324]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a4:	494d      	ldr	r1, [pc, #308]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d028      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031b8:	4b48      	ldr	r3, [pc, #288]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	4945      	ldr	r1, [pc, #276]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031d6:	d106      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031d8:	4b40      	ldr	r3, [pc, #256]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	4a3f      	ldr	r2, [pc, #252]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031e2:	60d3      	str	r3, [r2, #12]
 80031e4:	e011      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ee:	d10c      	bne.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3304      	adds	r3, #4
 80031f4:	2101      	movs	r1, #1
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 f882 	bl	8003300 <RCCEx_PLLSAI1_Config>
 80031fc:	4603      	mov	r3, r0
 80031fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003200:	7cfb      	ldrb	r3, [r7, #19]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003206:	7cfb      	ldrb	r3, [r7, #19]
 8003208:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d028      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003216:	4b31      	ldr	r3, [pc, #196]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003224:	492d      	ldr	r1, [pc, #180]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003226:	4313      	orrs	r3, r2
 8003228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003230:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003234:	d106      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003236:	4b29      	ldr	r3, [pc, #164]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	4a28      	ldr	r2, [pc, #160]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800323c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003240:	60d3      	str	r3, [r2, #12]
 8003242:	e011      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003248:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800324c:	d10c      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3304      	adds	r3, #4
 8003252:	2101      	movs	r1, #1
 8003254:	4618      	mov	r0, r3
 8003256:	f000 f853 	bl	8003300 <RCCEx_PLLSAI1_Config>
 800325a:	4603      	mov	r3, r0
 800325c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800325e:	7cfb      	ldrb	r3, [r7, #19]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003264:	7cfb      	ldrb	r3, [r7, #19]
 8003266:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d01c      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003274:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003282:	4916      	ldr	r1, [pc, #88]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003284:	4313      	orrs	r3, r2
 8003286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800328e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003292:	d10c      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3304      	adds	r3, #4
 8003298:	2102      	movs	r1, #2
 800329a:	4618      	mov	r0, r3
 800329c:	f000 f830 	bl	8003300 <RCCEx_PLLSAI1_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032a4:	7cfb      	ldrb	r3, [r7, #19]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80032aa:	7cfb      	ldrb	r3, [r7, #19]
 80032ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c8:	4904      	ldr	r1, [pc, #16]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40021000 	.word	0x40021000

080032e0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80032e4:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a04      	ldr	r2, [pc, #16]	@ (80032fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80032ea:	f043 0304 	orr.w	r3, r3, #4
 80032ee:	6013      	str	r3, [r2, #0]
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40021000 	.word	0x40021000

08003300 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800330e:	4b74      	ldr	r3, [pc, #464]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f003 0303 	and.w	r3, r3, #3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d018      	beq.n	800334c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800331a:	4b71      	ldr	r3, [pc, #452]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f003 0203 	and.w	r2, r3, #3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d10d      	bne.n	8003346 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
       ||
 800332e:	2b00      	cmp	r3, #0
 8003330:	d009      	beq.n	8003346 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003332:	4b6b      	ldr	r3, [pc, #428]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	091b      	lsrs	r3, r3, #4
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	1c5a      	adds	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
       ||
 8003342:	429a      	cmp	r2, r3
 8003344:	d047      	beq.n	80033d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
 800334a:	e044      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b03      	cmp	r3, #3
 8003352:	d018      	beq.n	8003386 <RCCEx_PLLSAI1_Config+0x86>
 8003354:	2b03      	cmp	r3, #3
 8003356:	d825      	bhi.n	80033a4 <RCCEx_PLLSAI1_Config+0xa4>
 8003358:	2b01      	cmp	r3, #1
 800335a:	d002      	beq.n	8003362 <RCCEx_PLLSAI1_Config+0x62>
 800335c:	2b02      	cmp	r3, #2
 800335e:	d009      	beq.n	8003374 <RCCEx_PLLSAI1_Config+0x74>
 8003360:	e020      	b.n	80033a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003362:	4b5f      	ldr	r3, [pc, #380]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d11d      	bne.n	80033aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003372:	e01a      	b.n	80033aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003374:	4b5a      	ldr	r3, [pc, #360]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800337c:	2b00      	cmp	r3, #0
 800337e:	d116      	bne.n	80033ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003384:	e013      	b.n	80033ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003386:	4b56      	ldr	r3, [pc, #344]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10f      	bne.n	80033b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003392:	4b53      	ldr	r3, [pc, #332]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d109      	bne.n	80033b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033a2:	e006      	b.n	80033b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      break;
 80033a8:	e004      	b.n	80033b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033aa:	bf00      	nop
 80033ac:	e002      	b.n	80033b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80033b4:	7bfb      	ldrb	r3, [r7, #15]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10d      	bne.n	80033d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033ba:	4b49      	ldr	r3, [pc, #292]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6819      	ldr	r1, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	430b      	orrs	r3, r1
 80033d0:	4943      	ldr	r1, [pc, #268]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d17c      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033dc:	4b40      	ldr	r3, [pc, #256]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a3f      	ldr	r2, [pc, #252]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80033e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e8:	f7fe fc38 	bl	8001c5c <HAL_GetTick>
 80033ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033ee:	e009      	b.n	8003404 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033f0:	f7fe fc34 	bl	8001c5c <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d902      	bls.n	8003404 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	73fb      	strb	r3, [r7, #15]
        break;
 8003402:	e005      	b.n	8003410 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003404:	4b36      	ldr	r3, [pc, #216]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1ef      	bne.n	80033f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003410:	7bfb      	ldrb	r3, [r7, #15]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d15f      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d110      	bne.n	800343e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800341c:	4b30      	ldr	r3, [pc, #192]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003424:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6892      	ldr	r2, [r2, #8]
 800342c:	0211      	lsls	r1, r2, #8
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	68d2      	ldr	r2, [r2, #12]
 8003432:	06d2      	lsls	r2, r2, #27
 8003434:	430a      	orrs	r2, r1
 8003436:	492a      	ldr	r1, [pc, #168]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003438:	4313      	orrs	r3, r2
 800343a:	610b      	str	r3, [r1, #16]
 800343c:	e027      	b.n	800348e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d112      	bne.n	800346a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003444:	4b26      	ldr	r3, [pc, #152]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800344c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6892      	ldr	r2, [r2, #8]
 8003454:	0211      	lsls	r1, r2, #8
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6912      	ldr	r2, [r2, #16]
 800345a:	0852      	lsrs	r2, r2, #1
 800345c:	3a01      	subs	r2, #1
 800345e:	0552      	lsls	r2, r2, #21
 8003460:	430a      	orrs	r2, r1
 8003462:	491f      	ldr	r1, [pc, #124]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003464:	4313      	orrs	r3, r2
 8003466:	610b      	str	r3, [r1, #16]
 8003468:	e011      	b.n	800348e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800346a:	4b1d      	ldr	r3, [pc, #116]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003472:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6892      	ldr	r2, [r2, #8]
 800347a:	0211      	lsls	r1, r2, #8
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6952      	ldr	r2, [r2, #20]
 8003480:	0852      	lsrs	r2, r2, #1
 8003482:	3a01      	subs	r2, #1
 8003484:	0652      	lsls	r2, r2, #25
 8003486:	430a      	orrs	r2, r1
 8003488:	4915      	ldr	r1, [pc, #84]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800348a:	4313      	orrs	r3, r2
 800348c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800348e:	4b14      	ldr	r3, [pc, #80]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a13      	ldr	r2, [pc, #76]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003494:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003498:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800349a:	f7fe fbdf 	bl	8001c5c <HAL_GetTick>
 800349e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034a0:	e009      	b.n	80034b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034a2:	f7fe fbdb 	bl	8001c5c <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d902      	bls.n	80034b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	73fb      	strb	r3, [r7, #15]
          break;
 80034b4:	e005      	b.n	80034c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034b6:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0ef      	beq.n	80034a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d106      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034c8:	4b05      	ldr	r3, [pc, #20]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	4903      	ldr	r1, [pc, #12]	@ (80034e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40021000 	.word	0x40021000

080034e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e049      	b.n	800358a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fe f94c 	bl	80017a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3304      	adds	r3, #4
 8003520:	4619      	mov	r1, r3
 8003522:	4610      	mov	r0, r2
 8003524:	f000 fd38 	bl	8003f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
	...

08003594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d001      	beq.n	80035ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e03b      	b.n	8003624 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a19      	ldr	r2, [pc, #100]	@ (8003630 <HAL_TIM_Base_Start_IT+0x9c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d009      	beq.n	80035e2 <HAL_TIM_Base_Start_IT+0x4e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d6:	d004      	beq.n	80035e2 <HAL_TIM_Base_Start_IT+0x4e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <HAL_TIM_Base_Start_IT+0xa0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d115      	bne.n	800360e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <HAL_TIM_Base_Start_IT+0xa4>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2b06      	cmp	r3, #6
 80035f2:	d015      	beq.n	8003620 <HAL_TIM_Base_Start_IT+0x8c>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fa:	d011      	beq.n	8003620 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f042 0201 	orr.w	r2, r2, #1
 800360a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800360c:	e008      	b.n	8003620 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 0201 	orr.w	r2, r2, #1
 800361c:	601a      	str	r2, [r3, #0]
 800361e:	e000      	b.n	8003622 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003620:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40014000 	.word	0x40014000
 8003638:	00010007 	.word	0x00010007

0800363c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e049      	b.n	80036e2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fe f840 	bl	80016e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2202      	movs	r2, #2
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3304      	adds	r3, #4
 8003678:	4619      	mov	r1, r3
 800367a:	4610      	mov	r0, r2
 800367c:	f000 fc8c 	bl	8003f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d109      	bne.n	8003710 <HAL_TIM_PWM_Start+0x24>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	bf14      	ite	ne
 8003708:	2301      	movne	r3, #1
 800370a:	2300      	moveq	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	e03c      	b.n	800378a <HAL_TIM_PWM_Start+0x9e>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2b04      	cmp	r3, #4
 8003714:	d109      	bne.n	800372a <HAL_TIM_PWM_Start+0x3e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b01      	cmp	r3, #1
 8003720:	bf14      	ite	ne
 8003722:	2301      	movne	r3, #1
 8003724:	2300      	moveq	r3, #0
 8003726:	b2db      	uxtb	r3, r3
 8003728:	e02f      	b.n	800378a <HAL_TIM_PWM_Start+0x9e>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d109      	bne.n	8003744 <HAL_TIM_PWM_Start+0x58>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	bf14      	ite	ne
 800373c:	2301      	movne	r3, #1
 800373e:	2300      	moveq	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	e022      	b.n	800378a <HAL_TIM_PWM_Start+0x9e>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	2b0c      	cmp	r3, #12
 8003748:	d109      	bne.n	800375e <HAL_TIM_PWM_Start+0x72>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b01      	cmp	r3, #1
 8003754:	bf14      	ite	ne
 8003756:	2301      	movne	r3, #1
 8003758:	2300      	moveq	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	e015      	b.n	800378a <HAL_TIM_PWM_Start+0x9e>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b10      	cmp	r3, #16
 8003762:	d109      	bne.n	8003778 <HAL_TIM_PWM_Start+0x8c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b01      	cmp	r3, #1
 800376e:	bf14      	ite	ne
 8003770:	2301      	movne	r3, #1
 8003772:	2300      	moveq	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	e008      	b.n	800378a <HAL_TIM_PWM_Start+0x9e>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b01      	cmp	r3, #1
 8003782:	bf14      	ite	ne
 8003784:	2301      	movne	r3, #1
 8003786:	2300      	moveq	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e07e      	b.n	8003890 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d104      	bne.n	80037a2 <HAL_TIM_PWM_Start+0xb6>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037a0:	e023      	b.n	80037ea <HAL_TIM_PWM_Start+0xfe>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b04      	cmp	r3, #4
 80037a6:	d104      	bne.n	80037b2 <HAL_TIM_PWM_Start+0xc6>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037b0:	e01b      	b.n	80037ea <HAL_TIM_PWM_Start+0xfe>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d104      	bne.n	80037c2 <HAL_TIM_PWM_Start+0xd6>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037c0:	e013      	b.n	80037ea <HAL_TIM_PWM_Start+0xfe>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b0c      	cmp	r3, #12
 80037c6:	d104      	bne.n	80037d2 <HAL_TIM_PWM_Start+0xe6>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037d0:	e00b      	b.n	80037ea <HAL_TIM_PWM_Start+0xfe>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b10      	cmp	r3, #16
 80037d6:	d104      	bne.n	80037e2 <HAL_TIM_PWM_Start+0xf6>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037e0:	e003      	b.n	80037ea <HAL_TIM_PWM_Start+0xfe>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2202      	movs	r2, #2
 80037e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2201      	movs	r2, #1
 80037f0:	6839      	ldr	r1, [r7, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 febe 	bl	8004574 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a26      	ldr	r2, [pc, #152]	@ (8003898 <HAL_TIM_PWM_Start+0x1ac>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d009      	beq.n	8003816 <HAL_TIM_PWM_Start+0x12a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a25      	ldr	r2, [pc, #148]	@ (800389c <HAL_TIM_PWM_Start+0x1b0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d004      	beq.n	8003816 <HAL_TIM_PWM_Start+0x12a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a23      	ldr	r2, [pc, #140]	@ (80038a0 <HAL_TIM_PWM_Start+0x1b4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <HAL_TIM_PWM_Start+0x12e>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_TIM_PWM_Start+0x130>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a18      	ldr	r2, [pc, #96]	@ (8003898 <HAL_TIM_PWM_Start+0x1ac>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d009      	beq.n	800384e <HAL_TIM_PWM_Start+0x162>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003842:	d004      	beq.n	800384e <HAL_TIM_PWM_Start+0x162>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a14      	ldr	r2, [pc, #80]	@ (800389c <HAL_TIM_PWM_Start+0x1b0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d115      	bne.n	800387a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <HAL_TIM_PWM_Start+0x1b8>)
 8003856:	4013      	ands	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2b06      	cmp	r3, #6
 800385e:	d015      	beq.n	800388c <HAL_TIM_PWM_Start+0x1a0>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003866:	d011      	beq.n	800388c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0201 	orr.w	r2, r2, #1
 8003876:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003878:	e008      	b.n	800388c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0201 	orr.w	r2, r2, #1
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	e000      	b.n	800388e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800388c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40012c00 	.word	0x40012c00
 800389c:	40014000 	.word	0x40014000
 80038a0:	40014400 	.word	0x40014400
 80038a4:	00010007 	.word	0x00010007

080038a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e097      	b.n	80039ec <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d106      	bne.n	80038d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f7fd ff29 	bl	8001728 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2202      	movs	r2, #2
 80038da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6812      	ldr	r2, [r2, #0]
 80038e8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80038ec:	f023 0307 	bic.w	r3, r3, #7
 80038f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3304      	adds	r3, #4
 80038fa:	4619      	mov	r1, r3
 80038fc:	4610      	mov	r0, r2
 80038fe:	f000 fb4b 	bl	8003f98 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	4313      	orrs	r3, r2
 8003922:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800392a:	f023 0303 	bic.w	r3, r3, #3
 800392e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	4313      	orrs	r3, r2
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4313      	orrs	r3, r2
 8003940:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003948:	f023 030c 	bic.w	r3, r3, #12
 800394c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003954:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003958:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	021b      	lsls	r3, r3, #8
 8003964:	4313      	orrs	r3, r2
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	011a      	lsls	r2, r3, #4
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	031b      	lsls	r3, r3, #12
 8003978:	4313      	orrs	r3, r2
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003986:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800398e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	4313      	orrs	r3, r2
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a04:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a0c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a14:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a1c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d110      	bne.n	8003a46 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d102      	bne.n	8003a30 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a2a:	7b7b      	ldrb	r3, [r7, #13]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e069      	b.n	8003b08 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a44:	e031      	b.n	8003aaa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b04      	cmp	r3, #4
 8003a4a:	d110      	bne.n	8003a6e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a4c:	7bbb      	ldrb	r3, [r7, #14]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d102      	bne.n	8003a58 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a52:	7b3b      	ldrb	r3, [r7, #12]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d001      	beq.n	8003a5c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e055      	b.n	8003b08 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a6c:	e01d      	b.n	8003aaa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d108      	bne.n	8003a86 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a74:	7bbb      	ldrb	r3, [r7, #14]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d105      	bne.n	8003a86 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a7a:	7b7b      	ldrb	r3, [r7, #13]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d102      	bne.n	8003a86 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a80:	7b3b      	ldrb	r3, [r7, #12]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d001      	beq.n	8003a8a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e03e      	b.n	8003b08 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2202      	movs	r2, #2
 8003a96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_TIM_Encoder_Start+0xc4>
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d008      	beq.n	8003ac8 <HAL_TIM_Encoder_Start+0xd4>
 8003ab6:	e00f      	b.n	8003ad8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2201      	movs	r2, #1
 8003abe:	2100      	movs	r1, #0
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fd57 	bl	8004574 <TIM_CCxChannelCmd>
      break;
 8003ac6:	e016      	b.n	8003af6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2201      	movs	r2, #1
 8003ace:	2104      	movs	r1, #4
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fd4f 	bl	8004574 <TIM_CCxChannelCmd>
      break;
 8003ad6:	e00e      	b.n	8003af6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2201      	movs	r2, #1
 8003ade:	2100      	movs	r1, #0
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 fd47 	bl	8004574 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2201      	movs	r2, #1
 8003aec:	2104      	movs	r1, #4
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fd40 	bl	8004574 <TIM_CCxChannelCmd>
      break;
 8003af4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f042 0201 	orr.w	r2, r2, #1
 8003b04:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d020      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d01b      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0202 	mvn.w	r2, #2
 8003b44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f9fe 	bl	8003f5c <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f9f0 	bl	8003f48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 fa01 	bl	8003f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d020      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d01b      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0204 	mvn.w	r2, #4
 8003b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2202      	movs	r2, #2
 8003b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f9d8 	bl	8003f5c <HAL_TIM_IC_CaptureCallback>
 8003bac:	e005      	b.n	8003bba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f9ca 	bl	8003f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f9db 	bl	8003f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d020      	beq.n	8003c0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d01b      	beq.n	8003c0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0208 	mvn.w	r2, #8
 8003bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2204      	movs	r2, #4
 8003be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f9b2 	bl	8003f5c <HAL_TIM_IC_CaptureCallback>
 8003bf8:	e005      	b.n	8003c06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f9a4 	bl	8003f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f9b5 	bl	8003f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d020      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f003 0310 	and.w	r3, r3, #16
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d01b      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f06f 0210 	mvn.w	r2, #16
 8003c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2208      	movs	r2, #8
 8003c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f98c 	bl	8003f5c <HAL_TIM_IC_CaptureCallback>
 8003c44:	e005      	b.n	8003c52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f97e 	bl	8003f48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 f98f 	bl	8003f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d007      	beq.n	8003c7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f06f 0201 	mvn.w	r2, #1
 8003c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fd fbfa 	bl	8001470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d104      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00c      	beq.n	8003caa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d007      	beq.n	8003caa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 fd73 	bl	8004790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00c      	beq.n	8003cce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fd6b 	bl	80047a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00c      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d007      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f949 	bl	8003f84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00c      	beq.n	8003d16 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 0320 	and.w	r3, r3, #32
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d007      	beq.n	8003d16 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f06f 0220 	mvn.w	r2, #32
 8003d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 fd33 	bl	800477c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d16:	bf00      	nop
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e0ff      	b.n	8003f3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b14      	cmp	r3, #20
 8003d4a:	f200 80f0 	bhi.w	8003f2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d54:	08003da9 	.word	0x08003da9
 8003d58:	08003f2f 	.word	0x08003f2f
 8003d5c:	08003f2f 	.word	0x08003f2f
 8003d60:	08003f2f 	.word	0x08003f2f
 8003d64:	08003de9 	.word	0x08003de9
 8003d68:	08003f2f 	.word	0x08003f2f
 8003d6c:	08003f2f 	.word	0x08003f2f
 8003d70:	08003f2f 	.word	0x08003f2f
 8003d74:	08003e2b 	.word	0x08003e2b
 8003d78:	08003f2f 	.word	0x08003f2f
 8003d7c:	08003f2f 	.word	0x08003f2f
 8003d80:	08003f2f 	.word	0x08003f2f
 8003d84:	08003e6b 	.word	0x08003e6b
 8003d88:	08003f2f 	.word	0x08003f2f
 8003d8c:	08003f2f 	.word	0x08003f2f
 8003d90:	08003f2f 	.word	0x08003f2f
 8003d94:	08003ead 	.word	0x08003ead
 8003d98:	08003f2f 	.word	0x08003f2f
 8003d9c:	08003f2f 	.word	0x08003f2f
 8003da0:	08003f2f 	.word	0x08003f2f
 8003da4:	08003eed 	.word	0x08003eed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68b9      	ldr	r1, [r7, #8]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 f95c 	bl	800406c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699a      	ldr	r2, [r3, #24]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0208 	orr.w	r2, r2, #8
 8003dc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0204 	bic.w	r2, r2, #4
 8003dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6999      	ldr	r1, [r3, #24]
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	691a      	ldr	r2, [r3, #16]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	619a      	str	r2, [r3, #24]
      break;
 8003de6:	e0a5      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68b9      	ldr	r1, [r7, #8]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 f9ba 	bl	8004168 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699a      	ldr	r2, [r3, #24]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699a      	ldr	r2, [r3, #24]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6999      	ldr	r1, [r3, #24]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	021a      	lsls	r2, r3, #8
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	619a      	str	r2, [r3, #24]
      break;
 8003e28:	e084      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68b9      	ldr	r1, [r7, #8]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fa15 	bl	8004260 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	69da      	ldr	r2, [r3, #28]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f042 0208 	orr.w	r2, r2, #8
 8003e44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69da      	ldr	r2, [r3, #28]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0204 	bic.w	r2, r2, #4
 8003e54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	69d9      	ldr	r1, [r3, #28]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	691a      	ldr	r2, [r3, #16]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	430a      	orrs	r2, r1
 8003e66:	61da      	str	r2, [r3, #28]
      break;
 8003e68:	e064      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fa6f 	bl	8004354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	69da      	ldr	r2, [r3, #28]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	69da      	ldr	r2, [r3, #28]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	69d9      	ldr	r1, [r3, #28]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	021a      	lsls	r2, r3, #8
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	61da      	str	r2, [r3, #28]
      break;
 8003eaa:	e043      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 faac 	bl	8004410 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0208 	orr.w	r2, r2, #8
 8003ec6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 0204 	bic.w	r2, r2, #4
 8003ed6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	691a      	ldr	r2, [r3, #16]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003eea:	e023      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68b9      	ldr	r1, [r7, #8]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fae4 	bl	80044c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	021a      	lsls	r2, r3, #8
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003f2c:	e002      	b.n	8003f34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	75fb      	strb	r3, [r7, #23]
      break;
 8003f32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop

08003f48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a2d      	ldr	r2, [pc, #180]	@ (8004060 <TIM_Base_SetConfig+0xc8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d003      	beq.n	8003fb8 <TIM_Base_SetConfig+0x20>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fb6:	d108      	bne.n	8003fca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a24      	ldr	r2, [pc, #144]	@ (8004060 <TIM_Base_SetConfig+0xc8>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00b      	beq.n	8003fea <TIM_Base_SetConfig+0x52>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fd8:	d007      	beq.n	8003fea <TIM_Base_SetConfig+0x52>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a21      	ldr	r2, [pc, #132]	@ (8004064 <TIM_Base_SetConfig+0xcc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d003      	beq.n	8003fea <TIM_Base_SetConfig+0x52>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a20      	ldr	r2, [pc, #128]	@ (8004068 <TIM_Base_SetConfig+0xd0>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d108      	bne.n	8003ffc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	689a      	ldr	r2, [r3, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a10      	ldr	r2, [pc, #64]	@ (8004060 <TIM_Base_SetConfig+0xc8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d007      	beq.n	8004032 <TIM_Base_SetConfig+0x9a>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a0f      	ldr	r2, [pc, #60]	@ (8004064 <TIM_Base_SetConfig+0xcc>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d003      	beq.n	8004032 <TIM_Base_SetConfig+0x9a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a0e      	ldr	r2, [pc, #56]	@ (8004068 <TIM_Base_SetConfig+0xd0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d103      	bne.n	800403a <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f043 0204 	orr.w	r2, r3, #4
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	601a      	str	r2, [r3, #0]
}
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40012c00 	.word	0x40012c00
 8004064:	40014000 	.word	0x40014000
 8004068:	40014400 	.word	0x40014400

0800406c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800406c:	b480      	push	{r7}
 800406e:	b087      	sub	sp, #28
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	f023 0201 	bic.w	r2, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800409a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800409e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f023 0303 	bic.w	r3, r3, #3
 80040a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f023 0302 	bic.w	r3, r3, #2
 80040b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a25      	ldr	r2, [pc, #148]	@ (800415c <TIM_OC1_SetConfig+0xf0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d007      	beq.n	80040dc <TIM_OC1_SetConfig+0x70>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a24      	ldr	r2, [pc, #144]	@ (8004160 <TIM_OC1_SetConfig+0xf4>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d003      	beq.n	80040dc <TIM_OC1_SetConfig+0x70>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a23      	ldr	r2, [pc, #140]	@ (8004164 <TIM_OC1_SetConfig+0xf8>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d10e      	bne.n	80040fa <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f023 0204 	bic.w	r2, r3, #4
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0308 	bic.w	r3, r3, #8
 80040ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a17      	ldr	r2, [pc, #92]	@ (800415c <TIM_OC1_SetConfig+0xf0>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <TIM_OC1_SetConfig+0xa6>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a16      	ldr	r2, [pc, #88]	@ (8004160 <TIM_OC1_SetConfig+0xf4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d003      	beq.n	8004112 <TIM_OC1_SetConfig+0xa6>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a15      	ldr	r2, [pc, #84]	@ (8004164 <TIM_OC1_SetConfig+0xf8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d111      	bne.n	8004136 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004118:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004120:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	621a      	str	r2, [r3, #32]
}
 8004150:	bf00      	nop
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40014000 	.word	0x40014000
 8004164:	40014400 	.word	0x40014400

08004168 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004168:	b480      	push	{r7}
 800416a:	b087      	sub	sp, #28
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	f023 0210 	bic.w	r2, r3, #16
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004196:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800419a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	021b      	lsls	r3, r3, #8
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f023 0320 	bic.w	r3, r3, #32
 80041b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a23      	ldr	r2, [pc, #140]	@ (8004254 <TIM_OC2_SetConfig+0xec>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d10f      	bne.n	80041ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a19      	ldr	r2, [pc, #100]	@ (8004254 <TIM_OC2_SetConfig+0xec>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d007      	beq.n	8004204 <TIM_OC2_SetConfig+0x9c>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a18      	ldr	r2, [pc, #96]	@ (8004258 <TIM_OC2_SetConfig+0xf0>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_OC2_SetConfig+0x9c>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a17      	ldr	r2, [pc, #92]	@ (800425c <TIM_OC2_SetConfig+0xf4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d113      	bne.n	800422c <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800420a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004212:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	4313      	orrs	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	40012c00 	.word	0x40012c00
 8004258:	40014000 	.word	0x40014000
 800425c:	40014400 	.word	0x40014400

08004260 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800428e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f023 0303 	bic.w	r3, r3, #3
 800429a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a22      	ldr	r2, [pc, #136]	@ (8004348 <TIM_OC3_SetConfig+0xe8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10f      	bne.n	80042e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	021b      	lsls	r3, r3, #8
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	4313      	orrs	r3, r2
 80042e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a18      	ldr	r2, [pc, #96]	@ (8004348 <TIM_OC3_SetConfig+0xe8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d007      	beq.n	80042fa <TIM_OC3_SetConfig+0x9a>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a17      	ldr	r2, [pc, #92]	@ (800434c <TIM_OC3_SetConfig+0xec>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d003      	beq.n	80042fa <TIM_OC3_SetConfig+0x9a>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a16      	ldr	r2, [pc, #88]	@ (8004350 <TIM_OC3_SetConfig+0xf0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d113      	bne.n	8004322 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4313      	orrs	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	621a      	str	r2, [r3, #32]
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	40012c00 	.word	0x40012c00
 800434c:	40014000 	.word	0x40014000
 8004350:	40014400 	.word	0x40014400

08004354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004382:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800438e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	021b      	lsls	r3, r3, #8
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4313      	orrs	r3, r2
 800439a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	031b      	lsls	r3, r3, #12
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a14      	ldr	r2, [pc, #80]	@ (8004404 <TIM_OC4_SetConfig+0xb0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d007      	beq.n	80043c8 <TIM_OC4_SetConfig+0x74>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a13      	ldr	r2, [pc, #76]	@ (8004408 <TIM_OC4_SetConfig+0xb4>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d003      	beq.n	80043c8 <TIM_OC4_SetConfig+0x74>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a12      	ldr	r2, [pc, #72]	@ (800440c <TIM_OC4_SetConfig+0xb8>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d109      	bne.n	80043dc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	019b      	lsls	r3, r3, #6
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	621a      	str	r2, [r3, #32]
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	40012c00 	.word	0x40012c00
 8004408:	40014000 	.word	0x40014000
 800440c:	40014400 	.word	0x40014400

08004410 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800443e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004454:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	041b      	lsls	r3, r3, #16
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a13      	ldr	r2, [pc, #76]	@ (80044b4 <TIM_OC5_SetConfig+0xa4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d007      	beq.n	800447a <TIM_OC5_SetConfig+0x6a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a12      	ldr	r2, [pc, #72]	@ (80044b8 <TIM_OC5_SetConfig+0xa8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d003      	beq.n	800447a <TIM_OC5_SetConfig+0x6a>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a11      	ldr	r2, [pc, #68]	@ (80044bc <TIM_OC5_SetConfig+0xac>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d109      	bne.n	800448e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004480:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	4313      	orrs	r3, r2
 800448c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	621a      	str	r2, [r3, #32]
}
 80044a8:	bf00      	nop
 80044aa:	371c      	adds	r7, #28
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	40012c00 	.word	0x40012c00
 80044b8:	40014000 	.word	0x40014000
 80044bc:	40014400 	.word	0x40014400

080044c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004506:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	051b      	lsls	r3, r3, #20
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a14      	ldr	r2, [pc, #80]	@ (8004568 <TIM_OC6_SetConfig+0xa8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d007      	beq.n	800452c <TIM_OC6_SetConfig+0x6c>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a13      	ldr	r2, [pc, #76]	@ (800456c <TIM_OC6_SetConfig+0xac>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d003      	beq.n	800452c <TIM_OC6_SetConfig+0x6c>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a12      	ldr	r2, [pc, #72]	@ (8004570 <TIM_OC6_SetConfig+0xb0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d109      	bne.n	8004540 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004532:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	029b      	lsls	r3, r3, #10
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	621a      	str	r2, [r3, #32]
}
 800455a:	bf00      	nop
 800455c:	371c      	adds	r7, #28
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40012c00 	.word	0x40012c00
 800456c:	40014000 	.word	0x40014000
 8004570:	40014400 	.word	0x40014400

08004574 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004574:	b480      	push	{r7}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 031f 	and.w	r3, r3, #31
 8004586:	2201      	movs	r2, #1
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a1a      	ldr	r2, [r3, #32]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	43db      	mvns	r3, r3
 8004596:	401a      	ands	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a1a      	ldr	r2, [r3, #32]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f003 031f 	and.w	r3, r3, #31
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	fa01 f303 	lsl.w	r3, r1, r3
 80045ac:	431a      	orrs	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	621a      	str	r2, [r3, #32]
}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
	...

080045c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e04f      	b.n	8004678 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a21      	ldr	r2, [pc, #132]	@ (8004684 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d108      	bne.n	8004614 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004608:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4313      	orrs	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800461a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	4313      	orrs	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d009      	beq.n	800464c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004640:	d004      	beq.n	800464c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a10      	ldr	r2, [pc, #64]	@ (8004688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d10c      	bne.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004652:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	4313      	orrs	r3, r2
 800465c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	40012c00 	.word	0x40012c00
 8004688:	40014000 	.word	0x40014000

0800468c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e060      	b.n	800476a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	041b      	lsls	r3, r3, #16
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a14      	ldr	r2, [pc, #80]	@ (8004778 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d115      	bne.n	8004758 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004736:	051b      	lsls	r3, r3, #20
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	4313      	orrs	r3, r2
 8004748:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40012c00 	.word	0x40012c00

0800477c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e040      	b.n	800484c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7fd f842 	bl	8001864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2224      	movs	r2, #36	@ 0x24
 80047e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0201 	bic.w	r2, r2, #1
 80047f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fae8 	bl	8004dd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f8b9 	bl	800497c <UART_SetConfig>
 800480a:	4603      	mov	r3, r0
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e01b      	b.n	800484c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004822:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004832:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fb67 	bl	8004f18 <UART_CheckIdleState>
 800484a:	4603      	mov	r3, r0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08a      	sub	sp, #40	@ 0x28
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004868:	2b20      	cmp	r3, #32
 800486a:	f040 8081 	bne.w	8004970 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <HAL_UART_Transmit+0x26>
 8004874:	88fb      	ldrh	r3, [r7, #6]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e079      	b.n	8004972 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2221      	movs	r2, #33	@ 0x21
 800488a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800488c:	f7fd f9e6 	bl	8001c5c <HAL_GetTick>
 8004890:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	88fa      	ldrh	r2, [r7, #6]
 8004896:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	88fa      	ldrh	r2, [r7, #6]
 800489e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048aa:	d108      	bne.n	80048be <HAL_UART_Transmit+0x6a>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d104      	bne.n	80048be <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80048b4:	2300      	movs	r3, #0
 80048b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	61bb      	str	r3, [r7, #24]
 80048bc:	e003      	b.n	80048c6 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048c6:	e038      	b.n	800493a <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2200      	movs	r2, #0
 80048d0:	2180      	movs	r1, #128	@ 0x80
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 fbc8 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d004      	beq.n	80048e8 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2220      	movs	r2, #32
 80048e2:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e044      	b.n	8004972 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10b      	bne.n	8004906 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	881b      	ldrh	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	3302      	adds	r3, #2
 8004902:	61bb      	str	r3, [r7, #24]
 8004904:	e007      	b.n	8004916 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	781a      	ldrb	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	3301      	adds	r3, #1
 8004914:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800491a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800491e:	2b21      	cmp	r3, #33	@ 0x21
 8004920:	d109      	bne.n	8004936 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8004934:	e001      	b.n	800493a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e01b      	b.n	8004972 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1c0      	bne.n	80048c8 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	2140      	movs	r1, #64	@ 0x40
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 fb89 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d004      	beq.n	8004966 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e005      	b.n	8004972 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2220      	movs	r2, #32
 800496a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	e000      	b.n	8004972 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004970:	2302      	movs	r3, #2
  }
}
 8004972:	4618      	mov	r0, r3
 8004974:	3720      	adds	r7, #32
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800497c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004980:	b08a      	sub	sp, #40	@ 0x28
 8004982:	af00      	add	r7, sp, #0
 8004984:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004986:	2300      	movs	r3, #0
 8004988:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	431a      	orrs	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	431a      	orrs	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	4bb4      	ldr	r3, [pc, #720]	@ (8004c7c <UART_SetConfig+0x300>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	6812      	ldr	r2, [r2, #0]
 80049b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049b4:	430b      	orrs	r3, r1
 80049b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4aa9      	ldr	r2, [pc, #676]	@ (8004c80 <UART_SetConfig+0x304>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d004      	beq.n	80049e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e4:	4313      	orrs	r3, r2
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f8:	430a      	orrs	r2, r1
 80049fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4aa0      	ldr	r2, [pc, #640]	@ (8004c84 <UART_SetConfig+0x308>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d126      	bne.n	8004a54 <UART_SetConfig+0xd8>
 8004a06:	4ba0      	ldr	r3, [pc, #640]	@ (8004c88 <UART_SetConfig+0x30c>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0c:	f003 0303 	and.w	r3, r3, #3
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d81b      	bhi.n	8004a4c <UART_SetConfig+0xd0>
 8004a14:	a201      	add	r2, pc, #4	@ (adr r2, 8004a1c <UART_SetConfig+0xa0>)
 8004a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1a:	bf00      	nop
 8004a1c:	08004a2d 	.word	0x08004a2d
 8004a20:	08004a3d 	.word	0x08004a3d
 8004a24:	08004a35 	.word	0x08004a35
 8004a28:	08004a45 	.word	0x08004a45
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a32:	e080      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004a34:	2302      	movs	r3, #2
 8004a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3a:	e07c      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a42:	e078      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004a44:	2308      	movs	r3, #8
 8004a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4a:	e074      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a52:	e070      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a8c      	ldr	r2, [pc, #560]	@ (8004c8c <UART_SetConfig+0x310>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d138      	bne.n	8004ad0 <UART_SetConfig+0x154>
 8004a5e:	4b8a      	ldr	r3, [pc, #552]	@ (8004c88 <UART_SetConfig+0x30c>)
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a64:	f003 030c 	and.w	r3, r3, #12
 8004a68:	2b0c      	cmp	r3, #12
 8004a6a:	d82d      	bhi.n	8004ac8 <UART_SetConfig+0x14c>
 8004a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a74 <UART_SetConfig+0xf8>)
 8004a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a72:	bf00      	nop
 8004a74:	08004aa9 	.word	0x08004aa9
 8004a78:	08004ac9 	.word	0x08004ac9
 8004a7c:	08004ac9 	.word	0x08004ac9
 8004a80:	08004ac9 	.word	0x08004ac9
 8004a84:	08004ab9 	.word	0x08004ab9
 8004a88:	08004ac9 	.word	0x08004ac9
 8004a8c:	08004ac9 	.word	0x08004ac9
 8004a90:	08004ac9 	.word	0x08004ac9
 8004a94:	08004ab1 	.word	0x08004ab1
 8004a98:	08004ac9 	.word	0x08004ac9
 8004a9c:	08004ac9 	.word	0x08004ac9
 8004aa0:	08004ac9 	.word	0x08004ac9
 8004aa4:	08004ac1 	.word	0x08004ac1
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aae:	e042      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab6:	e03e      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004ab8:	2304      	movs	r3, #4
 8004aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004abe:	e03a      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004ac0:	2308      	movs	r3, #8
 8004ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac6:	e036      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004ac8:	2310      	movs	r3, #16
 8004aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ace:	e032      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a6a      	ldr	r2, [pc, #424]	@ (8004c80 <UART_SetConfig+0x304>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d12a      	bne.n	8004b30 <UART_SetConfig+0x1b4>
 8004ada:	4b6b      	ldr	r3, [pc, #428]	@ (8004c88 <UART_SetConfig+0x30c>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ae4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ae8:	d01a      	beq.n	8004b20 <UART_SetConfig+0x1a4>
 8004aea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004aee:	d81b      	bhi.n	8004b28 <UART_SetConfig+0x1ac>
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004af4:	d00c      	beq.n	8004b10 <UART_SetConfig+0x194>
 8004af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afa:	d815      	bhi.n	8004b28 <UART_SetConfig+0x1ac>
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d003      	beq.n	8004b08 <UART_SetConfig+0x18c>
 8004b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b04:	d008      	beq.n	8004b18 <UART_SetConfig+0x19c>
 8004b06:	e00f      	b.n	8004b28 <UART_SetConfig+0x1ac>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0e:	e012      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004b10:	2302      	movs	r3, #2
 8004b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b16:	e00e      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b1e:	e00a      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004b20:	2308      	movs	r3, #8
 8004b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b26:	e006      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004b28:	2310      	movs	r3, #16
 8004b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2e:	e002      	b.n	8004b36 <UART_SetConfig+0x1ba>
 8004b30:	2310      	movs	r3, #16
 8004b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a51      	ldr	r2, [pc, #324]	@ (8004c80 <UART_SetConfig+0x304>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d17a      	bne.n	8004c36 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d824      	bhi.n	8004b92 <UART_SetConfig+0x216>
 8004b48:	a201      	add	r2, pc, #4	@ (adr r2, 8004b50 <UART_SetConfig+0x1d4>)
 8004b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004b75 	.word	0x08004b75
 8004b54:	08004b93 	.word	0x08004b93
 8004b58:	08004b7d 	.word	0x08004b7d
 8004b5c:	08004b93 	.word	0x08004b93
 8004b60:	08004b83 	.word	0x08004b83
 8004b64:	08004b93 	.word	0x08004b93
 8004b68:	08004b93 	.word	0x08004b93
 8004b6c:	08004b93 	.word	0x08004b93
 8004b70:	08004b8b 	.word	0x08004b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b74:	f7fe f932 	bl	8002ddc <HAL_RCC_GetPCLK1Freq>
 8004b78:	61f8      	str	r0, [r7, #28]
        break;
 8004b7a:	e010      	b.n	8004b9e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b7c:	4b44      	ldr	r3, [pc, #272]	@ (8004c90 <UART_SetConfig+0x314>)
 8004b7e:	61fb      	str	r3, [r7, #28]
        break;
 8004b80:	e00d      	b.n	8004b9e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b82:	f7fe f893 	bl	8002cac <HAL_RCC_GetSysClockFreq>
 8004b86:	61f8      	str	r0, [r7, #28]
        break;
 8004b88:	e009      	b.n	8004b9e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b8e:	61fb      	str	r3, [r7, #28]
        break;
 8004b90:	e005      	b.n	8004b9e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 8107 	beq.w	8004db4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	005b      	lsls	r3, r3, #1
 8004bae:	4413      	add	r3, r2
 8004bb0:	69fa      	ldr	r2, [r7, #28]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d305      	bcc.n	8004bc2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d903      	bls.n	8004bca <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bc8:	e0f4      	b.n	8004db4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	461c      	mov	r4, r3
 8004bd0:	4615      	mov	r5, r2
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	f04f 0300 	mov.w	r3, #0
 8004bda:	022b      	lsls	r3, r5, #8
 8004bdc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004be0:	0222      	lsls	r2, r4, #8
 8004be2:	68f9      	ldr	r1, [r7, #12]
 8004be4:	6849      	ldr	r1, [r1, #4]
 8004be6:	0849      	lsrs	r1, r1, #1
 8004be8:	2000      	movs	r0, #0
 8004bea:	4688      	mov	r8, r1
 8004bec:	4681      	mov	r9, r0
 8004bee:	eb12 0a08 	adds.w	sl, r2, r8
 8004bf2:	eb43 0b09 	adc.w	fp, r3, r9
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	603b      	str	r3, [r7, #0]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c04:	4650      	mov	r0, sl
 8004c06:	4659      	mov	r1, fp
 8004c08:	f7fb ffce 	bl	8000ba8 <__aeabi_uldivmod>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	460b      	mov	r3, r1
 8004c10:	4613      	mov	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c1a:	d308      	bcc.n	8004c2e <UART_SetConfig+0x2b2>
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c22:	d204      	bcs.n	8004c2e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	60da      	str	r2, [r3, #12]
 8004c2c:	e0c2      	b.n	8004db4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c34:	e0be      	b.n	8004db4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c3e:	d16a      	bne.n	8004d16 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d834      	bhi.n	8004cb2 <UART_SetConfig+0x336>
 8004c48:	a201      	add	r2, pc, #4	@ (adr r2, 8004c50 <UART_SetConfig+0x2d4>)
 8004c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4e:	bf00      	nop
 8004c50:	08004c75 	.word	0x08004c75
 8004c54:	08004c95 	.word	0x08004c95
 8004c58:	08004c9d 	.word	0x08004c9d
 8004c5c:	08004cb3 	.word	0x08004cb3
 8004c60:	08004ca3 	.word	0x08004ca3
 8004c64:	08004cb3 	.word	0x08004cb3
 8004c68:	08004cb3 	.word	0x08004cb3
 8004c6c:	08004cb3 	.word	0x08004cb3
 8004c70:	08004cab 	.word	0x08004cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c74:	f7fe f8b2 	bl	8002ddc <HAL_RCC_GetPCLK1Freq>
 8004c78:	61f8      	str	r0, [r7, #28]
        break;
 8004c7a:	e020      	b.n	8004cbe <UART_SetConfig+0x342>
 8004c7c:	efff69f3 	.word	0xefff69f3
 8004c80:	40008000 	.word	0x40008000
 8004c84:	40013800 	.word	0x40013800
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	40004400 	.word	0x40004400
 8004c90:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c94:	f7fe f8b8 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8004c98:	61f8      	str	r0, [r7, #28]
        break;
 8004c9a:	e010      	b.n	8004cbe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c9c:	4b4c      	ldr	r3, [pc, #304]	@ (8004dd0 <UART_SetConfig+0x454>)
 8004c9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ca0:	e00d      	b.n	8004cbe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ca2:	f7fe f803 	bl	8002cac <HAL_RCC_GetSysClockFreq>
 8004ca6:	61f8      	str	r0, [r7, #28]
        break;
 8004ca8:	e009      	b.n	8004cbe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cae:	61fb      	str	r3, [r7, #28]
        break;
 8004cb0:	e005      	b.n	8004cbe <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004cbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d077      	beq.n	8004db4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	005a      	lsls	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	441a      	add	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cd8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	2b0f      	cmp	r3, #15
 8004cde:	d916      	bls.n	8004d0e <UART_SetConfig+0x392>
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce6:	d212      	bcs.n	8004d0e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	f023 030f 	bic.w	r3, r3, #15
 8004cf0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	085b      	lsrs	r3, r3, #1
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	8afb      	ldrh	r3, [r7, #22]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	8afa      	ldrh	r2, [r7, #22]
 8004d0a:	60da      	str	r2, [r3, #12]
 8004d0c:	e052      	b.n	8004db4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d14:	e04e      	b.n	8004db4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d1a:	2b08      	cmp	r3, #8
 8004d1c:	d827      	bhi.n	8004d6e <UART_SetConfig+0x3f2>
 8004d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d24 <UART_SetConfig+0x3a8>)
 8004d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d24:	08004d49 	.word	0x08004d49
 8004d28:	08004d51 	.word	0x08004d51
 8004d2c:	08004d59 	.word	0x08004d59
 8004d30:	08004d6f 	.word	0x08004d6f
 8004d34:	08004d5f 	.word	0x08004d5f
 8004d38:	08004d6f 	.word	0x08004d6f
 8004d3c:	08004d6f 	.word	0x08004d6f
 8004d40:	08004d6f 	.word	0x08004d6f
 8004d44:	08004d67 	.word	0x08004d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d48:	f7fe f848 	bl	8002ddc <HAL_RCC_GetPCLK1Freq>
 8004d4c:	61f8      	str	r0, [r7, #28]
        break;
 8004d4e:	e014      	b.n	8004d7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d50:	f7fe f85a 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8004d54:	61f8      	str	r0, [r7, #28]
        break;
 8004d56:	e010      	b.n	8004d7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d58:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd0 <UART_SetConfig+0x454>)
 8004d5a:	61fb      	str	r3, [r7, #28]
        break;
 8004d5c:	e00d      	b.n	8004d7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d5e:	f7fd ffa5 	bl	8002cac <HAL_RCC_GetSysClockFreq>
 8004d62:	61f8      	str	r0, [r7, #28]
        break;
 8004d64:	e009      	b.n	8004d7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d6a:	61fb      	str	r3, [r7, #28]
        break;
 8004d6c:	e005      	b.n	8004d7a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d78:	bf00      	nop
    }

    if (pclk != 0U)
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d019      	beq.n	8004db4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	085a      	lsrs	r2, r3, #1
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	441a      	add	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	2b0f      	cmp	r3, #15
 8004d98:	d909      	bls.n	8004dae <UART_SetConfig+0x432>
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da0:	d205      	bcs.n	8004dae <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	60da      	str	r2, [r3, #12]
 8004dac:	e002      	b.n	8004db4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004dc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3728      	adds	r7, #40	@ 0x28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dce:	bf00      	nop
 8004dd0:	00f42400 	.word	0x00f42400

08004dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	f003 0308 	and.w	r3, r3, #8
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00a      	beq.n	8004e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	f003 0310 	and.w	r3, r3, #16
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00a      	beq.n	8004e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00a      	beq.n	8004ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01a      	beq.n	8004eea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ece:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ed2:	d10a      	bne.n	8004eea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b098      	sub	sp, #96	@ 0x60
 8004f1c:	af02      	add	r7, sp, #8
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f28:	f7fc fe98 	bl	8001c5c <HAL_GetTick>
 8004f2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0308 	and.w	r3, r3, #8
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d12e      	bne.n	8004f9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f44:	2200      	movs	r2, #0
 8004f46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f88c 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d021      	beq.n	8004f9a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5e:	e853 3f00 	ldrex	r3, [r3]
 8004f62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	461a      	mov	r2, r3
 8004f72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f76:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f7c:	e841 2300 	strex	r3, r2, [r1]
 8004f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e6      	bne.n	8004f56 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e062      	b.n	8005060 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d149      	bne.n	800503c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fa8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f856 	bl	8005068 <UART_WaitOnFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d03c      	beq.n	800503c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fca:	e853 3f00 	ldrex	r3, [r3]
 8004fce:	623b      	str	r3, [r7, #32]
   return(result);
 8004fd0:	6a3b      	ldr	r3, [r7, #32]
 8004fd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	461a      	mov	r2, r3
 8004fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fe0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fe8:	e841 2300 	strex	r3, r2, [r1]
 8004fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1e6      	bne.n	8004fc2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	e853 3f00 	ldrex	r3, [r3]
 8005002:	60fb      	str	r3, [r7, #12]
   return(result);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0301 	bic.w	r3, r3, #1
 800500a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3308      	adds	r3, #8
 8005012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005014:	61fa      	str	r2, [r7, #28]
 8005016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005018:	69b9      	ldr	r1, [r7, #24]
 800501a:	69fa      	ldr	r2, [r7, #28]
 800501c:	e841 2300 	strex	r3, r2, [r1]
 8005020:	617b      	str	r3, [r7, #20]
   return(result);
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1e5      	bne.n	8004ff4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2220      	movs	r2, #32
 800502c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e011      	b.n	8005060 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3758      	adds	r7, #88	@ 0x58
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	603b      	str	r3, [r7, #0]
 8005074:	4613      	mov	r3, r2
 8005076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005078:	e04f      	b.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005080:	d04b      	beq.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005082:	f7fc fdeb 	bl	8001c5c <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	429a      	cmp	r2, r3
 8005090:	d302      	bcc.n	8005098 <UART_WaitOnFlagUntilTimeout+0x30>
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d101      	bne.n	800509c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e04e      	b.n	800513a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d037      	beq.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b80      	cmp	r3, #128	@ 0x80
 80050ae:	d034      	beq.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	2b40      	cmp	r3, #64	@ 0x40
 80050b4:	d031      	beq.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	f003 0308 	and.w	r3, r3, #8
 80050c0:	2b08      	cmp	r3, #8
 80050c2:	d110      	bne.n	80050e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2208      	movs	r2, #8
 80050ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 f838 	bl	8005142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2208      	movs	r2, #8
 80050d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e029      	b.n	800513a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f4:	d111      	bne.n	800511a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f81e 	bl	8005142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2220      	movs	r2, #32
 800510a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e00f      	b.n	800513a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	69da      	ldr	r2, [r3, #28]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	4013      	ands	r3, r2
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	429a      	cmp	r2, r3
 8005128:	bf0c      	ite	eq
 800512a:	2301      	moveq	r3, #1
 800512c:	2300      	movne	r3, #0
 800512e:	b2db      	uxtb	r3, r3
 8005130:	461a      	mov	r2, r3
 8005132:	79fb      	ldrb	r3, [r7, #7]
 8005134:	429a      	cmp	r2, r3
 8005136:	d0a0      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005142:	b480      	push	{r7}
 8005144:	b095      	sub	sp, #84	@ 0x54
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005152:	e853 3f00 	ldrex	r3, [r3]
 8005156:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800515e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	461a      	mov	r2, r3
 8005166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005168:	643b      	str	r3, [r7, #64]	@ 0x40
 800516a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800516e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005170:	e841 2300 	strex	r3, r2, [r1]
 8005174:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1e6      	bne.n	800514a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	3308      	adds	r3, #8
 8005182:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	e853 3f00 	ldrex	r3, [r3]
 800518a:	61fb      	str	r3, [r7, #28]
   return(result);
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	3308      	adds	r3, #8
 800519a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800519c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800519e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e5      	bne.n	800517c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d118      	bne.n	80051ea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	e853 3f00 	ldrex	r3, [r3]
 80051c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f023 0310 	bic.w	r3, r3, #16
 80051cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	461a      	mov	r2, r3
 80051d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051da:	6979      	ldr	r1, [r7, #20]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	e841 2300 	strex	r3, r2, [r1]
 80051e2:	613b      	str	r3, [r7, #16]
   return(result);
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1e6      	bne.n	80051b8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2220      	movs	r2, #32
 80051ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051fe:	bf00      	nop
 8005200:	3754      	adds	r7, #84	@ 0x54
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <__cvt>:
 800520a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800520e:	ec57 6b10 	vmov	r6, r7, d0
 8005212:	2f00      	cmp	r7, #0
 8005214:	460c      	mov	r4, r1
 8005216:	4619      	mov	r1, r3
 8005218:	463b      	mov	r3, r7
 800521a:	bfbb      	ittet	lt
 800521c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005220:	461f      	movlt	r7, r3
 8005222:	2300      	movge	r3, #0
 8005224:	232d      	movlt	r3, #45	@ 0x2d
 8005226:	700b      	strb	r3, [r1, #0]
 8005228:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800522a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800522e:	4691      	mov	r9, r2
 8005230:	f023 0820 	bic.w	r8, r3, #32
 8005234:	bfbc      	itt	lt
 8005236:	4632      	movlt	r2, r6
 8005238:	4616      	movlt	r6, r2
 800523a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800523e:	d005      	beq.n	800524c <__cvt+0x42>
 8005240:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005244:	d100      	bne.n	8005248 <__cvt+0x3e>
 8005246:	3401      	adds	r4, #1
 8005248:	2102      	movs	r1, #2
 800524a:	e000      	b.n	800524e <__cvt+0x44>
 800524c:	2103      	movs	r1, #3
 800524e:	ab03      	add	r3, sp, #12
 8005250:	9301      	str	r3, [sp, #4]
 8005252:	ab02      	add	r3, sp, #8
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	ec47 6b10 	vmov	d0, r6, r7
 800525a:	4653      	mov	r3, sl
 800525c:	4622      	mov	r2, r4
 800525e:	f000 fe6f 	bl	8005f40 <_dtoa_r>
 8005262:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005266:	4605      	mov	r5, r0
 8005268:	d119      	bne.n	800529e <__cvt+0x94>
 800526a:	f019 0f01 	tst.w	r9, #1
 800526e:	d00e      	beq.n	800528e <__cvt+0x84>
 8005270:	eb00 0904 	add.w	r9, r0, r4
 8005274:	2200      	movs	r2, #0
 8005276:	2300      	movs	r3, #0
 8005278:	4630      	mov	r0, r6
 800527a:	4639      	mov	r1, r7
 800527c:	f7fb fc24 	bl	8000ac8 <__aeabi_dcmpeq>
 8005280:	b108      	cbz	r0, 8005286 <__cvt+0x7c>
 8005282:	f8cd 900c 	str.w	r9, [sp, #12]
 8005286:	2230      	movs	r2, #48	@ 0x30
 8005288:	9b03      	ldr	r3, [sp, #12]
 800528a:	454b      	cmp	r3, r9
 800528c:	d31e      	bcc.n	80052cc <__cvt+0xc2>
 800528e:	9b03      	ldr	r3, [sp, #12]
 8005290:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005292:	1b5b      	subs	r3, r3, r5
 8005294:	4628      	mov	r0, r5
 8005296:	6013      	str	r3, [r2, #0]
 8005298:	b004      	add	sp, #16
 800529a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800529e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80052a2:	eb00 0904 	add.w	r9, r0, r4
 80052a6:	d1e5      	bne.n	8005274 <__cvt+0x6a>
 80052a8:	7803      	ldrb	r3, [r0, #0]
 80052aa:	2b30      	cmp	r3, #48	@ 0x30
 80052ac:	d10a      	bne.n	80052c4 <__cvt+0xba>
 80052ae:	2200      	movs	r2, #0
 80052b0:	2300      	movs	r3, #0
 80052b2:	4630      	mov	r0, r6
 80052b4:	4639      	mov	r1, r7
 80052b6:	f7fb fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 80052ba:	b918      	cbnz	r0, 80052c4 <__cvt+0xba>
 80052bc:	f1c4 0401 	rsb	r4, r4, #1
 80052c0:	f8ca 4000 	str.w	r4, [sl]
 80052c4:	f8da 3000 	ldr.w	r3, [sl]
 80052c8:	4499      	add	r9, r3
 80052ca:	e7d3      	b.n	8005274 <__cvt+0x6a>
 80052cc:	1c59      	adds	r1, r3, #1
 80052ce:	9103      	str	r1, [sp, #12]
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	e7d9      	b.n	8005288 <__cvt+0x7e>

080052d4 <__exponent>:
 80052d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052d6:	2900      	cmp	r1, #0
 80052d8:	bfba      	itte	lt
 80052da:	4249      	neglt	r1, r1
 80052dc:	232d      	movlt	r3, #45	@ 0x2d
 80052de:	232b      	movge	r3, #43	@ 0x2b
 80052e0:	2909      	cmp	r1, #9
 80052e2:	7002      	strb	r2, [r0, #0]
 80052e4:	7043      	strb	r3, [r0, #1]
 80052e6:	dd29      	ble.n	800533c <__exponent+0x68>
 80052e8:	f10d 0307 	add.w	r3, sp, #7
 80052ec:	461d      	mov	r5, r3
 80052ee:	270a      	movs	r7, #10
 80052f0:	461a      	mov	r2, r3
 80052f2:	fbb1 f6f7 	udiv	r6, r1, r7
 80052f6:	fb07 1416 	mls	r4, r7, r6, r1
 80052fa:	3430      	adds	r4, #48	@ 0x30
 80052fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005300:	460c      	mov	r4, r1
 8005302:	2c63      	cmp	r4, #99	@ 0x63
 8005304:	f103 33ff 	add.w	r3, r3, #4294967295
 8005308:	4631      	mov	r1, r6
 800530a:	dcf1      	bgt.n	80052f0 <__exponent+0x1c>
 800530c:	3130      	adds	r1, #48	@ 0x30
 800530e:	1e94      	subs	r4, r2, #2
 8005310:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005314:	1c41      	adds	r1, r0, #1
 8005316:	4623      	mov	r3, r4
 8005318:	42ab      	cmp	r3, r5
 800531a:	d30a      	bcc.n	8005332 <__exponent+0x5e>
 800531c:	f10d 0309 	add.w	r3, sp, #9
 8005320:	1a9b      	subs	r3, r3, r2
 8005322:	42ac      	cmp	r4, r5
 8005324:	bf88      	it	hi
 8005326:	2300      	movhi	r3, #0
 8005328:	3302      	adds	r3, #2
 800532a:	4403      	add	r3, r0
 800532c:	1a18      	subs	r0, r3, r0
 800532e:	b003      	add	sp, #12
 8005330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005332:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005336:	f801 6f01 	strb.w	r6, [r1, #1]!
 800533a:	e7ed      	b.n	8005318 <__exponent+0x44>
 800533c:	2330      	movs	r3, #48	@ 0x30
 800533e:	3130      	adds	r1, #48	@ 0x30
 8005340:	7083      	strb	r3, [r0, #2]
 8005342:	70c1      	strb	r1, [r0, #3]
 8005344:	1d03      	adds	r3, r0, #4
 8005346:	e7f1      	b.n	800532c <__exponent+0x58>

08005348 <_printf_float>:
 8005348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800534c:	b08d      	sub	sp, #52	@ 0x34
 800534e:	460c      	mov	r4, r1
 8005350:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005354:	4616      	mov	r6, r2
 8005356:	461f      	mov	r7, r3
 8005358:	4605      	mov	r5, r0
 800535a:	f000 fcef 	bl	8005d3c <_localeconv_r>
 800535e:	6803      	ldr	r3, [r0, #0]
 8005360:	9304      	str	r3, [sp, #16]
 8005362:	4618      	mov	r0, r3
 8005364:	f7fa ff84 	bl	8000270 <strlen>
 8005368:	2300      	movs	r3, #0
 800536a:	930a      	str	r3, [sp, #40]	@ 0x28
 800536c:	f8d8 3000 	ldr.w	r3, [r8]
 8005370:	9005      	str	r0, [sp, #20]
 8005372:	3307      	adds	r3, #7
 8005374:	f023 0307 	bic.w	r3, r3, #7
 8005378:	f103 0208 	add.w	r2, r3, #8
 800537c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005380:	f8d4 b000 	ldr.w	fp, [r4]
 8005384:	f8c8 2000 	str.w	r2, [r8]
 8005388:	e9d3 8900 	ldrd	r8, r9, [r3]
 800538c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005390:	9307      	str	r3, [sp, #28]
 8005392:	f8cd 8018 	str.w	r8, [sp, #24]
 8005396:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800539a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800539e:	4b9c      	ldr	r3, [pc, #624]	@ (8005610 <_printf_float+0x2c8>)
 80053a0:	f04f 32ff 	mov.w	r2, #4294967295
 80053a4:	f7fb fbc2 	bl	8000b2c <__aeabi_dcmpun>
 80053a8:	bb70      	cbnz	r0, 8005408 <_printf_float+0xc0>
 80053aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053ae:	4b98      	ldr	r3, [pc, #608]	@ (8005610 <_printf_float+0x2c8>)
 80053b0:	f04f 32ff 	mov.w	r2, #4294967295
 80053b4:	f7fb fb9c 	bl	8000af0 <__aeabi_dcmple>
 80053b8:	bb30      	cbnz	r0, 8005408 <_printf_float+0xc0>
 80053ba:	2200      	movs	r2, #0
 80053bc:	2300      	movs	r3, #0
 80053be:	4640      	mov	r0, r8
 80053c0:	4649      	mov	r1, r9
 80053c2:	f7fb fb8b 	bl	8000adc <__aeabi_dcmplt>
 80053c6:	b110      	cbz	r0, 80053ce <_printf_float+0x86>
 80053c8:	232d      	movs	r3, #45	@ 0x2d
 80053ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ce:	4a91      	ldr	r2, [pc, #580]	@ (8005614 <_printf_float+0x2cc>)
 80053d0:	4b91      	ldr	r3, [pc, #580]	@ (8005618 <_printf_float+0x2d0>)
 80053d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80053d6:	bf8c      	ite	hi
 80053d8:	4690      	movhi	r8, r2
 80053da:	4698      	movls	r8, r3
 80053dc:	2303      	movs	r3, #3
 80053de:	6123      	str	r3, [r4, #16]
 80053e0:	f02b 0304 	bic.w	r3, fp, #4
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	f04f 0900 	mov.w	r9, #0
 80053ea:	9700      	str	r7, [sp, #0]
 80053ec:	4633      	mov	r3, r6
 80053ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80053f0:	4621      	mov	r1, r4
 80053f2:	4628      	mov	r0, r5
 80053f4:	f000 f9d2 	bl	800579c <_printf_common>
 80053f8:	3001      	adds	r0, #1
 80053fa:	f040 808d 	bne.w	8005518 <_printf_float+0x1d0>
 80053fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005402:	b00d      	add	sp, #52	@ 0x34
 8005404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005408:	4642      	mov	r2, r8
 800540a:	464b      	mov	r3, r9
 800540c:	4640      	mov	r0, r8
 800540e:	4649      	mov	r1, r9
 8005410:	f7fb fb8c 	bl	8000b2c <__aeabi_dcmpun>
 8005414:	b140      	cbz	r0, 8005428 <_printf_float+0xe0>
 8005416:	464b      	mov	r3, r9
 8005418:	2b00      	cmp	r3, #0
 800541a:	bfbc      	itt	lt
 800541c:	232d      	movlt	r3, #45	@ 0x2d
 800541e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005422:	4a7e      	ldr	r2, [pc, #504]	@ (800561c <_printf_float+0x2d4>)
 8005424:	4b7e      	ldr	r3, [pc, #504]	@ (8005620 <_printf_float+0x2d8>)
 8005426:	e7d4      	b.n	80053d2 <_printf_float+0x8a>
 8005428:	6863      	ldr	r3, [r4, #4]
 800542a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800542e:	9206      	str	r2, [sp, #24]
 8005430:	1c5a      	adds	r2, r3, #1
 8005432:	d13b      	bne.n	80054ac <_printf_float+0x164>
 8005434:	2306      	movs	r3, #6
 8005436:	6063      	str	r3, [r4, #4]
 8005438:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800543c:	2300      	movs	r3, #0
 800543e:	6022      	str	r2, [r4, #0]
 8005440:	9303      	str	r3, [sp, #12]
 8005442:	ab0a      	add	r3, sp, #40	@ 0x28
 8005444:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005448:	ab09      	add	r3, sp, #36	@ 0x24
 800544a:	9300      	str	r3, [sp, #0]
 800544c:	6861      	ldr	r1, [r4, #4]
 800544e:	ec49 8b10 	vmov	d0, r8, r9
 8005452:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005456:	4628      	mov	r0, r5
 8005458:	f7ff fed7 	bl	800520a <__cvt>
 800545c:	9b06      	ldr	r3, [sp, #24]
 800545e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005460:	2b47      	cmp	r3, #71	@ 0x47
 8005462:	4680      	mov	r8, r0
 8005464:	d129      	bne.n	80054ba <_printf_float+0x172>
 8005466:	1cc8      	adds	r0, r1, #3
 8005468:	db02      	blt.n	8005470 <_printf_float+0x128>
 800546a:	6863      	ldr	r3, [r4, #4]
 800546c:	4299      	cmp	r1, r3
 800546e:	dd41      	ble.n	80054f4 <_printf_float+0x1ac>
 8005470:	f1aa 0a02 	sub.w	sl, sl, #2
 8005474:	fa5f fa8a 	uxtb.w	sl, sl
 8005478:	3901      	subs	r1, #1
 800547a:	4652      	mov	r2, sl
 800547c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005480:	9109      	str	r1, [sp, #36]	@ 0x24
 8005482:	f7ff ff27 	bl	80052d4 <__exponent>
 8005486:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005488:	1813      	adds	r3, r2, r0
 800548a:	2a01      	cmp	r2, #1
 800548c:	4681      	mov	r9, r0
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	dc02      	bgt.n	8005498 <_printf_float+0x150>
 8005492:	6822      	ldr	r2, [r4, #0]
 8005494:	07d2      	lsls	r2, r2, #31
 8005496:	d501      	bpl.n	800549c <_printf_float+0x154>
 8005498:	3301      	adds	r3, #1
 800549a:	6123      	str	r3, [r4, #16]
 800549c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0a2      	beq.n	80053ea <_printf_float+0xa2>
 80054a4:	232d      	movs	r3, #45	@ 0x2d
 80054a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054aa:	e79e      	b.n	80053ea <_printf_float+0xa2>
 80054ac:	9a06      	ldr	r2, [sp, #24]
 80054ae:	2a47      	cmp	r2, #71	@ 0x47
 80054b0:	d1c2      	bne.n	8005438 <_printf_float+0xf0>
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1c0      	bne.n	8005438 <_printf_float+0xf0>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e7bd      	b.n	8005436 <_printf_float+0xee>
 80054ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054be:	d9db      	bls.n	8005478 <_printf_float+0x130>
 80054c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80054c4:	d118      	bne.n	80054f8 <_printf_float+0x1b0>
 80054c6:	2900      	cmp	r1, #0
 80054c8:	6863      	ldr	r3, [r4, #4]
 80054ca:	dd0b      	ble.n	80054e4 <_printf_float+0x19c>
 80054cc:	6121      	str	r1, [r4, #16]
 80054ce:	b913      	cbnz	r3, 80054d6 <_printf_float+0x18e>
 80054d0:	6822      	ldr	r2, [r4, #0]
 80054d2:	07d0      	lsls	r0, r2, #31
 80054d4:	d502      	bpl.n	80054dc <_printf_float+0x194>
 80054d6:	3301      	adds	r3, #1
 80054d8:	440b      	add	r3, r1
 80054da:	6123      	str	r3, [r4, #16]
 80054dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80054de:	f04f 0900 	mov.w	r9, #0
 80054e2:	e7db      	b.n	800549c <_printf_float+0x154>
 80054e4:	b913      	cbnz	r3, 80054ec <_printf_float+0x1a4>
 80054e6:	6822      	ldr	r2, [r4, #0]
 80054e8:	07d2      	lsls	r2, r2, #31
 80054ea:	d501      	bpl.n	80054f0 <_printf_float+0x1a8>
 80054ec:	3302      	adds	r3, #2
 80054ee:	e7f4      	b.n	80054da <_printf_float+0x192>
 80054f0:	2301      	movs	r3, #1
 80054f2:	e7f2      	b.n	80054da <_printf_float+0x192>
 80054f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80054f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054fa:	4299      	cmp	r1, r3
 80054fc:	db05      	blt.n	800550a <_printf_float+0x1c2>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	6121      	str	r1, [r4, #16]
 8005502:	07d8      	lsls	r0, r3, #31
 8005504:	d5ea      	bpl.n	80054dc <_printf_float+0x194>
 8005506:	1c4b      	adds	r3, r1, #1
 8005508:	e7e7      	b.n	80054da <_printf_float+0x192>
 800550a:	2900      	cmp	r1, #0
 800550c:	bfd4      	ite	le
 800550e:	f1c1 0202 	rsble	r2, r1, #2
 8005512:	2201      	movgt	r2, #1
 8005514:	4413      	add	r3, r2
 8005516:	e7e0      	b.n	80054da <_printf_float+0x192>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	055a      	lsls	r2, r3, #21
 800551c:	d407      	bmi.n	800552e <_printf_float+0x1e6>
 800551e:	6923      	ldr	r3, [r4, #16]
 8005520:	4642      	mov	r2, r8
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	d12b      	bne.n	8005584 <_printf_float+0x23c>
 800552c:	e767      	b.n	80053fe <_printf_float+0xb6>
 800552e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005532:	f240 80dd 	bls.w	80056f0 <_printf_float+0x3a8>
 8005536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800553a:	2200      	movs	r2, #0
 800553c:	2300      	movs	r3, #0
 800553e:	f7fb fac3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005542:	2800      	cmp	r0, #0
 8005544:	d033      	beq.n	80055ae <_printf_float+0x266>
 8005546:	4a37      	ldr	r2, [pc, #220]	@ (8005624 <_printf_float+0x2dc>)
 8005548:	2301      	movs	r3, #1
 800554a:	4631      	mov	r1, r6
 800554c:	4628      	mov	r0, r5
 800554e:	47b8      	blx	r7
 8005550:	3001      	adds	r0, #1
 8005552:	f43f af54 	beq.w	80053fe <_printf_float+0xb6>
 8005556:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800555a:	4543      	cmp	r3, r8
 800555c:	db02      	blt.n	8005564 <_printf_float+0x21c>
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	07d8      	lsls	r0, r3, #31
 8005562:	d50f      	bpl.n	8005584 <_printf_float+0x23c>
 8005564:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005568:	4631      	mov	r1, r6
 800556a:	4628      	mov	r0, r5
 800556c:	47b8      	blx	r7
 800556e:	3001      	adds	r0, #1
 8005570:	f43f af45 	beq.w	80053fe <_printf_float+0xb6>
 8005574:	f04f 0900 	mov.w	r9, #0
 8005578:	f108 38ff 	add.w	r8, r8, #4294967295
 800557c:	f104 0a1a 	add.w	sl, r4, #26
 8005580:	45c8      	cmp	r8, r9
 8005582:	dc09      	bgt.n	8005598 <_printf_float+0x250>
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	079b      	lsls	r3, r3, #30
 8005588:	f100 8103 	bmi.w	8005792 <_printf_float+0x44a>
 800558c:	68e0      	ldr	r0, [r4, #12]
 800558e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005590:	4298      	cmp	r0, r3
 8005592:	bfb8      	it	lt
 8005594:	4618      	movlt	r0, r3
 8005596:	e734      	b.n	8005402 <_printf_float+0xba>
 8005598:	2301      	movs	r3, #1
 800559a:	4652      	mov	r2, sl
 800559c:	4631      	mov	r1, r6
 800559e:	4628      	mov	r0, r5
 80055a0:	47b8      	blx	r7
 80055a2:	3001      	adds	r0, #1
 80055a4:	f43f af2b 	beq.w	80053fe <_printf_float+0xb6>
 80055a8:	f109 0901 	add.w	r9, r9, #1
 80055ac:	e7e8      	b.n	8005580 <_printf_float+0x238>
 80055ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	dc39      	bgt.n	8005628 <_printf_float+0x2e0>
 80055b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005624 <_printf_float+0x2dc>)
 80055b6:	2301      	movs	r3, #1
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f af1d 	beq.w	80053fe <_printf_float+0xb6>
 80055c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80055c8:	ea59 0303 	orrs.w	r3, r9, r3
 80055cc:	d102      	bne.n	80055d4 <_printf_float+0x28c>
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	07d9      	lsls	r1, r3, #31
 80055d2:	d5d7      	bpl.n	8005584 <_printf_float+0x23c>
 80055d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055d8:	4631      	mov	r1, r6
 80055da:	4628      	mov	r0, r5
 80055dc:	47b8      	blx	r7
 80055de:	3001      	adds	r0, #1
 80055e0:	f43f af0d 	beq.w	80053fe <_printf_float+0xb6>
 80055e4:	f04f 0a00 	mov.w	sl, #0
 80055e8:	f104 0b1a 	add.w	fp, r4, #26
 80055ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055ee:	425b      	negs	r3, r3
 80055f0:	4553      	cmp	r3, sl
 80055f2:	dc01      	bgt.n	80055f8 <_printf_float+0x2b0>
 80055f4:	464b      	mov	r3, r9
 80055f6:	e793      	b.n	8005520 <_printf_float+0x1d8>
 80055f8:	2301      	movs	r3, #1
 80055fa:	465a      	mov	r2, fp
 80055fc:	4631      	mov	r1, r6
 80055fe:	4628      	mov	r0, r5
 8005600:	47b8      	blx	r7
 8005602:	3001      	adds	r0, #1
 8005604:	f43f aefb 	beq.w	80053fe <_printf_float+0xb6>
 8005608:	f10a 0a01 	add.w	sl, sl, #1
 800560c:	e7ee      	b.n	80055ec <_printf_float+0x2a4>
 800560e:	bf00      	nop
 8005610:	7fefffff 	.word	0x7fefffff
 8005614:	08007f44 	.word	0x08007f44
 8005618:	08007f40 	.word	0x08007f40
 800561c:	08007f4c 	.word	0x08007f4c
 8005620:	08007f48 	.word	0x08007f48
 8005624:	08007f50 	.word	0x08007f50
 8005628:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800562a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800562e:	4553      	cmp	r3, sl
 8005630:	bfa8      	it	ge
 8005632:	4653      	movge	r3, sl
 8005634:	2b00      	cmp	r3, #0
 8005636:	4699      	mov	r9, r3
 8005638:	dc36      	bgt.n	80056a8 <_printf_float+0x360>
 800563a:	f04f 0b00 	mov.w	fp, #0
 800563e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005642:	f104 021a 	add.w	r2, r4, #26
 8005646:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005648:	9306      	str	r3, [sp, #24]
 800564a:	eba3 0309 	sub.w	r3, r3, r9
 800564e:	455b      	cmp	r3, fp
 8005650:	dc31      	bgt.n	80056b6 <_printf_float+0x36e>
 8005652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005654:	459a      	cmp	sl, r3
 8005656:	dc3a      	bgt.n	80056ce <_printf_float+0x386>
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	07da      	lsls	r2, r3, #31
 800565c:	d437      	bmi.n	80056ce <_printf_float+0x386>
 800565e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005660:	ebaa 0903 	sub.w	r9, sl, r3
 8005664:	9b06      	ldr	r3, [sp, #24]
 8005666:	ebaa 0303 	sub.w	r3, sl, r3
 800566a:	4599      	cmp	r9, r3
 800566c:	bfa8      	it	ge
 800566e:	4699      	movge	r9, r3
 8005670:	f1b9 0f00 	cmp.w	r9, #0
 8005674:	dc33      	bgt.n	80056de <_printf_float+0x396>
 8005676:	f04f 0800 	mov.w	r8, #0
 800567a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800567e:	f104 0b1a 	add.w	fp, r4, #26
 8005682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005684:	ebaa 0303 	sub.w	r3, sl, r3
 8005688:	eba3 0309 	sub.w	r3, r3, r9
 800568c:	4543      	cmp	r3, r8
 800568e:	f77f af79 	ble.w	8005584 <_printf_float+0x23c>
 8005692:	2301      	movs	r3, #1
 8005694:	465a      	mov	r2, fp
 8005696:	4631      	mov	r1, r6
 8005698:	4628      	mov	r0, r5
 800569a:	47b8      	blx	r7
 800569c:	3001      	adds	r0, #1
 800569e:	f43f aeae 	beq.w	80053fe <_printf_float+0xb6>
 80056a2:	f108 0801 	add.w	r8, r8, #1
 80056a6:	e7ec      	b.n	8005682 <_printf_float+0x33a>
 80056a8:	4642      	mov	r2, r8
 80056aa:	4631      	mov	r1, r6
 80056ac:	4628      	mov	r0, r5
 80056ae:	47b8      	blx	r7
 80056b0:	3001      	adds	r0, #1
 80056b2:	d1c2      	bne.n	800563a <_printf_float+0x2f2>
 80056b4:	e6a3      	b.n	80053fe <_printf_float+0xb6>
 80056b6:	2301      	movs	r3, #1
 80056b8:	4631      	mov	r1, r6
 80056ba:	4628      	mov	r0, r5
 80056bc:	9206      	str	r2, [sp, #24]
 80056be:	47b8      	blx	r7
 80056c0:	3001      	adds	r0, #1
 80056c2:	f43f ae9c 	beq.w	80053fe <_printf_float+0xb6>
 80056c6:	9a06      	ldr	r2, [sp, #24]
 80056c8:	f10b 0b01 	add.w	fp, fp, #1
 80056cc:	e7bb      	b.n	8005646 <_printf_float+0x2fe>
 80056ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	d1c0      	bne.n	800565e <_printf_float+0x316>
 80056dc:	e68f      	b.n	80053fe <_printf_float+0xb6>
 80056de:	9a06      	ldr	r2, [sp, #24]
 80056e0:	464b      	mov	r3, r9
 80056e2:	4442      	add	r2, r8
 80056e4:	4631      	mov	r1, r6
 80056e6:	4628      	mov	r0, r5
 80056e8:	47b8      	blx	r7
 80056ea:	3001      	adds	r0, #1
 80056ec:	d1c3      	bne.n	8005676 <_printf_float+0x32e>
 80056ee:	e686      	b.n	80053fe <_printf_float+0xb6>
 80056f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80056f4:	f1ba 0f01 	cmp.w	sl, #1
 80056f8:	dc01      	bgt.n	80056fe <_printf_float+0x3b6>
 80056fa:	07db      	lsls	r3, r3, #31
 80056fc:	d536      	bpl.n	800576c <_printf_float+0x424>
 80056fe:	2301      	movs	r3, #1
 8005700:	4642      	mov	r2, r8
 8005702:	4631      	mov	r1, r6
 8005704:	4628      	mov	r0, r5
 8005706:	47b8      	blx	r7
 8005708:	3001      	adds	r0, #1
 800570a:	f43f ae78 	beq.w	80053fe <_printf_float+0xb6>
 800570e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005712:	4631      	mov	r1, r6
 8005714:	4628      	mov	r0, r5
 8005716:	47b8      	blx	r7
 8005718:	3001      	adds	r0, #1
 800571a:	f43f ae70 	beq.w	80053fe <_printf_float+0xb6>
 800571e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005722:	2200      	movs	r2, #0
 8005724:	2300      	movs	r3, #0
 8005726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800572a:	f7fb f9cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800572e:	b9c0      	cbnz	r0, 8005762 <_printf_float+0x41a>
 8005730:	4653      	mov	r3, sl
 8005732:	f108 0201 	add.w	r2, r8, #1
 8005736:	4631      	mov	r1, r6
 8005738:	4628      	mov	r0, r5
 800573a:	47b8      	blx	r7
 800573c:	3001      	adds	r0, #1
 800573e:	d10c      	bne.n	800575a <_printf_float+0x412>
 8005740:	e65d      	b.n	80053fe <_printf_float+0xb6>
 8005742:	2301      	movs	r3, #1
 8005744:	465a      	mov	r2, fp
 8005746:	4631      	mov	r1, r6
 8005748:	4628      	mov	r0, r5
 800574a:	47b8      	blx	r7
 800574c:	3001      	adds	r0, #1
 800574e:	f43f ae56 	beq.w	80053fe <_printf_float+0xb6>
 8005752:	f108 0801 	add.w	r8, r8, #1
 8005756:	45d0      	cmp	r8, sl
 8005758:	dbf3      	blt.n	8005742 <_printf_float+0x3fa>
 800575a:	464b      	mov	r3, r9
 800575c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005760:	e6df      	b.n	8005522 <_printf_float+0x1da>
 8005762:	f04f 0800 	mov.w	r8, #0
 8005766:	f104 0b1a 	add.w	fp, r4, #26
 800576a:	e7f4      	b.n	8005756 <_printf_float+0x40e>
 800576c:	2301      	movs	r3, #1
 800576e:	4642      	mov	r2, r8
 8005770:	e7e1      	b.n	8005736 <_printf_float+0x3ee>
 8005772:	2301      	movs	r3, #1
 8005774:	464a      	mov	r2, r9
 8005776:	4631      	mov	r1, r6
 8005778:	4628      	mov	r0, r5
 800577a:	47b8      	blx	r7
 800577c:	3001      	adds	r0, #1
 800577e:	f43f ae3e 	beq.w	80053fe <_printf_float+0xb6>
 8005782:	f108 0801 	add.w	r8, r8, #1
 8005786:	68e3      	ldr	r3, [r4, #12]
 8005788:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800578a:	1a5b      	subs	r3, r3, r1
 800578c:	4543      	cmp	r3, r8
 800578e:	dcf0      	bgt.n	8005772 <_printf_float+0x42a>
 8005790:	e6fc      	b.n	800558c <_printf_float+0x244>
 8005792:	f04f 0800 	mov.w	r8, #0
 8005796:	f104 0919 	add.w	r9, r4, #25
 800579a:	e7f4      	b.n	8005786 <_printf_float+0x43e>

0800579c <_printf_common>:
 800579c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	4616      	mov	r6, r2
 80057a2:	4698      	mov	r8, r3
 80057a4:	688a      	ldr	r2, [r1, #8]
 80057a6:	690b      	ldr	r3, [r1, #16]
 80057a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057ac:	4293      	cmp	r3, r2
 80057ae:	bfb8      	it	lt
 80057b0:	4613      	movlt	r3, r2
 80057b2:	6033      	str	r3, [r6, #0]
 80057b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80057b8:	4607      	mov	r7, r0
 80057ba:	460c      	mov	r4, r1
 80057bc:	b10a      	cbz	r2, 80057c2 <_printf_common+0x26>
 80057be:	3301      	adds	r3, #1
 80057c0:	6033      	str	r3, [r6, #0]
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	0699      	lsls	r1, r3, #26
 80057c6:	bf42      	ittt	mi
 80057c8:	6833      	ldrmi	r3, [r6, #0]
 80057ca:	3302      	addmi	r3, #2
 80057cc:	6033      	strmi	r3, [r6, #0]
 80057ce:	6825      	ldr	r5, [r4, #0]
 80057d0:	f015 0506 	ands.w	r5, r5, #6
 80057d4:	d106      	bne.n	80057e4 <_printf_common+0x48>
 80057d6:	f104 0a19 	add.w	sl, r4, #25
 80057da:	68e3      	ldr	r3, [r4, #12]
 80057dc:	6832      	ldr	r2, [r6, #0]
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	42ab      	cmp	r3, r5
 80057e2:	dc26      	bgt.n	8005832 <_printf_common+0x96>
 80057e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057e8:	6822      	ldr	r2, [r4, #0]
 80057ea:	3b00      	subs	r3, #0
 80057ec:	bf18      	it	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	0692      	lsls	r2, r2, #26
 80057f2:	d42b      	bmi.n	800584c <_printf_common+0xb0>
 80057f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057f8:	4641      	mov	r1, r8
 80057fa:	4638      	mov	r0, r7
 80057fc:	47c8      	blx	r9
 80057fe:	3001      	adds	r0, #1
 8005800:	d01e      	beq.n	8005840 <_printf_common+0xa4>
 8005802:	6823      	ldr	r3, [r4, #0]
 8005804:	6922      	ldr	r2, [r4, #16]
 8005806:	f003 0306 	and.w	r3, r3, #6
 800580a:	2b04      	cmp	r3, #4
 800580c:	bf02      	ittt	eq
 800580e:	68e5      	ldreq	r5, [r4, #12]
 8005810:	6833      	ldreq	r3, [r6, #0]
 8005812:	1aed      	subeq	r5, r5, r3
 8005814:	68a3      	ldr	r3, [r4, #8]
 8005816:	bf0c      	ite	eq
 8005818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800581c:	2500      	movne	r5, #0
 800581e:	4293      	cmp	r3, r2
 8005820:	bfc4      	itt	gt
 8005822:	1a9b      	subgt	r3, r3, r2
 8005824:	18ed      	addgt	r5, r5, r3
 8005826:	2600      	movs	r6, #0
 8005828:	341a      	adds	r4, #26
 800582a:	42b5      	cmp	r5, r6
 800582c:	d11a      	bne.n	8005864 <_printf_common+0xc8>
 800582e:	2000      	movs	r0, #0
 8005830:	e008      	b.n	8005844 <_printf_common+0xa8>
 8005832:	2301      	movs	r3, #1
 8005834:	4652      	mov	r2, sl
 8005836:	4641      	mov	r1, r8
 8005838:	4638      	mov	r0, r7
 800583a:	47c8      	blx	r9
 800583c:	3001      	adds	r0, #1
 800583e:	d103      	bne.n	8005848 <_printf_common+0xac>
 8005840:	f04f 30ff 	mov.w	r0, #4294967295
 8005844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005848:	3501      	adds	r5, #1
 800584a:	e7c6      	b.n	80057da <_printf_common+0x3e>
 800584c:	18e1      	adds	r1, r4, r3
 800584e:	1c5a      	adds	r2, r3, #1
 8005850:	2030      	movs	r0, #48	@ 0x30
 8005852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005856:	4422      	add	r2, r4
 8005858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800585c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005860:	3302      	adds	r3, #2
 8005862:	e7c7      	b.n	80057f4 <_printf_common+0x58>
 8005864:	2301      	movs	r3, #1
 8005866:	4622      	mov	r2, r4
 8005868:	4641      	mov	r1, r8
 800586a:	4638      	mov	r0, r7
 800586c:	47c8      	blx	r9
 800586e:	3001      	adds	r0, #1
 8005870:	d0e6      	beq.n	8005840 <_printf_common+0xa4>
 8005872:	3601      	adds	r6, #1
 8005874:	e7d9      	b.n	800582a <_printf_common+0x8e>
	...

08005878 <_printf_i>:
 8005878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	7e0f      	ldrb	r7, [r1, #24]
 800587e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005880:	2f78      	cmp	r7, #120	@ 0x78
 8005882:	4691      	mov	r9, r2
 8005884:	4680      	mov	r8, r0
 8005886:	460c      	mov	r4, r1
 8005888:	469a      	mov	sl, r3
 800588a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800588e:	d807      	bhi.n	80058a0 <_printf_i+0x28>
 8005890:	2f62      	cmp	r7, #98	@ 0x62
 8005892:	d80a      	bhi.n	80058aa <_printf_i+0x32>
 8005894:	2f00      	cmp	r7, #0
 8005896:	f000 80d1 	beq.w	8005a3c <_printf_i+0x1c4>
 800589a:	2f58      	cmp	r7, #88	@ 0x58
 800589c:	f000 80b8 	beq.w	8005a10 <_printf_i+0x198>
 80058a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80058a8:	e03a      	b.n	8005920 <_printf_i+0xa8>
 80058aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80058ae:	2b15      	cmp	r3, #21
 80058b0:	d8f6      	bhi.n	80058a0 <_printf_i+0x28>
 80058b2:	a101      	add	r1, pc, #4	@ (adr r1, 80058b8 <_printf_i+0x40>)
 80058b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058b8:	08005911 	.word	0x08005911
 80058bc:	08005925 	.word	0x08005925
 80058c0:	080058a1 	.word	0x080058a1
 80058c4:	080058a1 	.word	0x080058a1
 80058c8:	080058a1 	.word	0x080058a1
 80058cc:	080058a1 	.word	0x080058a1
 80058d0:	08005925 	.word	0x08005925
 80058d4:	080058a1 	.word	0x080058a1
 80058d8:	080058a1 	.word	0x080058a1
 80058dc:	080058a1 	.word	0x080058a1
 80058e0:	080058a1 	.word	0x080058a1
 80058e4:	08005a23 	.word	0x08005a23
 80058e8:	0800594f 	.word	0x0800594f
 80058ec:	080059dd 	.word	0x080059dd
 80058f0:	080058a1 	.word	0x080058a1
 80058f4:	080058a1 	.word	0x080058a1
 80058f8:	08005a45 	.word	0x08005a45
 80058fc:	080058a1 	.word	0x080058a1
 8005900:	0800594f 	.word	0x0800594f
 8005904:	080058a1 	.word	0x080058a1
 8005908:	080058a1 	.word	0x080058a1
 800590c:	080059e5 	.word	0x080059e5
 8005910:	6833      	ldr	r3, [r6, #0]
 8005912:	1d1a      	adds	r2, r3, #4
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6032      	str	r2, [r6, #0]
 8005918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800591c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005920:	2301      	movs	r3, #1
 8005922:	e09c      	b.n	8005a5e <_printf_i+0x1e6>
 8005924:	6833      	ldr	r3, [r6, #0]
 8005926:	6820      	ldr	r0, [r4, #0]
 8005928:	1d19      	adds	r1, r3, #4
 800592a:	6031      	str	r1, [r6, #0]
 800592c:	0606      	lsls	r6, r0, #24
 800592e:	d501      	bpl.n	8005934 <_printf_i+0xbc>
 8005930:	681d      	ldr	r5, [r3, #0]
 8005932:	e003      	b.n	800593c <_printf_i+0xc4>
 8005934:	0645      	lsls	r5, r0, #25
 8005936:	d5fb      	bpl.n	8005930 <_printf_i+0xb8>
 8005938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800593c:	2d00      	cmp	r5, #0
 800593e:	da03      	bge.n	8005948 <_printf_i+0xd0>
 8005940:	232d      	movs	r3, #45	@ 0x2d
 8005942:	426d      	negs	r5, r5
 8005944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005948:	4858      	ldr	r0, [pc, #352]	@ (8005aac <_printf_i+0x234>)
 800594a:	230a      	movs	r3, #10
 800594c:	e011      	b.n	8005972 <_printf_i+0xfa>
 800594e:	6821      	ldr	r1, [r4, #0]
 8005950:	6833      	ldr	r3, [r6, #0]
 8005952:	0608      	lsls	r0, r1, #24
 8005954:	f853 5b04 	ldr.w	r5, [r3], #4
 8005958:	d402      	bmi.n	8005960 <_printf_i+0xe8>
 800595a:	0649      	lsls	r1, r1, #25
 800595c:	bf48      	it	mi
 800595e:	b2ad      	uxthmi	r5, r5
 8005960:	2f6f      	cmp	r7, #111	@ 0x6f
 8005962:	4852      	ldr	r0, [pc, #328]	@ (8005aac <_printf_i+0x234>)
 8005964:	6033      	str	r3, [r6, #0]
 8005966:	bf14      	ite	ne
 8005968:	230a      	movne	r3, #10
 800596a:	2308      	moveq	r3, #8
 800596c:	2100      	movs	r1, #0
 800596e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005972:	6866      	ldr	r6, [r4, #4]
 8005974:	60a6      	str	r6, [r4, #8]
 8005976:	2e00      	cmp	r6, #0
 8005978:	db05      	blt.n	8005986 <_printf_i+0x10e>
 800597a:	6821      	ldr	r1, [r4, #0]
 800597c:	432e      	orrs	r6, r5
 800597e:	f021 0104 	bic.w	r1, r1, #4
 8005982:	6021      	str	r1, [r4, #0]
 8005984:	d04b      	beq.n	8005a1e <_printf_i+0x1a6>
 8005986:	4616      	mov	r6, r2
 8005988:	fbb5 f1f3 	udiv	r1, r5, r3
 800598c:	fb03 5711 	mls	r7, r3, r1, r5
 8005990:	5dc7      	ldrb	r7, [r0, r7]
 8005992:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005996:	462f      	mov	r7, r5
 8005998:	42bb      	cmp	r3, r7
 800599a:	460d      	mov	r5, r1
 800599c:	d9f4      	bls.n	8005988 <_printf_i+0x110>
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d10b      	bne.n	80059ba <_printf_i+0x142>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	07df      	lsls	r7, r3, #31
 80059a6:	d508      	bpl.n	80059ba <_printf_i+0x142>
 80059a8:	6923      	ldr	r3, [r4, #16]
 80059aa:	6861      	ldr	r1, [r4, #4]
 80059ac:	4299      	cmp	r1, r3
 80059ae:	bfde      	ittt	le
 80059b0:	2330      	movle	r3, #48	@ 0x30
 80059b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80059ba:	1b92      	subs	r2, r2, r6
 80059bc:	6122      	str	r2, [r4, #16]
 80059be:	f8cd a000 	str.w	sl, [sp]
 80059c2:	464b      	mov	r3, r9
 80059c4:	aa03      	add	r2, sp, #12
 80059c6:	4621      	mov	r1, r4
 80059c8:	4640      	mov	r0, r8
 80059ca:	f7ff fee7 	bl	800579c <_printf_common>
 80059ce:	3001      	adds	r0, #1
 80059d0:	d14a      	bne.n	8005a68 <_printf_i+0x1f0>
 80059d2:	f04f 30ff 	mov.w	r0, #4294967295
 80059d6:	b004      	add	sp, #16
 80059d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	f043 0320 	orr.w	r3, r3, #32
 80059e2:	6023      	str	r3, [r4, #0]
 80059e4:	4832      	ldr	r0, [pc, #200]	@ (8005ab0 <_printf_i+0x238>)
 80059e6:	2778      	movs	r7, #120	@ 0x78
 80059e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	6831      	ldr	r1, [r6, #0]
 80059f0:	061f      	lsls	r7, r3, #24
 80059f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80059f6:	d402      	bmi.n	80059fe <_printf_i+0x186>
 80059f8:	065f      	lsls	r7, r3, #25
 80059fa:	bf48      	it	mi
 80059fc:	b2ad      	uxthmi	r5, r5
 80059fe:	6031      	str	r1, [r6, #0]
 8005a00:	07d9      	lsls	r1, r3, #31
 8005a02:	bf44      	itt	mi
 8005a04:	f043 0320 	orrmi.w	r3, r3, #32
 8005a08:	6023      	strmi	r3, [r4, #0]
 8005a0a:	b11d      	cbz	r5, 8005a14 <_printf_i+0x19c>
 8005a0c:	2310      	movs	r3, #16
 8005a0e:	e7ad      	b.n	800596c <_printf_i+0xf4>
 8005a10:	4826      	ldr	r0, [pc, #152]	@ (8005aac <_printf_i+0x234>)
 8005a12:	e7e9      	b.n	80059e8 <_printf_i+0x170>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	f023 0320 	bic.w	r3, r3, #32
 8005a1a:	6023      	str	r3, [r4, #0]
 8005a1c:	e7f6      	b.n	8005a0c <_printf_i+0x194>
 8005a1e:	4616      	mov	r6, r2
 8005a20:	e7bd      	b.n	800599e <_printf_i+0x126>
 8005a22:	6833      	ldr	r3, [r6, #0]
 8005a24:	6825      	ldr	r5, [r4, #0]
 8005a26:	6961      	ldr	r1, [r4, #20]
 8005a28:	1d18      	adds	r0, r3, #4
 8005a2a:	6030      	str	r0, [r6, #0]
 8005a2c:	062e      	lsls	r6, r5, #24
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	d501      	bpl.n	8005a36 <_printf_i+0x1be>
 8005a32:	6019      	str	r1, [r3, #0]
 8005a34:	e002      	b.n	8005a3c <_printf_i+0x1c4>
 8005a36:	0668      	lsls	r0, r5, #25
 8005a38:	d5fb      	bpl.n	8005a32 <_printf_i+0x1ba>
 8005a3a:	8019      	strh	r1, [r3, #0]
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	6123      	str	r3, [r4, #16]
 8005a40:	4616      	mov	r6, r2
 8005a42:	e7bc      	b.n	80059be <_printf_i+0x146>
 8005a44:	6833      	ldr	r3, [r6, #0]
 8005a46:	1d1a      	adds	r2, r3, #4
 8005a48:	6032      	str	r2, [r6, #0]
 8005a4a:	681e      	ldr	r6, [r3, #0]
 8005a4c:	6862      	ldr	r2, [r4, #4]
 8005a4e:	2100      	movs	r1, #0
 8005a50:	4630      	mov	r0, r6
 8005a52:	f7fa fbbd 	bl	80001d0 <memchr>
 8005a56:	b108      	cbz	r0, 8005a5c <_printf_i+0x1e4>
 8005a58:	1b80      	subs	r0, r0, r6
 8005a5a:	6060      	str	r0, [r4, #4]
 8005a5c:	6863      	ldr	r3, [r4, #4]
 8005a5e:	6123      	str	r3, [r4, #16]
 8005a60:	2300      	movs	r3, #0
 8005a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a66:	e7aa      	b.n	80059be <_printf_i+0x146>
 8005a68:	6923      	ldr	r3, [r4, #16]
 8005a6a:	4632      	mov	r2, r6
 8005a6c:	4649      	mov	r1, r9
 8005a6e:	4640      	mov	r0, r8
 8005a70:	47d0      	blx	sl
 8005a72:	3001      	adds	r0, #1
 8005a74:	d0ad      	beq.n	80059d2 <_printf_i+0x15a>
 8005a76:	6823      	ldr	r3, [r4, #0]
 8005a78:	079b      	lsls	r3, r3, #30
 8005a7a:	d413      	bmi.n	8005aa4 <_printf_i+0x22c>
 8005a7c:	68e0      	ldr	r0, [r4, #12]
 8005a7e:	9b03      	ldr	r3, [sp, #12]
 8005a80:	4298      	cmp	r0, r3
 8005a82:	bfb8      	it	lt
 8005a84:	4618      	movlt	r0, r3
 8005a86:	e7a6      	b.n	80059d6 <_printf_i+0x15e>
 8005a88:	2301      	movs	r3, #1
 8005a8a:	4632      	mov	r2, r6
 8005a8c:	4649      	mov	r1, r9
 8005a8e:	4640      	mov	r0, r8
 8005a90:	47d0      	blx	sl
 8005a92:	3001      	adds	r0, #1
 8005a94:	d09d      	beq.n	80059d2 <_printf_i+0x15a>
 8005a96:	3501      	adds	r5, #1
 8005a98:	68e3      	ldr	r3, [r4, #12]
 8005a9a:	9903      	ldr	r1, [sp, #12]
 8005a9c:	1a5b      	subs	r3, r3, r1
 8005a9e:	42ab      	cmp	r3, r5
 8005aa0:	dcf2      	bgt.n	8005a88 <_printf_i+0x210>
 8005aa2:	e7eb      	b.n	8005a7c <_printf_i+0x204>
 8005aa4:	2500      	movs	r5, #0
 8005aa6:	f104 0619 	add.w	r6, r4, #25
 8005aaa:	e7f5      	b.n	8005a98 <_printf_i+0x220>
 8005aac:	08007f52 	.word	0x08007f52
 8005ab0:	08007f63 	.word	0x08007f63

08005ab4 <std>:
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	b510      	push	{r4, lr}
 8005ab8:	4604      	mov	r4, r0
 8005aba:	e9c0 3300 	strd	r3, r3, [r0]
 8005abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ac2:	6083      	str	r3, [r0, #8]
 8005ac4:	8181      	strh	r1, [r0, #12]
 8005ac6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ac8:	81c2      	strh	r2, [r0, #14]
 8005aca:	6183      	str	r3, [r0, #24]
 8005acc:	4619      	mov	r1, r3
 8005ace:	2208      	movs	r2, #8
 8005ad0:	305c      	adds	r0, #92	@ 0x5c
 8005ad2:	f000 f92a 	bl	8005d2a <memset>
 8005ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b0c <std+0x58>)
 8005ad8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ada:	4b0d      	ldr	r3, [pc, #52]	@ (8005b10 <std+0x5c>)
 8005adc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ade:	4b0d      	ldr	r3, [pc, #52]	@ (8005b14 <std+0x60>)
 8005ae0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b18 <std+0x64>)
 8005ae4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b1c <std+0x68>)
 8005ae8:	6224      	str	r4, [r4, #32]
 8005aea:	429c      	cmp	r4, r3
 8005aec:	d006      	beq.n	8005afc <std+0x48>
 8005aee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005af2:	4294      	cmp	r4, r2
 8005af4:	d002      	beq.n	8005afc <std+0x48>
 8005af6:	33d0      	adds	r3, #208	@ 0xd0
 8005af8:	429c      	cmp	r4, r3
 8005afa:	d105      	bne.n	8005b08 <std+0x54>
 8005afc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b04:	f000 b98e 	b.w	8005e24 <__retarget_lock_init_recursive>
 8005b08:	bd10      	pop	{r4, pc}
 8005b0a:	bf00      	nop
 8005b0c:	08005ca5 	.word	0x08005ca5
 8005b10:	08005cc7 	.word	0x08005cc7
 8005b14:	08005cff 	.word	0x08005cff
 8005b18:	08005d23 	.word	0x08005d23
 8005b1c:	20000384 	.word	0x20000384

08005b20 <stdio_exit_handler>:
 8005b20:	4a02      	ldr	r2, [pc, #8]	@ (8005b2c <stdio_exit_handler+0xc>)
 8005b22:	4903      	ldr	r1, [pc, #12]	@ (8005b30 <stdio_exit_handler+0x10>)
 8005b24:	4803      	ldr	r0, [pc, #12]	@ (8005b34 <stdio_exit_handler+0x14>)
 8005b26:	f000 b869 	b.w	8005bfc <_fwalk_sglue>
 8005b2a:	bf00      	nop
 8005b2c:	2000000c 	.word	0x2000000c
 8005b30:	0800778d 	.word	0x0800778d
 8005b34:	2000001c 	.word	0x2000001c

08005b38 <cleanup_stdio>:
 8005b38:	6841      	ldr	r1, [r0, #4]
 8005b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b6c <cleanup_stdio+0x34>)
 8005b3c:	4299      	cmp	r1, r3
 8005b3e:	b510      	push	{r4, lr}
 8005b40:	4604      	mov	r4, r0
 8005b42:	d001      	beq.n	8005b48 <cleanup_stdio+0x10>
 8005b44:	f001 fe22 	bl	800778c <_fflush_r>
 8005b48:	68a1      	ldr	r1, [r4, #8]
 8005b4a:	4b09      	ldr	r3, [pc, #36]	@ (8005b70 <cleanup_stdio+0x38>)
 8005b4c:	4299      	cmp	r1, r3
 8005b4e:	d002      	beq.n	8005b56 <cleanup_stdio+0x1e>
 8005b50:	4620      	mov	r0, r4
 8005b52:	f001 fe1b 	bl	800778c <_fflush_r>
 8005b56:	68e1      	ldr	r1, [r4, #12]
 8005b58:	4b06      	ldr	r3, [pc, #24]	@ (8005b74 <cleanup_stdio+0x3c>)
 8005b5a:	4299      	cmp	r1, r3
 8005b5c:	d004      	beq.n	8005b68 <cleanup_stdio+0x30>
 8005b5e:	4620      	mov	r0, r4
 8005b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b64:	f001 be12 	b.w	800778c <_fflush_r>
 8005b68:	bd10      	pop	{r4, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20000384 	.word	0x20000384
 8005b70:	200003ec 	.word	0x200003ec
 8005b74:	20000454 	.word	0x20000454

08005b78 <global_stdio_init.part.0>:
 8005b78:	b510      	push	{r4, lr}
 8005b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba8 <global_stdio_init.part.0+0x30>)
 8005b7c:	4c0b      	ldr	r4, [pc, #44]	@ (8005bac <global_stdio_init.part.0+0x34>)
 8005b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8005bb0 <global_stdio_init.part.0+0x38>)
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	4620      	mov	r0, r4
 8005b84:	2200      	movs	r2, #0
 8005b86:	2104      	movs	r1, #4
 8005b88:	f7ff ff94 	bl	8005ab4 <std>
 8005b8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b90:	2201      	movs	r2, #1
 8005b92:	2109      	movs	r1, #9
 8005b94:	f7ff ff8e 	bl	8005ab4 <std>
 8005b98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba2:	2112      	movs	r1, #18
 8005ba4:	f7ff bf86 	b.w	8005ab4 <std>
 8005ba8:	200004bc 	.word	0x200004bc
 8005bac:	20000384 	.word	0x20000384
 8005bb0:	08005b21 	.word	0x08005b21

08005bb4 <__sfp_lock_acquire>:
 8005bb4:	4801      	ldr	r0, [pc, #4]	@ (8005bbc <__sfp_lock_acquire+0x8>)
 8005bb6:	f000 b936 	b.w	8005e26 <__retarget_lock_acquire_recursive>
 8005bba:	bf00      	nop
 8005bbc:	200004c5 	.word	0x200004c5

08005bc0 <__sfp_lock_release>:
 8005bc0:	4801      	ldr	r0, [pc, #4]	@ (8005bc8 <__sfp_lock_release+0x8>)
 8005bc2:	f000 b931 	b.w	8005e28 <__retarget_lock_release_recursive>
 8005bc6:	bf00      	nop
 8005bc8:	200004c5 	.word	0x200004c5

08005bcc <__sinit>:
 8005bcc:	b510      	push	{r4, lr}
 8005bce:	4604      	mov	r4, r0
 8005bd0:	f7ff fff0 	bl	8005bb4 <__sfp_lock_acquire>
 8005bd4:	6a23      	ldr	r3, [r4, #32]
 8005bd6:	b11b      	cbz	r3, 8005be0 <__sinit+0x14>
 8005bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bdc:	f7ff bff0 	b.w	8005bc0 <__sfp_lock_release>
 8005be0:	4b04      	ldr	r3, [pc, #16]	@ (8005bf4 <__sinit+0x28>)
 8005be2:	6223      	str	r3, [r4, #32]
 8005be4:	4b04      	ldr	r3, [pc, #16]	@ (8005bf8 <__sinit+0x2c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1f5      	bne.n	8005bd8 <__sinit+0xc>
 8005bec:	f7ff ffc4 	bl	8005b78 <global_stdio_init.part.0>
 8005bf0:	e7f2      	b.n	8005bd8 <__sinit+0xc>
 8005bf2:	bf00      	nop
 8005bf4:	08005b39 	.word	0x08005b39
 8005bf8:	200004bc 	.word	0x200004bc

08005bfc <_fwalk_sglue>:
 8005bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c00:	4607      	mov	r7, r0
 8005c02:	4688      	mov	r8, r1
 8005c04:	4614      	mov	r4, r2
 8005c06:	2600      	movs	r6, #0
 8005c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8005c10:	d505      	bpl.n	8005c1e <_fwalk_sglue+0x22>
 8005c12:	6824      	ldr	r4, [r4, #0]
 8005c14:	2c00      	cmp	r4, #0
 8005c16:	d1f7      	bne.n	8005c08 <_fwalk_sglue+0xc>
 8005c18:	4630      	mov	r0, r6
 8005c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c1e:	89ab      	ldrh	r3, [r5, #12]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d907      	bls.n	8005c34 <_fwalk_sglue+0x38>
 8005c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	d003      	beq.n	8005c34 <_fwalk_sglue+0x38>
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	4638      	mov	r0, r7
 8005c30:	47c0      	blx	r8
 8005c32:	4306      	orrs	r6, r0
 8005c34:	3568      	adds	r5, #104	@ 0x68
 8005c36:	e7e9      	b.n	8005c0c <_fwalk_sglue+0x10>

08005c38 <sniprintf>:
 8005c38:	b40c      	push	{r2, r3}
 8005c3a:	b530      	push	{r4, r5, lr}
 8005c3c:	4b18      	ldr	r3, [pc, #96]	@ (8005ca0 <sniprintf+0x68>)
 8005c3e:	1e0c      	subs	r4, r1, #0
 8005c40:	681d      	ldr	r5, [r3, #0]
 8005c42:	b09d      	sub	sp, #116	@ 0x74
 8005c44:	da08      	bge.n	8005c58 <sniprintf+0x20>
 8005c46:	238b      	movs	r3, #139	@ 0x8b
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4e:	b01d      	add	sp, #116	@ 0x74
 8005c50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c54:	b002      	add	sp, #8
 8005c56:	4770      	bx	lr
 8005c58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005c5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005c66:	bf14      	ite	ne
 8005c68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005c6c:	4623      	moveq	r3, r4
 8005c6e:	9304      	str	r3, [sp, #16]
 8005c70:	9307      	str	r3, [sp, #28]
 8005c72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c76:	9002      	str	r0, [sp, #8]
 8005c78:	9006      	str	r0, [sp, #24]
 8005c7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c80:	ab21      	add	r3, sp, #132	@ 0x84
 8005c82:	a902      	add	r1, sp, #8
 8005c84:	4628      	mov	r0, r5
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	f001 fc00 	bl	800748c <_svfiprintf_r>
 8005c8c:	1c43      	adds	r3, r0, #1
 8005c8e:	bfbc      	itt	lt
 8005c90:	238b      	movlt	r3, #139	@ 0x8b
 8005c92:	602b      	strlt	r3, [r5, #0]
 8005c94:	2c00      	cmp	r4, #0
 8005c96:	d0da      	beq.n	8005c4e <sniprintf+0x16>
 8005c98:	9b02      	ldr	r3, [sp, #8]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	701a      	strb	r2, [r3, #0]
 8005c9e:	e7d6      	b.n	8005c4e <sniprintf+0x16>
 8005ca0:	20000018 	.word	0x20000018

08005ca4 <__sread>:
 8005ca4:	b510      	push	{r4, lr}
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cac:	f000 f86c 	bl	8005d88 <_read_r>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	bfab      	itete	ge
 8005cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8005cb8:	181b      	addge	r3, r3, r0
 8005cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005cbe:	bfac      	ite	ge
 8005cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005cc2:	81a3      	strhlt	r3, [r4, #12]
 8005cc4:	bd10      	pop	{r4, pc}

08005cc6 <__swrite>:
 8005cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cca:	461f      	mov	r7, r3
 8005ccc:	898b      	ldrh	r3, [r1, #12]
 8005cce:	05db      	lsls	r3, r3, #23
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	4616      	mov	r6, r2
 8005cd6:	d505      	bpl.n	8005ce4 <__swrite+0x1e>
 8005cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cdc:	2302      	movs	r3, #2
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f000 f840 	bl	8005d64 <_lseek_r>
 8005ce4:	89a3      	ldrh	r3, [r4, #12]
 8005ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cee:	81a3      	strh	r3, [r4, #12]
 8005cf0:	4632      	mov	r2, r6
 8005cf2:	463b      	mov	r3, r7
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfa:	f000 b857 	b.w	8005dac <_write_r>

08005cfe <__sseek>:
 8005cfe:	b510      	push	{r4, lr}
 8005d00:	460c      	mov	r4, r1
 8005d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d06:	f000 f82d 	bl	8005d64 <_lseek_r>
 8005d0a:	1c43      	adds	r3, r0, #1
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	bf15      	itete	ne
 8005d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d1a:	81a3      	strheq	r3, [r4, #12]
 8005d1c:	bf18      	it	ne
 8005d1e:	81a3      	strhne	r3, [r4, #12]
 8005d20:	bd10      	pop	{r4, pc}

08005d22 <__sclose>:
 8005d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d26:	f000 b80d 	b.w	8005d44 <_close_r>

08005d2a <memset>:
 8005d2a:	4402      	add	r2, r0
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d100      	bne.n	8005d34 <memset+0xa>
 8005d32:	4770      	bx	lr
 8005d34:	f803 1b01 	strb.w	r1, [r3], #1
 8005d38:	e7f9      	b.n	8005d2e <memset+0x4>
	...

08005d3c <_localeconv_r>:
 8005d3c:	4800      	ldr	r0, [pc, #0]	@ (8005d40 <_localeconv_r+0x4>)
 8005d3e:	4770      	bx	lr
 8005d40:	20000158 	.word	0x20000158

08005d44 <_close_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d06      	ldr	r5, [pc, #24]	@ (8005d60 <_close_r+0x1c>)
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	602b      	str	r3, [r5, #0]
 8005d50:	f7fb fe76 	bl	8001a40 <_close>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	d102      	bne.n	8005d5e <_close_r+0x1a>
 8005d58:	682b      	ldr	r3, [r5, #0]
 8005d5a:	b103      	cbz	r3, 8005d5e <_close_r+0x1a>
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	200004c0 	.word	0x200004c0

08005d64 <_lseek_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4d07      	ldr	r5, [pc, #28]	@ (8005d84 <_lseek_r+0x20>)
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	2200      	movs	r2, #0
 8005d70:	602a      	str	r2, [r5, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	f7fb fe8b 	bl	8001a8e <_lseek>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d102      	bne.n	8005d82 <_lseek_r+0x1e>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	b103      	cbz	r3, 8005d82 <_lseek_r+0x1e>
 8005d80:	6023      	str	r3, [r4, #0]
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
 8005d84:	200004c0 	.word	0x200004c0

08005d88 <_read_r>:
 8005d88:	b538      	push	{r3, r4, r5, lr}
 8005d8a:	4d07      	ldr	r5, [pc, #28]	@ (8005da8 <_read_r+0x20>)
 8005d8c:	4604      	mov	r4, r0
 8005d8e:	4608      	mov	r0, r1
 8005d90:	4611      	mov	r1, r2
 8005d92:	2200      	movs	r2, #0
 8005d94:	602a      	str	r2, [r5, #0]
 8005d96:	461a      	mov	r2, r3
 8005d98:	f7fb fe19 	bl	80019ce <_read>
 8005d9c:	1c43      	adds	r3, r0, #1
 8005d9e:	d102      	bne.n	8005da6 <_read_r+0x1e>
 8005da0:	682b      	ldr	r3, [r5, #0]
 8005da2:	b103      	cbz	r3, 8005da6 <_read_r+0x1e>
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	bd38      	pop	{r3, r4, r5, pc}
 8005da8:	200004c0 	.word	0x200004c0

08005dac <_write_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4d07      	ldr	r5, [pc, #28]	@ (8005dcc <_write_r+0x20>)
 8005db0:	4604      	mov	r4, r0
 8005db2:	4608      	mov	r0, r1
 8005db4:	4611      	mov	r1, r2
 8005db6:	2200      	movs	r2, #0
 8005db8:	602a      	str	r2, [r5, #0]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f7fb fe24 	bl	8001a08 <_write>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_write_r+0x1e>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_write_r+0x1e>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	200004c0 	.word	0x200004c0

08005dd0 <__errno>:
 8005dd0:	4b01      	ldr	r3, [pc, #4]	@ (8005dd8 <__errno+0x8>)
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000018 	.word	0x20000018

08005ddc <__libc_init_array>:
 8005ddc:	b570      	push	{r4, r5, r6, lr}
 8005dde:	4d0d      	ldr	r5, [pc, #52]	@ (8005e14 <__libc_init_array+0x38>)
 8005de0:	4c0d      	ldr	r4, [pc, #52]	@ (8005e18 <__libc_init_array+0x3c>)
 8005de2:	1b64      	subs	r4, r4, r5
 8005de4:	10a4      	asrs	r4, r4, #2
 8005de6:	2600      	movs	r6, #0
 8005de8:	42a6      	cmp	r6, r4
 8005dea:	d109      	bne.n	8005e00 <__libc_init_array+0x24>
 8005dec:	4d0b      	ldr	r5, [pc, #44]	@ (8005e1c <__libc_init_array+0x40>)
 8005dee:	4c0c      	ldr	r4, [pc, #48]	@ (8005e20 <__libc_init_array+0x44>)
 8005df0:	f002 f86a 	bl	8007ec8 <_init>
 8005df4:	1b64      	subs	r4, r4, r5
 8005df6:	10a4      	asrs	r4, r4, #2
 8005df8:	2600      	movs	r6, #0
 8005dfa:	42a6      	cmp	r6, r4
 8005dfc:	d105      	bne.n	8005e0a <__libc_init_array+0x2e>
 8005dfe:	bd70      	pop	{r4, r5, r6, pc}
 8005e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e04:	4798      	blx	r3
 8005e06:	3601      	adds	r6, #1
 8005e08:	e7ee      	b.n	8005de8 <__libc_init_array+0xc>
 8005e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e0e:	4798      	blx	r3
 8005e10:	3601      	adds	r6, #1
 8005e12:	e7f2      	b.n	8005dfa <__libc_init_array+0x1e>
 8005e14:	080082bc 	.word	0x080082bc
 8005e18:	080082bc 	.word	0x080082bc
 8005e1c:	080082bc 	.word	0x080082bc
 8005e20:	080082c0 	.word	0x080082c0

08005e24 <__retarget_lock_init_recursive>:
 8005e24:	4770      	bx	lr

08005e26 <__retarget_lock_acquire_recursive>:
 8005e26:	4770      	bx	lr

08005e28 <__retarget_lock_release_recursive>:
 8005e28:	4770      	bx	lr

08005e2a <quorem>:
 8005e2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2e:	6903      	ldr	r3, [r0, #16]
 8005e30:	690c      	ldr	r4, [r1, #16]
 8005e32:	42a3      	cmp	r3, r4
 8005e34:	4607      	mov	r7, r0
 8005e36:	db7e      	blt.n	8005f36 <quorem+0x10c>
 8005e38:	3c01      	subs	r4, #1
 8005e3a:	f101 0814 	add.w	r8, r1, #20
 8005e3e:	00a3      	lsls	r3, r4, #2
 8005e40:	f100 0514 	add.w	r5, r0, #20
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e54:	3301      	adds	r3, #1
 8005e56:	429a      	cmp	r2, r3
 8005e58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e60:	d32e      	bcc.n	8005ec0 <quorem+0x96>
 8005e62:	f04f 0a00 	mov.w	sl, #0
 8005e66:	46c4      	mov	ip, r8
 8005e68:	46ae      	mov	lr, r5
 8005e6a:	46d3      	mov	fp, sl
 8005e6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e70:	b298      	uxth	r0, r3
 8005e72:	fb06 a000 	mla	r0, r6, r0, sl
 8005e76:	0c02      	lsrs	r2, r0, #16
 8005e78:	0c1b      	lsrs	r3, r3, #16
 8005e7a:	fb06 2303 	mla	r3, r6, r3, r2
 8005e7e:	f8de 2000 	ldr.w	r2, [lr]
 8005e82:	b280      	uxth	r0, r0
 8005e84:	b292      	uxth	r2, r2
 8005e86:	1a12      	subs	r2, r2, r0
 8005e88:	445a      	add	r2, fp
 8005e8a:	f8de 0000 	ldr.w	r0, [lr]
 8005e8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e9c:	b292      	uxth	r2, r2
 8005e9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ea2:	45e1      	cmp	r9, ip
 8005ea4:	f84e 2b04 	str.w	r2, [lr], #4
 8005ea8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005eac:	d2de      	bcs.n	8005e6c <quorem+0x42>
 8005eae:	9b00      	ldr	r3, [sp, #0]
 8005eb0:	58eb      	ldr	r3, [r5, r3]
 8005eb2:	b92b      	cbnz	r3, 8005ec0 <quorem+0x96>
 8005eb4:	9b01      	ldr	r3, [sp, #4]
 8005eb6:	3b04      	subs	r3, #4
 8005eb8:	429d      	cmp	r5, r3
 8005eba:	461a      	mov	r2, r3
 8005ebc:	d32f      	bcc.n	8005f1e <quorem+0xf4>
 8005ebe:	613c      	str	r4, [r7, #16]
 8005ec0:	4638      	mov	r0, r7
 8005ec2:	f001 f97f 	bl	80071c4 <__mcmp>
 8005ec6:	2800      	cmp	r0, #0
 8005ec8:	db25      	blt.n	8005f16 <quorem+0xec>
 8005eca:	4629      	mov	r1, r5
 8005ecc:	2000      	movs	r0, #0
 8005ece:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ed2:	f8d1 c000 	ldr.w	ip, [r1]
 8005ed6:	fa1f fe82 	uxth.w	lr, r2
 8005eda:	fa1f f38c 	uxth.w	r3, ip
 8005ede:	eba3 030e 	sub.w	r3, r3, lr
 8005ee2:	4403      	add	r3, r0
 8005ee4:	0c12      	lsrs	r2, r2, #16
 8005ee6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005eea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ef4:	45c1      	cmp	r9, r8
 8005ef6:	f841 3b04 	str.w	r3, [r1], #4
 8005efa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005efe:	d2e6      	bcs.n	8005ece <quorem+0xa4>
 8005f00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f08:	b922      	cbnz	r2, 8005f14 <quorem+0xea>
 8005f0a:	3b04      	subs	r3, #4
 8005f0c:	429d      	cmp	r5, r3
 8005f0e:	461a      	mov	r2, r3
 8005f10:	d30b      	bcc.n	8005f2a <quorem+0x100>
 8005f12:	613c      	str	r4, [r7, #16]
 8005f14:	3601      	adds	r6, #1
 8005f16:	4630      	mov	r0, r6
 8005f18:	b003      	add	sp, #12
 8005f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f1e:	6812      	ldr	r2, [r2, #0]
 8005f20:	3b04      	subs	r3, #4
 8005f22:	2a00      	cmp	r2, #0
 8005f24:	d1cb      	bne.n	8005ebe <quorem+0x94>
 8005f26:	3c01      	subs	r4, #1
 8005f28:	e7c6      	b.n	8005eb8 <quorem+0x8e>
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	3b04      	subs	r3, #4
 8005f2e:	2a00      	cmp	r2, #0
 8005f30:	d1ef      	bne.n	8005f12 <quorem+0xe8>
 8005f32:	3c01      	subs	r4, #1
 8005f34:	e7ea      	b.n	8005f0c <quorem+0xe2>
 8005f36:	2000      	movs	r0, #0
 8005f38:	e7ee      	b.n	8005f18 <quorem+0xee>
 8005f3a:	0000      	movs	r0, r0
 8005f3c:	0000      	movs	r0, r0
	...

08005f40 <_dtoa_r>:
 8005f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	69c7      	ldr	r7, [r0, #28]
 8005f46:	b097      	sub	sp, #92	@ 0x5c
 8005f48:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005f4c:	ec55 4b10 	vmov	r4, r5, d0
 8005f50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005f52:	9107      	str	r1, [sp, #28]
 8005f54:	4681      	mov	r9, r0
 8005f56:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f58:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f5a:	b97f      	cbnz	r7, 8005f7c <_dtoa_r+0x3c>
 8005f5c:	2010      	movs	r0, #16
 8005f5e:	f000 fe09 	bl	8006b74 <malloc>
 8005f62:	4602      	mov	r2, r0
 8005f64:	f8c9 001c 	str.w	r0, [r9, #28]
 8005f68:	b920      	cbnz	r0, 8005f74 <_dtoa_r+0x34>
 8005f6a:	4ba9      	ldr	r3, [pc, #676]	@ (8006210 <_dtoa_r+0x2d0>)
 8005f6c:	21ef      	movs	r1, #239	@ 0xef
 8005f6e:	48a9      	ldr	r0, [pc, #676]	@ (8006214 <_dtoa_r+0x2d4>)
 8005f70:	f001 fc6c 	bl	800784c <__assert_func>
 8005f74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f78:	6007      	str	r7, [r0, #0]
 8005f7a:	60c7      	str	r7, [r0, #12]
 8005f7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f80:	6819      	ldr	r1, [r3, #0]
 8005f82:	b159      	cbz	r1, 8005f9c <_dtoa_r+0x5c>
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	604a      	str	r2, [r1, #4]
 8005f88:	2301      	movs	r3, #1
 8005f8a:	4093      	lsls	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
 8005f8e:	4648      	mov	r0, r9
 8005f90:	f000 fee6 	bl	8006d60 <_Bfree>
 8005f94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	1e2b      	subs	r3, r5, #0
 8005f9e:	bfb9      	ittee	lt
 8005fa0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005fa4:	9305      	strlt	r3, [sp, #20]
 8005fa6:	2300      	movge	r3, #0
 8005fa8:	6033      	strge	r3, [r6, #0]
 8005faa:	9f05      	ldr	r7, [sp, #20]
 8005fac:	4b9a      	ldr	r3, [pc, #616]	@ (8006218 <_dtoa_r+0x2d8>)
 8005fae:	bfbc      	itt	lt
 8005fb0:	2201      	movlt	r2, #1
 8005fb2:	6032      	strlt	r2, [r6, #0]
 8005fb4:	43bb      	bics	r3, r7
 8005fb6:	d112      	bne.n	8005fde <_dtoa_r+0x9e>
 8005fb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005fba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fc4:	4323      	orrs	r3, r4
 8005fc6:	f000 855a 	beq.w	8006a7e <_dtoa_r+0xb3e>
 8005fca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fcc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800622c <_dtoa_r+0x2ec>
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f000 855c 	beq.w	8006a8e <_dtoa_r+0xb4e>
 8005fd6:	f10a 0303 	add.w	r3, sl, #3
 8005fda:	f000 bd56 	b.w	8006a8a <_dtoa_r+0xb4a>
 8005fde:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	ec51 0b17 	vmov	r0, r1, d7
 8005fe8:	2300      	movs	r3, #0
 8005fea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005fee:	f7fa fd6b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ff2:	4680      	mov	r8, r0
 8005ff4:	b158      	cbz	r0, 800600e <_dtoa_r+0xce>
 8005ff6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	6013      	str	r3, [r2, #0]
 8005ffc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ffe:	b113      	cbz	r3, 8006006 <_dtoa_r+0xc6>
 8006000:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006002:	4b86      	ldr	r3, [pc, #536]	@ (800621c <_dtoa_r+0x2dc>)
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006230 <_dtoa_r+0x2f0>
 800600a:	f000 bd40 	b.w	8006a8e <_dtoa_r+0xb4e>
 800600e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006012:	aa14      	add	r2, sp, #80	@ 0x50
 8006014:	a915      	add	r1, sp, #84	@ 0x54
 8006016:	4648      	mov	r0, r9
 8006018:	f001 f984 	bl	8007324 <__d2b>
 800601c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006020:	9002      	str	r0, [sp, #8]
 8006022:	2e00      	cmp	r6, #0
 8006024:	d078      	beq.n	8006118 <_dtoa_r+0x1d8>
 8006026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006028:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800602c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006030:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006034:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006038:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800603c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006040:	4619      	mov	r1, r3
 8006042:	2200      	movs	r2, #0
 8006044:	4b76      	ldr	r3, [pc, #472]	@ (8006220 <_dtoa_r+0x2e0>)
 8006046:	f7fa f91f 	bl	8000288 <__aeabi_dsub>
 800604a:	a36b      	add	r3, pc, #428	@ (adr r3, 80061f8 <_dtoa_r+0x2b8>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	f7fa fad2 	bl	80005f8 <__aeabi_dmul>
 8006054:	a36a      	add	r3, pc, #424	@ (adr r3, 8006200 <_dtoa_r+0x2c0>)
 8006056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605a:	f7fa f917 	bl	800028c <__adddf3>
 800605e:	4604      	mov	r4, r0
 8006060:	4630      	mov	r0, r6
 8006062:	460d      	mov	r5, r1
 8006064:	f7fa fa5e 	bl	8000524 <__aeabi_i2d>
 8006068:	a367      	add	r3, pc, #412	@ (adr r3, 8006208 <_dtoa_r+0x2c8>)
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	f7fa fac3 	bl	80005f8 <__aeabi_dmul>
 8006072:	4602      	mov	r2, r0
 8006074:	460b      	mov	r3, r1
 8006076:	4620      	mov	r0, r4
 8006078:	4629      	mov	r1, r5
 800607a:	f7fa f907 	bl	800028c <__adddf3>
 800607e:	4604      	mov	r4, r0
 8006080:	460d      	mov	r5, r1
 8006082:	f7fa fd69 	bl	8000b58 <__aeabi_d2iz>
 8006086:	2200      	movs	r2, #0
 8006088:	4607      	mov	r7, r0
 800608a:	2300      	movs	r3, #0
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	f7fa fd24 	bl	8000adc <__aeabi_dcmplt>
 8006094:	b140      	cbz	r0, 80060a8 <_dtoa_r+0x168>
 8006096:	4638      	mov	r0, r7
 8006098:	f7fa fa44 	bl	8000524 <__aeabi_i2d>
 800609c:	4622      	mov	r2, r4
 800609e:	462b      	mov	r3, r5
 80060a0:	f7fa fd12 	bl	8000ac8 <__aeabi_dcmpeq>
 80060a4:	b900      	cbnz	r0, 80060a8 <_dtoa_r+0x168>
 80060a6:	3f01      	subs	r7, #1
 80060a8:	2f16      	cmp	r7, #22
 80060aa:	d852      	bhi.n	8006152 <_dtoa_r+0x212>
 80060ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006224 <_dtoa_r+0x2e4>)
 80060ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80060ba:	f7fa fd0f 	bl	8000adc <__aeabi_dcmplt>
 80060be:	2800      	cmp	r0, #0
 80060c0:	d049      	beq.n	8006156 <_dtoa_r+0x216>
 80060c2:	3f01      	subs	r7, #1
 80060c4:	2300      	movs	r3, #0
 80060c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80060c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060ca:	1b9b      	subs	r3, r3, r6
 80060cc:	1e5a      	subs	r2, r3, #1
 80060ce:	bf45      	ittet	mi
 80060d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80060d4:	9300      	strmi	r3, [sp, #0]
 80060d6:	2300      	movpl	r3, #0
 80060d8:	2300      	movmi	r3, #0
 80060da:	9206      	str	r2, [sp, #24]
 80060dc:	bf54      	ite	pl
 80060de:	9300      	strpl	r3, [sp, #0]
 80060e0:	9306      	strmi	r3, [sp, #24]
 80060e2:	2f00      	cmp	r7, #0
 80060e4:	db39      	blt.n	800615a <_dtoa_r+0x21a>
 80060e6:	9b06      	ldr	r3, [sp, #24]
 80060e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80060ea:	443b      	add	r3, r7
 80060ec:	9306      	str	r3, [sp, #24]
 80060ee:	2300      	movs	r3, #0
 80060f0:	9308      	str	r3, [sp, #32]
 80060f2:	9b07      	ldr	r3, [sp, #28]
 80060f4:	2b09      	cmp	r3, #9
 80060f6:	d863      	bhi.n	80061c0 <_dtoa_r+0x280>
 80060f8:	2b05      	cmp	r3, #5
 80060fa:	bfc4      	itt	gt
 80060fc:	3b04      	subgt	r3, #4
 80060fe:	9307      	strgt	r3, [sp, #28]
 8006100:	9b07      	ldr	r3, [sp, #28]
 8006102:	f1a3 0302 	sub.w	r3, r3, #2
 8006106:	bfcc      	ite	gt
 8006108:	2400      	movgt	r4, #0
 800610a:	2401      	movle	r4, #1
 800610c:	2b03      	cmp	r3, #3
 800610e:	d863      	bhi.n	80061d8 <_dtoa_r+0x298>
 8006110:	e8df f003 	tbb	[pc, r3]
 8006114:	2b375452 	.word	0x2b375452
 8006118:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800611c:	441e      	add	r6, r3
 800611e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006122:	2b20      	cmp	r3, #32
 8006124:	bfc1      	itttt	gt
 8006126:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800612a:	409f      	lslgt	r7, r3
 800612c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006130:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006134:	bfd6      	itet	le
 8006136:	f1c3 0320 	rsble	r3, r3, #32
 800613a:	ea47 0003 	orrgt.w	r0, r7, r3
 800613e:	fa04 f003 	lslle.w	r0, r4, r3
 8006142:	f7fa f9df 	bl	8000504 <__aeabi_ui2d>
 8006146:	2201      	movs	r2, #1
 8006148:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800614c:	3e01      	subs	r6, #1
 800614e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006150:	e776      	b.n	8006040 <_dtoa_r+0x100>
 8006152:	2301      	movs	r3, #1
 8006154:	e7b7      	b.n	80060c6 <_dtoa_r+0x186>
 8006156:	9010      	str	r0, [sp, #64]	@ 0x40
 8006158:	e7b6      	b.n	80060c8 <_dtoa_r+0x188>
 800615a:	9b00      	ldr	r3, [sp, #0]
 800615c:	1bdb      	subs	r3, r3, r7
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	427b      	negs	r3, r7
 8006162:	9308      	str	r3, [sp, #32]
 8006164:	2300      	movs	r3, #0
 8006166:	930d      	str	r3, [sp, #52]	@ 0x34
 8006168:	e7c3      	b.n	80060f2 <_dtoa_r+0x1b2>
 800616a:	2301      	movs	r3, #1
 800616c:	9309      	str	r3, [sp, #36]	@ 0x24
 800616e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006170:	eb07 0b03 	add.w	fp, r7, r3
 8006174:	f10b 0301 	add.w	r3, fp, #1
 8006178:	2b01      	cmp	r3, #1
 800617a:	9303      	str	r3, [sp, #12]
 800617c:	bfb8      	it	lt
 800617e:	2301      	movlt	r3, #1
 8006180:	e006      	b.n	8006190 <_dtoa_r+0x250>
 8006182:	2301      	movs	r3, #1
 8006184:	9309      	str	r3, [sp, #36]	@ 0x24
 8006186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006188:	2b00      	cmp	r3, #0
 800618a:	dd28      	ble.n	80061de <_dtoa_r+0x29e>
 800618c:	469b      	mov	fp, r3
 800618e:	9303      	str	r3, [sp, #12]
 8006190:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006194:	2100      	movs	r1, #0
 8006196:	2204      	movs	r2, #4
 8006198:	f102 0514 	add.w	r5, r2, #20
 800619c:	429d      	cmp	r5, r3
 800619e:	d926      	bls.n	80061ee <_dtoa_r+0x2ae>
 80061a0:	6041      	str	r1, [r0, #4]
 80061a2:	4648      	mov	r0, r9
 80061a4:	f000 fd9c 	bl	8006ce0 <_Balloc>
 80061a8:	4682      	mov	sl, r0
 80061aa:	2800      	cmp	r0, #0
 80061ac:	d142      	bne.n	8006234 <_dtoa_r+0x2f4>
 80061ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006228 <_dtoa_r+0x2e8>)
 80061b0:	4602      	mov	r2, r0
 80061b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80061b6:	e6da      	b.n	8005f6e <_dtoa_r+0x2e>
 80061b8:	2300      	movs	r3, #0
 80061ba:	e7e3      	b.n	8006184 <_dtoa_r+0x244>
 80061bc:	2300      	movs	r3, #0
 80061be:	e7d5      	b.n	800616c <_dtoa_r+0x22c>
 80061c0:	2401      	movs	r4, #1
 80061c2:	2300      	movs	r3, #0
 80061c4:	9307      	str	r3, [sp, #28]
 80061c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80061c8:	f04f 3bff 	mov.w	fp, #4294967295
 80061cc:	2200      	movs	r2, #0
 80061ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80061d2:	2312      	movs	r3, #18
 80061d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80061d6:	e7db      	b.n	8006190 <_dtoa_r+0x250>
 80061d8:	2301      	movs	r3, #1
 80061da:	9309      	str	r3, [sp, #36]	@ 0x24
 80061dc:	e7f4      	b.n	80061c8 <_dtoa_r+0x288>
 80061de:	f04f 0b01 	mov.w	fp, #1
 80061e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80061e6:	465b      	mov	r3, fp
 80061e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80061ec:	e7d0      	b.n	8006190 <_dtoa_r+0x250>
 80061ee:	3101      	adds	r1, #1
 80061f0:	0052      	lsls	r2, r2, #1
 80061f2:	e7d1      	b.n	8006198 <_dtoa_r+0x258>
 80061f4:	f3af 8000 	nop.w
 80061f8:	636f4361 	.word	0x636f4361
 80061fc:	3fd287a7 	.word	0x3fd287a7
 8006200:	8b60c8b3 	.word	0x8b60c8b3
 8006204:	3fc68a28 	.word	0x3fc68a28
 8006208:	509f79fb 	.word	0x509f79fb
 800620c:	3fd34413 	.word	0x3fd34413
 8006210:	08007f81 	.word	0x08007f81
 8006214:	08007f98 	.word	0x08007f98
 8006218:	7ff00000 	.word	0x7ff00000
 800621c:	08007f51 	.word	0x08007f51
 8006220:	3ff80000 	.word	0x3ff80000
 8006224:	080080e8 	.word	0x080080e8
 8006228:	08007ff0 	.word	0x08007ff0
 800622c:	08007f7d 	.word	0x08007f7d
 8006230:	08007f50 	.word	0x08007f50
 8006234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006238:	6018      	str	r0, [r3, #0]
 800623a:	9b03      	ldr	r3, [sp, #12]
 800623c:	2b0e      	cmp	r3, #14
 800623e:	f200 80a1 	bhi.w	8006384 <_dtoa_r+0x444>
 8006242:	2c00      	cmp	r4, #0
 8006244:	f000 809e 	beq.w	8006384 <_dtoa_r+0x444>
 8006248:	2f00      	cmp	r7, #0
 800624a:	dd33      	ble.n	80062b4 <_dtoa_r+0x374>
 800624c:	4b9c      	ldr	r3, [pc, #624]	@ (80064c0 <_dtoa_r+0x580>)
 800624e:	f007 020f 	and.w	r2, r7, #15
 8006252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006256:	ed93 7b00 	vldr	d7, [r3]
 800625a:	05f8      	lsls	r0, r7, #23
 800625c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006260:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006264:	d516      	bpl.n	8006294 <_dtoa_r+0x354>
 8006266:	4b97      	ldr	r3, [pc, #604]	@ (80064c4 <_dtoa_r+0x584>)
 8006268:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800626c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006270:	f7fa faec 	bl	800084c <__aeabi_ddiv>
 8006274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006278:	f004 040f 	and.w	r4, r4, #15
 800627c:	2603      	movs	r6, #3
 800627e:	4d91      	ldr	r5, [pc, #580]	@ (80064c4 <_dtoa_r+0x584>)
 8006280:	b954      	cbnz	r4, 8006298 <_dtoa_r+0x358>
 8006282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006286:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800628a:	f7fa fadf 	bl	800084c <__aeabi_ddiv>
 800628e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006292:	e028      	b.n	80062e6 <_dtoa_r+0x3a6>
 8006294:	2602      	movs	r6, #2
 8006296:	e7f2      	b.n	800627e <_dtoa_r+0x33e>
 8006298:	07e1      	lsls	r1, r4, #31
 800629a:	d508      	bpl.n	80062ae <_dtoa_r+0x36e>
 800629c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80062a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062a4:	f7fa f9a8 	bl	80005f8 <__aeabi_dmul>
 80062a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80062ac:	3601      	adds	r6, #1
 80062ae:	1064      	asrs	r4, r4, #1
 80062b0:	3508      	adds	r5, #8
 80062b2:	e7e5      	b.n	8006280 <_dtoa_r+0x340>
 80062b4:	f000 80af 	beq.w	8006416 <_dtoa_r+0x4d6>
 80062b8:	427c      	negs	r4, r7
 80062ba:	4b81      	ldr	r3, [pc, #516]	@ (80064c0 <_dtoa_r+0x580>)
 80062bc:	4d81      	ldr	r5, [pc, #516]	@ (80064c4 <_dtoa_r+0x584>)
 80062be:	f004 020f 	and.w	r2, r4, #15
 80062c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062ce:	f7fa f993 	bl	80005f8 <__aeabi_dmul>
 80062d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062d6:	1124      	asrs	r4, r4, #4
 80062d8:	2300      	movs	r3, #0
 80062da:	2602      	movs	r6, #2
 80062dc:	2c00      	cmp	r4, #0
 80062de:	f040 808f 	bne.w	8006400 <_dtoa_r+0x4c0>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1d3      	bne.n	800628e <_dtoa_r+0x34e>
 80062e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80062e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 8094 	beq.w	800641a <_dtoa_r+0x4da>
 80062f2:	4b75      	ldr	r3, [pc, #468]	@ (80064c8 <_dtoa_r+0x588>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	4620      	mov	r0, r4
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7fa fbef 	bl	8000adc <__aeabi_dcmplt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f000 808b 	beq.w	800641a <_dtoa_r+0x4da>
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 8087 	beq.w	800641a <_dtoa_r+0x4da>
 800630c:	f1bb 0f00 	cmp.w	fp, #0
 8006310:	dd34      	ble.n	800637c <_dtoa_r+0x43c>
 8006312:	4620      	mov	r0, r4
 8006314:	4b6d      	ldr	r3, [pc, #436]	@ (80064cc <_dtoa_r+0x58c>)
 8006316:	2200      	movs	r2, #0
 8006318:	4629      	mov	r1, r5
 800631a:	f7fa f96d 	bl	80005f8 <__aeabi_dmul>
 800631e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006322:	f107 38ff 	add.w	r8, r7, #4294967295
 8006326:	3601      	adds	r6, #1
 8006328:	465c      	mov	r4, fp
 800632a:	4630      	mov	r0, r6
 800632c:	f7fa f8fa 	bl	8000524 <__aeabi_i2d>
 8006330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006334:	f7fa f960 	bl	80005f8 <__aeabi_dmul>
 8006338:	4b65      	ldr	r3, [pc, #404]	@ (80064d0 <_dtoa_r+0x590>)
 800633a:	2200      	movs	r2, #0
 800633c:	f7f9 ffa6 	bl	800028c <__adddf3>
 8006340:	4605      	mov	r5, r0
 8006342:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006346:	2c00      	cmp	r4, #0
 8006348:	d16a      	bne.n	8006420 <_dtoa_r+0x4e0>
 800634a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800634e:	4b61      	ldr	r3, [pc, #388]	@ (80064d4 <_dtoa_r+0x594>)
 8006350:	2200      	movs	r2, #0
 8006352:	f7f9 ff99 	bl	8000288 <__aeabi_dsub>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800635e:	462a      	mov	r2, r5
 8006360:	4633      	mov	r3, r6
 8006362:	f7fa fbd9 	bl	8000b18 <__aeabi_dcmpgt>
 8006366:	2800      	cmp	r0, #0
 8006368:	f040 8298 	bne.w	800689c <_dtoa_r+0x95c>
 800636c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006370:	462a      	mov	r2, r5
 8006372:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006376:	f7fa fbb1 	bl	8000adc <__aeabi_dcmplt>
 800637a:	bb38      	cbnz	r0, 80063cc <_dtoa_r+0x48c>
 800637c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006380:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006384:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006386:	2b00      	cmp	r3, #0
 8006388:	f2c0 8157 	blt.w	800663a <_dtoa_r+0x6fa>
 800638c:	2f0e      	cmp	r7, #14
 800638e:	f300 8154 	bgt.w	800663a <_dtoa_r+0x6fa>
 8006392:	4b4b      	ldr	r3, [pc, #300]	@ (80064c0 <_dtoa_r+0x580>)
 8006394:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006398:	ed93 7b00 	vldr	d7, [r3]
 800639c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800639e:	2b00      	cmp	r3, #0
 80063a0:	ed8d 7b00 	vstr	d7, [sp]
 80063a4:	f280 80e5 	bge.w	8006572 <_dtoa_r+0x632>
 80063a8:	9b03      	ldr	r3, [sp, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f300 80e1 	bgt.w	8006572 <_dtoa_r+0x632>
 80063b0:	d10c      	bne.n	80063cc <_dtoa_r+0x48c>
 80063b2:	4b48      	ldr	r3, [pc, #288]	@ (80064d4 <_dtoa_r+0x594>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	ec51 0b17 	vmov	r0, r1, d7
 80063ba:	f7fa f91d 	bl	80005f8 <__aeabi_dmul>
 80063be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063c2:	f7fa fb9f 	bl	8000b04 <__aeabi_dcmpge>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f000 8266 	beq.w	8006898 <_dtoa_r+0x958>
 80063cc:	2400      	movs	r4, #0
 80063ce:	4625      	mov	r5, r4
 80063d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80063d2:	4656      	mov	r6, sl
 80063d4:	ea6f 0803 	mvn.w	r8, r3
 80063d8:	2700      	movs	r7, #0
 80063da:	4621      	mov	r1, r4
 80063dc:	4648      	mov	r0, r9
 80063de:	f000 fcbf 	bl	8006d60 <_Bfree>
 80063e2:	2d00      	cmp	r5, #0
 80063e4:	f000 80bd 	beq.w	8006562 <_dtoa_r+0x622>
 80063e8:	b12f      	cbz	r7, 80063f6 <_dtoa_r+0x4b6>
 80063ea:	42af      	cmp	r7, r5
 80063ec:	d003      	beq.n	80063f6 <_dtoa_r+0x4b6>
 80063ee:	4639      	mov	r1, r7
 80063f0:	4648      	mov	r0, r9
 80063f2:	f000 fcb5 	bl	8006d60 <_Bfree>
 80063f6:	4629      	mov	r1, r5
 80063f8:	4648      	mov	r0, r9
 80063fa:	f000 fcb1 	bl	8006d60 <_Bfree>
 80063fe:	e0b0      	b.n	8006562 <_dtoa_r+0x622>
 8006400:	07e2      	lsls	r2, r4, #31
 8006402:	d505      	bpl.n	8006410 <_dtoa_r+0x4d0>
 8006404:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006408:	f7fa f8f6 	bl	80005f8 <__aeabi_dmul>
 800640c:	3601      	adds	r6, #1
 800640e:	2301      	movs	r3, #1
 8006410:	1064      	asrs	r4, r4, #1
 8006412:	3508      	adds	r5, #8
 8006414:	e762      	b.n	80062dc <_dtoa_r+0x39c>
 8006416:	2602      	movs	r6, #2
 8006418:	e765      	b.n	80062e6 <_dtoa_r+0x3a6>
 800641a:	9c03      	ldr	r4, [sp, #12]
 800641c:	46b8      	mov	r8, r7
 800641e:	e784      	b.n	800632a <_dtoa_r+0x3ea>
 8006420:	4b27      	ldr	r3, [pc, #156]	@ (80064c0 <_dtoa_r+0x580>)
 8006422:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006424:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006428:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800642c:	4454      	add	r4, sl
 800642e:	2900      	cmp	r1, #0
 8006430:	d054      	beq.n	80064dc <_dtoa_r+0x59c>
 8006432:	4929      	ldr	r1, [pc, #164]	@ (80064d8 <_dtoa_r+0x598>)
 8006434:	2000      	movs	r0, #0
 8006436:	f7fa fa09 	bl	800084c <__aeabi_ddiv>
 800643a:	4633      	mov	r3, r6
 800643c:	462a      	mov	r2, r5
 800643e:	f7f9 ff23 	bl	8000288 <__aeabi_dsub>
 8006442:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006446:	4656      	mov	r6, sl
 8006448:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800644c:	f7fa fb84 	bl	8000b58 <__aeabi_d2iz>
 8006450:	4605      	mov	r5, r0
 8006452:	f7fa f867 	bl	8000524 <__aeabi_i2d>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800645e:	f7f9 ff13 	bl	8000288 <__aeabi_dsub>
 8006462:	3530      	adds	r5, #48	@ 0x30
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800646c:	f806 5b01 	strb.w	r5, [r6], #1
 8006470:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006474:	f7fa fb32 	bl	8000adc <__aeabi_dcmplt>
 8006478:	2800      	cmp	r0, #0
 800647a:	d172      	bne.n	8006562 <_dtoa_r+0x622>
 800647c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006480:	4911      	ldr	r1, [pc, #68]	@ (80064c8 <_dtoa_r+0x588>)
 8006482:	2000      	movs	r0, #0
 8006484:	f7f9 ff00 	bl	8000288 <__aeabi_dsub>
 8006488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800648c:	f7fa fb26 	bl	8000adc <__aeabi_dcmplt>
 8006490:	2800      	cmp	r0, #0
 8006492:	f040 80b4 	bne.w	80065fe <_dtoa_r+0x6be>
 8006496:	42a6      	cmp	r6, r4
 8006498:	f43f af70 	beq.w	800637c <_dtoa_r+0x43c>
 800649c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80064a0:	4b0a      	ldr	r3, [pc, #40]	@ (80064cc <_dtoa_r+0x58c>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	f7fa f8a8 	bl	80005f8 <__aeabi_dmul>
 80064a8:	4b08      	ldr	r3, [pc, #32]	@ (80064cc <_dtoa_r+0x58c>)
 80064aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064ae:	2200      	movs	r2, #0
 80064b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b4:	f7fa f8a0 	bl	80005f8 <__aeabi_dmul>
 80064b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064bc:	e7c4      	b.n	8006448 <_dtoa_r+0x508>
 80064be:	bf00      	nop
 80064c0:	080080e8 	.word	0x080080e8
 80064c4:	080080c0 	.word	0x080080c0
 80064c8:	3ff00000 	.word	0x3ff00000
 80064cc:	40240000 	.word	0x40240000
 80064d0:	401c0000 	.word	0x401c0000
 80064d4:	40140000 	.word	0x40140000
 80064d8:	3fe00000 	.word	0x3fe00000
 80064dc:	4631      	mov	r1, r6
 80064de:	4628      	mov	r0, r5
 80064e0:	f7fa f88a 	bl	80005f8 <__aeabi_dmul>
 80064e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064ea:	4656      	mov	r6, sl
 80064ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f0:	f7fa fb32 	bl	8000b58 <__aeabi_d2iz>
 80064f4:	4605      	mov	r5, r0
 80064f6:	f7fa f815 	bl	8000524 <__aeabi_i2d>
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006502:	f7f9 fec1 	bl	8000288 <__aeabi_dsub>
 8006506:	3530      	adds	r5, #48	@ 0x30
 8006508:	f806 5b01 	strb.w	r5, [r6], #1
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	42a6      	cmp	r6, r4
 8006512:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006516:	f04f 0200 	mov.w	r2, #0
 800651a:	d124      	bne.n	8006566 <_dtoa_r+0x626>
 800651c:	4baf      	ldr	r3, [pc, #700]	@ (80067dc <_dtoa_r+0x89c>)
 800651e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006522:	f7f9 feb3 	bl	800028c <__adddf3>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652e:	f7fa faf3 	bl	8000b18 <__aeabi_dcmpgt>
 8006532:	2800      	cmp	r0, #0
 8006534:	d163      	bne.n	80065fe <_dtoa_r+0x6be>
 8006536:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800653a:	49a8      	ldr	r1, [pc, #672]	@ (80067dc <_dtoa_r+0x89c>)
 800653c:	2000      	movs	r0, #0
 800653e:	f7f9 fea3 	bl	8000288 <__aeabi_dsub>
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800654a:	f7fa fac7 	bl	8000adc <__aeabi_dcmplt>
 800654e:	2800      	cmp	r0, #0
 8006550:	f43f af14 	beq.w	800637c <_dtoa_r+0x43c>
 8006554:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006556:	1e73      	subs	r3, r6, #1
 8006558:	9313      	str	r3, [sp, #76]	@ 0x4c
 800655a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800655e:	2b30      	cmp	r3, #48	@ 0x30
 8006560:	d0f8      	beq.n	8006554 <_dtoa_r+0x614>
 8006562:	4647      	mov	r7, r8
 8006564:	e03b      	b.n	80065de <_dtoa_r+0x69e>
 8006566:	4b9e      	ldr	r3, [pc, #632]	@ (80067e0 <_dtoa_r+0x8a0>)
 8006568:	f7fa f846 	bl	80005f8 <__aeabi_dmul>
 800656c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006570:	e7bc      	b.n	80064ec <_dtoa_r+0x5ac>
 8006572:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006576:	4656      	mov	r6, sl
 8006578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800657c:	4620      	mov	r0, r4
 800657e:	4629      	mov	r1, r5
 8006580:	f7fa f964 	bl	800084c <__aeabi_ddiv>
 8006584:	f7fa fae8 	bl	8000b58 <__aeabi_d2iz>
 8006588:	4680      	mov	r8, r0
 800658a:	f7f9 ffcb 	bl	8000524 <__aeabi_i2d>
 800658e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006592:	f7fa f831 	bl	80005f8 <__aeabi_dmul>
 8006596:	4602      	mov	r2, r0
 8006598:	460b      	mov	r3, r1
 800659a:	4620      	mov	r0, r4
 800659c:	4629      	mov	r1, r5
 800659e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80065a2:	f7f9 fe71 	bl	8000288 <__aeabi_dsub>
 80065a6:	f806 4b01 	strb.w	r4, [r6], #1
 80065aa:	9d03      	ldr	r5, [sp, #12]
 80065ac:	eba6 040a 	sub.w	r4, r6, sl
 80065b0:	42a5      	cmp	r5, r4
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	d133      	bne.n	8006620 <_dtoa_r+0x6e0>
 80065b8:	f7f9 fe68 	bl	800028c <__adddf3>
 80065bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065c0:	4604      	mov	r4, r0
 80065c2:	460d      	mov	r5, r1
 80065c4:	f7fa faa8 	bl	8000b18 <__aeabi_dcmpgt>
 80065c8:	b9c0      	cbnz	r0, 80065fc <_dtoa_r+0x6bc>
 80065ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ce:	4620      	mov	r0, r4
 80065d0:	4629      	mov	r1, r5
 80065d2:	f7fa fa79 	bl	8000ac8 <__aeabi_dcmpeq>
 80065d6:	b110      	cbz	r0, 80065de <_dtoa_r+0x69e>
 80065d8:	f018 0f01 	tst.w	r8, #1
 80065dc:	d10e      	bne.n	80065fc <_dtoa_r+0x6bc>
 80065de:	9902      	ldr	r1, [sp, #8]
 80065e0:	4648      	mov	r0, r9
 80065e2:	f000 fbbd 	bl	8006d60 <_Bfree>
 80065e6:	2300      	movs	r3, #0
 80065e8:	7033      	strb	r3, [r6, #0]
 80065ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065ec:	3701      	adds	r7, #1
 80065ee:	601f      	str	r7, [r3, #0]
 80065f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 824b 	beq.w	8006a8e <_dtoa_r+0xb4e>
 80065f8:	601e      	str	r6, [r3, #0]
 80065fa:	e248      	b.n	8006a8e <_dtoa_r+0xb4e>
 80065fc:	46b8      	mov	r8, r7
 80065fe:	4633      	mov	r3, r6
 8006600:	461e      	mov	r6, r3
 8006602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006606:	2a39      	cmp	r2, #57	@ 0x39
 8006608:	d106      	bne.n	8006618 <_dtoa_r+0x6d8>
 800660a:	459a      	cmp	sl, r3
 800660c:	d1f8      	bne.n	8006600 <_dtoa_r+0x6c0>
 800660e:	2230      	movs	r2, #48	@ 0x30
 8006610:	f108 0801 	add.w	r8, r8, #1
 8006614:	f88a 2000 	strb.w	r2, [sl]
 8006618:	781a      	ldrb	r2, [r3, #0]
 800661a:	3201      	adds	r2, #1
 800661c:	701a      	strb	r2, [r3, #0]
 800661e:	e7a0      	b.n	8006562 <_dtoa_r+0x622>
 8006620:	4b6f      	ldr	r3, [pc, #444]	@ (80067e0 <_dtoa_r+0x8a0>)
 8006622:	2200      	movs	r2, #0
 8006624:	f7f9 ffe8 	bl	80005f8 <__aeabi_dmul>
 8006628:	2200      	movs	r2, #0
 800662a:	2300      	movs	r3, #0
 800662c:	4604      	mov	r4, r0
 800662e:	460d      	mov	r5, r1
 8006630:	f7fa fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006634:	2800      	cmp	r0, #0
 8006636:	d09f      	beq.n	8006578 <_dtoa_r+0x638>
 8006638:	e7d1      	b.n	80065de <_dtoa_r+0x69e>
 800663a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800663c:	2a00      	cmp	r2, #0
 800663e:	f000 80ea 	beq.w	8006816 <_dtoa_r+0x8d6>
 8006642:	9a07      	ldr	r2, [sp, #28]
 8006644:	2a01      	cmp	r2, #1
 8006646:	f300 80cd 	bgt.w	80067e4 <_dtoa_r+0x8a4>
 800664a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800664c:	2a00      	cmp	r2, #0
 800664e:	f000 80c1 	beq.w	80067d4 <_dtoa_r+0x894>
 8006652:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006656:	9c08      	ldr	r4, [sp, #32]
 8006658:	9e00      	ldr	r6, [sp, #0]
 800665a:	9a00      	ldr	r2, [sp, #0]
 800665c:	441a      	add	r2, r3
 800665e:	9200      	str	r2, [sp, #0]
 8006660:	9a06      	ldr	r2, [sp, #24]
 8006662:	2101      	movs	r1, #1
 8006664:	441a      	add	r2, r3
 8006666:	4648      	mov	r0, r9
 8006668:	9206      	str	r2, [sp, #24]
 800666a:	f000 fc2d 	bl	8006ec8 <__i2b>
 800666e:	4605      	mov	r5, r0
 8006670:	b166      	cbz	r6, 800668c <_dtoa_r+0x74c>
 8006672:	9b06      	ldr	r3, [sp, #24]
 8006674:	2b00      	cmp	r3, #0
 8006676:	dd09      	ble.n	800668c <_dtoa_r+0x74c>
 8006678:	42b3      	cmp	r3, r6
 800667a:	9a00      	ldr	r2, [sp, #0]
 800667c:	bfa8      	it	ge
 800667e:	4633      	movge	r3, r6
 8006680:	1ad2      	subs	r2, r2, r3
 8006682:	9200      	str	r2, [sp, #0]
 8006684:	9a06      	ldr	r2, [sp, #24]
 8006686:	1af6      	subs	r6, r6, r3
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	9306      	str	r3, [sp, #24]
 800668c:	9b08      	ldr	r3, [sp, #32]
 800668e:	b30b      	cbz	r3, 80066d4 <_dtoa_r+0x794>
 8006690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80c6 	beq.w	8006824 <_dtoa_r+0x8e4>
 8006698:	2c00      	cmp	r4, #0
 800669a:	f000 80c0 	beq.w	800681e <_dtoa_r+0x8de>
 800669e:	4629      	mov	r1, r5
 80066a0:	4622      	mov	r2, r4
 80066a2:	4648      	mov	r0, r9
 80066a4:	f000 fcc8 	bl	8007038 <__pow5mult>
 80066a8:	9a02      	ldr	r2, [sp, #8]
 80066aa:	4601      	mov	r1, r0
 80066ac:	4605      	mov	r5, r0
 80066ae:	4648      	mov	r0, r9
 80066b0:	f000 fc20 	bl	8006ef4 <__multiply>
 80066b4:	9902      	ldr	r1, [sp, #8]
 80066b6:	4680      	mov	r8, r0
 80066b8:	4648      	mov	r0, r9
 80066ba:	f000 fb51 	bl	8006d60 <_Bfree>
 80066be:	9b08      	ldr	r3, [sp, #32]
 80066c0:	1b1b      	subs	r3, r3, r4
 80066c2:	9308      	str	r3, [sp, #32]
 80066c4:	f000 80b1 	beq.w	800682a <_dtoa_r+0x8ea>
 80066c8:	9a08      	ldr	r2, [sp, #32]
 80066ca:	4641      	mov	r1, r8
 80066cc:	4648      	mov	r0, r9
 80066ce:	f000 fcb3 	bl	8007038 <__pow5mult>
 80066d2:	9002      	str	r0, [sp, #8]
 80066d4:	2101      	movs	r1, #1
 80066d6:	4648      	mov	r0, r9
 80066d8:	f000 fbf6 	bl	8006ec8 <__i2b>
 80066dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066de:	4604      	mov	r4, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 81d8 	beq.w	8006a96 <_dtoa_r+0xb56>
 80066e6:	461a      	mov	r2, r3
 80066e8:	4601      	mov	r1, r0
 80066ea:	4648      	mov	r0, r9
 80066ec:	f000 fca4 	bl	8007038 <__pow5mult>
 80066f0:	9b07      	ldr	r3, [sp, #28]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	4604      	mov	r4, r0
 80066f6:	f300 809f 	bgt.w	8006838 <_dtoa_r+0x8f8>
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f040 8097 	bne.w	8006830 <_dtoa_r+0x8f0>
 8006702:	9b05      	ldr	r3, [sp, #20]
 8006704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006708:	2b00      	cmp	r3, #0
 800670a:	f040 8093 	bne.w	8006834 <_dtoa_r+0x8f4>
 800670e:	9b05      	ldr	r3, [sp, #20]
 8006710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006714:	0d1b      	lsrs	r3, r3, #20
 8006716:	051b      	lsls	r3, r3, #20
 8006718:	b133      	cbz	r3, 8006728 <_dtoa_r+0x7e8>
 800671a:	9b00      	ldr	r3, [sp, #0]
 800671c:	3301      	adds	r3, #1
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	9b06      	ldr	r3, [sp, #24]
 8006722:	3301      	adds	r3, #1
 8006724:	9306      	str	r3, [sp, #24]
 8006726:	2301      	movs	r3, #1
 8006728:	9308      	str	r3, [sp, #32]
 800672a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 81b8 	beq.w	8006aa2 <_dtoa_r+0xb62>
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006738:	6918      	ldr	r0, [r3, #16]
 800673a:	f000 fb79 	bl	8006e30 <__hi0bits>
 800673e:	f1c0 0020 	rsb	r0, r0, #32
 8006742:	9b06      	ldr	r3, [sp, #24]
 8006744:	4418      	add	r0, r3
 8006746:	f010 001f 	ands.w	r0, r0, #31
 800674a:	f000 8082 	beq.w	8006852 <_dtoa_r+0x912>
 800674e:	f1c0 0320 	rsb	r3, r0, #32
 8006752:	2b04      	cmp	r3, #4
 8006754:	dd73      	ble.n	800683e <_dtoa_r+0x8fe>
 8006756:	9b00      	ldr	r3, [sp, #0]
 8006758:	f1c0 001c 	rsb	r0, r0, #28
 800675c:	4403      	add	r3, r0
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	9b06      	ldr	r3, [sp, #24]
 8006762:	4403      	add	r3, r0
 8006764:	4406      	add	r6, r0
 8006766:	9306      	str	r3, [sp, #24]
 8006768:	9b00      	ldr	r3, [sp, #0]
 800676a:	2b00      	cmp	r3, #0
 800676c:	dd05      	ble.n	800677a <_dtoa_r+0x83a>
 800676e:	9902      	ldr	r1, [sp, #8]
 8006770:	461a      	mov	r2, r3
 8006772:	4648      	mov	r0, r9
 8006774:	f000 fcba 	bl	80070ec <__lshift>
 8006778:	9002      	str	r0, [sp, #8]
 800677a:	9b06      	ldr	r3, [sp, #24]
 800677c:	2b00      	cmp	r3, #0
 800677e:	dd05      	ble.n	800678c <_dtoa_r+0x84c>
 8006780:	4621      	mov	r1, r4
 8006782:	461a      	mov	r2, r3
 8006784:	4648      	mov	r0, r9
 8006786:	f000 fcb1 	bl	80070ec <__lshift>
 800678a:	4604      	mov	r4, r0
 800678c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800678e:	2b00      	cmp	r3, #0
 8006790:	d061      	beq.n	8006856 <_dtoa_r+0x916>
 8006792:	9802      	ldr	r0, [sp, #8]
 8006794:	4621      	mov	r1, r4
 8006796:	f000 fd15 	bl	80071c4 <__mcmp>
 800679a:	2800      	cmp	r0, #0
 800679c:	da5b      	bge.n	8006856 <_dtoa_r+0x916>
 800679e:	2300      	movs	r3, #0
 80067a0:	9902      	ldr	r1, [sp, #8]
 80067a2:	220a      	movs	r2, #10
 80067a4:	4648      	mov	r0, r9
 80067a6:	f000 fafd 	bl	8006da4 <__multadd>
 80067aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ac:	9002      	str	r0, [sp, #8]
 80067ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 8177 	beq.w	8006aa6 <_dtoa_r+0xb66>
 80067b8:	4629      	mov	r1, r5
 80067ba:	2300      	movs	r3, #0
 80067bc:	220a      	movs	r2, #10
 80067be:	4648      	mov	r0, r9
 80067c0:	f000 faf0 	bl	8006da4 <__multadd>
 80067c4:	f1bb 0f00 	cmp.w	fp, #0
 80067c8:	4605      	mov	r5, r0
 80067ca:	dc6f      	bgt.n	80068ac <_dtoa_r+0x96c>
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	dc49      	bgt.n	8006866 <_dtoa_r+0x926>
 80067d2:	e06b      	b.n	80068ac <_dtoa_r+0x96c>
 80067d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80067da:	e73c      	b.n	8006656 <_dtoa_r+0x716>
 80067dc:	3fe00000 	.word	0x3fe00000
 80067e0:	40240000 	.word	0x40240000
 80067e4:	9b03      	ldr	r3, [sp, #12]
 80067e6:	1e5c      	subs	r4, r3, #1
 80067e8:	9b08      	ldr	r3, [sp, #32]
 80067ea:	42a3      	cmp	r3, r4
 80067ec:	db09      	blt.n	8006802 <_dtoa_r+0x8c2>
 80067ee:	1b1c      	subs	r4, r3, r4
 80067f0:	9b03      	ldr	r3, [sp, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f6bf af30 	bge.w	8006658 <_dtoa_r+0x718>
 80067f8:	9b00      	ldr	r3, [sp, #0]
 80067fa:	9a03      	ldr	r2, [sp, #12]
 80067fc:	1a9e      	subs	r6, r3, r2
 80067fe:	2300      	movs	r3, #0
 8006800:	e72b      	b.n	800665a <_dtoa_r+0x71a>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006806:	9408      	str	r4, [sp, #32]
 8006808:	1ae3      	subs	r3, r4, r3
 800680a:	441a      	add	r2, r3
 800680c:	9e00      	ldr	r6, [sp, #0]
 800680e:	9b03      	ldr	r3, [sp, #12]
 8006810:	920d      	str	r2, [sp, #52]	@ 0x34
 8006812:	2400      	movs	r4, #0
 8006814:	e721      	b.n	800665a <_dtoa_r+0x71a>
 8006816:	9c08      	ldr	r4, [sp, #32]
 8006818:	9e00      	ldr	r6, [sp, #0]
 800681a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800681c:	e728      	b.n	8006670 <_dtoa_r+0x730>
 800681e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006822:	e751      	b.n	80066c8 <_dtoa_r+0x788>
 8006824:	9a08      	ldr	r2, [sp, #32]
 8006826:	9902      	ldr	r1, [sp, #8]
 8006828:	e750      	b.n	80066cc <_dtoa_r+0x78c>
 800682a:	f8cd 8008 	str.w	r8, [sp, #8]
 800682e:	e751      	b.n	80066d4 <_dtoa_r+0x794>
 8006830:	2300      	movs	r3, #0
 8006832:	e779      	b.n	8006728 <_dtoa_r+0x7e8>
 8006834:	9b04      	ldr	r3, [sp, #16]
 8006836:	e777      	b.n	8006728 <_dtoa_r+0x7e8>
 8006838:	2300      	movs	r3, #0
 800683a:	9308      	str	r3, [sp, #32]
 800683c:	e779      	b.n	8006732 <_dtoa_r+0x7f2>
 800683e:	d093      	beq.n	8006768 <_dtoa_r+0x828>
 8006840:	9a00      	ldr	r2, [sp, #0]
 8006842:	331c      	adds	r3, #28
 8006844:	441a      	add	r2, r3
 8006846:	9200      	str	r2, [sp, #0]
 8006848:	9a06      	ldr	r2, [sp, #24]
 800684a:	441a      	add	r2, r3
 800684c:	441e      	add	r6, r3
 800684e:	9206      	str	r2, [sp, #24]
 8006850:	e78a      	b.n	8006768 <_dtoa_r+0x828>
 8006852:	4603      	mov	r3, r0
 8006854:	e7f4      	b.n	8006840 <_dtoa_r+0x900>
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	46b8      	mov	r8, r7
 800685c:	dc20      	bgt.n	80068a0 <_dtoa_r+0x960>
 800685e:	469b      	mov	fp, r3
 8006860:	9b07      	ldr	r3, [sp, #28]
 8006862:	2b02      	cmp	r3, #2
 8006864:	dd1e      	ble.n	80068a4 <_dtoa_r+0x964>
 8006866:	f1bb 0f00 	cmp.w	fp, #0
 800686a:	f47f adb1 	bne.w	80063d0 <_dtoa_r+0x490>
 800686e:	4621      	mov	r1, r4
 8006870:	465b      	mov	r3, fp
 8006872:	2205      	movs	r2, #5
 8006874:	4648      	mov	r0, r9
 8006876:	f000 fa95 	bl	8006da4 <__multadd>
 800687a:	4601      	mov	r1, r0
 800687c:	4604      	mov	r4, r0
 800687e:	9802      	ldr	r0, [sp, #8]
 8006880:	f000 fca0 	bl	80071c4 <__mcmp>
 8006884:	2800      	cmp	r0, #0
 8006886:	f77f ada3 	ble.w	80063d0 <_dtoa_r+0x490>
 800688a:	4656      	mov	r6, sl
 800688c:	2331      	movs	r3, #49	@ 0x31
 800688e:	f806 3b01 	strb.w	r3, [r6], #1
 8006892:	f108 0801 	add.w	r8, r8, #1
 8006896:	e59f      	b.n	80063d8 <_dtoa_r+0x498>
 8006898:	9c03      	ldr	r4, [sp, #12]
 800689a:	46b8      	mov	r8, r7
 800689c:	4625      	mov	r5, r4
 800689e:	e7f4      	b.n	800688a <_dtoa_r+0x94a>
 80068a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80068a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	f000 8101 	beq.w	8006aae <_dtoa_r+0xb6e>
 80068ac:	2e00      	cmp	r6, #0
 80068ae:	dd05      	ble.n	80068bc <_dtoa_r+0x97c>
 80068b0:	4629      	mov	r1, r5
 80068b2:	4632      	mov	r2, r6
 80068b4:	4648      	mov	r0, r9
 80068b6:	f000 fc19 	bl	80070ec <__lshift>
 80068ba:	4605      	mov	r5, r0
 80068bc:	9b08      	ldr	r3, [sp, #32]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d05c      	beq.n	800697c <_dtoa_r+0xa3c>
 80068c2:	6869      	ldr	r1, [r5, #4]
 80068c4:	4648      	mov	r0, r9
 80068c6:	f000 fa0b 	bl	8006ce0 <_Balloc>
 80068ca:	4606      	mov	r6, r0
 80068cc:	b928      	cbnz	r0, 80068da <_dtoa_r+0x99a>
 80068ce:	4b82      	ldr	r3, [pc, #520]	@ (8006ad8 <_dtoa_r+0xb98>)
 80068d0:	4602      	mov	r2, r0
 80068d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80068d6:	f7ff bb4a 	b.w	8005f6e <_dtoa_r+0x2e>
 80068da:	692a      	ldr	r2, [r5, #16]
 80068dc:	3202      	adds	r2, #2
 80068de:	0092      	lsls	r2, r2, #2
 80068e0:	f105 010c 	add.w	r1, r5, #12
 80068e4:	300c      	adds	r0, #12
 80068e6:	f000 ffa3 	bl	8007830 <memcpy>
 80068ea:	2201      	movs	r2, #1
 80068ec:	4631      	mov	r1, r6
 80068ee:	4648      	mov	r0, r9
 80068f0:	f000 fbfc 	bl	80070ec <__lshift>
 80068f4:	f10a 0301 	add.w	r3, sl, #1
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	eb0a 030b 	add.w	r3, sl, fp
 80068fe:	9308      	str	r3, [sp, #32]
 8006900:	9b04      	ldr	r3, [sp, #16]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	462f      	mov	r7, r5
 8006908:	9306      	str	r3, [sp, #24]
 800690a:	4605      	mov	r5, r0
 800690c:	9b00      	ldr	r3, [sp, #0]
 800690e:	9802      	ldr	r0, [sp, #8]
 8006910:	4621      	mov	r1, r4
 8006912:	f103 3bff 	add.w	fp, r3, #4294967295
 8006916:	f7ff fa88 	bl	8005e2a <quorem>
 800691a:	4603      	mov	r3, r0
 800691c:	3330      	adds	r3, #48	@ 0x30
 800691e:	9003      	str	r0, [sp, #12]
 8006920:	4639      	mov	r1, r7
 8006922:	9802      	ldr	r0, [sp, #8]
 8006924:	9309      	str	r3, [sp, #36]	@ 0x24
 8006926:	f000 fc4d 	bl	80071c4 <__mcmp>
 800692a:	462a      	mov	r2, r5
 800692c:	9004      	str	r0, [sp, #16]
 800692e:	4621      	mov	r1, r4
 8006930:	4648      	mov	r0, r9
 8006932:	f000 fc63 	bl	80071fc <__mdiff>
 8006936:	68c2      	ldr	r2, [r0, #12]
 8006938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800693a:	4606      	mov	r6, r0
 800693c:	bb02      	cbnz	r2, 8006980 <_dtoa_r+0xa40>
 800693e:	4601      	mov	r1, r0
 8006940:	9802      	ldr	r0, [sp, #8]
 8006942:	f000 fc3f 	bl	80071c4 <__mcmp>
 8006946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006948:	4602      	mov	r2, r0
 800694a:	4631      	mov	r1, r6
 800694c:	4648      	mov	r0, r9
 800694e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006950:	9309      	str	r3, [sp, #36]	@ 0x24
 8006952:	f000 fa05 	bl	8006d60 <_Bfree>
 8006956:	9b07      	ldr	r3, [sp, #28]
 8006958:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800695a:	9e00      	ldr	r6, [sp, #0]
 800695c:	ea42 0103 	orr.w	r1, r2, r3
 8006960:	9b06      	ldr	r3, [sp, #24]
 8006962:	4319      	orrs	r1, r3
 8006964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006966:	d10d      	bne.n	8006984 <_dtoa_r+0xa44>
 8006968:	2b39      	cmp	r3, #57	@ 0x39
 800696a:	d027      	beq.n	80069bc <_dtoa_r+0xa7c>
 800696c:	9a04      	ldr	r2, [sp, #16]
 800696e:	2a00      	cmp	r2, #0
 8006970:	dd01      	ble.n	8006976 <_dtoa_r+0xa36>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	3331      	adds	r3, #49	@ 0x31
 8006976:	f88b 3000 	strb.w	r3, [fp]
 800697a:	e52e      	b.n	80063da <_dtoa_r+0x49a>
 800697c:	4628      	mov	r0, r5
 800697e:	e7b9      	b.n	80068f4 <_dtoa_r+0x9b4>
 8006980:	2201      	movs	r2, #1
 8006982:	e7e2      	b.n	800694a <_dtoa_r+0xa0a>
 8006984:	9904      	ldr	r1, [sp, #16]
 8006986:	2900      	cmp	r1, #0
 8006988:	db04      	blt.n	8006994 <_dtoa_r+0xa54>
 800698a:	9807      	ldr	r0, [sp, #28]
 800698c:	4301      	orrs	r1, r0
 800698e:	9806      	ldr	r0, [sp, #24]
 8006990:	4301      	orrs	r1, r0
 8006992:	d120      	bne.n	80069d6 <_dtoa_r+0xa96>
 8006994:	2a00      	cmp	r2, #0
 8006996:	ddee      	ble.n	8006976 <_dtoa_r+0xa36>
 8006998:	9902      	ldr	r1, [sp, #8]
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	2201      	movs	r2, #1
 800699e:	4648      	mov	r0, r9
 80069a0:	f000 fba4 	bl	80070ec <__lshift>
 80069a4:	4621      	mov	r1, r4
 80069a6:	9002      	str	r0, [sp, #8]
 80069a8:	f000 fc0c 	bl	80071c4 <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	9b00      	ldr	r3, [sp, #0]
 80069b0:	dc02      	bgt.n	80069b8 <_dtoa_r+0xa78>
 80069b2:	d1e0      	bne.n	8006976 <_dtoa_r+0xa36>
 80069b4:	07da      	lsls	r2, r3, #31
 80069b6:	d5de      	bpl.n	8006976 <_dtoa_r+0xa36>
 80069b8:	2b39      	cmp	r3, #57	@ 0x39
 80069ba:	d1da      	bne.n	8006972 <_dtoa_r+0xa32>
 80069bc:	2339      	movs	r3, #57	@ 0x39
 80069be:	f88b 3000 	strb.w	r3, [fp]
 80069c2:	4633      	mov	r3, r6
 80069c4:	461e      	mov	r6, r3
 80069c6:	3b01      	subs	r3, #1
 80069c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80069cc:	2a39      	cmp	r2, #57	@ 0x39
 80069ce:	d04e      	beq.n	8006a6e <_dtoa_r+0xb2e>
 80069d0:	3201      	adds	r2, #1
 80069d2:	701a      	strb	r2, [r3, #0]
 80069d4:	e501      	b.n	80063da <_dtoa_r+0x49a>
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	dd03      	ble.n	80069e2 <_dtoa_r+0xaa2>
 80069da:	2b39      	cmp	r3, #57	@ 0x39
 80069dc:	d0ee      	beq.n	80069bc <_dtoa_r+0xa7c>
 80069de:	3301      	adds	r3, #1
 80069e0:	e7c9      	b.n	8006976 <_dtoa_r+0xa36>
 80069e2:	9a00      	ldr	r2, [sp, #0]
 80069e4:	9908      	ldr	r1, [sp, #32]
 80069e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069ea:	428a      	cmp	r2, r1
 80069ec:	d028      	beq.n	8006a40 <_dtoa_r+0xb00>
 80069ee:	9902      	ldr	r1, [sp, #8]
 80069f0:	2300      	movs	r3, #0
 80069f2:	220a      	movs	r2, #10
 80069f4:	4648      	mov	r0, r9
 80069f6:	f000 f9d5 	bl	8006da4 <__multadd>
 80069fa:	42af      	cmp	r7, r5
 80069fc:	9002      	str	r0, [sp, #8]
 80069fe:	f04f 0300 	mov.w	r3, #0
 8006a02:	f04f 020a 	mov.w	r2, #10
 8006a06:	4639      	mov	r1, r7
 8006a08:	4648      	mov	r0, r9
 8006a0a:	d107      	bne.n	8006a1c <_dtoa_r+0xadc>
 8006a0c:	f000 f9ca 	bl	8006da4 <__multadd>
 8006a10:	4607      	mov	r7, r0
 8006a12:	4605      	mov	r5, r0
 8006a14:	9b00      	ldr	r3, [sp, #0]
 8006a16:	3301      	adds	r3, #1
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	e777      	b.n	800690c <_dtoa_r+0x9cc>
 8006a1c:	f000 f9c2 	bl	8006da4 <__multadd>
 8006a20:	4629      	mov	r1, r5
 8006a22:	4607      	mov	r7, r0
 8006a24:	2300      	movs	r3, #0
 8006a26:	220a      	movs	r2, #10
 8006a28:	4648      	mov	r0, r9
 8006a2a:	f000 f9bb 	bl	8006da4 <__multadd>
 8006a2e:	4605      	mov	r5, r0
 8006a30:	e7f0      	b.n	8006a14 <_dtoa_r+0xad4>
 8006a32:	f1bb 0f00 	cmp.w	fp, #0
 8006a36:	bfcc      	ite	gt
 8006a38:	465e      	movgt	r6, fp
 8006a3a:	2601      	movle	r6, #1
 8006a3c:	4456      	add	r6, sl
 8006a3e:	2700      	movs	r7, #0
 8006a40:	9902      	ldr	r1, [sp, #8]
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	2201      	movs	r2, #1
 8006a46:	4648      	mov	r0, r9
 8006a48:	f000 fb50 	bl	80070ec <__lshift>
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	9002      	str	r0, [sp, #8]
 8006a50:	f000 fbb8 	bl	80071c4 <__mcmp>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	dcb4      	bgt.n	80069c2 <_dtoa_r+0xa82>
 8006a58:	d102      	bne.n	8006a60 <_dtoa_r+0xb20>
 8006a5a:	9b00      	ldr	r3, [sp, #0]
 8006a5c:	07db      	lsls	r3, r3, #31
 8006a5e:	d4b0      	bmi.n	80069c2 <_dtoa_r+0xa82>
 8006a60:	4633      	mov	r3, r6
 8006a62:	461e      	mov	r6, r3
 8006a64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a68:	2a30      	cmp	r2, #48	@ 0x30
 8006a6a:	d0fa      	beq.n	8006a62 <_dtoa_r+0xb22>
 8006a6c:	e4b5      	b.n	80063da <_dtoa_r+0x49a>
 8006a6e:	459a      	cmp	sl, r3
 8006a70:	d1a8      	bne.n	80069c4 <_dtoa_r+0xa84>
 8006a72:	2331      	movs	r3, #49	@ 0x31
 8006a74:	f108 0801 	add.w	r8, r8, #1
 8006a78:	f88a 3000 	strb.w	r3, [sl]
 8006a7c:	e4ad      	b.n	80063da <_dtoa_r+0x49a>
 8006a7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006adc <_dtoa_r+0xb9c>
 8006a84:	b11b      	cbz	r3, 8006a8e <_dtoa_r+0xb4e>
 8006a86:	f10a 0308 	add.w	r3, sl, #8
 8006a8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	4650      	mov	r0, sl
 8006a90:	b017      	add	sp, #92	@ 0x5c
 8006a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a96:	9b07      	ldr	r3, [sp, #28]
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	f77f ae2e 	ble.w	80066fa <_dtoa_r+0x7ba>
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006aa0:	9308      	str	r3, [sp, #32]
 8006aa2:	2001      	movs	r0, #1
 8006aa4:	e64d      	b.n	8006742 <_dtoa_r+0x802>
 8006aa6:	f1bb 0f00 	cmp.w	fp, #0
 8006aaa:	f77f aed9 	ble.w	8006860 <_dtoa_r+0x920>
 8006aae:	4656      	mov	r6, sl
 8006ab0:	9802      	ldr	r0, [sp, #8]
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	f7ff f9b9 	bl	8005e2a <quorem>
 8006ab8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006abc:	f806 3b01 	strb.w	r3, [r6], #1
 8006ac0:	eba6 020a 	sub.w	r2, r6, sl
 8006ac4:	4593      	cmp	fp, r2
 8006ac6:	ddb4      	ble.n	8006a32 <_dtoa_r+0xaf2>
 8006ac8:	9902      	ldr	r1, [sp, #8]
 8006aca:	2300      	movs	r3, #0
 8006acc:	220a      	movs	r2, #10
 8006ace:	4648      	mov	r0, r9
 8006ad0:	f000 f968 	bl	8006da4 <__multadd>
 8006ad4:	9002      	str	r0, [sp, #8]
 8006ad6:	e7eb      	b.n	8006ab0 <_dtoa_r+0xb70>
 8006ad8:	08007ff0 	.word	0x08007ff0
 8006adc:	08007f74 	.word	0x08007f74

08006ae0 <_free_r>:
 8006ae0:	b538      	push	{r3, r4, r5, lr}
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	2900      	cmp	r1, #0
 8006ae6:	d041      	beq.n	8006b6c <_free_r+0x8c>
 8006ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aec:	1f0c      	subs	r4, r1, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bfb8      	it	lt
 8006af2:	18e4      	addlt	r4, r4, r3
 8006af4:	f000 f8e8 	bl	8006cc8 <__malloc_lock>
 8006af8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b70 <_free_r+0x90>)
 8006afa:	6813      	ldr	r3, [r2, #0]
 8006afc:	b933      	cbnz	r3, 8006b0c <_free_r+0x2c>
 8006afe:	6063      	str	r3, [r4, #4]
 8006b00:	6014      	str	r4, [r2, #0]
 8006b02:	4628      	mov	r0, r5
 8006b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b08:	f000 b8e4 	b.w	8006cd4 <__malloc_unlock>
 8006b0c:	42a3      	cmp	r3, r4
 8006b0e:	d908      	bls.n	8006b22 <_free_r+0x42>
 8006b10:	6820      	ldr	r0, [r4, #0]
 8006b12:	1821      	adds	r1, r4, r0
 8006b14:	428b      	cmp	r3, r1
 8006b16:	bf01      	itttt	eq
 8006b18:	6819      	ldreq	r1, [r3, #0]
 8006b1a:	685b      	ldreq	r3, [r3, #4]
 8006b1c:	1809      	addeq	r1, r1, r0
 8006b1e:	6021      	streq	r1, [r4, #0]
 8006b20:	e7ed      	b.n	8006afe <_free_r+0x1e>
 8006b22:	461a      	mov	r2, r3
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	b10b      	cbz	r3, 8006b2c <_free_r+0x4c>
 8006b28:	42a3      	cmp	r3, r4
 8006b2a:	d9fa      	bls.n	8006b22 <_free_r+0x42>
 8006b2c:	6811      	ldr	r1, [r2, #0]
 8006b2e:	1850      	adds	r0, r2, r1
 8006b30:	42a0      	cmp	r0, r4
 8006b32:	d10b      	bne.n	8006b4c <_free_r+0x6c>
 8006b34:	6820      	ldr	r0, [r4, #0]
 8006b36:	4401      	add	r1, r0
 8006b38:	1850      	adds	r0, r2, r1
 8006b3a:	4283      	cmp	r3, r0
 8006b3c:	6011      	str	r1, [r2, #0]
 8006b3e:	d1e0      	bne.n	8006b02 <_free_r+0x22>
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	6053      	str	r3, [r2, #4]
 8006b46:	4408      	add	r0, r1
 8006b48:	6010      	str	r0, [r2, #0]
 8006b4a:	e7da      	b.n	8006b02 <_free_r+0x22>
 8006b4c:	d902      	bls.n	8006b54 <_free_r+0x74>
 8006b4e:	230c      	movs	r3, #12
 8006b50:	602b      	str	r3, [r5, #0]
 8006b52:	e7d6      	b.n	8006b02 <_free_r+0x22>
 8006b54:	6820      	ldr	r0, [r4, #0]
 8006b56:	1821      	adds	r1, r4, r0
 8006b58:	428b      	cmp	r3, r1
 8006b5a:	bf04      	itt	eq
 8006b5c:	6819      	ldreq	r1, [r3, #0]
 8006b5e:	685b      	ldreq	r3, [r3, #4]
 8006b60:	6063      	str	r3, [r4, #4]
 8006b62:	bf04      	itt	eq
 8006b64:	1809      	addeq	r1, r1, r0
 8006b66:	6021      	streq	r1, [r4, #0]
 8006b68:	6054      	str	r4, [r2, #4]
 8006b6a:	e7ca      	b.n	8006b02 <_free_r+0x22>
 8006b6c:	bd38      	pop	{r3, r4, r5, pc}
 8006b6e:	bf00      	nop
 8006b70:	200004cc 	.word	0x200004cc

08006b74 <malloc>:
 8006b74:	4b02      	ldr	r3, [pc, #8]	@ (8006b80 <malloc+0xc>)
 8006b76:	4601      	mov	r1, r0
 8006b78:	6818      	ldr	r0, [r3, #0]
 8006b7a:	f000 b825 	b.w	8006bc8 <_malloc_r>
 8006b7e:	bf00      	nop
 8006b80:	20000018 	.word	0x20000018

08006b84 <sbrk_aligned>:
 8006b84:	b570      	push	{r4, r5, r6, lr}
 8006b86:	4e0f      	ldr	r6, [pc, #60]	@ (8006bc4 <sbrk_aligned+0x40>)
 8006b88:	460c      	mov	r4, r1
 8006b8a:	6831      	ldr	r1, [r6, #0]
 8006b8c:	4605      	mov	r5, r0
 8006b8e:	b911      	cbnz	r1, 8006b96 <sbrk_aligned+0x12>
 8006b90:	f000 fe3e 	bl	8007810 <_sbrk_r>
 8006b94:	6030      	str	r0, [r6, #0]
 8006b96:	4621      	mov	r1, r4
 8006b98:	4628      	mov	r0, r5
 8006b9a:	f000 fe39 	bl	8007810 <_sbrk_r>
 8006b9e:	1c43      	adds	r3, r0, #1
 8006ba0:	d103      	bne.n	8006baa <sbrk_aligned+0x26>
 8006ba2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	bd70      	pop	{r4, r5, r6, pc}
 8006baa:	1cc4      	adds	r4, r0, #3
 8006bac:	f024 0403 	bic.w	r4, r4, #3
 8006bb0:	42a0      	cmp	r0, r4
 8006bb2:	d0f8      	beq.n	8006ba6 <sbrk_aligned+0x22>
 8006bb4:	1a21      	subs	r1, r4, r0
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 fe2a 	bl	8007810 <_sbrk_r>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d1f2      	bne.n	8006ba6 <sbrk_aligned+0x22>
 8006bc0:	e7ef      	b.n	8006ba2 <sbrk_aligned+0x1e>
 8006bc2:	bf00      	nop
 8006bc4:	200004c8 	.word	0x200004c8

08006bc8 <_malloc_r>:
 8006bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bcc:	1ccd      	adds	r5, r1, #3
 8006bce:	f025 0503 	bic.w	r5, r5, #3
 8006bd2:	3508      	adds	r5, #8
 8006bd4:	2d0c      	cmp	r5, #12
 8006bd6:	bf38      	it	cc
 8006bd8:	250c      	movcc	r5, #12
 8006bda:	2d00      	cmp	r5, #0
 8006bdc:	4606      	mov	r6, r0
 8006bde:	db01      	blt.n	8006be4 <_malloc_r+0x1c>
 8006be0:	42a9      	cmp	r1, r5
 8006be2:	d904      	bls.n	8006bee <_malloc_r+0x26>
 8006be4:	230c      	movs	r3, #12
 8006be6:	6033      	str	r3, [r6, #0]
 8006be8:	2000      	movs	r0, #0
 8006bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cc4 <_malloc_r+0xfc>
 8006bf2:	f000 f869 	bl	8006cc8 <__malloc_lock>
 8006bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfa:	461c      	mov	r4, r3
 8006bfc:	bb44      	cbnz	r4, 8006c50 <_malloc_r+0x88>
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4630      	mov	r0, r6
 8006c02:	f7ff ffbf 	bl	8006b84 <sbrk_aligned>
 8006c06:	1c43      	adds	r3, r0, #1
 8006c08:	4604      	mov	r4, r0
 8006c0a:	d158      	bne.n	8006cbe <_malloc_r+0xf6>
 8006c0c:	f8d8 4000 	ldr.w	r4, [r8]
 8006c10:	4627      	mov	r7, r4
 8006c12:	2f00      	cmp	r7, #0
 8006c14:	d143      	bne.n	8006c9e <_malloc_r+0xd6>
 8006c16:	2c00      	cmp	r4, #0
 8006c18:	d04b      	beq.n	8006cb2 <_malloc_r+0xea>
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	4630      	mov	r0, r6
 8006c20:	eb04 0903 	add.w	r9, r4, r3
 8006c24:	f000 fdf4 	bl	8007810 <_sbrk_r>
 8006c28:	4581      	cmp	r9, r0
 8006c2a:	d142      	bne.n	8006cb2 <_malloc_r+0xea>
 8006c2c:	6821      	ldr	r1, [r4, #0]
 8006c2e:	1a6d      	subs	r5, r5, r1
 8006c30:	4629      	mov	r1, r5
 8006c32:	4630      	mov	r0, r6
 8006c34:	f7ff ffa6 	bl	8006b84 <sbrk_aligned>
 8006c38:	3001      	adds	r0, #1
 8006c3a:	d03a      	beq.n	8006cb2 <_malloc_r+0xea>
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	442b      	add	r3, r5
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	f8d8 3000 	ldr.w	r3, [r8]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	bb62      	cbnz	r2, 8006ca4 <_malloc_r+0xdc>
 8006c4a:	f8c8 7000 	str.w	r7, [r8]
 8006c4e:	e00f      	b.n	8006c70 <_malloc_r+0xa8>
 8006c50:	6822      	ldr	r2, [r4, #0]
 8006c52:	1b52      	subs	r2, r2, r5
 8006c54:	d420      	bmi.n	8006c98 <_malloc_r+0xd0>
 8006c56:	2a0b      	cmp	r2, #11
 8006c58:	d917      	bls.n	8006c8a <_malloc_r+0xc2>
 8006c5a:	1961      	adds	r1, r4, r5
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	6025      	str	r5, [r4, #0]
 8006c60:	bf18      	it	ne
 8006c62:	6059      	strne	r1, [r3, #4]
 8006c64:	6863      	ldr	r3, [r4, #4]
 8006c66:	bf08      	it	eq
 8006c68:	f8c8 1000 	streq.w	r1, [r8]
 8006c6c:	5162      	str	r2, [r4, r5]
 8006c6e:	604b      	str	r3, [r1, #4]
 8006c70:	4630      	mov	r0, r6
 8006c72:	f000 f82f 	bl	8006cd4 <__malloc_unlock>
 8006c76:	f104 000b 	add.w	r0, r4, #11
 8006c7a:	1d23      	adds	r3, r4, #4
 8006c7c:	f020 0007 	bic.w	r0, r0, #7
 8006c80:	1ac2      	subs	r2, r0, r3
 8006c82:	bf1c      	itt	ne
 8006c84:	1a1b      	subne	r3, r3, r0
 8006c86:	50a3      	strne	r3, [r4, r2]
 8006c88:	e7af      	b.n	8006bea <_malloc_r+0x22>
 8006c8a:	6862      	ldr	r2, [r4, #4]
 8006c8c:	42a3      	cmp	r3, r4
 8006c8e:	bf0c      	ite	eq
 8006c90:	f8c8 2000 	streq.w	r2, [r8]
 8006c94:	605a      	strne	r2, [r3, #4]
 8006c96:	e7eb      	b.n	8006c70 <_malloc_r+0xa8>
 8006c98:	4623      	mov	r3, r4
 8006c9a:	6864      	ldr	r4, [r4, #4]
 8006c9c:	e7ae      	b.n	8006bfc <_malloc_r+0x34>
 8006c9e:	463c      	mov	r4, r7
 8006ca0:	687f      	ldr	r7, [r7, #4]
 8006ca2:	e7b6      	b.n	8006c12 <_malloc_r+0x4a>
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	d1fb      	bne.n	8006ca4 <_malloc_r+0xdc>
 8006cac:	2300      	movs	r3, #0
 8006cae:	6053      	str	r3, [r2, #4]
 8006cb0:	e7de      	b.n	8006c70 <_malloc_r+0xa8>
 8006cb2:	230c      	movs	r3, #12
 8006cb4:	6033      	str	r3, [r6, #0]
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f000 f80c 	bl	8006cd4 <__malloc_unlock>
 8006cbc:	e794      	b.n	8006be8 <_malloc_r+0x20>
 8006cbe:	6005      	str	r5, [r0, #0]
 8006cc0:	e7d6      	b.n	8006c70 <_malloc_r+0xa8>
 8006cc2:	bf00      	nop
 8006cc4:	200004cc 	.word	0x200004cc

08006cc8 <__malloc_lock>:
 8006cc8:	4801      	ldr	r0, [pc, #4]	@ (8006cd0 <__malloc_lock+0x8>)
 8006cca:	f7ff b8ac 	b.w	8005e26 <__retarget_lock_acquire_recursive>
 8006cce:	bf00      	nop
 8006cd0:	200004c4 	.word	0x200004c4

08006cd4 <__malloc_unlock>:
 8006cd4:	4801      	ldr	r0, [pc, #4]	@ (8006cdc <__malloc_unlock+0x8>)
 8006cd6:	f7ff b8a7 	b.w	8005e28 <__retarget_lock_release_recursive>
 8006cda:	bf00      	nop
 8006cdc:	200004c4 	.word	0x200004c4

08006ce0 <_Balloc>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	69c6      	ldr	r6, [r0, #28]
 8006ce4:	4604      	mov	r4, r0
 8006ce6:	460d      	mov	r5, r1
 8006ce8:	b976      	cbnz	r6, 8006d08 <_Balloc+0x28>
 8006cea:	2010      	movs	r0, #16
 8006cec:	f7ff ff42 	bl	8006b74 <malloc>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	61e0      	str	r0, [r4, #28]
 8006cf4:	b920      	cbnz	r0, 8006d00 <_Balloc+0x20>
 8006cf6:	4b18      	ldr	r3, [pc, #96]	@ (8006d58 <_Balloc+0x78>)
 8006cf8:	4818      	ldr	r0, [pc, #96]	@ (8006d5c <_Balloc+0x7c>)
 8006cfa:	216b      	movs	r1, #107	@ 0x6b
 8006cfc:	f000 fda6 	bl	800784c <__assert_func>
 8006d00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d04:	6006      	str	r6, [r0, #0]
 8006d06:	60c6      	str	r6, [r0, #12]
 8006d08:	69e6      	ldr	r6, [r4, #28]
 8006d0a:	68f3      	ldr	r3, [r6, #12]
 8006d0c:	b183      	cbz	r3, 8006d30 <_Balloc+0x50>
 8006d0e:	69e3      	ldr	r3, [r4, #28]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d16:	b9b8      	cbnz	r0, 8006d48 <_Balloc+0x68>
 8006d18:	2101      	movs	r1, #1
 8006d1a:	fa01 f605 	lsl.w	r6, r1, r5
 8006d1e:	1d72      	adds	r2, r6, #5
 8006d20:	0092      	lsls	r2, r2, #2
 8006d22:	4620      	mov	r0, r4
 8006d24:	f000 fdb0 	bl	8007888 <_calloc_r>
 8006d28:	b160      	cbz	r0, 8006d44 <_Balloc+0x64>
 8006d2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d2e:	e00e      	b.n	8006d4e <_Balloc+0x6e>
 8006d30:	2221      	movs	r2, #33	@ 0x21
 8006d32:	2104      	movs	r1, #4
 8006d34:	4620      	mov	r0, r4
 8006d36:	f000 fda7 	bl	8007888 <_calloc_r>
 8006d3a:	69e3      	ldr	r3, [r4, #28]
 8006d3c:	60f0      	str	r0, [r6, #12]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e4      	bne.n	8006d0e <_Balloc+0x2e>
 8006d44:	2000      	movs	r0, #0
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	6802      	ldr	r2, [r0, #0]
 8006d4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d54:	e7f7      	b.n	8006d46 <_Balloc+0x66>
 8006d56:	bf00      	nop
 8006d58:	08007f81 	.word	0x08007f81
 8006d5c:	08008001 	.word	0x08008001

08006d60 <_Bfree>:
 8006d60:	b570      	push	{r4, r5, r6, lr}
 8006d62:	69c6      	ldr	r6, [r0, #28]
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b976      	cbnz	r6, 8006d88 <_Bfree+0x28>
 8006d6a:	2010      	movs	r0, #16
 8006d6c:	f7ff ff02 	bl	8006b74 <malloc>
 8006d70:	4602      	mov	r2, r0
 8006d72:	61e8      	str	r0, [r5, #28]
 8006d74:	b920      	cbnz	r0, 8006d80 <_Bfree+0x20>
 8006d76:	4b09      	ldr	r3, [pc, #36]	@ (8006d9c <_Bfree+0x3c>)
 8006d78:	4809      	ldr	r0, [pc, #36]	@ (8006da0 <_Bfree+0x40>)
 8006d7a:	218f      	movs	r1, #143	@ 0x8f
 8006d7c:	f000 fd66 	bl	800784c <__assert_func>
 8006d80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d84:	6006      	str	r6, [r0, #0]
 8006d86:	60c6      	str	r6, [r0, #12]
 8006d88:	b13c      	cbz	r4, 8006d9a <_Bfree+0x3a>
 8006d8a:	69eb      	ldr	r3, [r5, #28]
 8006d8c:	6862      	ldr	r2, [r4, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d94:	6021      	str	r1, [r4, #0]
 8006d96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d9a:	bd70      	pop	{r4, r5, r6, pc}
 8006d9c:	08007f81 	.word	0x08007f81
 8006da0:	08008001 	.word	0x08008001

08006da4 <__multadd>:
 8006da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da8:	690d      	ldr	r5, [r1, #16]
 8006daa:	4607      	mov	r7, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	461e      	mov	r6, r3
 8006db0:	f101 0c14 	add.w	ip, r1, #20
 8006db4:	2000      	movs	r0, #0
 8006db6:	f8dc 3000 	ldr.w	r3, [ip]
 8006dba:	b299      	uxth	r1, r3
 8006dbc:	fb02 6101 	mla	r1, r2, r1, r6
 8006dc0:	0c1e      	lsrs	r6, r3, #16
 8006dc2:	0c0b      	lsrs	r3, r1, #16
 8006dc4:	fb02 3306 	mla	r3, r2, r6, r3
 8006dc8:	b289      	uxth	r1, r1
 8006dca:	3001      	adds	r0, #1
 8006dcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006dd0:	4285      	cmp	r5, r0
 8006dd2:	f84c 1b04 	str.w	r1, [ip], #4
 8006dd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006dda:	dcec      	bgt.n	8006db6 <__multadd+0x12>
 8006ddc:	b30e      	cbz	r6, 8006e22 <__multadd+0x7e>
 8006dde:	68a3      	ldr	r3, [r4, #8]
 8006de0:	42ab      	cmp	r3, r5
 8006de2:	dc19      	bgt.n	8006e18 <__multadd+0x74>
 8006de4:	6861      	ldr	r1, [r4, #4]
 8006de6:	4638      	mov	r0, r7
 8006de8:	3101      	adds	r1, #1
 8006dea:	f7ff ff79 	bl	8006ce0 <_Balloc>
 8006dee:	4680      	mov	r8, r0
 8006df0:	b928      	cbnz	r0, 8006dfe <__multadd+0x5a>
 8006df2:	4602      	mov	r2, r0
 8006df4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <__multadd+0x84>)
 8006df6:	480d      	ldr	r0, [pc, #52]	@ (8006e2c <__multadd+0x88>)
 8006df8:	21ba      	movs	r1, #186	@ 0xba
 8006dfa:	f000 fd27 	bl	800784c <__assert_func>
 8006dfe:	6922      	ldr	r2, [r4, #16]
 8006e00:	3202      	adds	r2, #2
 8006e02:	f104 010c 	add.w	r1, r4, #12
 8006e06:	0092      	lsls	r2, r2, #2
 8006e08:	300c      	adds	r0, #12
 8006e0a:	f000 fd11 	bl	8007830 <memcpy>
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4638      	mov	r0, r7
 8006e12:	f7ff ffa5 	bl	8006d60 <_Bfree>
 8006e16:	4644      	mov	r4, r8
 8006e18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e1c:	3501      	adds	r5, #1
 8006e1e:	615e      	str	r6, [r3, #20]
 8006e20:	6125      	str	r5, [r4, #16]
 8006e22:	4620      	mov	r0, r4
 8006e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e28:	08007ff0 	.word	0x08007ff0
 8006e2c:	08008001 	.word	0x08008001

08006e30 <__hi0bits>:
 8006e30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e34:	4603      	mov	r3, r0
 8006e36:	bf36      	itet	cc
 8006e38:	0403      	lslcc	r3, r0, #16
 8006e3a:	2000      	movcs	r0, #0
 8006e3c:	2010      	movcc	r0, #16
 8006e3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e42:	bf3c      	itt	cc
 8006e44:	021b      	lslcc	r3, r3, #8
 8006e46:	3008      	addcc	r0, #8
 8006e48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e4c:	bf3c      	itt	cc
 8006e4e:	011b      	lslcc	r3, r3, #4
 8006e50:	3004      	addcc	r0, #4
 8006e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e56:	bf3c      	itt	cc
 8006e58:	009b      	lslcc	r3, r3, #2
 8006e5a:	3002      	addcc	r0, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	db05      	blt.n	8006e6c <__hi0bits+0x3c>
 8006e60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e64:	f100 0001 	add.w	r0, r0, #1
 8006e68:	bf08      	it	eq
 8006e6a:	2020      	moveq	r0, #32
 8006e6c:	4770      	bx	lr

08006e6e <__lo0bits>:
 8006e6e:	6803      	ldr	r3, [r0, #0]
 8006e70:	4602      	mov	r2, r0
 8006e72:	f013 0007 	ands.w	r0, r3, #7
 8006e76:	d00b      	beq.n	8006e90 <__lo0bits+0x22>
 8006e78:	07d9      	lsls	r1, r3, #31
 8006e7a:	d421      	bmi.n	8006ec0 <__lo0bits+0x52>
 8006e7c:	0798      	lsls	r0, r3, #30
 8006e7e:	bf49      	itett	mi
 8006e80:	085b      	lsrmi	r3, r3, #1
 8006e82:	089b      	lsrpl	r3, r3, #2
 8006e84:	2001      	movmi	r0, #1
 8006e86:	6013      	strmi	r3, [r2, #0]
 8006e88:	bf5c      	itt	pl
 8006e8a:	6013      	strpl	r3, [r2, #0]
 8006e8c:	2002      	movpl	r0, #2
 8006e8e:	4770      	bx	lr
 8006e90:	b299      	uxth	r1, r3
 8006e92:	b909      	cbnz	r1, 8006e98 <__lo0bits+0x2a>
 8006e94:	0c1b      	lsrs	r3, r3, #16
 8006e96:	2010      	movs	r0, #16
 8006e98:	b2d9      	uxtb	r1, r3
 8006e9a:	b909      	cbnz	r1, 8006ea0 <__lo0bits+0x32>
 8006e9c:	3008      	adds	r0, #8
 8006e9e:	0a1b      	lsrs	r3, r3, #8
 8006ea0:	0719      	lsls	r1, r3, #28
 8006ea2:	bf04      	itt	eq
 8006ea4:	091b      	lsreq	r3, r3, #4
 8006ea6:	3004      	addeq	r0, #4
 8006ea8:	0799      	lsls	r1, r3, #30
 8006eaa:	bf04      	itt	eq
 8006eac:	089b      	lsreq	r3, r3, #2
 8006eae:	3002      	addeq	r0, #2
 8006eb0:	07d9      	lsls	r1, r3, #31
 8006eb2:	d403      	bmi.n	8006ebc <__lo0bits+0x4e>
 8006eb4:	085b      	lsrs	r3, r3, #1
 8006eb6:	f100 0001 	add.w	r0, r0, #1
 8006eba:	d003      	beq.n	8006ec4 <__lo0bits+0x56>
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	4770      	bx	lr
 8006ec0:	2000      	movs	r0, #0
 8006ec2:	4770      	bx	lr
 8006ec4:	2020      	movs	r0, #32
 8006ec6:	4770      	bx	lr

08006ec8 <__i2b>:
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	460c      	mov	r4, r1
 8006ecc:	2101      	movs	r1, #1
 8006ece:	f7ff ff07 	bl	8006ce0 <_Balloc>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	b928      	cbnz	r0, 8006ee2 <__i2b+0x1a>
 8006ed6:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <__i2b+0x24>)
 8006ed8:	4805      	ldr	r0, [pc, #20]	@ (8006ef0 <__i2b+0x28>)
 8006eda:	f240 1145 	movw	r1, #325	@ 0x145
 8006ede:	f000 fcb5 	bl	800784c <__assert_func>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	6144      	str	r4, [r0, #20]
 8006ee6:	6103      	str	r3, [r0, #16]
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	bf00      	nop
 8006eec:	08007ff0 	.word	0x08007ff0
 8006ef0:	08008001 	.word	0x08008001

08006ef4 <__multiply>:
 8006ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef8:	4617      	mov	r7, r2
 8006efa:	690a      	ldr	r2, [r1, #16]
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	bfa8      	it	ge
 8006f02:	463b      	movge	r3, r7
 8006f04:	4689      	mov	r9, r1
 8006f06:	bfa4      	itt	ge
 8006f08:	460f      	movge	r7, r1
 8006f0a:	4699      	movge	r9, r3
 8006f0c:	693d      	ldr	r5, [r7, #16]
 8006f0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	6879      	ldr	r1, [r7, #4]
 8006f16:	eb05 060a 	add.w	r6, r5, sl
 8006f1a:	42b3      	cmp	r3, r6
 8006f1c:	b085      	sub	sp, #20
 8006f1e:	bfb8      	it	lt
 8006f20:	3101      	addlt	r1, #1
 8006f22:	f7ff fedd 	bl	8006ce0 <_Balloc>
 8006f26:	b930      	cbnz	r0, 8006f36 <__multiply+0x42>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	4b41      	ldr	r3, [pc, #260]	@ (8007030 <__multiply+0x13c>)
 8006f2c:	4841      	ldr	r0, [pc, #260]	@ (8007034 <__multiply+0x140>)
 8006f2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f32:	f000 fc8b 	bl	800784c <__assert_func>
 8006f36:	f100 0414 	add.w	r4, r0, #20
 8006f3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006f3e:	4623      	mov	r3, r4
 8006f40:	2200      	movs	r2, #0
 8006f42:	4573      	cmp	r3, lr
 8006f44:	d320      	bcc.n	8006f88 <__multiply+0x94>
 8006f46:	f107 0814 	add.w	r8, r7, #20
 8006f4a:	f109 0114 	add.w	r1, r9, #20
 8006f4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006f52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006f56:	9302      	str	r3, [sp, #8]
 8006f58:	1beb      	subs	r3, r5, r7
 8006f5a:	3b15      	subs	r3, #21
 8006f5c:	f023 0303 	bic.w	r3, r3, #3
 8006f60:	3304      	adds	r3, #4
 8006f62:	3715      	adds	r7, #21
 8006f64:	42bd      	cmp	r5, r7
 8006f66:	bf38      	it	cc
 8006f68:	2304      	movcc	r3, #4
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	9b02      	ldr	r3, [sp, #8]
 8006f6e:	9103      	str	r1, [sp, #12]
 8006f70:	428b      	cmp	r3, r1
 8006f72:	d80c      	bhi.n	8006f8e <__multiply+0x9a>
 8006f74:	2e00      	cmp	r6, #0
 8006f76:	dd03      	ble.n	8006f80 <__multiply+0x8c>
 8006f78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d055      	beq.n	800702c <__multiply+0x138>
 8006f80:	6106      	str	r6, [r0, #16]
 8006f82:	b005      	add	sp, #20
 8006f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f88:	f843 2b04 	str.w	r2, [r3], #4
 8006f8c:	e7d9      	b.n	8006f42 <__multiply+0x4e>
 8006f8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f92:	f1ba 0f00 	cmp.w	sl, #0
 8006f96:	d01f      	beq.n	8006fd8 <__multiply+0xe4>
 8006f98:	46c4      	mov	ip, r8
 8006f9a:	46a1      	mov	r9, r4
 8006f9c:	2700      	movs	r7, #0
 8006f9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006fa2:	f8d9 3000 	ldr.w	r3, [r9]
 8006fa6:	fa1f fb82 	uxth.w	fp, r2
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	fb0a 330b 	mla	r3, sl, fp, r3
 8006fb0:	443b      	add	r3, r7
 8006fb2:	f8d9 7000 	ldr.w	r7, [r9]
 8006fb6:	0c12      	lsrs	r2, r2, #16
 8006fb8:	0c3f      	lsrs	r7, r7, #16
 8006fba:	fb0a 7202 	mla	r2, sl, r2, r7
 8006fbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fc8:	4565      	cmp	r5, ip
 8006fca:	f849 3b04 	str.w	r3, [r9], #4
 8006fce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006fd2:	d8e4      	bhi.n	8006f9e <__multiply+0xaa>
 8006fd4:	9b01      	ldr	r3, [sp, #4]
 8006fd6:	50e7      	str	r7, [r4, r3]
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006fde:	3104      	adds	r1, #4
 8006fe0:	f1b9 0f00 	cmp.w	r9, #0
 8006fe4:	d020      	beq.n	8007028 <__multiply+0x134>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	4647      	mov	r7, r8
 8006fea:	46a4      	mov	ip, r4
 8006fec:	f04f 0a00 	mov.w	sl, #0
 8006ff0:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ff4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ff8:	fb09 220b 	mla	r2, r9, fp, r2
 8006ffc:	4452      	add	r2, sl
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007004:	f84c 3b04 	str.w	r3, [ip], #4
 8007008:	f857 3b04 	ldr.w	r3, [r7], #4
 800700c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007010:	f8bc 3000 	ldrh.w	r3, [ip]
 8007014:	fb09 330a 	mla	r3, r9, sl, r3
 8007018:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800701c:	42bd      	cmp	r5, r7
 800701e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007022:	d8e5      	bhi.n	8006ff0 <__multiply+0xfc>
 8007024:	9a01      	ldr	r2, [sp, #4]
 8007026:	50a3      	str	r3, [r4, r2]
 8007028:	3404      	adds	r4, #4
 800702a:	e79f      	b.n	8006f6c <__multiply+0x78>
 800702c:	3e01      	subs	r6, #1
 800702e:	e7a1      	b.n	8006f74 <__multiply+0x80>
 8007030:	08007ff0 	.word	0x08007ff0
 8007034:	08008001 	.word	0x08008001

08007038 <__pow5mult>:
 8007038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800703c:	4615      	mov	r5, r2
 800703e:	f012 0203 	ands.w	r2, r2, #3
 8007042:	4607      	mov	r7, r0
 8007044:	460e      	mov	r6, r1
 8007046:	d007      	beq.n	8007058 <__pow5mult+0x20>
 8007048:	4c25      	ldr	r4, [pc, #148]	@ (80070e0 <__pow5mult+0xa8>)
 800704a:	3a01      	subs	r2, #1
 800704c:	2300      	movs	r3, #0
 800704e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007052:	f7ff fea7 	bl	8006da4 <__multadd>
 8007056:	4606      	mov	r6, r0
 8007058:	10ad      	asrs	r5, r5, #2
 800705a:	d03d      	beq.n	80070d8 <__pow5mult+0xa0>
 800705c:	69fc      	ldr	r4, [r7, #28]
 800705e:	b97c      	cbnz	r4, 8007080 <__pow5mult+0x48>
 8007060:	2010      	movs	r0, #16
 8007062:	f7ff fd87 	bl	8006b74 <malloc>
 8007066:	4602      	mov	r2, r0
 8007068:	61f8      	str	r0, [r7, #28]
 800706a:	b928      	cbnz	r0, 8007078 <__pow5mult+0x40>
 800706c:	4b1d      	ldr	r3, [pc, #116]	@ (80070e4 <__pow5mult+0xac>)
 800706e:	481e      	ldr	r0, [pc, #120]	@ (80070e8 <__pow5mult+0xb0>)
 8007070:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007074:	f000 fbea 	bl	800784c <__assert_func>
 8007078:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800707c:	6004      	str	r4, [r0, #0]
 800707e:	60c4      	str	r4, [r0, #12]
 8007080:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007084:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007088:	b94c      	cbnz	r4, 800709e <__pow5mult+0x66>
 800708a:	f240 2171 	movw	r1, #625	@ 0x271
 800708e:	4638      	mov	r0, r7
 8007090:	f7ff ff1a 	bl	8006ec8 <__i2b>
 8007094:	2300      	movs	r3, #0
 8007096:	f8c8 0008 	str.w	r0, [r8, #8]
 800709a:	4604      	mov	r4, r0
 800709c:	6003      	str	r3, [r0, #0]
 800709e:	f04f 0900 	mov.w	r9, #0
 80070a2:	07eb      	lsls	r3, r5, #31
 80070a4:	d50a      	bpl.n	80070bc <__pow5mult+0x84>
 80070a6:	4631      	mov	r1, r6
 80070a8:	4622      	mov	r2, r4
 80070aa:	4638      	mov	r0, r7
 80070ac:	f7ff ff22 	bl	8006ef4 <__multiply>
 80070b0:	4631      	mov	r1, r6
 80070b2:	4680      	mov	r8, r0
 80070b4:	4638      	mov	r0, r7
 80070b6:	f7ff fe53 	bl	8006d60 <_Bfree>
 80070ba:	4646      	mov	r6, r8
 80070bc:	106d      	asrs	r5, r5, #1
 80070be:	d00b      	beq.n	80070d8 <__pow5mult+0xa0>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	b938      	cbnz	r0, 80070d4 <__pow5mult+0x9c>
 80070c4:	4622      	mov	r2, r4
 80070c6:	4621      	mov	r1, r4
 80070c8:	4638      	mov	r0, r7
 80070ca:	f7ff ff13 	bl	8006ef4 <__multiply>
 80070ce:	6020      	str	r0, [r4, #0]
 80070d0:	f8c0 9000 	str.w	r9, [r0]
 80070d4:	4604      	mov	r4, r0
 80070d6:	e7e4      	b.n	80070a2 <__pow5mult+0x6a>
 80070d8:	4630      	mov	r0, r6
 80070da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070de:	bf00      	nop
 80070e0:	080080b4 	.word	0x080080b4
 80070e4:	08007f81 	.word	0x08007f81
 80070e8:	08008001 	.word	0x08008001

080070ec <__lshift>:
 80070ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f0:	460c      	mov	r4, r1
 80070f2:	6849      	ldr	r1, [r1, #4]
 80070f4:	6923      	ldr	r3, [r4, #16]
 80070f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070fa:	68a3      	ldr	r3, [r4, #8]
 80070fc:	4607      	mov	r7, r0
 80070fe:	4691      	mov	r9, r2
 8007100:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007104:	f108 0601 	add.w	r6, r8, #1
 8007108:	42b3      	cmp	r3, r6
 800710a:	db0b      	blt.n	8007124 <__lshift+0x38>
 800710c:	4638      	mov	r0, r7
 800710e:	f7ff fde7 	bl	8006ce0 <_Balloc>
 8007112:	4605      	mov	r5, r0
 8007114:	b948      	cbnz	r0, 800712a <__lshift+0x3e>
 8007116:	4602      	mov	r2, r0
 8007118:	4b28      	ldr	r3, [pc, #160]	@ (80071bc <__lshift+0xd0>)
 800711a:	4829      	ldr	r0, [pc, #164]	@ (80071c0 <__lshift+0xd4>)
 800711c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007120:	f000 fb94 	bl	800784c <__assert_func>
 8007124:	3101      	adds	r1, #1
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	e7ee      	b.n	8007108 <__lshift+0x1c>
 800712a:	2300      	movs	r3, #0
 800712c:	f100 0114 	add.w	r1, r0, #20
 8007130:	f100 0210 	add.w	r2, r0, #16
 8007134:	4618      	mov	r0, r3
 8007136:	4553      	cmp	r3, sl
 8007138:	db33      	blt.n	80071a2 <__lshift+0xb6>
 800713a:	6920      	ldr	r0, [r4, #16]
 800713c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007140:	f104 0314 	add.w	r3, r4, #20
 8007144:	f019 091f 	ands.w	r9, r9, #31
 8007148:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800714c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007150:	d02b      	beq.n	80071aa <__lshift+0xbe>
 8007152:	f1c9 0e20 	rsb	lr, r9, #32
 8007156:	468a      	mov	sl, r1
 8007158:	2200      	movs	r2, #0
 800715a:	6818      	ldr	r0, [r3, #0]
 800715c:	fa00 f009 	lsl.w	r0, r0, r9
 8007160:	4310      	orrs	r0, r2
 8007162:	f84a 0b04 	str.w	r0, [sl], #4
 8007166:	f853 2b04 	ldr.w	r2, [r3], #4
 800716a:	459c      	cmp	ip, r3
 800716c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007170:	d8f3      	bhi.n	800715a <__lshift+0x6e>
 8007172:	ebac 0304 	sub.w	r3, ip, r4
 8007176:	3b15      	subs	r3, #21
 8007178:	f023 0303 	bic.w	r3, r3, #3
 800717c:	3304      	adds	r3, #4
 800717e:	f104 0015 	add.w	r0, r4, #21
 8007182:	4560      	cmp	r0, ip
 8007184:	bf88      	it	hi
 8007186:	2304      	movhi	r3, #4
 8007188:	50ca      	str	r2, [r1, r3]
 800718a:	b10a      	cbz	r2, 8007190 <__lshift+0xa4>
 800718c:	f108 0602 	add.w	r6, r8, #2
 8007190:	3e01      	subs	r6, #1
 8007192:	4638      	mov	r0, r7
 8007194:	612e      	str	r6, [r5, #16]
 8007196:	4621      	mov	r1, r4
 8007198:	f7ff fde2 	bl	8006d60 <_Bfree>
 800719c:	4628      	mov	r0, r5
 800719e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80071a6:	3301      	adds	r3, #1
 80071a8:	e7c5      	b.n	8007136 <__lshift+0x4a>
 80071aa:	3904      	subs	r1, #4
 80071ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80071b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80071b4:	459c      	cmp	ip, r3
 80071b6:	d8f9      	bhi.n	80071ac <__lshift+0xc0>
 80071b8:	e7ea      	b.n	8007190 <__lshift+0xa4>
 80071ba:	bf00      	nop
 80071bc:	08007ff0 	.word	0x08007ff0
 80071c0:	08008001 	.word	0x08008001

080071c4 <__mcmp>:
 80071c4:	690a      	ldr	r2, [r1, #16]
 80071c6:	4603      	mov	r3, r0
 80071c8:	6900      	ldr	r0, [r0, #16]
 80071ca:	1a80      	subs	r0, r0, r2
 80071cc:	b530      	push	{r4, r5, lr}
 80071ce:	d10e      	bne.n	80071ee <__mcmp+0x2a>
 80071d0:	3314      	adds	r3, #20
 80071d2:	3114      	adds	r1, #20
 80071d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071e4:	4295      	cmp	r5, r2
 80071e6:	d003      	beq.n	80071f0 <__mcmp+0x2c>
 80071e8:	d205      	bcs.n	80071f6 <__mcmp+0x32>
 80071ea:	f04f 30ff 	mov.w	r0, #4294967295
 80071ee:	bd30      	pop	{r4, r5, pc}
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	d3f3      	bcc.n	80071dc <__mcmp+0x18>
 80071f4:	e7fb      	b.n	80071ee <__mcmp+0x2a>
 80071f6:	2001      	movs	r0, #1
 80071f8:	e7f9      	b.n	80071ee <__mcmp+0x2a>
	...

080071fc <__mdiff>:
 80071fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007200:	4689      	mov	r9, r1
 8007202:	4606      	mov	r6, r0
 8007204:	4611      	mov	r1, r2
 8007206:	4648      	mov	r0, r9
 8007208:	4614      	mov	r4, r2
 800720a:	f7ff ffdb 	bl	80071c4 <__mcmp>
 800720e:	1e05      	subs	r5, r0, #0
 8007210:	d112      	bne.n	8007238 <__mdiff+0x3c>
 8007212:	4629      	mov	r1, r5
 8007214:	4630      	mov	r0, r6
 8007216:	f7ff fd63 	bl	8006ce0 <_Balloc>
 800721a:	4602      	mov	r2, r0
 800721c:	b928      	cbnz	r0, 800722a <__mdiff+0x2e>
 800721e:	4b3f      	ldr	r3, [pc, #252]	@ (800731c <__mdiff+0x120>)
 8007220:	f240 2137 	movw	r1, #567	@ 0x237
 8007224:	483e      	ldr	r0, [pc, #248]	@ (8007320 <__mdiff+0x124>)
 8007226:	f000 fb11 	bl	800784c <__assert_func>
 800722a:	2301      	movs	r3, #1
 800722c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007230:	4610      	mov	r0, r2
 8007232:	b003      	add	sp, #12
 8007234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007238:	bfbc      	itt	lt
 800723a:	464b      	movlt	r3, r9
 800723c:	46a1      	movlt	r9, r4
 800723e:	4630      	mov	r0, r6
 8007240:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007244:	bfba      	itte	lt
 8007246:	461c      	movlt	r4, r3
 8007248:	2501      	movlt	r5, #1
 800724a:	2500      	movge	r5, #0
 800724c:	f7ff fd48 	bl	8006ce0 <_Balloc>
 8007250:	4602      	mov	r2, r0
 8007252:	b918      	cbnz	r0, 800725c <__mdiff+0x60>
 8007254:	4b31      	ldr	r3, [pc, #196]	@ (800731c <__mdiff+0x120>)
 8007256:	f240 2145 	movw	r1, #581	@ 0x245
 800725a:	e7e3      	b.n	8007224 <__mdiff+0x28>
 800725c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007260:	6926      	ldr	r6, [r4, #16]
 8007262:	60c5      	str	r5, [r0, #12]
 8007264:	f109 0310 	add.w	r3, r9, #16
 8007268:	f109 0514 	add.w	r5, r9, #20
 800726c:	f104 0e14 	add.w	lr, r4, #20
 8007270:	f100 0b14 	add.w	fp, r0, #20
 8007274:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007278:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800727c:	9301      	str	r3, [sp, #4]
 800727e:	46d9      	mov	r9, fp
 8007280:	f04f 0c00 	mov.w	ip, #0
 8007284:	9b01      	ldr	r3, [sp, #4]
 8007286:	f85e 0b04 	ldr.w	r0, [lr], #4
 800728a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800728e:	9301      	str	r3, [sp, #4]
 8007290:	fa1f f38a 	uxth.w	r3, sl
 8007294:	4619      	mov	r1, r3
 8007296:	b283      	uxth	r3, r0
 8007298:	1acb      	subs	r3, r1, r3
 800729a:	0c00      	lsrs	r0, r0, #16
 800729c:	4463      	add	r3, ip
 800729e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80072a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80072ac:	4576      	cmp	r6, lr
 80072ae:	f849 3b04 	str.w	r3, [r9], #4
 80072b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072b6:	d8e5      	bhi.n	8007284 <__mdiff+0x88>
 80072b8:	1b33      	subs	r3, r6, r4
 80072ba:	3b15      	subs	r3, #21
 80072bc:	f023 0303 	bic.w	r3, r3, #3
 80072c0:	3415      	adds	r4, #21
 80072c2:	3304      	adds	r3, #4
 80072c4:	42a6      	cmp	r6, r4
 80072c6:	bf38      	it	cc
 80072c8:	2304      	movcc	r3, #4
 80072ca:	441d      	add	r5, r3
 80072cc:	445b      	add	r3, fp
 80072ce:	461e      	mov	r6, r3
 80072d0:	462c      	mov	r4, r5
 80072d2:	4544      	cmp	r4, r8
 80072d4:	d30e      	bcc.n	80072f4 <__mdiff+0xf8>
 80072d6:	f108 0103 	add.w	r1, r8, #3
 80072da:	1b49      	subs	r1, r1, r5
 80072dc:	f021 0103 	bic.w	r1, r1, #3
 80072e0:	3d03      	subs	r5, #3
 80072e2:	45a8      	cmp	r8, r5
 80072e4:	bf38      	it	cc
 80072e6:	2100      	movcc	r1, #0
 80072e8:	440b      	add	r3, r1
 80072ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072ee:	b191      	cbz	r1, 8007316 <__mdiff+0x11a>
 80072f0:	6117      	str	r7, [r2, #16]
 80072f2:	e79d      	b.n	8007230 <__mdiff+0x34>
 80072f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80072f8:	46e6      	mov	lr, ip
 80072fa:	0c08      	lsrs	r0, r1, #16
 80072fc:	fa1c fc81 	uxtah	ip, ip, r1
 8007300:	4471      	add	r1, lr
 8007302:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007306:	b289      	uxth	r1, r1
 8007308:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800730c:	f846 1b04 	str.w	r1, [r6], #4
 8007310:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007314:	e7dd      	b.n	80072d2 <__mdiff+0xd6>
 8007316:	3f01      	subs	r7, #1
 8007318:	e7e7      	b.n	80072ea <__mdiff+0xee>
 800731a:	bf00      	nop
 800731c:	08007ff0 	.word	0x08007ff0
 8007320:	08008001 	.word	0x08008001

08007324 <__d2b>:
 8007324:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007328:	460f      	mov	r7, r1
 800732a:	2101      	movs	r1, #1
 800732c:	ec59 8b10 	vmov	r8, r9, d0
 8007330:	4616      	mov	r6, r2
 8007332:	f7ff fcd5 	bl	8006ce0 <_Balloc>
 8007336:	4604      	mov	r4, r0
 8007338:	b930      	cbnz	r0, 8007348 <__d2b+0x24>
 800733a:	4602      	mov	r2, r0
 800733c:	4b23      	ldr	r3, [pc, #140]	@ (80073cc <__d2b+0xa8>)
 800733e:	4824      	ldr	r0, [pc, #144]	@ (80073d0 <__d2b+0xac>)
 8007340:	f240 310f 	movw	r1, #783	@ 0x30f
 8007344:	f000 fa82 	bl	800784c <__assert_func>
 8007348:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800734c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007350:	b10d      	cbz	r5, 8007356 <__d2b+0x32>
 8007352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	f1b8 0300 	subs.w	r3, r8, #0
 800735c:	d023      	beq.n	80073a6 <__d2b+0x82>
 800735e:	4668      	mov	r0, sp
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	f7ff fd84 	bl	8006e6e <__lo0bits>
 8007366:	e9dd 1200 	ldrd	r1, r2, [sp]
 800736a:	b1d0      	cbz	r0, 80073a2 <__d2b+0x7e>
 800736c:	f1c0 0320 	rsb	r3, r0, #32
 8007370:	fa02 f303 	lsl.w	r3, r2, r3
 8007374:	430b      	orrs	r3, r1
 8007376:	40c2      	lsrs	r2, r0
 8007378:	6163      	str	r3, [r4, #20]
 800737a:	9201      	str	r2, [sp, #4]
 800737c:	9b01      	ldr	r3, [sp, #4]
 800737e:	61a3      	str	r3, [r4, #24]
 8007380:	2b00      	cmp	r3, #0
 8007382:	bf0c      	ite	eq
 8007384:	2201      	moveq	r2, #1
 8007386:	2202      	movne	r2, #2
 8007388:	6122      	str	r2, [r4, #16]
 800738a:	b1a5      	cbz	r5, 80073b6 <__d2b+0x92>
 800738c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007390:	4405      	add	r5, r0
 8007392:	603d      	str	r5, [r7, #0]
 8007394:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007398:	6030      	str	r0, [r6, #0]
 800739a:	4620      	mov	r0, r4
 800739c:	b003      	add	sp, #12
 800739e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a2:	6161      	str	r1, [r4, #20]
 80073a4:	e7ea      	b.n	800737c <__d2b+0x58>
 80073a6:	a801      	add	r0, sp, #4
 80073a8:	f7ff fd61 	bl	8006e6e <__lo0bits>
 80073ac:	9b01      	ldr	r3, [sp, #4]
 80073ae:	6163      	str	r3, [r4, #20]
 80073b0:	3020      	adds	r0, #32
 80073b2:	2201      	movs	r2, #1
 80073b4:	e7e8      	b.n	8007388 <__d2b+0x64>
 80073b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073be:	6038      	str	r0, [r7, #0]
 80073c0:	6918      	ldr	r0, [r3, #16]
 80073c2:	f7ff fd35 	bl	8006e30 <__hi0bits>
 80073c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073ca:	e7e5      	b.n	8007398 <__d2b+0x74>
 80073cc:	08007ff0 	.word	0x08007ff0
 80073d0:	08008001 	.word	0x08008001

080073d4 <__ssputs_r>:
 80073d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073d8:	688e      	ldr	r6, [r1, #8]
 80073da:	461f      	mov	r7, r3
 80073dc:	42be      	cmp	r6, r7
 80073de:	680b      	ldr	r3, [r1, #0]
 80073e0:	4682      	mov	sl, r0
 80073e2:	460c      	mov	r4, r1
 80073e4:	4690      	mov	r8, r2
 80073e6:	d82d      	bhi.n	8007444 <__ssputs_r+0x70>
 80073e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80073f0:	d026      	beq.n	8007440 <__ssputs_r+0x6c>
 80073f2:	6965      	ldr	r5, [r4, #20]
 80073f4:	6909      	ldr	r1, [r1, #16]
 80073f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073fa:	eba3 0901 	sub.w	r9, r3, r1
 80073fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007402:	1c7b      	adds	r3, r7, #1
 8007404:	444b      	add	r3, r9
 8007406:	106d      	asrs	r5, r5, #1
 8007408:	429d      	cmp	r5, r3
 800740a:	bf38      	it	cc
 800740c:	461d      	movcc	r5, r3
 800740e:	0553      	lsls	r3, r2, #21
 8007410:	d527      	bpl.n	8007462 <__ssputs_r+0x8e>
 8007412:	4629      	mov	r1, r5
 8007414:	f7ff fbd8 	bl	8006bc8 <_malloc_r>
 8007418:	4606      	mov	r6, r0
 800741a:	b360      	cbz	r0, 8007476 <__ssputs_r+0xa2>
 800741c:	6921      	ldr	r1, [r4, #16]
 800741e:	464a      	mov	r2, r9
 8007420:	f000 fa06 	bl	8007830 <memcpy>
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800742a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	6126      	str	r6, [r4, #16]
 8007432:	6165      	str	r5, [r4, #20]
 8007434:	444e      	add	r6, r9
 8007436:	eba5 0509 	sub.w	r5, r5, r9
 800743a:	6026      	str	r6, [r4, #0]
 800743c:	60a5      	str	r5, [r4, #8]
 800743e:	463e      	mov	r6, r7
 8007440:	42be      	cmp	r6, r7
 8007442:	d900      	bls.n	8007446 <__ssputs_r+0x72>
 8007444:	463e      	mov	r6, r7
 8007446:	6820      	ldr	r0, [r4, #0]
 8007448:	4632      	mov	r2, r6
 800744a:	4641      	mov	r1, r8
 800744c:	f000 f9c6 	bl	80077dc <memmove>
 8007450:	68a3      	ldr	r3, [r4, #8]
 8007452:	1b9b      	subs	r3, r3, r6
 8007454:	60a3      	str	r3, [r4, #8]
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	4433      	add	r3, r6
 800745a:	6023      	str	r3, [r4, #0]
 800745c:	2000      	movs	r0, #0
 800745e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007462:	462a      	mov	r2, r5
 8007464:	f000 fa36 	bl	80078d4 <_realloc_r>
 8007468:	4606      	mov	r6, r0
 800746a:	2800      	cmp	r0, #0
 800746c:	d1e0      	bne.n	8007430 <__ssputs_r+0x5c>
 800746e:	6921      	ldr	r1, [r4, #16]
 8007470:	4650      	mov	r0, sl
 8007472:	f7ff fb35 	bl	8006ae0 <_free_r>
 8007476:	230c      	movs	r3, #12
 8007478:	f8ca 3000 	str.w	r3, [sl]
 800747c:	89a3      	ldrh	r3, [r4, #12]
 800747e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007482:	81a3      	strh	r3, [r4, #12]
 8007484:	f04f 30ff 	mov.w	r0, #4294967295
 8007488:	e7e9      	b.n	800745e <__ssputs_r+0x8a>
	...

0800748c <_svfiprintf_r>:
 800748c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007490:	4698      	mov	r8, r3
 8007492:	898b      	ldrh	r3, [r1, #12]
 8007494:	061b      	lsls	r3, r3, #24
 8007496:	b09d      	sub	sp, #116	@ 0x74
 8007498:	4607      	mov	r7, r0
 800749a:	460d      	mov	r5, r1
 800749c:	4614      	mov	r4, r2
 800749e:	d510      	bpl.n	80074c2 <_svfiprintf_r+0x36>
 80074a0:	690b      	ldr	r3, [r1, #16]
 80074a2:	b973      	cbnz	r3, 80074c2 <_svfiprintf_r+0x36>
 80074a4:	2140      	movs	r1, #64	@ 0x40
 80074a6:	f7ff fb8f 	bl	8006bc8 <_malloc_r>
 80074aa:	6028      	str	r0, [r5, #0]
 80074ac:	6128      	str	r0, [r5, #16]
 80074ae:	b930      	cbnz	r0, 80074be <_svfiprintf_r+0x32>
 80074b0:	230c      	movs	r3, #12
 80074b2:	603b      	str	r3, [r7, #0]
 80074b4:	f04f 30ff 	mov.w	r0, #4294967295
 80074b8:	b01d      	add	sp, #116	@ 0x74
 80074ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074be:	2340      	movs	r3, #64	@ 0x40
 80074c0:	616b      	str	r3, [r5, #20]
 80074c2:	2300      	movs	r3, #0
 80074c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c6:	2320      	movs	r3, #32
 80074c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80074d0:	2330      	movs	r3, #48	@ 0x30
 80074d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007670 <_svfiprintf_r+0x1e4>
 80074d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074da:	f04f 0901 	mov.w	r9, #1
 80074de:	4623      	mov	r3, r4
 80074e0:	469a      	mov	sl, r3
 80074e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074e6:	b10a      	cbz	r2, 80074ec <_svfiprintf_r+0x60>
 80074e8:	2a25      	cmp	r2, #37	@ 0x25
 80074ea:	d1f9      	bne.n	80074e0 <_svfiprintf_r+0x54>
 80074ec:	ebba 0b04 	subs.w	fp, sl, r4
 80074f0:	d00b      	beq.n	800750a <_svfiprintf_r+0x7e>
 80074f2:	465b      	mov	r3, fp
 80074f4:	4622      	mov	r2, r4
 80074f6:	4629      	mov	r1, r5
 80074f8:	4638      	mov	r0, r7
 80074fa:	f7ff ff6b 	bl	80073d4 <__ssputs_r>
 80074fe:	3001      	adds	r0, #1
 8007500:	f000 80a7 	beq.w	8007652 <_svfiprintf_r+0x1c6>
 8007504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007506:	445a      	add	r2, fp
 8007508:	9209      	str	r2, [sp, #36]	@ 0x24
 800750a:	f89a 3000 	ldrb.w	r3, [sl]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 809f 	beq.w	8007652 <_svfiprintf_r+0x1c6>
 8007514:	2300      	movs	r3, #0
 8007516:	f04f 32ff 	mov.w	r2, #4294967295
 800751a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800751e:	f10a 0a01 	add.w	sl, sl, #1
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	9307      	str	r3, [sp, #28]
 8007526:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800752a:	931a      	str	r3, [sp, #104]	@ 0x68
 800752c:	4654      	mov	r4, sl
 800752e:	2205      	movs	r2, #5
 8007530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007534:	484e      	ldr	r0, [pc, #312]	@ (8007670 <_svfiprintf_r+0x1e4>)
 8007536:	f7f8 fe4b 	bl	80001d0 <memchr>
 800753a:	9a04      	ldr	r2, [sp, #16]
 800753c:	b9d8      	cbnz	r0, 8007576 <_svfiprintf_r+0xea>
 800753e:	06d0      	lsls	r0, r2, #27
 8007540:	bf44      	itt	mi
 8007542:	2320      	movmi	r3, #32
 8007544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007548:	0711      	lsls	r1, r2, #28
 800754a:	bf44      	itt	mi
 800754c:	232b      	movmi	r3, #43	@ 0x2b
 800754e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007552:	f89a 3000 	ldrb.w	r3, [sl]
 8007556:	2b2a      	cmp	r3, #42	@ 0x2a
 8007558:	d015      	beq.n	8007586 <_svfiprintf_r+0xfa>
 800755a:	9a07      	ldr	r2, [sp, #28]
 800755c:	4654      	mov	r4, sl
 800755e:	2000      	movs	r0, #0
 8007560:	f04f 0c0a 	mov.w	ip, #10
 8007564:	4621      	mov	r1, r4
 8007566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800756a:	3b30      	subs	r3, #48	@ 0x30
 800756c:	2b09      	cmp	r3, #9
 800756e:	d94b      	bls.n	8007608 <_svfiprintf_r+0x17c>
 8007570:	b1b0      	cbz	r0, 80075a0 <_svfiprintf_r+0x114>
 8007572:	9207      	str	r2, [sp, #28]
 8007574:	e014      	b.n	80075a0 <_svfiprintf_r+0x114>
 8007576:	eba0 0308 	sub.w	r3, r0, r8
 800757a:	fa09 f303 	lsl.w	r3, r9, r3
 800757e:	4313      	orrs	r3, r2
 8007580:	9304      	str	r3, [sp, #16]
 8007582:	46a2      	mov	sl, r4
 8007584:	e7d2      	b.n	800752c <_svfiprintf_r+0xa0>
 8007586:	9b03      	ldr	r3, [sp, #12]
 8007588:	1d19      	adds	r1, r3, #4
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	9103      	str	r1, [sp, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	bfbb      	ittet	lt
 8007592:	425b      	neglt	r3, r3
 8007594:	f042 0202 	orrlt.w	r2, r2, #2
 8007598:	9307      	strge	r3, [sp, #28]
 800759a:	9307      	strlt	r3, [sp, #28]
 800759c:	bfb8      	it	lt
 800759e:	9204      	strlt	r2, [sp, #16]
 80075a0:	7823      	ldrb	r3, [r4, #0]
 80075a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80075a4:	d10a      	bne.n	80075bc <_svfiprintf_r+0x130>
 80075a6:	7863      	ldrb	r3, [r4, #1]
 80075a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80075aa:	d132      	bne.n	8007612 <_svfiprintf_r+0x186>
 80075ac:	9b03      	ldr	r3, [sp, #12]
 80075ae:	1d1a      	adds	r2, r3, #4
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	9203      	str	r2, [sp, #12]
 80075b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075b8:	3402      	adds	r4, #2
 80075ba:	9305      	str	r3, [sp, #20]
 80075bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007680 <_svfiprintf_r+0x1f4>
 80075c0:	7821      	ldrb	r1, [r4, #0]
 80075c2:	2203      	movs	r2, #3
 80075c4:	4650      	mov	r0, sl
 80075c6:	f7f8 fe03 	bl	80001d0 <memchr>
 80075ca:	b138      	cbz	r0, 80075dc <_svfiprintf_r+0x150>
 80075cc:	9b04      	ldr	r3, [sp, #16]
 80075ce:	eba0 000a 	sub.w	r0, r0, sl
 80075d2:	2240      	movs	r2, #64	@ 0x40
 80075d4:	4082      	lsls	r2, r0
 80075d6:	4313      	orrs	r3, r2
 80075d8:	3401      	adds	r4, #1
 80075da:	9304      	str	r3, [sp, #16]
 80075dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e0:	4824      	ldr	r0, [pc, #144]	@ (8007674 <_svfiprintf_r+0x1e8>)
 80075e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075e6:	2206      	movs	r2, #6
 80075e8:	f7f8 fdf2 	bl	80001d0 <memchr>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	d036      	beq.n	800765e <_svfiprintf_r+0x1d2>
 80075f0:	4b21      	ldr	r3, [pc, #132]	@ (8007678 <_svfiprintf_r+0x1ec>)
 80075f2:	bb1b      	cbnz	r3, 800763c <_svfiprintf_r+0x1b0>
 80075f4:	9b03      	ldr	r3, [sp, #12]
 80075f6:	3307      	adds	r3, #7
 80075f8:	f023 0307 	bic.w	r3, r3, #7
 80075fc:	3308      	adds	r3, #8
 80075fe:	9303      	str	r3, [sp, #12]
 8007600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007602:	4433      	add	r3, r6
 8007604:	9309      	str	r3, [sp, #36]	@ 0x24
 8007606:	e76a      	b.n	80074de <_svfiprintf_r+0x52>
 8007608:	fb0c 3202 	mla	r2, ip, r2, r3
 800760c:	460c      	mov	r4, r1
 800760e:	2001      	movs	r0, #1
 8007610:	e7a8      	b.n	8007564 <_svfiprintf_r+0xd8>
 8007612:	2300      	movs	r3, #0
 8007614:	3401      	adds	r4, #1
 8007616:	9305      	str	r3, [sp, #20]
 8007618:	4619      	mov	r1, r3
 800761a:	f04f 0c0a 	mov.w	ip, #10
 800761e:	4620      	mov	r0, r4
 8007620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007624:	3a30      	subs	r2, #48	@ 0x30
 8007626:	2a09      	cmp	r2, #9
 8007628:	d903      	bls.n	8007632 <_svfiprintf_r+0x1a6>
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0c6      	beq.n	80075bc <_svfiprintf_r+0x130>
 800762e:	9105      	str	r1, [sp, #20]
 8007630:	e7c4      	b.n	80075bc <_svfiprintf_r+0x130>
 8007632:	fb0c 2101 	mla	r1, ip, r1, r2
 8007636:	4604      	mov	r4, r0
 8007638:	2301      	movs	r3, #1
 800763a:	e7f0      	b.n	800761e <_svfiprintf_r+0x192>
 800763c:	ab03      	add	r3, sp, #12
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	462a      	mov	r2, r5
 8007642:	4b0e      	ldr	r3, [pc, #56]	@ (800767c <_svfiprintf_r+0x1f0>)
 8007644:	a904      	add	r1, sp, #16
 8007646:	4638      	mov	r0, r7
 8007648:	f7fd fe7e 	bl	8005348 <_printf_float>
 800764c:	1c42      	adds	r2, r0, #1
 800764e:	4606      	mov	r6, r0
 8007650:	d1d6      	bne.n	8007600 <_svfiprintf_r+0x174>
 8007652:	89ab      	ldrh	r3, [r5, #12]
 8007654:	065b      	lsls	r3, r3, #25
 8007656:	f53f af2d 	bmi.w	80074b4 <_svfiprintf_r+0x28>
 800765a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800765c:	e72c      	b.n	80074b8 <_svfiprintf_r+0x2c>
 800765e:	ab03      	add	r3, sp, #12
 8007660:	9300      	str	r3, [sp, #0]
 8007662:	462a      	mov	r2, r5
 8007664:	4b05      	ldr	r3, [pc, #20]	@ (800767c <_svfiprintf_r+0x1f0>)
 8007666:	a904      	add	r1, sp, #16
 8007668:	4638      	mov	r0, r7
 800766a:	f7fe f905 	bl	8005878 <_printf_i>
 800766e:	e7ed      	b.n	800764c <_svfiprintf_r+0x1c0>
 8007670:	0800805a 	.word	0x0800805a
 8007674:	08008064 	.word	0x08008064
 8007678:	08005349 	.word	0x08005349
 800767c:	080073d5 	.word	0x080073d5
 8007680:	08008060 	.word	0x08008060

08007684 <__sflush_r>:
 8007684:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800768c:	0716      	lsls	r6, r2, #28
 800768e:	4605      	mov	r5, r0
 8007690:	460c      	mov	r4, r1
 8007692:	d454      	bmi.n	800773e <__sflush_r+0xba>
 8007694:	684b      	ldr	r3, [r1, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	dc02      	bgt.n	80076a0 <__sflush_r+0x1c>
 800769a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800769c:	2b00      	cmp	r3, #0
 800769e:	dd48      	ble.n	8007732 <__sflush_r+0xae>
 80076a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076a2:	2e00      	cmp	r6, #0
 80076a4:	d045      	beq.n	8007732 <__sflush_r+0xae>
 80076a6:	2300      	movs	r3, #0
 80076a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80076ac:	682f      	ldr	r7, [r5, #0]
 80076ae:	6a21      	ldr	r1, [r4, #32]
 80076b0:	602b      	str	r3, [r5, #0]
 80076b2:	d030      	beq.n	8007716 <__sflush_r+0x92>
 80076b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	0759      	lsls	r1, r3, #29
 80076ba:	d505      	bpl.n	80076c8 <__sflush_r+0x44>
 80076bc:	6863      	ldr	r3, [r4, #4]
 80076be:	1ad2      	subs	r2, r2, r3
 80076c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076c2:	b10b      	cbz	r3, 80076c8 <__sflush_r+0x44>
 80076c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076c6:	1ad2      	subs	r2, r2, r3
 80076c8:	2300      	movs	r3, #0
 80076ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076cc:	6a21      	ldr	r1, [r4, #32]
 80076ce:	4628      	mov	r0, r5
 80076d0:	47b0      	blx	r6
 80076d2:	1c43      	adds	r3, r0, #1
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	d106      	bne.n	80076e6 <__sflush_r+0x62>
 80076d8:	6829      	ldr	r1, [r5, #0]
 80076da:	291d      	cmp	r1, #29
 80076dc:	d82b      	bhi.n	8007736 <__sflush_r+0xb2>
 80076de:	4a2a      	ldr	r2, [pc, #168]	@ (8007788 <__sflush_r+0x104>)
 80076e0:	40ca      	lsrs	r2, r1
 80076e2:	07d6      	lsls	r6, r2, #31
 80076e4:	d527      	bpl.n	8007736 <__sflush_r+0xb2>
 80076e6:	2200      	movs	r2, #0
 80076e8:	6062      	str	r2, [r4, #4]
 80076ea:	04d9      	lsls	r1, r3, #19
 80076ec:	6922      	ldr	r2, [r4, #16]
 80076ee:	6022      	str	r2, [r4, #0]
 80076f0:	d504      	bpl.n	80076fc <__sflush_r+0x78>
 80076f2:	1c42      	adds	r2, r0, #1
 80076f4:	d101      	bne.n	80076fa <__sflush_r+0x76>
 80076f6:	682b      	ldr	r3, [r5, #0]
 80076f8:	b903      	cbnz	r3, 80076fc <__sflush_r+0x78>
 80076fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80076fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076fe:	602f      	str	r7, [r5, #0]
 8007700:	b1b9      	cbz	r1, 8007732 <__sflush_r+0xae>
 8007702:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007706:	4299      	cmp	r1, r3
 8007708:	d002      	beq.n	8007710 <__sflush_r+0x8c>
 800770a:	4628      	mov	r0, r5
 800770c:	f7ff f9e8 	bl	8006ae0 <_free_r>
 8007710:	2300      	movs	r3, #0
 8007712:	6363      	str	r3, [r4, #52]	@ 0x34
 8007714:	e00d      	b.n	8007732 <__sflush_r+0xae>
 8007716:	2301      	movs	r3, #1
 8007718:	4628      	mov	r0, r5
 800771a:	47b0      	blx	r6
 800771c:	4602      	mov	r2, r0
 800771e:	1c50      	adds	r0, r2, #1
 8007720:	d1c9      	bne.n	80076b6 <__sflush_r+0x32>
 8007722:	682b      	ldr	r3, [r5, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0c6      	beq.n	80076b6 <__sflush_r+0x32>
 8007728:	2b1d      	cmp	r3, #29
 800772a:	d001      	beq.n	8007730 <__sflush_r+0xac>
 800772c:	2b16      	cmp	r3, #22
 800772e:	d11e      	bne.n	800776e <__sflush_r+0xea>
 8007730:	602f      	str	r7, [r5, #0]
 8007732:	2000      	movs	r0, #0
 8007734:	e022      	b.n	800777c <__sflush_r+0xf8>
 8007736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800773a:	b21b      	sxth	r3, r3
 800773c:	e01b      	b.n	8007776 <__sflush_r+0xf2>
 800773e:	690f      	ldr	r7, [r1, #16]
 8007740:	2f00      	cmp	r7, #0
 8007742:	d0f6      	beq.n	8007732 <__sflush_r+0xae>
 8007744:	0793      	lsls	r3, r2, #30
 8007746:	680e      	ldr	r6, [r1, #0]
 8007748:	bf08      	it	eq
 800774a:	694b      	ldreq	r3, [r1, #20]
 800774c:	600f      	str	r7, [r1, #0]
 800774e:	bf18      	it	ne
 8007750:	2300      	movne	r3, #0
 8007752:	eba6 0807 	sub.w	r8, r6, r7
 8007756:	608b      	str	r3, [r1, #8]
 8007758:	f1b8 0f00 	cmp.w	r8, #0
 800775c:	dde9      	ble.n	8007732 <__sflush_r+0xae>
 800775e:	6a21      	ldr	r1, [r4, #32]
 8007760:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007762:	4643      	mov	r3, r8
 8007764:	463a      	mov	r2, r7
 8007766:	4628      	mov	r0, r5
 8007768:	47b0      	blx	r6
 800776a:	2800      	cmp	r0, #0
 800776c:	dc08      	bgt.n	8007780 <__sflush_r+0xfc>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	f04f 30ff 	mov.w	r0, #4294967295
 800777c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007780:	4407      	add	r7, r0
 8007782:	eba8 0800 	sub.w	r8, r8, r0
 8007786:	e7e7      	b.n	8007758 <__sflush_r+0xd4>
 8007788:	20400001 	.word	0x20400001

0800778c <_fflush_r>:
 800778c:	b538      	push	{r3, r4, r5, lr}
 800778e:	690b      	ldr	r3, [r1, #16]
 8007790:	4605      	mov	r5, r0
 8007792:	460c      	mov	r4, r1
 8007794:	b913      	cbnz	r3, 800779c <_fflush_r+0x10>
 8007796:	2500      	movs	r5, #0
 8007798:	4628      	mov	r0, r5
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	b118      	cbz	r0, 80077a6 <_fflush_r+0x1a>
 800779e:	6a03      	ldr	r3, [r0, #32]
 80077a0:	b90b      	cbnz	r3, 80077a6 <_fflush_r+0x1a>
 80077a2:	f7fe fa13 	bl	8005bcc <__sinit>
 80077a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0f3      	beq.n	8007796 <_fflush_r+0xa>
 80077ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077b0:	07d0      	lsls	r0, r2, #31
 80077b2:	d404      	bmi.n	80077be <_fflush_r+0x32>
 80077b4:	0599      	lsls	r1, r3, #22
 80077b6:	d402      	bmi.n	80077be <_fflush_r+0x32>
 80077b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ba:	f7fe fb34 	bl	8005e26 <__retarget_lock_acquire_recursive>
 80077be:	4628      	mov	r0, r5
 80077c0:	4621      	mov	r1, r4
 80077c2:	f7ff ff5f 	bl	8007684 <__sflush_r>
 80077c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077c8:	07da      	lsls	r2, r3, #31
 80077ca:	4605      	mov	r5, r0
 80077cc:	d4e4      	bmi.n	8007798 <_fflush_r+0xc>
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	059b      	lsls	r3, r3, #22
 80077d2:	d4e1      	bmi.n	8007798 <_fflush_r+0xc>
 80077d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077d6:	f7fe fb27 	bl	8005e28 <__retarget_lock_release_recursive>
 80077da:	e7dd      	b.n	8007798 <_fflush_r+0xc>

080077dc <memmove>:
 80077dc:	4288      	cmp	r0, r1
 80077de:	b510      	push	{r4, lr}
 80077e0:	eb01 0402 	add.w	r4, r1, r2
 80077e4:	d902      	bls.n	80077ec <memmove+0x10>
 80077e6:	4284      	cmp	r4, r0
 80077e8:	4623      	mov	r3, r4
 80077ea:	d807      	bhi.n	80077fc <memmove+0x20>
 80077ec:	1e43      	subs	r3, r0, #1
 80077ee:	42a1      	cmp	r1, r4
 80077f0:	d008      	beq.n	8007804 <memmove+0x28>
 80077f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077fa:	e7f8      	b.n	80077ee <memmove+0x12>
 80077fc:	4402      	add	r2, r0
 80077fe:	4601      	mov	r1, r0
 8007800:	428a      	cmp	r2, r1
 8007802:	d100      	bne.n	8007806 <memmove+0x2a>
 8007804:	bd10      	pop	{r4, pc}
 8007806:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800780a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800780e:	e7f7      	b.n	8007800 <memmove+0x24>

08007810 <_sbrk_r>:
 8007810:	b538      	push	{r3, r4, r5, lr}
 8007812:	4d06      	ldr	r5, [pc, #24]	@ (800782c <_sbrk_r+0x1c>)
 8007814:	2300      	movs	r3, #0
 8007816:	4604      	mov	r4, r0
 8007818:	4608      	mov	r0, r1
 800781a:	602b      	str	r3, [r5, #0]
 800781c:	f7fa f944 	bl	8001aa8 <_sbrk>
 8007820:	1c43      	adds	r3, r0, #1
 8007822:	d102      	bne.n	800782a <_sbrk_r+0x1a>
 8007824:	682b      	ldr	r3, [r5, #0]
 8007826:	b103      	cbz	r3, 800782a <_sbrk_r+0x1a>
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	bd38      	pop	{r3, r4, r5, pc}
 800782c:	200004c0 	.word	0x200004c0

08007830 <memcpy>:
 8007830:	440a      	add	r2, r1
 8007832:	4291      	cmp	r1, r2
 8007834:	f100 33ff 	add.w	r3, r0, #4294967295
 8007838:	d100      	bne.n	800783c <memcpy+0xc>
 800783a:	4770      	bx	lr
 800783c:	b510      	push	{r4, lr}
 800783e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007842:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007846:	4291      	cmp	r1, r2
 8007848:	d1f9      	bne.n	800783e <memcpy+0xe>
 800784a:	bd10      	pop	{r4, pc}

0800784c <__assert_func>:
 800784c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800784e:	4614      	mov	r4, r2
 8007850:	461a      	mov	r2, r3
 8007852:	4b09      	ldr	r3, [pc, #36]	@ (8007878 <__assert_func+0x2c>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4605      	mov	r5, r0
 8007858:	68d8      	ldr	r0, [r3, #12]
 800785a:	b14c      	cbz	r4, 8007870 <__assert_func+0x24>
 800785c:	4b07      	ldr	r3, [pc, #28]	@ (800787c <__assert_func+0x30>)
 800785e:	9100      	str	r1, [sp, #0]
 8007860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007864:	4906      	ldr	r1, [pc, #24]	@ (8007880 <__assert_func+0x34>)
 8007866:	462b      	mov	r3, r5
 8007868:	f000 f870 	bl	800794c <fiprintf>
 800786c:	f000 f880 	bl	8007970 <abort>
 8007870:	4b04      	ldr	r3, [pc, #16]	@ (8007884 <__assert_func+0x38>)
 8007872:	461c      	mov	r4, r3
 8007874:	e7f3      	b.n	800785e <__assert_func+0x12>
 8007876:	bf00      	nop
 8007878:	20000018 	.word	0x20000018
 800787c:	08008075 	.word	0x08008075
 8007880:	08008082 	.word	0x08008082
 8007884:	080080b0 	.word	0x080080b0

08007888 <_calloc_r>:
 8007888:	b570      	push	{r4, r5, r6, lr}
 800788a:	fba1 5402 	umull	r5, r4, r1, r2
 800788e:	b934      	cbnz	r4, 800789e <_calloc_r+0x16>
 8007890:	4629      	mov	r1, r5
 8007892:	f7ff f999 	bl	8006bc8 <_malloc_r>
 8007896:	4606      	mov	r6, r0
 8007898:	b928      	cbnz	r0, 80078a6 <_calloc_r+0x1e>
 800789a:	4630      	mov	r0, r6
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	220c      	movs	r2, #12
 80078a0:	6002      	str	r2, [r0, #0]
 80078a2:	2600      	movs	r6, #0
 80078a4:	e7f9      	b.n	800789a <_calloc_r+0x12>
 80078a6:	462a      	mov	r2, r5
 80078a8:	4621      	mov	r1, r4
 80078aa:	f7fe fa3e 	bl	8005d2a <memset>
 80078ae:	e7f4      	b.n	800789a <_calloc_r+0x12>

080078b0 <__ascii_mbtowc>:
 80078b0:	b082      	sub	sp, #8
 80078b2:	b901      	cbnz	r1, 80078b6 <__ascii_mbtowc+0x6>
 80078b4:	a901      	add	r1, sp, #4
 80078b6:	b142      	cbz	r2, 80078ca <__ascii_mbtowc+0x1a>
 80078b8:	b14b      	cbz	r3, 80078ce <__ascii_mbtowc+0x1e>
 80078ba:	7813      	ldrb	r3, [r2, #0]
 80078bc:	600b      	str	r3, [r1, #0]
 80078be:	7812      	ldrb	r2, [r2, #0]
 80078c0:	1e10      	subs	r0, r2, #0
 80078c2:	bf18      	it	ne
 80078c4:	2001      	movne	r0, #1
 80078c6:	b002      	add	sp, #8
 80078c8:	4770      	bx	lr
 80078ca:	4610      	mov	r0, r2
 80078cc:	e7fb      	b.n	80078c6 <__ascii_mbtowc+0x16>
 80078ce:	f06f 0001 	mvn.w	r0, #1
 80078d2:	e7f8      	b.n	80078c6 <__ascii_mbtowc+0x16>

080078d4 <_realloc_r>:
 80078d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d8:	4607      	mov	r7, r0
 80078da:	4614      	mov	r4, r2
 80078dc:	460d      	mov	r5, r1
 80078de:	b921      	cbnz	r1, 80078ea <_realloc_r+0x16>
 80078e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078e4:	4611      	mov	r1, r2
 80078e6:	f7ff b96f 	b.w	8006bc8 <_malloc_r>
 80078ea:	b92a      	cbnz	r2, 80078f8 <_realloc_r+0x24>
 80078ec:	f7ff f8f8 	bl	8006ae0 <_free_r>
 80078f0:	4625      	mov	r5, r4
 80078f2:	4628      	mov	r0, r5
 80078f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f8:	f000 f841 	bl	800797e <_malloc_usable_size_r>
 80078fc:	4284      	cmp	r4, r0
 80078fe:	4606      	mov	r6, r0
 8007900:	d802      	bhi.n	8007908 <_realloc_r+0x34>
 8007902:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007906:	d8f4      	bhi.n	80078f2 <_realloc_r+0x1e>
 8007908:	4621      	mov	r1, r4
 800790a:	4638      	mov	r0, r7
 800790c:	f7ff f95c 	bl	8006bc8 <_malloc_r>
 8007910:	4680      	mov	r8, r0
 8007912:	b908      	cbnz	r0, 8007918 <_realloc_r+0x44>
 8007914:	4645      	mov	r5, r8
 8007916:	e7ec      	b.n	80078f2 <_realloc_r+0x1e>
 8007918:	42b4      	cmp	r4, r6
 800791a:	4622      	mov	r2, r4
 800791c:	4629      	mov	r1, r5
 800791e:	bf28      	it	cs
 8007920:	4632      	movcs	r2, r6
 8007922:	f7ff ff85 	bl	8007830 <memcpy>
 8007926:	4629      	mov	r1, r5
 8007928:	4638      	mov	r0, r7
 800792a:	f7ff f8d9 	bl	8006ae0 <_free_r>
 800792e:	e7f1      	b.n	8007914 <_realloc_r+0x40>

08007930 <__ascii_wctomb>:
 8007930:	4603      	mov	r3, r0
 8007932:	4608      	mov	r0, r1
 8007934:	b141      	cbz	r1, 8007948 <__ascii_wctomb+0x18>
 8007936:	2aff      	cmp	r2, #255	@ 0xff
 8007938:	d904      	bls.n	8007944 <__ascii_wctomb+0x14>
 800793a:	228a      	movs	r2, #138	@ 0x8a
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	f04f 30ff 	mov.w	r0, #4294967295
 8007942:	4770      	bx	lr
 8007944:	700a      	strb	r2, [r1, #0]
 8007946:	2001      	movs	r0, #1
 8007948:	4770      	bx	lr
	...

0800794c <fiprintf>:
 800794c:	b40e      	push	{r1, r2, r3}
 800794e:	b503      	push	{r0, r1, lr}
 8007950:	4601      	mov	r1, r0
 8007952:	ab03      	add	r3, sp, #12
 8007954:	4805      	ldr	r0, [pc, #20]	@ (800796c <fiprintf+0x20>)
 8007956:	f853 2b04 	ldr.w	r2, [r3], #4
 800795a:	6800      	ldr	r0, [r0, #0]
 800795c:	9301      	str	r3, [sp, #4]
 800795e:	f000 f83f 	bl	80079e0 <_vfiprintf_r>
 8007962:	b002      	add	sp, #8
 8007964:	f85d eb04 	ldr.w	lr, [sp], #4
 8007968:	b003      	add	sp, #12
 800796a:	4770      	bx	lr
 800796c:	20000018 	.word	0x20000018

08007970 <abort>:
 8007970:	b508      	push	{r3, lr}
 8007972:	2006      	movs	r0, #6
 8007974:	f000 fa08 	bl	8007d88 <raise>
 8007978:	2001      	movs	r0, #1
 800797a:	f7fa f81d 	bl	80019b8 <_exit>

0800797e <_malloc_usable_size_r>:
 800797e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007982:	1f18      	subs	r0, r3, #4
 8007984:	2b00      	cmp	r3, #0
 8007986:	bfbc      	itt	lt
 8007988:	580b      	ldrlt	r3, [r1, r0]
 800798a:	18c0      	addlt	r0, r0, r3
 800798c:	4770      	bx	lr

0800798e <__sfputc_r>:
 800798e:	6893      	ldr	r3, [r2, #8]
 8007990:	3b01      	subs	r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	b410      	push	{r4}
 8007996:	6093      	str	r3, [r2, #8]
 8007998:	da08      	bge.n	80079ac <__sfputc_r+0x1e>
 800799a:	6994      	ldr	r4, [r2, #24]
 800799c:	42a3      	cmp	r3, r4
 800799e:	db01      	blt.n	80079a4 <__sfputc_r+0x16>
 80079a0:	290a      	cmp	r1, #10
 80079a2:	d103      	bne.n	80079ac <__sfputc_r+0x1e>
 80079a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079a8:	f000 b932 	b.w	8007c10 <__swbuf_r>
 80079ac:	6813      	ldr	r3, [r2, #0]
 80079ae:	1c58      	adds	r0, r3, #1
 80079b0:	6010      	str	r0, [r2, #0]
 80079b2:	7019      	strb	r1, [r3, #0]
 80079b4:	4608      	mov	r0, r1
 80079b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <__sfputs_r>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	4606      	mov	r6, r0
 80079c0:	460f      	mov	r7, r1
 80079c2:	4614      	mov	r4, r2
 80079c4:	18d5      	adds	r5, r2, r3
 80079c6:	42ac      	cmp	r4, r5
 80079c8:	d101      	bne.n	80079ce <__sfputs_r+0x12>
 80079ca:	2000      	movs	r0, #0
 80079cc:	e007      	b.n	80079de <__sfputs_r+0x22>
 80079ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079d2:	463a      	mov	r2, r7
 80079d4:	4630      	mov	r0, r6
 80079d6:	f7ff ffda 	bl	800798e <__sfputc_r>
 80079da:	1c43      	adds	r3, r0, #1
 80079dc:	d1f3      	bne.n	80079c6 <__sfputs_r+0xa>
 80079de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079e0 <_vfiprintf_r>:
 80079e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e4:	460d      	mov	r5, r1
 80079e6:	b09d      	sub	sp, #116	@ 0x74
 80079e8:	4614      	mov	r4, r2
 80079ea:	4698      	mov	r8, r3
 80079ec:	4606      	mov	r6, r0
 80079ee:	b118      	cbz	r0, 80079f8 <_vfiprintf_r+0x18>
 80079f0:	6a03      	ldr	r3, [r0, #32]
 80079f2:	b90b      	cbnz	r3, 80079f8 <_vfiprintf_r+0x18>
 80079f4:	f7fe f8ea 	bl	8005bcc <__sinit>
 80079f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079fa:	07d9      	lsls	r1, r3, #31
 80079fc:	d405      	bmi.n	8007a0a <_vfiprintf_r+0x2a>
 80079fe:	89ab      	ldrh	r3, [r5, #12]
 8007a00:	059a      	lsls	r2, r3, #22
 8007a02:	d402      	bmi.n	8007a0a <_vfiprintf_r+0x2a>
 8007a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a06:	f7fe fa0e 	bl	8005e26 <__retarget_lock_acquire_recursive>
 8007a0a:	89ab      	ldrh	r3, [r5, #12]
 8007a0c:	071b      	lsls	r3, r3, #28
 8007a0e:	d501      	bpl.n	8007a14 <_vfiprintf_r+0x34>
 8007a10:	692b      	ldr	r3, [r5, #16]
 8007a12:	b99b      	cbnz	r3, 8007a3c <_vfiprintf_r+0x5c>
 8007a14:	4629      	mov	r1, r5
 8007a16:	4630      	mov	r0, r6
 8007a18:	f000 f938 	bl	8007c8c <__swsetup_r>
 8007a1c:	b170      	cbz	r0, 8007a3c <_vfiprintf_r+0x5c>
 8007a1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a20:	07dc      	lsls	r4, r3, #31
 8007a22:	d504      	bpl.n	8007a2e <_vfiprintf_r+0x4e>
 8007a24:	f04f 30ff 	mov.w	r0, #4294967295
 8007a28:	b01d      	add	sp, #116	@ 0x74
 8007a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a2e:	89ab      	ldrh	r3, [r5, #12]
 8007a30:	0598      	lsls	r0, r3, #22
 8007a32:	d4f7      	bmi.n	8007a24 <_vfiprintf_r+0x44>
 8007a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a36:	f7fe f9f7 	bl	8005e28 <__retarget_lock_release_recursive>
 8007a3a:	e7f3      	b.n	8007a24 <_vfiprintf_r+0x44>
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a40:	2320      	movs	r3, #32
 8007a42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a4a:	2330      	movs	r3, #48	@ 0x30
 8007a4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007bfc <_vfiprintf_r+0x21c>
 8007a50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a54:	f04f 0901 	mov.w	r9, #1
 8007a58:	4623      	mov	r3, r4
 8007a5a:	469a      	mov	sl, r3
 8007a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a60:	b10a      	cbz	r2, 8007a66 <_vfiprintf_r+0x86>
 8007a62:	2a25      	cmp	r2, #37	@ 0x25
 8007a64:	d1f9      	bne.n	8007a5a <_vfiprintf_r+0x7a>
 8007a66:	ebba 0b04 	subs.w	fp, sl, r4
 8007a6a:	d00b      	beq.n	8007a84 <_vfiprintf_r+0xa4>
 8007a6c:	465b      	mov	r3, fp
 8007a6e:	4622      	mov	r2, r4
 8007a70:	4629      	mov	r1, r5
 8007a72:	4630      	mov	r0, r6
 8007a74:	f7ff ffa2 	bl	80079bc <__sfputs_r>
 8007a78:	3001      	adds	r0, #1
 8007a7a:	f000 80a7 	beq.w	8007bcc <_vfiprintf_r+0x1ec>
 8007a7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a80:	445a      	add	r2, fp
 8007a82:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a84:	f89a 3000 	ldrb.w	r3, [sl]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	f000 809f 	beq.w	8007bcc <_vfiprintf_r+0x1ec>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f04f 32ff 	mov.w	r2, #4294967295
 8007a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a98:	f10a 0a01 	add.w	sl, sl, #1
 8007a9c:	9304      	str	r3, [sp, #16]
 8007a9e:	9307      	str	r3, [sp, #28]
 8007aa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007aa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007aa6:	4654      	mov	r4, sl
 8007aa8:	2205      	movs	r2, #5
 8007aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aae:	4853      	ldr	r0, [pc, #332]	@ (8007bfc <_vfiprintf_r+0x21c>)
 8007ab0:	f7f8 fb8e 	bl	80001d0 <memchr>
 8007ab4:	9a04      	ldr	r2, [sp, #16]
 8007ab6:	b9d8      	cbnz	r0, 8007af0 <_vfiprintf_r+0x110>
 8007ab8:	06d1      	lsls	r1, r2, #27
 8007aba:	bf44      	itt	mi
 8007abc:	2320      	movmi	r3, #32
 8007abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ac2:	0713      	lsls	r3, r2, #28
 8007ac4:	bf44      	itt	mi
 8007ac6:	232b      	movmi	r3, #43	@ 0x2b
 8007ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007acc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ad2:	d015      	beq.n	8007b00 <_vfiprintf_r+0x120>
 8007ad4:	9a07      	ldr	r2, [sp, #28]
 8007ad6:	4654      	mov	r4, sl
 8007ad8:	2000      	movs	r0, #0
 8007ada:	f04f 0c0a 	mov.w	ip, #10
 8007ade:	4621      	mov	r1, r4
 8007ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ae4:	3b30      	subs	r3, #48	@ 0x30
 8007ae6:	2b09      	cmp	r3, #9
 8007ae8:	d94b      	bls.n	8007b82 <_vfiprintf_r+0x1a2>
 8007aea:	b1b0      	cbz	r0, 8007b1a <_vfiprintf_r+0x13a>
 8007aec:	9207      	str	r2, [sp, #28]
 8007aee:	e014      	b.n	8007b1a <_vfiprintf_r+0x13a>
 8007af0:	eba0 0308 	sub.w	r3, r0, r8
 8007af4:	fa09 f303 	lsl.w	r3, r9, r3
 8007af8:	4313      	orrs	r3, r2
 8007afa:	9304      	str	r3, [sp, #16]
 8007afc:	46a2      	mov	sl, r4
 8007afe:	e7d2      	b.n	8007aa6 <_vfiprintf_r+0xc6>
 8007b00:	9b03      	ldr	r3, [sp, #12]
 8007b02:	1d19      	adds	r1, r3, #4
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	9103      	str	r1, [sp, #12]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	bfbb      	ittet	lt
 8007b0c:	425b      	neglt	r3, r3
 8007b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8007b12:	9307      	strge	r3, [sp, #28]
 8007b14:	9307      	strlt	r3, [sp, #28]
 8007b16:	bfb8      	it	lt
 8007b18:	9204      	strlt	r2, [sp, #16]
 8007b1a:	7823      	ldrb	r3, [r4, #0]
 8007b1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b1e:	d10a      	bne.n	8007b36 <_vfiprintf_r+0x156>
 8007b20:	7863      	ldrb	r3, [r4, #1]
 8007b22:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b24:	d132      	bne.n	8007b8c <_vfiprintf_r+0x1ac>
 8007b26:	9b03      	ldr	r3, [sp, #12]
 8007b28:	1d1a      	adds	r2, r3, #4
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	9203      	str	r2, [sp, #12]
 8007b2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b32:	3402      	adds	r4, #2
 8007b34:	9305      	str	r3, [sp, #20]
 8007b36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007c0c <_vfiprintf_r+0x22c>
 8007b3a:	7821      	ldrb	r1, [r4, #0]
 8007b3c:	2203      	movs	r2, #3
 8007b3e:	4650      	mov	r0, sl
 8007b40:	f7f8 fb46 	bl	80001d0 <memchr>
 8007b44:	b138      	cbz	r0, 8007b56 <_vfiprintf_r+0x176>
 8007b46:	9b04      	ldr	r3, [sp, #16]
 8007b48:	eba0 000a 	sub.w	r0, r0, sl
 8007b4c:	2240      	movs	r2, #64	@ 0x40
 8007b4e:	4082      	lsls	r2, r0
 8007b50:	4313      	orrs	r3, r2
 8007b52:	3401      	adds	r4, #1
 8007b54:	9304      	str	r3, [sp, #16]
 8007b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b5a:	4829      	ldr	r0, [pc, #164]	@ (8007c00 <_vfiprintf_r+0x220>)
 8007b5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b60:	2206      	movs	r2, #6
 8007b62:	f7f8 fb35 	bl	80001d0 <memchr>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	d03f      	beq.n	8007bea <_vfiprintf_r+0x20a>
 8007b6a:	4b26      	ldr	r3, [pc, #152]	@ (8007c04 <_vfiprintf_r+0x224>)
 8007b6c:	bb1b      	cbnz	r3, 8007bb6 <_vfiprintf_r+0x1d6>
 8007b6e:	9b03      	ldr	r3, [sp, #12]
 8007b70:	3307      	adds	r3, #7
 8007b72:	f023 0307 	bic.w	r3, r3, #7
 8007b76:	3308      	adds	r3, #8
 8007b78:	9303      	str	r3, [sp, #12]
 8007b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b7c:	443b      	add	r3, r7
 8007b7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b80:	e76a      	b.n	8007a58 <_vfiprintf_r+0x78>
 8007b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b86:	460c      	mov	r4, r1
 8007b88:	2001      	movs	r0, #1
 8007b8a:	e7a8      	b.n	8007ade <_vfiprintf_r+0xfe>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	3401      	adds	r4, #1
 8007b90:	9305      	str	r3, [sp, #20]
 8007b92:	4619      	mov	r1, r3
 8007b94:	f04f 0c0a 	mov.w	ip, #10
 8007b98:	4620      	mov	r0, r4
 8007b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b9e:	3a30      	subs	r2, #48	@ 0x30
 8007ba0:	2a09      	cmp	r2, #9
 8007ba2:	d903      	bls.n	8007bac <_vfiprintf_r+0x1cc>
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d0c6      	beq.n	8007b36 <_vfiprintf_r+0x156>
 8007ba8:	9105      	str	r1, [sp, #20]
 8007baa:	e7c4      	b.n	8007b36 <_vfiprintf_r+0x156>
 8007bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bb0:	4604      	mov	r4, r0
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e7f0      	b.n	8007b98 <_vfiprintf_r+0x1b8>
 8007bb6:	ab03      	add	r3, sp, #12
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	462a      	mov	r2, r5
 8007bbc:	4b12      	ldr	r3, [pc, #72]	@ (8007c08 <_vfiprintf_r+0x228>)
 8007bbe:	a904      	add	r1, sp, #16
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	f7fd fbc1 	bl	8005348 <_printf_float>
 8007bc6:	4607      	mov	r7, r0
 8007bc8:	1c78      	adds	r0, r7, #1
 8007bca:	d1d6      	bne.n	8007b7a <_vfiprintf_r+0x19a>
 8007bcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bce:	07d9      	lsls	r1, r3, #31
 8007bd0:	d405      	bmi.n	8007bde <_vfiprintf_r+0x1fe>
 8007bd2:	89ab      	ldrh	r3, [r5, #12]
 8007bd4:	059a      	lsls	r2, r3, #22
 8007bd6:	d402      	bmi.n	8007bde <_vfiprintf_r+0x1fe>
 8007bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bda:	f7fe f925 	bl	8005e28 <__retarget_lock_release_recursive>
 8007bde:	89ab      	ldrh	r3, [r5, #12]
 8007be0:	065b      	lsls	r3, r3, #25
 8007be2:	f53f af1f 	bmi.w	8007a24 <_vfiprintf_r+0x44>
 8007be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007be8:	e71e      	b.n	8007a28 <_vfiprintf_r+0x48>
 8007bea:	ab03      	add	r3, sp, #12
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	462a      	mov	r2, r5
 8007bf0:	4b05      	ldr	r3, [pc, #20]	@ (8007c08 <_vfiprintf_r+0x228>)
 8007bf2:	a904      	add	r1, sp, #16
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	f7fd fe3f 	bl	8005878 <_printf_i>
 8007bfa:	e7e4      	b.n	8007bc6 <_vfiprintf_r+0x1e6>
 8007bfc:	0800805a 	.word	0x0800805a
 8007c00:	08008064 	.word	0x08008064
 8007c04:	08005349 	.word	0x08005349
 8007c08:	080079bd 	.word	0x080079bd
 8007c0c:	08008060 	.word	0x08008060

08007c10 <__swbuf_r>:
 8007c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c12:	460e      	mov	r6, r1
 8007c14:	4614      	mov	r4, r2
 8007c16:	4605      	mov	r5, r0
 8007c18:	b118      	cbz	r0, 8007c22 <__swbuf_r+0x12>
 8007c1a:	6a03      	ldr	r3, [r0, #32]
 8007c1c:	b90b      	cbnz	r3, 8007c22 <__swbuf_r+0x12>
 8007c1e:	f7fd ffd5 	bl	8005bcc <__sinit>
 8007c22:	69a3      	ldr	r3, [r4, #24]
 8007c24:	60a3      	str	r3, [r4, #8]
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	071a      	lsls	r2, r3, #28
 8007c2a:	d501      	bpl.n	8007c30 <__swbuf_r+0x20>
 8007c2c:	6923      	ldr	r3, [r4, #16]
 8007c2e:	b943      	cbnz	r3, 8007c42 <__swbuf_r+0x32>
 8007c30:	4621      	mov	r1, r4
 8007c32:	4628      	mov	r0, r5
 8007c34:	f000 f82a 	bl	8007c8c <__swsetup_r>
 8007c38:	b118      	cbz	r0, 8007c42 <__swbuf_r+0x32>
 8007c3a:	f04f 37ff 	mov.w	r7, #4294967295
 8007c3e:	4638      	mov	r0, r7
 8007c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	6922      	ldr	r2, [r4, #16]
 8007c46:	1a98      	subs	r0, r3, r2
 8007c48:	6963      	ldr	r3, [r4, #20]
 8007c4a:	b2f6      	uxtb	r6, r6
 8007c4c:	4283      	cmp	r3, r0
 8007c4e:	4637      	mov	r7, r6
 8007c50:	dc05      	bgt.n	8007c5e <__swbuf_r+0x4e>
 8007c52:	4621      	mov	r1, r4
 8007c54:	4628      	mov	r0, r5
 8007c56:	f7ff fd99 	bl	800778c <_fflush_r>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d1ed      	bne.n	8007c3a <__swbuf_r+0x2a>
 8007c5e:	68a3      	ldr	r3, [r4, #8]
 8007c60:	3b01      	subs	r3, #1
 8007c62:	60a3      	str	r3, [r4, #8]
 8007c64:	6823      	ldr	r3, [r4, #0]
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	6022      	str	r2, [r4, #0]
 8007c6a:	701e      	strb	r6, [r3, #0]
 8007c6c:	6962      	ldr	r2, [r4, #20]
 8007c6e:	1c43      	adds	r3, r0, #1
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d004      	beq.n	8007c7e <__swbuf_r+0x6e>
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	07db      	lsls	r3, r3, #31
 8007c78:	d5e1      	bpl.n	8007c3e <__swbuf_r+0x2e>
 8007c7a:	2e0a      	cmp	r6, #10
 8007c7c:	d1df      	bne.n	8007c3e <__swbuf_r+0x2e>
 8007c7e:	4621      	mov	r1, r4
 8007c80:	4628      	mov	r0, r5
 8007c82:	f7ff fd83 	bl	800778c <_fflush_r>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d0d9      	beq.n	8007c3e <__swbuf_r+0x2e>
 8007c8a:	e7d6      	b.n	8007c3a <__swbuf_r+0x2a>

08007c8c <__swsetup_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4b29      	ldr	r3, [pc, #164]	@ (8007d34 <__swsetup_r+0xa8>)
 8007c90:	4605      	mov	r5, r0
 8007c92:	6818      	ldr	r0, [r3, #0]
 8007c94:	460c      	mov	r4, r1
 8007c96:	b118      	cbz	r0, 8007ca0 <__swsetup_r+0x14>
 8007c98:	6a03      	ldr	r3, [r0, #32]
 8007c9a:	b90b      	cbnz	r3, 8007ca0 <__swsetup_r+0x14>
 8007c9c:	f7fd ff96 	bl	8005bcc <__sinit>
 8007ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ca4:	0719      	lsls	r1, r3, #28
 8007ca6:	d422      	bmi.n	8007cee <__swsetup_r+0x62>
 8007ca8:	06da      	lsls	r2, r3, #27
 8007caa:	d407      	bmi.n	8007cbc <__swsetup_r+0x30>
 8007cac:	2209      	movs	r2, #9
 8007cae:	602a      	str	r2, [r5, #0]
 8007cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cb4:	81a3      	strh	r3, [r4, #12]
 8007cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cba:	e033      	b.n	8007d24 <__swsetup_r+0x98>
 8007cbc:	0758      	lsls	r0, r3, #29
 8007cbe:	d512      	bpl.n	8007ce6 <__swsetup_r+0x5a>
 8007cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cc2:	b141      	cbz	r1, 8007cd6 <__swsetup_r+0x4a>
 8007cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cc8:	4299      	cmp	r1, r3
 8007cca:	d002      	beq.n	8007cd2 <__swsetup_r+0x46>
 8007ccc:	4628      	mov	r0, r5
 8007cce:	f7fe ff07 	bl	8006ae0 <_free_r>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007cdc:	81a3      	strh	r3, [r4, #12]
 8007cde:	2300      	movs	r3, #0
 8007ce0:	6063      	str	r3, [r4, #4]
 8007ce2:	6923      	ldr	r3, [r4, #16]
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	89a3      	ldrh	r3, [r4, #12]
 8007ce8:	f043 0308 	orr.w	r3, r3, #8
 8007cec:	81a3      	strh	r3, [r4, #12]
 8007cee:	6923      	ldr	r3, [r4, #16]
 8007cf0:	b94b      	cbnz	r3, 8007d06 <__swsetup_r+0x7a>
 8007cf2:	89a3      	ldrh	r3, [r4, #12]
 8007cf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cfc:	d003      	beq.n	8007d06 <__swsetup_r+0x7a>
 8007cfe:	4621      	mov	r1, r4
 8007d00:	4628      	mov	r0, r5
 8007d02:	f000 f883 	bl	8007e0c <__smakebuf_r>
 8007d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d0a:	f013 0201 	ands.w	r2, r3, #1
 8007d0e:	d00a      	beq.n	8007d26 <__swsetup_r+0x9a>
 8007d10:	2200      	movs	r2, #0
 8007d12:	60a2      	str	r2, [r4, #8]
 8007d14:	6962      	ldr	r2, [r4, #20]
 8007d16:	4252      	negs	r2, r2
 8007d18:	61a2      	str	r2, [r4, #24]
 8007d1a:	6922      	ldr	r2, [r4, #16]
 8007d1c:	b942      	cbnz	r2, 8007d30 <__swsetup_r+0xa4>
 8007d1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d22:	d1c5      	bne.n	8007cb0 <__swsetup_r+0x24>
 8007d24:	bd38      	pop	{r3, r4, r5, pc}
 8007d26:	0799      	lsls	r1, r3, #30
 8007d28:	bf58      	it	pl
 8007d2a:	6962      	ldrpl	r2, [r4, #20]
 8007d2c:	60a2      	str	r2, [r4, #8]
 8007d2e:	e7f4      	b.n	8007d1a <__swsetup_r+0x8e>
 8007d30:	2000      	movs	r0, #0
 8007d32:	e7f7      	b.n	8007d24 <__swsetup_r+0x98>
 8007d34:	20000018 	.word	0x20000018

08007d38 <_raise_r>:
 8007d38:	291f      	cmp	r1, #31
 8007d3a:	b538      	push	{r3, r4, r5, lr}
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	460c      	mov	r4, r1
 8007d40:	d904      	bls.n	8007d4c <_raise_r+0x14>
 8007d42:	2316      	movs	r3, #22
 8007d44:	6003      	str	r3, [r0, #0]
 8007d46:	f04f 30ff 	mov.w	r0, #4294967295
 8007d4a:	bd38      	pop	{r3, r4, r5, pc}
 8007d4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007d4e:	b112      	cbz	r2, 8007d56 <_raise_r+0x1e>
 8007d50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d54:	b94b      	cbnz	r3, 8007d6a <_raise_r+0x32>
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 f830 	bl	8007dbc <_getpid_r>
 8007d5c:	4622      	mov	r2, r4
 8007d5e:	4601      	mov	r1, r0
 8007d60:	4628      	mov	r0, r5
 8007d62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d66:	f000 b817 	b.w	8007d98 <_kill_r>
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d00a      	beq.n	8007d84 <_raise_r+0x4c>
 8007d6e:	1c59      	adds	r1, r3, #1
 8007d70:	d103      	bne.n	8007d7a <_raise_r+0x42>
 8007d72:	2316      	movs	r3, #22
 8007d74:	6003      	str	r3, [r0, #0]
 8007d76:	2001      	movs	r0, #1
 8007d78:	e7e7      	b.n	8007d4a <_raise_r+0x12>
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d80:	4620      	mov	r0, r4
 8007d82:	4798      	blx	r3
 8007d84:	2000      	movs	r0, #0
 8007d86:	e7e0      	b.n	8007d4a <_raise_r+0x12>

08007d88 <raise>:
 8007d88:	4b02      	ldr	r3, [pc, #8]	@ (8007d94 <raise+0xc>)
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	6818      	ldr	r0, [r3, #0]
 8007d8e:	f7ff bfd3 	b.w	8007d38 <_raise_r>
 8007d92:	bf00      	nop
 8007d94:	20000018 	.word	0x20000018

08007d98 <_kill_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d07      	ldr	r5, [pc, #28]	@ (8007db8 <_kill_r+0x20>)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4608      	mov	r0, r1
 8007da2:	4611      	mov	r1, r2
 8007da4:	602b      	str	r3, [r5, #0]
 8007da6:	f7f9 fdf7 	bl	8001998 <_kill>
 8007daa:	1c43      	adds	r3, r0, #1
 8007dac:	d102      	bne.n	8007db4 <_kill_r+0x1c>
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	b103      	cbz	r3, 8007db4 <_kill_r+0x1c>
 8007db2:	6023      	str	r3, [r4, #0]
 8007db4:	bd38      	pop	{r3, r4, r5, pc}
 8007db6:	bf00      	nop
 8007db8:	200004c0 	.word	0x200004c0

08007dbc <_getpid_r>:
 8007dbc:	f7f9 bde4 	b.w	8001988 <_getpid>

08007dc0 <__swhatbuf_r>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	460c      	mov	r4, r1
 8007dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc8:	2900      	cmp	r1, #0
 8007dca:	b096      	sub	sp, #88	@ 0x58
 8007dcc:	4615      	mov	r5, r2
 8007dce:	461e      	mov	r6, r3
 8007dd0:	da0d      	bge.n	8007dee <__swhatbuf_r+0x2e>
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007dd8:	f04f 0100 	mov.w	r1, #0
 8007ddc:	bf14      	ite	ne
 8007dde:	2340      	movne	r3, #64	@ 0x40
 8007de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007de4:	2000      	movs	r0, #0
 8007de6:	6031      	str	r1, [r6, #0]
 8007de8:	602b      	str	r3, [r5, #0]
 8007dea:	b016      	add	sp, #88	@ 0x58
 8007dec:	bd70      	pop	{r4, r5, r6, pc}
 8007dee:	466a      	mov	r2, sp
 8007df0:	f000 f848 	bl	8007e84 <_fstat_r>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	dbec      	blt.n	8007dd2 <__swhatbuf_r+0x12>
 8007df8:	9901      	ldr	r1, [sp, #4]
 8007dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e02:	4259      	negs	r1, r3
 8007e04:	4159      	adcs	r1, r3
 8007e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e0a:	e7eb      	b.n	8007de4 <__swhatbuf_r+0x24>

08007e0c <__smakebuf_r>:
 8007e0c:	898b      	ldrh	r3, [r1, #12]
 8007e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e10:	079d      	lsls	r5, r3, #30
 8007e12:	4606      	mov	r6, r0
 8007e14:	460c      	mov	r4, r1
 8007e16:	d507      	bpl.n	8007e28 <__smakebuf_r+0x1c>
 8007e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	2301      	movs	r3, #1
 8007e22:	6163      	str	r3, [r4, #20]
 8007e24:	b003      	add	sp, #12
 8007e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e28:	ab01      	add	r3, sp, #4
 8007e2a:	466a      	mov	r2, sp
 8007e2c:	f7ff ffc8 	bl	8007dc0 <__swhatbuf_r>
 8007e30:	9f00      	ldr	r7, [sp, #0]
 8007e32:	4605      	mov	r5, r0
 8007e34:	4639      	mov	r1, r7
 8007e36:	4630      	mov	r0, r6
 8007e38:	f7fe fec6 	bl	8006bc8 <_malloc_r>
 8007e3c:	b948      	cbnz	r0, 8007e52 <__smakebuf_r+0x46>
 8007e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e42:	059a      	lsls	r2, r3, #22
 8007e44:	d4ee      	bmi.n	8007e24 <__smakebuf_r+0x18>
 8007e46:	f023 0303 	bic.w	r3, r3, #3
 8007e4a:	f043 0302 	orr.w	r3, r3, #2
 8007e4e:	81a3      	strh	r3, [r4, #12]
 8007e50:	e7e2      	b.n	8007e18 <__smakebuf_r+0xc>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	6020      	str	r0, [r4, #0]
 8007e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e5a:	81a3      	strh	r3, [r4, #12]
 8007e5c:	9b01      	ldr	r3, [sp, #4]
 8007e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e62:	b15b      	cbz	r3, 8007e7c <__smakebuf_r+0x70>
 8007e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f000 f81d 	bl	8007ea8 <_isatty_r>
 8007e6e:	b128      	cbz	r0, 8007e7c <__smakebuf_r+0x70>
 8007e70:	89a3      	ldrh	r3, [r4, #12]
 8007e72:	f023 0303 	bic.w	r3, r3, #3
 8007e76:	f043 0301 	orr.w	r3, r3, #1
 8007e7a:	81a3      	strh	r3, [r4, #12]
 8007e7c:	89a3      	ldrh	r3, [r4, #12]
 8007e7e:	431d      	orrs	r5, r3
 8007e80:	81a5      	strh	r5, [r4, #12]
 8007e82:	e7cf      	b.n	8007e24 <__smakebuf_r+0x18>

08007e84 <_fstat_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d07      	ldr	r5, [pc, #28]	@ (8007ea4 <_fstat_r+0x20>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	4611      	mov	r1, r2
 8007e90:	602b      	str	r3, [r5, #0]
 8007e92:	f7f9 fde1 	bl	8001a58 <_fstat>
 8007e96:	1c43      	adds	r3, r0, #1
 8007e98:	d102      	bne.n	8007ea0 <_fstat_r+0x1c>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	b103      	cbz	r3, 8007ea0 <_fstat_r+0x1c>
 8007e9e:	6023      	str	r3, [r4, #0]
 8007ea0:	bd38      	pop	{r3, r4, r5, pc}
 8007ea2:	bf00      	nop
 8007ea4:	200004c0 	.word	0x200004c0

08007ea8 <_isatty_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4d06      	ldr	r5, [pc, #24]	@ (8007ec4 <_isatty_r+0x1c>)
 8007eac:	2300      	movs	r3, #0
 8007eae:	4604      	mov	r4, r0
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	602b      	str	r3, [r5, #0]
 8007eb4:	f7f9 fde0 	bl	8001a78 <_isatty>
 8007eb8:	1c43      	adds	r3, r0, #1
 8007eba:	d102      	bne.n	8007ec2 <_isatty_r+0x1a>
 8007ebc:	682b      	ldr	r3, [r5, #0]
 8007ebe:	b103      	cbz	r3, 8007ec2 <_isatty_r+0x1a>
 8007ec0:	6023      	str	r3, [r4, #0]
 8007ec2:	bd38      	pop	{r3, r4, r5, pc}
 8007ec4:	200004c0 	.word	0x200004c0

08007ec8 <_init>:
 8007ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eca:	bf00      	nop
 8007ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ece:	bc08      	pop	{r3}
 8007ed0:	469e      	mov	lr, r3
 8007ed2:	4770      	bx	lr

08007ed4 <_fini>:
 8007ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed6:	bf00      	nop
 8007ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eda:	bc08      	pop	{r3}
 8007edc:	469e      	mov	lr, r3
 8007ede:	4770      	bx	lr
