#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  7 16:28:18 2019
# Process ID: 1600
# Current directory: C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1
# Command line: vivado.exe -log design_1_mem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_0_0.tcl
# Log file: C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/design_1_mem_0_0.vds
# Journal file: C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mem_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/ip_repo/controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/mem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/processor'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_mem_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.313 ; gain = 98.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mem_0_0' [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ip/design_1_mem_0_0/synth/design_1_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mem' [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ipshared/4475/sources_1/imports/hw5_new/mem.v:1]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'mem' (1#1) [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ipshared/4475/sources_1/imports/hw5_new/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mem_0_0' (2#1) [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ip/design_1_mem_0_0/synth/design_1_mem_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.668 ; gain = 189.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 486.668 ; gain = 189.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 486.668 ; gain = 189.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ip/design_1_mem_0_0/constrs_1/imports/hw5_new/mem_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/vivado_project/hw06/hw06.srcs/sources_1/bd/design_1/ip/design_1_mem_0_0/constrs_1/imports/hw5_new/mem_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 916.805 ; gain = 0.066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 917.172 ; gain = 0.059
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 918.488 ; gain = 1.684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 918.488 ; gain = 621.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 918.488 ; gain = 621.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 918.488 ; gain = 621.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 918.488 ; gain = 621.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |case__6_mem__GD |           1|     65540|
|2     |mem__GB1        |           1|      2905|
|3     |mem__GB2        |           1|     10048|
|4     |mem__GB3        |           1|     13846|
|5     |case__3_mem__GD |           1|     65540|
|6     |case_mem__GD    |           1|         3|
|7     |mem__GB6        |           1|      6177|
|8     |mem__GB7        |           1|     11060|
|9     |mem__GB8        |           1|     29671|
|10    |mem__GB9        |           1|     18658|
|11    |mem__GB10       |           1|     18822|
|12    |mem__GB11       |           1|     29421|
|13    |mem__GB12       |           1|      7380|
|14    |mem__GB13       |           1|      9516|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 257   
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   4 Input   8192 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 257   
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   4 Input   8192 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 918.488 ; gain = 621.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |case__6_mem__GD |           1|     65540|
|2     |mem__GB1        |           1|      1300|
|3     |mem__GB2        |           1|      3615|
|4     |mem__GB3        |           1|      8988|
|5     |case__3_mem__GD |           1|     65540|
|6     |case_mem__GD    |           1|         3|
|7     |mem__GB6        |           1|      1579|
|8     |mem__GB7        |           1|      2550|
|9     |mem__GB8        |           1|     24226|
|10    |mem__GB9        |           1|      5427|
|11    |mem__GB10       |           1|      5646|
|12    |mem__GB11       |           1|      8868|
|13    |mem__GB12       |           1|       949|
|14    |mem__GB13       |           1|      1267|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:20 . Memory (MB): peak = 949.891 ; gain = 653.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:21 ; elapsed = 00:26:30 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mem__GB1      |           1|      1300|
|2     |mem__GB3      |           1|      8988|
|3     |case_mem__GD  |           1|         3|
|4     |mem__GB9      |           1|      5427|
|5     |mem__GB10     |           1|      5646|
|6     |mem__GB12     |           1|       949|
|7     |mem_GT2       |           1|        32|
|8     |mem_GT0       |           1|     23206|
|9     |mem_GT1       |           1|      5376|
|10    |mem_GT2__1    |           1|    141883|
|11    |mem_GT3       |           1|      2634|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:22:52 ; elapsed = 00:29:24 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mem__GB1      |           1|      1283|
|2     |mem__GB3      |           1|      4588|
|3     |case_mem__GD  |           1|         1|
|4     |mem__GB9      |           1|      4220|
|5     |mem__GB10     |           1|      2440|
|6     |mem__GB12     |           1|       900|
|7     |mem_GT2       |           1|        32|
|8     |mem_GT0       |           1|      8785|
|9     |mem_GT1       |           1|      5320|
|10    |mem_GT2__1    |           1|     38417|
|11    |mem_GT3       |           1|      2546|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:18 ; elapsed = 00:30:02 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:19 ; elapsed = 00:30:04 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:25 ; elapsed = 00:30:11 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:25 ; elapsed = 00:30:11 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:26 ; elapsed = 00:38:38 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:29:26 ; elapsed = 00:38:39 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |   396|
|2     |LUT3  | 12541|
|3     |LUT4  |  2746|
|4     |LUT5  |  3275|
|5     |LUT6  | 38273|
|6     |MUXF7 |  2176|
|7     |MUXF8 |  1088|
|8     |FDRE  |  8224|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 68719|
|2     |  inst   |mem    | 68719|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:26 ; elapsed = 00:38:39 . Memory (MB): peak = 1436.945 ; gain = 1140.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:29:12 ; elapsed = 00:38:38 . Memory (MB): peak = 1436.945 ; gain = 708.395
Synthesis Optimization Complete : Time (s): cpu = 00:29:27 ; elapsed = 00:38:48 . Memory (MB): peak = 1436.945 ; gain = 1140.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_mem_0_0' is not ideal for floorplanning, since the cellview 'mem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1436.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:48 ; elapsed = 00:39:21 . Memory (MB): peak = 1436.945 ; gain = 1149.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1436.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/design_1_mem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1436.945 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.945 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1436.945 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mem_0_0, cache-ID = 137829e684f6eb9c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1436.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/vivado_project/hw06/hw06.runs/design_1_mem_0_0_synth_1/design_1_mem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1436.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_mem_0_0_utilization_synth.rpt -pb design_1_mem_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1436.945 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1436.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 17:09:17 2019...
