{"vcs1":{"timestamp_begin":1731410488.595203239, "rt":2.44, "ut":0.91, "st":0.23}}
{"vcselab":{"timestamp_begin":1731410491.107546128, "rt":1.37, "ut":0.38, "st":0.16}}
{"link":{"timestamp_begin":1731410492.542481129, "rt":0.38, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731410488.018227891}
{"VCS_COMP_START_TIME": 1731410488.018227891}
{"VCS_COMP_END_TIME": 1731410535.538805634}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336640}}
{"stitch_vcselab": {"peak_mem": 231600}}
