Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 09:44:21 2023


Cell Usage:
GTP_DFF_C                    98 uses
GTP_DFF_CE                   54 uses
GTP_DFF_P                    11 uses
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                      4 uses
GTP_LUT2                     25 uses
GTP_LUT3                     13 uses
GTP_LUT4                     30 uses
GTP_LUT5                     50 uses
GTP_LUT5CARRY                67 uses
GTP_LUT5M                    10 uses

I/O ports: 20
GTP_INBUF                   2 uses
GTP_OUTBUF                 18 uses

Mapping Summary:
Total LUTs: 199 of 22560 (0.88%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 199
Total Registers: 163 of 33840 (0.48%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 20 of 226 (8.85%)


Overview of Control Sets:

Number of unique control sets : 12

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 3        | 0                 3
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 87
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                109
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                54
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_traffic_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_traffic                | 199     | 163     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 20     | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_binary2bcd_ew          | 25      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_binary2bcd_sn          | 24      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_ctrl               | 42      | 30      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_seg_led                | 41      | 34      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_traffic_light_ctrl     | 67      | 48      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared        141           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    154.9427 MHz        20.0000         6.4540         13.546
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.546       0.000              0            190
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.917       0.000              0            190
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            141
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_led_ctrl/cnt[23]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_ctrl/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_led_ctrl/cnt [3]
                                                                                   u_led_ctrl/N4_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_led_ctrl/N4_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.103         u_led_ctrl/_N684 
                                                                                   u_led_ctrl/N4_mux6_7/I3 (GTP_LUT4)
                                   td                    0.185       6.288 r       u_led_ctrl/N4_mux6_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.752         u_led_ctrl/_N131 
                                                                                   u_led_ctrl/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       6.937 r       u_led_ctrl/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.401         u_led_ctrl/_N139 
                                                                                   u_led_ctrl/N4_mux14/I4 (GTP_LUT5)
                                   td                    0.185       7.586 r       u_led_ctrl/N4_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.050         u_led_ctrl/_N147 
                                                                                   u_led_ctrl/N4_mux18/I4 (GTP_LUT5)
                                   td                    0.185       8.235 r       u_led_ctrl/N4_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.699         u_led_ctrl/_N155 
                                                                                   u_led_ctrl/N4_mux23/I3 (GTP_LUT5)
                                   td                    0.185       8.884 r       u_led_ctrl/N4_mux23/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       9.754         u_led_ctrl/N4    
                                                                                   u_led_ctrl/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.987 f       u_led_ctrl/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.987         u_led_ctrl/_N324 
                                                                                   u_led_ctrl/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.017 r       u_led_ctrl/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.017         u_led_ctrl/_N325 
                                                                                   u_led_ctrl/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.047 r       u_led_ctrl/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.047         u_led_ctrl/_N326 
                                                                                   u_led_ctrl/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.077 r       u_led_ctrl/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.077         u_led_ctrl/_N327 
                                                                                   u_led_ctrl/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.107 r       u_led_ctrl/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.107         u_led_ctrl/_N328 
                                                                                   u_led_ctrl/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.137 r       u_led_ctrl/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.137         u_led_ctrl/_N329 
                                                                                   u_led_ctrl/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.167 r       u_led_ctrl/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.167         u_led_ctrl/_N330 
                                                                                   u_led_ctrl/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.197 r       u_led_ctrl/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.197         u_led_ctrl/_N331 
                                                                                   u_led_ctrl/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.227 r       u_led_ctrl/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.227         u_led_ctrl/_N332 
                                                                                   u_led_ctrl/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.257 r       u_led_ctrl/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.257         u_led_ctrl/_N333 
                                                                                   u_led_ctrl/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.287 r       u_led_ctrl/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.287         u_led_ctrl/_N334 
                                                                                   u_led_ctrl/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.317 r       u_led_ctrl/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.317         u_led_ctrl/_N335 
                                                                                   u_led_ctrl/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.347 r       u_led_ctrl/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.347         u_led_ctrl/_N336 
                                                                                   u_led_ctrl/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.377 r       u_led_ctrl/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.377         u_led_ctrl/_N337 
                                                                                   u_led_ctrl/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.407 r       u_led_ctrl/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.407         u_led_ctrl/_N338 
                                                                                   u_led_ctrl/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.437 r       u_led_ctrl/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.437         u_led_ctrl/_N339 
                                                                                   u_led_ctrl/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.467 r       u_led_ctrl/N7_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.467         u_led_ctrl/_N340 
                                                                                   u_led_ctrl/N7_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.497 r       u_led_ctrl/N7_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.497         u_led_ctrl/_N341 
                                                                                   u_led_ctrl/N7_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.527 r       u_led_ctrl/N7_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.527         u_led_ctrl/_N342 
                                                                                   u_led_ctrl/N7_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.557 r       u_led_ctrl/N7_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.557         u_led_ctrl/_N343 
                                                                                   u_led_ctrl/N7_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.587 r       u_led_ctrl/N7_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.587         u_led_ctrl/_N344 
                                                                                   u_led_ctrl/N7_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.617 r       u_led_ctrl/N7_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.617         u_led_ctrl/_N345 
                                                                                   u_led_ctrl/N7_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.853 r       u_led_ctrl/N7_1_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.853         u_led_ctrl/N91 [23]
                                                                           r       u_led_ctrl/cnt[23]/D (GTP_DFF_C)

 Data arrival time                                                  10.853         Logic Levels: 12 
                                                                                   Logic: 2.643ns(41.053%), Route: 3.795ns(58.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204      24.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[23]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_led_ctrl/cnt[22]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_ctrl/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_led_ctrl/cnt [3]
                                                                                   u_led_ctrl/N4_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_led_ctrl/N4_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.103         u_led_ctrl/_N684 
                                                                                   u_led_ctrl/N4_mux6_7/I3 (GTP_LUT4)
                                   td                    0.185       6.288 r       u_led_ctrl/N4_mux6_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.752         u_led_ctrl/_N131 
                                                                                   u_led_ctrl/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       6.937 r       u_led_ctrl/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.401         u_led_ctrl/_N139 
                                                                                   u_led_ctrl/N4_mux14/I4 (GTP_LUT5)
                                   td                    0.185       7.586 r       u_led_ctrl/N4_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.050         u_led_ctrl/_N147 
                                                                                   u_led_ctrl/N4_mux18/I4 (GTP_LUT5)
                                   td                    0.185       8.235 r       u_led_ctrl/N4_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.699         u_led_ctrl/_N155 
                                                                                   u_led_ctrl/N4_mux23/I3 (GTP_LUT5)
                                   td                    0.185       8.884 r       u_led_ctrl/N4_mux23/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       9.754         u_led_ctrl/N4    
                                                                                   u_led_ctrl/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.987 f       u_led_ctrl/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.987         u_led_ctrl/_N324 
                                                                                   u_led_ctrl/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.017 r       u_led_ctrl/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.017         u_led_ctrl/_N325 
                                                                                   u_led_ctrl/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.047 r       u_led_ctrl/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.047         u_led_ctrl/_N326 
                                                                                   u_led_ctrl/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.077 r       u_led_ctrl/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.077         u_led_ctrl/_N327 
                                                                                   u_led_ctrl/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.107 r       u_led_ctrl/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.107         u_led_ctrl/_N328 
                                                                                   u_led_ctrl/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.137 r       u_led_ctrl/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.137         u_led_ctrl/_N329 
                                                                                   u_led_ctrl/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.167 r       u_led_ctrl/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.167         u_led_ctrl/_N330 
                                                                                   u_led_ctrl/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.197 r       u_led_ctrl/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.197         u_led_ctrl/_N331 
                                                                                   u_led_ctrl/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.227 r       u_led_ctrl/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.227         u_led_ctrl/_N332 
                                                                                   u_led_ctrl/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.257 r       u_led_ctrl/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.257         u_led_ctrl/_N333 
                                                                                   u_led_ctrl/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.287 r       u_led_ctrl/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.287         u_led_ctrl/_N334 
                                                                                   u_led_ctrl/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.317 r       u_led_ctrl/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.317         u_led_ctrl/_N335 
                                                                                   u_led_ctrl/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.347 r       u_led_ctrl/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.347         u_led_ctrl/_N336 
                                                                                   u_led_ctrl/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.377 r       u_led_ctrl/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.377         u_led_ctrl/_N337 
                                                                                   u_led_ctrl/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.407 r       u_led_ctrl/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.407         u_led_ctrl/_N338 
                                                                                   u_led_ctrl/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.437 r       u_led_ctrl/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.437         u_led_ctrl/_N339 
                                                                                   u_led_ctrl/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.467 r       u_led_ctrl/N7_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.467         u_led_ctrl/_N340 
                                                                                   u_led_ctrl/N7_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.497 r       u_led_ctrl/N7_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.497         u_led_ctrl/_N341 
                                                                                   u_led_ctrl/N7_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.527 r       u_led_ctrl/N7_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.527         u_led_ctrl/_N342 
                                                                                   u_led_ctrl/N7_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.557 r       u_led_ctrl/N7_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.557         u_led_ctrl/_N343 
                                                                                   u_led_ctrl/N7_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.587 r       u_led_ctrl/N7_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.587         u_led_ctrl/_N344 
                                                                                   u_led_ctrl/N7_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.823 r       u_led_ctrl/N7_1_22/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.823         u_led_ctrl/N91 [22]
                                                                           r       u_led_ctrl/cnt[22]/D (GTP_DFF_C)

 Data arrival time                                                  10.823         Logic Levels: 12 
                                                                                   Logic: 2.613ns(40.777%), Route: 3.795ns(59.223%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204      24.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[22]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_led_ctrl/cnt[21]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_led_ctrl/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_led_ctrl/cnt [3]
                                                                                   u_led_ctrl/N4_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_led_ctrl/N4_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.103         u_led_ctrl/_N684 
                                                                                   u_led_ctrl/N4_mux6_7/I3 (GTP_LUT4)
                                   td                    0.185       6.288 r       u_led_ctrl/N4_mux6_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.752         u_led_ctrl/_N131 
                                                                                   u_led_ctrl/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       6.937 r       u_led_ctrl/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.401         u_led_ctrl/_N139 
                                                                                   u_led_ctrl/N4_mux14/I4 (GTP_LUT5)
                                   td                    0.185       7.586 r       u_led_ctrl/N4_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.050         u_led_ctrl/_N147 
                                                                                   u_led_ctrl/N4_mux18/I4 (GTP_LUT5)
                                   td                    0.185       8.235 r       u_led_ctrl/N4_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.699         u_led_ctrl/_N155 
                                                                                   u_led_ctrl/N4_mux23/I3 (GTP_LUT5)
                                   td                    0.185       8.884 r       u_led_ctrl/N4_mux23/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       9.754         u_led_ctrl/N4    
                                                                                   u_led_ctrl/N7_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.987 f       u_led_ctrl/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.987         u_led_ctrl/_N324 
                                                                                   u_led_ctrl/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.017 r       u_led_ctrl/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.017         u_led_ctrl/_N325 
                                                                                   u_led_ctrl/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.047 r       u_led_ctrl/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.047         u_led_ctrl/_N326 
                                                                                   u_led_ctrl/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.077 r       u_led_ctrl/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.077         u_led_ctrl/_N327 
                                                                                   u_led_ctrl/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.107 r       u_led_ctrl/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.107         u_led_ctrl/_N328 
                                                                                   u_led_ctrl/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.137 r       u_led_ctrl/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.137         u_led_ctrl/_N329 
                                                                                   u_led_ctrl/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.167 r       u_led_ctrl/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.167         u_led_ctrl/_N330 
                                                                                   u_led_ctrl/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.197 r       u_led_ctrl/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.197         u_led_ctrl/_N331 
                                                                                   u_led_ctrl/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.227 r       u_led_ctrl/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.227         u_led_ctrl/_N332 
                                                                                   u_led_ctrl/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.257 r       u_led_ctrl/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.257         u_led_ctrl/_N333 
                                                                                   u_led_ctrl/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.287 r       u_led_ctrl/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.287         u_led_ctrl/_N334 
                                                                                   u_led_ctrl/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.317 r       u_led_ctrl/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.317         u_led_ctrl/_N335 
                                                                                   u_led_ctrl/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.347 r       u_led_ctrl/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.347         u_led_ctrl/_N336 
                                                                                   u_led_ctrl/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.377 r       u_led_ctrl/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.377         u_led_ctrl/_N337 
                                                                                   u_led_ctrl/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.407 r       u_led_ctrl/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.407         u_led_ctrl/_N338 
                                                                                   u_led_ctrl/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.437 r       u_led_ctrl/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.437         u_led_ctrl/_N339 
                                                                                   u_led_ctrl/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.467 r       u_led_ctrl/N7_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.467         u_led_ctrl/_N340 
                                                                                   u_led_ctrl/N7_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.497 r       u_led_ctrl/N7_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.497         u_led_ctrl/_N341 
                                                                                   u_led_ctrl/N7_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.527 r       u_led_ctrl/N7_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.527         u_led_ctrl/_N342 
                                                                                   u_led_ctrl/N7_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.557 r       u_led_ctrl/N7_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.557         u_led_ctrl/_N343 
                                                                                   u_led_ctrl/N7_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.793 r       u_led_ctrl/N7_1_21/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.793         u_led_ctrl/N91 [21]
                                                                           r       u_led_ctrl/cnt[21]/D (GTP_DFF_C)

 Data arrival time                                                  10.793         Logic Levels: 12 
                                                                                   Logic: 2.583ns(40.499%), Route: 3.795ns(59.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204      24.415         nt_sys_clk       
                                                                           r       u_led_ctrl/cnt[21]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_binary2bcd_ew/data_shift[8]/CLK (GTP_DFF_CE)
Endpoint    : u_binary2bcd_ew/bcd_data[2]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/data_shift[8]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_binary2bcd_ew/data_shift[8]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_binary2bcd_ew/data_shift [8]
                                                                           f       u_binary2bcd_ew/bcd_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/bcd_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_binary2bcd_ew/data_shift[12]/CLK (GTP_DFF_CE)
Endpoint    : u_binary2bcd_ew/bcd_data[6]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/data_shift[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_binary2bcd_ew/data_shift[12]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_binary2bcd_ew/data_shift [12]
                                                                           f       u_binary2bcd_ew/bcd_data[6]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/bcd_data[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_binary2bcd_ew/data_shift[13]/CLK (GTP_DFF_CE)
Endpoint    : u_binary2bcd_ew/bcd_data[7]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/data_shift[13]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_binary2bcd_ew/data_shift[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_binary2bcd_ew/data_shift [13]
                                                                           f       u_binary2bcd_ew/bcd_data[7]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_binary2bcd_ew/bcd_data[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led[0]/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/led[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_ctrl/led[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.180       5.918         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led[3]/CLK (GTP_DFF_CE)
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/led[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_ctrl/led[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.180       5.918         nt_led[3]        
                                                                                   led_obuf[3]/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led[3]           
 led[3]                                                                    f       led[3] (port)    

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led[1]/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=141)      3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/led[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_led_ctrl/led[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.829         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_binary2bcd_ew/bcd_data[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_binary2bcd_ew/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_binary2bcd_ew/N0/Z (GTP_INV)
                                   net (fanout=163)      1.610       2.821         u_binary2bcd_ew/N0
                                                                           f       u_binary2bcd_ew/bcd_data[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.821         Logic Levels: 2  
                                                                                   Logic: 1.211ns(42.928%), Route: 1.610ns(57.072%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_binary2bcd_ew/bcd_data[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_binary2bcd_ew/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_binary2bcd_ew/N0/Z (GTP_INV)
                                   net (fanout=163)      1.610       2.821         u_binary2bcd_ew/N0
                                                                           f       u_binary2bcd_ew/bcd_data[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.821         Logic Levels: 2  
                                                                                   Logic: 1.211ns(42.928%), Route: 1.610ns(57.072%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_binary2bcd_ew/bcd_data[2]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_binary2bcd_ew/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_binary2bcd_ew/N0/Z (GTP_INV)
                                   net (fanout=163)      1.610       2.821         u_binary2bcd_ew/N0
                                                                           f       u_binary2bcd_ew/bcd_data[2]/C (GTP_DFF_CE)

 Data arrival time                                                   2.821         Logic Levels: 2  
                                                                                   Logic: 1.211ns(42.928%), Route: 1.610ns(57.072%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_binary2bcd_ew/bcd_data[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_binary2bcd_ew/bcd_data[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_binary2bcd_ew/bcd_data[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/compile/top_traffic_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/source/top_traffic_pin.fdc                 
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/top_traffic_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/top_traffic_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/top_traffic_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/snr.db                          
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/synthesize/top_traffic.snr                 
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 256 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
