
arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008b34  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408b34  00408b34  00018b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  00408b3c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000134  200009b8  004094f4  000209b8  2**2
                  ALLOC
  4 .stack        00003004  20000aec  00409628  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00018252  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000359d  00000000  00000000  00038c91  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bd5c  00000000  00000000  0003c22e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ad0  00000000  00000000  00047f8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c60  00000000  00000000  00048a5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001adff  00000000  00000000  000496ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d5d0  00000000  00000000  000644b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b963  00000000  00000000  00071a89  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000026a8  00000000  00000000  000dd3ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 3a 00 20 b1 18 40 00 ad 18 40 00 ad 18 40 00     .:. ..@...@...@.
  400010:	ad 18 40 00 ad 18 40 00 ad 18 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ad 18 40 00 ad 18 40 00 00 00 00 00 ad 18 40 00     ..@...@.......@.
  40003c:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  40004c:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  40005c:	ad 18 40 00 ad 18 40 00 29 36 40 00 3d 36 40 00     ..@...@.)6@.=6@.
  40006c:	51 36 40 00 65 36 40 00 79 36 40 00 ad 18 40 00     Q6@.e6@.y6@...@.
  40007c:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  40008c:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  40009c:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  4000ac:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  4000bc:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  4000cc:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  4000dc:	ad 18 40 00 ad 18 40 00 ad 18 40 00 ad 18 40 00     ..@...@...@...@.
  4000ec:	ad 18 40 00 ad 18 40 00 ad 18 40 00                 ..@...@...@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	200009b8 	.word	0x200009b8
  400114:	00000000 	.word	0x00000000
  400118:	00408b3c 	.word	0x00408b3c

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00408b3c 	.word	0x00408b3c
  400158:	200009bc 	.word	0x200009bc
  40015c:	00408b3c 	.word	0x00408b3c
  400160:	00000000 	.word	0x00000000

00400164 <sys_run>:
  while (1)
    ;
}

void sys_run(void)
{
  400164:	4770      	bx	lr
	...

00400168 <WaitForSDCard>:

/* Private function definitions --------------------------------------- */

//Waits until SD Card is inserted
void WaitForSDCard(void)
{
  400168:	b570      	push	{r4, r5, r6, lr}

  //Wait until SD stack initialized and SD card inserted
  do
  {
    //Check if stack ready
    status = sd_mmc_test_unit_ready(0);
  40016a:	2400      	movs	r4, #0
  40016c:	4e06      	ldr	r6, [pc, #24]	; (400188 <WaitForSDCard+0x20>)
    if (status == CTRL_FAIL)
    {
      //Wait for a card to be inserted
      while (sd_mmc_check(0) != CTRL_NO_PRESENT)
  40016e:	4d07      	ldr	r5, [pc, #28]	; (40018c <WaitForSDCard+0x24>)
  400170:	e003      	b.n	40017a <WaitForSDCard+0x12>
  400172:	4620      	mov	r0, r4
  400174:	47a8      	blx	r5
  400176:	2802      	cmp	r0, #2
  400178:	d1fb      	bne.n	400172 <WaitForSDCard+0xa>
    status = sd_mmc_test_unit_ready(0);
  40017a:	4620      	mov	r0, r4
  40017c:	47b0      	blx	r6
    if (status == CTRL_FAIL)
  40017e:	2801      	cmp	r0, #1
  400180:	d0f7      	beq.n	400172 <WaitForSDCard+0xa>
      {
        //Use a timeout here for real projects.
      }
    }
  } while (status != CTRL_GOOD);
  400182:	2800      	cmp	r0, #0
  400184:	d1f9      	bne.n	40017a <WaitForSDCard+0x12>
}
  400186:	bd70      	pop	{r4, r5, r6, pc}
  400188:	00400f19 	.word	0x00400f19
  40018c:	004003d1 	.word	0x004003d1

00400190 <SetupPeripherals>:

//Initialize MCU Peripherals
void SetupPeripherals(void)
{
  400190:	b570      	push	{r4, r5, r6, lr}
  400192:	b082      	sub	sp, #8
  //Disable watchdog timer
	board_init();
  400194:	4b13      	ldr	r3, [pc, #76]	; (4001e4 <SetupPeripherals+0x54>)
  400196:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400198:	2009      	movs	r0, #9
  40019a:	4b13      	ldr	r3, [pc, #76]	; (4001e8 <SetupPeripherals+0x58>)
  40019c:	4798      	blx	r3

  //Enable PIOA clock to detect Card Detect (CD) change
  sysclk_enable_peripheral_clock(ID_PIOA);

  //Configure SD card pins as per MCI peripheral (periph C)
  pio_set_peripheral(PIOA, PIO_PERIPH_C, PIO_PA30C_MCDA0 |     //MCI Data 0
  40019e:	4c13      	ldr	r4, [pc, #76]	; (4001ec <SetupPeripherals+0x5c>)
  4001a0:	f04f 427c 	mov.w	r2, #4227858432	; 0xfc000000
  4001a4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4001a8:	4620      	mov	r0, r4
  4001aa:	4b11      	ldr	r3, [pc, #68]	; (4001f0 <SetupPeripherals+0x60>)
  4001ac:	4798      	blx	r3
                                             PIO_PA26C_MCDA2 | //MCI Data 2
                                             PIO_PA27C_MCDA3 | //MCI Data 3
                                             PIO_PA28C_MCCDA | //MCI Command
                                             PIO_PA29C_MCCK);  //MCI Clock
  //SD Card Detect Pin (active low)
  pio_set_input(PIOA, PIO_PA6, PIO_INPUT | PIO_PULLUP);
  4001ae:	4a11      	ldr	r2, [pc, #68]	; (4001f4 <SetupPeripherals+0x64>)
  4001b0:	2140      	movs	r1, #64	; 0x40
  4001b2:	4620      	mov	r0, r4
  4001b4:	4b10      	ldr	r3, [pc, #64]	; (4001f8 <SetupPeripherals+0x68>)
  4001b6:	4798      	blx	r3

  //Configure LEDs for status update
  pio_set_output(PIOA, PIO_PA19, PIO_TYPE_PIO_OUTPUT_0, PIO_DEFAULT, PIO_DEFAULT);
  4001b8:	2500      	movs	r5, #0
  4001ba:	9500      	str	r5, [sp, #0]
  4001bc:	462b      	mov	r3, r5
  4001be:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
  4001c2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4001c6:	4620      	mov	r0, r4
  4001c8:	4e0c      	ldr	r6, [pc, #48]	; (4001fc <SetupPeripherals+0x6c>)
  4001ca:	47b0      	blx	r6
  pio_set_output(PIOA, PIO_PA20, PIO_TYPE_PIO_OUTPUT_0, PIO_DEFAULT, PIO_DEFAULT);
  4001cc:	9500      	str	r5, [sp, #0]
  4001ce:	462b      	mov	r3, r5
  4001d0:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
  4001d4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4001d8:	4620      	mov	r0, r4
  4001da:	47b0      	blx	r6

  //Initialize SD MMC stack
  sd_mmc_init();
  4001dc:	4b08      	ldr	r3, [pc, #32]	; (400200 <SetupPeripherals+0x70>)
  4001de:	4798      	blx	r3
}
  4001e0:	b002      	add	sp, #8
  4001e2:	bd70      	pop	{r4, r5, r6, pc}
  4001e4:	00401179 	.word	0x00401179
  4001e8:	00403885 	.word	0x00403885
  4001ec:	400e0e00 	.word	0x400e0e00
  4001f0:	0040368d 	.word	0x0040368d
  4001f4:	28000001 	.word	0x28000001
  4001f8:	0040371f 	.word	0x0040371f
  4001fc:	00403751 	.word	0x00403751
  400200:	004003b1 	.word	0x004003b1

00400204 <sys_init>:
{
  400204:	b530      	push	{r4, r5, lr}
  400206:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
  const char test_file_name[] = "0:sam_arm_sd.txt";
  40020a:	ac01      	add	r4, sp, #4
  40020c:	4d19      	ldr	r5, [pc, #100]	; (400274 <sys_init+0x70>)
  40020e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400210:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400212:	682b      	ldr	r3, [r5, #0]
  400214:	7023      	strb	r3, [r4, #0]
  sysclk_init();
  400216:	4b18      	ldr	r3, [pc, #96]	; (400278 <sys_init+0x74>)
  400218:	4798      	blx	r3
  SetupPeripherals();
  40021a:	4b18      	ldr	r3, [pc, #96]	; (40027c <sys_init+0x78>)
  40021c:	4798      	blx	r3
  WaitForSDCard();
  40021e:	4b18      	ldr	r3, [pc, #96]	; (400280 <sys_init+0x7c>)
  400220:	4798      	blx	r3
  memset(&fs, 0, sizeof(FATFS)); //initially clear it
  400222:	f44f 720c 	mov.w	r2, #560	; 0x230
  400226:	2100      	movs	r1, #0
  400228:	a896      	add	r0, sp, #600	; 0x258
  40022a:	4b16      	ldr	r3, [pc, #88]	; (400284 <sys_init+0x80>)
  40022c:	4798      	blx	r3
  if (f_mount(LUN_ID_SD_MMC_0_MEM, &fs) != FR_OK)
  40022e:	a996      	add	r1, sp, #600	; 0x258
  400230:	2000      	movs	r0, #0
  400232:	4b15      	ldr	r3, [pc, #84]	; (400288 <sys_init+0x84>)
  400234:	4798      	blx	r3
  400236:	b110      	cbz	r0, 40023e <sys_init+0x3a>
}
  400238:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
  40023c:	bd30      	pop	{r4, r5, pc}
  if (f_open(&fhandle, test_file_name, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
  40023e:	220a      	movs	r2, #10
  400240:	a901      	add	r1, sp, #4
  400242:	a80d      	add	r0, sp, #52	; 0x34
  400244:	4b11      	ldr	r3, [pc, #68]	; (40028c <sys_init+0x88>)
  400246:	4798      	blx	r3
  400248:	b100      	cbz	r0, 40024c <sys_init+0x48>
  40024a:	e7fe      	b.n	40024a <sys_init+0x46>
    uint32_t cap = sd_mmc_get_capacity(0);
  40024c:	4b10      	ldr	r3, [pc, #64]	; (400290 <sys_init+0x8c>)
  40024e:	4798      	blx	r3
    sprintf(buf, "Capacity: %lu\n", cap);
  400250:	4602      	mov	r2, r0
  400252:	4910      	ldr	r1, [pc, #64]	; (400294 <sys_init+0x90>)
  400254:	a806      	add	r0, sp, #24
  400256:	4b10      	ldr	r3, [pc, #64]	; (400298 <sys_init+0x94>)
  400258:	4798      	blx	r3
    if (f_puts(buf, &fhandle) != 0) //# chars written
  40025a:	a90d      	add	r1, sp, #52	; 0x34
  40025c:	a806      	add	r0, sp, #24
  40025e:	4b0f      	ldr	r3, [pc, #60]	; (40029c <sys_init+0x98>)
  400260:	4798      	blx	r3
  400262:	b110      	cbz	r0, 40026a <sys_init+0x66>
      pio_set_pin_low(PIO_PA20_IDX); //success LED
  400264:	2014      	movs	r0, #20
  400266:	4b0e      	ldr	r3, [pc, #56]	; (4002a0 <sys_init+0x9c>)
  400268:	4798      	blx	r3
    f_close(&fhandle);
  40026a:	a80d      	add	r0, sp, #52	; 0x34
  40026c:	4b0d      	ldr	r3, [pc, #52]	; (4002a4 <sys_init+0xa0>)
  40026e:	4798      	blx	r3
  400270:	e7eb      	b.n	40024a <sys_init+0x46>
  400272:	bf00      	nop
  400274:	00408204 	.word	0x00408204
  400278:	00403559 	.word	0x00403559
  40027c:	00400191 	.word	0x00400191
  400280:	00400169 	.word	0x00400169
  400284:	00403929 	.word	0x00403929
  400288:	00402fd9 	.word	0x00402fd9
  40028c:	00402ffd 	.word	0x00402ffd
  400290:	00400c75 	.word	0x00400c75
  400294:	004081f4 	.word	0x004081f4
  400298:	004039c5 	.word	0x004039c5
  40029c:	004034a1 	.word	0x004034a1
  4002a0:	00403781 	.word	0x00403781
  4002a4:	0040345d 	.word	0x0040345d

004002a8 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  4002a8:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4002aa:	4b06      	ldr	r3, [pc, #24]	; (4002c4 <sd_mmc_configure_slot+0x1c>)
  4002ac:	6819      	ldr	r1, [r3, #0]
  4002ae:	7f8b      	ldrb	r3, [r1, #30]
  4002b0:	3300      	adds	r3, #0
  4002b2:	bf18      	it	ne
  4002b4:	2301      	movne	r3, #1
  4002b6:	7b4a      	ldrb	r2, [r1, #13]
  4002b8:	6809      	ldr	r1, [r1, #0]
  4002ba:	4803      	ldr	r0, [pc, #12]	; (4002c8 <sd_mmc_configure_slot+0x20>)
  4002bc:	7800      	ldrb	r0, [r0, #0]
  4002be:	4c03      	ldr	r4, [pc, #12]	; (4002cc <sd_mmc_configure_slot+0x24>)
  4002c0:	47a0      	blx	r4
  4002c2:	bd10      	pop	{r4, pc}
  4002c4:	200009d4 	.word	0x200009d4
  4002c8:	200009fc 	.word	0x200009fc
  4002cc:	004013b9 	.word	0x004013b9

004002d0 <sd_mmc_select_slot>:
	if (slot >= SD_MMC_MEM_CNT) {
  4002d0:	b108      	cbz	r0, 4002d6 <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
  4002d2:	2004      	movs	r0, #4
  4002d4:	4770      	bx	lr
{
  4002d6:	b510      	push	{r4, lr}
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
  4002d8:	4b0e      	ldr	r3, [pc, #56]	; (400314 <sd_mmc_select_slot+0x44>)
			|| (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE)) {
  4002da:	7a9b      	ldrb	r3, [r3, #10]
  4002dc:	3b03      	subs	r3, #3
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
  4002de:	b2db      	uxtb	r3, r3
  4002e0:	2b01      	cmp	r3, #1
  4002e2:	d90d      	bls.n	400300 <sd_mmc_select_slot+0x30>
	sd_mmc_slot_sel = slot;
  4002e4:	2200      	movs	r2, #0
  4002e6:	4b0c      	ldr	r3, [pc, #48]	; (400318 <sd_mmc_select_slot+0x48>)
  4002e8:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  4002ea:	4c0a      	ldr	r4, [pc, #40]	; (400314 <sd_mmc_select_slot+0x44>)
  4002ec:	4b0b      	ldr	r3, [pc, #44]	; (40031c <sd_mmc_select_slot+0x4c>)
  4002ee:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  4002f0:	4b0b      	ldr	r3, [pc, #44]	; (400320 <sd_mmc_select_slot+0x50>)
  4002f2:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  4002f4:	7aa0      	ldrb	r0, [r4, #10]
  4002f6:	2802      	cmp	r0, #2
  4002f8:	bf14      	ite	ne
  4002fa:	2000      	movne	r0, #0
  4002fc:	2001      	moveq	r0, #1
  4002fe:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400300:	4b04      	ldr	r3, [pc, #16]	; (400314 <sd_mmc_select_slot+0x44>)
  400302:	2202      	movs	r2, #2
  400304:	729a      	strb	r2, [r3, #10]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  400306:	4a07      	ldr	r2, [pc, #28]	; (400324 <sd_mmc_select_slot+0x54>)
  400308:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40030a:	2201      	movs	r2, #1
  40030c:	735a      	strb	r2, [r3, #13]
		sd_mmc_cards[slot].high_speed = 0;
  40030e:	2200      	movs	r2, #0
  400310:	779a      	strb	r2, [r3, #30]
  400312:	e7e7      	b.n	4002e4 <sd_mmc_select_slot+0x14>
  400314:	200009d8 	.word	0x200009d8
  400318:	200009fc 	.word	0x200009fc
  40031c:	200009d4 	.word	0x200009d4
  400320:	004002a9 	.word	0x004002a9
  400324:	00061a80 	.word	0x00061a80

00400328 <sdio_cmd52>:
{
  400328:	b538      	push	{r3, r4, r5, lr}
  40032a:	9c04      	ldr	r4, [sp, #16]
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
  40032c:	0252      	lsls	r2, r2, #9
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  40032e:	ea42 62c3 	orr.w	r2, r2, r3, lsl #27
  400332:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
  400336:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
  40033a:	7821      	ldrb	r1, [r4, #0]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  40033c:	4311      	orrs	r1, r2
  40033e:	f241 3034 	movw	r0, #4916	; 0x1334
  400342:	4b05      	ldr	r3, [pc, #20]	; (400358 <sdio_cmd52+0x30>)
  400344:	4798      	blx	r3
  400346:	4605      	mov	r5, r0
  400348:	b908      	cbnz	r0, 40034e <sdio_cmd52+0x26>
}
  40034a:	4628      	mov	r0, r5
  40034c:	bd38      	pop	{r3, r4, r5, pc}
	*io_data = driver_get_response() & 0xFF;
  40034e:	4b03      	ldr	r3, [pc, #12]	; (40035c <sdio_cmd52+0x34>)
  400350:	4798      	blx	r3
  400352:	7020      	strb	r0, [r4, #0]
	return true;
  400354:	e7f9      	b.n	40034a <sdio_cmd52+0x22>
  400356:	bf00      	nop
  400358:	00401499 	.word	0x00401499
  40035c:	004014c5 	.word	0x004014c5

00400360 <sd_mmc_cmd9_mci>:
{
  400360:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  400362:	4b09      	ldr	r3, [pc, #36]	; (400388 <sd_mmc_cmd9_mci+0x28>)
  400364:	681b      	ldr	r3, [r3, #0]
  400366:	8919      	ldrh	r1, [r3, #8]
  400368:	0409      	lsls	r1, r1, #16
  40036a:	f641 3009 	movw	r0, #6921	; 0x1b09
  40036e:	4b07      	ldr	r3, [pc, #28]	; (40038c <sd_mmc_cmd9_mci+0x2c>)
  400370:	4798      	blx	r3
  400372:	4604      	mov	r4, r0
  400374:	b908      	cbnz	r0, 40037a <sd_mmc_cmd9_mci+0x1a>
}
  400376:	4620      	mov	r0, r4
  400378:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_card->csd);
  40037a:	4b03      	ldr	r3, [pc, #12]	; (400388 <sd_mmc_cmd9_mci+0x28>)
  40037c:	6818      	ldr	r0, [r3, #0]
  40037e:	300e      	adds	r0, #14
  400380:	4b03      	ldr	r3, [pc, #12]	; (400390 <sd_mmc_cmd9_mci+0x30>)
  400382:	4798      	blx	r3
	return true;
  400384:	e7f7      	b.n	400376 <sd_mmc_cmd9_mci+0x16>
  400386:	bf00      	nop
  400388:	200009d4 	.word	0x200009d4
  40038c:	00401499 	.word	0x00401499
  400390:	004014d1 	.word	0x004014d1

00400394 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  400394:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  400396:	4b04      	ldr	r3, [pc, #16]	; (4003a8 <sd_mmc_deselect_slot+0x14>)
  400398:	781b      	ldrb	r3, [r3, #0]
  40039a:	b103      	cbz	r3, 40039e <sd_mmc_deselect_slot+0xa>
  40039c:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_slot_sel);
  40039e:	2000      	movs	r0, #0
  4003a0:	4b02      	ldr	r3, [pc, #8]	; (4003ac <sd_mmc_deselect_slot+0x18>)
  4003a2:	4798      	blx	r3
	}
}
  4003a4:	e7fa      	b.n	40039c <sd_mmc_deselect_slot+0x8>
  4003a6:	bf00      	nop
  4003a8:	200009fc 	.word	0x200009fc
  4003ac:	00401471 	.word	0x00401471

004003b0 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  4003b0:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  4003b2:	2204      	movs	r2, #4
  4003b4:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <sd_mmc_init+0x14>)
  4003b6:	729a      	strb	r2, [r3, #10]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  4003b8:	22ff      	movs	r2, #255	; 0xff
  4003ba:	4b03      	ldr	r3, [pc, #12]	; (4003c8 <sd_mmc_init+0x18>)
  4003bc:	701a      	strb	r2, [r3, #0]
	driver_init();
  4003be:	4b03      	ldr	r3, [pc, #12]	; (4003cc <sd_mmc_init+0x1c>)
  4003c0:	4798      	blx	r3
  4003c2:	bd08      	pop	{r3, pc}
  4003c4:	200009d8 	.word	0x200009d8
  4003c8:	200009fc 	.word	0x200009fc
  4003cc:	00401381 	.word	0x00401381

004003d0 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  4003d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4003d4:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4003d6:	4ba7      	ldr	r3, [pc, #668]	; (400674 <sd_mmc_check+0x2a4>)
  4003d8:	4798      	blx	r3
  4003da:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  4003dc:	2801      	cmp	r0, #1
  4003de:	d005      	beq.n	4003ec <sd_mmc_check+0x1c>
		sd_mmc_deselect_slot();
  4003e0:	4ba5      	ldr	r3, [pc, #660]	; (400678 <sd_mmc_check+0x2a8>)
  4003e2:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  4003e4:	4620      	mov	r0, r4
  4003e6:	b015      	add	sp, #84	; 0x54
  4003e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t data = 0x08;
  4003ec:	ae14      	add	r6, sp, #80	; 0x50
  4003ee:	2308      	movs	r3, #8
  4003f0:	f806 3d45 	strb.w	r3, [r6, #-69]!
	sd_mmc_card->type = CARD_TYPE_SD;
  4003f4:	4ba1      	ldr	r3, [pc, #644]	; (40067c <sd_mmc_check+0x2ac>)
  4003f6:	681b      	ldr	r3, [r3, #0]
  4003f8:	2701      	movs	r7, #1
  4003fa:	72df      	strb	r7, [r3, #11]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  4003fc:	2500      	movs	r5, #0
  4003fe:	731d      	strb	r5, [r3, #12]
	sd_mmc_card->rca = 0;
  400400:	811d      	strh	r5, [r3, #8]
	driver_send_clock();
  400402:	4b9f      	ldr	r3, [pc, #636]	; (400680 <sd_mmc_check+0x2b0>)
  400404:	4798      	blx	r3
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  400406:	9600      	str	r6, [sp, #0]
  400408:	462b      	mov	r3, r5
  40040a:	2206      	movs	r2, #6
  40040c:	4629      	mov	r1, r5
  40040e:	4638      	mov	r0, r7
  400410:	4e9c      	ldr	r6, [pc, #624]	; (400684 <sd_mmc_check+0x2b4>)
  400412:	47b0      	blx	r6
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400414:	4629      	mov	r1, r5
  400416:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40041a:	4b9b      	ldr	r3, [pc, #620]	; (400688 <sd_mmc_check+0x2b8>)
  40041c:	4798      	blx	r3
  40041e:	b930      	cbnz	r0, 40042e <sd_mmc_check+0x5e>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  400420:	4b96      	ldr	r3, [pc, #600]	; (40067c <sd_mmc_check+0x2ac>)
  400422:	681b      	ldr	r3, [r3, #0]
  400424:	2403      	movs	r4, #3
  400426:	729c      	strb	r4, [r3, #10]
	sd_mmc_deselect_slot();
  400428:	4b93      	ldr	r3, [pc, #588]	; (400678 <sd_mmc_check+0x2a8>)
  40042a:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  40042c:	e7da      	b.n	4003e4 <sd_mmc_check+0x14>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  40042e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  400432:	f245 5008 	movw	r0, #21768	; 0x5508
  400436:	4b94      	ldr	r3, [pc, #592]	; (400688 <sd_mmc_check+0x2b8>)
  400438:	4798      	blx	r3
  40043a:	2800      	cmp	r0, #0
  40043c:	f040 8093 	bne.w	400566 <sd_mmc_check+0x196>
	*v2 = 0;
  400440:	f04f 0900 	mov.w	r9, #0
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  400444:	2100      	movs	r1, #0
  400446:	f244 5005 	movw	r0, #17669	; 0x4505
  40044a:	4b8f      	ldr	r3, [pc, #572]	; (400688 <sd_mmc_check+0x2b8>)
  40044c:	4798      	blx	r3
  40044e:	2800      	cmp	r0, #0
  400450:	f040 8097 	bne.w	400582 <sd_mmc_check+0x1b2>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400454:	4b89      	ldr	r3, [pc, #548]	; (40067c <sd_mmc_check+0x2ac>)
  400456:	681b      	ldr	r3, [r3, #0]
  400458:	7adb      	ldrb	r3, [r3, #11]
  40045a:	f013 0f01 	tst.w	r3, #1
  40045e:	f040 80b5 	bne.w	4005cc <sd_mmc_check+0x1fc>
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  400462:	2100      	movs	r1, #0
  400464:	f245 1003 	movw	r0, #20739	; 0x5103
  400468:	4b87      	ldr	r3, [pc, #540]	; (400688 <sd_mmc_check+0x2b8>)
  40046a:	4798      	blx	r3
  40046c:	2800      	cmp	r0, #0
  40046e:	d0d7      	beq.n	400420 <sd_mmc_check+0x50>
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  400470:	4d82      	ldr	r5, [pc, #520]	; (40067c <sd_mmc_check+0x2ac>)
  400472:	682e      	ldr	r6, [r5, #0]
  400474:	4b85      	ldr	r3, [pc, #532]	; (40068c <sd_mmc_check+0x2bc>)
  400476:	4798      	blx	r3
  400478:	0c00      	lsrs	r0, r0, #16
  40047a:	8130      	strh	r0, [r6, #8]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40047c:	682b      	ldr	r3, [r5, #0]
  40047e:	7adb      	ldrb	r3, [r3, #11]
  400480:	f013 0f01 	tst.w	r3, #1
  400484:	d034      	beq.n	4004f0 <sd_mmc_check+0x120>
		if (!sd_mmc_cmd9_mci()) {
  400486:	4b82      	ldr	r3, [pc, #520]	; (400690 <sd_mmc_check+0x2c0>)
  400488:	4798      	blx	r3
  40048a:	2800      	cmp	r0, #0
  40048c:	d0c8      	beq.n	400420 <sd_mmc_check+0x50>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  40048e:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400490:	7c5a      	ldrb	r2, [r3, #17]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  400492:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  400496:	f002 0207 	and.w	r2, r2, #7
	sd_mmc_card->clock = unit * mul * 1000;
  40049a:	497e      	ldr	r1, [pc, #504]	; (400694 <sd_mmc_check+0x2c4>)
  40049c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  4004a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4004a4:	fb02 f201 	mul.w	r2, r2, r1
  4004a8:	497b      	ldr	r1, [pc, #492]	; (400698 <sd_mmc_check+0x2c8>)
  4004aa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  4004ae:	fb02 f201 	mul.w	r2, r2, r1
  4004b2:	601a      	str	r2, [r3, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  4004b4:	7b9a      	ldrb	r2, [r3, #14]
  4004b6:	0992      	lsrs	r2, r2, #6
  4004b8:	f040 820b 	bne.w	4008d2 <sd_mmc_check+0x502>
  4004bc:	7d99      	ldrb	r1, [r3, #22]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4004be:	7d58      	ldrb	r0, [r3, #21]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4004c0:	7d1a      	ldrb	r2, [r3, #20]
  4004c2:	0292      	lsls	r2, r2, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4004c4:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  4004c8:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4004cc:	7e18      	ldrb	r0, [r3, #24]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4004ce:	7dd9      	ldrb	r1, [r3, #23]
  4004d0:	0049      	lsls	r1, r1, #1
  4004d2:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	}
	value &=  ((uint32_t)1 << size) - 1;
  4004d6:	f3c2 020b 	ubfx	r2, r2, #0, #12
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  4004da:	3201      	adds	r2, #1
  4004dc:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  4004e0:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  4004e2:	408a      	lsls	r2, r1
  4004e4:	7cd9      	ldrb	r1, [r3, #19]
  4004e6:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  4004ea:	408a      	lsls	r2, r1
				/ 1024;
  4004ec:	0a92      	lsrs	r2, r2, #10
		sd_mmc_card->capacity = blocknr *
  4004ee:	605a      	str	r2, [r3, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  4004f0:	4b62      	ldr	r3, [pc, #392]	; (40067c <sd_mmc_check+0x2ac>)
  4004f2:	681b      	ldr	r3, [r3, #0]
  4004f4:	8919      	ldrh	r1, [r3, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4004f6:	0409      	lsls	r1, r1, #16
  4004f8:	f243 1007 	movw	r0, #12551	; 0x3107
  4004fc:	4b62      	ldr	r3, [pc, #392]	; (400688 <sd_mmc_check+0x2b8>)
  4004fe:	4798      	blx	r3
  400500:	2800      	cmp	r0, #0
  400502:	d08d      	beq.n	400420 <sd_mmc_check+0x50>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400504:	4b5d      	ldr	r3, [pc, #372]	; (40067c <sd_mmc_check+0x2ac>)
  400506:	681b      	ldr	r3, [r3, #0]
  400508:	7ada      	ldrb	r2, [r3, #11]
  40050a:	f012 0f01 	tst.w	r2, #1
  40050e:	f040 81ed 	bne.w	4008ec <sd_mmc_check+0x51c>
	if (IS_SDIO()) {
  400512:	4b5a      	ldr	r3, [pc, #360]	; (40067c <sd_mmc_check+0x2ac>)
  400514:	681b      	ldr	r3, [r3, #0]
  400516:	7adb      	ldrb	r3, [r3, #11]
  400518:	f013 0f04 	tst.w	r3, #4
  40051c:	f000 829c 	beq.w	400a58 <sd_mmc_check+0x688>
  400520:	2509      	movs	r5, #9
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  400522:	2700      	movs	r7, #0
  400524:	4e57      	ldr	r6, [pc, #348]	; (400684 <sd_mmc_check+0x2b4>)
  400526:	f1a5 0309 	sub.w	r3, r5, #9
  40052a:	aa03      	add	r2, sp, #12
  40052c:	4413      	add	r3, r2
  40052e:	9300      	str	r3, [sp, #0]
  400530:	463b      	mov	r3, r7
  400532:	462a      	mov	r2, r5
  400534:	4639      	mov	r1, r7
  400536:	4638      	mov	r0, r7
  400538:	47b0      	blx	r6
		addr_old++;
  40053a:	3501      	adds	r5, #1
	for(i = 0; i < 4; i++) {
  40053c:	2d0d      	cmp	r5, #13
  40053e:	d1f2      	bne.n	400526 <sd_mmc_check+0x156>
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400540:	f89d 300d 	ldrb.w	r3, [sp, #13]
  400544:	f89d 900c 	ldrb.w	r9, [sp, #12]
  400548:	eb09 2903 	add.w	r9, r9, r3, lsl #8
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  40054c:	f89d 300e 	ldrb.w	r3, [sp, #14]
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400550:	eb09 4903 	add.w	r9, r9, r3, lsl #16
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  400554:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400558:	eb09 6903 	add.w	r9, r9, r3, lsl #24
	addr_new = addr_old;
  40055c:	464e      	mov	r6, r9
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40055e:	f04f 0800 	mov.w	r8, #0
  400562:	4f48      	ldr	r7, [pc, #288]	; (400684 <sd_mmc_check+0x2b4>)
  400564:	e239      	b.n	4009da <sd_mmc_check+0x60a>
	resp = driver_get_response();
  400566:	4b49      	ldr	r3, [pc, #292]	; (40068c <sd_mmc_check+0x2bc>)
  400568:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  40056a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40056e:	f000 8347 	beq.w	400c00 <sd_mmc_check+0x830>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  400572:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400576:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  40057a:	f47f af51 	bne.w	400420 <sd_mmc_check+0x50>
	*v2 = 1;
  40057e:	46b9      	mov	r9, r7
  400580:	e760      	b.n	400444 <sd_mmc_check+0x74>
	resp = driver_get_response();
  400582:	4b42      	ldr	r3, [pc, #264]	; (40068c <sd_mmc_check+0x2bc>)
  400584:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
  400586:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
  40058a:	f43f af63 	beq.w	400454 <sd_mmc_check+0x84>
  40058e:	f241 3589 	movw	r5, #5001	; 0x1389
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  400592:	f244 5805 	movw	r8, #17669	; 0x4505
  400596:	4e3c      	ldr	r6, [pc, #240]	; (400688 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  400598:	4f3c      	ldr	r7, [pc, #240]	; (40068c <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  40059a:	f400 11fc 	and.w	r1, r0, #2064384	; 0x1f8000
  40059e:	4640      	mov	r0, r8
  4005a0:	47b0      	blx	r6
  4005a2:	2800      	cmp	r0, #0
  4005a4:	f43f af3c 	beq.w	400420 <sd_mmc_check+0x50>
		resp = driver_get_response();
  4005a8:	47b8      	blx	r7
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  4005aa:	2800      	cmp	r0, #0
  4005ac:	db02      	blt.n	4005b4 <sd_mmc_check+0x1e4>
		if (cmd5_retry-- == 0) {
  4005ae:	3d01      	subs	r5, #1
  4005b0:	d1f3      	bne.n	40059a <sd_mmc_check+0x1ca>
  4005b2:	e735      	b.n	400420 <sd_mmc_check+0x50>
	if ((resp & OCR_SDIO_MP) > 0) {
  4005b4:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  4005b8:	d104      	bne.n	4005c4 <sd_mmc_check+0x1f4>
		sd_mmc_card->type = CARD_TYPE_SDIO;
  4005ba:	4b30      	ldr	r3, [pc, #192]	; (40067c <sd_mmc_check+0x2ac>)
  4005bc:	681b      	ldr	r3, [r3, #0]
  4005be:	2204      	movs	r2, #4
  4005c0:	72da      	strb	r2, [r3, #11]
  4005c2:	e74e      	b.n	400462 <sd_mmc_check+0x92>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  4005c4:	4b2d      	ldr	r3, [pc, #180]	; (40067c <sd_mmc_check+0x2ac>)
  4005c6:	681b      	ldr	r3, [r3, #0]
  4005c8:	2205      	movs	r2, #5
  4005ca:	72da      	strb	r2, [r3, #11]
  4005cc:	f1b9 0f00 	cmp.w	r9, #0
  4005d0:	4f32      	ldr	r7, [pc, #200]	; (40069c <sd_mmc_check+0x2cc>)
  4005d2:	bf14      	ite	ne
  4005d4:	46b9      	movne	r9, r7
  4005d6:	f44f 19fc 	moveq.w	r9, #2064384	; 0x1f8000
	if ((resp & OCR_SDIO_NF) == 0) {
  4005da:	f640 0535 	movw	r5, #2101	; 0x835
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  4005de:	f04f 0800 	mov.w	r8, #0
  4005e2:	4e29      	ldr	r6, [pc, #164]	; (400688 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  4005e4:	4f29      	ldr	r7, [pc, #164]	; (40068c <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  4005e6:	4641      	mov	r1, r8
  4005e8:	f241 1037 	movw	r0, #4407	; 0x1137
  4005ec:	47b0      	blx	r6
  4005ee:	b148      	cbz	r0, 400604 <sd_mmc_check+0x234>
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  4005f0:	4649      	mov	r1, r9
  4005f2:	f244 5029 	movw	r0, #17705	; 0x4529
  4005f6:	47b0      	blx	r6
  4005f8:	b120      	cbz	r0, 400604 <sd_mmc_check+0x234>
		resp = driver_get_response();
  4005fa:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  4005fc:	2800      	cmp	r0, #0
  4005fe:	db20      	blt.n	400642 <sd_mmc_check+0x272>
		if (retry-- == 0) {
  400600:	3d01      	subs	r5, #1
  400602:	d1f0      	bne.n	4005e6 <sd_mmc_check+0x216>
			sd_mmc_card->type = CARD_TYPE_MMC;
  400604:	4b1d      	ldr	r3, [pc, #116]	; (40067c <sd_mmc_check+0x2ac>)
  400606:	681b      	ldr	r3, [r3, #0]
  400608:	2202      	movs	r2, #2
  40060a:	72da      	strb	r2, [r3, #11]
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  40060c:	2100      	movs	r1, #0
  40060e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  400612:	4b1d      	ldr	r3, [pc, #116]	; (400688 <sd_mmc_check+0x2b8>)
  400614:	4798      	blx	r3
  400616:	2800      	cmp	r0, #0
  400618:	f43f af02 	beq.w	400420 <sd_mmc_check+0x50>
  40061c:	f241 0569 	movw	r5, #4201	; 0x1069
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  400620:	f8df 8078 	ldr.w	r8, [pc, #120]	; 40069c <sd_mmc_check+0x2cc>
  400624:	4e18      	ldr	r6, [pc, #96]	; (400688 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  400626:	4f19      	ldr	r7, [pc, #100]	; (40068c <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  400628:	4641      	mov	r1, r8
  40062a:	f244 5001 	movw	r0, #17665	; 0x4501
  40062e:	47b0      	blx	r6
  400630:	2800      	cmp	r0, #0
  400632:	f43f aef5 	beq.w	400420 <sd_mmc_check+0x50>
		resp = driver_get_response();
  400636:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  400638:	2800      	cmp	r0, #0
  40063a:	db31      	blt.n	4006a0 <sd_mmc_check+0x2d0>
		if (retry-- == 0) {
  40063c:	3d01      	subs	r5, #1
  40063e:	d1f3      	bne.n	400628 <sd_mmc_check+0x258>
  400640:	e6ee      	b.n	400420 <sd_mmc_check+0x50>
			if ((resp & OCR_CCS) != 0) {
  400642:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  400646:	d005      	beq.n	400654 <sd_mmc_check+0x284>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400648:	4b0c      	ldr	r3, [pc, #48]	; (40067c <sd_mmc_check+0x2ac>)
  40064a:	681a      	ldr	r2, [r3, #0]
  40064c:	7ad3      	ldrb	r3, [r2, #11]
  40064e:	f043 0308 	orr.w	r3, r3, #8
  400652:	72d3      	strb	r3, [r2, #11]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400654:	4b09      	ldr	r3, [pc, #36]	; (40067c <sd_mmc_check+0x2ac>)
  400656:	681b      	ldr	r3, [r3, #0]
  400658:	7adb      	ldrb	r3, [r3, #11]
  40065a:	f013 0f01 	tst.w	r3, #1
  40065e:	f43f af00 	beq.w	400462 <sd_mmc_check+0x92>
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  400662:	2100      	movs	r1, #0
  400664:	f645 3002 	movw	r0, #23298	; 0x5b02
  400668:	4b07      	ldr	r3, [pc, #28]	; (400688 <sd_mmc_check+0x2b8>)
  40066a:	4798      	blx	r3
  40066c:	2800      	cmp	r0, #0
  40066e:	f47f aef8 	bne.w	400462 <sd_mmc_check+0x92>
  400672:	e6d5      	b.n	400420 <sd_mmc_check+0x50>
  400674:	004002d1 	.word	0x004002d1
  400678:	00400395 	.word	0x00400395
  40067c:	200009d4 	.word	0x200009d4
  400680:	00401475 	.word	0x00401475
  400684:	00400329 	.word	0x00400329
  400688:	00401499 	.word	0x00401499
  40068c:	004014c5 	.word	0x004014c5
  400690:	00400361 	.word	0x00400361
  400694:	00408258 	.word	0x00408258
  400698:	00408274 	.word	0x00408274
  40069c:	401f8000 	.word	0x401f8000
			if ((resp & OCR_ACCESS_MODE_MASK)
  4006a0:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  4006a4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  4006a8:	d027      	beq.n	4006fa <sd_mmc_check+0x32a>
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4006aa:	2100      	movs	r1, #0
  4006ac:	f645 3002 	movw	r0, #23298	; 0x5b02
  4006b0:	4ba7      	ldr	r3, [pc, #668]	; (400950 <sd_mmc_check+0x580>)
  4006b2:	4798      	blx	r3
  4006b4:	2800      	cmp	r0, #0
  4006b6:	f43f aeb3 	beq.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->rca = 1;
  4006ba:	4ba6      	ldr	r3, [pc, #664]	; (400954 <sd_mmc_check+0x584>)
  4006bc:	681b      	ldr	r3, [r3, #0]
  4006be:	2201      	movs	r2, #1
  4006c0:	811a      	strh	r2, [r3, #8]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  4006c2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4006c6:	f241 1003 	movw	r0, #4355	; 0x1103
  4006ca:	4ba1      	ldr	r3, [pc, #644]	; (400950 <sd_mmc_check+0x580>)
  4006cc:	4798      	blx	r3
  4006ce:	2800      	cmp	r0, #0
  4006d0:	f43f aea6 	beq.w	400420 <sd_mmc_check+0x50>
	if (!sd_mmc_cmd9_mci()) {
  4006d4:	4ba0      	ldr	r3, [pc, #640]	; (400958 <sd_mmc_check+0x588>)
  4006d6:	4798      	blx	r3
  4006d8:	2800      	cmp	r0, #0
  4006da:	f43f aea1 	beq.w	400420 <sd_mmc_check+0x50>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  4006de:	4b9d      	ldr	r3, [pc, #628]	; (400954 <sd_mmc_check+0x584>)
  4006e0:	681a      	ldr	r2, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4006e2:	7b93      	ldrb	r3, [r2, #14]
	value &=  ((uint32_t)1 << size) - 1;
  4006e4:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4006e8:	3b01      	subs	r3, #1
  4006ea:	2b03      	cmp	r3, #3
  4006ec:	d80c      	bhi.n	400708 <sd_mmc_check+0x338>
  4006ee:	e8df f013 	tbh	[pc, r3, lsl #1]
  4006f2:	00cc      	.short	0x00cc
  4006f4:	00d200cf 	.word	0x00d200cf
  4006f8:	00d5      	.short	0x00d5
				sd_mmc_card->type |= CARD_TYPE_HC;
  4006fa:	4b96      	ldr	r3, [pc, #600]	; (400954 <sd_mmc_check+0x584>)
  4006fc:	681a      	ldr	r2, [r3, #0]
  4006fe:	7ad3      	ldrb	r3, [r2, #11]
  400700:	f043 0308 	orr.w	r3, r3, #8
  400704:	72d3      	strb	r3, [r2, #11]
  400706:	e7d0      	b.n	4006aa <sd_mmc_check+0x2da>
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  400708:	2312      	movs	r3, #18
  40070a:	7313      	strb	r3, [r2, #12]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40070c:	7c53      	ldrb	r3, [r2, #17]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  40070e:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  400712:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  400716:	4991      	ldr	r1, [pc, #580]	; (40095c <sd_mmc_check+0x58c>)
  400718:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  40071c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400720:	fb03 f301 	mul.w	r3, r3, r1
  400724:	498e      	ldr	r1, [pc, #568]	; (400960 <sd_mmc_check+0x590>)
  400726:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  40072a:	fb03 f301 	mul.w	r3, r3, r1
  40072e:	6013      	str	r3, [r2, #0]
  400730:	7d91      	ldrb	r1, [r2, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400732:	7d50      	ldrb	r0, [r2, #21]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400734:	7d13      	ldrb	r3, [r2, #20]
  400736:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400738:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  40073c:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400740:	f3c3 030b 	ubfx	r3, r3, #0, #12
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  400744:	f640 71ff 	movw	r1, #4095	; 0xfff
  400748:	428b      	cmp	r3, r1
  40074a:	d00f      	beq.n	40076c <sd_mmc_check+0x39c>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40074c:	7e10      	ldrb	r0, [r2, #24]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40074e:	7dd1      	ldrb	r1, [r2, #23]
  400750:	0049      	lsls	r1, r1, #1
  400752:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  400756:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
  400758:	f001 0107 	and.w	r1, r1, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  40075c:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40075e:	408b      	lsls	r3, r1
  400760:	7cd1      	ldrb	r1, [r2, #19]
  400762:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  400766:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  400768:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  40076a:	6053      	str	r3, [r2, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  40076c:	8911      	ldrh	r1, [r2, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  40076e:	0409      	lsls	r1, r1, #16
  400770:	f243 1007 	movw	r0, #12551	; 0x3107
  400774:	4b76      	ldr	r3, [pc, #472]	; (400950 <sd_mmc_check+0x580>)
  400776:	4798      	blx	r3
  400778:	2800      	cmp	r0, #0
  40077a:	f43f ae51 	beq.w	400420 <sd_mmc_check+0x50>
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  40077e:	4b75      	ldr	r3, [pc, #468]	; (400954 <sd_mmc_check+0x584>)
  400780:	681b      	ldr	r3, [r3, #0]
  400782:	7b1b      	ldrb	r3, [r3, #12]
  400784:	2b3f      	cmp	r3, #63	; 0x3f
  400786:	f240 8096 	bls.w	4008b6 <sd_mmc_check+0x4e6>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  40078a:	2100      	movs	r1, #0
  40078c:	9100      	str	r1, [sp, #0]
  40078e:	2301      	movs	r3, #1
  400790:	f44f 7200 	mov.w	r2, #512	; 0x200
  400794:	4873      	ldr	r0, [pc, #460]	; (400964 <sd_mmc_check+0x594>)
  400796:	4d74      	ldr	r5, [pc, #464]	; (400968 <sd_mmc_check+0x598>)
  400798:	47a8      	blx	r5
  40079a:	2800      	cmp	r0, #0
  40079c:	f43f ae40 	beq.w	400420 <sd_mmc_check+0x50>
  4007a0:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
  4007a2:	4e72      	ldr	r6, [pc, #456]	; (40096c <sd_mmc_check+0x59c>)
  4007a4:	a803      	add	r0, sp, #12
  4007a6:	47b0      	blx	r6
  4007a8:	2800      	cmp	r0, #0
  4007aa:	f43f ae39 	beq.w	400420 <sd_mmc_check+0x50>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  4007ae:	3501      	adds	r5, #1
  4007b0:	b2ad      	uxth	r5, r5
  4007b2:	2d32      	cmp	r5, #50	; 0x32
  4007b4:	d1f6      	bne.n	4007a4 <sd_mmc_check+0x3d4>
			& MMC_CTYPE_52MHZ;
  4007b6:	9e03      	ldr	r6, [sp, #12]
  4007b8:	f006 0602 	and.w	r6, r6, #2
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  4007bc:	4b65      	ldr	r3, [pc, #404]	; (400954 <sd_mmc_check+0x584>)
  4007be:	681b      	ldr	r3, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4007c0:	7d9a      	ldrb	r2, [r3, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4007c2:	7d59      	ldrb	r1, [r3, #21]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4007c4:	7d1b      	ldrb	r3, [r3, #20]
  4007c6:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4007c8:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  4007cc:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  4007d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4007d4:	f640 72ff 	movw	r2, #4095	; 0xfff
  4007d8:	4293      	cmp	r3, r2
  4007da:	d10e      	bne.n	4007fa <sd_mmc_check+0x42a>
			if (!driver_read_word(&sec_count)) {
  4007dc:	4f63      	ldr	r7, [pc, #396]	; (40096c <sd_mmc_check+0x59c>)
  4007de:	a804      	add	r0, sp, #16
  4007e0:	47b8      	blx	r7
  4007e2:	2800      	cmp	r0, #0
  4007e4:	f43f ae1c 	beq.w	400420 <sd_mmc_check+0x50>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4007e8:	3501      	adds	r5, #1
  4007ea:	b2ad      	uxth	r5, r5
  4007ec:	2d35      	cmp	r5, #53	; 0x35
  4007ee:	d9f6      	bls.n	4007de <sd_mmc_check+0x40e>
		sd_mmc_card->capacity = sec_count / 2;
  4007f0:	4b58      	ldr	r3, [pc, #352]	; (400954 <sd_mmc_check+0x584>)
  4007f2:	681a      	ldr	r2, [r3, #0]
  4007f4:	9b04      	ldr	r3, [sp, #16]
  4007f6:	085b      	lsrs	r3, r3, #1
  4007f8:	6053      	str	r3, [r2, #4]
		if (!driver_read_word(&sec_count)) {
  4007fa:	4f5c      	ldr	r7, [pc, #368]	; (40096c <sd_mmc_check+0x59c>)
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4007fc:	2d7f      	cmp	r5, #127	; 0x7f
  4007fe:	d950      	bls.n	4008a2 <sd_mmc_check+0x4d2>
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  400800:	4b5b      	ldr	r3, [pc, #364]	; (400970 <sd_mmc_check+0x5a0>)
  400802:	7818      	ldrb	r0, [r3, #0]
  400804:	4b5b      	ldr	r3, [pc, #364]	; (400974 <sd_mmc_check+0x5a4>)
  400806:	4798      	blx	r3
  400808:	2803      	cmp	r0, #3
  40080a:	d91d      	bls.n	400848 <sd_mmc_check+0x478>
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  40080c:	4b58      	ldr	r3, [pc, #352]	; (400970 <sd_mmc_check+0x5a0>)
  40080e:	7818      	ldrb	r0, [r3, #0]
  400810:	4b58      	ldr	r3, [pc, #352]	; (400974 <sd_mmc_check+0x5a4>)
  400812:	4798      	blx	r3
  400814:	4605      	mov	r5, r0
	switch (bus_width) {
  400816:	2804      	cmp	r0, #4
  400818:	d04b      	beq.n	4008b2 <sd_mmc_check+0x4e2>
		arg = MMC_CMD6_ACCESS_SET_BITS
  40081a:	4b57      	ldr	r3, [pc, #348]	; (400978 <sd_mmc_check+0x5a8>)
  40081c:	4957      	ldr	r1, [pc, #348]	; (40097c <sd_mmc_check+0x5ac>)
  40081e:	2808      	cmp	r0, #8
  400820:	bf18      	it	ne
  400822:	4619      	movne	r1, r3
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  400824:	f243 1006 	movw	r0, #12550	; 0x3106
  400828:	4b49      	ldr	r3, [pc, #292]	; (400950 <sd_mmc_check+0x580>)
  40082a:	4798      	blx	r3
  40082c:	2800      	cmp	r0, #0
  40082e:	f43f adf7 	beq.w	400420 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400832:	4b53      	ldr	r3, [pc, #332]	; (400980 <sd_mmc_check+0x5b0>)
  400834:	4798      	blx	r3
  400836:	f010 0f80 	tst.w	r0, #128	; 0x80
  40083a:	f47f adf1 	bne.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = bus_width;
  40083e:	4b45      	ldr	r3, [pc, #276]	; (400954 <sd_mmc_check+0x584>)
  400840:	681b      	ldr	r3, [r3, #0]
  400842:	735d      	strb	r5, [r3, #13]
			sd_mmc_configure_slot();
  400844:	4b4f      	ldr	r3, [pc, #316]	; (400984 <sd_mmc_check+0x5b4>)
  400846:	4798      	blx	r3
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400848:	4b4f      	ldr	r3, [pc, #316]	; (400988 <sd_mmc_check+0x5b8>)
  40084a:	4798      	blx	r3
  40084c:	b1b0      	cbz	r0, 40087c <sd_mmc_check+0x4ac>
  40084e:	b1ae      	cbz	r6, 40087c <sd_mmc_check+0x4ac>
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400850:	494e      	ldr	r1, [pc, #312]	; (40098c <sd_mmc_check+0x5bc>)
  400852:	f243 1006 	movw	r0, #12550	; 0x3106
  400856:	4b3e      	ldr	r3, [pc, #248]	; (400950 <sd_mmc_check+0x580>)
  400858:	4798      	blx	r3
  40085a:	2800      	cmp	r0, #0
  40085c:	f43f ade0 	beq.w	400420 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400860:	4b47      	ldr	r3, [pc, #284]	; (400980 <sd_mmc_check+0x5b0>)
  400862:	4798      	blx	r3
  400864:	f010 0f80 	tst.w	r0, #128	; 0x80
  400868:	f47f adda 	bne.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  40086c:	4b39      	ldr	r3, [pc, #228]	; (400954 <sd_mmc_check+0x584>)
  40086e:	681b      	ldr	r3, [r3, #0]
  400870:	2201      	movs	r2, #1
  400872:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock = 52000000lu;
  400874:	4a46      	ldr	r2, [pc, #280]	; (400990 <sd_mmc_check+0x5c0>)
  400876:	601a      	str	r2, [r3, #0]
			sd_mmc_configure_slot();
  400878:	4b42      	ldr	r3, [pc, #264]	; (400984 <sd_mmc_check+0x5b4>)
  40087a:	4798      	blx	r3
		arg = MMC_CMD6_ACCESS_SET_BITS
  40087c:	250a      	movs	r5, #10
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  40087e:	f44f 7800 	mov.w	r8, #512	; 0x200
  400882:	f241 1710 	movw	r7, #4368	; 0x1110
  400886:	4e32      	ldr	r6, [pc, #200]	; (400950 <sd_mmc_check+0x580>)
  400888:	e01d      	b.n	4008c6 <sd_mmc_check+0x4f6>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  40088a:	2314      	movs	r3, #20
  40088c:	7313      	strb	r3, [r2, #12]
  40088e:	e73d      	b.n	40070c <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  400890:	2322      	movs	r3, #34	; 0x22
  400892:	7313      	strb	r3, [r2, #12]
  400894:	e73a      	b.n	40070c <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_3;
  400896:	2330      	movs	r3, #48	; 0x30
  400898:	7313      	strb	r3, [r2, #12]
  40089a:	e737      	b.n	40070c <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_4;
  40089c:	2340      	movs	r3, #64	; 0x40
  40089e:	7313      	strb	r3, [r2, #12]
  4008a0:	e734      	b.n	40070c <sd_mmc_check+0x33c>
		if (!driver_read_word(&sec_count)) {
  4008a2:	a804      	add	r0, sp, #16
  4008a4:	47b8      	blx	r7
  4008a6:	2800      	cmp	r0, #0
  4008a8:	f43f adba 	beq.w	400420 <sd_mmc_check+0x50>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4008ac:	3501      	adds	r5, #1
  4008ae:	b2ad      	uxth	r5, r5
  4008b0:	e7a4      	b.n	4007fc <sd_mmc_check+0x42c>
		arg = MMC_CMD6_ACCESS_SET_BITS
  4008b2:	4938      	ldr	r1, [pc, #224]	; (400994 <sd_mmc_check+0x5c4>)
  4008b4:	e7b6      	b.n	400824 <sd_mmc_check+0x454>
		sd_mmc_configure_slot();
  4008b6:	4b33      	ldr	r3, [pc, #204]	; (400984 <sd_mmc_check+0x5b4>)
  4008b8:	4798      	blx	r3
  4008ba:	e7df      	b.n	40087c <sd_mmc_check+0x4ac>
  4008bc:	3d01      	subs	r5, #1
	while (retry--) {
  4008be:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
  4008c2:	f43f adad 	beq.w	400420 <sd_mmc_check+0x50>
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  4008c6:	4641      	mov	r1, r8
  4008c8:	4638      	mov	r0, r7
  4008ca:	47b0      	blx	r6
  4008cc:	2800      	cmp	r0, #0
  4008ce:	d0f5      	beq.n	4008bc <sd_mmc_check+0x4ec>
  4008d0:	e10e      	b.n	400af0 <sd_mmc_check+0x720>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4008d2:	7dd9      	ldrb	r1, [r3, #23]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4008d4:	7d98      	ldrb	r0, [r3, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4008d6:	7d5a      	ldrb	r2, [r3, #21]
  4008d8:	0412      	lsls	r2, r2, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4008da:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  4008de:	430a      	orrs	r2, r1
	value &=  ((uint32_t)1 << size) - 1;
  4008e0:	f3c2 0215 	ubfx	r2, r2, #0, #22
				* 512;
  4008e4:	3201      	adds	r2, #1
  4008e6:	0252      	lsls	r2, r2, #9
		sd_mmc_card->capacity =
  4008e8:	605a      	str	r2, [r3, #4]
  4008ea:	e601      	b.n	4004f0 <sd_mmc_check+0x120>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4008ec:	8919      	ldrh	r1, [r3, #8]
  4008ee:	0409      	lsls	r1, r1, #16
  4008f0:	f241 1037 	movw	r0, #4407	; 0x1137
  4008f4:	4b16      	ldr	r3, [pc, #88]	; (400950 <sd_mmc_check+0x580>)
  4008f6:	4798      	blx	r3
  4008f8:	2800      	cmp	r0, #0
  4008fa:	f43f ad91 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4008fe:	2301      	movs	r3, #1
  400900:	9300      	str	r3, [sp, #0]
  400902:	2208      	movs	r2, #8
  400904:	2100      	movs	r1, #0
  400906:	4824      	ldr	r0, [pc, #144]	; (400998 <sd_mmc_check+0x5c8>)
  400908:	4d17      	ldr	r5, [pc, #92]	; (400968 <sd_mmc_check+0x598>)
  40090a:	47a8      	blx	r5
  40090c:	2800      	cmp	r0, #0
  40090e:	f43f ad87 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(scr, 1)) {
  400912:	2101      	movs	r1, #1
  400914:	a804      	add	r0, sp, #16
  400916:	4b21      	ldr	r3, [pc, #132]	; (40099c <sd_mmc_check+0x5cc>)
  400918:	4798      	blx	r3
  40091a:	2800      	cmp	r0, #0
  40091c:	f43f ad80 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400920:	4b1f      	ldr	r3, [pc, #124]	; (4009a0 <sd_mmc_check+0x5d0>)
  400922:	4798      	blx	r3
  400924:	2800      	cmp	r0, #0
  400926:	f43f ad7b 	beq.w	400420 <sd_mmc_check+0x50>
	switch (SD_SCR_SD_SPEC(scr)) {
  40092a:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40092e:	f003 030f 	and.w	r3, r3, #15
  400932:	2b01      	cmp	r3, #1
  400934:	d036      	beq.n	4009a4 <sd_mmc_check+0x5d4>
  400936:	b133      	cbz	r3, 400946 <sd_mmc_check+0x576>
  400938:	2b02      	cmp	r3, #2
  40093a:	d038      	beq.n	4009ae <sd_mmc_check+0x5de>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  40093c:	4b05      	ldr	r3, [pc, #20]	; (400954 <sd_mmc_check+0x584>)
  40093e:	681b      	ldr	r3, [r3, #0]
  400940:	2210      	movs	r2, #16
  400942:	731a      	strb	r2, [r3, #12]
  400944:	e5e5      	b.n	400512 <sd_mmc_check+0x142>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400946:	4b03      	ldr	r3, [pc, #12]	; (400954 <sd_mmc_check+0x584>)
  400948:	681b      	ldr	r3, [r3, #0]
  40094a:	2210      	movs	r2, #16
  40094c:	731a      	strb	r2, [r3, #12]
  40094e:	e5e0      	b.n	400512 <sd_mmc_check+0x142>
  400950:	00401499 	.word	0x00401499
  400954:	200009d4 	.word	0x200009d4
  400958:	00400361 	.word	0x00400361
  40095c:	00408258 	.word	0x00408258
  400960:	00408218 	.word	0x00408218
  400964:	00081108 	.word	0x00081108
  400968:	00401501 	.word	0x00401501
  40096c:	004015c5 	.word	0x004015c5
  400970:	200009fc 	.word	0x200009fc
  400974:	004013a9 	.word	0x004013a9
  400978:	01b70000 	.word	0x01b70000
  40097c:	01b70200 	.word	0x01b70200
  400980:	004014c5 	.word	0x004014c5
  400984:	004002a9 	.word	0x004002a9
  400988:	004013b3 	.word	0x004013b3
  40098c:	03b90100 	.word	0x03b90100
  400990:	03197500 	.word	0x03197500
  400994:	01b70100 	.word	0x01b70100
  400998:	00081133 	.word	0x00081133
  40099c:	00401635 	.word	0x00401635
  4009a0:	00401699 	.word	0x00401699
		sd_mmc_card->version = CARD_VER_SD_1_10;
  4009a4:	4b98      	ldr	r3, [pc, #608]	; (400c08 <sd_mmc_check+0x838>)
  4009a6:	681b      	ldr	r3, [r3, #0]
  4009a8:	221a      	movs	r2, #26
  4009aa:	731a      	strb	r2, [r3, #12]
  4009ac:	e5b1      	b.n	400512 <sd_mmc_check+0x142>
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  4009ae:	f89d 3012 	ldrb.w	r3, [sp, #18]
  4009b2:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  4009b4:	4b94      	ldr	r3, [pc, #592]	; (400c08 <sd_mmc_check+0x838>)
  4009b6:	681b      	ldr	r3, [r3, #0]
  4009b8:	bf14      	ite	ne
  4009ba:	2230      	movne	r2, #48	; 0x30
			sd_mmc_card->version = CARD_VER_SD_2_0;
  4009bc:	2220      	moveq	r2, #32
  4009be:	731a      	strb	r2, [r3, #12]
  4009c0:	e5a7      	b.n	400512 <sd_mmc_check+0x142>
		if (buf[1] == 0) {
  4009c2:	f89d 3011 	ldrb.w	r3, [sp, #17]
  4009c6:	2b00      	cmp	r3, #0
  4009c8:	f43f ad2a 	beq.w	400420 <sd_mmc_check+0x50>
		addr_new += buf[1]-1;
  4009cc:	3302      	adds	r3, #2
  4009ce:	441e      	add	r6, r3
		if (addr_new > (addr_old + 256)) {
  4009d0:	f509 7380 	add.w	r3, r9, #256	; 0x100
  4009d4:	429e      	cmp	r6, r3
  4009d6:	f63f ad23 	bhi.w	400420 <sd_mmc_check+0x50>
	addr_new = addr_old;
  4009da:	2500      	movs	r5, #0
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  4009dc:	ab04      	add	r3, sp, #16
  4009de:	442b      	add	r3, r5
  4009e0:	9300      	str	r3, [sp, #0]
  4009e2:	4643      	mov	r3, r8
  4009e4:	1972      	adds	r2, r6, r5
  4009e6:	4641      	mov	r1, r8
  4009e8:	4640      	mov	r0, r8
  4009ea:	47b8      	blx	r7
  4009ec:	3501      	adds	r5, #1
		for(i=0; i<3; i++) {
  4009ee:	2d03      	cmp	r5, #3
  4009f0:	d1f4      	bne.n	4009dc <sd_mmc_check+0x60c>
		if (buf[0] == SDIO_CISTPL_END) {
  4009f2:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009f6:	2bff      	cmp	r3, #255	; 0xff
  4009f8:	f43f ad12 	beq.w	400420 <sd_mmc_check+0x50>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  4009fc:	2b22      	cmp	r3, #34	; 0x22
  4009fe:	d1e0      	bne.n	4009c2 <sd_mmc_check+0x5f2>
  400a00:	f89d 3012 	ldrb.w	r3, [sp, #18]
  400a04:	2b00      	cmp	r3, #0
  400a06:	d1dc      	bne.n	4009c2 <sd_mmc_check+0x5f2>
  400a08:	ad04      	add	r5, sp, #16
  400a0a:	f106 0906 	add.w	r9, r6, #6
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400a0e:	f04f 0800 	mov.w	r8, #0
  400a12:	4f7e      	ldr	r7, [pc, #504]	; (400c0c <sd_mmc_check+0x83c>)
  400a14:	9500      	str	r5, [sp, #0]
  400a16:	4643      	mov	r3, r8
  400a18:	4632      	mov	r2, r6
  400a1a:	4641      	mov	r1, r8
  400a1c:	4640      	mov	r0, r8
  400a1e:	47b8      	blx	r7
		addr_new++;
  400a20:	3601      	adds	r6, #1
  400a22:	3501      	adds	r5, #1
	for(i = 0; i < 6; i++) {
  400a24:	454e      	cmp	r6, r9
  400a26:	d1f5      	bne.n	400a14 <sd_mmc_check+0x644>
	tplfe_max_tran_speed = buf[5];
  400a28:	f89d 3015 	ldrb.w	r3, [sp, #21]
  400a2c:	2b32      	cmp	r3, #50	; 0x32
  400a2e:	bf28      	it	cs
  400a30:	2332      	movcs	r3, #50	; 0x32
	sd_mmc_card->clock = unit * mul * 1000;
  400a32:	4a75      	ldr	r2, [pc, #468]	; (400c08 <sd_mmc_check+0x838>)
  400a34:	6812      	ldr	r2, [r2, #0]
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  400a36:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  400a3a:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  400a3e:	4974      	ldr	r1, [pc, #464]	; (400c10 <sd_mmc_check+0x840>)
  400a40:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  400a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400a48:	fb03 f301 	mul.w	r3, r3, r1
  400a4c:	4971      	ldr	r1, [pc, #452]	; (400c14 <sd_mmc_check+0x844>)
  400a4e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400a52:	fb03 f301 	mul.w	r3, r3, r1
  400a56:	6013      	str	r3, [r2, #0]
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400a58:	4b6f      	ldr	r3, [pc, #444]	; (400c18 <sd_mmc_check+0x848>)
  400a5a:	7818      	ldrb	r0, [r3, #0]
  400a5c:	4b6f      	ldr	r3, [pc, #444]	; (400c1c <sd_mmc_check+0x84c>)
  400a5e:	4798      	blx	r3
  400a60:	2803      	cmp	r0, #3
  400a62:	d922      	bls.n	400aaa <sd_mmc_check+0x6da>
		if (IS_SDIO()) {
  400a64:	4b68      	ldr	r3, [pc, #416]	; (400c08 <sd_mmc_check+0x838>)
  400a66:	681b      	ldr	r3, [r3, #0]
  400a68:	7adb      	ldrb	r3, [r3, #11]
  400a6a:	f013 0f04 	tst.w	r3, #4
  400a6e:	d146      	bne.n	400afe <sd_mmc_check+0x72e>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a70:	4b65      	ldr	r3, [pc, #404]	; (400c08 <sd_mmc_check+0x838>)
  400a72:	681b      	ldr	r3, [r3, #0]
  400a74:	7ada      	ldrb	r2, [r3, #11]
  400a76:	f012 0f01 	tst.w	r2, #1
  400a7a:	d014      	beq.n	400aa6 <sd_mmc_check+0x6d6>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400a7c:	8919      	ldrh	r1, [r3, #8]
  400a7e:	0409      	lsls	r1, r1, #16
  400a80:	f241 1037 	movw	r0, #4407	; 0x1137
  400a84:	4b66      	ldr	r3, [pc, #408]	; (400c20 <sd_mmc_check+0x850>)
  400a86:	4798      	blx	r3
  400a88:	2800      	cmp	r0, #0
  400a8a:	f43f acc9 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  400a8e:	2102      	movs	r1, #2
  400a90:	f241 1006 	movw	r0, #4358	; 0x1106
  400a94:	4b62      	ldr	r3, [pc, #392]	; (400c20 <sd_mmc_check+0x850>)
  400a96:	4798      	blx	r3
  400a98:	2800      	cmp	r0, #0
  400a9a:	f43f acc1 	beq.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400a9e:	4b5a      	ldr	r3, [pc, #360]	; (400c08 <sd_mmc_check+0x838>)
  400aa0:	681b      	ldr	r3, [r3, #0]
  400aa2:	2204      	movs	r2, #4
  400aa4:	735a      	strb	r2, [r3, #13]
		sd_mmc_configure_slot();
  400aa6:	4b5f      	ldr	r3, [pc, #380]	; (400c24 <sd_mmc_check+0x854>)
  400aa8:	4798      	blx	r3
	if (driver_is_high_speed_capable()) {
  400aaa:	4b5f      	ldr	r3, [pc, #380]	; (400c28 <sd_mmc_check+0x858>)
  400aac:	4798      	blx	r3
  400aae:	b180      	cbz	r0, 400ad2 <sd_mmc_check+0x702>
		if (IS_SDIO()) {
  400ab0:	4b55      	ldr	r3, [pc, #340]	; (400c08 <sd_mmc_check+0x838>)
  400ab2:	681b      	ldr	r3, [r3, #0]
  400ab4:	7adb      	ldrb	r3, [r3, #11]
  400ab6:	f013 0f04 	tst.w	r3, #4
  400aba:	d141      	bne.n	400b40 <sd_mmc_check+0x770>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400abc:	4b52      	ldr	r3, [pc, #328]	; (400c08 <sd_mmc_check+0x838>)
  400abe:	681b      	ldr	r3, [r3, #0]
  400ac0:	7ada      	ldrb	r2, [r3, #11]
  400ac2:	f012 0f01 	tst.w	r2, #1
  400ac6:	d002      	beq.n	400ace <sd_mmc_check+0x6fe>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400ac8:	7b1b      	ldrb	r3, [r3, #12]
  400aca:	2b10      	cmp	r3, #16
  400acc:	d85d      	bhi.n	400b8a <sd_mmc_check+0x7ba>
		sd_mmc_configure_slot();
  400ace:	4b55      	ldr	r3, [pc, #340]	; (400c24 <sd_mmc_check+0x854>)
  400ad0:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400ad2:	4b4d      	ldr	r3, [pc, #308]	; (400c08 <sd_mmc_check+0x838>)
  400ad4:	681b      	ldr	r3, [r3, #0]
  400ad6:	7adb      	ldrb	r3, [r3, #11]
  400ad8:	f013 0f01 	tst.w	r3, #1
  400adc:	d008      	beq.n	400af0 <sd_mmc_check+0x720>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400ade:	f44f 7100 	mov.w	r1, #512	; 0x200
  400ae2:	f241 1010 	movw	r0, #4368	; 0x1110
  400ae6:	4b4e      	ldr	r3, [pc, #312]	; (400c20 <sd_mmc_check+0x850>)
  400ae8:	4798      	blx	r3
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400aea:	2800      	cmp	r0, #0
  400aec:	f43f ac98 	beq.w	400420 <sd_mmc_check+0x50>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400af0:	4b45      	ldr	r3, [pc, #276]	; (400c08 <sd_mmc_check+0x838>)
  400af2:	681b      	ldr	r3, [r3, #0]
  400af4:	2200      	movs	r2, #0
  400af6:	729a      	strb	r2, [r3, #10]
		sd_mmc_deselect_slot();
  400af8:	4b4c      	ldr	r3, [pc, #304]	; (400c2c <sd_mmc_check+0x85c>)
  400afa:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
  400afc:	e472      	b.n	4003e4 <sd_mmc_check+0x14>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  400afe:	ab04      	add	r3, sp, #16
  400b00:	9300      	str	r3, [sp, #0]
  400b02:	2300      	movs	r3, #0
  400b04:	2208      	movs	r2, #8
  400b06:	4619      	mov	r1, r3
  400b08:	4618      	mov	r0, r3
  400b0a:	4d40      	ldr	r5, [pc, #256]	; (400c0c <sd_mmc_check+0x83c>)
  400b0c:	47a8      	blx	r5
  400b0e:	2800      	cmp	r0, #0
  400b10:	f43f ac86 	beq.w	400420 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  400b14:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  400b18:	2b00      	cmp	r3, #0
  400b1a:	daa9      	bge.n	400a70 <sd_mmc_check+0x6a0>
	u8_value = SDIO_BUSWIDTH_4B;
  400b1c:	ab14      	add	r3, sp, #80	; 0x50
  400b1e:	2202      	movs	r2, #2
  400b20:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  400b24:	9300      	str	r3, [sp, #0]
  400b26:	2301      	movs	r3, #1
  400b28:	2207      	movs	r2, #7
  400b2a:	2100      	movs	r1, #0
  400b2c:	4618      	mov	r0, r3
  400b2e:	47a8      	blx	r5
  400b30:	2800      	cmp	r0, #0
  400b32:	f43f ac75 	beq.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400b36:	4b34      	ldr	r3, [pc, #208]	; (400c08 <sd_mmc_check+0x838>)
  400b38:	681b      	ldr	r3, [r3, #0]
  400b3a:	2204      	movs	r2, #4
  400b3c:	735a      	strb	r2, [r3, #13]
  400b3e:	e797      	b.n	400a70 <sd_mmc_check+0x6a0>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  400b40:	ab04      	add	r3, sp, #16
  400b42:	9300      	str	r3, [sp, #0]
  400b44:	2300      	movs	r3, #0
  400b46:	2213      	movs	r2, #19
  400b48:	4619      	mov	r1, r3
  400b4a:	4618      	mov	r0, r3
  400b4c:	4d2f      	ldr	r5, [pc, #188]	; (400c0c <sd_mmc_check+0x83c>)
  400b4e:	47a8      	blx	r5
  400b50:	2800      	cmp	r0, #0
  400b52:	f43f ac65 	beq.w	400420 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  400b56:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400b5a:	f013 0f01 	tst.w	r3, #1
  400b5e:	d0ad      	beq.n	400abc <sd_mmc_check+0x6ec>
	u8_value = SDIO_EHS;
  400b60:	ab14      	add	r3, sp, #80	; 0x50
  400b62:	2202      	movs	r2, #2
  400b64:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  400b68:	9300      	str	r3, [sp, #0]
  400b6a:	2301      	movs	r3, #1
  400b6c:	2213      	movs	r2, #19
  400b6e:	2100      	movs	r1, #0
  400b70:	4618      	mov	r0, r3
  400b72:	47a8      	blx	r5
  400b74:	2800      	cmp	r0, #0
  400b76:	f43f ac53 	beq.w	400420 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400b7a:	4b23      	ldr	r3, [pc, #140]	; (400c08 <sd_mmc_check+0x838>)
  400b7c:	681b      	ldr	r3, [r3, #0]
  400b7e:	2201      	movs	r2, #1
  400b80:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
  400b82:	681a      	ldr	r2, [r3, #0]
  400b84:	0052      	lsls	r2, r2, #1
  400b86:	601a      	str	r2, [r3, #0]
  400b88:	e798      	b.n	400abc <sd_mmc_check+0x6ec>
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  400b8a:	2540      	movs	r5, #64	; 0x40
  400b8c:	462a      	mov	r2, r5
  400b8e:	2100      	movs	r1, #0
  400b90:	a804      	add	r0, sp, #16
  400b92:	4b27      	ldr	r3, [pc, #156]	; (400c30 <sd_mmc_check+0x860>)
  400b94:	4798      	blx	r3
	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  400b96:	2301      	movs	r3, #1
  400b98:	9300      	str	r3, [sp, #0]
  400b9a:	462a      	mov	r2, r5
  400b9c:	4925      	ldr	r1, [pc, #148]	; (400c34 <sd_mmc_check+0x864>)
  400b9e:	4826      	ldr	r0, [pc, #152]	; (400c38 <sd_mmc_check+0x868>)
  400ba0:	4d26      	ldr	r5, [pc, #152]	; (400c3c <sd_mmc_check+0x86c>)
  400ba2:	47a8      	blx	r5
  400ba4:	2800      	cmp	r0, #0
  400ba6:	f43f ac3b 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(switch_status, 1)) {
  400baa:	2101      	movs	r1, #1
  400bac:	a804      	add	r0, sp, #16
  400bae:	4b24      	ldr	r3, [pc, #144]	; (400c40 <sd_mmc_check+0x870>)
  400bb0:	4798      	blx	r3
  400bb2:	2800      	cmp	r0, #0
  400bb4:	f43f ac34 	beq.w	400420 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400bb8:	4b22      	ldr	r3, [pc, #136]	; (400c44 <sd_mmc_check+0x874>)
  400bba:	4798      	blx	r3
  400bbc:	2800      	cmp	r0, #0
  400bbe:	f43f ac2f 	beq.w	400420 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400bc2:	4b21      	ldr	r3, [pc, #132]	; (400c48 <sd_mmc_check+0x878>)
  400bc4:	4798      	blx	r3
  400bc6:	f010 0f80 	tst.w	r0, #128	; 0x80
  400bca:	f47f ac29 	bne.w	400420 <sd_mmc_check+0x50>
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400bce:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400bd2:	f003 030f 	and.w	r3, r3, #15
  400bd6:	2b0f      	cmp	r3, #15
  400bd8:	f43f af79 	beq.w	400ace <sd_mmc_check+0x6fe>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400bdc:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400be0:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400be4:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400be8:	f47f ac1a 	bne.w	400420 <sd_mmc_check+0x50>
	driver_send_clock();
  400bec:	4b17      	ldr	r3, [pc, #92]	; (400c4c <sd_mmc_check+0x87c>)
  400bee:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400bf0:	4b05      	ldr	r3, [pc, #20]	; (400c08 <sd_mmc_check+0x838>)
  400bf2:	681b      	ldr	r3, [r3, #0]
  400bf4:	2201      	movs	r2, #1
  400bf6:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
  400bf8:	681a      	ldr	r2, [r3, #0]
  400bfa:	0052      	lsls	r2, r2, #1
  400bfc:	601a      	str	r2, [r3, #0]
  400bfe:	e766      	b.n	400ace <sd_mmc_check+0x6fe>
	*v2 = 0;
  400c00:	f04f 0900 	mov.w	r9, #0
  400c04:	e41e      	b.n	400444 <sd_mmc_check+0x74>
  400c06:	bf00      	nop
  400c08:	200009d4 	.word	0x200009d4
  400c0c:	00400329 	.word	0x00400329
  400c10:	00408258 	.word	0x00408258
  400c14:	00408274 	.word	0x00408274
  400c18:	200009fc 	.word	0x200009fc
  400c1c:	004013a9 	.word	0x004013a9
  400c20:	00401499 	.word	0x00401499
  400c24:	004002a9 	.word	0x004002a9
  400c28:	004013b3 	.word	0x004013b3
  400c2c:	00400395 	.word	0x00400395
  400c30:	00403929 	.word	0x00403929
  400c34:	80ffff01 	.word	0x80ffff01
  400c38:	00081106 	.word	0x00081106
  400c3c:	00401501 	.word	0x00401501
  400c40:	00401635 	.word	0x00401635
  400c44:	00401699 	.word	0x00401699
  400c48:	004014c5 	.word	0x004014c5
  400c4c:	00401475 	.word	0x00401475

00400c50 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400c50:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c52:	4b05      	ldr	r3, [pc, #20]	; (400c68 <sd_mmc_get_type+0x18>)
  400c54:	4798      	blx	r3
  400c56:	b108      	cbz	r0, 400c5c <sd_mmc_get_type+0xc>
		return CARD_TYPE_UNKNOWN;
  400c58:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400c5a:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c5c:	4b03      	ldr	r3, [pc, #12]	; (400c6c <sd_mmc_get_type+0x1c>)
  400c5e:	4798      	blx	r3
	return sd_mmc_card->type;
  400c60:	4b03      	ldr	r3, [pc, #12]	; (400c70 <sd_mmc_get_type+0x20>)
  400c62:	681b      	ldr	r3, [r3, #0]
  400c64:	7ad8      	ldrb	r0, [r3, #11]
  400c66:	bd08      	pop	{r3, pc}
  400c68:	004002d1 	.word	0x004002d1
  400c6c:	00400395 	.word	0x00400395
  400c70:	200009d4 	.word	0x200009d4

00400c74 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  400c74:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c76:	4b05      	ldr	r3, [pc, #20]	; (400c8c <sd_mmc_get_capacity+0x18>)
  400c78:	4798      	blx	r3
  400c7a:	b108      	cbz	r0, 400c80 <sd_mmc_get_capacity+0xc>
		return 0;
  400c7c:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400c7e:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c80:	4b03      	ldr	r3, [pc, #12]	; (400c90 <sd_mmc_get_capacity+0x1c>)
  400c82:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400c84:	4b03      	ldr	r3, [pc, #12]	; (400c94 <sd_mmc_get_capacity+0x20>)
  400c86:	681b      	ldr	r3, [r3, #0]
  400c88:	6858      	ldr	r0, [r3, #4]
  400c8a:	bd08      	pop	{r3, pc}
  400c8c:	004002d1 	.word	0x004002d1
  400c90:	00400395 	.word	0x00400395
  400c94:	200009d4 	.word	0x200009d4

00400c98 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400c98:	2000      	movs	r0, #0
  400c9a:	4770      	bx	lr

00400c9c <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400ca0:	b082      	sub	sp, #8
  400ca2:	468a      	mov	sl, r1
  400ca4:	4691      	mov	r9, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400ca6:	4b26      	ldr	r3, [pc, #152]	; (400d40 <sd_mmc_init_read_blocks+0xa4>)
  400ca8:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400caa:	4680      	mov	r8, r0
  400cac:	b118      	cbz	r0, 400cb6 <sd_mmc_init_read_blocks+0x1a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400cae:	4640      	mov	r0, r8
  400cb0:	b002      	add	sp, #8
  400cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400cb6:	4c23      	ldr	r4, [pc, #140]	; (400d44 <sd_mmc_init_read_blocks+0xa8>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400cb8:	4e23      	ldr	r6, [pc, #140]	; (400d48 <sd_mmc_init_read_blocks+0xac>)
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400cba:	4d24      	ldr	r5, [pc, #144]	; (400d4c <sd_mmc_init_read_blocks+0xb0>)
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400cbc:	4f24      	ldr	r7, [pc, #144]	; (400d50 <sd_mmc_init_read_blocks+0xb4>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400cbe:	6833      	ldr	r3, [r6, #0]
  400cc0:	8919      	ldrh	r1, [r3, #8]
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400cc2:	0409      	lsls	r1, r1, #16
  400cc4:	f241 100d 	movw	r0, #4365	; 0x110d
  400cc8:	47a8      	blx	r5
  400cca:	b128      	cbz	r0, 400cd8 <sd_mmc_init_read_blocks+0x3c>
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400ccc:	47b8      	blx	r7
  400cce:	f410 7f80 	tst.w	r0, #256	; 0x100
  400cd2:	d117      	bne.n	400d04 <sd_mmc_init_read_blocks+0x68>
		if (nec_timeout-- == 0) {
  400cd4:	3c01      	subs	r4, #1
  400cd6:	d1f2      	bne.n	400cbe <sd_mmc_init_read_blocks+0x22>
		sd_mmc_deselect_slot();
  400cd8:	4b1e      	ldr	r3, [pc, #120]	; (400d54 <sd_mmc_init_read_blocks+0xb8>)
  400cda:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400cdc:	f04f 0805 	mov.w	r8, #5
  400ce0:	e7e5      	b.n	400cae <sd_mmc_init_read_blocks+0x12>
		resp = driver_get_response();
  400ce2:	4b1b      	ldr	r3, [pc, #108]	; (400d50 <sd_mmc_init_read_blocks+0xb4>)
  400ce4:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400ce6:	4b1c      	ldr	r3, [pc, #112]	; (400d58 <sd_mmc_init_read_blocks+0xbc>)
  400ce8:	4003      	ands	r3, r0
  400cea:	b933      	cbnz	r3, 400cfa <sd_mmc_init_read_blocks+0x5e>
	sd_mmc_nb_block_remaining = nb_block;
  400cec:	4b1b      	ldr	r3, [pc, #108]	; (400d5c <sd_mmc_init_read_blocks+0xc0>)
  400cee:	f8a3 9000 	strh.w	r9, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400cf2:	4b1b      	ldr	r3, [pc, #108]	; (400d60 <sd_mmc_init_read_blocks+0xc4>)
  400cf4:	f8a3 9000 	strh.w	r9, [r3]
	return SD_MMC_OK;
  400cf8:	e7d9      	b.n	400cae <sd_mmc_init_read_blocks+0x12>
			sd_mmc_deselect_slot();
  400cfa:	4b16      	ldr	r3, [pc, #88]	; (400d54 <sd_mmc_init_read_blocks+0xb8>)
  400cfc:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400cfe:	f04f 0805 	mov.w	r8, #5
  400d02:	e7d4      	b.n	400cae <sd_mmc_init_read_blocks+0x12>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400d04:	4b17      	ldr	r3, [pc, #92]	; (400d64 <sd_mmc_init_read_blocks+0xc8>)
  400d06:	4818      	ldr	r0, [pc, #96]	; (400d68 <sd_mmc_init_read_blocks+0xcc>)
  400d08:	f1b9 0f01 	cmp.w	r9, #1
  400d0c:	bf98      	it	ls
  400d0e:	4618      	movls	r0, r3
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400d10:	4b0d      	ldr	r3, [pc, #52]	; (400d48 <sd_mmc_init_read_blocks+0xac>)
  400d12:	681b      	ldr	r3, [r3, #0]
  400d14:	7adb      	ldrb	r3, [r3, #11]
  400d16:	f013 0f08 	tst.w	r3, #8
  400d1a:	d101      	bne.n	400d20 <sd_mmc_init_read_blocks+0x84>
		arg = (start * SD_MMC_BLOCK_SIZE);
  400d1c:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400d20:	2301      	movs	r3, #1
  400d22:	9300      	str	r3, [sp, #0]
  400d24:	464b      	mov	r3, r9
  400d26:	f44f 7200 	mov.w	r2, #512	; 0x200
  400d2a:	4651      	mov	r1, sl
  400d2c:	4c0f      	ldr	r4, [pc, #60]	; (400d6c <sd_mmc_init_read_blocks+0xd0>)
  400d2e:	47a0      	blx	r4
  400d30:	2800      	cmp	r0, #0
  400d32:	d1d6      	bne.n	400ce2 <sd_mmc_init_read_blocks+0x46>
		sd_mmc_deselect_slot();
  400d34:	4b07      	ldr	r3, [pc, #28]	; (400d54 <sd_mmc_init_read_blocks+0xb8>)
  400d36:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400d38:	f04f 0805 	mov.w	r8, #5
  400d3c:	e7b7      	b.n	400cae <sd_mmc_init_read_blocks+0x12>
  400d3e:	bf00      	nop
  400d40:	004002d1 	.word	0x004002d1
  400d44:	00030d41 	.word	0x00030d41
  400d48:	200009d4 	.word	0x200009d4
  400d4c:	00401499 	.word	0x00401499
  400d50:	004014c5 	.word	0x004014c5
  400d54:	00400395 	.word	0x00400395
  400d58:	e4580000 	.word	0xe4580000
  400d5c:	200009f8 	.word	0x200009f8
  400d60:	200009fa 	.word	0x200009fa
  400d64:	00081111 	.word	0x00081111
  400d68:	00101112 	.word	0x00101112
  400d6c:	00401501 	.word	0x00401501

00400d70 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400d70:	b510      	push	{r4, lr}
  400d72:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400d74:	4b06      	ldr	r3, [pc, #24]	; (400d90 <sd_mmc_start_read_blocks+0x20>)
  400d76:	4798      	blx	r3
  400d78:	b920      	cbnz	r0, 400d84 <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400d7a:	2200      	movs	r2, #0
  400d7c:	4b05      	ldr	r3, [pc, #20]	; (400d94 <sd_mmc_start_read_blocks+0x24>)
  400d7e:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400d80:	2005      	movs	r0, #5
  400d82:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400d84:	4a03      	ldr	r2, [pc, #12]	; (400d94 <sd_mmc_start_read_blocks+0x24>)
  400d86:	8813      	ldrh	r3, [r2, #0]
  400d88:	1b1c      	subs	r4, r3, r4
  400d8a:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400d8c:	2000      	movs	r0, #0
}
  400d8e:	bd10      	pop	{r4, pc}
  400d90:	00401635 	.word	0x00401635
  400d94:	200009f8 	.word	0x200009f8

00400d98 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400d98:	b510      	push	{r4, lr}
  400d9a:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400d9c:	4b13      	ldr	r3, [pc, #76]	; (400dec <sd_mmc_wait_end_of_read_blocks+0x54>)
  400d9e:	4798      	blx	r3
  400da0:	b908      	cbnz	r0, 400da6 <sd_mmc_wait_end_of_read_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400da2:	2005      	movs	r0, #5
  400da4:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400da6:	b184      	cbz	r4, 400dca <sd_mmc_wait_end_of_read_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400da8:	2200      	movs	r2, #0
  400daa:	4b11      	ldr	r3, [pc, #68]	; (400df0 <sd_mmc_wait_end_of_read_blocks+0x58>)
  400dac:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400dae:	4b11      	ldr	r3, [pc, #68]	; (400df4 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400db0:	881b      	ldrh	r3, [r3, #0]
  400db2:	2b01      	cmp	r3, #1
  400db4:	d00f      	beq.n	400dd6 <sd_mmc_wait_end_of_read_blocks+0x3e>
		return SD_MMC_OK;
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400db6:	2100      	movs	r1, #0
  400db8:	f243 100c 	movw	r0, #12556	; 0x310c
  400dbc:	4b0e      	ldr	r3, [pc, #56]	; (400df8 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400dbe:	4798      	blx	r3
  400dc0:	b168      	cbz	r0, 400dde <sd_mmc_wait_end_of_read_blocks+0x46>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
  400dc2:	4b0e      	ldr	r3, [pc, #56]	; (400dfc <sd_mmc_wait_end_of_read_blocks+0x64>)
  400dc4:	4798      	blx	r3
	return SD_MMC_OK;
  400dc6:	2000      	movs	r0, #0
  400dc8:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400dca:	4b09      	ldr	r3, [pc, #36]	; (400df0 <sd_mmc_wait_end_of_read_blocks+0x58>)
  400dcc:	881b      	ldrh	r3, [r3, #0]
  400dce:	2b00      	cmp	r3, #0
  400dd0:	d0ed      	beq.n	400dae <sd_mmc_wait_end_of_read_blocks+0x16>
		return SD_MMC_OK;
  400dd2:	2000      	movs	r0, #0
}
  400dd4:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400dd6:	4b09      	ldr	r3, [pc, #36]	; (400dfc <sd_mmc_wait_end_of_read_blocks+0x64>)
  400dd8:	4798      	blx	r3
		return SD_MMC_OK;
  400dda:	2000      	movs	r0, #0
  400ddc:	bd10      	pop	{r4, pc}
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  400dde:	2100      	movs	r1, #0
  400de0:	f243 100c 	movw	r0, #12556	; 0x310c
  400de4:	4b04      	ldr	r3, [pc, #16]	; (400df8 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400de6:	4798      	blx	r3
  400de8:	e7eb      	b.n	400dc2 <sd_mmc_wait_end_of_read_blocks+0x2a>
  400dea:	bf00      	nop
  400dec:	00401699 	.word	0x00401699
  400df0:	200009f8 	.word	0x200009f8
  400df4:	200009fa 	.word	0x200009fa
  400df8:	00401499 	.word	0x00401499
  400dfc:	00400395 	.word	0x00400395

00400e00 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400e00:	b570      	push	{r4, r5, r6, lr}
  400e02:	b082      	sub	sp, #8
  400e04:	460e      	mov	r6, r1
  400e06:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400e08:	4b16      	ldr	r3, [pc, #88]	; (400e64 <sd_mmc_init_write_blocks+0x64>)
  400e0a:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400e0c:	4604      	mov	r4, r0
  400e0e:	b9b8      	cbnz	r0, 400e40 <sd_mmc_init_write_blocks+0x40>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400e10:	4b15      	ldr	r3, [pc, #84]	; (400e68 <sd_mmc_init_write_blocks+0x68>)
  400e12:	4816      	ldr	r0, [pc, #88]	; (400e6c <sd_mmc_init_write_blocks+0x6c>)
  400e14:	2d01      	cmp	r5, #1
  400e16:	bf98      	it	ls
  400e18:	4618      	movls	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400e1a:	4b15      	ldr	r3, [pc, #84]	; (400e70 <sd_mmc_init_write_blocks+0x70>)
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	7adb      	ldrb	r3, [r3, #11]
  400e20:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400e24:	bf08      	it	eq
  400e26:	0276      	lsleq	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400e28:	2301      	movs	r3, #1
  400e2a:	9300      	str	r3, [sp, #0]
  400e2c:	462b      	mov	r3, r5
  400e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
  400e32:	4631      	mov	r1, r6
  400e34:	4e0f      	ldr	r6, [pc, #60]	; (400e74 <sd_mmc_init_write_blocks+0x74>)
  400e36:	47b0      	blx	r6
  400e38:	b928      	cbnz	r0, 400e46 <sd_mmc_init_write_blocks+0x46>
		sd_mmc_deselect_slot();
  400e3a:	4b0f      	ldr	r3, [pc, #60]	; (400e78 <sd_mmc_init_write_blocks+0x78>)
  400e3c:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400e3e:	2405      	movs	r4, #5
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400e40:	4620      	mov	r0, r4
  400e42:	b002      	add	sp, #8
  400e44:	bd70      	pop	{r4, r5, r6, pc}
		resp = driver_get_response();
  400e46:	4b0d      	ldr	r3, [pc, #52]	; (400e7c <sd_mmc_init_write_blocks+0x7c>)
  400e48:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400e4a:	4b0d      	ldr	r3, [pc, #52]	; (400e80 <sd_mmc_init_write_blocks+0x80>)
  400e4c:	4003      	ands	r3, r0
  400e4e:	b923      	cbnz	r3, 400e5a <sd_mmc_init_write_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
  400e50:	4b0c      	ldr	r3, [pc, #48]	; (400e84 <sd_mmc_init_write_blocks+0x84>)
  400e52:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400e54:	4b0c      	ldr	r3, [pc, #48]	; (400e88 <sd_mmc_init_write_blocks+0x88>)
  400e56:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
  400e58:	e7f2      	b.n	400e40 <sd_mmc_init_write_blocks+0x40>
			sd_mmc_deselect_slot();
  400e5a:	4b07      	ldr	r3, [pc, #28]	; (400e78 <sd_mmc_init_write_blocks+0x78>)
  400e5c:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e5e:	2405      	movs	r4, #5
  400e60:	e7ee      	b.n	400e40 <sd_mmc_init_write_blocks+0x40>
  400e62:	bf00      	nop
  400e64:	004002d1 	.word	0x004002d1
  400e68:	00089118 	.word	0x00089118
  400e6c:	00109119 	.word	0x00109119
  400e70:	200009d4 	.word	0x200009d4
  400e74:	00401501 	.word	0x00401501
  400e78:	00400395 	.word	0x00400395
  400e7c:	004014c5 	.word	0x004014c5
  400e80:	e4580000 	.word	0xe4580000
  400e84:	200009f8 	.word	0x200009f8
  400e88:	200009fa 	.word	0x200009fa

00400e8c <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  400e8c:	b510      	push	{r4, lr}
  400e8e:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  400e90:	4b06      	ldr	r3, [pc, #24]	; (400eac <sd_mmc_start_write_blocks+0x20>)
  400e92:	4798      	blx	r3
  400e94:	b920      	cbnz	r0, 400ea0 <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400e96:	2200      	movs	r2, #0
  400e98:	4b05      	ldr	r3, [pc, #20]	; (400eb0 <sd_mmc_start_write_blocks+0x24>)
  400e9a:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400e9c:	2005      	movs	r0, #5
  400e9e:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400ea0:	4a03      	ldr	r2, [pc, #12]	; (400eb0 <sd_mmc_start_write_blocks+0x24>)
  400ea2:	8813      	ldrh	r3, [r2, #0]
  400ea4:	1b1c      	subs	r4, r3, r4
  400ea6:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400ea8:	2000      	movs	r0, #0
}
  400eaa:	bd10      	pop	{r4, pc}
  400eac:	00401709 	.word	0x00401709
  400eb0:	200009f8 	.word	0x200009f8

00400eb4 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  400eb4:	b510      	push	{r4, lr}
  400eb6:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  400eb8:	4b12      	ldr	r3, [pc, #72]	; (400f04 <sd_mmc_wait_end_of_write_blocks+0x50>)
  400eba:	4798      	blx	r3
  400ebc:	b908      	cbnz	r0, 400ec2 <sd_mmc_wait_end_of_write_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400ebe:	2005      	movs	r0, #5
  400ec0:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400ec2:	b184      	cbz	r4, 400ee6 <sd_mmc_wait_end_of_write_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400ec4:	2200      	movs	r2, #0
  400ec6:	4b10      	ldr	r3, [pc, #64]	; (400f08 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400ec8:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400eca:	4b10      	ldr	r3, [pc, #64]	; (400f0c <sd_mmc_wait_end_of_write_blocks+0x58>)
  400ecc:	881b      	ldrh	r3, [r3, #0]
  400ece:	2b01      	cmp	r3, #1
  400ed0:	d00f      	beq.n	400ef2 <sd_mmc_wait_end_of_write_blocks+0x3e>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400ed2:	2100      	movs	r1, #0
  400ed4:	f243 100c 	movw	r0, #12556	; 0x310c
  400ed8:	4b0d      	ldr	r3, [pc, #52]	; (400f10 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400eda:	4798      	blx	r3
  400edc:	b968      	cbnz	r0, 400efa <sd_mmc_wait_end_of_write_blocks+0x46>
			sd_mmc_deselect_slot();
  400ede:	4b0d      	ldr	r3, [pc, #52]	; (400f14 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400ee0:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400ee2:	2005      	movs	r0, #5
  400ee4:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400ee6:	4b08      	ldr	r3, [pc, #32]	; (400f08 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400ee8:	881b      	ldrh	r3, [r3, #0]
  400eea:	2b00      	cmp	r3, #0
  400eec:	d0ed      	beq.n	400eca <sd_mmc_wait_end_of_write_blocks+0x16>
		return SD_MMC_OK;
  400eee:	2000      	movs	r0, #0
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400ef0:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400ef2:	4b08      	ldr	r3, [pc, #32]	; (400f14 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400ef4:	4798      	blx	r3
		return SD_MMC_OK;
  400ef6:	2000      	movs	r0, #0
  400ef8:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
  400efa:	4b06      	ldr	r3, [pc, #24]	; (400f14 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400efc:	4798      	blx	r3
	return SD_MMC_OK;
  400efe:	2000      	movs	r0, #0
  400f00:	bd10      	pop	{r4, pc}
  400f02:	bf00      	nop
  400f04:	00401771 	.word	0x00401771
  400f08:	200009f8 	.word	0x200009f8
  400f0c:	200009fa 	.word	0x200009fa
  400f10:	00401499 	.word	0x00401499
  400f14:	00400395 	.word	0x00400395

00400f18 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  400f18:	b510      	push	{r4, lr}
  400f1a:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  400f1c:	4b0f      	ldr	r3, [pc, #60]	; (400f5c <sd_mmc_test_unit_ready+0x44>)
  400f1e:	4798      	blx	r3
  400f20:	2801      	cmp	r0, #1
  400f22:	d018      	beq.n	400f56 <sd_mmc_test_unit_ready+0x3e>
  400f24:	b118      	cbz	r0, 400f2e <sd_mmc_test_unit_ready+0x16>
  400f26:	2802      	cmp	r0, #2
  400f28:	d010      	beq.n	400f4c <sd_mmc_test_unit_ready+0x34>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  400f2a:	2001      	movs	r0, #1
  400f2c:	bd10      	pop	{r4, pc}
		if (sd_mmc_ejected[slot]) {
  400f2e:	4b0c      	ldr	r3, [pc, #48]	; (400f60 <sd_mmc_test_unit_ready+0x48>)
  400f30:	5d1b      	ldrb	r3, [r3, r4]
  400f32:	b10b      	cbz	r3, 400f38 <sd_mmc_test_unit_ready+0x20>
			return CTRL_NO_PRESENT;
  400f34:	2002      	movs	r0, #2
	}
}
  400f36:	bd10      	pop	{r4, pc}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  400f38:	4620      	mov	r0, r4
  400f3a:	4b0a      	ldr	r3, [pc, #40]	; (400f64 <sd_mmc_test_unit_ready+0x4c>)
  400f3c:	4798      	blx	r3
  400f3e:	f000 0003 	and.w	r0, r0, #3
		return CTRL_NO_PRESENT;
  400f42:	2800      	cmp	r0, #0
  400f44:	bf14      	ite	ne
  400f46:	2000      	movne	r0, #0
  400f48:	2002      	moveq	r0, #2
  400f4a:	bd10      	pop	{r4, pc}
		sd_mmc_ejected[slot] = false;
  400f4c:	2200      	movs	r2, #0
  400f4e:	4b04      	ldr	r3, [pc, #16]	; (400f60 <sd_mmc_test_unit_ready+0x48>)
  400f50:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  400f52:	2002      	movs	r0, #2
  400f54:	bd10      	pop	{r4, pc}
		return CTRL_BUSY;
  400f56:	2003      	movs	r0, #3
  400f58:	bd10      	pop	{r4, pc}
  400f5a:	bf00      	nop
  400f5c:	004003d1 	.word	0x004003d1
  400f60:	20000a00 	.word	0x20000a00
  400f64:	00400c51 	.word	0x00400c51

00400f68 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  400f68:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  400f6a:	2000      	movs	r0, #0
  400f6c:	4b01      	ldr	r3, [pc, #4]	; (400f74 <sd_mmc_test_unit_ready_0+0xc>)
  400f6e:	4798      	blx	r3
}
  400f70:	bd08      	pop	{r3, pc}
  400f72:	bf00      	nop
  400f74:	00400f19 	.word	0x00400f19

00400f78 <sd_mmc_test_unit_ready_1>:


Ctrl_status sd_mmc_test_unit_ready_1(void)
{
  400f78:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(1);
  400f7a:	2001      	movs	r0, #1
  400f7c:	4b01      	ldr	r3, [pc, #4]	; (400f84 <sd_mmc_test_unit_ready_1+0xc>)
  400f7e:	4798      	blx	r3
}
  400f80:	bd08      	pop	{r3, pc}
  400f82:	bf00      	nop
  400f84:	00400f19 	.word	0x00400f19

00400f88 <sd_mmc_read_capacity>:

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  400f88:	b538      	push	{r3, r4, r5, lr}
  400f8a:	4604      	mov	r4, r0
  400f8c:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  400f8e:	4b04      	ldr	r3, [pc, #16]	; (400fa0 <sd_mmc_read_capacity+0x18>)
  400f90:	4798      	blx	r3
  400f92:	0040      	lsls	r0, r0, #1
  400f94:	3801      	subs	r0, #1
  400f96:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  400f98:	4620      	mov	r0, r4
  400f9a:	4b02      	ldr	r3, [pc, #8]	; (400fa4 <sd_mmc_read_capacity+0x1c>)
  400f9c:	4798      	blx	r3
}
  400f9e:	bd38      	pop	{r3, r4, r5, pc}
  400fa0:	00400c75 	.word	0x00400c75
  400fa4:	00400f19 	.word	0x00400f19

00400fa8 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  400fa8:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(0, nb_sector);
  400faa:	4601      	mov	r1, r0
  400fac:	2000      	movs	r0, #0
  400fae:	4b01      	ldr	r3, [pc, #4]	; (400fb4 <sd_mmc_read_capacity_0+0xc>)
  400fb0:	4798      	blx	r3
}
  400fb2:	bd08      	pop	{r3, pc}
  400fb4:	00400f89 	.word	0x00400f89

00400fb8 <sd_mmc_read_capacity_1>:

Ctrl_status sd_mmc_read_capacity_1(uint32_t *nb_sector)
{
  400fb8:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(1, nb_sector);
  400fba:	4601      	mov	r1, r0
  400fbc:	2001      	movs	r0, #1
  400fbe:	4b01      	ldr	r3, [pc, #4]	; (400fc4 <sd_mmc_read_capacity_1+0xc>)
  400fc0:	4798      	blx	r3
}
  400fc2:	bd08      	pop	{r3, pc}
  400fc4:	00400f89 	.word	0x00400f89

00400fc8 <sd_mmc_unload_0>:

bool sd_mmc_unload(uint8_t slot, bool unload)
{
	sd_mmc_ejected[slot] = unload;
  400fc8:	4b01      	ldr	r3, [pc, #4]	; (400fd0 <sd_mmc_unload_0+0x8>)
  400fca:	7018      	strb	r0, [r3, #0]
}

bool sd_mmc_unload_0(bool unload)
{
	return sd_mmc_unload(0, unload);
}
  400fcc:	2001      	movs	r0, #1
  400fce:	4770      	bx	lr
  400fd0:	20000a00 	.word	0x20000a00

00400fd4 <sd_mmc_unload_1>:
	sd_mmc_ejected[slot] = unload;
  400fd4:	4b01      	ldr	r3, [pc, #4]	; (400fdc <sd_mmc_unload_1+0x8>)
  400fd6:	7058      	strb	r0, [r3, #1]

bool sd_mmc_unload_1(bool unload)
{
	return sd_mmc_unload(1, unload);
}
  400fd8:	2001      	movs	r0, #1
  400fda:	4770      	bx	lr
  400fdc:	20000a00 	.word	0x20000a00

00400fe0 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  400fe0:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
  400fe2:	2000      	movs	r0, #0
  400fe4:	4b01      	ldr	r3, [pc, #4]	; (400fec <sd_mmc_wr_protect_0+0xc>)
  400fe6:	4798      	blx	r3
	return sd_mmc_wr_protect(0);
}
  400fe8:	bd08      	pop	{r3, pc}
  400fea:	bf00      	nop
  400fec:	00400c99 	.word	0x00400c99

00400ff0 <sd_mmc_wr_protect_1>:

bool sd_mmc_wr_protect_1(void)
{
  400ff0:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
  400ff2:	2001      	movs	r0, #1
  400ff4:	4b01      	ldr	r3, [pc, #4]	; (400ffc <sd_mmc_wr_protect_1+0xc>)
  400ff6:	4798      	blx	r3
	return sd_mmc_wr_protect(1);
}
  400ff8:	bd08      	pop	{r3, pc}
  400ffa:	bf00      	nop
  400ffc:	00400c99 	.word	0x00400c99

00401000 <sd_mmc_removal_0>:
}

bool sd_mmc_removal_0(void)
{
	return sd_mmc_removal(0);
}
  401000:	2001      	movs	r0, #1
  401002:	4770      	bx	lr

00401004 <sd_mmc_removal_1>:

bool sd_mmc_removal_1(void)
{
	return sd_mmc_removal(1);
}
  401004:	2001      	movs	r0, #1
  401006:	4770      	bx	lr

00401008 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  401008:	b510      	push	{r4, lr}
  40100a:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  40100c:	2201      	movs	r2, #1
  40100e:	4b0a      	ldr	r3, [pc, #40]	; (401038 <sd_mmc_mem_2_ram+0x30>)
  401010:	4798      	blx	r3
  401012:	b120      	cbz	r0, 40101e <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  401014:	2802      	cmp	r0, #2
  401016:	bf0c      	ite	eq
  401018:	2002      	moveq	r0, #2
  40101a:	2001      	movne	r0, #1
  40101c:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  40101e:	2101      	movs	r1, #1
  401020:	4620      	mov	r0, r4
  401022:	4b06      	ldr	r3, [pc, #24]	; (40103c <sd_mmc_mem_2_ram+0x34>)
  401024:	4798      	blx	r3
  401026:	b108      	cbz	r0, 40102c <sd_mmc_mem_2_ram+0x24>
		return CTRL_FAIL;
  401028:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  40102a:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  40102c:	4b04      	ldr	r3, [pc, #16]	; (401040 <sd_mmc_mem_2_ram+0x38>)
  40102e:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  401030:	3000      	adds	r0, #0
  401032:	bf18      	it	ne
  401034:	2001      	movne	r0, #1
  401036:	bd10      	pop	{r4, pc}
  401038:	00400c9d 	.word	0x00400c9d
  40103c:	00400d71 	.word	0x00400d71
  401040:	00400d99 	.word	0x00400d99

00401044 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  401044:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(0, addr, ram);
  401046:	460a      	mov	r2, r1
  401048:	4601      	mov	r1, r0
  40104a:	2000      	movs	r0, #0
  40104c:	4b01      	ldr	r3, [pc, #4]	; (401054 <sd_mmc_mem_2_ram_0+0x10>)
  40104e:	4798      	blx	r3
}
  401050:	bd08      	pop	{r3, pc}
  401052:	bf00      	nop
  401054:	00401009 	.word	0x00401009

00401058 <sd_mmc_mem_2_ram_1>:

Ctrl_status sd_mmc_mem_2_ram_1(uint32_t addr, void *ram)
{
  401058:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(1, addr, ram);
  40105a:	460a      	mov	r2, r1
  40105c:	4601      	mov	r1, r0
  40105e:	2001      	movs	r0, #1
  401060:	4b01      	ldr	r3, [pc, #4]	; (401068 <sd_mmc_mem_2_ram_1+0x10>)
  401062:	4798      	blx	r3
}
  401064:	bd08      	pop	{r3, pc}
  401066:	bf00      	nop
  401068:	00401009 	.word	0x00401009

0040106c <sd_mmc_ram_2_mem>:

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  40106c:	b510      	push	{r4, lr}
  40106e:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  401070:	2201      	movs	r2, #1
  401072:	4b0a      	ldr	r3, [pc, #40]	; (40109c <sd_mmc_ram_2_mem+0x30>)
  401074:	4798      	blx	r3
  401076:	b120      	cbz	r0, 401082 <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  401078:	2802      	cmp	r0, #2
  40107a:	bf0c      	ite	eq
  40107c:	2002      	moveq	r0, #2
  40107e:	2001      	movne	r0, #1
  401080:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  401082:	2101      	movs	r1, #1
  401084:	4620      	mov	r0, r4
  401086:	4b06      	ldr	r3, [pc, #24]	; (4010a0 <sd_mmc_ram_2_mem+0x34>)
  401088:	4798      	blx	r3
  40108a:	b108      	cbz	r0, 401090 <sd_mmc_ram_2_mem+0x24>
		return CTRL_FAIL;
  40108c:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  40108e:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  401090:	4b04      	ldr	r3, [pc, #16]	; (4010a4 <sd_mmc_ram_2_mem+0x38>)
  401092:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  401094:	3000      	adds	r0, #0
  401096:	bf18      	it	ne
  401098:	2001      	movne	r0, #1
  40109a:	bd10      	pop	{r4, pc}
  40109c:	00400e01 	.word	0x00400e01
  4010a0:	00400e8d 	.word	0x00400e8d
  4010a4:	00400eb5 	.word	0x00400eb5

004010a8 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  4010a8:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(0, addr, ram);
  4010aa:	460a      	mov	r2, r1
  4010ac:	4601      	mov	r1, r0
  4010ae:	2000      	movs	r0, #0
  4010b0:	4b01      	ldr	r3, [pc, #4]	; (4010b8 <sd_mmc_ram_2_mem_0+0x10>)
  4010b2:	4798      	blx	r3
}
  4010b4:	bd08      	pop	{r3, pc}
  4010b6:	bf00      	nop
  4010b8:	0040106d 	.word	0x0040106d

004010bc <sd_mmc_ram_2_mem_1>:

Ctrl_status sd_mmc_ram_2_mem_1(uint32_t addr, const void *ram)
{
  4010bc:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(1, addr, ram);
  4010be:	460a      	mov	r2, r1
  4010c0:	4601      	mov	r1, r0
  4010c2:	2001      	movs	r0, #1
  4010c4:	4b01      	ldr	r3, [pc, #4]	; (4010cc <sd_mmc_ram_2_mem_1+0x10>)
  4010c6:	4798      	blx	r3
}
  4010c8:	bd08      	pop	{r3, pc}
  4010ca:	bf00      	nop
  4010cc:	0040106d 	.word	0x0040106d

004010d0 <mem_test_unit_ready>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  4010d0:	2801      	cmp	r0, #1
  4010d2:	d901      	bls.n	4010d8 <mem_test_unit_ready+0x8>
  4010d4:	2001      	movs	r0, #1
  4010d6:	4770      	bx	lr
{
  4010d8:	b508      	push	{r3, lr}
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  4010da:	0140      	lsls	r0, r0, #5
  4010dc:	4b01      	ldr	r3, [pc, #4]	; (4010e4 <mem_test_unit_ready+0x14>)
  4010de:	581b      	ldr	r3, [r3, r0]
  4010e0:	4798      	blx	r3
  4010e2:	bd08      	pop	{r3, pc}
  4010e4:	004082b4 	.word	0x004082b4

004010e8 <mem_read_capacity>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  4010e8:	2801      	cmp	r0, #1
  4010ea:	d901      	bls.n	4010f0 <mem_read_capacity+0x8>
  4010ec:	2001      	movs	r0, #1
  4010ee:	4770      	bx	lr
{
  4010f0:	b508      	push	{r3, lr}
  4010f2:	4603      	mov	r3, r0
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  4010f4:	4803      	ldr	r0, [pc, #12]	; (401104 <mem_read_capacity+0x1c>)
  4010f6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4010fa:	6843      	ldr	r3, [r0, #4]
  4010fc:	4608      	mov	r0, r1
  4010fe:	4798      	blx	r3
  401100:	bd08      	pop	{r3, pc}
  401102:	bf00      	nop
  401104:	004082b4 	.word	0x004082b4

00401108 <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  401108:	2801      	cmp	r0, #1
  40110a:	bf8c      	ite	hi
  40110c:	2000      	movhi	r0, #0
  40110e:	2001      	movls	r0, #1
  401110:	4770      	bx	lr
	...

00401114 <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401114:	2801      	cmp	r0, #1
  401116:	d901      	bls.n	40111c <mem_wr_protect+0x8>
  401118:	2001      	movs	r0, #1
  40111a:	4770      	bx	lr
{
  40111c:	b508      	push	{r3, lr}
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  40111e:	4b03      	ldr	r3, [pc, #12]	; (40112c <mem_wr_protect+0x18>)
  401120:	eb03 1040 	add.w	r0, r3, r0, lsl #5
  401124:	68c3      	ldr	r3, [r0, #12]
  401126:	4798      	blx	r3
  401128:	bd08      	pop	{r3, pc}
  40112a:	bf00      	nop
  40112c:	004082b4 	.word	0x004082b4

00401130 <memory_2_ram>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  401130:	2801      	cmp	r0, #1
  401132:	d901      	bls.n	401138 <memory_2_ram+0x8>
  401134:	2001      	movs	r0, #1
  401136:	4770      	bx	lr
{
  401138:	b510      	push	{r4, lr}
  40113a:	460c      	mov	r4, r1
  40113c:	4603      	mov	r3, r0
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  40113e:	4804      	ldr	r0, [pc, #16]	; (401150 <memory_2_ram+0x20>)
  401140:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  401144:	6943      	ldr	r3, [r0, #20]
  401146:	4611      	mov	r1, r2
  401148:	4620      	mov	r0, r4
  40114a:	4798      	blx	r3
  40114c:	bd10      	pop	{r4, pc}
  40114e:	bf00      	nop
  401150:	004082b4 	.word	0x004082b4

00401154 <ram_2_memory>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  401154:	2801      	cmp	r0, #1
  401156:	d901      	bls.n	40115c <ram_2_memory+0x8>
  401158:	2001      	movs	r0, #1
  40115a:	4770      	bx	lr
{
  40115c:	b510      	push	{r4, lr}
  40115e:	460c      	mov	r4, r1
  401160:	4603      	mov	r3, r0
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  401162:	4804      	ldr	r0, [pc, #16]	; (401174 <ram_2_memory+0x20>)
  401164:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  401168:	6983      	ldr	r3, [r0, #24]
  40116a:	4611      	mov	r1, r2
  40116c:	4620      	mov	r0, r4
  40116e:	4798      	blx	r3
  401170:	bd10      	pop	{r4, pc}
  401172:	bf00      	nop
  401174:	004082b4 	.word	0x004082b4

00401178 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  401178:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40117a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40117e:	4b4b      	ldr	r3, [pc, #300]	; (4012ac <board_init+0x134>)
  401180:	605a      	str	r2, [r3, #4]
  401182:	2009      	movs	r0, #9
  401184:	4c4a      	ldr	r4, [pc, #296]	; (4012b0 <board_init+0x138>)
  401186:	47a0      	blx	r4
  401188:	200a      	movs	r0, #10
  40118a:	47a0      	blx	r4
  40118c:	200b      	movs	r0, #11
  40118e:	47a0      	blx	r4
  401190:	200c      	movs	r0, #12
  401192:	47a0      	blx	r4
  401194:	200d      	movs	r0, #13
  401196:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401198:	4b46      	ldr	r3, [pc, #280]	; (4012b4 <board_init+0x13c>)
  40119a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40119e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4011a4:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011a6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4011aa:	2204      	movs	r2, #4
  4011ac:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4011b2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4011b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011b8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4011ba:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4011bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4011c0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4011c2:	f021 0104 	bic.w	r1, r1, #4
  4011c6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4011c8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4011ca:	f021 0104 	bic.w	r1, r1, #4
  4011ce:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4011d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4011d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4011d8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4011dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4011e0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4011e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011e6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4011e8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4011ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4011ee:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4011f0:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
  4011f4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4011f6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4011f8:	4311      	orrs	r1, r2
  4011fa:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4011fc:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4011fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401202:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401204:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401208:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40120a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40120c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401210:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401212:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  401216:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401218:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40121a:	4311      	orrs	r1, r2
  40121c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40121e:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401220:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401224:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401226:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40122a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40122c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40122e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401232:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401234:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
  401238:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40123a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40123c:	4311      	orrs	r1, r2
  40123e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401240:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401242:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401246:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401248:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40124c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40124e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401254:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401256:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40125a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40125c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40125e:	4311      	orrs	r1, r2
  401260:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401262:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401264:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401268:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40126a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40126e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401270:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401272:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401276:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401278:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
  40127c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40127e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401280:	4311      	orrs	r1, r2
  401282:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401284:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401286:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40128a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40128c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401290:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401292:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401294:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401298:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40129a:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  40129e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4012a0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4012a2:	4311      	orrs	r1, r2
  4012a4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4012a6:	605a      	str	r2, [r3, #4]
  4012a8:	bd10      	pop	{r4, pc}
  4012aa:	bf00      	nop
  4012ac:	400e1850 	.word	0x400e1850
  4012b0:	00403885 	.word	0x00403885
  4012b4:	400e1400 	.word	0x400e1400

004012b8 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  4012b8:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  4012ba:	4b08      	ldr	r3, [pc, #32]	; (4012dc <hsmci_reset+0x24>)
  4012bc:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  4012be:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  4012c0:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  4012c2:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  4012c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  4012c6:	2680      	movs	r6, #128	; 0x80
  4012c8:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  4012ca:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  4012cc:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  4012ce:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  4012d0:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  4012d2:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  4012d4:	2205      	movs	r2, #5
  4012d6:	601a      	str	r2, [r3, #0]
}
  4012d8:	bc70      	pop	{r4, r5, r6}
  4012da:	4770      	bx	lr
  4012dc:	40080000 	.word	0x40080000

004012e0 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  4012e0:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  4012e2:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  4012e6:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  4012e8:	f411 7f80 	tst.w	r1, #256	; 0x100
  4012ec:	d004      	beq.n	4012f8 <hsmci_send_cmd_execute+0x18>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  4012ee:	f411 6f00 	tst.w	r1, #2048	; 0x800
  4012f2:	d00d      	beq.n	401310 <hsmci_send_cmd_execute+0x30>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  4012f4:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4012f8:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4012fc:	bf18      	it	ne
  4012fe:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  401302:	4b1d      	ldr	r3, [pc, #116]	; (401378 <hsmci_send_cmd_execute+0x98>)
  401304:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  401306:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  401308:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  40130a:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
  40130e:	e00d      	b.n	40132c <hsmci_send_cmd_execute+0x4c>
		} else if (cmd & SDMMC_RESP_BUSY) {
  401310:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  401314:	bf14      	ite	ne
  401316:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  40131a:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
  40131e:	e7eb      	b.n	4012f8 <hsmci_send_cmd_execute+0x18>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  401320:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  401324:	d10c      	bne.n	401340 <hsmci_send_cmd_execute+0x60>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  401326:	f013 0f01 	tst.w	r3, #1
  40132a:	d10d      	bne.n	401348 <hsmci_send_cmd_execute+0x68>
		sr = HSMCI->HSMCI_SR;
  40132c:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  40132e:	2a00      	cmp	r2, #0
  401330:	d0f6      	beq.n	401320 <hsmci_send_cmd_execute+0x40>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  401332:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  401336:	d0f6      	beq.n	401326 <hsmci_send_cmd_execute+0x46>
				hsmci_reset();
  401338:	4b10      	ldr	r3, [pc, #64]	; (40137c <hsmci_send_cmd_execute+0x9c>)
  40133a:	4798      	blx	r3
				return false;
  40133c:	2000      	movs	r0, #0
  40133e:	bd08      	pop	{r3, pc}
				hsmci_reset();
  401340:	4b0e      	ldr	r3, [pc, #56]	; (40137c <hsmci_send_cmd_execute+0x9c>)
  401342:	4798      	blx	r3
				return false;
  401344:	2000      	movs	r0, #0
  401346:	bd08      	pop	{r3, pc}

	if (cmd & SDMMC_RESP_BUSY) {
  401348:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  40134c:	d103      	bne.n	401356 <hsmci_send_cmd_execute+0x76>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  40134e:	2001      	movs	r0, #1
  401350:	bd08      	pop	{r3, pc}
	return true;
  401352:	2001      	movs	r0, #1
  401354:	bd08      	pop	{r3, pc}
		sr = HSMCI->HSMCI_SR;
  401356:	4b08      	ldr	r3, [pc, #32]	; (401378 <hsmci_send_cmd_execute+0x98>)
  401358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40135a:	f04f 32ff 	mov.w	r2, #4294967295
  40135e:	4906      	ldr	r1, [pc, #24]	; (401378 <hsmci_send_cmd_execute+0x98>)
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  401360:	f003 0330 	and.w	r3, r3, #48	; 0x30
  401364:	2b20      	cmp	r3, #32
  401366:	d0f4      	beq.n	401352 <hsmci_send_cmd_execute+0x72>
		sr = HSMCI->HSMCI_SR;
  401368:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  40136a:	3a01      	subs	r2, #1
  40136c:	d1f8      	bne.n	401360 <hsmci_send_cmd_execute+0x80>
			hsmci_reset();
  40136e:	4b03      	ldr	r3, [pc, #12]	; (40137c <hsmci_send_cmd_execute+0x9c>)
  401370:	4798      	blx	r3
			return false;
  401372:	2000      	movs	r0, #0
  401374:	bd08      	pop	{r3, pc}
  401376:	bf00      	nop
  401378:	40080000 	.word	0x40080000
  40137c:	004012b9 	.word	0x004012b9

00401380 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401380:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  401382:	2010      	movs	r0, #16
  401384:	4b06      	ldr	r3, [pc, #24]	; (4013a0 <hsmci_init+0x20>)
  401386:	4798      	blx	r3
	pmc_enable_periph_clk(ID_XDMAC);
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  401388:	4b06      	ldr	r3, [pc, #24]	; (4013a4 <hsmci_init+0x24>)
  40138a:	2272      	movs	r2, #114	; 0x72
  40138c:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  40138e:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  401390:	2211      	movs	r2, #17
  401392:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  401394:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  401398:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  40139a:	2205      	movs	r2, #5
  40139c:	601a      	str	r2, [r3, #0]
  40139e:	bd08      	pop	{r3, pc}
  4013a0:	00403885 	.word	0x00403885
  4013a4:	40080000 	.word	0x40080000

004013a8 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  4013a8:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  4013aa:	bf0c      	ite	eq
  4013ac:	2004      	moveq	r0, #4
  4013ae:	2000      	movne	r0, #0
  4013b0:	4770      	bx	lr

004013b2 <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  4013b2:	2001      	movs	r0, #1
  4013b4:	4770      	bx	lr
	...

004013b8 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  4013b8:	b363      	cbz	r3, 401414 <hsmci_select_device+0x5c>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  4013ba:	482a      	ldr	r0, [pc, #168]	; (401464 <hsmci_select_device+0xac>)
  4013bc:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4013be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4013c2:	6543      	str	r3, [r0, #84]	; 0x54
	if ((speed * 2) < mck) {
  4013c4:	4b28      	ldr	r3, [pc, #160]	; (401468 <hsmci_select_device+0xb0>)
  4013c6:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
  4013ca:	d333      	bcc.n	401434 <hsmci_select_device+0x7c>
{
  4013cc:	b410      	push	{r4}
		div = (mck / speed) - 2;
  4013ce:	4827      	ldr	r0, [pc, #156]	; (40146c <hsmci_select_device+0xb4>)
  4013d0:	fbb0 f3f1 	udiv	r3, r0, r1
		if (mck % speed) {
  4013d4:	fb01 0113 	mls	r1, r1, r3, r0
  4013d8:	bb11      	cbnz	r1, 401420 <hsmci_select_device+0x68>
		div = (mck / speed) - 2;
  4013da:	3b02      	subs	r3, #2
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4013dc:	4921      	ldr	r1, [pc, #132]	; (401464 <hsmci_select_device+0xac>)
  4013de:	6848      	ldr	r0, [r1, #4]
  4013e0:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  4013e4:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4013e6:	684c      	ldr	r4, [r1, #4]
  4013e8:	f3c3 0047 	ubfx	r0, r3, #1, #8
  4013ec:	4320      	orrs	r0, r4
  4013ee:	6048      	str	r0, [r1, #4]
	if (clkodd) {
  4013f0:	f013 0f01 	tst.w	r3, #1
  4013f4:	d016      	beq.n	401424 <hsmci_select_device+0x6c>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4013f6:	684b      	ldr	r3, [r1, #4]
  4013f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4013fc:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  4013fe:	2a04      	cmp	r2, #4
  401400:	d016      	beq.n	401430 <hsmci_select_device+0x78>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  401402:	2a08      	cmp	r2, #8
  401404:	bf0c      	ite	eq
  401406:	22c0      	moveq	r2, #192	; 0xc0
  401408:	2200      	movne	r2, #0
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  40140a:	4b16      	ldr	r3, [pc, #88]	; (401464 <hsmci_select_device+0xac>)
  40140c:	60da      	str	r2, [r3, #12]
}
  40140e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401412:	4770      	bx	lr
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  401414:	4813      	ldr	r0, [pc, #76]	; (401464 <hsmci_select_device+0xac>)
  401416:	6d43      	ldr	r3, [r0, #84]	; 0x54
  401418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  40141c:	6543      	str	r3, [r0, #84]	; 0x54
  40141e:	e7d1      	b.n	4013c4 <hsmci_select_device+0xc>
			div++;
  401420:	3b01      	subs	r3, #1
  401422:	e7db      	b.n	4013dc <hsmci_select_device+0x24>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  401424:	490f      	ldr	r1, [pc, #60]	; (401464 <hsmci_select_device+0xac>)
  401426:	684b      	ldr	r3, [r1, #4]
  401428:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40142c:	604b      	str	r3, [r1, #4]
  40142e:	e7e6      	b.n	4013fe <hsmci_select_device+0x46>
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  401430:	2280      	movs	r2, #128	; 0x80
  401432:	e7ea      	b.n	40140a <hsmci_select_device+0x52>
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  401434:	4b0b      	ldr	r3, [pc, #44]	; (401464 <hsmci_select_device+0xac>)
  401436:	6859      	ldr	r1, [r3, #4]
  401438:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  40143c:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  40143e:	6859      	ldr	r1, [r3, #4]
  401440:	6059      	str	r1, [r3, #4]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  401442:	4908      	ldr	r1, [pc, #32]	; (401464 <hsmci_select_device+0xac>)
  401444:	684b      	ldr	r3, [r1, #4]
  401446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40144a:	604b      	str	r3, [r1, #4]
	switch (bus_width) {
  40144c:	2a04      	cmp	r2, #4
  40144e:	d006      	beq.n	40145e <hsmci_select_device+0xa6>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  401450:	2a08      	cmp	r2, #8
  401452:	bf0c      	ite	eq
  401454:	22c0      	moveq	r2, #192	; 0xc0
  401456:	2200      	movne	r2, #0
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  401458:	4b02      	ldr	r3, [pc, #8]	; (401464 <hsmci_select_device+0xac>)
  40145a:	60da      	str	r2, [r3, #12]
  40145c:	4770      	bx	lr
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  40145e:	2280      	movs	r2, #128	; 0x80
  401460:	e7fa      	b.n	401458 <hsmci_select_device+0xa0>
  401462:	bf00      	nop
  401464:	40080000 	.word	0x40080000
  401468:	05b8d7ff 	.word	0x05b8d7ff
  40146c:	05b8d800 	.word	0x05b8d800

00401470 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  401470:	4770      	bx	lr
	...

00401474 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  401474:	4b07      	ldr	r3, [pc, #28]	; (401494 <hsmci_send_clock+0x20>)
  401476:	685a      	ldr	r2, [r3, #4]
  401478:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  40147c:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  40147e:	2200      	movs	r2, #0
  401480:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  401482:	f44f 6210 	mov.w	r2, #2304	; 0x900
  401486:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  401488:	461a      	mov	r2, r3
  40148a:	6c13      	ldr	r3, [r2, #64]	; 0x40
  40148c:	f013 0f01 	tst.w	r3, #1
  401490:	d0fb      	beq.n	40148a <hsmci_send_clock+0x16>
}
  401492:	4770      	bx	lr
  401494:	40080000 	.word	0x40080000

00401498 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  401498:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40149a:	4b08      	ldr	r3, [pc, #32]	; (4014bc <hsmci_send_cmd+0x24>)
  40149c:	685a      	ldr	r2, [r3, #4]
  40149e:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  4014a2:	605a      	str	r2, [r3, #4]
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#ifdef HSMCI_MR_PDCMODE
	// Disable PDC for HSMCI
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  4014a4:	685a      	ldr	r2, [r3, #4]
  4014a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
  4014aa:	605a      	str	r2, [r3, #4]
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  4014ac:	2400      	movs	r4, #0
  4014ae:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  4014b0:	460a      	mov	r2, r1
  4014b2:	4601      	mov	r1, r0
  4014b4:	4620      	mov	r0, r4
  4014b6:	4b02      	ldr	r3, [pc, #8]	; (4014c0 <hsmci_send_cmd+0x28>)
  4014b8:	4798      	blx	r3
}
  4014ba:	bd10      	pop	{r4, pc}
  4014bc:	40080000 	.word	0x40080000
  4014c0:	004012e1 	.word	0x004012e1

004014c4 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  4014c4:	4b01      	ldr	r3, [pc, #4]	; (4014cc <hsmci_get_response+0x8>)
  4014c6:	6a18      	ldr	r0, [r3, #32]
}
  4014c8:	4770      	bx	lr
  4014ca:	bf00      	nop
  4014cc:	40080000 	.word	0x40080000

004014d0 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  4014d0:	b410      	push	{r4}
  4014d2:	1d03      	adds	r3, r0, #4
  4014d4:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  4014d6:	4c09      	ldr	r4, [pc, #36]	; (4014fc <hsmci_get_response_128+0x2c>)
  4014d8:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  4014da:	0e11      	lsrs	r1, r2, #24
  4014dc:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  4014e0:	0c11      	lsrs	r1, r2, #16
  4014e2:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  4014e6:	0a11      	lsrs	r1, r2, #8
  4014e8:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  4014ec:	f803 2c01 	strb.w	r2, [r3, #-1]
  4014f0:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < 4; i++) {
  4014f2:	4283      	cmp	r3, r0
  4014f4:	d1f0      	bne.n	4014d8 <hsmci_get_response_128+0x8>
		response++;
	}
}
  4014f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4014fa:	4770      	bx	lr
  4014fc:	40080000 	.word	0x40080000

00401500 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  401500:	b570      	push	{r4, r5, r6, lr}
  401502:	f89d 4010 	ldrb.w	r4, [sp, #16]
		HSMCI->HSMCI_DMA = 0;
	}
#endif

#ifdef HSMCI_MR_PDCMODE
	if (access_block) {
  401506:	b374      	cbz	r4, 401566 <hsmci_adtc_start+0x66>
		// Enable PDC for HSMCI
		HSMCI->HSMCI_MR |= HSMCI_MR_PDCMODE;
  401508:	4d29      	ldr	r5, [pc, #164]	; (4015b0 <hsmci_adtc_start+0xb0>)
  40150a:	686c      	ldr	r4, [r5, #4]
  40150c:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
  401510:	606c      	str	r4, [r5, #4]
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  401512:	4d27      	ldr	r5, [pc, #156]	; (4015b0 <hsmci_adtc_start+0xb0>)
  401514:	686c      	ldr	r4, [r5, #4]
  401516:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  40151a:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  40151c:	f012 0f03 	tst.w	r2, #3
  401520:	d027      	beq.n	401572 <hsmci_adtc_start+0x72>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401522:	686c      	ldr	r4, [r5, #4]
  401524:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  401528:	606c      	str	r4, [r5, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	if (cmd & SDMMC_CMD_WRITE) {
  40152a:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  40152e:	2c00      	cmp	r4, #0
  401530:	bf14      	ite	ne
  401532:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  401536:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  40153a:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  40153e:	d11e      	bne.n	40157e <hsmci_adtc_start+0x7e>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  401540:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  401544:	4e1a      	ldr	r6, [pc, #104]	; (4015b0 <hsmci_adtc_start+0xb0>)
  401546:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  401548:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  40154c:	d12a      	bne.n	4015a4 <hsmci_adtc_start+0xa4>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
		} else if (cmd & SDMMC_CMD_STREAM) {
  40154e:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  401552:	d12a      	bne.n	4015aa <hsmci_adtc_start+0xaa>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  401554:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  401558:	d117      	bne.n	40158a <hsmci_adtc_start+0x8a>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  40155a:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  40155e:	bf18      	it	ne
  401560:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
  401564:	e011      	b.n	40158a <hsmci_adtc_start+0x8a>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  401566:	4d12      	ldr	r5, [pc, #72]	; (4015b0 <hsmci_adtc_start+0xb0>)
  401568:	686c      	ldr	r4, [r5, #4]
  40156a:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
  40156e:	606c      	str	r4, [r5, #4]
  401570:	e7cf      	b.n	401512 <hsmci_adtc_start+0x12>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401572:	4d0f      	ldr	r5, [pc, #60]	; (4015b0 <hsmci_adtc_start+0xb0>)
  401574:	686c      	ldr	r4, [r5, #4]
  401576:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  40157a:	606c      	str	r4, [r5, #4]
  40157c:	e7d5      	b.n	40152a <hsmci_adtc_start+0x2a>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  40157e:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  401582:	f3c2 0508 	ubfx	r5, r2, #0, #9
  401586:	4e0a      	ldr	r6, [pc, #40]	; (4015b0 <hsmci_adtc_start+0xb0>)
  401588:	61b5      	str	r5, [r6, #24]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  40158a:	2600      	movs	r6, #0
  40158c:	4d09      	ldr	r5, [pc, #36]	; (4015b4 <hsmci_adtc_start+0xb4>)
  40158e:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  401590:	4d09      	ldr	r5, [pc, #36]	; (4015b8 <hsmci_adtc_start+0xb8>)
  401592:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  401594:	4a09      	ldr	r2, [pc, #36]	; (4015bc <hsmci_adtc_start+0xbc>)
  401596:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401598:	460a      	mov	r2, r1
  40159a:	4601      	mov	r1, r0
  40159c:	4620      	mov	r0, r4
  40159e:	4b08      	ldr	r3, [pc, #32]	; (4015c0 <hsmci_adtc_start+0xc0>)
  4015a0:	4798      	blx	r3
}
  4015a2:	bd70      	pop	{r4, r5, r6, pc}
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  4015a4:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  4015a8:	e7ef      	b.n	40158a <hsmci_adtc_start+0x8a>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  4015aa:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4015ae:	e7ec      	b.n	40158a <hsmci_adtc_start+0x8a>
  4015b0:	40080000 	.word	0x40080000
  4015b4:	20000a08 	.word	0x20000a08
  4015b8:	20000a02 	.word	0x20000a02
  4015bc:	20000a04 	.word	0x20000a04
  4015c0:	004012e1 	.word	0x004012e1

004015c4 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  4015c4:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  4015c6:	4915      	ldr	r1, [pc, #84]	; (40161c <hsmci_read_word+0x58>)
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015c8:	4a15      	ldr	r2, [pc, #84]	; (401620 <hsmci_read_word+0x5c>)
		sr = HSMCI->HSMCI_SR;
  4015ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015cc:	4213      	tst	r3, r2
  4015ce:	d11b      	bne.n	401608 <hsmci_read_word+0x44>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  4015d0:	f013 0f02 	tst.w	r3, #2
  4015d4:	d0f9      	beq.n	4015ca <hsmci_read_word+0x6>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  4015d6:	4b11      	ldr	r3, [pc, #68]	; (40161c <hsmci_read_word+0x58>)
  4015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015da:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  4015dc:	4a11      	ldr	r2, [pc, #68]	; (401624 <hsmci_read_word+0x60>)
  4015de:	6813      	ldr	r3, [r2, #0]
  4015e0:	3304      	adds	r3, #4
  4015e2:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4015e4:	4a10      	ldr	r2, [pc, #64]	; (401628 <hsmci_read_word+0x64>)
  4015e6:	8811      	ldrh	r1, [r2, #0]
  4015e8:	4a10      	ldr	r2, [pc, #64]	; (40162c <hsmci_read_word+0x68>)
  4015ea:	8812      	ldrh	r2, [r2, #0]
  4015ec:	fb02 f201 	mul.w	r2, r2, r1
  4015f0:	4293      	cmp	r3, r2
  4015f2:	d311      	bcc.n	401618 <hsmci_read_word+0x54>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4015f4:	4909      	ldr	r1, [pc, #36]	; (40161c <hsmci_read_word+0x58>)
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015f6:	4a0a      	ldr	r2, [pc, #40]	; (401620 <hsmci_read_word+0x5c>)
		sr = HSMCI->HSMCI_SR;
  4015f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015fa:	4213      	tst	r3, r2
  4015fc:	d108      	bne.n	401610 <hsmci_read_word+0x4c>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4015fe:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401602:	d0f9      	beq.n	4015f8 <hsmci_read_word+0x34>
	return true;
  401604:	2001      	movs	r0, #1
  401606:	bd08      	pop	{r3, pc}
			hsmci_reset();
  401608:	4b09      	ldr	r3, [pc, #36]	; (401630 <hsmci_read_word+0x6c>)
  40160a:	4798      	blx	r3
			return false;
  40160c:	2000      	movs	r0, #0
  40160e:	bd08      	pop	{r3, pc}
			hsmci_reset();
  401610:	4b07      	ldr	r3, [pc, #28]	; (401630 <hsmci_read_word+0x6c>)
  401612:	4798      	blx	r3
			return false;
  401614:	2000      	movs	r0, #0
  401616:	bd08      	pop	{r3, pc}
		return true;
  401618:	2001      	movs	r0, #1
}
  40161a:	bd08      	pop	{r3, pc}
  40161c:	40080000 	.word	0x40080000
  401620:	c0600000 	.word	0xc0600000
  401624:	20000a08 	.word	0x20000a08
  401628:	20000a02 	.word	0x20000a02
  40162c:	20000a04 	.word	0x20000a04
  401630:	004012b9 	.word	0x004012b9

00401634 <hsmci_start_read_blocks>:
#ifdef HSMCI_MR_PDCMODE
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  401634:	4b15      	ldr	r3, [pc, #84]	; (40168c <hsmci_start_read_blocks+0x58>)
  401636:	881b      	ldrh	r3, [r3, #0]
  401638:	fb03 f101 	mul.w	r1, r3, r1
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_RCR_RXCTR_Msk >> PERIPH_RCR_RXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)dest & 0x3) || (hsmci_block_size & 0x3)) {
  40163c:	f010 0f03 	tst.w	r0, #3
  401640:	d102      	bne.n	401648 <hsmci_start_read_blocks+0x14>
  401642:	f013 0f03 	tst.w	r3, #3
  401646:	d01b      	beq.n	401680 <hsmci_start_read_blocks+0x4c>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401648:	4a11      	ldr	r2, [pc, #68]	; (401690 <hsmci_start_read_blocks+0x5c>)
  40164a:	6853      	ldr	r3, [r2, #4]
  40164c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401650:	6053      	str	r3, [r2, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	// Configure PDC transfer
	HSMCI->HSMCI_RPR = (uint32_t)dest;
  401652:	4b0f      	ldr	r3, [pc, #60]	; (401690 <hsmci_start_read_blocks+0x5c>)
  401654:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401658:	685b      	ldr	r3, [r3, #4]
			nb_data : nb_data / 4;
  40165a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40165e:	bf0c      	ite	eq
  401660:	088b      	lsreq	r3, r1, #2
  401662:	460b      	movne	r3, r1
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401664:	4a0a      	ldr	r2, [pc, #40]	; (401690 <hsmci_start_read_blocks+0x5c>)
  401666:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
	HSMCI->HSMCI_RNCR = 0;
  40166a:	2300      	movs	r3, #0
  40166c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTEN;
  401670:	2001      	movs	r0, #1
  401672:	f8c2 0120 	str.w	r0, [r2, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  401676:	4a07      	ldr	r2, [pc, #28]	; (401694 <hsmci_start_read_blocks+0x60>)
  401678:	6813      	ldr	r3, [r2, #0]
  40167a:	440b      	add	r3, r1
  40167c:	6013      	str	r3, [r2, #0]
	return true;
}
  40167e:	4770      	bx	lr
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401680:	4a03      	ldr	r2, [pc, #12]	; (401690 <hsmci_start_read_blocks+0x5c>)
  401682:	6853      	ldr	r3, [r2, #4]
  401684:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401688:	6053      	str	r3, [r2, #4]
  40168a:	e7e2      	b.n	401652 <hsmci_start_read_blocks+0x1e>
  40168c:	20000a02 	.word	0x20000a02
  401690:	40080000 	.word	0x40080000
  401694:	20000a08 	.word	0x20000a08

00401698 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  401698:	b508      	push	{r3, lr}
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  40169a:	4915      	ldr	r1, [pc, #84]	; (4016f0 <hsmci_wait_end_of_read_blocks+0x58>)
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40169c:	4a15      	ldr	r2, [pc, #84]	; (4016f4 <hsmci_wait_end_of_read_blocks+0x5c>)
		sr = HSMCI->HSMCI_SR;
  40169e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4016a0:	4213      	tst	r3, r2
  4016a2:	d116      	bne.n	4016d2 <hsmci_wait_end_of_read_blocks+0x3a>
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
			hsmci_reset();
			return false;
		}

	} while (!(sr & HSMCI_SR_RXBUFF));
  4016a4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  4016a8:	d0f9      	beq.n	40169e <hsmci_wait_end_of_read_blocks+0x6>

	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  4016aa:	4b13      	ldr	r3, [pc, #76]	; (4016f8 <hsmci_wait_end_of_read_blocks+0x60>)
  4016ac:	881a      	ldrh	r2, [r3, #0]
  4016ae:	4b13      	ldr	r3, [pc, #76]	; (4016fc <hsmci_wait_end_of_read_blocks+0x64>)
  4016b0:	881b      	ldrh	r3, [r3, #0]
  4016b2:	fb03 f302 	mul.w	r3, r3, r2
  4016b6:	4a12      	ldr	r2, [pc, #72]	; (401700 <hsmci_wait_end_of_read_blocks+0x68>)
  4016b8:	6812      	ldr	r2, [r2, #0]
  4016ba:	4293      	cmp	r3, r2
  4016bc:	d816      	bhi.n	4016ec <hsmci_wait_end_of_read_blocks+0x54>
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  4016be:	490c      	ldr	r1, [pc, #48]	; (4016f0 <hsmci_wait_end_of_read_blocks+0x58>)
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4016c0:	4a0c      	ldr	r2, [pc, #48]	; (4016f4 <hsmci_wait_end_of_read_blocks+0x5c>)
		sr = HSMCI->HSMCI_SR;
  4016c2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4016c4:	4213      	tst	r3, r2
  4016c6:	d10d      	bne.n	4016e4 <hsmci_wait_end_of_read_blocks+0x4c>
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4016c8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4016cc:	d0f9      	beq.n	4016c2 <hsmci_wait_end_of_read_blocks+0x2a>
	return true;
  4016ce:	2001      	movs	r0, #1
  4016d0:	bd08      	pop	{r3, pc}
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  4016d2:	f240 2202 	movw	r2, #514	; 0x202
  4016d6:	4b06      	ldr	r3, [pc, #24]	; (4016f0 <hsmci_wait_end_of_read_blocks+0x58>)
  4016d8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			hsmci_reset();
  4016dc:	4b09      	ldr	r3, [pc, #36]	; (401704 <hsmci_wait_end_of_read_blocks+0x6c>)
  4016de:	4798      	blx	r3
			return false;
  4016e0:	2000      	movs	r0, #0
  4016e2:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4016e4:	4b07      	ldr	r3, [pc, #28]	; (401704 <hsmci_wait_end_of_read_blocks+0x6c>)
  4016e6:	4798      	blx	r3
			return false;
  4016e8:	2000      	movs	r0, #0
  4016ea:	bd08      	pop	{r3, pc}
		return true;
  4016ec:	2001      	movs	r0, #1
}
  4016ee:	bd08      	pop	{r3, pc}
  4016f0:	40080000 	.word	0x40080000
  4016f4:	c0600000 	.word	0xc0600000
  4016f8:	20000a02 	.word	0x20000a02
  4016fc:	20000a04 	.word	0x20000a04
  401700:	20000a08 	.word	0x20000a08
  401704:	004012b9 	.word	0x004012b9

00401708 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  401708:	4b16      	ldr	r3, [pc, #88]	; (401764 <hsmci_start_write_blocks+0x5c>)
  40170a:	881b      	ldrh	r3, [r3, #0]
  40170c:	fb03 f101 	mul.w	r1, r3, r1
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_TCR_TXCTR_Msk >> PERIPH_TCR_TXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)src & 0x3) || (hsmci_block_size & 0x3)) {
  401710:	f010 0f03 	tst.w	r0, #3
  401714:	d102      	bne.n	40171c <hsmci_start_write_blocks+0x14>
  401716:	f013 0f03 	tst.w	r3, #3
  40171a:	d01d      	beq.n	401758 <hsmci_start_write_blocks+0x50>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  40171c:	4a12      	ldr	r2, [pc, #72]	; (401768 <hsmci_start_write_blocks+0x60>)
  40171e:	6853      	ldr	r3, [r2, #4]
  401720:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401724:	6053      	str	r3, [r2, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	// Configure PDC transfer
	HSMCI->HSMCI_TPR = (uint32_t)src;
  401726:	4b10      	ldr	r3, [pc, #64]	; (401768 <hsmci_start_write_blocks+0x60>)
  401728:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  40172c:	685b      	ldr	r3, [r3, #4]
			nb_data : nb_data / 4;
  40172e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401732:	bf0c      	ite	eq
  401734:	088b      	lsreq	r3, r1, #2
  401736:	460b      	movne	r3, r1
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401738:	4a0b      	ldr	r2, [pc, #44]	; (401768 <hsmci_start_write_blocks+0x60>)
  40173a:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	HSMCI->HSMCI_TNCR = 0;
  40173e:	2300      	movs	r3, #0
  401740:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTEN;
  401744:	f44f 7380 	mov.w	r3, #256	; 0x100
  401748:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  40174c:	4a07      	ldr	r2, [pc, #28]	; (40176c <hsmci_start_write_blocks+0x64>)
  40174e:	6813      	ldr	r3, [r2, #0]
  401750:	440b      	add	r3, r1
  401752:	6013      	str	r3, [r2, #0]
	return true;
}
  401754:	2001      	movs	r0, #1
  401756:	4770      	bx	lr
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401758:	4a03      	ldr	r2, [pc, #12]	; (401768 <hsmci_start_write_blocks+0x60>)
  40175a:	6853      	ldr	r3, [r2, #4]
  40175c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401760:	6053      	str	r3, [r2, #4]
  401762:	e7e0      	b.n	401726 <hsmci_start_write_blocks+0x1e>
  401764:	20000a02 	.word	0x20000a02
  401768:	40080000 	.word	0x40080000
  40176c:	20000a08 	.word	0x20000a08

00401770 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  401770:	b508      	push	{r3, lr}
	uint32_t sr;

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  401772:	4915      	ldr	r1, [pc, #84]	; (4017c8 <hsmci_wait_end_of_write_blocks+0x58>)
		if (sr &
  401774:	4a15      	ldr	r2, [pc, #84]	; (4017cc <hsmci_wait_end_of_write_blocks+0x5c>)
		sr = HSMCI->HSMCI_SR;
  401776:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr &
  401778:	4213      	tst	r3, r2
  40177a:	d116      	bne.n	4017aa <hsmci_wait_end_of_write_blocks+0x3a>
					__func__, sr);
			hsmci_reset();
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
			return false;
		}
	} while (!(sr & HSMCI_SR_TXBUFE));
  40177c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401780:	d0f9      	beq.n	401776 <hsmci_wait_end_of_write_blocks+0x6>


	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  401782:	4b13      	ldr	r3, [pc, #76]	; (4017d0 <hsmci_wait_end_of_write_blocks+0x60>)
  401784:	881a      	ldrh	r2, [r3, #0]
  401786:	4b13      	ldr	r3, [pc, #76]	; (4017d4 <hsmci_wait_end_of_write_blocks+0x64>)
  401788:	881b      	ldrh	r3, [r3, #0]
  40178a:	fb03 f302 	mul.w	r3, r3, r2
  40178e:	4a12      	ldr	r2, [pc, #72]	; (4017d8 <hsmci_wait_end_of_write_blocks+0x68>)
  401790:	6812      	ldr	r2, [r2, #0]
  401792:	4293      	cmp	r3, r2
  401794:	d816      	bhi.n	4017c4 <hsmci_wait_end_of_write_blocks+0x54>
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  401796:	490c      	ldr	r1, [pc, #48]	; (4017c8 <hsmci_wait_end_of_write_blocks+0x58>)
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401798:	4a0c      	ldr	r2, [pc, #48]	; (4017cc <hsmci_wait_end_of_write_blocks+0x5c>)
		sr = HSMCI->HSMCI_SR;
  40179a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40179c:	4213      	tst	r3, r2
  40179e:	d10d      	bne.n	4017bc <hsmci_wait_end_of_write_blocks+0x4c>
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
  4017a0:	f013 0f20 	tst.w	r3, #32
  4017a4:	d0f9      	beq.n	40179a <hsmci_wait_end_of_write_blocks+0x2a>
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	return true;
  4017a6:	2001      	movs	r0, #1
  4017a8:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4017aa:	4b0c      	ldr	r3, [pc, #48]	; (4017dc <hsmci_wait_end_of_write_blocks+0x6c>)
  4017ac:	4798      	blx	r3
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  4017ae:	f240 2202 	movw	r2, #514	; 0x202
  4017b2:	4b05      	ldr	r3, [pc, #20]	; (4017c8 <hsmci_wait_end_of_write_blocks+0x58>)
  4017b4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			return false;
  4017b8:	2000      	movs	r0, #0
  4017ba:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4017bc:	4b07      	ldr	r3, [pc, #28]	; (4017dc <hsmci_wait_end_of_write_blocks+0x6c>)
  4017be:	4798      	blx	r3
			return false;
  4017c0:	2000      	movs	r0, #0
  4017c2:	bd08      	pop	{r3, pc}
		return true;
  4017c4:	2001      	movs	r0, #1
}
  4017c6:	bd08      	pop	{r3, pc}
  4017c8:	40080000 	.word	0x40080000
  4017cc:	c0600000 	.word	0xc0600000
  4017d0:	20000a02 	.word	0x20000a02
  4017d4:	20000a04 	.word	0x20000a04
  4017d8:	20000a08 	.word	0x20000a08
  4017dc:	004012b9 	.word	0x004012b9

004017e0 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4017e0:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4017e2:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4017e4:	6884      	ldr	r4, [r0, #8]
  4017e6:	42a5      	cmp	r5, r4
  4017e8:	d003      	beq.n	4017f2 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4017ea:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4017ec:	6884      	ldr	r4, [r0, #8]
  4017ee:	42ac      	cmp	r4, r5
  4017f0:	d1fb      	bne.n	4017ea <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4017f2:	b161      	cbz	r1, 40180e <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4017f4:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4017f8:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4017fc:	f3c4 4003 	ubfx	r0, r4, #16, #4
  401800:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401804:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  401808:	bf18      	it	ne
  40180a:	300c      	addne	r0, #12
  40180c:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  40180e:	b142      	cbz	r2, 401822 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  401810:	f3c4 3102 	ubfx	r1, r4, #12, #3
  401814:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401818:	f3c4 2003 	ubfx	r0, r4, #8, #4
  40181c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401820:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  401822:	b143      	cbz	r3, 401836 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401824:	f3c4 1202 	ubfx	r2, r4, #4, #3
  401828:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40182c:	f004 040f 	and.w	r4, r4, #15
  401830:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401834:	601c      	str	r4, [r3, #0]
	}
}
  401836:	bc30      	pop	{r4, r5}
  401838:	4770      	bx	lr

0040183a <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  40183a:	b4f0      	push	{r4, r5, r6, r7}
  40183c:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  40183e:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  401840:	68c4      	ldr	r4, [r0, #12]
  401842:	42a5      	cmp	r5, r4
  401844:	d003      	beq.n	40184e <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  401846:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  401848:	68c4      	ldr	r4, [r0, #12]
  40184a:	42ac      	cmp	r4, r5
  40184c:	d1fb      	bne.n	401846 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  40184e:	b199      	cbz	r1, 401878 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401850:	f3c4 3003 	ubfx	r0, r4, #12, #4
  401854:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401858:	f3c4 2703 	ubfx	r7, r4, #8, #4
  40185c:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401860:	f3c4 1002 	ubfx	r0, r4, #4, #3
  401864:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401868:	f004 000f 	and.w	r0, r4, #15
  40186c:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401870:	2564      	movs	r5, #100	; 0x64
  401872:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  401876:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  401878:	b142      	cbz	r2, 40188c <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40187a:	f3c4 5000 	ubfx	r0, r4, #20, #1
  40187e:	0081      	lsls	r1, r0, #2
  401880:	4408      	add	r0, r1
  401882:	f3c4 4103 	ubfx	r1, r4, #16, #4
  401886:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  40188a:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40188c:	b143      	cbz	r3, 4018a0 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40188e:	f3c4 7201 	ubfx	r2, r4, #28, #2
  401892:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401896:	f3c4 6103 	ubfx	r1, r4, #24, #4
  40189a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  40189e:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4018a0:	b116      	cbz	r6, 4018a8 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4018a2:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4018a6:	6034      	str	r4, [r6, #0]
	}
}
  4018a8:	bcf0      	pop	{r4, r5, r6, r7}
  4018aa:	4770      	bx	lr

004018ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4018ac:	e7fe      	b.n	4018ac <Dummy_Handler>
	...

004018b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4018b0:	b500      	push	{lr}
  4018b2:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4018b4:	4b25      	ldr	r3, [pc, #148]	; (40194c <Reset_Handler+0x9c>)
  4018b6:	4a26      	ldr	r2, [pc, #152]	; (401950 <Reset_Handler+0xa0>)
  4018b8:	429a      	cmp	r2, r3
  4018ba:	d010      	beq.n	4018de <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  4018bc:	4b25      	ldr	r3, [pc, #148]	; (401954 <Reset_Handler+0xa4>)
  4018be:	4a23      	ldr	r2, [pc, #140]	; (40194c <Reset_Handler+0x9c>)
  4018c0:	429a      	cmp	r2, r3
  4018c2:	d20c      	bcs.n	4018de <Reset_Handler+0x2e>
  4018c4:	3b01      	subs	r3, #1
  4018c6:	1a9b      	subs	r3, r3, r2
  4018c8:	f023 0303 	bic.w	r3, r3, #3
  4018cc:	3304      	adds	r3, #4
  4018ce:	4413      	add	r3, r2
  4018d0:	491f      	ldr	r1, [pc, #124]	; (401950 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  4018d2:	f851 0b04 	ldr.w	r0, [r1], #4
  4018d6:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4018da:	429a      	cmp	r2, r3
  4018dc:	d1f9      	bne.n	4018d2 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4018de:	4b1e      	ldr	r3, [pc, #120]	; (401958 <Reset_Handler+0xa8>)
  4018e0:	4a1e      	ldr	r2, [pc, #120]	; (40195c <Reset_Handler+0xac>)
  4018e2:	429a      	cmp	r2, r3
  4018e4:	d20a      	bcs.n	4018fc <Reset_Handler+0x4c>
  4018e6:	3b01      	subs	r3, #1
  4018e8:	1a9b      	subs	r3, r3, r2
  4018ea:	f023 0303 	bic.w	r3, r3, #3
  4018ee:	3304      	adds	r3, #4
  4018f0:	4413      	add	r3, r2
		*pDest++ = 0;
  4018f2:	2100      	movs	r1, #0
  4018f4:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4018f8:	4293      	cmp	r3, r2
  4018fa:	d1fb      	bne.n	4018f4 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4018fc:	4a18      	ldr	r2, [pc, #96]	; (401960 <Reset_Handler+0xb0>)
  4018fe:	4b19      	ldr	r3, [pc, #100]	; (401964 <Reset_Handler+0xb4>)
  401900:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401904:	6093      	str	r3, [r2, #8]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401906:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40190a:	fab3 f383 	clz	r3, r3
  40190e:	095b      	lsrs	r3, r3, #5
  401910:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401912:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401914:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401918:	2200      	movs	r2, #0
  40191a:	4b13      	ldr	r3, [pc, #76]	; (401968 <Reset_Handler+0xb8>)
  40191c:	701a      	strb	r2, [r3, #0]
	return flags;
  40191e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401920:	4a12      	ldr	r2, [pc, #72]	; (40196c <Reset_Handler+0xbc>)
  401922:	6813      	ldr	r3, [r2, #0]
  401924:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401928:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40192a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40192e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401932:	b129      	cbz	r1, 401940 <Reset_Handler+0x90>
		cpu_irq_enable();
  401934:	2201      	movs	r2, #1
  401936:	4b0c      	ldr	r3, [pc, #48]	; (401968 <Reset_Handler+0xb8>)
  401938:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40193a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40193e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  401940:	4b0b      	ldr	r3, [pc, #44]	; (401970 <Reset_Handler+0xc0>)
  401942:	4798      	blx	r3

	/* Branch to main function */
	main();
  401944:	4b0b      	ldr	r3, [pc, #44]	; (401974 <Reset_Handler+0xc4>)
  401946:	4798      	blx	r3
  401948:	e7fe      	b.n	401948 <Reset_Handler+0x98>
  40194a:	bf00      	nop
  40194c:	20000000 	.word	0x20000000
  401950:	00408b3c 	.word	0x00408b3c
  401954:	200009b8 	.word	0x200009b8
  401958:	20000aec 	.word	0x20000aec
  40195c:	200009b8 	.word	0x200009b8
  401960:	e000ed00 	.word	0xe000ed00
  401964:	00400000 	.word	0x00400000
  401968:	20000000 	.word	0x20000000
  40196c:	e000ed88 	.word	0xe000ed88
  401970:	004038d9 	.word	0x004038d9
  401974:	00403545 	.word	0x00403545

00401978 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  401978:	4b3b      	ldr	r3, [pc, #236]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  40197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40197c:	f003 0303 	and.w	r3, r3, #3
  401980:	2b01      	cmp	r3, #1
  401982:	d01d      	beq.n	4019c0 <SystemCoreClockUpdate+0x48>
  401984:	b183      	cbz	r3, 4019a8 <SystemCoreClockUpdate+0x30>
  401986:	2b02      	cmp	r3, #2
  401988:	d036      	beq.n	4019f8 <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40198a:	4b37      	ldr	r3, [pc, #220]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  40198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40198e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401992:	2b70      	cmp	r3, #112	; 0x70
  401994:	d05f      	beq.n	401a56 <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  401996:	4b34      	ldr	r3, [pc, #208]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  401998:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40199a:	4934      	ldr	r1, [pc, #208]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  40199c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4019a0:	680b      	ldr	r3, [r1, #0]
  4019a2:	40d3      	lsrs	r3, r2
  4019a4:	600b      	str	r3, [r1, #0]
  4019a6:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4019a8:	4b31      	ldr	r3, [pc, #196]	; (401a70 <SystemCoreClockUpdate+0xf8>)
  4019aa:	695b      	ldr	r3, [r3, #20]
  4019ac:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4019b0:	bf14      	ite	ne
  4019b2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4019b6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4019ba:	4b2c      	ldr	r3, [pc, #176]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  4019bc:	601a      	str	r2, [r3, #0]
  4019be:	e7e4      	b.n	40198a <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4019c0:	4b29      	ldr	r3, [pc, #164]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  4019c2:	6a1b      	ldr	r3, [r3, #32]
  4019c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4019c8:	d003      	beq.n	4019d2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4019ca:	4a2a      	ldr	r2, [pc, #168]	; (401a74 <SystemCoreClockUpdate+0xfc>)
  4019cc:	4b27      	ldr	r3, [pc, #156]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  4019ce:	601a      	str	r2, [r3, #0]
  4019d0:	e7db      	b.n	40198a <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4019d2:	4a29      	ldr	r2, [pc, #164]	; (401a78 <SystemCoreClockUpdate+0x100>)
  4019d4:	4b25      	ldr	r3, [pc, #148]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  4019d6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4019d8:	4b23      	ldr	r3, [pc, #140]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  4019da:	6a1b      	ldr	r3, [r3, #32]
  4019dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4019e0:	2b10      	cmp	r3, #16
  4019e2:	d005      	beq.n	4019f0 <SystemCoreClockUpdate+0x78>
  4019e4:	2b20      	cmp	r3, #32
  4019e6:	d1d0      	bne.n	40198a <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  4019e8:	4a22      	ldr	r2, [pc, #136]	; (401a74 <SystemCoreClockUpdate+0xfc>)
  4019ea:	4b20      	ldr	r3, [pc, #128]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  4019ec:	601a      	str	r2, [r3, #0]
				break;
  4019ee:	e7cc      	b.n	40198a <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  4019f0:	4a22      	ldr	r2, [pc, #136]	; (401a7c <SystemCoreClockUpdate+0x104>)
  4019f2:	4b1e      	ldr	r3, [pc, #120]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  4019f4:	601a      	str	r2, [r3, #0]
				break;
  4019f6:	e7c8      	b.n	40198a <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4019f8:	4b1b      	ldr	r3, [pc, #108]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  4019fa:	6a1b      	ldr	r3, [r3, #32]
  4019fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401a00:	d016      	beq.n	401a30 <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401a02:	4a1c      	ldr	r2, [pc, #112]	; (401a74 <SystemCoreClockUpdate+0xfc>)
  401a04:	4b19      	ldr	r3, [pc, #100]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  401a06:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  401a08:	4b17      	ldr	r3, [pc, #92]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  401a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a0c:	f003 0303 	and.w	r3, r3, #3
  401a10:	2b02      	cmp	r3, #2
  401a12:	d1ba      	bne.n	40198a <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401a14:	4a14      	ldr	r2, [pc, #80]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  401a16:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401a18:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401a1a:	4814      	ldr	r0, [pc, #80]	; (401a6c <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401a1c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401a20:	6803      	ldr	r3, [r0, #0]
  401a22:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401a26:	b2d2      	uxtb	r2, r2
  401a28:	fbb3 f3f2 	udiv	r3, r3, r2
  401a2c:	6003      	str	r3, [r0, #0]
  401a2e:	e7ac      	b.n	40198a <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401a30:	4a11      	ldr	r2, [pc, #68]	; (401a78 <SystemCoreClockUpdate+0x100>)
  401a32:	4b0e      	ldr	r3, [pc, #56]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  401a34:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401a36:	4b0c      	ldr	r3, [pc, #48]	; (401a68 <SystemCoreClockUpdate+0xf0>)
  401a38:	6a1b      	ldr	r3, [r3, #32]
  401a3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401a3e:	2b10      	cmp	r3, #16
  401a40:	d005      	beq.n	401a4e <SystemCoreClockUpdate+0xd6>
  401a42:	2b20      	cmp	r3, #32
  401a44:	d1e0      	bne.n	401a08 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  401a46:	4a0b      	ldr	r2, [pc, #44]	; (401a74 <SystemCoreClockUpdate+0xfc>)
  401a48:	4b08      	ldr	r3, [pc, #32]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  401a4a:	601a      	str	r2, [r3, #0]
				break;
  401a4c:	e7dc      	b.n	401a08 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  401a4e:	4a0b      	ldr	r2, [pc, #44]	; (401a7c <SystemCoreClockUpdate+0x104>)
  401a50:	4b06      	ldr	r3, [pc, #24]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  401a52:	601a      	str	r2, [r3, #0]
				break;
  401a54:	e7d8      	b.n	401a08 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401a56:	4a05      	ldr	r2, [pc, #20]	; (401a6c <SystemCoreClockUpdate+0xf4>)
  401a58:	6813      	ldr	r3, [r2, #0]
  401a5a:	4909      	ldr	r1, [pc, #36]	; (401a80 <SystemCoreClockUpdate+0x108>)
  401a5c:	fba1 1303 	umull	r1, r3, r1, r3
  401a60:	085b      	lsrs	r3, r3, #1
  401a62:	6013      	str	r3, [r2, #0]
  401a64:	4770      	bx	lr
  401a66:	bf00      	nop
  401a68:	400e0400 	.word	0x400e0400
  401a6c:	20000004 	.word	0x20000004
  401a70:	400e1810 	.word	0x400e1810
  401a74:	00b71b00 	.word	0x00b71b00
  401a78:	003d0900 	.word	0x003d0900
  401a7c:	007a1200 	.word	0x007a1200
  401a80:	aaaaaaab 	.word	0xaaaaaaab

00401a84 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401a84:	4b12      	ldr	r3, [pc, #72]	; (401ad0 <system_init_flash+0x4c>)
  401a86:	4298      	cmp	r0, r3
  401a88:	d911      	bls.n	401aae <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  401a8a:	4b12      	ldr	r3, [pc, #72]	; (401ad4 <system_init_flash+0x50>)
  401a8c:	4298      	cmp	r0, r3
  401a8e:	d913      	bls.n	401ab8 <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  401a90:	4b11      	ldr	r3, [pc, #68]	; (401ad8 <system_init_flash+0x54>)
  401a92:	4298      	cmp	r0, r3
  401a94:	d914      	bls.n	401ac0 <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401a96:	4b11      	ldr	r3, [pc, #68]	; (401adc <system_init_flash+0x58>)
  401a98:	4298      	cmp	r0, r3
  401a9a:	d915      	bls.n	401ac8 <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401a9c:	4b10      	ldr	r3, [pc, #64]	; (401ae0 <system_init_flash+0x5c>)
  401a9e:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401aa0:	bf94      	ite	ls
  401aa2:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401aa6:	4a0f      	ldrhi	r2, [pc, #60]	; (401ae4 <system_init_flash+0x60>)
  401aa8:	4b0f      	ldr	r3, [pc, #60]	; (401ae8 <system_init_flash+0x64>)
  401aaa:	601a      	str	r2, [r3, #0]
  401aac:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401aae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401ab2:	4b0d      	ldr	r3, [pc, #52]	; (401ae8 <system_init_flash+0x64>)
  401ab4:	601a      	str	r2, [r3, #0]
  401ab6:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401ab8:	4a0c      	ldr	r2, [pc, #48]	; (401aec <system_init_flash+0x68>)
  401aba:	4b0b      	ldr	r3, [pc, #44]	; (401ae8 <system_init_flash+0x64>)
  401abc:	601a      	str	r2, [r3, #0]
  401abe:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401ac0:	4a0b      	ldr	r2, [pc, #44]	; (401af0 <system_init_flash+0x6c>)
  401ac2:	4b09      	ldr	r3, [pc, #36]	; (401ae8 <system_init_flash+0x64>)
  401ac4:	601a      	str	r2, [r3, #0]
  401ac6:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401ac8:	4a0a      	ldr	r2, [pc, #40]	; (401af4 <system_init_flash+0x70>)
  401aca:	4b07      	ldr	r3, [pc, #28]	; (401ae8 <system_init_flash+0x64>)
  401acc:	601a      	str	r2, [r3, #0]
  401ace:	4770      	bx	lr
  401ad0:	01312cff 	.word	0x01312cff
  401ad4:	026259ff 	.word	0x026259ff
  401ad8:	039386ff 	.word	0x039386ff
  401adc:	04c4b3ff 	.word	0x04c4b3ff
  401ae0:	05f5e0ff 	.word	0x05f5e0ff
  401ae4:	04000500 	.word	0x04000500
  401ae8:	400e0a00 	.word	0x400e0a00
  401aec:	04000100 	.word	0x04000100
  401af0:	04000200 	.word	0x04000200
  401af4:	04000300 	.word	0x04000300

00401af8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401af8:	4b0a      	ldr	r3, [pc, #40]	; (401b24 <_sbrk+0x2c>)
  401afa:	681b      	ldr	r3, [r3, #0]
  401afc:	b153      	cbz	r3, 401b14 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401afe:	4b09      	ldr	r3, [pc, #36]	; (401b24 <_sbrk+0x2c>)
  401b00:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401b02:	181a      	adds	r2, r3, r0
  401b04:	4908      	ldr	r1, [pc, #32]	; (401b28 <_sbrk+0x30>)
  401b06:	4291      	cmp	r1, r2
  401b08:	db08      	blt.n	401b1c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401b0a:	4610      	mov	r0, r2
  401b0c:	4a05      	ldr	r2, [pc, #20]	; (401b24 <_sbrk+0x2c>)
  401b0e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401b10:	4618      	mov	r0, r3
  401b12:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401b14:	4a05      	ldr	r2, [pc, #20]	; (401b2c <_sbrk+0x34>)
  401b16:	4b03      	ldr	r3, [pc, #12]	; (401b24 <_sbrk+0x2c>)
  401b18:	601a      	str	r2, [r3, #0]
  401b1a:	e7f0      	b.n	401afe <_sbrk+0x6>
		return (caddr_t) -1;	
  401b1c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401b20:	4770      	bx	lr
  401b22:	bf00      	nop
  401b24:	20000a0c 	.word	0x20000a0c
  401b28:	2001fffc 	.word	0x2001fffc
  401b2c:	20003af0 	.word	0x20003af0

00401b30 <disk_initialize>:
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  401b30:	2802      	cmp	r0, #2
  401b32:	d815      	bhi.n	401b60 <disk_initialize+0x30>
{
  401b34:	b510      	push	{r4, lr}
  401b36:	4604      	mov	r4, r0
		return STA_NOINIT;
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  401b38:	4b0b      	ldr	r3, [pc, #44]	; (401b68 <disk_initialize+0x38>)
  401b3a:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  401b3c:	2803      	cmp	r0, #3
  401b3e:	d106      	bne.n	401b4e <disk_initialize+0x1e>
		mem_status = mem_test_unit_ready(drv);
  401b40:	4620      	mov	r0, r4
  401b42:	4b09      	ldr	r3, [pc, #36]	; (401b68 <disk_initialize+0x38>)
  401b44:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  401b46:	2803      	cmp	r0, #3
  401b48:	d101      	bne.n	401b4e <disk_initialize+0x1e>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  401b4a:	2001      	movs	r0, #1
  401b4c:	bd10      	pop	{r4, pc}
	if (mem_status != CTRL_GOOD) {
  401b4e:	b948      	cbnz	r0, 401b64 <disk_initialize+0x34>
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  401b50:	4620      	mov	r0, r4
  401b52:	4b06      	ldr	r3, [pc, #24]	; (401b6c <disk_initialize+0x3c>)
  401b54:	4798      	blx	r3
  401b56:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  401b58:	bf14      	ite	ne
  401b5a:	2004      	movne	r0, #4
  401b5c:	2000      	moveq	r0, #0
  401b5e:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
  401b60:	2001      	movs	r0, #1
  401b62:	4770      	bx	lr
		return STA_NOINIT;
  401b64:	2001      	movs	r0, #1
}
  401b66:	bd10      	pop	{r4, pc}
  401b68:	004010d1 	.word	0x004010d1
  401b6c:	00401115 	.word	0x00401115

00401b70 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  401b70:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  401b72:	4b05      	ldr	r3, [pc, #20]	; (401b88 <disk_status+0x18>)
  401b74:	4798      	blx	r3
  401b76:	b120      	cbz	r0, 401b82 <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  401b78:	2802      	cmp	r0, #2
  401b7a:	bf0c      	ite	eq
  401b7c:	2003      	moveq	r0, #3
  401b7e:	2001      	movne	r0, #1
  401b80:	bd08      	pop	{r3, pc}
		return 0;
  401b82:	2000      	movs	r0, #0
	}
}
  401b84:	bd08      	pop	{r3, pc}
  401b86:	bf00      	nop
  401b88:	004010d1 	.word	0x004010d1

00401b8c <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  401b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b90:	b083      	sub	sp, #12
  401b92:	4680      	mov	r8, r0
  401b94:	460d      	mov	r5, r1
  401b96:	4614      	mov	r4, r2
  401b98:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  401b9a:	4b15      	ldr	r3, [pc, #84]	; (401bf0 <disk_read+0x64>)
  401b9c:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  401b9e:	b918      	cbnz	r0, 401ba8 <disk_read+0x1c>
		return RES_ERROR;
  401ba0:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401ba2:	b003      	add	sp, #12
  401ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ba8:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  401baa:	a901      	add	r1, sp, #4
  401bac:	4640      	mov	r0, r8
  401bae:	4b11      	ldr	r3, [pc, #68]	; (401bf4 <disk_read+0x68>)
  401bb0:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  401bb2:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  401bb4:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  401bb8:	9b01      	ldr	r3, [sp, #4]
  401bba:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  401bbe:	429a      	cmp	r2, r3
  401bc0:	d901      	bls.n	401bc6 <disk_read+0x3a>
		return RES_PARERR;
  401bc2:	2004      	movs	r0, #4
  401bc4:	e7ed      	b.n	401ba2 <disk_read+0x16>
	for (i = 0; i < count; i++) {
  401bc6:	46ba      	mov	sl, r7
  401bc8:	b177      	cbz	r7, 401be8 <disk_read+0x5c>
  401bca:	0276      	lsls	r6, r6, #9
  401bcc:	2700      	movs	r7, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  401bce:	f8df b028 	ldr.w	fp, [pc, #40]	; 401bf8 <disk_read+0x6c>
  401bd2:	462a      	mov	r2, r5
  401bd4:	4621      	mov	r1, r4
  401bd6:	4640      	mov	r0, r8
  401bd8:	47d8      	blx	fp
  401bda:	b938      	cbnz	r0, 401bec <disk_read+0x60>
	for (i = 0; i < count; i++) {
  401bdc:	3701      	adds	r7, #1
  401bde:	444c      	add	r4, r9
  401be0:	4435      	add	r5, r6
  401be2:	4557      	cmp	r7, sl
  401be4:	d1f5      	bne.n	401bd2 <disk_read+0x46>
  401be6:	e7dc      	b.n	401ba2 <disk_read+0x16>
	return RES_OK;
  401be8:	2000      	movs	r0, #0
  401bea:	e7da      	b.n	401ba2 <disk_read+0x16>
			return RES_ERROR;
  401bec:	2001      	movs	r0, #1
  401bee:	e7d8      	b.n	401ba2 <disk_read+0x16>
  401bf0:	00401109 	.word	0x00401109
  401bf4:	004010e9 	.word	0x004010e9
  401bf8:	00401131 	.word	0x00401131

00401bfc <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  401bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c00:	b083      	sub	sp, #12
  401c02:	4680      	mov	r8, r0
  401c04:	460d      	mov	r5, r1
  401c06:	4614      	mov	r4, r2
  401c08:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  401c0a:	4b15      	ldr	r3, [pc, #84]	; (401c60 <disk_write+0x64>)
  401c0c:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  401c0e:	b918      	cbnz	r0, 401c18 <disk_write+0x1c>
		return RES_ERROR;
  401c10:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401c12:	b003      	add	sp, #12
  401c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c18:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  401c1a:	a901      	add	r1, sp, #4
  401c1c:	4640      	mov	r0, r8
  401c1e:	4b11      	ldr	r3, [pc, #68]	; (401c64 <disk_write+0x68>)
  401c20:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  401c22:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  401c24:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  401c28:	9b01      	ldr	r3, [sp, #4]
  401c2a:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  401c2e:	429a      	cmp	r2, r3
  401c30:	d901      	bls.n	401c36 <disk_write+0x3a>
		return RES_PARERR;
  401c32:	2004      	movs	r0, #4
  401c34:	e7ed      	b.n	401c12 <disk_write+0x16>
	for (i = 0; i < count; i++) {
  401c36:	46ba      	mov	sl, r7
  401c38:	b177      	cbz	r7, 401c58 <disk_write+0x5c>
  401c3a:	0276      	lsls	r6, r6, #9
  401c3c:	2700      	movs	r7, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  401c3e:	f8df b028 	ldr.w	fp, [pc, #40]	; 401c68 <disk_write+0x6c>
  401c42:	462a      	mov	r2, r5
  401c44:	4621      	mov	r1, r4
  401c46:	4640      	mov	r0, r8
  401c48:	47d8      	blx	fp
  401c4a:	b938      	cbnz	r0, 401c5c <disk_write+0x60>
	for (i = 0; i < count; i++) {
  401c4c:	3701      	adds	r7, #1
  401c4e:	444c      	add	r4, r9
  401c50:	4435      	add	r5, r6
  401c52:	4557      	cmp	r7, sl
  401c54:	d1f5      	bne.n	401c42 <disk_write+0x46>
  401c56:	e7dc      	b.n	401c12 <disk_write+0x16>
	return RES_OK;
  401c58:	2000      	movs	r0, #0
  401c5a:	e7da      	b.n	401c12 <disk_write+0x16>
			return RES_ERROR;
  401c5c:	2001      	movs	r0, #1
  401c5e:	e7d8      	b.n	401c12 <disk_write+0x16>
  401c60:	00401109 	.word	0x00401109
  401c64:	004010e9 	.word	0x004010e9
  401c68:	00401155 	.word	0x00401155

00401c6c <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  401c6c:	b510      	push	{r4, lr}
  401c6e:	b082      	sub	sp, #8
  401c70:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  401c72:	2903      	cmp	r1, #3
  401c74:	d827      	bhi.n	401cc6 <disk_ioctl+0x5a>
  401c76:	e8df f001 	tbb	[pc, r1]
  401c7a:	071f      	.short	0x071f
  401c7c:	020f      	.short	0x020f
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  401c7e:	2301      	movs	r3, #1
  401c80:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  401c82:	2000      	movs	r0, #0
	default:
		res = RES_PARERR;
	}

	return res;
}
  401c84:	b002      	add	sp, #8
  401c86:	bd10      	pop	{r4, pc}
		mem_read_capacity(drv, &ul_last_sector_num);
  401c88:	a901      	add	r1, sp, #4
  401c8a:	4b11      	ldr	r3, [pc, #68]	; (401cd0 <disk_ioctl+0x64>)
  401c8c:	4798      	blx	r3
		*(DWORD *)buff = ul_last_sector_num + 1;
  401c8e:	9b01      	ldr	r3, [sp, #4]
  401c90:	3301      	adds	r3, #1
  401c92:	6023      	str	r3, [r4, #0]
		res = RES_OK;
  401c94:	2000      	movs	r0, #0
	break;
  401c96:	e7f5      	b.n	401c84 <disk_ioctl+0x18>
		uint8_t uc_sector_size = mem_sector_size(drv);
  401c98:	4b0e      	ldr	r3, [pc, #56]	; (401cd4 <disk_ioctl+0x68>)
  401c9a:	4798      	blx	r3
		if ((uc_sector_size != SECTOR_SIZE_512) &&
  401c9c:	2808      	cmp	r0, #8
  401c9e:	d814      	bhi.n	401cca <disk_ioctl+0x5e>
  401ca0:	f44f 738b 	mov.w	r3, #278	; 0x116
  401ca4:	fa23 f000 	lsr.w	r0, r3, r0
  401ca8:	f010 0f01 	tst.w	r0, #1
  401cac:	d101      	bne.n	401cb2 <disk_ioctl+0x46>
			return RES_ERROR;
  401cae:	2001      	movs	r0, #1
  401cb0:	e7e8      	b.n	401c84 <disk_ioctl+0x18>
		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  401cb2:	2000      	movs	r0, #0
  401cb4:	7020      	strb	r0, [r4, #0]
	break;
  401cb6:	e7e5      	b.n	401c84 <disk_ioctl+0x18>
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  401cb8:	4b07      	ldr	r3, [pc, #28]	; (401cd8 <disk_ioctl+0x6c>)
  401cba:	4798      	blx	r3
  401cbc:	2800      	cmp	r0, #0
			res = RES_NOTRDY;
  401cbe:	bf0c      	ite	eq
  401cc0:	2000      	moveq	r0, #0
  401cc2:	2003      	movne	r0, #3
  401cc4:	e7de      	b.n	401c84 <disk_ioctl+0x18>
		res = RES_PARERR;
  401cc6:	2004      	movs	r0, #4
  401cc8:	e7dc      	b.n	401c84 <disk_ioctl+0x18>
			return RES_ERROR;
  401cca:	2001      	movs	r0, #1
  401ccc:	e7da      	b.n	401c84 <disk_ioctl+0x18>
  401cce:	bf00      	nop
  401cd0:	004010e9 	.word	0x004010e9
  401cd4:	00401109 	.word	0x00401109
  401cd8:	004010d1 	.word	0x004010d1

00401cdc <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  401cdc:	b530      	push	{r4, r5, lr}
  401cde:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  401ce0:	4c11      	ldr	r4, [pc, #68]	; (401d28 <get_fattime+0x4c>)
  401ce2:	ab07      	add	r3, sp, #28
  401ce4:	aa08      	add	r2, sp, #32
  401ce6:	a909      	add	r1, sp, #36	; 0x24
  401ce8:	4620      	mov	r0, r4
  401cea:	4d10      	ldr	r5, [pc, #64]	; (401d2c <get_fattime+0x50>)
  401cec:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  401cee:	ab03      	add	r3, sp, #12
  401cf0:	9300      	str	r3, [sp, #0]
  401cf2:	ab04      	add	r3, sp, #16
  401cf4:	aa05      	add	r2, sp, #20
  401cf6:	a906      	add	r1, sp, #24
  401cf8:	4620      	mov	r0, r4
  401cfa:	4c0d      	ldr	r4, [pc, #52]	; (401d30 <get_fattime+0x54>)
  401cfc:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
			| (ul_month << 21)
			| (ul_day << 16)
  401cfe:	9b04      	ldr	r3, [sp, #16]
  401d00:	041b      	lsls	r3, r3, #16
	ul_time = ((ul_year - 1980) << 25)
  401d02:	9805      	ldr	r0, [sp, #20]
  401d04:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
  401d08:	9809      	ldr	r0, [sp, #36]	; 0x24
  401d0a:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  401d0e:	9808      	ldr	r0, [sp, #32]
  401d10:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
  401d14:	9807      	ldr	r0, [sp, #28]
  401d16:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  401d1a:	9806      	ldr	r0, [sp, #24]
  401d1c:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| ((ul_second >> 1) << 0);

	return ul_time;
}
  401d20:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  401d24:	b00b      	add	sp, #44	; 0x2c
  401d26:	bd30      	pop	{r4, r5, pc}
  401d28:	400e1860 	.word	0x400e1860
  401d2c:	004017e1 	.word	0x004017e1
  401d30:	0040183b 	.word	0x0040183b

00401d34 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  401d34:	b13a      	cbz	r2, 401d46 <mem_cpy+0x12>
  401d36:	3801      	subs	r0, #1
  401d38:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  401d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  401d3e:	f800 3f01 	strb.w	r3, [r0, #1]!
	while (cnt--)
  401d42:	4291      	cmp	r1, r2
  401d44:	d1f9      	bne.n	401d3a <mem_cpy+0x6>
  401d46:	4770      	bx	lr

00401d48 <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  401d48:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  401d4a:	6983      	ldr	r3, [r0, #24]
  401d4c:	3b02      	subs	r3, #2
  401d4e:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
  401d50:	bf3d      	ittte	cc
  401d52:	7883      	ldrbcc	r3, [r0, #2]
  401d54:	6a80      	ldrcc	r0, [r0, #40]	; 0x28
  401d56:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  401d5a:	2000      	movcs	r0, #0
}
  401d5c:	4770      	bx	lr

00401d5e <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  401d5e:	4602      	mov	r2, r0
  401d60:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  401d64:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  401d66:	01c3      	lsls	r3, r0, #7
  401d68:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  401d6c:	f812 0b01 	ldrb.w	r0, [r2], #1
  401d70:	fa50 f383 	uxtab	r3, r0, r3
  401d74:	b2d8      	uxtb	r0, r3
  401d76:	428a      	cmp	r2, r1
  401d78:	d1f5      	bne.n	401d66 <sum_sfn+0x8>
	return sum;
}
  401d7a:	4770      	bx	lr

00401d7c <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  401d7c:	b198      	cbz	r0, 401da6 <validate+0x2a>
{
  401d7e:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  401d80:	7802      	ldrb	r2, [r0, #0]
  401d82:	b90a      	cbnz	r2, 401d88 <validate+0xc>
		return FR_INVALID_OBJECT;
  401d84:	2009      	movs	r0, #9
  401d86:	bd08      	pop	{r3, pc}
	if (!fs || !fs->fs_type || fs->id != id)
  401d88:	88c2      	ldrh	r2, [r0, #6]
  401d8a:	428a      	cmp	r2, r1
  401d8c:	d001      	beq.n	401d92 <validate+0x16>
		return FR_INVALID_OBJECT;
  401d8e:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  401d90:	bd08      	pop	{r3, pc}
	if (disk_status(fs->drv) & STA_NOINIT)
  401d92:	7840      	ldrb	r0, [r0, #1]
  401d94:	4b05      	ldr	r3, [pc, #20]	; (401dac <validate+0x30>)
  401d96:	4798      	blx	r3
  401d98:	f000 0001 	and.w	r0, r0, #1
	return FR_OK;
  401d9c:	2800      	cmp	r0, #0
  401d9e:	bf14      	ite	ne
  401da0:	2003      	movne	r0, #3
  401da2:	2000      	moveq	r0, #0
  401da4:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
  401da6:	2009      	movs	r0, #9
  401da8:	4770      	bx	lr
  401daa:	bf00      	nop
  401dac:	00401b71 	.word	0x00401b71

00401db0 <check_fs>:
{
  401db0:	b538      	push	{r3, r4, r5, lr}
  401db2:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  401db4:	2301      	movs	r3, #1
  401db6:	460a      	mov	r2, r1
  401db8:	f100 0130 	add.w	r1, r0, #48	; 0x30
  401dbc:	7840      	ldrb	r0, [r0, #1]
  401dbe:	4d1d      	ldr	r5, [pc, #116]	; (401e34 <check_fs+0x84>)
  401dc0:	47a8      	blx	r5
  401dc2:	b108      	cbz	r0, 401dc8 <check_fs+0x18>
		return 3;
  401dc4:	2003      	movs	r0, #3
  401dc6:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  401dc8:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  401dcc:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  401dd0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401dd4:	b21b      	sxth	r3, r3
  401dd6:	4a18      	ldr	r2, [pc, #96]	; (401e38 <check_fs+0x88>)
  401dd8:	4293      	cmp	r3, r2
  401dda:	d001      	beq.n	401de0 <check_fs+0x30>
		return 2;
  401ddc:	2002      	movs	r0, #2
  401dde:	bd38      	pop	{r3, r4, r5, pc}
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  401de0:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
  401de4:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
  401de8:	041b      	lsls	r3, r3, #16
  401dea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401dee:	f894 2066 	ldrb.w	r2, [r4, #102]	; 0x66
  401df2:	4313      	orrs	r3, r2
  401df4:	f894 2067 	ldrb.w	r2, [r4, #103]	; 0x67
  401df8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401dfc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401e00:	4a0e      	ldr	r2, [pc, #56]	; (401e3c <check_fs+0x8c>)
  401e02:	4293      	cmp	r3, r2
  401e04:	d013      	beq.n	401e2e <check_fs+0x7e>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  401e06:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
  401e0a:	f894 0084 	ldrb.w	r0, [r4, #132]	; 0x84
  401e0e:	0400      	lsls	r0, r0, #16
  401e10:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
  401e14:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  401e18:	4318      	orrs	r0, r3
  401e1a:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
  401e1e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  401e22:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
  401e26:	1a80      	subs	r0, r0, r2
  401e28:	bf18      	it	ne
  401e2a:	2001      	movne	r0, #1
  401e2c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
  401e2e:	2000      	movs	r0, #0
}
  401e30:	bd38      	pop	{r3, r4, r5, pc}
  401e32:	bf00      	nop
  401e34:	00401b8d 	.word	0x00401b8d
  401e38:	ffffaa55 	.word	0xffffaa55
  401e3c:	00544146 	.word	0x00544146

00401e40 <chk_mounted>:
{
  401e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
  401e42:	6804      	ldr	r4, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
  401e44:	7823      	ldrb	r3, [r4, #0]
  401e46:	3b30      	subs	r3, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  401e48:	2b09      	cmp	r3, #9
  401e4a:	d802      	bhi.n	401e52 <chk_mounted+0x12>
  401e4c:	7865      	ldrb	r5, [r4, #1]
  401e4e:	2d3a      	cmp	r5, #58	; 0x3a
  401e50:	d018      	beq.n	401e84 <chk_mounted+0x44>
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  401e52:	4bb0      	ldr	r3, [pc, #704]	; (402114 <chk_mounted+0x2d4>)
  401e54:	681c      	ldr	r4, [r3, #0]
  401e56:	600c      	str	r4, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  401e58:	2c00      	cmp	r4, #0
  401e5a:	f000 8142 	beq.w	4020e2 <chk_mounted+0x2a2>
  401e5e:	4615      	mov	r5, r2
	if (fs->fs_type) {					/* If the logical drive has been mounted */
  401e60:	7823      	ldrb	r3, [r4, #0]
  401e62:	b1ab      	cbz	r3, 401e90 <chk_mounted+0x50>
		stat = disk_status(fs->drv);
  401e64:	7860      	ldrb	r0, [r4, #1]
  401e66:	4bac      	ldr	r3, [pc, #688]	; (402118 <chk_mounted+0x2d8>)
  401e68:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  401e6a:	f010 0f01 	tst.w	r0, #1
  401e6e:	d10f      	bne.n	401e90 <chk_mounted+0x50>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  401e70:	2d00      	cmp	r5, #0
  401e72:	f000 8138 	beq.w	4020e6 <chk_mounted+0x2a6>
  401e76:	f000 0004 	and.w	r0, r0, #4
				return FR_WRITE_PROTECTED;
  401e7a:	2800      	cmp	r0, #0
  401e7c:	bf0c      	ite	eq
  401e7e:	2000      	moveq	r0, #0
  401e80:	200a      	movne	r0, #10
  401e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p += 2; *path = p;				/* Return pointer to the path name */
  401e84:	3402      	adds	r4, #2
  401e86:	6004      	str	r4, [r0, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  401e88:	2b00      	cmp	r3, #0
  401e8a:	d0e2      	beq.n	401e52 <chk_mounted+0x12>
		return FR_INVALID_DRIVE;
  401e8c:	200b      	movs	r0, #11
  401e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
  401e90:	2000      	movs	r0, #0
  401e92:	7020      	strb	r0, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  401e94:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  401e96:	4ba1      	ldr	r3, [pc, #644]	; (40211c <chk_mounted+0x2dc>)
  401e98:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  401e9a:	f010 0f01 	tst.w	r0, #1
  401e9e:	d001      	beq.n	401ea4 <chk_mounted+0x64>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  401ea0:	2003      	movs	r0, #3
  401ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  401ea4:	b125      	cbz	r5, 401eb0 <chk_mounted+0x70>
  401ea6:	f010 0f04 	tst.w	r0, #4
  401eaa:	d001      	beq.n	401eb0 <chk_mounted+0x70>
		return FR_WRITE_PROTECTED;
  401eac:	200a      	movs	r0, #10
  401eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401eb0:	2100      	movs	r1, #0
  401eb2:	4620      	mov	r0, r4
  401eb4:	4b9a      	ldr	r3, [pc, #616]	; (402120 <chk_mounted+0x2e0>)
  401eb6:	4798      	blx	r3
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  401eb8:	2801      	cmp	r0, #1
  401eba:	d006      	beq.n	401eca <chk_mounted+0x8a>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401ebc:	2500      	movs	r5, #0
	if (fmt == 3) return FR_DISK_ERR;
  401ebe:	2803      	cmp	r0, #3
  401ec0:	f000 8113 	beq.w	4020ea <chk_mounted+0x2aa>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401ec4:	b1c8      	cbz	r0, 401efa <chk_mounted+0xba>
  401ec6:	200d      	movs	r0, #13
  401ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
  401eca:	f894 31f2 	ldrb.w	r3, [r4, #498]	; 0x1f2
  401ece:	b90b      	cbnz	r3, 401ed4 <chk_mounted+0x94>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401ed0:	200d      	movs	r0, #13
  401ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  401ed4:	f894 31f9 	ldrb.w	r3, [r4, #505]	; 0x1f9
  401ed8:	f894 51f8 	ldrb.w	r5, [r4, #504]	; 0x1f8
  401edc:	042d      	lsls	r5, r5, #16
  401ede:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
  401ee2:	f894 31f6 	ldrb.w	r3, [r4, #502]	; 0x1f6
  401ee6:	431d      	orrs	r5, r3
  401ee8:	f894 31f7 	ldrb.w	r3, [r4, #503]	; 0x1f7
  401eec:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  401ef0:	4629      	mov	r1, r5
  401ef2:	4620      	mov	r0, r4
  401ef4:	4b8a      	ldr	r3, [pc, #552]	; (402120 <chk_mounted+0x2e0>)
  401ef6:	4798      	blx	r3
  401ef8:	e7e1      	b.n	401ebe <chk_mounted+0x7e>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  401efa:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
  401efe:	f894 303b 	ldrb.w	r3, [r4, #59]	; 0x3b
  401f02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401f06:	b21b      	sxth	r3, r3
  401f08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401f0c:	d001      	beq.n	401f12 <chk_mounted+0xd2>
		return FR_NO_FILESYSTEM;
  401f0e:	200d      	movs	r0, #13
  401f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  401f12:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
  401f16:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  401f1a:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
  401f1e:	d10d      	bne.n	401f3c <chk_mounted+0xfc>
  401f20:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
  401f24:	f894 2056 	ldrb.w	r2, [r4, #86]	; 0x56
  401f28:	0412      	lsls	r2, r2, #16
  401f2a:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  401f2e:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
  401f32:	431a      	orrs	r2, r3
  401f34:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
  401f38:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	fs->fsize = fasize;
  401f3c:	61e2      	str	r2, [r4, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  401f3e:	f894 e040 	ldrb.w	lr, [r4, #64]	; 0x40
  401f42:	f884 e003 	strb.w	lr, [r4, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  401f46:	f10e 33ff 	add.w	r3, lr, #4294967295
  401f4a:	b2db      	uxtb	r3, r3
  401f4c:	2b01      	cmp	r3, #1
  401f4e:	d901      	bls.n	401f54 <chk_mounted+0x114>
  401f50:	200d      	movs	r0, #13
  401f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  401f54:	f894 603d 	ldrb.w	r6, [r4, #61]	; 0x3d
  401f58:	70a6      	strb	r6, [r4, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  401f5a:	2e00      	cmp	r6, #0
  401f5c:	f000 80c7 	beq.w	4020ee <chk_mounted+0x2ae>
  401f60:	1e73      	subs	r3, r6, #1
  401f62:	4233      	tst	r3, r6
  401f64:	d001      	beq.n	401f6a <chk_mounted+0x12a>
  401f66:	200d      	movs	r0, #13
  401f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  401f6a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  401f6e:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
  401f72:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
  401f76:	8121      	strh	r1, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  401f78:	f011 0f0f 	tst.w	r1, #15
  401f7c:	f040 80b9 	bne.w	4020f2 <chk_mounted+0x2b2>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  401f80:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
  401f84:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  401f88:	ea53 2300 	orrs.w	r3, r3, r0, lsl #8
  401f8c:	d10d      	bne.n	401faa <chk_mounted+0x16a>
  401f8e:	f894 0053 	ldrb.w	r0, [r4, #83]	; 0x53
  401f92:	f894 3052 	ldrb.w	r3, [r4, #82]	; 0x52
  401f96:	041b      	lsls	r3, r3, #16
  401f98:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  401f9c:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
  401fa0:	4303      	orrs	r3, r0
  401fa2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  401fa6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  401faa:	f894 003f 	ldrb.w	r0, [r4, #63]	; 0x3f
  401fae:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  401fb2:	ea57 2700 	orrs.w	r7, r7, r0, lsl #8
  401fb6:	f000 809e 	beq.w	4020f6 <chk_mounted+0x2b6>
	fasize *= b;										/* Number of sectors for FAT area */
  401fba:	fb02 fe0e 	mul.w	lr, r2, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  401fbe:	eb07 1011 	add.w	r0, r7, r1, lsr #4
  401fc2:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  401fc4:	4283      	cmp	r3, r0
  401fc6:	f0c0 8098 	bcc.w	4020fa <chk_mounted+0x2ba>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  401fca:	1a1b      	subs	r3, r3, r0
  401fcc:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  401fd0:	2b00      	cmp	r3, #0
  401fd2:	f000 8094 	beq.w	4020fe <chk_mounted+0x2be>
	fmt = FS_FAT12;
  401fd6:	f640 76f5 	movw	r6, #4085	; 0xff5
  401fda:	42b3      	cmp	r3, r6
  401fdc:	bf8c      	ite	hi
  401fde:	2602      	movhi	r6, #2
  401fe0:	2601      	movls	r6, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  401fe2:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  401fe6:	4563      	cmp	r3, ip
  401fe8:	f200 80a4 	bhi.w	402134 <chk_mounted+0x2f4>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  401fec:	3302      	adds	r3, #2
  401fee:	61a3      	str	r3, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  401ff0:	4428      	add	r0, r5
  401ff2:	62a0      	str	r0, [r4, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  401ff4:	443d      	add	r5, r7
  401ff6:	6225      	str	r5, [r4, #32]
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  401ff8:	2900      	cmp	r1, #0
  401ffa:	f000 8088 	beq.w	40210e <chk_mounted+0x2ce>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  401ffe:	4475      	add	r5, lr
  402000:	6265      	str	r5, [r4, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  402002:	2e02      	cmp	r6, #2
  402004:	bf0f      	iteee	eq
  402006:	005b      	lsleq	r3, r3, #1
  402008:	eb03 0143 	addne.w	r1, r3, r3, lsl #1
  40200c:	f003 0301 	andne.w	r3, r3, #1
  402010:	eb03 0351 	addne.w	r3, r3, r1, lsr #1
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  402014:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  402018:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  40201c:	d375      	bcc.n	40210a <chk_mounted+0x2ca>
	fs->free_clust = 0xFFFFFFFF;
  40201e:	f04f 33ff 	mov.w	r3, #4294967295
  402022:	6123      	str	r3, [r4, #16]
	fs->last_clust = 0;
  402024:	2300      	movs	r3, #0
  402026:	60e3      	str	r3, [r4, #12]
  402028:	e04a      	b.n	4020c0 <chk_mounted+0x280>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  40202a:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  40202e:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  402032:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  402036:	b21b      	sxth	r3, r3
  402038:	4a3a      	ldr	r2, [pc, #232]	; (402124 <chk_mounted+0x2e4>)
  40203a:	4293      	cmp	r3, r2
  40203c:	d14b      	bne.n	4020d6 <chk_mounted+0x296>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  40203e:	f894 2033 	ldrb.w	r2, [r4, #51]	; 0x33
  402042:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
  402046:	041b      	lsls	r3, r3, #16
  402048:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40204c:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
  402050:	4313      	orrs	r3, r2
  402052:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
  402056:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  40205a:	4a33      	ldr	r2, [pc, #204]	; (402128 <chk_mounted+0x2e8>)
  40205c:	4293      	cmp	r3, r2
  40205e:	d13c      	bne.n	4020da <chk_mounted+0x29a>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  402060:	f894 2217 	ldrb.w	r2, [r4, #535]	; 0x217
  402064:	f894 3216 	ldrb.w	r3, [r4, #534]	; 0x216
  402068:	041b      	lsls	r3, r3, #16
  40206a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40206e:	f894 2214 	ldrb.w	r2, [r4, #532]	; 0x214
  402072:	4313      	orrs	r3, r2
  402074:	f894 2215 	ldrb.w	r2, [r4, #533]	; 0x215
  402078:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  40207c:	4a2b      	ldr	r2, [pc, #172]	; (40212c <chk_mounted+0x2ec>)
  40207e:	4293      	cmp	r3, r2
  402080:	d12d      	bne.n	4020de <chk_mounted+0x29e>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  402082:	f894 221f 	ldrb.w	r2, [r4, #543]	; 0x21f
  402086:	f894 321e 	ldrb.w	r3, [r4, #542]	; 0x21e
  40208a:	041b      	lsls	r3, r3, #16
  40208c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402090:	f894 221c 	ldrb.w	r2, [r4, #540]	; 0x21c
  402094:	4313      	orrs	r3, r2
  402096:	f894 221d 	ldrb.w	r2, [r4, #541]	; 0x21d
  40209a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40209e:	60e3      	str	r3, [r4, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  4020a0:	f894 221b 	ldrb.w	r2, [r4, #539]	; 0x21b
  4020a4:	f894 321a 	ldrb.w	r3, [r4, #538]	; 0x21a
  4020a8:	041b      	lsls	r3, r3, #16
  4020aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  4020ae:	f894 2218 	ldrb.w	r2, [r4, #536]	; 0x218
  4020b2:	4313      	orrs	r3, r2
  4020b4:	f894 2219 	ldrb.w	r2, [r4, #537]	; 0x219
  4020b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4020bc:	6123      	str	r3, [r4, #16]
  4020be:	2603      	movs	r6, #3
	fs->fs_type = fmt;		/* FAT sub-type */
  4020c0:	7026      	strb	r6, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  4020c2:	4a1b      	ldr	r2, [pc, #108]	; (402130 <chk_mounted+0x2f0>)
  4020c4:	8813      	ldrh	r3, [r2, #0]
  4020c6:	3301      	adds	r3, #1
  4020c8:	b29b      	uxth	r3, r3
  4020ca:	8013      	strh	r3, [r2, #0]
  4020cc:	80e3      	strh	r3, [r4, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  4020ce:	2000      	movs	r0, #0
  4020d0:	62e0      	str	r0, [r4, #44]	; 0x2c
	fs->wflag = 0;
  4020d2:	7120      	strb	r0, [r4, #4]
	return FR_OK;
  4020d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020d6:	2603      	movs	r6, #3
  4020d8:	e7f2      	b.n	4020c0 <chk_mounted+0x280>
  4020da:	2603      	movs	r6, #3
  4020dc:	e7f0      	b.n	4020c0 <chk_mounted+0x280>
  4020de:	2603      	movs	r6, #3
  4020e0:	e7ee      	b.n	4020c0 <chk_mounted+0x280>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  4020e2:	200c      	movs	r0, #12
  4020e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
  4020e6:	2000      	movs	r0, #0
  4020e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
  4020ea:	2001      	movs	r0, #1
  4020ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  4020ee:	200d      	movs	r0, #13
  4020f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  4020f2:	200d      	movs	r0, #13
  4020f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  4020f6:	200d      	movs	r0, #13
  4020f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  4020fa:	200d      	movs	r0, #13
  4020fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  4020fe:	200d      	movs	r0, #13
  402100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  402102:	200d      	movs	r0, #13
  402104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  402106:	200d      	movs	r0, #13
  402108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  40210a:	200d      	movs	r0, #13
  40210c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  40210e:	200d      	movs	r0, #13
  402110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402112:	bf00      	nop
  402114:	20000a10 	.word	0x20000a10
  402118:	00401b71 	.word	0x00401b71
  40211c:	00401b31 	.word	0x00401b31
  402120:	00401db1 	.word	0x00401db1
  402124:	ffffaa55 	.word	0xffffaa55
  402128:	41615252 	.word	0x41615252
  40212c:	61417272 	.word	0x61417272
  402130:	20000a14 	.word	0x20000a14
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  402134:	3302      	adds	r3, #2
  402136:	61a3      	str	r3, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  402138:	4428      	add	r0, r5
  40213a:	62a0      	str	r0, [r4, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  40213c:	442f      	add	r7, r5
  40213e:	6227      	str	r7, [r4, #32]
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  402140:	2900      	cmp	r1, #0
  402142:	d1e0      	bne.n	402106 <chk_mounted+0x2c6>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  402144:	f894 005f 	ldrb.w	r0, [r4, #95]	; 0x5f
  402148:	f894 105e 	ldrb.w	r1, [r4, #94]	; 0x5e
  40214c:	0409      	lsls	r1, r1, #16
  40214e:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
  402152:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
  402156:	4301      	orrs	r1, r0
  402158:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  40215c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  402160:	6261      	str	r1, [r4, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  402162:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  402164:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  402168:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  40216c:	d3c9      	bcc.n	402102 <chk_mounted+0x2c2>
	fs->free_clust = 0xFFFFFFFF;
  40216e:	f04f 33ff 	mov.w	r3, #4294967295
  402172:	6123      	str	r3, [r4, #16]
	fs->last_clust = 0;
  402174:	2300      	movs	r3, #0
  402176:	60e3      	str	r3, [r4, #12]
	 	fs->fsi_flag = 0;
  402178:	7163      	strb	r3, [r4, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  40217a:	f894 3061 	ldrb.w	r3, [r4, #97]	; 0x61
  40217e:	f894 2060 	ldrb.w	r2, [r4, #96]	; 0x60
  402182:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
  402186:	442a      	add	r2, r5
  402188:	6162      	str	r2, [r4, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  40218a:	2301      	movs	r3, #1
  40218c:	f104 0130 	add.w	r1, r4, #48	; 0x30
  402190:	7860      	ldrb	r0, [r4, #1]
  402192:	4d03      	ldr	r5, [pc, #12]	; (4021a0 <chk_mounted+0x360>)
  402194:	47a8      	blx	r5
  402196:	2800      	cmp	r0, #0
  402198:	f43f af47 	beq.w	40202a <chk_mounted+0x1ea>
  40219c:	2603      	movs	r6, #3
  40219e:	e78f      	b.n	4020c0 <chk_mounted+0x280>
  4021a0:	00401b8d 	.word	0x00401b8d

004021a4 <move_window>:
{
  4021a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wsect = fs->winsect;
  4021a8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
  4021aa:	428f      	cmp	r7, r1
  4021ac:	d035      	beq.n	40221a <move_window+0x76>
  4021ae:	460e      	mov	r6, r1
  4021b0:	4604      	mov	r4, r0
		if (fs->wflag) {	/* Write back dirty window if needed */
  4021b2:	7903      	ldrb	r3, [r0, #4]
  4021b4:	b91b      	cbnz	r3, 4021be <move_window+0x1a>
		if (sector) {
  4021b6:	bb2e      	cbnz	r6, 402204 <move_window+0x60>
	return FR_OK;
  4021b8:	2000      	movs	r0, #0
  4021ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  4021be:	f100 0830 	add.w	r8, r0, #48	; 0x30
  4021c2:	2301      	movs	r3, #1
  4021c4:	463a      	mov	r2, r7
  4021c6:	4641      	mov	r1, r8
  4021c8:	7840      	ldrb	r0, [r0, #1]
  4021ca:	4d18      	ldr	r5, [pc, #96]	; (40222c <move_window+0x88>)
  4021cc:	47a8      	blx	r5
  4021ce:	bb38      	cbnz	r0, 402220 <move_window+0x7c>
			fs->wflag = 0;
  4021d0:	2300      	movs	r3, #0
  4021d2:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  4021d4:	6a23      	ldr	r3, [r4, #32]
  4021d6:	69e2      	ldr	r2, [r4, #28]
  4021d8:	4413      	add	r3, r2
  4021da:	429f      	cmp	r7, r3
  4021dc:	d2eb      	bcs.n	4021b6 <move_window+0x12>
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4021de:	78e5      	ldrb	r5, [r4, #3]
  4021e0:	2d01      	cmp	r5, #1
  4021e2:	d9e8      	bls.n	4021b6 <move_window+0x12>
					disk_write(fs->drv, fs->win, wsect, 1);
  4021e4:	f04f 0a01 	mov.w	sl, #1
  4021e8:	f8df 9040 	ldr.w	r9, [pc, #64]	; 40222c <move_window+0x88>
					wsect += fs->fsize;
  4021ec:	69e3      	ldr	r3, [r4, #28]
  4021ee:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  4021f0:	4653      	mov	r3, sl
  4021f2:	463a      	mov	r2, r7
  4021f4:	4641      	mov	r1, r8
  4021f6:	7860      	ldrb	r0, [r4, #1]
  4021f8:	47c8      	blx	r9
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4021fa:	3d01      	subs	r5, #1
  4021fc:	b2ed      	uxtb	r5, r5
  4021fe:	2d01      	cmp	r5, #1
  402200:	d1f4      	bne.n	4021ec <move_window+0x48>
  402202:	e7d8      	b.n	4021b6 <move_window+0x12>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  402204:	2301      	movs	r3, #1
  402206:	4632      	mov	r2, r6
  402208:	f104 0130 	add.w	r1, r4, #48	; 0x30
  40220c:	7860      	ldrb	r0, [r4, #1]
  40220e:	4d08      	ldr	r5, [pc, #32]	; (402230 <move_window+0x8c>)
  402210:	47a8      	blx	r5
  402212:	b940      	cbnz	r0, 402226 <move_window+0x82>
			fs->winsect = sector;
  402214:	62e6      	str	r6, [r4, #44]	; 0x2c
  402216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return FR_OK;
  40221a:	2000      	movs	r0, #0
  40221c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  402220:	2001      	movs	r0, #1
  402222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  402226:	2001      	movs	r0, #1
}
  402228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40222c:	00401bfd 	.word	0x00401bfd
  402230:	00401b8d 	.word	0x00401b8d

00402234 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  402234:	2901      	cmp	r1, #1
  402236:	d96a      	bls.n	40230e <get_fat+0xda>
{
  402238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  40223a:	6983      	ldr	r3, [r0, #24]
  40223c:	4299      	cmp	r1, r3
  40223e:	d268      	bcs.n	402312 <get_fat+0xde>
  402240:	460c      	mov	r4, r1
  402242:	4606      	mov	r6, r0
	switch (fs->fs_type) {
  402244:	7803      	ldrb	r3, [r0, #0]
  402246:	2b02      	cmp	r3, #2
  402248:	d02f      	beq.n	4022aa <get_fat+0x76>
  40224a:	2b03      	cmp	r3, #3
  40224c:	d041      	beq.n	4022d2 <get_fat+0x9e>
  40224e:	2b01      	cmp	r3, #1
  402250:	d002      	beq.n	402258 <get_fat+0x24>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402252:	f04f 30ff 	mov.w	r0, #4294967295
  402256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bc = (UINT)clst; bc += bc / 2;
  402258:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40225c:	6a01      	ldr	r1, [r0, #32]
  40225e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402262:	4b2d      	ldr	r3, [pc, #180]	; (402318 <get_fat+0xe4>)
  402264:	4798      	blx	r3
  402266:	b110      	cbz	r0, 40226e <get_fat+0x3a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402268:	f04f 30ff 	mov.w	r0, #4294967295
  40226c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc = fs->win[bc % SS(fs)]; bc++;
  40226e:	f3c7 0308 	ubfx	r3, r7, #0, #9
  402272:	4433      	add	r3, r6
  402274:	f893 5030 	ldrb.w	r5, [r3, #48]	; 0x30
  402278:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40227a:	6a31      	ldr	r1, [r6, #32]
  40227c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402280:	4630      	mov	r0, r6
  402282:	4b25      	ldr	r3, [pc, #148]	; (402318 <get_fat+0xe4>)
  402284:	4798      	blx	r3
  402286:	b110      	cbz	r0, 40228e <get_fat+0x5a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402288:	f04f 30ff 	mov.w	r0, #4294967295
  40228c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc |= fs->win[bc % SS(fs)] << 8;
  40228e:	f3c7 0708 	ubfx	r7, r7, #0, #9
  402292:	19f0      	adds	r0, r6, r7
  402294:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  402298:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  40229c:	f014 0f01 	tst.w	r4, #1
  4022a0:	bf14      	ite	ne
  4022a2:	0900      	lsrne	r0, r0, #4
  4022a4:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  4022a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  4022aa:	6a01      	ldr	r1, [r0, #32]
  4022ac:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  4022b0:	4b19      	ldr	r3, [pc, #100]	; (402318 <get_fat+0xe4>)
  4022b2:	4798      	blx	r3
  4022b4:	b110      	cbz	r0, 4022bc <get_fat+0x88>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4022b6:	f04f 30ff 	mov.w	r0, #4294967295
  4022ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 2 % SS(fs)];
  4022bc:	0060      	lsls	r0, r4, #1
  4022be:	f400 70ff 	and.w	r0, r0, #510	; 0x1fe
		return LD_WORD(p);
  4022c2:	4430      	add	r0, r6
  4022c4:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
  4022c8:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  4022cc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4022d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  4022d2:	6a01      	ldr	r1, [r0, #32]
  4022d4:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4022d8:	4b0f      	ldr	r3, [pc, #60]	; (402318 <get_fat+0xe4>)
  4022da:	4798      	blx	r3
  4022dc:	b110      	cbz	r0, 4022e4 <get_fat+0xb0>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4022de:	f04f 30ff 	mov.w	r0, #4294967295
}
  4022e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 4 % SS(fs)];
  4022e4:	00a0      	lsls	r0, r4, #2
  4022e6:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
  4022ea:	f100 0230 	add.w	r2, r0, #48	; 0x30
  4022ee:	4432      	add	r2, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
  4022f0:	78d1      	ldrb	r1, [r2, #3]
  4022f2:	7893      	ldrb	r3, [r2, #2]
  4022f4:	041b      	lsls	r3, r3, #16
  4022f6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  4022fa:	4430      	add	r0, r6
  4022fc:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  402300:	4318      	orrs	r0, r3
  402302:	7853      	ldrb	r3, [r2, #1]
  402304:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  402308:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  40230c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  40230e:	2001      	movs	r0, #1
  402310:	4770      	bx	lr
  402312:	2001      	movs	r0, #1
  402314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402316:	bf00      	nop
  402318:	004021a5 	.word	0x004021a5

0040231c <dir_sdi>:
{
  40231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40231e:	4605      	mov	r5, r0
  402320:	460c      	mov	r4, r1
	dj->index = idx;
  402322:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
  402324:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  402326:	2901      	cmp	r1, #1
  402328:	d03d      	beq.n	4023a6 <dir_sdi+0x8a>
  40232a:	6803      	ldr	r3, [r0, #0]
  40232c:	699a      	ldr	r2, [r3, #24]
  40232e:	4291      	cmp	r1, r2
  402330:	d301      	bcc.n	402336 <dir_sdi+0x1a>
		return FR_INT_ERR;
  402332:	2002      	movs	r0, #2
  402334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  402336:	b961      	cbnz	r1, 402352 <dir_sdi+0x36>
  402338:	781a      	ldrb	r2, [r3, #0]
  40233a:	2a03      	cmp	r2, #3
  40233c:	d006      	beq.n	40234c <dir_sdi+0x30>
		dj->clust = clst;
  40233e:	2200      	movs	r2, #0
  402340:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  402342:	891a      	ldrh	r2, [r3, #8]
  402344:	42a2      	cmp	r2, r4
  402346:	d821      	bhi.n	40238c <dir_sdi+0x70>
			return FR_INT_ERR;
  402348:	2002      	movs	r0, #2
  40234a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;
  40234c:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  40234e:	2900      	cmp	r1, #0
  402350:	d0f5      	beq.n	40233e <dir_sdi+0x22>
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  402352:	789e      	ldrb	r6, [r3, #2]
  402354:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  402356:	42b4      	cmp	r4, r6
  402358:	d310      	bcc.n	40237c <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  40235a:	4f17      	ldr	r7, [pc, #92]	; (4023b8 <dir_sdi+0x9c>)
  40235c:	6828      	ldr	r0, [r5, #0]
  40235e:	47b8      	blx	r7
  402360:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  402362:	f1b0 3fff 	cmp.w	r0, #4294967295
  402366:	d020      	beq.n	4023aa <dir_sdi+0x8e>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  402368:	2801      	cmp	r0, #1
  40236a:	d920      	bls.n	4023ae <dir_sdi+0x92>
  40236c:	682b      	ldr	r3, [r5, #0]
  40236e:	699b      	ldr	r3, [r3, #24]
  402370:	4298      	cmp	r0, r3
  402372:	d21e      	bcs.n	4023b2 <dir_sdi+0x96>
			idx -= ic;
  402374:	1ba4      	subs	r4, r4, r6
  402376:	b2a4      	uxth	r4, r4
		while (idx >= ic) {	/* Follow cluster chain */
  402378:	42a6      	cmp	r6, r4
  40237a:	d9ef      	bls.n	40235c <dir_sdi+0x40>
		dj->clust = clst;
  40237c:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40237e:	6828      	ldr	r0, [r5, #0]
  402380:	4b0e      	ldr	r3, [pc, #56]	; (4023bc <dir_sdi+0xa0>)
  402382:	4798      	blx	r3
  402384:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  402388:	6128      	str	r0, [r5, #16]
  40238a:	e003      	b.n	402394 <dir_sdi+0x78>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40238c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40238e:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  402392:	612b      	str	r3, [r5, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  402394:	682b      	ldr	r3, [r5, #0]
  402396:	3330      	adds	r3, #48	; 0x30
  402398:	f004 040f 	and.w	r4, r4, #15
  40239c:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  4023a0:	616c      	str	r4, [r5, #20]
	return FR_OK;	/* Seek succeeded */
  4023a2:	2000      	movs	r0, #0
  4023a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_INT_ERR;
  4023a6:	2002      	movs	r0, #2
  4023a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  4023aa:	2001      	movs	r0, #1
  4023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return FR_INT_ERR;
  4023ae:	2002      	movs	r0, #2
  4023b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023b2:	2002      	movs	r0, #2
}
  4023b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023b6:	bf00      	nop
  4023b8:	00402235 	.word	0x00402235
  4023bc:	00401d49 	.word	0x00401d49

004023c0 <put_fat>:
{
  4023c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4023c4:	2901      	cmp	r1, #1
  4023c6:	f240 808f 	bls.w	4024e8 <put_fat+0x128>
  4023ca:	6983      	ldr	r3, [r0, #24]
  4023cc:	4299      	cmp	r1, r3
  4023ce:	d301      	bcc.n	4023d4 <put_fat+0x14>
		res = FR_INT_ERR;
  4023d0:	2702      	movs	r7, #2
	return res;
  4023d2:	e08a      	b.n	4024ea <put_fat+0x12a>
  4023d4:	4615      	mov	r5, r2
  4023d6:	460c      	mov	r4, r1
  4023d8:	4606      	mov	r6, r0
		switch (fs->fs_type) {
  4023da:	7803      	ldrb	r3, [r0, #0]
  4023dc:	2b02      	cmp	r3, #2
  4023de:	d04e      	beq.n	40247e <put_fat+0xbe>
  4023e0:	2b03      	cmp	r3, #3
  4023e2:	d05f      	beq.n	4024a4 <put_fat+0xe4>
  4023e4:	2b01      	cmp	r3, #1
  4023e6:	d003      	beq.n	4023f0 <put_fat+0x30>
			res = FR_INT_ERR;
  4023e8:	2702      	movs	r7, #2
		fs->wflag = 1;
  4023ea:	2301      	movs	r3, #1
  4023ec:	7133      	strb	r3, [r6, #4]
  4023ee:	e07c      	b.n	4024ea <put_fat+0x12a>
			bc = clst; bc += bc / 2;
  4023f0:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4023f4:	6a01      	ldr	r1, [r0, #32]
  4023f6:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  4023fa:	4b3d      	ldr	r3, [pc, #244]	; (4024f0 <put_fat+0x130>)
  4023fc:	4798      	blx	r3
			if (res != FR_OK) break;
  4023fe:	4607      	mov	r7, r0
  402400:	2800      	cmp	r0, #0
  402402:	d1f2      	bne.n	4023ea <put_fat+0x2a>
			p = &fs->win[bc % SS(fs)];
  402404:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  402408:	f014 0f01 	tst.w	r4, #1
  40240c:	d01c      	beq.n	402448 <put_fat+0x88>
  40240e:	4433      	add	r3, r6
  402410:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
  402414:	f002 020f 	and.w	r2, r2, #15
  402418:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  40241c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			bc++;
  402420:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  402424:	2301      	movs	r3, #1
  402426:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  402428:	6a31      	ldr	r1, [r6, #32]
  40242a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40242e:	4630      	mov	r0, r6
  402430:	4b2f      	ldr	r3, [pc, #188]	; (4024f0 <put_fat+0x130>)
  402432:	4798      	blx	r3
			if (res != FR_OK) break;
  402434:	2800      	cmp	r0, #0
  402436:	d153      	bne.n	4024e0 <put_fat+0x120>
			p = &fs->win[bc % SS(fs)];
  402438:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40243c:	f3c5 1207 	ubfx	r2, r5, #4, #8
  402440:	44b0      	add	r8, r6
  402442:	f888 2030 	strb.w	r2, [r8, #48]	; 0x30
			break;
  402446:	e7d0      	b.n	4023ea <put_fat+0x2a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  402448:	4433      	add	r3, r6
  40244a:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
			bc++;
  40244e:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  402452:	2301      	movs	r3, #1
  402454:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  402456:	6a31      	ldr	r1, [r6, #32]
  402458:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  40245c:	4630      	mov	r0, r6
  40245e:	4b24      	ldr	r3, [pc, #144]	; (4024f0 <put_fat+0x130>)
  402460:	4798      	blx	r3
			if (res != FR_OK) break;
  402462:	2800      	cmp	r0, #0
  402464:	d13e      	bne.n	4024e4 <put_fat+0x124>
			p = &fs->win[bc % SS(fs)];
  402466:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40246a:	eb06 0308 	add.w	r3, r6, r8
  40246e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  402472:	f023 030f 	bic.w	r3, r3, #15
  402476:	f3c5 2203 	ubfx	r2, r5, #8, #4
  40247a:	431a      	orrs	r2, r3
  40247c:	e7e0      	b.n	402440 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  40247e:	6a01      	ldr	r1, [r0, #32]
  402480:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  402484:	4b1a      	ldr	r3, [pc, #104]	; (4024f0 <put_fat+0x130>)
  402486:	4798      	blx	r3
			if (res != FR_OK) break;
  402488:	4607      	mov	r7, r0
  40248a:	2800      	cmp	r0, #0
  40248c:	d1ad      	bne.n	4023ea <put_fat+0x2a>
			p = &fs->win[clst * 2 % SS(fs)];
  40248e:	0063      	lsls	r3, r4, #1
  402490:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  402494:	4433      	add	r3, r6
  402496:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
  40249a:	f3c5 2207 	ubfx	r2, r5, #8, #8
  40249e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			break;
  4024a2:	e7a2      	b.n	4023ea <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  4024a4:	6a01      	ldr	r1, [r0, #32]
  4024a6:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4024aa:	4b11      	ldr	r3, [pc, #68]	; (4024f0 <put_fat+0x130>)
  4024ac:	4798      	blx	r3
			if (res != FR_OK) break;
  4024ae:	4607      	mov	r7, r0
  4024b0:	2800      	cmp	r0, #0
  4024b2:	d19a      	bne.n	4023ea <put_fat+0x2a>
			p = &fs->win[clst * 4 % SS(fs)];
  4024b4:	00a1      	lsls	r1, r4, #2
  4024b6:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  4024ba:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4024be:	4433      	add	r3, r6
			val |= LD_DWORD(p) & 0xF0000000;
  4024c0:	78da      	ldrb	r2, [r3, #3]
  4024c2:	0612      	lsls	r2, r2, #24
  4024c4:	4431      	add	r1, r6
  4024c6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
  4024ca:	432a      	orrs	r2, r5
			ST_DWORD(p, val);
  4024cc:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  4024d0:	f3c2 2107 	ubfx	r1, r2, #8, #8
  4024d4:	7059      	strb	r1, [r3, #1]
  4024d6:	0c11      	lsrs	r1, r2, #16
  4024d8:	7099      	strb	r1, [r3, #2]
  4024da:	0e12      	lsrs	r2, r2, #24
  4024dc:	70da      	strb	r2, [r3, #3]
			break;
  4024de:	e784      	b.n	4023ea <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4024e0:	4607      	mov	r7, r0
  4024e2:	e782      	b.n	4023ea <put_fat+0x2a>
  4024e4:	4607      	mov	r7, r0
  4024e6:	e780      	b.n	4023ea <put_fat+0x2a>
		res = FR_INT_ERR;
  4024e8:	2702      	movs	r7, #2
}
  4024ea:	4638      	mov	r0, r7
  4024ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024f0:	004021a5 	.word	0x004021a5

004024f4 <create_chain>:
{
  4024f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024f8:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
  4024fa:	4688      	mov	r8, r1
  4024fc:	b941      	cbnz	r1, 402510 <create_chain+0x1c>
		scl = fs->last_clust;			/* Get suggested start point */
  4024fe:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  402500:	b186      	cbz	r6, 402524 <create_chain+0x30>
  402502:	6983      	ldr	r3, [r0, #24]
  402504:	429e      	cmp	r6, r3
  402506:	bf28      	it	cs
  402508:	2601      	movcs	r6, #1
	ncl = scl;				/* Start cluster */
  40250a:	4634      	mov	r4, r6
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40250c:	4f27      	ldr	r7, [pc, #156]	; (4025ac <create_chain+0xb8>)
  40250e:	e017      	b.n	402540 <create_chain+0x4c>
		cs = get_fat(fs, clst);			/* Check the cluster status */
  402510:	4b26      	ldr	r3, [pc, #152]	; (4025ac <create_chain+0xb8>)
  402512:	4798      	blx	r3
  402514:	4603      	mov	r3, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
  402516:	2801      	cmp	r0, #1
  402518:	d93e      	bls.n	402598 <create_chain+0xa4>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  40251a:	69aa      	ldr	r2, [r5, #24]
  40251c:	4290      	cmp	r0, r2
  40251e:	d340      	bcc.n	4025a2 <create_chain+0xae>
		scl = clst;
  402520:	4646      	mov	r6, r8
  402522:	e7f2      	b.n	40250a <create_chain+0x16>
		if (!scl || scl >= fs->n_fatent) scl = 1;
  402524:	2601      	movs	r6, #1
  402526:	e7f0      	b.n	40250a <create_chain+0x16>
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  402528:	4621      	mov	r1, r4
  40252a:	4628      	mov	r0, r5
  40252c:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  40252e:	4603      	mov	r3, r0
  402530:	b170      	cbz	r0, 402550 <create_chain+0x5c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  402532:	f1b0 3fff 	cmp.w	r0, #4294967295
  402536:	d034      	beq.n	4025a2 <create_chain+0xae>
  402538:	2801      	cmp	r0, #1
  40253a:	d032      	beq.n	4025a2 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  40253c:	42b4      	cmp	r4, r6
  40253e:	d02f      	beq.n	4025a0 <create_chain+0xac>
		ncl++;							/* Next cluster */
  402540:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  402542:	69ab      	ldr	r3, [r5, #24]
  402544:	429c      	cmp	r4, r3
  402546:	d3ef      	bcc.n	402528 <create_chain+0x34>
			if (ncl > scl) return 0;	/* No free cluster */
  402548:	2e01      	cmp	r6, #1
  40254a:	d927      	bls.n	40259c <create_chain+0xa8>
			ncl = 2;
  40254c:	2402      	movs	r4, #2
  40254e:	e7eb      	b.n	402528 <create_chain+0x34>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  402550:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  402554:	4621      	mov	r1, r4
  402556:	4628      	mov	r0, r5
  402558:	4b15      	ldr	r3, [pc, #84]	; (4025b0 <create_chain+0xbc>)
  40255a:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  40255c:	4603      	mov	r3, r0
  40255e:	b9a8      	cbnz	r0, 40258c <create_chain+0x98>
  402560:	f1b8 0f00 	cmp.w	r8, #0
  402564:	d10a      	bne.n	40257c <create_chain+0x88>
		fs->last_clust = ncl;			/* Update FSINFO */
  402566:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  402568:	692b      	ldr	r3, [r5, #16]
  40256a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40256e:	d01b      	beq.n	4025a8 <create_chain+0xb4>
			fs->free_clust--;
  402570:	3b01      	subs	r3, #1
  402572:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  402574:	2301      	movs	r3, #1
  402576:	716b      	strb	r3, [r5, #5]
  402578:	4623      	mov	r3, r4
  40257a:	e012      	b.n	4025a2 <create_chain+0xae>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  40257c:	4622      	mov	r2, r4
  40257e:	4641      	mov	r1, r8
  402580:	4628      	mov	r0, r5
  402582:	4b0b      	ldr	r3, [pc, #44]	; (4025b0 <create_chain+0xbc>)
  402584:	4798      	blx	r3
	if (res == FR_OK) {
  402586:	4603      	mov	r3, r0
  402588:	2800      	cmp	r0, #0
  40258a:	d0ec      	beq.n	402566 <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  40258c:	2b01      	cmp	r3, #1
  40258e:	bf0c      	ite	eq
  402590:	f04f 33ff 	moveq.w	r3, #4294967295
  402594:	2301      	movne	r3, #1
  402596:	e004      	b.n	4025a2 <create_chain+0xae>
		if (cs < 2) return 1;			/* It is an invalid cluster */
  402598:	2301      	movs	r3, #1
  40259a:	e002      	b.n	4025a2 <create_chain+0xae>
			if (ncl > scl) return 0;	/* No free cluster */
  40259c:	2300      	movs	r3, #0
  40259e:	e000      	b.n	4025a2 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  4025a0:	2300      	movs	r3, #0
}
  4025a2:	4618      	mov	r0, r3
  4025a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025a8:	4623      	mov	r3, r4
  4025aa:	e7fa      	b.n	4025a2 <create_chain+0xae>
  4025ac:	00402235 	.word	0x00402235
  4025b0:	004023c1 	.word	0x004023c1

004025b4 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4025b4:	2901      	cmp	r1, #1
  4025b6:	d92e      	bls.n	402616 <remove_chain+0x62>
{
  4025b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4025bc:	4604      	mov	r4, r0
  4025be:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4025c0:	6983      	ldr	r3, [r0, #24]
  4025c2:	4299      	cmp	r1, r3
  4025c4:	d303      	bcc.n	4025ce <remove_chain+0x1a>
		res = FR_INT_ERR;
  4025c6:	2202      	movs	r2, #2
}
  4025c8:	4610      	mov	r0, r2
  4025ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4025ce:	4f16      	ldr	r7, [pc, #88]	; (402628 <remove_chain+0x74>)
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4025d0:	f04f 0900 	mov.w	r9, #0
  4025d4:	f8df 8054 	ldr.w	r8, [pc, #84]	; 40262c <remove_chain+0x78>
  4025d8:	e003      	b.n	4025e2 <remove_chain+0x2e>
  4025da:	462e      	mov	r6, r5
		while (clst < fs->n_fatent) {			/* Not a last link? */
  4025dc:	69a3      	ldr	r3, [r4, #24]
  4025de:	42ab      	cmp	r3, r5
  4025e0:	d9f2      	bls.n	4025c8 <remove_chain+0x14>
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4025e2:	4631      	mov	r1, r6
  4025e4:	4620      	mov	r0, r4
  4025e6:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  4025e8:	4605      	mov	r5, r0
  4025ea:	b1b8      	cbz	r0, 40261c <remove_chain+0x68>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  4025ec:	2801      	cmp	r0, #1
  4025ee:	d017      	beq.n	402620 <remove_chain+0x6c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  4025f0:	f1b0 3fff 	cmp.w	r0, #4294967295
  4025f4:	d016      	beq.n	402624 <remove_chain+0x70>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4025f6:	464a      	mov	r2, r9
  4025f8:	4631      	mov	r1, r6
  4025fa:	4620      	mov	r0, r4
  4025fc:	47c0      	blx	r8
			if (res != FR_OK) break;
  4025fe:	4602      	mov	r2, r0
  402600:	2800      	cmp	r0, #0
  402602:	d1e1      	bne.n	4025c8 <remove_chain+0x14>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  402604:	6923      	ldr	r3, [r4, #16]
  402606:	f1b3 3fff 	cmp.w	r3, #4294967295
  40260a:	d0e6      	beq.n	4025da <remove_chain+0x26>
				fs->free_clust++;
  40260c:	3301      	adds	r3, #1
  40260e:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  402610:	2301      	movs	r3, #1
  402612:	7163      	strb	r3, [r4, #5]
  402614:	e7e1      	b.n	4025da <remove_chain+0x26>
		res = FR_INT_ERR;
  402616:	2202      	movs	r2, #2
}
  402618:	4610      	mov	r0, r2
  40261a:	4770      	bx	lr
  40261c:	2200      	movs	r2, #0
  40261e:	e7d3      	b.n	4025c8 <remove_chain+0x14>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  402620:	2202      	movs	r2, #2
  402622:	e7d1      	b.n	4025c8 <remove_chain+0x14>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  402624:	2201      	movs	r2, #1
  402626:	e7cf      	b.n	4025c8 <remove_chain+0x14>
  402628:	00402235 	.word	0x00402235
  40262c:	004023c1 	.word	0x004023c1

00402630 <sync>:
{
  402630:	b538      	push	{r3, r4, r5, lr}
  402632:	4604      	mov	r4, r0
	res = move_window(fs, 0);
  402634:	2100      	movs	r1, #0
  402636:	4b2e      	ldr	r3, [pc, #184]	; (4026f0 <sync+0xc0>)
  402638:	4798      	blx	r3
	if (res == FR_OK) {
  40263a:	4603      	mov	r3, r0
  40263c:	b950      	cbnz	r0, 402654 <sync+0x24>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  40263e:	7823      	ldrb	r3, [r4, #0]
  402640:	2b03      	cmp	r3, #3
  402642:	d009      	beq.n	402658 <sync+0x28>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  402644:	2200      	movs	r2, #0
  402646:	4611      	mov	r1, r2
  402648:	7860      	ldrb	r0, [r4, #1]
  40264a:	4b2a      	ldr	r3, [pc, #168]	; (4026f4 <sync+0xc4>)
  40264c:	4798      	blx	r3
	res = move_window(fs, 0);
  40264e:	1c03      	adds	r3, r0, #0
  402650:	bf18      	it	ne
  402652:	2301      	movne	r3, #1
}
  402654:	4618      	mov	r0, r3
  402656:	bd38      	pop	{r3, r4, r5, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  402658:	7963      	ldrb	r3, [r4, #5]
  40265a:	2b00      	cmp	r3, #0
  40265c:	d0f2      	beq.n	402644 <sync+0x14>
			fs->winsect = 0;
  40265e:	2300      	movs	r3, #0
  402660:	62e3      	str	r3, [r4, #44]	; 0x2c
			mem_set(fs->win, 0, 512);
  402662:	f104 0130 	add.w	r1, r4, #48	; 0x30
  402666:	f504 700c 	add.w	r0, r4, #560	; 0x230
	BYTE *d = (BYTE*)dst;
  40266a:	460b      	mov	r3, r1
		*d++ = (BYTE)val;
  40266c:	2200      	movs	r2, #0
  40266e:	f803 2b01 	strb.w	r2, [r3], #1
	while (cnt--)
  402672:	4283      	cmp	r3, r0
  402674:	d1fb      	bne.n	40266e <sync+0x3e>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  402676:	2355      	movs	r3, #85	; 0x55
  402678:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
  40267c:	23aa      	movs	r3, #170	; 0xaa
  40267e:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  402682:	2352      	movs	r3, #82	; 0x52
  402684:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  402688:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  40268c:	2361      	movs	r3, #97	; 0x61
  40268e:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  402692:	2241      	movs	r2, #65	; 0x41
  402694:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  402698:	2072      	movs	r0, #114	; 0x72
  40269a:	f884 0214 	strb.w	r0, [r4, #532]	; 0x214
  40269e:	f884 0215 	strb.w	r0, [r4, #533]	; 0x215
  4026a2:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
  4026a6:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  4026aa:	6923      	ldr	r3, [r4, #16]
  4026ac:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
  4026b0:	f3c3 2207 	ubfx	r2, r3, #8, #8
  4026b4:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
  4026b8:	0c1a      	lsrs	r2, r3, #16
  4026ba:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  4026be:	0e1b      	lsrs	r3, r3, #24
  4026c0:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  4026c4:	68e3      	ldr	r3, [r4, #12]
  4026c6:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  4026ca:	f3c3 2207 	ubfx	r2, r3, #8, #8
  4026ce:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  4026d2:	0c1a      	lsrs	r2, r3, #16
  4026d4:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  4026d8:	0e1b      	lsrs	r3, r3, #24
  4026da:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  4026de:	2301      	movs	r3, #1
  4026e0:	6962      	ldr	r2, [r4, #20]
  4026e2:	7860      	ldrb	r0, [r4, #1]
  4026e4:	4d04      	ldr	r5, [pc, #16]	; (4026f8 <sync+0xc8>)
  4026e6:	47a8      	blx	r5
			fs->fsi_flag = 0;
  4026e8:	2300      	movs	r3, #0
  4026ea:	7163      	strb	r3, [r4, #5]
  4026ec:	e7aa      	b.n	402644 <sync+0x14>
  4026ee:	bf00      	nop
  4026f0:	004021a5 	.word	0x004021a5
  4026f4:	00401c6d 	.word	0x00401c6d
  4026f8:	00401bfd 	.word	0x00401bfd

004026fc <dir_next>:
{
  4026fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	i = dj->index + 1;
  402700:	88c4      	ldrh	r4, [r0, #6]
  402702:	3401      	adds	r4, #1
  402704:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  402706:	b914      	cbnz	r4, 40270e <dir_next+0x12>
		return FR_NO_FILE;
  402708:	2004      	movs	r0, #4
  40270a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  40270e:	6903      	ldr	r3, [r0, #16]
  402710:	b913      	cbnz	r3, 402718 <dir_next+0x1c>
		return FR_NO_FILE;
  402712:	2004      	movs	r0, #4
  402714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402718:	460e      	mov	r6, r1
  40271a:	4605      	mov	r5, r0
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  40271c:	f014 070f 	ands.w	r7, r4, #15
  402720:	d110      	bne.n	402744 <dir_next+0x48>
		dj->sect++;					/* Next sector */
  402722:	3301      	adds	r3, #1
  402724:	6103      	str	r3, [r0, #16]
		if (dj->clust == 0) {	/* Static table */
  402726:	68c1      	ldr	r1, [r0, #12]
  402728:	b931      	cbnz	r1, 402738 <dir_next+0x3c>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  40272a:	6803      	ldr	r3, [r0, #0]
  40272c:	891b      	ldrh	r3, [r3, #8]
  40272e:	42a3      	cmp	r3, r4
  402730:	d808      	bhi.n	402744 <dir_next+0x48>
				return FR_NO_FILE;
  402732:	2004      	movs	r0, #4
  402734:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  402738:	6800      	ldr	r0, [r0, #0]
  40273a:	7883      	ldrb	r3, [r0, #2]
  40273c:	3b01      	subs	r3, #1
  40273e:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  402742:	d008      	beq.n	402756 <dir_next+0x5a>
	dj->index = i;
  402744:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  402746:	682b      	ldr	r3, [r5, #0]
  402748:	3330      	adds	r3, #48	; 0x30
  40274a:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  40274e:	616b      	str	r3, [r5, #20]
	return FR_OK;
  402750:	2000      	movs	r0, #0
  402752:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  402756:	4b33      	ldr	r3, [pc, #204]	; (402824 <dir_next+0x128>)
  402758:	4798      	blx	r3
  40275a:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  40275c:	2801      	cmp	r0, #1
  40275e:	d94f      	bls.n	402800 <dir_next+0x104>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402760:	f1b0 3fff 	cmp.w	r0, #4294967295
  402764:	d04f      	beq.n	402806 <dir_next+0x10a>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  402766:	6828      	ldr	r0, [r5, #0]
  402768:	6983      	ldr	r3, [r0, #24]
  40276a:	4598      	cmp	r8, r3
  40276c:	d340      	bcc.n	4027f0 <dir_next+0xf4>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  40276e:	b916      	cbnz	r6, 402776 <dir_next+0x7a>
  402770:	2004      	movs	r0, #4
  402772:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  402776:	68e9      	ldr	r1, [r5, #12]
  402778:	4b2b      	ldr	r3, [pc, #172]	; (402828 <dir_next+0x12c>)
  40277a:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  40277c:	4680      	mov	r8, r0
  40277e:	b910      	cbnz	r0, 402786 <dir_next+0x8a>
  402780:	2007      	movs	r0, #7
  402782:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  402786:	2801      	cmp	r0, #1
  402788:	d040      	beq.n	40280c <dir_next+0x110>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  40278a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40278e:	d040      	beq.n	402812 <dir_next+0x116>
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  402790:	2100      	movs	r1, #0
  402792:	6828      	ldr	r0, [r5, #0]
  402794:	4b25      	ldr	r3, [pc, #148]	; (40282c <dir_next+0x130>)
  402796:	4798      	blx	r3
  402798:	2800      	cmp	r0, #0
  40279a:	d13d      	bne.n	402818 <dir_next+0x11c>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  40279c:	682b      	ldr	r3, [r5, #0]
  40279e:	f503 710c 	add.w	r1, r3, #560	; 0x230
	BYTE *d = (BYTE*)dst;
  4027a2:	3330      	adds	r3, #48	; 0x30
		*d++ = (BYTE)val;
  4027a4:	2200      	movs	r2, #0
  4027a6:	f803 2b01 	strb.w	r2, [r3], #1
	while (cnt--)
  4027aa:	428b      	cmp	r3, r1
  4027ac:	d1fb      	bne.n	4027a6 <dir_next+0xaa>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4027ae:	682e      	ldr	r6, [r5, #0]
  4027b0:	4641      	mov	r1, r8
  4027b2:	4630      	mov	r0, r6
  4027b4:	4b1e      	ldr	r3, [pc, #120]	; (402830 <dir_next+0x134>)
  4027b6:	4798      	blx	r3
  4027b8:	62f0      	str	r0, [r6, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4027ba:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4027bc:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4027c0:	46b2      	mov	sl, r6
  4027c2:	f8df 9068 	ldr.w	r9, [pc, #104]	; 40282c <dir_next+0x130>
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4027c6:	682b      	ldr	r3, [r5, #0]
  4027c8:	7899      	ldrb	r1, [r3, #2]
  4027ca:	b2f2      	uxtb	r2, r6
  4027cc:	4291      	cmp	r1, r2
  4027ce:	d90b      	bls.n	4027e8 <dir_next+0xec>
						dj->fs->wflag = 1;
  4027d0:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4027d4:	4651      	mov	r1, sl
  4027d6:	6828      	ldr	r0, [r5, #0]
  4027d8:	47c8      	blx	r9
  4027da:	3601      	adds	r6, #1
  4027dc:	b9f8      	cbnz	r0, 40281e <dir_next+0x122>
						dj->fs->winsect++;
  4027de:	682a      	ldr	r2, [r5, #0]
  4027e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  4027e2:	3301      	adds	r3, #1
  4027e4:	62d3      	str	r3, [r2, #44]	; 0x2c
  4027e6:	e7ee      	b.n	4027c6 <dir_next+0xca>
					dj->fs->winsect -= c;						/* Rewind window address */
  4027e8:	4616      	mov	r6, r2
  4027ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4027ec:	1b96      	subs	r6, r2, r6
  4027ee:	62de      	str	r6, [r3, #44]	; 0x2c
				dj->clust = clst;				/* Initialize data for new cluster */
  4027f0:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  4027f4:	4641      	mov	r1, r8
  4027f6:	6828      	ldr	r0, [r5, #0]
  4027f8:	4b0d      	ldr	r3, [pc, #52]	; (402830 <dir_next+0x134>)
  4027fa:	4798      	blx	r3
  4027fc:	6128      	str	r0, [r5, #16]
  4027fe:	e7a1      	b.n	402744 <dir_next+0x48>
				if (clst <= 1) return FR_INT_ERR;
  402800:	2002      	movs	r0, #2
  402802:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402806:	2001      	movs	r0, #1
  402808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  40280c:	2002      	movs	r0, #2
  40280e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402812:	2001      	movs	r0, #1
  402814:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  402818:	2001      	movs	r0, #1
  40281a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  40281e:	2001      	movs	r0, #1
}
  402820:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402824:	00402235 	.word	0x00402235
  402828:	004024f5 	.word	0x004024f5
  40282c:	004021a5 	.word	0x004021a5
  402830:	00401d49 	.word	0x00401d49

00402834 <dir_find>:
{
  402834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402838:	b085      	sub	sp, #20
  40283a:	4605      	mov	r5, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
  40283c:	2100      	movs	r1, #0
  40283e:	4b62      	ldr	r3, [pc, #392]	; (4029c8 <dir_find+0x194>)
  402840:	4798      	blx	r3
	if (res != FR_OK) return res;
  402842:	4680      	mov	r8, r0
  402844:	bb08      	cbnz	r0, 40288a <dir_find+0x56>
  402846:	f04f 0bff 	mov.w	fp, #255	; 0xff
  40284a:	46d9      	mov	r9, fp
		res = move_window(dj->fs, dj->sect);
  40284c:	4f5f      	ldr	r7, [pc, #380]	; (4029cc <dir_find+0x198>)
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  40284e:	46da      	mov	sl, fp
  402850:	e095      	b.n	40297e <dir_find+0x14a>
			if (a == AM_LFN) {			/* An LFN entry is found */
  402852:	2a0f      	cmp	r2, #15
  402854:	d01d      	beq.n	402892 <dir_find+0x5e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  402856:	f1b9 0f00 	cmp.w	r9, #0
  40285a:	d104      	bne.n	402866 <dir_find+0x32>
  40285c:	4620      	mov	r0, r4
  40285e:	4b5c      	ldr	r3, [pc, #368]	; (4029d0 <dir_find+0x19c>)
  402860:	4798      	blx	r3
  402862:	4582      	cmp	sl, r0
  402864:	d011      	beq.n	40288a <dir_find+0x56>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402866:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40286a:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  40286c:	69ab      	ldr	r3, [r5, #24]
  40286e:	7ada      	ldrb	r2, [r3, #11]
  402870:	f012 0f01 	tst.w	r2, #1
  402874:	d17a      	bne.n	40296c <dir_find+0x138>
  402876:	f104 000b 	add.w	r0, r4, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
  40287a:	f814 1b01 	ldrb.w	r1, [r4], #1
  40287e:	f813 2b01 	ldrb.w	r2, [r3], #1
  402882:	4291      	cmp	r1, r2
  402884:	d16c      	bne.n	402960 <dir_find+0x12c>
  402886:	42a0      	cmp	r0, r4
  402888:	d1f7      	bne.n	40287a <dir_find+0x46>
}
  40288a:	4640      	mov	r0, r8
  40288c:	b005      	add	sp, #20
  40288e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (dj->lfn) {
  402892:	f8d5 801c 	ldr.w	r8, [r5, #28]
  402896:	f1b8 0f00 	cmp.w	r8, #0
  40289a:	d069      	beq.n	402970 <dir_find+0x13c>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  40289c:	f016 0f40 	tst.w	r6, #64	; 0x40
  4028a0:	d00c      	beq.n	4028bc <dir_find+0x88>
						sum = dir[LDIR_Chksum];
  4028a2:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  4028a6:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  4028aa:	88eb      	ldrh	r3, [r5, #6]
  4028ac:	842b      	strh	r3, [r5, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  4028ae:	f894 b00d 	ldrb.w	fp, [r4, #13]
  4028b2:	45d3      	cmp	fp, sl
  4028b4:	d008      	beq.n	4028c8 <dir_find+0x94>
  4028b6:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4028ba:	e059      	b.n	402970 <dir_find+0x13c>
  4028bc:	45b1      	cmp	r9, r6
  4028be:	bf18      	it	ne
  4028c0:	f04f 09ff 	movne.w	r9, #255	; 0xff
  4028c4:	d154      	bne.n	402970 <dir_find+0x13c>
  4028c6:	e7f2      	b.n	4028ae <dir_find+0x7a>
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  4028c8:	f894 a000 	ldrb.w	sl, [r4]
  4028cc:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
  4028d0:	f10a 3aff 	add.w	sl, sl, #4294967295
  4028d4:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
  4028d8:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4028dc:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4029dc <dir_find+0x1a8>
  4028e0:	f109 0a0d 	add.w	sl, r9, #13
	s = 0; wc = 1;
  4028e4:	2001      	movs	r0, #1
			if (uc != 0xFFFF) return 0;	/* Check filler */
  4028e6:	9603      	str	r6, [sp, #12]
  4028e8:	f8cd b004 	str.w	fp, [sp, #4]
  4028ec:	461e      	mov	r6, r3
  4028ee:	9502      	str	r5, [sp, #8]
  4028f0:	e00f      	b.n	402912 <dir_find+0xde>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  4028f2:	4618      	mov	r0, r3
  4028f4:	4b37      	ldr	r3, [pc, #220]	; (4029d4 <dir_find+0x1a0>)
  4028f6:	4798      	blx	r3
  4028f8:	4683      	mov	fp, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  4028fa:	2efe      	cmp	r6, #254	; 0xfe
  4028fc:	d85b      	bhi.n	4029b6 <dir_find+0x182>
  4028fe:	1c75      	adds	r5, r6, #1
  402900:	f838 0016 	ldrh.w	r0, [r8, r6, lsl #1]
  402904:	4b33      	ldr	r3, [pc, #204]	; (4029d4 <dir_find+0x1a0>)
  402906:	4798      	blx	r3
  402908:	4583      	cmp	fp, r0
  40290a:	d158      	bne.n	4029be <dir_find+0x18a>
  40290c:	462e      	mov	r6, r5
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  40290e:	45d1      	cmp	r9, sl
  402910:	d013      	beq.n	40293a <dir_find+0x106>
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  402912:	f819 2b01 	ldrb.w	r2, [r9], #1
  402916:	18a3      	adds	r3, r4, r2
  402918:	7859      	ldrb	r1, [r3, #1]
  40291a:	5ca3      	ldrb	r3, [r4, r2]
  40291c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  402920:	2800      	cmp	r0, #0
  402922:	d1e6      	bne.n	4028f2 <dir_find+0xbe>
			if (uc != 0xFFFF) return 0;	/* Check filler */
  402924:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402928:	4293      	cmp	r3, r2
  40292a:	d0f0      	beq.n	40290e <dir_find+0xda>
  40292c:	f8dd b004 	ldr.w	fp, [sp, #4]
  402930:	9d02      	ldr	r5, [sp, #8]
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402932:	46da      	mov	sl, fp
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402934:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402938:	e01a      	b.n	402970 <dir_find+0x13c>
  40293a:	f8dd b004 	ldr.w	fp, [sp, #4]
  40293e:	4632      	mov	r2, r6
  402940:	9e03      	ldr	r6, [sp, #12]
  402942:	9d02      	ldr	r5, [sp, #8]
	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  402944:	7823      	ldrb	r3, [r4, #0]
  402946:	f013 0f40 	tst.w	r3, #64	; 0x40
  40294a:	d004      	beq.n	402956 <dir_find+0x122>
  40294c:	b118      	cbz	r0, 402956 <dir_find+0x122>
  40294e:	f838 3012 	ldrh.w	r3, [r8, r2, lsl #1]
  402952:	2b00      	cmp	r3, #0
  402954:	d1ed      	bne.n	402932 <dir_find+0xfe>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402956:	3e01      	subs	r6, #1
  402958:	fa5f f986 	uxtb.w	r9, r6
  40295c:	46da      	mov	sl, fp
  40295e:	e007      	b.n	402970 <dir_find+0x13c>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402960:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402964:	e004      	b.n	402970 <dir_find+0x13c>
			ord = 0xFF;
  402966:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40296a:	e001      	b.n	402970 <dir_find+0x13c>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  40296c:	f04f 09ff 	mov.w	r9, #255	; 0xff
		res = dir_next(dj, 0);		/* Next entry */
  402970:	2100      	movs	r1, #0
  402972:	4628      	mov	r0, r5
  402974:	4b18      	ldr	r3, [pc, #96]	; (4029d8 <dir_find+0x1a4>)
  402976:	4798      	blx	r3
	} while (res == FR_OK);
  402978:	4680      	mov	r8, r0
  40297a:	2800      	cmp	r0, #0
  40297c:	d185      	bne.n	40288a <dir_find+0x56>
		res = move_window(dj->fs, dj->sect);
  40297e:	6929      	ldr	r1, [r5, #16]
  402980:	6828      	ldr	r0, [r5, #0]
  402982:	47b8      	blx	r7
		if (res != FR_OK) break;
  402984:	4680      	mov	r8, r0
  402986:	2800      	cmp	r0, #0
  402988:	f47f af7f 	bne.w	40288a <dir_find+0x56>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  40298c:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  40298e:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402990:	b176      	cbz	r6, 4029b0 <dir_find+0x17c>
		a = dir[DIR_Attr] & AM_MASK;
  402992:	7ae3      	ldrb	r3, [r4, #11]
  402994:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  402998:	2ee5      	cmp	r6, #229	; 0xe5
  40299a:	d0e4      	beq.n	402966 <dir_find+0x132>
  40299c:	f013 0f08 	tst.w	r3, #8
  4029a0:	f43f af57 	beq.w	402852 <dir_find+0x1e>
  4029a4:	2a0f      	cmp	r2, #15
  4029a6:	f43f af74 	beq.w	402892 <dir_find+0x5e>
			ord = 0xFF;
  4029aa:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4029ae:	e7df      	b.n	402970 <dir_find+0x13c>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4029b0:	f04f 0804 	mov.w	r8, #4
  4029b4:	e769      	b.n	40288a <dir_find+0x56>
  4029b6:	f8dd b004 	ldr.w	fp, [sp, #4]
  4029ba:	9d02      	ldr	r5, [sp, #8]
  4029bc:	e7b9      	b.n	402932 <dir_find+0xfe>
  4029be:	f8dd b004 	ldr.w	fp, [sp, #4]
  4029c2:	9d02      	ldr	r5, [sp, #8]
  4029c4:	e7b5      	b.n	402932 <dir_find+0xfe>
  4029c6:	bf00      	nop
  4029c8:	0040231d 	.word	0x0040231d
  4029cc:	004021a5 	.word	0x004021a5
  4029d0:	00401d5f 	.word	0x00401d5f
  4029d4:	00403511 	.word	0x00403511
  4029d8:	004026fd 	.word	0x004026fd
  4029dc:	00408324 	.word	0x00408324

004029e0 <follow_path>:
{
  4029e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029e4:	b083      	sub	sp, #12
  4029e6:	4682      	mov	sl, r0
  4029e8:	4688      	mov	r8, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  4029ea:	780b      	ldrb	r3, [r1, #0]
  4029ec:	2b2f      	cmp	r3, #47	; 0x2f
  4029ee:	d00c      	beq.n	402a0a <follow_path+0x2a>
  4029f0:	2b5c      	cmp	r3, #92	; 0x5c
  4029f2:	d00a      	beq.n	402a0a <follow_path+0x2a>
	dj->sclust = 0;						/* Start from the root dir */
  4029f4:	2300      	movs	r3, #0
  4029f6:	f8ca 3008 	str.w	r3, [sl, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  4029fa:	f898 3000 	ldrb.w	r3, [r8]
  4029fe:	2b1f      	cmp	r3, #31
  402a00:	d906      	bls.n	402a10 <follow_path+0x30>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402a02:	f8df 92f4 	ldr.w	r9, [pc, #756]	; 402cf8 <follow_path+0x318>
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  402a06:	4644      	mov	r4, r8
  402a08:	e00c      	b.n	402a24 <follow_path+0x44>
		path++;
  402a0a:	f108 0801 	add.w	r8, r8, #1
  402a0e:	e7f1      	b.n	4029f4 <follow_path+0x14>
		res = dir_sdi(dj, 0);
  402a10:	2100      	movs	r1, #0
  402a12:	4650      	mov	r0, sl
  402a14:	4bb3      	ldr	r3, [pc, #716]	; (402ce4 <follow_path+0x304>)
  402a16:	4798      	blx	r3
  402a18:	4603      	mov	r3, r0
		dj->dir = 0;
  402a1a:	2200      	movs	r2, #0
  402a1c:	f8ca 2014 	str.w	r2, [sl, #20]
  402a20:	e130      	b.n	402c84 <follow_path+0x2a4>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  402a22:	461c      	mov	r4, r3
  402a24:	4627      	mov	r7, r4
  402a26:	4623      	mov	r3, r4
  402a28:	f813 0b01 	ldrb.w	r0, [r3], #1
  402a2c:	282f      	cmp	r0, #47	; 0x2f
  402a2e:	d0f8      	beq.n	402a22 <follow_path+0x42>
  402a30:	285c      	cmp	r0, #92	; 0x5c
  402a32:	bf08      	it	eq
  402a34:	461c      	moveq	r4, r3
  402a36:	d0f5      	beq.n	402a24 <follow_path+0x44>
	lfn = dj->lfn;
  402a38:	f8da b01c 	ldr.w	fp, [sl, #28]
		w = p[si++];					/* Get a character */
  402a3c:	b280      	uxth	r0, r0
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  402a3e:	281f      	cmp	r0, #31
  402a40:	f240 812f 	bls.w	402ca2 <follow_path+0x2c2>
  402a44:	282f      	cmp	r0, #47	; 0x2f
  402a46:	f000 8131 	beq.w	402cac <follow_path+0x2cc>
  402a4a:	285c      	cmp	r0, #92	; 0x5c
  402a4c:	f000 8137 	beq.w	402cbe <follow_path+0x2de>
  402a50:	f1ab 0602 	sub.w	r6, fp, #2
  402a54:	2501      	movs	r5, #1
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402a56:	46a8      	mov	r8, r5
  402a58:	e012      	b.n	402a80 <follow_path+0xa0>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  402a5a:	bb73      	cbnz	r3, 402aba <follow_path+0xda>
		lfn[di++] = w;					/* Store the Unicode char */
  402a5c:	f826 2f02 	strh.w	r2, [r6, #2]!
		w = p[si++];					/* Get a character */
  402a60:	1c6b      	adds	r3, r5, #1
  402a62:	f814 0f01 	ldrb.w	r0, [r4, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  402a66:	281f      	cmp	r0, #31
  402a68:	f240 811d 	bls.w	402ca6 <follow_path+0x2c6>
  402a6c:	282f      	cmp	r0, #47	; 0x2f
  402a6e:	f000 811f 	beq.w	402cb0 <follow_path+0x2d0>
  402a72:	285c      	cmp	r0, #92	; 0x5c
  402a74:	f000 811c 	beq.w	402cb0 <follow_path+0x2d0>
		if (di >= _MAX_LFN)				/* Reject too long name */
  402a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  402a7c:	d01d      	beq.n	402aba <follow_path+0xda>
		w = p[si++];					/* Get a character */
  402a7e:	461d      	mov	r5, r3
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402a80:	4641      	mov	r1, r8
  402a82:	47c8      	blx	r9
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  402a84:	4602      	mov	r2, r0
  402a86:	b1c0      	cbz	r0, 402aba <follow_path+0xda>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  402a88:	287f      	cmp	r0, #127	; 0x7f
  402a8a:	d8e7      	bhi.n	402a5c <follow_path+0x7c>
	while (*str && *str != chr) str++;
  402a8c:	2822      	cmp	r0, #34	; 0x22
  402a8e:	f000 80f8 	beq.w	402c82 <follow_path+0x2a2>
  402a92:	232a      	movs	r3, #42	; 0x2a
  402a94:	4994      	ldr	r1, [pc, #592]	; (402ce8 <follow_path+0x308>)
  402a96:	b298      	uxth	r0, r3
  402a98:	4290      	cmp	r0, r2
  402a9a:	d0de      	beq.n	402a5a <follow_path+0x7a>
  402a9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  402aa0:	2b00      	cmp	r3, #0
  402aa2:	d1f8      	bne.n	402a96 <follow_path+0xb6>
  402aa4:	e7da      	b.n	402a5c <follow_path+0x7c>
	while (di) {						/* Strip trailing spaces and dots */
  402aa6:	3d01      	subs	r5, #1
  402aa8:	f000 80eb 	beq.w	402c82 <follow_path+0x2a2>
		w = lfn[di-1];
  402aac:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  402ab0:	2b20      	cmp	r3, #32
  402ab2:	d0f8      	beq.n	402aa6 <follow_path+0xc6>
  402ab4:	2b2e      	cmp	r3, #46	; 0x2e
  402ab6:	d0f6      	beq.n	402aa6 <follow_path+0xc6>
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
  402ab8:	b90d      	cbnz	r5, 402abe <follow_path+0xde>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402aba:	2306      	movs	r3, #6
	return res;
  402abc:	e0e2      	b.n	402c84 <follow_path+0x2a4>
	lfn[di] = 0;						/* LFN is created */
  402abe:	0068      	lsls	r0, r5, #1
  402ac0:	2300      	movs	r3, #0
  402ac2:	f82b 3015 	strh.w	r3, [fp, r5, lsl #1]
	mem_set(dj->fn, ' ', 11);
  402ac6:	f8da 3018 	ldr.w	r3, [sl, #24]
  402aca:	f103 010b 	add.w	r1, r3, #11
		*d++ = (BYTE)val;
  402ace:	2220      	movs	r2, #32
  402ad0:	f803 2b01 	strb.w	r2, [r3], #1
	while (cnt--)
  402ad4:	428b      	cmp	r3, r1
  402ad6:	d1fb      	bne.n	402ad0 <follow_path+0xf0>
  402ad8:	f1ab 0102 	sub.w	r1, fp, #2
  402adc:	2300      	movs	r3, #0
  402ade:	e000      	b.n	402ae2 <follow_path+0x102>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  402ae0:	3301      	adds	r3, #1
  402ae2:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  402ae6:	2a20      	cmp	r2, #32
  402ae8:	d0fa      	beq.n	402ae0 <follow_path+0x100>
  402aea:	2a2e      	cmp	r2, #46	; 0x2e
  402aec:	d0f8      	beq.n	402ae0 <follow_path+0x100>
	if (si) cf |= NS_LOSS | NS_LFN;
  402aee:	b10b      	cbz	r3, 402af4 <follow_path+0x114>
  402af0:	f046 0603 	orr.w	r6, r6, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  402af4:	1e81      	subs	r1, r0, #2
  402af6:	eb0b 0201 	add.w	r2, fp, r1
  402afa:	f83b 1001 	ldrh.w	r1, [fp, r1]
  402afe:	292e      	cmp	r1, #46	; 0x2e
  402b00:	d005      	beq.n	402b0e <follow_path+0x12e>
  402b02:	3d01      	subs	r5, #1
  402b04:	d003      	beq.n	402b0e <follow_path+0x12e>
  402b06:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  402b0a:	292e      	cmp	r1, #46	; 0x2e
  402b0c:	d1f9      	bne.n	402b02 <follow_path+0x122>
		dj->fn[i++] = (BYTE)w;
  402b0e:	2208      	movs	r2, #8
  402b10:	9200      	str	r2, [sp, #0]
  402b12:	f04f 0800 	mov.w	r8, #0
  402b16:	f8cd 8004 	str.w	r8, [sp, #4]
  402b1a:	e005      	b.n	402b28 <follow_path+0x148>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  402b1c:	42af      	cmp	r7, r5
  402b1e:	f000 80d1 	beq.w	402cc4 <follow_path+0x2e4>
			cf |= NS_LOSS | NS_LFN; continue;
  402b22:	f046 0603 	orr.w	r6, r6, #3
		w = lfn[si++];					/* Get an LFN char */
  402b26:	463b      	mov	r3, r7
  402b28:	1c5f      	adds	r7, r3, #1
  402b2a:	f83b 0013 	ldrh.w	r0, [fp, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  402b2e:	b350      	cbz	r0, 402b86 <follow_path+0x1a6>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  402b30:	2820      	cmp	r0, #32
  402b32:	d0f6      	beq.n	402b22 <follow_path+0x142>
  402b34:	282e      	cmp	r0, #46	; 0x2e
  402b36:	d0f1      	beq.n	402b1c <follow_path+0x13c>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
  402b38:	9b00      	ldr	r3, [sp, #0]
  402b3a:	4598      	cmp	r8, r3
  402b3c:	d219      	bcs.n	402b72 <follow_path+0x192>
  402b3e:	42af      	cmp	r7, r5
  402b40:	f000 80c0 	beq.w	402cc4 <follow_path+0x2e4>
		if (w >= 0x80) {				/* Non ASCII char */
  402b44:	287f      	cmp	r0, #127	; 0x7f
  402b46:	d86c      	bhi.n	402c22 <follow_path+0x242>
	while (*str && *str != chr) str++;
  402b48:	282b      	cmp	r0, #43	; 0x2b
  402b4a:	d079      	beq.n	402c40 <follow_path+0x260>
  402b4c:	232c      	movs	r3, #44	; 0x2c
  402b4e:	4a67      	ldr	r2, [pc, #412]	; (402cec <follow_path+0x30c>)
  402b50:	b299      	uxth	r1, r3
  402b52:	4281      	cmp	r1, r0
  402b54:	d072      	beq.n	402c3c <follow_path+0x25c>
  402b56:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  402b5a:	2b00      	cmp	r3, #0
  402b5c:	d1f8      	bne.n	402b50 <follow_path+0x170>
				if (IsUpper(w)) {		/* ASCII large capital */
  402b5e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  402b62:	b29b      	uxth	r3, r3
  402b64:	2b19      	cmp	r3, #25
  402b66:	d876      	bhi.n	402c56 <follow_path+0x276>
					b |= 2;
  402b68:	9b01      	ldr	r3, [sp, #4]
  402b6a:	f043 0302 	orr.w	r3, r3, #2
  402b6e:	9301      	str	r3, [sp, #4]
  402b70:	e069      	b.n	402c46 <follow_path+0x266>
			if (ni == 11) {				/* Long extension */
  402b72:	9b00      	ldr	r3, [sp, #0]
  402b74:	2b0b      	cmp	r3, #11
  402b76:	d048      	beq.n	402c0a <follow_path+0x22a>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  402b78:	42af      	cmp	r7, r5
  402b7a:	f000 80a6 	beq.w	402cca <follow_path+0x2ea>
  402b7e:	f046 0603 	orr.w	r6, r6, #3
			if (si > di) break;			/* No extension */
  402b82:	f240 80a2 	bls.w	402cca <follow_path+0x2ea>
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402b86:	f8da 3018 	ldr.w	r3, [sl, #24]
  402b8a:	781a      	ldrb	r2, [r3, #0]
  402b8c:	2ae5      	cmp	r2, #229	; 0xe5
  402b8e:	d045      	beq.n	402c1c <follow_path+0x23c>
	if (ni == 8) b <<= 2;
  402b90:	9b00      	ldr	r3, [sp, #0]
  402b92:	2b08      	cmp	r3, #8
  402b94:	d06b      	beq.n	402c6e <follow_path+0x28e>
  402b96:	9a01      	ldr	r2, [sp, #4]
  402b98:	f002 030c 	and.w	r3, r2, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  402b9c:	2b0c      	cmp	r3, #12
  402b9e:	d06d      	beq.n	402c7c <follow_path+0x29c>
  402ba0:	f002 0203 	and.w	r2, r2, #3
  402ba4:	2a03      	cmp	r2, #3
  402ba6:	d069      	beq.n	402c7c <follow_path+0x29c>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  402ba8:	f016 0f02 	tst.w	r6, #2
  402bac:	d10b      	bne.n	402bc6 <follow_path+0x1e6>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  402bae:	9a01      	ldr	r2, [sp, #4]
  402bb0:	f002 0b03 	and.w	fp, r2, #3
  402bb4:	f1bb 0f01 	cmp.w	fp, #1
  402bb8:	bf08      	it	eq
  402bba:	f046 0610 	orreq.w	r6, r6, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  402bbe:	2b04      	cmp	r3, #4
  402bc0:	bf08      	it	eq
  402bc2:	f046 0608 	orreq.w	r6, r6, #8
	dj->fn[NS] = cf;	/* SFN is created */
  402bc6:	f8da 3018 	ldr.w	r3, [sl, #24]
  402bca:	72de      	strb	r6, [r3, #11]
			res = dir_find(dj);				/* Find it */
  402bcc:	4650      	mov	r0, sl
  402bce:	4b48      	ldr	r3, [pc, #288]	; (402cf0 <follow_path+0x310>)
  402bd0:	4798      	blx	r3
			ns = *(dj->fn+NS);
  402bd2:	f8da 3018 	ldr.w	r3, [sl, #24]
  402bd6:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  402bd8:	4603      	mov	r3, r0
  402bda:	2800      	cmp	r0, #0
  402bdc:	d156      	bne.n	402c8c <follow_path+0x2ac>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  402bde:	f012 0f04 	tst.w	r2, #4
  402be2:	d14f      	bne.n	402c84 <follow_path+0x2a4>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  402be4:	f8da 2014 	ldr.w	r2, [sl, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  402be8:	7ad3      	ldrb	r3, [r2, #11]
  402bea:	f013 0f10 	tst.w	r3, #16
  402bee:	d056      	beq.n	402c9e <follow_path+0x2be>
			dj->sclust = LD_CLUST(dir);
  402bf0:	7d51      	ldrb	r1, [r2, #21]
  402bf2:	7d13      	ldrb	r3, [r2, #20]
  402bf4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  402bf8:	7ed0      	ldrb	r0, [r2, #27]
  402bfa:	7e93      	ldrb	r3, [r2, #26]
  402bfc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  402c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  402c04:	f8ca 3008 	str.w	r3, [sl, #8]
			res = create_name(dj, &path);	/* Get a segment */
  402c08:	e70c      	b.n	402a24 <follow_path+0x44>
				cf |= NS_LOSS | NS_LFN; break;
  402c0a:	f046 0603 	orr.w	r6, r6, #3
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402c0e:	f8da 3018 	ldr.w	r3, [sl, #24]
  402c12:	781a      	ldrb	r2, [r3, #0]
  402c14:	2ae5      	cmp	r2, #229	; 0xe5
  402c16:	d1be      	bne.n	402b96 <follow_path+0x1b6>
  402c18:	220b      	movs	r2, #11
  402c1a:	9200      	str	r2, [sp, #0]
  402c1c:	2205      	movs	r2, #5
  402c1e:	701a      	strb	r2, [r3, #0]
  402c20:	e7b6      	b.n	402b90 <follow_path+0x1b0>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  402c22:	2100      	movs	r1, #0
  402c24:	47c8      	blx	r9
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  402c26:	4603      	mov	r3, r0
  402c28:	2800      	cmp	r0, #0
  402c2a:	d058      	beq.n	402cde <follow_path+0x2fe>
  402c2c:	4a31      	ldr	r2, [pc, #196]	; (402cf4 <follow_path+0x314>)
  402c2e:	4413      	add	r3, r2
  402c30:	f813 0c80 	ldrb.w	r0, [r3, #-128]
			cf |= NS_LFN;				/* Force create LFN entry */
  402c34:	f046 0602 	orr.w	r6, r6, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  402c38:	b110      	cbz	r0, 402c40 <follow_path+0x260>
  402c3a:	e785      	b.n	402b48 <follow_path+0x168>
  402c3c:	2b00      	cmp	r3, #0
  402c3e:	d08e      	beq.n	402b5e <follow_path+0x17e>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  402c40:	f046 0603 	orr.w	r6, r6, #3
  402c44:	205f      	movs	r0, #95	; 0x5f
		dj->fn[i++] = (BYTE)w;
  402c46:	f8da 3018 	ldr.w	r3, [sl, #24]
  402c4a:	f803 0008 	strb.w	r0, [r3, r8]
		w = lfn[si++];					/* Get an LFN char */
  402c4e:	463b      	mov	r3, r7
		dj->fn[i++] = (BYTE)w;
  402c50:	f108 0801 	add.w	r8, r8, #1
  402c54:	e768      	b.n	402b28 <follow_path+0x148>
					if (IsLower(w)) {	/* ASCII small capital */
  402c56:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  402c5a:	b29b      	uxth	r3, r3
  402c5c:	2b19      	cmp	r3, #25
  402c5e:	d8f2      	bhi.n	402c46 <follow_path+0x266>
						b |= 1; w -= 0x20;
  402c60:	9b01      	ldr	r3, [sp, #4]
  402c62:	f043 0301 	orr.w	r3, r3, #1
  402c66:	9301      	str	r3, [sp, #4]
  402c68:	3820      	subs	r0, #32
  402c6a:	b280      	uxth	r0, r0
  402c6c:	e7eb      	b.n	402c46 <follow_path+0x266>
	if (ni == 8) b <<= 2;
  402c6e:	9b01      	ldr	r3, [sp, #4]
  402c70:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  402c74:	fa5f f38b 	uxtb.w	r3, fp
  402c78:	9301      	str	r3, [sp, #4]
  402c7a:	e78c      	b.n	402b96 <follow_path+0x1b6>
		cf |= NS_LFN;
  402c7c:	f046 0602 	orr.w	r6, r6, #2
  402c80:	e792      	b.n	402ba8 <follow_path+0x1c8>
  402c82:	2306      	movs	r3, #6
}
  402c84:	4618      	mov	r0, r3
  402c86:	b003      	add	sp, #12
  402c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  402c8c:	2804      	cmp	r0, #4
  402c8e:	d1f9      	bne.n	402c84 <follow_path+0x2a4>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402c90:	f002 0204 	and.w	r2, r2, #4
  402c94:	2a00      	cmp	r2, #0
  402c96:	bf14      	ite	ne
  402c98:	4603      	movne	r3, r0
  402c9a:	2305      	moveq	r3, #5
  402c9c:	e7f2      	b.n	402c84 <follow_path+0x2a4>
				res = FR_NO_PATH; break;
  402c9e:	2305      	movs	r3, #5
  402ca0:	e7f0      	b.n	402c84 <follow_path+0x2a4>
		w = p[si++];					/* Get a character */
  402ca2:	2301      	movs	r3, #1
	si = di = 0;
  402ca4:	2500      	movs	r5, #0
	*path = &p[si];						/* Return pointer to the next segment */
  402ca6:	18fc      	adds	r4, r7, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402ca8:	2604      	movs	r6, #4
  402caa:	e003      	b.n	402cb4 <follow_path+0x2d4>
		w = p[si++];					/* Get a character */
  402cac:	2301      	movs	r3, #1
	si = di = 0;
  402cae:	2500      	movs	r5, #0
	*path = &p[si];						/* Return pointer to the next segment */
  402cb0:	18fc      	adds	r4, r7, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402cb2:	2600      	movs	r6, #0
	while (di) {						/* Strip trailing spaces and dots */
  402cb4:	2d00      	cmp	r5, #0
  402cb6:	d0e4      	beq.n	402c82 <follow_path+0x2a2>
  402cb8:	eb0b 0245 	add.w	r2, fp, r5, lsl #1
  402cbc:	e6f6      	b.n	402aac <follow_path+0xcc>
		w = p[si++];					/* Get a character */
  402cbe:	2301      	movs	r3, #1
	si = di = 0;
  402cc0:	2500      	movs	r5, #0
  402cc2:	e7f5      	b.n	402cb0 <follow_path+0x2d0>
			if (ni == 11) {				/* Long extension */
  402cc4:	9b00      	ldr	r3, [sp, #0]
  402cc6:	2b0b      	cmp	r3, #11
  402cc8:	d09f      	beq.n	402c0a <follow_path+0x22a>
			b <<= 2; continue;
  402cca:	9b01      	ldr	r3, [sp, #4]
  402ccc:	009b      	lsls	r3, r3, #2
  402cce:	b2db      	uxtb	r3, r3
  402cd0:	9301      	str	r3, [sp, #4]
  402cd2:	462b      	mov	r3, r5
			si = di; i = 8; ni = 11;	/* Enter extension section */
  402cd4:	220b      	movs	r2, #11
  402cd6:	9200      	str	r2, [sp, #0]
  402cd8:	f04f 0808 	mov.w	r8, #8
  402cdc:	e724      	b.n	402b28 <follow_path+0x148>
			cf |= NS_LFN;				/* Force create LFN entry */
  402cde:	f046 0602 	orr.w	r6, r6, #2
  402ce2:	e7ad      	b.n	402c40 <follow_path+0x260>
  402ce4:	0040231d 	.word	0x0040231d
  402ce8:	004083b5 	.word	0x004083b5
  402cec:	004083c1 	.word	0x004083c1
  402cf0:	00402835 	.word	0x00402835
  402cf4:	00408334 	.word	0x00408334
  402cf8:	004034d1 	.word	0x004034d1

00402cfc <dir_register>:
{
  402cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d00:	b089      	sub	sp, #36	; 0x24
  402d02:	4604      	mov	r4, r0
	fn = dj->fn; lfn = dj->lfn;
  402d04:	6985      	ldr	r5, [r0, #24]
  402d06:	f8d0 b01c 	ldr.w	fp, [r0, #28]
	mem_cpy(sn, fn, 12);
  402d0a:	220c      	movs	r2, #12
  402d0c:	4629      	mov	r1, r5
  402d0e:	a805      	add	r0, sp, #20
  402d10:	4ba9      	ldr	r3, [pc, #676]	; (402fb8 <dir_register+0x2bc>)
  402d12:	4798      	blx	r3
	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  402d14:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402d18:	f013 0f01 	tst.w	r3, #1
  402d1c:	d079      	beq.n	402e12 <dir_register+0x116>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  402d1e:	2300      	movs	r3, #0
  402d20:	72eb      	strb	r3, [r5, #11]
  402d22:	61e3      	str	r3, [r4, #28]
	mem_cpy(dst, src, 11);
  402d24:	220b      	movs	r2, #11
  402d26:	a905      	add	r1, sp, #20
  402d28:	4628      	mov	r0, r5
  402d2a:	4ba3      	ldr	r3, [pc, #652]	; (402fb8 <dir_register+0x2bc>)
  402d2c:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
  402d2e:	2701      	movs	r7, #1
  402d30:	463b      	mov	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402d32:	f04f 0820 	mov.w	r8, #32
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402d36:	f8df 929c 	ldr.w	r9, [pc, #668]	; 402fd4 <dir_register+0x2d8>
	mem_cpy(dst, src, 11);
  402d3a:	f8df a27c 	ldr.w	sl, [pc, #636]	; 402fb8 <dir_register+0x2bc>
  402d3e:	e032      	b.n	402da6 <dir_register+0xaa>
		for (n = 1; n < 100; n++) {
  402d40:	463b      	mov	r3, r7
  402d42:	e030      	b.n	402da6 <dir_register+0xaa>
	for (j = 0; j < i && dst[j] != ' '; j++) {
  402d44:	4613      	mov	r3, r2
  402d46:	e002      	b.n	402d4e <dir_register+0x52>
  402d48:	2300      	movs	r3, #0
  402d4a:	e000      	b.n	402d4e <dir_register+0x52>
  402d4c:	4613      	mov	r3, r2
  402d4e:	442b      	add	r3, r5
  402d50:	e005      	b.n	402d5e <dir_register+0x62>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402d52:	4641      	mov	r1, r8
  402d54:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
  402d58:	1b59      	subs	r1, r3, r5
  402d5a:	2907      	cmp	r1, #7
  402d5c:	d807      	bhi.n	402d6e <dir_register+0x72>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402d5e:	2a07      	cmp	r2, #7
  402d60:	d8f7      	bhi.n	402d52 <dir_register+0x56>
  402d62:	a908      	add	r1, sp, #32
  402d64:	4411      	add	r1, r2
  402d66:	f811 1c14 	ldrb.w	r1, [r1, #-20]
  402d6a:	3201      	adds	r2, #1
  402d6c:	e7f2      	b.n	402d54 <dir_register+0x58>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402d6e:	4620      	mov	r0, r4
  402d70:	47c8      	blx	r9
			if (res != FR_OK) break;
  402d72:	4606      	mov	r6, r0
  402d74:	2800      	cmp	r0, #0
  402d76:	d13e      	bne.n	402df6 <dir_register+0xfa>
		for (n = 1; n < 100; n++) {
  402d78:	3701      	adds	r7, #1
  402d7a:	b2bf      	uxth	r7, r7
  402d7c:	2f64      	cmp	r7, #100	; 0x64
  402d7e:	d038      	beq.n	402df2 <dir_register+0xf6>
	mem_cpy(dst, src, 11);
  402d80:	220b      	movs	r2, #11
  402d82:	a905      	add	r1, sp, #20
  402d84:	4628      	mov	r0, r5
  402d86:	47d0      	blx	sl
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  402d88:	2f05      	cmp	r7, #5
  402d8a:	d9d9      	bls.n	402d40 <dir_register+0x44>
  402d8c:	463b      	mov	r3, r7
  402d8e:	4659      	mov	r1, fp
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  402d90:	03da      	lsls	r2, r3, #15
  402d92:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  402d96:	f831 2b02 	ldrh.w	r2, [r1], #2
  402d9a:	fa12 f383 	uxtah	r3, r2, r3
  402d9e:	b29b      	uxth	r3, r3
  402da0:	880a      	ldrh	r2, [r1, #0]
  402da2:	2a00      	cmp	r2, #0
  402da4:	d1f4      	bne.n	402d90 <dir_register+0x94>
  402da6:	f10d 0613 	add.w	r6, sp, #19
		for (n = 1; n < 100; n++) {
  402daa:	2207      	movs	r2, #7
		c = (seq % 16) + '0';
  402dac:	f003 000f 	and.w	r0, r3, #15
  402db0:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  402db4:	2939      	cmp	r1, #57	; 0x39
  402db6:	bf88      	it	hi
  402db8:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  402dbc:	3a01      	subs	r2, #1
  402dbe:	f806 1901 	strb.w	r1, [r6], #-1
		seq /= 16;
  402dc2:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  402dc6:	2b00      	cmp	r3, #0
  402dc8:	d1f0      	bne.n	402dac <dir_register+0xb0>
	ns[i] = '~';
  402dca:	217e      	movs	r1, #126	; 0x7e
  402dcc:	ab08      	add	r3, sp, #32
  402dce:	4413      	add	r3, r2
  402dd0:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
  402dd4:	2a00      	cmp	r2, #0
  402dd6:	d0b5      	beq.n	402d44 <dir_register+0x48>
  402dd8:	782b      	ldrb	r3, [r5, #0]
  402dda:	2b20      	cmp	r3, #32
  402ddc:	d0b4      	beq.n	402d48 <dir_register+0x4c>
  402dde:	4629      	mov	r1, r5
  402de0:	2300      	movs	r3, #0
  402de2:	3301      	adds	r3, #1
  402de4:	429a      	cmp	r2, r3
  402de6:	d0b1      	beq.n	402d4c <dir_register+0x50>
  402de8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  402dec:	2820      	cmp	r0, #32
  402dee:	d1f8      	bne.n	402de2 <dir_register+0xe6>
  402df0:	e7ad      	b.n	402d4e <dir_register+0x52>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  402df2:	2607      	movs	r6, #7
  402df4:	e004      	b.n	402e00 <dir_register+0x104>
  402df6:	2f64      	cmp	r7, #100	; 0x64
  402df8:	f000 809f 	beq.w	402f3a <dir_register+0x23e>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  402dfc:	2804      	cmp	r0, #4
  402dfe:	d003      	beq.n	402e08 <dir_register+0x10c>
}
  402e00:	4630      	mov	r0, r6
  402e02:	b009      	add	sp, #36	; 0x24
  402e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		fn[NS] = sn[NS]; dj->lfn = lfn;
  402e08:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402e0c:	72eb      	strb	r3, [r5, #11]
  402e0e:	f8c4 b01c 	str.w	fp, [r4, #28]
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  402e12:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402e16:	f013 0f02 	tst.w	r3, #2
  402e1a:	d014      	beq.n	402e46 <dir_register+0x14a>
		for (ne = 0; lfn[ne]; ne++) ;
  402e1c:	f8bb 3000 	ldrh.w	r3, [fp]
  402e20:	b17b      	cbz	r3, 402e42 <dir_register+0x146>
  402e22:	2300      	movs	r3, #0
  402e24:	3301      	adds	r3, #1
  402e26:	b29b      	uxth	r3, r3
  402e28:	f83b 2013 	ldrh.w	r2, [fp, r3, lsl #1]
  402e2c:	2a00      	cmp	r2, #0
  402e2e:	d1f9      	bne.n	402e24 <dir_register+0x128>
		ne = (ne + 25) / 13;
  402e30:	3319      	adds	r3, #25
  402e32:	4f62      	ldr	r7, [pc, #392]	; (402fbc <dir_register+0x2c0>)
  402e34:	fb87 2703 	smull	r2, r7, r7, r3
  402e38:	17db      	asrs	r3, r3, #31
  402e3a:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
  402e3e:	b2bf      	uxth	r7, r7
  402e40:	e002      	b.n	402e48 <dir_register+0x14c>
		for (ne = 0; lfn[ne]; ne++) ;
  402e42:	2300      	movs	r3, #0
  402e44:	e7f4      	b.n	402e30 <dir_register+0x134>
		ne = 1;
  402e46:	2701      	movs	r7, #1
	res = dir_sdi(dj, 0);
  402e48:	2100      	movs	r1, #0
  402e4a:	4620      	mov	r0, r4
  402e4c:	4b5c      	ldr	r3, [pc, #368]	; (402fc0 <dir_register+0x2c4>)
  402e4e:	4798      	blx	r3
	if (res != FR_OK) return res;
  402e50:	4606      	mov	r6, r0
  402e52:	2800      	cmp	r0, #0
  402e54:	d1d4      	bne.n	402e00 <dir_register+0x104>
  402e56:	f04f 0a00 	mov.w	sl, #0
  402e5a:	4655      	mov	r5, sl
		res = move_window(dj->fs, dj->sect);
  402e5c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 402fcc <dir_register+0x2d0>
			n = 0;					/* Not a blank entry. Restart to search */
  402e60:	46d3      	mov	fp, sl
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  402e62:	f8df 9164 	ldr.w	r9, [pc, #356]	; 402fc8 <dir_register+0x2cc>
  402e66:	e00a      	b.n	402e7e <dir_register+0x182>
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  402e68:	1c6b      	adds	r3, r5, #1
  402e6a:	b29b      	uxth	r3, r3
  402e6c:	429f      	cmp	r7, r3
  402e6e:	d066      	beq.n	402f3e <dir_register+0x242>
  402e70:	461d      	mov	r5, r3
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  402e72:	2101      	movs	r1, #1
  402e74:	4620      	mov	r0, r4
  402e76:	47c8      	blx	r9
	} while (res == FR_OK);
  402e78:	4606      	mov	r6, r0
  402e7a:	2800      	cmp	r0, #0
  402e7c:	d1c0      	bne.n	402e00 <dir_register+0x104>
		res = move_window(dj->fs, dj->sect);
  402e7e:	6921      	ldr	r1, [r4, #16]
  402e80:	6820      	ldr	r0, [r4, #0]
  402e82:	47c0      	blx	r8
		if (res != FR_OK) break;
  402e84:	4606      	mov	r6, r0
  402e86:	2800      	cmp	r0, #0
  402e88:	d1ba      	bne.n	402e00 <dir_register+0x104>
		c = *dj->dir;				/* Check the entry status */
  402e8a:	6963      	ldr	r3, [r4, #20]
  402e8c:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  402e8e:	2be5      	cmp	r3, #229	; 0xe5
  402e90:	d000      	beq.n	402e94 <dir_register+0x198>
  402e92:	b923      	cbnz	r3, 402e9e <dir_register+0x1a2>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  402e94:	2d00      	cmp	r5, #0
  402e96:	d1e7      	bne.n	402e68 <dir_register+0x16c>
  402e98:	f8b4 a006 	ldrh.w	sl, [r4, #6]
  402e9c:	e7e4      	b.n	402e68 <dir_register+0x16c>
			n = 0;					/* Not a blank entry. Restart to search */
  402e9e:	465d      	mov	r5, fp
  402ea0:	e7e7      	b.n	402e72 <dir_register+0x176>
		res = dir_sdi(dj, is);
  402ea2:	4651      	mov	r1, sl
  402ea4:	4620      	mov	r0, r4
  402ea6:	4b46      	ldr	r3, [pc, #280]	; (402fc0 <dir_register+0x2c4>)
  402ea8:	4798      	blx	r3
		if (res == FR_OK) {
  402eaa:	4606      	mov	r6, r0
  402eac:	2800      	cmp	r0, #0
  402eae:	d1a7      	bne.n	402e00 <dir_register+0x104>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  402eb0:	69a0      	ldr	r0, [r4, #24]
  402eb2:	4b44      	ldr	r3, [pc, #272]	; (402fc4 <dir_register+0x2c8>)
  402eb4:	4798      	blx	r3
  402eb6:	9000      	str	r0, [sp, #0]
	dir[LDIR_Type] = 0;
  402eb8:	2700      	movs	r7, #0
	s = wc = 0;
  402eba:	9701      	str	r7, [sp, #4]
  402ebc:	e019      	b.n	402ef2 <dir_register+0x1f6>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402ebe:	4671      	mov	r1, lr
  402ec0:	e065      	b.n	402f8e <dir_register+0x292>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  402ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402ec6:	4293      	cmp	r3, r2
  402ec8:	d002      	beq.n	402ed0 <dir_register+0x1d4>
  402eca:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  402ece:	b90b      	cbnz	r3, 402ed4 <dir_register+0x1d8>
  402ed0:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  402ed4:	f880 b000 	strb.w	fp, [r0]
				dj->fs->wflag = 1;
  402ed8:	6823      	ldr	r3, [r4, #0]
  402eda:	2201      	movs	r2, #1
  402edc:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  402ede:	4639      	mov	r1, r7
  402ee0:	4620      	mov	r0, r4
  402ee2:	4b39      	ldr	r3, [pc, #228]	; (402fc8 <dir_register+0x2cc>)
  402ee4:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  402ee6:	4606      	mov	r6, r0
  402ee8:	2800      	cmp	r0, #0
  402eea:	d189      	bne.n	402e00 <dir_register+0x104>
  402eec:	3d01      	subs	r5, #1
  402eee:	b2ad      	uxth	r5, r5
  402ef0:	b33d      	cbz	r5, 402f42 <dir_register+0x246>
				res = move_window(dj->fs, dj->sect);
  402ef2:	6921      	ldr	r1, [r4, #16]
  402ef4:	6820      	ldr	r0, [r4, #0]
  402ef6:	4b35      	ldr	r3, [pc, #212]	; (402fcc <dir_register+0x2d0>)
  402ef8:	4798      	blx	r3
				if (res != FR_OK) break;
  402efa:	4606      	mov	r6, r0
  402efc:	2800      	cmp	r0, #0
  402efe:	f47f af7f 	bne.w	402e00 <dir_register+0x104>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  402f02:	f8d4 901c 	ldr.w	r9, [r4, #28]
  402f06:	6960      	ldr	r0, [r4, #20]
  402f08:	fa5f fb85 	uxtb.w	fp, r5
	dir[LDIR_Chksum] = sum;			/* Set check sum */
  402f0c:	f89d 3000 	ldrb.w	r3, [sp]
  402f10:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  402f12:	230f      	movs	r3, #15
  402f14:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  402f16:	7307      	strb	r7, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  402f18:	7687      	strb	r7, [r0, #26]
  402f1a:	76c7      	strb	r7, [r0, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  402f1c:	f10b 31ff 	add.w	r1, fp, #4294967295
  402f20:	eb01 0341 	add.w	r3, r1, r1, lsl #1
  402f24:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  402f28:	4a29      	ldr	r2, [pc, #164]	; (402fd0 <dir_register+0x2d4>)
  402f2a:	f102 080d 	add.w	r8, r2, #13
	s = wc = 0;
  402f2e:	9b01      	ldr	r3, [sp, #4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402f30:	f64f 76ff 	movw	r6, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402f34:	f04f 0aff 	mov.w	sl, #255	; 0xff
  402f38:	e02c      	b.n	402f94 <dir_register+0x298>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  402f3a:	2607      	movs	r6, #7
  402f3c:	e760      	b.n	402e00 <dir_register+0x104>
	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  402f3e:	2b01      	cmp	r3, #1
  402f40:	d8af      	bhi.n	402ea2 <dir_register+0x1a6>
		res = move_window(dj->fs, dj->sect);
  402f42:	6921      	ldr	r1, [r4, #16]
  402f44:	6820      	ldr	r0, [r4, #0]
  402f46:	4b21      	ldr	r3, [pc, #132]	; (402fcc <dir_register+0x2d0>)
  402f48:	4798      	blx	r3
		if (res == FR_OK) {
  402f4a:	4606      	mov	r6, r0
  402f4c:	2800      	cmp	r0, #0
  402f4e:	f47f af57 	bne.w	402e00 <dir_register+0x104>
			dir = dj->dir;
  402f52:	6965      	ldr	r5, [r4, #20]
  402f54:	f105 0120 	add.w	r1, r5, #32
	BYTE *d = (BYTE*)dst;
  402f58:	462b      	mov	r3, r5
		*d++ = (BYTE)val;
  402f5a:	2200      	movs	r2, #0
  402f5c:	f803 2b01 	strb.w	r2, [r3], #1
	while (cnt--)
  402f60:	4299      	cmp	r1, r3
  402f62:	d1fb      	bne.n	402f5c <dir_register+0x260>
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  402f64:	220b      	movs	r2, #11
  402f66:	69a1      	ldr	r1, [r4, #24]
  402f68:	4628      	mov	r0, r5
  402f6a:	4b13      	ldr	r3, [pc, #76]	; (402fb8 <dir_register+0x2bc>)
  402f6c:	4798      	blx	r3
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  402f6e:	69a3      	ldr	r3, [r4, #24]
  402f70:	7adb      	ldrb	r3, [r3, #11]
  402f72:	f003 0318 	and.w	r3, r3, #24
  402f76:	732b      	strb	r3, [r5, #12]
			dj->fs->wflag = 1;
  402f78:	6823      	ldr	r3, [r4, #0]
  402f7a:	2201      	movs	r2, #1
  402f7c:	711a      	strb	r2, [r3, #4]
  402f7e:	e73f      	b.n	402e00 <dir_register+0x104>
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402f80:	f892 e000 	ldrb.w	lr, [r2]
  402f84:	f800 a00e 	strb.w	sl, [r0, lr]
  402f88:	4486      	add	lr, r0
  402f8a:	f88e a001 	strb.w	sl, [lr, #1]
  402f8e:	3201      	adds	r2, #1
	} while (++s < 13);
  402f90:	4590      	cmp	r8, r2
  402f92:	d096      	beq.n	402ec2 <dir_register+0x1c6>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402f94:	42b3      	cmp	r3, r6
  402f96:	d0f3      	beq.n	402f80 <dir_register+0x284>
  402f98:	f101 0e01 	add.w	lr, r1, #1
  402f9c:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402fa0:	7811      	ldrb	r1, [r2, #0]
  402fa2:	5443      	strb	r3, [r0, r1]
  402fa4:	4401      	add	r1, r0
  402fa6:	ea4f 2c13 	mov.w	ip, r3, lsr #8
  402faa:	f881 c001 	strb.w	ip, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  402fae:	2b00      	cmp	r3, #0
  402fb0:	d185      	bne.n	402ebe <dir_register+0x1c2>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402fb2:	4671      	mov	r1, lr
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  402fb4:	4633      	mov	r3, r6
  402fb6:	e7ea      	b.n	402f8e <dir_register+0x292>
  402fb8:	00401d35 	.word	0x00401d35
  402fbc:	4ec4ec4f 	.word	0x4ec4ec4f
  402fc0:	0040231d 	.word	0x0040231d
  402fc4:	00401d5f 	.word	0x00401d5f
  402fc8:	004026fd 	.word	0x004026fd
  402fcc:	004021a5 	.word	0x004021a5
  402fd0:	00408324 	.word	0x00408324
  402fd4:	00402835 	.word	0x00402835

00402fd8 <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  402fd8:	b108      	cbz	r0, 402fde <f_mount+0x6>
		return FR_INVALID_DRIVE;
  402fda:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  402fdc:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
  402fde:	4b06      	ldr	r3, [pc, #24]	; (402ff8 <f_mount+0x20>)
  402fe0:	681b      	ldr	r3, [r3, #0]
	if (rfs) {
  402fe2:	b10b      	cbz	r3, 402fe8 <f_mount+0x10>
		rfs->fs_type = 0;		/* Clear old fs object */
  402fe4:	2200      	movs	r2, #0
  402fe6:	701a      	strb	r2, [r3, #0]
	if (fs) {
  402fe8:	b109      	cbz	r1, 402fee <f_mount+0x16>
		fs->fs_type = 0;		/* Clear new fs object */
  402fea:	2300      	movs	r3, #0
  402fec:	700b      	strb	r3, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
  402fee:	4b02      	ldr	r3, [pc, #8]	; (402ff8 <f_mount+0x20>)
  402ff0:	6019      	str	r1, [r3, #0]
	return FR_OK;
  402ff2:	2000      	movs	r0, #0
  402ff4:	4770      	bx	lr
  402ff6:	bf00      	nop
  402ff8:	20000a10 	.word	0x20000a10

00402ffc <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  402ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403000:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  403004:	4605      	mov	r5, r0
  403006:	9101      	str	r1, [sp, #4]
  403008:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  40300a:	2300      	movs	r3, #0
  40300c:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  40300e:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  403012:	f002 021e 	and.w	r2, r2, #30
  403016:	a985      	add	r1, sp, #532	; 0x214
  403018:	a801      	add	r0, sp, #4
  40301a:	4b58      	ldr	r3, [pc, #352]	; (40317c <f_open+0x180>)
  40301c:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  40301e:	ab82      	add	r3, sp, #520	; 0x208
  403020:	938b      	str	r3, [sp, #556]	; 0x22c
  403022:	ab02      	add	r3, sp, #8
  403024:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  403026:	b140      	cbz	r0, 40303a <f_open+0x3e>
  403028:	4603      	mov	r3, r0
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  40302a:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  40302c:	f016 0f1c 	tst.w	r6, #28
  403030:	d117      	bne.n	403062 <f_open+0x66>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  403032:	2b00      	cmp	r3, #0
  403034:	f040 8092 	bne.w	40315c <f_open+0x160>
  403038:	e00d      	b.n	403056 <f_open+0x5a>
		res = follow_path(&dj, path);	/* Follow the file path */
  40303a:	9901      	ldr	r1, [sp, #4]
  40303c:	a885      	add	r0, sp, #532	; 0x214
  40303e:	4b50      	ldr	r3, [pc, #320]	; (403180 <f_open+0x184>)
  403040:	4798      	blx	r3
	dir = dj.dir;
  403042:	9c8a      	ldr	r4, [sp, #552]	; 0x228
	if (res == FR_OK) {
  403044:	4603      	mov	r3, r0
  403046:	2800      	cmp	r0, #0
  403048:	d1f0      	bne.n	40302c <f_open+0x30>
		if (!dir)	/* Current dir itself */
  40304a:	2c00      	cmp	r4, #0
  40304c:	f000 808b 	beq.w	403166 <f_open+0x16a>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403050:	f016 0f1c 	tst.w	r6, #28
  403054:	d116      	bne.n	403084 <f_open+0x88>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  403056:	7ae3      	ldrb	r3, [r4, #11]
  403058:	f013 0f10 	tst.w	r3, #16
  40305c:	d04f      	beq.n	4030fe <f_open+0x102>
				res = FR_NO_FILE;
  40305e:	2304      	movs	r3, #4
  403060:	e07c      	b.n	40315c <f_open+0x160>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  403062:	2b04      	cmp	r3, #4
  403064:	d005      	beq.n	403072 <f_open+0x76>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403066:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  40306a:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  40306c:	2b00      	cmp	r3, #0
  40306e:	d057      	beq.n	403120 <f_open+0x124>
  403070:	e074      	b.n	40315c <f_open+0x160>
				res = dir_register(&dj);
  403072:	a885      	add	r0, sp, #532	; 0x214
  403074:	4b43      	ldr	r3, [pc, #268]	; (403184 <f_open+0x188>)
  403076:	4798      	blx	r3
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403078:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  40307c:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  40307e:	4603      	mov	r3, r0
  403080:	b138      	cbz	r0, 403092 <f_open+0x96>
  403082:	e06b      	b.n	40315c <f_open+0x160>
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  403084:	7ae3      	ldrb	r3, [r4, #11]
  403086:	f013 0f11 	tst.w	r3, #17
  40308a:	d173      	bne.n	403174 <f_open+0x178>
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  40308c:	f016 0f04 	tst.w	r6, #4
  403090:	d172      	bne.n	403178 <f_open+0x17c>
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  403092:	f017 0f08 	tst.w	r7, #8
  403096:	d03f      	beq.n	403118 <f_open+0x11c>
			dw = get_fattime();					/* Created time */
  403098:	4b3b      	ldr	r3, [pc, #236]	; (403188 <f_open+0x18c>)
  40309a:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  40309c:	73a0      	strb	r0, [r4, #14]
  40309e:	f3c0 2307 	ubfx	r3, r0, #8, #8
  4030a2:	73e3      	strb	r3, [r4, #15]
  4030a4:	0c03      	lsrs	r3, r0, #16
  4030a6:	7423      	strb	r3, [r4, #16]
  4030a8:	0e00      	lsrs	r0, r0, #24
  4030aa:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  4030ac:	2300      	movs	r3, #0
  4030ae:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  4030b0:	7723      	strb	r3, [r4, #28]
  4030b2:	7763      	strb	r3, [r4, #29]
  4030b4:	77a3      	strb	r3, [r4, #30]
  4030b6:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  4030b8:	7d62      	ldrb	r2, [r4, #21]
  4030ba:	7d26      	ldrb	r6, [r4, #20]
  4030bc:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
  4030c0:	7ee1      	ldrb	r1, [r4, #27]
  4030c2:	7ea2      	ldrb	r2, [r4, #26]
  4030c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  4030c8:	76a3      	strb	r3, [r4, #26]
  4030ca:	76e3      	strb	r3, [r4, #27]
  4030cc:	7523      	strb	r3, [r4, #20]
  4030ce:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  4030d0:	9885      	ldr	r0, [sp, #532]	; 0x214
  4030d2:	2301      	movs	r3, #1
  4030d4:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  4030d6:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  4030da:	d01b      	beq.n	403114 <f_open+0x118>
				dw = dj.fs->winsect;
  4030dc:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
				res = remove_chain(dj.fs, cl);
  4030e0:	4631      	mov	r1, r6
  4030e2:	4b2a      	ldr	r3, [pc, #168]	; (40318c <f_open+0x190>)
  4030e4:	4798      	blx	r3
				if (res == FR_OK) {
  4030e6:	4603      	mov	r3, r0
  4030e8:	2800      	cmp	r0, #0
  4030ea:	d137      	bne.n	40315c <f_open+0x160>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  4030ec:	9885      	ldr	r0, [sp, #532]	; 0x214
  4030ee:	3e01      	subs	r6, #1
  4030f0:	60c6      	str	r6, [r0, #12]
					res = move_window(dj.fs, dw);
  4030f2:	4641      	mov	r1, r8
  4030f4:	4b26      	ldr	r3, [pc, #152]	; (403190 <f_open+0x194>)
  4030f6:	4798      	blx	r3
	if (res == FR_OK) {
  4030f8:	4603      	mov	r3, r0
  4030fa:	b158      	cbz	r0, 403114 <f_open+0x118>
  4030fc:	e02e      	b.n	40315c <f_open+0x160>
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  4030fe:	f016 0f02 	tst.w	r6, #2
  403102:	d004      	beq.n	40310e <f_open+0x112>
  403104:	f013 0f01 	tst.w	r3, #1
  403108:	d001      	beq.n	40310e <f_open+0x112>
					res = FR_DENIED;
  40310a:	2307      	movs	r3, #7
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
  40310c:	e026      	b.n	40315c <f_open+0x160>
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  40310e:	f016 0f08 	tst.w	r6, #8
  403112:	d001      	beq.n	403118 <f_open+0x11c>
			mode |= FA__WRITTEN;
  403114:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  403118:	9b85      	ldr	r3, [sp, #532]	; 0x214
  40311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40311c:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  40311e:	622c      	str	r4, [r5, #32]
		fp->flag = mode;					/* File access mode */
  403120:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  403122:	7d62      	ldrb	r2, [r4, #21]
  403124:	7d23      	ldrb	r3, [r4, #20]
  403126:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40312a:	7ee1      	ldrb	r1, [r4, #27]
  40312c:	7ea3      	ldrb	r3, [r4, #26]
  40312e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  403132:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403136:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  403138:	7fe2      	ldrb	r2, [r4, #31]
  40313a:	7fa3      	ldrb	r3, [r4, #30]
  40313c:	041b      	lsls	r3, r3, #16
  40313e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403142:	7f22      	ldrb	r2, [r4, #28]
  403144:	4313      	orrs	r3, r2
  403146:	7f62      	ldrb	r2, [r4, #29]
  403148:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40314c:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  40314e:	2300      	movs	r3, #0
  403150:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  403152:	61ab      	str	r3, [r5, #24]
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  403154:	9a85      	ldr	r2, [sp, #532]	; 0x214
  403156:	602a      	str	r2, [r5, #0]
  403158:	88d2      	ldrh	r2, [r2, #6]
  40315a:	80aa      	strh	r2, [r5, #4]
}
  40315c:	4618      	mov	r0, r3
  40315e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  403162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403166:	f016 0f1c 	tst.w	r6, #28
  40316a:	d101      	bne.n	403170 <f_open+0x174>
			res = FR_INVALID_NAME;
  40316c:	2306      	movs	r3, #6
  40316e:	e77d      	b.n	40306c <f_open+0x70>
  403170:	2306      	movs	r3, #6
  403172:	e778      	b.n	403066 <f_open+0x6a>
				res = FR_DENIED;
  403174:	2307      	movs	r3, #7
  403176:	e7f1      	b.n	40315c <f_open+0x160>
					res = FR_EXIST;
  403178:	2308      	movs	r3, #8
  40317a:	e7ef      	b.n	40315c <f_open+0x160>
  40317c:	00401e41 	.word	0x00401e41
  403180:	004029e1 	.word	0x004029e1
  403184:	00402cfd 	.word	0x00402cfd
  403188:	00401cdd 	.word	0x00401cdd
  40318c:	004025b5 	.word	0x004025b5
  403190:	004021a5 	.word	0x004021a5

00403194 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
  403194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403198:	b083      	sub	sp, #12
  40319a:	4604      	mov	r4, r0
  40319c:	4689      	mov	r9, r1
  40319e:	4616      	mov	r6, r2
  4031a0:	4698      	mov	r8, r3
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
  4031a2:	2300      	movs	r3, #0
  4031a4:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);			/* Check validity */
  4031a8:	8881      	ldrh	r1, [r0, #4]
  4031aa:	6800      	ldr	r0, [r0, #0]
  4031ac:	4b75      	ldr	r3, [pc, #468]	; (403384 <f_write+0x1f0>)
  4031ae:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  4031b0:	9001      	str	r0, [sp, #4]
  4031b2:	2800      	cmp	r0, #0
  4031b4:	f040 80e2 	bne.w	40337c <f_write+0x1e8>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
  4031b8:	79a3      	ldrb	r3, [r4, #6]
  4031ba:	f013 0f80 	tst.w	r3, #128	; 0x80
  4031be:	f040 80db 	bne.w	403378 <f_write+0x1e4>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
  4031c2:	f013 0f02 	tst.w	r3, #2
  4031c6:	d102      	bne.n	4031ce <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_DENIED);
  4031c8:	2307      	movs	r3, #7
  4031ca:	9301      	str	r3, [sp, #4]
  4031cc:	e0d6      	b.n	40337c <f_write+0x1e8>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
  4031ce:	68e3      	ldr	r3, [r4, #12]
  4031d0:	42f3      	cmn	r3, r6
  4031d2:	d20f      	bcs.n	4031f4 <f_write+0x60>

	for ( ;  btw;							/* Repeat until all data written */
  4031d4:	2e00      	cmp	r6, #0
  4031d6:	d17a      	bne.n	4032ce <f_write+0x13a>
  4031d8:	e00c      	b.n	4031f4 <f_write+0x60>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
			if (!csect) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {		/* On the top of the file? */
					clst = fp->sclust;		/* Follow from the origin */
					if (clst == 0)			/* When no cluster is allocated, */
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
  4031da:	2100      	movs	r1, #0
  4031dc:	4b6a      	ldr	r3, [pc, #424]	; (403388 <f_write+0x1f4>)
  4031de:	4798      	blx	r3
  4031e0:	4603      	mov	r3, r0
  4031e2:	6120      	str	r0, [r4, #16]
  4031e4:	e003      	b.n	4031ee <f_write+0x5a>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
  4031e6:	6961      	ldr	r1, [r4, #20]
  4031e8:	4b67      	ldr	r3, [pc, #412]	; (403388 <f_write+0x1f4>)
  4031ea:	4798      	blx	r3
  4031ec:	4603      	mov	r3, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  4031ee:	2b00      	cmp	r3, #0
  4031f0:	f040 8081 	bne.w	4032f6 <f_write+0x162>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
  4031f4:	68a3      	ldr	r3, [r4, #8]
  4031f6:	68e2      	ldr	r2, [r4, #12]
  4031f8:	4293      	cmp	r3, r2
  4031fa:	bf88      	it	hi
  4031fc:	60e3      	strhi	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
  4031fe:	79a3      	ldrb	r3, [r4, #6]
  403200:	f043 0320 	orr.w	r3, r3, #32
  403204:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
  403206:	e0b9      	b.n	40337c <f_write+0x1e8>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  403208:	79a3      	ldrb	r3, [r4, #6]
  40320a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40320e:	71a3      	strb	r3, [r4, #6]
  403210:	2302      	movs	r3, #2
  403212:	9301      	str	r3, [sp, #4]
  403214:	e0b2      	b.n	40337c <f_write+0x1e8>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  403216:	79a3      	ldrb	r3, [r4, #6]
  403218:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40321c:	71a3      	strb	r3, [r4, #6]
  40321e:	2301      	movs	r3, #1
  403220:	9301      	str	r3, [sp, #4]
  403222:	e0ab      	b.n	40337c <f_write+0x1e8>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
  403224:	6820      	ldr	r0, [r4, #0]
  403226:	2301      	movs	r3, #1
  403228:	69a2      	ldr	r2, [r4, #24]
  40322a:	f104 0124 	add.w	r1, r4, #36	; 0x24
  40322e:	7840      	ldrb	r0, [r0, #1]
  403230:	4d56      	ldr	r5, [pc, #344]	; (40338c <f_write+0x1f8>)
  403232:	47a8      	blx	r5
  403234:	b920      	cbnz	r0, 403240 <f_write+0xac>
				fp->flag &= ~FA__DIRTY;
  403236:	79a3      	ldrb	r3, [r4, #6]
  403238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  40323c:	71a3      	strb	r3, [r4, #6]
  40323e:	e064      	b.n	40330a <f_write+0x176>
					ABORT(fp->fs, FR_DISK_ERR);
  403240:	79a3      	ldrb	r3, [r4, #6]
  403242:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403246:	71a3      	strb	r3, [r4, #6]
  403248:	2301      	movs	r3, #1
  40324a:	9301      	str	r3, [sp, #4]
  40324c:	e096      	b.n	40337c <f_write+0x1e8>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  40324e:	79a3      	ldrb	r3, [r4, #6]
  403250:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403254:	71a3      	strb	r3, [r4, #6]
  403256:	2302      	movs	r3, #2
  403258:	9301      	str	r3, [sp, #4]
  40325a:	e08f      	b.n	40337c <f_write+0x1e8>
					ABORT(fp->fs, FR_DISK_ERR);
  40325c:	79a3      	ldrb	r3, [r4, #6]
  40325e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403262:	71a3      	strb	r3, [r4, #6]
  403264:	2301      	movs	r3, #1
  403266:	9301      	str	r3, [sp, #4]
  403268:	e088      	b.n	40337c <f_write+0x1e8>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
  40326a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40326e:	eb09 2141 	add.w	r1, r9, r1, lsl #9
  403272:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403276:	4b46      	ldr	r3, [pc, #280]	; (403390 <f_write+0x1fc>)
  403278:	4798      	blx	r3
					fp->flag &= ~FA__DIRTY;
  40327a:	79a3      	ldrb	r3, [r4, #6]
  40327c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  403280:	71a3      	strb	r3, [r4, #6]
  403282:	e065      	b.n	403350 <f_write+0x1bc>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
  403284:	69a3      	ldr	r3, [r4, #24]
  403286:	429d      	cmp	r5, r3
  403288:	d003      	beq.n	403292 <f_write+0xfe>
				if (fp->fptr < fp->fsize &&
  40328a:	68a2      	ldr	r2, [r4, #8]
  40328c:	68e3      	ldr	r3, [r4, #12]
  40328e:	429a      	cmp	r2, r3
  403290:	d361      	bcc.n	403356 <f_write+0x1c2>
			fp->dsect = sect;
  403292:	61a5      	str	r5, [r4, #24]
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
  403294:	68a0      	ldr	r0, [r4, #8]
  403296:	f3c0 0008 	ubfx	r0, r0, #0, #9
  40329a:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
  40329e:	42b5      	cmp	r5, r6
  4032a0:	bf28      	it	cs
  4032a2:	4635      	movcs	r5, r6
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
  4032a4:	3024      	adds	r0, #36	; 0x24
  4032a6:	462a      	mov	r2, r5
  4032a8:	4649      	mov	r1, r9
  4032aa:	4420      	add	r0, r4
  4032ac:	4b38      	ldr	r3, [pc, #224]	; (403390 <f_write+0x1fc>)
  4032ae:	4798      	blx	r3
		fp->flag |= FA__DIRTY;
  4032b0:	79a3      	ldrb	r3, [r4, #6]
  4032b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032b6:	71a3      	strb	r3, [r4, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
  4032b8:	44a9      	add	r9, r5
  4032ba:	68a3      	ldr	r3, [r4, #8]
  4032bc:	442b      	add	r3, r5
  4032be:	60a3      	str	r3, [r4, #8]
  4032c0:	f8d8 3000 	ldr.w	r3, [r8]
  4032c4:	442b      	add	r3, r5
  4032c6:	f8c8 3000 	str.w	r3, [r8]
	for ( ;  btw;							/* Repeat until all data written */
  4032ca:	1b76      	subs	r6, r6, r5
  4032cc:	d092      	beq.n	4031f4 <f_write+0x60>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
  4032ce:	68a2      	ldr	r2, [r4, #8]
  4032d0:	f3c2 0308 	ubfx	r3, r2, #0, #9
  4032d4:	2b00      	cmp	r3, #0
  4032d6:	d1dd      	bne.n	403294 <f_write+0x100>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  4032d8:	6820      	ldr	r0, [r4, #0]
  4032da:	7883      	ldrb	r3, [r0, #2]
  4032dc:	3b01      	subs	r3, #1
  4032de:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {					/* On the cluster boundary? */
  4032e2:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  4032e6:	d10c      	bne.n	403302 <f_write+0x16e>
				if (fp->fptr == 0) {		/* On the top of the file? */
  4032e8:	2a00      	cmp	r2, #0
  4032ea:	f47f af7c 	bne.w	4031e6 <f_write+0x52>
					clst = fp->sclust;		/* Follow from the origin */
  4032ee:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
  4032f0:	2b00      	cmp	r3, #0
  4032f2:	f43f af72 	beq.w	4031da <f_write+0x46>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  4032f6:	2b01      	cmp	r3, #1
  4032f8:	d086      	beq.n	403208 <f_write+0x74>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4032fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4032fe:	d08a      	beq.n	403216 <f_write+0x82>
				fp->clust = clst;			/* Update current cluster */
  403300:	6163      	str	r3, [r4, #20]
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
  403302:	79a3      	ldrb	r3, [r4, #6]
  403304:	f013 0f40 	tst.w	r3, #64	; 0x40
  403308:	d18c      	bne.n	403224 <f_write+0x90>
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  40330a:	f8d4 a000 	ldr.w	sl, [r4]
  40330e:	6961      	ldr	r1, [r4, #20]
  403310:	4650      	mov	r0, sl
  403312:	4b20      	ldr	r3, [pc, #128]	; (403394 <f_write+0x200>)
  403314:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  403316:	4605      	mov	r5, r0
  403318:	2800      	cmp	r0, #0
  40331a:	d098      	beq.n	40324e <f_write+0xba>
			sect += csect;
  40331c:	443d      	add	r5, r7
			if (cc) {						/* Write maximum contiguous sectors directly */
  40331e:	ea5f 2b56 	movs.w	fp, r6, lsr #9
  403322:	d0af      	beq.n	403284 <f_write+0xf0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  403324:	f89a 3002 	ldrb.w	r3, [sl, #2]
  403328:	eb07 020b 	add.w	r2, r7, fp
  40332c:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  40332e:	bf88      	it	hi
  403330:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
  403334:	fa5f f38b 	uxtb.w	r3, fp
  403338:	462a      	mov	r2, r5
  40333a:	4649      	mov	r1, r9
  40333c:	f89a 0001 	ldrb.w	r0, [sl, #1]
  403340:	4f12      	ldr	r7, [pc, #72]	; (40338c <f_write+0x1f8>)
  403342:	47b8      	blx	r7
  403344:	2800      	cmp	r0, #0
  403346:	d189      	bne.n	40325c <f_write+0xc8>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
  403348:	69a1      	ldr	r1, [r4, #24]
  40334a:	1b49      	subs	r1, r1, r5
  40334c:	458b      	cmp	fp, r1
  40334e:	d88c      	bhi.n	40326a <f_write+0xd6>
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
  403350:	ea4f 254b 	mov.w	r5, fp, lsl #9
				continue;
  403354:	e7b0      	b.n	4032b8 <f_write+0x124>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
  403356:	2301      	movs	r3, #1
  403358:	462a      	mov	r2, r5
  40335a:	f104 0124 	add.w	r1, r4, #36	; 0x24
  40335e:	f89a 0001 	ldrb.w	r0, [sl, #1]
  403362:	4f0d      	ldr	r7, [pc, #52]	; (403398 <f_write+0x204>)
  403364:	47b8      	blx	r7
				if (fp->fptr < fp->fsize &&
  403366:	2800      	cmp	r0, #0
  403368:	d093      	beq.n	403292 <f_write+0xfe>
						ABORT(fp->fs, FR_DISK_ERR);
  40336a:	79a3      	ldrb	r3, [r4, #6]
  40336c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403370:	71a3      	strb	r3, [r4, #6]
  403372:	2301      	movs	r3, #1
  403374:	9301      	str	r3, [sp, #4]
  403376:	e001      	b.n	40337c <f_write+0x1e8>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  403378:	2302      	movs	r3, #2
  40337a:	9301      	str	r3, [sp, #4]
}
  40337c:	9801      	ldr	r0, [sp, #4]
  40337e:	b003      	add	sp, #12
  403380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403384:	00401d7d 	.word	0x00401d7d
  403388:	004024f5 	.word	0x004024f5
  40338c:	00401bfd 	.word	0x00401bfd
  403390:	00401d35 	.word	0x00401d35
  403394:	00401d49 	.word	0x00401d49
  403398:	00401b8d 	.word	0x00401b8d

0040339c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  40339c:	b538      	push	{r3, r4, r5, lr}
  40339e:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  4033a0:	8881      	ldrh	r1, [r0, #4]
  4033a2:	6800      	ldr	r0, [r0, #0]
  4033a4:	4b28      	ldr	r3, [pc, #160]	; (403448 <f_sync+0xac>)
  4033a6:	4798      	blx	r3
	if (res == FR_OK) {
  4033a8:	4603      	mov	r3, r0
  4033aa:	b9d0      	cbnz	r0, 4033e2 <f_sync+0x46>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  4033ac:	79a2      	ldrb	r2, [r4, #6]
  4033ae:	f012 0f20 	tst.w	r2, #32
  4033b2:	d016      	beq.n	4033e2 <f_sync+0x46>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
  4033b4:	f012 0f40 	tst.w	r2, #64	; 0x40
  4033b8:	d00d      	beq.n	4033d6 <f_sync+0x3a>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
  4033ba:	6820      	ldr	r0, [r4, #0]
  4033bc:	2301      	movs	r3, #1
  4033be:	69a2      	ldr	r2, [r4, #24]
  4033c0:	f104 0124 	add.w	r1, r4, #36	; 0x24
  4033c4:	7840      	ldrb	r0, [r0, #1]
  4033c6:	4d21      	ldr	r5, [pc, #132]	; (40344c <f_sync+0xb0>)
  4033c8:	47a8      	blx	r5
  4033ca:	2800      	cmp	r0, #0
  4033cc:	d139      	bne.n	403442 <f_sync+0xa6>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
  4033ce:	79a3      	ldrb	r3, [r4, #6]
  4033d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  4033d4:	71a3      	strb	r3, [r4, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
  4033d6:	69e1      	ldr	r1, [r4, #28]
  4033d8:	6820      	ldr	r0, [r4, #0]
  4033da:	4b1d      	ldr	r3, [pc, #116]	; (403450 <f_sync+0xb4>)
  4033dc:	4798      	blx	r3
			if (res == FR_OK) {
  4033de:	4603      	mov	r3, r0
  4033e0:	b108      	cbz	r0, 4033e6 <f_sync+0x4a>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  4033e2:	4618      	mov	r0, r3
  4033e4:	bd38      	pop	{r3, r4, r5, pc}
				dir = fp->dir_ptr;
  4033e6:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  4033e8:	7aeb      	ldrb	r3, [r5, #11]
  4033ea:	f043 0320 	orr.w	r3, r3, #32
  4033ee:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  4033f0:	68e3      	ldr	r3, [r4, #12]
  4033f2:	772b      	strb	r3, [r5, #28]
  4033f4:	89a3      	ldrh	r3, [r4, #12]
  4033f6:	0a1b      	lsrs	r3, r3, #8
  4033f8:	776b      	strb	r3, [r5, #29]
  4033fa:	89e3      	ldrh	r3, [r4, #14]
  4033fc:	77ab      	strb	r3, [r5, #30]
  4033fe:	7be3      	ldrb	r3, [r4, #15]
  403400:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  403402:	6923      	ldr	r3, [r4, #16]
  403404:	76ab      	strb	r3, [r5, #26]
  403406:	8a23      	ldrh	r3, [r4, #16]
  403408:	0a1b      	lsrs	r3, r3, #8
  40340a:	76eb      	strb	r3, [r5, #27]
  40340c:	8a63      	ldrh	r3, [r4, #18]
  40340e:	752b      	strb	r3, [r5, #20]
  403410:	8a63      	ldrh	r3, [r4, #18]
  403412:	0a1b      	lsrs	r3, r3, #8
  403414:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  403416:	4b0f      	ldr	r3, [pc, #60]	; (403454 <f_sync+0xb8>)
  403418:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  40341a:	75a8      	strb	r0, [r5, #22]
  40341c:	f3c0 2307 	ubfx	r3, r0, #8, #8
  403420:	75eb      	strb	r3, [r5, #23]
  403422:	0c03      	lsrs	r3, r0, #16
  403424:	762b      	strb	r3, [r5, #24]
  403426:	0e00      	lsrs	r0, r0, #24
  403428:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  40342a:	79a3      	ldrb	r3, [r4, #6]
  40342c:	f023 0320 	bic.w	r3, r3, #32
  403430:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  403432:	6823      	ldr	r3, [r4, #0]
  403434:	2201      	movs	r2, #1
  403436:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  403438:	6820      	ldr	r0, [r4, #0]
  40343a:	4b07      	ldr	r3, [pc, #28]	; (403458 <f_sync+0xbc>)
  40343c:	4798      	blx	r3
  40343e:	4603      	mov	r3, r0
  403440:	e7cf      	b.n	4033e2 <f_sync+0x46>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
  403442:	2301      	movs	r3, #1
  403444:	e7cd      	b.n	4033e2 <f_sync+0x46>
  403446:	bf00      	nop
  403448:	00401d7d 	.word	0x00401d7d
  40344c:	00401bfd 	.word	0x00401bfd
  403450:	004021a5 	.word	0x004021a5
  403454:	00401cdd 	.word	0x00401cdd
  403458:	00402631 	.word	0x00402631

0040345c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  40345c:	b510      	push	{r4, lr}
  40345e:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  403460:	4b03      	ldr	r3, [pc, #12]	; (403470 <f_close+0x14>)
  403462:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  403464:	4603      	mov	r3, r0
  403466:	b908      	cbnz	r0, 40346c <f_close+0x10>
  403468:	2200      	movs	r2, #0
  40346a:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  40346c:	4618      	mov	r0, r3
  40346e:	bd10      	pop	{r4, pc}
  403470:	0040339d 	.word	0x0040339d

00403474 <f_putc>:
/*-----------------------------------------------------------------------*/
int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fil	/* Pointer to the file object */
)
{
  403474:	b510      	push	{r4, lr}
  403476:	b082      	sub	sp, #8
  403478:	460c      	mov	r4, r1
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
  40347a:	f88d 0000 	strb.w	r0, [sp]
	btw = 1;
#endif
	f_write(fil, s, btw, &bw);		/* Write the char to the file */
  40347e:	ab01      	add	r3, sp, #4
  403480:	2201      	movs	r2, #1
  403482:	4669      	mov	r1, sp
  403484:	4620      	mov	r0, r4
  403486:	4c05      	ldr	r4, [pc, #20]	; (40349c <f_putc+0x28>)
  403488:	47a0      	blx	r4
	return (bw == btw) ? 1 : EOF;	/* Return the result */
  40348a:	9b01      	ldr	r3, [sp, #4]
  40348c:	2b01      	cmp	r3, #1
}
  40348e:	bf0c      	ite	eq
  403490:	2001      	moveq	r0, #1
  403492:	f04f 30ff 	movne.w	r0, #4294967295
  403496:	b002      	add	sp, #8
  403498:	bd10      	pop	{r4, pc}
  40349a:	bf00      	nop
  40349c:	00403195 	.word	0x00403195

004034a0 <f_puts>:
/*-----------------------------------------------------------------------*/
int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fil			/* Pointer to the file object */
)
{
  4034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;


	for (n = 0; *str; str++, n++) {
  4034a2:	7803      	ldrb	r3, [r0, #0]
  4034a4:	b17b      	cbz	r3, 4034c6 <f_puts+0x26>
  4034a6:	460e      	mov	r6, r1
  4034a8:	4605      	mov	r5, r0
  4034aa:	1c44      	adds	r4, r0, #1
		if (f_putc(*str, fil) == EOF) return EOF;
  4034ac:	4f07      	ldr	r7, [pc, #28]	; (4034cc <f_puts+0x2c>)
  4034ae:	4631      	mov	r1, r6
  4034b0:	4618      	mov	r0, r3
  4034b2:	47b8      	blx	r7
  4034b4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4034b8:	d006      	beq.n	4034c8 <f_puts+0x28>
  4034ba:	1b60      	subs	r0, r4, r5
	for (n = 0; *str; str++, n++) {
  4034bc:	f814 3b01 	ldrb.w	r3, [r4], #1
  4034c0:	2b00      	cmp	r3, #0
  4034c2:	d1f4      	bne.n	4034ae <f_puts+0xe>
  4034c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4034c6:	2000      	movs	r0, #0
	}
	return n;
}
  4034c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4034ca:	bf00      	nop
  4034cc:	00403475 	.word	0x00403475

004034d0 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  4034d0:	287f      	cmp	r0, #127	; 0x7f
  4034d2:	d919      	bls.n	403508 <ff_convert+0x38>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  4034d4:	b971      	cbnz	r1, 4034f4 <ff_convert+0x24>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  4034d6:	28c7      	cmp	r0, #199	; 0xc7
  4034d8:	d013      	beq.n	403502 <ff_convert+0x32>
  4034da:	4a0c      	ldr	r2, [pc, #48]	; (40350c <ff_convert+0x3c>)
			for (c = 0; c < 0x80; c++) {
  4034dc:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  4034de:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  4034e2:	4281      	cmp	r1, r0
  4034e4:	d003      	beq.n	4034ee <ff_convert+0x1e>
			for (c = 0; c < 0x80; c++) {
  4034e6:	3301      	adds	r3, #1
  4034e8:	b29b      	uxth	r3, r3
  4034ea:	2b80      	cmp	r3, #128	; 0x80
  4034ec:	d1f7      	bne.n	4034de <ff_convert+0xe>
			}
			c = (c + 0x80) & 0xFF;
  4034ee:	3380      	adds	r3, #128	; 0x80
  4034f0:	b2d8      	uxtb	r0, r3
  4034f2:	4770      	bx	lr
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4034f4:	28ff      	cmp	r0, #255	; 0xff
  4034f6:	d806      	bhi.n	403506 <ff_convert+0x36>
  4034f8:	3880      	subs	r0, #128	; 0x80
  4034fa:	4b04      	ldr	r3, [pc, #16]	; (40350c <ff_convert+0x3c>)
  4034fc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
  403500:	4770      	bx	lr
				if (src == Tbl[c]) break;
  403502:	2300      	movs	r3, #0
  403504:	e7f3      	b.n	4034ee <ff_convert+0x1e>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  403506:	2000      	movs	r0, #0
		}
	}

	return c;
}
  403508:	4770      	bx	lr
  40350a:	bf00      	nop
  40350c:	004083c8 	.word	0x004083c8

00403510 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403510:	2861      	cmp	r0, #97	; 0x61
  403512:	d010      	beq.n	403536 <ff_wtoupper+0x26>
  403514:	4909      	ldr	r1, [pc, #36]	; (40353c <ff_wtoupper+0x2c>)
  403516:	2201      	movs	r2, #1
  403518:	2362      	movs	r3, #98	; 0x62
  40351a:	4298      	cmp	r0, r3
  40351c:	d005      	beq.n	40352a <ff_wtoupper+0x1a>
  40351e:	3201      	adds	r2, #1
  403520:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  403524:	2b00      	cmp	r3, #0
  403526:	d1f8      	bne.n	40351a <ff_wtoupper+0xa>
  403528:	e003      	b.n	403532 <ff_wtoupper+0x22>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  40352a:	b118      	cbz	r0, 403534 <ff_wtoupper+0x24>
  40352c:	4b04      	ldr	r3, [pc, #16]	; (403540 <ff_wtoupper+0x30>)
  40352e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
}
  403532:	4770      	bx	lr
  403534:	4770      	bx	lr
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403536:	2200      	movs	r2, #0
  403538:	e7f8      	b.n	40352c <ff_wtoupper+0x1c>
  40353a:	bf00      	nop
  40353c:	004084ca 	.word	0x004084ca
  403540:	004086a8 	.word	0x004086a8

00403544 <main>:
/* Function definitions ----------------------------------------------- */
/**
 * @brief Entry
 */
int main(void)
{
  403544:	b508      	push	{r3, lr}
  sys_init();
  403546:	4b02      	ldr	r3, [pc, #8]	; (403550 <main+0xc>)
  403548:	4798      	blx	r3

  while (1)
  {
    sys_run();
  40354a:	4c02      	ldr	r4, [pc, #8]	; (403554 <main+0x10>)
  40354c:	47a0      	blx	r4
  40354e:	e7fd      	b.n	40354c <main+0x8>
  403550:	00400205 	.word	0x00400205
  403554:	00400165 	.word	0x00400165

00403558 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  403558:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40355a:	480e      	ldr	r0, [pc, #56]	; (403594 <sysclk_init+0x3c>)
  40355c:	4b0e      	ldr	r3, [pc, #56]	; (403598 <sysclk_init+0x40>)
  40355e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  403560:	213e      	movs	r1, #62	; 0x3e
  403562:	2000      	movs	r0, #0
  403564:	4b0d      	ldr	r3, [pc, #52]	; (40359c <sysclk_init+0x44>)
  403566:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  403568:	4c0d      	ldr	r4, [pc, #52]	; (4035a0 <sysclk_init+0x48>)
  40356a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40356c:	2800      	cmp	r0, #0
  40356e:	d0fc      	beq.n	40356a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  403570:	4b0c      	ldr	r3, [pc, #48]	; (4035a4 <sysclk_init+0x4c>)
  403572:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  403574:	4a0c      	ldr	r2, [pc, #48]	; (4035a8 <sysclk_init+0x50>)
  403576:	4b0d      	ldr	r3, [pc, #52]	; (4035ac <sysclk_init+0x54>)
  403578:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  40357a:	4c0d      	ldr	r4, [pc, #52]	; (4035b0 <sysclk_init+0x58>)
  40357c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40357e:	2800      	cmp	r0, #0
  403580:	d0fc      	beq.n	40357c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  403582:	2010      	movs	r0, #16
  403584:	4b0b      	ldr	r3, [pc, #44]	; (4035b4 <sysclk_init+0x5c>)
  403586:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  403588:	4b0b      	ldr	r3, [pc, #44]	; (4035b8 <sysclk_init+0x60>)
  40358a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40358c:	480b      	ldr	r0, [pc, #44]	; (4035bc <sysclk_init+0x64>)
  40358e:	4b02      	ldr	r3, [pc, #8]	; (403598 <sysclk_init+0x40>)
  403590:	4798      	blx	r3
  403592:	bd10      	pop	{r4, pc}
  403594:	07270e00 	.word	0x07270e00
  403598:	00401a85 	.word	0x00401a85
  40359c:	00403801 	.word	0x00403801
  4035a0:	00403855 	.word	0x00403855
  4035a4:	00403865 	.word	0x00403865
  4035a8:	200f3f01 	.word	0x200f3f01
  4035ac:	400e0400 	.word	0x400e0400
  4035b0:	00403875 	.word	0x00403875
  4035b4:	0040379d 	.word	0x0040379d
  4035b8:	00401979 	.word	0x00401979
  4035bc:	05b8d800 	.word	0x05b8d800

004035c0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4035c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4035c4:	4681      	mov	r9, r0
  4035c6:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4035c8:	4b12      	ldr	r3, [pc, #72]	; (403614 <pio_handler_process+0x54>)
  4035ca:	4798      	blx	r3
  4035cc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4035ce:	4648      	mov	r0, r9
  4035d0:	4b11      	ldr	r3, [pc, #68]	; (403618 <pio_handler_process+0x58>)
  4035d2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4035d4:	4005      	ands	r5, r0
  4035d6:	d013      	beq.n	403600 <pio_handler_process+0x40>
  4035d8:	4c10      	ldr	r4, [pc, #64]	; (40361c <pio_handler_process+0x5c>)
  4035da:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4035de:	e003      	b.n	4035e8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4035e0:	42b4      	cmp	r4, r6
  4035e2:	d00d      	beq.n	403600 <pio_handler_process+0x40>
  4035e4:	3410      	adds	r4, #16
		while (status != 0) {
  4035e6:	b15d      	cbz	r5, 403600 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4035e8:	6820      	ldr	r0, [r4, #0]
  4035ea:	42b8      	cmp	r0, r7
  4035ec:	d1f8      	bne.n	4035e0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4035ee:	6861      	ldr	r1, [r4, #4]
  4035f0:	4229      	tst	r1, r5
  4035f2:	d0f5      	beq.n	4035e0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4035f4:	68e3      	ldr	r3, [r4, #12]
  4035f6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4035f8:	6863      	ldr	r3, [r4, #4]
  4035fa:	ea25 0503 	bic.w	r5, r5, r3
  4035fe:	e7ef      	b.n	4035e0 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  403600:	4b07      	ldr	r3, [pc, #28]	; (403620 <pio_handler_process+0x60>)
  403602:	681b      	ldr	r3, [r3, #0]
  403604:	b123      	cbz	r3, 403610 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  403606:	4b07      	ldr	r3, [pc, #28]	; (403624 <pio_handler_process+0x64>)
  403608:	681b      	ldr	r3, [r3, #0]
  40360a:	b10b      	cbz	r3, 403610 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40360c:	4648      	mov	r0, r9
  40360e:	4798      	blx	r3
  403610:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403614:	00403779 	.word	0x00403779
  403618:	0040377d 	.word	0x0040377d
  40361c:	20000a18 	.word	0x20000a18
  403620:	20000ac0 	.word	0x20000ac0
  403624:	20000a88 	.word	0x20000a88

00403628 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403628:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40362a:	2109      	movs	r1, #9
  40362c:	4801      	ldr	r0, [pc, #4]	; (403634 <PIOA_Handler+0xc>)
  40362e:	4b02      	ldr	r3, [pc, #8]	; (403638 <PIOA_Handler+0x10>)
  403630:	4798      	blx	r3
  403632:	bd08      	pop	{r3, pc}
  403634:	400e0e00 	.word	0x400e0e00
  403638:	004035c1 	.word	0x004035c1

0040363c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40363c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40363e:	210a      	movs	r1, #10
  403640:	4801      	ldr	r0, [pc, #4]	; (403648 <PIOB_Handler+0xc>)
  403642:	4b02      	ldr	r3, [pc, #8]	; (40364c <PIOB_Handler+0x10>)
  403644:	4798      	blx	r3
  403646:	bd08      	pop	{r3, pc}
  403648:	400e1000 	.word	0x400e1000
  40364c:	004035c1 	.word	0x004035c1

00403650 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403650:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  403652:	210b      	movs	r1, #11
  403654:	4801      	ldr	r0, [pc, #4]	; (40365c <PIOC_Handler+0xc>)
  403656:	4b02      	ldr	r3, [pc, #8]	; (403660 <PIOC_Handler+0x10>)
  403658:	4798      	blx	r3
  40365a:	bd08      	pop	{r3, pc}
  40365c:	400e1200 	.word	0x400e1200
  403660:	004035c1 	.word	0x004035c1

00403664 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  403664:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  403666:	210c      	movs	r1, #12
  403668:	4801      	ldr	r0, [pc, #4]	; (403670 <PIOD_Handler+0xc>)
  40366a:	4b02      	ldr	r3, [pc, #8]	; (403674 <PIOD_Handler+0x10>)
  40366c:	4798      	blx	r3
  40366e:	bd08      	pop	{r3, pc}
  403670:	400e1400 	.word	0x400e1400
  403674:	004035c1 	.word	0x004035c1

00403678 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  403678:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40367a:	210d      	movs	r1, #13
  40367c:	4801      	ldr	r0, [pc, #4]	; (403684 <PIOE_Handler+0xc>)
  40367e:	4b02      	ldr	r3, [pc, #8]	; (403688 <PIOE_Handler+0x10>)
  403680:	4798      	blx	r3
  403682:	bd08      	pop	{r3, pc}
  403684:	400e1600 	.word	0x400e1600
  403688:	004035c1 	.word	0x004035c1

0040368c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40368c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40368e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  403692:	d03a      	beq.n	40370a <pio_set_peripheral+0x7e>
  403694:	d813      	bhi.n	4036be <pio_set_peripheral+0x32>
  403696:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40369a:	d025      	beq.n	4036e8 <pio_set_peripheral+0x5c>
  40369c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4036a0:	d10a      	bne.n	4036b8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4036a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4036a4:	4313      	orrs	r3, r2
  4036a6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4036a8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4036aa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4036ac:	400b      	ands	r3, r1
  4036ae:	ea23 0302 	bic.w	r3, r3, r2
  4036b2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4036b4:	6042      	str	r2, [r0, #4]
  4036b6:	4770      	bx	lr
	switch (ul_type) {
  4036b8:	2900      	cmp	r1, #0
  4036ba:	d1fb      	bne.n	4036b4 <pio_set_peripheral+0x28>
  4036bc:	4770      	bx	lr
  4036be:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4036c2:	d021      	beq.n	403708 <pio_set_peripheral+0x7c>
  4036c4:	d809      	bhi.n	4036da <pio_set_peripheral+0x4e>
  4036c6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4036ca:	d1f3      	bne.n	4036b4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4036cc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4036ce:	4313      	orrs	r3, r2
  4036d0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4036d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4036d4:	4313      	orrs	r3, r2
  4036d6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4036d8:	e7ec      	b.n	4036b4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4036da:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4036de:	d013      	beq.n	403708 <pio_set_peripheral+0x7c>
  4036e0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4036e4:	d010      	beq.n	403708 <pio_set_peripheral+0x7c>
  4036e6:	e7e5      	b.n	4036b4 <pio_set_peripheral+0x28>
{
  4036e8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4036ea:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4036ec:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4036ee:	43d3      	mvns	r3, r2
  4036f0:	4021      	ands	r1, r4
  4036f2:	461c      	mov	r4, r3
  4036f4:	4019      	ands	r1, r3
  4036f6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4036f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4036fa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4036fc:	400b      	ands	r3, r1
  4036fe:	4023      	ands	r3, r4
  403700:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  403702:	6042      	str	r2, [r0, #4]
}
  403704:	f85d 4b04 	ldr.w	r4, [sp], #4
  403708:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40370a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40370c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40370e:	400b      	ands	r3, r1
  403710:	ea23 0302 	bic.w	r3, r3, r2
  403714:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  403716:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403718:	4313      	orrs	r3, r2
  40371a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40371c:	e7ca      	b.n	4036b4 <pio_set_peripheral+0x28>

0040371e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40371e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  403720:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  403724:	bf14      	ite	ne
  403726:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  403728:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40372a:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  40372e:	bf14      	ite	ne
  403730:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  403732:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  403734:	f012 0f02 	tst.w	r2, #2
  403738:	d107      	bne.n	40374a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40373a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40373e:	bf18      	it	ne
  403740:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  403744:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  403746:	6001      	str	r1, [r0, #0]
  403748:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  40374a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40374e:	e7f9      	b.n	403744 <pio_set_input+0x26>

00403750 <pio_set_output>:
{
  403750:	b410      	push	{r4}
  403752:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  403754:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  403756:	b94c      	cbnz	r4, 40376c <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  403758:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40375a:	b14b      	cbz	r3, 403770 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40375c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40375e:	b94a      	cbnz	r2, 403774 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  403760:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  403762:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  403764:	6001      	str	r1, [r0, #0]
}
  403766:	f85d 4b04 	ldr.w	r4, [sp], #4
  40376a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40376c:	6641      	str	r1, [r0, #100]	; 0x64
  40376e:	e7f4      	b.n	40375a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  403770:	6541      	str	r1, [r0, #84]	; 0x54
  403772:	e7f4      	b.n	40375e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  403774:	6301      	str	r1, [r0, #48]	; 0x30
  403776:	e7f4      	b.n	403762 <pio_set_output+0x12>

00403778 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  403778:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40377a:	4770      	bx	lr

0040377c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40377c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40377e:	4770      	bx	lr

00403780 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403780:	0943      	lsrs	r3, r0, #5
  403782:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403786:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40378a:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40378c:	f000 001f 	and.w	r0, r0, #31
  403790:	2201      	movs	r2, #1
  403792:	fa02 f000 	lsl.w	r0, r2, r0
  403796:	6358      	str	r0, [r3, #52]	; 0x34
  403798:	4770      	bx	lr
	...

0040379c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40379c:	4a17      	ldr	r2, [pc, #92]	; (4037fc <pmc_switch_mck_to_pllack+0x60>)
  40379e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4037a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4037a4:	4318      	orrs	r0, r3
  4037a6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4037a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4037aa:	f013 0f08 	tst.w	r3, #8
  4037ae:	d10a      	bne.n	4037c6 <pmc_switch_mck_to_pllack+0x2a>
  4037b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4037b4:	4911      	ldr	r1, [pc, #68]	; (4037fc <pmc_switch_mck_to_pllack+0x60>)
  4037b6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4037b8:	f012 0f08 	tst.w	r2, #8
  4037bc:	d103      	bne.n	4037c6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4037be:	3b01      	subs	r3, #1
  4037c0:	d1f9      	bne.n	4037b6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4037c2:	2001      	movs	r0, #1
  4037c4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4037c6:	4a0d      	ldr	r2, [pc, #52]	; (4037fc <pmc_switch_mck_to_pllack+0x60>)
  4037c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4037ca:	f023 0303 	bic.w	r3, r3, #3
  4037ce:	f043 0302 	orr.w	r3, r3, #2
  4037d2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4037d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4037d6:	f013 0f08 	tst.w	r3, #8
  4037da:	d10a      	bne.n	4037f2 <pmc_switch_mck_to_pllack+0x56>
  4037dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4037e0:	4906      	ldr	r1, [pc, #24]	; (4037fc <pmc_switch_mck_to_pllack+0x60>)
  4037e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4037e4:	f012 0f08 	tst.w	r2, #8
  4037e8:	d105      	bne.n	4037f6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4037ea:	3b01      	subs	r3, #1
  4037ec:	d1f9      	bne.n	4037e2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4037ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4037f0:	4770      	bx	lr
	return 0;
  4037f2:	2000      	movs	r0, #0
  4037f4:	4770      	bx	lr
  4037f6:	2000      	movs	r0, #0
  4037f8:	4770      	bx	lr
  4037fa:	bf00      	nop
  4037fc:	400e0400 	.word	0x400e0400

00403800 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403800:	b9c8      	cbnz	r0, 403836 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403802:	4a11      	ldr	r2, [pc, #68]	; (403848 <pmc_switch_mainck_to_xtal+0x48>)
  403804:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  403806:	0209      	lsls	r1, r1, #8
  403808:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40380a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40380e:	f023 0303 	bic.w	r3, r3, #3
  403812:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403816:	f043 0301 	orr.w	r3, r3, #1
  40381a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40381c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40381e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403820:	f013 0f01 	tst.w	r3, #1
  403824:	d0fb      	beq.n	40381e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403826:	4a08      	ldr	r2, [pc, #32]	; (403848 <pmc_switch_mainck_to_xtal+0x48>)
  403828:	6a13      	ldr	r3, [r2, #32]
  40382a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40382e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  403832:	6213      	str	r3, [r2, #32]
  403834:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403836:	4904      	ldr	r1, [pc, #16]	; (403848 <pmc_switch_mainck_to_xtal+0x48>)
  403838:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40383a:	4a04      	ldr	r2, [pc, #16]	; (40384c <pmc_switch_mainck_to_xtal+0x4c>)
  40383c:	401a      	ands	r2, r3
  40383e:	4b04      	ldr	r3, [pc, #16]	; (403850 <pmc_switch_mainck_to_xtal+0x50>)
  403840:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403842:	620b      	str	r3, [r1, #32]
  403844:	4770      	bx	lr
  403846:	bf00      	nop
  403848:	400e0400 	.word	0x400e0400
  40384c:	fec8fffc 	.word	0xfec8fffc
  403850:	01370002 	.word	0x01370002

00403854 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403854:	4b02      	ldr	r3, [pc, #8]	; (403860 <pmc_osc_is_ready_mainck+0xc>)
  403856:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403858:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40385c:	4770      	bx	lr
  40385e:	bf00      	nop
  403860:	400e0400 	.word	0x400e0400

00403864 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403864:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403868:	4b01      	ldr	r3, [pc, #4]	; (403870 <pmc_disable_pllack+0xc>)
  40386a:	629a      	str	r2, [r3, #40]	; 0x28
  40386c:	4770      	bx	lr
  40386e:	bf00      	nop
  403870:	400e0400 	.word	0x400e0400

00403874 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403874:	4b02      	ldr	r3, [pc, #8]	; (403880 <pmc_is_locked_pllack+0xc>)
  403876:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403878:	f000 0002 	and.w	r0, r0, #2
  40387c:	4770      	bx	lr
  40387e:	bf00      	nop
  403880:	400e0400 	.word	0x400e0400

00403884 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  403884:	282f      	cmp	r0, #47	; 0x2f
  403886:	d81e      	bhi.n	4038c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403888:	281f      	cmp	r0, #31
  40388a:	d80c      	bhi.n	4038a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40388c:	4b11      	ldr	r3, [pc, #68]	; (4038d4 <pmc_enable_periph_clk+0x50>)
  40388e:	699a      	ldr	r2, [r3, #24]
  403890:	2301      	movs	r3, #1
  403892:	4083      	lsls	r3, r0
  403894:	4393      	bics	r3, r2
  403896:	d018      	beq.n	4038ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403898:	2301      	movs	r3, #1
  40389a:	fa03 f000 	lsl.w	r0, r3, r0
  40389e:	4b0d      	ldr	r3, [pc, #52]	; (4038d4 <pmc_enable_periph_clk+0x50>)
  4038a0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4038a2:	2000      	movs	r0, #0
  4038a4:	4770      	bx	lr
		ul_id -= 32;
  4038a6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4038a8:	4b0a      	ldr	r3, [pc, #40]	; (4038d4 <pmc_enable_periph_clk+0x50>)
  4038aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4038ae:	2301      	movs	r3, #1
  4038b0:	4083      	lsls	r3, r0
  4038b2:	4393      	bics	r3, r2
  4038b4:	d00b      	beq.n	4038ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4038b6:	2301      	movs	r3, #1
  4038b8:	fa03 f000 	lsl.w	r0, r3, r0
  4038bc:	4b05      	ldr	r3, [pc, #20]	; (4038d4 <pmc_enable_periph_clk+0x50>)
  4038be:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4038c2:	2000      	movs	r0, #0
  4038c4:	4770      	bx	lr
		return 1;
  4038c6:	2001      	movs	r0, #1
  4038c8:	4770      	bx	lr
	return 0;
  4038ca:	2000      	movs	r0, #0
  4038cc:	4770      	bx	lr
  4038ce:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4038d0:	4770      	bx	lr
  4038d2:	bf00      	nop
  4038d4:	400e0400 	.word	0x400e0400

004038d8 <__libc_init_array>:
  4038d8:	b570      	push	{r4, r5, r6, lr}
  4038da:	4e0f      	ldr	r6, [pc, #60]	; (403918 <__libc_init_array+0x40>)
  4038dc:	4d0f      	ldr	r5, [pc, #60]	; (40391c <__libc_init_array+0x44>)
  4038de:	1b76      	subs	r6, r6, r5
  4038e0:	10b6      	asrs	r6, r6, #2
  4038e2:	bf18      	it	ne
  4038e4:	2400      	movne	r4, #0
  4038e6:	d005      	beq.n	4038f4 <__libc_init_array+0x1c>
  4038e8:	3401      	adds	r4, #1
  4038ea:	f855 3b04 	ldr.w	r3, [r5], #4
  4038ee:	4798      	blx	r3
  4038f0:	42a6      	cmp	r6, r4
  4038f2:	d1f9      	bne.n	4038e8 <__libc_init_array+0x10>
  4038f4:	4e0a      	ldr	r6, [pc, #40]	; (403920 <__libc_init_array+0x48>)
  4038f6:	4d0b      	ldr	r5, [pc, #44]	; (403924 <__libc_init_array+0x4c>)
  4038f8:	1b76      	subs	r6, r6, r5
  4038fa:	f005 f909 	bl	408b10 <_init>
  4038fe:	10b6      	asrs	r6, r6, #2
  403900:	bf18      	it	ne
  403902:	2400      	movne	r4, #0
  403904:	d006      	beq.n	403914 <__libc_init_array+0x3c>
  403906:	3401      	adds	r4, #1
  403908:	f855 3b04 	ldr.w	r3, [r5], #4
  40390c:	4798      	blx	r3
  40390e:	42a6      	cmp	r6, r4
  403910:	d1f9      	bne.n	403906 <__libc_init_array+0x2e>
  403912:	bd70      	pop	{r4, r5, r6, pc}
  403914:	bd70      	pop	{r4, r5, r6, pc}
  403916:	bf00      	nop
  403918:	00408b1c 	.word	0x00408b1c
  40391c:	00408b1c 	.word	0x00408b1c
  403920:	00408b24 	.word	0x00408b24
  403924:	00408b1c 	.word	0x00408b1c

00403928 <memset>:
  403928:	b470      	push	{r4, r5, r6}
  40392a:	0786      	lsls	r6, r0, #30
  40392c:	d046      	beq.n	4039bc <memset+0x94>
  40392e:	1e54      	subs	r4, r2, #1
  403930:	2a00      	cmp	r2, #0
  403932:	d041      	beq.n	4039b8 <memset+0x90>
  403934:	b2ca      	uxtb	r2, r1
  403936:	4603      	mov	r3, r0
  403938:	e002      	b.n	403940 <memset+0x18>
  40393a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40393e:	d33b      	bcc.n	4039b8 <memset+0x90>
  403940:	f803 2b01 	strb.w	r2, [r3], #1
  403944:	079d      	lsls	r5, r3, #30
  403946:	d1f8      	bne.n	40393a <memset+0x12>
  403948:	2c03      	cmp	r4, #3
  40394a:	d92e      	bls.n	4039aa <memset+0x82>
  40394c:	b2cd      	uxtb	r5, r1
  40394e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403952:	2c0f      	cmp	r4, #15
  403954:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403958:	d919      	bls.n	40398e <memset+0x66>
  40395a:	f103 0210 	add.w	r2, r3, #16
  40395e:	4626      	mov	r6, r4
  403960:	3e10      	subs	r6, #16
  403962:	2e0f      	cmp	r6, #15
  403964:	f842 5c10 	str.w	r5, [r2, #-16]
  403968:	f842 5c0c 	str.w	r5, [r2, #-12]
  40396c:	f842 5c08 	str.w	r5, [r2, #-8]
  403970:	f842 5c04 	str.w	r5, [r2, #-4]
  403974:	f102 0210 	add.w	r2, r2, #16
  403978:	d8f2      	bhi.n	403960 <memset+0x38>
  40397a:	f1a4 0210 	sub.w	r2, r4, #16
  40397e:	f022 020f 	bic.w	r2, r2, #15
  403982:	f004 040f 	and.w	r4, r4, #15
  403986:	3210      	adds	r2, #16
  403988:	2c03      	cmp	r4, #3
  40398a:	4413      	add	r3, r2
  40398c:	d90d      	bls.n	4039aa <memset+0x82>
  40398e:	461e      	mov	r6, r3
  403990:	4622      	mov	r2, r4
  403992:	3a04      	subs	r2, #4
  403994:	2a03      	cmp	r2, #3
  403996:	f846 5b04 	str.w	r5, [r6], #4
  40399a:	d8fa      	bhi.n	403992 <memset+0x6a>
  40399c:	1f22      	subs	r2, r4, #4
  40399e:	f022 0203 	bic.w	r2, r2, #3
  4039a2:	3204      	adds	r2, #4
  4039a4:	4413      	add	r3, r2
  4039a6:	f004 0403 	and.w	r4, r4, #3
  4039aa:	b12c      	cbz	r4, 4039b8 <memset+0x90>
  4039ac:	b2c9      	uxtb	r1, r1
  4039ae:	441c      	add	r4, r3
  4039b0:	f803 1b01 	strb.w	r1, [r3], #1
  4039b4:	429c      	cmp	r4, r3
  4039b6:	d1fb      	bne.n	4039b0 <memset+0x88>
  4039b8:	bc70      	pop	{r4, r5, r6}
  4039ba:	4770      	bx	lr
  4039bc:	4614      	mov	r4, r2
  4039be:	4603      	mov	r3, r0
  4039c0:	e7c2      	b.n	403948 <memset+0x20>
  4039c2:	bf00      	nop

004039c4 <sprintf>:
  4039c4:	b40e      	push	{r1, r2, r3}
  4039c6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039c8:	b09c      	sub	sp, #112	; 0x70
  4039ca:	ab21      	add	r3, sp, #132	; 0x84
  4039cc:	490f      	ldr	r1, [pc, #60]	; (403a0c <sprintf+0x48>)
  4039ce:	f853 2b04 	ldr.w	r2, [r3], #4
  4039d2:	9301      	str	r3, [sp, #4]
  4039d4:	4605      	mov	r5, r0
  4039d6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4039da:	6808      	ldr	r0, [r1, #0]
  4039dc:	9502      	str	r5, [sp, #8]
  4039de:	f44f 7702 	mov.w	r7, #520	; 0x208
  4039e2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4039e6:	a902      	add	r1, sp, #8
  4039e8:	9506      	str	r5, [sp, #24]
  4039ea:	f8ad 7014 	strh.w	r7, [sp, #20]
  4039ee:	9404      	str	r4, [sp, #16]
  4039f0:	9407      	str	r4, [sp, #28]
  4039f2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4039f6:	f000 f80b 	bl	403a10 <_svfprintf_r>
  4039fa:	9b02      	ldr	r3, [sp, #8]
  4039fc:	2200      	movs	r2, #0
  4039fe:	701a      	strb	r2, [r3, #0]
  403a00:	b01c      	add	sp, #112	; 0x70
  403a02:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403a06:	b003      	add	sp, #12
  403a08:	4770      	bx	lr
  403a0a:	bf00      	nop
  403a0c:	20000008 	.word	0x20000008

00403a10 <_svfprintf_r>:
  403a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a14:	b0c3      	sub	sp, #268	; 0x10c
  403a16:	460c      	mov	r4, r1
  403a18:	910b      	str	r1, [sp, #44]	; 0x2c
  403a1a:	4692      	mov	sl, r2
  403a1c:	930f      	str	r3, [sp, #60]	; 0x3c
  403a1e:	900c      	str	r0, [sp, #48]	; 0x30
  403a20:	f002 fa0e 	bl	405e40 <_localeconv_r>
  403a24:	6803      	ldr	r3, [r0, #0]
  403a26:	931a      	str	r3, [sp, #104]	; 0x68
  403a28:	4618      	mov	r0, r3
  403a2a:	f003 f8e9 	bl	406c00 <strlen>
  403a2e:	89a3      	ldrh	r3, [r4, #12]
  403a30:	9019      	str	r0, [sp, #100]	; 0x64
  403a32:	0619      	lsls	r1, r3, #24
  403a34:	d503      	bpl.n	403a3e <_svfprintf_r+0x2e>
  403a36:	6923      	ldr	r3, [r4, #16]
  403a38:	2b00      	cmp	r3, #0
  403a3a:	f001 8003 	beq.w	404a44 <_svfprintf_r+0x1034>
  403a3e:	2300      	movs	r3, #0
  403a40:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403a44:	9313      	str	r3, [sp, #76]	; 0x4c
  403a46:	9315      	str	r3, [sp, #84]	; 0x54
  403a48:	9314      	str	r3, [sp, #80]	; 0x50
  403a4a:	9327      	str	r3, [sp, #156]	; 0x9c
  403a4c:	9326      	str	r3, [sp, #152]	; 0x98
  403a4e:	9318      	str	r3, [sp, #96]	; 0x60
  403a50:	931b      	str	r3, [sp, #108]	; 0x6c
  403a52:	9309      	str	r3, [sp, #36]	; 0x24
  403a54:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403a58:	46c8      	mov	r8, r9
  403a5a:	9316      	str	r3, [sp, #88]	; 0x58
  403a5c:	9317      	str	r3, [sp, #92]	; 0x5c
  403a5e:	f89a 3000 	ldrb.w	r3, [sl]
  403a62:	4654      	mov	r4, sl
  403a64:	b1e3      	cbz	r3, 403aa0 <_svfprintf_r+0x90>
  403a66:	2b25      	cmp	r3, #37	; 0x25
  403a68:	d102      	bne.n	403a70 <_svfprintf_r+0x60>
  403a6a:	e019      	b.n	403aa0 <_svfprintf_r+0x90>
  403a6c:	2b25      	cmp	r3, #37	; 0x25
  403a6e:	d003      	beq.n	403a78 <_svfprintf_r+0x68>
  403a70:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403a74:	2b00      	cmp	r3, #0
  403a76:	d1f9      	bne.n	403a6c <_svfprintf_r+0x5c>
  403a78:	eba4 050a 	sub.w	r5, r4, sl
  403a7c:	b185      	cbz	r5, 403aa0 <_svfprintf_r+0x90>
  403a7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a82:	f8c8 a000 	str.w	sl, [r8]
  403a86:	3301      	adds	r3, #1
  403a88:	442a      	add	r2, r5
  403a8a:	2b07      	cmp	r3, #7
  403a8c:	f8c8 5004 	str.w	r5, [r8, #4]
  403a90:	9227      	str	r2, [sp, #156]	; 0x9c
  403a92:	9326      	str	r3, [sp, #152]	; 0x98
  403a94:	dc7f      	bgt.n	403b96 <_svfprintf_r+0x186>
  403a96:	f108 0808 	add.w	r8, r8, #8
  403a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a9c:	442b      	add	r3, r5
  403a9e:	9309      	str	r3, [sp, #36]	; 0x24
  403aa0:	7823      	ldrb	r3, [r4, #0]
  403aa2:	2b00      	cmp	r3, #0
  403aa4:	d07f      	beq.n	403ba6 <_svfprintf_r+0x196>
  403aa6:	2300      	movs	r3, #0
  403aa8:	461a      	mov	r2, r3
  403aaa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403aae:	4619      	mov	r1, r3
  403ab0:	930d      	str	r3, [sp, #52]	; 0x34
  403ab2:	469b      	mov	fp, r3
  403ab4:	f04f 30ff 	mov.w	r0, #4294967295
  403ab8:	7863      	ldrb	r3, [r4, #1]
  403aba:	900a      	str	r0, [sp, #40]	; 0x28
  403abc:	f104 0a01 	add.w	sl, r4, #1
  403ac0:	f10a 0a01 	add.w	sl, sl, #1
  403ac4:	f1a3 0020 	sub.w	r0, r3, #32
  403ac8:	2858      	cmp	r0, #88	; 0x58
  403aca:	f200 83c1 	bhi.w	404250 <_svfprintf_r+0x840>
  403ace:	e8df f010 	tbh	[pc, r0, lsl #1]
  403ad2:	0238      	.short	0x0238
  403ad4:	03bf03bf 	.word	0x03bf03bf
  403ad8:	03bf0240 	.word	0x03bf0240
  403adc:	03bf03bf 	.word	0x03bf03bf
  403ae0:	03bf03bf 	.word	0x03bf03bf
  403ae4:	024503bf 	.word	0x024503bf
  403ae8:	03bf0203 	.word	0x03bf0203
  403aec:	026b005d 	.word	0x026b005d
  403af0:	028603bf 	.word	0x028603bf
  403af4:	039d039d 	.word	0x039d039d
  403af8:	039d039d 	.word	0x039d039d
  403afc:	039d039d 	.word	0x039d039d
  403b00:	039d039d 	.word	0x039d039d
  403b04:	03bf039d 	.word	0x03bf039d
  403b08:	03bf03bf 	.word	0x03bf03bf
  403b0c:	03bf03bf 	.word	0x03bf03bf
  403b10:	03bf03bf 	.word	0x03bf03bf
  403b14:	03bf03bf 	.word	0x03bf03bf
  403b18:	033703bf 	.word	0x033703bf
  403b1c:	03bf0357 	.word	0x03bf0357
  403b20:	03bf0357 	.word	0x03bf0357
  403b24:	03bf03bf 	.word	0x03bf03bf
  403b28:	039803bf 	.word	0x039803bf
  403b2c:	03bf03bf 	.word	0x03bf03bf
  403b30:	03bf03ad 	.word	0x03bf03ad
  403b34:	03bf03bf 	.word	0x03bf03bf
  403b38:	03bf03bf 	.word	0x03bf03bf
  403b3c:	03bf0259 	.word	0x03bf0259
  403b40:	031e03bf 	.word	0x031e03bf
  403b44:	03bf03bf 	.word	0x03bf03bf
  403b48:	03bf03bf 	.word	0x03bf03bf
  403b4c:	03bf03bf 	.word	0x03bf03bf
  403b50:	03bf03bf 	.word	0x03bf03bf
  403b54:	03bf03bf 	.word	0x03bf03bf
  403b58:	02db02c6 	.word	0x02db02c6
  403b5c:	03570357 	.word	0x03570357
  403b60:	028b0357 	.word	0x028b0357
  403b64:	03bf02db 	.word	0x03bf02db
  403b68:	029003bf 	.word	0x029003bf
  403b6c:	029d03bf 	.word	0x029d03bf
  403b70:	02b401cc 	.word	0x02b401cc
  403b74:	03bf0208 	.word	0x03bf0208
  403b78:	03bf01e1 	.word	0x03bf01e1
  403b7c:	03bf007e 	.word	0x03bf007e
  403b80:	020d03bf 	.word	0x020d03bf
  403b84:	980d      	ldr	r0, [sp, #52]	; 0x34
  403b86:	930f      	str	r3, [sp, #60]	; 0x3c
  403b88:	4240      	negs	r0, r0
  403b8a:	900d      	str	r0, [sp, #52]	; 0x34
  403b8c:	f04b 0b04 	orr.w	fp, fp, #4
  403b90:	f89a 3000 	ldrb.w	r3, [sl]
  403b94:	e794      	b.n	403ac0 <_svfprintf_r+0xb0>
  403b96:	aa25      	add	r2, sp, #148	; 0x94
  403b98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b9c:	f003 f89e 	bl	406cdc <__ssprint_r>
  403ba0:	b940      	cbnz	r0, 403bb4 <_svfprintf_r+0x1a4>
  403ba2:	46c8      	mov	r8, r9
  403ba4:	e779      	b.n	403a9a <_svfprintf_r+0x8a>
  403ba6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ba8:	b123      	cbz	r3, 403bb4 <_svfprintf_r+0x1a4>
  403baa:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bae:	aa25      	add	r2, sp, #148	; 0x94
  403bb0:	f003 f894 	bl	406cdc <__ssprint_r>
  403bb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bb6:	899b      	ldrh	r3, [r3, #12]
  403bb8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bbe:	bf18      	it	ne
  403bc0:	f04f 33ff 	movne.w	r3, #4294967295
  403bc4:	9309      	str	r3, [sp, #36]	; 0x24
  403bc6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403bc8:	b043      	add	sp, #268	; 0x10c
  403bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bce:	f01b 0f20 	tst.w	fp, #32
  403bd2:	9311      	str	r3, [sp, #68]	; 0x44
  403bd4:	f040 81dd 	bne.w	403f92 <_svfprintf_r+0x582>
  403bd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bda:	f01b 0f10 	tst.w	fp, #16
  403bde:	4613      	mov	r3, r2
  403be0:	f040 856e 	bne.w	4046c0 <_svfprintf_r+0xcb0>
  403be4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403be8:	f000 856a 	beq.w	4046c0 <_svfprintf_r+0xcb0>
  403bec:	8814      	ldrh	r4, [r2, #0]
  403bee:	3204      	adds	r2, #4
  403bf0:	2500      	movs	r5, #0
  403bf2:	2301      	movs	r3, #1
  403bf4:	920f      	str	r2, [sp, #60]	; 0x3c
  403bf6:	2700      	movs	r7, #0
  403bf8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403bfc:	990a      	ldr	r1, [sp, #40]	; 0x28
  403bfe:	1c4a      	adds	r2, r1, #1
  403c00:	f000 8265 	beq.w	4040ce <_svfprintf_r+0x6be>
  403c04:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403c08:	9207      	str	r2, [sp, #28]
  403c0a:	ea54 0205 	orrs.w	r2, r4, r5
  403c0e:	f040 8264 	bne.w	4040da <_svfprintf_r+0x6ca>
  403c12:	2900      	cmp	r1, #0
  403c14:	f040 843c 	bne.w	404490 <_svfprintf_r+0xa80>
  403c18:	2b00      	cmp	r3, #0
  403c1a:	f040 84d7 	bne.w	4045cc <_svfprintf_r+0xbbc>
  403c1e:	f01b 0301 	ands.w	r3, fp, #1
  403c22:	930e      	str	r3, [sp, #56]	; 0x38
  403c24:	f000 8604 	beq.w	404830 <_svfprintf_r+0xe20>
  403c28:	ae42      	add	r6, sp, #264	; 0x108
  403c2a:	2330      	movs	r3, #48	; 0x30
  403c2c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c34:	4293      	cmp	r3, r2
  403c36:	bfb8      	it	lt
  403c38:	4613      	movlt	r3, r2
  403c3a:	9308      	str	r3, [sp, #32]
  403c3c:	2300      	movs	r3, #0
  403c3e:	9312      	str	r3, [sp, #72]	; 0x48
  403c40:	b117      	cbz	r7, 403c48 <_svfprintf_r+0x238>
  403c42:	9b08      	ldr	r3, [sp, #32]
  403c44:	3301      	adds	r3, #1
  403c46:	9308      	str	r3, [sp, #32]
  403c48:	9b07      	ldr	r3, [sp, #28]
  403c4a:	f013 0302 	ands.w	r3, r3, #2
  403c4e:	9310      	str	r3, [sp, #64]	; 0x40
  403c50:	d002      	beq.n	403c58 <_svfprintf_r+0x248>
  403c52:	9b08      	ldr	r3, [sp, #32]
  403c54:	3302      	adds	r3, #2
  403c56:	9308      	str	r3, [sp, #32]
  403c58:	9b07      	ldr	r3, [sp, #28]
  403c5a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403c5e:	f040 830e 	bne.w	40427e <_svfprintf_r+0x86e>
  403c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c64:	9a08      	ldr	r2, [sp, #32]
  403c66:	eba3 0b02 	sub.w	fp, r3, r2
  403c6a:	f1bb 0f00 	cmp.w	fp, #0
  403c6e:	f340 8306 	ble.w	40427e <_svfprintf_r+0x86e>
  403c72:	f1bb 0f10 	cmp.w	fp, #16
  403c76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c78:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403c7a:	dd29      	ble.n	403cd0 <_svfprintf_r+0x2c0>
  403c7c:	4643      	mov	r3, r8
  403c7e:	4621      	mov	r1, r4
  403c80:	46a8      	mov	r8, r5
  403c82:	2710      	movs	r7, #16
  403c84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c86:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403c88:	e006      	b.n	403c98 <_svfprintf_r+0x288>
  403c8a:	f1ab 0b10 	sub.w	fp, fp, #16
  403c8e:	f1bb 0f10 	cmp.w	fp, #16
  403c92:	f103 0308 	add.w	r3, r3, #8
  403c96:	dd18      	ble.n	403cca <_svfprintf_r+0x2ba>
  403c98:	3201      	adds	r2, #1
  403c9a:	48b7      	ldr	r0, [pc, #732]	; (403f78 <_svfprintf_r+0x568>)
  403c9c:	9226      	str	r2, [sp, #152]	; 0x98
  403c9e:	3110      	adds	r1, #16
  403ca0:	2a07      	cmp	r2, #7
  403ca2:	9127      	str	r1, [sp, #156]	; 0x9c
  403ca4:	e883 0081 	stmia.w	r3, {r0, r7}
  403ca8:	ddef      	ble.n	403c8a <_svfprintf_r+0x27a>
  403caa:	aa25      	add	r2, sp, #148	; 0x94
  403cac:	4629      	mov	r1, r5
  403cae:	4620      	mov	r0, r4
  403cb0:	f003 f814 	bl	406cdc <__ssprint_r>
  403cb4:	2800      	cmp	r0, #0
  403cb6:	f47f af7d 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  403cba:	f1ab 0b10 	sub.w	fp, fp, #16
  403cbe:	f1bb 0f10 	cmp.w	fp, #16
  403cc2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403cc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cc6:	464b      	mov	r3, r9
  403cc8:	dce6      	bgt.n	403c98 <_svfprintf_r+0x288>
  403cca:	4645      	mov	r5, r8
  403ccc:	460c      	mov	r4, r1
  403cce:	4698      	mov	r8, r3
  403cd0:	3201      	adds	r2, #1
  403cd2:	4ba9      	ldr	r3, [pc, #676]	; (403f78 <_svfprintf_r+0x568>)
  403cd4:	9226      	str	r2, [sp, #152]	; 0x98
  403cd6:	445c      	add	r4, fp
  403cd8:	2a07      	cmp	r2, #7
  403cda:	9427      	str	r4, [sp, #156]	; 0x9c
  403cdc:	e888 0808 	stmia.w	r8, {r3, fp}
  403ce0:	f300 8498 	bgt.w	404614 <_svfprintf_r+0xc04>
  403ce4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ce8:	f108 0808 	add.w	r8, r8, #8
  403cec:	b177      	cbz	r7, 403d0c <_svfprintf_r+0x2fc>
  403cee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cf0:	3301      	adds	r3, #1
  403cf2:	3401      	adds	r4, #1
  403cf4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403cf8:	2201      	movs	r2, #1
  403cfa:	2b07      	cmp	r3, #7
  403cfc:	9427      	str	r4, [sp, #156]	; 0x9c
  403cfe:	9326      	str	r3, [sp, #152]	; 0x98
  403d00:	e888 0006 	stmia.w	r8, {r1, r2}
  403d04:	f300 83db 	bgt.w	4044be <_svfprintf_r+0xaae>
  403d08:	f108 0808 	add.w	r8, r8, #8
  403d0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d0e:	b16b      	cbz	r3, 403d2c <_svfprintf_r+0x31c>
  403d10:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d12:	3301      	adds	r3, #1
  403d14:	3402      	adds	r4, #2
  403d16:	a91e      	add	r1, sp, #120	; 0x78
  403d18:	2202      	movs	r2, #2
  403d1a:	2b07      	cmp	r3, #7
  403d1c:	9427      	str	r4, [sp, #156]	; 0x9c
  403d1e:	9326      	str	r3, [sp, #152]	; 0x98
  403d20:	e888 0006 	stmia.w	r8, {r1, r2}
  403d24:	f300 83d6 	bgt.w	4044d4 <_svfprintf_r+0xac4>
  403d28:	f108 0808 	add.w	r8, r8, #8
  403d2c:	2d80      	cmp	r5, #128	; 0x80
  403d2e:	f000 8315 	beq.w	40435c <_svfprintf_r+0x94c>
  403d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d36:	1a9f      	subs	r7, r3, r2
  403d38:	2f00      	cmp	r7, #0
  403d3a:	dd36      	ble.n	403daa <_svfprintf_r+0x39a>
  403d3c:	2f10      	cmp	r7, #16
  403d3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d40:	4d8e      	ldr	r5, [pc, #568]	; (403f7c <_svfprintf_r+0x56c>)
  403d42:	dd27      	ble.n	403d94 <_svfprintf_r+0x384>
  403d44:	4642      	mov	r2, r8
  403d46:	4621      	mov	r1, r4
  403d48:	46b0      	mov	r8, r6
  403d4a:	f04f 0b10 	mov.w	fp, #16
  403d4e:	462e      	mov	r6, r5
  403d50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d52:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d54:	e004      	b.n	403d60 <_svfprintf_r+0x350>
  403d56:	3f10      	subs	r7, #16
  403d58:	2f10      	cmp	r7, #16
  403d5a:	f102 0208 	add.w	r2, r2, #8
  403d5e:	dd15      	ble.n	403d8c <_svfprintf_r+0x37c>
  403d60:	3301      	adds	r3, #1
  403d62:	3110      	adds	r1, #16
  403d64:	2b07      	cmp	r3, #7
  403d66:	9127      	str	r1, [sp, #156]	; 0x9c
  403d68:	9326      	str	r3, [sp, #152]	; 0x98
  403d6a:	e882 0840 	stmia.w	r2, {r6, fp}
  403d6e:	ddf2      	ble.n	403d56 <_svfprintf_r+0x346>
  403d70:	aa25      	add	r2, sp, #148	; 0x94
  403d72:	4629      	mov	r1, r5
  403d74:	4620      	mov	r0, r4
  403d76:	f002 ffb1 	bl	406cdc <__ssprint_r>
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f47f af1a 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  403d80:	3f10      	subs	r7, #16
  403d82:	2f10      	cmp	r7, #16
  403d84:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403d86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d88:	464a      	mov	r2, r9
  403d8a:	dce9      	bgt.n	403d60 <_svfprintf_r+0x350>
  403d8c:	4635      	mov	r5, r6
  403d8e:	460c      	mov	r4, r1
  403d90:	4646      	mov	r6, r8
  403d92:	4690      	mov	r8, r2
  403d94:	3301      	adds	r3, #1
  403d96:	443c      	add	r4, r7
  403d98:	2b07      	cmp	r3, #7
  403d9a:	9427      	str	r4, [sp, #156]	; 0x9c
  403d9c:	9326      	str	r3, [sp, #152]	; 0x98
  403d9e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403da2:	f300 8381 	bgt.w	4044a8 <_svfprintf_r+0xa98>
  403da6:	f108 0808 	add.w	r8, r8, #8
  403daa:	9b07      	ldr	r3, [sp, #28]
  403dac:	05df      	lsls	r7, r3, #23
  403dae:	f100 8268 	bmi.w	404282 <_svfprintf_r+0x872>
  403db2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403db4:	990e      	ldr	r1, [sp, #56]	; 0x38
  403db6:	f8c8 6000 	str.w	r6, [r8]
  403dba:	3301      	adds	r3, #1
  403dbc:	440c      	add	r4, r1
  403dbe:	2b07      	cmp	r3, #7
  403dc0:	9427      	str	r4, [sp, #156]	; 0x9c
  403dc2:	f8c8 1004 	str.w	r1, [r8, #4]
  403dc6:	9326      	str	r3, [sp, #152]	; 0x98
  403dc8:	f300 834d 	bgt.w	404466 <_svfprintf_r+0xa56>
  403dcc:	f108 0808 	add.w	r8, r8, #8
  403dd0:	9b07      	ldr	r3, [sp, #28]
  403dd2:	075b      	lsls	r3, r3, #29
  403dd4:	d53a      	bpl.n	403e4c <_svfprintf_r+0x43c>
  403dd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403dd8:	9a08      	ldr	r2, [sp, #32]
  403dda:	1a9d      	subs	r5, r3, r2
  403ddc:	2d00      	cmp	r5, #0
  403dde:	dd35      	ble.n	403e4c <_svfprintf_r+0x43c>
  403de0:	2d10      	cmp	r5, #16
  403de2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403de4:	dd20      	ble.n	403e28 <_svfprintf_r+0x418>
  403de6:	2610      	movs	r6, #16
  403de8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403dea:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403dee:	e004      	b.n	403dfa <_svfprintf_r+0x3ea>
  403df0:	3d10      	subs	r5, #16
  403df2:	2d10      	cmp	r5, #16
  403df4:	f108 0808 	add.w	r8, r8, #8
  403df8:	dd16      	ble.n	403e28 <_svfprintf_r+0x418>
  403dfa:	3301      	adds	r3, #1
  403dfc:	4a5e      	ldr	r2, [pc, #376]	; (403f78 <_svfprintf_r+0x568>)
  403dfe:	9326      	str	r3, [sp, #152]	; 0x98
  403e00:	3410      	adds	r4, #16
  403e02:	2b07      	cmp	r3, #7
  403e04:	9427      	str	r4, [sp, #156]	; 0x9c
  403e06:	e888 0044 	stmia.w	r8, {r2, r6}
  403e0a:	ddf1      	ble.n	403df0 <_svfprintf_r+0x3e0>
  403e0c:	aa25      	add	r2, sp, #148	; 0x94
  403e0e:	4659      	mov	r1, fp
  403e10:	4638      	mov	r0, r7
  403e12:	f002 ff63 	bl	406cdc <__ssprint_r>
  403e16:	2800      	cmp	r0, #0
  403e18:	f47f aecc 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  403e1c:	3d10      	subs	r5, #16
  403e1e:	2d10      	cmp	r5, #16
  403e20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e24:	46c8      	mov	r8, r9
  403e26:	dce8      	bgt.n	403dfa <_svfprintf_r+0x3ea>
  403e28:	3301      	adds	r3, #1
  403e2a:	4a53      	ldr	r2, [pc, #332]	; (403f78 <_svfprintf_r+0x568>)
  403e2c:	9326      	str	r3, [sp, #152]	; 0x98
  403e2e:	442c      	add	r4, r5
  403e30:	2b07      	cmp	r3, #7
  403e32:	9427      	str	r4, [sp, #156]	; 0x9c
  403e34:	e888 0024 	stmia.w	r8, {r2, r5}
  403e38:	dd08      	ble.n	403e4c <_svfprintf_r+0x43c>
  403e3a:	aa25      	add	r2, sp, #148	; 0x94
  403e3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e3e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e40:	f002 ff4c 	bl	406cdc <__ssprint_r>
  403e44:	2800      	cmp	r0, #0
  403e46:	f47f aeb5 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  403e4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e50:	9908      	ldr	r1, [sp, #32]
  403e52:	428a      	cmp	r2, r1
  403e54:	bfac      	ite	ge
  403e56:	189b      	addge	r3, r3, r2
  403e58:	185b      	addlt	r3, r3, r1
  403e5a:	9309      	str	r3, [sp, #36]	; 0x24
  403e5c:	2c00      	cmp	r4, #0
  403e5e:	f040 830d 	bne.w	40447c <_svfprintf_r+0xa6c>
  403e62:	2300      	movs	r3, #0
  403e64:	9326      	str	r3, [sp, #152]	; 0x98
  403e66:	46c8      	mov	r8, r9
  403e68:	e5f9      	b.n	403a5e <_svfprintf_r+0x4e>
  403e6a:	9311      	str	r3, [sp, #68]	; 0x44
  403e6c:	f01b 0320 	ands.w	r3, fp, #32
  403e70:	f040 81e3 	bne.w	40423a <_svfprintf_r+0x82a>
  403e74:	f01b 0210 	ands.w	r2, fp, #16
  403e78:	f040 842e 	bne.w	4046d8 <_svfprintf_r+0xcc8>
  403e7c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403e80:	f000 842a 	beq.w	4046d8 <_svfprintf_r+0xcc8>
  403e84:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403e86:	4613      	mov	r3, r2
  403e88:	460a      	mov	r2, r1
  403e8a:	3204      	adds	r2, #4
  403e8c:	880c      	ldrh	r4, [r1, #0]
  403e8e:	920f      	str	r2, [sp, #60]	; 0x3c
  403e90:	2500      	movs	r5, #0
  403e92:	e6b0      	b.n	403bf6 <_svfprintf_r+0x1e6>
  403e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e96:	9311      	str	r3, [sp, #68]	; 0x44
  403e98:	6816      	ldr	r6, [r2, #0]
  403e9a:	2400      	movs	r4, #0
  403e9c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403ea0:	1d15      	adds	r5, r2, #4
  403ea2:	2e00      	cmp	r6, #0
  403ea4:	f000 86a7 	beq.w	404bf6 <_svfprintf_r+0x11e6>
  403ea8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403eaa:	1c53      	adds	r3, r2, #1
  403eac:	f000 8609 	beq.w	404ac2 <_svfprintf_r+0x10b2>
  403eb0:	4621      	mov	r1, r4
  403eb2:	4630      	mov	r0, r6
  403eb4:	f002 fa8c 	bl	4063d0 <memchr>
  403eb8:	2800      	cmp	r0, #0
  403eba:	f000 86e1 	beq.w	404c80 <_svfprintf_r+0x1270>
  403ebe:	1b83      	subs	r3, r0, r6
  403ec0:	930e      	str	r3, [sp, #56]	; 0x38
  403ec2:	940a      	str	r4, [sp, #40]	; 0x28
  403ec4:	950f      	str	r5, [sp, #60]	; 0x3c
  403ec6:	f8cd b01c 	str.w	fp, [sp, #28]
  403eca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403ece:	9308      	str	r3, [sp, #32]
  403ed0:	9412      	str	r4, [sp, #72]	; 0x48
  403ed2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ed6:	e6b3      	b.n	403c40 <_svfprintf_r+0x230>
  403ed8:	f89a 3000 	ldrb.w	r3, [sl]
  403edc:	2201      	movs	r2, #1
  403ede:	212b      	movs	r1, #43	; 0x2b
  403ee0:	e5ee      	b.n	403ac0 <_svfprintf_r+0xb0>
  403ee2:	f04b 0b20 	orr.w	fp, fp, #32
  403ee6:	f89a 3000 	ldrb.w	r3, [sl]
  403eea:	e5e9      	b.n	403ac0 <_svfprintf_r+0xb0>
  403eec:	9311      	str	r3, [sp, #68]	; 0x44
  403eee:	2a00      	cmp	r2, #0
  403ef0:	f040 8795 	bne.w	404e1e <_svfprintf_r+0x140e>
  403ef4:	4b22      	ldr	r3, [pc, #136]	; (403f80 <_svfprintf_r+0x570>)
  403ef6:	9318      	str	r3, [sp, #96]	; 0x60
  403ef8:	f01b 0f20 	tst.w	fp, #32
  403efc:	f040 8111 	bne.w	404122 <_svfprintf_r+0x712>
  403f00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f02:	f01b 0f10 	tst.w	fp, #16
  403f06:	4613      	mov	r3, r2
  403f08:	f040 83e1 	bne.w	4046ce <_svfprintf_r+0xcbe>
  403f0c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403f10:	f000 83dd 	beq.w	4046ce <_svfprintf_r+0xcbe>
  403f14:	3304      	adds	r3, #4
  403f16:	8814      	ldrh	r4, [r2, #0]
  403f18:	930f      	str	r3, [sp, #60]	; 0x3c
  403f1a:	2500      	movs	r5, #0
  403f1c:	f01b 0f01 	tst.w	fp, #1
  403f20:	f000 810c 	beq.w	40413c <_svfprintf_r+0x72c>
  403f24:	ea54 0305 	orrs.w	r3, r4, r5
  403f28:	f000 8108 	beq.w	40413c <_svfprintf_r+0x72c>
  403f2c:	2330      	movs	r3, #48	; 0x30
  403f2e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403f32:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403f36:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403f3a:	f04b 0b02 	orr.w	fp, fp, #2
  403f3e:	2302      	movs	r3, #2
  403f40:	e659      	b.n	403bf6 <_svfprintf_r+0x1e6>
  403f42:	f89a 3000 	ldrb.w	r3, [sl]
  403f46:	2900      	cmp	r1, #0
  403f48:	f47f adba 	bne.w	403ac0 <_svfprintf_r+0xb0>
  403f4c:	2201      	movs	r2, #1
  403f4e:	2120      	movs	r1, #32
  403f50:	e5b6      	b.n	403ac0 <_svfprintf_r+0xb0>
  403f52:	f04b 0b01 	orr.w	fp, fp, #1
  403f56:	f89a 3000 	ldrb.w	r3, [sl]
  403f5a:	e5b1      	b.n	403ac0 <_svfprintf_r+0xb0>
  403f5c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403f5e:	6823      	ldr	r3, [r4, #0]
  403f60:	930d      	str	r3, [sp, #52]	; 0x34
  403f62:	4618      	mov	r0, r3
  403f64:	2800      	cmp	r0, #0
  403f66:	4623      	mov	r3, r4
  403f68:	f103 0304 	add.w	r3, r3, #4
  403f6c:	f6ff ae0a 	blt.w	403b84 <_svfprintf_r+0x174>
  403f70:	930f      	str	r3, [sp, #60]	; 0x3c
  403f72:	f89a 3000 	ldrb.w	r3, [sl]
  403f76:	e5a3      	b.n	403ac0 <_svfprintf_r+0xb0>
  403f78:	004088d0 	.word	0x004088d0
  403f7c:	004088e0 	.word	0x004088e0
  403f80:	004088b0 	.word	0x004088b0
  403f84:	f04b 0b10 	orr.w	fp, fp, #16
  403f88:	f01b 0f20 	tst.w	fp, #32
  403f8c:	9311      	str	r3, [sp, #68]	; 0x44
  403f8e:	f43f ae23 	beq.w	403bd8 <_svfprintf_r+0x1c8>
  403f92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403f94:	3507      	adds	r5, #7
  403f96:	f025 0307 	bic.w	r3, r5, #7
  403f9a:	f103 0208 	add.w	r2, r3, #8
  403f9e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403fa2:	920f      	str	r2, [sp, #60]	; 0x3c
  403fa4:	2301      	movs	r3, #1
  403fa6:	e626      	b.n	403bf6 <_svfprintf_r+0x1e6>
  403fa8:	f89a 3000 	ldrb.w	r3, [sl]
  403fac:	2b2a      	cmp	r3, #42	; 0x2a
  403fae:	f10a 0401 	add.w	r4, sl, #1
  403fb2:	f000 8727 	beq.w	404e04 <_svfprintf_r+0x13f4>
  403fb6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403fba:	2809      	cmp	r0, #9
  403fbc:	46a2      	mov	sl, r4
  403fbe:	f200 86ad 	bhi.w	404d1c <_svfprintf_r+0x130c>
  403fc2:	2300      	movs	r3, #0
  403fc4:	461c      	mov	r4, r3
  403fc6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403fca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403fce:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403fd2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403fd6:	2809      	cmp	r0, #9
  403fd8:	d9f5      	bls.n	403fc6 <_svfprintf_r+0x5b6>
  403fda:	940a      	str	r4, [sp, #40]	; 0x28
  403fdc:	e572      	b.n	403ac4 <_svfprintf_r+0xb4>
  403fde:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403fe2:	f89a 3000 	ldrb.w	r3, [sl]
  403fe6:	e56b      	b.n	403ac0 <_svfprintf_r+0xb0>
  403fe8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403fec:	f89a 3000 	ldrb.w	r3, [sl]
  403ff0:	e566      	b.n	403ac0 <_svfprintf_r+0xb0>
  403ff2:	f89a 3000 	ldrb.w	r3, [sl]
  403ff6:	2b6c      	cmp	r3, #108	; 0x6c
  403ff8:	bf03      	ittte	eq
  403ffa:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403ffe:	f04b 0b20 	orreq.w	fp, fp, #32
  404002:	f10a 0a01 	addeq.w	sl, sl, #1
  404006:	f04b 0b10 	orrne.w	fp, fp, #16
  40400a:	e559      	b.n	403ac0 <_svfprintf_r+0xb0>
  40400c:	2a00      	cmp	r2, #0
  40400e:	f040 8711 	bne.w	404e34 <_svfprintf_r+0x1424>
  404012:	f01b 0f20 	tst.w	fp, #32
  404016:	f040 84f9 	bne.w	404a0c <_svfprintf_r+0xffc>
  40401a:	f01b 0f10 	tst.w	fp, #16
  40401e:	f040 84ac 	bne.w	40497a <_svfprintf_r+0xf6a>
  404022:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404026:	f000 84a8 	beq.w	40497a <_svfprintf_r+0xf6a>
  40402a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40402c:	6813      	ldr	r3, [r2, #0]
  40402e:	3204      	adds	r2, #4
  404030:	920f      	str	r2, [sp, #60]	; 0x3c
  404032:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404036:	801a      	strh	r2, [r3, #0]
  404038:	e511      	b.n	403a5e <_svfprintf_r+0x4e>
  40403a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40403c:	4bb3      	ldr	r3, [pc, #716]	; (40430c <_svfprintf_r+0x8fc>)
  40403e:	680c      	ldr	r4, [r1, #0]
  404040:	9318      	str	r3, [sp, #96]	; 0x60
  404042:	2230      	movs	r2, #48	; 0x30
  404044:	2378      	movs	r3, #120	; 0x78
  404046:	3104      	adds	r1, #4
  404048:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40404c:	9311      	str	r3, [sp, #68]	; 0x44
  40404e:	f04b 0b02 	orr.w	fp, fp, #2
  404052:	910f      	str	r1, [sp, #60]	; 0x3c
  404054:	2500      	movs	r5, #0
  404056:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40405a:	2302      	movs	r3, #2
  40405c:	e5cb      	b.n	403bf6 <_svfprintf_r+0x1e6>
  40405e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404060:	9311      	str	r3, [sp, #68]	; 0x44
  404062:	680a      	ldr	r2, [r1, #0]
  404064:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404068:	2300      	movs	r3, #0
  40406a:	460a      	mov	r2, r1
  40406c:	461f      	mov	r7, r3
  40406e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404072:	3204      	adds	r2, #4
  404074:	2301      	movs	r3, #1
  404076:	9308      	str	r3, [sp, #32]
  404078:	f8cd b01c 	str.w	fp, [sp, #28]
  40407c:	970a      	str	r7, [sp, #40]	; 0x28
  40407e:	9712      	str	r7, [sp, #72]	; 0x48
  404080:	920f      	str	r2, [sp, #60]	; 0x3c
  404082:	930e      	str	r3, [sp, #56]	; 0x38
  404084:	ae28      	add	r6, sp, #160	; 0xa0
  404086:	e5df      	b.n	403c48 <_svfprintf_r+0x238>
  404088:	9311      	str	r3, [sp, #68]	; 0x44
  40408a:	2a00      	cmp	r2, #0
  40408c:	f040 86ea 	bne.w	404e64 <_svfprintf_r+0x1454>
  404090:	f01b 0f20 	tst.w	fp, #32
  404094:	d15d      	bne.n	404152 <_svfprintf_r+0x742>
  404096:	f01b 0f10 	tst.w	fp, #16
  40409a:	f040 8308 	bne.w	4046ae <_svfprintf_r+0xc9e>
  40409e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4040a2:	f000 8304 	beq.w	4046ae <_svfprintf_r+0xc9e>
  4040a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040a8:	f9b1 4000 	ldrsh.w	r4, [r1]
  4040ac:	3104      	adds	r1, #4
  4040ae:	17e5      	asrs	r5, r4, #31
  4040b0:	4622      	mov	r2, r4
  4040b2:	462b      	mov	r3, r5
  4040b4:	910f      	str	r1, [sp, #60]	; 0x3c
  4040b6:	2a00      	cmp	r2, #0
  4040b8:	f173 0300 	sbcs.w	r3, r3, #0
  4040bc:	db58      	blt.n	404170 <_svfprintf_r+0x760>
  4040be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040c0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4040c4:	1c4a      	adds	r2, r1, #1
  4040c6:	f04f 0301 	mov.w	r3, #1
  4040ca:	f47f ad9b 	bne.w	403c04 <_svfprintf_r+0x1f4>
  4040ce:	ea54 0205 	orrs.w	r2, r4, r5
  4040d2:	f000 81df 	beq.w	404494 <_svfprintf_r+0xa84>
  4040d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4040da:	2b01      	cmp	r3, #1
  4040dc:	f000 827b 	beq.w	4045d6 <_svfprintf_r+0xbc6>
  4040e0:	2b02      	cmp	r3, #2
  4040e2:	f040 8206 	bne.w	4044f2 <_svfprintf_r+0xae2>
  4040e6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4040e8:	464e      	mov	r6, r9
  4040ea:	0923      	lsrs	r3, r4, #4
  4040ec:	f004 010f 	and.w	r1, r4, #15
  4040f0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4040f4:	092a      	lsrs	r2, r5, #4
  4040f6:	461c      	mov	r4, r3
  4040f8:	4615      	mov	r5, r2
  4040fa:	5c43      	ldrb	r3, [r0, r1]
  4040fc:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404100:	ea54 0305 	orrs.w	r3, r4, r5
  404104:	d1f1      	bne.n	4040ea <_svfprintf_r+0x6da>
  404106:	eba9 0306 	sub.w	r3, r9, r6
  40410a:	930e      	str	r3, [sp, #56]	; 0x38
  40410c:	e590      	b.n	403c30 <_svfprintf_r+0x220>
  40410e:	9311      	str	r3, [sp, #68]	; 0x44
  404110:	2a00      	cmp	r2, #0
  404112:	f040 86a3 	bne.w	404e5c <_svfprintf_r+0x144c>
  404116:	4b7e      	ldr	r3, [pc, #504]	; (404310 <_svfprintf_r+0x900>)
  404118:	9318      	str	r3, [sp, #96]	; 0x60
  40411a:	f01b 0f20 	tst.w	fp, #32
  40411e:	f43f aeef 	beq.w	403f00 <_svfprintf_r+0x4f0>
  404122:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404124:	3507      	adds	r5, #7
  404126:	f025 0307 	bic.w	r3, r5, #7
  40412a:	f103 0208 	add.w	r2, r3, #8
  40412e:	f01b 0f01 	tst.w	fp, #1
  404132:	920f      	str	r2, [sp, #60]	; 0x3c
  404134:	e9d3 4500 	ldrd	r4, r5, [r3]
  404138:	f47f aef4 	bne.w	403f24 <_svfprintf_r+0x514>
  40413c:	2302      	movs	r3, #2
  40413e:	e55a      	b.n	403bf6 <_svfprintf_r+0x1e6>
  404140:	9311      	str	r3, [sp, #68]	; 0x44
  404142:	2a00      	cmp	r2, #0
  404144:	f040 8686 	bne.w	404e54 <_svfprintf_r+0x1444>
  404148:	f04b 0b10 	orr.w	fp, fp, #16
  40414c:	f01b 0f20 	tst.w	fp, #32
  404150:	d0a1      	beq.n	404096 <_svfprintf_r+0x686>
  404152:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404154:	3507      	adds	r5, #7
  404156:	f025 0507 	bic.w	r5, r5, #7
  40415a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40415e:	2a00      	cmp	r2, #0
  404160:	f105 0108 	add.w	r1, r5, #8
  404164:	461d      	mov	r5, r3
  404166:	f173 0300 	sbcs.w	r3, r3, #0
  40416a:	910f      	str	r1, [sp, #60]	; 0x3c
  40416c:	4614      	mov	r4, r2
  40416e:	daa6      	bge.n	4040be <_svfprintf_r+0x6ae>
  404170:	272d      	movs	r7, #45	; 0x2d
  404172:	4264      	negs	r4, r4
  404174:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404178:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40417c:	2301      	movs	r3, #1
  40417e:	e53d      	b.n	403bfc <_svfprintf_r+0x1ec>
  404180:	9311      	str	r3, [sp, #68]	; 0x44
  404182:	2a00      	cmp	r2, #0
  404184:	f040 8662 	bne.w	404e4c <_svfprintf_r+0x143c>
  404188:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40418a:	3507      	adds	r5, #7
  40418c:	f025 0307 	bic.w	r3, r5, #7
  404190:	f103 0208 	add.w	r2, r3, #8
  404194:	920f      	str	r2, [sp, #60]	; 0x3c
  404196:	681a      	ldr	r2, [r3, #0]
  404198:	9215      	str	r2, [sp, #84]	; 0x54
  40419a:	685b      	ldr	r3, [r3, #4]
  40419c:	9314      	str	r3, [sp, #80]	; 0x50
  40419e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4041a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4041a2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4041a6:	4628      	mov	r0, r5
  4041a8:	4621      	mov	r1, r4
  4041aa:	f04f 32ff 	mov.w	r2, #4294967295
  4041ae:	4b59      	ldr	r3, [pc, #356]	; (404314 <_svfprintf_r+0x904>)
  4041b0:	f003 fe5a 	bl	407e68 <__aeabi_dcmpun>
  4041b4:	2800      	cmp	r0, #0
  4041b6:	f040 834a 	bne.w	40484e <_svfprintf_r+0xe3e>
  4041ba:	4628      	mov	r0, r5
  4041bc:	4621      	mov	r1, r4
  4041be:	f04f 32ff 	mov.w	r2, #4294967295
  4041c2:	4b54      	ldr	r3, [pc, #336]	; (404314 <_svfprintf_r+0x904>)
  4041c4:	f003 fe32 	bl	407e2c <__aeabi_dcmple>
  4041c8:	2800      	cmp	r0, #0
  4041ca:	f040 8340 	bne.w	40484e <_svfprintf_r+0xe3e>
  4041ce:	a815      	add	r0, sp, #84	; 0x54
  4041d0:	c80d      	ldmia	r0, {r0, r2, r3}
  4041d2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4041d4:	f003 fe20 	bl	407e18 <__aeabi_dcmplt>
  4041d8:	2800      	cmp	r0, #0
  4041da:	f040 8530 	bne.w	404c3e <_svfprintf_r+0x122e>
  4041de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4041e2:	4e4d      	ldr	r6, [pc, #308]	; (404318 <_svfprintf_r+0x908>)
  4041e4:	4b4d      	ldr	r3, [pc, #308]	; (40431c <_svfprintf_r+0x90c>)
  4041e6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4041ea:	9007      	str	r0, [sp, #28]
  4041ec:	9811      	ldr	r0, [sp, #68]	; 0x44
  4041ee:	2203      	movs	r2, #3
  4041f0:	2100      	movs	r1, #0
  4041f2:	9208      	str	r2, [sp, #32]
  4041f4:	910a      	str	r1, [sp, #40]	; 0x28
  4041f6:	2847      	cmp	r0, #71	; 0x47
  4041f8:	bfd8      	it	le
  4041fa:	461e      	movle	r6, r3
  4041fc:	920e      	str	r2, [sp, #56]	; 0x38
  4041fe:	9112      	str	r1, [sp, #72]	; 0x48
  404200:	e51e      	b.n	403c40 <_svfprintf_r+0x230>
  404202:	f04b 0b08 	orr.w	fp, fp, #8
  404206:	f89a 3000 	ldrb.w	r3, [sl]
  40420a:	e459      	b.n	403ac0 <_svfprintf_r+0xb0>
  40420c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404210:	2300      	movs	r3, #0
  404212:	461c      	mov	r4, r3
  404214:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404218:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40421c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404220:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404224:	2809      	cmp	r0, #9
  404226:	d9f5      	bls.n	404214 <_svfprintf_r+0x804>
  404228:	940d      	str	r4, [sp, #52]	; 0x34
  40422a:	e44b      	b.n	403ac4 <_svfprintf_r+0xb4>
  40422c:	f04b 0b10 	orr.w	fp, fp, #16
  404230:	9311      	str	r3, [sp, #68]	; 0x44
  404232:	f01b 0320 	ands.w	r3, fp, #32
  404236:	f43f ae1d 	beq.w	403e74 <_svfprintf_r+0x464>
  40423a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40423c:	3507      	adds	r5, #7
  40423e:	f025 0307 	bic.w	r3, r5, #7
  404242:	f103 0208 	add.w	r2, r3, #8
  404246:	e9d3 4500 	ldrd	r4, r5, [r3]
  40424a:	920f      	str	r2, [sp, #60]	; 0x3c
  40424c:	2300      	movs	r3, #0
  40424e:	e4d2      	b.n	403bf6 <_svfprintf_r+0x1e6>
  404250:	9311      	str	r3, [sp, #68]	; 0x44
  404252:	2a00      	cmp	r2, #0
  404254:	f040 85e7 	bne.w	404e26 <_svfprintf_r+0x1416>
  404258:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40425a:	2a00      	cmp	r2, #0
  40425c:	f43f aca3 	beq.w	403ba6 <_svfprintf_r+0x196>
  404260:	2300      	movs	r3, #0
  404262:	2101      	movs	r1, #1
  404264:	461f      	mov	r7, r3
  404266:	9108      	str	r1, [sp, #32]
  404268:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40426c:	f8cd b01c 	str.w	fp, [sp, #28]
  404270:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404274:	930a      	str	r3, [sp, #40]	; 0x28
  404276:	9312      	str	r3, [sp, #72]	; 0x48
  404278:	910e      	str	r1, [sp, #56]	; 0x38
  40427a:	ae28      	add	r6, sp, #160	; 0xa0
  40427c:	e4e4      	b.n	403c48 <_svfprintf_r+0x238>
  40427e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404280:	e534      	b.n	403cec <_svfprintf_r+0x2dc>
  404282:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404284:	2b65      	cmp	r3, #101	; 0x65
  404286:	f340 80a7 	ble.w	4043d8 <_svfprintf_r+0x9c8>
  40428a:	a815      	add	r0, sp, #84	; 0x54
  40428c:	c80d      	ldmia	r0, {r0, r2, r3}
  40428e:	9914      	ldr	r1, [sp, #80]	; 0x50
  404290:	f003 fdb8 	bl	407e04 <__aeabi_dcmpeq>
  404294:	2800      	cmp	r0, #0
  404296:	f000 8150 	beq.w	40453a <_svfprintf_r+0xb2a>
  40429a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40429c:	4a20      	ldr	r2, [pc, #128]	; (404320 <_svfprintf_r+0x910>)
  40429e:	f8c8 2000 	str.w	r2, [r8]
  4042a2:	3301      	adds	r3, #1
  4042a4:	3401      	adds	r4, #1
  4042a6:	2201      	movs	r2, #1
  4042a8:	2b07      	cmp	r3, #7
  4042aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4042ac:	9326      	str	r3, [sp, #152]	; 0x98
  4042ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4042b2:	f300 836a 	bgt.w	40498a <_svfprintf_r+0xf7a>
  4042b6:	f108 0808 	add.w	r8, r8, #8
  4042ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4042bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4042be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042c0:	4293      	cmp	r3, r2
  4042c2:	db03      	blt.n	4042cc <_svfprintf_r+0x8bc>
  4042c4:	9b07      	ldr	r3, [sp, #28]
  4042c6:	07dd      	lsls	r5, r3, #31
  4042c8:	f57f ad82 	bpl.w	403dd0 <_svfprintf_r+0x3c0>
  4042cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042ce:	9919      	ldr	r1, [sp, #100]	; 0x64
  4042d0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4042d2:	f8c8 2000 	str.w	r2, [r8]
  4042d6:	3301      	adds	r3, #1
  4042d8:	440c      	add	r4, r1
  4042da:	2b07      	cmp	r3, #7
  4042dc:	f8c8 1004 	str.w	r1, [r8, #4]
  4042e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4042e2:	9326      	str	r3, [sp, #152]	; 0x98
  4042e4:	f300 839e 	bgt.w	404a24 <_svfprintf_r+0x1014>
  4042e8:	f108 0808 	add.w	r8, r8, #8
  4042ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042ee:	1e5e      	subs	r6, r3, #1
  4042f0:	2e00      	cmp	r6, #0
  4042f2:	f77f ad6d 	ble.w	403dd0 <_svfprintf_r+0x3c0>
  4042f6:	2e10      	cmp	r6, #16
  4042f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042fa:	4d0a      	ldr	r5, [pc, #40]	; (404324 <_svfprintf_r+0x914>)
  4042fc:	f340 81f5 	ble.w	4046ea <_svfprintf_r+0xcda>
  404300:	4622      	mov	r2, r4
  404302:	2710      	movs	r7, #16
  404304:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404308:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40430a:	e013      	b.n	404334 <_svfprintf_r+0x924>
  40430c:	004088b0 	.word	0x004088b0
  404310:	0040889c 	.word	0x0040889c
  404314:	7fefffff 	.word	0x7fefffff
  404318:	00408890 	.word	0x00408890
  40431c:	0040888c 	.word	0x0040888c
  404320:	004088cc 	.word	0x004088cc
  404324:	004088e0 	.word	0x004088e0
  404328:	f108 0808 	add.w	r8, r8, #8
  40432c:	3e10      	subs	r6, #16
  40432e:	2e10      	cmp	r6, #16
  404330:	f340 81da 	ble.w	4046e8 <_svfprintf_r+0xcd8>
  404334:	3301      	adds	r3, #1
  404336:	3210      	adds	r2, #16
  404338:	2b07      	cmp	r3, #7
  40433a:	9227      	str	r2, [sp, #156]	; 0x9c
  40433c:	9326      	str	r3, [sp, #152]	; 0x98
  40433e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404342:	ddf1      	ble.n	404328 <_svfprintf_r+0x918>
  404344:	aa25      	add	r2, sp, #148	; 0x94
  404346:	4621      	mov	r1, r4
  404348:	4658      	mov	r0, fp
  40434a:	f002 fcc7 	bl	406cdc <__ssprint_r>
  40434e:	2800      	cmp	r0, #0
  404350:	f47f ac30 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404354:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404356:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404358:	46c8      	mov	r8, r9
  40435a:	e7e7      	b.n	40432c <_svfprintf_r+0x91c>
  40435c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40435e:	9a08      	ldr	r2, [sp, #32]
  404360:	1a9f      	subs	r7, r3, r2
  404362:	2f00      	cmp	r7, #0
  404364:	f77f ace5 	ble.w	403d32 <_svfprintf_r+0x322>
  404368:	2f10      	cmp	r7, #16
  40436a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40436c:	4db6      	ldr	r5, [pc, #728]	; (404648 <_svfprintf_r+0xc38>)
  40436e:	dd27      	ble.n	4043c0 <_svfprintf_r+0x9b0>
  404370:	4642      	mov	r2, r8
  404372:	4621      	mov	r1, r4
  404374:	46b0      	mov	r8, r6
  404376:	f04f 0b10 	mov.w	fp, #16
  40437a:	462e      	mov	r6, r5
  40437c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40437e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404380:	e004      	b.n	40438c <_svfprintf_r+0x97c>
  404382:	3f10      	subs	r7, #16
  404384:	2f10      	cmp	r7, #16
  404386:	f102 0208 	add.w	r2, r2, #8
  40438a:	dd15      	ble.n	4043b8 <_svfprintf_r+0x9a8>
  40438c:	3301      	adds	r3, #1
  40438e:	3110      	adds	r1, #16
  404390:	2b07      	cmp	r3, #7
  404392:	9127      	str	r1, [sp, #156]	; 0x9c
  404394:	9326      	str	r3, [sp, #152]	; 0x98
  404396:	e882 0840 	stmia.w	r2, {r6, fp}
  40439a:	ddf2      	ble.n	404382 <_svfprintf_r+0x972>
  40439c:	aa25      	add	r2, sp, #148	; 0x94
  40439e:	4629      	mov	r1, r5
  4043a0:	4620      	mov	r0, r4
  4043a2:	f002 fc9b 	bl	406cdc <__ssprint_r>
  4043a6:	2800      	cmp	r0, #0
  4043a8:	f47f ac04 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4043ac:	3f10      	subs	r7, #16
  4043ae:	2f10      	cmp	r7, #16
  4043b0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4043b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043b4:	464a      	mov	r2, r9
  4043b6:	dce9      	bgt.n	40438c <_svfprintf_r+0x97c>
  4043b8:	4635      	mov	r5, r6
  4043ba:	460c      	mov	r4, r1
  4043bc:	4646      	mov	r6, r8
  4043be:	4690      	mov	r8, r2
  4043c0:	3301      	adds	r3, #1
  4043c2:	443c      	add	r4, r7
  4043c4:	2b07      	cmp	r3, #7
  4043c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4043c8:	9326      	str	r3, [sp, #152]	; 0x98
  4043ca:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043ce:	f300 8232 	bgt.w	404836 <_svfprintf_r+0xe26>
  4043d2:	f108 0808 	add.w	r8, r8, #8
  4043d6:	e4ac      	b.n	403d32 <_svfprintf_r+0x322>
  4043d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4043da:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4043dc:	2b01      	cmp	r3, #1
  4043de:	f340 81fe 	ble.w	4047de <_svfprintf_r+0xdce>
  4043e2:	3701      	adds	r7, #1
  4043e4:	3401      	adds	r4, #1
  4043e6:	2301      	movs	r3, #1
  4043e8:	2f07      	cmp	r7, #7
  4043ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4043ec:	9726      	str	r7, [sp, #152]	; 0x98
  4043ee:	f8c8 6000 	str.w	r6, [r8]
  4043f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4043f6:	f300 8203 	bgt.w	404800 <_svfprintf_r+0xdf0>
  4043fa:	f108 0808 	add.w	r8, r8, #8
  4043fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404400:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404402:	f8c8 3000 	str.w	r3, [r8]
  404406:	3701      	adds	r7, #1
  404408:	4414      	add	r4, r2
  40440a:	2f07      	cmp	r7, #7
  40440c:	9427      	str	r4, [sp, #156]	; 0x9c
  40440e:	9726      	str	r7, [sp, #152]	; 0x98
  404410:	f8c8 2004 	str.w	r2, [r8, #4]
  404414:	f300 8200 	bgt.w	404818 <_svfprintf_r+0xe08>
  404418:	f108 0808 	add.w	r8, r8, #8
  40441c:	a815      	add	r0, sp, #84	; 0x54
  40441e:	c80d      	ldmia	r0, {r0, r2, r3}
  404420:	9914      	ldr	r1, [sp, #80]	; 0x50
  404422:	f003 fcef 	bl	407e04 <__aeabi_dcmpeq>
  404426:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404428:	2800      	cmp	r0, #0
  40442a:	f040 8101 	bne.w	404630 <_svfprintf_r+0xc20>
  40442e:	3b01      	subs	r3, #1
  404430:	3701      	adds	r7, #1
  404432:	3601      	adds	r6, #1
  404434:	441c      	add	r4, r3
  404436:	2f07      	cmp	r7, #7
  404438:	9726      	str	r7, [sp, #152]	; 0x98
  40443a:	9427      	str	r4, [sp, #156]	; 0x9c
  40443c:	f8c8 6000 	str.w	r6, [r8]
  404440:	f8c8 3004 	str.w	r3, [r8, #4]
  404444:	f300 8127 	bgt.w	404696 <_svfprintf_r+0xc86>
  404448:	f108 0808 	add.w	r8, r8, #8
  40444c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40444e:	f8c8 2004 	str.w	r2, [r8, #4]
  404452:	3701      	adds	r7, #1
  404454:	4414      	add	r4, r2
  404456:	ab21      	add	r3, sp, #132	; 0x84
  404458:	2f07      	cmp	r7, #7
  40445a:	9427      	str	r4, [sp, #156]	; 0x9c
  40445c:	9726      	str	r7, [sp, #152]	; 0x98
  40445e:	f8c8 3000 	str.w	r3, [r8]
  404462:	f77f acb3 	ble.w	403dcc <_svfprintf_r+0x3bc>
  404466:	aa25      	add	r2, sp, #148	; 0x94
  404468:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40446a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40446c:	f002 fc36 	bl	406cdc <__ssprint_r>
  404470:	2800      	cmp	r0, #0
  404472:	f47f ab9f 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404476:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404478:	46c8      	mov	r8, r9
  40447a:	e4a9      	b.n	403dd0 <_svfprintf_r+0x3c0>
  40447c:	aa25      	add	r2, sp, #148	; 0x94
  40447e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404480:	980c      	ldr	r0, [sp, #48]	; 0x30
  404482:	f002 fc2b 	bl	406cdc <__ssprint_r>
  404486:	2800      	cmp	r0, #0
  404488:	f43f aceb 	beq.w	403e62 <_svfprintf_r+0x452>
  40448c:	f7ff bb92 	b.w	403bb4 <_svfprintf_r+0x1a4>
  404490:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404494:	2b01      	cmp	r3, #1
  404496:	f000 8134 	beq.w	404702 <_svfprintf_r+0xcf2>
  40449a:	2b02      	cmp	r3, #2
  40449c:	d125      	bne.n	4044ea <_svfprintf_r+0xada>
  40449e:	f8cd b01c 	str.w	fp, [sp, #28]
  4044a2:	2400      	movs	r4, #0
  4044a4:	2500      	movs	r5, #0
  4044a6:	e61e      	b.n	4040e6 <_svfprintf_r+0x6d6>
  4044a8:	aa25      	add	r2, sp, #148	; 0x94
  4044aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044ae:	f002 fc15 	bl	406cdc <__ssprint_r>
  4044b2:	2800      	cmp	r0, #0
  4044b4:	f47f ab7e 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4044b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044ba:	46c8      	mov	r8, r9
  4044bc:	e475      	b.n	403daa <_svfprintf_r+0x39a>
  4044be:	aa25      	add	r2, sp, #148	; 0x94
  4044c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044c4:	f002 fc0a 	bl	406cdc <__ssprint_r>
  4044c8:	2800      	cmp	r0, #0
  4044ca:	f47f ab73 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4044ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044d0:	46c8      	mov	r8, r9
  4044d2:	e41b      	b.n	403d0c <_svfprintf_r+0x2fc>
  4044d4:	aa25      	add	r2, sp, #148	; 0x94
  4044d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044da:	f002 fbff 	bl	406cdc <__ssprint_r>
  4044de:	2800      	cmp	r0, #0
  4044e0:	f47f ab68 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4044e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044e6:	46c8      	mov	r8, r9
  4044e8:	e420      	b.n	403d2c <_svfprintf_r+0x31c>
  4044ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4044ee:	2400      	movs	r4, #0
  4044f0:	2500      	movs	r5, #0
  4044f2:	4649      	mov	r1, r9
  4044f4:	e000      	b.n	4044f8 <_svfprintf_r+0xae8>
  4044f6:	4631      	mov	r1, r6
  4044f8:	08e2      	lsrs	r2, r4, #3
  4044fa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4044fe:	08e8      	lsrs	r0, r5, #3
  404500:	f004 0307 	and.w	r3, r4, #7
  404504:	4605      	mov	r5, r0
  404506:	4614      	mov	r4, r2
  404508:	3330      	adds	r3, #48	; 0x30
  40450a:	ea54 0205 	orrs.w	r2, r4, r5
  40450e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404512:	f101 36ff 	add.w	r6, r1, #4294967295
  404516:	d1ee      	bne.n	4044f6 <_svfprintf_r+0xae6>
  404518:	9a07      	ldr	r2, [sp, #28]
  40451a:	07d2      	lsls	r2, r2, #31
  40451c:	f57f adf3 	bpl.w	404106 <_svfprintf_r+0x6f6>
  404520:	2b30      	cmp	r3, #48	; 0x30
  404522:	f43f adf0 	beq.w	404106 <_svfprintf_r+0x6f6>
  404526:	3902      	subs	r1, #2
  404528:	2330      	movs	r3, #48	; 0x30
  40452a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40452e:	eba9 0301 	sub.w	r3, r9, r1
  404532:	930e      	str	r3, [sp, #56]	; 0x38
  404534:	460e      	mov	r6, r1
  404536:	f7ff bb7b 	b.w	403c30 <_svfprintf_r+0x220>
  40453a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40453c:	2900      	cmp	r1, #0
  40453e:	f340 822e 	ble.w	40499e <_svfprintf_r+0xf8e>
  404542:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404544:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404546:	4293      	cmp	r3, r2
  404548:	bfa8      	it	ge
  40454a:	4613      	movge	r3, r2
  40454c:	2b00      	cmp	r3, #0
  40454e:	461f      	mov	r7, r3
  404550:	dd0d      	ble.n	40456e <_svfprintf_r+0xb5e>
  404552:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404554:	f8c8 6000 	str.w	r6, [r8]
  404558:	3301      	adds	r3, #1
  40455a:	443c      	add	r4, r7
  40455c:	2b07      	cmp	r3, #7
  40455e:	9427      	str	r4, [sp, #156]	; 0x9c
  404560:	f8c8 7004 	str.w	r7, [r8, #4]
  404564:	9326      	str	r3, [sp, #152]	; 0x98
  404566:	f300 831f 	bgt.w	404ba8 <_svfprintf_r+0x1198>
  40456a:	f108 0808 	add.w	r8, r8, #8
  40456e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404570:	2f00      	cmp	r7, #0
  404572:	bfa8      	it	ge
  404574:	1bdb      	subge	r3, r3, r7
  404576:	2b00      	cmp	r3, #0
  404578:	461f      	mov	r7, r3
  40457a:	f340 80d6 	ble.w	40472a <_svfprintf_r+0xd1a>
  40457e:	2f10      	cmp	r7, #16
  404580:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404582:	4d31      	ldr	r5, [pc, #196]	; (404648 <_svfprintf_r+0xc38>)
  404584:	f340 81ed 	ble.w	404962 <_svfprintf_r+0xf52>
  404588:	4642      	mov	r2, r8
  40458a:	4621      	mov	r1, r4
  40458c:	46b0      	mov	r8, r6
  40458e:	f04f 0b10 	mov.w	fp, #16
  404592:	462e      	mov	r6, r5
  404594:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404596:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404598:	e004      	b.n	4045a4 <_svfprintf_r+0xb94>
  40459a:	3208      	adds	r2, #8
  40459c:	3f10      	subs	r7, #16
  40459e:	2f10      	cmp	r7, #16
  4045a0:	f340 81db 	ble.w	40495a <_svfprintf_r+0xf4a>
  4045a4:	3301      	adds	r3, #1
  4045a6:	3110      	adds	r1, #16
  4045a8:	2b07      	cmp	r3, #7
  4045aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4045ac:	9326      	str	r3, [sp, #152]	; 0x98
  4045ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4045b2:	ddf2      	ble.n	40459a <_svfprintf_r+0xb8a>
  4045b4:	aa25      	add	r2, sp, #148	; 0x94
  4045b6:	4629      	mov	r1, r5
  4045b8:	4620      	mov	r0, r4
  4045ba:	f002 fb8f 	bl	406cdc <__ssprint_r>
  4045be:	2800      	cmp	r0, #0
  4045c0:	f47f aaf8 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4045c4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4045c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045c8:	464a      	mov	r2, r9
  4045ca:	e7e7      	b.n	40459c <_svfprintf_r+0xb8c>
  4045cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045ce:	930e      	str	r3, [sp, #56]	; 0x38
  4045d0:	464e      	mov	r6, r9
  4045d2:	f7ff bb2d 	b.w	403c30 <_svfprintf_r+0x220>
  4045d6:	2d00      	cmp	r5, #0
  4045d8:	bf08      	it	eq
  4045da:	2c0a      	cmpeq	r4, #10
  4045dc:	f0c0 808f 	bcc.w	4046fe <_svfprintf_r+0xcee>
  4045e0:	464e      	mov	r6, r9
  4045e2:	4620      	mov	r0, r4
  4045e4:	4629      	mov	r1, r5
  4045e6:	220a      	movs	r2, #10
  4045e8:	2300      	movs	r3, #0
  4045ea:	f003 fc7b 	bl	407ee4 <__aeabi_uldivmod>
  4045ee:	3230      	adds	r2, #48	; 0x30
  4045f0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4045f4:	4620      	mov	r0, r4
  4045f6:	4629      	mov	r1, r5
  4045f8:	2300      	movs	r3, #0
  4045fa:	220a      	movs	r2, #10
  4045fc:	f003 fc72 	bl	407ee4 <__aeabi_uldivmod>
  404600:	4604      	mov	r4, r0
  404602:	460d      	mov	r5, r1
  404604:	ea54 0305 	orrs.w	r3, r4, r5
  404608:	d1eb      	bne.n	4045e2 <_svfprintf_r+0xbd2>
  40460a:	eba9 0306 	sub.w	r3, r9, r6
  40460e:	930e      	str	r3, [sp, #56]	; 0x38
  404610:	f7ff bb0e 	b.w	403c30 <_svfprintf_r+0x220>
  404614:	aa25      	add	r2, sp, #148	; 0x94
  404616:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404618:	980c      	ldr	r0, [sp, #48]	; 0x30
  40461a:	f002 fb5f 	bl	406cdc <__ssprint_r>
  40461e:	2800      	cmp	r0, #0
  404620:	f47f aac8 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404624:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404628:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40462a:	46c8      	mov	r8, r9
  40462c:	f7ff bb5e 	b.w	403cec <_svfprintf_r+0x2dc>
  404630:	1e5e      	subs	r6, r3, #1
  404632:	2e00      	cmp	r6, #0
  404634:	f77f af0a 	ble.w	40444c <_svfprintf_r+0xa3c>
  404638:	2e10      	cmp	r6, #16
  40463a:	4d03      	ldr	r5, [pc, #12]	; (404648 <_svfprintf_r+0xc38>)
  40463c:	dd22      	ble.n	404684 <_svfprintf_r+0xc74>
  40463e:	4622      	mov	r2, r4
  404640:	f04f 0b10 	mov.w	fp, #16
  404644:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404646:	e006      	b.n	404656 <_svfprintf_r+0xc46>
  404648:	004088e0 	.word	0x004088e0
  40464c:	3e10      	subs	r6, #16
  40464e:	2e10      	cmp	r6, #16
  404650:	f108 0808 	add.w	r8, r8, #8
  404654:	dd15      	ble.n	404682 <_svfprintf_r+0xc72>
  404656:	3701      	adds	r7, #1
  404658:	3210      	adds	r2, #16
  40465a:	2f07      	cmp	r7, #7
  40465c:	9227      	str	r2, [sp, #156]	; 0x9c
  40465e:	9726      	str	r7, [sp, #152]	; 0x98
  404660:	e888 0820 	stmia.w	r8, {r5, fp}
  404664:	ddf2      	ble.n	40464c <_svfprintf_r+0xc3c>
  404666:	aa25      	add	r2, sp, #148	; 0x94
  404668:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40466a:	4620      	mov	r0, r4
  40466c:	f002 fb36 	bl	406cdc <__ssprint_r>
  404670:	2800      	cmp	r0, #0
  404672:	f47f aa9f 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404676:	3e10      	subs	r6, #16
  404678:	2e10      	cmp	r6, #16
  40467a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40467c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40467e:	46c8      	mov	r8, r9
  404680:	dce9      	bgt.n	404656 <_svfprintf_r+0xc46>
  404682:	4614      	mov	r4, r2
  404684:	3701      	adds	r7, #1
  404686:	4434      	add	r4, r6
  404688:	2f07      	cmp	r7, #7
  40468a:	9427      	str	r4, [sp, #156]	; 0x9c
  40468c:	9726      	str	r7, [sp, #152]	; 0x98
  40468e:	e888 0060 	stmia.w	r8, {r5, r6}
  404692:	f77f aed9 	ble.w	404448 <_svfprintf_r+0xa38>
  404696:	aa25      	add	r2, sp, #148	; 0x94
  404698:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40469a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40469c:	f002 fb1e 	bl	406cdc <__ssprint_r>
  4046a0:	2800      	cmp	r0, #0
  4046a2:	f47f aa87 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4046a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046a8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4046aa:	46c8      	mov	r8, r9
  4046ac:	e6ce      	b.n	40444c <_svfprintf_r+0xa3c>
  4046ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4046b0:	6814      	ldr	r4, [r2, #0]
  4046b2:	4613      	mov	r3, r2
  4046b4:	3304      	adds	r3, #4
  4046b6:	17e5      	asrs	r5, r4, #31
  4046b8:	930f      	str	r3, [sp, #60]	; 0x3c
  4046ba:	4622      	mov	r2, r4
  4046bc:	462b      	mov	r3, r5
  4046be:	e4fa      	b.n	4040b6 <_svfprintf_r+0x6a6>
  4046c0:	3204      	adds	r2, #4
  4046c2:	681c      	ldr	r4, [r3, #0]
  4046c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4046c6:	2301      	movs	r3, #1
  4046c8:	2500      	movs	r5, #0
  4046ca:	f7ff ba94 	b.w	403bf6 <_svfprintf_r+0x1e6>
  4046ce:	681c      	ldr	r4, [r3, #0]
  4046d0:	3304      	adds	r3, #4
  4046d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4046d4:	2500      	movs	r5, #0
  4046d6:	e421      	b.n	403f1c <_svfprintf_r+0x50c>
  4046d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4046da:	460a      	mov	r2, r1
  4046dc:	3204      	adds	r2, #4
  4046de:	680c      	ldr	r4, [r1, #0]
  4046e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4046e2:	2500      	movs	r5, #0
  4046e4:	f7ff ba87 	b.w	403bf6 <_svfprintf_r+0x1e6>
  4046e8:	4614      	mov	r4, r2
  4046ea:	3301      	adds	r3, #1
  4046ec:	4434      	add	r4, r6
  4046ee:	2b07      	cmp	r3, #7
  4046f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4046f2:	9326      	str	r3, [sp, #152]	; 0x98
  4046f4:	e888 0060 	stmia.w	r8, {r5, r6}
  4046f8:	f77f ab68 	ble.w	403dcc <_svfprintf_r+0x3bc>
  4046fc:	e6b3      	b.n	404466 <_svfprintf_r+0xa56>
  4046fe:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404702:	f8cd b01c 	str.w	fp, [sp, #28]
  404706:	ae42      	add	r6, sp, #264	; 0x108
  404708:	3430      	adds	r4, #48	; 0x30
  40470a:	2301      	movs	r3, #1
  40470c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404710:	930e      	str	r3, [sp, #56]	; 0x38
  404712:	f7ff ba8d 	b.w	403c30 <_svfprintf_r+0x220>
  404716:	aa25      	add	r2, sp, #148	; 0x94
  404718:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40471a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40471c:	f002 fade 	bl	406cdc <__ssprint_r>
  404720:	2800      	cmp	r0, #0
  404722:	f47f aa47 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404726:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404728:	46c8      	mov	r8, r9
  40472a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40472c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40472e:	429a      	cmp	r2, r3
  404730:	db44      	blt.n	4047bc <_svfprintf_r+0xdac>
  404732:	9b07      	ldr	r3, [sp, #28]
  404734:	07d9      	lsls	r1, r3, #31
  404736:	d441      	bmi.n	4047bc <_svfprintf_r+0xdac>
  404738:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40473a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40473c:	1a9a      	subs	r2, r3, r2
  40473e:	1a1d      	subs	r5, r3, r0
  404740:	4295      	cmp	r5, r2
  404742:	bfa8      	it	ge
  404744:	4615      	movge	r5, r2
  404746:	2d00      	cmp	r5, #0
  404748:	dd0e      	ble.n	404768 <_svfprintf_r+0xd58>
  40474a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40474c:	f8c8 5004 	str.w	r5, [r8, #4]
  404750:	3101      	adds	r1, #1
  404752:	4406      	add	r6, r0
  404754:	442c      	add	r4, r5
  404756:	2907      	cmp	r1, #7
  404758:	f8c8 6000 	str.w	r6, [r8]
  40475c:	9427      	str	r4, [sp, #156]	; 0x9c
  40475e:	9126      	str	r1, [sp, #152]	; 0x98
  404760:	f300 823b 	bgt.w	404bda <_svfprintf_r+0x11ca>
  404764:	f108 0808 	add.w	r8, r8, #8
  404768:	2d00      	cmp	r5, #0
  40476a:	bfac      	ite	ge
  40476c:	1b56      	subge	r6, r2, r5
  40476e:	4616      	movlt	r6, r2
  404770:	2e00      	cmp	r6, #0
  404772:	f77f ab2d 	ble.w	403dd0 <_svfprintf_r+0x3c0>
  404776:	2e10      	cmp	r6, #16
  404778:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40477a:	4db0      	ldr	r5, [pc, #704]	; (404a3c <_svfprintf_r+0x102c>)
  40477c:	ddb5      	ble.n	4046ea <_svfprintf_r+0xcda>
  40477e:	4622      	mov	r2, r4
  404780:	2710      	movs	r7, #16
  404782:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404786:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404788:	e004      	b.n	404794 <_svfprintf_r+0xd84>
  40478a:	f108 0808 	add.w	r8, r8, #8
  40478e:	3e10      	subs	r6, #16
  404790:	2e10      	cmp	r6, #16
  404792:	dda9      	ble.n	4046e8 <_svfprintf_r+0xcd8>
  404794:	3301      	adds	r3, #1
  404796:	3210      	adds	r2, #16
  404798:	2b07      	cmp	r3, #7
  40479a:	9227      	str	r2, [sp, #156]	; 0x9c
  40479c:	9326      	str	r3, [sp, #152]	; 0x98
  40479e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4047a2:	ddf2      	ble.n	40478a <_svfprintf_r+0xd7a>
  4047a4:	aa25      	add	r2, sp, #148	; 0x94
  4047a6:	4621      	mov	r1, r4
  4047a8:	4658      	mov	r0, fp
  4047aa:	f002 fa97 	bl	406cdc <__ssprint_r>
  4047ae:	2800      	cmp	r0, #0
  4047b0:	f47f aa00 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  4047b4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4047b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047b8:	46c8      	mov	r8, r9
  4047ba:	e7e8      	b.n	40478e <_svfprintf_r+0xd7e>
  4047bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047be:	9819      	ldr	r0, [sp, #100]	; 0x64
  4047c0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4047c2:	f8c8 1000 	str.w	r1, [r8]
  4047c6:	3301      	adds	r3, #1
  4047c8:	4404      	add	r4, r0
  4047ca:	2b07      	cmp	r3, #7
  4047cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4047ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4047d2:	9326      	str	r3, [sp, #152]	; 0x98
  4047d4:	f300 81f5 	bgt.w	404bc2 <_svfprintf_r+0x11b2>
  4047d8:	f108 0808 	add.w	r8, r8, #8
  4047dc:	e7ac      	b.n	404738 <_svfprintf_r+0xd28>
  4047de:	9b07      	ldr	r3, [sp, #28]
  4047e0:	07da      	lsls	r2, r3, #31
  4047e2:	f53f adfe 	bmi.w	4043e2 <_svfprintf_r+0x9d2>
  4047e6:	3701      	adds	r7, #1
  4047e8:	3401      	adds	r4, #1
  4047ea:	2301      	movs	r3, #1
  4047ec:	2f07      	cmp	r7, #7
  4047ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4047f0:	9726      	str	r7, [sp, #152]	; 0x98
  4047f2:	f8c8 6000 	str.w	r6, [r8]
  4047f6:	f8c8 3004 	str.w	r3, [r8, #4]
  4047fa:	f77f ae25 	ble.w	404448 <_svfprintf_r+0xa38>
  4047fe:	e74a      	b.n	404696 <_svfprintf_r+0xc86>
  404800:	aa25      	add	r2, sp, #148	; 0x94
  404802:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404804:	980c      	ldr	r0, [sp, #48]	; 0x30
  404806:	f002 fa69 	bl	406cdc <__ssprint_r>
  40480a:	2800      	cmp	r0, #0
  40480c:	f47f a9d2 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404810:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404812:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404814:	46c8      	mov	r8, r9
  404816:	e5f2      	b.n	4043fe <_svfprintf_r+0x9ee>
  404818:	aa25      	add	r2, sp, #148	; 0x94
  40481a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40481c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40481e:	f002 fa5d 	bl	406cdc <__ssprint_r>
  404822:	2800      	cmp	r0, #0
  404824:	f47f a9c6 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404828:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40482a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40482c:	46c8      	mov	r8, r9
  40482e:	e5f5      	b.n	40441c <_svfprintf_r+0xa0c>
  404830:	464e      	mov	r6, r9
  404832:	f7ff b9fd 	b.w	403c30 <_svfprintf_r+0x220>
  404836:	aa25      	add	r2, sp, #148	; 0x94
  404838:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40483a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40483c:	f002 fa4e 	bl	406cdc <__ssprint_r>
  404840:	2800      	cmp	r0, #0
  404842:	f47f a9b7 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404846:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404848:	46c8      	mov	r8, r9
  40484a:	f7ff ba72 	b.w	403d32 <_svfprintf_r+0x322>
  40484e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404850:	4622      	mov	r2, r4
  404852:	4620      	mov	r0, r4
  404854:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404856:	4623      	mov	r3, r4
  404858:	4621      	mov	r1, r4
  40485a:	f003 fb05 	bl	407e68 <__aeabi_dcmpun>
  40485e:	2800      	cmp	r0, #0
  404860:	f040 8286 	bne.w	404d70 <_svfprintf_r+0x1360>
  404864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404866:	3301      	adds	r3, #1
  404868:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40486a:	f023 0320 	bic.w	r3, r3, #32
  40486e:	930e      	str	r3, [sp, #56]	; 0x38
  404870:	f000 81e2 	beq.w	404c38 <_svfprintf_r+0x1228>
  404874:	2b47      	cmp	r3, #71	; 0x47
  404876:	f000 811e 	beq.w	404ab6 <_svfprintf_r+0x10a6>
  40487a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40487e:	9307      	str	r3, [sp, #28]
  404880:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404882:	1e1f      	subs	r7, r3, #0
  404884:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404886:	9308      	str	r3, [sp, #32]
  404888:	bfbb      	ittet	lt
  40488a:	463b      	movlt	r3, r7
  40488c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404890:	2300      	movge	r3, #0
  404892:	232d      	movlt	r3, #45	; 0x2d
  404894:	9310      	str	r3, [sp, #64]	; 0x40
  404896:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404898:	2b66      	cmp	r3, #102	; 0x66
  40489a:	f000 81bb 	beq.w	404c14 <_svfprintf_r+0x1204>
  40489e:	2b46      	cmp	r3, #70	; 0x46
  4048a0:	f000 80df 	beq.w	404a62 <_svfprintf_r+0x1052>
  4048a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4048a6:	9a08      	ldr	r2, [sp, #32]
  4048a8:	2b45      	cmp	r3, #69	; 0x45
  4048aa:	bf0c      	ite	eq
  4048ac:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4048ae:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4048b0:	a823      	add	r0, sp, #140	; 0x8c
  4048b2:	a920      	add	r1, sp, #128	; 0x80
  4048b4:	bf08      	it	eq
  4048b6:	1c5d      	addeq	r5, r3, #1
  4048b8:	9004      	str	r0, [sp, #16]
  4048ba:	9103      	str	r1, [sp, #12]
  4048bc:	a81f      	add	r0, sp, #124	; 0x7c
  4048be:	2102      	movs	r1, #2
  4048c0:	463b      	mov	r3, r7
  4048c2:	9002      	str	r0, [sp, #8]
  4048c4:	9501      	str	r5, [sp, #4]
  4048c6:	9100      	str	r1, [sp, #0]
  4048c8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048ca:	f000 fb75 	bl	404fb8 <_dtoa_r>
  4048ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048d0:	2b67      	cmp	r3, #103	; 0x67
  4048d2:	4606      	mov	r6, r0
  4048d4:	f040 81e0 	bne.w	404c98 <_svfprintf_r+0x1288>
  4048d8:	f01b 0f01 	tst.w	fp, #1
  4048dc:	f000 8246 	beq.w	404d6c <_svfprintf_r+0x135c>
  4048e0:	1974      	adds	r4, r6, r5
  4048e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4048e4:	9808      	ldr	r0, [sp, #32]
  4048e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4048e8:	4639      	mov	r1, r7
  4048ea:	f003 fa8b 	bl	407e04 <__aeabi_dcmpeq>
  4048ee:	2800      	cmp	r0, #0
  4048f0:	f040 8165 	bne.w	404bbe <_svfprintf_r+0x11ae>
  4048f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4048f6:	42a3      	cmp	r3, r4
  4048f8:	d206      	bcs.n	404908 <_svfprintf_r+0xef8>
  4048fa:	2130      	movs	r1, #48	; 0x30
  4048fc:	1c5a      	adds	r2, r3, #1
  4048fe:	9223      	str	r2, [sp, #140]	; 0x8c
  404900:	7019      	strb	r1, [r3, #0]
  404902:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404904:	429c      	cmp	r4, r3
  404906:	d8f9      	bhi.n	4048fc <_svfprintf_r+0xeec>
  404908:	1b9b      	subs	r3, r3, r6
  40490a:	9313      	str	r3, [sp, #76]	; 0x4c
  40490c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40490e:	2b47      	cmp	r3, #71	; 0x47
  404910:	f000 80e9 	beq.w	404ae6 <_svfprintf_r+0x10d6>
  404914:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404916:	2b65      	cmp	r3, #101	; 0x65
  404918:	f340 81cd 	ble.w	404cb6 <_svfprintf_r+0x12a6>
  40491c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40491e:	2b66      	cmp	r3, #102	; 0x66
  404920:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404922:	9312      	str	r3, [sp, #72]	; 0x48
  404924:	f000 819e 	beq.w	404c64 <_svfprintf_r+0x1254>
  404928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40492a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40492c:	4619      	mov	r1, r3
  40492e:	4291      	cmp	r1, r2
  404930:	f300 818a 	bgt.w	404c48 <_svfprintf_r+0x1238>
  404934:	f01b 0f01 	tst.w	fp, #1
  404938:	f040 8213 	bne.w	404d62 <_svfprintf_r+0x1352>
  40493c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404940:	9308      	str	r3, [sp, #32]
  404942:	2367      	movs	r3, #103	; 0x67
  404944:	920e      	str	r2, [sp, #56]	; 0x38
  404946:	9311      	str	r3, [sp, #68]	; 0x44
  404948:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40494a:	2b00      	cmp	r3, #0
  40494c:	f040 80c4 	bne.w	404ad8 <_svfprintf_r+0x10c8>
  404950:	930a      	str	r3, [sp, #40]	; 0x28
  404952:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404956:	f7ff b973 	b.w	403c40 <_svfprintf_r+0x230>
  40495a:	4635      	mov	r5, r6
  40495c:	460c      	mov	r4, r1
  40495e:	4646      	mov	r6, r8
  404960:	4690      	mov	r8, r2
  404962:	3301      	adds	r3, #1
  404964:	443c      	add	r4, r7
  404966:	2b07      	cmp	r3, #7
  404968:	9427      	str	r4, [sp, #156]	; 0x9c
  40496a:	9326      	str	r3, [sp, #152]	; 0x98
  40496c:	e888 00a0 	stmia.w	r8, {r5, r7}
  404970:	f73f aed1 	bgt.w	404716 <_svfprintf_r+0xd06>
  404974:	f108 0808 	add.w	r8, r8, #8
  404978:	e6d7      	b.n	40472a <_svfprintf_r+0xd1a>
  40497a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40497c:	6813      	ldr	r3, [r2, #0]
  40497e:	3204      	adds	r2, #4
  404980:	920f      	str	r2, [sp, #60]	; 0x3c
  404982:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404984:	601a      	str	r2, [r3, #0]
  404986:	f7ff b86a 	b.w	403a5e <_svfprintf_r+0x4e>
  40498a:	aa25      	add	r2, sp, #148	; 0x94
  40498c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40498e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404990:	f002 f9a4 	bl	406cdc <__ssprint_r>
  404994:	2800      	cmp	r0, #0
  404996:	f47f a90d 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  40499a:	46c8      	mov	r8, r9
  40499c:	e48d      	b.n	4042ba <_svfprintf_r+0x8aa>
  40499e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049a0:	4a27      	ldr	r2, [pc, #156]	; (404a40 <_svfprintf_r+0x1030>)
  4049a2:	f8c8 2000 	str.w	r2, [r8]
  4049a6:	3301      	adds	r3, #1
  4049a8:	3401      	adds	r4, #1
  4049aa:	2201      	movs	r2, #1
  4049ac:	2b07      	cmp	r3, #7
  4049ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4049b0:	9326      	str	r3, [sp, #152]	; 0x98
  4049b2:	f8c8 2004 	str.w	r2, [r8, #4]
  4049b6:	dc72      	bgt.n	404a9e <_svfprintf_r+0x108e>
  4049b8:	f108 0808 	add.w	r8, r8, #8
  4049bc:	b929      	cbnz	r1, 4049ca <_svfprintf_r+0xfba>
  4049be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049c0:	b91b      	cbnz	r3, 4049ca <_svfprintf_r+0xfba>
  4049c2:	9b07      	ldr	r3, [sp, #28]
  4049c4:	07d8      	lsls	r0, r3, #31
  4049c6:	f57f aa03 	bpl.w	403dd0 <_svfprintf_r+0x3c0>
  4049ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049cc:	9819      	ldr	r0, [sp, #100]	; 0x64
  4049ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4049d0:	f8c8 2000 	str.w	r2, [r8]
  4049d4:	3301      	adds	r3, #1
  4049d6:	4602      	mov	r2, r0
  4049d8:	4422      	add	r2, r4
  4049da:	2b07      	cmp	r3, #7
  4049dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4049de:	f8c8 0004 	str.w	r0, [r8, #4]
  4049e2:	9326      	str	r3, [sp, #152]	; 0x98
  4049e4:	f300 818d 	bgt.w	404d02 <_svfprintf_r+0x12f2>
  4049e8:	f108 0808 	add.w	r8, r8, #8
  4049ec:	2900      	cmp	r1, #0
  4049ee:	f2c0 8165 	blt.w	404cbc <_svfprintf_r+0x12ac>
  4049f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4049f4:	f8c8 6000 	str.w	r6, [r8]
  4049f8:	3301      	adds	r3, #1
  4049fa:	188c      	adds	r4, r1, r2
  4049fc:	2b07      	cmp	r3, #7
  4049fe:	9427      	str	r4, [sp, #156]	; 0x9c
  404a00:	9326      	str	r3, [sp, #152]	; 0x98
  404a02:	f8c8 1004 	str.w	r1, [r8, #4]
  404a06:	f77f a9e1 	ble.w	403dcc <_svfprintf_r+0x3bc>
  404a0a:	e52c      	b.n	404466 <_svfprintf_r+0xa56>
  404a0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a10:	6813      	ldr	r3, [r2, #0]
  404a12:	17cd      	asrs	r5, r1, #31
  404a14:	4608      	mov	r0, r1
  404a16:	3204      	adds	r2, #4
  404a18:	4629      	mov	r1, r5
  404a1a:	920f      	str	r2, [sp, #60]	; 0x3c
  404a1c:	e9c3 0100 	strd	r0, r1, [r3]
  404a20:	f7ff b81d 	b.w	403a5e <_svfprintf_r+0x4e>
  404a24:	aa25      	add	r2, sp, #148	; 0x94
  404a26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a28:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a2a:	f002 f957 	bl	406cdc <__ssprint_r>
  404a2e:	2800      	cmp	r0, #0
  404a30:	f47f a8c0 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404a34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a36:	46c8      	mov	r8, r9
  404a38:	e458      	b.n	4042ec <_svfprintf_r+0x8dc>
  404a3a:	bf00      	nop
  404a3c:	004088e0 	.word	0x004088e0
  404a40:	004088cc 	.word	0x004088cc
  404a44:	2140      	movs	r1, #64	; 0x40
  404a46:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a48:	f001 fa0c 	bl	405e64 <_malloc_r>
  404a4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a4e:	6010      	str	r0, [r2, #0]
  404a50:	6110      	str	r0, [r2, #16]
  404a52:	2800      	cmp	r0, #0
  404a54:	f000 81f2 	beq.w	404e3c <_svfprintf_r+0x142c>
  404a58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a5a:	2340      	movs	r3, #64	; 0x40
  404a5c:	6153      	str	r3, [r2, #20]
  404a5e:	f7fe bfee 	b.w	403a3e <_svfprintf_r+0x2e>
  404a62:	a823      	add	r0, sp, #140	; 0x8c
  404a64:	a920      	add	r1, sp, #128	; 0x80
  404a66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404a68:	9004      	str	r0, [sp, #16]
  404a6a:	9103      	str	r1, [sp, #12]
  404a6c:	a81f      	add	r0, sp, #124	; 0x7c
  404a6e:	2103      	movs	r1, #3
  404a70:	9002      	str	r0, [sp, #8]
  404a72:	9a08      	ldr	r2, [sp, #32]
  404a74:	9401      	str	r4, [sp, #4]
  404a76:	463b      	mov	r3, r7
  404a78:	9100      	str	r1, [sp, #0]
  404a7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a7c:	f000 fa9c 	bl	404fb8 <_dtoa_r>
  404a80:	4625      	mov	r5, r4
  404a82:	4606      	mov	r6, r0
  404a84:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a86:	2b46      	cmp	r3, #70	; 0x46
  404a88:	eb06 0405 	add.w	r4, r6, r5
  404a8c:	f47f af29 	bne.w	4048e2 <_svfprintf_r+0xed2>
  404a90:	7833      	ldrb	r3, [r6, #0]
  404a92:	2b30      	cmp	r3, #48	; 0x30
  404a94:	f000 8178 	beq.w	404d88 <_svfprintf_r+0x1378>
  404a98:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404a9a:	442c      	add	r4, r5
  404a9c:	e721      	b.n	4048e2 <_svfprintf_r+0xed2>
  404a9e:	aa25      	add	r2, sp, #148	; 0x94
  404aa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404aa2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404aa4:	f002 f91a 	bl	406cdc <__ssprint_r>
  404aa8:	2800      	cmp	r0, #0
  404aaa:	f47f a883 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404aae:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404ab0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ab2:	46c8      	mov	r8, r9
  404ab4:	e782      	b.n	4049bc <_svfprintf_r+0xfac>
  404ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ab8:	2b00      	cmp	r3, #0
  404aba:	bf08      	it	eq
  404abc:	2301      	moveq	r3, #1
  404abe:	930a      	str	r3, [sp, #40]	; 0x28
  404ac0:	e6db      	b.n	40487a <_svfprintf_r+0xe6a>
  404ac2:	4630      	mov	r0, r6
  404ac4:	940a      	str	r4, [sp, #40]	; 0x28
  404ac6:	f002 f89b 	bl	406c00 <strlen>
  404aca:	950f      	str	r5, [sp, #60]	; 0x3c
  404acc:	900e      	str	r0, [sp, #56]	; 0x38
  404ace:	f8cd b01c 	str.w	fp, [sp, #28]
  404ad2:	4603      	mov	r3, r0
  404ad4:	f7ff b9f9 	b.w	403eca <_svfprintf_r+0x4ba>
  404ad8:	272d      	movs	r7, #45	; 0x2d
  404ada:	2300      	movs	r3, #0
  404adc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404ae0:	930a      	str	r3, [sp, #40]	; 0x28
  404ae2:	f7ff b8ae 	b.w	403c42 <_svfprintf_r+0x232>
  404ae6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404ae8:	9312      	str	r3, [sp, #72]	; 0x48
  404aea:	461a      	mov	r2, r3
  404aec:	3303      	adds	r3, #3
  404aee:	db04      	blt.n	404afa <_svfprintf_r+0x10ea>
  404af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404af2:	4619      	mov	r1, r3
  404af4:	4291      	cmp	r1, r2
  404af6:	f6bf af17 	bge.w	404928 <_svfprintf_r+0xf18>
  404afa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404afc:	3b02      	subs	r3, #2
  404afe:	9311      	str	r3, [sp, #68]	; 0x44
  404b00:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404b04:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404b08:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b0a:	3b01      	subs	r3, #1
  404b0c:	2b00      	cmp	r3, #0
  404b0e:	931f      	str	r3, [sp, #124]	; 0x7c
  404b10:	bfbd      	ittte	lt
  404b12:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404b14:	f1c3 0301 	rsblt	r3, r3, #1
  404b18:	222d      	movlt	r2, #45	; 0x2d
  404b1a:	222b      	movge	r2, #43	; 0x2b
  404b1c:	2b09      	cmp	r3, #9
  404b1e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404b22:	f340 8116 	ble.w	404d52 <_svfprintf_r+0x1342>
  404b26:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404b2a:	4620      	mov	r0, r4
  404b2c:	4dab      	ldr	r5, [pc, #684]	; (404ddc <_svfprintf_r+0x13cc>)
  404b2e:	e000      	b.n	404b32 <_svfprintf_r+0x1122>
  404b30:	4610      	mov	r0, r2
  404b32:	fb85 1203 	smull	r1, r2, r5, r3
  404b36:	17d9      	asrs	r1, r3, #31
  404b38:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404b3c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404b40:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404b44:	3230      	adds	r2, #48	; 0x30
  404b46:	2909      	cmp	r1, #9
  404b48:	f800 2c01 	strb.w	r2, [r0, #-1]
  404b4c:	460b      	mov	r3, r1
  404b4e:	f100 32ff 	add.w	r2, r0, #4294967295
  404b52:	dced      	bgt.n	404b30 <_svfprintf_r+0x1120>
  404b54:	3330      	adds	r3, #48	; 0x30
  404b56:	3802      	subs	r0, #2
  404b58:	b2d9      	uxtb	r1, r3
  404b5a:	4284      	cmp	r4, r0
  404b5c:	f802 1c01 	strb.w	r1, [r2, #-1]
  404b60:	f240 8165 	bls.w	404e2e <_svfprintf_r+0x141e>
  404b64:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404b68:	4613      	mov	r3, r2
  404b6a:	e001      	b.n	404b70 <_svfprintf_r+0x1160>
  404b6c:	f813 1b01 	ldrb.w	r1, [r3], #1
  404b70:	f800 1b01 	strb.w	r1, [r0], #1
  404b74:	42a3      	cmp	r3, r4
  404b76:	d1f9      	bne.n	404b6c <_svfprintf_r+0x115c>
  404b78:	3301      	adds	r3, #1
  404b7a:	1a9b      	subs	r3, r3, r2
  404b7c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404b80:	4413      	add	r3, r2
  404b82:	aa21      	add	r2, sp, #132	; 0x84
  404b84:	1a9b      	subs	r3, r3, r2
  404b86:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404b88:	931b      	str	r3, [sp, #108]	; 0x6c
  404b8a:	2a01      	cmp	r2, #1
  404b8c:	4413      	add	r3, r2
  404b8e:	930e      	str	r3, [sp, #56]	; 0x38
  404b90:	f340 8119 	ble.w	404dc6 <_svfprintf_r+0x13b6>
  404b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b96:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404b98:	4413      	add	r3, r2
  404b9a:	930e      	str	r3, [sp, #56]	; 0x38
  404b9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ba0:	9308      	str	r3, [sp, #32]
  404ba2:	2300      	movs	r3, #0
  404ba4:	9312      	str	r3, [sp, #72]	; 0x48
  404ba6:	e6cf      	b.n	404948 <_svfprintf_r+0xf38>
  404ba8:	aa25      	add	r2, sp, #148	; 0x94
  404baa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bac:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bae:	f002 f895 	bl	406cdc <__ssprint_r>
  404bb2:	2800      	cmp	r0, #0
  404bb4:	f47e affe 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404bb8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bba:	46c8      	mov	r8, r9
  404bbc:	e4d7      	b.n	40456e <_svfprintf_r+0xb5e>
  404bbe:	4623      	mov	r3, r4
  404bc0:	e6a2      	b.n	404908 <_svfprintf_r+0xef8>
  404bc2:	aa25      	add	r2, sp, #148	; 0x94
  404bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bc8:	f002 f888 	bl	406cdc <__ssprint_r>
  404bcc:	2800      	cmp	r0, #0
  404bce:	f47e aff1 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404bd2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404bd4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bd6:	46c8      	mov	r8, r9
  404bd8:	e5ae      	b.n	404738 <_svfprintf_r+0xd28>
  404bda:	aa25      	add	r2, sp, #148	; 0x94
  404bdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bde:	980c      	ldr	r0, [sp, #48]	; 0x30
  404be0:	f002 f87c 	bl	406cdc <__ssprint_r>
  404be4:	2800      	cmp	r0, #0
  404be6:	f47e afe5 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404bea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404bec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404bee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bf0:	1a9a      	subs	r2, r3, r2
  404bf2:	46c8      	mov	r8, r9
  404bf4:	e5b8      	b.n	404768 <_svfprintf_r+0xd58>
  404bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bf8:	9612      	str	r6, [sp, #72]	; 0x48
  404bfa:	2b06      	cmp	r3, #6
  404bfc:	bf28      	it	cs
  404bfe:	2306      	movcs	r3, #6
  404c00:	960a      	str	r6, [sp, #40]	; 0x28
  404c02:	4637      	mov	r7, r6
  404c04:	9308      	str	r3, [sp, #32]
  404c06:	950f      	str	r5, [sp, #60]	; 0x3c
  404c08:	f8cd b01c 	str.w	fp, [sp, #28]
  404c0c:	930e      	str	r3, [sp, #56]	; 0x38
  404c0e:	4e74      	ldr	r6, [pc, #464]	; (404de0 <_svfprintf_r+0x13d0>)
  404c10:	f7ff b816 	b.w	403c40 <_svfprintf_r+0x230>
  404c14:	a823      	add	r0, sp, #140	; 0x8c
  404c16:	a920      	add	r1, sp, #128	; 0x80
  404c18:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404c1a:	9004      	str	r0, [sp, #16]
  404c1c:	9103      	str	r1, [sp, #12]
  404c1e:	a81f      	add	r0, sp, #124	; 0x7c
  404c20:	2103      	movs	r1, #3
  404c22:	9002      	str	r0, [sp, #8]
  404c24:	9a08      	ldr	r2, [sp, #32]
  404c26:	9501      	str	r5, [sp, #4]
  404c28:	463b      	mov	r3, r7
  404c2a:	9100      	str	r1, [sp, #0]
  404c2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c2e:	f000 f9c3 	bl	404fb8 <_dtoa_r>
  404c32:	4606      	mov	r6, r0
  404c34:	1944      	adds	r4, r0, r5
  404c36:	e72b      	b.n	404a90 <_svfprintf_r+0x1080>
  404c38:	2306      	movs	r3, #6
  404c3a:	930a      	str	r3, [sp, #40]	; 0x28
  404c3c:	e61d      	b.n	40487a <_svfprintf_r+0xe6a>
  404c3e:	272d      	movs	r7, #45	; 0x2d
  404c40:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404c44:	f7ff bacd 	b.w	4041e2 <_svfprintf_r+0x7d2>
  404c48:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404c4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c4c:	4413      	add	r3, r2
  404c4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c50:	930e      	str	r3, [sp, #56]	; 0x38
  404c52:	2a00      	cmp	r2, #0
  404c54:	f340 80b0 	ble.w	404db8 <_svfprintf_r+0x13a8>
  404c58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404c5c:	9308      	str	r3, [sp, #32]
  404c5e:	2367      	movs	r3, #103	; 0x67
  404c60:	9311      	str	r3, [sp, #68]	; 0x44
  404c62:	e671      	b.n	404948 <_svfprintf_r+0xf38>
  404c64:	2b00      	cmp	r3, #0
  404c66:	f340 80c3 	ble.w	404df0 <_svfprintf_r+0x13e0>
  404c6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404c6c:	2a00      	cmp	r2, #0
  404c6e:	f040 8099 	bne.w	404da4 <_svfprintf_r+0x1394>
  404c72:	f01b 0f01 	tst.w	fp, #1
  404c76:	f040 8095 	bne.w	404da4 <_svfprintf_r+0x1394>
  404c7a:	9308      	str	r3, [sp, #32]
  404c7c:	930e      	str	r3, [sp, #56]	; 0x38
  404c7e:	e663      	b.n	404948 <_svfprintf_r+0xf38>
  404c80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c82:	9308      	str	r3, [sp, #32]
  404c84:	930e      	str	r3, [sp, #56]	; 0x38
  404c86:	900a      	str	r0, [sp, #40]	; 0x28
  404c88:	950f      	str	r5, [sp, #60]	; 0x3c
  404c8a:	f8cd b01c 	str.w	fp, [sp, #28]
  404c8e:	9012      	str	r0, [sp, #72]	; 0x48
  404c90:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404c94:	f7fe bfd4 	b.w	403c40 <_svfprintf_r+0x230>
  404c98:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c9a:	2b47      	cmp	r3, #71	; 0x47
  404c9c:	f47f ae20 	bne.w	4048e0 <_svfprintf_r+0xed0>
  404ca0:	f01b 0f01 	tst.w	fp, #1
  404ca4:	f47f aeee 	bne.w	404a84 <_svfprintf_r+0x1074>
  404ca8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404caa:	1b9b      	subs	r3, r3, r6
  404cac:	9313      	str	r3, [sp, #76]	; 0x4c
  404cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cb0:	2b47      	cmp	r3, #71	; 0x47
  404cb2:	f43f af18 	beq.w	404ae6 <_svfprintf_r+0x10d6>
  404cb6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404cb8:	9312      	str	r3, [sp, #72]	; 0x48
  404cba:	e721      	b.n	404b00 <_svfprintf_r+0x10f0>
  404cbc:	424f      	negs	r7, r1
  404cbe:	3110      	adds	r1, #16
  404cc0:	4d48      	ldr	r5, [pc, #288]	; (404de4 <_svfprintf_r+0x13d4>)
  404cc2:	da2f      	bge.n	404d24 <_svfprintf_r+0x1314>
  404cc4:	2410      	movs	r4, #16
  404cc6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404cca:	e004      	b.n	404cd6 <_svfprintf_r+0x12c6>
  404ccc:	f108 0808 	add.w	r8, r8, #8
  404cd0:	3f10      	subs	r7, #16
  404cd2:	2f10      	cmp	r7, #16
  404cd4:	dd26      	ble.n	404d24 <_svfprintf_r+0x1314>
  404cd6:	3301      	adds	r3, #1
  404cd8:	3210      	adds	r2, #16
  404cda:	2b07      	cmp	r3, #7
  404cdc:	9227      	str	r2, [sp, #156]	; 0x9c
  404cde:	9326      	str	r3, [sp, #152]	; 0x98
  404ce0:	f8c8 5000 	str.w	r5, [r8]
  404ce4:	f8c8 4004 	str.w	r4, [r8, #4]
  404ce8:	ddf0      	ble.n	404ccc <_svfprintf_r+0x12bc>
  404cea:	aa25      	add	r2, sp, #148	; 0x94
  404cec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404cee:	4658      	mov	r0, fp
  404cf0:	f001 fff4 	bl	406cdc <__ssprint_r>
  404cf4:	2800      	cmp	r0, #0
  404cf6:	f47e af5d 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404cfa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404cfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404cfe:	46c8      	mov	r8, r9
  404d00:	e7e6      	b.n	404cd0 <_svfprintf_r+0x12c0>
  404d02:	aa25      	add	r2, sp, #148	; 0x94
  404d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d06:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d08:	f001 ffe8 	bl	406cdc <__ssprint_r>
  404d0c:	2800      	cmp	r0, #0
  404d0e:	f47e af51 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404d12:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404d14:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d18:	46c8      	mov	r8, r9
  404d1a:	e667      	b.n	4049ec <_svfprintf_r+0xfdc>
  404d1c:	2000      	movs	r0, #0
  404d1e:	900a      	str	r0, [sp, #40]	; 0x28
  404d20:	f7fe bed0 	b.w	403ac4 <_svfprintf_r+0xb4>
  404d24:	3301      	adds	r3, #1
  404d26:	443a      	add	r2, r7
  404d28:	2b07      	cmp	r3, #7
  404d2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d2e:	9227      	str	r2, [sp, #156]	; 0x9c
  404d30:	9326      	str	r3, [sp, #152]	; 0x98
  404d32:	f108 0808 	add.w	r8, r8, #8
  404d36:	f77f ae5c 	ble.w	4049f2 <_svfprintf_r+0xfe2>
  404d3a:	aa25      	add	r2, sp, #148	; 0x94
  404d3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d3e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d40:	f001 ffcc 	bl	406cdc <__ssprint_r>
  404d44:	2800      	cmp	r0, #0
  404d46:	f47e af35 	bne.w	403bb4 <_svfprintf_r+0x1a4>
  404d4a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d4e:	46c8      	mov	r8, r9
  404d50:	e64f      	b.n	4049f2 <_svfprintf_r+0xfe2>
  404d52:	3330      	adds	r3, #48	; 0x30
  404d54:	2230      	movs	r2, #48	; 0x30
  404d56:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404d5a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  404d5e:	ab22      	add	r3, sp, #136	; 0x88
  404d60:	e70f      	b.n	404b82 <_svfprintf_r+0x1172>
  404d62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d64:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404d66:	4413      	add	r3, r2
  404d68:	930e      	str	r3, [sp, #56]	; 0x38
  404d6a:	e775      	b.n	404c58 <_svfprintf_r+0x1248>
  404d6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d6e:	e5cb      	b.n	404908 <_svfprintf_r+0xef8>
  404d70:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404d72:	4e1d      	ldr	r6, [pc, #116]	; (404de8 <_svfprintf_r+0x13d8>)
  404d74:	2b00      	cmp	r3, #0
  404d76:	bfb6      	itet	lt
  404d78:	272d      	movlt	r7, #45	; 0x2d
  404d7a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404d7e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  404d82:	4b1a      	ldr	r3, [pc, #104]	; (404dec <_svfprintf_r+0x13dc>)
  404d84:	f7ff ba2f 	b.w	4041e6 <_svfprintf_r+0x7d6>
  404d88:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404d8a:	9808      	ldr	r0, [sp, #32]
  404d8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404d8e:	4639      	mov	r1, r7
  404d90:	f003 f838 	bl	407e04 <__aeabi_dcmpeq>
  404d94:	2800      	cmp	r0, #0
  404d96:	f47f ae7f 	bne.w	404a98 <_svfprintf_r+0x1088>
  404d9a:	f1c5 0501 	rsb	r5, r5, #1
  404d9e:	951f      	str	r5, [sp, #124]	; 0x7c
  404da0:	442c      	add	r4, r5
  404da2:	e59e      	b.n	4048e2 <_svfprintf_r+0xed2>
  404da4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404da6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404da8:	4413      	add	r3, r2
  404daa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404dac:	441a      	add	r2, r3
  404dae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404db2:	920e      	str	r2, [sp, #56]	; 0x38
  404db4:	9308      	str	r3, [sp, #32]
  404db6:	e5c7      	b.n	404948 <_svfprintf_r+0xf38>
  404db8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404dba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dbc:	f1c3 0301 	rsb	r3, r3, #1
  404dc0:	441a      	add	r2, r3
  404dc2:	4613      	mov	r3, r2
  404dc4:	e7d0      	b.n	404d68 <_svfprintf_r+0x1358>
  404dc6:	f01b 0301 	ands.w	r3, fp, #1
  404dca:	9312      	str	r3, [sp, #72]	; 0x48
  404dcc:	f47f aee2 	bne.w	404b94 <_svfprintf_r+0x1184>
  404dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404dd2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404dd6:	9308      	str	r3, [sp, #32]
  404dd8:	e5b6      	b.n	404948 <_svfprintf_r+0xf38>
  404dda:	bf00      	nop
  404ddc:	66666667 	.word	0x66666667
  404de0:	004088c4 	.word	0x004088c4
  404de4:	004088e0 	.word	0x004088e0
  404de8:	00408898 	.word	0x00408898
  404dec:	00408894 	.word	0x00408894
  404df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404df2:	b913      	cbnz	r3, 404dfa <_svfprintf_r+0x13ea>
  404df4:	f01b 0f01 	tst.w	fp, #1
  404df8:	d002      	beq.n	404e00 <_svfprintf_r+0x13f0>
  404dfa:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404dfc:	3301      	adds	r3, #1
  404dfe:	e7d4      	b.n	404daa <_svfprintf_r+0x139a>
  404e00:	2301      	movs	r3, #1
  404e02:	e73a      	b.n	404c7a <_svfprintf_r+0x126a>
  404e04:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404e06:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404e0a:	6828      	ldr	r0, [r5, #0]
  404e0c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404e10:	900a      	str	r0, [sp, #40]	; 0x28
  404e12:	4628      	mov	r0, r5
  404e14:	3004      	adds	r0, #4
  404e16:	46a2      	mov	sl, r4
  404e18:	900f      	str	r0, [sp, #60]	; 0x3c
  404e1a:	f7fe be51 	b.w	403ac0 <_svfprintf_r+0xb0>
  404e1e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e22:	f7ff b867 	b.w	403ef4 <_svfprintf_r+0x4e4>
  404e26:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e2a:	f7ff ba15 	b.w	404258 <_svfprintf_r+0x848>
  404e2e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  404e32:	e6a6      	b.n	404b82 <_svfprintf_r+0x1172>
  404e34:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e38:	f7ff b8eb 	b.w	404012 <_svfprintf_r+0x602>
  404e3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404e3e:	230c      	movs	r3, #12
  404e40:	6013      	str	r3, [r2, #0]
  404e42:	f04f 33ff 	mov.w	r3, #4294967295
  404e46:	9309      	str	r3, [sp, #36]	; 0x24
  404e48:	f7fe bebd 	b.w	403bc6 <_svfprintf_r+0x1b6>
  404e4c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e50:	f7ff b99a 	b.w	404188 <_svfprintf_r+0x778>
  404e54:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e58:	f7ff b976 	b.w	404148 <_svfprintf_r+0x738>
  404e5c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e60:	f7ff b959 	b.w	404116 <_svfprintf_r+0x706>
  404e64:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404e68:	f7ff b912 	b.w	404090 <_svfprintf_r+0x680>

00404e6c <register_fini>:
  404e6c:	4b02      	ldr	r3, [pc, #8]	; (404e78 <register_fini+0xc>)
  404e6e:	b113      	cbz	r3, 404e76 <register_fini+0xa>
  404e70:	4802      	ldr	r0, [pc, #8]	; (404e7c <register_fini+0x10>)
  404e72:	f000 b805 	b.w	404e80 <atexit>
  404e76:	4770      	bx	lr
  404e78:	00000000 	.word	0x00000000
  404e7c:	00405e0d 	.word	0x00405e0d

00404e80 <atexit>:
  404e80:	2300      	movs	r3, #0
  404e82:	4601      	mov	r1, r0
  404e84:	461a      	mov	r2, r3
  404e86:	4618      	mov	r0, r3
  404e88:	f001 bfa6 	b.w	406dd8 <__register_exitproc>

00404e8c <quorem>:
  404e8c:	6902      	ldr	r2, [r0, #16]
  404e8e:	690b      	ldr	r3, [r1, #16]
  404e90:	4293      	cmp	r3, r2
  404e92:	f300 808d 	bgt.w	404fb0 <quorem+0x124>
  404e96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e9a:	f103 38ff 	add.w	r8, r3, #4294967295
  404e9e:	f101 0714 	add.w	r7, r1, #20
  404ea2:	f100 0b14 	add.w	fp, r0, #20
  404ea6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404eaa:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404eae:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404eb2:	b083      	sub	sp, #12
  404eb4:	3201      	adds	r2, #1
  404eb6:	fbb3 f9f2 	udiv	r9, r3, r2
  404eba:	eb0b 0304 	add.w	r3, fp, r4
  404ebe:	9400      	str	r4, [sp, #0]
  404ec0:	eb07 0a04 	add.w	sl, r7, r4
  404ec4:	9301      	str	r3, [sp, #4]
  404ec6:	f1b9 0f00 	cmp.w	r9, #0
  404eca:	d039      	beq.n	404f40 <quorem+0xb4>
  404ecc:	2500      	movs	r5, #0
  404ece:	462e      	mov	r6, r5
  404ed0:	46bc      	mov	ip, r7
  404ed2:	46de      	mov	lr, fp
  404ed4:	f85c 4b04 	ldr.w	r4, [ip], #4
  404ed8:	f8de 3000 	ldr.w	r3, [lr]
  404edc:	b2a2      	uxth	r2, r4
  404ede:	fb09 5502 	mla	r5, r9, r2, r5
  404ee2:	0c22      	lsrs	r2, r4, #16
  404ee4:	0c2c      	lsrs	r4, r5, #16
  404ee6:	fb09 4202 	mla	r2, r9, r2, r4
  404eea:	b2ad      	uxth	r5, r5
  404eec:	1b75      	subs	r5, r6, r5
  404eee:	b296      	uxth	r6, r2
  404ef0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404ef4:	fa15 f383 	uxtah	r3, r5, r3
  404ef8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404efc:	b29b      	uxth	r3, r3
  404efe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404f02:	45e2      	cmp	sl, ip
  404f04:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404f08:	f84e 3b04 	str.w	r3, [lr], #4
  404f0c:	ea4f 4626 	mov.w	r6, r6, asr #16
  404f10:	d2e0      	bcs.n	404ed4 <quorem+0x48>
  404f12:	9b00      	ldr	r3, [sp, #0]
  404f14:	f85b 3003 	ldr.w	r3, [fp, r3]
  404f18:	b993      	cbnz	r3, 404f40 <quorem+0xb4>
  404f1a:	9c01      	ldr	r4, [sp, #4]
  404f1c:	1f23      	subs	r3, r4, #4
  404f1e:	459b      	cmp	fp, r3
  404f20:	d20c      	bcs.n	404f3c <quorem+0xb0>
  404f22:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404f26:	b94b      	cbnz	r3, 404f3c <quorem+0xb0>
  404f28:	f1a4 0308 	sub.w	r3, r4, #8
  404f2c:	e002      	b.n	404f34 <quorem+0xa8>
  404f2e:	681a      	ldr	r2, [r3, #0]
  404f30:	3b04      	subs	r3, #4
  404f32:	b91a      	cbnz	r2, 404f3c <quorem+0xb0>
  404f34:	459b      	cmp	fp, r3
  404f36:	f108 38ff 	add.w	r8, r8, #4294967295
  404f3a:	d3f8      	bcc.n	404f2e <quorem+0xa2>
  404f3c:	f8c0 8010 	str.w	r8, [r0, #16]
  404f40:	4604      	mov	r4, r0
  404f42:	f001 fd39 	bl	4069b8 <__mcmp>
  404f46:	2800      	cmp	r0, #0
  404f48:	db2e      	blt.n	404fa8 <quorem+0x11c>
  404f4a:	f109 0901 	add.w	r9, r9, #1
  404f4e:	465d      	mov	r5, fp
  404f50:	2300      	movs	r3, #0
  404f52:	f857 1b04 	ldr.w	r1, [r7], #4
  404f56:	6828      	ldr	r0, [r5, #0]
  404f58:	b28a      	uxth	r2, r1
  404f5a:	1a9a      	subs	r2, r3, r2
  404f5c:	0c0b      	lsrs	r3, r1, #16
  404f5e:	fa12 f280 	uxtah	r2, r2, r0
  404f62:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404f66:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404f6a:	b292      	uxth	r2, r2
  404f6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f70:	45ba      	cmp	sl, r7
  404f72:	f845 2b04 	str.w	r2, [r5], #4
  404f76:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f7a:	d2ea      	bcs.n	404f52 <quorem+0xc6>
  404f7c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404f80:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404f84:	b982      	cbnz	r2, 404fa8 <quorem+0x11c>
  404f86:	1f1a      	subs	r2, r3, #4
  404f88:	4593      	cmp	fp, r2
  404f8a:	d20b      	bcs.n	404fa4 <quorem+0x118>
  404f8c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404f90:	b942      	cbnz	r2, 404fa4 <quorem+0x118>
  404f92:	3b08      	subs	r3, #8
  404f94:	e002      	b.n	404f9c <quorem+0x110>
  404f96:	681a      	ldr	r2, [r3, #0]
  404f98:	3b04      	subs	r3, #4
  404f9a:	b91a      	cbnz	r2, 404fa4 <quorem+0x118>
  404f9c:	459b      	cmp	fp, r3
  404f9e:	f108 38ff 	add.w	r8, r8, #4294967295
  404fa2:	d3f8      	bcc.n	404f96 <quorem+0x10a>
  404fa4:	f8c4 8010 	str.w	r8, [r4, #16]
  404fa8:	4648      	mov	r0, r9
  404faa:	b003      	add	sp, #12
  404fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fb0:	2000      	movs	r0, #0
  404fb2:	4770      	bx	lr
  404fb4:	0000      	movs	r0, r0
	...

00404fb8 <_dtoa_r>:
  404fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404fbe:	b09b      	sub	sp, #108	; 0x6c
  404fc0:	4604      	mov	r4, r0
  404fc2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404fc4:	4692      	mov	sl, r2
  404fc6:	469b      	mov	fp, r3
  404fc8:	b141      	cbz	r1, 404fdc <_dtoa_r+0x24>
  404fca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404fcc:	604a      	str	r2, [r1, #4]
  404fce:	2301      	movs	r3, #1
  404fd0:	4093      	lsls	r3, r2
  404fd2:	608b      	str	r3, [r1, #8]
  404fd4:	f001 fb18 	bl	406608 <_Bfree>
  404fd8:	2300      	movs	r3, #0
  404fda:	6423      	str	r3, [r4, #64]	; 0x40
  404fdc:	f1bb 0f00 	cmp.w	fp, #0
  404fe0:	465d      	mov	r5, fp
  404fe2:	db35      	blt.n	405050 <_dtoa_r+0x98>
  404fe4:	2300      	movs	r3, #0
  404fe6:	6033      	str	r3, [r6, #0]
  404fe8:	4b9d      	ldr	r3, [pc, #628]	; (405260 <_dtoa_r+0x2a8>)
  404fea:	43ab      	bics	r3, r5
  404fec:	d015      	beq.n	40501a <_dtoa_r+0x62>
  404fee:	4650      	mov	r0, sl
  404ff0:	4659      	mov	r1, fp
  404ff2:	2200      	movs	r2, #0
  404ff4:	2300      	movs	r3, #0
  404ff6:	f002 ff05 	bl	407e04 <__aeabi_dcmpeq>
  404ffa:	4680      	mov	r8, r0
  404ffc:	2800      	cmp	r0, #0
  404ffe:	d02d      	beq.n	40505c <_dtoa_r+0xa4>
  405000:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405002:	2301      	movs	r3, #1
  405004:	6013      	str	r3, [r2, #0]
  405006:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405008:	2b00      	cmp	r3, #0
  40500a:	f000 80bd 	beq.w	405188 <_dtoa_r+0x1d0>
  40500e:	4895      	ldr	r0, [pc, #596]	; (405264 <_dtoa_r+0x2ac>)
  405010:	6018      	str	r0, [r3, #0]
  405012:	3801      	subs	r0, #1
  405014:	b01b      	add	sp, #108	; 0x6c
  405016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40501a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40501c:	f242 730f 	movw	r3, #9999	; 0x270f
  405020:	6013      	str	r3, [r2, #0]
  405022:	f1ba 0f00 	cmp.w	sl, #0
  405026:	d10d      	bne.n	405044 <_dtoa_r+0x8c>
  405028:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40502c:	b955      	cbnz	r5, 405044 <_dtoa_r+0x8c>
  40502e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405030:	488d      	ldr	r0, [pc, #564]	; (405268 <_dtoa_r+0x2b0>)
  405032:	2b00      	cmp	r3, #0
  405034:	d0ee      	beq.n	405014 <_dtoa_r+0x5c>
  405036:	f100 0308 	add.w	r3, r0, #8
  40503a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40503c:	6013      	str	r3, [r2, #0]
  40503e:	b01b      	add	sp, #108	; 0x6c
  405040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405044:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405046:	4889      	ldr	r0, [pc, #548]	; (40526c <_dtoa_r+0x2b4>)
  405048:	2b00      	cmp	r3, #0
  40504a:	d0e3      	beq.n	405014 <_dtoa_r+0x5c>
  40504c:	1cc3      	adds	r3, r0, #3
  40504e:	e7f4      	b.n	40503a <_dtoa_r+0x82>
  405050:	2301      	movs	r3, #1
  405052:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405056:	6033      	str	r3, [r6, #0]
  405058:	46ab      	mov	fp, r5
  40505a:	e7c5      	b.n	404fe8 <_dtoa_r+0x30>
  40505c:	aa18      	add	r2, sp, #96	; 0x60
  40505e:	ab19      	add	r3, sp, #100	; 0x64
  405060:	9201      	str	r2, [sp, #4]
  405062:	9300      	str	r3, [sp, #0]
  405064:	4652      	mov	r2, sl
  405066:	465b      	mov	r3, fp
  405068:	4620      	mov	r0, r4
  40506a:	f001 fd45 	bl	406af8 <__d2b>
  40506e:	0d2b      	lsrs	r3, r5, #20
  405070:	4681      	mov	r9, r0
  405072:	d071      	beq.n	405158 <_dtoa_r+0x1a0>
  405074:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405078:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40507c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40507e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405082:	4650      	mov	r0, sl
  405084:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405088:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40508c:	2200      	movs	r2, #0
  40508e:	4b78      	ldr	r3, [pc, #480]	; (405270 <_dtoa_r+0x2b8>)
  405090:	f002 fa9c 	bl	4075cc <__aeabi_dsub>
  405094:	a36c      	add	r3, pc, #432	; (adr r3, 405248 <_dtoa_r+0x290>)
  405096:	e9d3 2300 	ldrd	r2, r3, [r3]
  40509a:	f002 fc4b 	bl	407934 <__aeabi_dmul>
  40509e:	a36c      	add	r3, pc, #432	; (adr r3, 405250 <_dtoa_r+0x298>)
  4050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4050a4:	f002 fa94 	bl	4075d0 <__adddf3>
  4050a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4050ac:	4630      	mov	r0, r6
  4050ae:	f002 fbdb 	bl	407868 <__aeabi_i2d>
  4050b2:	a369      	add	r3, pc, #420	; (adr r3, 405258 <_dtoa_r+0x2a0>)
  4050b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4050b8:	f002 fc3c 	bl	407934 <__aeabi_dmul>
  4050bc:	4602      	mov	r2, r0
  4050be:	460b      	mov	r3, r1
  4050c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4050c4:	f002 fa84 	bl	4075d0 <__adddf3>
  4050c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4050cc:	f002 fee2 	bl	407e94 <__aeabi_d2iz>
  4050d0:	2200      	movs	r2, #0
  4050d2:	9002      	str	r0, [sp, #8]
  4050d4:	2300      	movs	r3, #0
  4050d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4050da:	f002 fe9d 	bl	407e18 <__aeabi_dcmplt>
  4050de:	2800      	cmp	r0, #0
  4050e0:	f040 8173 	bne.w	4053ca <_dtoa_r+0x412>
  4050e4:	9d02      	ldr	r5, [sp, #8]
  4050e6:	2d16      	cmp	r5, #22
  4050e8:	f200 815d 	bhi.w	4053a6 <_dtoa_r+0x3ee>
  4050ec:	4b61      	ldr	r3, [pc, #388]	; (405274 <_dtoa_r+0x2bc>)
  4050ee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4050f2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4050f6:	4652      	mov	r2, sl
  4050f8:	465b      	mov	r3, fp
  4050fa:	f002 feab 	bl	407e54 <__aeabi_dcmpgt>
  4050fe:	2800      	cmp	r0, #0
  405100:	f000 81c5 	beq.w	40548e <_dtoa_r+0x4d6>
  405104:	1e6b      	subs	r3, r5, #1
  405106:	9302      	str	r3, [sp, #8]
  405108:	2300      	movs	r3, #0
  40510a:	930e      	str	r3, [sp, #56]	; 0x38
  40510c:	1bbf      	subs	r7, r7, r6
  40510e:	1e7b      	subs	r3, r7, #1
  405110:	9306      	str	r3, [sp, #24]
  405112:	f100 8154 	bmi.w	4053be <_dtoa_r+0x406>
  405116:	2300      	movs	r3, #0
  405118:	9308      	str	r3, [sp, #32]
  40511a:	9b02      	ldr	r3, [sp, #8]
  40511c:	2b00      	cmp	r3, #0
  40511e:	f2c0 8145 	blt.w	4053ac <_dtoa_r+0x3f4>
  405122:	9a06      	ldr	r2, [sp, #24]
  405124:	930d      	str	r3, [sp, #52]	; 0x34
  405126:	4611      	mov	r1, r2
  405128:	4419      	add	r1, r3
  40512a:	2300      	movs	r3, #0
  40512c:	9106      	str	r1, [sp, #24]
  40512e:	930c      	str	r3, [sp, #48]	; 0x30
  405130:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405132:	2b09      	cmp	r3, #9
  405134:	d82a      	bhi.n	40518c <_dtoa_r+0x1d4>
  405136:	2b05      	cmp	r3, #5
  405138:	f340 865b 	ble.w	405df2 <_dtoa_r+0xe3a>
  40513c:	3b04      	subs	r3, #4
  40513e:	9324      	str	r3, [sp, #144]	; 0x90
  405140:	2500      	movs	r5, #0
  405142:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405144:	3b02      	subs	r3, #2
  405146:	2b03      	cmp	r3, #3
  405148:	f200 8642 	bhi.w	405dd0 <_dtoa_r+0xe18>
  40514c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405150:	02c903d4 	.word	0x02c903d4
  405154:	046103df 	.word	0x046103df
  405158:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40515a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40515c:	443e      	add	r6, r7
  40515e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405162:	2b20      	cmp	r3, #32
  405164:	f340 818e 	ble.w	405484 <_dtoa_r+0x4cc>
  405168:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40516c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405170:	409d      	lsls	r5, r3
  405172:	fa2a f000 	lsr.w	r0, sl, r0
  405176:	4328      	orrs	r0, r5
  405178:	f002 fb66 	bl	407848 <__aeabi_ui2d>
  40517c:	2301      	movs	r3, #1
  40517e:	3e01      	subs	r6, #1
  405180:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405184:	9314      	str	r3, [sp, #80]	; 0x50
  405186:	e781      	b.n	40508c <_dtoa_r+0xd4>
  405188:	483b      	ldr	r0, [pc, #236]	; (405278 <_dtoa_r+0x2c0>)
  40518a:	e743      	b.n	405014 <_dtoa_r+0x5c>
  40518c:	2100      	movs	r1, #0
  40518e:	6461      	str	r1, [r4, #68]	; 0x44
  405190:	4620      	mov	r0, r4
  405192:	9125      	str	r1, [sp, #148]	; 0x94
  405194:	f001 fa12 	bl	4065bc <_Balloc>
  405198:	f04f 33ff 	mov.w	r3, #4294967295
  40519c:	930a      	str	r3, [sp, #40]	; 0x28
  40519e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4051a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4051a2:	2301      	movs	r3, #1
  4051a4:	9004      	str	r0, [sp, #16]
  4051a6:	6420      	str	r0, [r4, #64]	; 0x40
  4051a8:	9224      	str	r2, [sp, #144]	; 0x90
  4051aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4051ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4051ae:	2b00      	cmp	r3, #0
  4051b0:	f2c0 80d9 	blt.w	405366 <_dtoa_r+0x3ae>
  4051b4:	9a02      	ldr	r2, [sp, #8]
  4051b6:	2a0e      	cmp	r2, #14
  4051b8:	f300 80d5 	bgt.w	405366 <_dtoa_r+0x3ae>
  4051bc:	4b2d      	ldr	r3, [pc, #180]	; (405274 <_dtoa_r+0x2bc>)
  4051be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4051c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4051c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4051ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4051cc:	2b00      	cmp	r3, #0
  4051ce:	f2c0 83ba 	blt.w	405946 <_dtoa_r+0x98e>
  4051d2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4051d6:	4650      	mov	r0, sl
  4051d8:	462a      	mov	r2, r5
  4051da:	4633      	mov	r3, r6
  4051dc:	4659      	mov	r1, fp
  4051de:	f002 fcd3 	bl	407b88 <__aeabi_ddiv>
  4051e2:	f002 fe57 	bl	407e94 <__aeabi_d2iz>
  4051e6:	4680      	mov	r8, r0
  4051e8:	f002 fb3e 	bl	407868 <__aeabi_i2d>
  4051ec:	462a      	mov	r2, r5
  4051ee:	4633      	mov	r3, r6
  4051f0:	f002 fba0 	bl	407934 <__aeabi_dmul>
  4051f4:	460b      	mov	r3, r1
  4051f6:	4602      	mov	r2, r0
  4051f8:	4659      	mov	r1, fp
  4051fa:	4650      	mov	r0, sl
  4051fc:	f002 f9e6 	bl	4075cc <__aeabi_dsub>
  405200:	9d04      	ldr	r5, [sp, #16]
  405202:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405206:	702b      	strb	r3, [r5, #0]
  405208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40520a:	2b01      	cmp	r3, #1
  40520c:	4606      	mov	r6, r0
  40520e:	460f      	mov	r7, r1
  405210:	f105 0501 	add.w	r5, r5, #1
  405214:	d068      	beq.n	4052e8 <_dtoa_r+0x330>
  405216:	2200      	movs	r2, #0
  405218:	4b18      	ldr	r3, [pc, #96]	; (40527c <_dtoa_r+0x2c4>)
  40521a:	f002 fb8b 	bl	407934 <__aeabi_dmul>
  40521e:	2200      	movs	r2, #0
  405220:	2300      	movs	r3, #0
  405222:	4606      	mov	r6, r0
  405224:	460f      	mov	r7, r1
  405226:	f002 fded 	bl	407e04 <__aeabi_dcmpeq>
  40522a:	2800      	cmp	r0, #0
  40522c:	f040 8088 	bne.w	405340 <_dtoa_r+0x388>
  405230:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405234:	f04f 0a00 	mov.w	sl, #0
  405238:	f8df b040 	ldr.w	fp, [pc, #64]	; 40527c <_dtoa_r+0x2c4>
  40523c:	940c      	str	r4, [sp, #48]	; 0x30
  40523e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405242:	e028      	b.n	405296 <_dtoa_r+0x2de>
  405244:	f3af 8000 	nop.w
  405248:	636f4361 	.word	0x636f4361
  40524c:	3fd287a7 	.word	0x3fd287a7
  405250:	8b60c8b3 	.word	0x8b60c8b3
  405254:	3fc68a28 	.word	0x3fc68a28
  405258:	509f79fb 	.word	0x509f79fb
  40525c:	3fd34413 	.word	0x3fd34413
  405260:	7ff00000 	.word	0x7ff00000
  405264:	004088cd 	.word	0x004088cd
  405268:	004088f0 	.word	0x004088f0
  40526c:	004088fc 	.word	0x004088fc
  405270:	3ff80000 	.word	0x3ff80000
  405274:	00408928 	.word	0x00408928
  405278:	004088cc 	.word	0x004088cc
  40527c:	40240000 	.word	0x40240000
  405280:	f002 fb58 	bl	407934 <__aeabi_dmul>
  405284:	2200      	movs	r2, #0
  405286:	2300      	movs	r3, #0
  405288:	4606      	mov	r6, r0
  40528a:	460f      	mov	r7, r1
  40528c:	f002 fdba 	bl	407e04 <__aeabi_dcmpeq>
  405290:	2800      	cmp	r0, #0
  405292:	f040 83c1 	bne.w	405a18 <_dtoa_r+0xa60>
  405296:	4642      	mov	r2, r8
  405298:	464b      	mov	r3, r9
  40529a:	4630      	mov	r0, r6
  40529c:	4639      	mov	r1, r7
  40529e:	f002 fc73 	bl	407b88 <__aeabi_ddiv>
  4052a2:	f002 fdf7 	bl	407e94 <__aeabi_d2iz>
  4052a6:	4604      	mov	r4, r0
  4052a8:	f002 fade 	bl	407868 <__aeabi_i2d>
  4052ac:	4642      	mov	r2, r8
  4052ae:	464b      	mov	r3, r9
  4052b0:	f002 fb40 	bl	407934 <__aeabi_dmul>
  4052b4:	4602      	mov	r2, r0
  4052b6:	460b      	mov	r3, r1
  4052b8:	4630      	mov	r0, r6
  4052ba:	4639      	mov	r1, r7
  4052bc:	f002 f986 	bl	4075cc <__aeabi_dsub>
  4052c0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4052c4:	9e04      	ldr	r6, [sp, #16]
  4052c6:	f805 eb01 	strb.w	lr, [r5], #1
  4052ca:	eba5 0e06 	sub.w	lr, r5, r6
  4052ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4052d0:	45b6      	cmp	lr, r6
  4052d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4052d6:	4652      	mov	r2, sl
  4052d8:	465b      	mov	r3, fp
  4052da:	d1d1      	bne.n	405280 <_dtoa_r+0x2c8>
  4052dc:	46a0      	mov	r8, r4
  4052de:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4052e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4052e4:	4606      	mov	r6, r0
  4052e6:	460f      	mov	r7, r1
  4052e8:	4632      	mov	r2, r6
  4052ea:	463b      	mov	r3, r7
  4052ec:	4630      	mov	r0, r6
  4052ee:	4639      	mov	r1, r7
  4052f0:	f002 f96e 	bl	4075d0 <__adddf3>
  4052f4:	4606      	mov	r6, r0
  4052f6:	460f      	mov	r7, r1
  4052f8:	4602      	mov	r2, r0
  4052fa:	460b      	mov	r3, r1
  4052fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405300:	f002 fd8a 	bl	407e18 <__aeabi_dcmplt>
  405304:	b948      	cbnz	r0, 40531a <_dtoa_r+0x362>
  405306:	4632      	mov	r2, r6
  405308:	463b      	mov	r3, r7
  40530a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40530e:	f002 fd79 	bl	407e04 <__aeabi_dcmpeq>
  405312:	b1a8      	cbz	r0, 405340 <_dtoa_r+0x388>
  405314:	f018 0f01 	tst.w	r8, #1
  405318:	d012      	beq.n	405340 <_dtoa_r+0x388>
  40531a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40531e:	9a04      	ldr	r2, [sp, #16]
  405320:	1e6b      	subs	r3, r5, #1
  405322:	e004      	b.n	40532e <_dtoa_r+0x376>
  405324:	429a      	cmp	r2, r3
  405326:	f000 8401 	beq.w	405b2c <_dtoa_r+0xb74>
  40532a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40532e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405332:	f103 0501 	add.w	r5, r3, #1
  405336:	d0f5      	beq.n	405324 <_dtoa_r+0x36c>
  405338:	f108 0801 	add.w	r8, r8, #1
  40533c:	f883 8000 	strb.w	r8, [r3]
  405340:	4649      	mov	r1, r9
  405342:	4620      	mov	r0, r4
  405344:	f001 f960 	bl	406608 <_Bfree>
  405348:	2200      	movs	r2, #0
  40534a:	9b02      	ldr	r3, [sp, #8]
  40534c:	702a      	strb	r2, [r5, #0]
  40534e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405350:	3301      	adds	r3, #1
  405352:	6013      	str	r3, [r2, #0]
  405354:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405356:	2b00      	cmp	r3, #0
  405358:	f000 839e 	beq.w	405a98 <_dtoa_r+0xae0>
  40535c:	9804      	ldr	r0, [sp, #16]
  40535e:	601d      	str	r5, [r3, #0]
  405360:	b01b      	add	sp, #108	; 0x6c
  405362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405366:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405368:	2a00      	cmp	r2, #0
  40536a:	d03e      	beq.n	4053ea <_dtoa_r+0x432>
  40536c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40536e:	2a01      	cmp	r2, #1
  405370:	f340 8311 	ble.w	405996 <_dtoa_r+0x9de>
  405374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405378:	1e5f      	subs	r7, r3, #1
  40537a:	42ba      	cmp	r2, r7
  40537c:	f2c0 838f 	blt.w	405a9e <_dtoa_r+0xae6>
  405380:	1bd7      	subs	r7, r2, r7
  405382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405384:	2b00      	cmp	r3, #0
  405386:	f2c0 848b 	blt.w	405ca0 <_dtoa_r+0xce8>
  40538a:	9d08      	ldr	r5, [sp, #32]
  40538c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40538e:	9a08      	ldr	r2, [sp, #32]
  405390:	441a      	add	r2, r3
  405392:	9208      	str	r2, [sp, #32]
  405394:	9a06      	ldr	r2, [sp, #24]
  405396:	2101      	movs	r1, #1
  405398:	441a      	add	r2, r3
  40539a:	4620      	mov	r0, r4
  40539c:	9206      	str	r2, [sp, #24]
  40539e:	f001 f9cd 	bl	40673c <__i2b>
  4053a2:	4606      	mov	r6, r0
  4053a4:	e024      	b.n	4053f0 <_dtoa_r+0x438>
  4053a6:	2301      	movs	r3, #1
  4053a8:	930e      	str	r3, [sp, #56]	; 0x38
  4053aa:	e6af      	b.n	40510c <_dtoa_r+0x154>
  4053ac:	9a08      	ldr	r2, [sp, #32]
  4053ae:	9b02      	ldr	r3, [sp, #8]
  4053b0:	1ad2      	subs	r2, r2, r3
  4053b2:	425b      	negs	r3, r3
  4053b4:	930c      	str	r3, [sp, #48]	; 0x30
  4053b6:	2300      	movs	r3, #0
  4053b8:	9208      	str	r2, [sp, #32]
  4053ba:	930d      	str	r3, [sp, #52]	; 0x34
  4053bc:	e6b8      	b.n	405130 <_dtoa_r+0x178>
  4053be:	f1c7 0301 	rsb	r3, r7, #1
  4053c2:	9308      	str	r3, [sp, #32]
  4053c4:	2300      	movs	r3, #0
  4053c6:	9306      	str	r3, [sp, #24]
  4053c8:	e6a7      	b.n	40511a <_dtoa_r+0x162>
  4053ca:	9d02      	ldr	r5, [sp, #8]
  4053cc:	4628      	mov	r0, r5
  4053ce:	f002 fa4b 	bl	407868 <__aeabi_i2d>
  4053d2:	4602      	mov	r2, r0
  4053d4:	460b      	mov	r3, r1
  4053d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4053da:	f002 fd13 	bl	407e04 <__aeabi_dcmpeq>
  4053de:	2800      	cmp	r0, #0
  4053e0:	f47f ae80 	bne.w	4050e4 <_dtoa_r+0x12c>
  4053e4:	1e6b      	subs	r3, r5, #1
  4053e6:	9302      	str	r3, [sp, #8]
  4053e8:	e67c      	b.n	4050e4 <_dtoa_r+0x12c>
  4053ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4053ec:	9d08      	ldr	r5, [sp, #32]
  4053ee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4053f0:	2d00      	cmp	r5, #0
  4053f2:	dd0c      	ble.n	40540e <_dtoa_r+0x456>
  4053f4:	9906      	ldr	r1, [sp, #24]
  4053f6:	2900      	cmp	r1, #0
  4053f8:	460b      	mov	r3, r1
  4053fa:	dd08      	ble.n	40540e <_dtoa_r+0x456>
  4053fc:	42a9      	cmp	r1, r5
  4053fe:	9a08      	ldr	r2, [sp, #32]
  405400:	bfa8      	it	ge
  405402:	462b      	movge	r3, r5
  405404:	1ad2      	subs	r2, r2, r3
  405406:	1aed      	subs	r5, r5, r3
  405408:	1acb      	subs	r3, r1, r3
  40540a:	9208      	str	r2, [sp, #32]
  40540c:	9306      	str	r3, [sp, #24]
  40540e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405410:	b1d3      	cbz	r3, 405448 <_dtoa_r+0x490>
  405412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405414:	2b00      	cmp	r3, #0
  405416:	f000 82b7 	beq.w	405988 <_dtoa_r+0x9d0>
  40541a:	2f00      	cmp	r7, #0
  40541c:	dd10      	ble.n	405440 <_dtoa_r+0x488>
  40541e:	4631      	mov	r1, r6
  405420:	463a      	mov	r2, r7
  405422:	4620      	mov	r0, r4
  405424:	f001 fa26 	bl	406874 <__pow5mult>
  405428:	464a      	mov	r2, r9
  40542a:	4601      	mov	r1, r0
  40542c:	4606      	mov	r6, r0
  40542e:	4620      	mov	r0, r4
  405430:	f001 f98e 	bl	406750 <__multiply>
  405434:	4649      	mov	r1, r9
  405436:	4680      	mov	r8, r0
  405438:	4620      	mov	r0, r4
  40543a:	f001 f8e5 	bl	406608 <_Bfree>
  40543e:	46c1      	mov	r9, r8
  405440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405442:	1bda      	subs	r2, r3, r7
  405444:	f040 82a1 	bne.w	40598a <_dtoa_r+0x9d2>
  405448:	2101      	movs	r1, #1
  40544a:	4620      	mov	r0, r4
  40544c:	f001 f976 	bl	40673c <__i2b>
  405450:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405452:	2b00      	cmp	r3, #0
  405454:	4680      	mov	r8, r0
  405456:	dd1c      	ble.n	405492 <_dtoa_r+0x4da>
  405458:	4601      	mov	r1, r0
  40545a:	461a      	mov	r2, r3
  40545c:	4620      	mov	r0, r4
  40545e:	f001 fa09 	bl	406874 <__pow5mult>
  405462:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405464:	2b01      	cmp	r3, #1
  405466:	4680      	mov	r8, r0
  405468:	f340 8254 	ble.w	405914 <_dtoa_r+0x95c>
  40546c:	2300      	movs	r3, #0
  40546e:	930c      	str	r3, [sp, #48]	; 0x30
  405470:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405474:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405478:	6918      	ldr	r0, [r3, #16]
  40547a:	f001 f90f 	bl	40669c <__hi0bits>
  40547e:	f1c0 0020 	rsb	r0, r0, #32
  405482:	e010      	b.n	4054a6 <_dtoa_r+0x4ee>
  405484:	f1c3 0520 	rsb	r5, r3, #32
  405488:	fa0a f005 	lsl.w	r0, sl, r5
  40548c:	e674      	b.n	405178 <_dtoa_r+0x1c0>
  40548e:	900e      	str	r0, [sp, #56]	; 0x38
  405490:	e63c      	b.n	40510c <_dtoa_r+0x154>
  405492:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405494:	2b01      	cmp	r3, #1
  405496:	f340 8287 	ble.w	4059a8 <_dtoa_r+0x9f0>
  40549a:	2300      	movs	r3, #0
  40549c:	930c      	str	r3, [sp, #48]	; 0x30
  40549e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4054a0:	2001      	movs	r0, #1
  4054a2:	2b00      	cmp	r3, #0
  4054a4:	d1e4      	bne.n	405470 <_dtoa_r+0x4b8>
  4054a6:	9a06      	ldr	r2, [sp, #24]
  4054a8:	4410      	add	r0, r2
  4054aa:	f010 001f 	ands.w	r0, r0, #31
  4054ae:	f000 80a1 	beq.w	4055f4 <_dtoa_r+0x63c>
  4054b2:	f1c0 0320 	rsb	r3, r0, #32
  4054b6:	2b04      	cmp	r3, #4
  4054b8:	f340 849e 	ble.w	405df8 <_dtoa_r+0xe40>
  4054bc:	9b08      	ldr	r3, [sp, #32]
  4054be:	f1c0 001c 	rsb	r0, r0, #28
  4054c2:	4403      	add	r3, r0
  4054c4:	9308      	str	r3, [sp, #32]
  4054c6:	4613      	mov	r3, r2
  4054c8:	4403      	add	r3, r0
  4054ca:	4405      	add	r5, r0
  4054cc:	9306      	str	r3, [sp, #24]
  4054ce:	9b08      	ldr	r3, [sp, #32]
  4054d0:	2b00      	cmp	r3, #0
  4054d2:	dd05      	ble.n	4054e0 <_dtoa_r+0x528>
  4054d4:	4649      	mov	r1, r9
  4054d6:	461a      	mov	r2, r3
  4054d8:	4620      	mov	r0, r4
  4054da:	f001 fa1b 	bl	406914 <__lshift>
  4054de:	4681      	mov	r9, r0
  4054e0:	9b06      	ldr	r3, [sp, #24]
  4054e2:	2b00      	cmp	r3, #0
  4054e4:	dd05      	ble.n	4054f2 <_dtoa_r+0x53a>
  4054e6:	4641      	mov	r1, r8
  4054e8:	461a      	mov	r2, r3
  4054ea:	4620      	mov	r0, r4
  4054ec:	f001 fa12 	bl	406914 <__lshift>
  4054f0:	4680      	mov	r8, r0
  4054f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4054f4:	2b00      	cmp	r3, #0
  4054f6:	f040 8086 	bne.w	405606 <_dtoa_r+0x64e>
  4054fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054fc:	2b00      	cmp	r3, #0
  4054fe:	f340 8266 	ble.w	4059ce <_dtoa_r+0xa16>
  405502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405504:	2b00      	cmp	r3, #0
  405506:	f000 8098 	beq.w	40563a <_dtoa_r+0x682>
  40550a:	2d00      	cmp	r5, #0
  40550c:	dd05      	ble.n	40551a <_dtoa_r+0x562>
  40550e:	4631      	mov	r1, r6
  405510:	462a      	mov	r2, r5
  405512:	4620      	mov	r0, r4
  405514:	f001 f9fe 	bl	406914 <__lshift>
  405518:	4606      	mov	r6, r0
  40551a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40551c:	2b00      	cmp	r3, #0
  40551e:	f040 8337 	bne.w	405b90 <_dtoa_r+0xbd8>
  405522:	9606      	str	r6, [sp, #24]
  405524:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405526:	9a04      	ldr	r2, [sp, #16]
  405528:	f8dd b018 	ldr.w	fp, [sp, #24]
  40552c:	3b01      	subs	r3, #1
  40552e:	18d3      	adds	r3, r2, r3
  405530:	930b      	str	r3, [sp, #44]	; 0x2c
  405532:	f00a 0301 	and.w	r3, sl, #1
  405536:	930c      	str	r3, [sp, #48]	; 0x30
  405538:	4617      	mov	r7, r2
  40553a:	46c2      	mov	sl, r8
  40553c:	4651      	mov	r1, sl
  40553e:	4648      	mov	r0, r9
  405540:	f7ff fca4 	bl	404e8c <quorem>
  405544:	4631      	mov	r1, r6
  405546:	4605      	mov	r5, r0
  405548:	4648      	mov	r0, r9
  40554a:	f001 fa35 	bl	4069b8 <__mcmp>
  40554e:	465a      	mov	r2, fp
  405550:	900a      	str	r0, [sp, #40]	; 0x28
  405552:	4651      	mov	r1, sl
  405554:	4620      	mov	r0, r4
  405556:	f001 fa4b 	bl	4069f0 <__mdiff>
  40555a:	68c2      	ldr	r2, [r0, #12]
  40555c:	4680      	mov	r8, r0
  40555e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405562:	2a00      	cmp	r2, #0
  405564:	f040 822b 	bne.w	4059be <_dtoa_r+0xa06>
  405568:	4601      	mov	r1, r0
  40556a:	4648      	mov	r0, r9
  40556c:	9308      	str	r3, [sp, #32]
  40556e:	f001 fa23 	bl	4069b8 <__mcmp>
  405572:	4641      	mov	r1, r8
  405574:	9006      	str	r0, [sp, #24]
  405576:	4620      	mov	r0, r4
  405578:	f001 f846 	bl	406608 <_Bfree>
  40557c:	9a06      	ldr	r2, [sp, #24]
  40557e:	9b08      	ldr	r3, [sp, #32]
  405580:	b932      	cbnz	r2, 405590 <_dtoa_r+0x5d8>
  405582:	9924      	ldr	r1, [sp, #144]	; 0x90
  405584:	b921      	cbnz	r1, 405590 <_dtoa_r+0x5d8>
  405586:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405588:	2a00      	cmp	r2, #0
  40558a:	f000 83ef 	beq.w	405d6c <_dtoa_r+0xdb4>
  40558e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405590:	990a      	ldr	r1, [sp, #40]	; 0x28
  405592:	2900      	cmp	r1, #0
  405594:	f2c0 829f 	blt.w	405ad6 <_dtoa_r+0xb1e>
  405598:	d105      	bne.n	4055a6 <_dtoa_r+0x5ee>
  40559a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40559c:	b919      	cbnz	r1, 4055a6 <_dtoa_r+0x5ee>
  40559e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4055a0:	2900      	cmp	r1, #0
  4055a2:	f000 8298 	beq.w	405ad6 <_dtoa_r+0xb1e>
  4055a6:	2a00      	cmp	r2, #0
  4055a8:	f300 8306 	bgt.w	405bb8 <_dtoa_r+0xc00>
  4055ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4055ae:	703b      	strb	r3, [r7, #0]
  4055b0:	f107 0801 	add.w	r8, r7, #1
  4055b4:	4297      	cmp	r7, r2
  4055b6:	4645      	mov	r5, r8
  4055b8:	f000 830c 	beq.w	405bd4 <_dtoa_r+0xc1c>
  4055bc:	4649      	mov	r1, r9
  4055be:	2300      	movs	r3, #0
  4055c0:	220a      	movs	r2, #10
  4055c2:	4620      	mov	r0, r4
  4055c4:	f001 f82a 	bl	40661c <__multadd>
  4055c8:	455e      	cmp	r6, fp
  4055ca:	4681      	mov	r9, r0
  4055cc:	4631      	mov	r1, r6
  4055ce:	f04f 0300 	mov.w	r3, #0
  4055d2:	f04f 020a 	mov.w	r2, #10
  4055d6:	4620      	mov	r0, r4
  4055d8:	f000 81eb 	beq.w	4059b2 <_dtoa_r+0x9fa>
  4055dc:	f001 f81e 	bl	40661c <__multadd>
  4055e0:	4659      	mov	r1, fp
  4055e2:	4606      	mov	r6, r0
  4055e4:	2300      	movs	r3, #0
  4055e6:	220a      	movs	r2, #10
  4055e8:	4620      	mov	r0, r4
  4055ea:	f001 f817 	bl	40661c <__multadd>
  4055ee:	4647      	mov	r7, r8
  4055f0:	4683      	mov	fp, r0
  4055f2:	e7a3      	b.n	40553c <_dtoa_r+0x584>
  4055f4:	201c      	movs	r0, #28
  4055f6:	9b08      	ldr	r3, [sp, #32]
  4055f8:	4403      	add	r3, r0
  4055fa:	9308      	str	r3, [sp, #32]
  4055fc:	9b06      	ldr	r3, [sp, #24]
  4055fe:	4403      	add	r3, r0
  405600:	4405      	add	r5, r0
  405602:	9306      	str	r3, [sp, #24]
  405604:	e763      	b.n	4054ce <_dtoa_r+0x516>
  405606:	4641      	mov	r1, r8
  405608:	4648      	mov	r0, r9
  40560a:	f001 f9d5 	bl	4069b8 <__mcmp>
  40560e:	2800      	cmp	r0, #0
  405610:	f6bf af73 	bge.w	4054fa <_dtoa_r+0x542>
  405614:	9f02      	ldr	r7, [sp, #8]
  405616:	4649      	mov	r1, r9
  405618:	2300      	movs	r3, #0
  40561a:	220a      	movs	r2, #10
  40561c:	4620      	mov	r0, r4
  40561e:	3f01      	subs	r7, #1
  405620:	9702      	str	r7, [sp, #8]
  405622:	f000 fffb 	bl	40661c <__multadd>
  405626:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405628:	4681      	mov	r9, r0
  40562a:	2b00      	cmp	r3, #0
  40562c:	f040 83b6 	bne.w	405d9c <_dtoa_r+0xde4>
  405630:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405632:	2b00      	cmp	r3, #0
  405634:	f340 83bf 	ble.w	405db6 <_dtoa_r+0xdfe>
  405638:	930a      	str	r3, [sp, #40]	; 0x28
  40563a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40563e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405640:	465d      	mov	r5, fp
  405642:	e002      	b.n	40564a <_dtoa_r+0x692>
  405644:	f000 ffea 	bl	40661c <__multadd>
  405648:	4681      	mov	r9, r0
  40564a:	4641      	mov	r1, r8
  40564c:	4648      	mov	r0, r9
  40564e:	f7ff fc1d 	bl	404e8c <quorem>
  405652:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405656:	f805 ab01 	strb.w	sl, [r5], #1
  40565a:	eba5 030b 	sub.w	r3, r5, fp
  40565e:	42bb      	cmp	r3, r7
  405660:	f04f 020a 	mov.w	r2, #10
  405664:	f04f 0300 	mov.w	r3, #0
  405668:	4649      	mov	r1, r9
  40566a:	4620      	mov	r0, r4
  40566c:	dbea      	blt.n	405644 <_dtoa_r+0x68c>
  40566e:	9b04      	ldr	r3, [sp, #16]
  405670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405672:	2a01      	cmp	r2, #1
  405674:	bfac      	ite	ge
  405676:	189b      	addge	r3, r3, r2
  405678:	3301      	addlt	r3, #1
  40567a:	461d      	mov	r5, r3
  40567c:	f04f 0b00 	mov.w	fp, #0
  405680:	4649      	mov	r1, r9
  405682:	2201      	movs	r2, #1
  405684:	4620      	mov	r0, r4
  405686:	f001 f945 	bl	406914 <__lshift>
  40568a:	4641      	mov	r1, r8
  40568c:	4681      	mov	r9, r0
  40568e:	f001 f993 	bl	4069b8 <__mcmp>
  405692:	2800      	cmp	r0, #0
  405694:	f340 823d 	ble.w	405b12 <_dtoa_r+0xb5a>
  405698:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40569c:	9904      	ldr	r1, [sp, #16]
  40569e:	1e6b      	subs	r3, r5, #1
  4056a0:	e004      	b.n	4056ac <_dtoa_r+0x6f4>
  4056a2:	428b      	cmp	r3, r1
  4056a4:	f000 81ae 	beq.w	405a04 <_dtoa_r+0xa4c>
  4056a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4056ac:	2a39      	cmp	r2, #57	; 0x39
  4056ae:	f103 0501 	add.w	r5, r3, #1
  4056b2:	d0f6      	beq.n	4056a2 <_dtoa_r+0x6ea>
  4056b4:	3201      	adds	r2, #1
  4056b6:	701a      	strb	r2, [r3, #0]
  4056b8:	4641      	mov	r1, r8
  4056ba:	4620      	mov	r0, r4
  4056bc:	f000 ffa4 	bl	406608 <_Bfree>
  4056c0:	2e00      	cmp	r6, #0
  4056c2:	f43f ae3d 	beq.w	405340 <_dtoa_r+0x388>
  4056c6:	f1bb 0f00 	cmp.w	fp, #0
  4056ca:	d005      	beq.n	4056d8 <_dtoa_r+0x720>
  4056cc:	45b3      	cmp	fp, r6
  4056ce:	d003      	beq.n	4056d8 <_dtoa_r+0x720>
  4056d0:	4659      	mov	r1, fp
  4056d2:	4620      	mov	r0, r4
  4056d4:	f000 ff98 	bl	406608 <_Bfree>
  4056d8:	4631      	mov	r1, r6
  4056da:	4620      	mov	r0, r4
  4056dc:	f000 ff94 	bl	406608 <_Bfree>
  4056e0:	e62e      	b.n	405340 <_dtoa_r+0x388>
  4056e2:	2300      	movs	r3, #0
  4056e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4056e6:	9b02      	ldr	r3, [sp, #8]
  4056e8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4056ea:	4413      	add	r3, r2
  4056ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4056ee:	3301      	adds	r3, #1
  4056f0:	2b01      	cmp	r3, #1
  4056f2:	461f      	mov	r7, r3
  4056f4:	461e      	mov	r6, r3
  4056f6:	930a      	str	r3, [sp, #40]	; 0x28
  4056f8:	bfb8      	it	lt
  4056fa:	2701      	movlt	r7, #1
  4056fc:	2100      	movs	r1, #0
  4056fe:	2f17      	cmp	r7, #23
  405700:	6461      	str	r1, [r4, #68]	; 0x44
  405702:	d90a      	bls.n	40571a <_dtoa_r+0x762>
  405704:	2201      	movs	r2, #1
  405706:	2304      	movs	r3, #4
  405708:	005b      	lsls	r3, r3, #1
  40570a:	f103 0014 	add.w	r0, r3, #20
  40570e:	4287      	cmp	r7, r0
  405710:	4611      	mov	r1, r2
  405712:	f102 0201 	add.w	r2, r2, #1
  405716:	d2f7      	bcs.n	405708 <_dtoa_r+0x750>
  405718:	6461      	str	r1, [r4, #68]	; 0x44
  40571a:	4620      	mov	r0, r4
  40571c:	f000 ff4e 	bl	4065bc <_Balloc>
  405720:	2e0e      	cmp	r6, #14
  405722:	9004      	str	r0, [sp, #16]
  405724:	6420      	str	r0, [r4, #64]	; 0x40
  405726:	f63f ad41 	bhi.w	4051ac <_dtoa_r+0x1f4>
  40572a:	2d00      	cmp	r5, #0
  40572c:	f43f ad3e 	beq.w	4051ac <_dtoa_r+0x1f4>
  405730:	9902      	ldr	r1, [sp, #8]
  405732:	2900      	cmp	r1, #0
  405734:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405738:	f340 8202 	ble.w	405b40 <_dtoa_r+0xb88>
  40573c:	4bb8      	ldr	r3, [pc, #736]	; (405a20 <_dtoa_r+0xa68>)
  40573e:	f001 020f 	and.w	r2, r1, #15
  405742:	110d      	asrs	r5, r1, #4
  405744:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405748:	06e9      	lsls	r1, r5, #27
  40574a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40574e:	f140 81ae 	bpl.w	405aae <_dtoa_r+0xaf6>
  405752:	4bb4      	ldr	r3, [pc, #720]	; (405a24 <_dtoa_r+0xa6c>)
  405754:	4650      	mov	r0, sl
  405756:	4659      	mov	r1, fp
  405758:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40575c:	f002 fa14 	bl	407b88 <__aeabi_ddiv>
  405760:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405764:	f005 050f 	and.w	r5, r5, #15
  405768:	f04f 0a03 	mov.w	sl, #3
  40576c:	b18d      	cbz	r5, 405792 <_dtoa_r+0x7da>
  40576e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405a24 <_dtoa_r+0xa6c>
  405772:	07ea      	lsls	r2, r5, #31
  405774:	d509      	bpl.n	40578a <_dtoa_r+0x7d2>
  405776:	4630      	mov	r0, r6
  405778:	4639      	mov	r1, r7
  40577a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40577e:	f002 f8d9 	bl	407934 <__aeabi_dmul>
  405782:	f10a 0a01 	add.w	sl, sl, #1
  405786:	4606      	mov	r6, r0
  405788:	460f      	mov	r7, r1
  40578a:	106d      	asrs	r5, r5, #1
  40578c:	f108 0808 	add.w	r8, r8, #8
  405790:	d1ef      	bne.n	405772 <_dtoa_r+0x7ba>
  405792:	463b      	mov	r3, r7
  405794:	4632      	mov	r2, r6
  405796:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40579a:	f002 f9f5 	bl	407b88 <__aeabi_ddiv>
  40579e:	4607      	mov	r7, r0
  4057a0:	4688      	mov	r8, r1
  4057a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057a4:	b143      	cbz	r3, 4057b8 <_dtoa_r+0x800>
  4057a6:	2200      	movs	r2, #0
  4057a8:	4b9f      	ldr	r3, [pc, #636]	; (405a28 <_dtoa_r+0xa70>)
  4057aa:	4638      	mov	r0, r7
  4057ac:	4641      	mov	r1, r8
  4057ae:	f002 fb33 	bl	407e18 <__aeabi_dcmplt>
  4057b2:	2800      	cmp	r0, #0
  4057b4:	f040 8286 	bne.w	405cc4 <_dtoa_r+0xd0c>
  4057b8:	4650      	mov	r0, sl
  4057ba:	f002 f855 	bl	407868 <__aeabi_i2d>
  4057be:	463a      	mov	r2, r7
  4057c0:	4643      	mov	r3, r8
  4057c2:	f002 f8b7 	bl	407934 <__aeabi_dmul>
  4057c6:	4b99      	ldr	r3, [pc, #612]	; (405a2c <_dtoa_r+0xa74>)
  4057c8:	2200      	movs	r2, #0
  4057ca:	f001 ff01 	bl	4075d0 <__adddf3>
  4057ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057d0:	4605      	mov	r5, r0
  4057d2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4057d6:	2b00      	cmp	r3, #0
  4057d8:	f000 813e 	beq.w	405a58 <_dtoa_r+0xaa0>
  4057dc:	9b02      	ldr	r3, [sp, #8]
  4057de:	9315      	str	r3, [sp, #84]	; 0x54
  4057e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057e2:	9312      	str	r3, [sp, #72]	; 0x48
  4057e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4057e6:	2b00      	cmp	r3, #0
  4057e8:	f000 81fa 	beq.w	405be0 <_dtoa_r+0xc28>
  4057ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4057ee:	4b8c      	ldr	r3, [pc, #560]	; (405a20 <_dtoa_r+0xa68>)
  4057f0:	498f      	ldr	r1, [pc, #572]	; (405a30 <_dtoa_r+0xa78>)
  4057f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4057f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4057fa:	2000      	movs	r0, #0
  4057fc:	f002 f9c4 	bl	407b88 <__aeabi_ddiv>
  405800:	462a      	mov	r2, r5
  405802:	4633      	mov	r3, r6
  405804:	f001 fee2 	bl	4075cc <__aeabi_dsub>
  405808:	4682      	mov	sl, r0
  40580a:	468b      	mov	fp, r1
  40580c:	4638      	mov	r0, r7
  40580e:	4641      	mov	r1, r8
  405810:	f002 fb40 	bl	407e94 <__aeabi_d2iz>
  405814:	4605      	mov	r5, r0
  405816:	f002 f827 	bl	407868 <__aeabi_i2d>
  40581a:	4602      	mov	r2, r0
  40581c:	460b      	mov	r3, r1
  40581e:	4638      	mov	r0, r7
  405820:	4641      	mov	r1, r8
  405822:	f001 fed3 	bl	4075cc <__aeabi_dsub>
  405826:	3530      	adds	r5, #48	; 0x30
  405828:	fa5f f885 	uxtb.w	r8, r5
  40582c:	9d04      	ldr	r5, [sp, #16]
  40582e:	4606      	mov	r6, r0
  405830:	460f      	mov	r7, r1
  405832:	f885 8000 	strb.w	r8, [r5]
  405836:	4602      	mov	r2, r0
  405838:	460b      	mov	r3, r1
  40583a:	4650      	mov	r0, sl
  40583c:	4659      	mov	r1, fp
  40583e:	3501      	adds	r5, #1
  405840:	f002 fb08 	bl	407e54 <__aeabi_dcmpgt>
  405844:	2800      	cmp	r0, #0
  405846:	d154      	bne.n	4058f2 <_dtoa_r+0x93a>
  405848:	4632      	mov	r2, r6
  40584a:	463b      	mov	r3, r7
  40584c:	2000      	movs	r0, #0
  40584e:	4976      	ldr	r1, [pc, #472]	; (405a28 <_dtoa_r+0xa70>)
  405850:	f001 febc 	bl	4075cc <__aeabi_dsub>
  405854:	4602      	mov	r2, r0
  405856:	460b      	mov	r3, r1
  405858:	4650      	mov	r0, sl
  40585a:	4659      	mov	r1, fp
  40585c:	f002 fafa 	bl	407e54 <__aeabi_dcmpgt>
  405860:	2800      	cmp	r0, #0
  405862:	f040 8270 	bne.w	405d46 <_dtoa_r+0xd8e>
  405866:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405868:	2a01      	cmp	r2, #1
  40586a:	f000 8111 	beq.w	405a90 <_dtoa_r+0xad8>
  40586e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405870:	9a04      	ldr	r2, [sp, #16]
  405872:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405876:	4413      	add	r3, r2
  405878:	4699      	mov	r9, r3
  40587a:	e00d      	b.n	405898 <_dtoa_r+0x8e0>
  40587c:	2000      	movs	r0, #0
  40587e:	496a      	ldr	r1, [pc, #424]	; (405a28 <_dtoa_r+0xa70>)
  405880:	f001 fea4 	bl	4075cc <__aeabi_dsub>
  405884:	4652      	mov	r2, sl
  405886:	465b      	mov	r3, fp
  405888:	f002 fac6 	bl	407e18 <__aeabi_dcmplt>
  40588c:	2800      	cmp	r0, #0
  40588e:	f040 8258 	bne.w	405d42 <_dtoa_r+0xd8a>
  405892:	454d      	cmp	r5, r9
  405894:	f000 80fa 	beq.w	405a8c <_dtoa_r+0xad4>
  405898:	4650      	mov	r0, sl
  40589a:	4659      	mov	r1, fp
  40589c:	2200      	movs	r2, #0
  40589e:	4b65      	ldr	r3, [pc, #404]	; (405a34 <_dtoa_r+0xa7c>)
  4058a0:	f002 f848 	bl	407934 <__aeabi_dmul>
  4058a4:	2200      	movs	r2, #0
  4058a6:	4b63      	ldr	r3, [pc, #396]	; (405a34 <_dtoa_r+0xa7c>)
  4058a8:	4682      	mov	sl, r0
  4058aa:	468b      	mov	fp, r1
  4058ac:	4630      	mov	r0, r6
  4058ae:	4639      	mov	r1, r7
  4058b0:	f002 f840 	bl	407934 <__aeabi_dmul>
  4058b4:	460f      	mov	r7, r1
  4058b6:	4606      	mov	r6, r0
  4058b8:	f002 faec 	bl	407e94 <__aeabi_d2iz>
  4058bc:	4680      	mov	r8, r0
  4058be:	f001 ffd3 	bl	407868 <__aeabi_i2d>
  4058c2:	4602      	mov	r2, r0
  4058c4:	460b      	mov	r3, r1
  4058c6:	4630      	mov	r0, r6
  4058c8:	4639      	mov	r1, r7
  4058ca:	f001 fe7f 	bl	4075cc <__aeabi_dsub>
  4058ce:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4058d2:	fa5f f888 	uxtb.w	r8, r8
  4058d6:	4652      	mov	r2, sl
  4058d8:	465b      	mov	r3, fp
  4058da:	f805 8b01 	strb.w	r8, [r5], #1
  4058de:	4606      	mov	r6, r0
  4058e0:	460f      	mov	r7, r1
  4058e2:	f002 fa99 	bl	407e18 <__aeabi_dcmplt>
  4058e6:	4632      	mov	r2, r6
  4058e8:	463b      	mov	r3, r7
  4058ea:	2800      	cmp	r0, #0
  4058ec:	d0c6      	beq.n	40587c <_dtoa_r+0x8c4>
  4058ee:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4058f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4058f4:	9302      	str	r3, [sp, #8]
  4058f6:	e523      	b.n	405340 <_dtoa_r+0x388>
  4058f8:	2300      	movs	r3, #0
  4058fa:	930b      	str	r3, [sp, #44]	; 0x2c
  4058fc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4058fe:	2b00      	cmp	r3, #0
  405900:	f340 80dc 	ble.w	405abc <_dtoa_r+0xb04>
  405904:	461f      	mov	r7, r3
  405906:	461e      	mov	r6, r3
  405908:	930f      	str	r3, [sp, #60]	; 0x3c
  40590a:	930a      	str	r3, [sp, #40]	; 0x28
  40590c:	e6f6      	b.n	4056fc <_dtoa_r+0x744>
  40590e:	2301      	movs	r3, #1
  405910:	930b      	str	r3, [sp, #44]	; 0x2c
  405912:	e7f3      	b.n	4058fc <_dtoa_r+0x944>
  405914:	f1ba 0f00 	cmp.w	sl, #0
  405918:	f47f ada8 	bne.w	40546c <_dtoa_r+0x4b4>
  40591c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405920:	2b00      	cmp	r3, #0
  405922:	f47f adba 	bne.w	40549a <_dtoa_r+0x4e2>
  405926:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40592a:	0d3f      	lsrs	r7, r7, #20
  40592c:	053f      	lsls	r7, r7, #20
  40592e:	2f00      	cmp	r7, #0
  405930:	f000 820d 	beq.w	405d4e <_dtoa_r+0xd96>
  405934:	9b08      	ldr	r3, [sp, #32]
  405936:	3301      	adds	r3, #1
  405938:	9308      	str	r3, [sp, #32]
  40593a:	9b06      	ldr	r3, [sp, #24]
  40593c:	3301      	adds	r3, #1
  40593e:	9306      	str	r3, [sp, #24]
  405940:	2301      	movs	r3, #1
  405942:	930c      	str	r3, [sp, #48]	; 0x30
  405944:	e5ab      	b.n	40549e <_dtoa_r+0x4e6>
  405946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405948:	2b00      	cmp	r3, #0
  40594a:	f73f ac42 	bgt.w	4051d2 <_dtoa_r+0x21a>
  40594e:	f040 8221 	bne.w	405d94 <_dtoa_r+0xddc>
  405952:	2200      	movs	r2, #0
  405954:	4b38      	ldr	r3, [pc, #224]	; (405a38 <_dtoa_r+0xa80>)
  405956:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40595a:	f001 ffeb 	bl	407934 <__aeabi_dmul>
  40595e:	4652      	mov	r2, sl
  405960:	465b      	mov	r3, fp
  405962:	f002 fa6d 	bl	407e40 <__aeabi_dcmpge>
  405966:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40596a:	4646      	mov	r6, r8
  40596c:	2800      	cmp	r0, #0
  40596e:	d041      	beq.n	4059f4 <_dtoa_r+0xa3c>
  405970:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405972:	9d04      	ldr	r5, [sp, #16]
  405974:	43db      	mvns	r3, r3
  405976:	9302      	str	r3, [sp, #8]
  405978:	4641      	mov	r1, r8
  40597a:	4620      	mov	r0, r4
  40597c:	f000 fe44 	bl	406608 <_Bfree>
  405980:	2e00      	cmp	r6, #0
  405982:	f43f acdd 	beq.w	405340 <_dtoa_r+0x388>
  405986:	e6a7      	b.n	4056d8 <_dtoa_r+0x720>
  405988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40598a:	4649      	mov	r1, r9
  40598c:	4620      	mov	r0, r4
  40598e:	f000 ff71 	bl	406874 <__pow5mult>
  405992:	4681      	mov	r9, r0
  405994:	e558      	b.n	405448 <_dtoa_r+0x490>
  405996:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405998:	2a00      	cmp	r2, #0
  40599a:	f000 8187 	beq.w	405cac <_dtoa_r+0xcf4>
  40599e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4059a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4059a4:	9d08      	ldr	r5, [sp, #32]
  4059a6:	e4f2      	b.n	40538e <_dtoa_r+0x3d6>
  4059a8:	f1ba 0f00 	cmp.w	sl, #0
  4059ac:	f47f ad75 	bne.w	40549a <_dtoa_r+0x4e2>
  4059b0:	e7b4      	b.n	40591c <_dtoa_r+0x964>
  4059b2:	f000 fe33 	bl	40661c <__multadd>
  4059b6:	4647      	mov	r7, r8
  4059b8:	4606      	mov	r6, r0
  4059ba:	4683      	mov	fp, r0
  4059bc:	e5be      	b.n	40553c <_dtoa_r+0x584>
  4059be:	4601      	mov	r1, r0
  4059c0:	4620      	mov	r0, r4
  4059c2:	9306      	str	r3, [sp, #24]
  4059c4:	f000 fe20 	bl	406608 <_Bfree>
  4059c8:	2201      	movs	r2, #1
  4059ca:	9b06      	ldr	r3, [sp, #24]
  4059cc:	e5e0      	b.n	405590 <_dtoa_r+0x5d8>
  4059ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059d0:	2b02      	cmp	r3, #2
  4059d2:	f77f ad96 	ble.w	405502 <_dtoa_r+0x54a>
  4059d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059d8:	2b00      	cmp	r3, #0
  4059da:	d1c9      	bne.n	405970 <_dtoa_r+0x9b8>
  4059dc:	4641      	mov	r1, r8
  4059de:	2205      	movs	r2, #5
  4059e0:	4620      	mov	r0, r4
  4059e2:	f000 fe1b 	bl	40661c <__multadd>
  4059e6:	4601      	mov	r1, r0
  4059e8:	4680      	mov	r8, r0
  4059ea:	4648      	mov	r0, r9
  4059ec:	f000 ffe4 	bl	4069b8 <__mcmp>
  4059f0:	2800      	cmp	r0, #0
  4059f2:	ddbd      	ble.n	405970 <_dtoa_r+0x9b8>
  4059f4:	9a02      	ldr	r2, [sp, #8]
  4059f6:	9904      	ldr	r1, [sp, #16]
  4059f8:	2331      	movs	r3, #49	; 0x31
  4059fa:	3201      	adds	r2, #1
  4059fc:	9202      	str	r2, [sp, #8]
  4059fe:	700b      	strb	r3, [r1, #0]
  405a00:	1c4d      	adds	r5, r1, #1
  405a02:	e7b9      	b.n	405978 <_dtoa_r+0x9c0>
  405a04:	9a02      	ldr	r2, [sp, #8]
  405a06:	3201      	adds	r2, #1
  405a08:	9202      	str	r2, [sp, #8]
  405a0a:	9a04      	ldr	r2, [sp, #16]
  405a0c:	2331      	movs	r3, #49	; 0x31
  405a0e:	7013      	strb	r3, [r2, #0]
  405a10:	e652      	b.n	4056b8 <_dtoa_r+0x700>
  405a12:	2301      	movs	r3, #1
  405a14:	930b      	str	r3, [sp, #44]	; 0x2c
  405a16:	e666      	b.n	4056e6 <_dtoa_r+0x72e>
  405a18:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405a1c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405a1e:	e48f      	b.n	405340 <_dtoa_r+0x388>
  405a20:	00408928 	.word	0x00408928
  405a24:	00408900 	.word	0x00408900
  405a28:	3ff00000 	.word	0x3ff00000
  405a2c:	401c0000 	.word	0x401c0000
  405a30:	3fe00000 	.word	0x3fe00000
  405a34:	40240000 	.word	0x40240000
  405a38:	40140000 	.word	0x40140000
  405a3c:	4650      	mov	r0, sl
  405a3e:	f001 ff13 	bl	407868 <__aeabi_i2d>
  405a42:	463a      	mov	r2, r7
  405a44:	4643      	mov	r3, r8
  405a46:	f001 ff75 	bl	407934 <__aeabi_dmul>
  405a4a:	2200      	movs	r2, #0
  405a4c:	4bc1      	ldr	r3, [pc, #772]	; (405d54 <_dtoa_r+0xd9c>)
  405a4e:	f001 fdbf 	bl	4075d0 <__adddf3>
  405a52:	4605      	mov	r5, r0
  405a54:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a58:	4641      	mov	r1, r8
  405a5a:	2200      	movs	r2, #0
  405a5c:	4bbe      	ldr	r3, [pc, #760]	; (405d58 <_dtoa_r+0xda0>)
  405a5e:	4638      	mov	r0, r7
  405a60:	f001 fdb4 	bl	4075cc <__aeabi_dsub>
  405a64:	462a      	mov	r2, r5
  405a66:	4633      	mov	r3, r6
  405a68:	4682      	mov	sl, r0
  405a6a:	468b      	mov	fp, r1
  405a6c:	f002 f9f2 	bl	407e54 <__aeabi_dcmpgt>
  405a70:	4680      	mov	r8, r0
  405a72:	2800      	cmp	r0, #0
  405a74:	f040 8110 	bne.w	405c98 <_dtoa_r+0xce0>
  405a78:	462a      	mov	r2, r5
  405a7a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405a7e:	4650      	mov	r0, sl
  405a80:	4659      	mov	r1, fp
  405a82:	f002 f9c9 	bl	407e18 <__aeabi_dcmplt>
  405a86:	b118      	cbz	r0, 405a90 <_dtoa_r+0xad8>
  405a88:	4646      	mov	r6, r8
  405a8a:	e771      	b.n	405970 <_dtoa_r+0x9b8>
  405a8c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405a90:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405a94:	f7ff bb8a 	b.w	4051ac <_dtoa_r+0x1f4>
  405a98:	9804      	ldr	r0, [sp, #16]
  405a9a:	f7ff babb 	b.w	405014 <_dtoa_r+0x5c>
  405a9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405aa0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405aa2:	970c      	str	r7, [sp, #48]	; 0x30
  405aa4:	1afb      	subs	r3, r7, r3
  405aa6:	441a      	add	r2, r3
  405aa8:	920d      	str	r2, [sp, #52]	; 0x34
  405aaa:	2700      	movs	r7, #0
  405aac:	e469      	b.n	405382 <_dtoa_r+0x3ca>
  405aae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405ab2:	f04f 0a02 	mov.w	sl, #2
  405ab6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405aba:	e657      	b.n	40576c <_dtoa_r+0x7b4>
  405abc:	2100      	movs	r1, #0
  405abe:	2301      	movs	r3, #1
  405ac0:	6461      	str	r1, [r4, #68]	; 0x44
  405ac2:	4620      	mov	r0, r4
  405ac4:	9325      	str	r3, [sp, #148]	; 0x94
  405ac6:	f000 fd79 	bl	4065bc <_Balloc>
  405aca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405acc:	9004      	str	r0, [sp, #16]
  405ace:	6420      	str	r0, [r4, #64]	; 0x40
  405ad0:	930a      	str	r3, [sp, #40]	; 0x28
  405ad2:	930f      	str	r3, [sp, #60]	; 0x3c
  405ad4:	e629      	b.n	40572a <_dtoa_r+0x772>
  405ad6:	2a00      	cmp	r2, #0
  405ad8:	46d0      	mov	r8, sl
  405ada:	f8cd b018 	str.w	fp, [sp, #24]
  405ade:	469a      	mov	sl, r3
  405ae0:	dd11      	ble.n	405b06 <_dtoa_r+0xb4e>
  405ae2:	4649      	mov	r1, r9
  405ae4:	2201      	movs	r2, #1
  405ae6:	4620      	mov	r0, r4
  405ae8:	f000 ff14 	bl	406914 <__lshift>
  405aec:	4641      	mov	r1, r8
  405aee:	4681      	mov	r9, r0
  405af0:	f000 ff62 	bl	4069b8 <__mcmp>
  405af4:	2800      	cmp	r0, #0
  405af6:	f340 8146 	ble.w	405d86 <_dtoa_r+0xdce>
  405afa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405afe:	f000 8106 	beq.w	405d0e <_dtoa_r+0xd56>
  405b02:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405b06:	46b3      	mov	fp, r6
  405b08:	f887 a000 	strb.w	sl, [r7]
  405b0c:	1c7d      	adds	r5, r7, #1
  405b0e:	9e06      	ldr	r6, [sp, #24]
  405b10:	e5d2      	b.n	4056b8 <_dtoa_r+0x700>
  405b12:	d104      	bne.n	405b1e <_dtoa_r+0xb66>
  405b14:	f01a 0f01 	tst.w	sl, #1
  405b18:	d001      	beq.n	405b1e <_dtoa_r+0xb66>
  405b1a:	e5bd      	b.n	405698 <_dtoa_r+0x6e0>
  405b1c:	4615      	mov	r5, r2
  405b1e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405b22:	2b30      	cmp	r3, #48	; 0x30
  405b24:	f105 32ff 	add.w	r2, r5, #4294967295
  405b28:	d0f8      	beq.n	405b1c <_dtoa_r+0xb64>
  405b2a:	e5c5      	b.n	4056b8 <_dtoa_r+0x700>
  405b2c:	9904      	ldr	r1, [sp, #16]
  405b2e:	2230      	movs	r2, #48	; 0x30
  405b30:	700a      	strb	r2, [r1, #0]
  405b32:	9a02      	ldr	r2, [sp, #8]
  405b34:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405b38:	3201      	adds	r2, #1
  405b3a:	9202      	str	r2, [sp, #8]
  405b3c:	f7ff bbfc 	b.w	405338 <_dtoa_r+0x380>
  405b40:	f000 80bb 	beq.w	405cba <_dtoa_r+0xd02>
  405b44:	9b02      	ldr	r3, [sp, #8]
  405b46:	425d      	negs	r5, r3
  405b48:	4b84      	ldr	r3, [pc, #528]	; (405d5c <_dtoa_r+0xda4>)
  405b4a:	f005 020f 	and.w	r2, r5, #15
  405b4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405b52:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405b5a:	f001 feeb 	bl	407934 <__aeabi_dmul>
  405b5e:	112d      	asrs	r5, r5, #4
  405b60:	4607      	mov	r7, r0
  405b62:	4688      	mov	r8, r1
  405b64:	f000 812c 	beq.w	405dc0 <_dtoa_r+0xe08>
  405b68:	4e7d      	ldr	r6, [pc, #500]	; (405d60 <_dtoa_r+0xda8>)
  405b6a:	f04f 0a02 	mov.w	sl, #2
  405b6e:	07eb      	lsls	r3, r5, #31
  405b70:	d509      	bpl.n	405b86 <_dtoa_r+0xbce>
  405b72:	4638      	mov	r0, r7
  405b74:	4641      	mov	r1, r8
  405b76:	e9d6 2300 	ldrd	r2, r3, [r6]
  405b7a:	f001 fedb 	bl	407934 <__aeabi_dmul>
  405b7e:	f10a 0a01 	add.w	sl, sl, #1
  405b82:	4607      	mov	r7, r0
  405b84:	4688      	mov	r8, r1
  405b86:	106d      	asrs	r5, r5, #1
  405b88:	f106 0608 	add.w	r6, r6, #8
  405b8c:	d1ef      	bne.n	405b6e <_dtoa_r+0xbb6>
  405b8e:	e608      	b.n	4057a2 <_dtoa_r+0x7ea>
  405b90:	6871      	ldr	r1, [r6, #4]
  405b92:	4620      	mov	r0, r4
  405b94:	f000 fd12 	bl	4065bc <_Balloc>
  405b98:	6933      	ldr	r3, [r6, #16]
  405b9a:	3302      	adds	r3, #2
  405b9c:	009a      	lsls	r2, r3, #2
  405b9e:	4605      	mov	r5, r0
  405ba0:	f106 010c 	add.w	r1, r6, #12
  405ba4:	300c      	adds	r0, #12
  405ba6:	f000 fc63 	bl	406470 <memcpy>
  405baa:	4629      	mov	r1, r5
  405bac:	2201      	movs	r2, #1
  405bae:	4620      	mov	r0, r4
  405bb0:	f000 feb0 	bl	406914 <__lshift>
  405bb4:	9006      	str	r0, [sp, #24]
  405bb6:	e4b5      	b.n	405524 <_dtoa_r+0x56c>
  405bb8:	2b39      	cmp	r3, #57	; 0x39
  405bba:	f8cd b018 	str.w	fp, [sp, #24]
  405bbe:	46d0      	mov	r8, sl
  405bc0:	f000 80a5 	beq.w	405d0e <_dtoa_r+0xd56>
  405bc4:	f103 0a01 	add.w	sl, r3, #1
  405bc8:	46b3      	mov	fp, r6
  405bca:	f887 a000 	strb.w	sl, [r7]
  405bce:	1c7d      	adds	r5, r7, #1
  405bd0:	9e06      	ldr	r6, [sp, #24]
  405bd2:	e571      	b.n	4056b8 <_dtoa_r+0x700>
  405bd4:	465a      	mov	r2, fp
  405bd6:	46d0      	mov	r8, sl
  405bd8:	46b3      	mov	fp, r6
  405bda:	469a      	mov	sl, r3
  405bdc:	4616      	mov	r6, r2
  405bde:	e54f      	b.n	405680 <_dtoa_r+0x6c8>
  405be0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405be2:	495e      	ldr	r1, [pc, #376]	; (405d5c <_dtoa_r+0xda4>)
  405be4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405be8:	462a      	mov	r2, r5
  405bea:	4633      	mov	r3, r6
  405bec:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405bf0:	f001 fea0 	bl	407934 <__aeabi_dmul>
  405bf4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405bf8:	4638      	mov	r0, r7
  405bfa:	4641      	mov	r1, r8
  405bfc:	f002 f94a 	bl	407e94 <__aeabi_d2iz>
  405c00:	4605      	mov	r5, r0
  405c02:	f001 fe31 	bl	407868 <__aeabi_i2d>
  405c06:	460b      	mov	r3, r1
  405c08:	4602      	mov	r2, r0
  405c0a:	4641      	mov	r1, r8
  405c0c:	4638      	mov	r0, r7
  405c0e:	f001 fcdd 	bl	4075cc <__aeabi_dsub>
  405c12:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c14:	460f      	mov	r7, r1
  405c16:	9904      	ldr	r1, [sp, #16]
  405c18:	3530      	adds	r5, #48	; 0x30
  405c1a:	2b01      	cmp	r3, #1
  405c1c:	700d      	strb	r5, [r1, #0]
  405c1e:	4606      	mov	r6, r0
  405c20:	f101 0501 	add.w	r5, r1, #1
  405c24:	d026      	beq.n	405c74 <_dtoa_r+0xcbc>
  405c26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c28:	9a04      	ldr	r2, [sp, #16]
  405c2a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405d68 <_dtoa_r+0xdb0>
  405c2e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405c32:	4413      	add	r3, r2
  405c34:	f04f 0a00 	mov.w	sl, #0
  405c38:	4699      	mov	r9, r3
  405c3a:	4652      	mov	r2, sl
  405c3c:	465b      	mov	r3, fp
  405c3e:	4630      	mov	r0, r6
  405c40:	4639      	mov	r1, r7
  405c42:	f001 fe77 	bl	407934 <__aeabi_dmul>
  405c46:	460f      	mov	r7, r1
  405c48:	4606      	mov	r6, r0
  405c4a:	f002 f923 	bl	407e94 <__aeabi_d2iz>
  405c4e:	4680      	mov	r8, r0
  405c50:	f001 fe0a 	bl	407868 <__aeabi_i2d>
  405c54:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405c58:	4602      	mov	r2, r0
  405c5a:	460b      	mov	r3, r1
  405c5c:	4630      	mov	r0, r6
  405c5e:	4639      	mov	r1, r7
  405c60:	f001 fcb4 	bl	4075cc <__aeabi_dsub>
  405c64:	f805 8b01 	strb.w	r8, [r5], #1
  405c68:	454d      	cmp	r5, r9
  405c6a:	4606      	mov	r6, r0
  405c6c:	460f      	mov	r7, r1
  405c6e:	d1e4      	bne.n	405c3a <_dtoa_r+0xc82>
  405c70:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405c74:	4b3b      	ldr	r3, [pc, #236]	; (405d64 <_dtoa_r+0xdac>)
  405c76:	2200      	movs	r2, #0
  405c78:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405c7c:	f001 fca8 	bl	4075d0 <__adddf3>
  405c80:	4632      	mov	r2, r6
  405c82:	463b      	mov	r3, r7
  405c84:	f002 f8c8 	bl	407e18 <__aeabi_dcmplt>
  405c88:	2800      	cmp	r0, #0
  405c8a:	d046      	beq.n	405d1a <_dtoa_r+0xd62>
  405c8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405c8e:	9302      	str	r3, [sp, #8]
  405c90:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405c94:	f7ff bb43 	b.w	40531e <_dtoa_r+0x366>
  405c98:	f04f 0800 	mov.w	r8, #0
  405c9c:	4646      	mov	r6, r8
  405c9e:	e6a9      	b.n	4059f4 <_dtoa_r+0xa3c>
  405ca0:	9b08      	ldr	r3, [sp, #32]
  405ca2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405ca4:	1a9d      	subs	r5, r3, r2
  405ca6:	2300      	movs	r3, #0
  405ca8:	f7ff bb71 	b.w	40538e <_dtoa_r+0x3d6>
  405cac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405cae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405cb0:	9d08      	ldr	r5, [sp, #32]
  405cb2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405cb6:	f7ff bb6a 	b.w	40538e <_dtoa_r+0x3d6>
  405cba:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405cbe:	f04f 0a02 	mov.w	sl, #2
  405cc2:	e56e      	b.n	4057a2 <_dtoa_r+0x7ea>
  405cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405cc6:	2b00      	cmp	r3, #0
  405cc8:	f43f aeb8 	beq.w	405a3c <_dtoa_r+0xa84>
  405ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405cce:	2b00      	cmp	r3, #0
  405cd0:	f77f aede 	ble.w	405a90 <_dtoa_r+0xad8>
  405cd4:	2200      	movs	r2, #0
  405cd6:	4b24      	ldr	r3, [pc, #144]	; (405d68 <_dtoa_r+0xdb0>)
  405cd8:	4638      	mov	r0, r7
  405cda:	4641      	mov	r1, r8
  405cdc:	f001 fe2a 	bl	407934 <__aeabi_dmul>
  405ce0:	4607      	mov	r7, r0
  405ce2:	4688      	mov	r8, r1
  405ce4:	f10a 0001 	add.w	r0, sl, #1
  405ce8:	f001 fdbe 	bl	407868 <__aeabi_i2d>
  405cec:	463a      	mov	r2, r7
  405cee:	4643      	mov	r3, r8
  405cf0:	f001 fe20 	bl	407934 <__aeabi_dmul>
  405cf4:	2200      	movs	r2, #0
  405cf6:	4b17      	ldr	r3, [pc, #92]	; (405d54 <_dtoa_r+0xd9c>)
  405cf8:	f001 fc6a 	bl	4075d0 <__adddf3>
  405cfc:	9a02      	ldr	r2, [sp, #8]
  405cfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405d00:	9312      	str	r3, [sp, #72]	; 0x48
  405d02:	3a01      	subs	r2, #1
  405d04:	4605      	mov	r5, r0
  405d06:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405d0a:	9215      	str	r2, [sp, #84]	; 0x54
  405d0c:	e56a      	b.n	4057e4 <_dtoa_r+0x82c>
  405d0e:	2239      	movs	r2, #57	; 0x39
  405d10:	46b3      	mov	fp, r6
  405d12:	703a      	strb	r2, [r7, #0]
  405d14:	9e06      	ldr	r6, [sp, #24]
  405d16:	1c7d      	adds	r5, r7, #1
  405d18:	e4c0      	b.n	40569c <_dtoa_r+0x6e4>
  405d1a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405d1e:	2000      	movs	r0, #0
  405d20:	4910      	ldr	r1, [pc, #64]	; (405d64 <_dtoa_r+0xdac>)
  405d22:	f001 fc53 	bl	4075cc <__aeabi_dsub>
  405d26:	4632      	mov	r2, r6
  405d28:	463b      	mov	r3, r7
  405d2a:	f002 f893 	bl	407e54 <__aeabi_dcmpgt>
  405d2e:	b908      	cbnz	r0, 405d34 <_dtoa_r+0xd7c>
  405d30:	e6ae      	b.n	405a90 <_dtoa_r+0xad8>
  405d32:	4615      	mov	r5, r2
  405d34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405d38:	2b30      	cmp	r3, #48	; 0x30
  405d3a:	f105 32ff 	add.w	r2, r5, #4294967295
  405d3e:	d0f8      	beq.n	405d32 <_dtoa_r+0xd7a>
  405d40:	e5d7      	b.n	4058f2 <_dtoa_r+0x93a>
  405d42:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d46:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405d48:	9302      	str	r3, [sp, #8]
  405d4a:	f7ff bae8 	b.w	40531e <_dtoa_r+0x366>
  405d4e:	970c      	str	r7, [sp, #48]	; 0x30
  405d50:	f7ff bba5 	b.w	40549e <_dtoa_r+0x4e6>
  405d54:	401c0000 	.word	0x401c0000
  405d58:	40140000 	.word	0x40140000
  405d5c:	00408928 	.word	0x00408928
  405d60:	00408900 	.word	0x00408900
  405d64:	3fe00000 	.word	0x3fe00000
  405d68:	40240000 	.word	0x40240000
  405d6c:	2b39      	cmp	r3, #57	; 0x39
  405d6e:	f8cd b018 	str.w	fp, [sp, #24]
  405d72:	46d0      	mov	r8, sl
  405d74:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405d78:	469a      	mov	sl, r3
  405d7a:	d0c8      	beq.n	405d0e <_dtoa_r+0xd56>
  405d7c:	f1bb 0f00 	cmp.w	fp, #0
  405d80:	f73f aebf 	bgt.w	405b02 <_dtoa_r+0xb4a>
  405d84:	e6bf      	b.n	405b06 <_dtoa_r+0xb4e>
  405d86:	f47f aebe 	bne.w	405b06 <_dtoa_r+0xb4e>
  405d8a:	f01a 0f01 	tst.w	sl, #1
  405d8e:	f43f aeba 	beq.w	405b06 <_dtoa_r+0xb4e>
  405d92:	e6b2      	b.n	405afa <_dtoa_r+0xb42>
  405d94:	f04f 0800 	mov.w	r8, #0
  405d98:	4646      	mov	r6, r8
  405d9a:	e5e9      	b.n	405970 <_dtoa_r+0x9b8>
  405d9c:	4631      	mov	r1, r6
  405d9e:	2300      	movs	r3, #0
  405da0:	220a      	movs	r2, #10
  405da2:	4620      	mov	r0, r4
  405da4:	f000 fc3a 	bl	40661c <__multadd>
  405da8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405daa:	2b00      	cmp	r3, #0
  405dac:	4606      	mov	r6, r0
  405dae:	dd0a      	ble.n	405dc6 <_dtoa_r+0xe0e>
  405db0:	930a      	str	r3, [sp, #40]	; 0x28
  405db2:	f7ff bbaa 	b.w	40550a <_dtoa_r+0x552>
  405db6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405db8:	2b02      	cmp	r3, #2
  405dba:	dc23      	bgt.n	405e04 <_dtoa_r+0xe4c>
  405dbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405dbe:	e43b      	b.n	405638 <_dtoa_r+0x680>
  405dc0:	f04f 0a02 	mov.w	sl, #2
  405dc4:	e4ed      	b.n	4057a2 <_dtoa_r+0x7ea>
  405dc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405dc8:	2b02      	cmp	r3, #2
  405dca:	dc1b      	bgt.n	405e04 <_dtoa_r+0xe4c>
  405dcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405dce:	e7ef      	b.n	405db0 <_dtoa_r+0xdf8>
  405dd0:	2500      	movs	r5, #0
  405dd2:	6465      	str	r5, [r4, #68]	; 0x44
  405dd4:	4629      	mov	r1, r5
  405dd6:	4620      	mov	r0, r4
  405dd8:	f000 fbf0 	bl	4065bc <_Balloc>
  405ddc:	f04f 33ff 	mov.w	r3, #4294967295
  405de0:	930a      	str	r3, [sp, #40]	; 0x28
  405de2:	930f      	str	r3, [sp, #60]	; 0x3c
  405de4:	2301      	movs	r3, #1
  405de6:	9004      	str	r0, [sp, #16]
  405de8:	9525      	str	r5, [sp, #148]	; 0x94
  405dea:	6420      	str	r0, [r4, #64]	; 0x40
  405dec:	930b      	str	r3, [sp, #44]	; 0x2c
  405dee:	f7ff b9dd 	b.w	4051ac <_dtoa_r+0x1f4>
  405df2:	2501      	movs	r5, #1
  405df4:	f7ff b9a5 	b.w	405142 <_dtoa_r+0x18a>
  405df8:	f43f ab69 	beq.w	4054ce <_dtoa_r+0x516>
  405dfc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405e00:	f7ff bbf9 	b.w	4055f6 <_dtoa_r+0x63e>
  405e04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405e06:	930a      	str	r3, [sp, #40]	; 0x28
  405e08:	e5e5      	b.n	4059d6 <_dtoa_r+0xa1e>
  405e0a:	bf00      	nop

00405e0c <__libc_fini_array>:
  405e0c:	b538      	push	{r3, r4, r5, lr}
  405e0e:	4c0a      	ldr	r4, [pc, #40]	; (405e38 <__libc_fini_array+0x2c>)
  405e10:	4d0a      	ldr	r5, [pc, #40]	; (405e3c <__libc_fini_array+0x30>)
  405e12:	1b64      	subs	r4, r4, r5
  405e14:	10a4      	asrs	r4, r4, #2
  405e16:	d00a      	beq.n	405e2e <__libc_fini_array+0x22>
  405e18:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405e1c:	3b01      	subs	r3, #1
  405e1e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405e22:	3c01      	subs	r4, #1
  405e24:	f855 3904 	ldr.w	r3, [r5], #-4
  405e28:	4798      	blx	r3
  405e2a:	2c00      	cmp	r4, #0
  405e2c:	d1f9      	bne.n	405e22 <__libc_fini_array+0x16>
  405e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405e32:	f002 be77 	b.w	408b24 <_fini>
  405e36:	bf00      	nop
  405e38:	00408b34 	.word	0x00408b34
  405e3c:	00408b30 	.word	0x00408b30

00405e40 <_localeconv_r>:
  405e40:	4a04      	ldr	r2, [pc, #16]	; (405e54 <_localeconv_r+0x14>)
  405e42:	4b05      	ldr	r3, [pc, #20]	; (405e58 <_localeconv_r+0x18>)
  405e44:	6812      	ldr	r2, [r2, #0]
  405e46:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405e48:	2800      	cmp	r0, #0
  405e4a:	bf08      	it	eq
  405e4c:	4618      	moveq	r0, r3
  405e4e:	30f0      	adds	r0, #240	; 0xf0
  405e50:	4770      	bx	lr
  405e52:	bf00      	nop
  405e54:	20000008 	.word	0x20000008
  405e58:	2000084c 	.word	0x2000084c

00405e5c <__retarget_lock_acquire_recursive>:
  405e5c:	4770      	bx	lr
  405e5e:	bf00      	nop

00405e60 <__retarget_lock_release_recursive>:
  405e60:	4770      	bx	lr
  405e62:	bf00      	nop

00405e64 <_malloc_r>:
  405e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e68:	f101 060b 	add.w	r6, r1, #11
  405e6c:	2e16      	cmp	r6, #22
  405e6e:	b083      	sub	sp, #12
  405e70:	4605      	mov	r5, r0
  405e72:	f240 809e 	bls.w	405fb2 <_malloc_r+0x14e>
  405e76:	f036 0607 	bics.w	r6, r6, #7
  405e7a:	f100 80bd 	bmi.w	405ff8 <_malloc_r+0x194>
  405e7e:	42b1      	cmp	r1, r6
  405e80:	f200 80ba 	bhi.w	405ff8 <_malloc_r+0x194>
  405e84:	f000 fb8e 	bl	4065a4 <__malloc_lock>
  405e88:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405e8c:	f0c0 8293 	bcc.w	4063b6 <_malloc_r+0x552>
  405e90:	0a73      	lsrs	r3, r6, #9
  405e92:	f000 80b8 	beq.w	406006 <_malloc_r+0x1a2>
  405e96:	2b04      	cmp	r3, #4
  405e98:	f200 8179 	bhi.w	40618e <_malloc_r+0x32a>
  405e9c:	09b3      	lsrs	r3, r6, #6
  405e9e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405ea2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405ea6:	00c3      	lsls	r3, r0, #3
  405ea8:	4fbf      	ldr	r7, [pc, #764]	; (4061a8 <_malloc_r+0x344>)
  405eaa:	443b      	add	r3, r7
  405eac:	f1a3 0108 	sub.w	r1, r3, #8
  405eb0:	685c      	ldr	r4, [r3, #4]
  405eb2:	42a1      	cmp	r1, r4
  405eb4:	d106      	bne.n	405ec4 <_malloc_r+0x60>
  405eb6:	e00c      	b.n	405ed2 <_malloc_r+0x6e>
  405eb8:	2a00      	cmp	r2, #0
  405eba:	f280 80aa 	bge.w	406012 <_malloc_r+0x1ae>
  405ebe:	68e4      	ldr	r4, [r4, #12]
  405ec0:	42a1      	cmp	r1, r4
  405ec2:	d006      	beq.n	405ed2 <_malloc_r+0x6e>
  405ec4:	6863      	ldr	r3, [r4, #4]
  405ec6:	f023 0303 	bic.w	r3, r3, #3
  405eca:	1b9a      	subs	r2, r3, r6
  405ecc:	2a0f      	cmp	r2, #15
  405ece:	ddf3      	ble.n	405eb8 <_malloc_r+0x54>
  405ed0:	4670      	mov	r0, lr
  405ed2:	693c      	ldr	r4, [r7, #16]
  405ed4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4061bc <_malloc_r+0x358>
  405ed8:	4574      	cmp	r4, lr
  405eda:	f000 81ab 	beq.w	406234 <_malloc_r+0x3d0>
  405ede:	6863      	ldr	r3, [r4, #4]
  405ee0:	f023 0303 	bic.w	r3, r3, #3
  405ee4:	1b9a      	subs	r2, r3, r6
  405ee6:	2a0f      	cmp	r2, #15
  405ee8:	f300 8190 	bgt.w	40620c <_malloc_r+0x3a8>
  405eec:	2a00      	cmp	r2, #0
  405eee:	f8c7 e014 	str.w	lr, [r7, #20]
  405ef2:	f8c7 e010 	str.w	lr, [r7, #16]
  405ef6:	f280 809d 	bge.w	406034 <_malloc_r+0x1d0>
  405efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405efe:	f080 8161 	bcs.w	4061c4 <_malloc_r+0x360>
  405f02:	08db      	lsrs	r3, r3, #3
  405f04:	f103 0c01 	add.w	ip, r3, #1
  405f08:	1099      	asrs	r1, r3, #2
  405f0a:	687a      	ldr	r2, [r7, #4]
  405f0c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405f10:	f8c4 8008 	str.w	r8, [r4, #8]
  405f14:	2301      	movs	r3, #1
  405f16:	408b      	lsls	r3, r1
  405f18:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405f1c:	4313      	orrs	r3, r2
  405f1e:	3908      	subs	r1, #8
  405f20:	60e1      	str	r1, [r4, #12]
  405f22:	607b      	str	r3, [r7, #4]
  405f24:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405f28:	f8c8 400c 	str.w	r4, [r8, #12]
  405f2c:	1082      	asrs	r2, r0, #2
  405f2e:	2401      	movs	r4, #1
  405f30:	4094      	lsls	r4, r2
  405f32:	429c      	cmp	r4, r3
  405f34:	f200 808b 	bhi.w	40604e <_malloc_r+0x1ea>
  405f38:	421c      	tst	r4, r3
  405f3a:	d106      	bne.n	405f4a <_malloc_r+0xe6>
  405f3c:	f020 0003 	bic.w	r0, r0, #3
  405f40:	0064      	lsls	r4, r4, #1
  405f42:	421c      	tst	r4, r3
  405f44:	f100 0004 	add.w	r0, r0, #4
  405f48:	d0fa      	beq.n	405f40 <_malloc_r+0xdc>
  405f4a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405f4e:	46cc      	mov	ip, r9
  405f50:	4680      	mov	r8, r0
  405f52:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405f56:	459c      	cmp	ip, r3
  405f58:	d107      	bne.n	405f6a <_malloc_r+0x106>
  405f5a:	e16d      	b.n	406238 <_malloc_r+0x3d4>
  405f5c:	2a00      	cmp	r2, #0
  405f5e:	f280 817b 	bge.w	406258 <_malloc_r+0x3f4>
  405f62:	68db      	ldr	r3, [r3, #12]
  405f64:	459c      	cmp	ip, r3
  405f66:	f000 8167 	beq.w	406238 <_malloc_r+0x3d4>
  405f6a:	6859      	ldr	r1, [r3, #4]
  405f6c:	f021 0103 	bic.w	r1, r1, #3
  405f70:	1b8a      	subs	r2, r1, r6
  405f72:	2a0f      	cmp	r2, #15
  405f74:	ddf2      	ble.n	405f5c <_malloc_r+0xf8>
  405f76:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405f7a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405f7e:	9300      	str	r3, [sp, #0]
  405f80:	199c      	adds	r4, r3, r6
  405f82:	4628      	mov	r0, r5
  405f84:	f046 0601 	orr.w	r6, r6, #1
  405f88:	f042 0501 	orr.w	r5, r2, #1
  405f8c:	605e      	str	r6, [r3, #4]
  405f8e:	f8c8 c00c 	str.w	ip, [r8, #12]
  405f92:	f8cc 8008 	str.w	r8, [ip, #8]
  405f96:	617c      	str	r4, [r7, #20]
  405f98:	613c      	str	r4, [r7, #16]
  405f9a:	f8c4 e00c 	str.w	lr, [r4, #12]
  405f9e:	f8c4 e008 	str.w	lr, [r4, #8]
  405fa2:	6065      	str	r5, [r4, #4]
  405fa4:	505a      	str	r2, [r3, r1]
  405fa6:	f000 fb03 	bl	4065b0 <__malloc_unlock>
  405faa:	9b00      	ldr	r3, [sp, #0]
  405fac:	f103 0408 	add.w	r4, r3, #8
  405fb0:	e01e      	b.n	405ff0 <_malloc_r+0x18c>
  405fb2:	2910      	cmp	r1, #16
  405fb4:	d820      	bhi.n	405ff8 <_malloc_r+0x194>
  405fb6:	f000 faf5 	bl	4065a4 <__malloc_lock>
  405fba:	2610      	movs	r6, #16
  405fbc:	2318      	movs	r3, #24
  405fbe:	2002      	movs	r0, #2
  405fc0:	4f79      	ldr	r7, [pc, #484]	; (4061a8 <_malloc_r+0x344>)
  405fc2:	443b      	add	r3, r7
  405fc4:	f1a3 0208 	sub.w	r2, r3, #8
  405fc8:	685c      	ldr	r4, [r3, #4]
  405fca:	4294      	cmp	r4, r2
  405fcc:	f000 813d 	beq.w	40624a <_malloc_r+0x3e6>
  405fd0:	6863      	ldr	r3, [r4, #4]
  405fd2:	68e1      	ldr	r1, [r4, #12]
  405fd4:	68a6      	ldr	r6, [r4, #8]
  405fd6:	f023 0303 	bic.w	r3, r3, #3
  405fda:	4423      	add	r3, r4
  405fdc:	4628      	mov	r0, r5
  405fde:	685a      	ldr	r2, [r3, #4]
  405fe0:	60f1      	str	r1, [r6, #12]
  405fe2:	f042 0201 	orr.w	r2, r2, #1
  405fe6:	608e      	str	r6, [r1, #8]
  405fe8:	605a      	str	r2, [r3, #4]
  405fea:	f000 fae1 	bl	4065b0 <__malloc_unlock>
  405fee:	3408      	adds	r4, #8
  405ff0:	4620      	mov	r0, r4
  405ff2:	b003      	add	sp, #12
  405ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ff8:	2400      	movs	r4, #0
  405ffa:	230c      	movs	r3, #12
  405ffc:	4620      	mov	r0, r4
  405ffe:	602b      	str	r3, [r5, #0]
  406000:	b003      	add	sp, #12
  406002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406006:	2040      	movs	r0, #64	; 0x40
  406008:	f44f 7300 	mov.w	r3, #512	; 0x200
  40600c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406010:	e74a      	b.n	405ea8 <_malloc_r+0x44>
  406012:	4423      	add	r3, r4
  406014:	68e1      	ldr	r1, [r4, #12]
  406016:	685a      	ldr	r2, [r3, #4]
  406018:	68a6      	ldr	r6, [r4, #8]
  40601a:	f042 0201 	orr.w	r2, r2, #1
  40601e:	60f1      	str	r1, [r6, #12]
  406020:	4628      	mov	r0, r5
  406022:	608e      	str	r6, [r1, #8]
  406024:	605a      	str	r2, [r3, #4]
  406026:	f000 fac3 	bl	4065b0 <__malloc_unlock>
  40602a:	3408      	adds	r4, #8
  40602c:	4620      	mov	r0, r4
  40602e:	b003      	add	sp, #12
  406030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406034:	4423      	add	r3, r4
  406036:	4628      	mov	r0, r5
  406038:	685a      	ldr	r2, [r3, #4]
  40603a:	f042 0201 	orr.w	r2, r2, #1
  40603e:	605a      	str	r2, [r3, #4]
  406040:	f000 fab6 	bl	4065b0 <__malloc_unlock>
  406044:	3408      	adds	r4, #8
  406046:	4620      	mov	r0, r4
  406048:	b003      	add	sp, #12
  40604a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40604e:	68bc      	ldr	r4, [r7, #8]
  406050:	6863      	ldr	r3, [r4, #4]
  406052:	f023 0803 	bic.w	r8, r3, #3
  406056:	45b0      	cmp	r8, r6
  406058:	d304      	bcc.n	406064 <_malloc_r+0x200>
  40605a:	eba8 0306 	sub.w	r3, r8, r6
  40605e:	2b0f      	cmp	r3, #15
  406060:	f300 8085 	bgt.w	40616e <_malloc_r+0x30a>
  406064:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4061c0 <_malloc_r+0x35c>
  406068:	4b50      	ldr	r3, [pc, #320]	; (4061ac <_malloc_r+0x348>)
  40606a:	f8d9 2000 	ldr.w	r2, [r9]
  40606e:	681b      	ldr	r3, [r3, #0]
  406070:	3201      	adds	r2, #1
  406072:	4433      	add	r3, r6
  406074:	eb04 0a08 	add.w	sl, r4, r8
  406078:	f000 8155 	beq.w	406326 <_malloc_r+0x4c2>
  40607c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406080:	330f      	adds	r3, #15
  406082:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406086:	f02b 0b0f 	bic.w	fp, fp, #15
  40608a:	4659      	mov	r1, fp
  40608c:	4628      	mov	r0, r5
  40608e:	f000 fd8f 	bl	406bb0 <_sbrk_r>
  406092:	1c41      	adds	r1, r0, #1
  406094:	4602      	mov	r2, r0
  406096:	f000 80fc 	beq.w	406292 <_malloc_r+0x42e>
  40609a:	4582      	cmp	sl, r0
  40609c:	f200 80f7 	bhi.w	40628e <_malloc_r+0x42a>
  4060a0:	4b43      	ldr	r3, [pc, #268]	; (4061b0 <_malloc_r+0x34c>)
  4060a2:	6819      	ldr	r1, [r3, #0]
  4060a4:	4459      	add	r1, fp
  4060a6:	6019      	str	r1, [r3, #0]
  4060a8:	f000 814d 	beq.w	406346 <_malloc_r+0x4e2>
  4060ac:	f8d9 0000 	ldr.w	r0, [r9]
  4060b0:	3001      	adds	r0, #1
  4060b2:	bf1b      	ittet	ne
  4060b4:	eba2 0a0a 	subne.w	sl, r2, sl
  4060b8:	4451      	addne	r1, sl
  4060ba:	f8c9 2000 	streq.w	r2, [r9]
  4060be:	6019      	strne	r1, [r3, #0]
  4060c0:	f012 0107 	ands.w	r1, r2, #7
  4060c4:	f000 8115 	beq.w	4062f2 <_malloc_r+0x48e>
  4060c8:	f1c1 0008 	rsb	r0, r1, #8
  4060cc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4060d0:	4402      	add	r2, r0
  4060d2:	3108      	adds	r1, #8
  4060d4:	eb02 090b 	add.w	r9, r2, fp
  4060d8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4060dc:	eba1 0909 	sub.w	r9, r1, r9
  4060e0:	4649      	mov	r1, r9
  4060e2:	4628      	mov	r0, r5
  4060e4:	9301      	str	r3, [sp, #4]
  4060e6:	9200      	str	r2, [sp, #0]
  4060e8:	f000 fd62 	bl	406bb0 <_sbrk_r>
  4060ec:	1c43      	adds	r3, r0, #1
  4060ee:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4060f2:	f000 8143 	beq.w	40637c <_malloc_r+0x518>
  4060f6:	1a80      	subs	r0, r0, r2
  4060f8:	4448      	add	r0, r9
  4060fa:	f040 0001 	orr.w	r0, r0, #1
  4060fe:	6819      	ldr	r1, [r3, #0]
  406100:	60ba      	str	r2, [r7, #8]
  406102:	4449      	add	r1, r9
  406104:	42bc      	cmp	r4, r7
  406106:	6050      	str	r0, [r2, #4]
  406108:	6019      	str	r1, [r3, #0]
  40610a:	d017      	beq.n	40613c <_malloc_r+0x2d8>
  40610c:	f1b8 0f0f 	cmp.w	r8, #15
  406110:	f240 80fb 	bls.w	40630a <_malloc_r+0x4a6>
  406114:	6860      	ldr	r0, [r4, #4]
  406116:	f1a8 020c 	sub.w	r2, r8, #12
  40611a:	f022 0207 	bic.w	r2, r2, #7
  40611e:	eb04 0e02 	add.w	lr, r4, r2
  406122:	f000 0001 	and.w	r0, r0, #1
  406126:	f04f 0c05 	mov.w	ip, #5
  40612a:	4310      	orrs	r0, r2
  40612c:	2a0f      	cmp	r2, #15
  40612e:	6060      	str	r0, [r4, #4]
  406130:	f8ce c004 	str.w	ip, [lr, #4]
  406134:	f8ce c008 	str.w	ip, [lr, #8]
  406138:	f200 8117 	bhi.w	40636a <_malloc_r+0x506>
  40613c:	4b1d      	ldr	r3, [pc, #116]	; (4061b4 <_malloc_r+0x350>)
  40613e:	68bc      	ldr	r4, [r7, #8]
  406140:	681a      	ldr	r2, [r3, #0]
  406142:	4291      	cmp	r1, r2
  406144:	bf88      	it	hi
  406146:	6019      	strhi	r1, [r3, #0]
  406148:	4b1b      	ldr	r3, [pc, #108]	; (4061b8 <_malloc_r+0x354>)
  40614a:	681a      	ldr	r2, [r3, #0]
  40614c:	4291      	cmp	r1, r2
  40614e:	6862      	ldr	r2, [r4, #4]
  406150:	bf88      	it	hi
  406152:	6019      	strhi	r1, [r3, #0]
  406154:	f022 0203 	bic.w	r2, r2, #3
  406158:	4296      	cmp	r6, r2
  40615a:	eba2 0306 	sub.w	r3, r2, r6
  40615e:	d801      	bhi.n	406164 <_malloc_r+0x300>
  406160:	2b0f      	cmp	r3, #15
  406162:	dc04      	bgt.n	40616e <_malloc_r+0x30a>
  406164:	4628      	mov	r0, r5
  406166:	f000 fa23 	bl	4065b0 <__malloc_unlock>
  40616a:	2400      	movs	r4, #0
  40616c:	e740      	b.n	405ff0 <_malloc_r+0x18c>
  40616e:	19a2      	adds	r2, r4, r6
  406170:	f043 0301 	orr.w	r3, r3, #1
  406174:	f046 0601 	orr.w	r6, r6, #1
  406178:	6066      	str	r6, [r4, #4]
  40617a:	4628      	mov	r0, r5
  40617c:	60ba      	str	r2, [r7, #8]
  40617e:	6053      	str	r3, [r2, #4]
  406180:	f000 fa16 	bl	4065b0 <__malloc_unlock>
  406184:	3408      	adds	r4, #8
  406186:	4620      	mov	r0, r4
  406188:	b003      	add	sp, #12
  40618a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40618e:	2b14      	cmp	r3, #20
  406190:	d971      	bls.n	406276 <_malloc_r+0x412>
  406192:	2b54      	cmp	r3, #84	; 0x54
  406194:	f200 80a3 	bhi.w	4062de <_malloc_r+0x47a>
  406198:	0b33      	lsrs	r3, r6, #12
  40619a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40619e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4061a2:	00c3      	lsls	r3, r0, #3
  4061a4:	e680      	b.n	405ea8 <_malloc_r+0x44>
  4061a6:	bf00      	nop
  4061a8:	2000043c 	.word	0x2000043c
  4061ac:	20000abc 	.word	0x20000abc
  4061b0:	20000a8c 	.word	0x20000a8c
  4061b4:	20000ab4 	.word	0x20000ab4
  4061b8:	20000ab8 	.word	0x20000ab8
  4061bc:	20000444 	.word	0x20000444
  4061c0:	20000844 	.word	0x20000844
  4061c4:	0a5a      	lsrs	r2, r3, #9
  4061c6:	2a04      	cmp	r2, #4
  4061c8:	d95b      	bls.n	406282 <_malloc_r+0x41e>
  4061ca:	2a14      	cmp	r2, #20
  4061cc:	f200 80ae 	bhi.w	40632c <_malloc_r+0x4c8>
  4061d0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4061d4:	00c9      	lsls	r1, r1, #3
  4061d6:	325b      	adds	r2, #91	; 0x5b
  4061d8:	eb07 0c01 	add.w	ip, r7, r1
  4061dc:	5879      	ldr	r1, [r7, r1]
  4061de:	f1ac 0c08 	sub.w	ip, ip, #8
  4061e2:	458c      	cmp	ip, r1
  4061e4:	f000 8088 	beq.w	4062f8 <_malloc_r+0x494>
  4061e8:	684a      	ldr	r2, [r1, #4]
  4061ea:	f022 0203 	bic.w	r2, r2, #3
  4061ee:	4293      	cmp	r3, r2
  4061f0:	d273      	bcs.n	4062da <_malloc_r+0x476>
  4061f2:	6889      	ldr	r1, [r1, #8]
  4061f4:	458c      	cmp	ip, r1
  4061f6:	d1f7      	bne.n	4061e8 <_malloc_r+0x384>
  4061f8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4061fc:	687b      	ldr	r3, [r7, #4]
  4061fe:	60e2      	str	r2, [r4, #12]
  406200:	f8c4 c008 	str.w	ip, [r4, #8]
  406204:	6094      	str	r4, [r2, #8]
  406206:	f8cc 400c 	str.w	r4, [ip, #12]
  40620a:	e68f      	b.n	405f2c <_malloc_r+0xc8>
  40620c:	19a1      	adds	r1, r4, r6
  40620e:	f046 0c01 	orr.w	ip, r6, #1
  406212:	f042 0601 	orr.w	r6, r2, #1
  406216:	f8c4 c004 	str.w	ip, [r4, #4]
  40621a:	4628      	mov	r0, r5
  40621c:	6179      	str	r1, [r7, #20]
  40621e:	6139      	str	r1, [r7, #16]
  406220:	f8c1 e00c 	str.w	lr, [r1, #12]
  406224:	f8c1 e008 	str.w	lr, [r1, #8]
  406228:	604e      	str	r6, [r1, #4]
  40622a:	50e2      	str	r2, [r4, r3]
  40622c:	f000 f9c0 	bl	4065b0 <__malloc_unlock>
  406230:	3408      	adds	r4, #8
  406232:	e6dd      	b.n	405ff0 <_malloc_r+0x18c>
  406234:	687b      	ldr	r3, [r7, #4]
  406236:	e679      	b.n	405f2c <_malloc_r+0xc8>
  406238:	f108 0801 	add.w	r8, r8, #1
  40623c:	f018 0f03 	tst.w	r8, #3
  406240:	f10c 0c08 	add.w	ip, ip, #8
  406244:	f47f ae85 	bne.w	405f52 <_malloc_r+0xee>
  406248:	e02d      	b.n	4062a6 <_malloc_r+0x442>
  40624a:	68dc      	ldr	r4, [r3, #12]
  40624c:	42a3      	cmp	r3, r4
  40624e:	bf08      	it	eq
  406250:	3002      	addeq	r0, #2
  406252:	f43f ae3e 	beq.w	405ed2 <_malloc_r+0x6e>
  406256:	e6bb      	b.n	405fd0 <_malloc_r+0x16c>
  406258:	4419      	add	r1, r3
  40625a:	461c      	mov	r4, r3
  40625c:	684a      	ldr	r2, [r1, #4]
  40625e:	68db      	ldr	r3, [r3, #12]
  406260:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406264:	f042 0201 	orr.w	r2, r2, #1
  406268:	604a      	str	r2, [r1, #4]
  40626a:	4628      	mov	r0, r5
  40626c:	60f3      	str	r3, [r6, #12]
  40626e:	609e      	str	r6, [r3, #8]
  406270:	f000 f99e 	bl	4065b0 <__malloc_unlock>
  406274:	e6bc      	b.n	405ff0 <_malloc_r+0x18c>
  406276:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40627a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40627e:	00c3      	lsls	r3, r0, #3
  406280:	e612      	b.n	405ea8 <_malloc_r+0x44>
  406282:	099a      	lsrs	r2, r3, #6
  406284:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406288:	00c9      	lsls	r1, r1, #3
  40628a:	3238      	adds	r2, #56	; 0x38
  40628c:	e7a4      	b.n	4061d8 <_malloc_r+0x374>
  40628e:	42bc      	cmp	r4, r7
  406290:	d054      	beq.n	40633c <_malloc_r+0x4d8>
  406292:	68bc      	ldr	r4, [r7, #8]
  406294:	6862      	ldr	r2, [r4, #4]
  406296:	f022 0203 	bic.w	r2, r2, #3
  40629a:	e75d      	b.n	406158 <_malloc_r+0x2f4>
  40629c:	f859 3908 	ldr.w	r3, [r9], #-8
  4062a0:	4599      	cmp	r9, r3
  4062a2:	f040 8086 	bne.w	4063b2 <_malloc_r+0x54e>
  4062a6:	f010 0f03 	tst.w	r0, #3
  4062aa:	f100 30ff 	add.w	r0, r0, #4294967295
  4062ae:	d1f5      	bne.n	40629c <_malloc_r+0x438>
  4062b0:	687b      	ldr	r3, [r7, #4]
  4062b2:	ea23 0304 	bic.w	r3, r3, r4
  4062b6:	607b      	str	r3, [r7, #4]
  4062b8:	0064      	lsls	r4, r4, #1
  4062ba:	429c      	cmp	r4, r3
  4062bc:	f63f aec7 	bhi.w	40604e <_malloc_r+0x1ea>
  4062c0:	2c00      	cmp	r4, #0
  4062c2:	f43f aec4 	beq.w	40604e <_malloc_r+0x1ea>
  4062c6:	421c      	tst	r4, r3
  4062c8:	4640      	mov	r0, r8
  4062ca:	f47f ae3e 	bne.w	405f4a <_malloc_r+0xe6>
  4062ce:	0064      	lsls	r4, r4, #1
  4062d0:	421c      	tst	r4, r3
  4062d2:	f100 0004 	add.w	r0, r0, #4
  4062d6:	d0fa      	beq.n	4062ce <_malloc_r+0x46a>
  4062d8:	e637      	b.n	405f4a <_malloc_r+0xe6>
  4062da:	468c      	mov	ip, r1
  4062dc:	e78c      	b.n	4061f8 <_malloc_r+0x394>
  4062de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4062e2:	d815      	bhi.n	406310 <_malloc_r+0x4ac>
  4062e4:	0bf3      	lsrs	r3, r6, #15
  4062e6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4062ea:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4062ee:	00c3      	lsls	r3, r0, #3
  4062f0:	e5da      	b.n	405ea8 <_malloc_r+0x44>
  4062f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4062f6:	e6ed      	b.n	4060d4 <_malloc_r+0x270>
  4062f8:	687b      	ldr	r3, [r7, #4]
  4062fa:	1092      	asrs	r2, r2, #2
  4062fc:	2101      	movs	r1, #1
  4062fe:	fa01 f202 	lsl.w	r2, r1, r2
  406302:	4313      	orrs	r3, r2
  406304:	607b      	str	r3, [r7, #4]
  406306:	4662      	mov	r2, ip
  406308:	e779      	b.n	4061fe <_malloc_r+0x39a>
  40630a:	2301      	movs	r3, #1
  40630c:	6053      	str	r3, [r2, #4]
  40630e:	e729      	b.n	406164 <_malloc_r+0x300>
  406310:	f240 5254 	movw	r2, #1364	; 0x554
  406314:	4293      	cmp	r3, r2
  406316:	d822      	bhi.n	40635e <_malloc_r+0x4fa>
  406318:	0cb3      	lsrs	r3, r6, #18
  40631a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40631e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406322:	00c3      	lsls	r3, r0, #3
  406324:	e5c0      	b.n	405ea8 <_malloc_r+0x44>
  406326:	f103 0b10 	add.w	fp, r3, #16
  40632a:	e6ae      	b.n	40608a <_malloc_r+0x226>
  40632c:	2a54      	cmp	r2, #84	; 0x54
  40632e:	d829      	bhi.n	406384 <_malloc_r+0x520>
  406330:	0b1a      	lsrs	r2, r3, #12
  406332:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406336:	00c9      	lsls	r1, r1, #3
  406338:	326e      	adds	r2, #110	; 0x6e
  40633a:	e74d      	b.n	4061d8 <_malloc_r+0x374>
  40633c:	4b20      	ldr	r3, [pc, #128]	; (4063c0 <_malloc_r+0x55c>)
  40633e:	6819      	ldr	r1, [r3, #0]
  406340:	4459      	add	r1, fp
  406342:	6019      	str	r1, [r3, #0]
  406344:	e6b2      	b.n	4060ac <_malloc_r+0x248>
  406346:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40634a:	2800      	cmp	r0, #0
  40634c:	f47f aeae 	bne.w	4060ac <_malloc_r+0x248>
  406350:	eb08 030b 	add.w	r3, r8, fp
  406354:	68ba      	ldr	r2, [r7, #8]
  406356:	f043 0301 	orr.w	r3, r3, #1
  40635a:	6053      	str	r3, [r2, #4]
  40635c:	e6ee      	b.n	40613c <_malloc_r+0x2d8>
  40635e:	207f      	movs	r0, #127	; 0x7f
  406360:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406364:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406368:	e59e      	b.n	405ea8 <_malloc_r+0x44>
  40636a:	f104 0108 	add.w	r1, r4, #8
  40636e:	4628      	mov	r0, r5
  406370:	9300      	str	r3, [sp, #0]
  406372:	f000 fe13 	bl	406f9c <_free_r>
  406376:	9b00      	ldr	r3, [sp, #0]
  406378:	6819      	ldr	r1, [r3, #0]
  40637a:	e6df      	b.n	40613c <_malloc_r+0x2d8>
  40637c:	2001      	movs	r0, #1
  40637e:	f04f 0900 	mov.w	r9, #0
  406382:	e6bc      	b.n	4060fe <_malloc_r+0x29a>
  406384:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406388:	d805      	bhi.n	406396 <_malloc_r+0x532>
  40638a:	0bda      	lsrs	r2, r3, #15
  40638c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406390:	00c9      	lsls	r1, r1, #3
  406392:	3277      	adds	r2, #119	; 0x77
  406394:	e720      	b.n	4061d8 <_malloc_r+0x374>
  406396:	f240 5154 	movw	r1, #1364	; 0x554
  40639a:	428a      	cmp	r2, r1
  40639c:	d805      	bhi.n	4063aa <_malloc_r+0x546>
  40639e:	0c9a      	lsrs	r2, r3, #18
  4063a0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4063a4:	00c9      	lsls	r1, r1, #3
  4063a6:	327c      	adds	r2, #124	; 0x7c
  4063a8:	e716      	b.n	4061d8 <_malloc_r+0x374>
  4063aa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4063ae:	227e      	movs	r2, #126	; 0x7e
  4063b0:	e712      	b.n	4061d8 <_malloc_r+0x374>
  4063b2:	687b      	ldr	r3, [r7, #4]
  4063b4:	e780      	b.n	4062b8 <_malloc_r+0x454>
  4063b6:	08f0      	lsrs	r0, r6, #3
  4063b8:	f106 0308 	add.w	r3, r6, #8
  4063bc:	e600      	b.n	405fc0 <_malloc_r+0x15c>
  4063be:	bf00      	nop
  4063c0:	20000a8c 	.word	0x20000a8c
	...

004063d0 <memchr>:
  4063d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4063d4:	2a10      	cmp	r2, #16
  4063d6:	db2b      	blt.n	406430 <memchr+0x60>
  4063d8:	f010 0f07 	tst.w	r0, #7
  4063dc:	d008      	beq.n	4063f0 <memchr+0x20>
  4063de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4063e2:	3a01      	subs	r2, #1
  4063e4:	428b      	cmp	r3, r1
  4063e6:	d02d      	beq.n	406444 <memchr+0x74>
  4063e8:	f010 0f07 	tst.w	r0, #7
  4063ec:	b342      	cbz	r2, 406440 <memchr+0x70>
  4063ee:	d1f6      	bne.n	4063de <memchr+0xe>
  4063f0:	b4f0      	push	{r4, r5, r6, r7}
  4063f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4063f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4063fa:	f022 0407 	bic.w	r4, r2, #7
  4063fe:	f07f 0700 	mvns.w	r7, #0
  406402:	2300      	movs	r3, #0
  406404:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406408:	3c08      	subs	r4, #8
  40640a:	ea85 0501 	eor.w	r5, r5, r1
  40640e:	ea86 0601 	eor.w	r6, r6, r1
  406412:	fa85 f547 	uadd8	r5, r5, r7
  406416:	faa3 f587 	sel	r5, r3, r7
  40641a:	fa86 f647 	uadd8	r6, r6, r7
  40641e:	faa5 f687 	sel	r6, r5, r7
  406422:	b98e      	cbnz	r6, 406448 <memchr+0x78>
  406424:	d1ee      	bne.n	406404 <memchr+0x34>
  406426:	bcf0      	pop	{r4, r5, r6, r7}
  406428:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40642c:	f002 0207 	and.w	r2, r2, #7
  406430:	b132      	cbz	r2, 406440 <memchr+0x70>
  406432:	f810 3b01 	ldrb.w	r3, [r0], #1
  406436:	3a01      	subs	r2, #1
  406438:	ea83 0301 	eor.w	r3, r3, r1
  40643c:	b113      	cbz	r3, 406444 <memchr+0x74>
  40643e:	d1f8      	bne.n	406432 <memchr+0x62>
  406440:	2000      	movs	r0, #0
  406442:	4770      	bx	lr
  406444:	3801      	subs	r0, #1
  406446:	4770      	bx	lr
  406448:	2d00      	cmp	r5, #0
  40644a:	bf06      	itte	eq
  40644c:	4635      	moveq	r5, r6
  40644e:	3803      	subeq	r0, #3
  406450:	3807      	subne	r0, #7
  406452:	f015 0f01 	tst.w	r5, #1
  406456:	d107      	bne.n	406468 <memchr+0x98>
  406458:	3001      	adds	r0, #1
  40645a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40645e:	bf02      	ittt	eq
  406460:	3001      	addeq	r0, #1
  406462:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406466:	3001      	addeq	r0, #1
  406468:	bcf0      	pop	{r4, r5, r6, r7}
  40646a:	3801      	subs	r0, #1
  40646c:	4770      	bx	lr
  40646e:	bf00      	nop

00406470 <memcpy>:
  406470:	4684      	mov	ip, r0
  406472:	ea41 0300 	orr.w	r3, r1, r0
  406476:	f013 0303 	ands.w	r3, r3, #3
  40647a:	d16d      	bne.n	406558 <memcpy+0xe8>
  40647c:	3a40      	subs	r2, #64	; 0x40
  40647e:	d341      	bcc.n	406504 <memcpy+0x94>
  406480:	f851 3b04 	ldr.w	r3, [r1], #4
  406484:	f840 3b04 	str.w	r3, [r0], #4
  406488:	f851 3b04 	ldr.w	r3, [r1], #4
  40648c:	f840 3b04 	str.w	r3, [r0], #4
  406490:	f851 3b04 	ldr.w	r3, [r1], #4
  406494:	f840 3b04 	str.w	r3, [r0], #4
  406498:	f851 3b04 	ldr.w	r3, [r1], #4
  40649c:	f840 3b04 	str.w	r3, [r0], #4
  4064a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064a4:	f840 3b04 	str.w	r3, [r0], #4
  4064a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064ac:	f840 3b04 	str.w	r3, [r0], #4
  4064b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064b4:	f840 3b04 	str.w	r3, [r0], #4
  4064b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064bc:	f840 3b04 	str.w	r3, [r0], #4
  4064c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064c4:	f840 3b04 	str.w	r3, [r0], #4
  4064c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064cc:	f840 3b04 	str.w	r3, [r0], #4
  4064d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064d4:	f840 3b04 	str.w	r3, [r0], #4
  4064d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064dc:	f840 3b04 	str.w	r3, [r0], #4
  4064e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064e4:	f840 3b04 	str.w	r3, [r0], #4
  4064e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064ec:	f840 3b04 	str.w	r3, [r0], #4
  4064f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064f4:	f840 3b04 	str.w	r3, [r0], #4
  4064f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064fc:	f840 3b04 	str.w	r3, [r0], #4
  406500:	3a40      	subs	r2, #64	; 0x40
  406502:	d2bd      	bcs.n	406480 <memcpy+0x10>
  406504:	3230      	adds	r2, #48	; 0x30
  406506:	d311      	bcc.n	40652c <memcpy+0xbc>
  406508:	f851 3b04 	ldr.w	r3, [r1], #4
  40650c:	f840 3b04 	str.w	r3, [r0], #4
  406510:	f851 3b04 	ldr.w	r3, [r1], #4
  406514:	f840 3b04 	str.w	r3, [r0], #4
  406518:	f851 3b04 	ldr.w	r3, [r1], #4
  40651c:	f840 3b04 	str.w	r3, [r0], #4
  406520:	f851 3b04 	ldr.w	r3, [r1], #4
  406524:	f840 3b04 	str.w	r3, [r0], #4
  406528:	3a10      	subs	r2, #16
  40652a:	d2ed      	bcs.n	406508 <memcpy+0x98>
  40652c:	320c      	adds	r2, #12
  40652e:	d305      	bcc.n	40653c <memcpy+0xcc>
  406530:	f851 3b04 	ldr.w	r3, [r1], #4
  406534:	f840 3b04 	str.w	r3, [r0], #4
  406538:	3a04      	subs	r2, #4
  40653a:	d2f9      	bcs.n	406530 <memcpy+0xc0>
  40653c:	3204      	adds	r2, #4
  40653e:	d008      	beq.n	406552 <memcpy+0xe2>
  406540:	07d2      	lsls	r2, r2, #31
  406542:	bf1c      	itt	ne
  406544:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406548:	f800 3b01 	strbne.w	r3, [r0], #1
  40654c:	d301      	bcc.n	406552 <memcpy+0xe2>
  40654e:	880b      	ldrh	r3, [r1, #0]
  406550:	8003      	strh	r3, [r0, #0]
  406552:	4660      	mov	r0, ip
  406554:	4770      	bx	lr
  406556:	bf00      	nop
  406558:	2a08      	cmp	r2, #8
  40655a:	d313      	bcc.n	406584 <memcpy+0x114>
  40655c:	078b      	lsls	r3, r1, #30
  40655e:	d08d      	beq.n	40647c <memcpy+0xc>
  406560:	f010 0303 	ands.w	r3, r0, #3
  406564:	d08a      	beq.n	40647c <memcpy+0xc>
  406566:	f1c3 0304 	rsb	r3, r3, #4
  40656a:	1ad2      	subs	r2, r2, r3
  40656c:	07db      	lsls	r3, r3, #31
  40656e:	bf1c      	itt	ne
  406570:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406574:	f800 3b01 	strbne.w	r3, [r0], #1
  406578:	d380      	bcc.n	40647c <memcpy+0xc>
  40657a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40657e:	f820 3b02 	strh.w	r3, [r0], #2
  406582:	e77b      	b.n	40647c <memcpy+0xc>
  406584:	3a04      	subs	r2, #4
  406586:	d3d9      	bcc.n	40653c <memcpy+0xcc>
  406588:	3a01      	subs	r2, #1
  40658a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40658e:	f800 3b01 	strb.w	r3, [r0], #1
  406592:	d2f9      	bcs.n	406588 <memcpy+0x118>
  406594:	780b      	ldrb	r3, [r1, #0]
  406596:	7003      	strb	r3, [r0, #0]
  406598:	784b      	ldrb	r3, [r1, #1]
  40659a:	7043      	strb	r3, [r0, #1]
  40659c:	788b      	ldrb	r3, [r1, #2]
  40659e:	7083      	strb	r3, [r0, #2]
  4065a0:	4660      	mov	r0, ip
  4065a2:	4770      	bx	lr

004065a4 <__malloc_lock>:
  4065a4:	4801      	ldr	r0, [pc, #4]	; (4065ac <__malloc_lock+0x8>)
  4065a6:	f7ff bc59 	b.w	405e5c <__retarget_lock_acquire_recursive>
  4065aa:	bf00      	nop
  4065ac:	20000ad4 	.word	0x20000ad4

004065b0 <__malloc_unlock>:
  4065b0:	4801      	ldr	r0, [pc, #4]	; (4065b8 <__malloc_unlock+0x8>)
  4065b2:	f7ff bc55 	b.w	405e60 <__retarget_lock_release_recursive>
  4065b6:	bf00      	nop
  4065b8:	20000ad4 	.word	0x20000ad4

004065bc <_Balloc>:
  4065bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4065be:	b570      	push	{r4, r5, r6, lr}
  4065c0:	4605      	mov	r5, r0
  4065c2:	460c      	mov	r4, r1
  4065c4:	b14b      	cbz	r3, 4065da <_Balloc+0x1e>
  4065c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4065ca:	b180      	cbz	r0, 4065ee <_Balloc+0x32>
  4065cc:	6802      	ldr	r2, [r0, #0]
  4065ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4065d2:	2300      	movs	r3, #0
  4065d4:	6103      	str	r3, [r0, #16]
  4065d6:	60c3      	str	r3, [r0, #12]
  4065d8:	bd70      	pop	{r4, r5, r6, pc}
  4065da:	2221      	movs	r2, #33	; 0x21
  4065dc:	2104      	movs	r1, #4
  4065de:	f000 fc5d 	bl	406e9c <_calloc_r>
  4065e2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4065e4:	4603      	mov	r3, r0
  4065e6:	2800      	cmp	r0, #0
  4065e8:	d1ed      	bne.n	4065c6 <_Balloc+0xa>
  4065ea:	2000      	movs	r0, #0
  4065ec:	bd70      	pop	{r4, r5, r6, pc}
  4065ee:	2101      	movs	r1, #1
  4065f0:	fa01 f604 	lsl.w	r6, r1, r4
  4065f4:	1d72      	adds	r2, r6, #5
  4065f6:	4628      	mov	r0, r5
  4065f8:	0092      	lsls	r2, r2, #2
  4065fa:	f000 fc4f 	bl	406e9c <_calloc_r>
  4065fe:	2800      	cmp	r0, #0
  406600:	d0f3      	beq.n	4065ea <_Balloc+0x2e>
  406602:	6044      	str	r4, [r0, #4]
  406604:	6086      	str	r6, [r0, #8]
  406606:	e7e4      	b.n	4065d2 <_Balloc+0x16>

00406608 <_Bfree>:
  406608:	b131      	cbz	r1, 406618 <_Bfree+0x10>
  40660a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40660c:	684a      	ldr	r2, [r1, #4]
  40660e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406612:	6008      	str	r0, [r1, #0]
  406614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406618:	4770      	bx	lr
  40661a:	bf00      	nop

0040661c <__multadd>:
  40661c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40661e:	690c      	ldr	r4, [r1, #16]
  406620:	b083      	sub	sp, #12
  406622:	460d      	mov	r5, r1
  406624:	4606      	mov	r6, r0
  406626:	f101 0e14 	add.w	lr, r1, #20
  40662a:	2700      	movs	r7, #0
  40662c:	f8de 0000 	ldr.w	r0, [lr]
  406630:	b281      	uxth	r1, r0
  406632:	fb02 3301 	mla	r3, r2, r1, r3
  406636:	0c01      	lsrs	r1, r0, #16
  406638:	0c18      	lsrs	r0, r3, #16
  40663a:	fb02 0101 	mla	r1, r2, r1, r0
  40663e:	b29b      	uxth	r3, r3
  406640:	3701      	adds	r7, #1
  406642:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406646:	42bc      	cmp	r4, r7
  406648:	f84e 3b04 	str.w	r3, [lr], #4
  40664c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406650:	dcec      	bgt.n	40662c <__multadd+0x10>
  406652:	b13b      	cbz	r3, 406664 <__multadd+0x48>
  406654:	68aa      	ldr	r2, [r5, #8]
  406656:	4294      	cmp	r4, r2
  406658:	da07      	bge.n	40666a <__multadd+0x4e>
  40665a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40665e:	3401      	adds	r4, #1
  406660:	6153      	str	r3, [r2, #20]
  406662:	612c      	str	r4, [r5, #16]
  406664:	4628      	mov	r0, r5
  406666:	b003      	add	sp, #12
  406668:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40666a:	6869      	ldr	r1, [r5, #4]
  40666c:	9301      	str	r3, [sp, #4]
  40666e:	3101      	adds	r1, #1
  406670:	4630      	mov	r0, r6
  406672:	f7ff ffa3 	bl	4065bc <_Balloc>
  406676:	692a      	ldr	r2, [r5, #16]
  406678:	3202      	adds	r2, #2
  40667a:	f105 010c 	add.w	r1, r5, #12
  40667e:	4607      	mov	r7, r0
  406680:	0092      	lsls	r2, r2, #2
  406682:	300c      	adds	r0, #12
  406684:	f7ff fef4 	bl	406470 <memcpy>
  406688:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40668a:	6869      	ldr	r1, [r5, #4]
  40668c:	9b01      	ldr	r3, [sp, #4]
  40668e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406692:	6028      	str	r0, [r5, #0]
  406694:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406698:	463d      	mov	r5, r7
  40669a:	e7de      	b.n	40665a <__multadd+0x3e>

0040669c <__hi0bits>:
  40669c:	0c02      	lsrs	r2, r0, #16
  40669e:	0412      	lsls	r2, r2, #16
  4066a0:	4603      	mov	r3, r0
  4066a2:	b9b2      	cbnz	r2, 4066d2 <__hi0bits+0x36>
  4066a4:	0403      	lsls	r3, r0, #16
  4066a6:	2010      	movs	r0, #16
  4066a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4066ac:	bf04      	itt	eq
  4066ae:	021b      	lsleq	r3, r3, #8
  4066b0:	3008      	addeq	r0, #8
  4066b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4066b6:	bf04      	itt	eq
  4066b8:	011b      	lsleq	r3, r3, #4
  4066ba:	3004      	addeq	r0, #4
  4066bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4066c0:	bf04      	itt	eq
  4066c2:	009b      	lsleq	r3, r3, #2
  4066c4:	3002      	addeq	r0, #2
  4066c6:	2b00      	cmp	r3, #0
  4066c8:	db02      	blt.n	4066d0 <__hi0bits+0x34>
  4066ca:	005b      	lsls	r3, r3, #1
  4066cc:	d403      	bmi.n	4066d6 <__hi0bits+0x3a>
  4066ce:	2020      	movs	r0, #32
  4066d0:	4770      	bx	lr
  4066d2:	2000      	movs	r0, #0
  4066d4:	e7e8      	b.n	4066a8 <__hi0bits+0xc>
  4066d6:	3001      	adds	r0, #1
  4066d8:	4770      	bx	lr
  4066da:	bf00      	nop

004066dc <__lo0bits>:
  4066dc:	6803      	ldr	r3, [r0, #0]
  4066de:	f013 0207 	ands.w	r2, r3, #7
  4066e2:	4601      	mov	r1, r0
  4066e4:	d007      	beq.n	4066f6 <__lo0bits+0x1a>
  4066e6:	07da      	lsls	r2, r3, #31
  4066e8:	d421      	bmi.n	40672e <__lo0bits+0x52>
  4066ea:	0798      	lsls	r0, r3, #30
  4066ec:	d421      	bmi.n	406732 <__lo0bits+0x56>
  4066ee:	089b      	lsrs	r3, r3, #2
  4066f0:	600b      	str	r3, [r1, #0]
  4066f2:	2002      	movs	r0, #2
  4066f4:	4770      	bx	lr
  4066f6:	b298      	uxth	r0, r3
  4066f8:	b198      	cbz	r0, 406722 <__lo0bits+0x46>
  4066fa:	4610      	mov	r0, r2
  4066fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  406700:	bf04      	itt	eq
  406702:	0a1b      	lsreq	r3, r3, #8
  406704:	3008      	addeq	r0, #8
  406706:	071a      	lsls	r2, r3, #28
  406708:	bf04      	itt	eq
  40670a:	091b      	lsreq	r3, r3, #4
  40670c:	3004      	addeq	r0, #4
  40670e:	079a      	lsls	r2, r3, #30
  406710:	bf04      	itt	eq
  406712:	089b      	lsreq	r3, r3, #2
  406714:	3002      	addeq	r0, #2
  406716:	07da      	lsls	r2, r3, #31
  406718:	d407      	bmi.n	40672a <__lo0bits+0x4e>
  40671a:	085b      	lsrs	r3, r3, #1
  40671c:	d104      	bne.n	406728 <__lo0bits+0x4c>
  40671e:	2020      	movs	r0, #32
  406720:	4770      	bx	lr
  406722:	0c1b      	lsrs	r3, r3, #16
  406724:	2010      	movs	r0, #16
  406726:	e7e9      	b.n	4066fc <__lo0bits+0x20>
  406728:	3001      	adds	r0, #1
  40672a:	600b      	str	r3, [r1, #0]
  40672c:	4770      	bx	lr
  40672e:	2000      	movs	r0, #0
  406730:	4770      	bx	lr
  406732:	085b      	lsrs	r3, r3, #1
  406734:	600b      	str	r3, [r1, #0]
  406736:	2001      	movs	r0, #1
  406738:	4770      	bx	lr
  40673a:	bf00      	nop

0040673c <__i2b>:
  40673c:	b510      	push	{r4, lr}
  40673e:	460c      	mov	r4, r1
  406740:	2101      	movs	r1, #1
  406742:	f7ff ff3b 	bl	4065bc <_Balloc>
  406746:	2201      	movs	r2, #1
  406748:	6144      	str	r4, [r0, #20]
  40674a:	6102      	str	r2, [r0, #16]
  40674c:	bd10      	pop	{r4, pc}
  40674e:	bf00      	nop

00406750 <__multiply>:
  406750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406754:	690c      	ldr	r4, [r1, #16]
  406756:	6915      	ldr	r5, [r2, #16]
  406758:	42ac      	cmp	r4, r5
  40675a:	b083      	sub	sp, #12
  40675c:	468b      	mov	fp, r1
  40675e:	4616      	mov	r6, r2
  406760:	da04      	bge.n	40676c <__multiply+0x1c>
  406762:	4622      	mov	r2, r4
  406764:	46b3      	mov	fp, r6
  406766:	462c      	mov	r4, r5
  406768:	460e      	mov	r6, r1
  40676a:	4615      	mov	r5, r2
  40676c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406770:	f8db 1004 	ldr.w	r1, [fp, #4]
  406774:	eb04 0805 	add.w	r8, r4, r5
  406778:	4598      	cmp	r8, r3
  40677a:	bfc8      	it	gt
  40677c:	3101      	addgt	r1, #1
  40677e:	f7ff ff1d 	bl	4065bc <_Balloc>
  406782:	f100 0914 	add.w	r9, r0, #20
  406786:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40678a:	45d1      	cmp	r9, sl
  40678c:	9000      	str	r0, [sp, #0]
  40678e:	d205      	bcs.n	40679c <__multiply+0x4c>
  406790:	464b      	mov	r3, r9
  406792:	2100      	movs	r1, #0
  406794:	f843 1b04 	str.w	r1, [r3], #4
  406798:	459a      	cmp	sl, r3
  40679a:	d8fb      	bhi.n	406794 <__multiply+0x44>
  40679c:	f106 0c14 	add.w	ip, r6, #20
  4067a0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4067a4:	f10b 0b14 	add.w	fp, fp, #20
  4067a8:	459c      	cmp	ip, r3
  4067aa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4067ae:	d24c      	bcs.n	40684a <__multiply+0xfa>
  4067b0:	f8cd a004 	str.w	sl, [sp, #4]
  4067b4:	469a      	mov	sl, r3
  4067b6:	f8dc 5000 	ldr.w	r5, [ip]
  4067ba:	b2af      	uxth	r7, r5
  4067bc:	b1ef      	cbz	r7, 4067fa <__multiply+0xaa>
  4067be:	2100      	movs	r1, #0
  4067c0:	464d      	mov	r5, r9
  4067c2:	465e      	mov	r6, fp
  4067c4:	460c      	mov	r4, r1
  4067c6:	f856 2b04 	ldr.w	r2, [r6], #4
  4067ca:	6828      	ldr	r0, [r5, #0]
  4067cc:	b293      	uxth	r3, r2
  4067ce:	b281      	uxth	r1, r0
  4067d0:	fb07 1303 	mla	r3, r7, r3, r1
  4067d4:	0c12      	lsrs	r2, r2, #16
  4067d6:	0c01      	lsrs	r1, r0, #16
  4067d8:	4423      	add	r3, r4
  4067da:	fb07 1102 	mla	r1, r7, r2, r1
  4067de:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4067e2:	b29b      	uxth	r3, r3
  4067e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4067e8:	45b6      	cmp	lr, r6
  4067ea:	f845 3b04 	str.w	r3, [r5], #4
  4067ee:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4067f2:	d8e8      	bhi.n	4067c6 <__multiply+0x76>
  4067f4:	602c      	str	r4, [r5, #0]
  4067f6:	f8dc 5000 	ldr.w	r5, [ip]
  4067fa:	0c2d      	lsrs	r5, r5, #16
  4067fc:	d01d      	beq.n	40683a <__multiply+0xea>
  4067fe:	f8d9 3000 	ldr.w	r3, [r9]
  406802:	4648      	mov	r0, r9
  406804:	461c      	mov	r4, r3
  406806:	4659      	mov	r1, fp
  406808:	2200      	movs	r2, #0
  40680a:	880e      	ldrh	r6, [r1, #0]
  40680c:	0c24      	lsrs	r4, r4, #16
  40680e:	fb05 4406 	mla	r4, r5, r6, r4
  406812:	4422      	add	r2, r4
  406814:	b29b      	uxth	r3, r3
  406816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40681a:	f840 3b04 	str.w	r3, [r0], #4
  40681e:	f851 3b04 	ldr.w	r3, [r1], #4
  406822:	6804      	ldr	r4, [r0, #0]
  406824:	0c1b      	lsrs	r3, r3, #16
  406826:	b2a6      	uxth	r6, r4
  406828:	fb05 6303 	mla	r3, r5, r3, r6
  40682c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406830:	458e      	cmp	lr, r1
  406832:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406836:	d8e8      	bhi.n	40680a <__multiply+0xba>
  406838:	6003      	str	r3, [r0, #0]
  40683a:	f10c 0c04 	add.w	ip, ip, #4
  40683e:	45e2      	cmp	sl, ip
  406840:	f109 0904 	add.w	r9, r9, #4
  406844:	d8b7      	bhi.n	4067b6 <__multiply+0x66>
  406846:	f8dd a004 	ldr.w	sl, [sp, #4]
  40684a:	f1b8 0f00 	cmp.w	r8, #0
  40684e:	dd0b      	ble.n	406868 <__multiply+0x118>
  406850:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406854:	f1aa 0a04 	sub.w	sl, sl, #4
  406858:	b11b      	cbz	r3, 406862 <__multiply+0x112>
  40685a:	e005      	b.n	406868 <__multiply+0x118>
  40685c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406860:	b913      	cbnz	r3, 406868 <__multiply+0x118>
  406862:	f1b8 0801 	subs.w	r8, r8, #1
  406866:	d1f9      	bne.n	40685c <__multiply+0x10c>
  406868:	9800      	ldr	r0, [sp, #0]
  40686a:	f8c0 8010 	str.w	r8, [r0, #16]
  40686e:	b003      	add	sp, #12
  406870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406874 <__pow5mult>:
  406874:	f012 0303 	ands.w	r3, r2, #3
  406878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40687c:	4614      	mov	r4, r2
  40687e:	4607      	mov	r7, r0
  406880:	d12e      	bne.n	4068e0 <__pow5mult+0x6c>
  406882:	460d      	mov	r5, r1
  406884:	10a4      	asrs	r4, r4, #2
  406886:	d01c      	beq.n	4068c2 <__pow5mult+0x4e>
  406888:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40688a:	b396      	cbz	r6, 4068f2 <__pow5mult+0x7e>
  40688c:	07e3      	lsls	r3, r4, #31
  40688e:	f04f 0800 	mov.w	r8, #0
  406892:	d406      	bmi.n	4068a2 <__pow5mult+0x2e>
  406894:	1064      	asrs	r4, r4, #1
  406896:	d014      	beq.n	4068c2 <__pow5mult+0x4e>
  406898:	6830      	ldr	r0, [r6, #0]
  40689a:	b1a8      	cbz	r0, 4068c8 <__pow5mult+0x54>
  40689c:	4606      	mov	r6, r0
  40689e:	07e3      	lsls	r3, r4, #31
  4068a0:	d5f8      	bpl.n	406894 <__pow5mult+0x20>
  4068a2:	4632      	mov	r2, r6
  4068a4:	4629      	mov	r1, r5
  4068a6:	4638      	mov	r0, r7
  4068a8:	f7ff ff52 	bl	406750 <__multiply>
  4068ac:	b1b5      	cbz	r5, 4068dc <__pow5mult+0x68>
  4068ae:	686a      	ldr	r2, [r5, #4]
  4068b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4068b2:	1064      	asrs	r4, r4, #1
  4068b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4068b8:	6029      	str	r1, [r5, #0]
  4068ba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4068be:	4605      	mov	r5, r0
  4068c0:	d1ea      	bne.n	406898 <__pow5mult+0x24>
  4068c2:	4628      	mov	r0, r5
  4068c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068c8:	4632      	mov	r2, r6
  4068ca:	4631      	mov	r1, r6
  4068cc:	4638      	mov	r0, r7
  4068ce:	f7ff ff3f 	bl	406750 <__multiply>
  4068d2:	6030      	str	r0, [r6, #0]
  4068d4:	f8c0 8000 	str.w	r8, [r0]
  4068d8:	4606      	mov	r6, r0
  4068da:	e7e0      	b.n	40689e <__pow5mult+0x2a>
  4068dc:	4605      	mov	r5, r0
  4068de:	e7d9      	b.n	406894 <__pow5mult+0x20>
  4068e0:	1e5a      	subs	r2, r3, #1
  4068e2:	4d0b      	ldr	r5, [pc, #44]	; (406910 <__pow5mult+0x9c>)
  4068e4:	2300      	movs	r3, #0
  4068e6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4068ea:	f7ff fe97 	bl	40661c <__multadd>
  4068ee:	4605      	mov	r5, r0
  4068f0:	e7c8      	b.n	406884 <__pow5mult+0x10>
  4068f2:	2101      	movs	r1, #1
  4068f4:	4638      	mov	r0, r7
  4068f6:	f7ff fe61 	bl	4065bc <_Balloc>
  4068fa:	f240 2171 	movw	r1, #625	; 0x271
  4068fe:	2201      	movs	r2, #1
  406900:	2300      	movs	r3, #0
  406902:	6141      	str	r1, [r0, #20]
  406904:	6102      	str	r2, [r0, #16]
  406906:	4606      	mov	r6, r0
  406908:	64b8      	str	r0, [r7, #72]	; 0x48
  40690a:	6003      	str	r3, [r0, #0]
  40690c:	e7be      	b.n	40688c <__pow5mult+0x18>
  40690e:	bf00      	nop
  406910:	004089f0 	.word	0x004089f0

00406914 <__lshift>:
  406914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406918:	4691      	mov	r9, r2
  40691a:	690a      	ldr	r2, [r1, #16]
  40691c:	688b      	ldr	r3, [r1, #8]
  40691e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406922:	eb04 0802 	add.w	r8, r4, r2
  406926:	f108 0501 	add.w	r5, r8, #1
  40692a:	429d      	cmp	r5, r3
  40692c:	460e      	mov	r6, r1
  40692e:	4607      	mov	r7, r0
  406930:	6849      	ldr	r1, [r1, #4]
  406932:	dd04      	ble.n	40693e <__lshift+0x2a>
  406934:	005b      	lsls	r3, r3, #1
  406936:	429d      	cmp	r5, r3
  406938:	f101 0101 	add.w	r1, r1, #1
  40693c:	dcfa      	bgt.n	406934 <__lshift+0x20>
  40693e:	4638      	mov	r0, r7
  406940:	f7ff fe3c 	bl	4065bc <_Balloc>
  406944:	2c00      	cmp	r4, #0
  406946:	f100 0314 	add.w	r3, r0, #20
  40694a:	dd06      	ble.n	40695a <__lshift+0x46>
  40694c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406950:	2100      	movs	r1, #0
  406952:	f843 1b04 	str.w	r1, [r3], #4
  406956:	429a      	cmp	r2, r3
  406958:	d1fb      	bne.n	406952 <__lshift+0x3e>
  40695a:	6934      	ldr	r4, [r6, #16]
  40695c:	f106 0114 	add.w	r1, r6, #20
  406960:	f019 091f 	ands.w	r9, r9, #31
  406964:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406968:	d01d      	beq.n	4069a6 <__lshift+0x92>
  40696a:	f1c9 0c20 	rsb	ip, r9, #32
  40696e:	2200      	movs	r2, #0
  406970:	680c      	ldr	r4, [r1, #0]
  406972:	fa04 f409 	lsl.w	r4, r4, r9
  406976:	4314      	orrs	r4, r2
  406978:	f843 4b04 	str.w	r4, [r3], #4
  40697c:	f851 2b04 	ldr.w	r2, [r1], #4
  406980:	458e      	cmp	lr, r1
  406982:	fa22 f20c 	lsr.w	r2, r2, ip
  406986:	d8f3      	bhi.n	406970 <__lshift+0x5c>
  406988:	601a      	str	r2, [r3, #0]
  40698a:	b10a      	cbz	r2, 406990 <__lshift+0x7c>
  40698c:	f108 0502 	add.w	r5, r8, #2
  406990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406992:	6872      	ldr	r2, [r6, #4]
  406994:	3d01      	subs	r5, #1
  406996:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40699a:	6105      	str	r5, [r0, #16]
  40699c:	6031      	str	r1, [r6, #0]
  40699e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4069a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069a6:	3b04      	subs	r3, #4
  4069a8:	f851 2b04 	ldr.w	r2, [r1], #4
  4069ac:	f843 2f04 	str.w	r2, [r3, #4]!
  4069b0:	458e      	cmp	lr, r1
  4069b2:	d8f9      	bhi.n	4069a8 <__lshift+0x94>
  4069b4:	e7ec      	b.n	406990 <__lshift+0x7c>
  4069b6:	bf00      	nop

004069b8 <__mcmp>:
  4069b8:	b430      	push	{r4, r5}
  4069ba:	690b      	ldr	r3, [r1, #16]
  4069bc:	4605      	mov	r5, r0
  4069be:	6900      	ldr	r0, [r0, #16]
  4069c0:	1ac0      	subs	r0, r0, r3
  4069c2:	d10f      	bne.n	4069e4 <__mcmp+0x2c>
  4069c4:	009b      	lsls	r3, r3, #2
  4069c6:	3514      	adds	r5, #20
  4069c8:	3114      	adds	r1, #20
  4069ca:	4419      	add	r1, r3
  4069cc:	442b      	add	r3, r5
  4069ce:	e001      	b.n	4069d4 <__mcmp+0x1c>
  4069d0:	429d      	cmp	r5, r3
  4069d2:	d207      	bcs.n	4069e4 <__mcmp+0x2c>
  4069d4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4069d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4069dc:	4294      	cmp	r4, r2
  4069de:	d0f7      	beq.n	4069d0 <__mcmp+0x18>
  4069e0:	d302      	bcc.n	4069e8 <__mcmp+0x30>
  4069e2:	2001      	movs	r0, #1
  4069e4:	bc30      	pop	{r4, r5}
  4069e6:	4770      	bx	lr
  4069e8:	f04f 30ff 	mov.w	r0, #4294967295
  4069ec:	e7fa      	b.n	4069e4 <__mcmp+0x2c>
  4069ee:	bf00      	nop

004069f0 <__mdiff>:
  4069f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069f4:	690f      	ldr	r7, [r1, #16]
  4069f6:	460e      	mov	r6, r1
  4069f8:	6911      	ldr	r1, [r2, #16]
  4069fa:	1a7f      	subs	r7, r7, r1
  4069fc:	2f00      	cmp	r7, #0
  4069fe:	4690      	mov	r8, r2
  406a00:	d117      	bne.n	406a32 <__mdiff+0x42>
  406a02:	0089      	lsls	r1, r1, #2
  406a04:	f106 0514 	add.w	r5, r6, #20
  406a08:	f102 0e14 	add.w	lr, r2, #20
  406a0c:	186b      	adds	r3, r5, r1
  406a0e:	4471      	add	r1, lr
  406a10:	e001      	b.n	406a16 <__mdiff+0x26>
  406a12:	429d      	cmp	r5, r3
  406a14:	d25c      	bcs.n	406ad0 <__mdiff+0xe0>
  406a16:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406a1a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406a1e:	42a2      	cmp	r2, r4
  406a20:	d0f7      	beq.n	406a12 <__mdiff+0x22>
  406a22:	d25e      	bcs.n	406ae2 <__mdiff+0xf2>
  406a24:	4633      	mov	r3, r6
  406a26:	462c      	mov	r4, r5
  406a28:	4646      	mov	r6, r8
  406a2a:	4675      	mov	r5, lr
  406a2c:	4698      	mov	r8, r3
  406a2e:	2701      	movs	r7, #1
  406a30:	e005      	b.n	406a3e <__mdiff+0x4e>
  406a32:	db58      	blt.n	406ae6 <__mdiff+0xf6>
  406a34:	f106 0514 	add.w	r5, r6, #20
  406a38:	f108 0414 	add.w	r4, r8, #20
  406a3c:	2700      	movs	r7, #0
  406a3e:	6871      	ldr	r1, [r6, #4]
  406a40:	f7ff fdbc 	bl	4065bc <_Balloc>
  406a44:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406a48:	6936      	ldr	r6, [r6, #16]
  406a4a:	60c7      	str	r7, [r0, #12]
  406a4c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406a50:	46a6      	mov	lr, r4
  406a52:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406a56:	f100 0414 	add.w	r4, r0, #20
  406a5a:	2300      	movs	r3, #0
  406a5c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406a60:	f855 8b04 	ldr.w	r8, [r5], #4
  406a64:	b28a      	uxth	r2, r1
  406a66:	fa13 f388 	uxtah	r3, r3, r8
  406a6a:	0c09      	lsrs	r1, r1, #16
  406a6c:	1a9a      	subs	r2, r3, r2
  406a6e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406a72:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406a76:	b292      	uxth	r2, r2
  406a78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406a7c:	45f4      	cmp	ip, lr
  406a7e:	f844 2b04 	str.w	r2, [r4], #4
  406a82:	ea4f 4323 	mov.w	r3, r3, asr #16
  406a86:	d8e9      	bhi.n	406a5c <__mdiff+0x6c>
  406a88:	42af      	cmp	r7, r5
  406a8a:	d917      	bls.n	406abc <__mdiff+0xcc>
  406a8c:	46a4      	mov	ip, r4
  406a8e:	46ae      	mov	lr, r5
  406a90:	f85e 2b04 	ldr.w	r2, [lr], #4
  406a94:	fa13 f382 	uxtah	r3, r3, r2
  406a98:	1419      	asrs	r1, r3, #16
  406a9a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406a9e:	b29b      	uxth	r3, r3
  406aa0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406aa4:	4577      	cmp	r7, lr
  406aa6:	f84c 2b04 	str.w	r2, [ip], #4
  406aaa:	ea4f 4321 	mov.w	r3, r1, asr #16
  406aae:	d8ef      	bhi.n	406a90 <__mdiff+0xa0>
  406ab0:	43ed      	mvns	r5, r5
  406ab2:	442f      	add	r7, r5
  406ab4:	f027 0703 	bic.w	r7, r7, #3
  406ab8:	3704      	adds	r7, #4
  406aba:	443c      	add	r4, r7
  406abc:	3c04      	subs	r4, #4
  406abe:	b922      	cbnz	r2, 406aca <__mdiff+0xda>
  406ac0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406ac4:	3e01      	subs	r6, #1
  406ac6:	2b00      	cmp	r3, #0
  406ac8:	d0fa      	beq.n	406ac0 <__mdiff+0xd0>
  406aca:	6106      	str	r6, [r0, #16]
  406acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ad0:	2100      	movs	r1, #0
  406ad2:	f7ff fd73 	bl	4065bc <_Balloc>
  406ad6:	2201      	movs	r2, #1
  406ad8:	2300      	movs	r3, #0
  406ada:	6102      	str	r2, [r0, #16]
  406adc:	6143      	str	r3, [r0, #20]
  406ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ae2:	4674      	mov	r4, lr
  406ae4:	e7ab      	b.n	406a3e <__mdiff+0x4e>
  406ae6:	4633      	mov	r3, r6
  406ae8:	f106 0414 	add.w	r4, r6, #20
  406aec:	f102 0514 	add.w	r5, r2, #20
  406af0:	4616      	mov	r6, r2
  406af2:	2701      	movs	r7, #1
  406af4:	4698      	mov	r8, r3
  406af6:	e7a2      	b.n	406a3e <__mdiff+0x4e>

00406af8 <__d2b>:
  406af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406afc:	b082      	sub	sp, #8
  406afe:	2101      	movs	r1, #1
  406b00:	461c      	mov	r4, r3
  406b02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406b06:	4615      	mov	r5, r2
  406b08:	9e08      	ldr	r6, [sp, #32]
  406b0a:	f7ff fd57 	bl	4065bc <_Balloc>
  406b0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406b12:	4680      	mov	r8, r0
  406b14:	b10f      	cbz	r7, 406b1a <__d2b+0x22>
  406b16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406b1a:	9401      	str	r4, [sp, #4]
  406b1c:	b31d      	cbz	r5, 406b66 <__d2b+0x6e>
  406b1e:	a802      	add	r0, sp, #8
  406b20:	f840 5d08 	str.w	r5, [r0, #-8]!
  406b24:	f7ff fdda 	bl	4066dc <__lo0bits>
  406b28:	2800      	cmp	r0, #0
  406b2a:	d134      	bne.n	406b96 <__d2b+0x9e>
  406b2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406b30:	f8c8 2014 	str.w	r2, [r8, #20]
  406b34:	2b00      	cmp	r3, #0
  406b36:	bf0c      	ite	eq
  406b38:	2101      	moveq	r1, #1
  406b3a:	2102      	movne	r1, #2
  406b3c:	f8c8 3018 	str.w	r3, [r8, #24]
  406b40:	f8c8 1010 	str.w	r1, [r8, #16]
  406b44:	b9df      	cbnz	r7, 406b7e <__d2b+0x86>
  406b46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406b4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406b4e:	6030      	str	r0, [r6, #0]
  406b50:	6918      	ldr	r0, [r3, #16]
  406b52:	f7ff fda3 	bl	40669c <__hi0bits>
  406b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406b58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406b5c:	6018      	str	r0, [r3, #0]
  406b5e:	4640      	mov	r0, r8
  406b60:	b002      	add	sp, #8
  406b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b66:	a801      	add	r0, sp, #4
  406b68:	f7ff fdb8 	bl	4066dc <__lo0bits>
  406b6c:	9b01      	ldr	r3, [sp, #4]
  406b6e:	f8c8 3014 	str.w	r3, [r8, #20]
  406b72:	2101      	movs	r1, #1
  406b74:	3020      	adds	r0, #32
  406b76:	f8c8 1010 	str.w	r1, [r8, #16]
  406b7a:	2f00      	cmp	r7, #0
  406b7c:	d0e3      	beq.n	406b46 <__d2b+0x4e>
  406b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406b80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406b84:	4407      	add	r7, r0
  406b86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406b8a:	6037      	str	r7, [r6, #0]
  406b8c:	6018      	str	r0, [r3, #0]
  406b8e:	4640      	mov	r0, r8
  406b90:	b002      	add	sp, #8
  406b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b96:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406b9a:	f1c0 0220 	rsb	r2, r0, #32
  406b9e:	fa03 f202 	lsl.w	r2, r3, r2
  406ba2:	430a      	orrs	r2, r1
  406ba4:	40c3      	lsrs	r3, r0
  406ba6:	9301      	str	r3, [sp, #4]
  406ba8:	f8c8 2014 	str.w	r2, [r8, #20]
  406bac:	e7c2      	b.n	406b34 <__d2b+0x3c>
  406bae:	bf00      	nop

00406bb0 <_sbrk_r>:
  406bb0:	b538      	push	{r3, r4, r5, lr}
  406bb2:	4c07      	ldr	r4, [pc, #28]	; (406bd0 <_sbrk_r+0x20>)
  406bb4:	2300      	movs	r3, #0
  406bb6:	4605      	mov	r5, r0
  406bb8:	4608      	mov	r0, r1
  406bba:	6023      	str	r3, [r4, #0]
  406bbc:	f7fa ff9c 	bl	401af8 <_sbrk>
  406bc0:	1c43      	adds	r3, r0, #1
  406bc2:	d000      	beq.n	406bc6 <_sbrk_r+0x16>
  406bc4:	bd38      	pop	{r3, r4, r5, pc}
  406bc6:	6823      	ldr	r3, [r4, #0]
  406bc8:	2b00      	cmp	r3, #0
  406bca:	d0fb      	beq.n	406bc4 <_sbrk_r+0x14>
  406bcc:	602b      	str	r3, [r5, #0]
  406bce:	bd38      	pop	{r3, r4, r5, pc}
  406bd0:	20000ae8 	.word	0x20000ae8
	...

00406c00 <strlen>:
  406c00:	f890 f000 	pld	[r0]
  406c04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406c08:	f020 0107 	bic.w	r1, r0, #7
  406c0c:	f06f 0c00 	mvn.w	ip, #0
  406c10:	f010 0407 	ands.w	r4, r0, #7
  406c14:	f891 f020 	pld	[r1, #32]
  406c18:	f040 8049 	bne.w	406cae <strlen+0xae>
  406c1c:	f04f 0400 	mov.w	r4, #0
  406c20:	f06f 0007 	mvn.w	r0, #7
  406c24:	e9d1 2300 	ldrd	r2, r3, [r1]
  406c28:	f891 f040 	pld	[r1, #64]	; 0x40
  406c2c:	f100 0008 	add.w	r0, r0, #8
  406c30:	fa82 f24c 	uadd8	r2, r2, ip
  406c34:	faa4 f28c 	sel	r2, r4, ip
  406c38:	fa83 f34c 	uadd8	r3, r3, ip
  406c3c:	faa2 f38c 	sel	r3, r2, ip
  406c40:	bb4b      	cbnz	r3, 406c96 <strlen+0x96>
  406c42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406c46:	fa82 f24c 	uadd8	r2, r2, ip
  406c4a:	f100 0008 	add.w	r0, r0, #8
  406c4e:	faa4 f28c 	sel	r2, r4, ip
  406c52:	fa83 f34c 	uadd8	r3, r3, ip
  406c56:	faa2 f38c 	sel	r3, r2, ip
  406c5a:	b9e3      	cbnz	r3, 406c96 <strlen+0x96>
  406c5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406c60:	fa82 f24c 	uadd8	r2, r2, ip
  406c64:	f100 0008 	add.w	r0, r0, #8
  406c68:	faa4 f28c 	sel	r2, r4, ip
  406c6c:	fa83 f34c 	uadd8	r3, r3, ip
  406c70:	faa2 f38c 	sel	r3, r2, ip
  406c74:	b97b      	cbnz	r3, 406c96 <strlen+0x96>
  406c76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406c7a:	f101 0120 	add.w	r1, r1, #32
  406c7e:	fa82 f24c 	uadd8	r2, r2, ip
  406c82:	f100 0008 	add.w	r0, r0, #8
  406c86:	faa4 f28c 	sel	r2, r4, ip
  406c8a:	fa83 f34c 	uadd8	r3, r3, ip
  406c8e:	faa2 f38c 	sel	r3, r2, ip
  406c92:	2b00      	cmp	r3, #0
  406c94:	d0c6      	beq.n	406c24 <strlen+0x24>
  406c96:	2a00      	cmp	r2, #0
  406c98:	bf04      	itt	eq
  406c9a:	3004      	addeq	r0, #4
  406c9c:	461a      	moveq	r2, r3
  406c9e:	ba12      	rev	r2, r2
  406ca0:	fab2 f282 	clz	r2, r2
  406ca4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406ca8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406cac:	4770      	bx	lr
  406cae:	e9d1 2300 	ldrd	r2, r3, [r1]
  406cb2:	f004 0503 	and.w	r5, r4, #3
  406cb6:	f1c4 0000 	rsb	r0, r4, #0
  406cba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406cbe:	f014 0f04 	tst.w	r4, #4
  406cc2:	f891 f040 	pld	[r1, #64]	; 0x40
  406cc6:	fa0c f505 	lsl.w	r5, ip, r5
  406cca:	ea62 0205 	orn	r2, r2, r5
  406cce:	bf1c      	itt	ne
  406cd0:	ea63 0305 	ornne	r3, r3, r5
  406cd4:	4662      	movne	r2, ip
  406cd6:	f04f 0400 	mov.w	r4, #0
  406cda:	e7a9      	b.n	406c30 <strlen+0x30>

00406cdc <__ssprint_r>:
  406cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ce0:	6893      	ldr	r3, [r2, #8]
  406ce2:	b083      	sub	sp, #12
  406ce4:	4690      	mov	r8, r2
  406ce6:	2b00      	cmp	r3, #0
  406ce8:	d070      	beq.n	406dcc <__ssprint_r+0xf0>
  406cea:	4682      	mov	sl, r0
  406cec:	460c      	mov	r4, r1
  406cee:	6817      	ldr	r7, [r2, #0]
  406cf0:	688d      	ldr	r5, [r1, #8]
  406cf2:	6808      	ldr	r0, [r1, #0]
  406cf4:	e042      	b.n	406d7c <__ssprint_r+0xa0>
  406cf6:	89a3      	ldrh	r3, [r4, #12]
  406cf8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406cfc:	d02e      	beq.n	406d5c <__ssprint_r+0x80>
  406cfe:	6965      	ldr	r5, [r4, #20]
  406d00:	6921      	ldr	r1, [r4, #16]
  406d02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406d06:	eba0 0b01 	sub.w	fp, r0, r1
  406d0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406d0e:	f10b 0001 	add.w	r0, fp, #1
  406d12:	106d      	asrs	r5, r5, #1
  406d14:	4430      	add	r0, r6
  406d16:	42a8      	cmp	r0, r5
  406d18:	462a      	mov	r2, r5
  406d1a:	bf84      	itt	hi
  406d1c:	4605      	movhi	r5, r0
  406d1e:	462a      	movhi	r2, r5
  406d20:	055b      	lsls	r3, r3, #21
  406d22:	d538      	bpl.n	406d96 <__ssprint_r+0xba>
  406d24:	4611      	mov	r1, r2
  406d26:	4650      	mov	r0, sl
  406d28:	f7ff f89c 	bl	405e64 <_malloc_r>
  406d2c:	2800      	cmp	r0, #0
  406d2e:	d03c      	beq.n	406daa <__ssprint_r+0xce>
  406d30:	465a      	mov	r2, fp
  406d32:	6921      	ldr	r1, [r4, #16]
  406d34:	9001      	str	r0, [sp, #4]
  406d36:	f7ff fb9b 	bl	406470 <memcpy>
  406d3a:	89a2      	ldrh	r2, [r4, #12]
  406d3c:	9b01      	ldr	r3, [sp, #4]
  406d3e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406d42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406d46:	81a2      	strh	r2, [r4, #12]
  406d48:	eba5 020b 	sub.w	r2, r5, fp
  406d4c:	eb03 000b 	add.w	r0, r3, fp
  406d50:	6165      	str	r5, [r4, #20]
  406d52:	6123      	str	r3, [r4, #16]
  406d54:	6020      	str	r0, [r4, #0]
  406d56:	60a2      	str	r2, [r4, #8]
  406d58:	4635      	mov	r5, r6
  406d5a:	46b3      	mov	fp, r6
  406d5c:	465a      	mov	r2, fp
  406d5e:	4649      	mov	r1, r9
  406d60:	f000 fa18 	bl	407194 <memmove>
  406d64:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406d68:	68a2      	ldr	r2, [r4, #8]
  406d6a:	6820      	ldr	r0, [r4, #0]
  406d6c:	1b55      	subs	r5, r2, r5
  406d6e:	4458      	add	r0, fp
  406d70:	1b9e      	subs	r6, r3, r6
  406d72:	60a5      	str	r5, [r4, #8]
  406d74:	6020      	str	r0, [r4, #0]
  406d76:	f8c8 6008 	str.w	r6, [r8, #8]
  406d7a:	b33e      	cbz	r6, 406dcc <__ssprint_r+0xf0>
  406d7c:	687e      	ldr	r6, [r7, #4]
  406d7e:	463b      	mov	r3, r7
  406d80:	3708      	adds	r7, #8
  406d82:	2e00      	cmp	r6, #0
  406d84:	d0fa      	beq.n	406d7c <__ssprint_r+0xa0>
  406d86:	42ae      	cmp	r6, r5
  406d88:	f8d3 9000 	ldr.w	r9, [r3]
  406d8c:	46ab      	mov	fp, r5
  406d8e:	d2b2      	bcs.n	406cf6 <__ssprint_r+0x1a>
  406d90:	4635      	mov	r5, r6
  406d92:	46b3      	mov	fp, r6
  406d94:	e7e2      	b.n	406d5c <__ssprint_r+0x80>
  406d96:	4650      	mov	r0, sl
  406d98:	f000 fa60 	bl	40725c <_realloc_r>
  406d9c:	4603      	mov	r3, r0
  406d9e:	2800      	cmp	r0, #0
  406da0:	d1d2      	bne.n	406d48 <__ssprint_r+0x6c>
  406da2:	6921      	ldr	r1, [r4, #16]
  406da4:	4650      	mov	r0, sl
  406da6:	f000 f8f9 	bl	406f9c <_free_r>
  406daa:	230c      	movs	r3, #12
  406dac:	f8ca 3000 	str.w	r3, [sl]
  406db0:	89a3      	ldrh	r3, [r4, #12]
  406db2:	2200      	movs	r2, #0
  406db4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406db8:	f04f 30ff 	mov.w	r0, #4294967295
  406dbc:	81a3      	strh	r3, [r4, #12]
  406dbe:	f8c8 2008 	str.w	r2, [r8, #8]
  406dc2:	f8c8 2004 	str.w	r2, [r8, #4]
  406dc6:	b003      	add	sp, #12
  406dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406dcc:	2000      	movs	r0, #0
  406dce:	f8c8 0004 	str.w	r0, [r8, #4]
  406dd2:	b003      	add	sp, #12
  406dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406dd8 <__register_exitproc>:
  406dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ddc:	4d2c      	ldr	r5, [pc, #176]	; (406e90 <__register_exitproc+0xb8>)
  406dde:	4606      	mov	r6, r0
  406de0:	6828      	ldr	r0, [r5, #0]
  406de2:	4698      	mov	r8, r3
  406de4:	460f      	mov	r7, r1
  406de6:	4691      	mov	r9, r2
  406de8:	f7ff f838 	bl	405e5c <__retarget_lock_acquire_recursive>
  406dec:	4b29      	ldr	r3, [pc, #164]	; (406e94 <__register_exitproc+0xbc>)
  406dee:	681c      	ldr	r4, [r3, #0]
  406df0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406df4:	2b00      	cmp	r3, #0
  406df6:	d03e      	beq.n	406e76 <__register_exitproc+0x9e>
  406df8:	685a      	ldr	r2, [r3, #4]
  406dfa:	2a1f      	cmp	r2, #31
  406dfc:	dc1c      	bgt.n	406e38 <__register_exitproc+0x60>
  406dfe:	f102 0e01 	add.w	lr, r2, #1
  406e02:	b176      	cbz	r6, 406e22 <__register_exitproc+0x4a>
  406e04:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406e08:	2401      	movs	r4, #1
  406e0a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406e0e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406e12:	4094      	lsls	r4, r2
  406e14:	4320      	orrs	r0, r4
  406e16:	2e02      	cmp	r6, #2
  406e18:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406e1c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406e20:	d023      	beq.n	406e6a <__register_exitproc+0x92>
  406e22:	3202      	adds	r2, #2
  406e24:	f8c3 e004 	str.w	lr, [r3, #4]
  406e28:	6828      	ldr	r0, [r5, #0]
  406e2a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406e2e:	f7ff f817 	bl	405e60 <__retarget_lock_release_recursive>
  406e32:	2000      	movs	r0, #0
  406e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406e38:	4b17      	ldr	r3, [pc, #92]	; (406e98 <__register_exitproc+0xc0>)
  406e3a:	b30b      	cbz	r3, 406e80 <__register_exitproc+0xa8>
  406e3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406e40:	f3af 8000 	nop.w
  406e44:	4603      	mov	r3, r0
  406e46:	b1d8      	cbz	r0, 406e80 <__register_exitproc+0xa8>
  406e48:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406e4c:	6002      	str	r2, [r0, #0]
  406e4e:	2100      	movs	r1, #0
  406e50:	6041      	str	r1, [r0, #4]
  406e52:	460a      	mov	r2, r1
  406e54:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406e58:	f04f 0e01 	mov.w	lr, #1
  406e5c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406e60:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406e64:	2e00      	cmp	r6, #0
  406e66:	d0dc      	beq.n	406e22 <__register_exitproc+0x4a>
  406e68:	e7cc      	b.n	406e04 <__register_exitproc+0x2c>
  406e6a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406e6e:	430c      	orrs	r4, r1
  406e70:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406e74:	e7d5      	b.n	406e22 <__register_exitproc+0x4a>
  406e76:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406e7a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406e7e:	e7bb      	b.n	406df8 <__register_exitproc+0x20>
  406e80:	6828      	ldr	r0, [r5, #0]
  406e82:	f7fe ffed 	bl	405e60 <__retarget_lock_release_recursive>
  406e86:	f04f 30ff 	mov.w	r0, #4294967295
  406e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406e8e:	bf00      	nop
  406e90:	20000438 	.word	0x20000438
  406e94:	00408888 	.word	0x00408888
  406e98:	00000000 	.word	0x00000000

00406e9c <_calloc_r>:
  406e9c:	b510      	push	{r4, lr}
  406e9e:	fb02 f101 	mul.w	r1, r2, r1
  406ea2:	f7fe ffdf 	bl	405e64 <_malloc_r>
  406ea6:	4604      	mov	r4, r0
  406ea8:	b1d8      	cbz	r0, 406ee2 <_calloc_r+0x46>
  406eaa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406eae:	f022 0203 	bic.w	r2, r2, #3
  406eb2:	3a04      	subs	r2, #4
  406eb4:	2a24      	cmp	r2, #36	; 0x24
  406eb6:	d818      	bhi.n	406eea <_calloc_r+0x4e>
  406eb8:	2a13      	cmp	r2, #19
  406eba:	d914      	bls.n	406ee6 <_calloc_r+0x4a>
  406ebc:	2300      	movs	r3, #0
  406ebe:	2a1b      	cmp	r2, #27
  406ec0:	6003      	str	r3, [r0, #0]
  406ec2:	6043      	str	r3, [r0, #4]
  406ec4:	d916      	bls.n	406ef4 <_calloc_r+0x58>
  406ec6:	2a24      	cmp	r2, #36	; 0x24
  406ec8:	6083      	str	r3, [r0, #8]
  406eca:	60c3      	str	r3, [r0, #12]
  406ecc:	bf11      	iteee	ne
  406ece:	f100 0210 	addne.w	r2, r0, #16
  406ed2:	6103      	streq	r3, [r0, #16]
  406ed4:	6143      	streq	r3, [r0, #20]
  406ed6:	f100 0218 	addeq.w	r2, r0, #24
  406eda:	2300      	movs	r3, #0
  406edc:	6013      	str	r3, [r2, #0]
  406ede:	6053      	str	r3, [r2, #4]
  406ee0:	6093      	str	r3, [r2, #8]
  406ee2:	4620      	mov	r0, r4
  406ee4:	bd10      	pop	{r4, pc}
  406ee6:	4602      	mov	r2, r0
  406ee8:	e7f7      	b.n	406eda <_calloc_r+0x3e>
  406eea:	2100      	movs	r1, #0
  406eec:	f7fc fd1c 	bl	403928 <memset>
  406ef0:	4620      	mov	r0, r4
  406ef2:	bd10      	pop	{r4, pc}
  406ef4:	f100 0208 	add.w	r2, r0, #8
  406ef8:	e7ef      	b.n	406eda <_calloc_r+0x3e>
  406efa:	bf00      	nop

00406efc <_malloc_trim_r>:
  406efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406efe:	4f24      	ldr	r7, [pc, #144]	; (406f90 <_malloc_trim_r+0x94>)
  406f00:	460c      	mov	r4, r1
  406f02:	4606      	mov	r6, r0
  406f04:	f7ff fb4e 	bl	4065a4 <__malloc_lock>
  406f08:	68bb      	ldr	r3, [r7, #8]
  406f0a:	685d      	ldr	r5, [r3, #4]
  406f0c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406f10:	310f      	adds	r1, #15
  406f12:	f025 0503 	bic.w	r5, r5, #3
  406f16:	4429      	add	r1, r5
  406f18:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406f1c:	f021 010f 	bic.w	r1, r1, #15
  406f20:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406f24:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406f28:	db07      	blt.n	406f3a <_malloc_trim_r+0x3e>
  406f2a:	2100      	movs	r1, #0
  406f2c:	4630      	mov	r0, r6
  406f2e:	f7ff fe3f 	bl	406bb0 <_sbrk_r>
  406f32:	68bb      	ldr	r3, [r7, #8]
  406f34:	442b      	add	r3, r5
  406f36:	4298      	cmp	r0, r3
  406f38:	d004      	beq.n	406f44 <_malloc_trim_r+0x48>
  406f3a:	4630      	mov	r0, r6
  406f3c:	f7ff fb38 	bl	4065b0 <__malloc_unlock>
  406f40:	2000      	movs	r0, #0
  406f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f44:	4261      	negs	r1, r4
  406f46:	4630      	mov	r0, r6
  406f48:	f7ff fe32 	bl	406bb0 <_sbrk_r>
  406f4c:	3001      	adds	r0, #1
  406f4e:	d00d      	beq.n	406f6c <_malloc_trim_r+0x70>
  406f50:	4b10      	ldr	r3, [pc, #64]	; (406f94 <_malloc_trim_r+0x98>)
  406f52:	68ba      	ldr	r2, [r7, #8]
  406f54:	6819      	ldr	r1, [r3, #0]
  406f56:	1b2d      	subs	r5, r5, r4
  406f58:	f045 0501 	orr.w	r5, r5, #1
  406f5c:	4630      	mov	r0, r6
  406f5e:	1b09      	subs	r1, r1, r4
  406f60:	6055      	str	r5, [r2, #4]
  406f62:	6019      	str	r1, [r3, #0]
  406f64:	f7ff fb24 	bl	4065b0 <__malloc_unlock>
  406f68:	2001      	movs	r0, #1
  406f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f6c:	2100      	movs	r1, #0
  406f6e:	4630      	mov	r0, r6
  406f70:	f7ff fe1e 	bl	406bb0 <_sbrk_r>
  406f74:	68ba      	ldr	r2, [r7, #8]
  406f76:	1a83      	subs	r3, r0, r2
  406f78:	2b0f      	cmp	r3, #15
  406f7a:	ddde      	ble.n	406f3a <_malloc_trim_r+0x3e>
  406f7c:	4c06      	ldr	r4, [pc, #24]	; (406f98 <_malloc_trim_r+0x9c>)
  406f7e:	4905      	ldr	r1, [pc, #20]	; (406f94 <_malloc_trim_r+0x98>)
  406f80:	6824      	ldr	r4, [r4, #0]
  406f82:	f043 0301 	orr.w	r3, r3, #1
  406f86:	1b00      	subs	r0, r0, r4
  406f88:	6053      	str	r3, [r2, #4]
  406f8a:	6008      	str	r0, [r1, #0]
  406f8c:	e7d5      	b.n	406f3a <_malloc_trim_r+0x3e>
  406f8e:	bf00      	nop
  406f90:	2000043c 	.word	0x2000043c
  406f94:	20000a8c 	.word	0x20000a8c
  406f98:	20000844 	.word	0x20000844

00406f9c <_free_r>:
  406f9c:	2900      	cmp	r1, #0
  406f9e:	d044      	beq.n	40702a <_free_r+0x8e>
  406fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fa4:	460d      	mov	r5, r1
  406fa6:	4680      	mov	r8, r0
  406fa8:	f7ff fafc 	bl	4065a4 <__malloc_lock>
  406fac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406fb0:	4969      	ldr	r1, [pc, #420]	; (407158 <_free_r+0x1bc>)
  406fb2:	f027 0301 	bic.w	r3, r7, #1
  406fb6:	f1a5 0408 	sub.w	r4, r5, #8
  406fba:	18e2      	adds	r2, r4, r3
  406fbc:	688e      	ldr	r6, [r1, #8]
  406fbe:	6850      	ldr	r0, [r2, #4]
  406fc0:	42b2      	cmp	r2, r6
  406fc2:	f020 0003 	bic.w	r0, r0, #3
  406fc6:	d05e      	beq.n	407086 <_free_r+0xea>
  406fc8:	07fe      	lsls	r6, r7, #31
  406fca:	6050      	str	r0, [r2, #4]
  406fcc:	d40b      	bmi.n	406fe6 <_free_r+0x4a>
  406fce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406fd2:	1be4      	subs	r4, r4, r7
  406fd4:	f101 0e08 	add.w	lr, r1, #8
  406fd8:	68a5      	ldr	r5, [r4, #8]
  406fda:	4575      	cmp	r5, lr
  406fdc:	443b      	add	r3, r7
  406fde:	d06d      	beq.n	4070bc <_free_r+0x120>
  406fe0:	68e7      	ldr	r7, [r4, #12]
  406fe2:	60ef      	str	r7, [r5, #12]
  406fe4:	60bd      	str	r5, [r7, #8]
  406fe6:	1815      	adds	r5, r2, r0
  406fe8:	686d      	ldr	r5, [r5, #4]
  406fea:	07ed      	lsls	r5, r5, #31
  406fec:	d53e      	bpl.n	40706c <_free_r+0xd0>
  406fee:	f043 0201 	orr.w	r2, r3, #1
  406ff2:	6062      	str	r2, [r4, #4]
  406ff4:	50e3      	str	r3, [r4, r3]
  406ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406ffa:	d217      	bcs.n	40702c <_free_r+0x90>
  406ffc:	08db      	lsrs	r3, r3, #3
  406ffe:	1c58      	adds	r0, r3, #1
  407000:	109a      	asrs	r2, r3, #2
  407002:	684d      	ldr	r5, [r1, #4]
  407004:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407008:	60a7      	str	r7, [r4, #8]
  40700a:	2301      	movs	r3, #1
  40700c:	4093      	lsls	r3, r2
  40700e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407012:	432b      	orrs	r3, r5
  407014:	3a08      	subs	r2, #8
  407016:	60e2      	str	r2, [r4, #12]
  407018:	604b      	str	r3, [r1, #4]
  40701a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40701e:	60fc      	str	r4, [r7, #12]
  407020:	4640      	mov	r0, r8
  407022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407026:	f7ff bac3 	b.w	4065b0 <__malloc_unlock>
  40702a:	4770      	bx	lr
  40702c:	0a5a      	lsrs	r2, r3, #9
  40702e:	2a04      	cmp	r2, #4
  407030:	d852      	bhi.n	4070d8 <_free_r+0x13c>
  407032:	099a      	lsrs	r2, r3, #6
  407034:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407038:	00ff      	lsls	r7, r7, #3
  40703a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40703e:	19c8      	adds	r0, r1, r7
  407040:	59ca      	ldr	r2, [r1, r7]
  407042:	3808      	subs	r0, #8
  407044:	4290      	cmp	r0, r2
  407046:	d04f      	beq.n	4070e8 <_free_r+0x14c>
  407048:	6851      	ldr	r1, [r2, #4]
  40704a:	f021 0103 	bic.w	r1, r1, #3
  40704e:	428b      	cmp	r3, r1
  407050:	d232      	bcs.n	4070b8 <_free_r+0x11c>
  407052:	6892      	ldr	r2, [r2, #8]
  407054:	4290      	cmp	r0, r2
  407056:	d1f7      	bne.n	407048 <_free_r+0xac>
  407058:	68c3      	ldr	r3, [r0, #12]
  40705a:	60a0      	str	r0, [r4, #8]
  40705c:	60e3      	str	r3, [r4, #12]
  40705e:	609c      	str	r4, [r3, #8]
  407060:	60c4      	str	r4, [r0, #12]
  407062:	4640      	mov	r0, r8
  407064:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407068:	f7ff baa2 	b.w	4065b0 <__malloc_unlock>
  40706c:	6895      	ldr	r5, [r2, #8]
  40706e:	4f3b      	ldr	r7, [pc, #236]	; (40715c <_free_r+0x1c0>)
  407070:	42bd      	cmp	r5, r7
  407072:	4403      	add	r3, r0
  407074:	d040      	beq.n	4070f8 <_free_r+0x15c>
  407076:	68d0      	ldr	r0, [r2, #12]
  407078:	60e8      	str	r0, [r5, #12]
  40707a:	f043 0201 	orr.w	r2, r3, #1
  40707e:	6085      	str	r5, [r0, #8]
  407080:	6062      	str	r2, [r4, #4]
  407082:	50e3      	str	r3, [r4, r3]
  407084:	e7b7      	b.n	406ff6 <_free_r+0x5a>
  407086:	07ff      	lsls	r7, r7, #31
  407088:	4403      	add	r3, r0
  40708a:	d407      	bmi.n	40709c <_free_r+0x100>
  40708c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407090:	1aa4      	subs	r4, r4, r2
  407092:	4413      	add	r3, r2
  407094:	68a0      	ldr	r0, [r4, #8]
  407096:	68e2      	ldr	r2, [r4, #12]
  407098:	60c2      	str	r2, [r0, #12]
  40709a:	6090      	str	r0, [r2, #8]
  40709c:	4a30      	ldr	r2, [pc, #192]	; (407160 <_free_r+0x1c4>)
  40709e:	6812      	ldr	r2, [r2, #0]
  4070a0:	f043 0001 	orr.w	r0, r3, #1
  4070a4:	4293      	cmp	r3, r2
  4070a6:	6060      	str	r0, [r4, #4]
  4070a8:	608c      	str	r4, [r1, #8]
  4070aa:	d3b9      	bcc.n	407020 <_free_r+0x84>
  4070ac:	4b2d      	ldr	r3, [pc, #180]	; (407164 <_free_r+0x1c8>)
  4070ae:	4640      	mov	r0, r8
  4070b0:	6819      	ldr	r1, [r3, #0]
  4070b2:	f7ff ff23 	bl	406efc <_malloc_trim_r>
  4070b6:	e7b3      	b.n	407020 <_free_r+0x84>
  4070b8:	4610      	mov	r0, r2
  4070ba:	e7cd      	b.n	407058 <_free_r+0xbc>
  4070bc:	1811      	adds	r1, r2, r0
  4070be:	6849      	ldr	r1, [r1, #4]
  4070c0:	07c9      	lsls	r1, r1, #31
  4070c2:	d444      	bmi.n	40714e <_free_r+0x1b2>
  4070c4:	6891      	ldr	r1, [r2, #8]
  4070c6:	68d2      	ldr	r2, [r2, #12]
  4070c8:	60ca      	str	r2, [r1, #12]
  4070ca:	4403      	add	r3, r0
  4070cc:	f043 0001 	orr.w	r0, r3, #1
  4070d0:	6091      	str	r1, [r2, #8]
  4070d2:	6060      	str	r0, [r4, #4]
  4070d4:	50e3      	str	r3, [r4, r3]
  4070d6:	e7a3      	b.n	407020 <_free_r+0x84>
  4070d8:	2a14      	cmp	r2, #20
  4070da:	d816      	bhi.n	40710a <_free_r+0x16e>
  4070dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4070e0:	00ff      	lsls	r7, r7, #3
  4070e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4070e6:	e7aa      	b.n	40703e <_free_r+0xa2>
  4070e8:	10aa      	asrs	r2, r5, #2
  4070ea:	2301      	movs	r3, #1
  4070ec:	684d      	ldr	r5, [r1, #4]
  4070ee:	4093      	lsls	r3, r2
  4070f0:	432b      	orrs	r3, r5
  4070f2:	604b      	str	r3, [r1, #4]
  4070f4:	4603      	mov	r3, r0
  4070f6:	e7b0      	b.n	40705a <_free_r+0xbe>
  4070f8:	f043 0201 	orr.w	r2, r3, #1
  4070fc:	614c      	str	r4, [r1, #20]
  4070fe:	610c      	str	r4, [r1, #16]
  407100:	60e5      	str	r5, [r4, #12]
  407102:	60a5      	str	r5, [r4, #8]
  407104:	6062      	str	r2, [r4, #4]
  407106:	50e3      	str	r3, [r4, r3]
  407108:	e78a      	b.n	407020 <_free_r+0x84>
  40710a:	2a54      	cmp	r2, #84	; 0x54
  40710c:	d806      	bhi.n	40711c <_free_r+0x180>
  40710e:	0b1a      	lsrs	r2, r3, #12
  407110:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407114:	00ff      	lsls	r7, r7, #3
  407116:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40711a:	e790      	b.n	40703e <_free_r+0xa2>
  40711c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407120:	d806      	bhi.n	407130 <_free_r+0x194>
  407122:	0bda      	lsrs	r2, r3, #15
  407124:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407128:	00ff      	lsls	r7, r7, #3
  40712a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40712e:	e786      	b.n	40703e <_free_r+0xa2>
  407130:	f240 5054 	movw	r0, #1364	; 0x554
  407134:	4282      	cmp	r2, r0
  407136:	d806      	bhi.n	407146 <_free_r+0x1aa>
  407138:	0c9a      	lsrs	r2, r3, #18
  40713a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40713e:	00ff      	lsls	r7, r7, #3
  407140:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407144:	e77b      	b.n	40703e <_free_r+0xa2>
  407146:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40714a:	257e      	movs	r5, #126	; 0x7e
  40714c:	e777      	b.n	40703e <_free_r+0xa2>
  40714e:	f043 0101 	orr.w	r1, r3, #1
  407152:	6061      	str	r1, [r4, #4]
  407154:	6013      	str	r3, [r2, #0]
  407156:	e763      	b.n	407020 <_free_r+0x84>
  407158:	2000043c 	.word	0x2000043c
  40715c:	20000444 	.word	0x20000444
  407160:	20000848 	.word	0x20000848
  407164:	20000abc 	.word	0x20000abc

00407168 <__ascii_mbtowc>:
  407168:	b082      	sub	sp, #8
  40716a:	b149      	cbz	r1, 407180 <__ascii_mbtowc+0x18>
  40716c:	b15a      	cbz	r2, 407186 <__ascii_mbtowc+0x1e>
  40716e:	b16b      	cbz	r3, 40718c <__ascii_mbtowc+0x24>
  407170:	7813      	ldrb	r3, [r2, #0]
  407172:	600b      	str	r3, [r1, #0]
  407174:	7812      	ldrb	r2, [r2, #0]
  407176:	1c10      	adds	r0, r2, #0
  407178:	bf18      	it	ne
  40717a:	2001      	movne	r0, #1
  40717c:	b002      	add	sp, #8
  40717e:	4770      	bx	lr
  407180:	a901      	add	r1, sp, #4
  407182:	2a00      	cmp	r2, #0
  407184:	d1f3      	bne.n	40716e <__ascii_mbtowc+0x6>
  407186:	4610      	mov	r0, r2
  407188:	b002      	add	sp, #8
  40718a:	4770      	bx	lr
  40718c:	f06f 0001 	mvn.w	r0, #1
  407190:	e7f4      	b.n	40717c <__ascii_mbtowc+0x14>
  407192:	bf00      	nop

00407194 <memmove>:
  407194:	4288      	cmp	r0, r1
  407196:	b5f0      	push	{r4, r5, r6, r7, lr}
  407198:	d90d      	bls.n	4071b6 <memmove+0x22>
  40719a:	188b      	adds	r3, r1, r2
  40719c:	4298      	cmp	r0, r3
  40719e:	d20a      	bcs.n	4071b6 <memmove+0x22>
  4071a0:	1884      	adds	r4, r0, r2
  4071a2:	2a00      	cmp	r2, #0
  4071a4:	d051      	beq.n	40724a <memmove+0xb6>
  4071a6:	4622      	mov	r2, r4
  4071a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4071ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4071b0:	4299      	cmp	r1, r3
  4071b2:	d1f9      	bne.n	4071a8 <memmove+0x14>
  4071b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4071b6:	2a0f      	cmp	r2, #15
  4071b8:	d948      	bls.n	40724c <memmove+0xb8>
  4071ba:	ea41 0300 	orr.w	r3, r1, r0
  4071be:	079b      	lsls	r3, r3, #30
  4071c0:	d146      	bne.n	407250 <memmove+0xbc>
  4071c2:	f100 0410 	add.w	r4, r0, #16
  4071c6:	f101 0310 	add.w	r3, r1, #16
  4071ca:	4615      	mov	r5, r2
  4071cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4071d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4071d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4071d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4071dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4071e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4071e4:	3d10      	subs	r5, #16
  4071e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4071ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4071ee:	2d0f      	cmp	r5, #15
  4071f0:	f103 0310 	add.w	r3, r3, #16
  4071f4:	f104 0410 	add.w	r4, r4, #16
  4071f8:	d8e8      	bhi.n	4071cc <memmove+0x38>
  4071fa:	f1a2 0310 	sub.w	r3, r2, #16
  4071fe:	f023 030f 	bic.w	r3, r3, #15
  407202:	f002 0e0f 	and.w	lr, r2, #15
  407206:	3310      	adds	r3, #16
  407208:	f1be 0f03 	cmp.w	lr, #3
  40720c:	4419      	add	r1, r3
  40720e:	4403      	add	r3, r0
  407210:	d921      	bls.n	407256 <memmove+0xc2>
  407212:	1f1e      	subs	r6, r3, #4
  407214:	460d      	mov	r5, r1
  407216:	4674      	mov	r4, lr
  407218:	3c04      	subs	r4, #4
  40721a:	f855 7b04 	ldr.w	r7, [r5], #4
  40721e:	f846 7f04 	str.w	r7, [r6, #4]!
  407222:	2c03      	cmp	r4, #3
  407224:	d8f8      	bhi.n	407218 <memmove+0x84>
  407226:	f1ae 0404 	sub.w	r4, lr, #4
  40722a:	f024 0403 	bic.w	r4, r4, #3
  40722e:	3404      	adds	r4, #4
  407230:	4421      	add	r1, r4
  407232:	4423      	add	r3, r4
  407234:	f002 0203 	and.w	r2, r2, #3
  407238:	b162      	cbz	r2, 407254 <memmove+0xc0>
  40723a:	3b01      	subs	r3, #1
  40723c:	440a      	add	r2, r1
  40723e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407242:	f803 4f01 	strb.w	r4, [r3, #1]!
  407246:	428a      	cmp	r2, r1
  407248:	d1f9      	bne.n	40723e <memmove+0xaa>
  40724a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40724c:	4603      	mov	r3, r0
  40724e:	e7f3      	b.n	407238 <memmove+0xa4>
  407250:	4603      	mov	r3, r0
  407252:	e7f2      	b.n	40723a <memmove+0xa6>
  407254:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407256:	4672      	mov	r2, lr
  407258:	e7ee      	b.n	407238 <memmove+0xa4>
  40725a:	bf00      	nop

0040725c <_realloc_r>:
  40725c:	2900      	cmp	r1, #0
  40725e:	f000 8095 	beq.w	40738c <_realloc_r+0x130>
  407262:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407266:	460d      	mov	r5, r1
  407268:	4616      	mov	r6, r2
  40726a:	b083      	sub	sp, #12
  40726c:	4680      	mov	r8, r0
  40726e:	f106 070b 	add.w	r7, r6, #11
  407272:	f7ff f997 	bl	4065a4 <__malloc_lock>
  407276:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40727a:	2f16      	cmp	r7, #22
  40727c:	f02e 0403 	bic.w	r4, lr, #3
  407280:	f1a5 0908 	sub.w	r9, r5, #8
  407284:	d83c      	bhi.n	407300 <_realloc_r+0xa4>
  407286:	2210      	movs	r2, #16
  407288:	4617      	mov	r7, r2
  40728a:	42be      	cmp	r6, r7
  40728c:	d83d      	bhi.n	40730a <_realloc_r+0xae>
  40728e:	4294      	cmp	r4, r2
  407290:	da43      	bge.n	40731a <_realloc_r+0xbe>
  407292:	4bc4      	ldr	r3, [pc, #784]	; (4075a4 <_realloc_r+0x348>)
  407294:	6899      	ldr	r1, [r3, #8]
  407296:	eb09 0004 	add.w	r0, r9, r4
  40729a:	4288      	cmp	r0, r1
  40729c:	f000 80b4 	beq.w	407408 <_realloc_r+0x1ac>
  4072a0:	6843      	ldr	r3, [r0, #4]
  4072a2:	f023 0101 	bic.w	r1, r3, #1
  4072a6:	4401      	add	r1, r0
  4072a8:	6849      	ldr	r1, [r1, #4]
  4072aa:	07c9      	lsls	r1, r1, #31
  4072ac:	d54c      	bpl.n	407348 <_realloc_r+0xec>
  4072ae:	f01e 0f01 	tst.w	lr, #1
  4072b2:	f000 809b 	beq.w	4073ec <_realloc_r+0x190>
  4072b6:	4631      	mov	r1, r6
  4072b8:	4640      	mov	r0, r8
  4072ba:	f7fe fdd3 	bl	405e64 <_malloc_r>
  4072be:	4606      	mov	r6, r0
  4072c0:	2800      	cmp	r0, #0
  4072c2:	d03a      	beq.n	40733a <_realloc_r+0xde>
  4072c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4072c8:	f023 0301 	bic.w	r3, r3, #1
  4072cc:	444b      	add	r3, r9
  4072ce:	f1a0 0208 	sub.w	r2, r0, #8
  4072d2:	429a      	cmp	r2, r3
  4072d4:	f000 8121 	beq.w	40751a <_realloc_r+0x2be>
  4072d8:	1f22      	subs	r2, r4, #4
  4072da:	2a24      	cmp	r2, #36	; 0x24
  4072dc:	f200 8107 	bhi.w	4074ee <_realloc_r+0x292>
  4072e0:	2a13      	cmp	r2, #19
  4072e2:	f200 80db 	bhi.w	40749c <_realloc_r+0x240>
  4072e6:	4603      	mov	r3, r0
  4072e8:	462a      	mov	r2, r5
  4072ea:	6811      	ldr	r1, [r2, #0]
  4072ec:	6019      	str	r1, [r3, #0]
  4072ee:	6851      	ldr	r1, [r2, #4]
  4072f0:	6059      	str	r1, [r3, #4]
  4072f2:	6892      	ldr	r2, [r2, #8]
  4072f4:	609a      	str	r2, [r3, #8]
  4072f6:	4629      	mov	r1, r5
  4072f8:	4640      	mov	r0, r8
  4072fa:	f7ff fe4f 	bl	406f9c <_free_r>
  4072fe:	e01c      	b.n	40733a <_realloc_r+0xde>
  407300:	f027 0707 	bic.w	r7, r7, #7
  407304:	2f00      	cmp	r7, #0
  407306:	463a      	mov	r2, r7
  407308:	dabf      	bge.n	40728a <_realloc_r+0x2e>
  40730a:	2600      	movs	r6, #0
  40730c:	230c      	movs	r3, #12
  40730e:	4630      	mov	r0, r6
  407310:	f8c8 3000 	str.w	r3, [r8]
  407314:	b003      	add	sp, #12
  407316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40731a:	462e      	mov	r6, r5
  40731c:	1be3      	subs	r3, r4, r7
  40731e:	2b0f      	cmp	r3, #15
  407320:	d81e      	bhi.n	407360 <_realloc_r+0x104>
  407322:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407326:	f003 0301 	and.w	r3, r3, #1
  40732a:	4323      	orrs	r3, r4
  40732c:	444c      	add	r4, r9
  40732e:	f8c9 3004 	str.w	r3, [r9, #4]
  407332:	6863      	ldr	r3, [r4, #4]
  407334:	f043 0301 	orr.w	r3, r3, #1
  407338:	6063      	str	r3, [r4, #4]
  40733a:	4640      	mov	r0, r8
  40733c:	f7ff f938 	bl	4065b0 <__malloc_unlock>
  407340:	4630      	mov	r0, r6
  407342:	b003      	add	sp, #12
  407344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407348:	f023 0303 	bic.w	r3, r3, #3
  40734c:	18e1      	adds	r1, r4, r3
  40734e:	4291      	cmp	r1, r2
  407350:	db1f      	blt.n	407392 <_realloc_r+0x136>
  407352:	68c3      	ldr	r3, [r0, #12]
  407354:	6882      	ldr	r2, [r0, #8]
  407356:	462e      	mov	r6, r5
  407358:	60d3      	str	r3, [r2, #12]
  40735a:	460c      	mov	r4, r1
  40735c:	609a      	str	r2, [r3, #8]
  40735e:	e7dd      	b.n	40731c <_realloc_r+0xc0>
  407360:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407364:	eb09 0107 	add.w	r1, r9, r7
  407368:	f002 0201 	and.w	r2, r2, #1
  40736c:	444c      	add	r4, r9
  40736e:	f043 0301 	orr.w	r3, r3, #1
  407372:	4317      	orrs	r7, r2
  407374:	f8c9 7004 	str.w	r7, [r9, #4]
  407378:	604b      	str	r3, [r1, #4]
  40737a:	6863      	ldr	r3, [r4, #4]
  40737c:	f043 0301 	orr.w	r3, r3, #1
  407380:	3108      	adds	r1, #8
  407382:	6063      	str	r3, [r4, #4]
  407384:	4640      	mov	r0, r8
  407386:	f7ff fe09 	bl	406f9c <_free_r>
  40738a:	e7d6      	b.n	40733a <_realloc_r+0xde>
  40738c:	4611      	mov	r1, r2
  40738e:	f7fe bd69 	b.w	405e64 <_malloc_r>
  407392:	f01e 0f01 	tst.w	lr, #1
  407396:	d18e      	bne.n	4072b6 <_realloc_r+0x5a>
  407398:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40739c:	eba9 0a01 	sub.w	sl, r9, r1
  4073a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4073a4:	f021 0103 	bic.w	r1, r1, #3
  4073a8:	440b      	add	r3, r1
  4073aa:	4423      	add	r3, r4
  4073ac:	4293      	cmp	r3, r2
  4073ae:	db25      	blt.n	4073fc <_realloc_r+0x1a0>
  4073b0:	68c2      	ldr	r2, [r0, #12]
  4073b2:	6881      	ldr	r1, [r0, #8]
  4073b4:	4656      	mov	r6, sl
  4073b6:	60ca      	str	r2, [r1, #12]
  4073b8:	6091      	str	r1, [r2, #8]
  4073ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4073be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4073c2:	1f22      	subs	r2, r4, #4
  4073c4:	2a24      	cmp	r2, #36	; 0x24
  4073c6:	60c1      	str	r1, [r0, #12]
  4073c8:	6088      	str	r0, [r1, #8]
  4073ca:	f200 8094 	bhi.w	4074f6 <_realloc_r+0x29a>
  4073ce:	2a13      	cmp	r2, #19
  4073d0:	d96f      	bls.n	4074b2 <_realloc_r+0x256>
  4073d2:	6829      	ldr	r1, [r5, #0]
  4073d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4073d8:	6869      	ldr	r1, [r5, #4]
  4073da:	f8ca 100c 	str.w	r1, [sl, #12]
  4073de:	2a1b      	cmp	r2, #27
  4073e0:	f200 80a2 	bhi.w	407528 <_realloc_r+0x2cc>
  4073e4:	3508      	adds	r5, #8
  4073e6:	f10a 0210 	add.w	r2, sl, #16
  4073ea:	e063      	b.n	4074b4 <_realloc_r+0x258>
  4073ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4073f0:	eba9 0a03 	sub.w	sl, r9, r3
  4073f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4073f8:	f021 0103 	bic.w	r1, r1, #3
  4073fc:	1863      	adds	r3, r4, r1
  4073fe:	4293      	cmp	r3, r2
  407400:	f6ff af59 	blt.w	4072b6 <_realloc_r+0x5a>
  407404:	4656      	mov	r6, sl
  407406:	e7d8      	b.n	4073ba <_realloc_r+0x15e>
  407408:	6841      	ldr	r1, [r0, #4]
  40740a:	f021 0b03 	bic.w	fp, r1, #3
  40740e:	44a3      	add	fp, r4
  407410:	f107 0010 	add.w	r0, r7, #16
  407414:	4583      	cmp	fp, r0
  407416:	da56      	bge.n	4074c6 <_realloc_r+0x26a>
  407418:	f01e 0f01 	tst.w	lr, #1
  40741c:	f47f af4b 	bne.w	4072b6 <_realloc_r+0x5a>
  407420:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407424:	eba9 0a01 	sub.w	sl, r9, r1
  407428:	f8da 1004 	ldr.w	r1, [sl, #4]
  40742c:	f021 0103 	bic.w	r1, r1, #3
  407430:	448b      	add	fp, r1
  407432:	4558      	cmp	r0, fp
  407434:	dce2      	bgt.n	4073fc <_realloc_r+0x1a0>
  407436:	4656      	mov	r6, sl
  407438:	f8da 100c 	ldr.w	r1, [sl, #12]
  40743c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407440:	1f22      	subs	r2, r4, #4
  407442:	2a24      	cmp	r2, #36	; 0x24
  407444:	60c1      	str	r1, [r0, #12]
  407446:	6088      	str	r0, [r1, #8]
  407448:	f200 808f 	bhi.w	40756a <_realloc_r+0x30e>
  40744c:	2a13      	cmp	r2, #19
  40744e:	f240 808a 	bls.w	407566 <_realloc_r+0x30a>
  407452:	6829      	ldr	r1, [r5, #0]
  407454:	f8ca 1008 	str.w	r1, [sl, #8]
  407458:	6869      	ldr	r1, [r5, #4]
  40745a:	f8ca 100c 	str.w	r1, [sl, #12]
  40745e:	2a1b      	cmp	r2, #27
  407460:	f200 808a 	bhi.w	407578 <_realloc_r+0x31c>
  407464:	3508      	adds	r5, #8
  407466:	f10a 0210 	add.w	r2, sl, #16
  40746a:	6829      	ldr	r1, [r5, #0]
  40746c:	6011      	str	r1, [r2, #0]
  40746e:	6869      	ldr	r1, [r5, #4]
  407470:	6051      	str	r1, [r2, #4]
  407472:	68a9      	ldr	r1, [r5, #8]
  407474:	6091      	str	r1, [r2, #8]
  407476:	eb0a 0107 	add.w	r1, sl, r7
  40747a:	ebab 0207 	sub.w	r2, fp, r7
  40747e:	f042 0201 	orr.w	r2, r2, #1
  407482:	6099      	str	r1, [r3, #8]
  407484:	604a      	str	r2, [r1, #4]
  407486:	f8da 3004 	ldr.w	r3, [sl, #4]
  40748a:	f003 0301 	and.w	r3, r3, #1
  40748e:	431f      	orrs	r7, r3
  407490:	4640      	mov	r0, r8
  407492:	f8ca 7004 	str.w	r7, [sl, #4]
  407496:	f7ff f88b 	bl	4065b0 <__malloc_unlock>
  40749a:	e751      	b.n	407340 <_realloc_r+0xe4>
  40749c:	682b      	ldr	r3, [r5, #0]
  40749e:	6003      	str	r3, [r0, #0]
  4074a0:	686b      	ldr	r3, [r5, #4]
  4074a2:	6043      	str	r3, [r0, #4]
  4074a4:	2a1b      	cmp	r2, #27
  4074a6:	d82d      	bhi.n	407504 <_realloc_r+0x2a8>
  4074a8:	f100 0308 	add.w	r3, r0, #8
  4074ac:	f105 0208 	add.w	r2, r5, #8
  4074b0:	e71b      	b.n	4072ea <_realloc_r+0x8e>
  4074b2:	4632      	mov	r2, r6
  4074b4:	6829      	ldr	r1, [r5, #0]
  4074b6:	6011      	str	r1, [r2, #0]
  4074b8:	6869      	ldr	r1, [r5, #4]
  4074ba:	6051      	str	r1, [r2, #4]
  4074bc:	68a9      	ldr	r1, [r5, #8]
  4074be:	6091      	str	r1, [r2, #8]
  4074c0:	461c      	mov	r4, r3
  4074c2:	46d1      	mov	r9, sl
  4074c4:	e72a      	b.n	40731c <_realloc_r+0xc0>
  4074c6:	eb09 0107 	add.w	r1, r9, r7
  4074ca:	ebab 0b07 	sub.w	fp, fp, r7
  4074ce:	f04b 0201 	orr.w	r2, fp, #1
  4074d2:	6099      	str	r1, [r3, #8]
  4074d4:	604a      	str	r2, [r1, #4]
  4074d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4074da:	f003 0301 	and.w	r3, r3, #1
  4074de:	431f      	orrs	r7, r3
  4074e0:	4640      	mov	r0, r8
  4074e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4074e6:	f7ff f863 	bl	4065b0 <__malloc_unlock>
  4074ea:	462e      	mov	r6, r5
  4074ec:	e728      	b.n	407340 <_realloc_r+0xe4>
  4074ee:	4629      	mov	r1, r5
  4074f0:	f7ff fe50 	bl	407194 <memmove>
  4074f4:	e6ff      	b.n	4072f6 <_realloc_r+0x9a>
  4074f6:	4629      	mov	r1, r5
  4074f8:	4630      	mov	r0, r6
  4074fa:	461c      	mov	r4, r3
  4074fc:	46d1      	mov	r9, sl
  4074fe:	f7ff fe49 	bl	407194 <memmove>
  407502:	e70b      	b.n	40731c <_realloc_r+0xc0>
  407504:	68ab      	ldr	r3, [r5, #8]
  407506:	6083      	str	r3, [r0, #8]
  407508:	68eb      	ldr	r3, [r5, #12]
  40750a:	60c3      	str	r3, [r0, #12]
  40750c:	2a24      	cmp	r2, #36	; 0x24
  40750e:	d017      	beq.n	407540 <_realloc_r+0x2e4>
  407510:	f100 0310 	add.w	r3, r0, #16
  407514:	f105 0210 	add.w	r2, r5, #16
  407518:	e6e7      	b.n	4072ea <_realloc_r+0x8e>
  40751a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40751e:	f023 0303 	bic.w	r3, r3, #3
  407522:	441c      	add	r4, r3
  407524:	462e      	mov	r6, r5
  407526:	e6f9      	b.n	40731c <_realloc_r+0xc0>
  407528:	68a9      	ldr	r1, [r5, #8]
  40752a:	f8ca 1010 	str.w	r1, [sl, #16]
  40752e:	68e9      	ldr	r1, [r5, #12]
  407530:	f8ca 1014 	str.w	r1, [sl, #20]
  407534:	2a24      	cmp	r2, #36	; 0x24
  407536:	d00c      	beq.n	407552 <_realloc_r+0x2f6>
  407538:	3510      	adds	r5, #16
  40753a:	f10a 0218 	add.w	r2, sl, #24
  40753e:	e7b9      	b.n	4074b4 <_realloc_r+0x258>
  407540:	692b      	ldr	r3, [r5, #16]
  407542:	6103      	str	r3, [r0, #16]
  407544:	696b      	ldr	r3, [r5, #20]
  407546:	6143      	str	r3, [r0, #20]
  407548:	f105 0218 	add.w	r2, r5, #24
  40754c:	f100 0318 	add.w	r3, r0, #24
  407550:	e6cb      	b.n	4072ea <_realloc_r+0x8e>
  407552:	692a      	ldr	r2, [r5, #16]
  407554:	f8ca 2018 	str.w	r2, [sl, #24]
  407558:	696a      	ldr	r2, [r5, #20]
  40755a:	f8ca 201c 	str.w	r2, [sl, #28]
  40755e:	3518      	adds	r5, #24
  407560:	f10a 0220 	add.w	r2, sl, #32
  407564:	e7a6      	b.n	4074b4 <_realloc_r+0x258>
  407566:	4632      	mov	r2, r6
  407568:	e77f      	b.n	40746a <_realloc_r+0x20e>
  40756a:	4629      	mov	r1, r5
  40756c:	4630      	mov	r0, r6
  40756e:	9301      	str	r3, [sp, #4]
  407570:	f7ff fe10 	bl	407194 <memmove>
  407574:	9b01      	ldr	r3, [sp, #4]
  407576:	e77e      	b.n	407476 <_realloc_r+0x21a>
  407578:	68a9      	ldr	r1, [r5, #8]
  40757a:	f8ca 1010 	str.w	r1, [sl, #16]
  40757e:	68e9      	ldr	r1, [r5, #12]
  407580:	f8ca 1014 	str.w	r1, [sl, #20]
  407584:	2a24      	cmp	r2, #36	; 0x24
  407586:	d003      	beq.n	407590 <_realloc_r+0x334>
  407588:	3510      	adds	r5, #16
  40758a:	f10a 0218 	add.w	r2, sl, #24
  40758e:	e76c      	b.n	40746a <_realloc_r+0x20e>
  407590:	692a      	ldr	r2, [r5, #16]
  407592:	f8ca 2018 	str.w	r2, [sl, #24]
  407596:	696a      	ldr	r2, [r5, #20]
  407598:	f8ca 201c 	str.w	r2, [sl, #28]
  40759c:	3518      	adds	r5, #24
  40759e:	f10a 0220 	add.w	r2, sl, #32
  4075a2:	e762      	b.n	40746a <_realloc_r+0x20e>
  4075a4:	2000043c 	.word	0x2000043c

004075a8 <__ascii_wctomb>:
  4075a8:	b121      	cbz	r1, 4075b4 <__ascii_wctomb+0xc>
  4075aa:	2aff      	cmp	r2, #255	; 0xff
  4075ac:	d804      	bhi.n	4075b8 <__ascii_wctomb+0x10>
  4075ae:	700a      	strb	r2, [r1, #0]
  4075b0:	2001      	movs	r0, #1
  4075b2:	4770      	bx	lr
  4075b4:	4608      	mov	r0, r1
  4075b6:	4770      	bx	lr
  4075b8:	238a      	movs	r3, #138	; 0x8a
  4075ba:	6003      	str	r3, [r0, #0]
  4075bc:	f04f 30ff 	mov.w	r0, #4294967295
  4075c0:	4770      	bx	lr
  4075c2:	bf00      	nop

004075c4 <__aeabi_drsub>:
  4075c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4075c8:	e002      	b.n	4075d0 <__adddf3>
  4075ca:	bf00      	nop

004075cc <__aeabi_dsub>:
  4075cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004075d0 <__adddf3>:
  4075d0:	b530      	push	{r4, r5, lr}
  4075d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4075d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4075da:	ea94 0f05 	teq	r4, r5
  4075de:	bf08      	it	eq
  4075e0:	ea90 0f02 	teqeq	r0, r2
  4075e4:	bf1f      	itttt	ne
  4075e6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4075ea:	ea55 0c02 	orrsne.w	ip, r5, r2
  4075ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4075f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4075f6:	f000 80e2 	beq.w	4077be <__adddf3+0x1ee>
  4075fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4075fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407602:	bfb8      	it	lt
  407604:	426d      	neglt	r5, r5
  407606:	dd0c      	ble.n	407622 <__adddf3+0x52>
  407608:	442c      	add	r4, r5
  40760a:	ea80 0202 	eor.w	r2, r0, r2
  40760e:	ea81 0303 	eor.w	r3, r1, r3
  407612:	ea82 0000 	eor.w	r0, r2, r0
  407616:	ea83 0101 	eor.w	r1, r3, r1
  40761a:	ea80 0202 	eor.w	r2, r0, r2
  40761e:	ea81 0303 	eor.w	r3, r1, r3
  407622:	2d36      	cmp	r5, #54	; 0x36
  407624:	bf88      	it	hi
  407626:	bd30      	pophi	{r4, r5, pc}
  407628:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40762c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407630:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407634:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407638:	d002      	beq.n	407640 <__adddf3+0x70>
  40763a:	4240      	negs	r0, r0
  40763c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407640:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407644:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407648:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40764c:	d002      	beq.n	407654 <__adddf3+0x84>
  40764e:	4252      	negs	r2, r2
  407650:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407654:	ea94 0f05 	teq	r4, r5
  407658:	f000 80a7 	beq.w	4077aa <__adddf3+0x1da>
  40765c:	f1a4 0401 	sub.w	r4, r4, #1
  407660:	f1d5 0e20 	rsbs	lr, r5, #32
  407664:	db0d      	blt.n	407682 <__adddf3+0xb2>
  407666:	fa02 fc0e 	lsl.w	ip, r2, lr
  40766a:	fa22 f205 	lsr.w	r2, r2, r5
  40766e:	1880      	adds	r0, r0, r2
  407670:	f141 0100 	adc.w	r1, r1, #0
  407674:	fa03 f20e 	lsl.w	r2, r3, lr
  407678:	1880      	adds	r0, r0, r2
  40767a:	fa43 f305 	asr.w	r3, r3, r5
  40767e:	4159      	adcs	r1, r3
  407680:	e00e      	b.n	4076a0 <__adddf3+0xd0>
  407682:	f1a5 0520 	sub.w	r5, r5, #32
  407686:	f10e 0e20 	add.w	lr, lr, #32
  40768a:	2a01      	cmp	r2, #1
  40768c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407690:	bf28      	it	cs
  407692:	f04c 0c02 	orrcs.w	ip, ip, #2
  407696:	fa43 f305 	asr.w	r3, r3, r5
  40769a:	18c0      	adds	r0, r0, r3
  40769c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4076a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4076a4:	d507      	bpl.n	4076b6 <__adddf3+0xe6>
  4076a6:	f04f 0e00 	mov.w	lr, #0
  4076aa:	f1dc 0c00 	rsbs	ip, ip, #0
  4076ae:	eb7e 0000 	sbcs.w	r0, lr, r0
  4076b2:	eb6e 0101 	sbc.w	r1, lr, r1
  4076b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4076ba:	d31b      	bcc.n	4076f4 <__adddf3+0x124>
  4076bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4076c0:	d30c      	bcc.n	4076dc <__adddf3+0x10c>
  4076c2:	0849      	lsrs	r1, r1, #1
  4076c4:	ea5f 0030 	movs.w	r0, r0, rrx
  4076c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4076cc:	f104 0401 	add.w	r4, r4, #1
  4076d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4076d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4076d8:	f080 809a 	bcs.w	407810 <__adddf3+0x240>
  4076dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4076e0:	bf08      	it	eq
  4076e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4076e6:	f150 0000 	adcs.w	r0, r0, #0
  4076ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4076ee:	ea41 0105 	orr.w	r1, r1, r5
  4076f2:	bd30      	pop	{r4, r5, pc}
  4076f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4076f8:	4140      	adcs	r0, r0
  4076fa:	eb41 0101 	adc.w	r1, r1, r1
  4076fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407702:	f1a4 0401 	sub.w	r4, r4, #1
  407706:	d1e9      	bne.n	4076dc <__adddf3+0x10c>
  407708:	f091 0f00 	teq	r1, #0
  40770c:	bf04      	itt	eq
  40770e:	4601      	moveq	r1, r0
  407710:	2000      	moveq	r0, #0
  407712:	fab1 f381 	clz	r3, r1
  407716:	bf08      	it	eq
  407718:	3320      	addeq	r3, #32
  40771a:	f1a3 030b 	sub.w	r3, r3, #11
  40771e:	f1b3 0220 	subs.w	r2, r3, #32
  407722:	da0c      	bge.n	40773e <__adddf3+0x16e>
  407724:	320c      	adds	r2, #12
  407726:	dd08      	ble.n	40773a <__adddf3+0x16a>
  407728:	f102 0c14 	add.w	ip, r2, #20
  40772c:	f1c2 020c 	rsb	r2, r2, #12
  407730:	fa01 f00c 	lsl.w	r0, r1, ip
  407734:	fa21 f102 	lsr.w	r1, r1, r2
  407738:	e00c      	b.n	407754 <__adddf3+0x184>
  40773a:	f102 0214 	add.w	r2, r2, #20
  40773e:	bfd8      	it	le
  407740:	f1c2 0c20 	rsble	ip, r2, #32
  407744:	fa01 f102 	lsl.w	r1, r1, r2
  407748:	fa20 fc0c 	lsr.w	ip, r0, ip
  40774c:	bfdc      	itt	le
  40774e:	ea41 010c 	orrle.w	r1, r1, ip
  407752:	4090      	lslle	r0, r2
  407754:	1ae4      	subs	r4, r4, r3
  407756:	bfa2      	ittt	ge
  407758:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40775c:	4329      	orrge	r1, r5
  40775e:	bd30      	popge	{r4, r5, pc}
  407760:	ea6f 0404 	mvn.w	r4, r4
  407764:	3c1f      	subs	r4, #31
  407766:	da1c      	bge.n	4077a2 <__adddf3+0x1d2>
  407768:	340c      	adds	r4, #12
  40776a:	dc0e      	bgt.n	40778a <__adddf3+0x1ba>
  40776c:	f104 0414 	add.w	r4, r4, #20
  407770:	f1c4 0220 	rsb	r2, r4, #32
  407774:	fa20 f004 	lsr.w	r0, r0, r4
  407778:	fa01 f302 	lsl.w	r3, r1, r2
  40777c:	ea40 0003 	orr.w	r0, r0, r3
  407780:	fa21 f304 	lsr.w	r3, r1, r4
  407784:	ea45 0103 	orr.w	r1, r5, r3
  407788:	bd30      	pop	{r4, r5, pc}
  40778a:	f1c4 040c 	rsb	r4, r4, #12
  40778e:	f1c4 0220 	rsb	r2, r4, #32
  407792:	fa20 f002 	lsr.w	r0, r0, r2
  407796:	fa01 f304 	lsl.w	r3, r1, r4
  40779a:	ea40 0003 	orr.w	r0, r0, r3
  40779e:	4629      	mov	r1, r5
  4077a0:	bd30      	pop	{r4, r5, pc}
  4077a2:	fa21 f004 	lsr.w	r0, r1, r4
  4077a6:	4629      	mov	r1, r5
  4077a8:	bd30      	pop	{r4, r5, pc}
  4077aa:	f094 0f00 	teq	r4, #0
  4077ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4077b2:	bf06      	itte	eq
  4077b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4077b8:	3401      	addeq	r4, #1
  4077ba:	3d01      	subne	r5, #1
  4077bc:	e74e      	b.n	40765c <__adddf3+0x8c>
  4077be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4077c2:	bf18      	it	ne
  4077c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4077c8:	d029      	beq.n	40781e <__adddf3+0x24e>
  4077ca:	ea94 0f05 	teq	r4, r5
  4077ce:	bf08      	it	eq
  4077d0:	ea90 0f02 	teqeq	r0, r2
  4077d4:	d005      	beq.n	4077e2 <__adddf3+0x212>
  4077d6:	ea54 0c00 	orrs.w	ip, r4, r0
  4077da:	bf04      	itt	eq
  4077dc:	4619      	moveq	r1, r3
  4077de:	4610      	moveq	r0, r2
  4077e0:	bd30      	pop	{r4, r5, pc}
  4077e2:	ea91 0f03 	teq	r1, r3
  4077e6:	bf1e      	ittt	ne
  4077e8:	2100      	movne	r1, #0
  4077ea:	2000      	movne	r0, #0
  4077ec:	bd30      	popne	{r4, r5, pc}
  4077ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4077f2:	d105      	bne.n	407800 <__adddf3+0x230>
  4077f4:	0040      	lsls	r0, r0, #1
  4077f6:	4149      	adcs	r1, r1
  4077f8:	bf28      	it	cs
  4077fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4077fe:	bd30      	pop	{r4, r5, pc}
  407800:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407804:	bf3c      	itt	cc
  407806:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40780a:	bd30      	popcc	{r4, r5, pc}
  40780c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407810:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407814:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407818:	f04f 0000 	mov.w	r0, #0
  40781c:	bd30      	pop	{r4, r5, pc}
  40781e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407822:	bf1a      	itte	ne
  407824:	4619      	movne	r1, r3
  407826:	4610      	movne	r0, r2
  407828:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40782c:	bf1c      	itt	ne
  40782e:	460b      	movne	r3, r1
  407830:	4602      	movne	r2, r0
  407832:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407836:	bf06      	itte	eq
  407838:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40783c:	ea91 0f03 	teqeq	r1, r3
  407840:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407844:	bd30      	pop	{r4, r5, pc}
  407846:	bf00      	nop

00407848 <__aeabi_ui2d>:
  407848:	f090 0f00 	teq	r0, #0
  40784c:	bf04      	itt	eq
  40784e:	2100      	moveq	r1, #0
  407850:	4770      	bxeq	lr
  407852:	b530      	push	{r4, r5, lr}
  407854:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407858:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40785c:	f04f 0500 	mov.w	r5, #0
  407860:	f04f 0100 	mov.w	r1, #0
  407864:	e750      	b.n	407708 <__adddf3+0x138>
  407866:	bf00      	nop

00407868 <__aeabi_i2d>:
  407868:	f090 0f00 	teq	r0, #0
  40786c:	bf04      	itt	eq
  40786e:	2100      	moveq	r1, #0
  407870:	4770      	bxeq	lr
  407872:	b530      	push	{r4, r5, lr}
  407874:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407878:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40787c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407880:	bf48      	it	mi
  407882:	4240      	negmi	r0, r0
  407884:	f04f 0100 	mov.w	r1, #0
  407888:	e73e      	b.n	407708 <__adddf3+0x138>
  40788a:	bf00      	nop

0040788c <__aeabi_f2d>:
  40788c:	0042      	lsls	r2, r0, #1
  40788e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407892:	ea4f 0131 	mov.w	r1, r1, rrx
  407896:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40789a:	bf1f      	itttt	ne
  40789c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4078a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4078a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4078a8:	4770      	bxne	lr
  4078aa:	f092 0f00 	teq	r2, #0
  4078ae:	bf14      	ite	ne
  4078b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4078b4:	4770      	bxeq	lr
  4078b6:	b530      	push	{r4, r5, lr}
  4078b8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4078bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4078c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4078c4:	e720      	b.n	407708 <__adddf3+0x138>
  4078c6:	bf00      	nop

004078c8 <__aeabi_ul2d>:
  4078c8:	ea50 0201 	orrs.w	r2, r0, r1
  4078cc:	bf08      	it	eq
  4078ce:	4770      	bxeq	lr
  4078d0:	b530      	push	{r4, r5, lr}
  4078d2:	f04f 0500 	mov.w	r5, #0
  4078d6:	e00a      	b.n	4078ee <__aeabi_l2d+0x16>

004078d8 <__aeabi_l2d>:
  4078d8:	ea50 0201 	orrs.w	r2, r0, r1
  4078dc:	bf08      	it	eq
  4078de:	4770      	bxeq	lr
  4078e0:	b530      	push	{r4, r5, lr}
  4078e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4078e6:	d502      	bpl.n	4078ee <__aeabi_l2d+0x16>
  4078e8:	4240      	negs	r0, r0
  4078ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4078ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4078f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4078f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4078fa:	f43f aedc 	beq.w	4076b6 <__adddf3+0xe6>
  4078fe:	f04f 0203 	mov.w	r2, #3
  407902:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407906:	bf18      	it	ne
  407908:	3203      	addne	r2, #3
  40790a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40790e:	bf18      	it	ne
  407910:	3203      	addne	r2, #3
  407912:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407916:	f1c2 0320 	rsb	r3, r2, #32
  40791a:	fa00 fc03 	lsl.w	ip, r0, r3
  40791e:	fa20 f002 	lsr.w	r0, r0, r2
  407922:	fa01 fe03 	lsl.w	lr, r1, r3
  407926:	ea40 000e 	orr.w	r0, r0, lr
  40792a:	fa21 f102 	lsr.w	r1, r1, r2
  40792e:	4414      	add	r4, r2
  407930:	e6c1      	b.n	4076b6 <__adddf3+0xe6>
  407932:	bf00      	nop

00407934 <__aeabi_dmul>:
  407934:	b570      	push	{r4, r5, r6, lr}
  407936:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40793a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40793e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407942:	bf1d      	ittte	ne
  407944:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407948:	ea94 0f0c 	teqne	r4, ip
  40794c:	ea95 0f0c 	teqne	r5, ip
  407950:	f000 f8de 	bleq	407b10 <__aeabi_dmul+0x1dc>
  407954:	442c      	add	r4, r5
  407956:	ea81 0603 	eor.w	r6, r1, r3
  40795a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40795e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407962:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407966:	bf18      	it	ne
  407968:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40796c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407970:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407974:	d038      	beq.n	4079e8 <__aeabi_dmul+0xb4>
  407976:	fba0 ce02 	umull	ip, lr, r0, r2
  40797a:	f04f 0500 	mov.w	r5, #0
  40797e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407982:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407986:	fbe0 e503 	umlal	lr, r5, r0, r3
  40798a:	f04f 0600 	mov.w	r6, #0
  40798e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407992:	f09c 0f00 	teq	ip, #0
  407996:	bf18      	it	ne
  407998:	f04e 0e01 	orrne.w	lr, lr, #1
  40799c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4079a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4079a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4079a8:	d204      	bcs.n	4079b4 <__aeabi_dmul+0x80>
  4079aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4079ae:	416d      	adcs	r5, r5
  4079b0:	eb46 0606 	adc.w	r6, r6, r6
  4079b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4079b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4079bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4079c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4079c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4079c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4079cc:	bf88      	it	hi
  4079ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4079d2:	d81e      	bhi.n	407a12 <__aeabi_dmul+0xde>
  4079d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4079d8:	bf08      	it	eq
  4079da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4079de:	f150 0000 	adcs.w	r0, r0, #0
  4079e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4079e6:	bd70      	pop	{r4, r5, r6, pc}
  4079e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4079ec:	ea46 0101 	orr.w	r1, r6, r1
  4079f0:	ea40 0002 	orr.w	r0, r0, r2
  4079f4:	ea81 0103 	eor.w	r1, r1, r3
  4079f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4079fc:	bfc2      	ittt	gt
  4079fe:	ebd4 050c 	rsbsgt	r5, r4, ip
  407a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407a06:	bd70      	popgt	{r4, r5, r6, pc}
  407a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a0c:	f04f 0e00 	mov.w	lr, #0
  407a10:	3c01      	subs	r4, #1
  407a12:	f300 80ab 	bgt.w	407b6c <__aeabi_dmul+0x238>
  407a16:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407a1a:	bfde      	ittt	le
  407a1c:	2000      	movle	r0, #0
  407a1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407a22:	bd70      	pople	{r4, r5, r6, pc}
  407a24:	f1c4 0400 	rsb	r4, r4, #0
  407a28:	3c20      	subs	r4, #32
  407a2a:	da35      	bge.n	407a98 <__aeabi_dmul+0x164>
  407a2c:	340c      	adds	r4, #12
  407a2e:	dc1b      	bgt.n	407a68 <__aeabi_dmul+0x134>
  407a30:	f104 0414 	add.w	r4, r4, #20
  407a34:	f1c4 0520 	rsb	r5, r4, #32
  407a38:	fa00 f305 	lsl.w	r3, r0, r5
  407a3c:	fa20 f004 	lsr.w	r0, r0, r4
  407a40:	fa01 f205 	lsl.w	r2, r1, r5
  407a44:	ea40 0002 	orr.w	r0, r0, r2
  407a48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407a4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407a50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407a54:	fa21 f604 	lsr.w	r6, r1, r4
  407a58:	eb42 0106 	adc.w	r1, r2, r6
  407a5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407a60:	bf08      	it	eq
  407a62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407a66:	bd70      	pop	{r4, r5, r6, pc}
  407a68:	f1c4 040c 	rsb	r4, r4, #12
  407a6c:	f1c4 0520 	rsb	r5, r4, #32
  407a70:	fa00 f304 	lsl.w	r3, r0, r4
  407a74:	fa20 f005 	lsr.w	r0, r0, r5
  407a78:	fa01 f204 	lsl.w	r2, r1, r4
  407a7c:	ea40 0002 	orr.w	r0, r0, r2
  407a80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407a84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407a88:	f141 0100 	adc.w	r1, r1, #0
  407a8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407a90:	bf08      	it	eq
  407a92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407a96:	bd70      	pop	{r4, r5, r6, pc}
  407a98:	f1c4 0520 	rsb	r5, r4, #32
  407a9c:	fa00 f205 	lsl.w	r2, r0, r5
  407aa0:	ea4e 0e02 	orr.w	lr, lr, r2
  407aa4:	fa20 f304 	lsr.w	r3, r0, r4
  407aa8:	fa01 f205 	lsl.w	r2, r1, r5
  407aac:	ea43 0302 	orr.w	r3, r3, r2
  407ab0:	fa21 f004 	lsr.w	r0, r1, r4
  407ab4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407ab8:	fa21 f204 	lsr.w	r2, r1, r4
  407abc:	ea20 0002 	bic.w	r0, r0, r2
  407ac0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407ac4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407ac8:	bf08      	it	eq
  407aca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407ace:	bd70      	pop	{r4, r5, r6, pc}
  407ad0:	f094 0f00 	teq	r4, #0
  407ad4:	d10f      	bne.n	407af6 <__aeabi_dmul+0x1c2>
  407ad6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407ada:	0040      	lsls	r0, r0, #1
  407adc:	eb41 0101 	adc.w	r1, r1, r1
  407ae0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ae4:	bf08      	it	eq
  407ae6:	3c01      	subeq	r4, #1
  407ae8:	d0f7      	beq.n	407ada <__aeabi_dmul+0x1a6>
  407aea:	ea41 0106 	orr.w	r1, r1, r6
  407aee:	f095 0f00 	teq	r5, #0
  407af2:	bf18      	it	ne
  407af4:	4770      	bxne	lr
  407af6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407afa:	0052      	lsls	r2, r2, #1
  407afc:	eb43 0303 	adc.w	r3, r3, r3
  407b00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407b04:	bf08      	it	eq
  407b06:	3d01      	subeq	r5, #1
  407b08:	d0f7      	beq.n	407afa <__aeabi_dmul+0x1c6>
  407b0a:	ea43 0306 	orr.w	r3, r3, r6
  407b0e:	4770      	bx	lr
  407b10:	ea94 0f0c 	teq	r4, ip
  407b14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407b18:	bf18      	it	ne
  407b1a:	ea95 0f0c 	teqne	r5, ip
  407b1e:	d00c      	beq.n	407b3a <__aeabi_dmul+0x206>
  407b20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407b24:	bf18      	it	ne
  407b26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407b2a:	d1d1      	bne.n	407ad0 <__aeabi_dmul+0x19c>
  407b2c:	ea81 0103 	eor.w	r1, r1, r3
  407b30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b34:	f04f 0000 	mov.w	r0, #0
  407b38:	bd70      	pop	{r4, r5, r6, pc}
  407b3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407b3e:	bf06      	itte	eq
  407b40:	4610      	moveq	r0, r2
  407b42:	4619      	moveq	r1, r3
  407b44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407b48:	d019      	beq.n	407b7e <__aeabi_dmul+0x24a>
  407b4a:	ea94 0f0c 	teq	r4, ip
  407b4e:	d102      	bne.n	407b56 <__aeabi_dmul+0x222>
  407b50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407b54:	d113      	bne.n	407b7e <__aeabi_dmul+0x24a>
  407b56:	ea95 0f0c 	teq	r5, ip
  407b5a:	d105      	bne.n	407b68 <__aeabi_dmul+0x234>
  407b5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407b60:	bf1c      	itt	ne
  407b62:	4610      	movne	r0, r2
  407b64:	4619      	movne	r1, r3
  407b66:	d10a      	bne.n	407b7e <__aeabi_dmul+0x24a>
  407b68:	ea81 0103 	eor.w	r1, r1, r3
  407b6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407b74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407b78:	f04f 0000 	mov.w	r0, #0
  407b7c:	bd70      	pop	{r4, r5, r6, pc}
  407b7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407b82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407b86:	bd70      	pop	{r4, r5, r6, pc}

00407b88 <__aeabi_ddiv>:
  407b88:	b570      	push	{r4, r5, r6, lr}
  407b8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407b8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407b92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407b96:	bf1d      	ittte	ne
  407b98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407b9c:	ea94 0f0c 	teqne	r4, ip
  407ba0:	ea95 0f0c 	teqne	r5, ip
  407ba4:	f000 f8a7 	bleq	407cf6 <__aeabi_ddiv+0x16e>
  407ba8:	eba4 0405 	sub.w	r4, r4, r5
  407bac:	ea81 0e03 	eor.w	lr, r1, r3
  407bb0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407bb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407bb8:	f000 8088 	beq.w	407ccc <__aeabi_ddiv+0x144>
  407bbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407bc0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407bc4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407bc8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407bcc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407bd0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407bd4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407bd8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407bdc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407be0:	429d      	cmp	r5, r3
  407be2:	bf08      	it	eq
  407be4:	4296      	cmpeq	r6, r2
  407be6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407bea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407bee:	d202      	bcs.n	407bf6 <__aeabi_ddiv+0x6e>
  407bf0:	085b      	lsrs	r3, r3, #1
  407bf2:	ea4f 0232 	mov.w	r2, r2, rrx
  407bf6:	1ab6      	subs	r6, r6, r2
  407bf8:	eb65 0503 	sbc.w	r5, r5, r3
  407bfc:	085b      	lsrs	r3, r3, #1
  407bfe:	ea4f 0232 	mov.w	r2, r2, rrx
  407c02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407c06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407c0a:	ebb6 0e02 	subs.w	lr, r6, r2
  407c0e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c12:	bf22      	ittt	cs
  407c14:	1ab6      	subcs	r6, r6, r2
  407c16:	4675      	movcs	r5, lr
  407c18:	ea40 000c 	orrcs.w	r0, r0, ip
  407c1c:	085b      	lsrs	r3, r3, #1
  407c1e:	ea4f 0232 	mov.w	r2, r2, rrx
  407c22:	ebb6 0e02 	subs.w	lr, r6, r2
  407c26:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c2a:	bf22      	ittt	cs
  407c2c:	1ab6      	subcs	r6, r6, r2
  407c2e:	4675      	movcs	r5, lr
  407c30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407c34:	085b      	lsrs	r3, r3, #1
  407c36:	ea4f 0232 	mov.w	r2, r2, rrx
  407c3a:	ebb6 0e02 	subs.w	lr, r6, r2
  407c3e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c42:	bf22      	ittt	cs
  407c44:	1ab6      	subcs	r6, r6, r2
  407c46:	4675      	movcs	r5, lr
  407c48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407c4c:	085b      	lsrs	r3, r3, #1
  407c4e:	ea4f 0232 	mov.w	r2, r2, rrx
  407c52:	ebb6 0e02 	subs.w	lr, r6, r2
  407c56:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c5a:	bf22      	ittt	cs
  407c5c:	1ab6      	subcs	r6, r6, r2
  407c5e:	4675      	movcs	r5, lr
  407c60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407c64:	ea55 0e06 	orrs.w	lr, r5, r6
  407c68:	d018      	beq.n	407c9c <__aeabi_ddiv+0x114>
  407c6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407c6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407c72:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407c76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407c7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407c7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407c82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407c86:	d1c0      	bne.n	407c0a <__aeabi_ddiv+0x82>
  407c88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407c8c:	d10b      	bne.n	407ca6 <__aeabi_ddiv+0x11e>
  407c8e:	ea41 0100 	orr.w	r1, r1, r0
  407c92:	f04f 0000 	mov.w	r0, #0
  407c96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407c9a:	e7b6      	b.n	407c0a <__aeabi_ddiv+0x82>
  407c9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ca0:	bf04      	itt	eq
  407ca2:	4301      	orreq	r1, r0
  407ca4:	2000      	moveq	r0, #0
  407ca6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407caa:	bf88      	it	hi
  407cac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407cb0:	f63f aeaf 	bhi.w	407a12 <__aeabi_dmul+0xde>
  407cb4:	ebb5 0c03 	subs.w	ip, r5, r3
  407cb8:	bf04      	itt	eq
  407cba:	ebb6 0c02 	subseq.w	ip, r6, r2
  407cbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407cc2:	f150 0000 	adcs.w	r0, r0, #0
  407cc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407cca:	bd70      	pop	{r4, r5, r6, pc}
  407ccc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407cd0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407cd4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407cd8:	bfc2      	ittt	gt
  407cda:	ebd4 050c 	rsbsgt	r5, r4, ip
  407cde:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407ce2:	bd70      	popgt	{r4, r5, r6, pc}
  407ce4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407ce8:	f04f 0e00 	mov.w	lr, #0
  407cec:	3c01      	subs	r4, #1
  407cee:	e690      	b.n	407a12 <__aeabi_dmul+0xde>
  407cf0:	ea45 0e06 	orr.w	lr, r5, r6
  407cf4:	e68d      	b.n	407a12 <__aeabi_dmul+0xde>
  407cf6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407cfa:	ea94 0f0c 	teq	r4, ip
  407cfe:	bf08      	it	eq
  407d00:	ea95 0f0c 	teqeq	r5, ip
  407d04:	f43f af3b 	beq.w	407b7e <__aeabi_dmul+0x24a>
  407d08:	ea94 0f0c 	teq	r4, ip
  407d0c:	d10a      	bne.n	407d24 <__aeabi_ddiv+0x19c>
  407d0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407d12:	f47f af34 	bne.w	407b7e <__aeabi_dmul+0x24a>
  407d16:	ea95 0f0c 	teq	r5, ip
  407d1a:	f47f af25 	bne.w	407b68 <__aeabi_dmul+0x234>
  407d1e:	4610      	mov	r0, r2
  407d20:	4619      	mov	r1, r3
  407d22:	e72c      	b.n	407b7e <__aeabi_dmul+0x24a>
  407d24:	ea95 0f0c 	teq	r5, ip
  407d28:	d106      	bne.n	407d38 <__aeabi_ddiv+0x1b0>
  407d2a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407d2e:	f43f aefd 	beq.w	407b2c <__aeabi_dmul+0x1f8>
  407d32:	4610      	mov	r0, r2
  407d34:	4619      	mov	r1, r3
  407d36:	e722      	b.n	407b7e <__aeabi_dmul+0x24a>
  407d38:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407d3c:	bf18      	it	ne
  407d3e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407d42:	f47f aec5 	bne.w	407ad0 <__aeabi_dmul+0x19c>
  407d46:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407d4a:	f47f af0d 	bne.w	407b68 <__aeabi_dmul+0x234>
  407d4e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407d52:	f47f aeeb 	bne.w	407b2c <__aeabi_dmul+0x1f8>
  407d56:	e712      	b.n	407b7e <__aeabi_dmul+0x24a>

00407d58 <__gedf2>:
  407d58:	f04f 3cff 	mov.w	ip, #4294967295
  407d5c:	e006      	b.n	407d6c <__cmpdf2+0x4>
  407d5e:	bf00      	nop

00407d60 <__ledf2>:
  407d60:	f04f 0c01 	mov.w	ip, #1
  407d64:	e002      	b.n	407d6c <__cmpdf2+0x4>
  407d66:	bf00      	nop

00407d68 <__cmpdf2>:
  407d68:	f04f 0c01 	mov.w	ip, #1
  407d6c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407d78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407d7c:	bf18      	it	ne
  407d7e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407d82:	d01b      	beq.n	407dbc <__cmpdf2+0x54>
  407d84:	b001      	add	sp, #4
  407d86:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407d8a:	bf0c      	ite	eq
  407d8c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407d90:	ea91 0f03 	teqne	r1, r3
  407d94:	bf02      	ittt	eq
  407d96:	ea90 0f02 	teqeq	r0, r2
  407d9a:	2000      	moveq	r0, #0
  407d9c:	4770      	bxeq	lr
  407d9e:	f110 0f00 	cmn.w	r0, #0
  407da2:	ea91 0f03 	teq	r1, r3
  407da6:	bf58      	it	pl
  407da8:	4299      	cmppl	r1, r3
  407daa:	bf08      	it	eq
  407dac:	4290      	cmpeq	r0, r2
  407dae:	bf2c      	ite	cs
  407db0:	17d8      	asrcs	r0, r3, #31
  407db2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407db6:	f040 0001 	orr.w	r0, r0, #1
  407dba:	4770      	bx	lr
  407dbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407dc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407dc4:	d102      	bne.n	407dcc <__cmpdf2+0x64>
  407dc6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407dca:	d107      	bne.n	407ddc <__cmpdf2+0x74>
  407dcc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407dd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407dd4:	d1d6      	bne.n	407d84 <__cmpdf2+0x1c>
  407dd6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407dda:	d0d3      	beq.n	407d84 <__cmpdf2+0x1c>
  407ddc:	f85d 0b04 	ldr.w	r0, [sp], #4
  407de0:	4770      	bx	lr
  407de2:	bf00      	nop

00407de4 <__aeabi_cdrcmple>:
  407de4:	4684      	mov	ip, r0
  407de6:	4610      	mov	r0, r2
  407de8:	4662      	mov	r2, ip
  407dea:	468c      	mov	ip, r1
  407dec:	4619      	mov	r1, r3
  407dee:	4663      	mov	r3, ip
  407df0:	e000      	b.n	407df4 <__aeabi_cdcmpeq>
  407df2:	bf00      	nop

00407df4 <__aeabi_cdcmpeq>:
  407df4:	b501      	push	{r0, lr}
  407df6:	f7ff ffb7 	bl	407d68 <__cmpdf2>
  407dfa:	2800      	cmp	r0, #0
  407dfc:	bf48      	it	mi
  407dfe:	f110 0f00 	cmnmi.w	r0, #0
  407e02:	bd01      	pop	{r0, pc}

00407e04 <__aeabi_dcmpeq>:
  407e04:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e08:	f7ff fff4 	bl	407df4 <__aeabi_cdcmpeq>
  407e0c:	bf0c      	ite	eq
  407e0e:	2001      	moveq	r0, #1
  407e10:	2000      	movne	r0, #0
  407e12:	f85d fb08 	ldr.w	pc, [sp], #8
  407e16:	bf00      	nop

00407e18 <__aeabi_dcmplt>:
  407e18:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e1c:	f7ff ffea 	bl	407df4 <__aeabi_cdcmpeq>
  407e20:	bf34      	ite	cc
  407e22:	2001      	movcc	r0, #1
  407e24:	2000      	movcs	r0, #0
  407e26:	f85d fb08 	ldr.w	pc, [sp], #8
  407e2a:	bf00      	nop

00407e2c <__aeabi_dcmple>:
  407e2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e30:	f7ff ffe0 	bl	407df4 <__aeabi_cdcmpeq>
  407e34:	bf94      	ite	ls
  407e36:	2001      	movls	r0, #1
  407e38:	2000      	movhi	r0, #0
  407e3a:	f85d fb08 	ldr.w	pc, [sp], #8
  407e3e:	bf00      	nop

00407e40 <__aeabi_dcmpge>:
  407e40:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e44:	f7ff ffce 	bl	407de4 <__aeabi_cdrcmple>
  407e48:	bf94      	ite	ls
  407e4a:	2001      	movls	r0, #1
  407e4c:	2000      	movhi	r0, #0
  407e4e:	f85d fb08 	ldr.w	pc, [sp], #8
  407e52:	bf00      	nop

00407e54 <__aeabi_dcmpgt>:
  407e54:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e58:	f7ff ffc4 	bl	407de4 <__aeabi_cdrcmple>
  407e5c:	bf34      	ite	cc
  407e5e:	2001      	movcc	r0, #1
  407e60:	2000      	movcs	r0, #0
  407e62:	f85d fb08 	ldr.w	pc, [sp], #8
  407e66:	bf00      	nop

00407e68 <__aeabi_dcmpun>:
  407e68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407e6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e70:	d102      	bne.n	407e78 <__aeabi_dcmpun+0x10>
  407e72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407e76:	d10a      	bne.n	407e8e <__aeabi_dcmpun+0x26>
  407e78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407e7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e80:	d102      	bne.n	407e88 <__aeabi_dcmpun+0x20>
  407e82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407e86:	d102      	bne.n	407e8e <__aeabi_dcmpun+0x26>
  407e88:	f04f 0000 	mov.w	r0, #0
  407e8c:	4770      	bx	lr
  407e8e:	f04f 0001 	mov.w	r0, #1
  407e92:	4770      	bx	lr

00407e94 <__aeabi_d2iz>:
  407e94:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407e98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407e9c:	d215      	bcs.n	407eca <__aeabi_d2iz+0x36>
  407e9e:	d511      	bpl.n	407ec4 <__aeabi_d2iz+0x30>
  407ea0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407ea4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407ea8:	d912      	bls.n	407ed0 <__aeabi_d2iz+0x3c>
  407eaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407eae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407eb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407eb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407eba:	fa23 f002 	lsr.w	r0, r3, r2
  407ebe:	bf18      	it	ne
  407ec0:	4240      	negne	r0, r0
  407ec2:	4770      	bx	lr
  407ec4:	f04f 0000 	mov.w	r0, #0
  407ec8:	4770      	bx	lr
  407eca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407ece:	d105      	bne.n	407edc <__aeabi_d2iz+0x48>
  407ed0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407ed4:	bf08      	it	eq
  407ed6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407eda:	4770      	bx	lr
  407edc:	f04f 0000 	mov.w	r0, #0
  407ee0:	4770      	bx	lr
  407ee2:	bf00      	nop

00407ee4 <__aeabi_uldivmod>:
  407ee4:	b953      	cbnz	r3, 407efc <__aeabi_uldivmod+0x18>
  407ee6:	b94a      	cbnz	r2, 407efc <__aeabi_uldivmod+0x18>
  407ee8:	2900      	cmp	r1, #0
  407eea:	bf08      	it	eq
  407eec:	2800      	cmpeq	r0, #0
  407eee:	bf1c      	itt	ne
  407ef0:	f04f 31ff 	movne.w	r1, #4294967295
  407ef4:	f04f 30ff 	movne.w	r0, #4294967295
  407ef8:	f000 b97a 	b.w	4081f0 <__aeabi_idiv0>
  407efc:	f1ad 0c08 	sub.w	ip, sp, #8
  407f00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407f04:	f000 f806 	bl	407f14 <__udivmoddi4>
  407f08:	f8dd e004 	ldr.w	lr, [sp, #4]
  407f0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407f10:	b004      	add	sp, #16
  407f12:	4770      	bx	lr

00407f14 <__udivmoddi4>:
  407f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407f18:	468c      	mov	ip, r1
  407f1a:	460d      	mov	r5, r1
  407f1c:	4604      	mov	r4, r0
  407f1e:	9e08      	ldr	r6, [sp, #32]
  407f20:	2b00      	cmp	r3, #0
  407f22:	d151      	bne.n	407fc8 <__udivmoddi4+0xb4>
  407f24:	428a      	cmp	r2, r1
  407f26:	4617      	mov	r7, r2
  407f28:	d96d      	bls.n	408006 <__udivmoddi4+0xf2>
  407f2a:	fab2 fe82 	clz	lr, r2
  407f2e:	f1be 0f00 	cmp.w	lr, #0
  407f32:	d00b      	beq.n	407f4c <__udivmoddi4+0x38>
  407f34:	f1ce 0c20 	rsb	ip, lr, #32
  407f38:	fa01 f50e 	lsl.w	r5, r1, lr
  407f3c:	fa20 fc0c 	lsr.w	ip, r0, ip
  407f40:	fa02 f70e 	lsl.w	r7, r2, lr
  407f44:	ea4c 0c05 	orr.w	ip, ip, r5
  407f48:	fa00 f40e 	lsl.w	r4, r0, lr
  407f4c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407f50:	0c25      	lsrs	r5, r4, #16
  407f52:	fbbc f8fa 	udiv	r8, ip, sl
  407f56:	fa1f f987 	uxth.w	r9, r7
  407f5a:	fb0a cc18 	mls	ip, sl, r8, ip
  407f5e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407f62:	fb08 f309 	mul.w	r3, r8, r9
  407f66:	42ab      	cmp	r3, r5
  407f68:	d90a      	bls.n	407f80 <__udivmoddi4+0x6c>
  407f6a:	19ed      	adds	r5, r5, r7
  407f6c:	f108 32ff 	add.w	r2, r8, #4294967295
  407f70:	f080 8123 	bcs.w	4081ba <__udivmoddi4+0x2a6>
  407f74:	42ab      	cmp	r3, r5
  407f76:	f240 8120 	bls.w	4081ba <__udivmoddi4+0x2a6>
  407f7a:	f1a8 0802 	sub.w	r8, r8, #2
  407f7e:	443d      	add	r5, r7
  407f80:	1aed      	subs	r5, r5, r3
  407f82:	b2a4      	uxth	r4, r4
  407f84:	fbb5 f0fa 	udiv	r0, r5, sl
  407f88:	fb0a 5510 	mls	r5, sl, r0, r5
  407f8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407f90:	fb00 f909 	mul.w	r9, r0, r9
  407f94:	45a1      	cmp	r9, r4
  407f96:	d909      	bls.n	407fac <__udivmoddi4+0x98>
  407f98:	19e4      	adds	r4, r4, r7
  407f9a:	f100 33ff 	add.w	r3, r0, #4294967295
  407f9e:	f080 810a 	bcs.w	4081b6 <__udivmoddi4+0x2a2>
  407fa2:	45a1      	cmp	r9, r4
  407fa4:	f240 8107 	bls.w	4081b6 <__udivmoddi4+0x2a2>
  407fa8:	3802      	subs	r0, #2
  407faa:	443c      	add	r4, r7
  407fac:	eba4 0409 	sub.w	r4, r4, r9
  407fb0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407fb4:	2100      	movs	r1, #0
  407fb6:	2e00      	cmp	r6, #0
  407fb8:	d061      	beq.n	40807e <__udivmoddi4+0x16a>
  407fba:	fa24 f40e 	lsr.w	r4, r4, lr
  407fbe:	2300      	movs	r3, #0
  407fc0:	6034      	str	r4, [r6, #0]
  407fc2:	6073      	str	r3, [r6, #4]
  407fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407fc8:	428b      	cmp	r3, r1
  407fca:	d907      	bls.n	407fdc <__udivmoddi4+0xc8>
  407fcc:	2e00      	cmp	r6, #0
  407fce:	d054      	beq.n	40807a <__udivmoddi4+0x166>
  407fd0:	2100      	movs	r1, #0
  407fd2:	e886 0021 	stmia.w	r6, {r0, r5}
  407fd6:	4608      	mov	r0, r1
  407fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407fdc:	fab3 f183 	clz	r1, r3
  407fe0:	2900      	cmp	r1, #0
  407fe2:	f040 808e 	bne.w	408102 <__udivmoddi4+0x1ee>
  407fe6:	42ab      	cmp	r3, r5
  407fe8:	d302      	bcc.n	407ff0 <__udivmoddi4+0xdc>
  407fea:	4282      	cmp	r2, r0
  407fec:	f200 80fa 	bhi.w	4081e4 <__udivmoddi4+0x2d0>
  407ff0:	1a84      	subs	r4, r0, r2
  407ff2:	eb65 0503 	sbc.w	r5, r5, r3
  407ff6:	2001      	movs	r0, #1
  407ff8:	46ac      	mov	ip, r5
  407ffa:	2e00      	cmp	r6, #0
  407ffc:	d03f      	beq.n	40807e <__udivmoddi4+0x16a>
  407ffe:	e886 1010 	stmia.w	r6, {r4, ip}
  408002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408006:	b912      	cbnz	r2, 40800e <__udivmoddi4+0xfa>
  408008:	2701      	movs	r7, #1
  40800a:	fbb7 f7f2 	udiv	r7, r7, r2
  40800e:	fab7 fe87 	clz	lr, r7
  408012:	f1be 0f00 	cmp.w	lr, #0
  408016:	d134      	bne.n	408082 <__udivmoddi4+0x16e>
  408018:	1beb      	subs	r3, r5, r7
  40801a:	0c3a      	lsrs	r2, r7, #16
  40801c:	fa1f fc87 	uxth.w	ip, r7
  408020:	2101      	movs	r1, #1
  408022:	fbb3 f8f2 	udiv	r8, r3, r2
  408026:	0c25      	lsrs	r5, r4, #16
  408028:	fb02 3318 	mls	r3, r2, r8, r3
  40802c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408030:	fb0c f308 	mul.w	r3, ip, r8
  408034:	42ab      	cmp	r3, r5
  408036:	d907      	bls.n	408048 <__udivmoddi4+0x134>
  408038:	19ed      	adds	r5, r5, r7
  40803a:	f108 30ff 	add.w	r0, r8, #4294967295
  40803e:	d202      	bcs.n	408046 <__udivmoddi4+0x132>
  408040:	42ab      	cmp	r3, r5
  408042:	f200 80d1 	bhi.w	4081e8 <__udivmoddi4+0x2d4>
  408046:	4680      	mov	r8, r0
  408048:	1aed      	subs	r5, r5, r3
  40804a:	b2a3      	uxth	r3, r4
  40804c:	fbb5 f0f2 	udiv	r0, r5, r2
  408050:	fb02 5510 	mls	r5, r2, r0, r5
  408054:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408058:	fb0c fc00 	mul.w	ip, ip, r0
  40805c:	45a4      	cmp	ip, r4
  40805e:	d907      	bls.n	408070 <__udivmoddi4+0x15c>
  408060:	19e4      	adds	r4, r4, r7
  408062:	f100 33ff 	add.w	r3, r0, #4294967295
  408066:	d202      	bcs.n	40806e <__udivmoddi4+0x15a>
  408068:	45a4      	cmp	ip, r4
  40806a:	f200 80b8 	bhi.w	4081de <__udivmoddi4+0x2ca>
  40806e:	4618      	mov	r0, r3
  408070:	eba4 040c 	sub.w	r4, r4, ip
  408074:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408078:	e79d      	b.n	407fb6 <__udivmoddi4+0xa2>
  40807a:	4631      	mov	r1, r6
  40807c:	4630      	mov	r0, r6
  40807e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408082:	f1ce 0420 	rsb	r4, lr, #32
  408086:	fa05 f30e 	lsl.w	r3, r5, lr
  40808a:	fa07 f70e 	lsl.w	r7, r7, lr
  40808e:	fa20 f804 	lsr.w	r8, r0, r4
  408092:	0c3a      	lsrs	r2, r7, #16
  408094:	fa25 f404 	lsr.w	r4, r5, r4
  408098:	ea48 0803 	orr.w	r8, r8, r3
  40809c:	fbb4 f1f2 	udiv	r1, r4, r2
  4080a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4080a4:	fb02 4411 	mls	r4, r2, r1, r4
  4080a8:	fa1f fc87 	uxth.w	ip, r7
  4080ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4080b0:	fb01 f30c 	mul.w	r3, r1, ip
  4080b4:	42ab      	cmp	r3, r5
  4080b6:	fa00 f40e 	lsl.w	r4, r0, lr
  4080ba:	d909      	bls.n	4080d0 <__udivmoddi4+0x1bc>
  4080bc:	19ed      	adds	r5, r5, r7
  4080be:	f101 30ff 	add.w	r0, r1, #4294967295
  4080c2:	f080 808a 	bcs.w	4081da <__udivmoddi4+0x2c6>
  4080c6:	42ab      	cmp	r3, r5
  4080c8:	f240 8087 	bls.w	4081da <__udivmoddi4+0x2c6>
  4080cc:	3902      	subs	r1, #2
  4080ce:	443d      	add	r5, r7
  4080d0:	1aeb      	subs	r3, r5, r3
  4080d2:	fa1f f588 	uxth.w	r5, r8
  4080d6:	fbb3 f0f2 	udiv	r0, r3, r2
  4080da:	fb02 3310 	mls	r3, r2, r0, r3
  4080de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4080e2:	fb00 f30c 	mul.w	r3, r0, ip
  4080e6:	42ab      	cmp	r3, r5
  4080e8:	d907      	bls.n	4080fa <__udivmoddi4+0x1e6>
  4080ea:	19ed      	adds	r5, r5, r7
  4080ec:	f100 38ff 	add.w	r8, r0, #4294967295
  4080f0:	d26f      	bcs.n	4081d2 <__udivmoddi4+0x2be>
  4080f2:	42ab      	cmp	r3, r5
  4080f4:	d96d      	bls.n	4081d2 <__udivmoddi4+0x2be>
  4080f6:	3802      	subs	r0, #2
  4080f8:	443d      	add	r5, r7
  4080fa:	1aeb      	subs	r3, r5, r3
  4080fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408100:	e78f      	b.n	408022 <__udivmoddi4+0x10e>
  408102:	f1c1 0720 	rsb	r7, r1, #32
  408106:	fa22 f807 	lsr.w	r8, r2, r7
  40810a:	408b      	lsls	r3, r1
  40810c:	fa05 f401 	lsl.w	r4, r5, r1
  408110:	ea48 0303 	orr.w	r3, r8, r3
  408114:	fa20 fe07 	lsr.w	lr, r0, r7
  408118:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40811c:	40fd      	lsrs	r5, r7
  40811e:	ea4e 0e04 	orr.w	lr, lr, r4
  408122:	fbb5 f9fc 	udiv	r9, r5, ip
  408126:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40812a:	fb0c 5519 	mls	r5, ip, r9, r5
  40812e:	fa1f f883 	uxth.w	r8, r3
  408132:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408136:	fb09 f408 	mul.w	r4, r9, r8
  40813a:	42ac      	cmp	r4, r5
  40813c:	fa02 f201 	lsl.w	r2, r2, r1
  408140:	fa00 fa01 	lsl.w	sl, r0, r1
  408144:	d908      	bls.n	408158 <__udivmoddi4+0x244>
  408146:	18ed      	adds	r5, r5, r3
  408148:	f109 30ff 	add.w	r0, r9, #4294967295
  40814c:	d243      	bcs.n	4081d6 <__udivmoddi4+0x2c2>
  40814e:	42ac      	cmp	r4, r5
  408150:	d941      	bls.n	4081d6 <__udivmoddi4+0x2c2>
  408152:	f1a9 0902 	sub.w	r9, r9, #2
  408156:	441d      	add	r5, r3
  408158:	1b2d      	subs	r5, r5, r4
  40815a:	fa1f fe8e 	uxth.w	lr, lr
  40815e:	fbb5 f0fc 	udiv	r0, r5, ip
  408162:	fb0c 5510 	mls	r5, ip, r0, r5
  408166:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40816a:	fb00 f808 	mul.w	r8, r0, r8
  40816e:	45a0      	cmp	r8, r4
  408170:	d907      	bls.n	408182 <__udivmoddi4+0x26e>
  408172:	18e4      	adds	r4, r4, r3
  408174:	f100 35ff 	add.w	r5, r0, #4294967295
  408178:	d229      	bcs.n	4081ce <__udivmoddi4+0x2ba>
  40817a:	45a0      	cmp	r8, r4
  40817c:	d927      	bls.n	4081ce <__udivmoddi4+0x2ba>
  40817e:	3802      	subs	r0, #2
  408180:	441c      	add	r4, r3
  408182:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408186:	eba4 0408 	sub.w	r4, r4, r8
  40818a:	fba0 8902 	umull	r8, r9, r0, r2
  40818e:	454c      	cmp	r4, r9
  408190:	46c6      	mov	lr, r8
  408192:	464d      	mov	r5, r9
  408194:	d315      	bcc.n	4081c2 <__udivmoddi4+0x2ae>
  408196:	d012      	beq.n	4081be <__udivmoddi4+0x2aa>
  408198:	b156      	cbz	r6, 4081b0 <__udivmoddi4+0x29c>
  40819a:	ebba 030e 	subs.w	r3, sl, lr
  40819e:	eb64 0405 	sbc.w	r4, r4, r5
  4081a2:	fa04 f707 	lsl.w	r7, r4, r7
  4081a6:	40cb      	lsrs	r3, r1
  4081a8:	431f      	orrs	r7, r3
  4081aa:	40cc      	lsrs	r4, r1
  4081ac:	6037      	str	r7, [r6, #0]
  4081ae:	6074      	str	r4, [r6, #4]
  4081b0:	2100      	movs	r1, #0
  4081b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4081b6:	4618      	mov	r0, r3
  4081b8:	e6f8      	b.n	407fac <__udivmoddi4+0x98>
  4081ba:	4690      	mov	r8, r2
  4081bc:	e6e0      	b.n	407f80 <__udivmoddi4+0x6c>
  4081be:	45c2      	cmp	sl, r8
  4081c0:	d2ea      	bcs.n	408198 <__udivmoddi4+0x284>
  4081c2:	ebb8 0e02 	subs.w	lr, r8, r2
  4081c6:	eb69 0503 	sbc.w	r5, r9, r3
  4081ca:	3801      	subs	r0, #1
  4081cc:	e7e4      	b.n	408198 <__udivmoddi4+0x284>
  4081ce:	4628      	mov	r0, r5
  4081d0:	e7d7      	b.n	408182 <__udivmoddi4+0x26e>
  4081d2:	4640      	mov	r0, r8
  4081d4:	e791      	b.n	4080fa <__udivmoddi4+0x1e6>
  4081d6:	4681      	mov	r9, r0
  4081d8:	e7be      	b.n	408158 <__udivmoddi4+0x244>
  4081da:	4601      	mov	r1, r0
  4081dc:	e778      	b.n	4080d0 <__udivmoddi4+0x1bc>
  4081de:	3802      	subs	r0, #2
  4081e0:	443c      	add	r4, r7
  4081e2:	e745      	b.n	408070 <__udivmoddi4+0x15c>
  4081e4:	4608      	mov	r0, r1
  4081e6:	e708      	b.n	407ffa <__udivmoddi4+0xe6>
  4081e8:	f1a8 0802 	sub.w	r8, r8, #2
  4081ec:	443d      	add	r5, r7
  4081ee:	e72b      	b.n	408048 <__udivmoddi4+0x134>

004081f0 <__aeabi_idiv0>:
  4081f0:	4770      	bx	lr
  4081f2:	bf00      	nop
  4081f4:	61706143 	.word	0x61706143
  4081f8:	79746963 	.word	0x79746963
  4081fc:	6c25203a 	.word	0x6c25203a
  408200:	00000a75 	.word	0x00000a75
  408204:	61733a30 	.word	0x61733a30
  408208:	72615f6d 	.word	0x72615f6d
  40820c:	64735f6d 	.word	0x64735f6d
  408210:	7478742e 	.word	0x7478742e
  408214:	00000000 	.word	0x00000000

00408218 <mmc_trans_multipliers>:
  408218:	00000000 0000000a 0000000c 0000000d     ................
  408228:	0000000f 00000014 0000001a 0000001e     ................
  408238:	00000023 00000028 0000002d 00000034     #...(...-...4...
  408248:	00000037 0000003c 00000046 00000050     7...<...F...P...

00408258 <sd_mmc_trans_units>:
  408258:	0000000a 00000064 000003e8 00002710     ....d........'..
	...

00408274 <sd_trans_multipliers>:
  408274:	00000000 0000000a 0000000c 0000000d     ................
  408284:	0000000f 00000014 00000019 0000001e     ................
  408294:	00000023 00000028 0000002d 00000032     #...(...-...2...
  4082a4:	00000037 0000003c 00000046 00000050     7...<...F...P...

004082b4 <lun_desc>:
  4082b4:	00400f69 00400fa9 00400fc9 00400fe1     i.@...@...@...@.
  4082c4:	00401001 00401045 004010a9 004082f4     ..@.E.@...@...@.
  4082d4:	00400f79 00400fb9 00400fd5 00400ff1     y.@...@...@...@.
  4082e4:	00401005 00401059 004010bd 0040830c     ..@.Y.@...@...@.
  4082f4:	2f445322 20434d4d 64726143 6f6c5320     "SD/MMC Card Slo
  408304:	22302074 00000000 2f445322 20434d4d     t 0"...."SD/MMC 
  408314:	64726143 6f6c5320 22312074 00000000     Card Slot 1"....

00408324 <LfnOfs>:
  408324:	07050301 12100e09 1c181614 0000001e     ................

00408334 <excvt.5682>:
  408334:	b6909a80 808fb78e d8d4d3d2 8f8eded7     ................
  408344:	e2929290 ebeae399 9d9a9959 9f9e9d9c     ........Y.......
  408354:	e9e0d6b5 a7a6a5a5 abaaa9a8 afae21ac     .............!..
  408364:	b3b2b1b0 b7b6b5b4 bbbab9b8 bfbebdbc     ................
  408374:	c3c2c1c0 c7c7c5c4 cbcac9c8 cfcecdcc     ................
  408384:	d3d2d1d0 d7d6d5d4 dbdad9d8 dfdedddc     ................
  408394:	e3e2e1e0 e7e6e5e5 ebeae9e7 efeeeded     ................
  4083a4:	f3f2f1f0 f7f6f5f4 fbfaf9f8 fffefdfc     ................
  4083b4:	3c3a2a22 7f7c3f3e 00000000 3d3b2c2b     "*:<>?|.....+,;=
  4083c4:	00005d5b                                []..

004083c8 <Tbl>:
  4083c8:	00fc00c7 00e200e9 00e000e4 00e700e5     ................
  4083d8:	00eb00ea 00ef00e8 00ec00ee 00c500c4     ................
  4083e8:	00e600c9 00f400c6 00f200f6 00f900fb     ................
  4083f8:	00d600ff 00f800dc 00d800a3 019200d7     ................
  408408:	00ed00e1 00fa00f3 00d100f1 00ba00aa     ................
  408418:	00ae00bf 00bd00ac 00a100bc 00bb00ab     ................
  408428:	25922591 25022593 00c12524 00c000c2     .%.%.%.%$%......
  408438:	256300a9 25572551 00a2255d 251000a5     ..c%Q%W%]%.....%
  408448:	25342514 251c252c 253c2500 00c300e3     .%4%,%.%.%<%....
  408458:	2554255a 25662569 25502560 00a4256c     Z%T%i%f%`%P%l%..
  408468:	00d000f0 00cb00ca 013100c8 00ce00cd     ..........1.....
  408478:	251800cf 2588250c 00a62584 258000cc     ...%.%.%.%.....%
  408488:	00df00d3 00d200d4 00d500f5 00fe00b5     ................
  408498:	00da00de 00d900db 00dd00fd 00b400af     ................
  4084a8:	00b100ad 00be2017 00a700b6 00b800f7     ..... ..........
  4084b8:	00a800b0 00b900b7 00b200b3 00a025a0     .............%..

004084c8 <tbl_lower.5432>:
  4084c8:	00620061 00640063 00660065 00680067     a.b.c.d.e.f.g.h.
  4084d8:	006a0069 006c006b 006e006d 0070006f     i.j.k.l.m.n.o.p.
  4084e8:	00720071 00740073 00760075 00780077     q.r.s.t.u.v.w.x.
  4084f8:	007a0079 00a200a1 00a500a3 00af00ac     y.z.............
  408508:	00e100e0 00e300e2 00e500e4 00e700e6     ................
  408518:	00e900e8 00eb00ea 00ed00ec 00ef00ee     ................
  408528:	00f100f0 00f300f2 00f500f4 00f800f6     ................
  408538:	00fa00f9 00fc00fb 00fe00fd 010100ff     ................
  408548:	01050103 01090107 010d010b 0111010f     ................
  408558:	01150113 01190117 011d011b 0121011f     ..............!.
  408568:	01250123 01290127 012d012b 0131012f     #.%.'.).+.-./.1.
  408578:	01350133 013a0137 013e013c 01420140     3.5.7.:.<.>.@.B.
  408588:	01460144 014b0148 014f014d 01530151     D.F.H.K.M.O.Q.S.
  408598:	01570155 015b0159 015f015d 01630161     U.W.Y.[.]._.a.c.
  4085a8:	01670165 016b0169 016f016d 01730171     e.g.i.k.m.o.q.s.
  4085b8:	01770175 017c017a 0192017e 03b203b1     u.w.z.|.~.......
  4085c8:	03b403b3 03b603b5 03b803b7 03ba03b9     ................
  4085d8:	03bc03bb 03be03bd 03c003bf 03c303c1     ................
  4085e8:	03c503c4 03c703c6 03c903c8 043003ca     ..............0.
  4085f8:	04320431 04340433 04360435 04380437     1.2.3.4.5.6.7.8.
  408608:	043a0439 043c043b 043e043d 0440043f     9.:.;.<.=.>.?.@.
  408618:	04420441 04440443 04460445 04480447     A.B.C.D.E.F.G.H.
  408628:	044a0449 044c044b 044e044d 0451044f     I.J.K.L.M.N.O.Q.
  408638:	04530452 04550454 04570456 04590458     R.S.T.U.V.W.X.Y.
  408648:	045b045a 045e045c 2170045f 21722171     Z.[.\.^._.p!q!r!
  408658:	21742173 21762175 21782177 217a2179     s!t!u!v!w!x!y!z!
  408668:	217c217b 217e217d ff41217f ff43ff42     {!|!}!~!.!A.B.C.
  408678:	ff45ff44 ff47ff46 ff49ff48 ff4bff4a     D.E.F.G.H.I.J.K.
  408688:	ff4dff4c ff4fff4e ff51ff50 ff53ff52     L.M.N.O.P.Q.R.S.
  408698:	ff55ff54 ff57ff56 ff59ff58 0000ff5a     T.U.V.W.X.Y.Z...

004086a8 <tbl_upper.5433>:
  4086a8:	00420041 00440043 00460045 00480047     A.B.C.D.E.F.G.H.
  4086b8:	004a0049 004c004b 004e004d 0050004f     I.J.K.L.M.N.O.P.
  4086c8:	00520051 00540053 00560055 00580057     Q.R.S.T.U.V.W.X.
  4086d8:	005a0059 ffe00021 ffe5ffe1 ffe3ffe2     Y.Z.!...........
  4086e8:	00c100c0 00c300c2 00c500c4 00c700c6     ................
  4086f8:	00c900c8 00cb00ca 00cd00cc 00cf00ce     ................
  408708:	00d100d0 00d300d2 00d500d4 00d800d6     ................
  408718:	00da00d9 00dc00db 00de00dd 01000178     ............x...
  408728:	01040102 01080106 010c010a 0110010e     ................
  408738:	01140112 01180116 011c011a 0120011e     .............. .
  408748:	01240122 01280126 012c012a 0130012e     ".$.&.(.*.,...0.
  408758:	01340132 01390136 013d013b 0141013f     2.4.6.9.;.=.?.A.
  408768:	01450143 014a0147 014e014c 01520150     C.E.G.J.L.N.P.R.
  408778:	01560154 015a0158 015e015c 01620160     T.V.X.Z.\.^.`.b.
  408788:	01660164 016a0168 016e016c 01720170     d.f.h.j.l.n.p.r.
  408798:	01760174 017b0179 0191017d 03920391     t.v.y.{.}.......
  4087a8:	03940393 03960395 03980397 039a0399     ................
  4087b8:	039c039b 039e039d 03a0039f 03a303a1     ................
  4087c8:	03a503a4 03a703a6 03a903a8 041003aa     ................
  4087d8:	04120411 04140413 04160415 04180417     ................
  4087e8:	041a0419 041c041b 041e041d 0420041f     .............. .
  4087f8:	04220421 04240423 04260425 04280427     !.".#.$.%.&.'.(.
  408808:	042a0429 042c042b 042e042d 0401042f     ).*.+.,.-.../...
  408818:	04030402 04050404 04070406 04090408     ................
  408828:	040b040a 040e040c 2160040f 21622161     ..........`!a!b!
  408838:	21642163 21662165 21682167 216a2169     c!d!e!f!g!h!i!j!
  408848:	216c216b 216e216d ff21216f ff23ff22     k!l!m!n!o!!.".#.
  408858:	ff25ff24 ff27ff26 ff29ff28 ff2bff2a     $.%.&.'.(.).*.+.
  408868:	ff2dff2c ff2fff2e ff31ff30 ff33ff32     ,.-.../.0.1.2.3.
  408878:	ff35ff34 ff37ff36 ff39ff38 0000ff3a     4.5.6.7.8.9.:...

00408888 <_global_impure_ptr>:
  408888:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  408898:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4088a8:	46454443 00000000 33323130 37363534     CDEF....01234567
  4088b8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4088c8:	0000296c 00000030                       l)..0...

004088d0 <blanks.7223>:
  4088d0:	20202020 20202020 20202020 20202020                     

004088e0 <zeroes.7224>:
  4088e0:	30303030 30303030 30303030 30303030     0000000000000000
  4088f0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00408900 <__mprec_bigtens>:
  408900:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408910:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408920:	7f73bf3c 75154fdd                       <.s..O.u

00408928 <__mprec_tens>:
  408928:	00000000 3ff00000 00000000 40240000     .......?......$@
  408938:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408948:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408958:	00000000 412e8480 00000000 416312d0     .......A......cA
  408968:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408978:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408988:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408998:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4089a8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4089b8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4089c8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4089d8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4089e8:	79d99db4 44ea7843                       ...yCx.D

004089f0 <p05.6055>:
  4089f0:	00000005 00000019 0000007d 00000043     ........}...C...
  408a00:	49534f50 00000058 0000002e              POSIX.......

00408a0c <_ctype_>:
  408a0c:	20202000 20202020 28282020 20282828     .         ((((( 
  408a1c:	20202020 20202020 20202020 20202020                     
  408a2c:	10108820 10101010 10101010 10101010      ...............
  408a3c:	04040410 04040404 10040404 10101010     ................
  408a4c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408a5c:	01010101 01010101 01010101 10101010     ................
  408a6c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408a7c:	02020202 02020202 02020202 10101010     ................
  408a8c:	00000020 00000000 00000000 00000000      ...............
	...

00408b10 <_init>:
  408b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408b12:	bf00      	nop
  408b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408b16:	bc08      	pop	{r3}
  408b18:	469e      	mov	lr, r3
  408b1a:	4770      	bx	lr

00408b1c <__init_array_start>:
  408b1c:	00404e6d 	.word	0x00404e6d

00408b20 <__frame_dummy_init_array_entry>:
  408b20:	0040011d                                ..@.

00408b24 <_fini>:
  408b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408b26:	bf00      	nop
  408b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408b2a:	bc08      	pop	{r3}
  408b2c:	469e      	mov	lr, r3
  408b2e:	4770      	bx	lr

00408b30 <__fini_array_start>:
  408b30:	004000f9 	.word	0x004000f9
