{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 20:34:29 2011 " "Info: Processing started: Mon Mar 21 20:34:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Info: Found entity 1: part6" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 reg8 " "Info: Found entity 3: reg8" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 reg16 " "Info: Found entity 4: reg16" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 140 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 char_7seg " "Info: Found entity 5: char_7seg" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S part6.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at part6.v(96): created implicit net for \"S\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S part6.v(98) " "Error (10053): Verilog HDL error at part6.v(98): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 98 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S part6.v(98) " "Error (10560): Verilog HDL Expression error at part6.v(98): indexed name specifies too many indices for array \"S\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 98 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S part6.v(99) " "Error (10053): Verilog HDL error at part6.v(99): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 99 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S part6.v(99) " "Error (10560): Verilog HDL Expression error at part6.v(99): indexed name specifies too many indices for array \"S\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 99 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S part6.v(100) " "Error (10053): Verilog HDL error at part6.v(100): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 100 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S part6.v(100) " "Error (10560): Verilog HDL Expression error at part6.v(100): indexed name specifies too many indices for array \"S\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 100 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S part6.v(101) " "Error (10053): Verilog HDL error at part6.v(101): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 101 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S part6.v(101) " "Error (10560): Verilog HDL Expression error at part6.v(101): indexed name specifies too many indices for array \"S\"" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 101 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Error: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 20:34:30 2011 " "Error: Processing ended: Mon Mar 21 20:34:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
