INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/PartC/PartC.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/PartD/PartD.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salif/Documents/3C7 Labs/LabF/PartD/PartD.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
