-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Layer2_mult_inner is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    weight_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of Layer2_mult_inner is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal weight_8_V_read_1_reg_448 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_weight_8_V_read_1_reg_448 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_weight_8_V_read_1_reg_448 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter3_weight_8_V_read_1_reg_448 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_7_V_read_1_reg_453 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_weight_7_V_read_1_reg_453 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_weight_7_V_read_1_reg_453 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter3_weight_7_V_read_1_reg_453 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_6_V_read_1_reg_458 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_weight_6_V_read_1_reg_458 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_weight_6_V_read_1_reg_458 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_5_V_read_1_reg_463 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_weight_5_V_read_1_reg_463 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_weight_5_V_read_1_reg_463 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_4_V_read_1_reg_468 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_weight_4_V_read_1_reg_468 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_3_V_read_1_reg_473 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_weight_3_V_read_1_reg_473 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_2_V_read_1_reg_478 : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_1_V_read_1_reg_483 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_1_reg_488 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_1_reg_488 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_p_read_1_reg_488 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter3_p_read_1_reg_488 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_2_reg_493 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_2_reg_493 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_p_read_2_reg_493 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter3_p_read_2_reg_493 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_3_reg_498 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_3_reg_498 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_p_read_3_reg_498 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_4_reg_503 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_4_reg_503 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter2_p_read_4_reg_503 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_5_reg_508 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_5_reg_508 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_6_reg_513 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_pp0_iter1_p_read_6_reg_513 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_7_reg_518 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read_8_reg_523 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_25_reg_528 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_27_reg_533 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_29_reg_538 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_reg_543 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_fu_369_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_376_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_26_fu_208_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_385_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_394_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_28_fu_253_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_403_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_412_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_30_fu_298_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_421_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_430_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_32_fu_343_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_439_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_376_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_385_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_394_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_412_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_421_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_439_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal p_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read1_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read2_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read3_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read4_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read5_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read6_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read7_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_read8_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_0_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_1_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_2_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_3_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_4_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_5_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_6_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_7_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal weight_8_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (17 downto 0);

    component MASTER_CNN_mul_mucud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component MASTER_CNN_mac_mubkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    MASTER_CNN_mul_mucud_U153 : component MASTER_CNN_mul_mucud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => p_read_int_reg,
        din1 => weight_0_V_read_int_reg,
        dout => p_Val2_s_fu_369_p2);

    MASTER_CNN_mac_mubkb_U154 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => p_read_8_reg_523,
        din1 => weight_1_V_read_1_reg_483,
        din2 => grp_fu_376_p2,
        dout => grp_fu_376_p3);

    MASTER_CNN_mac_mubkb_U155 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => p_read_7_reg_518,
        din1 => weight_2_V_read_1_reg_478,
        din2 => grp_fu_385_p2,
        dout => grp_fu_385_p3);

    MASTER_CNN_mac_mubkb_U156 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter1_p_read_6_reg_513,
        din1 => ap_reg_pp0_iter1_weight_3_V_read_1_reg_473,
        din2 => grp_fu_394_p2,
        dout => grp_fu_394_p3);

    MASTER_CNN_mac_mubkb_U157 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter1_p_read_5_reg_508,
        din1 => ap_reg_pp0_iter1_weight_4_V_read_1_reg_468,
        din2 => grp_fu_403_p2,
        dout => grp_fu_403_p3);

    MASTER_CNN_mac_mubkb_U158 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter2_p_read_4_reg_503,
        din1 => ap_reg_pp0_iter2_weight_5_V_read_1_reg_463,
        din2 => grp_fu_412_p2,
        dout => grp_fu_412_p3);

    MASTER_CNN_mac_mubkb_U159 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter2_p_read_3_reg_498,
        din1 => ap_reg_pp0_iter2_weight_6_V_read_1_reg_458,
        din2 => grp_fu_421_p2,
        dout => grp_fu_421_p3);

    MASTER_CNN_mac_mubkb_U160 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter3_p_read_2_reg_493,
        din1 => ap_reg_pp0_iter3_weight_7_V_read_1_reg_453,
        din2 => grp_fu_430_p2,
        dout => grp_fu_430_p3);

    MASTER_CNN_mac_mubkb_U161 : component MASTER_CNN_mac_mubkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => ap_reg_pp0_iter3_p_read_1_reg_488,
        din1 => ap_reg_pp0_iter3_weight_8_V_read_1_reg_448,
        din2 => grp_fu_439_p2,
        dout => grp_fu_439_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                ap_reg_pp0_iter1_p_read_1_reg_488 <= p_read_1_reg_488;
                ap_reg_pp0_iter1_p_read_2_reg_493 <= p_read_2_reg_493;
                ap_reg_pp0_iter1_p_read_3_reg_498 <= p_read_3_reg_498;
                ap_reg_pp0_iter1_p_read_4_reg_503 <= p_read_4_reg_503;
                ap_reg_pp0_iter1_p_read_5_reg_508 <= p_read_5_reg_508;
                ap_reg_pp0_iter1_p_read_6_reg_513 <= p_read_6_reg_513;
                ap_reg_pp0_iter1_weight_3_V_read_1_reg_473 <= weight_3_V_read_1_reg_473;
                ap_reg_pp0_iter1_weight_4_V_read_1_reg_468 <= weight_4_V_read_1_reg_468;
                ap_reg_pp0_iter1_weight_5_V_read_1_reg_463 <= weight_5_V_read_1_reg_463;
                ap_reg_pp0_iter1_weight_6_V_read_1_reg_458 <= weight_6_V_read_1_reg_458;
                ap_reg_pp0_iter1_weight_7_V_read_1_reg_453 <= weight_7_V_read_1_reg_453;
                ap_reg_pp0_iter1_weight_8_V_read_1_reg_448 <= weight_8_V_read_1_reg_448;
                ap_reg_pp0_iter2_p_read_1_reg_488 <= ap_reg_pp0_iter1_p_read_1_reg_488;
                ap_reg_pp0_iter2_p_read_2_reg_493 <= ap_reg_pp0_iter1_p_read_2_reg_493;
                ap_reg_pp0_iter2_p_read_3_reg_498 <= ap_reg_pp0_iter1_p_read_3_reg_498;
                ap_reg_pp0_iter2_p_read_4_reg_503 <= ap_reg_pp0_iter1_p_read_4_reg_503;
                ap_reg_pp0_iter2_weight_5_V_read_1_reg_463 <= ap_reg_pp0_iter1_weight_5_V_read_1_reg_463;
                ap_reg_pp0_iter2_weight_6_V_read_1_reg_458 <= ap_reg_pp0_iter1_weight_6_V_read_1_reg_458;
                ap_reg_pp0_iter2_weight_7_V_read_1_reg_453 <= ap_reg_pp0_iter1_weight_7_V_read_1_reg_453;
                ap_reg_pp0_iter2_weight_8_V_read_1_reg_448 <= ap_reg_pp0_iter1_weight_8_V_read_1_reg_448;
                ap_reg_pp0_iter3_p_read_1_reg_488 <= ap_reg_pp0_iter2_p_read_1_reg_488;
                ap_reg_pp0_iter3_p_read_2_reg_493 <= ap_reg_pp0_iter2_p_read_2_reg_493;
                ap_reg_pp0_iter3_weight_7_V_read_1_reg_453 <= ap_reg_pp0_iter2_weight_7_V_read_1_reg_453;
                ap_reg_pp0_iter3_weight_8_V_read_1_reg_448 <= ap_reg_pp0_iter2_weight_8_V_read_1_reg_448;
                p_read_1_reg_488 <= p_read8_int_reg;
                p_read_2_reg_493 <= p_read7_int_reg;
                p_read_3_reg_498 <= p_read6_int_reg;
                p_read_4_reg_503 <= p_read5_int_reg;
                p_read_5_reg_508 <= p_read4_int_reg;
                p_read_6_reg_513 <= p_read3_int_reg;
                p_read_7_reg_518 <= p_read2_int_reg;
                p_read_8_reg_523 <= p_read1_int_reg;
                tmp_25_reg_528 <= p_Val2_s_fu_369_p2(27 downto 10);
                tmp_27_reg_533 <= grp_fu_385_p3(27 downto 10);
                tmp_29_reg_538 <= grp_fu_403_p3(27 downto 10);
                tmp_31_reg_543 <= grp_fu_421_p3(27 downto 10);
                weight_1_V_read_1_reg_483 <= weight_1_V_read_int_reg;
                weight_2_V_read_1_reg_478 <= weight_2_V_read_int_reg;
                weight_3_V_read_1_reg_473 <= weight_3_V_read_int_reg;
                weight_4_V_read_1_reg_468 <= weight_4_V_read_int_reg;
                weight_5_V_read_1_reg_463 <= weight_5_V_read_int_reg;
                weight_6_V_read_1_reg_458 <= weight_6_V_read_int_reg;
                weight_7_V_read_1_reg_453 <= weight_7_V_read_int_reg;
                weight_8_V_read_1_reg_448 <= weight_8_V_read_int_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= grp_fu_439_p3(27 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                p_read1_int_reg <= p_read1;
                p_read2_int_reg <= p_read2;
                p_read3_int_reg <= p_read3;
                p_read4_int_reg <= p_read4;
                p_read5_int_reg <= p_read5;
                p_read6_int_reg <= p_read6;
                p_read7_int_reg <= p_read7;
                p_read8_int_reg <= p_read8;
                p_read_int_reg <= p_read;
                weight_0_V_read_int_reg <= weight_0_V_read;
                weight_1_V_read_int_reg <= weight_1_V_read;
                weight_2_V_read_int_reg <= weight_2_V_read;
                weight_3_V_read_int_reg <= weight_3_V_read;
                weight_4_V_read_int_reg <= weight_4_V_read;
                weight_5_V_read_int_reg <= weight_5_V_read;
                weight_6_V_read_int_reg <= weight_6_V_read;
                weight_7_V_read_int_reg <= weight_7_V_read;
                weight_8_V_read_int_reg <= weight_8_V_read;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(grp_fu_439_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= grp_fu_439_p3(27 downto 10);
        end if; 
    end process;

    grp_fu_376_p2 <= (tmp_25_reg_528 & ap_const_lv10_0);
    grp_fu_385_p2 <= (tmp_26_fu_208_p4 & ap_const_lv10_0);
    grp_fu_394_p2 <= (tmp_27_reg_533 & ap_const_lv10_0);
    grp_fu_403_p2 <= (tmp_28_fu_253_p4 & ap_const_lv10_0);
    grp_fu_412_p2 <= (tmp_29_reg_538 & ap_const_lv10_0);
    grp_fu_421_p2 <= (tmp_30_fu_298_p4 & ap_const_lv10_0);
    grp_fu_430_p2 <= (tmp_31_reg_543 & ap_const_lv10_0);
    grp_fu_439_p2 <= (tmp_32_fu_343_p4 & ap_const_lv10_0);
    tmp_26_fu_208_p4 <= grp_fu_376_p3(27 downto 10);
    tmp_28_fu_253_p4 <= grp_fu_394_p3(27 downto 10);
    tmp_30_fu_298_p4 <= grp_fu_412_p3(27 downto 10);
    tmp_32_fu_343_p4 <= grp_fu_430_p3(27 downto 10);
end behav;
