$date
	Sun Apr 28 15:54:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 32 ! ALUS [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALUop [3:0] $end
$var reg 32 % B [31:0] $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 32 ' A [31:0] $end
$var wire 4 ( ALUop [3:0] $end
$var wire 32 ) B [31:0] $end
$var reg 32 * ALUS [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b11 *
b10 )
b0 (
b1 '
0&
b10 %
b0 $
b1 #
b11 !
$end
#5
1&
#10
b10 !
b10 *
0&
b1000 $
b1000 (
b100 #
b100 '
#15
1&
#20
b100 !
b100 *
0&
b1 $
b1 (
b1 #
b1 '
#25
1&
#30
b0 !
b0 *
0&
b10 $
b10 (
b11 #
b11 '
#35
1&
#40
0&
b11 $
b11 (
#45
1&
#50
b10 !
b10 *
0&
b100 $
b100 (
b11 %
b11 )
b1 #
b1 '
#55
1&
#60
b1 !
b1 *
0&
b101 $
b101 (
b10 %
b10 )
b100 #
b100 '
#65
1&
#70
0&
b1101 $
b1101 (
b101 %
b101 )
b100000 #
b100000 '
#75
1&
#80
b11 !
b11 *
0&
b110 $
b110 (
b10 %
b10 )
b1 #
b1 '
#85
1&
#90
b0 !
b0 *
0&
b111 $
b111 (
#95
1&
#100
0&
