{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:27 2023 " "Processing started: Sun Oct 15 17:12:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697361147294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 1 1 " "Found 1 design units, including 1 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso_shift_reg " "Found entity 1: piso_shift_reg" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../DDS_32BIT/hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147329 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../DDS_32BIT/hdlsrc/mux.v " "Entity \"mux\" obtained from \"../DDS_32BIT/hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697361147330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697361147351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_shift_reg piso_shift_reg:inst " "Elaborating entity \"piso_shift_reg\" for hierarchy \"piso_shift_reg:inst\"" {  } { { "i2s.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 240 576 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697361147355 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[31\] piso_shift_reg:inst\|shift_reg\[31\]~_emulated piso_shift_reg:inst\|shift_reg\[31\]~1 " "Register \"piso_shift_reg:inst\|shift_reg\[31\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[31\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[31\]~1\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[30\] piso_shift_reg:inst\|shift_reg\[30\]~_emulated piso_shift_reg:inst\|shift_reg\[30\]~6 " "Register \"piso_shift_reg:inst\|shift_reg\[30\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[30\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[30\]~6\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[29\] piso_shift_reg:inst\|shift_reg\[29\]~_emulated piso_shift_reg:inst\|shift_reg\[29\]~11 " "Register \"piso_shift_reg:inst\|shift_reg\[29\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[29\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[29\]~11\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[28\] piso_shift_reg:inst\|shift_reg\[28\]~_emulated piso_shift_reg:inst\|shift_reg\[28\]~16 " "Register \"piso_shift_reg:inst\|shift_reg\[28\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[28\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[28\]~16\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[27\] piso_shift_reg:inst\|shift_reg\[27\]~_emulated piso_shift_reg:inst\|shift_reg\[27\]~21 " "Register \"piso_shift_reg:inst\|shift_reg\[27\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[27\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[27\]~21\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[26\] piso_shift_reg:inst\|shift_reg\[26\]~_emulated piso_shift_reg:inst\|shift_reg\[26\]~26 " "Register \"piso_shift_reg:inst\|shift_reg\[26\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[26\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[26\]~26\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[25\] piso_shift_reg:inst\|shift_reg\[25\]~_emulated piso_shift_reg:inst\|shift_reg\[25\]~31 " "Register \"piso_shift_reg:inst\|shift_reg\[25\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[25\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[25\]~31\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[24\] piso_shift_reg:inst\|shift_reg\[24\]~_emulated piso_shift_reg:inst\|shift_reg\[24\]~36 " "Register \"piso_shift_reg:inst\|shift_reg\[24\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[24\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[24\]~36\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[23\] piso_shift_reg:inst\|shift_reg\[23\]~_emulated piso_shift_reg:inst\|shift_reg\[23\]~41 " "Register \"piso_shift_reg:inst\|shift_reg\[23\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[23\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[23\]~41\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[22\] piso_shift_reg:inst\|shift_reg\[22\]~_emulated piso_shift_reg:inst\|shift_reg\[22\]~46 " "Register \"piso_shift_reg:inst\|shift_reg\[22\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[22\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[22\]~46\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[21\] piso_shift_reg:inst\|shift_reg\[21\]~_emulated piso_shift_reg:inst\|shift_reg\[21\]~51 " "Register \"piso_shift_reg:inst\|shift_reg\[21\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[21\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[21\]~51\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[20\] piso_shift_reg:inst\|shift_reg\[20\]~_emulated piso_shift_reg:inst\|shift_reg\[20\]~56 " "Register \"piso_shift_reg:inst\|shift_reg\[20\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[20\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[20\]~56\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[19\] piso_shift_reg:inst\|shift_reg\[19\]~_emulated piso_shift_reg:inst\|shift_reg\[19\]~61 " "Register \"piso_shift_reg:inst\|shift_reg\[19\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[19\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[19\]~61\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[18\] piso_shift_reg:inst\|shift_reg\[18\]~_emulated piso_shift_reg:inst\|shift_reg\[18\]~66 " "Register \"piso_shift_reg:inst\|shift_reg\[18\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[18\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[18\]~66\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[17\] piso_shift_reg:inst\|shift_reg\[17\]~_emulated piso_shift_reg:inst\|shift_reg\[17\]~71 " "Register \"piso_shift_reg:inst\|shift_reg\[17\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[17\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[17\]~71\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[16\] piso_shift_reg:inst\|shift_reg\[16\]~_emulated piso_shift_reg:inst\|shift_reg\[16\]~76 " "Register \"piso_shift_reg:inst\|shift_reg\[16\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[16\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[16\]~76\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[15\] piso_shift_reg:inst\|shift_reg\[15\]~_emulated piso_shift_reg:inst\|shift_reg\[15\]~81 " "Register \"piso_shift_reg:inst\|shift_reg\[15\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[15\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[15\]~81\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[14\] piso_shift_reg:inst\|shift_reg\[14\]~_emulated piso_shift_reg:inst\|shift_reg\[14\]~86 " "Register \"piso_shift_reg:inst\|shift_reg\[14\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[14\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[14\]~86\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[13\] piso_shift_reg:inst\|shift_reg\[13\]~_emulated piso_shift_reg:inst\|shift_reg\[13\]~91 " "Register \"piso_shift_reg:inst\|shift_reg\[13\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[13\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[13\]~91\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[12\] piso_shift_reg:inst\|shift_reg\[12\]~_emulated piso_shift_reg:inst\|shift_reg\[12\]~96 " "Register \"piso_shift_reg:inst\|shift_reg\[12\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[12\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[12\]~96\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[11\] piso_shift_reg:inst\|shift_reg\[11\]~_emulated piso_shift_reg:inst\|shift_reg\[11\]~101 " "Register \"piso_shift_reg:inst\|shift_reg\[11\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[11\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[11\]~101\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[10\] piso_shift_reg:inst\|shift_reg\[10\]~_emulated piso_shift_reg:inst\|shift_reg\[10\]~106 " "Register \"piso_shift_reg:inst\|shift_reg\[10\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[10\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[10\]~106\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[9\] piso_shift_reg:inst\|shift_reg\[9\]~_emulated piso_shift_reg:inst\|shift_reg\[9\]~111 " "Register \"piso_shift_reg:inst\|shift_reg\[9\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[9\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[9\]~111\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[8\] piso_shift_reg:inst\|shift_reg\[8\]~_emulated piso_shift_reg:inst\|shift_reg\[8\]~116 " "Register \"piso_shift_reg:inst\|shift_reg\[8\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[8\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[8\]~116\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[7\] piso_shift_reg:inst\|shift_reg\[7\]~_emulated piso_shift_reg:inst\|shift_reg\[7\]~121 " "Register \"piso_shift_reg:inst\|shift_reg\[7\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[7\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[7\]~121\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[6\] piso_shift_reg:inst\|shift_reg\[6\]~_emulated piso_shift_reg:inst\|shift_reg\[6\]~126 " "Register \"piso_shift_reg:inst\|shift_reg\[6\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[6\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[6\]~126\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[5\] piso_shift_reg:inst\|shift_reg\[5\]~_emulated piso_shift_reg:inst\|shift_reg\[5\]~131 " "Register \"piso_shift_reg:inst\|shift_reg\[5\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[5\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[5\]~131\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[4\] piso_shift_reg:inst\|shift_reg\[4\]~_emulated piso_shift_reg:inst\|shift_reg\[4\]~136 " "Register \"piso_shift_reg:inst\|shift_reg\[4\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[4\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[4\]~136\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[3\] piso_shift_reg:inst\|shift_reg\[3\]~_emulated piso_shift_reg:inst\|shift_reg\[3\]~141 " "Register \"piso_shift_reg:inst\|shift_reg\[3\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[3\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[3\]~141\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[2\] piso_shift_reg:inst\|shift_reg\[2\]~_emulated piso_shift_reg:inst\|shift_reg\[2\]~146 " "Register \"piso_shift_reg:inst\|shift_reg\[2\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[2\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[2\]~146\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[1\] piso_shift_reg:inst\|shift_reg\[1\]~_emulated piso_shift_reg:inst\|shift_reg\[1\]~151 " "Register \"piso_shift_reg:inst\|shift_reg\[1\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[1\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[1\]~151\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[0\] piso_shift_reg:inst\|shift_reg\[0\]~_emulated piso_shift_reg:inst\|shift_reg\[0\]~156 " "Register \"piso_shift_reg:inst\|shift_reg\[0\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[0\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[0\]~156\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1697361147617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697361147702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697361147847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697361147847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697361147874 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697361147874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697361147874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697361147874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:27 2023 " "Processing ended: Sun Oct 15 17:12:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697361148981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361148981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:28 2023 " "Processing started: Sun Oct 15 17:12:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361148981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697361148981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697361148981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697361149027 ""}
{ "Info" "0" "" "Project  = i2s" {  } {  } 0 0 "Project  = i2s" 0 0 "Fitter" 0 0 1697361149028 ""}
{ "Info" "0" "" "Revision = i2s" {  } {  } 0 0 "Revision = i2s" 0 0 "Fitter" 0 0 1697361149028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1697361149074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2s EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"i2s\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697361149085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697361149117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697361149117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697361149117 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697361149164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697361149290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697361149290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697361149290 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1697361149290 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697361149291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697361149291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697361149291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697361149291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697361149291 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1697361149291 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697361149292 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out " "Pin serial_out not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { serial_out } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 264 824 1000 280 "serial_out" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { rst } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 280 360 528 296 "rst" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { LOAD } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 320 344 512 336 "LOAD" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { clk } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 224 328 496 240 "clk" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[31\] " "Pin para_in\[31\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[31] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[30\] " "Pin para_in\[30\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[30] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[29\] " "Pin para_in\[29\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[29] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[28\] " "Pin para_in\[28\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[28] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[27\] " "Pin para_in\[27\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[27] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[26\] " "Pin para_in\[26\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[26] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[25\] " "Pin para_in\[25\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[25] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[24\] " "Pin para_in\[24\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[24] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[23\] " "Pin para_in\[23\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[23] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[22\] " "Pin para_in\[22\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[22] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[21\] " "Pin para_in\[21\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[21] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[20\] " "Pin para_in\[20\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[20] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[19\] " "Pin para_in\[19\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[19] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[18\] " "Pin para_in\[18\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[18] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[17\] " "Pin para_in\[17\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[17] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[16\] " "Pin para_in\[16\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[16] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[15\] " "Pin para_in\[15\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[15] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[14\] " "Pin para_in\[14\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[14] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[13\] " "Pin para_in\[13\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[13] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[12\] " "Pin para_in\[12\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[12] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[11\] " "Pin para_in\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[11] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[10\] " "Pin para_in\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[10] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[9\] " "Pin para_in\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[9] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[8\] " "Pin para_in\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[8] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[7\] " "Pin para_in\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[7] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[6\] " "Pin para_in\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[6] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[5\] " "Pin para_in\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[5] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[4\] " "Pin para_in\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[4] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[3\] " "Pin para_in\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[3] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[2\] " "Pin para_in\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[2] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[1\] " "Pin para_in\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[1] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "para_in\[0\] " "Pin para_in\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { para_in[0] } } } { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 368 312 496 384 "para_in" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { para_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1697361149727 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1697361149727 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1697361149805 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s.sdc " "Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697361149805 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697361149806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697361149808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697361149808 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697361149808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""}  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 224 328 496 240 "clk" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697361149820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "piso_shift_reg:inst\|shift_reg\[31\]~163  " "Automatically promoted node piso_shift_reg:inst\|shift_reg\[31\]~163 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[31\]~0 " "Destination node piso_shift_reg:inst\|shift_reg\[31\]~0" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[31\]~2 " "Destination node piso_shift_reg:inst\|shift_reg\[31\]~2" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[30\]~7 " "Destination node piso_shift_reg:inst\|shift_reg\[30\]~7" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[30]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[29\]~12 " "Destination node piso_shift_reg:inst\|shift_reg\[29\]~12" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[29]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[28\]~17 " "Destination node piso_shift_reg:inst\|shift_reg\[28\]~17" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[28]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[27\]~22 " "Destination node piso_shift_reg:inst\|shift_reg\[27\]~22" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[27]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[26\]~27 " "Destination node piso_shift_reg:inst\|shift_reg\[26\]~27" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[26]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[25\]~32 " "Destination node piso_shift_reg:inst\|shift_reg\[25\]~32" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[25]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[24\]~37 " "Destination node piso_shift_reg:inst\|shift_reg\[24\]~37" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[24]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "piso_shift_reg:inst\|shift_reg\[23\]~42 " "Destination node piso_shift_reg:inst\|shift_reg\[23\]~42" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[23]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1697361149820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1697361149820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1697361149820 ""}  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { piso_shift_reg:inst|shift_reg[31]~163 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697361149820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697361149928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697361149928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697361149928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697361149929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697361149929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697361149929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697361149929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697361149929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697361149930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1697361149930 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697361149930 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 34 1 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 34 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1697361149931 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1697361149931 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1697361149931 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1697361149932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1697361149932 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1697361149932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697361149952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697361150266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697361150327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697361150332 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697361150915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697361150915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697361151017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1697361151385 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697361151385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697361151851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1697361151852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697361151852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1697361151862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697361151888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697361152058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697361152080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697361152135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697361152363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/output_files/i2s.fit.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/output_files/i2s.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697361152811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5527 " "Peak virtual memory: 5527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361152957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:32 2023 " "Processing ended: Sun Oct 15 17:12:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361152957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361152957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361152957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697361152957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697361153980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361153981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:33 2023 " "Processing started: Sun Oct 15 17:12:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361153981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697361153981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697361153981 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1697361154477 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697361154508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361154660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:34 2023 " "Processing ended: Sun Oct 15 17:12:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361154660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361154660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361154660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697361154660 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697361155247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697361155785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361155786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:35 2023 " "Processing started: Sun Oct 15 17:12:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361155786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697361155786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2s -c i2s " "Command: quartus_sta i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697361155786 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1697361155836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697361155916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1697361155916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1697361155955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1697361155955 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1697361156029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s.sdc " "Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1697361156057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1697361156057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LOAD LOAD " "create_clock -period 1.000 -name LOAD LOAD" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156058 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1697361156139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156140 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1697361156141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1697361156146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1697361156157 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1697361156157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.452 " "Worst-case setup slack is -3.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452            -104.148 clk  " "   -3.452            -104.148 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.227 " "Worst-case recovery slack is -1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227             -34.263 clk  " "   -1.227             -34.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 clk  " "    0.911               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk  " "   -3.000             -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LOAD  " "   -3.000              -3.000 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1697361156202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1697361156215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1697361156462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1697361156485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1697361156485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.077 " "Worst-case setup slack is -3.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077             -93.012 clk  " "   -3.077             -93.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk  " "    0.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.114 " "Worst-case recovery slack is -1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114             -31.163 clk  " "   -1.114             -31.163 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.851 " "Worst-case removal slack is 0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 clk  " "    0.851               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk  " "   -3.000             -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LOAD  " "   -3.000              -3.000 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1697361156540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1697361156591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1697361156591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.053 " "Worst-case setup slack is -2.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053             -62.173 clk  " "   -2.053             -62.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.768 " "Worst-case recovery slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768             -21.440 clk  " "   -0.768             -21.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clk  " "    0.470               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.834 clk  " "   -3.000             -37.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LOAD  " "   -3.000              -3.000 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697361156608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697361156608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1697361156743 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1697361156743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361156791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:36 2023 " "Processing ended: Sun Oct 15 17:12:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361156791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361156791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361156791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697361156791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697361157851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361157852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:37 2023 " "Processing started: Sun Oct 15 17:12:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361157852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697361157852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2s -c i2s " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697361157852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s.vo F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/simulation/qsim// simulation " "Generated file i2s.vo in folder \"F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697361158059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361158081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:38 2023 " "Processing ended: Sun Oct 15 17:12:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361158081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361158081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361158081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697361158081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697361158655 ""}
