<stg><name>attention</name>


<trans_list>

<trans id="518" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="33" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="52" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="53" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="60" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="61" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="62" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="62" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="65" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="65" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="67" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="68" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="69" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="70" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="71" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="75" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:0  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v258) nounwind, !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader43.preheader.0:1  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v259) nounwind, !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:2  call void (...)* @_ssdm_op_SpecBitsMap(float %v260) nounwind, !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader43.preheader.0:3  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v261) nounwind, !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:4  call void (...)* @_ssdm_op_SpecBitsMap(float %v262) nounwind, !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader43.preheader.0:5  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v263) nounwind, !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:6  call void (...)* @_ssdm_op_SpecBitsMap(float %v264) nounwind, !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader43.preheader.0:7  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v265) nounwind, !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:8  call void (...)* @_ssdm_op_SpecBitsMap(float %v266) nounwind, !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:9  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v267) nounwind, !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:10  call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v268) nounwind, !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:11  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v269) nounwind, !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:12  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v270) nounwind, !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:13  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v271) nounwind, !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:14  call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v272) nounwind, !map !185

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v273) nounwind, !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:16  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v274) nounwind, !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader43.preheader.0:17  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:18  %v266_read = call float @_ssdm_op_Read.ap_auto.float(float %v266) nounwind

]]></Node>
<StgValue><ssdm name="v266_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:19  %v264_read = call float @_ssdm_op_Read.ap_auto.float(float %v264) nounwind

]]></Node>
<StgValue><ssdm name="v264_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:20  %v262_read = call float @_ssdm_op_Read.ap_auto.float(float %v262) nounwind

]]></Node>
<StgValue><ssdm name="v262_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43.preheader.0:21  %v260_read = call float @_ssdm_op_Read.ap_auto.float(float %v260) nounwind

]]></Node>
<StgValue><ssdm name="v260_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:22  %rms_hidden_states_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:23  %q_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:24  %k_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:25  %v_proj_re = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:26  %q_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="q_embed_0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:27  %k_embed_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="k_embed_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:28  %updated_k_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_k_cache"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:29  %updated_v_cache = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="updated_v_cache"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:30  %attn_weights_0 = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:31  %softmax_attn_weights = alloca [96 x float], align 4

]]></Node>
<StgValue><ssdm name="softmax_attn_weights"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:32  %attn_output_0 = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:33  %attn_output_2D = alloca [1536 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
.preheader43.preheader.0:34  %rms_attn_output_0 = alloca [1536 x float], align 16

]]></Node>
<StgValue><ssdm name="rms_attn_output_0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader.0:35  br label %.preheader43.0

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader43.0:0  %v278_0_0 = phi i11 [ %add_ln465, %0 ], [ 0, %.preheader43.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v278_0_0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader43.0:1  %icmp_ln465 = icmp eq i11 %v278_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln465"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader43.0:3  %add_ln465 = add i11 %v278_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43.0:4  br i1 %icmp_ln465, label %.preheader41.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln466 = zext i11 %v278_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln466"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_hidden_states_0_1 = getelementptr [1536 x float]* %rms_hidden_states_0, i64 0, i64 %zext_ln466

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_hidden_states_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader43.0

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader41.preheader:0  call fastcc void @rms_norm([1536 x float]* %v258, [1536 x float]* %v269, [1536 x float]* %rms_hidden_states_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader41.preheader:0  call fastcc void @rms_norm([1536 x float]* %v258, [1536 x float]* %v269, [1536 x float]* %rms_hidden_states_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader41.preheader:1  %scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta) nounwind

]]></Node>
<StgValue><ssdm name="scales_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader41.preheader:1  %scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta) nounwind

]]></Node>
<StgValue><ssdm name="scales_0"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:2  br label %.preheader40.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader40.0:0  %v287_0_0 = phi i11 [ %add_ln484, %1 ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="v287_0_0"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader40.0:1  %icmp_ln484 = icmp eq i11 %v287_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader40.0:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader40.0:3  %add_ln484 = add i11 %v287_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader40.0:4  br i1 %icmp_ln484, label %.preheader38.0.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln485 = zext i11 %v287_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln485"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_proj_re_addr = getelementptr [1536 x float]* %q_proj_re, i64 0, i64 %zext_ln485

]]></Node>
<StgValue><ssdm name="q_proj_re_addr"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %q_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader40.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.0.preheader:0  br label %.preheader38.0

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader38.0:0  %v290_0_0 = phi i11 [ %add_ln490, %2 ], [ 0, %.preheader38.0.preheader ]

]]></Node>
<StgValue><ssdm name="v290_0_0"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.0:1  %icmp_ln490 = icmp eq i11 %v290_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38.0:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader38.0:3  %add_ln490 = add i11 %v290_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln490"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38.0:4  br i1 %icmp_ln490, label %.preheader36.0.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln491 = zext i11 %v290_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_proj_re_addr = getelementptr [1536 x float]* %k_proj_re, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="k_proj_re_addr"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %k_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader38.0

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.0.preheader:0  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader36.0:0  %v293_0_0 = phi i11 [ %add_ln496, %3 ], [ 0, %.preheader36.0.preheader ]

]]></Node>
<StgValue><ssdm name="v293_0_0"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader36.0:1  %icmp_ln496 = icmp eq i11 %v293_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader36.0:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader36.0:3  %add_ln496 = add i11 %v293_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln496"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36.0:4  br i1 %icmp_ln496, label %.preheader33.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln497 = zext i11 %v293_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_proj_re_addr = getelementptr [1536 x float]* %v_proj_re, i64 0, i64 %zext_ln497

]]></Node>
<StgValue><ssdm name="v_proj_re_addr"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v_proj_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader33.preheader:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v259, float %v260_read, [1536 x float]* %q_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln500"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader33.preheader:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v259, float %v260_read, [1536 x float]* %q_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln500"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader33.preheader:1  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v261, float %v262_read, [1536 x float]* %k_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln501"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader33.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader33.preheader:1  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v261, float %v262_read, [1536 x float]* %k_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln501"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader33.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader33.preheader:2  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v263, float %v264_read, [1536 x float]* %v_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader33.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="164" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader33.preheader:2  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, float %scales_0, [589824 x i8]* %v263, float %v264_read, [1536 x float]* %v_proj_re) nounwind

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader33.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader33.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln529"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader33.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln529"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.preheader:6  br label %.preheader27.1

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader27.1:0  %v307_0 = phi i5 [ 0, %.preheader33.preheader ], [ %v307, %.preheader27.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v307_0"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27.1:1  %icmp_ln531 = icmp eq i5 %v307_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27.1:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27.1:3  %v307 = add i5 %v307_0, 1

]]></Node>
<StgValue><ssdm name="v307"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27.1:4  br i1 %icmp_ln531, label %.preheader25.preheader, label %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader27.preheader:0  %tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v307_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader27.preheader:1  %tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v307_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="10">
<![CDATA[
.preheader27.preheader:2  %zext_ln534 = zext i10 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader27.preheader:3  %sub_ln534 = sub i12 %tmp_24, %zext_ln534

]]></Node>
<StgValue><ssdm name="sub_ln534"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:4  br label %.preheader26.0

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:0  br label %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader26.0:0  %v309_0_0 = phi i7 [ %add_ln533, %4 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="v309_0_0"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader26.0:1  %icmp_ln533 = icmp eq i7 %v309_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln533"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26.0:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader26.0:3  %add_ln533 = add i7 %v309_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26.0:4  br i1 %icmp_ln533, label %.preheader27.1.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln534_1 = zext i7 %v309_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln534 = add i12 %sub_ln534, %zext_ln534_1

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln534 = sext i12 %add_ln534 to i64

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_embed_0_addr = getelementptr [1536 x float]* %q_embed_0, i64 0, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="q_embed_0_addr"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %q_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader26.0

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.1.loopexit:0  br label %.preheader27.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader25:0  %v311_0 = phi i5 [ %v311, %.preheader25.loopexit ], [ 0, %.preheader25.preheader ]

]]></Node>
<StgValue><ssdm name="v311_0"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:1  %icmp_ln539 = icmp eq i5 %v311_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:3  %v311 = add i5 %v311_0, 1

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:4  br i1 %icmp_ln539, label %6, label %.preheader24.preheader

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader24.preheader:0  %tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v311_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader24.preheader:1  %tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v311_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="10">
<![CDATA[
.preheader24.preheader:2  %zext_ln542 = zext i10 %tmp_27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader24.preheader:3  %sub_ln542 = sub i12 %tmp_26, %zext_ln542

]]></Node>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.preheader:4  br label %.preheader23.0

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v267, [960 x float]* %v268, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader23.0:0  %v313_0_0 = phi i7 [ %add_ln541, %5 ], [ 0, %.preheader24.preheader ]

]]></Node>
<StgValue><ssdm name="v313_0_0"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader23.0:1  %icmp_ln541 = icmp eq i7 %v313_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23.0:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader23.0:3  %add_ln541 = add i7 %v313_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln541"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23.0:4  br i1 %icmp_ln541, label %.preheader25.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln542_1 = zext i7 %v313_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln542_1"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln542 = add i12 %sub_ln542, %zext_ln542_1

]]></Node>
<StgValue><ssdm name="add_ln542"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln542 = sext i12 %add_ln542 to i64

]]></Node>
<StgValue><ssdm name="sext_ln542"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_embed_0_addr = getelementptr [1536 x float]* %k_embed_0, i64 0, i64 %sext_ln542

]]></Node>
<StgValue><ssdm name="k_embed_0_addr"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %k_embed_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader23.0

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.loopexit:0  br label %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="215" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @apply_rotary_pos_emb([960 x float]* %v267, [960 x float]* %v268, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %v315_0 = phi i5 [ 0, %6 ], [ %v315, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v315_0"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln548 = icmp eq i5 %v315_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln548"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %v315 = add i5 %v315_0, 1

]]></Node>
<StgValue><ssdm name="v315"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln548, label %.preheader20.preheader, label %.preheader22.preheader

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader22.preheader:0  %tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v315_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
.preheader22.preheader:1  %zext_ln551 = zext i8 %tmp_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln551"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader22.preheader:2  %tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v315_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="6">
<![CDATA[
.preheader22.preheader:3  %zext_ln551_1 = zext i6 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln551_1"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader22.preheader:4  %sub_ln551 = sub i9 %zext_ln551, %zext_ln551_1

]]></Node>
<StgValue><ssdm name="sub_ln551"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="9">
<![CDATA[
.preheader22.preheader:5  %sext_ln551 = sext i9 %sub_ln551 to i10

]]></Node>
<StgValue><ssdm name="sext_ln551"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:6  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln549"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:0  br label %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader22:0  %v316_0 = phi i3 [ 0, %.preheader22.preheader ], [ %v316, %.preheader22.loopexit ]

]]></Node>
<StgValue><ssdm name="v316_0"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:1  %icmp_ln549 = icmp eq i3 %v316_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln549"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:3  %v316 = add i3 %v316_0, 1

]]></Node>
<StgValue><ssdm name="v316"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln549, label %.loopexit.loopexit, label %.preheader21.preheader

]]></Node>
<StgValue><ssdm name="br_ln549"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="3">
<![CDATA[
.preheader21.preheader:0  %zext_ln551_2 = zext i3 %v316_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln551_2"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader21.preheader:1  %add_ln551 = add i10 %zext_ln551_2, %sext_ln551

]]></Node>
<StgValue><ssdm name="add_ln551"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="10">
<![CDATA[
.preheader21.preheader:2  %trunc_ln551 = trunc i10 %add_ln551 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln551"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader21.preheader:3  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln551, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader21.preheader:4  %p_shl7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln551, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader21.preheader:5  %sub_ln551_1 = sub i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln551_1"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:6  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader21:0  %v317_0 = phi i7 [ %v317, %7 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="v317_0"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21:1  %icmp_ln550 = icmp eq i7 %v317_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21:3  %v317 = add i7 %v317_0, 1

]]></Node>
<StgValue><ssdm name="v317"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln550, label %.preheader22.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln551_3 = zext i7 %v317_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln551_3"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln551_1 = add i15 %sub_ln551_1, %zext_ln551_3

]]></Node>
<StgValue><ssdm name="add_ln551_1"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln551_4 = zext i15 %add_ln551_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln551_4"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_k_cache_addr = getelementptr [9216 x float]* %updated_k_cache, i64 0, i64 %zext_ln551_4

]]></Node>
<StgValue><ssdm name="updated_k_cache_addr"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_k_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.loopexit:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader20:0  %v319_0 = phi i5 [ %v319, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]

]]></Node>
<StgValue><ssdm name="v319_0"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader20:1  %icmp_ln556 = icmp eq i5 %v319_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln556"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader20:3  %v319 = add i5 %v319_0, 1

]]></Node>
<StgValue><ssdm name="v319"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %icmp_ln556, label %9, label %.preheader19.preheader

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader19.preheader:0  %tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v319_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8">
<![CDATA[
.preheader19.preheader:1  %zext_ln559 = zext i8 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln559"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader19.preheader:2  %tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v319_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="6">
<![CDATA[
.preheader19.preheader:3  %zext_ln559_1 = zext i6 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln559_1"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader19.preheader:4  %sub_ln559 = sub i9 %zext_ln559, %zext_ln559_1

]]></Node>
<StgValue><ssdm name="sub_ln559"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="9">
<![CDATA[
.preheader19.preheader:5  %sext_ln559 = sext i9 %sub_ln559 to i10

]]></Node>
<StgValue><ssdm name="sext_ln559"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:6  br label %.preheader19

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v271, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache) nounwind

]]></Node>
<StgValue><ssdm name="call_ln563"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader19:0  %v320_0 = phi i3 [ 0, %.preheader19.preheader ], [ %v320, %.preheader19.loopexit ]

]]></Node>
<StgValue><ssdm name="v320_0"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:1  %icmp_ln557 = icmp eq i3 %v320_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln557"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:3  %v320 = add i3 %v320_0, 1

]]></Node>
<StgValue><ssdm name="v320"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %icmp_ln557, label %.preheader20.loopexit, label %.preheader18.preheader

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="3">
<![CDATA[
.preheader18.preheader:0  %zext_ln559_2 = zext i3 %v320_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln559_2"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18.preheader:1  %add_ln559 = add i10 %zext_ln559_2, %sext_ln559

]]></Node>
<StgValue><ssdm name="add_ln559"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="10">
<![CDATA[
.preheader18.preheader:2  %trunc_ln559 = trunc i10 %add_ln559 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln559"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader18.preheader:3  %p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln559, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader18.preheader:4  %p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln559, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader18.preheader:5  %sub_ln559_1 = sub i15 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln559_1"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:6  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.loopexit:0  br label %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader18:0  %v321_0 = phi i7 [ %v321, %8 ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="v321_0"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:1  %icmp_ln558 = icmp eq i7 %v321_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln558"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:3  %v321 = add i7 %v321_0, 1

]]></Node>
<StgValue><ssdm name="v321"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %icmp_ln558, label %.preheader19.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln559_3 = zext i7 %v321_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln559_3"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln559_1 = add i15 %sub_ln559_1, %zext_ln559_3

]]></Node>
<StgValue><ssdm name="add_ln559_1"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln559_4 = zext i15 %add_ln559_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln559_4"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_v_cache_addr = getelementptr [9216 x float]* %updated_v_cache, i64 0, i64 %zext_ln559_4

]]></Node>
<StgValue><ssdm name="updated_v_cache_addr"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %updated_v_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.loopexit:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="293" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:0  call fastcc void @cache_update([7680 x float]* %v271, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache) nounwind

]]></Node>
<StgValue><ssdm name="call_ln563"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="294" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v272, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache) nounwind

]]></Node>
<StgValue><ssdm name="call_ln564"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed) nounwind

]]></Node>
<StgValue><ssdm name="call_ln573"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="296" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call fastcc void @cache_update([7680 x float]* %v272, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache) nounwind

]]></Node>
<StgValue><ssdm name="call_ln564"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed) nounwind

]]></Node>
<StgValue><ssdm name="call_ln573"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader15.1

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader15.1:0  %v327_0 = phi i5 [ 0, %9 ], [ %v327, %.preheader15.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v327_0"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15.1:1  %icmp_ln575 = icmp eq i5 %v327_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln575"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15.1:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15.1:3  %v327 = add i5 %v327_0, 1

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.1:4  br i1 %icmp_ln575, label %11, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader15.preheader:0  %tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v327_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader15.preheader:1  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v327_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="6">
<![CDATA[
.preheader15.preheader:2  %zext_ln578 = zext i6 %tmp_33 to i8

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader:3  %sub_ln578 = sub i8 %tmp_32, %zext_ln578

]]></Node>
<StgValue><ssdm name="sub_ln578"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:4  br label %.preheader14.0

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln582"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14.0:0  %v329_0_0 = phi i3 [ %add_ln577, %10 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="v329_0_0"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.0:1  %icmp_ln577 = icmp eq i3 %v329_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14.0:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.0:3  %add_ln577 = add i3 %v329_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln577"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.0:4  br i1 %icmp_ln577, label %.preheader15.1.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln578_1 = zext i3 %v329_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln578_1"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln578 = add i8 %sub_ln578, %zext_ln578_1

]]></Node>
<StgValue><ssdm name="add_ln578"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln578 = sext i8 %add_ln578 to i64

]]></Node>
<StgValue><ssdm name="sext_ln578"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_weights_0_addr = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln578

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln578"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader14.0

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.1.loopexit:0  br label %.preheader15.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="322" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln582"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i10_0 = phi i5 [ 0, %11 ], [ %i10, %l_S_j_0_j9_end ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln585 = icmp eq i5 %i10_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i10 = add i5 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln585, label %.preheader12.preheader.0.preheader, label %l_S_j_0_j9_begin

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln585"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_0_j9_begin:1  %tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i10_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_0_j9_begin:2  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i10_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_0_j9_begin:3  %zext_ln588 = zext i6 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln588"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_0_j9_begin:4  %sub_ln588 = sub i8 %tmp_34, %zext_ln588

]]></Node>
<StgValue><ssdm name="sub_ln588"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str45) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_begin:6  br label %13

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.0.preheader:0  br label %.preheader12.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k9_0_0 = phi i3 [ 0, %l_S_j_0_j9_begin ], [ %add_ln587, %14 ]

]]></Node>
<StgValue><ssdm name="k9_0_0"/></StgValue>
</operation>

<operation id="338" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln587 = icmp eq i3 %k9_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln587"/></StgValue>
</operation>

<operation id="339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="340" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln587 = add i3 %k9_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln587, label %l_S_j_0_j9_end, label %14

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln588_1 = zext i3 %k9_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln588_1"/></StgValue>
</operation>

<operation id="343" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln588 = add i8 %sub_ln588, %zext_ln588_1

]]></Node>
<StgValue><ssdm name="add_ln588"/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="8">
<![CDATA[
:3  %sext_ln588 = sext i8 %add_ln588 to i64

]]></Node>
<StgValue><ssdm name="sext_ln588"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_weights_0_addr_2 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln588

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j9_end:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str45, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_end:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="349" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="7">
<![CDATA[
:5  %attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="350" st_id="36" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="351" st_id="37" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="352" st_id="38" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="353" st_id="39" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="354" st_id="40" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="355" st_id="41" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="356" st_id="42" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="357" st_id="43" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="358" st_id="44" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="359" st_id="45" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="360" st_id="46" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="361" st_id="47" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="362" st_id="48" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="363" st_id="49" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="364" st_id="50" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="365" st_id="51" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="366" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln587"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:7  store float %v, float* %attn_weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln591"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="369" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader12.preheader.0:0  %h6_0 = phi i5 [ %h6, %15 ], [ 0, %.preheader12.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="h6_0"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12.preheader.0:1  %icmp_ln602 = icmp eq i5 %h6_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln602"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader.0:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12.preheader.0:3  %h6 = add i5 %h6_0, 1

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="373" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader.0:4  br i1 %icmp_ln602, label %.preheader11.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>

<operation id="374" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:1  %tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h6_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="375" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2  %tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h6_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="376" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="6">
<![CDATA[
:3  %zext_ln606 = zext i6 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln606"/></StgValue>
</operation>

<operation id="377" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %sub_ln606 = sub i8 %tmp_36, %zext_ln606

]]></Node>
<StgValue><ssdm name="sub_ln606"/></StgValue>
</operation>

<operation id="378" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="8">
<![CDATA[
:5  %sext_ln606 = sext i8 %sub_ln606 to i64

]]></Node>
<StgValue><ssdm name="sext_ln606"/></StgValue>
</operation>

<operation id="379" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %attn_weights_0_addr_1 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln606

]]></Node>
<StgValue><ssdm name="attn_weights_0_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>

<operation id="381" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln602" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="382" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
:7  %attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="383" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v7 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="384" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v7 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="385" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v7 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="386" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v7 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="387" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %v7 = fadd float %attn_weights_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="388" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln602"/></StgValue>
</operation>

<operation id="389" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:9  store float %v7, float* %attn_weights_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="390" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader12.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="391" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader11:0  %v347_0 = phi i5 [ %v347, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="v347_0"/></StgValue>
</operation>

<operation id="392" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1  %icmp_ln613 = icmp eq i5 %v347_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln613"/></StgValue>
</operation>

<operation id="393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="394" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:3  %v347 = add i5 %v347_0, 1

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="395" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln613, label %17, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="396" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader10.preheader:0  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v347_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader10.preheader:1  %tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v347_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="6">
<![CDATA[
.preheader10.preheader:2  %zext_ln616 = zext i6 %tmp_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10.preheader:3  %sub_ln616 = sub i8 %tmp_38, %zext_ln616

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:4  br label %.preheader9.0

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights) nounwind

]]></Node>
<StgValue><ssdm name="call_ln620"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9.0:0  %v349_0_0 = phi i3 [ %add_ln615, %16 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="v349_0_0"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9.0:1  %icmp_ln615 = icmp eq i3 %v349_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln615"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9.0:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="405" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9.0:3  %add_ln615 = add i3 %v349_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln615"/></StgValue>
</operation>

<operation id="406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:4  br i1 %icmp_ln615, label %.preheader11.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="407" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln616_1 = zext i3 %v349_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln616_1"/></StgValue>
</operation>

<operation id="408" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln616 = add i8 %sub_ln616, %zext_ln616_1

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="409" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln616 = sext i8 %add_ln616 to i64

]]></Node>
<StgValue><ssdm name="sext_ln616"/></StgValue>
</operation>

<operation id="410" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %softmax_attn_weights_1 = getelementptr [96 x float]* %softmax_attn_weights, i64 0, i64 %sext_ln616

]]></Node>
<StgValue><ssdm name="softmax_attn_weights_1"/></StgValue>
</operation>

<operation id="411" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %softmax_attn_weights_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="412" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.0

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="413" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.loopexit:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="414" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="56" op_5_bw="52" op_6_bw="49" op_7_bw="44" op_8_bw="27" op_9_bw="8" op_10_bw="0">
<![CDATA[
:0  call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights) nounwind

]]></Node>
<StgValue><ssdm name="call_ln620"/></StgValue>
</operation>

<operation id="415" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader8.1

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="416" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader8.1:0  %v351_0 = phi i5 [ 0, %17 ], [ %v351, %.preheader8.1.loopexit ]

]]></Node>
<StgValue><ssdm name="v351_0"/></StgValue>
</operation>

<operation id="417" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.1:1  %icmp_ln622 = icmp eq i5 %v351_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln622"/></StgValue>
</operation>

<operation id="418" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.1:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="419" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.1:3  %v351 = add i5 %v351_0, 1

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>

<operation id="420" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.1:4  br i1 %icmp_ln622, label %.preheader6.preheader.0, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="421" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader8.preheader:0  %tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v351_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="422" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v351_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="423" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="10">
<![CDATA[
.preheader8.preheader:2  %zext_ln625 = zext i10 %tmp_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln625"/></StgValue>
</operation>

<operation id="424" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:3  %sub_ln625 = sub i12 %tmp_40, %zext_ln625

]]></Node>
<StgValue><ssdm name="sub_ln625"/></StgValue>
</operation>

<operation id="425" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:4  br label %.preheader7.0

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="426" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader6.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="427" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7.0:0  %v353_0_0 = phi i7 [ %add_ln624, %18 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="v353_0_0"/></StgValue>
</operation>

<operation id="428" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.0:1  %icmp_ln624 = icmp eq i7 %v353_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="429" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.0:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="430" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.0:3  %add_ln624 = add i7 %v353_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln624"/></StgValue>
</operation>

<operation id="431" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.0:4  br i1 %icmp_ln624, label %.preheader8.1.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="432" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln625_1 = zext i7 %v353_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln625_1"/></StgValue>
</operation>

<operation id="433" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln625 = add i12 %sub_ln625, %zext_ln625_1

]]></Node>
<StgValue><ssdm name="add_ln625"/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln625 = sext i12 %add_ln625 to i64

]]></Node>
<StgValue><ssdm name="sext_ln625"/></StgValue>
</operation>

<operation id="435" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln625

]]></Node>
<StgValue><ssdm name="attn_output_0_addr"/></StgValue>
</operation>

<operation id="436" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %attn_output_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="437" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader7.0

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="438" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.1.loopexit:0  br label %.preheader8.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="439" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader6.preheader.0:0  call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>

<operation id="440" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.0:1  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="441" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader6.0:0  %v356_0_0 = phi i11 [ %add_ln632, %19 ], [ 0, %.preheader6.preheader.0 ]

]]></Node>
<StgValue><ssdm name="v356_0_0"/></StgValue>
</operation>

<operation id="442" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.0:1  %icmp_ln632 = icmp eq i11 %v356_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln632"/></StgValue>
</operation>

<operation id="443" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="444" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.0:3  %add_ln632 = add i11 %v356_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln632"/></StgValue>
</operation>

<operation id="445" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:4  br i1 %icmp_ln632, label %l_S_s_6_s4_begin, label %19

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>

<operation id="446" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln633 = zext i11 %v356_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln633"/></StgValue>
</operation>

<operation id="447" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %attn_output_2D_addr = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln633

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr"/></StgValue>
</operation>

<operation id="448" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %attn_output_2D_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="449" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>

<operation id="450" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_s_6_s4_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_begin:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="452" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h7_0_0 = phi i5 [ 0, %l_S_s_6_s4_begin ], [ %add_ln637, %l_S_h_6_h7_end ]

]]></Node>
<StgValue><ssdm name="h7_0_0"/></StgValue>
</operation>

<operation id="453" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln637 = icmp eq i5 %h7_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln637"/></StgValue>
</operation>

<operation id="454" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="455" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln637 = add i5 %h7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln637"/></StgValue>
</operation>

<operation id="456" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln637, label %l_S_s_6_s4_end, label %l_S_h_6_h7_begin

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="457" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln637"/></StgValue>
</operation>

<operation id="458" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="459" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:2  %tmp_42 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="460" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:3  %tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="461" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="10">
<![CDATA[
l_S_h_6_h7_begin:4  %zext_ln639 = zext i10 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="462" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:5  %sub_ln639 = sub i12 %tmp_42, %zext_ln639

]]></Node>
<StgValue><ssdm name="sub_ln639"/></StgValue>
</operation>

<operation id="463" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="5">
<![CDATA[
l_S_h_6_h7_begin:6  %trunc_ln640 = trunc i5 %h7_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln640"/></StgValue>
</operation>

<operation id="464" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:7  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln640, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="465" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="11">
<![CDATA[
l_S_h_6_h7_begin:8  %zext_ln640_1 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln640_1"/></StgValue>
</operation>

<operation id="466" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:9  %shl_ln640_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln640, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln640_1"/></StgValue>
</operation>

<operation id="467" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="9">
<![CDATA[
l_S_h_6_h7_begin:10  %zext_ln640_2 = zext i9 %shl_ln640_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln640_2"/></StgValue>
</operation>

<operation id="468" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:11  %sub_ln640 = sub i12 %zext_ln640_1, %zext_ln640_2

]]></Node>
<StgValue><ssdm name="sub_ln640"/></StgValue>
</operation>

<operation id="469" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_begin:12  br label %21

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="470" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_s_6_s4_end:0  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str50, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="471" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_end:1  br label %.preheader3.0

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="472" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %d4_0_0 = phi i7 [ 0, %l_S_h_6_h7_begin ], [ %add_ln638, %22 ]

]]></Node>
<StgValue><ssdm name="d4_0_0"/></StgValue>
</operation>

<operation id="473" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln638 = zext i7 %d4_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln638"/></StgValue>
</operation>

<operation id="474" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln638 = icmp eq i7 %d4_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="475" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="476" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln638 = add i7 %d4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln638"/></StgValue>
</operation>

<operation id="477" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln638, label %l_S_h_6_h7_end, label %22

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="478" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln639 = add i12 %sub_ln639, %zext_ln638

]]></Node>
<StgValue><ssdm name="add_ln639"/></StgValue>
</operation>

<operation id="479" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln639 = sext i12 %add_ln639 to i64

]]></Node>
<StgValue><ssdm name="sext_ln639"/></StgValue>
</operation>

<operation id="480" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_addr_1 = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln639

]]></Node>
<StgValue><ssdm name="attn_output_0_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="482" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln640 = add i12 %zext_ln638, %sub_ln640

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>

<operation id="483" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_6_h7_end:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str51, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="484" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_end:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="485" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln638"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_load = load float* %attn_output_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="487" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="12">
<![CDATA[
:6  %sext_ln640 = sext i12 %add_ln640 to i32

]]></Node>
<StgValue><ssdm name="sext_ln640"/></StgValue>
</operation>

<operation id="488" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln640 = zext i32 %sext_ln640 to i64

]]></Node>
<StgValue><ssdm name="zext_ln640"/></StgValue>
</operation>

<operation id="489" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_addr_1 = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln640

]]></Node>
<StgValue><ssdm name="attn_output_2D_addr_1"/></StgValue>
</operation>

<operation id="490" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %attn_output_0_load, float* %attn_output_2D_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln640"/></StgValue>
</operation>

<operation id="491" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="492" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader3.0:0  %v363_0_0 = phi i11 [ %add_ln646, %23 ], [ 0, %l_S_s_6_s4_end ]

]]></Node>
<StgValue><ssdm name="v363_0_0"/></StgValue>
</operation>

<operation id="493" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0:1  %icmp_ln646 = icmp eq i11 %v363_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln646"/></StgValue>
</operation>

<operation id="494" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.0:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="495" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0:3  %add_ln646 = add i11 %v363_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln646"/></StgValue>
</operation>

<operation id="496" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0:4  br i1 %icmp_ln646, label %.preheader1.preheader, label %23

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="497" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln647 = zext i11 %v363_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="498" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_attn_output_0_a = getelementptr [1536 x float]* %rms_attn_output_0, i64 0, i64 %zext_ln647

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_a"/></StgValue>
</operation>

<operation id="499" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %rms_attn_output_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="500" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader3.0

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="501" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader1.preheader:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v270, [1536 x float]* %rms_attn_output_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="502" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="56" op_6_bw="52" op_7_bw="49" op_8_bw="44" op_9_bw="27" op_10_bw="8">
<![CDATA[
.preheader1.preheader:0  call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v270, [1536 x float]* %rms_attn_output_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="503" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader1.preheader:1  %final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp) nounwind

]]></Node>
<StgValue><ssdm name="final_scales_0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="504" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader1.preheader:1  %final_scales_0 = call fastcc float @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp) nounwind

]]></Node>
<StgValue><ssdm name="final_scales_0"/></StgValue>
</operation>

<operation id="505" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="506" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.0:0  %v371_0_0 = phi i11 [ %add_ln664, %24 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="v371_0_0"/></StgValue>
</operation>

<operation id="507" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:1  %icmp_ln664 = icmp eq i11 %v371_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln664"/></StgValue>
</operation>

<operation id="508" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="509" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:3  %add_ln664 = add i11 %v371_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln664"/></StgValue>
</operation>

<operation id="510" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln664, label %25, label %24

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="511" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln665 = zext i11 %v371_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln665"/></StgValue>
</operation>

<operation id="512" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v274_addr = getelementptr [1536 x float]* %v274, i64 0, i64 %zext_ln665

]]></Node>
<StgValue><ssdm name="v274_addr"/></StgValue>
</operation>

<operation id="513" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store float 0.000000e+00, float* %v274_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="514" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="515" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_final_outp, float %final_scales_0, [589824 x i8]* %v265, float %v266_read, [1536 x float]* %v274) nounwind

]]></Node>
<StgValue><ssdm name="call_ln668"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="516" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_final_outp, float %final_scales_0, [589824 x i8]* %v265, float %v266_read, [1536 x float]* %v274) nounwind

]]></Node>
<StgValue><ssdm name="call_ln668"/></StgValue>
</operation>

<operation id="517" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln669"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
