// Seed: 1365645410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  timeunit 1ps;
  wire id_8;
  always id_1 = 1;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0
    , id_9,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6#(
        .id_10(1'b0),
        .id_11(1)
    ),
    output wire id_7
);
  wire id_12;
  module_0(
      id_9, id_12, id_9, id_9, id_12, id_12
  );
endmodule
