<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clock_sdram
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sdram_avalon_bridge
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sdram_controller
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10CL016YU256C8G" />
 <parameter name="deviceFamily" value="Cyclone 10 LP" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clock_sdram.clk_in" type="clock" dir="end" />
 <interface
   name="io_avl_sdram"
   internal="sdram_avalon_bridge.s0"
   type="avalon"
   dir="end" />
 <interface
   name="io_sdram"
   internal="sdram_controller.wire"
   type="conduit"
   dir="end" />
 <interface
   name="reset"
   internal="clock_sdram.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="clock_sdram" kind="clock_source" version="20.1" enabled="1">
  <parameter name="clockFrequency" value="48000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="sdram_avalon_bridge"
   kind="altera_avalon_mm_bridge"
   version="20.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="23" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="20.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="48000000" />
  <parameter name="columnWidth" value="8" />
  <parameter name="componentName">$${FILENAME}_sdram_controller</parameter>
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="12" />
 </module>
 <connection
   kind="avalon"
   version="20.1"
   start="sdram_avalon_bridge.m0"
   end="sdram_controller.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="20.1"
   start="clock_sdram.clk"
   end="sdram_controller.clk" />
 <connection
   kind="clock"
   version="20.1"
   start="clock_sdram.clk"
   end="sdram_avalon_bridge.clk" />
 <connection
   kind="reset"
   version="20.1"
   start="clock_sdram.clk_reset"
   end="sdram_controller.reset" />
 <connection
   kind="reset"
   version="20.1"
   start="clock_sdram.clk_reset"
   end="sdram_avalon_bridge.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
