<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\impl\gwsynthesis\tangnano20k_hdmi_labo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\tangnano20k_hdmi_labo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 30 07:11:48 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4110</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2071</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>66</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>156</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">55.307(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-175.492</td>
<td>156</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.306</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>9.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.306</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>9.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.259</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.241</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.182</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.039</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.032</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.031</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.969</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.953</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.909</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.902</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.840</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.838</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.540</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.503</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.205</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.474</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.403</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_rd_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>8.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.196</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_rd_s1/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.003</td>
<td>7.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.763</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/incdecz_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.196</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.738</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/f_2_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.724</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.724</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_d1_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.685</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.655</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixh_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.655</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_d1_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.088</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.213</td>
<td>u_video/ff_wr_palette_b_6_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[6]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>2</td>
<td>0.213</td>
<td>u_video/ff_wr_palette_b_7_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[7]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>3</td>
<td>0.215</td>
<td>u_video/ff_vram_rdata_7_s1/Q</td>
<td>u_video/u_line_buffer_even/ff_ram_ff_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>4</td>
<td>0.227</td>
<td>u_video/ff_vram_rdata_7_s1/Q</td>
<td>u_video/u_line_buffer_odd/ff_ram_ff_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>5</td>
<td>0.324</td>
<td>u_video/ff_wr_palette_b_0_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>6</td>
<td>0.324</td>
<td>u_video/ff_wr_palette_b_1_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[1]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>7</td>
<td>0.324</td>
<td>u_video/ff_wr_palette_b_5_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[5]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>u_video/ff_wr_palette_b_2_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[2]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>u_video/ff_wr_palette_b_3_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[3]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>u_video/ff_wr_palette_r_0_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[8]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>u_video/ff_wr_palette_g_1_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[17]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>u_video/ff_wr_palette_g_2_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[18]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>13</td>
<td>0.351</td>
<td>u_video/ff_wr_palette_r_4_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[12]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>14</td>
<td>0.351</td>
<td>u_video/ff_wr_palette_r_5_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[13]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>15</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_b_4_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[4]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>16</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_r_1_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[9]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>17</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_r_2_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[10]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>18</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_r_6_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[14]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>19</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_g_5_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[21]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>20</td>
<td>0.363</td>
<td>u_video/ff_wr_palette_g_6_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[22]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>21</td>
<td>0.375</td>
<td>u_video/ff_wr_palette_r_3_s0/Q</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[11]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3/Q</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.778</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-2.177</td>
<td>1.559</td>
</tr>
<tr>
<td>2</td>
<td>1.778</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-2.177</td>
<td>1.559</td>
</tr>
<tr>
<td>3</td>
<td>1.778</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-2.177</td>
<td>1.559</td>
</tr>
<tr>
<td>4</td>
<td>1.778</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-2.177</td>
<td>1.559</td>
</tr>
<tr>
<td>5</td>
<td>3.117</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-2.170</td>
<td>1.559</td>
</tr>
<tr>
<td>6</td>
<td>3.117</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-2.170</td>
<td>1.559</td>
</tr>
<tr>
<td>7</td>
<td>3.117</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-2.170</td>
<td>1.559</td>
</tr>
<tr>
<td>8</td>
<td>3.117</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-2.170</td>
<td>1.559</td>
</tr>
<tr>
<td>9</td>
<td>11.756</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>10</td>
<td>11.756</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>11.756</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>11.756</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>19</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>20</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>21</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>22</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>23</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>24</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>25</td>
<td>11.874</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.031</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.900</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.031</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.900</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.031</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.900</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.031</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.900</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.687</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-2.906</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.687</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-2.906</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.687</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-2.906</td>
<td>1.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.687</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-2.906</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>0.905</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>0.905</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>0.905</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>0.905</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>1.047</td>
<td>ff_reset_n_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset1_n_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_4_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_z80/ff_reset_n_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_z80/u_cz80/ff_a_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_z80/u_cz80/r_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_z80/u_cz80/u_regs/reg_b1_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_video/ff_palette_index_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_video/ff_palette_index_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>10.148</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>u_z80/d_Z_7_s/I2</td>
</tr>
<tr>
<td>10.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C34[1][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s/F</td>
</tr>
<tr>
<td>11.609</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_z80/ff_di_reg_7_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 28.374%; route: 6.220, 69.051%; tC2Q: 0.232, 2.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>10.148</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][B]</td>
<td>u_z80/d_Z_7_s/I2</td>
</tr>
<tr>
<td>10.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C34[1][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s/F</td>
</tr>
<tr>
<td>11.609</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>u_z80/ff_dinst_7_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 28.374%; route: 6.220, 69.051%; tC2Q: 0.232, 2.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>u_z80/d_Z_4_s/I2</td>
</tr>
<tr>
<td>10.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_4_s/F</td>
</tr>
<tr>
<td>11.562</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>u_z80/ff_dinst_4_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.638, 29.438%; route: 6.091, 67.973%; tC2Q: 0.232, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>u_z80/d_Z_5_s/I2</td>
</tr>
<tr>
<td>10.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C33[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>11.544</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_z80/ff_di_reg_5_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>u_z80/ff_di_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 30.214%; route: 6.009, 67.192%; tC2Q: 0.232, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>10.394</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>11.484</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>u_z80/ff_dinst_2_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>u_z80/ff_dinst_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 30.415%; route: 5.950, 66.974%; tC2Q: 0.232, 2.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.973</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>u_z80/d_Z_3_s/I2</td>
</tr>
<tr>
<td>10.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C33[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_3_s/F</td>
</tr>
<tr>
<td>11.342</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>u_z80/ff_dinst_3_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>u_z80/ff_dinst_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 30.910%; route: 5.807, 66.436%; tC2Q: 0.232, 2.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.713</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>11.335</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_z80/ff_dinst_6_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.740, 31.371%; route: 5.762, 65.972%; tC2Q: 0.232, 2.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.978</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>u_z80/d_Z_5_s/I2</td>
</tr>
<tr>
<td>10.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C33[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>11.334</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_z80/ff_dinst_5_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 30.939%; route: 5.799, 66.404%; tC2Q: 0.232, 2.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>u_z80/d_Z_4_s/I2</td>
</tr>
<tr>
<td>10.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_4_s/F</td>
</tr>
<tr>
<td>11.272</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td>u_z80/ff_di_reg_4_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[1][A]</td>
<td>u_z80/ff_di_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.638, 30.422%; route: 5.801, 66.903%; tC2Q: 0.232, 2.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.896</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td>u_z80/d_Z_0_s/I2</td>
</tr>
<tr>
<td>10.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C33[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_0_s/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_z80/ff_dinst_0_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_z80/ff_dinst_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 31.217%; route: 5.722, 66.103%; tC2Q: 0.232, 2.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.896</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][B]</td>
<td>u_z80/d_Z_0_s/I2</td>
</tr>
<tr>
<td>10.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C33[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_0_s/F</td>
</tr>
<tr>
<td>11.212</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/ff_di_reg_0_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/ff_di_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 31.378%; route: 5.677, 65.928%; tC2Q: 0.232, 2.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>10.394</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>u_z80/ff_di_reg_2_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 31.405%; route: 5.670, 65.899%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.973</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>u_z80/d_Z_3_s/I2</td>
</tr>
<tr>
<td>10.490</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R33C33[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_3_s/F</td>
</tr>
<tr>
<td>11.143</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>u_z80/ff_di_reg_3_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>u_z80/ff_di_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 31.631%; route: 5.608, 65.654%; tC2Q: 0.232, 2.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.713</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>10.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>11.141</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>u_z80/ff_dinst_1_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 31.640%; route: 5.606, 65.643%; tC2Q: 0.232, 2.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.713</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C33[2][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_z80/ff_di_reg_6_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.740, 33.393%; route: 5.233, 63.779%; tC2Q: 0.232, 2.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.713</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>10.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>10.777</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u_z80/ff_di_reg_1_s0/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.702, 33.048%; route: 5.242, 64.115%; tC2Q: 0.232, 2.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.305</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_z80/u_cz80/n154_s11/I3</td>
</tr>
<tr>
<td>5.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n154_s11/F</td>
</tr>
<tr>
<td>6.810</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_z80/ff_iorq_n_i_s6/I1</td>
</tr>
<tr>
<td>7.380</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s6/F</td>
</tr>
<tr>
<td>7.552</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>u_z80/ff_iorq_n_i_s4/I0</td>
</tr>
<tr>
<td>8.005</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s4/F</td>
</tr>
<tr>
<td>8.661</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>u_z80/ff_iorq_n_i_s3/I1</td>
</tr>
<tr>
<td>9.114</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s3/F</td>
</tr>
<tr>
<td>9.808</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>u_z80/ff_rd_s3/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_rd_s3/F</td>
</tr>
<tr>
<td>10.706</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_rd_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_z80/ff_rd_s1/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_z80/ff_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.788, 34.397%; route: 5.085, 62.740%; tC2Q: 0.232, 2.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>3.837</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_0_s5/I0</td>
</tr>
<tr>
<td>4.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_0_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s19/I0</td>
</tr>
<tr>
<td>5.845</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s19/F</td>
</tr>
<tr>
<td>6.808</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>7.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s11/F</td>
</tr>
<tr>
<td>7.722</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>8.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>8.340</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_z80/n279_s22/I3</td>
</tr>
<tr>
<td>8.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s22/F</td>
</tr>
<tr>
<td>9.950</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_z80/n279_s3/I3</td>
</tr>
<tr>
<td>10.499</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s3/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_rd_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_z80/ff_rd_s1/CLK</td>
</tr>
<tr>
<td>9.303</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_z80/ff_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 34.617%; route: 4.932, 62.446%; tC2Q: 0.232, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/incdecz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.545</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][A]</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>14.580</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>14.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][B]</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>14.616</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>14.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>15.086</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[12]_1_s/SUM</td>
</tr>
<tr>
<td>15.746</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td>u_z80/u_cz80/n2064_s6/I0</td>
</tr>
<tr>
<td>16.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2064_s6/F</td>
</tr>
<tr>
<td>16.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>u_z80/u_cz80/n2064_s2/I2</td>
</tr>
<tr>
<td>16.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2064_s2/F</td>
</tr>
<tr>
<td>17.247</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td>u_z80/u_cz80/n2064_s0/I2</td>
</tr>
<tr>
<td>17.796</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2064_s0/F</td>
</tr>
<tr>
<td>17.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/incdecz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td>u_z80/u_cz80/incdecz_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C26[1][B]</td>
<td>u_z80/u_cz80/incdecz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.356, 41.825%; route: 8.608, 56.648%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/f_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>u_z80/u_cz80/n1140_s8/I0</td>
</tr>
<tr>
<td>4.438</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1140_s8/F</td>
</tr>
<tr>
<td>5.601</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[3][B]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s16/I2</td>
</tr>
<tr>
<td>6.156</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C25[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_0_s16/F</td>
</tr>
<tr>
<td>7.340</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s9/I1</td>
</tr>
<tr>
<td>7.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_0_s9/F</td>
</tr>
<tr>
<td>7.716</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s4/I0</td>
</tr>
<tr>
<td>8.265</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_0_s4/F</td>
</tr>
<tr>
<td>8.267</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/I0</td>
</tr>
<tr>
<td>8.729</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_2_s2/F</td>
</tr>
<tr>
<td>8.902</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/I2</td>
</tr>
<tr>
<td>9.355</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_2_s/F</td>
</tr>
<tr>
<td>10.015</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_1_s/F</td>
</tr>
<tr>
<td>10.783</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>u_z80/u_cz80/n93_s0/I1</td>
</tr>
<tr>
<td>11.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n93_s0/COUT</td>
</tr>
<tr>
<td>11.353</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>u_z80/u_cz80/n94_s0/CIN</td>
</tr>
<tr>
<td>11.388</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n94_s0/COUT</td>
</tr>
<tr>
<td>12.914</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>u_z80/u_cz80/n1365_s15/I2</td>
</tr>
<tr>
<td>13.484</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1365_s15/F</td>
</tr>
<tr>
<td>13.486</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>u_z80/u_cz80/n1365_s11/I1</td>
</tr>
<tr>
<td>13.857</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1365_s11/F</td>
</tr>
<tr>
<td>14.283</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>u_z80/u_cz80/f_6_s5/I3</td>
</tr>
<tr>
<td>14.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/f_6_s5/F</td>
</tr>
<tr>
<td>15.552</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][A]</td>
<td>u_z80/u_cz80/f_6_s2/I0</td>
</tr>
<tr>
<td>16.014</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C26[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/f_6_s2/F</td>
</tr>
<tr>
<td>16.016</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>u_z80/u_cz80/f_7_s3/I3</td>
</tr>
<tr>
<td>16.469</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/f_7_s3/F</td>
</tr>
<tr>
<td>16.721</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[0][B]</td>
<td>u_z80/u_cz80/f_2_s6/I3</td>
</tr>
<tr>
<td>17.048</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/f_2_s6/F</td>
</tr>
<tr>
<td>17.771</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/f_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_z80/u_cz80/f_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>u_z80/u_cz80/f_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.659, 43.896%; route: 8.279, 54.575%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.980</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/SUM</td>
</tr>
<tr>
<td>15.834</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>u_z80/u_cz80/regdih_1_s0/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regdih_1_s0/F</td>
</tr>
<tr>
<td>17.757</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_iyh_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.131, 33.853%; route: 9.794, 64.616%; tC2Q: 0.232, 1.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_d1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.980</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/SUM</td>
</tr>
<tr>
<td>15.834</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>u_z80/u_cz80/regdih_1_s0/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regdih_1_s0/F</td>
</tr>
<tr>
<td>17.757</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_d1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_d1_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_d1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.131, 33.853%; route: 9.794, 64.616%; tC2Q: 0.232, 1.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.545</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][A]</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>14.580</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>14.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][B]</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>14.616</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>14.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>14.651</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>14.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][B]</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[13]_1_s/SUM</td>
</tr>
<tr>
<td>16.080</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>u_z80/u_cz80/regdih_5_s0/I1</td>
</tr>
<tr>
<td>16.451</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C20[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regdih_5_s0/F</td>
</tr>
<tr>
<td>17.719</td>
<td>1.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_iyh_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyh_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.126, 33.905%; route: 9.761, 64.561%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixh_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.545</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][A]</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>14.580</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>14.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][B]</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>14.616</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>14.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>14.651</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>14.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][B]</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>14.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[1][A]</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>15.156</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[14]_1_s/SUM</td>
</tr>
<tr>
<td>16.015</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][A]</td>
<td>u_z80/u_cz80/regdih_6_s0/I2</td>
</tr>
<tr>
<td>16.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C23[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regdih_6_s0/F</td>
</tr>
<tr>
<td>17.688</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixh_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixh_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C17[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixh_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.161, 34.207%; route: 9.695, 64.255%; tC2Q: 0.232, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_d1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>u_z80/u_cz80/n332_s1/I1</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n332_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>u_z80/u_cz80/regaddra_1_s14/I3</td>
</tr>
<tr>
<td>5.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s14/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_z80/u_cz80/regaddra_1_s21/I0</td>
</tr>
<tr>
<td>7.412</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s21/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s1/I3</td>
</tr>
<tr>
<td>8.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>u_z80/u_cz80/regaddra_1_s20/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s20/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_z80/u_cz80/regaddra_1_s0/I2</td>
</tr>
<tr>
<td>10.587</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regaddra_1_s0/F</td>
</tr>
<tr>
<td>12.732</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s1/S0</td>
</tr>
<tr>
<td>12.983</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s1/O</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[2][B]</td>
<td>u_z80/u_cz80/u_regs/regbusa_3_s/I1</td>
</tr>
<tr>
<td>13.086</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/regbusa_3_s/O</td>
</tr>
<tr>
<td>13.785</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[1][B]</td>
<td>u_z80/u_cz80/id16[3]_1_s/I0</td>
</tr>
<tr>
<td>14.334</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C24[2][A]</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C24[2][B]</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.475</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][A]</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[1][B]</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.545</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][A]</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>14.580</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>14.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C25[2][B]</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>14.616</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>14.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>14.651</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>14.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][B]</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>14.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[1][A]</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>15.156</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/id16[14]_1_s/SUM</td>
</tr>
<tr>
<td>16.015</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[3][A]</td>
<td>u_z80/u_cz80/regdih_6_s0/I2</td>
</tr>
<tr>
<td>16.386</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C23[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/regdih_6_s0/F</td>
</tr>
<tr>
<td>17.688</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_d1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_d1_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_d1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.161, 34.207%; route: 9.695, 64.255%; tC2Q: 0.232, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td>u_video/ff_wr_palette_b_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_6_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>u_video/ff_wr_palette_b_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_7_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_vram_rdata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_line_buffer_even/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>u_video/ff_vram_rdata_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C40[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_vram_rdata_7_s1/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_video/u_line_buffer_even/ff_ram_ff_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_video/u_line_buffer_even/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_video/u_line_buffer_even/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_vram_rdata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_line_buffer_odd/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>u_video/ff_vram_rdata_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C40[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_vram_rdata_7_s1/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">u_video/u_line_buffer_odd/ff_ram_ff_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_video/u_line_buffer_odd/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_video/u_line_buffer_odd/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>u_video/ff_wr_palette_b_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_0_s0/Q</td>
</tr>
<tr>
<td>2.414</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>u_video/ff_wr_palette_b_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_1_s0/Q</td>
</tr>
<tr>
<td>2.414</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>u_video/ff_wr_palette_b_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_5_s0/Q</td>
</tr>
<tr>
<td>2.414</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>u_video/ff_wr_palette_b_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_2_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td>u_video/ff_wr_palette_b_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_3_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>u_video/ff_wr_palette_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_0_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_g_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>u_video/ff_wr_palette_g_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_g_1_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_g_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td>u_video/ff_wr_palette_g_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_g_2_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][A]</td>
<td>u_video/ff_wr_palette_r_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_4_s0/Q</td>
</tr>
<tr>
<td>2.441</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>u_video/ff_wr_palette_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_5_s0/Q</td>
</tr>
<tr>
<td>2.441</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>u_video/ff_wr_palette_b_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_b_4_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>u_video/ff_wr_palette_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_1_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_video/ff_wr_palette_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_2_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>u_video/ff_wr_palette_r_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_6_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_g_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>u_video/ff_wr_palette_g_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_g_5_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_g_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>u_video/ff_wr_palette_g_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_g_6_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video/ff_wr_palette_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_video/ff_wr_palette_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" font-weight:bold;">u_video/ff_wr_palette_r_3_s0/Q</td>
</tr>
<tr>
<td>2.464</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_video/u_palette_b/ff_ram_ff_ram_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>2.090</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_video/u_palette_b/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_c0_6_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>u_z80/u_cz80/u_regs/n329_s3/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n329_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_c0_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e0_7_s5/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>u_z80/u_cz80/u_regs/n336_s3/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n336_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e0_7_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_3_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>u_z80/u_cz80/u_regs/n356_s3/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n356_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C15[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e1_6_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[1][A]</td>
<td>u_z80/u_cz80/u_regs/n369_s3/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C15[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n369_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e1_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C15[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.004</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.089</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>5.938</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.004</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.089</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>5.938</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.004</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.089</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>5.938</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.004</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.124</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.089</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>5.938</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.350</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>7.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>7.277</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.350</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>7.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>7.277</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.350</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>7.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>7.277</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.350</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.465</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>7.430</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>7.277</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>15.916</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>15.916</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>15.916</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>15.916</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>4.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>4.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.310</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.400</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>3.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.586</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.310</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.400</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>3.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>3.586</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.310</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.400</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>3.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>3.586</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.310</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.400</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>3.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>3.586</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C40[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C41[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>574</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset1_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset1_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset1_n_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_4_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_z80/ff_reset_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_z80/ff_reset_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_z80/ff_reset_n_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_z80/u_cz80/ff_a_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_z80/u_cz80/ff_a_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_z80/u_cz80/ff_a_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_z80/u_cz80/r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_z80/u_cz80/r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_z80/u_cz80/r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_z80/u_cz80/u_regs/reg_b1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_z80/u_cz80/u_regs/reg_b1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_z80/u_cz80/u_regs/reg_b1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video/ff_palette_index_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video/ff_palette_index_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video/ff_palette_index_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video/ff_palette_index_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video/ff_palette_index_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video/ff_palette_index_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>740</td>
<td>O_sdram_clk_d</td>
<td>-2.306</td>
<td>2.442</td>
</tr>
<tr>
<td>574</td>
<td>ff_reset_n</td>
<td>9.019</td>
<td>2.091</td>
</tr>
<tr>
<td>93</td>
<td>regaddrb_2_4</td>
<td>0.239</td>
<td>2.099</td>
</tr>
<tr>
<td>80</td>
<td>regaddra[0]</td>
<td>-1.739</td>
<td>1.968</td>
</tr>
<tr>
<td>80</td>
<td>w_enable</td>
<td>5.302</td>
<td>1.755</td>
</tr>
<tr>
<td>73</td>
<td>ir[3]</td>
<td>-1.611</td>
<td>1.247</td>
</tr>
<tr>
<td>67</td>
<td>ir[1]</td>
<td>-1.796</td>
<td>1.218</td>
</tr>
<tr>
<td>65</td>
<td>n1134_8</td>
<td>5.983</td>
<td>1.240</td>
</tr>
<tr>
<td>65</td>
<td>ir[5]</td>
<td>-1.627</td>
<td>1.255</td>
</tr>
<tr>
<td>64</td>
<td>regaddrb_r[0]</td>
<td>6.898</td>
<td>1.310</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R32C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R20C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C43</td>
<td>83.33%</td>
</tr>
<tr>
<td>R30C38</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C20</td>
<td>81.94%</td>
</tr>
<tr>
<td>R20C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C39</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
