{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365994831777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365994831778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 23:00:31 2013 " "Processing started: Sun Apr 14 23:00:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365994831778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365994831778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365994831778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365994832347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(90) " "Verilog HDL information at memory.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(187) " "Verilog HDL information at decode.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(386) " "Verilog HDL information at decode.v(386): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 386 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(78) " "Verilog HDL information at fetch.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(66) " "Verilog HDL information at vertex.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(76) " "Verilog HDL information at rasterizer.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365994832493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365994832494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365994832494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackEnable_WD lg_highlevel.v(180) " "Verilog HDL Implicit Net warning at lg_highlevel.v(180): created implicit net for \"VWriteBackEnable_WD\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365994832495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackData_WD lg_highlevel.v(181) " "Verilog HDL Implicit Net warning at lg_highlevel.v(181): created implicit net for \"VWriteBackData_WD\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365994832495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Vertex_VR lg_highlevel.v(276) " "Verilog HDL Implicit Net warning at lg_highlevel.v(276): created implicit net for \"Vertex_VR\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365994832495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VIDEO_ON lg_highlevel.v(349) " "Verilog HDL Implicit Net warning at lg_highlevel.v(349): created implicit net for \"VIDEO_ON\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365994832495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1365994832599 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lg_highlevel.v(78) " "Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1 1365994832602 "|lg_highlevel"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "test_clock lg_highlevel.v(82) " "Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 82 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "" 0 -1 1365994832602 "|lg_highlevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994832673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994832763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365994832838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365994832843 ""}  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365994832843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994832853 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 1023 fetch.v(59) " "Verilog HDL warning at fetch.v(59): number of words (38) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 59 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1365994832866 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(157) " "Verilog HDL assignment warning at fetch.v(157): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994832903 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(161) " "Verilog HDL assignment warning at fetch.v(161): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994832903 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(48) " "Net \"InstMem.data_a\" at fetch.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1365994832937 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(48) " "Net \"InstMem.waddr_a\" at fetch.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1365994832937 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(48) " "Net \"InstMem.we_a\" at fetch.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/fetch.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1365994832938 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994832978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conditionDep decode.v(63) " "Verilog HDL or VHDL warning at decode.v(63): object \"conditionDep\" assigned a value but never read" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994832982 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(217) " "Verilog HDL assignment warning at decode.v(217): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833057 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 decode.v(418) " "Verilog HDL assignment warning at decode.v(418): truncated value with size 6 to match size of target (4)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833124 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 decode.v(425) " "Verilog HDL assignment warning at decode.v(425): truncated value with size 6 to match size of target (4)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833131 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 decode.v(431) " "Verilog HDL assignment warning at decode.v(431): truncated value with size 6 to match size of target (4)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833135 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 decode.v(437) " "Verilog HDL assignment warning at decode.v(437): truncated value with size 6 to match size of target (4)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833136 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 decode.v(444) " "Verilog HDL assignment warning at decode.v(444): truncated value with size 6 to match size of target (4)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994833137 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/decode.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 execute.v(158) " "Verilog HDL assignment warning at execute.v(158): truncated value with size 64 to match size of target (16)" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/execute.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834495 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 17 execute.v(162) " "Verilog HDL assignment warning at execute.v(162): truncated value with size 64 to match size of target (17)" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/execute.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834495 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 17 execute.v(166) " "Verilog HDL assignment warning at execute.v(166): truncated value with size 64 to match size of target (17)" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/execute.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834495 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 execute.v(170) " "Verilog HDL assignment warning at execute.v(170): truncated value with size 64 to match size of target (16)" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/execute.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834496 "|lg_highlevel|Execute:Execute0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834584 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 1023 memory.v(77) " "Verilog HDL warning at memory.v(77): number of words (38) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 77 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1365994834591 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory.v(160) " "Verilog HDL assignment warning at memory.v(160): truncated value with size 16 to match size of target (10)" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834612 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 memory.v(162) " "Verilog HDL assignment warning at memory.v(162): truncated value with size 16 to match size of target (8)" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834612 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Memory:Memory0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Memory:Memory0\|SevenSeg:sseg0\"" {  } { { "memory.v" "sseg0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/memory.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vertex Vertex:Vertex0 " "Elaborating entity \"Vertex\" for hierarchy \"Vertex:Vertex0\"" {  } { { "lg_highlevel.v" "Vertex0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994834849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x vertex.v(50) " "Verilog HDL or VHDL warning at vertex.v(50): object \"x\" assigned a value but never read" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994834852 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y vertex.v(51) " "Verilog HDL or VHDL warning at vertex.v(51): object \"y\" assigned a value but never read" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994834853 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vertex.v(89) " "Verilog HDL assignment warning at vertex.v(89): truncated value with size 32 to match size of target (17)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834855 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 vertex.v(90) " "Verilog HDL assignment warning at vertex.v(90): truncated value with size 17 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834855 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vertex.v(94) " "Verilog HDL assignment warning at vertex.v(94): truncated value with size 32 to match size of target (17)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834856 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 vertex.v(95) " "Verilog HDL assignment warning at vertex.v(95): truncated value with size 17 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834856 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(110) " "Verilog HDL assignment warning at vertex.v(110): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834858 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(109) " "Verilog HDL assignment warning at vertex.v(109): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834859 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(116) " "Verilog HDL assignment warning at vertex.v(116): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834863 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(115) " "Verilog HDL assignment warning at vertex.v(115): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834864 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vertex.v(125) " "Verilog HDL assignment warning at vertex.v(125): truncated value with size 32 to match size of target (1)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834867 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(136) " "Verilog HDL assignment warning at vertex.v(136): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834868 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(135) " "Verilog HDL assignment warning at vertex.v(135): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834869 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(134) " "Verilog HDL assignment warning at vertex.v(134): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834873 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(147) " "Verilog HDL assignment warning at vertex.v(147): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834895 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(146) " "Verilog HDL assignment warning at vertex.v(146): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834896 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(153) " "Verilog HDL assignment warning at vertex.v(153): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834900 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(152) " "Verilog HDL assignment warning at vertex.v(152): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834901 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(168) " "Verilog HDL assignment warning at vertex.v(168): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834905 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(166) " "Verilog HDL assignment warning at vertex.v(166): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834906 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(165) " "Verilog HDL assignment warning at vertex.v(165): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834910 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(179) " "Verilog HDL assignment warning at vertex.v(179): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834932 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(178) " "Verilog HDL assignment warning at vertex.v(178): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834933 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(185) " "Verilog HDL assignment warning at vertex.v(185): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834937 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(184) " "Verilog HDL assignment warning at vertex.v(184): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834938 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(200) " "Verilog HDL assignment warning at vertex.v(200): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834942 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(198) " "Verilog HDL assignment warning at vertex.v(198): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834943 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(197) " "Verilog HDL assignment warning at vertex.v(197): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834947 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(210) " "Verilog HDL assignment warning at vertex.v(210): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834970 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(218) " "Verilog HDL assignment warning at vertex.v(218): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834976 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(217) " "Verilog HDL assignment warning at vertex.v(217): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834977 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vertex.v(232) " "Verilog HDL assignment warning at vertex.v(232): truncated value with size 32 to match size of target (7)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/vertex.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994834985 "|lg_highlevel|Vertex:Vertex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rasterizer Rasterizer:Rasterizer0 " "Elaborating entity \"Rasterizer\" for hierarchy \"Rasterizer:Rasterizer0\"" {  } { { "lg_highlevel.v" "Rasterizer0" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/lg_highlevel.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365994835263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_setvertex rasterizer.v(26) " "Verilog HDL or VHDL warning at rasterizer.v(26): object \"is_setvertex\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994835264 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_startprimitive rasterizer.v(27) " "Verilog HDL or VHDL warning at rasterizer.v(27): object \"is_startprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994835265 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_endprimitive rasterizer.v(28) " "Verilog HDL or VHDL warning at rasterizer.v(28): object \"is_endprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994835265 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_draw rasterizer.v(29) " "Verilog HDL or VHDL warning at rasterizer.v(29): object \"is_draw\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994835265 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vertices rasterizer.v(31) " "Verilog HDL warning at rasterizer.v(31): object vertices used but never assigned" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1365994835266 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "currentVertex rasterizer.v(32) " "Verilog HDL warning at rasterizer.v(32): object currentVertex used but never assigned" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1365994835266 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "color rasterizer.v(34) " "Verilog HDL warning at rasterizer.v(34): object color used but never assigned" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1365994835267 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fragmentBuffer rasterizer.v(48) " "Verilog HDL or VHDL warning at rasterizer.v(48): object \"fragmentBuffer\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365994841507 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(83) " "Verilog HDL assignment warning at rasterizer.v(83): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841896 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(90) " "Verilog HDL assignment warning at rasterizer.v(90): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841899 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(97) " "Verilog HDL assignment warning at rasterizer.v(97): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841901 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(102) " "Verilog HDL assignment warning at rasterizer.v(102): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841902 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(107) " "Verilog HDL assignment warning at rasterizer.v(107): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841904 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(109) " "Verilog HDL assignment warning at rasterizer.v(109): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841904 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(122) " "Verilog HDL assignment warning at rasterizer.v(122): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841905 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(129) " "Verilog HDL assignment warning at rasterizer.v(129): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841906 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(161) " "Verilog HDL assignment warning at rasterizer.v(161): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841907 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(184) " "Verilog HDL assignment warning at rasterizer.v(184): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841909 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rasterizer.v(210) " "Verilog HDL assignment warning at rasterizer.v(210): truncated value with size 16 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841910 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rasterizer.v(211) " "Verilog HDL assignment warning at rasterizer.v(211): truncated value with size 16 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841910 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(212) " "Verilog HDL assignment warning at rasterizer.v(212): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841910 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 rasterizer.v(220) " "Verilog HDL assignment warning at rasterizer.v(220): truncated value with size 64 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994841912 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rasterizer.v(221) " "Verilog HDL assignment warning at rasterizer.v(221): truncated value with size 32 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994861639 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 rasterizer.v(222) " "Verilog HDL assignment warning at rasterizer.v(222): truncated value with size 64 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994861640 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(225) " "Verilog HDL assignment warning at rasterizer.v(225): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994881130 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(228) " "Verilog HDL assignment warning at rasterizer.v(228): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994881130 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rasterizer.v(238) " "Verilog HDL assignment warning at rasterizer.v(238): truncated value with size 16 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Git/GPU/Homework6_restored/rasterizer.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1365994881131 "|lg_highlevel|Rasterizer:Rasterizer0"}
