/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the AMDGPU target                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*127 cases */, 118|128,7/*1014*/, TARGET_VAL(ISD::STORE),// ->1019
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'st' chained node
/*7*/         OPC_RecordChild1, // #1 = $value
/*8*/         OPC_Scope, 80|128,1/*208*/, /*->219*/ // 4 children in Scope
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*16*/          OPC_CheckPredicate, 1, // Predicate_store
/*18*/          OPC_Scope, 26, /*->46*/ // 7 children in Scope
/*20*/            OPC_CheckPredicate, 2, // Predicate_local_store
/*22*/            OPC_CheckPredicate, 3, // Predicate_local_store_aligned8bytes
/*24*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26*/            OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*29*/            OPC_EmitMergeInputChains1_0,
/*30*/            OPC_EmitInteger, MVT::i1, 0, 
/*33*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*36*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 5, 3, 1, 6, 
                  // Src: (st v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>><<P:Predicate_local_store_aligned8bytes>> - Complexity = 113
                  // Dst: (DS_WRITE_B64 0:i1, ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*46*/          /*Scope*/ 21, /*->68*/
/*47*/            OPC_CheckPredicate, 4, // Predicate_global_store
/*49*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51*/            OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*54*/            OPC_EmitMergeInputChains1_0,
/*55*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*68*/          /*Scope*/ 31, /*->100*/
/*69*/            OPC_CheckPredicate, 5, // Predicate_store_private
/*71*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*73*/            OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*76*/            OPC_EmitMergeInputChains1_0,
/*77*/            OPC_EmitInteger, MVT::i1, 0, 
/*80*/            OPC_EmitInteger, MVT::i1, 0, 
/*83*/            OPC_EmitInteger, MVT::i1, 0, 
/*86*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*100*/         /*Scope*/ 18, /*->119*/
/*101*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*103*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*105*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*108*/           OPC_EmitMergeInputChains1_0,
/*109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                  // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*119*/         /*Scope*/ 47, /*->167*/
/*120*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*122*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*124*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*127*/           OPC_EmitMergeInputChains1_0,
/*128*/           OPC_EmitInteger, MVT::i1, 0, 
/*131*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*134*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 7,  // Results = #8
/*143*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*146*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 9,  // Results = #10
/*155*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 6, 3, 8, 10, 4, 5, 
                  // Src: (st v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 0:i1, ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1)
/*167*/         /*Scope*/ 34, /*->202*/
/*168*/           OPC_CheckChild2Type, MVT::i32,
/*170*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*172*/           OPC_Scope, 11, /*->185*/ // 2 children in Scope
/*174*/             OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*176*/             OPC_EmitMergeInputChains1_0,
/*177*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*185*/           /*Scope*/ 15, /*->201*/
/*186*/             OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*188*/             OPC_EmitMergeInputChains1_0,
/*189*/             OPC_EmitInteger, MVT::i32, 0, 
/*192*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*201*/           0, /*End of Scope*/
/*202*/         /*Scope*/ 15, /*->218*/
/*203*/           OPC_CheckChild2Type, MVT::i64,
/*205*/           OPC_CheckPredicate, 6, // Predicate_flat_store
/*207*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*209*/           OPC_EmitMergeInputChains1_0,
/*210*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr)
/*218*/         0, /*End of Scope*/
/*219*/       /*Scope*/ 125|128,4/*637*/, /*->858*/
/*221*/         OPC_CheckChild1Type, MVT::i32,
/*223*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*224*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*226*/         OPC_Scope, 52, /*->280*/ // 10 children in Scope
/*228*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*230*/           OPC_Scope, 23, /*->255*/ // 2 children in Scope
/*232*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*234*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*236*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*238*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*241*/             OPC_EmitMergeInputChains1_0,
/*242*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*255*/           /*Scope*/ 23, /*->279*/
/*256*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*258*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*260*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*262*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*265*/             OPC_EmitMergeInputChains1_0,
/*266*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*279*/           0, /*End of Scope*/
/*280*/         /*Scope*/ 23, /*->304*/
/*281*/           OPC_CheckPredicate, 1, // Predicate_store
/*283*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*285*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*287*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*290*/           OPC_EmitMergeInputChains1_0,
/*291*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*304*/         /*Scope*/ 72, /*->377*/
/*305*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*307*/           OPC_Scope, 33, /*->342*/ // 2 children in Scope
/*309*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*311*/             OPC_CheckPredicate, 12, // Predicate_truncstorei8_private
/*313*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*315*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*318*/             OPC_EmitMergeInputChains1_0,
/*319*/             OPC_EmitInteger, MVT::i1, 0, 
/*322*/             OPC_EmitInteger, MVT::i1, 0, 
/*325*/             OPC_EmitInteger, MVT::i1, 0, 
/*328*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*342*/           /*Scope*/ 33, /*->376*/
/*343*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*345*/             OPC_CheckPredicate, 13, // Predicate_truncstorei16_private
/*347*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*349*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*352*/             OPC_EmitMergeInputChains1_0,
/*353*/             OPC_EmitInteger, MVT::i1, 0, 
/*356*/             OPC_EmitInteger, MVT::i1, 0, 
/*359*/             OPC_EmitInteger, MVT::i1, 0, 
/*362*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*376*/           0, /*End of Scope*/
/*377*/         /*Scope*/ 33, /*->411*/
/*378*/           OPC_CheckPredicate, 1, // Predicate_store
/*380*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*382*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*384*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*387*/           OPC_EmitMergeInputChains1_0,
/*388*/           OPC_EmitInteger, MVT::i1, 0, 
/*391*/           OPC_EmitInteger, MVT::i1, 0, 
/*394*/           OPC_EmitInteger, MVT::i1, 0, 
/*397*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*411*/         /*Scope*/ 46, /*->458*/
/*412*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*414*/           OPC_Scope, 20, /*->436*/ // 2 children in Scope
/*416*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*418*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*420*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*422*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*425*/             OPC_EmitMergeInputChains1_0,
/*426*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 16
                    // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*436*/           /*Scope*/ 20, /*->457*/
/*437*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*439*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*441*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*443*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*446*/             OPC_EmitMergeInputChains1_0,
/*447*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 16
                    // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*457*/           0, /*End of Scope*/
/*458*/         /*Scope*/ 20, /*->479*/
/*459*/           OPC_CheckPredicate, 1, // Predicate_store
/*461*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*463*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*465*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*468*/           OPC_EmitMergeInputChains1_0,
/*469*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                  // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*479*/         /*Scope*/ 58, /*->538*/
/*480*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*482*/           OPC_Scope, 26, /*->510*/ // 2 children in Scope
/*484*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*486*/             OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*490*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*493*/             OPC_EmitMergeInputChains1_0,
/*494*/             OPC_EmitInteger, MVT::i1, 0, 
/*497*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*500*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 5, 3, 1, 6, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*510*/           /*Scope*/ 26, /*->537*/
/*511*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*513*/             OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*515*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*517*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*520*/             OPC_EmitMergeInputChains1_0,
/*521*/             OPC_EmitInteger, MVT::i1, 0, 
/*524*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*527*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 5, 3, 1, 6, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*537*/           0, /*End of Scope*/
/*538*/         /*Scope*/ 89, /*->628*/
/*539*/           OPC_CheckPredicate, 1, // Predicate_store
/*541*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*543*/           OPC_Scope, 22, /*->567*/ // 2 children in Scope
/*545*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*547*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*550*/             OPC_EmitMergeInputChains1_0,
/*551*/             OPC_EmitInteger, MVT::i1, 0, 
/*554*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*557*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 5, 3, 1, 6, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*567*/           /*Scope*/ 59, /*->627*/
/*568*/             OPC_CheckChild2Type, MVT::i32,
/*570*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*572*/             OPC_EmitMergeInputChains1_0,
/*573*/             OPC_EmitInteger, MVT::i32, 0, 
/*576*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*588*/             OPC_EmitInteger, MVT::i32, 0, 
/*591*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*603*/             OPC_EmitInteger, MVT::i32, 1, 
/*606*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*609*/             OPC_EmitInteger, MVT::i32, 0, 
/*612*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                    // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*627*/           0, /*End of Scope*/
/*628*/         /*Scope*/ 41|128,1/*169*/, /*->799*/
/*630*/           OPC_CheckChild2Type, MVT::i32,
/*632*/           OPC_Scope, 0|128,1/*128*/, /*->763*/ // 2 children in Scope
/*635*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*637*/             OPC_Scope, 61, /*->700*/ // 2 children in Scope
/*639*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*641*/               OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*643*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*645*/               OPC_EmitMergeInputChains1_0,
/*646*/               OPC_EmitInteger, MVT::i32, 0, 
/*649*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*661*/               OPC_EmitInteger, MVT::i32, 0, 
/*664*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*676*/               OPC_EmitInteger, MVT::i32, 1, 
/*679*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*682*/               OPC_EmitInteger, MVT::i32, 0, 
/*685*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*700*/             /*Scope*/ 61, /*->762*/
/*701*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*703*/               OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*705*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*707*/               OPC_EmitMergeInputChains1_0,
/*708*/               OPC_EmitInteger, MVT::i32, 0, 
/*711*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*723*/               OPC_EmitInteger, MVT::i32, 0, 
/*726*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*738*/               OPC_EmitInteger, MVT::i32, 1, 
/*741*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*744*/               OPC_EmitInteger, MVT::i32, 0, 
/*747*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*762*/             0, /*End of Scope*/
/*763*/           /*Scope*/ 34, /*->798*/
/*764*/             OPC_CheckPredicate, 1, // Predicate_store
/*766*/             OPC_CheckPredicate, 4, // Predicate_global_store
/*768*/             OPC_Scope, 11, /*->781*/ // 2 children in Scope
/*770*/               OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*772*/               OPC_EmitMergeInputChains1_0,
/*773*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*781*/             /*Scope*/ 15, /*->797*/
/*782*/               OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*784*/               OPC_EmitMergeInputChains1_0,
/*785*/               OPC_EmitInteger, MVT::i32, 0, 
/*788*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*797*/             0, /*End of Scope*/
/*798*/           0, /*End of Scope*/
/*799*/         /*Scope*/ 57, /*->857*/
/*800*/           OPC_CheckChild2Type, MVT::i64,
/*802*/           OPC_Scope, 36, /*->840*/ // 2 children in Scope
/*804*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*806*/             OPC_Scope, 15, /*->823*/ // 2 children in Scope
/*808*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*810*/               OPC_CheckPredicate, 16, // Predicate_truncstorei8_flat
/*812*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*814*/               OPC_EmitMergeInputChains1_0,
/*815*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr)
/*823*/             /*Scope*/ 15, /*->839*/
/*824*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*826*/               OPC_CheckPredicate, 17, // Predicate_truncstorei16_flat
/*828*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*830*/               OPC_EmitMergeInputChains1_0,
/*831*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr)
/*839*/             0, /*End of Scope*/
/*840*/           /*Scope*/ 15, /*->856*/
/*841*/             OPC_CheckPredicate, 1, // Predicate_store
/*843*/             OPC_CheckPredicate, 6, // Predicate_flat_store
/*845*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*847*/             OPC_EmitMergeInputChains1_0,
/*848*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr)
/*856*/           0, /*End of Scope*/
/*857*/         0, /*End of Scope*/
/*858*/       /*Scope*/ 7|128,1/*135*/, /*->995*/
/*860*/         OPC_CheckChild1Type, MVT::v4i32,
/*862*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*863*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*865*/         OPC_CheckPredicate, 1, // Predicate_store
/*867*/         OPC_Scope, 21, /*->890*/ // 5 children in Scope
/*869*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*871*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*873*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*876*/           OPC_EmitMergeInputChains1_0,
/*877*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*890*/         /*Scope*/ 31, /*->922*/
/*891*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*893*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*895*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*898*/           OPC_EmitMergeInputChains1_0,
/*899*/           OPC_EmitInteger, MVT::i1, 0, 
/*902*/           OPC_EmitInteger, MVT::i1, 0, 
/*905*/           OPC_EmitInteger, MVT::i1, 0, 
/*908*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*922*/         /*Scope*/ 35, /*->958*/
/*923*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*925*/           OPC_Scope, 16, /*->943*/ // 2 children in Scope
/*927*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*929*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*932*/             OPC_EmitMergeInputChains1_0,
/*933*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*943*/           /*Scope*/ 13, /*->957*/
/*944*/             OPC_CheckChild2Type, MVT::i32,
/*946*/             OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*948*/             OPC_EmitMergeInputChains1_0,
/*949*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*957*/           0, /*End of Scope*/
/*958*/         /*Scope*/ 15, /*->974*/
/*959*/           OPC_CheckChild2Type, MVT::i64,
/*961*/           OPC_CheckPredicate, 6, // Predicate_flat_store
/*963*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*965*/           OPC_EmitMergeInputChains1_0,
/*966*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr)
/*974*/         /*Scope*/ 19, /*->994*/
/*975*/           OPC_CheckChild2Type, MVT::i32,
/*977*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*979*/           OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*981*/           OPC_EmitMergeInputChains1_0,
/*982*/           OPC_EmitInteger, MVT::i32, 0, 
/*985*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                  // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*994*/         0, /*End of Scope*/
/*995*/       /*Scope*/ 22, /*->1018*/
/*996*/         OPC_CheckChild1Type, MVT::i64,
/*998*/         OPC_RecordChild2, // #2 = $ptr
/*999*/         OPC_CheckChild2Type, MVT::i64,
/*1001*/        OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*1003*/        OPC_CheckPredicate, 1, // Predicate_store
/*1005*/        OPC_CheckPredicate, 6, // Predicate_flat_store
/*1007*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1009*/        OPC_EmitMergeInputChains1_0,
/*1010*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr)
/*1018*/      0, /*End of Scope*/
/*1019*/    /*SwitchOpcode*/ 50|128,6/*818*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->1841
/*1023*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1024*/      OPC_Scope, 73|128,5/*713*/, /*->1740*/ // 6 children in Scope
/*1027*/        OPC_CheckChild1Integer, 44|128,32/*4140*/, 
/*1030*/        OPC_RecordChild2, // #1 = $rsrc
/*1031*/        OPC_CheckChild2Type, MVT::v4i32,
/*1033*/        OPC_Scope, 77, /*->1112*/ // 4 children in Scope
/*1035*/          OPC_MoveChild, 3,
/*1037*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1040*/          OPC_CheckType, MVT::i32,
/*1042*/          OPC_MoveParent,
/*1043*/          OPC_RecordChild4, // #2 = $soffset
/*1044*/          OPC_RecordChild5, // #3 = $offset
/*1045*/          OPC_MoveChild, 5,
/*1047*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1050*/          OPC_MoveParent,
/*1051*/          OPC_MoveChild, 6,
/*1053*/          OPC_CheckInteger, 0, 
/*1055*/          OPC_MoveParent,
/*1056*/          OPC_MoveChild, 7,
/*1058*/          OPC_CheckInteger, 0, 
/*1060*/          OPC_MoveParent,
/*1061*/          OPC_MoveChild, 8,
/*1063*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1066*/          OPC_RecordNode, // #4 = $glc
/*1067*/          OPC_MoveParent,
/*1068*/          OPC_MoveChild, 9,
/*1070*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1073*/          OPC_RecordNode, // #5 = $slc
/*1074*/          OPC_MoveParent,
/*1075*/          OPC_MoveChild, 10,
/*1077*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1080*/          OPC_RecordNode, // #6 = $tfe
/*1081*/          OPC_MoveParent,
/*1082*/          OPC_CheckType, MVT::i32,
/*1084*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1086*/          OPC_EmitMergeInputChains1_0,
/*1087*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1090*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1093*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1096*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1099*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4140:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1112*/        /*Scope*/ 81|128,1/*209*/, /*->1323*/
/*1114*/          OPC_RecordChild3, // #2 = $vaddr
/*1115*/          OPC_Scope, 8|128,1/*136*/, /*->1254*/ // 2 children in Scope
/*1118*/            OPC_CheckChild3Type, MVT::i32,
/*1120*/            OPC_RecordChild4, // #3 = $soffset
/*1121*/            OPC_RecordChild5, // #4 = $offset
/*1122*/            OPC_MoveChild, 5,
/*1124*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1127*/            OPC_MoveParent,
/*1128*/            OPC_MoveChild, 6,
/*1130*/            OPC_Scope, 60, /*->1192*/ // 2 children in Scope
/*1132*/              OPC_CheckInteger, 1, 
/*1134*/              OPC_MoveParent,
/*1135*/              OPC_MoveChild, 7,
/*1137*/              OPC_CheckInteger, 0, 
/*1139*/              OPC_MoveParent,
/*1140*/              OPC_MoveChild, 8,
/*1142*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1145*/              OPC_RecordNode, // #5 = $glc
/*1146*/              OPC_MoveParent,
/*1147*/              OPC_MoveChild, 9,
/*1149*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1152*/              OPC_RecordNode, // #6 = $slc
/*1153*/              OPC_MoveParent,
/*1154*/              OPC_MoveChild, 10,
/*1156*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1159*/              OPC_RecordNode, // #7 = $tfe
/*1160*/              OPC_MoveParent,
/*1161*/              OPC_CheckType, MVT::i32,
/*1163*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1165*/              OPC_EmitMergeInputChains1_0,
/*1166*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1169*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1172*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1175*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1178*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1192*/            /*Scope*/ 60, /*->1253*/
/*1193*/              OPC_CheckInteger, 0, 
/*1195*/              OPC_MoveParent,
/*1196*/              OPC_MoveChild, 7,
/*1198*/              OPC_CheckInteger, 1, 
/*1200*/              OPC_MoveParent,
/*1201*/              OPC_MoveChild, 8,
/*1203*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1206*/              OPC_RecordNode, // #5 = $glc
/*1207*/              OPC_MoveParent,
/*1208*/              OPC_MoveChild, 9,
/*1210*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1213*/              OPC_RecordNode, // #6 = $slc
/*1214*/              OPC_MoveParent,
/*1215*/              OPC_MoveChild, 10,
/*1217*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1220*/              OPC_RecordNode, // #7 = $tfe
/*1221*/              OPC_MoveParent,
/*1222*/              OPC_CheckType, MVT::i32,
/*1224*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1226*/              OPC_EmitMergeInputChains1_0,
/*1227*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1230*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1233*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1236*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1239*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1253*/            0, /*End of Scope*/
/*1254*/          /*Scope*/ 67, /*->1322*/
/*1255*/            OPC_CheckChild3Type, MVT::v2i32,
/*1257*/            OPC_RecordChild4, // #3 = $soffset
/*1258*/            OPC_MoveChild, 5,
/*1260*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1263*/            OPC_MoveParent,
/*1264*/            OPC_MoveChild, 6,
/*1266*/            OPC_CheckInteger, 1, 
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveChild, 7,
/*1271*/            OPC_CheckInteger, 1, 
/*1273*/            OPC_MoveParent,
/*1274*/            OPC_MoveChild, 8,
/*1276*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1279*/            OPC_RecordNode, // #4 = $glc
/*1280*/            OPC_MoveParent,
/*1281*/            OPC_MoveChild, 9,
/*1283*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1286*/            OPC_RecordNode, // #5 = $slc
/*1287*/            OPC_MoveParent,
/*1288*/            OPC_MoveChild, 10,
/*1290*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1293*/            OPC_RecordNode, // #6 = $tfe
/*1294*/            OPC_MoveParent,
/*1295*/            OPC_CheckType, MVT::i32,
/*1297*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1299*/            OPC_EmitMergeInputChains1_0,
/*1300*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1303*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1306*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1309*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 4140:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1322*/          0, /*End of Scope*/
/*1323*/        /*Scope*/ 109, /*->1433*/
/*1324*/          OPC_MoveChild, 3,
/*1326*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_RecordChild4, // #2 = $soffset
/*1333*/          OPC_RecordChild5, // #3 = $offset
/*1334*/          OPC_MoveChild, 5,
/*1336*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1339*/          OPC_MoveParent,
/*1340*/          OPC_MoveChild, 6,
/*1342*/          OPC_CheckInteger, 0, 
/*1344*/          OPC_MoveParent,
/*1345*/          OPC_MoveChild, 7,
/*1347*/          OPC_CheckInteger, 0, 
/*1349*/          OPC_MoveParent,
/*1350*/          OPC_MoveChild, 8,
/*1352*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1355*/          OPC_RecordNode, // #4 = $glc
/*1356*/          OPC_MoveParent,
/*1357*/          OPC_MoveChild, 9,
/*1359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1362*/          OPC_RecordNode, // #5 = $slc
/*1363*/          OPC_MoveParent,
/*1364*/          OPC_MoveChild, 10,
/*1366*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1369*/          OPC_RecordNode, // #6 = $tfe
/*1370*/          OPC_MoveParent,
/*1371*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1402
/*1374*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1376*/            OPC_EmitMergeInputChains1_0,
/*1377*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1380*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1383*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1386*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1389*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4140:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1402*/          /*SwitchType*/ 28, MVT::v4i32,// ->1432
/*1404*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1406*/            OPC_EmitMergeInputChains1_0,
/*1407*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1410*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1413*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1416*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1419*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4140:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1432*/          0, // EndSwitchType
/*1433*/        /*Scope*/ 48|128,2/*304*/, /*->1739*/
/*1435*/          OPC_RecordChild3, // #2 = $vaddr
/*1436*/          OPC_Scope, 74|128,1/*202*/, /*->1641*/ // 2 children in Scope
/*1439*/            OPC_CheckChild3Type, MVT::i32,
/*1441*/            OPC_RecordChild4, // #3 = $soffset
/*1442*/            OPC_RecordChild5, // #4 = $offset
/*1443*/            OPC_MoveChild, 5,
/*1445*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1448*/            OPC_MoveParent,
/*1449*/            OPC_MoveChild, 6,
/*1451*/            OPC_Scope, 93, /*->1546*/ // 2 children in Scope
/*1453*/              OPC_CheckInteger, 1, 
/*1455*/              OPC_MoveParent,
/*1456*/              OPC_MoveChild, 7,
/*1458*/              OPC_CheckInteger, 0, 
/*1460*/              OPC_MoveParent,
/*1461*/              OPC_MoveChild, 8,
/*1463*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1466*/              OPC_RecordNode, // #5 = $glc
/*1467*/              OPC_MoveParent,
/*1468*/              OPC_MoveChild, 9,
/*1470*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1473*/              OPC_RecordNode, // #6 = $slc
/*1474*/              OPC_MoveParent,
/*1475*/              OPC_MoveChild, 10,
/*1477*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1480*/              OPC_RecordNode, // #7 = $tfe
/*1481*/              OPC_MoveParent,
/*1482*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1514
/*1485*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1487*/                OPC_EmitMergeInputChains1_0,
/*1488*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1491*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1494*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1497*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1500*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1514*/              /*SwitchType*/ 29, MVT::v4i32,// ->1545
/*1516*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1518*/                OPC_EmitMergeInputChains1_0,
/*1519*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1522*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1525*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1528*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1531*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1545*/              0, // EndSwitchType
/*1546*/            /*Scope*/ 93, /*->1640*/
/*1547*/              OPC_CheckInteger, 0, 
/*1549*/              OPC_MoveParent,
/*1550*/              OPC_MoveChild, 7,
/*1552*/              OPC_CheckInteger, 1, 
/*1554*/              OPC_MoveParent,
/*1555*/              OPC_MoveChild, 8,
/*1557*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1560*/              OPC_RecordNode, // #5 = $glc
/*1561*/              OPC_MoveParent,
/*1562*/              OPC_MoveChild, 9,
/*1564*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1567*/              OPC_RecordNode, // #6 = $slc
/*1568*/              OPC_MoveParent,
/*1569*/              OPC_MoveChild, 10,
/*1571*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1574*/              OPC_RecordNode, // #7 = $tfe
/*1575*/              OPC_MoveParent,
/*1576*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1608
/*1579*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1581*/                OPC_EmitMergeInputChains1_0,
/*1582*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1585*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1588*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1591*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1594*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1608*/              /*SwitchType*/ 29, MVT::v4i32,// ->1639
/*1610*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1612*/                OPC_EmitMergeInputChains1_0,
/*1613*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1616*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1619*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1622*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1625*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4140:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1639*/              0, // EndSwitchType
/*1640*/            0, /*End of Scope*/
/*1641*/          /*Scope*/ 96, /*->1738*/
/*1642*/            OPC_CheckChild3Type, MVT::v2i32,
/*1644*/            OPC_RecordChild4, // #3 = $soffset
/*1645*/            OPC_MoveChild, 5,
/*1647*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1650*/            OPC_MoveParent,
/*1651*/            OPC_MoveChild, 6,
/*1653*/            OPC_CheckInteger, 1, 
/*1655*/            OPC_MoveParent,
/*1656*/            OPC_MoveChild, 7,
/*1658*/            OPC_CheckInteger, 1, 
/*1660*/            OPC_MoveParent,
/*1661*/            OPC_MoveChild, 8,
/*1663*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1666*/            OPC_RecordNode, // #4 = $glc
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 9,
/*1670*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1673*/            OPC_RecordNode, // #5 = $slc
/*1674*/            OPC_MoveParent,
/*1675*/            OPC_MoveChild, 10,
/*1677*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1680*/            OPC_RecordNode, // #6 = $tfe
/*1681*/            OPC_MoveParent,
/*1682*/            OPC_SwitchType /*2 cases */, 25, MVT::v2i32,// ->1710
/*1685*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1687*/              OPC_EmitMergeInputChains1_0,
/*1688*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1691*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1694*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1697*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v2i32 4140:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1710*/            /*SwitchType*/ 25, MVT::v4i32,// ->1737
/*1712*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1714*/              OPC_EmitMergeInputChains1_0,
/*1715*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1718*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1721*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1724*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v4i32 4140:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1737*/            0, // EndSwitchType
/*1738*/          0, /*End of Scope*/
/*1739*/        0, /*End of Scope*/
/*1740*/      /*Scope*/ 23, /*->1764*/
/*1741*/        OPC_CheckChild1Integer, 77|128,32/*4173*/, 
/*1744*/        OPC_RecordChild2, // #1 = $vcc
/*1745*/        OPC_RecordChild3, // #2 = $target
/*1746*/        OPC_MoveChild, 3,
/*1748*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1751*/        OPC_MoveParent,
/*1752*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1754*/        OPC_EmitMergeInputChains1_0,
/*1755*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4173:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1764*/      /*Scope*/ 23, /*->1788*/
/*1765*/        OPC_CheckChild1Integer, 45|128,32/*4141*/, 
/*1768*/        OPC_RecordChild2, // #1 = $src
/*1769*/        OPC_RecordChild3, // #2 = $target
/*1770*/        OPC_MoveChild, 3,
/*1772*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1775*/        OPC_MoveParent,
/*1776*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1778*/        OPC_EmitMergeInputChains1_0,
/*1779*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4141:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*1788*/      /*Scope*/ 15, /*->1804*/
/*1789*/        OPC_CheckChild1Integer, 43|128,32/*4139*/, 
/*1792*/        OPC_RecordChild2, // #1 = $src
/*1793*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1795*/        OPC_EmitMergeInputChains1_0,
/*1796*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4139:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*1804*/      /*Scope*/ 17, /*->1822*/
/*1805*/        OPC_CheckChild1Integer, 78|128,32/*4174*/, 
/*1808*/        OPC_RecordChild2, // #1 = $vcc
/*1809*/        OPC_RecordChild3, // #2 = $src
/*1810*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1812*/        OPC_EmitMergeInputChains1_0,
/*1813*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4174:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*1822*/      /*Scope*/ 17, /*->1840*/
/*1823*/        OPC_CheckChild1Integer, 46|128,32/*4142*/, 
/*1826*/        OPC_RecordChild2, // #1 = $src0
/*1827*/        OPC_RecordChild3, // #2 = $src1
/*1828*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1830*/        OPC_EmitMergeInputChains1_0,
/*1831*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4142:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*1840*/      0, /*End of Scope*/
/*1841*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2301
/*1845*/      OPC_RecordMemRef,
/*1846*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*1847*/      OPC_RecordChild1, // #1 = $rsrc
/*1848*/      OPC_RecordChild2, // #2 = $vdata
/*1849*/      OPC_Scope, 111, /*->1962*/ // 3 children in Scope
/*1851*/        OPC_CheckChild2Type, MVT::i32,
/*1853*/        OPC_CheckChild3Integer, 1, 
/*1855*/        OPC_RecordChild4, // #3 = $vaddr
/*1856*/        OPC_RecordChild5, // #4 = $soffset
/*1857*/        OPC_RecordChild6, // #5 = $inst_offset
/*1858*/        OPC_MoveChild, 6,
/*1860*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1863*/        OPC_MoveParent,
/*1864*/        OPC_RecordChild7, // #6 = $dfmt
/*1865*/        OPC_MoveChild, 7,
/*1867*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1870*/        OPC_MoveParent,
/*1871*/        OPC_MoveChild, 8,
/*1873*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1876*/        OPC_RecordNode, // #7 = $nfmt
/*1877*/        OPC_MoveParent,
/*1878*/        OPC_MoveChild, 9,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1883*/        OPC_RecordNode, // #8 = $offen
/*1884*/        OPC_MoveParent,
/*1885*/        OPC_MoveChild, 10,
/*1887*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1890*/        OPC_RecordNode, // #9 = $idxen
/*1891*/        OPC_MoveParent,
/*1892*/        OPC_MoveChild, 11,
/*1894*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1897*/        OPC_RecordNode, // #10 = $glc
/*1898*/        OPC_MoveParent,
/*1899*/        OPC_MoveChild, 12,
/*1901*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1904*/        OPC_RecordNode, // #11 = $slc
/*1905*/        OPC_MoveParent,
/*1906*/        OPC_MoveChild, 13,
/*1908*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1911*/        OPC_RecordNode, // #12 = $tfe
/*1912*/        OPC_MoveParent,
/*1913*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1915*/        OPC_EmitMergeInputChains1_0,
/*1916*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*1919*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*1922*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*1925*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*1928*/        OPC_EmitInteger, MVT::i1, 0, 
/*1931*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*1934*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*1937*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*1940*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*1943*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*1962*/      /*Scope*/ 111, /*->2074*/
/*1963*/        OPC_CheckChild2Type, MVT::v2i32,
/*1965*/        OPC_CheckChild3Integer, 2, 
/*1967*/        OPC_RecordChild4, // #3 = $vaddr
/*1968*/        OPC_RecordChild5, // #4 = $soffset
/*1969*/        OPC_RecordChild6, // #5 = $inst_offset
/*1970*/        OPC_MoveChild, 6,
/*1972*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1975*/        OPC_MoveParent,
/*1976*/        OPC_RecordChild7, // #6 = $dfmt
/*1977*/        OPC_MoveChild, 7,
/*1979*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1982*/        OPC_MoveParent,
/*1983*/        OPC_MoveChild, 8,
/*1985*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1988*/        OPC_RecordNode, // #7 = $nfmt
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_MoveChild, 9,
/*1992*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1995*/        OPC_RecordNode, // #8 = $offen
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_MoveChild, 10,
/*1999*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2002*/        OPC_RecordNode, // #9 = $idxen
/*2003*/        OPC_MoveParent,
/*2004*/        OPC_MoveChild, 11,
/*2006*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2009*/        OPC_RecordNode, // #10 = $glc
/*2010*/        OPC_MoveParent,
/*2011*/        OPC_MoveChild, 12,
/*2013*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2016*/        OPC_RecordNode, // #11 = $slc
/*2017*/        OPC_MoveParent,
/*2018*/        OPC_MoveChild, 13,
/*2020*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2023*/        OPC_RecordNode, // #12 = $tfe
/*2024*/        OPC_MoveParent,
/*2025*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2027*/        OPC_EmitMergeInputChains1_0,
/*2028*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2031*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2034*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2037*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2040*/        OPC_EmitInteger, MVT::i1, 0, 
/*2043*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2046*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2049*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2052*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2055*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2074*/      /*Scope*/ 96|128,1/*224*/, /*->2300*/
/*2076*/        OPC_CheckChild2Type, MVT::v4i32,
/*2078*/        OPC_Scope, 109, /*->2189*/ // 2 children in Scope
/*2080*/          OPC_CheckChild3Integer, 3, 
/*2082*/          OPC_RecordChild4, // #3 = $vaddr
/*2083*/          OPC_RecordChild5, // #4 = $soffset
/*2084*/          OPC_RecordChild6, // #5 = $inst_offset
/*2085*/          OPC_MoveChild, 6,
/*2087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2090*/          OPC_MoveParent,
/*2091*/          OPC_RecordChild7, // #6 = $dfmt
/*2092*/          OPC_MoveChild, 7,
/*2094*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2097*/          OPC_MoveParent,
/*2098*/          OPC_MoveChild, 8,
/*2100*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2103*/          OPC_RecordNode, // #7 = $nfmt
/*2104*/          OPC_MoveParent,
/*2105*/          OPC_MoveChild, 9,
/*2107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2110*/          OPC_RecordNode, // #8 = $offen
/*2111*/          OPC_MoveParent,
/*2112*/          OPC_MoveChild, 10,
/*2114*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2117*/          OPC_RecordNode, // #9 = $idxen
/*2118*/          OPC_MoveParent,
/*2119*/          OPC_MoveChild, 11,
/*2121*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2124*/          OPC_RecordNode, // #10 = $glc
/*2125*/          OPC_MoveParent,
/*2126*/          OPC_MoveChild, 12,
/*2128*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2131*/          OPC_RecordNode, // #11 = $slc
/*2132*/          OPC_MoveParent,
/*2133*/          OPC_MoveChild, 13,
/*2135*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2138*/          OPC_RecordNode, // #12 = $tfe
/*2139*/          OPC_MoveParent,
/*2140*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2142*/          OPC_EmitMergeInputChains1_0,
/*2143*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2146*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2149*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2152*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2155*/          OPC_EmitInteger, MVT::i1, 0, 
/*2158*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2161*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2164*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2167*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2170*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2189*/        /*Scope*/ 109, /*->2299*/
/*2190*/          OPC_CheckChild3Integer, 4, 
/*2192*/          OPC_RecordChild4, // #3 = $vaddr
/*2193*/          OPC_RecordChild5, // #4 = $soffset
/*2194*/          OPC_RecordChild6, // #5 = $inst_offset
/*2195*/          OPC_MoveChild, 6,
/*2197*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2200*/          OPC_MoveParent,
/*2201*/          OPC_RecordChild7, // #6 = $dfmt
/*2202*/          OPC_MoveChild, 7,
/*2204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2207*/          OPC_MoveParent,
/*2208*/          OPC_MoveChild, 8,
/*2210*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2213*/          OPC_RecordNode, // #7 = $nfmt
/*2214*/          OPC_MoveParent,
/*2215*/          OPC_MoveChild, 9,
/*2217*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2220*/          OPC_RecordNode, // #8 = $offen
/*2221*/          OPC_MoveParent,
/*2222*/          OPC_MoveChild, 10,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_RecordNode, // #9 = $idxen
/*2228*/          OPC_MoveParent,
/*2229*/          OPC_MoveChild, 11,
/*2231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2234*/          OPC_RecordNode, // #10 = $glc
/*2235*/          OPC_MoveParent,
/*2236*/          OPC_MoveChild, 12,
/*2238*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2241*/          OPC_RecordNode, // #11 = $slc
/*2242*/          OPC_MoveParent,
/*2243*/          OPC_MoveChild, 13,
/*2245*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2248*/          OPC_RecordNode, // #12 = $tfe
/*2249*/          OPC_MoveParent,
/*2250*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2252*/          OPC_EmitMergeInputChains1_0,
/*2253*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2256*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2259*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2262*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2265*/          OPC_EmitInteger, MVT::i1, 0, 
/*2268*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2271*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2274*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2277*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2280*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2299*/        0, /*End of Scope*/
/*2300*/      0, /*End of Scope*/
/*2301*/    /*SwitchOpcode*/ 67|128,18/*2371*/, TARGET_VAL(ISD::LOAD),// ->4676
/*2305*/      OPC_RecordMemRef,
/*2306*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2307*/      OPC_Scope, 52|128,7/*948*/, /*->3258*/ // 7 children in Scope
/*2310*/        OPC_RecordChild1, // #1 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*2311*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*2313*/        OPC_CheckType, MVT::i32,
/*2315*/        OPC_Scope, 25, /*->2342*/ // 26 children in Scope
/*2317*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2319*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2321*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2323*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2325*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2328*/          OPC_EmitMergeInputChains1_0,
/*2329*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2342*/        /*Scope*/ 25, /*->2368*/
/*2343*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2345*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2347*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2349*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2351*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2354*/          OPC_EmitMergeInputChains1_0,
/*2355*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2368*/        /*Scope*/ 25, /*->2394*/
/*2369*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2371*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2373*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2375*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2377*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2380*/          OPC_EmitMergeInputChains1_0,
/*2381*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2394*/        /*Scope*/ 25, /*->2420*/
/*2395*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2397*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2399*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2401*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2403*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2406*/          OPC_EmitMergeInputChains1_0,
/*2407*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2420*/        /*Scope*/ 23, /*->2444*/
/*2421*/          OPC_CheckPredicate, 29, // Predicate_load
/*2423*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2425*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2427*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2430*/          OPC_EmitMergeInputChains1_0,
/*2431*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2444*/        /*Scope*/ 35, /*->2480*/
/*2445*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2447*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2449*/          OPC_CheckPredicate, 31, // Predicate_sextloadi8_private
/*2451*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2453*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2456*/          OPC_EmitMergeInputChains1_0,
/*2457*/          OPC_EmitInteger, MVT::i1, 0, 
/*2460*/          OPC_EmitInteger, MVT::i1, 0, 
/*2463*/          OPC_EmitInteger, MVT::i1, 0, 
/*2466*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2480*/        /*Scope*/ 35, /*->2516*/
/*2481*/          OPC_CheckPredicate, 32, // Predicate_extload
/*2483*/          OPC_CheckPredicate, 33, // Predicate_extloadi8
/*2485*/          OPC_CheckPredicate, 34, // Predicate_extloadi8_private
/*2487*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2489*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2492*/          OPC_EmitMergeInputChains1_0,
/*2493*/          OPC_EmitInteger, MVT::i1, 0, 
/*2496*/          OPC_EmitInteger, MVT::i1, 0, 
/*2499*/          OPC_EmitInteger, MVT::i1, 0, 
/*2502*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2516*/        /*Scope*/ 35, /*->2552*/
/*2517*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2519*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2521*/          OPC_CheckPredicate, 35, // Predicate_sextloadi16_private
/*2523*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2525*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2528*/          OPC_EmitMergeInputChains1_0,
/*2529*/          OPC_EmitInteger, MVT::i1, 0, 
/*2532*/          OPC_EmitInteger, MVT::i1, 0, 
/*2535*/          OPC_EmitInteger, MVT::i1, 0, 
/*2538*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2552*/        /*Scope*/ 35, /*->2588*/
/*2553*/          OPC_CheckPredicate, 32, // Predicate_extload
/*2555*/          OPC_CheckPredicate, 36, // Predicate_extloadi16
/*2557*/          OPC_CheckPredicate, 37, // Predicate_extloadi16_private
/*2559*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2561*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2564*/          OPC_EmitMergeInputChains1_0,
/*2565*/          OPC_EmitInteger, MVT::i1, 0, 
/*2568*/          OPC_EmitInteger, MVT::i1, 0, 
/*2571*/          OPC_EmitInteger, MVT::i1, 0, 
/*2574*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2588*/        /*Scope*/ 33, /*->2622*/
/*2589*/          OPC_CheckPredicate, 29, // Predicate_load
/*2591*/          OPC_CheckPredicate, 38, // Predicate_load_private
/*2593*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2595*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2598*/          OPC_EmitMergeInputChains1_0,
/*2599*/          OPC_EmitInteger, MVT::i1, 0, 
/*2602*/          OPC_EmitInteger, MVT::i1, 0, 
/*2605*/          OPC_EmitInteger, MVT::i1, 0, 
/*2608*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2622*/        /*Scope*/ 22, /*->2645*/
/*2623*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2625*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2627*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2629*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2631*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2634*/          OPC_EmitMergeInputChains1_0,
/*2635*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2645*/        /*Scope*/ 22, /*->2668*/
/*2646*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2648*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2650*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2652*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2654*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2657*/          OPC_EmitMergeInputChains1_0,
/*2658*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2668*/        /*Scope*/ 22, /*->2691*/
/*2669*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2671*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2673*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2675*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2677*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2680*/          OPC_EmitMergeInputChains1_0,
/*2681*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2691*/        /*Scope*/ 22, /*->2714*/
/*2692*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2694*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2696*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2698*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2700*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2703*/          OPC_EmitMergeInputChains1_0,
/*2704*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2714*/        /*Scope*/ 20, /*->2735*/
/*2715*/          OPC_CheckPredicate, 29, // Predicate_load
/*2717*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2719*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2721*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2724*/          OPC_EmitMergeInputChains1_0,
/*2725*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*2735*/        /*Scope*/ 22, /*->2758*/
/*2736*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2738*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2740*/          OPC_CheckPredicate, 39, // Predicate_sextloadi8_constant
/*2742*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2744*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2747*/          OPC_EmitMergeInputChains1_0,
/*2748*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*2758*/        /*Scope*/ 22, /*->2781*/
/*2759*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2761*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2763*/          OPC_CheckPredicate, 40, // Predicate_az_extloadi8_constant
/*2765*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2767*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2770*/          OPC_EmitMergeInputChains1_0,
/*2771*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*2781*/        /*Scope*/ 22, /*->2804*/
/*2782*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2784*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2786*/          OPC_CheckPredicate, 41, // Predicate_sextloadi16_constant
/*2788*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2790*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2793*/          OPC_EmitMergeInputChains1_0,
/*2794*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*2804*/        /*Scope*/ 22, /*->2827*/
/*2805*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2807*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2809*/          OPC_CheckPredicate, 42, // Predicate_az_extloadi16_constant
/*2811*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2813*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2816*/          OPC_EmitMergeInputChains1_0,
/*2817*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*2827*/        /*Scope*/ 20, /*->2848*/
/*2828*/          OPC_CheckPredicate, 29, // Predicate_load
/*2830*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*2832*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2834*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*2837*/          OPC_EmitMergeInputChains1_0,
/*2838*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*2848*/        /*Scope*/ 8|128,2/*264*/, /*->3114*/
/*2850*/          OPC_CheckChild1Type, MVT::i32,
/*2852*/          OPC_Scope, 44, /*->2898*/ // 8 children in Scope
/*2854*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*2856*/            OPC_Scope, 19, /*->2877*/ // 2 children in Scope
/*2858*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2860*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*2862*/              OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2864*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2867*/              OPC_EmitMergeInputChains1_0,
/*2868*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2877*/            /*Scope*/ 19, /*->2897*/
/*2878*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2880*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*2882*/              OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2884*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2887*/              OPC_EmitMergeInputChains1_0,
/*2888*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2897*/            0, /*End of Scope*/
/*2898*/          /*Scope*/ 19, /*->2918*/
/*2899*/            OPC_CheckPredicate, 29, // Predicate_load
/*2901*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*2903*/            OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2905*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2908*/            OPC_EmitMergeInputChains1_0,
/*2909*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2918*/          /*Scope*/ 44, /*->2963*/
/*2919*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*2921*/            OPC_Scope, 19, /*->2942*/ // 2 children in Scope
/*2923*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2925*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2927*/              OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2929*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2932*/              OPC_EmitMergeInputChains1_0,
/*2933*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2942*/            /*Scope*/ 19, /*->2962*/
/*2943*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2945*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2947*/              OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2949*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2952*/              OPC_EmitMergeInputChains1_0,
/*2953*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2962*/            0, /*End of Scope*/
/*2963*/          /*Scope*/ 19, /*->2983*/
/*2964*/            OPC_CheckPredicate, 29, // Predicate_load
/*2966*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*2968*/            OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*2970*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2973*/            OPC_EmitMergeInputChains1_0,
/*2974*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2983*/          /*Scope*/ 44, /*->3028*/
/*2984*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*2986*/            OPC_Scope, 19, /*->3007*/ // 2 children in Scope
/*2988*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2990*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*2992*/              OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*2994*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2997*/              OPC_EmitMergeInputChains1_0,
/*2998*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3007*/            /*Scope*/ 19, /*->3027*/
/*3008*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3010*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*3012*/              OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*3014*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3017*/              OPC_EmitMergeInputChains1_0,
/*3018*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3027*/            0, /*End of Scope*/
/*3028*/          /*Scope*/ 19, /*->3048*/
/*3029*/            OPC_CheckPredicate, 29, // Predicate_load
/*3031*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*3033*/            OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*3035*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3038*/            OPC_EmitMergeInputChains1_0,
/*3039*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3048*/          /*Scope*/ 44, /*->3093*/
/*3049*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3051*/            OPC_Scope, 19, /*->3072*/ // 2 children in Scope
/*3053*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3055*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3057*/              OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*3059*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3062*/              OPC_EmitMergeInputChains1_0,
/*3063*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3072*/            /*Scope*/ 19, /*->3092*/
/*3073*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3075*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3077*/              OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*3079*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3082*/              OPC_EmitMergeInputChains1_0,
/*3083*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3092*/            0, /*End of Scope*/
/*3093*/          /*Scope*/ 19, /*->3113*/
/*3094*/            OPC_CheckPredicate, 29, // Predicate_load
/*3096*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3098*/            OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*3100*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3103*/            OPC_EmitMergeInputChains1_0,
/*3104*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3113*/          0, /*End of Scope*/
/*3114*/        /*Scope*/ 28, /*->3143*/
/*3115*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3117*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3119*/          OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*3121*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3123*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3126*/          OPC_EmitMergeInputChains1_0,
/*3127*/          OPC_EmitInteger, MVT::i1, 0, 
/*3130*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 2, 5, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3143*/        /*Scope*/ 28, /*->3172*/
/*3144*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3146*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3148*/          OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*3150*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3152*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3155*/          OPC_EmitMergeInputChains1_0,
/*3156*/          OPC_EmitInteger, MVT::i1, 0, 
/*3159*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3162*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 2, 5, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3172*/        /*Scope*/ 28, /*->3201*/
/*3173*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3175*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3177*/          OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*3179*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3181*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3184*/          OPC_EmitMergeInputChains1_0,
/*3185*/          OPC_EmitInteger, MVT::i1, 0, 
/*3188*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3191*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 2, 5, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3201*/        /*Scope*/ 28, /*->3230*/
/*3202*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3204*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3206*/          OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*3208*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3210*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3213*/          OPC_EmitMergeInputChains1_0,
/*3214*/          OPC_EmitInteger, MVT::i1, 0, 
/*3217*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3220*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 2, 5, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3230*/        /*Scope*/ 26, /*->3257*/
/*3231*/          OPC_CheckPredicate, 29, // Predicate_load
/*3233*/          OPC_CheckPredicate, 51, // Predicate_local_load
/*3235*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3237*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3240*/          OPC_EmitMergeInputChains1_0,
/*3241*/          OPC_EmitInteger, MVT::i1, 0, 
/*3244*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3247*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 2, 5, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3257*/        0, /*End of Scope*/
/*3258*/      /*Scope*/ 82, /*->3341*/
/*3259*/        OPC_MoveChild, 1,
/*3261*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3264*/        OPC_RecordChild0, // #1 = $sbase
/*3265*/        OPC_RecordChild1, // #2 = $offset
/*3266*/        OPC_MoveChild, 1,
/*3268*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3271*/        OPC_Scope, 29, /*->3302*/ // 2 children in Scope
/*3273*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*3275*/          OPC_MoveParent,
/*3276*/          OPC_CheckType, MVT::i64,
/*3278*/          OPC_MoveParent,
/*3279*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3281*/          OPC_CheckPredicate, 29, // Predicate_load
/*3283*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3285*/          OPC_CheckType, MVT::i32,
/*3287*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3289*/          OPC_EmitMergeInputChains1_0,
/*3290*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3293*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3302*/        /*Scope*/ 37, /*->3340*/
/*3303*/          OPC_CheckPredicate, 53, // Predicate_IMM32bit
/*3305*/          OPC_MoveParent,
/*3306*/          OPC_CheckType, MVT::i64,
/*3308*/          OPC_MoveParent,
/*3309*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3311*/          OPC_CheckPredicate, 29, // Predicate_load
/*3313*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3315*/          OPC_CheckType, MVT::i32,
/*3317*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3319*/          OPC_EmitMergeInputChains1_0,
/*3320*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3323*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3331*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3340*/        0, /*End of Scope*/
/*3341*/      /*Scope*/ 25|128,3/*409*/, /*->3752*/
/*3343*/        OPC_RecordChild1, // #1 = $sbase
/*3344*/        OPC_Scope, 33|128,1/*161*/, /*->3508*/ // 2 children in Scope
/*3347*/          OPC_CheckChild1Type, MVT::i64,
/*3349*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3351*/          OPC_Scope, 21, /*->3374*/ // 7 children in Scope
/*3353*/            OPC_CheckPredicate, 29, // Predicate_load
/*3355*/            OPC_CheckPredicate, 43, // Predicate_constant_load
/*3357*/            OPC_CheckType, MVT::i32,
/*3359*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3361*/            OPC_EmitMergeInputChains1_0,
/*3362*/            OPC_EmitInteger, MVT::i32, 0, 
/*3365*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3374*/          /*Scope*/ 19, /*->3394*/
/*3375*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3377*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3379*/            OPC_CheckPredicate, 54, // Predicate_sextloadi8_flat
/*3381*/            OPC_CheckType, MVT::i32,
/*3383*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3385*/            OPC_EmitMergeInputChains1_0,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr)
/*3394*/          /*Scope*/ 19, /*->3414*/
/*3395*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3397*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3399*/            OPC_CheckPredicate, 55, // Predicate_az_extloadi8_flat
/*3401*/            OPC_CheckType, MVT::i32,
/*3403*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3405*/            OPC_EmitMergeInputChains1_0,
/*3406*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr)
/*3414*/          /*Scope*/ 19, /*->3434*/
/*3415*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3417*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3419*/            OPC_CheckPredicate, 56, // Predicate_sextloadi16_flat
/*3421*/            OPC_CheckType, MVT::i32,
/*3423*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3425*/            OPC_EmitMergeInputChains1_0,
/*3426*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr)
/*3434*/          /*Scope*/ 19, /*->3454*/
/*3435*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3437*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3439*/            OPC_CheckPredicate, 57, // Predicate_az_extloadi16_flat
/*3441*/            OPC_CheckType, MVT::i32,
/*3443*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3445*/            OPC_EmitMergeInputChains1_0,
/*3446*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr)
/*3454*/          /*Scope*/ 32, /*->3487*/
/*3455*/            OPC_CheckPredicate, 29, // Predicate_load
/*3457*/            OPC_CheckPredicate, 58, // Predicate_flat_load
/*3459*/            OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->3473
/*3462*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3464*/              OPC_EmitMergeInputChains1_0,
/*3465*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr)
/*3473*/            /*SwitchType*/ 11, MVT::i64,// ->3486
/*3475*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3477*/              OPC_EmitMergeInputChains1_0,
/*3478*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3486*/            0, // EndSwitchType
/*3487*/          /*Scope*/ 19, /*->3507*/
/*3488*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3490*/            OPC_CheckPredicate, 59, // Predicate_az_extloadi32
/*3492*/            OPC_CheckPredicate, 60, // Predicate_az_extloadi32_flat
/*3494*/            OPC_CheckType, MVT::i64,
/*3496*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3498*/            OPC_EmitMergeInputChains1_0,
/*3499*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                    // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3507*/          0, /*End of Scope*/
/*3508*/        /*Scope*/ 113|128,1/*241*/, /*->3751*/
/*3510*/          OPC_CheckChild1Type, MVT::i32,
/*3512*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3514*/          OPC_CheckType, MVT::i32,
/*3516*/          OPC_Scope, 44, /*->3562*/ // 5 children in Scope
/*3518*/            OPC_CheckPredicate, 29, // Predicate_load
/*3520*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*3522*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3524*/            OPC_EmitMergeInputChains1_0,
/*3525*/            OPC_EmitInteger, MVT::i32, 0, 
/*3528*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3540*/            OPC_EmitInteger, MVT::i32, 1, 
/*3543*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3546*/            OPC_EmitInteger, MVT::i32, 0, 
/*3549*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*3562*/          /*Scope*/ 46, /*->3609*/
/*3563*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3565*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3567*/            OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*3569*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3571*/            OPC_EmitMergeInputChains1_0,
/*3572*/            OPC_EmitInteger, MVT::i32, 0, 
/*3575*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3587*/            OPC_EmitInteger, MVT::i32, 1, 
/*3590*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3593*/            OPC_EmitInteger, MVT::i32, 0, 
/*3596*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*3609*/          /*Scope*/ 46, /*->3656*/
/*3610*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3612*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3614*/            OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*3616*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3618*/            OPC_EmitMergeInputChains1_0,
/*3619*/            OPC_EmitInteger, MVT::i32, 0, 
/*3622*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3634*/            OPC_EmitInteger, MVT::i32, 1, 
/*3637*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3640*/            OPC_EmitInteger, MVT::i32, 0, 
/*3643*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*3656*/          /*Scope*/ 46, /*->3703*/
/*3657*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3659*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3661*/            OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*3663*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3665*/            OPC_EmitMergeInputChains1_0,
/*3666*/            OPC_EmitInteger, MVT::i32, 0, 
/*3669*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3681*/            OPC_EmitInteger, MVT::i32, 1, 
/*3684*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3687*/            OPC_EmitInteger, MVT::i32, 0, 
/*3690*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*3703*/          /*Scope*/ 46, /*->3750*/
/*3704*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3706*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3708*/            OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*3710*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3712*/            OPC_EmitMergeInputChains1_0,
/*3713*/            OPC_EmitInteger, MVT::i32, 0, 
/*3716*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3728*/            OPC_EmitInteger, MVT::i32, 1, 
/*3731*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3734*/            OPC_EmitInteger, MVT::i32, 0, 
/*3737*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*3750*/          0, /*End of Scope*/
/*3751*/        0, /*End of Scope*/
/*3752*/      /*Scope*/ 82, /*->3835*/
/*3753*/        OPC_MoveChild, 1,
/*3755*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3758*/        OPC_RecordChild0, // #1 = $sbase
/*3759*/        OPC_RecordChild1, // #2 = $offset
/*3760*/        OPC_MoveChild, 1,
/*3762*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3765*/        OPC_Scope, 29, /*->3796*/ // 2 children in Scope
/*3767*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*3769*/          OPC_MoveParent,
/*3770*/          OPC_CheckType, MVT::i64,
/*3772*/          OPC_MoveParent,
/*3773*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3775*/          OPC_CheckPredicate, 29, // Predicate_load
/*3777*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3779*/          OPC_CheckType, MVT::f32,
/*3781*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3783*/          OPC_EmitMergeInputChains1_0,
/*3784*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3787*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3796*/        /*Scope*/ 37, /*->3834*/
/*3797*/          OPC_CheckPredicate, 53, // Predicate_IMM32bit
/*3799*/          OPC_MoveParent,
/*3800*/          OPC_CheckType, MVT::i64,
/*3802*/          OPC_MoveParent,
/*3803*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3805*/          OPC_CheckPredicate, 29, // Predicate_load
/*3807*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3809*/          OPC_CheckType, MVT::f32,
/*3811*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3813*/          OPC_EmitMergeInputChains1_0,
/*3814*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3817*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3825*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3834*/        0, /*End of Scope*/
/*3835*/      /*Scope*/ 65|128,3/*449*/, /*->4286*/
/*3837*/        OPC_RecordChild1, // #1 = $sbase
/*3838*/        OPC_Scope, 25, /*->3865*/ // 2 children in Scope
/*3840*/          OPC_CheckChild1Type, MVT::i64,
/*3842*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3844*/          OPC_CheckPredicate, 29, // Predicate_load
/*3846*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*3848*/          OPC_CheckType, MVT::f32,
/*3850*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3852*/          OPC_EmitMergeInputChains1_0,
/*3853*/          OPC_EmitInteger, MVT::i32, 0, 
/*3856*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*3865*/        /*Scope*/ 34|128,3/*418*/, /*->4285*/
/*3867*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3869*/          OPC_CheckPredicate, 29, // Predicate_load
/*3871*/          OPC_Scope, 28, /*->3901*/ // 7 children in Scope
/*3873*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*3875*/            OPC_CheckPredicate, 61, // Predicate_local_load_aligned8bytes
/*3877*/            OPC_CheckType, MVT::v2i32,
/*3879*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3881*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3884*/            OPC_EmitMergeInputChains1_0,
/*3885*/            OPC_EmitInteger, MVT::i1, 0, 
/*3888*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3891*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 4, 2, 5, 
                    // Src: (ld:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>><<P:Predicate_local_load_aligned8bytes>> - Complexity = 113
                    // Dst: (DS_READ_B64:v2i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*3901*/          /*Scope*/ 46, /*->3948*/
/*3902*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3904*/            OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->3926
/*3907*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3909*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*3912*/              OPC_EmitMergeInputChains1_0,
/*3913*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3926*/            /*SwitchType*/ 19, MVT::v4i32,// ->3947
/*3928*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3930*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*3933*/              OPC_EmitMergeInputChains1_0,
/*3934*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3947*/            0, // EndSwitchType
/*3948*/          /*Scope*/ 66, /*->4015*/
/*3949*/            OPC_CheckPredicate, 38, // Predicate_load_private
/*3951*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->3983
/*3954*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3956*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3959*/              OPC_EmitMergeInputChains1_0,
/*3960*/              OPC_EmitInteger, MVT::i1, 0, 
/*3963*/              OPC_EmitInteger, MVT::i1, 0, 
/*3966*/              OPC_EmitInteger, MVT::i1, 0, 
/*3969*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3983*/            /*SwitchType*/ 29, MVT::v4i32,// ->4014
/*3985*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3987*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3990*/              OPC_EmitMergeInputChains1_0,
/*3991*/              OPC_EmitInteger, MVT::i1, 0, 
/*3994*/              OPC_EmitInteger, MVT::i1, 0, 
/*3997*/              OPC_EmitInteger, MVT::i1, 0, 
/*4000*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4014*/            0, // EndSwitchType
/*4015*/          /*Scope*/ 40, /*->4056*/
/*4016*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4018*/            OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->4037
/*4021*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4023*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4026*/              OPC_EmitMergeInputChains1_0,
/*4027*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*4037*/            /*SwitchType*/ 16, MVT::v4i32,// ->4055
/*4039*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4041*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4044*/              OPC_EmitMergeInputChains1_0,
/*4045*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset)
/*4055*/            0, // EndSwitchType
/*4056*/          /*Scope*/ 24, /*->4081*/
/*4057*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*4059*/            OPC_CheckType, MVT::v2i32,
/*4061*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4063*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4066*/            OPC_EmitMergeInputChains1_0,
/*4067*/            OPC_EmitInteger, MVT::i1, 0, 
/*4070*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 5, 2, 3, 4, 
                    // Src: (ld:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 16
                    // Dst: (DS_READ2_B32:v2i32 0:i1, ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1)
/*4081*/          /*Scope*/ 40, /*->4122*/
/*4082*/            OPC_CheckPredicate, 43, // Predicate_constant_load
/*4084*/            OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->4103
/*4087*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4089*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4092*/              OPC_EmitMergeInputChains1_0,
/*4093*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*4103*/            /*SwitchType*/ 16, MVT::v4i32,// ->4121
/*4105*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4107*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*4110*/              OPC_EmitMergeInputChains1_0,
/*4111*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i16:$offset)
/*4121*/            0, // EndSwitchType
/*4122*/          /*Scope*/ 32|128,1/*160*/, /*->4284*/
/*4124*/            OPC_CheckChild1Type, MVT::i32,
/*4126*/            OPC_Scope, 38, /*->4166*/ // 4 children in Scope
/*4128*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4130*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4148
/*4133*/                OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4135*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4138*/                OPC_EmitMergeInputChains1_0,
/*4139*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4148*/              /*SwitchType*/ 15, MVT::v4i32,// ->4165
/*4150*/                OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4152*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4155*/                OPC_EmitMergeInputChains1_0,
/*4156*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4165*/              0, // EndSwitchType
/*4166*/            /*Scope*/ 38, /*->4205*/
/*4167*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4169*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4187
/*4172*/                OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4174*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4177*/                OPC_EmitMergeInputChains1_0,
/*4178*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4187*/              /*SwitchType*/ 15, MVT::v4i32,// ->4204
/*4189*/                OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*4191*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4194*/                OPC_EmitMergeInputChains1_0,
/*4195*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4204*/              0, // EndSwitchType
/*4205*/            /*Scope*/ 38, /*->4244*/
/*4206*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4208*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4226
/*4211*/                OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*4213*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4216*/                OPC_EmitMergeInputChains1_0,
/*4217*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4226*/              /*SwitchType*/ 15, MVT::v4i32,// ->4243
/*4228*/                OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*4230*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4233*/                OPC_EmitMergeInputChains1_0,
/*4234*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4243*/              0, // EndSwitchType
/*4244*/            /*Scope*/ 38, /*->4283*/
/*4245*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4247*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4265
/*4250*/                OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*4252*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4255*/                OPC_EmitMergeInputChains1_0,
/*4256*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4265*/              /*SwitchType*/ 15, MVT::v4i32,// ->4282
/*4267*/                OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*4269*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4272*/                OPC_EmitMergeInputChains1_0,
/*4273*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4282*/              0, // EndSwitchType
/*4283*/            0, /*End of Scope*/
/*4284*/          0, /*End of Scope*/
/*4285*/        0, /*End of Scope*/
/*4286*/      /*Scope*/ 127|128,1/*255*/, /*->4543*/
/*4288*/        OPC_MoveChild, 1,
/*4290*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4293*/        OPC_RecordChild0, // #1 = $sbase
/*4294*/        OPC_RecordChild1, // #2 = $offset
/*4295*/        OPC_MoveChild, 1,
/*4297*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4300*/        OPC_Scope, 99, /*->4401*/ // 2 children in Scope
/*4302*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*4304*/          OPC_MoveParent,
/*4305*/          OPC_CheckType, MVT::i64,
/*4307*/          OPC_MoveParent,
/*4308*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4310*/          OPC_CheckPredicate, 29, // Predicate_load
/*4312*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4314*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4332
/*4317*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4319*/            OPC_EmitMergeInputChains1_0,
/*4320*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4323*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4332*/          /*SwitchType*/ 15, MVT::v4i32,// ->4349
/*4334*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4336*/            OPC_EmitMergeInputChains1_0,
/*4337*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4340*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4349*/          /*SwitchType*/ 15, MVT::v32i8,// ->4366
/*4351*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4353*/            OPC_EmitMergeInputChains1_0,
/*4354*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4357*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4366*/          /*SwitchType*/ 15, MVT::v8i32,// ->4383
/*4368*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4370*/            OPC_EmitMergeInputChains1_0,
/*4371*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4374*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4383*/          /*SwitchType*/ 15, MVT::v16i32,// ->4400
/*4385*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4387*/            OPC_EmitMergeInputChains1_0,
/*4388*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4391*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4400*/          0, // EndSwitchType
/*4401*/        /*Scope*/ 11|128,1/*139*/, /*->4542*/
/*4403*/          OPC_CheckPredicate, 53, // Predicate_IMM32bit
/*4405*/          OPC_MoveParent,
/*4406*/          OPC_CheckType, MVT::i64,
/*4408*/          OPC_MoveParent,
/*4409*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4411*/          OPC_CheckPredicate, 29, // Predicate_load
/*4413*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4415*/          OPC_SwitchType /*5 cases */, 23, MVT::v2i32,// ->4441
/*4418*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4420*/            OPC_EmitMergeInputChains1_0,
/*4421*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4424*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4432*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4441*/          /*SwitchType*/ 23, MVT::v4i32,// ->4466
/*4443*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4445*/            OPC_EmitMergeInputChains1_0,
/*4446*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4449*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4457*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4466*/          /*SwitchType*/ 23, MVT::v32i8,// ->4491
/*4468*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4470*/            OPC_EmitMergeInputChains1_0,
/*4471*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4474*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4482*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4491*/          /*SwitchType*/ 23, MVT::v8i32,// ->4516
/*4493*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4495*/            OPC_EmitMergeInputChains1_0,
/*4496*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4499*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4507*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4516*/          /*SwitchType*/ 23, MVT::v16i32,// ->4541
/*4518*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4520*/            OPC_EmitMergeInputChains1_0,
/*4521*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4524*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4532*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4541*/          0, // EndSwitchType
/*4542*/        0, /*End of Scope*/
/*4543*/      /*Scope*/ 2|128,1/*130*/, /*->4675*/
/*4545*/        OPC_RecordChild1, // #1 = $sbase
/*4546*/        OPC_CheckChild1Type, MVT::i64,
/*4548*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4550*/        OPC_CheckPredicate, 29, // Predicate_load
/*4552*/        OPC_Scope, 89, /*->4643*/ // 2 children in Scope
/*4554*/          OPC_CheckPredicate, 43, // Predicate_constant_load
/*4556*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4574
/*4559*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4561*/            OPC_EmitMergeInputChains1_0,
/*4562*/            OPC_EmitInteger, MVT::i32, 0, 
/*4565*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*4574*/          /*SwitchType*/ 15, MVT::v4i32,// ->4591
/*4576*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4578*/            OPC_EmitMergeInputChains1_0,
/*4579*/            OPC_EmitInteger, MVT::i32, 0, 
/*4582*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*4591*/          /*SwitchType*/ 15, MVT::v32i8,// ->4608
/*4593*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4595*/            OPC_EmitMergeInputChains1_0,
/*4596*/            OPC_EmitInteger, MVT::i32, 0, 
/*4599*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*4608*/          /*SwitchType*/ 15, MVT::v8i32,// ->4625
/*4610*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4612*/            OPC_EmitMergeInputChains1_0,
/*4613*/            OPC_EmitInteger, MVT::i32, 0, 
/*4616*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*4625*/          /*SwitchType*/ 15, MVT::v16i32,// ->4642
/*4627*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4629*/            OPC_EmitMergeInputChains1_0,
/*4630*/            OPC_EmitInteger, MVT::i32, 0, 
/*4633*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*4642*/          0, // EndSwitchType
/*4643*/        /*Scope*/ 30, /*->4674*/
/*4644*/          OPC_CheckPredicate, 58, // Predicate_flat_load
/*4646*/          OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->4660
/*4649*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4651*/            OPC_EmitMergeInputChains1_0,
/*4652*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr)
/*4660*/          /*SwitchType*/ 11, MVT::v4i32,// ->4673
/*4662*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4664*/            OPC_EmitMergeInputChains1_0,
/*4665*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr)
/*4673*/          0, // EndSwitchType
/*4674*/        0, /*End of Scope*/
/*4675*/      0, /*End of Scope*/
/*4676*/    /*SwitchOpcode*/ 14|128,10/*1294*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->5974
/*4680*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*4681*/      OPC_Scope, 79, /*->4762*/ // 12 children in Scope
/*4683*/        OPC_CheckChild1Integer, 48|128,32/*4144*/, 
/*4686*/        OPC_RecordChild2, // #1 = $en
/*4687*/        OPC_MoveChild, 2,
/*4689*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4692*/        OPC_MoveParent,
/*4693*/        OPC_RecordChild3, // #2 = $vm
/*4694*/        OPC_MoveChild, 3,
/*4696*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4699*/        OPC_MoveParent,
/*4700*/        OPC_RecordChild4, // #3 = $done
/*4701*/        OPC_MoveChild, 4,
/*4703*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_RecordChild5, // #4 = $tgt
/*4708*/        OPC_MoveChild, 5,
/*4710*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4713*/        OPC_MoveParent,
/*4714*/        OPC_RecordChild6, // #5 = $compr
/*4715*/        OPC_MoveChild, 6,
/*4717*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4720*/        OPC_MoveParent,
/*4721*/        OPC_RecordChild7, // #6 = $src0
/*4722*/        OPC_MoveChild, 8,
/*4724*/        OPC_RecordNode, // #7 = $src1
/*4725*/        OPC_MoveParent,
/*4726*/        OPC_MoveChild, 9,
/*4728*/        OPC_RecordNode, // #8 = $src2
/*4729*/        OPC_MoveParent,
/*4730*/        OPC_MoveChild, 10,
/*4732*/        OPC_RecordNode, // #9 = $src3
/*4733*/        OPC_MoveParent,
/*4734*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4736*/        OPC_EmitMergeInputChains1_0,
/*4737*/        OPC_EmitConvertToTarget, 1,
/*4739*/        OPC_EmitConvertToTarget, 4,
/*4741*/        OPC_EmitConvertToTarget, 5,
/*4743*/        OPC_EmitConvertToTarget, 3,
/*4745*/        OPC_EmitConvertToTarget, 2,
/*4747*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4144:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*4762*/      /*Scope*/ 77|128,2/*333*/, /*->5097*/
/*4764*/        OPC_CheckChild1Integer, 33|128,32/*4129*/, 
/*4767*/        OPC_RecordChild2, // #1 = $src
/*4768*/        OPC_RecordChild3, // #2 = $arraybase
/*4769*/        OPC_MoveChild, 3,
/*4771*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4774*/        OPC_MoveParent,
/*4775*/        OPC_Scope, 79, /*->4856*/ // 4 children in Scope
/*4777*/          OPC_CheckChild4Integer, 0, 
/*4779*/          OPC_RecordChild5, // #3 = $mask
/*4780*/          OPC_MoveChild, 5,
/*4782*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4785*/          OPC_MoveParent,
/*4786*/          OPC_Scope, 33, /*->4821*/ // 2 children in Scope
/*4788*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*4790*/            OPC_EmitMergeInputChains1_0,
/*4791*/            OPC_EmitInteger, MVT::i32, 0, 
/*4794*/            OPC_EmitConvertToTarget, 2,
/*4796*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4800*/            OPC_EmitConvertToTarget, 3,
/*4802*/            OPC_EmitInteger, MVT::i32, 32, 
/*4805*/            OPC_EmitInteger, MVT::i32, 0, 
/*4808*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*4821*/          /*Scope*/ 33, /*->4855*/
/*4822*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4824*/            OPC_EmitMergeInputChains1_0,
/*4825*/            OPC_EmitInteger, MVT::i32, 0, 
/*4828*/            OPC_EmitConvertToTarget, 2,
/*4830*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4834*/            OPC_EmitConvertToTarget, 3,
/*4836*/            OPC_EmitInteger, MVT::i32, 64, 
/*4839*/            OPC_EmitInteger, MVT::i32, 0, 
/*4842*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*4855*/          0, /*End of Scope*/
/*4856*/        /*Scope*/ 79, /*->4936*/
/*4857*/          OPC_CheckChild4Integer, 1, 
/*4859*/          OPC_RecordChild5, // #3 = $mask
/*4860*/          OPC_MoveChild, 5,
/*4862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4865*/          OPC_MoveParent,
/*4866*/          OPC_Scope, 33, /*->4901*/ // 2 children in Scope
/*4868*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*4870*/            OPC_EmitMergeInputChains1_0,
/*4871*/            OPC_EmitInteger, MVT::i32, 0, 
/*4874*/            OPC_EmitConvertToTarget, 2,
/*4876*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4880*/            OPC_EmitConvertToTarget, 3,
/*4882*/            OPC_EmitInteger, MVT::i32, 33, 
/*4885*/            OPC_EmitInteger, MVT::i32, 0, 
/*4888*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*4901*/          /*Scope*/ 33, /*->4935*/
/*4902*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4904*/            OPC_EmitMergeInputChains1_0,
/*4905*/            OPC_EmitInteger, MVT::i32, 0, 
/*4908*/            OPC_EmitConvertToTarget, 2,
/*4910*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4914*/            OPC_EmitConvertToTarget, 3,
/*4916*/            OPC_EmitInteger, MVT::i32, 65, 
/*4919*/            OPC_EmitInteger, MVT::i32, 0, 
/*4922*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*4935*/          0, /*End of Scope*/
/*4936*/        /*Scope*/ 79, /*->5016*/
/*4937*/          OPC_CheckChild4Integer, 2, 
/*4939*/          OPC_RecordChild5, // #3 = $mask
/*4940*/          OPC_MoveChild, 5,
/*4942*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4945*/          OPC_MoveParent,
/*4946*/          OPC_Scope, 33, /*->4981*/ // 2 children in Scope
/*4948*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*4950*/            OPC_EmitMergeInputChains1_0,
/*4951*/            OPC_EmitInteger, MVT::i32, 0, 
/*4954*/            OPC_EmitConvertToTarget, 2,
/*4956*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4960*/            OPC_EmitConvertToTarget, 3,
/*4962*/            OPC_EmitInteger, MVT::i32, 34, 
/*4965*/            OPC_EmitInteger, MVT::i32, 0, 
/*4968*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*4981*/          /*Scope*/ 33, /*->5015*/
/*4982*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4984*/            OPC_EmitMergeInputChains1_0,
/*4985*/            OPC_EmitInteger, MVT::i32, 0, 
/*4988*/            OPC_EmitConvertToTarget, 2,
/*4990*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*4994*/            OPC_EmitConvertToTarget, 3,
/*4996*/            OPC_EmitInteger, MVT::i32, 66, 
/*4999*/            OPC_EmitInteger, MVT::i32, 0, 
/*5002*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5015*/          0, /*End of Scope*/
/*5016*/        /*Scope*/ 79, /*->5096*/
/*5017*/          OPC_CheckChild4Integer, 3, 
/*5019*/          OPC_RecordChild5, // #3 = $mask
/*5020*/          OPC_MoveChild, 5,
/*5022*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_Scope, 33, /*->5061*/ // 2 children in Scope
/*5028*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5030*/            OPC_EmitMergeInputChains1_0,
/*5031*/            OPC_EmitInteger, MVT::i32, 0, 
/*5034*/            OPC_EmitConvertToTarget, 2,
/*5036*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5040*/            OPC_EmitConvertToTarget, 3,
/*5042*/            OPC_EmitInteger, MVT::i32, 35, 
/*5045*/            OPC_EmitInteger, MVT::i32, 0, 
/*5048*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5061*/          /*Scope*/ 33, /*->5095*/
/*5062*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5064*/            OPC_EmitMergeInputChains1_0,
/*5065*/            OPC_EmitInteger, MVT::i32, 0, 
/*5068*/            OPC_EmitConvertToTarget, 2,
/*5070*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5074*/            OPC_EmitConvertToTarget, 3,
/*5076*/            OPC_EmitInteger, MVT::i32, 67, 
/*5079*/            OPC_EmitInteger, MVT::i32, 0, 
/*5082*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4129:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5095*/          0, /*End of Scope*/
/*5096*/        0, /*End of Scope*/
/*5097*/      /*Scope*/ 90|128,1/*218*/, /*->5317*/
/*5099*/        OPC_CheckChild1Integer, 30|128,32/*4126*/, 
/*5102*/        OPC_Scope, 104, /*->5208*/ // 2 children in Scope
/*5104*/          OPC_CheckChild2Integer, 1, 
/*5106*/          OPC_Scope, 49, /*->5157*/ // 2 children in Scope
/*5108*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5110*/            OPC_EmitMergeInputChains1_0,
/*5111*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5118*/            OPC_EmitInteger, MVT::i32, 1, 
/*5121*/            OPC_EmitInteger, MVT::i32, 60, 
/*5124*/            OPC_EmitInteger, MVT::i32, 7, 
/*5127*/            OPC_EmitInteger, MVT::i32, 7, 
/*5130*/            OPC_EmitInteger, MVT::i32, 7, 
/*5133*/            OPC_EmitInteger, MVT::i32, 7, 
/*5136*/            OPC_EmitInteger, MVT::i32, 39, 
/*5139*/            OPC_EmitInteger, MVT::i32, 0, 
/*5142*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4126:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5157*/          /*Scope*/ 49, /*->5207*/
/*5158*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5160*/            OPC_EmitMergeInputChains1_0,
/*5161*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5168*/            OPC_EmitInteger, MVT::i32, 1, 
/*5171*/            OPC_EmitInteger, MVT::i32, 60, 
/*5174*/            OPC_EmitInteger, MVT::i32, 7, 
/*5177*/            OPC_EmitInteger, MVT::i32, 7, 
/*5180*/            OPC_EmitInteger, MVT::i32, 7, 
/*5183*/            OPC_EmitInteger, MVT::i32, 7, 
/*5186*/            OPC_EmitInteger, MVT::i32, 83, 
/*5189*/            OPC_EmitInteger, MVT::i32, 0, 
/*5192*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4126:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5207*/          0, /*End of Scope*/
/*5208*/        /*Scope*/ 107, /*->5316*/
/*5209*/          OPC_RecordChild2, // #1 = $type
/*5210*/          OPC_MoveChild, 2,
/*5212*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5215*/          OPC_MoveParent,
/*5216*/          OPC_Scope, 48, /*->5266*/ // 2 children in Scope
/*5218*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5220*/            OPC_EmitMergeInputChains1_0,
/*5221*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5228*/            OPC_EmitConvertToTarget, 1,
/*5230*/            OPC_EmitInteger, MVT::i32, 0, 
/*5233*/            OPC_EmitInteger, MVT::i32, 7, 
/*5236*/            OPC_EmitInteger, MVT::i32, 7, 
/*5239*/            OPC_EmitInteger, MVT::i32, 7, 
/*5242*/            OPC_EmitInteger, MVT::i32, 7, 
/*5245*/            OPC_EmitInteger, MVT::i32, 39, 
/*5248*/            OPC_EmitInteger, MVT::i32, 0, 
/*5251*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4126:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5266*/          /*Scope*/ 48, /*->5315*/
/*5267*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5269*/            OPC_EmitMergeInputChains1_0,
/*5270*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5277*/            OPC_EmitConvertToTarget, 1,
/*5279*/            OPC_EmitInteger, MVT::i32, 0, 
/*5282*/            OPC_EmitInteger, MVT::i32, 7, 
/*5285*/            OPC_EmitInteger, MVT::i32, 7, 
/*5288*/            OPC_EmitInteger, MVT::i32, 7, 
/*5291*/            OPC_EmitInteger, MVT::i32, 7, 
/*5294*/            OPC_EmitInteger, MVT::i32, 83, 
/*5297*/            OPC_EmitInteger, MVT::i32, 0, 
/*5300*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4126:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5315*/          0, /*End of Scope*/
/*5316*/        0, /*End of Scope*/
/*5317*/      /*Scope*/ 24, /*->5342*/
/*5318*/        OPC_CheckChild1Integer, 2|128,33/*4226*/, 
/*5321*/        OPC_RecordChild2, // #1 = $simm16
/*5322*/        OPC_MoveChild, 2,
/*5324*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5327*/        OPC_MoveParent,
/*5328*/        OPC_RecordChild3, // #2 = $m0
/*5329*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5331*/        OPC_EmitMergeInputChains1_0,
/*5332*/        OPC_EmitConvertToTarget, 1,
/*5334*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_void 4226:iPTR, (imm:i32):$simm16, M0Reg:i32:$m0) - Complexity = 11
                // Dst: (S_SENDMSG (imm:i32):$simm16, M0Reg:i32:$m0)
/*5342*/      /*Scope*/ 25, /*->5368*/
/*5343*/        OPC_CheckChild1Integer, 97|128,31/*4065*/, 
/*5346*/        OPC_Scope, 9, /*->5357*/ // 2 children in Scope
/*5348*/          OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5350*/          OPC_EmitMergeInputChains1_0,
/*5351*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4065:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5357*/        /*Scope*/ 9, /*->5367*/
/*5358*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5360*/          OPC_EmitMergeInputChains1_0,
/*5361*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4065:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5367*/        0, /*End of Scope*/
/*5368*/      /*Scope*/ 25, /*->5394*/
/*5369*/        OPC_CheckChild1Integer, 96|128,31/*4064*/, 
/*5372*/        OPC_Scope, 9, /*->5383*/ // 2 children in Scope
/*5374*/          OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5376*/          OPC_EmitMergeInputChains1_0,
/*5377*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4064:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5383*/        /*Scope*/ 9, /*->5393*/
/*5384*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5386*/          OPC_EmitMergeInputChains1_0,
/*5387*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4064:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5393*/        0, /*End of Scope*/
/*5394*/      /*Scope*/ 22, /*->5417*/
/*5395*/        OPC_CheckChild1Integer, 123|128,32/*4219*/, 
/*5398*/        OPC_RecordChild2, // #1 = $saved
/*5399*/        OPC_RecordChild3, // #2 = $target
/*5400*/        OPC_MoveChild, 3,
/*5402*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*5405*/        OPC_MoveParent,
/*5406*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5408*/        OPC_EmitMergeInputChains1_0,
/*5409*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 4219:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*5417*/      /*Scope*/ 14, /*->5432*/
/*5418*/        OPC_CheckChild1Integer, 47|128,32/*4143*/, 
/*5421*/        OPC_RecordChild2, // #1 = $saved
/*5422*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5424*/        OPC_EmitMergeInputChains1_0,
/*5425*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4143:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*5432*/      /*Scope*/ 2|128,1/*130*/, /*->5564*/
/*5434*/        OPC_CheckChild1Integer, 119|128,31/*4087*/, 
/*5437*/        OPC_RecordChild2, // #1 = $src
/*5438*/        OPC_Scope, 10, /*->5450*/ // 2 children in Scope
/*5440*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5442*/          OPC_EmitMergeInputChains1_0,
/*5443*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4087:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*5450*/        /*Scope*/ 112, /*->5563*/
/*5451*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5453*/          OPC_EmitMergeInputChains1_0,
/*5454*/          OPC_EmitInteger, MVT::i32, 0, 
/*5457*/          OPC_EmitInteger, MVT::i32, 0, 
/*5460*/          OPC_EmitInteger, MVT::i32, 1, 
/*5463*/          OPC_EmitInteger, MVT::i32, 0, 
/*5466*/          OPC_EmitInteger, MVT::i32, 0, 
/*5469*/          OPC_EmitInteger, MVT::i32, 0, 
/*5472*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5475*/          OPC_EmitInteger, MVT::i32, 0, 
/*5478*/          OPC_EmitInteger, MVT::i32, 0, 
/*5481*/          OPC_EmitInteger, MVT::i32, 0, 
/*5484*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5496*/          OPC_EmitInteger, MVT::i32, 0, 
/*5499*/          OPC_EmitInteger, MVT::i32, 0, 
/*5502*/          OPC_EmitInteger, MVT::i32, 0, 
/*5505*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5517*/          OPC_EmitInteger, MVT::i32, 1, 
/*5520*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5523*/          OPC_EmitInteger, MVT::i32, 0, 
/*5526*/          OPC_EmitInteger, MVT::i32, 0, 
/*5529*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5556*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4087:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*5563*/        0, /*End of Scope*/
/*5564*/      /*Scope*/ 11|128,1/*139*/, /*->5705*/
/*5566*/        OPC_CheckChild1Integer, 120|128,31/*4088*/, 
/*5569*/        OPC_Scope, 17, /*->5588*/ // 2 children in Scope
/*5571*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5573*/          OPC_EmitMergeInputChains1_0,
/*5574*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*5581*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4088:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*5588*/        /*Scope*/ 115, /*->5704*/
/*5589*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5591*/          OPC_EmitMergeInputChains1_0,
/*5592*/          OPC_EmitInteger, MVT::i32, 0, 
/*5595*/          OPC_EmitInteger, MVT::i32, 0, 
/*5598*/          OPC_EmitInteger, MVT::i32, 1, 
/*5601*/          OPC_EmitInteger, MVT::i32, 0, 
/*5604*/          OPC_EmitInteger, MVT::i32, 0, 
/*5607*/          OPC_EmitInteger, MVT::i32, 0, 
/*5610*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*5613*/          OPC_EmitInteger, MVT::i32, 0, 
/*5616*/          OPC_EmitInteger, MVT::i32, 0, 
/*5619*/          OPC_EmitInteger, MVT::i32, 0, 
/*5622*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5634*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5637*/          OPC_EmitInteger, MVT::i32, 0, 
/*5640*/          OPC_EmitInteger, MVT::i32, 0, 
/*5643*/          OPC_EmitInteger, MVT::i32, 0, 
/*5646*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5658*/          OPC_EmitInteger, MVT::i32, 1, 
/*5661*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5664*/          OPC_EmitInteger, MVT::i32, 0, 
/*5667*/          OPC_EmitInteger, MVT::i32, 0, 
/*5670*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5697*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4088:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*5704*/        0, /*End of Scope*/
/*5705*/      /*Scope*/ 4|128,1/*132*/, /*->5839*/
/*5707*/        OPC_CheckChild1Integer, 31|128,32/*4127*/, 
/*5710*/        OPC_RecordChild2, // #1 = $reg
/*5711*/        OPC_Scope, 62, /*->5775*/ // 2 children in Scope
/*5713*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5715*/          OPC_EmitMergeInputChains1_0,
/*5716*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5723*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5726*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5736*/          OPC_EmitInteger, MVT::i32, 0, 
/*5739*/          OPC_EmitInteger, MVT::i32, 61, 
/*5742*/          OPC_EmitInteger, MVT::i32, 0, 
/*5745*/          OPC_EmitInteger, MVT::i32, 7, 
/*5748*/          OPC_EmitInteger, MVT::i32, 7, 
/*5751*/          OPC_EmitInteger, MVT::i32, 7, 
/*5754*/          OPC_EmitInteger, MVT::i32, 39, 
/*5757*/          OPC_EmitInteger, MVT::i32, 0, 
/*5760*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4127:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5775*/        /*Scope*/ 62, /*->5838*/
/*5776*/          OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5778*/          OPC_EmitMergeInputChains1_0,
/*5779*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5786*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5789*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5799*/          OPC_EmitInteger, MVT::i32, 0, 
/*5802*/          OPC_EmitInteger, MVT::i32, 61, 
/*5805*/          OPC_EmitInteger, MVT::i32, 0, 
/*5808*/          OPC_EmitInteger, MVT::i32, 7, 
/*5811*/          OPC_EmitInteger, MVT::i32, 7, 
/*5814*/          OPC_EmitInteger, MVT::i32, 7, 
/*5817*/          OPC_EmitInteger, MVT::i32, 83, 
/*5820*/          OPC_EmitInteger, MVT::i32, 0, 
/*5823*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4127:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5838*/        0, /*End of Scope*/
/*5839*/      /*Scope*/ 4|128,1/*132*/, /*->5973*/
/*5841*/        OPC_CheckChild1Integer, 32|128,32/*4128*/, 
/*5844*/        OPC_RecordChild2, // #1 = $reg
/*5845*/        OPC_Scope, 62, /*->5909*/ // 2 children in Scope
/*5847*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*5849*/          OPC_EmitMergeInputChains1_0,
/*5850*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5857*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5860*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5870*/          OPC_EmitInteger, MVT::i32, 0, 
/*5873*/          OPC_EmitInteger, MVT::i32, 61, 
/*5876*/          OPC_EmitInteger, MVT::i32, 7, 
/*5879*/          OPC_EmitInteger, MVT::i32, 0, 
/*5882*/          OPC_EmitInteger, MVT::i32, 7, 
/*5885*/          OPC_EmitInteger, MVT::i32, 7, 
/*5888*/          OPC_EmitInteger, MVT::i32, 39, 
/*5891*/          OPC_EmitInteger, MVT::i32, 0, 
/*5894*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4128:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5909*/        /*Scope*/ 62, /*->5972*/
/*5910*/          OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5912*/          OPC_EmitMergeInputChains1_0,
/*5913*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5920*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5923*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*5933*/          OPC_EmitInteger, MVT::i32, 0, 
/*5936*/          OPC_EmitInteger, MVT::i32, 61, 
/*5939*/          OPC_EmitInteger, MVT::i32, 7, 
/*5942*/          OPC_EmitInteger, MVT::i32, 0, 
/*5945*/          OPC_EmitInteger, MVT::i32, 7, 
/*5948*/          OPC_EmitInteger, MVT::i32, 7, 
/*5951*/          OPC_EmitInteger, MVT::i32, 83, 
/*5954*/          OPC_EmitInteger, MVT::i32, 0, 
/*5957*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4128:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5972*/        0, /*End of Scope*/
/*5973*/      0, /*End of Scope*/
/*5974*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->6112
/*5978*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*5979*/      OPC_RecordChild1, // #1 = $src
/*5980*/      OPC_CheckChild1Type, MVT::v4f32,
/*5982*/      OPC_RecordChild2, // #2 = $base
/*5983*/      OPC_MoveChild, 2,
/*5985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5988*/      OPC_CheckType, MVT::i32,
/*5990*/      OPC_MoveParent,
/*5991*/      OPC_RecordChild3, // #3 = $type
/*5992*/      OPC_MoveChild, 3,
/*5994*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5997*/      OPC_CheckType, MVT::i32,
/*5999*/      OPC_MoveParent,
/*6000*/      OPC_RecordChild4, // #4 = $swz_x
/*6001*/      OPC_MoveChild, 4,
/*6003*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6006*/      OPC_CheckType, MVT::i32,
/*6008*/      OPC_MoveParent,
/*6009*/      OPC_RecordChild5, // #5 = $swz_y
/*6010*/      OPC_MoveChild, 5,
/*6012*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6015*/      OPC_CheckType, MVT::i32,
/*6017*/      OPC_MoveParent,
/*6018*/      OPC_RecordChild6, // #6 = $swz_z
/*6019*/      OPC_MoveChild, 6,
/*6021*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6024*/      OPC_CheckType, MVT::i32,
/*6026*/      OPC_MoveParent,
/*6027*/      OPC_RecordChild7, // #7 = $swz_w
/*6028*/      OPC_MoveChild, 7,
/*6030*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6033*/      OPC_CheckType, MVT::i32,
/*6035*/      OPC_MoveParent,
/*6036*/      OPC_Scope, 36, /*->6074*/ // 2 children in Scope
/*6038*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*6040*/        OPC_EmitMergeInputChains1_0,
/*6041*/        OPC_EmitConvertToTarget, 3,
/*6043*/        OPC_EmitConvertToTarget, 2,
/*6045*/        OPC_EmitConvertToTarget, 4,
/*6047*/        OPC_EmitConvertToTarget, 5,
/*6049*/        OPC_EmitConvertToTarget, 6,
/*6051*/        OPC_EmitConvertToTarget, 7,
/*6053*/        OPC_EmitInteger, MVT::i32, 39, 
/*6056*/        OPC_EmitInteger, MVT::i32, 0, 
/*6059*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*6074*/      /*Scope*/ 36, /*->6111*/
/*6075*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6077*/        OPC_EmitMergeInputChains1_0,
/*6078*/        OPC_EmitConvertToTarget, 3,
/*6080*/        OPC_EmitConvertToTarget, 2,
/*6082*/        OPC_EmitConvertToTarget, 4,
/*6084*/        OPC_EmitConvertToTarget, 5,
/*6086*/        OPC_EmitConvertToTarget, 6,
/*6088*/        OPC_EmitConvertToTarget, 7,
/*6090*/        OPC_EmitInteger, MVT::i32, 83, 
/*6093*/        OPC_EmitInteger, MVT::i32, 0, 
/*6096*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*6111*/      0, /*End of Scope*/
/*6112*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6289
/*6116*/      OPC_RecordMemRef,
/*6117*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6118*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*6119*/      OPC_Scope, 101, /*->6222*/ // 2 children in Scope
/*6121*/        OPC_RecordChild2, // #2 = $vdata_in
/*6122*/        OPC_Scope, 42, /*->6166*/ // 2 children in Scope
/*6124*/          OPC_CheckPredicate, 62, // Predicate_atomic_swap_global
/*6126*/          OPC_CheckType, MVT::i32,
/*6128*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6130*/          OPC_Scope, 16, /*->6148*/ // 2 children in Scope
/*6132*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*6135*/            OPC_EmitMergeInputChains1_0,
/*6136*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*6148*/          /*Scope*/ 16, /*->6165*/
/*6149*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6152*/            OPC_EmitMergeInputChains1_0,
/*6153*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6165*/          0, /*End of Scope*/
/*6166*/        /*Scope*/ 54, /*->6221*/
/*6167*/          OPC_CheckPredicate, 63, // Predicate_atomic_swap_local
/*6169*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6195
/*6172*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6174*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6177*/            OPC_EmitMergeInputChains1_0,
/*6178*/            OPC_EmitInteger, MVT::i1, 0, 
/*6181*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6184*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*6195*/          /*SwitchType*/ 23, MVT::i64,// ->6220
/*6197*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6199*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6202*/            OPC_EmitMergeInputChains1_0,
/*6203*/            OPC_EmitInteger, MVT::i1, 0, 
/*6206*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6209*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*6220*/          0, // EndSwitchType
/*6221*/        0, /*End of Scope*/
/*6222*/      /*Scope*/ 65, /*->6288*/
/*6223*/        OPC_CheckChild1Type, MVT::i32,
/*6225*/        OPC_RecordChild2, // #2 = $src1
/*6226*/        OPC_CheckPredicate, 63, // Predicate_atomic_swap_local
/*6228*/        OPC_CheckType, MVT::i32,
/*6230*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6232*/        OPC_EmitMergeInputChains1_0,
/*6233*/        OPC_EmitInteger, MVT::i32, 0, 
/*6236*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6248*/        OPC_EmitInteger, MVT::i32, 0, 
/*6251*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6263*/        OPC_EmitInteger, MVT::i32, 1, 
/*6266*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6269*/        OPC_EmitInteger, MVT::i32, 0, 
/*6272*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6288*/      0, /*End of Scope*/
/*6289*/    /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->6561
/*6293*/      OPC_RecordMemRef,
/*6294*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6295*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*6296*/      OPC_Scope, 43, /*->6341*/ // 4 children in Scope
/*6298*/        OPC_RecordChild2, // #2 = $vdata_in
/*6299*/        OPC_CheckPredicate, 64, // Predicate_atomic_add_global
/*6301*/        OPC_CheckType, MVT::i32,
/*6303*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6305*/        OPC_Scope, 16, /*->6323*/ // 2 children in Scope
/*6307*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*6310*/          OPC_EmitMergeInputChains1_0,
/*6311*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*6323*/        /*Scope*/ 16, /*->6340*/
/*6324*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6327*/          OPC_EmitMergeInputChains1_0,
/*6328*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6340*/        0, /*End of Scope*/
/*6341*/      /*Scope*/ 96, /*->6438*/
/*6342*/        OPC_CheckChild2Integer, 1, 
/*6344*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_add_local
/*6346*/        OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6392
/*6349*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6351*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6354*/          OPC_EmitMergeInputChains1_0,
/*6355*/          OPC_EmitInteger, MVT::i1, 0, 
/*6358*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6370*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*6378*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6381*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 6, 7, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset))
/*6392*/        /*SwitchType*/ 43, MVT::i64,// ->6437
/*6394*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6396*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6399*/          OPC_EmitMergeInputChains1_0,
/*6400*/          OPC_EmitInteger, MVT::i1, 0, 
/*6403*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6415*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*6423*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6426*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 2, 6, 7, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset))
/*6437*/        0, // EndSwitchType
/*6438*/      /*Scope*/ 55, /*->6494*/
/*6439*/        OPC_RecordChild2, // #2 = $value
/*6440*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_add_local
/*6442*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6468
/*6445*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6447*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6450*/          OPC_EmitMergeInputChains1_0,
/*6451*/          OPC_EmitInteger, MVT::i1, 0, 
/*6454*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6457*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*6468*/        /*SwitchType*/ 23, MVT::i64,// ->6493
/*6470*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6472*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6475*/          OPC_EmitMergeInputChains1_0,
/*6476*/          OPC_EmitInteger, MVT::i1, 0, 
/*6479*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6482*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*6493*/        0, // EndSwitchType
/*6494*/      /*Scope*/ 65, /*->6560*/
/*6495*/        OPC_CheckChild1Type, MVT::i32,
/*6497*/        OPC_RecordChild2, // #2 = $src1
/*6498*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_add_local
/*6500*/        OPC_CheckType, MVT::i32,
/*6502*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6504*/        OPC_EmitMergeInputChains1_0,
/*6505*/        OPC_EmitInteger, MVT::i32, 0, 
/*6508*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6520*/        OPC_EmitInteger, MVT::i32, 0, 
/*6523*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6535*/        OPC_EmitInteger, MVT::i32, 1, 
/*6538*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6541*/        OPC_EmitInteger, MVT::i32, 0, 
/*6544*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6560*/      0, /*End of Scope*/
/*6561*/    /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->6833
/*6565*/      OPC_RecordMemRef,
/*6566*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*6567*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*6568*/      OPC_Scope, 43, /*->6613*/ // 4 children in Scope
/*6570*/        OPC_RecordChild2, // #2 = $vdata_in
/*6571*/        OPC_CheckPredicate, 66, // Predicate_atomic_sub_global
/*6573*/        OPC_CheckType, MVT::i32,
/*6575*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6577*/        OPC_Scope, 16, /*->6595*/ // 2 children in Scope
/*6579*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*6582*/          OPC_EmitMergeInputChains1_0,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*6595*/        /*Scope*/ 16, /*->6612*/
/*6596*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6599*/          OPC_EmitMergeInputChains1_0,
/*6600*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6612*/        0, /*End of Scope*/
/*6613*/      /*Scope*/ 96, /*->6710*/
/*6614*/        OPC_CheckChild2Integer, 1, 
/*6616*/        OPC_CheckPredicate, 67, // Predicate_atomic_load_sub_local
/*6618*/        OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6664
/*6621*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6623*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6626*/          OPC_EmitMergeInputChains1_0,
/*6627*/          OPC_EmitInteger, MVT::i1, 0, 
/*6630*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6642*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*6650*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6653*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 6, 7, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset))
/*6664*/        /*SwitchType*/ 43, MVT::i64,// ->6709
/*6666*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6668*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6671*/          OPC_EmitMergeInputChains1_0,
/*6672*/          OPC_EmitInteger, MVT::i1, 0, 
/*6675*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6687*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*6695*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6698*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 2, 6, 7, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset))
/*6709*/        0, // EndSwitchType
/*6710*/      /*Scope*/ 55, /*->6766*/
/*6711*/        OPC_RecordChild2, // #2 = $value
/*6712*/        OPC_CheckPredicate, 67, // Predicate_atomic_load_sub_local
/*6714*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6740
/*6717*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6719*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6722*/          OPC_EmitMergeInputChains1_0,
/*6723*/          OPC_EmitInteger, MVT::i1, 0, 
/*6726*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6729*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*6740*/        /*SwitchType*/ 23, MVT::i64,// ->6765
/*6742*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6744*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6747*/          OPC_EmitMergeInputChains1_0,
/*6748*/          OPC_EmitInteger, MVT::i1, 0, 
/*6751*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6754*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*6765*/        0, // EndSwitchType
/*6766*/      /*Scope*/ 65, /*->6832*/
/*6767*/        OPC_CheckChild1Type, MVT::i32,
/*6769*/        OPC_RecordChild2, // #2 = $src1
/*6770*/        OPC_CheckPredicate, 67, // Predicate_atomic_load_sub_local
/*6772*/        OPC_CheckType, MVT::i32,
/*6774*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6776*/        OPC_EmitMergeInputChains1_0,
/*6777*/        OPC_EmitInteger, MVT::i32, 0, 
/*6780*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6792*/        OPC_EmitInteger, MVT::i32, 0, 
/*6795*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6807*/        OPC_EmitInteger, MVT::i32, 1, 
/*6810*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6813*/        OPC_EmitInteger, MVT::i32, 0, 
/*6816*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6832*/      0, /*End of Scope*/
/*6833*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7010
/*6837*/      OPC_RecordMemRef,
/*6838*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*6839*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*6840*/      OPC_Scope, 101, /*->6943*/ // 2 children in Scope
/*6842*/        OPC_RecordChild2, // #2 = $vdata_in
/*6843*/        OPC_Scope, 42, /*->6887*/ // 2 children in Scope
/*6845*/          OPC_CheckPredicate, 68, // Predicate_atomic_min_global
/*6847*/          OPC_CheckType, MVT::i32,
/*6849*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6851*/          OPC_Scope, 16, /*->6869*/ // 2 children in Scope
/*6853*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*6856*/            OPC_EmitMergeInputChains1_0,
/*6857*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*6869*/          /*Scope*/ 16, /*->6886*/
/*6870*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6873*/            OPC_EmitMergeInputChains1_0,
/*6874*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6886*/          0, /*End of Scope*/
/*6887*/        /*Scope*/ 54, /*->6942*/
/*6888*/          OPC_CheckPredicate, 69, // Predicate_atomic_load_min_local
/*6890*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6916
/*6893*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6895*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6898*/            OPC_EmitMergeInputChains1_0,
/*6899*/            OPC_EmitInteger, MVT::i1, 0, 
/*6902*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6905*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_min:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*6916*/          /*SwitchType*/ 23, MVT::i64,// ->6941
/*6918*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6920*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6923*/            OPC_EmitMergeInputChains1_0,
/*6924*/            OPC_EmitInteger, MVT::i1, 0, 
/*6927*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6930*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_min:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*6941*/          0, // EndSwitchType
/*6942*/        0, /*End of Scope*/
/*6943*/      /*Scope*/ 65, /*->7009*/
/*6944*/        OPC_CheckChild1Type, MVT::i32,
/*6946*/        OPC_RecordChild2, // #2 = $src1
/*6947*/        OPC_CheckPredicate, 69, // Predicate_atomic_load_min_local
/*6949*/        OPC_CheckType, MVT::i32,
/*6951*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6953*/        OPC_EmitMergeInputChains1_0,
/*6954*/        OPC_EmitInteger, MVT::i32, 0, 
/*6957*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6969*/        OPC_EmitInteger, MVT::i32, 0, 
/*6972*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6984*/        OPC_EmitInteger, MVT::i32, 1, 
/*6987*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6990*/        OPC_EmitInteger, MVT::i32, 0, 
/*6993*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7009*/      0, /*End of Scope*/
/*7010*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->7187
/*7014*/      OPC_RecordMemRef,
/*7015*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7016*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7017*/      OPC_Scope, 101, /*->7120*/ // 2 children in Scope
/*7019*/        OPC_RecordChild2, // #2 = $vdata_in
/*7020*/        OPC_Scope, 42, /*->7064*/ // 2 children in Scope
/*7022*/          OPC_CheckPredicate, 70, // Predicate_atomic_umin_global
/*7024*/          OPC_CheckType, MVT::i32,
/*7026*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7028*/          OPC_Scope, 16, /*->7046*/ // 2 children in Scope
/*7030*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7033*/            OPC_EmitMergeInputChains1_0,
/*7034*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7046*/          /*Scope*/ 16, /*->7063*/
/*7047*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7050*/            OPC_EmitMergeInputChains1_0,
/*7051*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7063*/          0, /*End of Scope*/
/*7064*/        /*Scope*/ 54, /*->7119*/
/*7065*/          OPC_CheckPredicate, 71, // Predicate_atomic_load_umin_local
/*7067*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7093
/*7070*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7072*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7075*/            OPC_EmitMergeInputChains1_0,
/*7076*/            OPC_EmitInteger, MVT::i1, 0, 
/*7079*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7082*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_umin:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7093*/          /*SwitchType*/ 23, MVT::i64,// ->7118
/*7095*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7097*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7100*/            OPC_EmitMergeInputChains1_0,
/*7101*/            OPC_EmitInteger, MVT::i1, 0, 
/*7104*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7107*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_umin:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*7118*/          0, // EndSwitchType
/*7119*/        0, /*End of Scope*/
/*7120*/      /*Scope*/ 65, /*->7186*/
/*7121*/        OPC_CheckChild1Type, MVT::i32,
/*7123*/        OPC_RecordChild2, // #2 = $src1
/*7124*/        OPC_CheckPredicate, 71, // Predicate_atomic_load_umin_local
/*7126*/        OPC_CheckType, MVT::i32,
/*7128*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7130*/        OPC_EmitMergeInputChains1_0,
/*7131*/        OPC_EmitInteger, MVT::i32, 0, 
/*7134*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7146*/        OPC_EmitInteger, MVT::i32, 0, 
/*7149*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7161*/        OPC_EmitInteger, MVT::i32, 1, 
/*7164*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7167*/        OPC_EmitInteger, MVT::i32, 0, 
/*7170*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7186*/      0, /*End of Scope*/
/*7187*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->7364
/*7191*/      OPC_RecordMemRef,
/*7192*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*7193*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7194*/      OPC_Scope, 101, /*->7297*/ // 2 children in Scope
/*7196*/        OPC_RecordChild2, // #2 = $vdata_in
/*7197*/        OPC_Scope, 42, /*->7241*/ // 2 children in Scope
/*7199*/          OPC_CheckPredicate, 72, // Predicate_atomic_max_global
/*7201*/          OPC_CheckType, MVT::i32,
/*7203*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7205*/          OPC_Scope, 16, /*->7223*/ // 2 children in Scope
/*7207*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7210*/            OPC_EmitMergeInputChains1_0,
/*7211*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7223*/          /*Scope*/ 16, /*->7240*/
/*7224*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7227*/            OPC_EmitMergeInputChains1_0,
/*7228*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7240*/          0, /*End of Scope*/
/*7241*/        /*Scope*/ 54, /*->7296*/
/*7242*/          OPC_CheckPredicate, 73, // Predicate_atomic_load_max_local
/*7244*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7270
/*7247*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7249*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7252*/            OPC_EmitMergeInputChains1_0,
/*7253*/            OPC_EmitInteger, MVT::i1, 0, 
/*7256*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7259*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_max:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7270*/          /*SwitchType*/ 23, MVT::i64,// ->7295
/*7272*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7274*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7277*/            OPC_EmitMergeInputChains1_0,
/*7278*/            OPC_EmitInteger, MVT::i1, 0, 
/*7281*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7284*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_max:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*7295*/          0, // EndSwitchType
/*7296*/        0, /*End of Scope*/
/*7297*/      /*Scope*/ 65, /*->7363*/
/*7298*/        OPC_CheckChild1Type, MVT::i32,
/*7300*/        OPC_RecordChild2, // #2 = $src1
/*7301*/        OPC_CheckPredicate, 73, // Predicate_atomic_load_max_local
/*7303*/        OPC_CheckType, MVT::i32,
/*7305*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7307*/        OPC_EmitMergeInputChains1_0,
/*7308*/        OPC_EmitInteger, MVT::i32, 0, 
/*7311*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7323*/        OPC_EmitInteger, MVT::i32, 0, 
/*7326*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7338*/        OPC_EmitInteger, MVT::i32, 1, 
/*7341*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7344*/        OPC_EmitInteger, MVT::i32, 0, 
/*7347*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7363*/      0, /*End of Scope*/
/*7364*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->7541
/*7368*/      OPC_RecordMemRef,
/*7369*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*7370*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7371*/      OPC_Scope, 101, /*->7474*/ // 2 children in Scope
/*7373*/        OPC_RecordChild2, // #2 = $vdata_in
/*7374*/        OPC_Scope, 42, /*->7418*/ // 2 children in Scope
/*7376*/          OPC_CheckPredicate, 74, // Predicate_atomic_umax_global
/*7378*/          OPC_CheckType, MVT::i32,
/*7380*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7382*/          OPC_Scope, 16, /*->7400*/ // 2 children in Scope
/*7384*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7387*/            OPC_EmitMergeInputChains1_0,
/*7388*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7400*/          /*Scope*/ 16, /*->7417*/
/*7401*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7404*/            OPC_EmitMergeInputChains1_0,
/*7405*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7417*/          0, /*End of Scope*/
/*7418*/        /*Scope*/ 54, /*->7473*/
/*7419*/          OPC_CheckPredicate, 75, // Predicate_atomic_load_umax_local
/*7421*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7447
/*7424*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7426*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7429*/            OPC_EmitMergeInputChains1_0,
/*7430*/            OPC_EmitInteger, MVT::i1, 0, 
/*7433*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7436*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_umax:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7447*/          /*SwitchType*/ 23, MVT::i64,// ->7472
/*7449*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7451*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7454*/            OPC_EmitMergeInputChains1_0,
/*7455*/            OPC_EmitInteger, MVT::i1, 0, 
/*7458*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7461*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_umax:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*7472*/          0, // EndSwitchType
/*7473*/        0, /*End of Scope*/
/*7474*/      /*Scope*/ 65, /*->7540*/
/*7475*/        OPC_CheckChild1Type, MVT::i32,
/*7477*/        OPC_RecordChild2, // #2 = $src1
/*7478*/        OPC_CheckPredicate, 75, // Predicate_atomic_load_umax_local
/*7480*/        OPC_CheckType, MVT::i32,
/*7482*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7484*/        OPC_EmitMergeInputChains1_0,
/*7485*/        OPC_EmitInteger, MVT::i32, 0, 
/*7488*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7500*/        OPC_EmitInteger, MVT::i32, 0, 
/*7503*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7515*/        OPC_EmitInteger, MVT::i32, 1, 
/*7518*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7521*/        OPC_EmitInteger, MVT::i32, 0, 
/*7524*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7540*/      0, /*End of Scope*/
/*7541*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->7718
/*7545*/      OPC_RecordMemRef,
/*7546*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*7547*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7548*/      OPC_Scope, 101, /*->7651*/ // 2 children in Scope
/*7550*/        OPC_RecordChild2, // #2 = $vdata_in
/*7551*/        OPC_Scope, 42, /*->7595*/ // 2 children in Scope
/*7553*/          OPC_CheckPredicate, 76, // Predicate_atomic_and_global
/*7555*/          OPC_CheckType, MVT::i32,
/*7557*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7559*/          OPC_Scope, 16, /*->7577*/ // 2 children in Scope
/*7561*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7564*/            OPC_EmitMergeInputChains1_0,
/*7565*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7577*/          /*Scope*/ 16, /*->7594*/
/*7578*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7581*/            OPC_EmitMergeInputChains1_0,
/*7582*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7594*/          0, /*End of Scope*/
/*7595*/        /*Scope*/ 54, /*->7650*/
/*7596*/          OPC_CheckPredicate, 77, // Predicate_atomic_load_and_local
/*7598*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7624
/*7601*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7603*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7606*/            OPC_EmitMergeInputChains1_0,
/*7607*/            OPC_EmitInteger, MVT::i1, 0, 
/*7610*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7613*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_and:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7624*/          /*SwitchType*/ 23, MVT::i64,// ->7649
/*7626*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7628*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7631*/            OPC_EmitMergeInputChains1_0,
/*7632*/            OPC_EmitInteger, MVT::i1, 0, 
/*7635*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7638*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_and:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*7649*/          0, // EndSwitchType
/*7650*/        0, /*End of Scope*/
/*7651*/      /*Scope*/ 65, /*->7717*/
/*7652*/        OPC_CheckChild1Type, MVT::i32,
/*7654*/        OPC_RecordChild2, // #2 = $src1
/*7655*/        OPC_CheckPredicate, 77, // Predicate_atomic_load_and_local
/*7657*/        OPC_CheckType, MVT::i32,
/*7659*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7661*/        OPC_EmitMergeInputChains1_0,
/*7662*/        OPC_EmitInteger, MVT::i32, 0, 
/*7665*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7677*/        OPC_EmitInteger, MVT::i32, 0, 
/*7680*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7692*/        OPC_EmitInteger, MVT::i32, 1, 
/*7695*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7698*/        OPC_EmitInteger, MVT::i32, 0, 
/*7701*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7717*/      0, /*End of Scope*/
/*7718*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->7895
/*7722*/      OPC_RecordMemRef,
/*7723*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*7724*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7725*/      OPC_Scope, 101, /*->7828*/ // 2 children in Scope
/*7727*/        OPC_RecordChild2, // #2 = $vdata_in
/*7728*/        OPC_Scope, 42, /*->7772*/ // 2 children in Scope
/*7730*/          OPC_CheckPredicate, 78, // Predicate_atomic_or_global
/*7732*/          OPC_CheckType, MVT::i32,
/*7734*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7736*/          OPC_Scope, 16, /*->7754*/ // 2 children in Scope
/*7738*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7741*/            OPC_EmitMergeInputChains1_0,
/*7742*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7754*/          /*Scope*/ 16, /*->7771*/
/*7755*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7758*/            OPC_EmitMergeInputChains1_0,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7771*/          0, /*End of Scope*/
/*7772*/        /*Scope*/ 54, /*->7827*/
/*7773*/          OPC_CheckPredicate, 79, // Predicate_atomic_load_or_local
/*7775*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7801
/*7778*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7780*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7783*/            OPC_EmitMergeInputChains1_0,
/*7784*/            OPC_EmitInteger, MVT::i1, 0, 
/*7787*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7790*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_or:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7801*/          /*SwitchType*/ 23, MVT::i64,// ->7826
/*7803*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7805*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7808*/            OPC_EmitMergeInputChains1_0,
/*7809*/            OPC_EmitInteger, MVT::i1, 0, 
/*7812*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7815*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_or:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*7826*/          0, // EndSwitchType
/*7827*/        0, /*End of Scope*/
/*7828*/      /*Scope*/ 65, /*->7894*/
/*7829*/        OPC_CheckChild1Type, MVT::i32,
/*7831*/        OPC_RecordChild2, // #2 = $src1
/*7832*/        OPC_CheckPredicate, 79, // Predicate_atomic_load_or_local
/*7834*/        OPC_CheckType, MVT::i32,
/*7836*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7838*/        OPC_EmitMergeInputChains1_0,
/*7839*/        OPC_EmitInteger, MVT::i32, 0, 
/*7842*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7854*/        OPC_EmitInteger, MVT::i32, 0, 
/*7857*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7869*/        OPC_EmitInteger, MVT::i32, 1, 
/*7872*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7875*/        OPC_EmitInteger, MVT::i32, 0, 
/*7878*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7894*/      0, /*End of Scope*/
/*7895*/    /*SwitchOpcode*/ 45|128,1/*173*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->8072
/*7899*/      OPC_RecordMemRef,
/*7900*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*7901*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:offset:slc
/*7902*/      OPC_Scope, 101, /*->8005*/ // 2 children in Scope
/*7904*/        OPC_RecordChild2, // #2 = $vdata_in
/*7905*/        OPC_Scope, 42, /*->7949*/ // 2 children in Scope
/*7907*/          OPC_CheckPredicate, 80, // Predicate_atomic_xor_global
/*7909*/          OPC_CheckType, MVT::i32,
/*7911*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7913*/          OPC_Scope, 16, /*->7931*/ // 2 children in Scope
/*7915*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*7918*/            OPC_EmitMergeInputChains1_0,
/*7919*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc)
/*7931*/          /*Scope*/ 16, /*->7948*/
/*7932*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7935*/            OPC_EmitMergeInputChains1_0,
/*7936*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7948*/          0, /*End of Scope*/
/*7949*/        /*Scope*/ 54, /*->8004*/
/*7950*/          OPC_CheckPredicate, 81, // Predicate_atomic_load_xor_local
/*7952*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7978
/*7955*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7957*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7960*/            OPC_EmitMergeInputChains1_0,
/*7961*/            OPC_EmitInteger, MVT::i1, 0, 
/*7964*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7967*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_xor:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*7978*/          /*SwitchType*/ 23, MVT::i64,// ->8003
/*7980*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7982*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7985*/            OPC_EmitMergeInputChains1_0,
/*7986*/            OPC_EmitInteger, MVT::i1, 0, 
/*7989*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7992*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 5, 3, 2, 6, 
                    // Src: (atomic_load_xor:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*8003*/          0, // EndSwitchType
/*8004*/        0, /*End of Scope*/
/*8005*/      /*Scope*/ 65, /*->8071*/
/*8006*/        OPC_CheckChild1Type, MVT::i32,
/*8008*/        OPC_RecordChild2, // #2 = $src1
/*8009*/        OPC_CheckPredicate, 81, // Predicate_atomic_load_xor_local
/*8011*/        OPC_CheckType, MVT::i32,
/*8013*/        OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8015*/        OPC_EmitMergeInputChains1_0,
/*8016*/        OPC_EmitInteger, MVT::i32, 0, 
/*8019*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8031*/        OPC_EmitInteger, MVT::i32, 0, 
/*8034*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8046*/        OPC_EmitInteger, MVT::i32, 1, 
/*8049*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8052*/        OPC_EmitInteger, MVT::i32, 0, 
/*8055*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8071*/      0, /*End of Scope*/
/*8072*/    /*SwitchOpcode*/ 103|128,40/*5223*/, TARGET_VAL(ISD::OR),// ->13299
/*8076*/      OPC_Scope, 63|128,39/*5055*/, /*->13134*/ // 2 children in Scope
/*8079*/        OPC_MoveChild, 0,
/*8081*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8084*/        OPC_Scope, 71|128,2/*327*/, /*->8414*/ // 8 children in Scope
/*8087*/          OPC_RecordChild0, // #0 = $y
/*8088*/          OPC_Scope, 1|128,2/*257*/, /*->8348*/ // 2 children in Scope
/*8091*/            OPC_RecordChild1, // #1 = $x
/*8092*/            OPC_MoveParent,
/*8093*/            OPC_MoveChild, 1,
/*8095*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8098*/            OPC_Scope, 10|128,1/*138*/, /*->8239*/ // 4 children in Scope
/*8101*/              OPC_RecordChild0, // #2 = $z
/*8102*/              OPC_MoveChild, 1,
/*8104*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8107*/              OPC_CheckChild0Same, 1,
/*8109*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8120*/              OPC_MoveParent,
/*8121*/              OPC_MoveParent,
/*8122*/              OPC_CheckType, MVT::i32,
/*8124*/              OPC_Scope, 99, /*->8225*/ // 2 children in Scope
/*8126*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8128*/                OPC_EmitInteger, MVT::i32, 0, 
/*8131*/                OPC_EmitInteger, MVT::i32, 0, 
/*8134*/                OPC_EmitInteger, MVT::i32, 0, 
/*8137*/                OPC_EmitInteger, MVT::i32, 0, 
/*8140*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8152*/                OPC_EmitInteger, MVT::i32, 0, 
/*8155*/                OPC_EmitInteger, MVT::i32, 0, 
/*8158*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8170*/                OPC_EmitInteger, MVT::i32, 0, 
/*8173*/                OPC_EmitInteger, MVT::i32, 0, 
/*8176*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8188*/                OPC_EmitInteger, MVT::i32, 1, 
/*8191*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8194*/                OPC_EmitInteger, MVT::i32, 0, 
/*8197*/                OPC_EmitInteger, MVT::i32, 0, 
/*8200*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8225*/              /*Scope*/ 12, /*->8238*/
/*8226*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8228*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8238*/              0, /*End of Scope*/
/*8239*/            /*Scope*/ 35, /*->8275*/
/*8240*/              OPC_MoveChild, 0,
/*8242*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8245*/              OPC_CheckChild0Same, 1,
/*8247*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8258*/              OPC_MoveParent,
/*8259*/              OPC_RecordChild1, // #2 = $z
/*8260*/              OPC_MoveParent,
/*8261*/              OPC_CheckType, MVT::i32,
/*8263*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8265*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8275*/            /*Scope*/ 35, /*->8311*/
/*8276*/              OPC_RecordChild0, // #2 = $z
/*8277*/              OPC_MoveChild, 1,
/*8279*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8282*/              OPC_CheckChild0Same, 0,
/*8284*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8295*/              OPC_MoveParent,
/*8296*/              OPC_MoveParent,
/*8297*/              OPC_CheckType, MVT::i32,
/*8299*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8301*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8311*/            /*Scope*/ 35, /*->8347*/
/*8312*/              OPC_MoveChild, 0,
/*8314*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8317*/              OPC_CheckChild0Same, 0,
/*8319*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8330*/              OPC_MoveParent,
/*8331*/              OPC_RecordChild1, // #2 = $z
/*8332*/              OPC_MoveParent,
/*8333*/              OPC_CheckType, MVT::i32,
/*8335*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8337*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8347*/            0, /*End of Scope*/
/*8348*/          /*Scope*/ 64, /*->8413*/
/*8349*/            OPC_MoveChild, 1,
/*8351*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8354*/            OPC_RecordChild0, // #1 = $x
/*8355*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8366*/            OPC_MoveParent,
/*8367*/            OPC_MoveParent,
/*8368*/            OPC_MoveChild, 1,
/*8370*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8373*/            OPC_Scope, 18, /*->8393*/ // 2 children in Scope
/*8375*/              OPC_RecordChild0, // #2 = $y
/*8376*/              OPC_CheckChild1Same, 1,
/*8378*/              OPC_MoveParent,
/*8379*/              OPC_CheckType, MVT::i32,
/*8381*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8383*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8393*/            /*Scope*/ 18, /*->8412*/
/*8394*/              OPC_CheckChild0Same, 1,
/*8396*/              OPC_RecordChild1, // #2 = $y
/*8397*/              OPC_MoveParent,
/*8398*/              OPC_CheckType, MVT::i32,
/*8400*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8402*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8412*/            0, /*End of Scope*/
/*8413*/          0, /*End of Scope*/
/*8414*/        /*Scope*/ 65, /*->8480*/
/*8415*/          OPC_MoveChild, 0,
/*8417*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8420*/          OPC_RecordChild0, // #0 = $x
/*8421*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8432*/          OPC_MoveParent,
/*8433*/          OPC_RecordChild1, // #1 = $z
/*8434*/          OPC_MoveParent,
/*8435*/          OPC_MoveChild, 1,
/*8437*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8440*/          OPC_Scope, 18, /*->8460*/ // 2 children in Scope
/*8442*/            OPC_RecordChild0, // #2 = $y
/*8443*/            OPC_CheckChild1Same, 0,
/*8445*/            OPC_MoveParent,
/*8446*/            OPC_CheckType, MVT::i32,
/*8448*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8450*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8460*/          /*Scope*/ 18, /*->8479*/
/*8461*/            OPC_CheckChild0Same, 0,
/*8463*/            OPC_RecordChild1, // #2 = $y
/*8464*/            OPC_MoveParent,
/*8465*/            OPC_CheckType, MVT::i32,
/*8467*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8469*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8479*/          0, /*End of Scope*/
/*8480*/        /*Scope*/ 111|128,4/*623*/, /*->9105*/
/*8482*/          OPC_RecordChild0, // #0 = $y
/*8483*/          OPC_Scope, 122|128,2/*378*/, /*->8864*/ // 2 children in Scope
/*8486*/            OPC_RecordChild1, // #1 = $x
/*8487*/            OPC_MoveParent,
/*8488*/            OPC_MoveChild, 1,
/*8490*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8493*/            OPC_Scope, 122, /*->8617*/ // 3 children in Scope
/*8495*/              OPC_MoveChild, 0,
/*8497*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8500*/              OPC_CheckChild0Same, 1,
/*8502*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8513*/              OPC_MoveParent,
/*8514*/              OPC_RecordChild1, // #2 = $z
/*8515*/              OPC_MoveParent,
/*8516*/              OPC_CheckType, MVT::i32,
/*8518*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8520*/              OPC_EmitInteger, MVT::i32, 0, 
/*8523*/              OPC_EmitInteger, MVT::i32, 0, 
/*8526*/              OPC_EmitInteger, MVT::i32, 0, 
/*8529*/              OPC_EmitInteger, MVT::i32, 0, 
/*8532*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8544*/              OPC_EmitInteger, MVT::i32, 0, 
/*8547*/              OPC_EmitInteger, MVT::i32, 0, 
/*8550*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8562*/              OPC_EmitInteger, MVT::i32, 0, 
/*8565*/              OPC_EmitInteger, MVT::i32, 0, 
/*8568*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8580*/              OPC_EmitInteger, MVT::i32, 1, 
/*8583*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8586*/              OPC_EmitInteger, MVT::i32, 0, 
/*8589*/              OPC_EmitInteger, MVT::i32, 0, 
/*8592*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8617*/            /*Scope*/ 122, /*->8740*/
/*8618*/              OPC_RecordChild0, // #2 = $z
/*8619*/              OPC_MoveChild, 1,
/*8621*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8624*/              OPC_CheckChild0Same, 0,
/*8626*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8637*/              OPC_MoveParent,
/*8638*/              OPC_MoveParent,
/*8639*/              OPC_CheckType, MVT::i32,
/*8641*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8643*/              OPC_EmitInteger, MVT::i32, 0, 
/*8646*/              OPC_EmitInteger, MVT::i32, 0, 
/*8649*/              OPC_EmitInteger, MVT::i32, 0, 
/*8652*/              OPC_EmitInteger, MVT::i32, 0, 
/*8655*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8667*/              OPC_EmitInteger, MVT::i32, 0, 
/*8670*/              OPC_EmitInteger, MVT::i32, 0, 
/*8673*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8685*/              OPC_EmitInteger, MVT::i32, 0, 
/*8688*/              OPC_EmitInteger, MVT::i32, 0, 
/*8691*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8703*/              OPC_EmitInteger, MVT::i32, 1, 
/*8706*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8709*/              OPC_EmitInteger, MVT::i32, 0, 
/*8712*/              OPC_EmitInteger, MVT::i32, 0, 
/*8715*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8740*/            /*Scope*/ 122, /*->8863*/
/*8741*/              OPC_MoveChild, 0,
/*8743*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8746*/              OPC_CheckChild0Same, 0,
/*8748*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8759*/              OPC_MoveParent,
/*8760*/              OPC_RecordChild1, // #2 = $z
/*8761*/              OPC_MoveParent,
/*8762*/              OPC_CheckType, MVT::i32,
/*8764*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8766*/              OPC_EmitInteger, MVT::i32, 0, 
/*8769*/              OPC_EmitInteger, MVT::i32, 0, 
/*8772*/              OPC_EmitInteger, MVT::i32, 0, 
/*8775*/              OPC_EmitInteger, MVT::i32, 0, 
/*8778*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8790*/              OPC_EmitInteger, MVT::i32, 0, 
/*8793*/              OPC_EmitInteger, MVT::i32, 0, 
/*8796*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8808*/              OPC_EmitInteger, MVT::i32, 0, 
/*8811*/              OPC_EmitInteger, MVT::i32, 0, 
/*8814*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8826*/              OPC_EmitInteger, MVT::i32, 1, 
/*8829*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8832*/              OPC_EmitInteger, MVT::i32, 0, 
/*8835*/              OPC_EmitInteger, MVT::i32, 0, 
/*8838*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8863*/            0, /*End of Scope*/
/*8864*/          /*Scope*/ 110|128,1/*238*/, /*->9104*/
/*8866*/            OPC_MoveChild, 1,
/*8868*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8871*/            OPC_RecordChild0, // #1 = $x
/*8872*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8883*/            OPC_MoveParent,
/*8884*/            OPC_MoveParent,
/*8885*/            OPC_MoveChild, 1,
/*8887*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8890*/            OPC_Scope, 105, /*->8997*/ // 2 children in Scope
/*8892*/              OPC_RecordChild0, // #2 = $y
/*8893*/              OPC_CheckChild1Same, 1,
/*8895*/              OPC_MoveParent,
/*8896*/              OPC_CheckType, MVT::i32,
/*8898*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8900*/              OPC_EmitInteger, MVT::i32, 0, 
/*8903*/              OPC_EmitInteger, MVT::i32, 0, 
/*8906*/              OPC_EmitInteger, MVT::i32, 0, 
/*8909*/              OPC_EmitInteger, MVT::i32, 0, 
/*8912*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8924*/              OPC_EmitInteger, MVT::i32, 0, 
/*8927*/              OPC_EmitInteger, MVT::i32, 0, 
/*8930*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8942*/              OPC_EmitInteger, MVT::i32, 0, 
/*8945*/              OPC_EmitInteger, MVT::i32, 0, 
/*8948*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8960*/              OPC_EmitInteger, MVT::i32, 1, 
/*8963*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8966*/              OPC_EmitInteger, MVT::i32, 0, 
/*8969*/              OPC_EmitInteger, MVT::i32, 0, 
/*8972*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*8997*/            /*Scope*/ 105, /*->9103*/
/*8998*/              OPC_CheckChild0Same, 1,
/*9000*/              OPC_RecordChild1, // #2 = $y
/*9001*/              OPC_MoveParent,
/*9002*/              OPC_CheckType, MVT::i32,
/*9004*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9006*/              OPC_EmitInteger, MVT::i32, 0, 
/*9009*/              OPC_EmitInteger, MVT::i32, 0, 
/*9012*/              OPC_EmitInteger, MVT::i32, 0, 
/*9015*/              OPC_EmitInteger, MVT::i32, 0, 
/*9018*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9030*/              OPC_EmitInteger, MVT::i32, 0, 
/*9033*/              OPC_EmitInteger, MVT::i32, 0, 
/*9036*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9048*/              OPC_EmitInteger, MVT::i32, 0, 
/*9051*/              OPC_EmitInteger, MVT::i32, 0, 
/*9054*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9066*/              OPC_EmitInteger, MVT::i32, 1, 
/*9069*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9072*/              OPC_EmitInteger, MVT::i32, 0, 
/*9075*/              OPC_EmitInteger, MVT::i32, 0, 
/*9078*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9103*/            0, /*End of Scope*/
/*9104*/          0, /*End of Scope*/
/*9105*/        /*Scope*/ 111|128,1/*239*/, /*->9346*/
/*9107*/          OPC_MoveChild, 0,
/*9109*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9112*/          OPC_RecordChild0, // #0 = $x
/*9113*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9124*/          OPC_MoveParent,
/*9125*/          OPC_RecordChild1, // #1 = $z
/*9126*/          OPC_MoveParent,
/*9127*/          OPC_MoveChild, 1,
/*9129*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9132*/          OPC_Scope, 105, /*->9239*/ // 2 children in Scope
/*9134*/            OPC_RecordChild0, // #2 = $y
/*9135*/            OPC_CheckChild1Same, 0,
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::i32,
/*9140*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9142*/            OPC_EmitInteger, MVT::i32, 0, 
/*9145*/            OPC_EmitInteger, MVT::i32, 0, 
/*9148*/            OPC_EmitInteger, MVT::i32, 0, 
/*9151*/            OPC_EmitInteger, MVT::i32, 0, 
/*9154*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9166*/            OPC_EmitInteger, MVT::i32, 0, 
/*9169*/            OPC_EmitInteger, MVT::i32, 0, 
/*9172*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9184*/            OPC_EmitInteger, MVT::i32, 0, 
/*9187*/            OPC_EmitInteger, MVT::i32, 0, 
/*9190*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9202*/            OPC_EmitInteger, MVT::i32, 1, 
/*9205*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9208*/            OPC_EmitInteger, MVT::i32, 0, 
/*9211*/            OPC_EmitInteger, MVT::i32, 0, 
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9239*/          /*Scope*/ 105, /*->9345*/
/*9240*/            OPC_CheckChild0Same, 0,
/*9242*/            OPC_RecordChild1, // #2 = $y
/*9243*/            OPC_MoveParent,
/*9244*/            OPC_CheckType, MVT::i32,
/*9246*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9248*/            OPC_EmitInteger, MVT::i32, 0, 
/*9251*/            OPC_EmitInteger, MVT::i32, 0, 
/*9254*/            OPC_EmitInteger, MVT::i32, 0, 
/*9257*/            OPC_EmitInteger, MVT::i32, 0, 
/*9260*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9272*/            OPC_EmitInteger, MVT::i32, 0, 
/*9275*/            OPC_EmitInteger, MVT::i32, 0, 
/*9278*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9290*/            OPC_EmitInteger, MVT::i32, 0, 
/*9293*/            OPC_EmitInteger, MVT::i32, 0, 
/*9296*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9308*/            OPC_EmitInteger, MVT::i32, 1, 
/*9311*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9314*/            OPC_EmitInteger, MVT::i32, 0, 
/*9317*/            OPC_EmitInteger, MVT::i32, 0, 
/*9320*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9345*/          0, /*End of Scope*/
/*9346*/        /*Scope*/ 112|128,4/*624*/, /*->9972*/
/*9348*/          OPC_RecordChild0, // #0 = $x
/*9349*/          OPC_Scope, 108|128,3/*492*/, /*->9844*/ // 2 children in Scope
/*9352*/            OPC_RecordChild1, // #1 = $z
/*9353*/            OPC_MoveParent,
/*9354*/            OPC_MoveChild, 1,
/*9356*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9359*/            OPC_Scope, 16|128,2/*272*/, /*->9634*/ // 4 children in Scope
/*9362*/              OPC_RecordChild0, // #2 = $y
/*9363*/              OPC_MoveChild, 1,
/*9365*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9368*/              OPC_Scope, 104|128,1/*232*/, /*->9603*/ // 2 children in Scope
/*9371*/                OPC_CheckChild0Same, 0,
/*9373*/                OPC_CheckChild1Same, 1,
/*9375*/                OPC_MoveParent,
/*9376*/                OPC_MoveParent,
/*9377*/                OPC_CheckType, MVT::i32,
/*9379*/                OPC_Scope, 70|128,1/*198*/, /*->9580*/ // 2 children in Scope
/*9382*/                  OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9384*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9387*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9390*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9393*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9396*/                  OPC_EmitInteger, MVT::i32, 1, 
/*9399*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9402*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9405*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9408*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9411*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9414*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9417*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9429*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9432*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9435*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9438*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9450*/                  OPC_EmitInteger, MVT::i32, 1, 
/*9453*/                  OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9456*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9459*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9462*/                  OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9489*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9492*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9495*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9507*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9510*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9513*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9525*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9528*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9531*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9543*/                  OPC_EmitInteger, MVT::i32, 1, 
/*9546*/                  OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9549*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9552*/                  OPC_EmitInteger, MVT::i32, 0, 
/*9555*/                  OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9580*/                /*Scope*/ 21, /*->9602*/
/*9581*/                  OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9583*/                  OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*9592*/                  OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9602*/                0, /*End of Scope*/
/*9603*/              /*Scope*/ 29, /*->9633*/
/*9604*/                OPC_CheckChild0Same, 1,
/*9606*/                OPC_CheckChild1Same, 0,
/*9608*/                OPC_MoveParent,
/*9609*/                OPC_MoveParent,
/*9610*/                OPC_CheckType, MVT::i32,
/*9612*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9614*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*9623*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9633*/              0, /*End of Scope*/
/*9634*/            /*Scope*/ 69, /*->9704*/
/*9635*/              OPC_MoveChild, 0,
/*9637*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9640*/              OPC_Scope, 30, /*->9672*/ // 2 children in Scope
/*9642*/                OPC_CheckChild0Same, 0,
/*9644*/                OPC_CheckChild1Same, 1,
/*9646*/                OPC_MoveParent,
/*9647*/                OPC_RecordChild1, // #2 = $y
/*9648*/                OPC_MoveParent,
/*9649*/                OPC_CheckType, MVT::i32,
/*9651*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9653*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*9662*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9672*/              /*Scope*/ 30, /*->9703*/
/*9673*/                OPC_CheckChild0Same, 1,
/*9675*/                OPC_CheckChild1Same, 0,
/*9677*/                OPC_MoveParent,
/*9678*/                OPC_RecordChild1, // #2 = $y
/*9679*/                OPC_MoveParent,
/*9680*/                OPC_CheckType, MVT::i32,
/*9682*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9684*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*9693*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9703*/              0, /*End of Scope*/
/*9704*/            /*Scope*/ 68, /*->9773*/
/*9705*/              OPC_RecordChild0, // #2 = $y
/*9706*/              OPC_MoveChild, 1,
/*9708*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9711*/              OPC_Scope, 29, /*->9742*/ // 2 children in Scope
/*9713*/                OPC_CheckChild0Same, 1,
/*9715*/                OPC_CheckChild1Same, 0,
/*9717*/                OPC_MoveParent,
/*9718*/                OPC_MoveParent,
/*9719*/                OPC_CheckType, MVT::i32,
/*9721*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9723*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*9732*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9742*/              /*Scope*/ 29, /*->9772*/
/*9743*/                OPC_CheckChild0Same, 0,
/*9745*/                OPC_CheckChild1Same, 1,
/*9747*/                OPC_MoveParent,
/*9748*/                OPC_MoveParent,
/*9749*/                OPC_CheckType, MVT::i32,
/*9751*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9753*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*9762*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9772*/              0, /*End of Scope*/
/*9773*/            /*Scope*/ 69, /*->9843*/
/*9774*/              OPC_MoveChild, 0,
/*9776*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9779*/              OPC_Scope, 30, /*->9811*/ // 2 children in Scope
/*9781*/                OPC_CheckChild0Same, 1,
/*9783*/                OPC_CheckChild1Same, 0,
/*9785*/                OPC_MoveParent,
/*9786*/                OPC_RecordChild1, // #2 = $y
/*9787*/                OPC_MoveParent,
/*9788*/                OPC_CheckType, MVT::i32,
/*9790*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9792*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*9801*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9811*/              /*Scope*/ 30, /*->9842*/
/*9812*/                OPC_CheckChild0Same, 0,
/*9814*/                OPC_CheckChild1Same, 1,
/*9816*/                OPC_MoveParent,
/*9817*/                OPC_RecordChild1, // #2 = $y
/*9818*/                OPC_MoveParent,
/*9819*/                OPC_CheckType, MVT::i32,
/*9821*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9823*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*9832*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9842*/              0, /*End of Scope*/
/*9843*/            0, /*End of Scope*/
/*9844*/          /*Scope*/ 126, /*->9971*/
/*9845*/            OPC_MoveChild, 1,
/*9847*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9850*/            OPC_RecordChild0, // #1 = $x
/*9851*/            OPC_RecordChild1, // #2 = $z
/*9852*/            OPC_MoveParent,
/*9853*/            OPC_MoveParent,
/*9854*/            OPC_MoveChild, 1,
/*9856*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9859*/            OPC_Scope, 28, /*->9889*/ // 3 children in Scope
/*9861*/              OPC_CheckChild0Same, 1,
/*9863*/              OPC_CheckChild1Same, 2,
/*9865*/              OPC_MoveParent,
/*9866*/              OPC_CheckType, MVT::i32,
/*9868*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9870*/              OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*9879*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9889*/            /*Scope*/ 51, /*->9941*/
/*9890*/              OPC_CheckChild0Same, 2,
/*9892*/              OPC_CheckChild1Same, 1,
/*9894*/              OPC_MoveParent,
/*9895*/              OPC_CheckType, MVT::i32,
/*9897*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9899*/              OPC_Scope, 19, /*->9920*/ // 2 children in Scope
/*9901*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*9910*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9920*/              /*Scope*/ 19, /*->9940*/
/*9921*/                OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*9930*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9940*/              0, /*End of Scope*/
/*9941*/            /*Scope*/ 28, /*->9970*/
/*9942*/              OPC_CheckChild0Same, 1,
/*9944*/              OPC_CheckChild1Same, 2,
/*9946*/              OPC_MoveParent,
/*9947*/              OPC_CheckType, MVT::i32,
/*9949*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9951*/              OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*9960*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9970*/            0, /*End of Scope*/
/*9971*/          0, /*End of Scope*/
/*9972*/        /*Scope*/ 127, /*->10100*/
/*9973*/          OPC_MoveChild, 0,
/*9975*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9978*/          OPC_RecordChild0, // #0 = $x
/*9979*/          OPC_RecordChild1, // #1 = $z
/*9980*/          OPC_MoveParent,
/*9981*/          OPC_RecordChild1, // #2 = $y
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_MoveChild, 1,
/*9985*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9988*/          OPC_Scope, 28, /*->10018*/ // 3 children in Scope
/*9990*/            OPC_CheckChild0Same, 0,
/*9992*/            OPC_CheckChild1Same, 1,
/*9994*/            OPC_MoveParent,
/*9995*/            OPC_CheckType, MVT::i32,
/*9997*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9999*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10008*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10018*/         /*Scope*/ 51, /*->10070*/
/*10019*/           OPC_CheckChild0Same, 1,
/*10021*/           OPC_CheckChild1Same, 0,
/*10023*/           OPC_MoveParent,
/*10024*/           OPC_CheckType, MVT::i32,
/*10026*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10028*/           OPC_Scope, 19, /*->10049*/ // 2 children in Scope
/*10030*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10039*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10049*/           /*Scope*/ 19, /*->10069*/
/*10050*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10059*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10069*/           0, /*End of Scope*/
/*10070*/         /*Scope*/ 28, /*->10099*/
/*10071*/           OPC_CheckChild0Same, 0,
/*10073*/           OPC_CheckChild1Same, 1,
/*10075*/           OPC_MoveParent,
/*10076*/           OPC_CheckType, MVT::i32,
/*10078*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10080*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10089*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10099*/         0, /*End of Scope*/
/*10100*/       /*Scope*/ 93|128,17/*2269*/, /*->12371*/
/*10102*/         OPC_RecordChild0, // #0 = $x
/*10103*/         OPC_Scope, 95|128,11/*1503*/, /*->11609*/ // 2 children in Scope
/*10106*/           OPC_RecordChild1, // #1 = $z
/*10107*/           OPC_MoveParent,
/*10108*/           OPC_MoveChild, 1,
/*10110*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10113*/           OPC_Scope, 84|128,1/*212*/, /*->10328*/ // 4 children in Scope
/*10116*/             OPC_RecordChild0, // #2 = $y
/*10117*/             OPC_MoveChild, 1,
/*10119*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10122*/             OPC_CheckChild0Same, 1,
/*10124*/             OPC_CheckChild1Same, 0,
/*10126*/             OPC_MoveParent,
/*10127*/             OPC_MoveParent,
/*10128*/             OPC_CheckType, MVT::i32,
/*10130*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10132*/             OPC_EmitInteger, MVT::i32, 0, 
/*10135*/             OPC_EmitInteger, MVT::i32, 0, 
/*10138*/             OPC_EmitInteger, MVT::i32, 0, 
/*10141*/             OPC_EmitInteger, MVT::i32, 0, 
/*10144*/             OPC_EmitInteger, MVT::i32, 1, 
/*10147*/             OPC_EmitInteger, MVT::i32, 0, 
/*10150*/             OPC_EmitInteger, MVT::i32, 0, 
/*10153*/             OPC_EmitInteger, MVT::i32, 0, 
/*10156*/             OPC_EmitInteger, MVT::i32, 0, 
/*10159*/             OPC_EmitInteger, MVT::i32, 0, 
/*10162*/             OPC_EmitInteger, MVT::i32, 0, 
/*10165*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10177*/             OPC_EmitInteger, MVT::i32, 0, 
/*10180*/             OPC_EmitInteger, MVT::i32, 0, 
/*10183*/             OPC_EmitInteger, MVT::i32, 0, 
/*10186*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10198*/             OPC_EmitInteger, MVT::i32, 1, 
/*10201*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10204*/             OPC_EmitInteger, MVT::i32, 0, 
/*10207*/             OPC_EmitInteger, MVT::i32, 0, 
/*10210*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10237*/             OPC_EmitInteger, MVT::i32, 0, 
/*10240*/             OPC_EmitInteger, MVT::i32, 0, 
/*10243*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10255*/             OPC_EmitInteger, MVT::i32, 0, 
/*10258*/             OPC_EmitInteger, MVT::i32, 0, 
/*10261*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10273*/             OPC_EmitInteger, MVT::i32, 0, 
/*10276*/             OPC_EmitInteger, MVT::i32, 0, 
/*10279*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10291*/             OPC_EmitInteger, MVT::i32, 1, 
/*10294*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10297*/             OPC_EmitInteger, MVT::i32, 0, 
/*10300*/             OPC_EmitInteger, MVT::i32, 0, 
/*10303*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10328*/           /*Scope*/ 41|128,3/*425*/, /*->10755*/
/*10330*/             OPC_MoveChild, 0,
/*10332*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10335*/             OPC_Scope, 79|128,1/*207*/, /*->10545*/ // 2 children in Scope
/*10338*/               OPC_CheckChild0Same, 0,
/*10340*/               OPC_CheckChild1Same, 1,
/*10342*/               OPC_MoveParent,
/*10343*/               OPC_RecordChild1, // #2 = $y
/*10344*/               OPC_MoveParent,
/*10345*/               OPC_CheckType, MVT::i32,
/*10347*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10349*/               OPC_EmitInteger, MVT::i32, 0, 
/*10352*/               OPC_EmitInteger, MVT::i32, 0, 
/*10355*/               OPC_EmitInteger, MVT::i32, 0, 
/*10358*/               OPC_EmitInteger, MVT::i32, 0, 
/*10361*/               OPC_EmitInteger, MVT::i32, 1, 
/*10364*/               OPC_EmitInteger, MVT::i32, 0, 
/*10367*/               OPC_EmitInteger, MVT::i32, 0, 
/*10370*/               OPC_EmitInteger, MVT::i32, 0, 
/*10373*/               OPC_EmitInteger, MVT::i32, 0, 
/*10376*/               OPC_EmitInteger, MVT::i32, 0, 
/*10379*/               OPC_EmitInteger, MVT::i32, 0, 
/*10382*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10394*/               OPC_EmitInteger, MVT::i32, 0, 
/*10397*/               OPC_EmitInteger, MVT::i32, 0, 
/*10400*/               OPC_EmitInteger, MVT::i32, 0, 
/*10403*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10415*/               OPC_EmitInteger, MVT::i32, 1, 
/*10418*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10421*/               OPC_EmitInteger, MVT::i32, 0, 
/*10424*/               OPC_EmitInteger, MVT::i32, 0, 
/*10427*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10454*/               OPC_EmitInteger, MVT::i32, 0, 
/*10457*/               OPC_EmitInteger, MVT::i32, 0, 
/*10460*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10472*/               OPC_EmitInteger, MVT::i32, 0, 
/*10475*/               OPC_EmitInteger, MVT::i32, 0, 
/*10478*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10490*/               OPC_EmitInteger, MVT::i32, 0, 
/*10493*/               OPC_EmitInteger, MVT::i32, 0, 
/*10496*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10508*/               OPC_EmitInteger, MVT::i32, 1, 
/*10511*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10514*/               OPC_EmitInteger, MVT::i32, 0, 
/*10517*/               OPC_EmitInteger, MVT::i32, 0, 
/*10520*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10545*/             /*Scope*/ 79|128,1/*207*/, /*->10754*/
/*10547*/               OPC_CheckChild0Same, 1,
/*10549*/               OPC_CheckChild1Same, 0,
/*10551*/               OPC_MoveParent,
/*10552*/               OPC_RecordChild1, // #2 = $y
/*10553*/               OPC_MoveParent,
/*10554*/               OPC_CheckType, MVT::i32,
/*10556*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10558*/               OPC_EmitInteger, MVT::i32, 0, 
/*10561*/               OPC_EmitInteger, MVT::i32, 0, 
/*10564*/               OPC_EmitInteger, MVT::i32, 0, 
/*10567*/               OPC_EmitInteger, MVT::i32, 0, 
/*10570*/               OPC_EmitInteger, MVT::i32, 1, 
/*10573*/               OPC_EmitInteger, MVT::i32, 0, 
/*10576*/               OPC_EmitInteger, MVT::i32, 0, 
/*10579*/               OPC_EmitInteger, MVT::i32, 0, 
/*10582*/               OPC_EmitInteger, MVT::i32, 0, 
/*10585*/               OPC_EmitInteger, MVT::i32, 0, 
/*10588*/               OPC_EmitInteger, MVT::i32, 0, 
/*10591*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10603*/               OPC_EmitInteger, MVT::i32, 0, 
/*10606*/               OPC_EmitInteger, MVT::i32, 0, 
/*10609*/               OPC_EmitInteger, MVT::i32, 0, 
/*10612*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10624*/               OPC_EmitInteger, MVT::i32, 1, 
/*10627*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10630*/               OPC_EmitInteger, MVT::i32, 0, 
/*10633*/               OPC_EmitInteger, MVT::i32, 0, 
/*10636*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10663*/               OPC_EmitInteger, MVT::i32, 0, 
/*10666*/               OPC_EmitInteger, MVT::i32, 0, 
/*10669*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10681*/               OPC_EmitInteger, MVT::i32, 0, 
/*10684*/               OPC_EmitInteger, MVT::i32, 0, 
/*10687*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10699*/               OPC_EmitInteger, MVT::i32, 0, 
/*10702*/               OPC_EmitInteger, MVT::i32, 0, 
/*10705*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10717*/               OPC_EmitInteger, MVT::i32, 1, 
/*10720*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10723*/               OPC_EmitInteger, MVT::i32, 0, 
/*10726*/               OPC_EmitInteger, MVT::i32, 0, 
/*10729*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10754*/             0, /*End of Scope*/
/*10755*/           /*Scope*/ 40|128,3/*424*/, /*->11181*/
/*10757*/             OPC_RecordChild0, // #2 = $y
/*10758*/             OPC_MoveChild, 1,
/*10760*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10763*/             OPC_Scope, 78|128,1/*206*/, /*->10972*/ // 2 children in Scope
/*10766*/               OPC_CheckChild0Same, 1,
/*10768*/               OPC_CheckChild1Same, 0,
/*10770*/               OPC_MoveParent,
/*10771*/               OPC_MoveParent,
/*10772*/               OPC_CheckType, MVT::i32,
/*10774*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10776*/               OPC_EmitInteger, MVT::i32, 0, 
/*10779*/               OPC_EmitInteger, MVT::i32, 0, 
/*10782*/               OPC_EmitInteger, MVT::i32, 0, 
/*10785*/               OPC_EmitInteger, MVT::i32, 0, 
/*10788*/               OPC_EmitInteger, MVT::i32, 1, 
/*10791*/               OPC_EmitInteger, MVT::i32, 0, 
/*10794*/               OPC_EmitInteger, MVT::i32, 0, 
/*10797*/               OPC_EmitInteger, MVT::i32, 0, 
/*10800*/               OPC_EmitInteger, MVT::i32, 0, 
/*10803*/               OPC_EmitInteger, MVT::i32, 0, 
/*10806*/               OPC_EmitInteger, MVT::i32, 0, 
/*10809*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10821*/               OPC_EmitInteger, MVT::i32, 0, 
/*10824*/               OPC_EmitInteger, MVT::i32, 0, 
/*10827*/               OPC_EmitInteger, MVT::i32, 0, 
/*10830*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10842*/               OPC_EmitInteger, MVT::i32, 1, 
/*10845*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10848*/               OPC_EmitInteger, MVT::i32, 0, 
/*10851*/               OPC_EmitInteger, MVT::i32, 0, 
/*10854*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10881*/               OPC_EmitInteger, MVT::i32, 0, 
/*10884*/               OPC_EmitInteger, MVT::i32, 0, 
/*10887*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10899*/               OPC_EmitInteger, MVT::i32, 0, 
/*10902*/               OPC_EmitInteger, MVT::i32, 0, 
/*10905*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10917*/               OPC_EmitInteger, MVT::i32, 0, 
/*10920*/               OPC_EmitInteger, MVT::i32, 0, 
/*10923*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10935*/               OPC_EmitInteger, MVT::i32, 1, 
/*10938*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10941*/               OPC_EmitInteger, MVT::i32, 0, 
/*10944*/               OPC_EmitInteger, MVT::i32, 0, 
/*10947*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10972*/             /*Scope*/ 78|128,1/*206*/, /*->11180*/
/*10974*/               OPC_CheckChild0Same, 0,
/*10976*/               OPC_CheckChild1Same, 1,
/*10978*/               OPC_MoveParent,
/*10979*/               OPC_MoveParent,
/*10980*/               OPC_CheckType, MVT::i32,
/*10982*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10984*/               OPC_EmitInteger, MVT::i32, 0, 
/*10987*/               OPC_EmitInteger, MVT::i32, 0, 
/*10990*/               OPC_EmitInteger, MVT::i32, 0, 
/*10993*/               OPC_EmitInteger, MVT::i32, 0, 
/*10996*/               OPC_EmitInteger, MVT::i32, 1, 
/*10999*/               OPC_EmitInteger, MVT::i32, 0, 
/*11002*/               OPC_EmitInteger, MVT::i32, 0, 
/*11005*/               OPC_EmitInteger, MVT::i32, 0, 
/*11008*/               OPC_EmitInteger, MVT::i32, 0, 
/*11011*/               OPC_EmitInteger, MVT::i32, 0, 
/*11014*/               OPC_EmitInteger, MVT::i32, 0, 
/*11017*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11029*/               OPC_EmitInteger, MVT::i32, 0, 
/*11032*/               OPC_EmitInteger, MVT::i32, 0, 
/*11035*/               OPC_EmitInteger, MVT::i32, 0, 
/*11038*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11050*/               OPC_EmitInteger, MVT::i32, 1, 
/*11053*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11056*/               OPC_EmitInteger, MVT::i32, 0, 
/*11059*/               OPC_EmitInteger, MVT::i32, 0, 
/*11062*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11089*/               OPC_EmitInteger, MVT::i32, 0, 
/*11092*/               OPC_EmitInteger, MVT::i32, 0, 
/*11095*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11107*/               OPC_EmitInteger, MVT::i32, 0, 
/*11110*/               OPC_EmitInteger, MVT::i32, 0, 
/*11113*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11125*/               OPC_EmitInteger, MVT::i32, 0, 
/*11128*/               OPC_EmitInteger, MVT::i32, 0, 
/*11131*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11143*/               OPC_EmitInteger, MVT::i32, 1, 
/*11146*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11149*/               OPC_EmitInteger, MVT::i32, 0, 
/*11152*/               OPC_EmitInteger, MVT::i32, 0, 
/*11155*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11180*/             0, /*End of Scope*/
/*11181*/           /*Scope*/ 41|128,3/*425*/, /*->11608*/
/*11183*/             OPC_MoveChild, 0,
/*11185*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11188*/             OPC_Scope, 79|128,1/*207*/, /*->11398*/ // 2 children in Scope
/*11191*/               OPC_CheckChild0Same, 1,
/*11193*/               OPC_CheckChild1Same, 0,
/*11195*/               OPC_MoveParent,
/*11196*/               OPC_RecordChild1, // #2 = $y
/*11197*/               OPC_MoveParent,
/*11198*/               OPC_CheckType, MVT::i32,
/*11200*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11202*/               OPC_EmitInteger, MVT::i32, 0, 
/*11205*/               OPC_EmitInteger, MVT::i32, 0, 
/*11208*/               OPC_EmitInteger, MVT::i32, 0, 
/*11211*/               OPC_EmitInteger, MVT::i32, 0, 
/*11214*/               OPC_EmitInteger, MVT::i32, 1, 
/*11217*/               OPC_EmitInteger, MVT::i32, 0, 
/*11220*/               OPC_EmitInteger, MVT::i32, 0, 
/*11223*/               OPC_EmitInteger, MVT::i32, 0, 
/*11226*/               OPC_EmitInteger, MVT::i32, 0, 
/*11229*/               OPC_EmitInteger, MVT::i32, 0, 
/*11232*/               OPC_EmitInteger, MVT::i32, 0, 
/*11235*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11247*/               OPC_EmitInteger, MVT::i32, 0, 
/*11250*/               OPC_EmitInteger, MVT::i32, 0, 
/*11253*/               OPC_EmitInteger, MVT::i32, 0, 
/*11256*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11268*/               OPC_EmitInteger, MVT::i32, 1, 
/*11271*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11274*/               OPC_EmitInteger, MVT::i32, 0, 
/*11277*/               OPC_EmitInteger, MVT::i32, 0, 
/*11280*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11307*/               OPC_EmitInteger, MVT::i32, 0, 
/*11310*/               OPC_EmitInteger, MVT::i32, 0, 
/*11313*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11325*/               OPC_EmitInteger, MVT::i32, 0, 
/*11328*/               OPC_EmitInteger, MVT::i32, 0, 
/*11331*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11343*/               OPC_EmitInteger, MVT::i32, 0, 
/*11346*/               OPC_EmitInteger, MVT::i32, 0, 
/*11349*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11361*/               OPC_EmitInteger, MVT::i32, 1, 
/*11364*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11367*/               OPC_EmitInteger, MVT::i32, 0, 
/*11370*/               OPC_EmitInteger, MVT::i32, 0, 
/*11373*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11398*/             /*Scope*/ 79|128,1/*207*/, /*->11607*/
/*11400*/               OPC_CheckChild0Same, 0,
/*11402*/               OPC_CheckChild1Same, 1,
/*11404*/               OPC_MoveParent,
/*11405*/               OPC_RecordChild1, // #2 = $y
/*11406*/               OPC_MoveParent,
/*11407*/               OPC_CheckType, MVT::i32,
/*11409*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11411*/               OPC_EmitInteger, MVT::i32, 0, 
/*11414*/               OPC_EmitInteger, MVT::i32, 0, 
/*11417*/               OPC_EmitInteger, MVT::i32, 0, 
/*11420*/               OPC_EmitInteger, MVT::i32, 0, 
/*11423*/               OPC_EmitInteger, MVT::i32, 1, 
/*11426*/               OPC_EmitInteger, MVT::i32, 0, 
/*11429*/               OPC_EmitInteger, MVT::i32, 0, 
/*11432*/               OPC_EmitInteger, MVT::i32, 0, 
/*11435*/               OPC_EmitInteger, MVT::i32, 0, 
/*11438*/               OPC_EmitInteger, MVT::i32, 0, 
/*11441*/               OPC_EmitInteger, MVT::i32, 0, 
/*11444*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11456*/               OPC_EmitInteger, MVT::i32, 0, 
/*11459*/               OPC_EmitInteger, MVT::i32, 0, 
/*11462*/               OPC_EmitInteger, MVT::i32, 0, 
/*11465*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11477*/               OPC_EmitInteger, MVT::i32, 1, 
/*11480*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11483*/               OPC_EmitInteger, MVT::i32, 0, 
/*11486*/               OPC_EmitInteger, MVT::i32, 0, 
/*11489*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11516*/               OPC_EmitInteger, MVT::i32, 0, 
/*11519*/               OPC_EmitInteger, MVT::i32, 0, 
/*11522*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11534*/               OPC_EmitInteger, MVT::i32, 0, 
/*11537*/               OPC_EmitInteger, MVT::i32, 0, 
/*11540*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11552*/               OPC_EmitInteger, MVT::i32, 0, 
/*11555*/               OPC_EmitInteger, MVT::i32, 0, 
/*11558*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11570*/               OPC_EmitInteger, MVT::i32, 1, 
/*11573*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11576*/               OPC_EmitInteger, MVT::i32, 0, 
/*11579*/               OPC_EmitInteger, MVT::i32, 0, 
/*11582*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11607*/             0, /*End of Scope*/
/*11608*/           0, /*End of Scope*/
/*11609*/         /*Scope*/ 119|128,5/*759*/, /*->12370*/
/*11611*/           OPC_MoveChild, 1,
/*11613*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11616*/           OPC_RecordChild0, // #1 = $x
/*11617*/           OPC_RecordChild1, // #2 = $z
/*11618*/           OPC_MoveParent,
/*11619*/           OPC_MoveParent,
/*11620*/           OPC_MoveChild, 1,
/*11622*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11625*/           OPC_Scope, 77|128,1/*205*/, /*->11833*/ // 3 children in Scope
/*11628*/             OPC_CheckChild0Same, 1,
/*11630*/             OPC_CheckChild1Same, 2,
/*11632*/             OPC_MoveParent,
/*11633*/             OPC_CheckType, MVT::i32,
/*11635*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11637*/             OPC_EmitInteger, MVT::i32, 0, 
/*11640*/             OPC_EmitInteger, MVT::i32, 0, 
/*11643*/             OPC_EmitInteger, MVT::i32, 0, 
/*11646*/             OPC_EmitInteger, MVT::i32, 0, 
/*11649*/             OPC_EmitInteger, MVT::i32, 1, 
/*11652*/             OPC_EmitInteger, MVT::i32, 0, 
/*11655*/             OPC_EmitInteger, MVT::i32, 0, 
/*11658*/             OPC_EmitInteger, MVT::i32, 0, 
/*11661*/             OPC_EmitInteger, MVT::i32, 0, 
/*11664*/             OPC_EmitInteger, MVT::i32, 0, 
/*11667*/             OPC_EmitInteger, MVT::i32, 0, 
/*11670*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11682*/             OPC_EmitInteger, MVT::i32, 0, 
/*11685*/             OPC_EmitInteger, MVT::i32, 0, 
/*11688*/             OPC_EmitInteger, MVT::i32, 0, 
/*11691*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11703*/             OPC_EmitInteger, MVT::i32, 1, 
/*11706*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11709*/             OPC_EmitInteger, MVT::i32, 0, 
/*11712*/             OPC_EmitInteger, MVT::i32, 0, 
/*11715*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11742*/             OPC_EmitInteger, MVT::i32, 0, 
/*11745*/             OPC_EmitInteger, MVT::i32, 0, 
/*11748*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11760*/             OPC_EmitInteger, MVT::i32, 0, 
/*11763*/             OPC_EmitInteger, MVT::i32, 0, 
/*11766*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11778*/             OPC_EmitInteger, MVT::i32, 0, 
/*11781*/             OPC_EmitInteger, MVT::i32, 0, 
/*11784*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11796*/             OPC_EmitInteger, MVT::i32, 1, 
/*11799*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11802*/             OPC_EmitInteger, MVT::i32, 0, 
/*11805*/             OPC_EmitInteger, MVT::i32, 0, 
/*11808*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11833*/           /*Scope*/ 71|128,2/*327*/, /*->12162*/
/*11835*/             OPC_CheckChild0Same, 2,
/*11837*/             OPC_CheckChild1Same, 1,
/*11839*/             OPC_MoveParent,
/*11840*/             OPC_CheckType, MVT::i32,
/*11842*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11844*/             OPC_EmitInteger, MVT::i32, 0, 
/*11847*/             OPC_EmitInteger, MVT::i32, 0, 
/*11850*/             OPC_EmitInteger, MVT::i32, 0, 
/*11853*/             OPC_EmitInteger, MVT::i32, 0, 
/*11856*/             OPC_EmitInteger, MVT::i32, 1, 
/*11859*/             OPC_EmitInteger, MVT::i32, 0, 
/*11862*/             OPC_EmitInteger, MVT::i32, 0, 
/*11865*/             OPC_EmitInteger, MVT::i32, 0, 
/*11868*/             OPC_EmitInteger, MVT::i32, 0, 
/*11871*/             OPC_EmitInteger, MVT::i32, 0, 
/*11874*/             OPC_EmitInteger, MVT::i32, 0, 
/*11877*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11889*/             OPC_EmitInteger, MVT::i32, 0, 
/*11892*/             OPC_EmitInteger, MVT::i32, 0, 
/*11895*/             OPC_EmitInteger, MVT::i32, 0, 
/*11898*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11910*/             OPC_EmitInteger, MVT::i32, 1, 
/*11913*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11916*/             OPC_EmitInteger, MVT::i32, 0, 
/*11919*/             OPC_EmitInteger, MVT::i32, 0, 
/*11922*/             OPC_Scope, 118, /*->12042*/ // 2 children in Scope
/*11924*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11951*/               OPC_EmitInteger, MVT::i32, 0, 
/*11954*/               OPC_EmitInteger, MVT::i32, 0, 
/*11957*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/               OPC_EmitInteger, MVT::i32, 0, 
/*11972*/               OPC_EmitInteger, MVT::i32, 0, 
/*11975*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11987*/               OPC_EmitInteger, MVT::i32, 0, 
/*11990*/               OPC_EmitInteger, MVT::i32, 0, 
/*11993*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12005*/               OPC_EmitInteger, MVT::i32, 1, 
/*12008*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12011*/               OPC_EmitInteger, MVT::i32, 0, 
/*12014*/               OPC_EmitInteger, MVT::i32, 0, 
/*12017*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12042*/             /*Scope*/ 118, /*->12161*/
/*12043*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12070*/               OPC_EmitInteger, MVT::i32, 0, 
/*12073*/               OPC_EmitInteger, MVT::i32, 0, 
/*12076*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12088*/               OPC_EmitInteger, MVT::i32, 0, 
/*12091*/               OPC_EmitInteger, MVT::i32, 0, 
/*12094*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12106*/               OPC_EmitInteger, MVT::i32, 0, 
/*12109*/               OPC_EmitInteger, MVT::i32, 0, 
/*12112*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12124*/               OPC_EmitInteger, MVT::i32, 1, 
/*12127*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12130*/               OPC_EmitInteger, MVT::i32, 0, 
/*12133*/               OPC_EmitInteger, MVT::i32, 0, 
/*12136*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12161*/             0, /*End of Scope*/
/*12162*/           /*Scope*/ 77|128,1/*205*/, /*->12369*/
/*12164*/             OPC_CheckChild0Same, 1,
/*12166*/             OPC_CheckChild1Same, 2,
/*12168*/             OPC_MoveParent,
/*12169*/             OPC_CheckType, MVT::i32,
/*12171*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12173*/             OPC_EmitInteger, MVT::i32, 0, 
/*12176*/             OPC_EmitInteger, MVT::i32, 0, 
/*12179*/             OPC_EmitInteger, MVT::i32, 0, 
/*12182*/             OPC_EmitInteger, MVT::i32, 0, 
/*12185*/             OPC_EmitInteger, MVT::i32, 1, 
/*12188*/             OPC_EmitInteger, MVT::i32, 0, 
/*12191*/             OPC_EmitInteger, MVT::i32, 0, 
/*12194*/             OPC_EmitInteger, MVT::i32, 0, 
/*12197*/             OPC_EmitInteger, MVT::i32, 0, 
/*12200*/             OPC_EmitInteger, MVT::i32, 0, 
/*12203*/             OPC_EmitInteger, MVT::i32, 0, 
/*12206*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12218*/             OPC_EmitInteger, MVT::i32, 0, 
/*12221*/             OPC_EmitInteger, MVT::i32, 0, 
/*12224*/             OPC_EmitInteger, MVT::i32, 0, 
/*12227*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12239*/             OPC_EmitInteger, MVT::i32, 1, 
/*12242*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12245*/             OPC_EmitInteger, MVT::i32, 0, 
/*12248*/             OPC_EmitInteger, MVT::i32, 0, 
/*12251*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12278*/             OPC_EmitInteger, MVT::i32, 0, 
/*12281*/             OPC_EmitInteger, MVT::i32, 0, 
/*12284*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12296*/             OPC_EmitInteger, MVT::i32, 0, 
/*12299*/             OPC_EmitInteger, MVT::i32, 0, 
/*12302*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12314*/             OPC_EmitInteger, MVT::i32, 0, 
/*12317*/             OPC_EmitInteger, MVT::i32, 0, 
/*12320*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12332*/             OPC_EmitInteger, MVT::i32, 1, 
/*12335*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12338*/             OPC_EmitInteger, MVT::i32, 0, 
/*12341*/             OPC_EmitInteger, MVT::i32, 0, 
/*12344*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12369*/           0, /*End of Scope*/
/*12370*/         0, /*End of Scope*/
/*12371*/       /*Scope*/ 120|128,5/*760*/, /*->13133*/
/*12373*/         OPC_MoveChild, 0,
/*12375*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12378*/         OPC_RecordChild0, // #0 = $x
/*12379*/         OPC_RecordChild1, // #1 = $z
/*12380*/         OPC_MoveParent,
/*12381*/         OPC_RecordChild1, // #2 = $y
/*12382*/         OPC_MoveParent,
/*12383*/         OPC_MoveChild, 1,
/*12385*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12388*/         OPC_Scope, 77|128,1/*205*/, /*->12596*/ // 3 children in Scope
/*12391*/           OPC_CheckChild0Same, 0,
/*12393*/           OPC_CheckChild1Same, 1,
/*12395*/           OPC_MoveParent,
/*12396*/           OPC_CheckType, MVT::i32,
/*12398*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12400*/           OPC_EmitInteger, MVT::i32, 0, 
/*12403*/           OPC_EmitInteger, MVT::i32, 0, 
/*12406*/           OPC_EmitInteger, MVT::i32, 0, 
/*12409*/           OPC_EmitInteger, MVT::i32, 0, 
/*12412*/           OPC_EmitInteger, MVT::i32, 1, 
/*12415*/           OPC_EmitInteger, MVT::i32, 0, 
/*12418*/           OPC_EmitInteger, MVT::i32, 0, 
/*12421*/           OPC_EmitInteger, MVT::i32, 0, 
/*12424*/           OPC_EmitInteger, MVT::i32, 0, 
/*12427*/           OPC_EmitInteger, MVT::i32, 0, 
/*12430*/           OPC_EmitInteger, MVT::i32, 0, 
/*12433*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12445*/           OPC_EmitInteger, MVT::i32, 0, 
/*12448*/           OPC_EmitInteger, MVT::i32, 0, 
/*12451*/           OPC_EmitInteger, MVT::i32, 0, 
/*12454*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12466*/           OPC_EmitInteger, MVT::i32, 1, 
/*12469*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12472*/           OPC_EmitInteger, MVT::i32, 0, 
/*12475*/           OPC_EmitInteger, MVT::i32, 0, 
/*12478*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12505*/           OPC_EmitInteger, MVT::i32, 0, 
/*12508*/           OPC_EmitInteger, MVT::i32, 0, 
/*12511*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12523*/           OPC_EmitInteger, MVT::i32, 0, 
/*12526*/           OPC_EmitInteger, MVT::i32, 0, 
/*12529*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12541*/           OPC_EmitInteger, MVT::i32, 0, 
/*12544*/           OPC_EmitInteger, MVT::i32, 0, 
/*12547*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12559*/           OPC_EmitInteger, MVT::i32, 1, 
/*12562*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12565*/           OPC_EmitInteger, MVT::i32, 0, 
/*12568*/           OPC_EmitInteger, MVT::i32, 0, 
/*12571*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12596*/         /*Scope*/ 71|128,2/*327*/, /*->12925*/
/*12598*/           OPC_CheckChild0Same, 1,
/*12600*/           OPC_CheckChild1Same, 0,
/*12602*/           OPC_MoveParent,
/*12603*/           OPC_CheckType, MVT::i32,
/*12605*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12607*/           OPC_EmitInteger, MVT::i32, 0, 
/*12610*/           OPC_EmitInteger, MVT::i32, 0, 
/*12613*/           OPC_EmitInteger, MVT::i32, 0, 
/*12616*/           OPC_EmitInteger, MVT::i32, 0, 
/*12619*/           OPC_EmitInteger, MVT::i32, 1, 
/*12622*/           OPC_EmitInteger, MVT::i32, 0, 
/*12625*/           OPC_EmitInteger, MVT::i32, 0, 
/*12628*/           OPC_EmitInteger, MVT::i32, 0, 
/*12631*/           OPC_EmitInteger, MVT::i32, 0, 
/*12634*/           OPC_EmitInteger, MVT::i32, 0, 
/*12637*/           OPC_EmitInteger, MVT::i32, 0, 
/*12640*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12652*/           OPC_EmitInteger, MVT::i32, 0, 
/*12655*/           OPC_EmitInteger, MVT::i32, 0, 
/*12658*/           OPC_EmitInteger, MVT::i32, 0, 
/*12661*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12673*/           OPC_EmitInteger, MVT::i32, 1, 
/*12676*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12679*/           OPC_EmitInteger, MVT::i32, 0, 
/*12682*/           OPC_EmitInteger, MVT::i32, 0, 
/*12685*/           OPC_Scope, 118, /*->12805*/ // 2 children in Scope
/*12687*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12714*/             OPC_EmitInteger, MVT::i32, 0, 
/*12717*/             OPC_EmitInteger, MVT::i32, 0, 
/*12720*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12732*/             OPC_EmitInteger, MVT::i32, 0, 
/*12735*/             OPC_EmitInteger, MVT::i32, 0, 
/*12738*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12750*/             OPC_EmitInteger, MVT::i32, 0, 
/*12753*/             OPC_EmitInteger, MVT::i32, 0, 
/*12756*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12768*/             OPC_EmitInteger, MVT::i32, 1, 
/*12771*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12774*/             OPC_EmitInteger, MVT::i32, 0, 
/*12777*/             OPC_EmitInteger, MVT::i32, 0, 
/*12780*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12805*/           /*Scope*/ 118, /*->12924*/
/*12806*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12833*/             OPC_EmitInteger, MVT::i32, 0, 
/*12836*/             OPC_EmitInteger, MVT::i32, 0, 
/*12839*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12851*/             OPC_EmitInteger, MVT::i32, 0, 
/*12854*/             OPC_EmitInteger, MVT::i32, 0, 
/*12857*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12869*/             OPC_EmitInteger, MVT::i32, 0, 
/*12872*/             OPC_EmitInteger, MVT::i32, 0, 
/*12875*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12887*/             OPC_EmitInteger, MVT::i32, 1, 
/*12890*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12893*/             OPC_EmitInteger, MVT::i32, 0, 
/*12896*/             OPC_EmitInteger, MVT::i32, 0, 
/*12899*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12924*/           0, /*End of Scope*/
/*12925*/         /*Scope*/ 77|128,1/*205*/, /*->13132*/
/*12927*/           OPC_CheckChild0Same, 0,
/*12929*/           OPC_CheckChild1Same, 1,
/*12931*/           OPC_MoveParent,
/*12932*/           OPC_CheckType, MVT::i32,
/*12934*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12936*/           OPC_EmitInteger, MVT::i32, 0, 
/*12939*/           OPC_EmitInteger, MVT::i32, 0, 
/*12942*/           OPC_EmitInteger, MVT::i32, 0, 
/*12945*/           OPC_EmitInteger, MVT::i32, 0, 
/*12948*/           OPC_EmitInteger, MVT::i32, 1, 
/*12951*/           OPC_EmitInteger, MVT::i32, 0, 
/*12954*/           OPC_EmitInteger, MVT::i32, 0, 
/*12957*/           OPC_EmitInteger, MVT::i32, 0, 
/*12960*/           OPC_EmitInteger, MVT::i32, 0, 
/*12963*/           OPC_EmitInteger, MVT::i32, 0, 
/*12966*/           OPC_EmitInteger, MVT::i32, 0, 
/*12969*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12981*/           OPC_EmitInteger, MVT::i32, 0, 
/*12984*/           OPC_EmitInteger, MVT::i32, 0, 
/*12987*/           OPC_EmitInteger, MVT::i32, 0, 
/*12990*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13002*/           OPC_EmitInteger, MVT::i32, 1, 
/*13005*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13008*/           OPC_EmitInteger, MVT::i32, 0, 
/*13011*/           OPC_EmitInteger, MVT::i32, 0, 
/*13014*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13041*/           OPC_EmitInteger, MVT::i32, 0, 
/*13044*/           OPC_EmitInteger, MVT::i32, 0, 
/*13047*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13059*/           OPC_EmitInteger, MVT::i32, 0, 
/*13062*/           OPC_EmitInteger, MVT::i32, 0, 
/*13065*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13077*/           OPC_EmitInteger, MVT::i32, 0, 
/*13080*/           OPC_EmitInteger, MVT::i32, 0, 
/*13083*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13095*/           OPC_EmitInteger, MVT::i32, 1, 
/*13098*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13101*/           OPC_EmitInteger, MVT::i32, 0, 
/*13104*/           OPC_EmitInteger, MVT::i32, 0, 
/*13107*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13132*/         0, /*End of Scope*/
/*13133*/       0, /*End of Scope*/
/*13134*/     /*Scope*/ 34|128,1/*162*/, /*->13298*/
/*13136*/       OPC_RecordChild0, // #0 = $src0
/*13137*/       OPC_RecordChild1, // #1 = $src1
/*13138*/       OPC_SwitchType /*3 cases */, 1|128,1/*129*/, MVT::i32,// ->13271
/*13142*/         OPC_Scope, 101, /*->13245*/ // 2 children in Scope
/*13144*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13146*/           OPC_EmitInteger, MVT::i32, 0, 
/*13149*/           OPC_EmitInteger, MVT::i32, 0, 
/*13152*/           OPC_EmitInteger, MVT::i32, 1, 
/*13155*/           OPC_EmitInteger, MVT::i32, 0, 
/*13158*/           OPC_EmitInteger, MVT::i32, 0, 
/*13161*/           OPC_EmitInteger, MVT::i32, 0, 
/*13164*/           OPC_EmitInteger, MVT::i32, 0, 
/*13167*/           OPC_EmitInteger, MVT::i32, 0, 
/*13170*/           OPC_EmitInteger, MVT::i32, 0, 
/*13173*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13185*/           OPC_EmitInteger, MVT::i32, 0, 
/*13188*/           OPC_EmitInteger, MVT::i32, 0, 
/*13191*/           OPC_EmitInteger, MVT::i32, 0, 
/*13194*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13206*/           OPC_EmitInteger, MVT::i32, 1, 
/*13209*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13212*/           OPC_EmitInteger, MVT::i32, 0, 
/*13215*/           OPC_EmitInteger, MVT::i32, 0, 
/*13218*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*13245*/         /*Scope*/ 24, /*->13270*/
/*13246*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13248*/           OPC_Scope, 9, /*->13259*/ // 2 children in Scope
/*13250*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*13259*/           /*Scope*/ 9, /*->13269*/
/*13260*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_OR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*13269*/           0, /*End of Scope*/
/*13270*/         0, /*End of Scope*/
/*13271*/       /*SwitchType*/ 11, MVT::i64,// ->13284
/*13273*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13275*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*13284*/       /*SwitchType*/ 11, MVT::i1,// ->13297
/*13286*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*13288*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_I1), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (V_OR_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*13297*/       0, // EndSwitchType
/*13298*/     0, /*End of Scope*/
/*13299*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->13331
/*13302*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*13303*/     OPC_RecordChild1, // #1 = $addr
/*13304*/     OPC_RecordChild2, // #2 = $chan
/*13305*/     OPC_MoveChild, 2,
/*13307*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13310*/     OPC_CheckType, MVT::i32,
/*13312*/     OPC_MoveParent,
/*13313*/     OPC_CheckType, MVT::i32,
/*13315*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13317*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*13320*/     OPC_EmitMergeInputChains1_0,
/*13321*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*13331*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->13364
/*13334*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*13335*/     OPC_RecordChild1, // #1 = $val
/*13336*/     OPC_CheckChild1Type, MVT::i32,
/*13338*/     OPC_RecordChild2, // #2 = $addr
/*13339*/     OPC_RecordChild3, // #3 = $chan
/*13340*/     OPC_MoveChild, 3,
/*13342*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13345*/     OPC_CheckType, MVT::i32,
/*13347*/     OPC_MoveParent,
/*13348*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13350*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*13353*/     OPC_EmitMergeInputChains1_0,
/*13354*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*13364*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->16372
/*13368*/     OPC_RecordChild0, // #0 = $src0
/*13369*/     OPC_Scope, 25|128,12/*1561*/, /*->14933*/ // 2 children in Scope
/*13372*/       OPC_CheckChild0Type, MVT::f32,
/*13374*/       OPC_Scope, 10|128,7/*906*/, /*->14283*/ // 2 children in Scope
/*13377*/         OPC_RecordChild1, // #1 = $src1
/*13378*/         OPC_Scope, 64|128,3/*448*/, /*->13829*/ // 2 children in Scope
/*13381*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13392*/           OPC_CheckChild3Integer, 0, 
/*13394*/           OPC_MoveChild, 4,
/*13396*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*13399*/           OPC_Scope, 106, /*->13507*/ // 4 children in Scope
/*13401*/             OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*13403*/             OPC_MoveParent,
/*13404*/             OPC_CheckType, MVT::i32,
/*13406*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13408*/             OPC_EmitInteger, MVT::i32, 0, 
/*13411*/             OPC_EmitInteger, MVT::i32, 0, 
/*13414*/             OPC_EmitInteger, MVT::i32, 1, 
/*13417*/             OPC_EmitInteger, MVT::i32, 0, 
/*13420*/             OPC_EmitInteger, MVT::i32, 0, 
/*13423*/             OPC_EmitInteger, MVT::i32, 0, 
/*13426*/             OPC_EmitInteger, MVT::i32, 0, 
/*13429*/             OPC_EmitInteger, MVT::i32, 0, 
/*13432*/             OPC_EmitInteger, MVT::i32, 0, 
/*13435*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13447*/             OPC_EmitInteger, MVT::i32, 0, 
/*13450*/             OPC_EmitInteger, MVT::i32, 0, 
/*13453*/             OPC_EmitInteger, MVT::i32, 0, 
/*13456*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13468*/             OPC_EmitInteger, MVT::i32, 1, 
/*13471*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13474*/             OPC_EmitInteger, MVT::i32, 0, 
/*13477*/             OPC_EmitInteger, MVT::i32, 0, 
/*13480*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*13507*/           /*Scope*/ 106, /*->13614*/
/*13508*/             OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*13510*/             OPC_MoveParent,
/*13511*/             OPC_CheckType, MVT::i32,
/*13513*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13515*/             OPC_EmitInteger, MVT::i32, 0, 
/*13518*/             OPC_EmitInteger, MVT::i32, 0, 
/*13521*/             OPC_EmitInteger, MVT::i32, 1, 
/*13524*/             OPC_EmitInteger, MVT::i32, 0, 
/*13527*/             OPC_EmitInteger, MVT::i32, 0, 
/*13530*/             OPC_EmitInteger, MVT::i32, 0, 
/*13533*/             OPC_EmitInteger, MVT::i32, 0, 
/*13536*/             OPC_EmitInteger, MVT::i32, 0, 
/*13539*/             OPC_EmitInteger, MVT::i32, 0, 
/*13542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13554*/             OPC_EmitInteger, MVT::i32, 0, 
/*13557*/             OPC_EmitInteger, MVT::i32, 0, 
/*13560*/             OPC_EmitInteger, MVT::i32, 0, 
/*13563*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13575*/             OPC_EmitInteger, MVT::i32, 1, 
/*13578*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13581*/             OPC_EmitInteger, MVT::i32, 0, 
/*13584*/             OPC_EmitInteger, MVT::i32, 0, 
/*13587*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*13614*/           /*Scope*/ 106, /*->13721*/
/*13615*/             OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*13617*/             OPC_MoveParent,
/*13618*/             OPC_CheckType, MVT::i32,
/*13620*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13622*/             OPC_EmitInteger, MVT::i32, 0, 
/*13625*/             OPC_EmitInteger, MVT::i32, 0, 
/*13628*/             OPC_EmitInteger, MVT::i32, 1, 
/*13631*/             OPC_EmitInteger, MVT::i32, 0, 
/*13634*/             OPC_EmitInteger, MVT::i32, 0, 
/*13637*/             OPC_EmitInteger, MVT::i32, 0, 
/*13640*/             OPC_EmitInteger, MVT::i32, 0, 
/*13643*/             OPC_EmitInteger, MVT::i32, 0, 
/*13646*/             OPC_EmitInteger, MVT::i32, 0, 
/*13649*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13661*/             OPC_EmitInteger, MVT::i32, 0, 
/*13664*/             OPC_EmitInteger, MVT::i32, 0, 
/*13667*/             OPC_EmitInteger, MVT::i32, 0, 
/*13670*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13682*/             OPC_EmitInteger, MVT::i32, 1, 
/*13685*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13688*/             OPC_EmitInteger, MVT::i32, 0, 
/*13691*/             OPC_EmitInteger, MVT::i32, 0, 
/*13694*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*13721*/           /*Scope*/ 106, /*->13828*/
/*13722*/             OPC_CheckPredicate, 85, // Predicate_COND_UNE
/*13724*/             OPC_MoveParent,
/*13725*/             OPC_CheckType, MVT::i32,
/*13727*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13729*/             OPC_EmitInteger, MVT::i32, 0, 
/*13732*/             OPC_EmitInteger, MVT::i32, 0, 
/*13735*/             OPC_EmitInteger, MVT::i32, 1, 
/*13738*/             OPC_EmitInteger, MVT::i32, 0, 
/*13741*/             OPC_EmitInteger, MVT::i32, 0, 
/*13744*/             OPC_EmitInteger, MVT::i32, 0, 
/*13747*/             OPC_EmitInteger, MVT::i32, 0, 
/*13750*/             OPC_EmitInteger, MVT::i32, 0, 
/*13753*/             OPC_EmitInteger, MVT::i32, 0, 
/*13756*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13768*/             OPC_EmitInteger, MVT::i32, 0, 
/*13771*/             OPC_EmitInteger, MVT::i32, 0, 
/*13774*/             OPC_EmitInteger, MVT::i32, 0, 
/*13777*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13789*/             OPC_EmitInteger, MVT::i32, 1, 
/*13792*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13795*/             OPC_EmitInteger, MVT::i32, 0, 
/*13798*/             OPC_EmitInteger, MVT::i32, 0, 
/*13801*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*13828*/           0, /*End of Scope*/
/*13829*/         /*Scope*/ 67|128,3/*451*/, /*->14282*/
/*13831*/           OPC_MoveChild, 2,
/*13833*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*13836*/           OPC_CheckPredicate, 86, // Predicate_FP_ONE
/*13838*/           OPC_MoveParent,
/*13839*/           OPC_MoveChild, 3,
/*13841*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*13844*/           OPC_CheckPredicate, 87, // Predicate_FP_ZERO
/*13846*/           OPC_MoveParent,
/*13847*/           OPC_MoveChild, 4,
/*13849*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*13852*/           OPC_Scope, 106, /*->13960*/ // 4 children in Scope
/*13854*/             OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::f32,
/*13859*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13861*/             OPC_EmitInteger, MVT::i32, 0, 
/*13864*/             OPC_EmitInteger, MVT::i32, 0, 
/*13867*/             OPC_EmitInteger, MVT::i32, 1, 
/*13870*/             OPC_EmitInteger, MVT::i32, 0, 
/*13873*/             OPC_EmitInteger, MVT::i32, 0, 
/*13876*/             OPC_EmitInteger, MVT::i32, 0, 
/*13879*/             OPC_EmitInteger, MVT::i32, 0, 
/*13882*/             OPC_EmitInteger, MVT::i32, 0, 
/*13885*/             OPC_EmitInteger, MVT::i32, 0, 
/*13888*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13900*/             OPC_EmitInteger, MVT::i32, 0, 
/*13903*/             OPC_EmitInteger, MVT::i32, 0, 
/*13906*/             OPC_EmitInteger, MVT::i32, 0, 
/*13909*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13921*/             OPC_EmitInteger, MVT::i32, 1, 
/*13924*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13927*/             OPC_EmitInteger, MVT::i32, 0, 
/*13930*/             OPC_EmitInteger, MVT::i32, 0, 
/*13933*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*13960*/           /*Scope*/ 106, /*->14067*/
/*13961*/             OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*13963*/             OPC_MoveParent,
/*13964*/             OPC_CheckType, MVT::f32,
/*13966*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13968*/             OPC_EmitInteger, MVT::i32, 0, 
/*13971*/             OPC_EmitInteger, MVT::i32, 0, 
/*13974*/             OPC_EmitInteger, MVT::i32, 1, 
/*13977*/             OPC_EmitInteger, MVT::i32, 0, 
/*13980*/             OPC_EmitInteger, MVT::i32, 0, 
/*13983*/             OPC_EmitInteger, MVT::i32, 0, 
/*13986*/             OPC_EmitInteger, MVT::i32, 0, 
/*13989*/             OPC_EmitInteger, MVT::i32, 0, 
/*13992*/             OPC_EmitInteger, MVT::i32, 0, 
/*13995*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14007*/             OPC_EmitInteger, MVT::i32, 0, 
/*14010*/             OPC_EmitInteger, MVT::i32, 0, 
/*14013*/             OPC_EmitInteger, MVT::i32, 0, 
/*14016*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14028*/             OPC_EmitInteger, MVT::i32, 1, 
/*14031*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14034*/             OPC_EmitInteger, MVT::i32, 0, 
/*14037*/             OPC_EmitInteger, MVT::i32, 0, 
/*14040*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*14067*/           /*Scope*/ 106, /*->14174*/
/*14068*/             OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*14070*/             OPC_MoveParent,
/*14071*/             OPC_CheckType, MVT::f32,
/*14073*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14075*/             OPC_EmitInteger, MVT::i32, 0, 
/*14078*/             OPC_EmitInteger, MVT::i32, 0, 
/*14081*/             OPC_EmitInteger, MVT::i32, 1, 
/*14084*/             OPC_EmitInteger, MVT::i32, 0, 
/*14087*/             OPC_EmitInteger, MVT::i32, 0, 
/*14090*/             OPC_EmitInteger, MVT::i32, 0, 
/*14093*/             OPC_EmitInteger, MVT::i32, 0, 
/*14096*/             OPC_EmitInteger, MVT::i32, 0, 
/*14099*/             OPC_EmitInteger, MVT::i32, 0, 
/*14102*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14114*/             OPC_EmitInteger, MVT::i32, 0, 
/*14117*/             OPC_EmitInteger, MVT::i32, 0, 
/*14120*/             OPC_EmitInteger, MVT::i32, 0, 
/*14123*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14135*/             OPC_EmitInteger, MVT::i32, 1, 
/*14138*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14141*/             OPC_EmitInteger, MVT::i32, 0, 
/*14144*/             OPC_EmitInteger, MVT::i32, 0, 
/*14147*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*14174*/           /*Scope*/ 106, /*->14281*/
/*14175*/             OPC_CheckPredicate, 85, // Predicate_COND_UNE
/*14177*/             OPC_MoveParent,
/*14178*/             OPC_CheckType, MVT::f32,
/*14180*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14182*/             OPC_EmitInteger, MVT::i32, 0, 
/*14185*/             OPC_EmitInteger, MVT::i32, 0, 
/*14188*/             OPC_EmitInteger, MVT::i32, 1, 
/*14191*/             OPC_EmitInteger, MVT::i32, 0, 
/*14194*/             OPC_EmitInteger, MVT::i32, 0, 
/*14197*/             OPC_EmitInteger, MVT::i32, 0, 
/*14200*/             OPC_EmitInteger, MVT::i32, 0, 
/*14203*/             OPC_EmitInteger, MVT::i32, 0, 
/*14206*/             OPC_EmitInteger, MVT::i32, 0, 
/*14209*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14221*/             OPC_EmitInteger, MVT::i32, 0, 
/*14224*/             OPC_EmitInteger, MVT::i32, 0, 
/*14227*/             OPC_EmitInteger, MVT::i32, 0, 
/*14230*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14242*/             OPC_EmitInteger, MVT::i32, 1, 
/*14245*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14248*/             OPC_EmitInteger, MVT::i32, 0, 
/*14251*/             OPC_EmitInteger, MVT::i32, 0, 
/*14254*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*14281*/           0, /*End of Scope*/
/*14282*/         0, /*End of Scope*/
/*14283*/       /*Scope*/ 7|128,5/*647*/, /*->14932*/
/*14285*/         OPC_MoveChild, 1,
/*14287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*14290*/         OPC_CheckPredicate, 87, // Predicate_FP_ZERO
/*14292*/         OPC_MoveParent,
/*14293*/         OPC_RecordChild2, // #1 = $src1
/*14294*/         OPC_RecordChild3, // #2 = $src2
/*14295*/         OPC_MoveChild, 4,
/*14297*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*14300*/         OPC_Scope, 104, /*->14406*/ // 6 children in Scope
/*14302*/           OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*14304*/           OPC_MoveParent,
/*14305*/           OPC_CheckType, MVT::f32,
/*14307*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*14309*/           OPC_EmitInteger, MVT::i32, 0, 
/*14312*/           OPC_EmitInteger, MVT::i32, 0, 
/*14315*/           OPC_EmitInteger, MVT::i32, 0, 
/*14318*/           OPC_EmitInteger, MVT::i32, 0, 
/*14321*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14333*/           OPC_EmitInteger, MVT::i32, 0, 
/*14336*/           OPC_EmitInteger, MVT::i32, 0, 
/*14339*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14351*/           OPC_EmitInteger, MVT::i32, 0, 
/*14354*/           OPC_EmitInteger, MVT::i32, 0, 
/*14357*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14369*/           OPC_EmitInteger, MVT::i32, 1, 
/*14372*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14375*/           OPC_EmitInteger, MVT::i32, 0, 
/*14378*/           OPC_EmitInteger, MVT::i32, 0, 
/*14381*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14406*/         /*Scope*/ 104, /*->14511*/
/*14407*/           OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*14409*/           OPC_MoveParent,
/*14410*/           OPC_CheckType, MVT::f32,
/*14412*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*14414*/           OPC_EmitInteger, MVT::i32, 0, 
/*14417*/           OPC_EmitInteger, MVT::i32, 0, 
/*14420*/           OPC_EmitInteger, MVT::i32, 0, 
/*14423*/           OPC_EmitInteger, MVT::i32, 0, 
/*14426*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14438*/           OPC_EmitInteger, MVT::i32, 0, 
/*14441*/           OPC_EmitInteger, MVT::i32, 0, 
/*14444*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14456*/           OPC_EmitInteger, MVT::i32, 0, 
/*14459*/           OPC_EmitInteger, MVT::i32, 0, 
/*14462*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14474*/           OPC_EmitInteger, MVT::i32, 1, 
/*14477*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14480*/           OPC_EmitInteger, MVT::i32, 0, 
/*14483*/           OPC_EmitInteger, MVT::i32, 0, 
/*14486*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14511*/         /*Scope*/ 104, /*->14616*/
/*14512*/           OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*14514*/           OPC_MoveParent,
/*14515*/           OPC_CheckType, MVT::f32,
/*14517*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*14519*/           OPC_EmitInteger, MVT::i32, 0, 
/*14522*/           OPC_EmitInteger, MVT::i32, 0, 
/*14525*/           OPC_EmitInteger, MVT::i32, 0, 
/*14528*/           OPC_EmitInteger, MVT::i32, 0, 
/*14531*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14543*/           OPC_EmitInteger, MVT::i32, 0, 
/*14546*/           OPC_EmitInteger, MVT::i32, 0, 
/*14549*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14561*/           OPC_EmitInteger, MVT::i32, 0, 
/*14564*/           OPC_EmitInteger, MVT::i32, 0, 
/*14567*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14579*/           OPC_EmitInteger, MVT::i32, 1, 
/*14582*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14585*/           OPC_EmitInteger, MVT::i32, 0, 
/*14588*/           OPC_EmitInteger, MVT::i32, 0, 
/*14591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14616*/         /*Scope*/ 104, /*->14721*/
/*14617*/           OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*14619*/           OPC_MoveParent,
/*14620*/           OPC_CheckType, MVT::f32,
/*14622*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14624*/           OPC_EmitInteger, MVT::i32, 0, 
/*14627*/           OPC_EmitInteger, MVT::i32, 0, 
/*14630*/           OPC_EmitInteger, MVT::i32, 0, 
/*14633*/           OPC_EmitInteger, MVT::i32, 0, 
/*14636*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14648*/           OPC_EmitInteger, MVT::i32, 0, 
/*14651*/           OPC_EmitInteger, MVT::i32, 0, 
/*14654*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14666*/           OPC_EmitInteger, MVT::i32, 0, 
/*14669*/           OPC_EmitInteger, MVT::i32, 0, 
/*14672*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14684*/           OPC_EmitInteger, MVT::i32, 1, 
/*14687*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14690*/           OPC_EmitInteger, MVT::i32, 0, 
/*14693*/           OPC_EmitInteger, MVT::i32, 0, 
/*14696*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14721*/         /*Scope*/ 104, /*->14826*/
/*14722*/           OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*14724*/           OPC_MoveParent,
/*14725*/           OPC_CheckType, MVT::f32,
/*14727*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14729*/           OPC_EmitInteger, MVT::i32, 0, 
/*14732*/           OPC_EmitInteger, MVT::i32, 0, 
/*14735*/           OPC_EmitInteger, MVT::i32, 0, 
/*14738*/           OPC_EmitInteger, MVT::i32, 0, 
/*14741*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14753*/           OPC_EmitInteger, MVT::i32, 0, 
/*14756*/           OPC_EmitInteger, MVT::i32, 0, 
/*14759*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14771*/           OPC_EmitInteger, MVT::i32, 0, 
/*14774*/           OPC_EmitInteger, MVT::i32, 0, 
/*14777*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14789*/           OPC_EmitInteger, MVT::i32, 1, 
/*14792*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14795*/           OPC_EmitInteger, MVT::i32, 0, 
/*14798*/           OPC_EmitInteger, MVT::i32, 0, 
/*14801*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14826*/         /*Scope*/ 104, /*->14931*/
/*14827*/           OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*14829*/           OPC_MoveParent,
/*14830*/           OPC_CheckType, MVT::f32,
/*14832*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14834*/           OPC_EmitInteger, MVT::i32, 0, 
/*14837*/           OPC_EmitInteger, MVT::i32, 0, 
/*14840*/           OPC_EmitInteger, MVT::i32, 0, 
/*14843*/           OPC_EmitInteger, MVT::i32, 0, 
/*14846*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14858*/           OPC_EmitInteger, MVT::i32, 0, 
/*14861*/           OPC_EmitInteger, MVT::i32, 0, 
/*14864*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14876*/           OPC_EmitInteger, MVT::i32, 0, 
/*14879*/           OPC_EmitInteger, MVT::i32, 0, 
/*14882*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14894*/           OPC_EmitInteger, MVT::i32, 1, 
/*14897*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14900*/           OPC_EmitInteger, MVT::i32, 0, 
/*14903*/           OPC_EmitInteger, MVT::i32, 0, 
/*14906*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14931*/         0, /*End of Scope*/
/*14932*/       0, /*End of Scope*/
/*14933*/     /*Scope*/ 28|128,11/*1436*/, /*->16371*/
/*14935*/       OPC_CheckChild0Type, MVT::i32,
/*14937*/       OPC_Scope, 20|128,5/*660*/, /*->15600*/ // 3 children in Scope
/*14940*/         OPC_RecordChild1, // #1 = $src1
/*14941*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14952*/         OPC_CheckChild3Integer, 0, 
/*14954*/         OPC_MoveChild, 4,
/*14956*/         OPC_Scope, 106, /*->15064*/ // 6 children in Scope
/*14958*/           OPC_CheckCondCode, ISD::SETEQ,
/*14960*/           OPC_MoveParent,
/*14961*/           OPC_CheckType, MVT::i32,
/*14963*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14965*/           OPC_EmitInteger, MVT::i32, 0, 
/*14968*/           OPC_EmitInteger, MVT::i32, 0, 
/*14971*/           OPC_EmitInteger, MVT::i32, 1, 
/*14974*/           OPC_EmitInteger, MVT::i32, 0, 
/*14977*/           OPC_EmitInteger, MVT::i32, 0, 
/*14980*/           OPC_EmitInteger, MVT::i32, 0, 
/*14983*/           OPC_EmitInteger, MVT::i32, 0, 
/*14986*/           OPC_EmitInteger, MVT::i32, 0, 
/*14989*/           OPC_EmitInteger, MVT::i32, 0, 
/*14992*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15004*/           OPC_EmitInteger, MVT::i32, 0, 
/*15007*/           OPC_EmitInteger, MVT::i32, 0, 
/*15010*/           OPC_EmitInteger, MVT::i32, 0, 
/*15013*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15025*/           OPC_EmitInteger, MVT::i32, 1, 
/*15028*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15031*/           OPC_EmitInteger, MVT::i32, 0, 
/*15034*/           OPC_EmitInteger, MVT::i32, 0, 
/*15037*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*15064*/         /*Scope*/ 106, /*->15171*/
/*15065*/           OPC_CheckCondCode, ISD::SETGT,
/*15067*/           OPC_MoveParent,
/*15068*/           OPC_CheckType, MVT::i32,
/*15070*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15072*/           OPC_EmitInteger, MVT::i32, 0, 
/*15075*/           OPC_EmitInteger, MVT::i32, 0, 
/*15078*/           OPC_EmitInteger, MVT::i32, 1, 
/*15081*/           OPC_EmitInteger, MVT::i32, 0, 
/*15084*/           OPC_EmitInteger, MVT::i32, 0, 
/*15087*/           OPC_EmitInteger, MVT::i32, 0, 
/*15090*/           OPC_EmitInteger, MVT::i32, 0, 
/*15093*/           OPC_EmitInteger, MVT::i32, 0, 
/*15096*/           OPC_EmitInteger, MVT::i32, 0, 
/*15099*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15111*/           OPC_EmitInteger, MVT::i32, 0, 
/*15114*/           OPC_EmitInteger, MVT::i32, 0, 
/*15117*/           OPC_EmitInteger, MVT::i32, 0, 
/*15120*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15132*/           OPC_EmitInteger, MVT::i32, 1, 
/*15135*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15138*/           OPC_EmitInteger, MVT::i32, 0, 
/*15141*/           OPC_EmitInteger, MVT::i32, 0, 
/*15144*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*15171*/         /*Scope*/ 106, /*->15278*/
/*15172*/           OPC_CheckCondCode, ISD::SETGE,
/*15174*/           OPC_MoveParent,
/*15175*/           OPC_CheckType, MVT::i32,
/*15177*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15179*/           OPC_EmitInteger, MVT::i32, 0, 
/*15182*/           OPC_EmitInteger, MVT::i32, 0, 
/*15185*/           OPC_EmitInteger, MVT::i32, 1, 
/*15188*/           OPC_EmitInteger, MVT::i32, 0, 
/*15191*/           OPC_EmitInteger, MVT::i32, 0, 
/*15194*/           OPC_EmitInteger, MVT::i32, 0, 
/*15197*/           OPC_EmitInteger, MVT::i32, 0, 
/*15200*/           OPC_EmitInteger, MVT::i32, 0, 
/*15203*/           OPC_EmitInteger, MVT::i32, 0, 
/*15206*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15218*/           OPC_EmitInteger, MVT::i32, 0, 
/*15221*/           OPC_EmitInteger, MVT::i32, 0, 
/*15224*/           OPC_EmitInteger, MVT::i32, 0, 
/*15227*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15239*/           OPC_EmitInteger, MVT::i32, 1, 
/*15242*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15245*/           OPC_EmitInteger, MVT::i32, 0, 
/*15248*/           OPC_EmitInteger, MVT::i32, 0, 
/*15251*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*15278*/         /*Scope*/ 106, /*->15385*/
/*15279*/           OPC_CheckCondCode, ISD::SETNE,
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_CheckType, MVT::i32,
/*15284*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15286*/           OPC_EmitInteger, MVT::i32, 0, 
/*15289*/           OPC_EmitInteger, MVT::i32, 0, 
/*15292*/           OPC_EmitInteger, MVT::i32, 1, 
/*15295*/           OPC_EmitInteger, MVT::i32, 0, 
/*15298*/           OPC_EmitInteger, MVT::i32, 0, 
/*15301*/           OPC_EmitInteger, MVT::i32, 0, 
/*15304*/           OPC_EmitInteger, MVT::i32, 0, 
/*15307*/           OPC_EmitInteger, MVT::i32, 0, 
/*15310*/           OPC_EmitInteger, MVT::i32, 0, 
/*15313*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15325*/           OPC_EmitInteger, MVT::i32, 0, 
/*15328*/           OPC_EmitInteger, MVT::i32, 0, 
/*15331*/           OPC_EmitInteger, MVT::i32, 0, 
/*15334*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15346*/           OPC_EmitInteger, MVT::i32, 1, 
/*15349*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15352*/           OPC_EmitInteger, MVT::i32, 0, 
/*15355*/           OPC_EmitInteger, MVT::i32, 0, 
/*15358*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*15385*/         /*Scope*/ 106, /*->15492*/
/*15386*/           OPC_CheckCondCode, ISD::SETUGT,
/*15388*/           OPC_MoveParent,
/*15389*/           OPC_CheckType, MVT::i32,
/*15391*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15393*/           OPC_EmitInteger, MVT::i32, 0, 
/*15396*/           OPC_EmitInteger, MVT::i32, 0, 
/*15399*/           OPC_EmitInteger, MVT::i32, 1, 
/*15402*/           OPC_EmitInteger, MVT::i32, 0, 
/*15405*/           OPC_EmitInteger, MVT::i32, 0, 
/*15408*/           OPC_EmitInteger, MVT::i32, 0, 
/*15411*/           OPC_EmitInteger, MVT::i32, 0, 
/*15414*/           OPC_EmitInteger, MVT::i32, 0, 
/*15417*/           OPC_EmitInteger, MVT::i32, 0, 
/*15420*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15432*/           OPC_EmitInteger, MVT::i32, 0, 
/*15435*/           OPC_EmitInteger, MVT::i32, 0, 
/*15438*/           OPC_EmitInteger, MVT::i32, 0, 
/*15441*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15453*/           OPC_EmitInteger, MVT::i32, 1, 
/*15456*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15459*/           OPC_EmitInteger, MVT::i32, 0, 
/*15462*/           OPC_EmitInteger, MVT::i32, 0, 
/*15465*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*15492*/         /*Scope*/ 106, /*->15599*/
/*15493*/           OPC_CheckCondCode, ISD::SETUGE,
/*15495*/           OPC_MoveParent,
/*15496*/           OPC_CheckType, MVT::i32,
/*15498*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15500*/           OPC_EmitInteger, MVT::i32, 0, 
/*15503*/           OPC_EmitInteger, MVT::i32, 0, 
/*15506*/           OPC_EmitInteger, MVT::i32, 1, 
/*15509*/           OPC_EmitInteger, MVT::i32, 0, 
/*15512*/           OPC_EmitInteger, MVT::i32, 0, 
/*15515*/           OPC_EmitInteger, MVT::i32, 0, 
/*15518*/           OPC_EmitInteger, MVT::i32, 0, 
/*15521*/           OPC_EmitInteger, MVT::i32, 0, 
/*15524*/           OPC_EmitInteger, MVT::i32, 0, 
/*15527*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15539*/           OPC_EmitInteger, MVT::i32, 0, 
/*15542*/           OPC_EmitInteger, MVT::i32, 0, 
/*15545*/           OPC_EmitInteger, MVT::i32, 0, 
/*15548*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15560*/           OPC_EmitInteger, MVT::i32, 1, 
/*15563*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15566*/           OPC_EmitInteger, MVT::i32, 0, 
/*15569*/           OPC_EmitInteger, MVT::i32, 0, 
/*15572*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*15599*/         0, /*End of Scope*/
/*15600*/       /*Scope*/ 5|128,5/*645*/, /*->16247*/
/*15602*/         OPC_CheckChild1Integer, 0, 
/*15604*/         OPC_RecordChild2, // #1 = $src1
/*15605*/         OPC_RecordChild3, // #2 = $src2
/*15606*/         OPC_MoveChild, 4,
/*15608*/         OPC_Scope, 64|128,2/*320*/, /*->15931*/ // 4 children in Scope
/*15611*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15614*/           OPC_Scope, 104, /*->15720*/ // 3 children in Scope
/*15616*/             OPC_CheckPredicate, 88, // Predicate_COND_EQ
/*15618*/             OPC_MoveParent,
/*15619*/             OPC_CheckType, MVT::i32,
/*15621*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15623*/             OPC_EmitInteger, MVT::i32, 0, 
/*15626*/             OPC_EmitInteger, MVT::i32, 0, 
/*15629*/             OPC_EmitInteger, MVT::i32, 0, 
/*15632*/             OPC_EmitInteger, MVT::i32, 0, 
/*15635*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15647*/             OPC_EmitInteger, MVT::i32, 0, 
/*15650*/             OPC_EmitInteger, MVT::i32, 0, 
/*15653*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15665*/             OPC_EmitInteger, MVT::i32, 0, 
/*15668*/             OPC_EmitInteger, MVT::i32, 0, 
/*15671*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15683*/             OPC_EmitInteger, MVT::i32, 1, 
/*15686*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15689*/             OPC_EmitInteger, MVT::i32, 0, 
/*15692*/             OPC_EmitInteger, MVT::i32, 0, 
/*15695*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*15720*/           /*Scope*/ 104, /*->15825*/
/*15721*/             OPC_CheckPredicate, 89, // Predicate_COND_SGE
/*15723*/             OPC_MoveParent,
/*15724*/             OPC_CheckType, MVT::i32,
/*15726*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15728*/             OPC_EmitInteger, MVT::i32, 0, 
/*15731*/             OPC_EmitInteger, MVT::i32, 0, 
/*15734*/             OPC_EmitInteger, MVT::i32, 0, 
/*15737*/             OPC_EmitInteger, MVT::i32, 0, 
/*15740*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15752*/             OPC_EmitInteger, MVT::i32, 0, 
/*15755*/             OPC_EmitInteger, MVT::i32, 0, 
/*15758*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15770*/             OPC_EmitInteger, MVT::i32, 0, 
/*15773*/             OPC_EmitInteger, MVT::i32, 0, 
/*15776*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15788*/             OPC_EmitInteger, MVT::i32, 1, 
/*15791*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15794*/             OPC_EmitInteger, MVT::i32, 0, 
/*15797*/             OPC_EmitInteger, MVT::i32, 0, 
/*15800*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*15825*/           /*Scope*/ 104, /*->15930*/
/*15826*/             OPC_CheckPredicate, 90, // Predicate_COND_SGT
/*15828*/             OPC_MoveParent,
/*15829*/             OPC_CheckType, MVT::i32,
/*15831*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15833*/             OPC_EmitInteger, MVT::i32, 0, 
/*15836*/             OPC_EmitInteger, MVT::i32, 0, 
/*15839*/             OPC_EmitInteger, MVT::i32, 0, 
/*15842*/             OPC_EmitInteger, MVT::i32, 0, 
/*15845*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15857*/             OPC_EmitInteger, MVT::i32, 0, 
/*15860*/             OPC_EmitInteger, MVT::i32, 0, 
/*15863*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15875*/             OPC_EmitInteger, MVT::i32, 0, 
/*15878*/             OPC_EmitInteger, MVT::i32, 0, 
/*15881*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15893*/             OPC_EmitInteger, MVT::i32, 1, 
/*15896*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15899*/             OPC_EmitInteger, MVT::i32, 0, 
/*15902*/             OPC_EmitInteger, MVT::i32, 0, 
/*15905*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*15930*/           0, /*End of Scope*/
/*15931*/         /*Scope*/ 104, /*->16036*/
/*15932*/           OPC_CheckCondCode, ISD::SETEQ,
/*15934*/           OPC_MoveParent,
/*15935*/           OPC_CheckType, MVT::f32,
/*15937*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15939*/           OPC_EmitInteger, MVT::i32, 0, 
/*15942*/           OPC_EmitInteger, MVT::i32, 0, 
/*15945*/           OPC_EmitInteger, MVT::i32, 0, 
/*15948*/           OPC_EmitInteger, MVT::i32, 0, 
/*15951*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15963*/           OPC_EmitInteger, MVT::i32, 0, 
/*15966*/           OPC_EmitInteger, MVT::i32, 0, 
/*15969*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15981*/           OPC_EmitInteger, MVT::i32, 0, 
/*15984*/           OPC_EmitInteger, MVT::i32, 0, 
/*15987*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15999*/           OPC_EmitInteger, MVT::i32, 1, 
/*16002*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16005*/           OPC_EmitInteger, MVT::i32, 0, 
/*16008*/           OPC_EmitInteger, MVT::i32, 0, 
/*16011*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*16036*/         /*Scope*/ 104, /*->16141*/
/*16037*/           OPC_CheckCondCode, ISD::SETGT,
/*16039*/           OPC_MoveParent,
/*16040*/           OPC_CheckType, MVT::f32,
/*16042*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16044*/           OPC_EmitInteger, MVT::i32, 0, 
/*16047*/           OPC_EmitInteger, MVT::i32, 0, 
/*16050*/           OPC_EmitInteger, MVT::i32, 0, 
/*16053*/           OPC_EmitInteger, MVT::i32, 0, 
/*16056*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16068*/           OPC_EmitInteger, MVT::i32, 0, 
/*16071*/           OPC_EmitInteger, MVT::i32, 0, 
/*16074*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16086*/           OPC_EmitInteger, MVT::i32, 0, 
/*16089*/           OPC_EmitInteger, MVT::i32, 0, 
/*16092*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16104*/           OPC_EmitInteger, MVT::i32, 1, 
/*16107*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16110*/           OPC_EmitInteger, MVT::i32, 0, 
/*16113*/           OPC_EmitInteger, MVT::i32, 0, 
/*16116*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*16141*/         /*Scope*/ 104, /*->16246*/
/*16142*/           OPC_CheckCondCode, ISD::SETGE,
/*16144*/           OPC_MoveParent,
/*16145*/           OPC_CheckType, MVT::f32,
/*16147*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16149*/           OPC_EmitInteger, MVT::i32, 0, 
/*16152*/           OPC_EmitInteger, MVT::i32, 0, 
/*16155*/           OPC_EmitInteger, MVT::i32, 0, 
/*16158*/           OPC_EmitInteger, MVT::i32, 0, 
/*16161*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16173*/           OPC_EmitInteger, MVT::i32, 0, 
/*16176*/           OPC_EmitInteger, MVT::i32, 0, 
/*16179*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16191*/           OPC_EmitInteger, MVT::i32, 0, 
/*16194*/           OPC_EmitInteger, MVT::i32, 0, 
/*16197*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16209*/           OPC_EmitInteger, MVT::i32, 1, 
/*16212*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16215*/           OPC_EmitInteger, MVT::i32, 0, 
/*16218*/           OPC_EmitInteger, MVT::i32, 0, 
/*16221*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*16246*/         0, /*End of Scope*/
/*16247*/       /*Scope*/ 122, /*->16370*/
/*16248*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16259*/         OPC_RecordChild2, // #1 = $src1
/*16260*/         OPC_RecordChild3, // #2 = $src2
/*16261*/         OPC_MoveChild, 4,
/*16263*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16266*/         OPC_CheckPredicate, 90, // Predicate_COND_SGT
/*16268*/         OPC_MoveParent,
/*16269*/         OPC_CheckType, MVT::i32,
/*16271*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16273*/         OPC_EmitInteger, MVT::i32, 0, 
/*16276*/         OPC_EmitInteger, MVT::i32, 0, 
/*16279*/         OPC_EmitInteger, MVT::i32, 0, 
/*16282*/         OPC_EmitInteger, MVT::i32, 0, 
/*16285*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16297*/         OPC_EmitInteger, MVT::i32, 0, 
/*16300*/         OPC_EmitInteger, MVT::i32, 0, 
/*16303*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16315*/         OPC_EmitInteger, MVT::i32, 0, 
/*16318*/         OPC_EmitInteger, MVT::i32, 0, 
/*16321*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16333*/         OPC_EmitInteger, MVT::i32, 1, 
/*16336*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16339*/         OPC_EmitInteger, MVT::i32, 0, 
/*16342*/         OPC_EmitInteger, MVT::i32, 0, 
/*16345*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*16370*/       0, /*End of Scope*/
/*16371*/     0, /*End of Scope*/
/*16372*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->16527
/*16376*/     OPC_RecordMemRef,
/*16377*/     OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/*16378*/     OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*16379*/     OPC_Scope, 60, /*->16441*/ // 2 children in Scope
/*16381*/       OPC_RecordChild2, // #2 = $cmp
/*16382*/       OPC_RecordChild3, // #3 = $swap
/*16383*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->16412
/*16386*/         OPC_CheckPredicate, 91, // Predicate_atomic_cmp_swap_32_local
/*16388*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16390*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*16393*/         OPC_EmitMergeInputChains1_0,
/*16394*/         OPC_EmitInteger, MVT::i1, 0, 
/*16397*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*16400*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 4, 2, 3, 7, 
                  // Src: (atomic_cmp_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset))
/*16412*/       /*SwitchType*/ 26, MVT::i64,// ->16440
/*16414*/         OPC_CheckPredicate, 92, // Predicate_atomic_cmp_swap_64_local
/*16416*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16418*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*16421*/         OPC_EmitMergeInputChains1_0,
/*16422*/         OPC_EmitInteger, MVT::i1, 0, 
/*16425*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*16428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 6, 4, 2, 3, 7, 
                  // Src: (atomic_cmp_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset))
/*16440*/       0, // EndSwitchType
/*16441*/     /*Scope*/ 84, /*->16526*/
/*16442*/       OPC_CheckChild1Type, MVT::i32,
/*16444*/       OPC_RecordChild2, // #2 = $src1
/*16445*/       OPC_RecordChild3, // #3 = $src2
/*16446*/       OPC_CheckPredicate, 91, // Predicate_atomic_cmp_swap_32_local
/*16448*/       OPC_CheckType, MVT::i32,
/*16450*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16452*/       OPC_EmitMergeInputChains1_0,
/*16453*/       OPC_EmitInteger, MVT::i32, 0, 
/*16456*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16468*/       OPC_EmitInteger, MVT::i32, 0, 
/*16471*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16483*/       OPC_EmitInteger, MVT::i32, 0, 
/*16486*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16498*/       OPC_EmitInteger, MVT::i32, 1, 
/*16501*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16504*/       OPC_EmitInteger, MVT::i32, 0, 
/*16507*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*16526*/     0, /*End of Scope*/
/*16527*/   /*SwitchOpcode*/ 107|128,10/*1387*/, TARGET_VAL(ISD::XOR),// ->17918
/*16531*/     OPC_Scope, 83|128,1/*211*/, /*->16745*/ // 5 children in Scope
/*16534*/       OPC_RecordChild0, // #0 = $z
/*16535*/       OPC_MoveChild, 1,
/*16537*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16540*/       OPC_Scope, 23|128,1/*151*/, /*->16694*/ // 2 children in Scope
/*16543*/         OPC_RecordChild0, // #1 = $x
/*16544*/         OPC_MoveChild, 1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_Scope, 122, /*->16673*/ // 2 children in Scope
/*16551*/           OPC_RecordChild0, // #2 = $y
/*16552*/           OPC_CheckChild1Same, 0,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_MoveParent,
/*16556*/           OPC_CheckType, MVT::i32,
/*16558*/           OPC_Scope, 99, /*->16659*/ // 2 children in Scope
/*16560*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16562*/             OPC_EmitInteger, MVT::i32, 0, 
/*16565*/             OPC_EmitInteger, MVT::i32, 0, 
/*16568*/             OPC_EmitInteger, MVT::i32, 0, 
/*16571*/             OPC_EmitInteger, MVT::i32, 0, 
/*16574*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16586*/             OPC_EmitInteger, MVT::i32, 0, 
/*16589*/             OPC_EmitInteger, MVT::i32, 0, 
/*16592*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16604*/             OPC_EmitInteger, MVT::i32, 0, 
/*16607*/             OPC_EmitInteger, MVT::i32, 0, 
/*16610*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16622*/             OPC_EmitInteger, MVT::i32, 1, 
/*16625*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16628*/             OPC_EmitInteger, MVT::i32, 0, 
/*16631*/             OPC_EmitInteger, MVT::i32, 0, 
/*16634*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16659*/           /*Scope*/ 12, /*->16672*/
/*16660*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16662*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16672*/           0, /*End of Scope*/
/*16673*/         /*Scope*/ 19, /*->16693*/
/*16674*/           OPC_CheckChild0Same, 0,
/*16676*/           OPC_RecordChild1, // #2 = $y
/*16677*/           OPC_MoveParent,
/*16678*/           OPC_MoveParent,
/*16679*/           OPC_CheckType, MVT::i32,
/*16681*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16683*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16693*/         0, /*End of Scope*/
/*16694*/       /*Scope*/ 49, /*->16744*/
/*16695*/         OPC_MoveChild, 0,
/*16697*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16700*/         OPC_Scope, 20, /*->16722*/ // 2 children in Scope
/*16702*/           OPC_RecordChild0, // #1 = $y
/*16703*/           OPC_CheckChild1Same, 0,
/*16705*/           OPC_MoveParent,
/*16706*/           OPC_RecordChild1, // #2 = $x
/*16707*/           OPC_MoveParent,
/*16708*/           OPC_CheckType, MVT::i32,
/*16710*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16712*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16722*/         /*Scope*/ 20, /*->16743*/
/*16723*/           OPC_CheckChild0Same, 0,
/*16725*/           OPC_RecordChild1, // #1 = $y
/*16726*/           OPC_MoveParent,
/*16727*/           OPC_RecordChild1, // #2 = $x
/*16728*/           OPC_MoveParent,
/*16729*/           OPC_CheckType, MVT::i32,
/*16731*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16733*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16743*/         0, /*End of Scope*/
/*16744*/       0, /*End of Scope*/
/*16745*/     /*Scope*/ 97, /*->16843*/
/*16746*/       OPC_MoveChild, 0,
/*16748*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16751*/       OPC_Scope, 44, /*->16797*/ // 2 children in Scope
/*16753*/         OPC_RecordChild0, // #0 = $x
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16759*/         OPC_RecordChild0, // #1 = $y
/*16760*/         OPC_RecordChild1, // #2 = $z
/*16761*/         OPC_MoveParent,
/*16762*/         OPC_MoveParent,
/*16763*/         OPC_CheckType, MVT::i32,
/*16765*/         OPC_Scope, 14, /*->16781*/ // 2 children in Scope
/*16767*/           OPC_CheckChild1Same, 2,
/*16769*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16771*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16781*/         /*Scope*/ 14, /*->16796*/
/*16782*/           OPC_CheckChild1Same, 1,
/*16784*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16786*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16796*/         0, /*End of Scope*/
/*16797*/       /*Scope*/ 44, /*->16842*/
/*16798*/         OPC_MoveChild, 0,
/*16800*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16803*/         OPC_RecordChild0, // #0 = $y
/*16804*/         OPC_RecordChild1, // #1 = $z
/*16805*/         OPC_MoveParent,
/*16806*/         OPC_RecordChild1, // #2 = $x
/*16807*/         OPC_MoveParent,
/*16808*/         OPC_CheckType, MVT::i32,
/*16810*/         OPC_Scope, 14, /*->16826*/ // 2 children in Scope
/*16812*/           OPC_CheckChild1Same, 1,
/*16814*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16816*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16826*/         /*Scope*/ 14, /*->16841*/
/*16827*/           OPC_CheckChild1Same, 0,
/*16829*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16831*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16841*/         0, /*End of Scope*/
/*16842*/       0, /*End of Scope*/
/*16843*/     /*Scope*/ 90|128,2/*346*/, /*->17191*/
/*16845*/       OPC_RecordChild0, // #0 = $z
/*16846*/       OPC_MoveChild, 1,
/*16848*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16851*/       OPC_Scope, 112, /*->16965*/ // 2 children in Scope
/*16853*/         OPC_RecordChild0, // #1 = $x
/*16854*/         OPC_MoveChild, 1,
/*16856*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16859*/         OPC_CheckChild0Same, 0,
/*16861*/         OPC_RecordChild1, // #2 = $y
/*16862*/         OPC_MoveParent,
/*16863*/         OPC_MoveParent,
/*16864*/         OPC_CheckType, MVT::i32,
/*16866*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16868*/         OPC_EmitInteger, MVT::i32, 0, 
/*16871*/         OPC_EmitInteger, MVT::i32, 0, 
/*16874*/         OPC_EmitInteger, MVT::i32, 0, 
/*16877*/         OPC_EmitInteger, MVT::i32, 0, 
/*16880*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16892*/         OPC_EmitInteger, MVT::i32, 0, 
/*16895*/         OPC_EmitInteger, MVT::i32, 0, 
/*16898*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16910*/         OPC_EmitInteger, MVT::i32, 0, 
/*16913*/         OPC_EmitInteger, MVT::i32, 0, 
/*16916*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16928*/         OPC_EmitInteger, MVT::i32, 1, 
/*16931*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16934*/         OPC_EmitInteger, MVT::i32, 0, 
/*16937*/         OPC_EmitInteger, MVT::i32, 0, 
/*16940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16965*/       /*Scope*/ 95|128,1/*223*/, /*->17190*/
/*16967*/         OPC_MoveChild, 0,
/*16969*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16972*/         OPC_Scope, 107, /*->17081*/ // 2 children in Scope
/*16974*/           OPC_RecordChild0, // #1 = $y
/*16975*/           OPC_CheckChild1Same, 0,
/*16977*/           OPC_MoveParent,
/*16978*/           OPC_RecordChild1, // #2 = $x
/*16979*/           OPC_MoveParent,
/*16980*/           OPC_CheckType, MVT::i32,
/*16982*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16984*/           OPC_EmitInteger, MVT::i32, 0, 
/*16987*/           OPC_EmitInteger, MVT::i32, 0, 
/*16990*/           OPC_EmitInteger, MVT::i32, 0, 
/*16993*/           OPC_EmitInteger, MVT::i32, 0, 
/*16996*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17008*/           OPC_EmitInteger, MVT::i32, 0, 
/*17011*/           OPC_EmitInteger, MVT::i32, 0, 
/*17014*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17026*/           OPC_EmitInteger, MVT::i32, 0, 
/*17029*/           OPC_EmitInteger, MVT::i32, 0, 
/*17032*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17044*/           OPC_EmitInteger, MVT::i32, 1, 
/*17047*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17050*/           OPC_EmitInteger, MVT::i32, 0, 
/*17053*/           OPC_EmitInteger, MVT::i32, 0, 
/*17056*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17081*/         /*Scope*/ 107, /*->17189*/
/*17082*/           OPC_CheckChild0Same, 0,
/*17084*/           OPC_RecordChild1, // #1 = $y
/*17085*/           OPC_MoveParent,
/*17086*/           OPC_RecordChild1, // #2 = $x
/*17087*/           OPC_MoveParent,
/*17088*/           OPC_CheckType, MVT::i32,
/*17090*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17092*/           OPC_EmitInteger, MVT::i32, 0, 
/*17095*/           OPC_EmitInteger, MVT::i32, 0, 
/*17098*/           OPC_EmitInteger, MVT::i32, 0, 
/*17101*/           OPC_EmitInteger, MVT::i32, 0, 
/*17104*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17116*/           OPC_EmitInteger, MVT::i32, 0, 
/*17119*/           OPC_EmitInteger, MVT::i32, 0, 
/*17122*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17134*/           OPC_EmitInteger, MVT::i32, 0, 
/*17137*/           OPC_EmitInteger, MVT::i32, 0, 
/*17140*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17152*/           OPC_EmitInteger, MVT::i32, 1, 
/*17155*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17158*/           OPC_EmitInteger, MVT::i32, 0, 
/*17161*/           OPC_EmitInteger, MVT::i32, 0, 
/*17164*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17189*/         0, /*End of Scope*/
/*17190*/       0, /*End of Scope*/
/*17191*/     /*Scope*/ 63|128,3/*447*/, /*->17640*/
/*17193*/       OPC_MoveChild, 0,
/*17195*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*17198*/       OPC_Scope, 90|128,1/*218*/, /*->17419*/ // 2 children in Scope
/*17201*/         OPC_RecordChild0, // #0 = $x
/*17202*/         OPC_MoveChild, 1,
/*17204*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17207*/         OPC_RecordChild0, // #1 = $y
/*17208*/         OPC_RecordChild1, // #2 = $z
/*17209*/         OPC_MoveParent,
/*17210*/         OPC_MoveParent,
/*17211*/         OPC_CheckType, MVT::i32,
/*17213*/         OPC_Scope, 101, /*->17316*/ // 2 children in Scope
/*17215*/           OPC_CheckChild1Same, 2,
/*17217*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17219*/           OPC_EmitInteger, MVT::i32, 0, 
/*17222*/           OPC_EmitInteger, MVT::i32, 0, 
/*17225*/           OPC_EmitInteger, MVT::i32, 0, 
/*17228*/           OPC_EmitInteger, MVT::i32, 0, 
/*17231*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17243*/           OPC_EmitInteger, MVT::i32, 0, 
/*17246*/           OPC_EmitInteger, MVT::i32, 0, 
/*17249*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17261*/           OPC_EmitInteger, MVT::i32, 0, 
/*17264*/           OPC_EmitInteger, MVT::i32, 0, 
/*17267*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17279*/           OPC_EmitInteger, MVT::i32, 1, 
/*17282*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17285*/           OPC_EmitInteger, MVT::i32, 0, 
/*17288*/           OPC_EmitInteger, MVT::i32, 0, 
/*17291*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17316*/         /*Scope*/ 101, /*->17418*/
/*17317*/           OPC_CheckChild1Same, 1,
/*17319*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17321*/           OPC_EmitInteger, MVT::i32, 0, 
/*17324*/           OPC_EmitInteger, MVT::i32, 0, 
/*17327*/           OPC_EmitInteger, MVT::i32, 0, 
/*17330*/           OPC_EmitInteger, MVT::i32, 0, 
/*17333*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17345*/           OPC_EmitInteger, MVT::i32, 0, 
/*17348*/           OPC_EmitInteger, MVT::i32, 0, 
/*17351*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17363*/           OPC_EmitInteger, MVT::i32, 0, 
/*17366*/           OPC_EmitInteger, MVT::i32, 0, 
/*17369*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17381*/           OPC_EmitInteger, MVT::i32, 1, 
/*17384*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17387*/           OPC_EmitInteger, MVT::i32, 0, 
/*17390*/           OPC_EmitInteger, MVT::i32, 0, 
/*17393*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17418*/         0, /*End of Scope*/
/*17419*/       /*Scope*/ 90|128,1/*218*/, /*->17639*/
/*17421*/         OPC_MoveChild, 0,
/*17423*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17426*/         OPC_RecordChild0, // #0 = $y
/*17427*/         OPC_RecordChild1, // #1 = $z
/*17428*/         OPC_MoveParent,
/*17429*/         OPC_RecordChild1, // #2 = $x
/*17430*/         OPC_MoveParent,
/*17431*/         OPC_CheckType, MVT::i32,
/*17433*/         OPC_Scope, 101, /*->17536*/ // 2 children in Scope
/*17435*/           OPC_CheckChild1Same, 1,
/*17437*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17439*/           OPC_EmitInteger, MVT::i32, 0, 
/*17442*/           OPC_EmitInteger, MVT::i32, 0, 
/*17445*/           OPC_EmitInteger, MVT::i32, 0, 
/*17448*/           OPC_EmitInteger, MVT::i32, 0, 
/*17451*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17463*/           OPC_EmitInteger, MVT::i32, 0, 
/*17466*/           OPC_EmitInteger, MVT::i32, 0, 
/*17469*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17481*/           OPC_EmitInteger, MVT::i32, 0, 
/*17484*/           OPC_EmitInteger, MVT::i32, 0, 
/*17487*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17499*/           OPC_EmitInteger, MVT::i32, 1, 
/*17502*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17505*/           OPC_EmitInteger, MVT::i32, 0, 
/*17508*/           OPC_EmitInteger, MVT::i32, 0, 
/*17511*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17536*/         /*Scope*/ 101, /*->17638*/
/*17537*/           OPC_CheckChild1Same, 0,
/*17539*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17541*/           OPC_EmitInteger, MVT::i32, 0, 
/*17544*/           OPC_EmitInteger, MVT::i32, 0, 
/*17547*/           OPC_EmitInteger, MVT::i32, 0, 
/*17550*/           OPC_EmitInteger, MVT::i32, 0, 
/*17553*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17565*/           OPC_EmitInteger, MVT::i32, 0, 
/*17568*/           OPC_EmitInteger, MVT::i32, 0, 
/*17571*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17583*/           OPC_EmitInteger, MVT::i32, 0, 
/*17586*/           OPC_EmitInteger, MVT::i32, 0, 
/*17589*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17601*/           OPC_EmitInteger, MVT::i32, 1, 
/*17604*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17607*/           OPC_EmitInteger, MVT::i32, 0, 
/*17610*/           OPC_EmitInteger, MVT::i32, 0, 
/*17613*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17638*/         0, /*End of Scope*/
/*17639*/       0, /*End of Scope*/
/*17640*/     /*Scope*/ 19|128,2/*275*/, /*->17917*/
/*17642*/       OPC_RecordChild0, // #0 = $src0
/*17643*/       OPC_Scope, 108, /*->17753*/ // 2 children in Scope
/*17645*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17656*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->17740
/*17659*/           OPC_Scope, 67, /*->17728*/ // 2 children in Scope
/*17661*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17663*/             OPC_EmitInteger, MVT::i32, 1, 
/*17666*/             OPC_EmitInteger, MVT::i32, 0, 
/*17669*/             OPC_EmitInteger, MVT::i32, 0, 
/*17672*/             OPC_EmitInteger, MVT::i32, 0, 
/*17675*/             OPC_EmitInteger, MVT::i32, 0, 
/*17678*/             OPC_EmitInteger, MVT::i32, 0, 
/*17681*/             OPC_EmitInteger, MVT::i32, 0, 
/*17684*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17696*/             OPC_EmitInteger, MVT::i32, 1, 
/*17699*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17702*/             OPC_EmitInteger, MVT::i32, 0, 
/*17705*/             OPC_EmitInteger, MVT::i32, 0, 
/*17708*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*17728*/           /*Scope*/ 10, /*->17739*/
/*17729*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17731*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*17739*/           0, /*End of Scope*/
/*17740*/         /*SwitchType*/ 10, MVT::i64,// ->17752
/*17742*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17744*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*17752*/         0, // EndSwitchType
/*17753*/       /*Scope*/ 33|128,1/*161*/, /*->17916*/
/*17755*/         OPC_RecordChild1, // #1 = $src1
/*17756*/         OPC_SwitchType /*3 cases */, 1|128,1/*129*/, MVT::i32,// ->17889
/*17760*/           OPC_Scope, 101, /*->17863*/ // 2 children in Scope
/*17762*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17764*/             OPC_EmitInteger, MVT::i32, 0, 
/*17767*/             OPC_EmitInteger, MVT::i32, 0, 
/*17770*/             OPC_EmitInteger, MVT::i32, 1, 
/*17773*/             OPC_EmitInteger, MVT::i32, 0, 
/*17776*/             OPC_EmitInteger, MVT::i32, 0, 
/*17779*/             OPC_EmitInteger, MVT::i32, 0, 
/*17782*/             OPC_EmitInteger, MVT::i32, 0, 
/*17785*/             OPC_EmitInteger, MVT::i32, 0, 
/*17788*/             OPC_EmitInteger, MVT::i32, 0, 
/*17791*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17803*/             OPC_EmitInteger, MVT::i32, 0, 
/*17806*/             OPC_EmitInteger, MVT::i32, 0, 
/*17809*/             OPC_EmitInteger, MVT::i32, 0, 
/*17812*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17824*/             OPC_EmitInteger, MVT::i32, 1, 
/*17827*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17830*/             OPC_EmitInteger, MVT::i32, 0, 
/*17833*/             OPC_EmitInteger, MVT::i32, 0, 
/*17836*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*17863*/           /*Scope*/ 24, /*->17888*/
/*17864*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17866*/             OPC_Scope, 9, /*->17877*/ // 2 children in Scope
/*17868*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                        // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*17877*/             /*Scope*/ 9, /*->17887*/
/*17878*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                        // Dst: (V_XOR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*17887*/             0, /*End of Scope*/
/*17888*/           0, /*End of Scope*/
/*17889*/         /*SwitchType*/ 11, MVT::i64,// ->17902
/*17891*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17893*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*17902*/         /*SwitchType*/ 11, MVT::i1,// ->17915
/*17904*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17906*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_I1), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (V_XOR_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*17915*/         0, // EndSwitchType
/*17916*/       0, /*End of Scope*/
/*17917*/     0, /*End of Scope*/
/*17918*/   /*SwitchOpcode*/ 17|128,16/*2065*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19987
/*17922*/     OPC_RecordChild0, // #0 = $vec
/*17923*/     OPC_Scope, 54|128,1/*182*/, /*->18108*/ // 8 children in Scope
/*17926*/       OPC_CheckChild0Type, MVT::v2i32,
/*17928*/       OPC_Scope, 40, /*->17970*/ // 5 children in Scope
/*17930*/         OPC_MoveChild, 1,
/*17932*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*17935*/         OPC_RecordChild0, // #1 = $idx
/*17936*/         OPC_RecordChild1, // #2 = $off
/*17937*/         OPC_MoveChild, 1,
/*17939*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17942*/         OPC_MoveParent,
/*17943*/         OPC_CheckType, MVT::i32,
/*17945*/         OPC_MoveParent,
/*17946*/         OPC_CheckType, MVT::i32,
/*17948*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17950*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*17957*/         OPC_EmitConvertToTarget, 2,
/*17959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*17970*/       /*Scope*/ 36, /*->18007*/
/*17971*/         OPC_CheckChild1Integer, 0, 
/*17973*/         OPC_CheckType, MVT::i32,
/*17975*/         OPC_Scope, 14, /*->17991*/ // 2 children in Scope
/*17977*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17979*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*17982*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*17991*/         /*Scope*/ 14, /*->18006*/
/*17992*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17994*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*17997*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*18006*/         0, /*End of Scope*/
/*18007*/       /*Scope*/ 36, /*->18044*/
/*18008*/         OPC_CheckChild1Integer, 1, 
/*18010*/         OPC_CheckType, MVT::i32,
/*18012*/         OPC_Scope, 14, /*->18028*/ // 2 children in Scope
/*18014*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18016*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18019*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*18028*/         /*Scope*/ 14, /*->18043*/
/*18029*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18031*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18034*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*18043*/         0, /*End of Scope*/
/*18044*/       /*Scope*/ 18, /*->18063*/
/*18045*/         OPC_CheckChild1Integer, 2, 
/*18047*/         OPC_CheckType, MVT::i32,
/*18049*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18051*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18054*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*18063*/       /*Scope*/ 43, /*->18107*/
/*18064*/         OPC_RecordChild1, // #1 = $index
/*18065*/         OPC_CheckChild1Type, MVT::i32,
/*18067*/         OPC_CheckType, MVT::i32,
/*18069*/         OPC_Scope, 11, /*->18082*/ // 2 children in Scope
/*18071*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18073*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*18082*/         /*Scope*/ 23, /*->18106*/
/*18083*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18085*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18092*/           OPC_EmitInteger, MVT::i32, 0, 
/*18095*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*18106*/         0, /*End of Scope*/
/*18107*/       0, /*End of Scope*/
/*18108*/     /*Scope*/ 109|128,1/*237*/, /*->18347*/
/*18110*/       OPC_CheckChild0Type, MVT::v4i32,
/*18112*/       OPC_Scope, 40, /*->18154*/ // 6 children in Scope
/*18114*/         OPC_MoveChild, 1,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18119*/         OPC_RecordChild0, // #1 = $idx
/*18120*/         OPC_RecordChild1, // #2 = $off
/*18121*/         OPC_MoveChild, 1,
/*18123*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18126*/         OPC_MoveParent,
/*18127*/         OPC_CheckType, MVT::i32,
/*18129*/         OPC_MoveParent,
/*18130*/         OPC_CheckType, MVT::i32,
/*18132*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18134*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18141*/         OPC_EmitConvertToTarget, 2,
/*18143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18154*/       /*Scope*/ 36, /*->18191*/
/*18155*/         OPC_CheckChild1Integer, 0, 
/*18157*/         OPC_CheckType, MVT::i32,
/*18159*/         OPC_Scope, 14, /*->18175*/ // 2 children in Scope
/*18161*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18163*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18166*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*18175*/         /*Scope*/ 14, /*->18190*/
/*18176*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18178*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18181*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*18190*/         0, /*End of Scope*/
/*18191*/       /*Scope*/ 36, /*->18228*/
/*18192*/         OPC_CheckChild1Integer, 1, 
/*18194*/         OPC_CheckType, MVT::i32,
/*18196*/         OPC_Scope, 14, /*->18212*/ // 2 children in Scope
/*18198*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18200*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18203*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*18212*/         /*Scope*/ 14, /*->18227*/
/*18213*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18215*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18218*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*18227*/         0, /*End of Scope*/
/*18228*/       /*Scope*/ 36, /*->18265*/
/*18229*/         OPC_CheckChild1Integer, 2, 
/*18231*/         OPC_CheckType, MVT::i32,
/*18233*/         OPC_Scope, 14, /*->18249*/ // 2 children in Scope
/*18235*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18237*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18240*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*18249*/         /*Scope*/ 14, /*->18264*/
/*18250*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18252*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18255*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*18264*/         0, /*End of Scope*/
/*18265*/       /*Scope*/ 36, /*->18302*/
/*18266*/         OPC_CheckChild1Integer, 3, 
/*18268*/         OPC_CheckType, MVT::i32,
/*18270*/         OPC_Scope, 14, /*->18286*/ // 2 children in Scope
/*18272*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18274*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18277*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*18286*/         /*Scope*/ 14, /*->18301*/
/*18287*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18289*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18292*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*18301*/         0, /*End of Scope*/
/*18302*/       /*Scope*/ 43, /*->18346*/
/*18303*/         OPC_RecordChild1, // #1 = $index
/*18304*/         OPC_CheckChild1Type, MVT::i32,
/*18306*/         OPC_CheckType, MVT::i32,
/*18308*/         OPC_Scope, 11, /*->18321*/ // 2 children in Scope
/*18310*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18312*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*18321*/         /*Scope*/ 23, /*->18345*/
/*18322*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18324*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18331*/           OPC_EmitInteger, MVT::i32, 0, 
/*18334*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*18345*/         0, /*End of Scope*/
/*18346*/       0, /*End of Scope*/
/*18347*/     /*Scope*/ 98|128,1/*226*/, /*->18575*/
/*18349*/       OPC_CheckChild0Type, MVT::v8i32,
/*18351*/       OPC_Scope, 40, /*->18393*/ // 10 children in Scope
/*18353*/         OPC_MoveChild, 1,
/*18355*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18358*/         OPC_RecordChild0, // #1 = $idx
/*18359*/         OPC_RecordChild1, // #2 = $off
/*18360*/         OPC_MoveChild, 1,
/*18362*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18365*/         OPC_MoveParent,
/*18366*/         OPC_CheckType, MVT::i32,
/*18368*/         OPC_MoveParent,
/*18369*/         OPC_CheckType, MVT::i32,
/*18371*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18380*/         OPC_EmitConvertToTarget, 2,
/*18382*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18393*/       /*Scope*/ 18, /*->18412*/
/*18394*/         OPC_CheckChild1Integer, 0, 
/*18396*/         OPC_CheckType, MVT::i32,
/*18398*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18400*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18403*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*18412*/       /*Scope*/ 18, /*->18431*/
/*18413*/         OPC_CheckChild1Integer, 1, 
/*18415*/         OPC_CheckType, MVT::i32,
/*18417*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18419*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18422*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*18431*/       /*Scope*/ 18, /*->18450*/
/*18432*/         OPC_CheckChild1Integer, 2, 
/*18434*/         OPC_CheckType, MVT::i32,
/*18436*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18438*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18441*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*18450*/       /*Scope*/ 18, /*->18469*/
/*18451*/         OPC_CheckChild1Integer, 3, 
/*18453*/         OPC_CheckType, MVT::i32,
/*18455*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18457*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18460*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*18469*/       /*Scope*/ 18, /*->18488*/
/*18470*/         OPC_CheckChild1Integer, 4, 
/*18472*/         OPC_CheckType, MVT::i32,
/*18474*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18476*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*18479*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*18488*/       /*Scope*/ 18, /*->18507*/
/*18489*/         OPC_CheckChild1Integer, 5, 
/*18491*/         OPC_CheckType, MVT::i32,
/*18493*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18495*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*18498*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*18507*/       /*Scope*/ 18, /*->18526*/
/*18508*/         OPC_CheckChild1Integer, 6, 
/*18510*/         OPC_CheckType, MVT::i32,
/*18512*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18514*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*18517*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*18526*/       /*Scope*/ 18, /*->18545*/
/*18527*/         OPC_CheckChild1Integer, 7, 
/*18529*/         OPC_CheckType, MVT::i32,
/*18531*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18533*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*18536*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*18545*/       /*Scope*/ 28, /*->18574*/
/*18546*/         OPC_RecordChild1, // #1 = $idx
/*18547*/         OPC_CheckChild1Type, MVT::i32,
/*18549*/         OPC_CheckType, MVT::i32,
/*18551*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18553*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18560*/         OPC_EmitInteger, MVT::i32, 0, 
/*18563*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*18574*/       0, /*End of Scope*/
/*18575*/     /*Scope*/ 122|128,2/*378*/, /*->18955*/
/*18577*/       OPC_CheckChild0Type, MVT::v16i32,
/*18579*/       OPC_Scope, 40, /*->18621*/ // 18 children in Scope
/*18581*/         OPC_MoveChild, 1,
/*18583*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18586*/         OPC_RecordChild0, // #1 = $idx
/*18587*/         OPC_RecordChild1, // #2 = $off
/*18588*/         OPC_MoveChild, 1,
/*18590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18593*/         OPC_MoveParent,
/*18594*/         OPC_CheckType, MVT::i32,
/*18596*/         OPC_MoveParent,
/*18597*/         OPC_CheckType, MVT::i32,
/*18599*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18601*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18608*/         OPC_EmitConvertToTarget, 2,
/*18610*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18621*/       /*Scope*/ 18, /*->18640*/
/*18622*/         OPC_CheckChild1Integer, 0, 
/*18624*/         OPC_CheckType, MVT::i32,
/*18626*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18628*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18631*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*18640*/       /*Scope*/ 18, /*->18659*/
/*18641*/         OPC_CheckChild1Integer, 1, 
/*18643*/         OPC_CheckType, MVT::i32,
/*18645*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18647*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18650*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*18659*/       /*Scope*/ 18, /*->18678*/
/*18660*/         OPC_CheckChild1Integer, 2, 
/*18662*/         OPC_CheckType, MVT::i32,
/*18664*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18666*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18669*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*18678*/       /*Scope*/ 18, /*->18697*/
/*18679*/         OPC_CheckChild1Integer, 3, 
/*18681*/         OPC_CheckType, MVT::i32,
/*18683*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18685*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*18697*/       /*Scope*/ 18, /*->18716*/
/*18698*/         OPC_CheckChild1Integer, 4, 
/*18700*/         OPC_CheckType, MVT::i32,
/*18702*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18704*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*18707*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*18716*/       /*Scope*/ 18, /*->18735*/
/*18717*/         OPC_CheckChild1Integer, 5, 
/*18719*/         OPC_CheckType, MVT::i32,
/*18721*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18723*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*18726*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*18735*/       /*Scope*/ 18, /*->18754*/
/*18736*/         OPC_CheckChild1Integer, 6, 
/*18738*/         OPC_CheckType, MVT::i32,
/*18740*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18742*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*18745*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*18754*/       /*Scope*/ 18, /*->18773*/
/*18755*/         OPC_CheckChild1Integer, 7, 
/*18757*/         OPC_CheckType, MVT::i32,
/*18759*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18761*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*18764*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*18773*/       /*Scope*/ 18, /*->18792*/
/*18774*/         OPC_CheckChild1Integer, 8, 
/*18776*/         OPC_CheckType, MVT::i32,
/*18778*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18780*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*18783*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*18792*/       /*Scope*/ 18, /*->18811*/
/*18793*/         OPC_CheckChild1Integer, 9, 
/*18795*/         OPC_CheckType, MVT::i32,
/*18797*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18799*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*18802*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*18811*/       /*Scope*/ 18, /*->18830*/
/*18812*/         OPC_CheckChild1Integer, 10, 
/*18814*/         OPC_CheckType, MVT::i32,
/*18816*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18818*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*18821*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*18830*/       /*Scope*/ 18, /*->18849*/
/*18831*/         OPC_CheckChild1Integer, 11, 
/*18833*/         OPC_CheckType, MVT::i32,
/*18835*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18837*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*18840*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*18849*/       /*Scope*/ 18, /*->18868*/
/*18850*/         OPC_CheckChild1Integer, 12, 
/*18852*/         OPC_CheckType, MVT::i32,
/*18854*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18856*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*18859*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*18868*/       /*Scope*/ 18, /*->18887*/
/*18869*/         OPC_CheckChild1Integer, 13, 
/*18871*/         OPC_CheckType, MVT::i32,
/*18873*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18875*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*18878*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*18887*/       /*Scope*/ 18, /*->18906*/
/*18888*/         OPC_CheckChild1Integer, 14, 
/*18890*/         OPC_CheckType, MVT::i32,
/*18892*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18894*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*18897*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*18906*/       /*Scope*/ 18, /*->18925*/
/*18907*/         OPC_CheckChild1Integer, 15, 
/*18909*/         OPC_CheckType, MVT::i32,
/*18911*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18913*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*18916*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*18925*/       /*Scope*/ 28, /*->18954*/
/*18926*/         OPC_RecordChild1, // #1 = $idx
/*18927*/         OPC_CheckChild1Type, MVT::i32,
/*18929*/         OPC_CheckType, MVT::i32,
/*18931*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18933*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18940*/         OPC_EmitInteger, MVT::i32, 0, 
/*18943*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*18954*/       0, /*End of Scope*/
/*18955*/     /*Scope*/ 54|128,1/*182*/, /*->19139*/
/*18957*/       OPC_CheckChild0Type, MVT::v2f32,
/*18959*/       OPC_Scope, 40, /*->19001*/ // 5 children in Scope
/*18961*/         OPC_MoveChild, 1,
/*18963*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18966*/         OPC_RecordChild0, // #1 = $idx
/*18967*/         OPC_RecordChild1, // #2 = $off
/*18968*/         OPC_MoveChild, 1,
/*18970*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18973*/         OPC_MoveParent,
/*18974*/         OPC_CheckType, MVT::i32,
/*18976*/         OPC_MoveParent,
/*18977*/         OPC_CheckType, MVT::f32,
/*18979*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18981*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18988*/         OPC_EmitConvertToTarget, 2,
/*18990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19001*/       /*Scope*/ 36, /*->19038*/
/*19002*/         OPC_CheckChild1Integer, 0, 
/*19004*/         OPC_CheckType, MVT::f32,
/*19006*/         OPC_Scope, 14, /*->19022*/ // 2 children in Scope
/*19008*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19010*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19013*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*19022*/         /*Scope*/ 14, /*->19037*/
/*19023*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19025*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19028*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*19037*/         0, /*End of Scope*/
/*19038*/       /*Scope*/ 36, /*->19075*/
/*19039*/         OPC_CheckChild1Integer, 1, 
/*19041*/         OPC_CheckType, MVT::f32,
/*19043*/         OPC_Scope, 14, /*->19059*/ // 2 children in Scope
/*19045*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19047*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19050*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*19059*/         /*Scope*/ 14, /*->19074*/
/*19060*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19062*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19065*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*19074*/         0, /*End of Scope*/
/*19075*/       /*Scope*/ 18, /*->19094*/
/*19076*/         OPC_CheckChild1Integer, 2, 
/*19078*/         OPC_CheckType, MVT::f32,
/*19080*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19082*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19085*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*19094*/       /*Scope*/ 43, /*->19138*/
/*19095*/         OPC_RecordChild1, // #1 = $index
/*19096*/         OPC_CheckChild1Type, MVT::i32,
/*19098*/         OPC_CheckType, MVT::f32,
/*19100*/         OPC_Scope, 11, /*->19113*/ // 2 children in Scope
/*19102*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19104*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*19113*/         /*Scope*/ 23, /*->19137*/
/*19114*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19116*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19123*/           OPC_EmitInteger, MVT::i32, 0, 
/*19126*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*19137*/         0, /*End of Scope*/
/*19138*/       0, /*End of Scope*/
/*19139*/     /*Scope*/ 109|128,1/*237*/, /*->19378*/
/*19141*/       OPC_CheckChild0Type, MVT::v4f32,
/*19143*/       OPC_Scope, 40, /*->19185*/ // 6 children in Scope
/*19145*/         OPC_MoveChild, 1,
/*19147*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19150*/         OPC_RecordChild0, // #1 = $idx
/*19151*/         OPC_RecordChild1, // #2 = $off
/*19152*/         OPC_MoveChild, 1,
/*19154*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19157*/         OPC_MoveParent,
/*19158*/         OPC_CheckType, MVT::i32,
/*19160*/         OPC_MoveParent,
/*19161*/         OPC_CheckType, MVT::f32,
/*19163*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19172*/         OPC_EmitConvertToTarget, 2,
/*19174*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19185*/       /*Scope*/ 36, /*->19222*/
/*19186*/         OPC_CheckChild1Integer, 0, 
/*19188*/         OPC_CheckType, MVT::f32,
/*19190*/         OPC_Scope, 14, /*->19206*/ // 2 children in Scope
/*19192*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19194*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19197*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*19206*/         /*Scope*/ 14, /*->19221*/
/*19207*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19209*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19212*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*19221*/         0, /*End of Scope*/
/*19222*/       /*Scope*/ 36, /*->19259*/
/*19223*/         OPC_CheckChild1Integer, 1, 
/*19225*/         OPC_CheckType, MVT::f32,
/*19227*/         OPC_Scope, 14, /*->19243*/ // 2 children in Scope
/*19229*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19231*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19234*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*19243*/         /*Scope*/ 14, /*->19258*/
/*19244*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19246*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19249*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*19258*/         0, /*End of Scope*/
/*19259*/       /*Scope*/ 36, /*->19296*/
/*19260*/         OPC_CheckChild1Integer, 2, 
/*19262*/         OPC_CheckType, MVT::f32,
/*19264*/         OPC_Scope, 14, /*->19280*/ // 2 children in Scope
/*19266*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19268*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19271*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*19280*/         /*Scope*/ 14, /*->19295*/
/*19281*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19283*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19286*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*19295*/         0, /*End of Scope*/
/*19296*/       /*Scope*/ 36, /*->19333*/
/*19297*/         OPC_CheckChild1Integer, 3, 
/*19299*/         OPC_CheckType, MVT::f32,
/*19301*/         OPC_Scope, 14, /*->19317*/ // 2 children in Scope
/*19303*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19305*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19308*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*19317*/         /*Scope*/ 14, /*->19332*/
/*19318*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19323*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*19332*/         0, /*End of Scope*/
/*19333*/       /*Scope*/ 43, /*->19377*/
/*19334*/         OPC_RecordChild1, // #1 = $index
/*19335*/         OPC_CheckChild1Type, MVT::i32,
/*19337*/         OPC_CheckType, MVT::f32,
/*19339*/         OPC_Scope, 11, /*->19352*/ // 2 children in Scope
/*19341*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19343*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*19352*/         /*Scope*/ 23, /*->19376*/
/*19353*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19355*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19362*/           OPC_EmitInteger, MVT::i32, 0, 
/*19365*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*19376*/         0, /*End of Scope*/
/*19377*/       0, /*End of Scope*/
/*19378*/     /*Scope*/ 98|128,1/*226*/, /*->19606*/
/*19380*/       OPC_CheckChild0Type, MVT::v8f32,
/*19382*/       OPC_Scope, 40, /*->19424*/ // 10 children in Scope
/*19384*/         OPC_MoveChild, 1,
/*19386*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19389*/         OPC_RecordChild0, // #1 = $idx
/*19390*/         OPC_RecordChild1, // #2 = $off
/*19391*/         OPC_MoveChild, 1,
/*19393*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19396*/         OPC_MoveParent,
/*19397*/         OPC_CheckType, MVT::i32,
/*19399*/         OPC_MoveParent,
/*19400*/         OPC_CheckType, MVT::f32,
/*19402*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19404*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19411*/         OPC_EmitConvertToTarget, 2,
/*19413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19424*/       /*Scope*/ 18, /*->19443*/
/*19425*/         OPC_CheckChild1Integer, 0, 
/*19427*/         OPC_CheckType, MVT::f32,
/*19429*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19431*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19434*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*19443*/       /*Scope*/ 18, /*->19462*/
/*19444*/         OPC_CheckChild1Integer, 1, 
/*19446*/         OPC_CheckType, MVT::f32,
/*19448*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19450*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19453*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*19462*/       /*Scope*/ 18, /*->19481*/
/*19463*/         OPC_CheckChild1Integer, 2, 
/*19465*/         OPC_CheckType, MVT::f32,
/*19467*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19469*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19472*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*19481*/       /*Scope*/ 18, /*->19500*/
/*19482*/         OPC_CheckChild1Integer, 3, 
/*19484*/         OPC_CheckType, MVT::f32,
/*19486*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19488*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19491*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*19500*/       /*Scope*/ 18, /*->19519*/
/*19501*/         OPC_CheckChild1Integer, 4, 
/*19503*/         OPC_CheckType, MVT::f32,
/*19505*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19507*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19510*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*19519*/       /*Scope*/ 18, /*->19538*/
/*19520*/         OPC_CheckChild1Integer, 5, 
/*19522*/         OPC_CheckType, MVT::f32,
/*19524*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19526*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*19529*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*19538*/       /*Scope*/ 18, /*->19557*/
/*19539*/         OPC_CheckChild1Integer, 6, 
/*19541*/         OPC_CheckType, MVT::f32,
/*19543*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19545*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*19548*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*19557*/       /*Scope*/ 18, /*->19576*/
/*19558*/         OPC_CheckChild1Integer, 7, 
/*19560*/         OPC_CheckType, MVT::f32,
/*19562*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19564*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*19567*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*19576*/       /*Scope*/ 28, /*->19605*/
/*19577*/         OPC_RecordChild1, // #1 = $idx
/*19578*/         OPC_CheckChild1Type, MVT::i32,
/*19580*/         OPC_CheckType, MVT::f32,
/*19582*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19584*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19591*/         OPC_EmitInteger, MVT::i32, 0, 
/*19594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*19605*/       0, /*End of Scope*/
/*19606*/     /*Scope*/ 122|128,2/*378*/, /*->19986*/
/*19608*/       OPC_CheckChild0Type, MVT::v16f32,
/*19610*/       OPC_Scope, 40, /*->19652*/ // 18 children in Scope
/*19612*/         OPC_MoveChild, 1,
/*19614*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19617*/         OPC_RecordChild0, // #1 = $idx
/*19618*/         OPC_RecordChild1, // #2 = $off
/*19619*/         OPC_MoveChild, 1,
/*19621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19624*/         OPC_MoveParent,
/*19625*/         OPC_CheckType, MVT::i32,
/*19627*/         OPC_MoveParent,
/*19628*/         OPC_CheckType, MVT::f32,
/*19630*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19632*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19639*/         OPC_EmitConvertToTarget, 2,
/*19641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19652*/       /*Scope*/ 18, /*->19671*/
/*19653*/         OPC_CheckChild1Integer, 0, 
/*19655*/         OPC_CheckType, MVT::f32,
/*19657*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19659*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19662*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*19671*/       /*Scope*/ 18, /*->19690*/
/*19672*/         OPC_CheckChild1Integer, 1, 
/*19674*/         OPC_CheckType, MVT::f32,
/*19676*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19678*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19681*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*19690*/       /*Scope*/ 18, /*->19709*/
/*19691*/         OPC_CheckChild1Integer, 2, 
/*19693*/         OPC_CheckType, MVT::f32,
/*19695*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19697*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19700*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*19709*/       /*Scope*/ 18, /*->19728*/
/*19710*/         OPC_CheckChild1Integer, 3, 
/*19712*/         OPC_CheckType, MVT::f32,
/*19714*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19716*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19719*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*19728*/       /*Scope*/ 18, /*->19747*/
/*19729*/         OPC_CheckChild1Integer, 4, 
/*19731*/         OPC_CheckType, MVT::f32,
/*19733*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19735*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19738*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*19747*/       /*Scope*/ 18, /*->19766*/
/*19748*/         OPC_CheckChild1Integer, 5, 
/*19750*/         OPC_CheckType, MVT::f32,
/*19752*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19754*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*19757*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*19766*/       /*Scope*/ 18, /*->19785*/
/*19767*/         OPC_CheckChild1Integer, 6, 
/*19769*/         OPC_CheckType, MVT::f32,
/*19771*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19773*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*19776*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*19785*/       /*Scope*/ 18, /*->19804*/
/*19786*/         OPC_CheckChild1Integer, 7, 
/*19788*/         OPC_CheckType, MVT::f32,
/*19790*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19792*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*19795*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*19804*/       /*Scope*/ 18, /*->19823*/
/*19805*/         OPC_CheckChild1Integer, 8, 
/*19807*/         OPC_CheckType, MVT::f32,
/*19809*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19811*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*19814*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*19823*/       /*Scope*/ 18, /*->19842*/
/*19824*/         OPC_CheckChild1Integer, 9, 
/*19826*/         OPC_CheckType, MVT::f32,
/*19828*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19830*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*19833*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*19842*/       /*Scope*/ 18, /*->19861*/
/*19843*/         OPC_CheckChild1Integer, 10, 
/*19845*/         OPC_CheckType, MVT::f32,
/*19847*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19849*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*19852*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*19861*/       /*Scope*/ 18, /*->19880*/
/*19862*/         OPC_CheckChild1Integer, 11, 
/*19864*/         OPC_CheckType, MVT::f32,
/*19866*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19868*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*19871*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*19880*/       /*Scope*/ 18, /*->19899*/
/*19881*/         OPC_CheckChild1Integer, 12, 
/*19883*/         OPC_CheckType, MVT::f32,
/*19885*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19887*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*19890*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*19899*/       /*Scope*/ 18, /*->19918*/
/*19900*/         OPC_CheckChild1Integer, 13, 
/*19902*/         OPC_CheckType, MVT::f32,
/*19904*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19906*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*19909*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*19918*/       /*Scope*/ 18, /*->19937*/
/*19919*/         OPC_CheckChild1Integer, 14, 
/*19921*/         OPC_CheckType, MVT::f32,
/*19923*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19925*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*19928*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*19937*/       /*Scope*/ 18, /*->19956*/
/*19938*/         OPC_CheckChild1Integer, 15, 
/*19940*/         OPC_CheckType, MVT::f32,
/*19942*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19944*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*19947*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*19956*/       /*Scope*/ 28, /*->19985*/
/*19957*/         OPC_RecordChild1, // #1 = $idx
/*19958*/         OPC_CheckChild1Type, MVT::i32,
/*19960*/         OPC_CheckType, MVT::f32,
/*19962*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19964*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19971*/         OPC_EmitInteger, MVT::i32, 0, 
/*19974*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*19985*/       0, /*End of Scope*/
/*19986*/     0, /*End of Scope*/
/*19987*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->20040
/*19990*/     OPC_RecordChild0, // #0 = $src
/*19991*/     OPC_CheckChild0Type, MVT::i32,
/*19993*/     OPC_Scope, 15, /*->20010*/ // 2 children in Scope
/*19995*/       OPC_CheckType, MVT::i32,
/*19997*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19999*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*20002*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*20010*/     /*Scope*/ 28, /*->20039*/
/*20011*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*20012*/       OPC_MoveChild, 1,
/*20014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20017*/       OPC_CheckType, MVT::i32,
/*20019*/       OPC_MoveParent,
/*20020*/       OPC_CheckType, MVT::v4i32,
/*20022*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20024*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*20027*/       OPC_EmitConvertToTarget, 1,
/*20029*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*20039*/     0, /*End of Scope*/
/*20040*/   /*SwitchOpcode*/ 30|128,28|128,1/*19998*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->40043
/*20045*/     OPC_Scope, 40, /*->20087*/ // 82 children in Scope
/*20047*/       OPC_CheckChild0Integer, 4|128,33/*4228*/, 
/*20050*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20052*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*20059*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*20066*/       OPC_EmitInteger, MVT::i32, 0, 
/*20069*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*20078*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 4228:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e32:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*20087*/     /*Scope*/ 26, /*->20114*/
/*20088*/       OPC_CheckChild0Integer, 124|128,32/*4220*/, 
/*20091*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*20092*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*20093*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20095*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*20098*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*20101*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 4220:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*20114*/     /*Scope*/ 38, /*->20153*/
/*20115*/       OPC_CheckChild0Integer, 49|128,32/*4145*/, 
/*20118*/       OPC_RecordChild1, // #0 = $attr_chan
/*20119*/       OPC_MoveChild, 1,
/*20121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20124*/       OPC_MoveParent,
/*20125*/       OPC_RecordChild2, // #1 = $attr
/*20126*/       OPC_MoveChild, 2,
/*20128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20131*/       OPC_MoveParent,
/*20132*/       OPC_RecordChild3, // #2 = $params
/*20133*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20135*/       OPC_EmitInteger, MVT::i32, 2, 
/*20138*/       OPC_EmitConvertToTarget, 0,
/*20140*/       OPC_EmitConvertToTarget, 1,
/*20142*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 4, 5, 2, 
                // Src: (intrinsic_wo_chain:f32 4145:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params) - Complexity = 14
                // Dst: (V_INTERP_MOV_F32:f32 2:i32, (imm:i32):$attr_chan, (imm:i32):$attr, ?:i32:$params)
/*20153*/     /*Scope*/ 76, /*->20230*/
/*20154*/       OPC_CheckChild0Integer, 50|128,32/*4146*/, 
/*20157*/       OPC_RecordChild1, // #0 = $attr_chan
/*20158*/       OPC_MoveChild, 1,
/*20160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20163*/       OPC_MoveParent,
/*20164*/       OPC_RecordChild2, // #1 = $attr
/*20165*/       OPC_MoveChild, 2,
/*20167*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20170*/       OPC_MoveParent,
/*20171*/       OPC_RecordChild3, // #2 = $params
/*20172*/       OPC_RecordChild4, // #3 = $ij
/*20173*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20175*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20178*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*20187*/       OPC_EmitConvertToTarget, 0,
/*20189*/       OPC_EmitConvertToTarget, 1,
/*20191*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 6, 7, 2,  // Results = #8
/*20202*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20205*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 9,  // Results = #10
/*20214*/       OPC_EmitConvertToTarget, 0,
/*20216*/       OPC_EmitConvertToTarget, 1,
/*20218*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 8, 10, 11, 12, 2, 
                // Src: (intrinsic_wo_chain:f32 4146:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, M0Reg:i32:$params, v2i32:v2i32:$ij) - Complexity = 14
                // Dst: (V_INTERP_P2_F32:f32 (V_INTERP_P1_F32:i32 (EXTRACT_SUBREG:i32 v2i32:v2i32:$ij, sub0:i32), (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params), (EXTRACT_SUBREG:i32 ?:v2i32:$ij, sub1:i32), (imm:i32):$attr_chan, (imm:i32):$attr, ?:i32:$params)
/*20230*/     /*Scope*/ 3|128,1/*131*/, /*->20363*/
/*20232*/       OPC_CheckChild0Integer, 123|128,31/*4091*/, 
/*20235*/       OPC_RecordChild1, // #0 = $src0
/*20236*/       OPC_RecordChild2, // #1 = $src1
/*20237*/       OPC_Scope, 101, /*->20340*/ // 2 children in Scope
/*20239*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20241*/         OPC_EmitInteger, MVT::i32, 0, 
/*20244*/         OPC_EmitInteger, MVT::i32, 0, 
/*20247*/         OPC_EmitInteger, MVT::i32, 1, 
/*20250*/         OPC_EmitInteger, MVT::i32, 0, 
/*20253*/         OPC_EmitInteger, MVT::i32, 0, 
/*20256*/         OPC_EmitInteger, MVT::i32, 0, 
/*20259*/         OPC_EmitInteger, MVT::i32, 0, 
/*20262*/         OPC_EmitInteger, MVT::i32, 0, 
/*20265*/         OPC_EmitInteger, MVT::i32, 0, 
/*20268*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20280*/         OPC_EmitInteger, MVT::i32, 0, 
/*20283*/         OPC_EmitInteger, MVT::i32, 0, 
/*20286*/         OPC_EmitInteger, MVT::i32, 0, 
/*20289*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20301*/         OPC_EmitInteger, MVT::i32, 1, 
/*20304*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20307*/         OPC_EmitInteger, MVT::i32, 0, 
/*20310*/         OPC_EmitInteger, MVT::i32, 0, 
/*20313*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4091:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*20340*/       /*Scope*/ 21, /*->20362*/
/*20341*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20343*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*20346*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*20349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4091:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*20362*/       0, /*End of Scope*/
/*20363*/     /*Scope*/ 19|128,4/*531*/, /*->20896*/
/*20365*/       OPC_CheckChild0Integer, 112|128,31/*4080*/, 
/*20368*/       OPC_RecordChild1, // #0 = $src0
/*20369*/       OPC_RecordChild2, // #1 = $src1
/*20370*/       OPC_Scope, 38|128,1/*166*/, /*->20539*/ // 4 children in Scope
/*20373*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*20375*/         OPC_EmitInteger, MVT::i32, 0, 
/*20378*/         OPC_EmitInteger, MVT::i32, 0, 
/*20381*/         OPC_EmitInteger, MVT::i32, 1, 
/*20384*/         OPC_EmitInteger, MVT::i32, 0, 
/*20387*/         OPC_EmitInteger, MVT::i32, 0, 
/*20390*/         OPC_EmitInteger, MVT::i32, 0, 
/*20393*/         OPC_EmitInteger, MVT::i32, 0, 
/*20396*/         OPC_EmitInteger, MVT::i32, 0, 
/*20399*/         OPC_EmitInteger, MVT::i32, 0, 
/*20402*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20414*/         OPC_EmitInteger, MVT::i32, 1, 
/*20417*/         OPC_EmitInteger, MVT::i32, 0, 
/*20420*/         OPC_EmitInteger, MVT::i32, 0, 
/*20423*/         OPC_EmitInteger, MVT::i32, 0, 
/*20426*/         OPC_EmitInteger, MVT::i32, 0, 
/*20429*/         OPC_EmitInteger, MVT::i32, 0, 
/*20432*/         OPC_EmitInteger, MVT::i32, 0, 
/*20435*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20447*/         OPC_EmitInteger, MVT::i32, 1, 
/*20450*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20453*/         OPC_EmitInteger, MVT::i32, 0, 
/*20456*/         OPC_EmitInteger, MVT::i32, 0, 
/*20459*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*20479*/         OPC_EmitInteger, MVT::i32, 0, 
/*20482*/         OPC_EmitInteger, MVT::i32, 0, 
/*20485*/         OPC_EmitInteger, MVT::i32, 0, 
/*20488*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20500*/         OPC_EmitInteger, MVT::i32, 1, 
/*20503*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20506*/         OPC_EmitInteger, MVT::i32, 0, 
/*20509*/         OPC_EmitInteger, MVT::i32, 0, 
/*20512*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4080:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*20539*/       /*Scope*/ 38|128,1/*166*/, /*->20707*/
/*20541*/         OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*20543*/         OPC_EmitInteger, MVT::i32, 0, 
/*20546*/         OPC_EmitInteger, MVT::i32, 0, 
/*20549*/         OPC_EmitInteger, MVT::i32, 1, 
/*20552*/         OPC_EmitInteger, MVT::i32, 0, 
/*20555*/         OPC_EmitInteger, MVT::i32, 0, 
/*20558*/         OPC_EmitInteger, MVT::i32, 0, 
/*20561*/         OPC_EmitInteger, MVT::i32, 0, 
/*20564*/         OPC_EmitInteger, MVT::i32, 0, 
/*20567*/         OPC_EmitInteger, MVT::i32, 0, 
/*20570*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20582*/         OPC_EmitInteger, MVT::i32, 1, 
/*20585*/         OPC_EmitInteger, MVT::i32, 0, 
/*20588*/         OPC_EmitInteger, MVT::i32, 0, 
/*20591*/         OPC_EmitInteger, MVT::i32, 0, 
/*20594*/         OPC_EmitInteger, MVT::i32, 0, 
/*20597*/         OPC_EmitInteger, MVT::i32, 0, 
/*20600*/         OPC_EmitInteger, MVT::i32, 0, 
/*20603*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20615*/         OPC_EmitInteger, MVT::i32, 1, 
/*20618*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20621*/         OPC_EmitInteger, MVT::i32, 0, 
/*20624*/         OPC_EmitInteger, MVT::i32, 0, 
/*20627*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*20647*/         OPC_EmitInteger, MVT::i32, 0, 
/*20650*/         OPC_EmitInteger, MVT::i32, 0, 
/*20653*/         OPC_EmitInteger, MVT::i32, 0, 
/*20656*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20668*/         OPC_EmitInteger, MVT::i32, 1, 
/*20671*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20674*/         OPC_EmitInteger, MVT::i32, 0, 
/*20677*/         OPC_EmitInteger, MVT::i32, 0, 
/*20680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4080:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*20707*/       /*Scope*/ 38|128,1/*166*/, /*->20875*/
/*20709*/         OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*20711*/         OPC_EmitInteger, MVT::i32, 0, 
/*20714*/         OPC_EmitInteger, MVT::i32, 0, 
/*20717*/         OPC_EmitInteger, MVT::i32, 1, 
/*20720*/         OPC_EmitInteger, MVT::i32, 0, 
/*20723*/         OPC_EmitInteger, MVT::i32, 0, 
/*20726*/         OPC_EmitInteger, MVT::i32, 0, 
/*20729*/         OPC_EmitInteger, MVT::i32, 0, 
/*20732*/         OPC_EmitInteger, MVT::i32, 0, 
/*20735*/         OPC_EmitInteger, MVT::i32, 0, 
/*20738*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20750*/         OPC_EmitInteger, MVT::i32, 1, 
/*20753*/         OPC_EmitInteger, MVT::i32, 0, 
/*20756*/         OPC_EmitInteger, MVT::i32, 0, 
/*20759*/         OPC_EmitInteger, MVT::i32, 0, 
/*20762*/         OPC_EmitInteger, MVT::i32, 0, 
/*20765*/         OPC_EmitInteger, MVT::i32, 0, 
/*20768*/         OPC_EmitInteger, MVT::i32, 0, 
/*20771*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20783*/         OPC_EmitInteger, MVT::i32, 1, 
/*20786*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20789*/         OPC_EmitInteger, MVT::i32, 0, 
/*20792*/         OPC_EmitInteger, MVT::i32, 0, 
/*20795*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*20815*/         OPC_EmitInteger, MVT::i32, 0, 
/*20818*/         OPC_EmitInteger, MVT::i32, 0, 
/*20821*/         OPC_EmitInteger, MVT::i32, 0, 
/*20824*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20836*/         OPC_EmitInteger, MVT::i32, 1, 
/*20839*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20842*/         OPC_EmitInteger, MVT::i32, 0, 
/*20845*/         OPC_EmitInteger, MVT::i32, 0, 
/*20848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4080:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*20875*/       /*Scope*/ 19, /*->20895*/
/*20876*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20878*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*20886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4080:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*20895*/       0, /*End of Scope*/
/*20896*/     /*Scope*/ 46, /*->20943*/
/*20897*/       OPC_CheckChild0Integer, 104|128,31/*4072*/, 
/*20900*/       OPC_RecordChild1, // #0 = $src0
/*20901*/       OPC_RecordChild2, // #1 = $src1
/*20902*/       OPC_RecordChild3, // #2 = $src2
/*20903*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20905*/       OPC_EmitInteger, MVT::i32, 0, 
/*20908*/       OPC_EmitInteger, MVT::i32, 0, 
/*20911*/       OPC_EmitInteger, MVT::i32, 0, 
/*20914*/       OPC_EmitInteger, MVT::i1, 0, 
/*20917*/       OPC_EmitInteger, MVT::i32, 0, 
/*20920*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*20933*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4072:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*20943*/     /*Scope*/ 34|128,5/*674*/, /*->21619*/
/*20945*/       OPC_CheckChild0Integer, 6|128,33/*4230*/, 
/*20948*/       OPC_RecordChild1, // #0 = $src_x
/*20949*/       OPC_RecordChild2, // #1 = $src_y
/*20950*/       OPC_RecordChild3, // #2 = $src_w
/*20951*/       OPC_Scope, 75|128,2/*331*/, /*->21285*/ // 2 children in Scope
/*20954*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*20956*/         OPC_EmitInteger, MVT::i32, 1, 
/*20959*/         OPC_EmitInteger, MVT::i32, 0, 
/*20962*/         OPC_EmitInteger, MVT::i32, 0, 
/*20965*/         OPC_EmitInteger, MVT::i32, 0, 
/*20968*/         OPC_EmitInteger, MVT::i32, 0, 
/*20971*/         OPC_EmitInteger, MVT::i32, 0, 
/*20974*/         OPC_EmitInteger, MVT::i32, 1, 
/*20977*/         OPC_EmitInteger, MVT::i32, 0, 
/*20980*/         OPC_EmitInteger, MVT::i32, 0, 
/*20983*/         OPC_EmitInteger, MVT::i32, 0, 
/*20986*/         OPC_EmitInteger, MVT::i32, 0, 
/*20989*/         OPC_EmitInteger, MVT::i32, 0, 
/*20992*/         OPC_EmitInteger, MVT::i32, 1, 
/*20995*/         OPC_EmitInteger, MVT::i32, 0, 
/*20998*/         OPC_EmitInteger, MVT::i32, 0, 
/*21001*/         OPC_EmitInteger, MVT::i32, 0, 
/*21004*/         OPC_EmitInteger, MVT::i32, 0, 
/*21007*/         OPC_EmitInteger, MVT::i32, 0, 
/*21010*/         OPC_EmitInteger, MVT::i32, 0, 
/*21013*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21025*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*21028*/         OPC_EmitInteger, MVT::i32, 0, 
/*21031*/         OPC_EmitInteger, MVT::i32, 0, 
/*21034*/         OPC_EmitInteger, MVT::i32, 0, 
/*21037*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21049*/         OPC_EmitInteger, MVT::i32, 1, 
/*21052*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21055*/         OPC_EmitInteger, MVT::i32, 0, 
/*21058*/         OPC_EmitInteger, MVT::i32, 0, 
/*21061*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*21088*/         OPC_EmitInteger, MVT::i32, 0, 
/*21091*/         OPC_EmitInteger, MVT::i32, 0, 
/*21094*/         OPC_EmitInteger, MVT::i32, 0, 
/*21097*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21109*/         OPC_EmitInteger, MVT::i32, 1, 
/*21112*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21115*/         OPC_EmitInteger, MVT::i32, 0, 
/*21118*/         OPC_EmitInteger, MVT::i32, 0, 
/*21121*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*21141*/         OPC_EmitInteger, MVT::i32, 0, 
/*21144*/         OPC_EmitInteger, MVT::i32, 0, 
/*21147*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21159*/         OPC_EmitInteger, MVT::i32, 0, 
/*21162*/         OPC_EmitInteger, MVT::i32, 0, 
/*21165*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21177*/         OPC_EmitInteger, MVT::i32, 0, 
/*21180*/         OPC_EmitInteger, MVT::i32, 0, 
/*21183*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21195*/         OPC_EmitInteger, MVT::i32, 1, 
/*21198*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21201*/         OPC_EmitInteger, MVT::i32, 0, 
/*21204*/         OPC_EmitInteger, MVT::i32, 0, 
/*21207*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*21232*/         OPC_EmitInteger, MVT::i32, 0, 
/*21235*/         OPC_EmitInteger, MVT::i32, 0, 
/*21238*/         OPC_EmitInteger, MVT::i32, 0, 
/*21241*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21253*/         OPC_EmitInteger, MVT::i32, 1, 
/*21256*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21259*/         OPC_EmitInteger, MVT::i32, 0, 
/*21262*/         OPC_EmitInteger, MVT::i32, 0, 
/*21265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4230:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*21285*/       /*Scope*/ 75|128,2/*331*/, /*->21618*/
/*21287*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21289*/         OPC_EmitInteger, MVT::i32, 1, 
/*21292*/         OPC_EmitInteger, MVT::i32, 0, 
/*21295*/         OPC_EmitInteger, MVT::i32, 0, 
/*21298*/         OPC_EmitInteger, MVT::i32, 0, 
/*21301*/         OPC_EmitInteger, MVT::i32, 0, 
/*21304*/         OPC_EmitInteger, MVT::i32, 0, 
/*21307*/         OPC_EmitInteger, MVT::i32, 1, 
/*21310*/         OPC_EmitInteger, MVT::i32, 0, 
/*21313*/         OPC_EmitInteger, MVT::i32, 0, 
/*21316*/         OPC_EmitInteger, MVT::i32, 0, 
/*21319*/         OPC_EmitInteger, MVT::i32, 0, 
/*21322*/         OPC_EmitInteger, MVT::i32, 0, 
/*21325*/         OPC_EmitInteger, MVT::i32, 1, 
/*21328*/         OPC_EmitInteger, MVT::i32, 0, 
/*21331*/         OPC_EmitInteger, MVT::i32, 0, 
/*21334*/         OPC_EmitInteger, MVT::i32, 0, 
/*21337*/         OPC_EmitInteger, MVT::i32, 0, 
/*21340*/         OPC_EmitInteger, MVT::i32, 0, 
/*21343*/         OPC_EmitInteger, MVT::i32, 0, 
/*21346*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21358*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*21361*/         OPC_EmitInteger, MVT::i32, 0, 
/*21364*/         OPC_EmitInteger, MVT::i32, 0, 
/*21367*/         OPC_EmitInteger, MVT::i32, 0, 
/*21370*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21382*/         OPC_EmitInteger, MVT::i32, 1, 
/*21385*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21388*/         OPC_EmitInteger, MVT::i32, 0, 
/*21391*/         OPC_EmitInteger, MVT::i32, 0, 
/*21394*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*21421*/         OPC_EmitInteger, MVT::i32, 0, 
/*21424*/         OPC_EmitInteger, MVT::i32, 0, 
/*21427*/         OPC_EmitInteger, MVT::i32, 0, 
/*21430*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21442*/         OPC_EmitInteger, MVT::i32, 1, 
/*21445*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21448*/         OPC_EmitInteger, MVT::i32, 0, 
/*21451*/         OPC_EmitInteger, MVT::i32, 0, 
/*21454*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*21474*/         OPC_EmitInteger, MVT::i32, 0, 
/*21477*/         OPC_EmitInteger, MVT::i32, 0, 
/*21480*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21492*/         OPC_EmitInteger, MVT::i32, 0, 
/*21495*/         OPC_EmitInteger, MVT::i32, 0, 
/*21498*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21510*/         OPC_EmitInteger, MVT::i32, 0, 
/*21513*/         OPC_EmitInteger, MVT::i32, 0, 
/*21516*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21528*/         OPC_EmitInteger, MVT::i32, 1, 
/*21531*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21534*/         OPC_EmitInteger, MVT::i32, 0, 
/*21537*/         OPC_EmitInteger, MVT::i32, 0, 
/*21540*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*21565*/         OPC_EmitInteger, MVT::i32, 0, 
/*21568*/         OPC_EmitInteger, MVT::i32, 0, 
/*21571*/         OPC_EmitInteger, MVT::i32, 0, 
/*21574*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21586*/         OPC_EmitInteger, MVT::i32, 1, 
/*21589*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21592*/         OPC_EmitInteger, MVT::i32, 0, 
/*21595*/         OPC_EmitInteger, MVT::i32, 0, 
/*21598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4230:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*21618*/       0, /*End of Scope*/
/*21619*/     /*Scope*/ 18|128,3/*402*/, /*->22023*/
/*21621*/       OPC_CheckChild0Integer, 121|128,32/*4217*/, 
/*21624*/       OPC_RecordChild1, // #0 = $addr
/*21625*/       OPC_Scope, 68|128,1/*196*/, /*->21824*/ // 2 children in Scope
/*21628*/         OPC_CheckChild1Type, MVT::v2i32,
/*21630*/         OPC_RecordChild2, // #1 = $rsrc
/*21631*/         OPC_MoveChild, 3,
/*21633*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21636*/         OPC_Scope, 46, /*->21684*/ // 4 children in Scope
/*21638*/           OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*21640*/           OPC_MoveParent,
/*21641*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21643*/           OPC_EmitInteger, MVT::i32, 15, 
/*21646*/           OPC_EmitInteger, MVT::i1, 0, 
/*21649*/           OPC_EmitInteger, MVT::i1, 0, 
/*21652*/           OPC_EmitInteger, MVT::i1, 1, 
/*21655*/           OPC_EmitInteger, MVT::i1, 0, 
/*21658*/           OPC_EmitInteger, MVT::i1, 0, 
/*21661*/           OPC_EmitInteger, MVT::i1, 0, 
/*21664*/           OPC_EmitInteger, MVT::i1, 0, 
/*21667*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*21684*/         /*Scope*/ 46, /*->21731*/
/*21685*/           OPC_CheckPredicate, 94, // Predicate_TEX_MSAA
/*21687*/           OPC_MoveParent,
/*21688*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21690*/           OPC_EmitInteger, MVT::i32, 15, 
/*21693*/           OPC_EmitInteger, MVT::i1, 0, 
/*21696*/           OPC_EmitInteger, MVT::i1, 0, 
/*21699*/           OPC_EmitInteger, MVT::i1, 0, 
/*21702*/           OPC_EmitInteger, MVT::i1, 0, 
/*21705*/           OPC_EmitInteger, MVT::i1, 0, 
/*21708*/           OPC_EmitInteger, MVT::i1, 0, 
/*21711*/           OPC_EmitInteger, MVT::i1, 0, 
/*21714*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*21731*/         /*Scope*/ 46, /*->21778*/
/*21732*/           OPC_CheckPredicate, 95, // Predicate_TEX_ARRAY_MSAA
/*21734*/           OPC_MoveParent,
/*21735*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21737*/           OPC_EmitInteger, MVT::i32, 15, 
/*21740*/           OPC_EmitInteger, MVT::i1, 0, 
/*21743*/           OPC_EmitInteger, MVT::i1, 0, 
/*21746*/           OPC_EmitInteger, MVT::i1, 1, 
/*21749*/           OPC_EmitInteger, MVT::i1, 0, 
/*21752*/           OPC_EmitInteger, MVT::i1, 0, 
/*21755*/           OPC_EmitInteger, MVT::i1, 0, 
/*21758*/           OPC_EmitInteger, MVT::i1, 0, 
/*21761*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*21778*/         /*Scope*/ 44, /*->21823*/
/*21779*/           OPC_MoveParent,
/*21780*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21782*/           OPC_EmitInteger, MVT::i32, 15, 
/*21785*/           OPC_EmitInteger, MVT::i1, 0, 
/*21788*/           OPC_EmitInteger, MVT::i1, 0, 
/*21791*/           OPC_EmitInteger, MVT::i1, 0, 
/*21794*/           OPC_EmitInteger, MVT::i1, 0, 
/*21797*/           OPC_EmitInteger, MVT::i1, 0, 
/*21800*/           OPC_EmitInteger, MVT::i1, 0, 
/*21803*/           OPC_EmitInteger, MVT::i1, 0, 
/*21806*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*21823*/         0, /*End of Scope*/
/*21824*/       /*Scope*/ 68|128,1/*196*/, /*->22022*/
/*21826*/         OPC_CheckChild1Type, MVT::v4i32,
/*21828*/         OPC_RecordChild2, // #1 = $rsrc
/*21829*/         OPC_MoveChild, 3,
/*21831*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21834*/         OPC_Scope, 46, /*->21882*/ // 4 children in Scope
/*21836*/           OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*21838*/           OPC_MoveParent,
/*21839*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21841*/           OPC_EmitInteger, MVT::i32, 15, 
/*21844*/           OPC_EmitInteger, MVT::i1, 0, 
/*21847*/           OPC_EmitInteger, MVT::i1, 0, 
/*21850*/           OPC_EmitInteger, MVT::i1, 1, 
/*21853*/           OPC_EmitInteger, MVT::i1, 0, 
/*21856*/           OPC_EmitInteger, MVT::i1, 0, 
/*21859*/           OPC_EmitInteger, MVT::i1, 0, 
/*21862*/           OPC_EmitInteger, MVT::i1, 0, 
/*21865*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*21882*/         /*Scope*/ 46, /*->21929*/
/*21883*/           OPC_CheckPredicate, 94, // Predicate_TEX_MSAA
/*21885*/           OPC_MoveParent,
/*21886*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21888*/           OPC_EmitInteger, MVT::i32, 15, 
/*21891*/           OPC_EmitInteger, MVT::i1, 0, 
/*21894*/           OPC_EmitInteger, MVT::i1, 0, 
/*21897*/           OPC_EmitInteger, MVT::i1, 0, 
/*21900*/           OPC_EmitInteger, MVT::i1, 0, 
/*21903*/           OPC_EmitInteger, MVT::i1, 0, 
/*21906*/           OPC_EmitInteger, MVT::i1, 0, 
/*21909*/           OPC_EmitInteger, MVT::i1, 0, 
/*21912*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*21929*/         /*Scope*/ 46, /*->21976*/
/*21930*/           OPC_CheckPredicate, 95, // Predicate_TEX_ARRAY_MSAA
/*21932*/           OPC_MoveParent,
/*21933*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21935*/           OPC_EmitInteger, MVT::i32, 15, 
/*21938*/           OPC_EmitInteger, MVT::i1, 0, 
/*21941*/           OPC_EmitInteger, MVT::i1, 0, 
/*21944*/           OPC_EmitInteger, MVT::i1, 1, 
/*21947*/           OPC_EmitInteger, MVT::i1, 0, 
/*21950*/           OPC_EmitInteger, MVT::i1, 0, 
/*21953*/           OPC_EmitInteger, MVT::i1, 0, 
/*21956*/           OPC_EmitInteger, MVT::i1, 0, 
/*21959*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*21976*/         /*Scope*/ 44, /*->22021*/
/*21977*/           OPC_MoveParent,
/*21978*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21980*/           OPC_EmitInteger, MVT::i32, 15, 
/*21983*/           OPC_EmitInteger, MVT::i1, 0, 
/*21986*/           OPC_EmitInteger, MVT::i1, 0, 
/*21989*/           OPC_EmitInteger, MVT::i1, 0, 
/*21992*/           OPC_EmitInteger, MVT::i1, 0, 
/*21995*/           OPC_EmitInteger, MVT::i1, 0, 
/*21998*/           OPC_EmitInteger, MVT::i1, 0, 
/*22001*/           OPC_EmitInteger, MVT::i1, 0, 
/*22004*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4217:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*22021*/         0, /*End of Scope*/
/*22022*/       0, /*End of Scope*/
/*22023*/     /*Scope*/ 47|128,1/*175*/, /*->22200*/
/*22025*/       OPC_CheckChild0Integer, 125|128,32/*4221*/, 
/*22028*/       OPC_RecordChild1, // #0 = $mipid
/*22029*/       OPC_RecordChild2, // #1 = $rsrc
/*22030*/       OPC_MoveChild, 3,
/*22032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22035*/       OPC_Scope, 54, /*->22091*/ // 3 children in Scope
/*22037*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*22039*/         OPC_MoveParent,
/*22040*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22042*/         OPC_EmitInteger, MVT::i32, 15, 
/*22045*/         OPC_EmitInteger, MVT::i1, 0, 
/*22048*/         OPC_EmitInteger, MVT::i1, 0, 
/*22051*/         OPC_EmitInteger, MVT::i1, 1, 
/*22054*/         OPC_EmitInteger, MVT::i1, 0, 
/*22057*/         OPC_EmitInteger, MVT::i1, 0, 
/*22060*/         OPC_EmitInteger, MVT::i1, 0, 
/*22063*/         OPC_EmitInteger, MVT::i1, 0, 
/*22066*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22074*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4221:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22091*/       /*Scope*/ 54, /*->22146*/
/*22092*/         OPC_CheckPredicate, 95, // Predicate_TEX_ARRAY_MSAA
/*22094*/         OPC_MoveParent,
/*22095*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22097*/         OPC_EmitInteger, MVT::i32, 15, 
/*22100*/         OPC_EmitInteger, MVT::i1, 0, 
/*22103*/         OPC_EmitInteger, MVT::i1, 0, 
/*22106*/         OPC_EmitInteger, MVT::i1, 1, 
/*22109*/         OPC_EmitInteger, MVT::i1, 0, 
/*22112*/         OPC_EmitInteger, MVT::i1, 0, 
/*22115*/         OPC_EmitInteger, MVT::i1, 0, 
/*22118*/         OPC_EmitInteger, MVT::i1, 0, 
/*22121*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4221:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22146*/       /*Scope*/ 52, /*->22199*/
/*22147*/         OPC_MoveParent,
/*22148*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22150*/         OPC_EmitInteger, MVT::i32, 15, 
/*22153*/         OPC_EmitInteger, MVT::i1, 0, 
/*22156*/         OPC_EmitInteger, MVT::i1, 0, 
/*22159*/         OPC_EmitInteger, MVT::i1, 0, 
/*22162*/         OPC_EmitInteger, MVT::i1, 0, 
/*22165*/         OPC_EmitInteger, MVT::i1, 0, 
/*22168*/         OPC_EmitInteger, MVT::i1, 0, 
/*22171*/         OPC_EmitInteger, MVT::i1, 0, 
/*22174*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4221:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22199*/       0, /*End of Scope*/
/*22200*/     /*Scope*/ 28, /*->22229*/
/*22201*/       OPC_CheckChild0Integer, 29|128,32/*4125*/, 
/*22204*/       OPC_RecordChild1, // #0 = $ptr
/*22205*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*22206*/       OPC_MoveChild, 2,
/*22208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22211*/       OPC_MoveParent,
/*22212*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22214*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22217*/       OPC_EmitConvertToTarget, 1,
/*22219*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22229*/     /*Scope*/ 76, /*->22306*/
/*22230*/       OPC_CheckChild0Integer, 8|128,32/*4104*/, 
/*22233*/       OPC_RecordChild1, // #0 = $src0
/*22234*/       OPC_RecordChild2, // #1 = $src1
/*22235*/       OPC_RecordChild3, // #2 = $src2
/*22236*/       OPC_RecordChild4, // #3 = $resourceId
/*22237*/       OPC_MoveChild, 4,
/*22239*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22242*/       OPC_MoveParent,
/*22243*/       OPC_RecordChild5, // #4 = $samplerId
/*22244*/       OPC_MoveChild, 5,
/*22246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22249*/       OPC_MoveParent,
/*22250*/       OPC_RecordChild6, // #5 = $textureTarget
/*22251*/       OPC_MoveChild, 6,
/*22253*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22256*/       OPC_Scope, 24, /*->22282*/ // 2 children in Scope
/*22258*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*22260*/         OPC_MoveParent,
/*22261*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22263*/         OPC_EmitConvertToTarget, 3,
/*22265*/         OPC_EmitConvertToTarget, 4,
/*22267*/         OPC_EmitConvertToTarget, 5,
/*22269*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4104:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*22282*/       /*Scope*/ 22, /*->22305*/
/*22283*/         OPC_MoveParent,
/*22284*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22286*/         OPC_EmitConvertToTarget, 3,
/*22288*/         OPC_EmitConvertToTarget, 4,
/*22290*/         OPC_EmitConvertToTarget, 5,
/*22292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4104:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*22305*/       0, /*End of Scope*/
/*22306*/     /*Scope*/ 20, /*->22327*/
/*22307*/       OPC_CheckChild0Integer, 23|128,32/*4119*/, 
/*22310*/       OPC_RecordChild1, // #0 = $src0
/*22311*/       OPC_MoveChild, 1,
/*22313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22316*/       OPC_MoveParent,
/*22317*/       OPC_EmitConvertToTarget, 0,
/*22319*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*22327*/     /*Scope*/ 99|128,2/*355*/, /*->22684*/
/*22329*/       OPC_CheckChild0Integer, 105|128,31/*4073*/, 
/*22332*/       OPC_RecordChild1, // #0 = $src0
/*22333*/       OPC_Scope, 10, /*->22345*/ // 3 children in Scope
/*22335*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*22337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4073:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*22345*/       /*Scope*/ 10, /*->22356*/
/*22346*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4073:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*22356*/       /*Scope*/ 69|128,2/*325*/, /*->22683*/
/*22358*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22360*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*22367*/         OPC_EmitInteger, MVT::i32, 0, 
/*22370*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*22382*/         OPC_EmitInteger, MVT::i32, 0, 
/*22385*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22388*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*22397*/         OPC_EmitInteger, MVT::i32, 0, 
/*22400*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*22412*/         OPC_EmitInteger, MVT::i1, 0, 
/*22415*/         OPC_EmitInteger, MVT::i32, 0, 
/*22418*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*22433*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22436*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 13, 14,  // Results = #15
/*22446*/         OPC_EmitInteger, MVT::i32, 0, 
/*22449*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22452*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 17,  // Results = #18
/*22461*/         OPC_EmitInteger, MVT::i32, 0, 
/*22464*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22467*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 20,  // Results = #21
/*22476*/         OPC_EmitInteger, MVT::i32, 0, 
/*22479*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22482*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 23,  // Results = #24
/*22491*/         OPC_EmitInteger, MVT::i1, 0, 
/*22494*/         OPC_EmitInteger, MVT::i32, 0, 
/*22497*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 16, 18, 19, 21, 22, 24, 25, 26,  // Results = #27
/*22512*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22515*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 15, 27, 28,  // Results = #29
/*22525*/         OPC_EmitInteger, MVT::i32, 0, 
/*22528*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 31,  // Results = #32
/*22540*/         OPC_EmitInteger, MVT::i32, 0, 
/*22543*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22546*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 34,  // Results = #35
/*22555*/         OPC_EmitInteger, MVT::i32, 0, 
/*22558*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22561*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 37,  // Results = #38
/*22570*/         OPC_EmitInteger, MVT::i1, 0, 
/*22573*/         OPC_EmitInteger, MVT::i32, 0, 
/*22576*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 30, 32, 33, 35, 36, 38, 39, 40,  // Results = #41
/*22591*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22594*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 29, 41, 42,  // Results = #43
/*22604*/         OPC_EmitInteger, MVT::i32, 0, 
/*22607*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22610*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*22619*/         OPC_EmitInteger, MVT::i32, 0, 
/*22622*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22625*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*22634*/         OPC_EmitInteger, MVT::i32, 0, 
/*22637*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22640*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 51,  // Results = #52
/*22649*/         OPC_EmitInteger, MVT::i1, 0, 
/*22652*/         OPC_EmitInteger, MVT::i32, 0, 
/*22655*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 44, 46, 47, 49, 50, 52, 53, 54,  // Results = #55
/*22670*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*22673*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 43, 55, 56, 
                  // Src: (intrinsic_wo_chain:v4f32 4073:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32), (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32), (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32), (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*22683*/       0, /*End of Scope*/
/*22684*/     /*Scope*/ 95|128,2/*351*/, /*->23037*/
/*22686*/       OPC_CheckChild0Integer, 81|128,32/*4177*/, 
/*22689*/       OPC_RecordChild1, // #0 = $addr
/*22690*/       OPC_Scope, 68, /*->22760*/ // 5 children in Scope
/*22692*/         OPC_CheckChild1Type, MVT::i32,
/*22694*/         OPC_RecordChild2, // #1 = $rsrc
/*22695*/         OPC_RecordChild3, // #2 = $sampler
/*22696*/         OPC_RecordChild4, // #3 = $dmask
/*22697*/         OPC_RecordChild5, // #4 = $unorm
/*22698*/         OPC_RecordChild6, // #5 = $r128
/*22699*/         OPC_RecordChild7, // #6 = $da
/*22700*/         OPC_MoveChild, 8,
/*22702*/         OPC_RecordNode, // #7 = $glc
/*22703*/         OPC_MoveParent,
/*22704*/         OPC_MoveChild, 9,
/*22706*/         OPC_RecordNode, // #8 = $slc
/*22707*/         OPC_MoveParent,
/*22708*/         OPC_MoveChild, 10,
/*22710*/         OPC_RecordNode, // #9 = $tfe
/*22711*/         OPC_MoveParent,
/*22712*/         OPC_MoveChild, 11,
/*22714*/         OPC_RecordNode, // #10 = $lwe
/*22715*/         OPC_MoveParent,
/*22716*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22718*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*22721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22739*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4177:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*22760*/       /*Scope*/ 68, /*->22829*/
/*22761*/         OPC_CheckChild1Type, MVT::v2i32,
/*22763*/         OPC_RecordChild2, // #1 = $rsrc
/*22764*/         OPC_RecordChild3, // #2 = $sampler
/*22765*/         OPC_RecordChild4, // #3 = $dmask
/*22766*/         OPC_RecordChild5, // #4 = $unorm
/*22767*/         OPC_RecordChild6, // #5 = $r128
/*22768*/         OPC_RecordChild7, // #6 = $da
/*22769*/         OPC_MoveChild, 8,
/*22771*/         OPC_RecordNode, // #7 = $glc
/*22772*/         OPC_MoveParent,
/*22773*/         OPC_MoveChild, 9,
/*22775*/         OPC_RecordNode, // #8 = $slc
/*22776*/         OPC_MoveParent,
/*22777*/         OPC_MoveChild, 10,
/*22779*/         OPC_RecordNode, // #9 = $tfe
/*22780*/         OPC_MoveParent,
/*22781*/         OPC_MoveChild, 11,
/*22783*/         OPC_RecordNode, // #10 = $lwe
/*22784*/         OPC_MoveParent,
/*22785*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22787*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*22790*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22793*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22796*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22799*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22802*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22805*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22808*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22811*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4177:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*22829*/       /*Scope*/ 68, /*->22898*/
/*22830*/         OPC_CheckChild1Type, MVT::v4i32,
/*22832*/         OPC_RecordChild2, // #1 = $rsrc
/*22833*/         OPC_RecordChild3, // #2 = $sampler
/*22834*/         OPC_RecordChild4, // #3 = $dmask
/*22835*/         OPC_RecordChild5, // #4 = $unorm
/*22836*/         OPC_RecordChild6, // #5 = $r128
/*22837*/         OPC_RecordChild7, // #6 = $da
/*22838*/         OPC_MoveChild, 8,
/*22840*/         OPC_RecordNode, // #7 = $glc
/*22841*/         OPC_MoveParent,
/*22842*/         OPC_MoveChild, 9,
/*22844*/         OPC_RecordNode, // #8 = $slc
/*22845*/         OPC_MoveParent,
/*22846*/         OPC_MoveChild, 10,
/*22848*/         OPC_RecordNode, // #9 = $tfe
/*22849*/         OPC_MoveParent,
/*22850*/         OPC_MoveChild, 11,
/*22852*/         OPC_RecordNode, // #10 = $lwe
/*22853*/         OPC_MoveParent,
/*22854*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22856*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*22859*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22862*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22865*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22868*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22871*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22874*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22877*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22880*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4177:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*22898*/       /*Scope*/ 68, /*->22967*/
/*22899*/         OPC_CheckChild1Type, MVT::v8i32,
/*22901*/         OPC_RecordChild2, // #1 = $rsrc
/*22902*/         OPC_RecordChild3, // #2 = $sampler
/*22903*/         OPC_RecordChild4, // #3 = $dmask
/*22904*/         OPC_RecordChild5, // #4 = $unorm
/*22905*/         OPC_RecordChild6, // #5 = $r128
/*22906*/         OPC_RecordChild7, // #6 = $da
/*22907*/         OPC_MoveChild, 8,
/*22909*/         OPC_RecordNode, // #7 = $glc
/*22910*/         OPC_MoveParent,
/*22911*/         OPC_MoveChild, 9,
/*22913*/         OPC_RecordNode, // #8 = $slc
/*22914*/         OPC_MoveParent,
/*22915*/         OPC_MoveChild, 10,
/*22917*/         OPC_RecordNode, // #9 = $tfe
/*22918*/         OPC_MoveParent,
/*22919*/         OPC_MoveChild, 11,
/*22921*/         OPC_RecordNode, // #10 = $lwe
/*22922*/         OPC_MoveParent,
/*22923*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22925*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*22928*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22931*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22937*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22940*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22943*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22946*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4177:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*22967*/       /*Scope*/ 68, /*->23036*/
/*22968*/         OPC_CheckChild1Type, MVT::v16i32,
/*22970*/         OPC_RecordChild2, // #1 = $rsrc
/*22971*/         OPC_RecordChild3, // #2 = $sampler
/*22972*/         OPC_RecordChild4, // #3 = $dmask
/*22973*/         OPC_RecordChild5, // #4 = $unorm
/*22974*/         OPC_RecordChild6, // #5 = $r128
/*22975*/         OPC_RecordChild7, // #6 = $da
/*22976*/         OPC_MoveChild, 8,
/*22978*/         OPC_RecordNode, // #7 = $glc
/*22979*/         OPC_MoveParent,
/*22980*/         OPC_MoveChild, 9,
/*22982*/         OPC_RecordNode, // #8 = $slc
/*22983*/         OPC_MoveParent,
/*22984*/         OPC_MoveChild, 10,
/*22986*/         OPC_RecordNode, // #9 = $tfe
/*22987*/         OPC_MoveParent,
/*22988*/         OPC_MoveChild, 11,
/*22990*/         OPC_RecordNode, // #10 = $lwe
/*22991*/         OPC_MoveParent,
/*22992*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22994*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*22997*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23000*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23003*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23006*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23009*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23012*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23015*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4177:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23036*/       0, /*End of Scope*/
/*23037*/     /*Scope*/ 95|128,2/*351*/, /*->23390*/
/*23039*/       OPC_CheckChild0Integer, 110|128,32/*4206*/, 
/*23042*/       OPC_RecordChild1, // #0 = $addr
/*23043*/       OPC_Scope, 68, /*->23113*/ // 5 children in Scope
/*23045*/         OPC_CheckChild1Type, MVT::i32,
/*23047*/         OPC_RecordChild2, // #1 = $rsrc
/*23048*/         OPC_RecordChild3, // #2 = $sampler
/*23049*/         OPC_RecordChild4, // #3 = $dmask
/*23050*/         OPC_RecordChild5, // #4 = $unorm
/*23051*/         OPC_RecordChild6, // #5 = $r128
/*23052*/         OPC_RecordChild7, // #6 = $da
/*23053*/         OPC_MoveChild, 8,
/*23055*/         OPC_RecordNode, // #7 = $glc
/*23056*/         OPC_MoveParent,
/*23057*/         OPC_MoveChild, 9,
/*23059*/         OPC_RecordNode, // #8 = $slc
/*23060*/         OPC_MoveParent,
/*23061*/         OPC_MoveChild, 10,
/*23063*/         OPC_RecordNode, // #9 = $tfe
/*23064*/         OPC_MoveParent,
/*23065*/         OPC_MoveChild, 11,
/*23067*/         OPC_RecordNode, // #10 = $lwe
/*23068*/         OPC_MoveParent,
/*23069*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23071*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23074*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23077*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23083*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23089*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4206:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23113*/       /*Scope*/ 68, /*->23182*/
/*23114*/         OPC_CheckChild1Type, MVT::v2i32,
/*23116*/         OPC_RecordChild2, // #1 = $rsrc
/*23117*/         OPC_RecordChild3, // #2 = $sampler
/*23118*/         OPC_RecordChild4, // #3 = $dmask
/*23119*/         OPC_RecordChild5, // #4 = $unorm
/*23120*/         OPC_RecordChild6, // #5 = $r128
/*23121*/         OPC_RecordChild7, // #6 = $da
/*23122*/         OPC_MoveChild, 8,
/*23124*/         OPC_RecordNode, // #7 = $glc
/*23125*/         OPC_MoveParent,
/*23126*/         OPC_MoveChild, 9,
/*23128*/         OPC_RecordNode, // #8 = $slc
/*23129*/         OPC_MoveParent,
/*23130*/         OPC_MoveChild, 10,
/*23132*/         OPC_RecordNode, // #9 = $tfe
/*23133*/         OPC_MoveParent,
/*23134*/         OPC_MoveChild, 11,
/*23136*/         OPC_RecordNode, // #10 = $lwe
/*23137*/         OPC_MoveParent,
/*23138*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23140*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23143*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23146*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23149*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23152*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23155*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23158*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23161*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23164*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4206:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23182*/       /*Scope*/ 68, /*->23251*/
/*23183*/         OPC_CheckChild1Type, MVT::v4i32,
/*23185*/         OPC_RecordChild2, // #1 = $rsrc
/*23186*/         OPC_RecordChild3, // #2 = $sampler
/*23187*/         OPC_RecordChild4, // #3 = $dmask
/*23188*/         OPC_RecordChild5, // #4 = $unorm
/*23189*/         OPC_RecordChild6, // #5 = $r128
/*23190*/         OPC_RecordChild7, // #6 = $da
/*23191*/         OPC_MoveChild, 8,
/*23193*/         OPC_RecordNode, // #7 = $glc
/*23194*/         OPC_MoveParent,
/*23195*/         OPC_MoveChild, 9,
/*23197*/         OPC_RecordNode, // #8 = $slc
/*23198*/         OPC_MoveParent,
/*23199*/         OPC_MoveChild, 10,
/*23201*/         OPC_RecordNode, // #9 = $tfe
/*23202*/         OPC_MoveParent,
/*23203*/         OPC_MoveChild, 11,
/*23205*/         OPC_RecordNode, // #10 = $lwe
/*23206*/         OPC_MoveParent,
/*23207*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23209*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23212*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23215*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23218*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23221*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23224*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23227*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23230*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23233*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4206:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23251*/       /*Scope*/ 68, /*->23320*/
/*23252*/         OPC_CheckChild1Type, MVT::v8i32,
/*23254*/         OPC_RecordChild2, // #1 = $rsrc
/*23255*/         OPC_RecordChild3, // #2 = $sampler
/*23256*/         OPC_RecordChild4, // #3 = $dmask
/*23257*/         OPC_RecordChild5, // #4 = $unorm
/*23258*/         OPC_RecordChild6, // #5 = $r128
/*23259*/         OPC_RecordChild7, // #6 = $da
/*23260*/         OPC_MoveChild, 8,
/*23262*/         OPC_RecordNode, // #7 = $glc
/*23263*/         OPC_MoveParent,
/*23264*/         OPC_MoveChild, 9,
/*23266*/         OPC_RecordNode, // #8 = $slc
/*23267*/         OPC_MoveParent,
/*23268*/         OPC_MoveChild, 10,
/*23270*/         OPC_RecordNode, // #9 = $tfe
/*23271*/         OPC_MoveParent,
/*23272*/         OPC_MoveChild, 11,
/*23274*/         OPC_RecordNode, // #10 = $lwe
/*23275*/         OPC_MoveParent,
/*23276*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23278*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23281*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23284*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23287*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23290*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23293*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23296*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23299*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4206:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23320*/       /*Scope*/ 68, /*->23389*/
/*23321*/         OPC_CheckChild1Type, MVT::v16i32,
/*23323*/         OPC_RecordChild2, // #1 = $rsrc
/*23324*/         OPC_RecordChild3, // #2 = $sampler
/*23325*/         OPC_RecordChild4, // #3 = $dmask
/*23326*/         OPC_RecordChild5, // #4 = $unorm
/*23327*/         OPC_RecordChild6, // #5 = $r128
/*23328*/         OPC_RecordChild7, // #6 = $da
/*23329*/         OPC_MoveChild, 8,
/*23331*/         OPC_RecordNode, // #7 = $glc
/*23332*/         OPC_MoveParent,
/*23333*/         OPC_MoveChild, 9,
/*23335*/         OPC_RecordNode, // #8 = $slc
/*23336*/         OPC_MoveParent,
/*23337*/         OPC_MoveChild, 10,
/*23339*/         OPC_RecordNode, // #9 = $tfe
/*23340*/         OPC_MoveParent,
/*23341*/         OPC_MoveChild, 11,
/*23343*/         OPC_RecordNode, // #10 = $lwe
/*23344*/         OPC_MoveParent,
/*23345*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23347*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23350*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23353*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23356*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23359*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23362*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23365*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23368*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4206:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23389*/       0, /*End of Scope*/
/*23390*/     /*Scope*/ 95|128,2/*351*/, /*->23743*/
/*23392*/       OPC_CheckChild0Integer, 112|128,32/*4208*/, 
/*23395*/       OPC_RecordChild1, // #0 = $addr
/*23396*/       OPC_Scope, 68, /*->23466*/ // 5 children in Scope
/*23398*/         OPC_CheckChild1Type, MVT::i32,
/*23400*/         OPC_RecordChild2, // #1 = $rsrc
/*23401*/         OPC_RecordChild3, // #2 = $sampler
/*23402*/         OPC_RecordChild4, // #3 = $dmask
/*23403*/         OPC_RecordChild5, // #4 = $unorm
/*23404*/         OPC_RecordChild6, // #5 = $r128
/*23405*/         OPC_RecordChild7, // #6 = $da
/*23406*/         OPC_MoveChild, 8,
/*23408*/         OPC_RecordNode, // #7 = $glc
/*23409*/         OPC_MoveParent,
/*23410*/         OPC_MoveChild, 9,
/*23412*/         OPC_RecordNode, // #8 = $slc
/*23413*/         OPC_MoveParent,
/*23414*/         OPC_MoveChild, 10,
/*23416*/         OPC_RecordNode, // #9 = $tfe
/*23417*/         OPC_MoveParent,
/*23418*/         OPC_MoveChild, 11,
/*23420*/         OPC_RecordNode, // #10 = $lwe
/*23421*/         OPC_MoveParent,
/*23422*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23424*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23433*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4208:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23466*/       /*Scope*/ 68, /*->23535*/
/*23467*/         OPC_CheckChild1Type, MVT::v2i32,
/*23469*/         OPC_RecordChild2, // #1 = $rsrc
/*23470*/         OPC_RecordChild3, // #2 = $sampler
/*23471*/         OPC_RecordChild4, // #3 = $dmask
/*23472*/         OPC_RecordChild5, // #4 = $unorm
/*23473*/         OPC_RecordChild6, // #5 = $r128
/*23474*/         OPC_RecordChild7, // #6 = $da
/*23475*/         OPC_MoveChild, 8,
/*23477*/         OPC_RecordNode, // #7 = $glc
/*23478*/         OPC_MoveParent,
/*23479*/         OPC_MoveChild, 9,
/*23481*/         OPC_RecordNode, // #8 = $slc
/*23482*/         OPC_MoveParent,
/*23483*/         OPC_MoveChild, 10,
/*23485*/         OPC_RecordNode, // #9 = $tfe
/*23486*/         OPC_MoveParent,
/*23487*/         OPC_MoveChild, 11,
/*23489*/         OPC_RecordNode, // #10 = $lwe
/*23490*/         OPC_MoveParent,
/*23491*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23493*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23496*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23499*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23502*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23505*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23508*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23511*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23514*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23517*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4208:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23535*/       /*Scope*/ 68, /*->23604*/
/*23536*/         OPC_CheckChild1Type, MVT::v4i32,
/*23538*/         OPC_RecordChild2, // #1 = $rsrc
/*23539*/         OPC_RecordChild3, // #2 = $sampler
/*23540*/         OPC_RecordChild4, // #3 = $dmask
/*23541*/         OPC_RecordChild5, // #4 = $unorm
/*23542*/         OPC_RecordChild6, // #5 = $r128
/*23543*/         OPC_RecordChild7, // #6 = $da
/*23544*/         OPC_MoveChild, 8,
/*23546*/         OPC_RecordNode, // #7 = $glc
/*23547*/         OPC_MoveParent,
/*23548*/         OPC_MoveChild, 9,
/*23550*/         OPC_RecordNode, // #8 = $slc
/*23551*/         OPC_MoveParent,
/*23552*/         OPC_MoveChild, 10,
/*23554*/         OPC_RecordNode, // #9 = $tfe
/*23555*/         OPC_MoveParent,
/*23556*/         OPC_MoveChild, 11,
/*23558*/         OPC_RecordNode, // #10 = $lwe
/*23559*/         OPC_MoveParent,
/*23560*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23562*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23565*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23568*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23571*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23574*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23577*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23580*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23583*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23586*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4208:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23604*/       /*Scope*/ 68, /*->23673*/
/*23605*/         OPC_CheckChild1Type, MVT::v8i32,
/*23607*/         OPC_RecordChild2, // #1 = $rsrc
/*23608*/         OPC_RecordChild3, // #2 = $sampler
/*23609*/         OPC_RecordChild4, // #3 = $dmask
/*23610*/         OPC_RecordChild5, // #4 = $unorm
/*23611*/         OPC_RecordChild6, // #5 = $r128
/*23612*/         OPC_RecordChild7, // #6 = $da
/*23613*/         OPC_MoveChild, 8,
/*23615*/         OPC_RecordNode, // #7 = $glc
/*23616*/         OPC_MoveParent,
/*23617*/         OPC_MoveChild, 9,
/*23619*/         OPC_RecordNode, // #8 = $slc
/*23620*/         OPC_MoveParent,
/*23621*/         OPC_MoveChild, 10,
/*23623*/         OPC_RecordNode, // #9 = $tfe
/*23624*/         OPC_MoveParent,
/*23625*/         OPC_MoveChild, 11,
/*23627*/         OPC_RecordNode, // #10 = $lwe
/*23628*/         OPC_MoveParent,
/*23629*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23631*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23634*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23637*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23640*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23643*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23646*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23649*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23652*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23655*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4208:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23673*/       /*Scope*/ 68, /*->23742*/
/*23674*/         OPC_CheckChild1Type, MVT::v16i32,
/*23676*/         OPC_RecordChild2, // #1 = $rsrc
/*23677*/         OPC_RecordChild3, // #2 = $sampler
/*23678*/         OPC_RecordChild4, // #3 = $dmask
/*23679*/         OPC_RecordChild5, // #4 = $unorm
/*23680*/         OPC_RecordChild6, // #5 = $r128
/*23681*/         OPC_RecordChild7, // #6 = $da
/*23682*/         OPC_MoveChild, 8,
/*23684*/         OPC_RecordNode, // #7 = $glc
/*23685*/         OPC_MoveParent,
/*23686*/         OPC_MoveChild, 9,
/*23688*/         OPC_RecordNode, // #8 = $slc
/*23689*/         OPC_MoveParent,
/*23690*/         OPC_MoveChild, 10,
/*23692*/         OPC_RecordNode, // #9 = $tfe
/*23693*/         OPC_MoveParent,
/*23694*/         OPC_MoveChild, 11,
/*23696*/         OPC_RecordNode, // #10 = $lwe
/*23697*/         OPC_MoveParent,
/*23698*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23700*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23703*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23706*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23709*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23712*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23715*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23718*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23721*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23724*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4208:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23742*/       0, /*End of Scope*/
/*23743*/     /*Scope*/ 95|128,2/*351*/, /*->24096*/
/*23745*/       OPC_CheckChild0Integer, 113|128,32/*4209*/, 
/*23748*/       OPC_RecordChild1, // #0 = $addr
/*23749*/       OPC_Scope, 68, /*->23819*/ // 5 children in Scope
/*23751*/         OPC_CheckChild1Type, MVT::i32,
/*23753*/         OPC_RecordChild2, // #1 = $rsrc
/*23754*/         OPC_RecordChild3, // #2 = $sampler
/*23755*/         OPC_RecordChild4, // #3 = $dmask
/*23756*/         OPC_RecordChild5, // #4 = $unorm
/*23757*/         OPC_RecordChild6, // #5 = $r128
/*23758*/         OPC_RecordChild7, // #6 = $da
/*23759*/         OPC_MoveChild, 8,
/*23761*/         OPC_RecordNode, // #7 = $glc
/*23762*/         OPC_MoveParent,
/*23763*/         OPC_MoveChild, 9,
/*23765*/         OPC_RecordNode, // #8 = $slc
/*23766*/         OPC_MoveParent,
/*23767*/         OPC_MoveChild, 10,
/*23769*/         OPC_RecordNode, // #9 = $tfe
/*23770*/         OPC_MoveParent,
/*23771*/         OPC_MoveChild, 11,
/*23773*/         OPC_RecordNode, // #10 = $lwe
/*23774*/         OPC_MoveParent,
/*23775*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23777*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23786*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4209:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23819*/       /*Scope*/ 68, /*->23888*/
/*23820*/         OPC_CheckChild1Type, MVT::v2i32,
/*23822*/         OPC_RecordChild2, // #1 = $rsrc
/*23823*/         OPC_RecordChild3, // #2 = $sampler
/*23824*/         OPC_RecordChild4, // #3 = $dmask
/*23825*/         OPC_RecordChild5, // #4 = $unorm
/*23826*/         OPC_RecordChild6, // #5 = $r128
/*23827*/         OPC_RecordChild7, // #6 = $da
/*23828*/         OPC_MoveChild, 8,
/*23830*/         OPC_RecordNode, // #7 = $glc
/*23831*/         OPC_MoveParent,
/*23832*/         OPC_MoveChild, 9,
/*23834*/         OPC_RecordNode, // #8 = $slc
/*23835*/         OPC_MoveParent,
/*23836*/         OPC_MoveChild, 10,
/*23838*/         OPC_RecordNode, // #9 = $tfe
/*23839*/         OPC_MoveParent,
/*23840*/         OPC_MoveChild, 11,
/*23842*/         OPC_RecordNode, // #10 = $lwe
/*23843*/         OPC_MoveParent,
/*23844*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23846*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23849*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23852*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23855*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23858*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23861*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23864*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23867*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23870*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4209:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23888*/       /*Scope*/ 68, /*->23957*/
/*23889*/         OPC_CheckChild1Type, MVT::v4i32,
/*23891*/         OPC_RecordChild2, // #1 = $rsrc
/*23892*/         OPC_RecordChild3, // #2 = $sampler
/*23893*/         OPC_RecordChild4, // #3 = $dmask
/*23894*/         OPC_RecordChild5, // #4 = $unorm
/*23895*/         OPC_RecordChild6, // #5 = $r128
/*23896*/         OPC_RecordChild7, // #6 = $da
/*23897*/         OPC_MoveChild, 8,
/*23899*/         OPC_RecordNode, // #7 = $glc
/*23900*/         OPC_MoveParent,
/*23901*/         OPC_MoveChild, 9,
/*23903*/         OPC_RecordNode, // #8 = $slc
/*23904*/         OPC_MoveParent,
/*23905*/         OPC_MoveChild, 10,
/*23907*/         OPC_RecordNode, // #9 = $tfe
/*23908*/         OPC_MoveParent,
/*23909*/         OPC_MoveChild, 11,
/*23911*/         OPC_RecordNode, // #10 = $lwe
/*23912*/         OPC_MoveParent,
/*23913*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23915*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23918*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23921*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23924*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23927*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23930*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23933*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23936*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23939*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4209:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23957*/       /*Scope*/ 68, /*->24026*/
/*23958*/         OPC_CheckChild1Type, MVT::v8i32,
/*23960*/         OPC_RecordChild2, // #1 = $rsrc
/*23961*/         OPC_RecordChild3, // #2 = $sampler
/*23962*/         OPC_RecordChild4, // #3 = $dmask
/*23963*/         OPC_RecordChild5, // #4 = $unorm
/*23964*/         OPC_RecordChild6, // #5 = $r128
/*23965*/         OPC_RecordChild7, // #6 = $da
/*23966*/         OPC_MoveChild, 8,
/*23968*/         OPC_RecordNode, // #7 = $glc
/*23969*/         OPC_MoveParent,
/*23970*/         OPC_MoveChild, 9,
/*23972*/         OPC_RecordNode, // #8 = $slc
/*23973*/         OPC_MoveParent,
/*23974*/         OPC_MoveChild, 10,
/*23976*/         OPC_RecordNode, // #9 = $tfe
/*23977*/         OPC_MoveParent,
/*23978*/         OPC_MoveChild, 11,
/*23980*/         OPC_RecordNode, // #10 = $lwe
/*23981*/         OPC_MoveParent,
/*23982*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23984*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23987*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23990*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23993*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23996*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23999*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24002*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24005*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24008*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4209:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24026*/       /*Scope*/ 68, /*->24095*/
/*24027*/         OPC_CheckChild1Type, MVT::v16i32,
/*24029*/         OPC_RecordChild2, // #1 = $rsrc
/*24030*/         OPC_RecordChild3, // #2 = $sampler
/*24031*/         OPC_RecordChild4, // #3 = $dmask
/*24032*/         OPC_RecordChild5, // #4 = $unorm
/*24033*/         OPC_RecordChild6, // #5 = $r128
/*24034*/         OPC_RecordChild7, // #6 = $da
/*24035*/         OPC_MoveChild, 8,
/*24037*/         OPC_RecordNode, // #7 = $glc
/*24038*/         OPC_MoveParent,
/*24039*/         OPC_MoveChild, 9,
/*24041*/         OPC_RecordNode, // #8 = $slc
/*24042*/         OPC_MoveParent,
/*24043*/         OPC_MoveChild, 10,
/*24045*/         OPC_RecordNode, // #9 = $tfe
/*24046*/         OPC_MoveParent,
/*24047*/         OPC_MoveChild, 11,
/*24049*/         OPC_RecordNode, // #10 = $lwe
/*24050*/         OPC_MoveParent,
/*24051*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24053*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24056*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24059*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24062*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24065*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24068*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24071*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24074*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24077*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4209:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24095*/       0, /*End of Scope*/
/*24096*/     /*Scope*/ 95|128,2/*351*/, /*->24449*/
/*24098*/       OPC_CheckChild0Integer, 116|128,32/*4212*/, 
/*24101*/       OPC_RecordChild1, // #0 = $addr
/*24102*/       OPC_Scope, 68, /*->24172*/ // 5 children in Scope
/*24104*/         OPC_CheckChild1Type, MVT::i32,
/*24106*/         OPC_RecordChild2, // #1 = $rsrc
/*24107*/         OPC_RecordChild3, // #2 = $sampler
/*24108*/         OPC_RecordChild4, // #3 = $dmask
/*24109*/         OPC_RecordChild5, // #4 = $unorm
/*24110*/         OPC_RecordChild6, // #5 = $r128
/*24111*/         OPC_RecordChild7, // #6 = $da
/*24112*/         OPC_MoveChild, 8,
/*24114*/         OPC_RecordNode, // #7 = $glc
/*24115*/         OPC_MoveParent,
/*24116*/         OPC_MoveChild, 9,
/*24118*/         OPC_RecordNode, // #8 = $slc
/*24119*/         OPC_MoveParent,
/*24120*/         OPC_MoveChild, 10,
/*24122*/         OPC_RecordNode, // #9 = $tfe
/*24123*/         OPC_MoveParent,
/*24124*/         OPC_MoveChild, 11,
/*24126*/         OPC_RecordNode, // #10 = $lwe
/*24127*/         OPC_MoveParent,
/*24128*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24130*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24133*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24136*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24142*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24148*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4212:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24172*/       /*Scope*/ 68, /*->24241*/
/*24173*/         OPC_CheckChild1Type, MVT::v2i32,
/*24175*/         OPC_RecordChild2, // #1 = $rsrc
/*24176*/         OPC_RecordChild3, // #2 = $sampler
/*24177*/         OPC_RecordChild4, // #3 = $dmask
/*24178*/         OPC_RecordChild5, // #4 = $unorm
/*24179*/         OPC_RecordChild6, // #5 = $r128
/*24180*/         OPC_RecordChild7, // #6 = $da
/*24181*/         OPC_MoveChild, 8,
/*24183*/         OPC_RecordNode, // #7 = $glc
/*24184*/         OPC_MoveParent,
/*24185*/         OPC_MoveChild, 9,
/*24187*/         OPC_RecordNode, // #8 = $slc
/*24188*/         OPC_MoveParent,
/*24189*/         OPC_MoveChild, 10,
/*24191*/         OPC_RecordNode, // #9 = $tfe
/*24192*/         OPC_MoveParent,
/*24193*/         OPC_MoveChild, 11,
/*24195*/         OPC_RecordNode, // #10 = $lwe
/*24196*/         OPC_MoveParent,
/*24197*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24199*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24208*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24220*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24223*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4212:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24241*/       /*Scope*/ 68, /*->24310*/
/*24242*/         OPC_CheckChild1Type, MVT::v4i32,
/*24244*/         OPC_RecordChild2, // #1 = $rsrc
/*24245*/         OPC_RecordChild3, // #2 = $sampler
/*24246*/         OPC_RecordChild4, // #3 = $dmask
/*24247*/         OPC_RecordChild5, // #4 = $unorm
/*24248*/         OPC_RecordChild6, // #5 = $r128
/*24249*/         OPC_RecordChild7, // #6 = $da
/*24250*/         OPC_MoveChild, 8,
/*24252*/         OPC_RecordNode, // #7 = $glc
/*24253*/         OPC_MoveParent,
/*24254*/         OPC_MoveChild, 9,
/*24256*/         OPC_RecordNode, // #8 = $slc
/*24257*/         OPC_MoveParent,
/*24258*/         OPC_MoveChild, 10,
/*24260*/         OPC_RecordNode, // #9 = $tfe
/*24261*/         OPC_MoveParent,
/*24262*/         OPC_MoveChild, 11,
/*24264*/         OPC_RecordNode, // #10 = $lwe
/*24265*/         OPC_MoveParent,
/*24266*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24268*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24271*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24274*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24277*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24280*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24283*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24286*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24289*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4212:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24310*/       /*Scope*/ 68, /*->24379*/
/*24311*/         OPC_CheckChild1Type, MVT::v8i32,
/*24313*/         OPC_RecordChild2, // #1 = $rsrc
/*24314*/         OPC_RecordChild3, // #2 = $sampler
/*24315*/         OPC_RecordChild4, // #3 = $dmask
/*24316*/         OPC_RecordChild5, // #4 = $unorm
/*24317*/         OPC_RecordChild6, // #5 = $r128
/*24318*/         OPC_RecordChild7, // #6 = $da
/*24319*/         OPC_MoveChild, 8,
/*24321*/         OPC_RecordNode, // #7 = $glc
/*24322*/         OPC_MoveParent,
/*24323*/         OPC_MoveChild, 9,
/*24325*/         OPC_RecordNode, // #8 = $slc
/*24326*/         OPC_MoveParent,
/*24327*/         OPC_MoveChild, 10,
/*24329*/         OPC_RecordNode, // #9 = $tfe
/*24330*/         OPC_MoveParent,
/*24331*/         OPC_MoveChild, 11,
/*24333*/         OPC_RecordNode, // #10 = $lwe
/*24334*/         OPC_MoveParent,
/*24335*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24337*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24340*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24343*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24346*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24349*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24352*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24355*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24358*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24361*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4212:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24379*/       /*Scope*/ 68, /*->24448*/
/*24380*/         OPC_CheckChild1Type, MVT::v16i32,
/*24382*/         OPC_RecordChild2, // #1 = $rsrc
/*24383*/         OPC_RecordChild3, // #2 = $sampler
/*24384*/         OPC_RecordChild4, // #3 = $dmask
/*24385*/         OPC_RecordChild5, // #4 = $unorm
/*24386*/         OPC_RecordChild6, // #5 = $r128
/*24387*/         OPC_RecordChild7, // #6 = $da
/*24388*/         OPC_MoveChild, 8,
/*24390*/         OPC_RecordNode, // #7 = $glc
/*24391*/         OPC_MoveParent,
/*24392*/         OPC_MoveChild, 9,
/*24394*/         OPC_RecordNode, // #8 = $slc
/*24395*/         OPC_MoveParent,
/*24396*/         OPC_MoveChild, 10,
/*24398*/         OPC_RecordNode, // #9 = $tfe
/*24399*/         OPC_MoveParent,
/*24400*/         OPC_MoveChild, 11,
/*24402*/         OPC_RecordNode, // #10 = $lwe
/*24403*/         OPC_MoveParent,
/*24404*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24406*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24409*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24412*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24415*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24418*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24421*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24424*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24427*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24430*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4212:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24448*/       0, /*End of Scope*/
/*24449*/     /*Scope*/ 95|128,2/*351*/, /*->24802*/
/*24451*/       OPC_CheckChild0Integer, 82|128,32/*4178*/, 
/*24454*/       OPC_RecordChild1, // #0 = $addr
/*24455*/       OPC_Scope, 68, /*->24525*/ // 5 children in Scope
/*24457*/         OPC_CheckChild1Type, MVT::i32,
/*24459*/         OPC_RecordChild2, // #1 = $rsrc
/*24460*/         OPC_RecordChild3, // #2 = $sampler
/*24461*/         OPC_RecordChild4, // #3 = $dmask
/*24462*/         OPC_RecordChild5, // #4 = $unorm
/*24463*/         OPC_RecordChild6, // #5 = $r128
/*24464*/         OPC_RecordChild7, // #6 = $da
/*24465*/         OPC_MoveChild, 8,
/*24467*/         OPC_RecordNode, // #7 = $glc
/*24468*/         OPC_MoveParent,
/*24469*/         OPC_MoveChild, 9,
/*24471*/         OPC_RecordNode, // #8 = $slc
/*24472*/         OPC_MoveParent,
/*24473*/         OPC_MoveChild, 10,
/*24475*/         OPC_RecordNode, // #9 = $tfe
/*24476*/         OPC_MoveParent,
/*24477*/         OPC_MoveChild, 11,
/*24479*/         OPC_RecordNode, // #10 = $lwe
/*24480*/         OPC_MoveParent,
/*24481*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24483*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24486*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24489*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24495*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24498*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24501*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4178:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24525*/       /*Scope*/ 68, /*->24594*/
/*24526*/         OPC_CheckChild1Type, MVT::v2i32,
/*24528*/         OPC_RecordChild2, // #1 = $rsrc
/*24529*/         OPC_RecordChild3, // #2 = $sampler
/*24530*/         OPC_RecordChild4, // #3 = $dmask
/*24531*/         OPC_RecordChild5, // #4 = $unorm
/*24532*/         OPC_RecordChild6, // #5 = $r128
/*24533*/         OPC_RecordChild7, // #6 = $da
/*24534*/         OPC_MoveChild, 8,
/*24536*/         OPC_RecordNode, // #7 = $glc
/*24537*/         OPC_MoveParent,
/*24538*/         OPC_MoveChild, 9,
/*24540*/         OPC_RecordNode, // #8 = $slc
/*24541*/         OPC_MoveParent,
/*24542*/         OPC_MoveChild, 10,
/*24544*/         OPC_RecordNode, // #9 = $tfe
/*24545*/         OPC_MoveParent,
/*24546*/         OPC_MoveChild, 11,
/*24548*/         OPC_RecordNode, // #10 = $lwe
/*24549*/         OPC_MoveParent,
/*24550*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24552*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24555*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24558*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24561*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24564*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24567*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24570*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24573*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24576*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4178:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24594*/       /*Scope*/ 68, /*->24663*/
/*24595*/         OPC_CheckChild1Type, MVT::v4i32,
/*24597*/         OPC_RecordChild2, // #1 = $rsrc
/*24598*/         OPC_RecordChild3, // #2 = $sampler
/*24599*/         OPC_RecordChild4, // #3 = $dmask
/*24600*/         OPC_RecordChild5, // #4 = $unorm
/*24601*/         OPC_RecordChild6, // #5 = $r128
/*24602*/         OPC_RecordChild7, // #6 = $da
/*24603*/         OPC_MoveChild, 8,
/*24605*/         OPC_RecordNode, // #7 = $glc
/*24606*/         OPC_MoveParent,
/*24607*/         OPC_MoveChild, 9,
/*24609*/         OPC_RecordNode, // #8 = $slc
/*24610*/         OPC_MoveParent,
/*24611*/         OPC_MoveChild, 10,
/*24613*/         OPC_RecordNode, // #9 = $tfe
/*24614*/         OPC_MoveParent,
/*24615*/         OPC_MoveChild, 11,
/*24617*/         OPC_RecordNode, // #10 = $lwe
/*24618*/         OPC_MoveParent,
/*24619*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24621*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24624*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24627*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24630*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24633*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24636*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24639*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24642*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24645*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4178:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24663*/       /*Scope*/ 68, /*->24732*/
/*24664*/         OPC_CheckChild1Type, MVT::v8i32,
/*24666*/         OPC_RecordChild2, // #1 = $rsrc
/*24667*/         OPC_RecordChild3, // #2 = $sampler
/*24668*/         OPC_RecordChild4, // #3 = $dmask
/*24669*/         OPC_RecordChild5, // #4 = $unorm
/*24670*/         OPC_RecordChild6, // #5 = $r128
/*24671*/         OPC_RecordChild7, // #6 = $da
/*24672*/         OPC_MoveChild, 8,
/*24674*/         OPC_RecordNode, // #7 = $glc
/*24675*/         OPC_MoveParent,
/*24676*/         OPC_MoveChild, 9,
/*24678*/         OPC_RecordNode, // #8 = $slc
/*24679*/         OPC_MoveParent,
/*24680*/         OPC_MoveChild, 10,
/*24682*/         OPC_RecordNode, // #9 = $tfe
/*24683*/         OPC_MoveParent,
/*24684*/         OPC_MoveChild, 11,
/*24686*/         OPC_RecordNode, // #10 = $lwe
/*24687*/         OPC_MoveParent,
/*24688*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24690*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24693*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24696*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24699*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24702*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24705*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24708*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24711*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24714*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4178:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24732*/       /*Scope*/ 68, /*->24801*/
/*24733*/         OPC_CheckChild1Type, MVT::v16i32,
/*24735*/         OPC_RecordChild2, // #1 = $rsrc
/*24736*/         OPC_RecordChild3, // #2 = $sampler
/*24737*/         OPC_RecordChild4, // #3 = $dmask
/*24738*/         OPC_RecordChild5, // #4 = $unorm
/*24739*/         OPC_RecordChild6, // #5 = $r128
/*24740*/         OPC_RecordChild7, // #6 = $da
/*24741*/         OPC_MoveChild, 8,
/*24743*/         OPC_RecordNode, // #7 = $glc
/*24744*/         OPC_MoveParent,
/*24745*/         OPC_MoveChild, 9,
/*24747*/         OPC_RecordNode, // #8 = $slc
/*24748*/         OPC_MoveParent,
/*24749*/         OPC_MoveChild, 10,
/*24751*/         OPC_RecordNode, // #9 = $tfe
/*24752*/         OPC_MoveParent,
/*24753*/         OPC_MoveChild, 11,
/*24755*/         OPC_RecordNode, // #10 = $lwe
/*24756*/         OPC_MoveParent,
/*24757*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24759*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24762*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24765*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24768*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24771*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24774*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24777*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24780*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24783*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4178:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24801*/       0, /*End of Scope*/
/*24802*/     /*Scope*/ 95|128,2/*351*/, /*->25155*/
/*24804*/       OPC_CheckChild0Integer, 83|128,32/*4179*/, 
/*24807*/       OPC_RecordChild1, // #0 = $addr
/*24808*/       OPC_Scope, 68, /*->24878*/ // 5 children in Scope
/*24810*/         OPC_CheckChild1Type, MVT::i32,
/*24812*/         OPC_RecordChild2, // #1 = $rsrc
/*24813*/         OPC_RecordChild3, // #2 = $sampler
/*24814*/         OPC_RecordChild4, // #3 = $dmask
/*24815*/         OPC_RecordChild5, // #4 = $unorm
/*24816*/         OPC_RecordChild6, // #5 = $r128
/*24817*/         OPC_RecordChild7, // #6 = $da
/*24818*/         OPC_MoveChild, 8,
/*24820*/         OPC_RecordNode, // #7 = $glc
/*24821*/         OPC_MoveParent,
/*24822*/         OPC_MoveChild, 9,
/*24824*/         OPC_RecordNode, // #8 = $slc
/*24825*/         OPC_MoveParent,
/*24826*/         OPC_MoveChild, 10,
/*24828*/         OPC_RecordNode, // #9 = $tfe
/*24829*/         OPC_MoveParent,
/*24830*/         OPC_MoveChild, 11,
/*24832*/         OPC_RecordNode, // #10 = $lwe
/*24833*/         OPC_MoveParent,
/*24834*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24836*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24839*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24842*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24845*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24848*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24851*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24854*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24857*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4179:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24878*/       /*Scope*/ 68, /*->24947*/
/*24879*/         OPC_CheckChild1Type, MVT::v2i32,
/*24881*/         OPC_RecordChild2, // #1 = $rsrc
/*24882*/         OPC_RecordChild3, // #2 = $sampler
/*24883*/         OPC_RecordChild4, // #3 = $dmask
/*24884*/         OPC_RecordChild5, // #4 = $unorm
/*24885*/         OPC_RecordChild6, // #5 = $r128
/*24886*/         OPC_RecordChild7, // #6 = $da
/*24887*/         OPC_MoveChild, 8,
/*24889*/         OPC_RecordNode, // #7 = $glc
/*24890*/         OPC_MoveParent,
/*24891*/         OPC_MoveChild, 9,
/*24893*/         OPC_RecordNode, // #8 = $slc
/*24894*/         OPC_MoveParent,
/*24895*/         OPC_MoveChild, 10,
/*24897*/         OPC_RecordNode, // #9 = $tfe
/*24898*/         OPC_MoveParent,
/*24899*/         OPC_MoveChild, 11,
/*24901*/         OPC_RecordNode, // #10 = $lwe
/*24902*/         OPC_MoveParent,
/*24903*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24905*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24908*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24911*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24914*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24917*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24920*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24923*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24926*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24929*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4179:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24947*/       /*Scope*/ 68, /*->25016*/
/*24948*/         OPC_CheckChild1Type, MVT::v4i32,
/*24950*/         OPC_RecordChild2, // #1 = $rsrc
/*24951*/         OPC_RecordChild3, // #2 = $sampler
/*24952*/         OPC_RecordChild4, // #3 = $dmask
/*24953*/         OPC_RecordChild5, // #4 = $unorm
/*24954*/         OPC_RecordChild6, // #5 = $r128
/*24955*/         OPC_RecordChild7, // #6 = $da
/*24956*/         OPC_MoveChild, 8,
/*24958*/         OPC_RecordNode, // #7 = $glc
/*24959*/         OPC_MoveParent,
/*24960*/         OPC_MoveChild, 9,
/*24962*/         OPC_RecordNode, // #8 = $slc
/*24963*/         OPC_MoveParent,
/*24964*/         OPC_MoveChild, 10,
/*24966*/         OPC_RecordNode, // #9 = $tfe
/*24967*/         OPC_MoveParent,
/*24968*/         OPC_MoveChild, 11,
/*24970*/         OPC_RecordNode, // #10 = $lwe
/*24971*/         OPC_MoveParent,
/*24972*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24974*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24977*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24980*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24983*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24986*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24989*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24992*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24995*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24998*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4179:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25016*/       /*Scope*/ 68, /*->25085*/
/*25017*/         OPC_CheckChild1Type, MVT::v8i32,
/*25019*/         OPC_RecordChild2, // #1 = $rsrc
/*25020*/         OPC_RecordChild3, // #2 = $sampler
/*25021*/         OPC_RecordChild4, // #3 = $dmask
/*25022*/         OPC_RecordChild5, // #4 = $unorm
/*25023*/         OPC_RecordChild6, // #5 = $r128
/*25024*/         OPC_RecordChild7, // #6 = $da
/*25025*/         OPC_MoveChild, 8,
/*25027*/         OPC_RecordNode, // #7 = $glc
/*25028*/         OPC_MoveParent,
/*25029*/         OPC_MoveChild, 9,
/*25031*/         OPC_RecordNode, // #8 = $slc
/*25032*/         OPC_MoveParent,
/*25033*/         OPC_MoveChild, 10,
/*25035*/         OPC_RecordNode, // #9 = $tfe
/*25036*/         OPC_MoveParent,
/*25037*/         OPC_MoveChild, 11,
/*25039*/         OPC_RecordNode, // #10 = $lwe
/*25040*/         OPC_MoveParent,
/*25041*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25043*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25046*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25049*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25052*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25055*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25058*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25061*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25064*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25067*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4179:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25085*/       /*Scope*/ 68, /*->25154*/
/*25086*/         OPC_CheckChild1Type, MVT::v16i32,
/*25088*/         OPC_RecordChild2, // #1 = $rsrc
/*25089*/         OPC_RecordChild3, // #2 = $sampler
/*25090*/         OPC_RecordChild4, // #3 = $dmask
/*25091*/         OPC_RecordChild5, // #4 = $unorm
/*25092*/         OPC_RecordChild6, // #5 = $r128
/*25093*/         OPC_RecordChild7, // #6 = $da
/*25094*/         OPC_MoveChild, 8,
/*25096*/         OPC_RecordNode, // #7 = $glc
/*25097*/         OPC_MoveParent,
/*25098*/         OPC_MoveChild, 9,
/*25100*/         OPC_RecordNode, // #8 = $slc
/*25101*/         OPC_MoveParent,
/*25102*/         OPC_MoveChild, 10,
/*25104*/         OPC_RecordNode, // #9 = $tfe
/*25105*/         OPC_MoveParent,
/*25106*/         OPC_MoveChild, 11,
/*25108*/         OPC_RecordNode, // #10 = $lwe
/*25109*/         OPC_MoveParent,
/*25110*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25112*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25115*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25118*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25121*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25124*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25127*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25130*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25133*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25136*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4179:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25154*/       0, /*End of Scope*/
/*25155*/     /*Scope*/ 95|128,2/*351*/, /*->25508*/
/*25157*/       OPC_CheckChild0Integer, 118|128,32/*4214*/, 
/*25160*/       OPC_RecordChild1, // #0 = $addr
/*25161*/       OPC_Scope, 68, /*->25231*/ // 5 children in Scope
/*25163*/         OPC_CheckChild1Type, MVT::i32,
/*25165*/         OPC_RecordChild2, // #1 = $rsrc
/*25166*/         OPC_RecordChild3, // #2 = $sampler
/*25167*/         OPC_RecordChild4, // #3 = $dmask
/*25168*/         OPC_RecordChild5, // #4 = $unorm
/*25169*/         OPC_RecordChild6, // #5 = $r128
/*25170*/         OPC_RecordChild7, // #6 = $da
/*25171*/         OPC_MoveChild, 8,
/*25173*/         OPC_RecordNode, // #7 = $glc
/*25174*/         OPC_MoveParent,
/*25175*/         OPC_MoveChild, 9,
/*25177*/         OPC_RecordNode, // #8 = $slc
/*25178*/         OPC_MoveParent,
/*25179*/         OPC_MoveChild, 10,
/*25181*/         OPC_RecordNode, // #9 = $tfe
/*25182*/         OPC_MoveParent,
/*25183*/         OPC_MoveChild, 11,
/*25185*/         OPC_RecordNode, // #10 = $lwe
/*25186*/         OPC_MoveParent,
/*25187*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25189*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25192*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25195*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25198*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25201*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25204*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25207*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25210*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4214:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25231*/       /*Scope*/ 68, /*->25300*/
/*25232*/         OPC_CheckChild1Type, MVT::v2i32,
/*25234*/         OPC_RecordChild2, // #1 = $rsrc
/*25235*/         OPC_RecordChild3, // #2 = $sampler
/*25236*/         OPC_RecordChild4, // #3 = $dmask
/*25237*/         OPC_RecordChild5, // #4 = $unorm
/*25238*/         OPC_RecordChild6, // #5 = $r128
/*25239*/         OPC_RecordChild7, // #6 = $da
/*25240*/         OPC_MoveChild, 8,
/*25242*/         OPC_RecordNode, // #7 = $glc
/*25243*/         OPC_MoveParent,
/*25244*/         OPC_MoveChild, 9,
/*25246*/         OPC_RecordNode, // #8 = $slc
/*25247*/         OPC_MoveParent,
/*25248*/         OPC_MoveChild, 10,
/*25250*/         OPC_RecordNode, // #9 = $tfe
/*25251*/         OPC_MoveParent,
/*25252*/         OPC_MoveChild, 11,
/*25254*/         OPC_RecordNode, // #10 = $lwe
/*25255*/         OPC_MoveParent,
/*25256*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25258*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25261*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25264*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25267*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25270*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25273*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25276*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25279*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4214:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25300*/       /*Scope*/ 68, /*->25369*/
/*25301*/         OPC_CheckChild1Type, MVT::v4i32,
/*25303*/         OPC_RecordChild2, // #1 = $rsrc
/*25304*/         OPC_RecordChild3, // #2 = $sampler
/*25305*/         OPC_RecordChild4, // #3 = $dmask
/*25306*/         OPC_RecordChild5, // #4 = $unorm
/*25307*/         OPC_RecordChild6, // #5 = $r128
/*25308*/         OPC_RecordChild7, // #6 = $da
/*25309*/         OPC_MoveChild, 8,
/*25311*/         OPC_RecordNode, // #7 = $glc
/*25312*/         OPC_MoveParent,
/*25313*/         OPC_MoveChild, 9,
/*25315*/         OPC_RecordNode, // #8 = $slc
/*25316*/         OPC_MoveParent,
/*25317*/         OPC_MoveChild, 10,
/*25319*/         OPC_RecordNode, // #9 = $tfe
/*25320*/         OPC_MoveParent,
/*25321*/         OPC_MoveChild, 11,
/*25323*/         OPC_RecordNode, // #10 = $lwe
/*25324*/         OPC_MoveParent,
/*25325*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25327*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25330*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25336*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25339*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25342*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25345*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25348*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4214:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25369*/       /*Scope*/ 68, /*->25438*/
/*25370*/         OPC_CheckChild1Type, MVT::v8i32,
/*25372*/         OPC_RecordChild2, // #1 = $rsrc
/*25373*/         OPC_RecordChild3, // #2 = $sampler
/*25374*/         OPC_RecordChild4, // #3 = $dmask
/*25375*/         OPC_RecordChild5, // #4 = $unorm
/*25376*/         OPC_RecordChild6, // #5 = $r128
/*25377*/         OPC_RecordChild7, // #6 = $da
/*25378*/         OPC_MoveChild, 8,
/*25380*/         OPC_RecordNode, // #7 = $glc
/*25381*/         OPC_MoveParent,
/*25382*/         OPC_MoveChild, 9,
/*25384*/         OPC_RecordNode, // #8 = $slc
/*25385*/         OPC_MoveParent,
/*25386*/         OPC_MoveChild, 10,
/*25388*/         OPC_RecordNode, // #9 = $tfe
/*25389*/         OPC_MoveParent,
/*25390*/         OPC_MoveChild, 11,
/*25392*/         OPC_RecordNode, // #10 = $lwe
/*25393*/         OPC_MoveParent,
/*25394*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25396*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25399*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25402*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25405*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25408*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25411*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25414*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25417*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25420*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4214:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25438*/       /*Scope*/ 68, /*->25507*/
/*25439*/         OPC_CheckChild1Type, MVT::v16i32,
/*25441*/         OPC_RecordChild2, // #1 = $rsrc
/*25442*/         OPC_RecordChild3, // #2 = $sampler
/*25443*/         OPC_RecordChild4, // #3 = $dmask
/*25444*/         OPC_RecordChild5, // #4 = $unorm
/*25445*/         OPC_RecordChild6, // #5 = $r128
/*25446*/         OPC_RecordChild7, // #6 = $da
/*25447*/         OPC_MoveChild, 8,
/*25449*/         OPC_RecordNode, // #7 = $glc
/*25450*/         OPC_MoveParent,
/*25451*/         OPC_MoveChild, 9,
/*25453*/         OPC_RecordNode, // #8 = $slc
/*25454*/         OPC_MoveParent,
/*25455*/         OPC_MoveChild, 10,
/*25457*/         OPC_RecordNode, // #9 = $tfe
/*25458*/         OPC_MoveParent,
/*25459*/         OPC_MoveChild, 11,
/*25461*/         OPC_RecordNode, // #10 = $lwe
/*25462*/         OPC_MoveParent,
/*25463*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25465*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25468*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25471*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25474*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25477*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25480*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25483*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25486*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25489*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4214:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25507*/       0, /*End of Scope*/
/*25508*/     /*Scope*/ 95|128,2/*351*/, /*->25861*/
/*25510*/       OPC_CheckChild0Integer, 106|128,32/*4202*/, 
/*25513*/       OPC_RecordChild1, // #0 = $addr
/*25514*/       OPC_Scope, 68, /*->25584*/ // 5 children in Scope
/*25516*/         OPC_CheckChild1Type, MVT::i32,
/*25518*/         OPC_RecordChild2, // #1 = $rsrc
/*25519*/         OPC_RecordChild3, // #2 = $sampler
/*25520*/         OPC_RecordChild4, // #3 = $dmask
/*25521*/         OPC_RecordChild5, // #4 = $unorm
/*25522*/         OPC_RecordChild6, // #5 = $r128
/*25523*/         OPC_RecordChild7, // #6 = $da
/*25524*/         OPC_MoveChild, 8,
/*25526*/         OPC_RecordNode, // #7 = $glc
/*25527*/         OPC_MoveParent,
/*25528*/         OPC_MoveChild, 9,
/*25530*/         OPC_RecordNode, // #8 = $slc
/*25531*/         OPC_MoveParent,
/*25532*/         OPC_MoveChild, 10,
/*25534*/         OPC_RecordNode, // #9 = $tfe
/*25535*/         OPC_MoveParent,
/*25536*/         OPC_MoveChild, 11,
/*25538*/         OPC_RecordNode, // #10 = $lwe
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25542*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25545*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25548*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25554*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4202:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25584*/       /*Scope*/ 68, /*->25653*/
/*25585*/         OPC_CheckChild1Type, MVT::v2i32,
/*25587*/         OPC_RecordChild2, // #1 = $rsrc
/*25588*/         OPC_RecordChild3, // #2 = $sampler
/*25589*/         OPC_RecordChild4, // #3 = $dmask
/*25590*/         OPC_RecordChild5, // #4 = $unorm
/*25591*/         OPC_RecordChild6, // #5 = $r128
/*25592*/         OPC_RecordChild7, // #6 = $da
/*25593*/         OPC_MoveChild, 8,
/*25595*/         OPC_RecordNode, // #7 = $glc
/*25596*/         OPC_MoveParent,
/*25597*/         OPC_MoveChild, 9,
/*25599*/         OPC_RecordNode, // #8 = $slc
/*25600*/         OPC_MoveParent,
/*25601*/         OPC_MoveChild, 10,
/*25603*/         OPC_RecordNode, // #9 = $tfe
/*25604*/         OPC_MoveParent,
/*25605*/         OPC_MoveChild, 11,
/*25607*/         OPC_RecordNode, // #10 = $lwe
/*25608*/         OPC_MoveParent,
/*25609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25611*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25614*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25617*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25620*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25623*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25626*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25629*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25632*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4202:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25653*/       /*Scope*/ 68, /*->25722*/
/*25654*/         OPC_CheckChild1Type, MVT::v4i32,
/*25656*/         OPC_RecordChild2, // #1 = $rsrc
/*25657*/         OPC_RecordChild3, // #2 = $sampler
/*25658*/         OPC_RecordChild4, // #3 = $dmask
/*25659*/         OPC_RecordChild5, // #4 = $unorm
/*25660*/         OPC_RecordChild6, // #5 = $r128
/*25661*/         OPC_RecordChild7, // #6 = $da
/*25662*/         OPC_MoveChild, 8,
/*25664*/         OPC_RecordNode, // #7 = $glc
/*25665*/         OPC_MoveParent,
/*25666*/         OPC_MoveChild, 9,
/*25668*/         OPC_RecordNode, // #8 = $slc
/*25669*/         OPC_MoveParent,
/*25670*/         OPC_MoveChild, 10,
/*25672*/         OPC_RecordNode, // #9 = $tfe
/*25673*/         OPC_MoveParent,
/*25674*/         OPC_MoveChild, 11,
/*25676*/         OPC_RecordNode, // #10 = $lwe
/*25677*/         OPC_MoveParent,
/*25678*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25680*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25683*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25686*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25689*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25692*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25695*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25698*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25701*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25704*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4202:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25722*/       /*Scope*/ 68, /*->25791*/
/*25723*/         OPC_CheckChild1Type, MVT::v8i32,
/*25725*/         OPC_RecordChild2, // #1 = $rsrc
/*25726*/         OPC_RecordChild3, // #2 = $sampler
/*25727*/         OPC_RecordChild4, // #3 = $dmask
/*25728*/         OPC_RecordChild5, // #4 = $unorm
/*25729*/         OPC_RecordChild6, // #5 = $r128
/*25730*/         OPC_RecordChild7, // #6 = $da
/*25731*/         OPC_MoveChild, 8,
/*25733*/         OPC_RecordNode, // #7 = $glc
/*25734*/         OPC_MoveParent,
/*25735*/         OPC_MoveChild, 9,
/*25737*/         OPC_RecordNode, // #8 = $slc
/*25738*/         OPC_MoveParent,
/*25739*/         OPC_MoveChild, 10,
/*25741*/         OPC_RecordNode, // #9 = $tfe
/*25742*/         OPC_MoveParent,
/*25743*/         OPC_MoveChild, 11,
/*25745*/         OPC_RecordNode, // #10 = $lwe
/*25746*/         OPC_MoveParent,
/*25747*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25749*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25752*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25755*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25758*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25761*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25764*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25767*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25770*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25773*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4202:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25791*/       /*Scope*/ 68, /*->25860*/
/*25792*/         OPC_CheckChild1Type, MVT::v16i32,
/*25794*/         OPC_RecordChild2, // #1 = $rsrc
/*25795*/         OPC_RecordChild3, // #2 = $sampler
/*25796*/         OPC_RecordChild4, // #3 = $dmask
/*25797*/         OPC_RecordChild5, // #4 = $unorm
/*25798*/         OPC_RecordChild6, // #5 = $r128
/*25799*/         OPC_RecordChild7, // #6 = $da
/*25800*/         OPC_MoveChild, 8,
/*25802*/         OPC_RecordNode, // #7 = $glc
/*25803*/         OPC_MoveParent,
/*25804*/         OPC_MoveChild, 9,
/*25806*/         OPC_RecordNode, // #8 = $slc
/*25807*/         OPC_MoveParent,
/*25808*/         OPC_MoveChild, 10,
/*25810*/         OPC_RecordNode, // #9 = $tfe
/*25811*/         OPC_MoveParent,
/*25812*/         OPC_MoveChild, 11,
/*25814*/         OPC_RecordNode, // #10 = $lwe
/*25815*/         OPC_MoveParent,
/*25816*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25818*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25821*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25824*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25827*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25830*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25833*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25836*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25839*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4202:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25860*/       0, /*End of Scope*/
/*25861*/     /*Scope*/ 95|128,2/*351*/, /*->26214*/
/*25863*/       OPC_CheckChild0Integer, 107|128,32/*4203*/, 
/*25866*/       OPC_RecordChild1, // #0 = $addr
/*25867*/       OPC_Scope, 68, /*->25937*/ // 5 children in Scope
/*25869*/         OPC_CheckChild1Type, MVT::i32,
/*25871*/         OPC_RecordChild2, // #1 = $rsrc
/*25872*/         OPC_RecordChild3, // #2 = $sampler
/*25873*/         OPC_RecordChild4, // #3 = $dmask
/*25874*/         OPC_RecordChild5, // #4 = $unorm
/*25875*/         OPC_RecordChild6, // #5 = $r128
/*25876*/         OPC_RecordChild7, // #6 = $da
/*25877*/         OPC_MoveChild, 8,
/*25879*/         OPC_RecordNode, // #7 = $glc
/*25880*/         OPC_MoveParent,
/*25881*/         OPC_MoveChild, 9,
/*25883*/         OPC_RecordNode, // #8 = $slc
/*25884*/         OPC_MoveParent,
/*25885*/         OPC_MoveChild, 10,
/*25887*/         OPC_RecordNode, // #9 = $tfe
/*25888*/         OPC_MoveParent,
/*25889*/         OPC_MoveChild, 11,
/*25891*/         OPC_RecordNode, // #10 = $lwe
/*25892*/         OPC_MoveParent,
/*25893*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25895*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25898*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25901*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25904*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25907*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25910*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25913*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4203:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25937*/       /*Scope*/ 68, /*->26006*/
/*25938*/         OPC_CheckChild1Type, MVT::v2i32,
/*25940*/         OPC_RecordChild2, // #1 = $rsrc
/*25941*/         OPC_RecordChild3, // #2 = $sampler
/*25942*/         OPC_RecordChild4, // #3 = $dmask
/*25943*/         OPC_RecordChild5, // #4 = $unorm
/*25944*/         OPC_RecordChild6, // #5 = $r128
/*25945*/         OPC_RecordChild7, // #6 = $da
/*25946*/         OPC_MoveChild, 8,
/*25948*/         OPC_RecordNode, // #7 = $glc
/*25949*/         OPC_MoveParent,
/*25950*/         OPC_MoveChild, 9,
/*25952*/         OPC_RecordNode, // #8 = $slc
/*25953*/         OPC_MoveParent,
/*25954*/         OPC_MoveChild, 10,
/*25956*/         OPC_RecordNode, // #9 = $tfe
/*25957*/         OPC_MoveParent,
/*25958*/         OPC_MoveChild, 11,
/*25960*/         OPC_RecordNode, // #10 = $lwe
/*25961*/         OPC_MoveParent,
/*25962*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25964*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25967*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25970*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25973*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25976*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25979*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25982*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25985*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25988*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4203:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26006*/       /*Scope*/ 68, /*->26075*/
/*26007*/         OPC_CheckChild1Type, MVT::v4i32,
/*26009*/         OPC_RecordChild2, // #1 = $rsrc
/*26010*/         OPC_RecordChild3, // #2 = $sampler
/*26011*/         OPC_RecordChild4, // #3 = $dmask
/*26012*/         OPC_RecordChild5, // #4 = $unorm
/*26013*/         OPC_RecordChild6, // #5 = $r128
/*26014*/         OPC_RecordChild7, // #6 = $da
/*26015*/         OPC_MoveChild, 8,
/*26017*/         OPC_RecordNode, // #7 = $glc
/*26018*/         OPC_MoveParent,
/*26019*/         OPC_MoveChild, 9,
/*26021*/         OPC_RecordNode, // #8 = $slc
/*26022*/         OPC_MoveParent,
/*26023*/         OPC_MoveChild, 10,
/*26025*/         OPC_RecordNode, // #9 = $tfe
/*26026*/         OPC_MoveParent,
/*26027*/         OPC_MoveChild, 11,
/*26029*/         OPC_RecordNode, // #10 = $lwe
/*26030*/         OPC_MoveParent,
/*26031*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26033*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26036*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26039*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26042*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26045*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26048*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26051*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26054*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4203:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26075*/       /*Scope*/ 68, /*->26144*/
/*26076*/         OPC_CheckChild1Type, MVT::v8i32,
/*26078*/         OPC_RecordChild2, // #1 = $rsrc
/*26079*/         OPC_RecordChild3, // #2 = $sampler
/*26080*/         OPC_RecordChild4, // #3 = $dmask
/*26081*/         OPC_RecordChild5, // #4 = $unorm
/*26082*/         OPC_RecordChild6, // #5 = $r128
/*26083*/         OPC_RecordChild7, // #6 = $da
/*26084*/         OPC_MoveChild, 8,
/*26086*/         OPC_RecordNode, // #7 = $glc
/*26087*/         OPC_MoveParent,
/*26088*/         OPC_MoveChild, 9,
/*26090*/         OPC_RecordNode, // #8 = $slc
/*26091*/         OPC_MoveParent,
/*26092*/         OPC_MoveChild, 10,
/*26094*/         OPC_RecordNode, // #9 = $tfe
/*26095*/         OPC_MoveParent,
/*26096*/         OPC_MoveChild, 11,
/*26098*/         OPC_RecordNode, // #10 = $lwe
/*26099*/         OPC_MoveParent,
/*26100*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26102*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26105*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26108*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26111*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26114*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26117*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26120*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26123*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26126*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4203:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26144*/       /*Scope*/ 68, /*->26213*/
/*26145*/         OPC_CheckChild1Type, MVT::v16i32,
/*26147*/         OPC_RecordChild2, // #1 = $rsrc
/*26148*/         OPC_RecordChild3, // #2 = $sampler
/*26149*/         OPC_RecordChild4, // #3 = $dmask
/*26150*/         OPC_RecordChild5, // #4 = $unorm
/*26151*/         OPC_RecordChild6, // #5 = $r128
/*26152*/         OPC_RecordChild7, // #6 = $da
/*26153*/         OPC_MoveChild, 8,
/*26155*/         OPC_RecordNode, // #7 = $glc
/*26156*/         OPC_MoveParent,
/*26157*/         OPC_MoveChild, 9,
/*26159*/         OPC_RecordNode, // #8 = $slc
/*26160*/         OPC_MoveParent,
/*26161*/         OPC_MoveChild, 10,
/*26163*/         OPC_RecordNode, // #9 = $tfe
/*26164*/         OPC_MoveParent,
/*26165*/         OPC_MoveChild, 11,
/*26167*/         OPC_RecordNode, // #10 = $lwe
/*26168*/         OPC_MoveParent,
/*26169*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26171*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26174*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26177*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26180*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26183*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26186*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26189*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26192*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4203:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26213*/       0, /*End of Scope*/
/*26214*/     /*Scope*/ 95|128,2/*351*/, /*->26567*/
/*26216*/       OPC_CheckChild0Integer, 86|128,32/*4182*/, 
/*26219*/       OPC_RecordChild1, // #0 = $addr
/*26220*/       OPC_Scope, 68, /*->26290*/ // 5 children in Scope
/*26222*/         OPC_CheckChild1Type, MVT::i32,
/*26224*/         OPC_RecordChild2, // #1 = $rsrc
/*26225*/         OPC_RecordChild3, // #2 = $sampler
/*26226*/         OPC_RecordChild4, // #3 = $dmask
/*26227*/         OPC_RecordChild5, // #4 = $unorm
/*26228*/         OPC_RecordChild6, // #5 = $r128
/*26229*/         OPC_RecordChild7, // #6 = $da
/*26230*/         OPC_MoveChild, 8,
/*26232*/         OPC_RecordNode, // #7 = $glc
/*26233*/         OPC_MoveParent,
/*26234*/         OPC_MoveChild, 9,
/*26236*/         OPC_RecordNode, // #8 = $slc
/*26237*/         OPC_MoveParent,
/*26238*/         OPC_MoveChild, 10,
/*26240*/         OPC_RecordNode, // #9 = $tfe
/*26241*/         OPC_MoveParent,
/*26242*/         OPC_MoveChild, 11,
/*26244*/         OPC_RecordNode, // #10 = $lwe
/*26245*/         OPC_MoveParent,
/*26246*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26248*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26257*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26269*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4182:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26290*/       /*Scope*/ 68, /*->26359*/
/*26291*/         OPC_CheckChild1Type, MVT::v2i32,
/*26293*/         OPC_RecordChild2, // #1 = $rsrc
/*26294*/         OPC_RecordChild3, // #2 = $sampler
/*26295*/         OPC_RecordChild4, // #3 = $dmask
/*26296*/         OPC_RecordChild5, // #4 = $unorm
/*26297*/         OPC_RecordChild6, // #5 = $r128
/*26298*/         OPC_RecordChild7, // #6 = $da
/*26299*/         OPC_MoveChild, 8,
/*26301*/         OPC_RecordNode, // #7 = $glc
/*26302*/         OPC_MoveParent,
/*26303*/         OPC_MoveChild, 9,
/*26305*/         OPC_RecordNode, // #8 = $slc
/*26306*/         OPC_MoveParent,
/*26307*/         OPC_MoveChild, 10,
/*26309*/         OPC_RecordNode, // #9 = $tfe
/*26310*/         OPC_MoveParent,
/*26311*/         OPC_MoveChild, 11,
/*26313*/         OPC_RecordNode, // #10 = $lwe
/*26314*/         OPC_MoveParent,
/*26315*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26317*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26320*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26323*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26326*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26329*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26332*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26335*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26338*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4182:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26359*/       /*Scope*/ 68, /*->26428*/
/*26360*/         OPC_CheckChild1Type, MVT::v4i32,
/*26362*/         OPC_RecordChild2, // #1 = $rsrc
/*26363*/         OPC_RecordChild3, // #2 = $sampler
/*26364*/         OPC_RecordChild4, // #3 = $dmask
/*26365*/         OPC_RecordChild5, // #4 = $unorm
/*26366*/         OPC_RecordChild6, // #5 = $r128
/*26367*/         OPC_RecordChild7, // #6 = $da
/*26368*/         OPC_MoveChild, 8,
/*26370*/         OPC_RecordNode, // #7 = $glc
/*26371*/         OPC_MoveParent,
/*26372*/         OPC_MoveChild, 9,
/*26374*/         OPC_RecordNode, // #8 = $slc
/*26375*/         OPC_MoveParent,
/*26376*/         OPC_MoveChild, 10,
/*26378*/         OPC_RecordNode, // #9 = $tfe
/*26379*/         OPC_MoveParent,
/*26380*/         OPC_MoveChild, 11,
/*26382*/         OPC_RecordNode, // #10 = $lwe
/*26383*/         OPC_MoveParent,
/*26384*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26386*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26389*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26392*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26395*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26398*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26401*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26404*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26407*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4182:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26428*/       /*Scope*/ 68, /*->26497*/
/*26429*/         OPC_CheckChild1Type, MVT::v8i32,
/*26431*/         OPC_RecordChild2, // #1 = $rsrc
/*26432*/         OPC_RecordChild3, // #2 = $sampler
/*26433*/         OPC_RecordChild4, // #3 = $dmask
/*26434*/         OPC_RecordChild5, // #4 = $unorm
/*26435*/         OPC_RecordChild6, // #5 = $r128
/*26436*/         OPC_RecordChild7, // #6 = $da
/*26437*/         OPC_MoveChild, 8,
/*26439*/         OPC_RecordNode, // #7 = $glc
/*26440*/         OPC_MoveParent,
/*26441*/         OPC_MoveChild, 9,
/*26443*/         OPC_RecordNode, // #8 = $slc
/*26444*/         OPC_MoveParent,
/*26445*/         OPC_MoveChild, 10,
/*26447*/         OPC_RecordNode, // #9 = $tfe
/*26448*/         OPC_MoveParent,
/*26449*/         OPC_MoveChild, 11,
/*26451*/         OPC_RecordNode, // #10 = $lwe
/*26452*/         OPC_MoveParent,
/*26453*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26455*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26458*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26461*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26464*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26467*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26470*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26473*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26476*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26479*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4182:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26497*/       /*Scope*/ 68, /*->26566*/
/*26498*/         OPC_CheckChild1Type, MVT::v16i32,
/*26500*/         OPC_RecordChild2, // #1 = $rsrc
/*26501*/         OPC_RecordChild3, // #2 = $sampler
/*26502*/         OPC_RecordChild4, // #3 = $dmask
/*26503*/         OPC_RecordChild5, // #4 = $unorm
/*26504*/         OPC_RecordChild6, // #5 = $r128
/*26505*/         OPC_RecordChild7, // #6 = $da
/*26506*/         OPC_MoveChild, 8,
/*26508*/         OPC_RecordNode, // #7 = $glc
/*26509*/         OPC_MoveParent,
/*26510*/         OPC_MoveChild, 9,
/*26512*/         OPC_RecordNode, // #8 = $slc
/*26513*/         OPC_MoveParent,
/*26514*/         OPC_MoveChild, 10,
/*26516*/         OPC_RecordNode, // #9 = $tfe
/*26517*/         OPC_MoveParent,
/*26518*/         OPC_MoveChild, 11,
/*26520*/         OPC_RecordNode, // #10 = $lwe
/*26521*/         OPC_MoveParent,
/*26522*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26524*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26527*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26530*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26533*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26536*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26539*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26542*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26545*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4182:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26566*/       0, /*End of Scope*/
/*26567*/     /*Scope*/ 95|128,2/*351*/, /*->26920*/
/*26569*/       OPC_CheckChild0Integer, 95|128,32/*4191*/, 
/*26572*/       OPC_RecordChild1, // #0 = $addr
/*26573*/       OPC_Scope, 68, /*->26643*/ // 5 children in Scope
/*26575*/         OPC_CheckChild1Type, MVT::i32,
/*26577*/         OPC_RecordChild2, // #1 = $rsrc
/*26578*/         OPC_RecordChild3, // #2 = $sampler
/*26579*/         OPC_RecordChild4, // #3 = $dmask
/*26580*/         OPC_RecordChild5, // #4 = $unorm
/*26581*/         OPC_RecordChild6, // #5 = $r128
/*26582*/         OPC_RecordChild7, // #6 = $da
/*26583*/         OPC_MoveChild, 8,
/*26585*/         OPC_RecordNode, // #7 = $glc
/*26586*/         OPC_MoveParent,
/*26587*/         OPC_MoveChild, 9,
/*26589*/         OPC_RecordNode, // #8 = $slc
/*26590*/         OPC_MoveParent,
/*26591*/         OPC_MoveChild, 10,
/*26593*/         OPC_RecordNode, // #9 = $tfe
/*26594*/         OPC_MoveParent,
/*26595*/         OPC_MoveChild, 11,
/*26597*/         OPC_RecordNode, // #10 = $lwe
/*26598*/         OPC_MoveParent,
/*26599*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26601*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26604*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26607*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26610*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26613*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26616*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26619*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26622*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4191:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26643*/       /*Scope*/ 68, /*->26712*/
/*26644*/         OPC_CheckChild1Type, MVT::v2i32,
/*26646*/         OPC_RecordChild2, // #1 = $rsrc
/*26647*/         OPC_RecordChild3, // #2 = $sampler
/*26648*/         OPC_RecordChild4, // #3 = $dmask
/*26649*/         OPC_RecordChild5, // #4 = $unorm
/*26650*/         OPC_RecordChild6, // #5 = $r128
/*26651*/         OPC_RecordChild7, // #6 = $da
/*26652*/         OPC_MoveChild, 8,
/*26654*/         OPC_RecordNode, // #7 = $glc
/*26655*/         OPC_MoveParent,
/*26656*/         OPC_MoveChild, 9,
/*26658*/         OPC_RecordNode, // #8 = $slc
/*26659*/         OPC_MoveParent,
/*26660*/         OPC_MoveChild, 10,
/*26662*/         OPC_RecordNode, // #9 = $tfe
/*26663*/         OPC_MoveParent,
/*26664*/         OPC_MoveChild, 11,
/*26666*/         OPC_RecordNode, // #10 = $lwe
/*26667*/         OPC_MoveParent,
/*26668*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26670*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26673*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26676*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26679*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26682*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26685*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26688*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26691*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4191:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26712*/       /*Scope*/ 68, /*->26781*/
/*26713*/         OPC_CheckChild1Type, MVT::v4i32,
/*26715*/         OPC_RecordChild2, // #1 = $rsrc
/*26716*/         OPC_RecordChild3, // #2 = $sampler
/*26717*/         OPC_RecordChild4, // #3 = $dmask
/*26718*/         OPC_RecordChild5, // #4 = $unorm
/*26719*/         OPC_RecordChild6, // #5 = $r128
/*26720*/         OPC_RecordChild7, // #6 = $da
/*26721*/         OPC_MoveChild, 8,
/*26723*/         OPC_RecordNode, // #7 = $glc
/*26724*/         OPC_MoveParent,
/*26725*/         OPC_MoveChild, 9,
/*26727*/         OPC_RecordNode, // #8 = $slc
/*26728*/         OPC_MoveParent,
/*26729*/         OPC_MoveChild, 10,
/*26731*/         OPC_RecordNode, // #9 = $tfe
/*26732*/         OPC_MoveParent,
/*26733*/         OPC_MoveChild, 11,
/*26735*/         OPC_RecordNode, // #10 = $lwe
/*26736*/         OPC_MoveParent,
/*26737*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26739*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26742*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26745*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26748*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26751*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26754*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26757*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26760*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26763*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4191:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26781*/       /*Scope*/ 68, /*->26850*/
/*26782*/         OPC_CheckChild1Type, MVT::v8i32,
/*26784*/         OPC_RecordChild2, // #1 = $rsrc
/*26785*/         OPC_RecordChild3, // #2 = $sampler
/*26786*/         OPC_RecordChild4, // #3 = $dmask
/*26787*/         OPC_RecordChild5, // #4 = $unorm
/*26788*/         OPC_RecordChild6, // #5 = $r128
/*26789*/         OPC_RecordChild7, // #6 = $da
/*26790*/         OPC_MoveChild, 8,
/*26792*/         OPC_RecordNode, // #7 = $glc
/*26793*/         OPC_MoveParent,
/*26794*/         OPC_MoveChild, 9,
/*26796*/         OPC_RecordNode, // #8 = $slc
/*26797*/         OPC_MoveParent,
/*26798*/         OPC_MoveChild, 10,
/*26800*/         OPC_RecordNode, // #9 = $tfe
/*26801*/         OPC_MoveParent,
/*26802*/         OPC_MoveChild, 11,
/*26804*/         OPC_RecordNode, // #10 = $lwe
/*26805*/         OPC_MoveParent,
/*26806*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26808*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26811*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26814*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26817*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26820*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26823*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26826*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26829*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26832*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4191:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26850*/       /*Scope*/ 68, /*->26919*/
/*26851*/         OPC_CheckChild1Type, MVT::v16i32,
/*26853*/         OPC_RecordChild2, // #1 = $rsrc
/*26854*/         OPC_RecordChild3, // #2 = $sampler
/*26855*/         OPC_RecordChild4, // #3 = $dmask
/*26856*/         OPC_RecordChild5, // #4 = $unorm
/*26857*/         OPC_RecordChild6, // #5 = $r128
/*26858*/         OPC_RecordChild7, // #6 = $da
/*26859*/         OPC_MoveChild, 8,
/*26861*/         OPC_RecordNode, // #7 = $glc
/*26862*/         OPC_MoveParent,
/*26863*/         OPC_MoveChild, 9,
/*26865*/         OPC_RecordNode, // #8 = $slc
/*26866*/         OPC_MoveParent,
/*26867*/         OPC_MoveChild, 10,
/*26869*/         OPC_RecordNode, // #9 = $tfe
/*26870*/         OPC_MoveParent,
/*26871*/         OPC_MoveChild, 11,
/*26873*/         OPC_RecordNode, // #10 = $lwe
/*26874*/         OPC_MoveParent,
/*26875*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26877*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26880*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26883*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26886*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26889*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26892*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26895*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26898*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26901*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4191:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26919*/       0, /*End of Scope*/
/*26920*/     /*Scope*/ 95|128,2/*351*/, /*->27273*/
/*26922*/       OPC_CheckChild0Integer, 97|128,32/*4193*/, 
/*26925*/       OPC_RecordChild1, // #0 = $addr
/*26926*/       OPC_Scope, 68, /*->26996*/ // 5 children in Scope
/*26928*/         OPC_CheckChild1Type, MVT::i32,
/*26930*/         OPC_RecordChild2, // #1 = $rsrc
/*26931*/         OPC_RecordChild3, // #2 = $sampler
/*26932*/         OPC_RecordChild4, // #3 = $dmask
/*26933*/         OPC_RecordChild5, // #4 = $unorm
/*26934*/         OPC_RecordChild6, // #5 = $r128
/*26935*/         OPC_RecordChild7, // #6 = $da
/*26936*/         OPC_MoveChild, 8,
/*26938*/         OPC_RecordNode, // #7 = $glc
/*26939*/         OPC_MoveParent,
/*26940*/         OPC_MoveChild, 9,
/*26942*/         OPC_RecordNode, // #8 = $slc
/*26943*/         OPC_MoveParent,
/*26944*/         OPC_MoveChild, 10,
/*26946*/         OPC_RecordNode, // #9 = $tfe
/*26947*/         OPC_MoveParent,
/*26948*/         OPC_MoveChild, 11,
/*26950*/         OPC_RecordNode, // #10 = $lwe
/*26951*/         OPC_MoveParent,
/*26952*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26954*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26975*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26978*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4193:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26996*/       /*Scope*/ 68, /*->27065*/
/*26997*/         OPC_CheckChild1Type, MVT::v2i32,
/*26999*/         OPC_RecordChild2, // #1 = $rsrc
/*27000*/         OPC_RecordChild3, // #2 = $sampler
/*27001*/         OPC_RecordChild4, // #3 = $dmask
/*27002*/         OPC_RecordChild5, // #4 = $unorm
/*27003*/         OPC_RecordChild6, // #5 = $r128
/*27004*/         OPC_RecordChild7, // #6 = $da
/*27005*/         OPC_MoveChild, 8,
/*27007*/         OPC_RecordNode, // #7 = $glc
/*27008*/         OPC_MoveParent,
/*27009*/         OPC_MoveChild, 9,
/*27011*/         OPC_RecordNode, // #8 = $slc
/*27012*/         OPC_MoveParent,
/*27013*/         OPC_MoveChild, 10,
/*27015*/         OPC_RecordNode, // #9 = $tfe
/*27016*/         OPC_MoveParent,
/*27017*/         OPC_MoveChild, 11,
/*27019*/         OPC_RecordNode, // #10 = $lwe
/*27020*/         OPC_MoveParent,
/*27021*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27023*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27026*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27029*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27032*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27035*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27038*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27041*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27044*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27047*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4193:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27065*/       /*Scope*/ 68, /*->27134*/
/*27066*/         OPC_CheckChild1Type, MVT::v4i32,
/*27068*/         OPC_RecordChild2, // #1 = $rsrc
/*27069*/         OPC_RecordChild3, // #2 = $sampler
/*27070*/         OPC_RecordChild4, // #3 = $dmask
/*27071*/         OPC_RecordChild5, // #4 = $unorm
/*27072*/         OPC_RecordChild6, // #5 = $r128
/*27073*/         OPC_RecordChild7, // #6 = $da
/*27074*/         OPC_MoveChild, 8,
/*27076*/         OPC_RecordNode, // #7 = $glc
/*27077*/         OPC_MoveParent,
/*27078*/         OPC_MoveChild, 9,
/*27080*/         OPC_RecordNode, // #8 = $slc
/*27081*/         OPC_MoveParent,
/*27082*/         OPC_MoveChild, 10,
/*27084*/         OPC_RecordNode, // #9 = $tfe
/*27085*/         OPC_MoveParent,
/*27086*/         OPC_MoveChild, 11,
/*27088*/         OPC_RecordNode, // #10 = $lwe
/*27089*/         OPC_MoveParent,
/*27090*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27092*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27095*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27098*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27101*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27104*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27107*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27110*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27113*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27116*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4193:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27134*/       /*Scope*/ 68, /*->27203*/
/*27135*/         OPC_CheckChild1Type, MVT::v8i32,
/*27137*/         OPC_RecordChild2, // #1 = $rsrc
/*27138*/         OPC_RecordChild3, // #2 = $sampler
/*27139*/         OPC_RecordChild4, // #3 = $dmask
/*27140*/         OPC_RecordChild5, // #4 = $unorm
/*27141*/         OPC_RecordChild6, // #5 = $r128
/*27142*/         OPC_RecordChild7, // #6 = $da
/*27143*/         OPC_MoveChild, 8,
/*27145*/         OPC_RecordNode, // #7 = $glc
/*27146*/         OPC_MoveParent,
/*27147*/         OPC_MoveChild, 9,
/*27149*/         OPC_RecordNode, // #8 = $slc
/*27150*/         OPC_MoveParent,
/*27151*/         OPC_MoveChild, 10,
/*27153*/         OPC_RecordNode, // #9 = $tfe
/*27154*/         OPC_MoveParent,
/*27155*/         OPC_MoveChild, 11,
/*27157*/         OPC_RecordNode, // #10 = $lwe
/*27158*/         OPC_MoveParent,
/*27159*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27161*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27164*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27167*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27170*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27173*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27176*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27179*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27182*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27185*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4193:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27203*/       /*Scope*/ 68, /*->27272*/
/*27204*/         OPC_CheckChild1Type, MVT::v16i32,
/*27206*/         OPC_RecordChild2, // #1 = $rsrc
/*27207*/         OPC_RecordChild3, // #2 = $sampler
/*27208*/         OPC_RecordChild4, // #3 = $dmask
/*27209*/         OPC_RecordChild5, // #4 = $unorm
/*27210*/         OPC_RecordChild6, // #5 = $r128
/*27211*/         OPC_RecordChild7, // #6 = $da
/*27212*/         OPC_MoveChild, 8,
/*27214*/         OPC_RecordNode, // #7 = $glc
/*27215*/         OPC_MoveParent,
/*27216*/         OPC_MoveChild, 9,
/*27218*/         OPC_RecordNode, // #8 = $slc
/*27219*/         OPC_MoveParent,
/*27220*/         OPC_MoveChild, 10,
/*27222*/         OPC_RecordNode, // #9 = $tfe
/*27223*/         OPC_MoveParent,
/*27224*/         OPC_MoveChild, 11,
/*27226*/         OPC_RecordNode, // #10 = $lwe
/*27227*/         OPC_MoveParent,
/*27228*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27230*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27239*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27248*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27251*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27254*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4193:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27272*/       0, /*End of Scope*/
/*27273*/     /*Scope*/ 95|128,2/*351*/, /*->27626*/
/*27275*/       OPC_CheckChild0Integer, 98|128,32/*4194*/, 
/*27278*/       OPC_RecordChild1, // #0 = $addr
/*27279*/       OPC_Scope, 68, /*->27349*/ // 5 children in Scope
/*27281*/         OPC_CheckChild1Type, MVT::i32,
/*27283*/         OPC_RecordChild2, // #1 = $rsrc
/*27284*/         OPC_RecordChild3, // #2 = $sampler
/*27285*/         OPC_RecordChild4, // #3 = $dmask
/*27286*/         OPC_RecordChild5, // #4 = $unorm
/*27287*/         OPC_RecordChild6, // #5 = $r128
/*27288*/         OPC_RecordChild7, // #6 = $da
/*27289*/         OPC_MoveChild, 8,
/*27291*/         OPC_RecordNode, // #7 = $glc
/*27292*/         OPC_MoveParent,
/*27293*/         OPC_MoveChild, 9,
/*27295*/         OPC_RecordNode, // #8 = $slc
/*27296*/         OPC_MoveParent,
/*27297*/         OPC_MoveChild, 10,
/*27299*/         OPC_RecordNode, // #9 = $tfe
/*27300*/         OPC_MoveParent,
/*27301*/         OPC_MoveChild, 11,
/*27303*/         OPC_RecordNode, // #10 = $lwe
/*27304*/         OPC_MoveParent,
/*27305*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27307*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27310*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27313*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27316*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27319*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27322*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27325*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27328*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27331*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4194:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27349*/       /*Scope*/ 68, /*->27418*/
/*27350*/         OPC_CheckChild1Type, MVT::v2i32,
/*27352*/         OPC_RecordChild2, // #1 = $rsrc
/*27353*/         OPC_RecordChild3, // #2 = $sampler
/*27354*/         OPC_RecordChild4, // #3 = $dmask
/*27355*/         OPC_RecordChild5, // #4 = $unorm
/*27356*/         OPC_RecordChild6, // #5 = $r128
/*27357*/         OPC_RecordChild7, // #6 = $da
/*27358*/         OPC_MoveChild, 8,
/*27360*/         OPC_RecordNode, // #7 = $glc
/*27361*/         OPC_MoveParent,
/*27362*/         OPC_MoveChild, 9,
/*27364*/         OPC_RecordNode, // #8 = $slc
/*27365*/         OPC_MoveParent,
/*27366*/         OPC_MoveChild, 10,
/*27368*/         OPC_RecordNode, // #9 = $tfe
/*27369*/         OPC_MoveParent,
/*27370*/         OPC_MoveChild, 11,
/*27372*/         OPC_RecordNode, // #10 = $lwe
/*27373*/         OPC_MoveParent,
/*27374*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27376*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27379*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27382*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27385*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27388*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27391*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27394*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27397*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27400*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4194:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27418*/       /*Scope*/ 68, /*->27487*/
/*27419*/         OPC_CheckChild1Type, MVT::v4i32,
/*27421*/         OPC_RecordChild2, // #1 = $rsrc
/*27422*/         OPC_RecordChild3, // #2 = $sampler
/*27423*/         OPC_RecordChild4, // #3 = $dmask
/*27424*/         OPC_RecordChild5, // #4 = $unorm
/*27425*/         OPC_RecordChild6, // #5 = $r128
/*27426*/         OPC_RecordChild7, // #6 = $da
/*27427*/         OPC_MoveChild, 8,
/*27429*/         OPC_RecordNode, // #7 = $glc
/*27430*/         OPC_MoveParent,
/*27431*/         OPC_MoveChild, 9,
/*27433*/         OPC_RecordNode, // #8 = $slc
/*27434*/         OPC_MoveParent,
/*27435*/         OPC_MoveChild, 10,
/*27437*/         OPC_RecordNode, // #9 = $tfe
/*27438*/         OPC_MoveParent,
/*27439*/         OPC_MoveChild, 11,
/*27441*/         OPC_RecordNode, // #10 = $lwe
/*27442*/         OPC_MoveParent,
/*27443*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27445*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27448*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27451*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27454*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27457*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27460*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27463*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27466*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27469*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4194:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27487*/       /*Scope*/ 68, /*->27556*/
/*27488*/         OPC_CheckChild1Type, MVT::v8i32,
/*27490*/         OPC_RecordChild2, // #1 = $rsrc
/*27491*/         OPC_RecordChild3, // #2 = $sampler
/*27492*/         OPC_RecordChild4, // #3 = $dmask
/*27493*/         OPC_RecordChild5, // #4 = $unorm
/*27494*/         OPC_RecordChild6, // #5 = $r128
/*27495*/         OPC_RecordChild7, // #6 = $da
/*27496*/         OPC_MoveChild, 8,
/*27498*/         OPC_RecordNode, // #7 = $glc
/*27499*/         OPC_MoveParent,
/*27500*/         OPC_MoveChild, 9,
/*27502*/         OPC_RecordNode, // #8 = $slc
/*27503*/         OPC_MoveParent,
/*27504*/         OPC_MoveChild, 10,
/*27506*/         OPC_RecordNode, // #9 = $tfe
/*27507*/         OPC_MoveParent,
/*27508*/         OPC_MoveChild, 11,
/*27510*/         OPC_RecordNode, // #10 = $lwe
/*27511*/         OPC_MoveParent,
/*27512*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27514*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27517*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27520*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27523*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27526*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27529*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27532*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27535*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27538*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4194:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27556*/       /*Scope*/ 68, /*->27625*/
/*27557*/         OPC_CheckChild1Type, MVT::v16i32,
/*27559*/         OPC_RecordChild2, // #1 = $rsrc
/*27560*/         OPC_RecordChild3, // #2 = $sampler
/*27561*/         OPC_RecordChild4, // #3 = $dmask
/*27562*/         OPC_RecordChild5, // #4 = $unorm
/*27563*/         OPC_RecordChild6, // #5 = $r128
/*27564*/         OPC_RecordChild7, // #6 = $da
/*27565*/         OPC_MoveChild, 8,
/*27567*/         OPC_RecordNode, // #7 = $glc
/*27568*/         OPC_MoveParent,
/*27569*/         OPC_MoveChild, 9,
/*27571*/         OPC_RecordNode, // #8 = $slc
/*27572*/         OPC_MoveParent,
/*27573*/         OPC_MoveChild, 10,
/*27575*/         OPC_RecordNode, // #9 = $tfe
/*27576*/         OPC_MoveParent,
/*27577*/         OPC_MoveChild, 11,
/*27579*/         OPC_RecordNode, // #10 = $lwe
/*27580*/         OPC_MoveParent,
/*27581*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27583*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27586*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27589*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27592*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27595*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27598*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27601*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27604*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27607*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4194:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27625*/       0, /*End of Scope*/
/*27626*/     /*Scope*/ 95|128,2/*351*/, /*->27979*/
/*27628*/       OPC_CheckChild0Integer, 101|128,32/*4197*/, 
/*27631*/       OPC_RecordChild1, // #0 = $addr
/*27632*/       OPC_Scope, 68, /*->27702*/ // 5 children in Scope
/*27634*/         OPC_CheckChild1Type, MVT::i32,
/*27636*/         OPC_RecordChild2, // #1 = $rsrc
/*27637*/         OPC_RecordChild3, // #2 = $sampler
/*27638*/         OPC_RecordChild4, // #3 = $dmask
/*27639*/         OPC_RecordChild5, // #4 = $unorm
/*27640*/         OPC_RecordChild6, // #5 = $r128
/*27641*/         OPC_RecordChild7, // #6 = $da
/*27642*/         OPC_MoveChild, 8,
/*27644*/         OPC_RecordNode, // #7 = $glc
/*27645*/         OPC_MoveParent,
/*27646*/         OPC_MoveChild, 9,
/*27648*/         OPC_RecordNode, // #8 = $slc
/*27649*/         OPC_MoveParent,
/*27650*/         OPC_MoveChild, 10,
/*27652*/         OPC_RecordNode, // #9 = $tfe
/*27653*/         OPC_MoveParent,
/*27654*/         OPC_MoveChild, 11,
/*27656*/         OPC_RecordNode, // #10 = $lwe
/*27657*/         OPC_MoveParent,
/*27658*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27660*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27663*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27666*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27669*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27672*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27675*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27678*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27681*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4197:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27702*/       /*Scope*/ 68, /*->27771*/
/*27703*/         OPC_CheckChild1Type, MVT::v2i32,
/*27705*/         OPC_RecordChild2, // #1 = $rsrc
/*27706*/         OPC_RecordChild3, // #2 = $sampler
/*27707*/         OPC_RecordChild4, // #3 = $dmask
/*27708*/         OPC_RecordChild5, // #4 = $unorm
/*27709*/         OPC_RecordChild6, // #5 = $r128
/*27710*/         OPC_RecordChild7, // #6 = $da
/*27711*/         OPC_MoveChild, 8,
/*27713*/         OPC_RecordNode, // #7 = $glc
/*27714*/         OPC_MoveParent,
/*27715*/         OPC_MoveChild, 9,
/*27717*/         OPC_RecordNode, // #8 = $slc
/*27718*/         OPC_MoveParent,
/*27719*/         OPC_MoveChild, 10,
/*27721*/         OPC_RecordNode, // #9 = $tfe
/*27722*/         OPC_MoveParent,
/*27723*/         OPC_MoveChild, 11,
/*27725*/         OPC_RecordNode, // #10 = $lwe
/*27726*/         OPC_MoveParent,
/*27727*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27729*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27732*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27735*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27738*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27741*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27744*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27747*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27750*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4197:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27771*/       /*Scope*/ 68, /*->27840*/
/*27772*/         OPC_CheckChild1Type, MVT::v4i32,
/*27774*/         OPC_RecordChild2, // #1 = $rsrc
/*27775*/         OPC_RecordChild3, // #2 = $sampler
/*27776*/         OPC_RecordChild4, // #3 = $dmask
/*27777*/         OPC_RecordChild5, // #4 = $unorm
/*27778*/         OPC_RecordChild6, // #5 = $r128
/*27779*/         OPC_RecordChild7, // #6 = $da
/*27780*/         OPC_MoveChild, 8,
/*27782*/         OPC_RecordNode, // #7 = $glc
/*27783*/         OPC_MoveParent,
/*27784*/         OPC_MoveChild, 9,
/*27786*/         OPC_RecordNode, // #8 = $slc
/*27787*/         OPC_MoveParent,
/*27788*/         OPC_MoveChild, 10,
/*27790*/         OPC_RecordNode, // #9 = $tfe
/*27791*/         OPC_MoveParent,
/*27792*/         OPC_MoveChild, 11,
/*27794*/         OPC_RecordNode, // #10 = $lwe
/*27795*/         OPC_MoveParent,
/*27796*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27798*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27807*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27819*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4197:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27840*/       /*Scope*/ 68, /*->27909*/
/*27841*/         OPC_CheckChild1Type, MVT::v8i32,
/*27843*/         OPC_RecordChild2, // #1 = $rsrc
/*27844*/         OPC_RecordChild3, // #2 = $sampler
/*27845*/         OPC_RecordChild4, // #3 = $dmask
/*27846*/         OPC_RecordChild5, // #4 = $unorm
/*27847*/         OPC_RecordChild6, // #5 = $r128
/*27848*/         OPC_RecordChild7, // #6 = $da
/*27849*/         OPC_MoveChild, 8,
/*27851*/         OPC_RecordNode, // #7 = $glc
/*27852*/         OPC_MoveParent,
/*27853*/         OPC_MoveChild, 9,
/*27855*/         OPC_RecordNode, // #8 = $slc
/*27856*/         OPC_MoveParent,
/*27857*/         OPC_MoveChild, 10,
/*27859*/         OPC_RecordNode, // #9 = $tfe
/*27860*/         OPC_MoveParent,
/*27861*/         OPC_MoveChild, 11,
/*27863*/         OPC_RecordNode, // #10 = $lwe
/*27864*/         OPC_MoveParent,
/*27865*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27867*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27870*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27873*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27876*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27879*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27882*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27885*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27888*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4197:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27909*/       /*Scope*/ 68, /*->27978*/
/*27910*/         OPC_CheckChild1Type, MVT::v16i32,
/*27912*/         OPC_RecordChild2, // #1 = $rsrc
/*27913*/         OPC_RecordChild3, // #2 = $sampler
/*27914*/         OPC_RecordChild4, // #3 = $dmask
/*27915*/         OPC_RecordChild5, // #4 = $unorm
/*27916*/         OPC_RecordChild6, // #5 = $r128
/*27917*/         OPC_RecordChild7, // #6 = $da
/*27918*/         OPC_MoveChild, 8,
/*27920*/         OPC_RecordNode, // #7 = $glc
/*27921*/         OPC_MoveParent,
/*27922*/         OPC_MoveChild, 9,
/*27924*/         OPC_RecordNode, // #8 = $slc
/*27925*/         OPC_MoveParent,
/*27926*/         OPC_MoveChild, 10,
/*27928*/         OPC_RecordNode, // #9 = $tfe
/*27929*/         OPC_MoveParent,
/*27930*/         OPC_MoveChild, 11,
/*27932*/         OPC_RecordNode, // #10 = $lwe
/*27933*/         OPC_MoveParent,
/*27934*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27936*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27939*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27942*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27945*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27948*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27951*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27954*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27957*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4197:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27978*/       0, /*End of Scope*/
/*27979*/     /*Scope*/ 95|128,2/*351*/, /*->28332*/
/*27981*/       OPC_CheckChild0Integer, 87|128,32/*4183*/, 
/*27984*/       OPC_RecordChild1, // #0 = $addr
/*27985*/       OPC_Scope, 68, /*->28055*/ // 5 children in Scope
/*27987*/         OPC_CheckChild1Type, MVT::i32,
/*27989*/         OPC_RecordChild2, // #1 = $rsrc
/*27990*/         OPC_RecordChild3, // #2 = $sampler
/*27991*/         OPC_RecordChild4, // #3 = $dmask
/*27992*/         OPC_RecordChild5, // #4 = $unorm
/*27993*/         OPC_RecordChild6, // #5 = $r128
/*27994*/         OPC_RecordChild7, // #6 = $da
/*27995*/         OPC_MoveChild, 8,
/*27997*/         OPC_RecordNode, // #7 = $glc
/*27998*/         OPC_MoveParent,
/*27999*/         OPC_MoveChild, 9,
/*28001*/         OPC_RecordNode, // #8 = $slc
/*28002*/         OPC_MoveParent,
/*28003*/         OPC_MoveChild, 10,
/*28005*/         OPC_RecordNode, // #9 = $tfe
/*28006*/         OPC_MoveParent,
/*28007*/         OPC_MoveChild, 11,
/*28009*/         OPC_RecordNode, // #10 = $lwe
/*28010*/         OPC_MoveParent,
/*28011*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28013*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28016*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28019*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28025*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28028*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28031*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28037*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4183:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28055*/       /*Scope*/ 68, /*->28124*/
/*28056*/         OPC_CheckChild1Type, MVT::v2i32,
/*28058*/         OPC_RecordChild2, // #1 = $rsrc
/*28059*/         OPC_RecordChild3, // #2 = $sampler
/*28060*/         OPC_RecordChild4, // #3 = $dmask
/*28061*/         OPC_RecordChild5, // #4 = $unorm
/*28062*/         OPC_RecordChild6, // #5 = $r128
/*28063*/         OPC_RecordChild7, // #6 = $da
/*28064*/         OPC_MoveChild, 8,
/*28066*/         OPC_RecordNode, // #7 = $glc
/*28067*/         OPC_MoveParent,
/*28068*/         OPC_MoveChild, 9,
/*28070*/         OPC_RecordNode, // #8 = $slc
/*28071*/         OPC_MoveParent,
/*28072*/         OPC_MoveChild, 10,
/*28074*/         OPC_RecordNode, // #9 = $tfe
/*28075*/         OPC_MoveParent,
/*28076*/         OPC_MoveChild, 11,
/*28078*/         OPC_RecordNode, // #10 = $lwe
/*28079*/         OPC_MoveParent,
/*28080*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28082*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28085*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28088*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28094*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28097*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28100*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28106*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4183:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28124*/       /*Scope*/ 68, /*->28193*/
/*28125*/         OPC_CheckChild1Type, MVT::v4i32,
/*28127*/         OPC_RecordChild2, // #1 = $rsrc
/*28128*/         OPC_RecordChild3, // #2 = $sampler
/*28129*/         OPC_RecordChild4, // #3 = $dmask
/*28130*/         OPC_RecordChild5, // #4 = $unorm
/*28131*/         OPC_RecordChild6, // #5 = $r128
/*28132*/         OPC_RecordChild7, // #6 = $da
/*28133*/         OPC_MoveChild, 8,
/*28135*/         OPC_RecordNode, // #7 = $glc
/*28136*/         OPC_MoveParent,
/*28137*/         OPC_MoveChild, 9,
/*28139*/         OPC_RecordNode, // #8 = $slc
/*28140*/         OPC_MoveParent,
/*28141*/         OPC_MoveChild, 10,
/*28143*/         OPC_RecordNode, // #9 = $tfe
/*28144*/         OPC_MoveParent,
/*28145*/         OPC_MoveChild, 11,
/*28147*/         OPC_RecordNode, // #10 = $lwe
/*28148*/         OPC_MoveParent,
/*28149*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28151*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28154*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28157*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28160*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28163*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28166*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28169*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28172*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4183:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28193*/       /*Scope*/ 68, /*->28262*/
/*28194*/         OPC_CheckChild1Type, MVT::v8i32,
/*28196*/         OPC_RecordChild2, // #1 = $rsrc
/*28197*/         OPC_RecordChild3, // #2 = $sampler
/*28198*/         OPC_RecordChild4, // #3 = $dmask
/*28199*/         OPC_RecordChild5, // #4 = $unorm
/*28200*/         OPC_RecordChild6, // #5 = $r128
/*28201*/         OPC_RecordChild7, // #6 = $da
/*28202*/         OPC_MoveChild, 8,
/*28204*/         OPC_RecordNode, // #7 = $glc
/*28205*/         OPC_MoveParent,
/*28206*/         OPC_MoveChild, 9,
/*28208*/         OPC_RecordNode, // #8 = $slc
/*28209*/         OPC_MoveParent,
/*28210*/         OPC_MoveChild, 10,
/*28212*/         OPC_RecordNode, // #9 = $tfe
/*28213*/         OPC_MoveParent,
/*28214*/         OPC_MoveChild, 11,
/*28216*/         OPC_RecordNode, // #10 = $lwe
/*28217*/         OPC_MoveParent,
/*28218*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28220*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28223*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28226*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28229*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28232*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28235*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28238*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28241*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28244*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4183:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28262*/       /*Scope*/ 68, /*->28331*/
/*28263*/         OPC_CheckChild1Type, MVT::v16i32,
/*28265*/         OPC_RecordChild2, // #1 = $rsrc
/*28266*/         OPC_RecordChild3, // #2 = $sampler
/*28267*/         OPC_RecordChild4, // #3 = $dmask
/*28268*/         OPC_RecordChild5, // #4 = $unorm
/*28269*/         OPC_RecordChild6, // #5 = $r128
/*28270*/         OPC_RecordChild7, // #6 = $da
/*28271*/         OPC_MoveChild, 8,
/*28273*/         OPC_RecordNode, // #7 = $glc
/*28274*/         OPC_MoveParent,
/*28275*/         OPC_MoveChild, 9,
/*28277*/         OPC_RecordNode, // #8 = $slc
/*28278*/         OPC_MoveParent,
/*28279*/         OPC_MoveChild, 10,
/*28281*/         OPC_RecordNode, // #9 = $tfe
/*28282*/         OPC_MoveParent,
/*28283*/         OPC_MoveChild, 11,
/*28285*/         OPC_RecordNode, // #10 = $lwe
/*28286*/         OPC_MoveParent,
/*28287*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28289*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28292*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28295*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28298*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28301*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28304*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28307*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28310*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28313*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4183:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28331*/       0, /*End of Scope*/
/*28332*/     /*Scope*/ 95|128,2/*351*/, /*->28685*/
/*28334*/       OPC_CheckChild0Integer, 88|128,32/*4184*/, 
/*28337*/       OPC_RecordChild1, // #0 = $addr
/*28338*/       OPC_Scope, 68, /*->28408*/ // 5 children in Scope
/*28340*/         OPC_CheckChild1Type, MVT::i32,
/*28342*/         OPC_RecordChild2, // #1 = $rsrc
/*28343*/         OPC_RecordChild3, // #2 = $sampler
/*28344*/         OPC_RecordChild4, // #3 = $dmask
/*28345*/         OPC_RecordChild5, // #4 = $unorm
/*28346*/         OPC_RecordChild6, // #5 = $r128
/*28347*/         OPC_RecordChild7, // #6 = $da
/*28348*/         OPC_MoveChild, 8,
/*28350*/         OPC_RecordNode, // #7 = $glc
/*28351*/         OPC_MoveParent,
/*28352*/         OPC_MoveChild, 9,
/*28354*/         OPC_RecordNode, // #8 = $slc
/*28355*/         OPC_MoveParent,
/*28356*/         OPC_MoveChild, 10,
/*28358*/         OPC_RecordNode, // #9 = $tfe
/*28359*/         OPC_MoveParent,
/*28360*/         OPC_MoveChild, 11,
/*28362*/         OPC_RecordNode, // #10 = $lwe
/*28363*/         OPC_MoveParent,
/*28364*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28366*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28375*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4184:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28408*/       /*Scope*/ 68, /*->28477*/
/*28409*/         OPC_CheckChild1Type, MVT::v2i32,
/*28411*/         OPC_RecordChild2, // #1 = $rsrc
/*28412*/         OPC_RecordChild3, // #2 = $sampler
/*28413*/         OPC_RecordChild4, // #3 = $dmask
/*28414*/         OPC_RecordChild5, // #4 = $unorm
/*28415*/         OPC_RecordChild6, // #5 = $r128
/*28416*/         OPC_RecordChild7, // #6 = $da
/*28417*/         OPC_MoveChild, 8,
/*28419*/         OPC_RecordNode, // #7 = $glc
/*28420*/         OPC_MoveParent,
/*28421*/         OPC_MoveChild, 9,
/*28423*/         OPC_RecordNode, // #8 = $slc
/*28424*/         OPC_MoveParent,
/*28425*/         OPC_MoveChild, 10,
/*28427*/         OPC_RecordNode, // #9 = $tfe
/*28428*/         OPC_MoveParent,
/*28429*/         OPC_MoveChild, 11,
/*28431*/         OPC_RecordNode, // #10 = $lwe
/*28432*/         OPC_MoveParent,
/*28433*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28435*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28438*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28441*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28444*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28447*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28450*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28453*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28456*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4184:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28477*/       /*Scope*/ 68, /*->28546*/
/*28478*/         OPC_CheckChild1Type, MVT::v4i32,
/*28480*/         OPC_RecordChild2, // #1 = $rsrc
/*28481*/         OPC_RecordChild3, // #2 = $sampler
/*28482*/         OPC_RecordChild4, // #3 = $dmask
/*28483*/         OPC_RecordChild5, // #4 = $unorm
/*28484*/         OPC_RecordChild6, // #5 = $r128
/*28485*/         OPC_RecordChild7, // #6 = $da
/*28486*/         OPC_MoveChild, 8,
/*28488*/         OPC_RecordNode, // #7 = $glc
/*28489*/         OPC_MoveParent,
/*28490*/         OPC_MoveChild, 9,
/*28492*/         OPC_RecordNode, // #8 = $slc
/*28493*/         OPC_MoveParent,
/*28494*/         OPC_MoveChild, 10,
/*28496*/         OPC_RecordNode, // #9 = $tfe
/*28497*/         OPC_MoveParent,
/*28498*/         OPC_MoveChild, 11,
/*28500*/         OPC_RecordNode, // #10 = $lwe
/*28501*/         OPC_MoveParent,
/*28502*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28504*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28507*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28510*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28513*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28516*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28519*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28522*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28525*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28528*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4184:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28546*/       /*Scope*/ 68, /*->28615*/
/*28547*/         OPC_CheckChild1Type, MVT::v8i32,
/*28549*/         OPC_RecordChild2, // #1 = $rsrc
/*28550*/         OPC_RecordChild3, // #2 = $sampler
/*28551*/         OPC_RecordChild4, // #3 = $dmask
/*28552*/         OPC_RecordChild5, // #4 = $unorm
/*28553*/         OPC_RecordChild6, // #5 = $r128
/*28554*/         OPC_RecordChild7, // #6 = $da
/*28555*/         OPC_MoveChild, 8,
/*28557*/         OPC_RecordNode, // #7 = $glc
/*28558*/         OPC_MoveParent,
/*28559*/         OPC_MoveChild, 9,
/*28561*/         OPC_RecordNode, // #8 = $slc
/*28562*/         OPC_MoveParent,
/*28563*/         OPC_MoveChild, 10,
/*28565*/         OPC_RecordNode, // #9 = $tfe
/*28566*/         OPC_MoveParent,
/*28567*/         OPC_MoveChild, 11,
/*28569*/         OPC_RecordNode, // #10 = $lwe
/*28570*/         OPC_MoveParent,
/*28571*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28573*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28576*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28579*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28582*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28585*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28588*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28591*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28594*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28597*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4184:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28615*/       /*Scope*/ 68, /*->28684*/
/*28616*/         OPC_CheckChild1Type, MVT::v16i32,
/*28618*/         OPC_RecordChild2, // #1 = $rsrc
/*28619*/         OPC_RecordChild3, // #2 = $sampler
/*28620*/         OPC_RecordChild4, // #3 = $dmask
/*28621*/         OPC_RecordChild5, // #4 = $unorm
/*28622*/         OPC_RecordChild6, // #5 = $r128
/*28623*/         OPC_RecordChild7, // #6 = $da
/*28624*/         OPC_MoveChild, 8,
/*28626*/         OPC_RecordNode, // #7 = $glc
/*28627*/         OPC_MoveParent,
/*28628*/         OPC_MoveChild, 9,
/*28630*/         OPC_RecordNode, // #8 = $slc
/*28631*/         OPC_MoveParent,
/*28632*/         OPC_MoveChild, 10,
/*28634*/         OPC_RecordNode, // #9 = $tfe
/*28635*/         OPC_MoveParent,
/*28636*/         OPC_MoveChild, 11,
/*28638*/         OPC_RecordNode, // #10 = $lwe
/*28639*/         OPC_MoveParent,
/*28640*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28642*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28645*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28648*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28651*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28654*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28657*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28660*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28663*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4184:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28684*/       0, /*End of Scope*/
/*28685*/     /*Scope*/ 95|128,2/*351*/, /*->29038*/
/*28687*/       OPC_CheckChild0Integer, 103|128,32/*4199*/, 
/*28690*/       OPC_RecordChild1, // #0 = $addr
/*28691*/       OPC_Scope, 68, /*->28761*/ // 5 children in Scope
/*28693*/         OPC_CheckChild1Type, MVT::i32,
/*28695*/         OPC_RecordChild2, // #1 = $rsrc
/*28696*/         OPC_RecordChild3, // #2 = $sampler
/*28697*/         OPC_RecordChild4, // #3 = $dmask
/*28698*/         OPC_RecordChild5, // #4 = $unorm
/*28699*/         OPC_RecordChild6, // #5 = $r128
/*28700*/         OPC_RecordChild7, // #6 = $da
/*28701*/         OPC_MoveChild, 8,
/*28703*/         OPC_RecordNode, // #7 = $glc
/*28704*/         OPC_MoveParent,
/*28705*/         OPC_MoveChild, 9,
/*28707*/         OPC_RecordNode, // #8 = $slc
/*28708*/         OPC_MoveParent,
/*28709*/         OPC_MoveChild, 10,
/*28711*/         OPC_RecordNode, // #9 = $tfe
/*28712*/         OPC_MoveParent,
/*28713*/         OPC_MoveChild, 11,
/*28715*/         OPC_RecordNode, // #10 = $lwe
/*28716*/         OPC_MoveParent,
/*28717*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4199:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28761*/       /*Scope*/ 68, /*->28830*/
/*28762*/         OPC_CheckChild1Type, MVT::v2i32,
/*28764*/         OPC_RecordChild2, // #1 = $rsrc
/*28765*/         OPC_RecordChild3, // #2 = $sampler
/*28766*/         OPC_RecordChild4, // #3 = $dmask
/*28767*/         OPC_RecordChild5, // #4 = $unorm
/*28768*/         OPC_RecordChild6, // #5 = $r128
/*28769*/         OPC_RecordChild7, // #6 = $da
/*28770*/         OPC_MoveChild, 8,
/*28772*/         OPC_RecordNode, // #7 = $glc
/*28773*/         OPC_MoveParent,
/*28774*/         OPC_MoveChild, 9,
/*28776*/         OPC_RecordNode, // #8 = $slc
/*28777*/         OPC_MoveParent,
/*28778*/         OPC_MoveChild, 10,
/*28780*/         OPC_RecordNode, // #9 = $tfe
/*28781*/         OPC_MoveParent,
/*28782*/         OPC_MoveChild, 11,
/*28784*/         OPC_RecordNode, // #10 = $lwe
/*28785*/         OPC_MoveParent,
/*28786*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28788*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28797*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28809*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28812*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4199:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28830*/       /*Scope*/ 68, /*->28899*/
/*28831*/         OPC_CheckChild1Type, MVT::v4i32,
/*28833*/         OPC_RecordChild2, // #1 = $rsrc
/*28834*/         OPC_RecordChild3, // #2 = $sampler
/*28835*/         OPC_RecordChild4, // #3 = $dmask
/*28836*/         OPC_RecordChild5, // #4 = $unorm
/*28837*/         OPC_RecordChild6, // #5 = $r128
/*28838*/         OPC_RecordChild7, // #6 = $da
/*28839*/         OPC_MoveChild, 8,
/*28841*/         OPC_RecordNode, // #7 = $glc
/*28842*/         OPC_MoveParent,
/*28843*/         OPC_MoveChild, 9,
/*28845*/         OPC_RecordNode, // #8 = $slc
/*28846*/         OPC_MoveParent,
/*28847*/         OPC_MoveChild, 10,
/*28849*/         OPC_RecordNode, // #9 = $tfe
/*28850*/         OPC_MoveParent,
/*28851*/         OPC_MoveChild, 11,
/*28853*/         OPC_RecordNode, // #10 = $lwe
/*28854*/         OPC_MoveParent,
/*28855*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28857*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28860*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28863*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28866*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28869*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28872*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28875*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28878*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28881*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4199:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28899*/       /*Scope*/ 68, /*->28968*/
/*28900*/         OPC_CheckChild1Type, MVT::v8i32,
/*28902*/         OPC_RecordChild2, // #1 = $rsrc
/*28903*/         OPC_RecordChild3, // #2 = $sampler
/*28904*/         OPC_RecordChild4, // #3 = $dmask
/*28905*/         OPC_RecordChild5, // #4 = $unorm
/*28906*/         OPC_RecordChild6, // #5 = $r128
/*28907*/         OPC_RecordChild7, // #6 = $da
/*28908*/         OPC_MoveChild, 8,
/*28910*/         OPC_RecordNode, // #7 = $glc
/*28911*/         OPC_MoveParent,
/*28912*/         OPC_MoveChild, 9,
/*28914*/         OPC_RecordNode, // #8 = $slc
/*28915*/         OPC_MoveParent,
/*28916*/         OPC_MoveChild, 10,
/*28918*/         OPC_RecordNode, // #9 = $tfe
/*28919*/         OPC_MoveParent,
/*28920*/         OPC_MoveChild, 11,
/*28922*/         OPC_RecordNode, // #10 = $lwe
/*28923*/         OPC_MoveParent,
/*28924*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28926*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28929*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28932*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28935*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28938*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28941*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28944*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28947*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28950*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4199:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28968*/       /*Scope*/ 68, /*->29037*/
/*28969*/         OPC_CheckChild1Type, MVT::v16i32,
/*28971*/         OPC_RecordChild2, // #1 = $rsrc
/*28972*/         OPC_RecordChild3, // #2 = $sampler
/*28973*/         OPC_RecordChild4, // #3 = $dmask
/*28974*/         OPC_RecordChild5, // #4 = $unorm
/*28975*/         OPC_RecordChild6, // #5 = $r128
/*28976*/         OPC_RecordChild7, // #6 = $da
/*28977*/         OPC_MoveChild, 8,
/*28979*/         OPC_RecordNode, // #7 = $glc
/*28980*/         OPC_MoveParent,
/*28981*/         OPC_MoveChild, 9,
/*28983*/         OPC_RecordNode, // #8 = $slc
/*28984*/         OPC_MoveParent,
/*28985*/         OPC_MoveChild, 10,
/*28987*/         OPC_RecordNode, // #9 = $tfe
/*28988*/         OPC_MoveParent,
/*28989*/         OPC_MoveChild, 11,
/*28991*/         OPC_RecordNode, // #10 = $lwe
/*28992*/         OPC_MoveParent,
/*28993*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28995*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28998*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29001*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29004*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29007*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29010*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29013*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29016*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4199:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29037*/       0, /*End of Scope*/
/*29038*/     /*Scope*/ 95|128,2/*351*/, /*->29391*/
/*29040*/       OPC_CheckChild0Integer, 91|128,32/*4187*/, 
/*29043*/       OPC_RecordChild1, // #0 = $addr
/*29044*/       OPC_Scope, 68, /*->29114*/ // 5 children in Scope
/*29046*/         OPC_CheckChild1Type, MVT::i32,
/*29048*/         OPC_RecordChild2, // #1 = $rsrc
/*29049*/         OPC_RecordChild3, // #2 = $sampler
/*29050*/         OPC_RecordChild4, // #3 = $dmask
/*29051*/         OPC_RecordChild5, // #4 = $unorm
/*29052*/         OPC_RecordChild6, // #5 = $r128
/*29053*/         OPC_RecordChild7, // #6 = $da
/*29054*/         OPC_MoveChild, 8,
/*29056*/         OPC_RecordNode, // #7 = $glc
/*29057*/         OPC_MoveParent,
/*29058*/         OPC_MoveChild, 9,
/*29060*/         OPC_RecordNode, // #8 = $slc
/*29061*/         OPC_MoveParent,
/*29062*/         OPC_MoveChild, 10,
/*29064*/         OPC_RecordNode, // #9 = $tfe
/*29065*/         OPC_MoveParent,
/*29066*/         OPC_MoveChild, 11,
/*29068*/         OPC_RecordNode, // #10 = $lwe
/*29069*/         OPC_MoveParent,
/*29070*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29072*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29075*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29078*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29081*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29084*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29087*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29090*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29093*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4187:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29114*/       /*Scope*/ 68, /*->29183*/
/*29115*/         OPC_CheckChild1Type, MVT::v2i32,
/*29117*/         OPC_RecordChild2, // #1 = $rsrc
/*29118*/         OPC_RecordChild3, // #2 = $sampler
/*29119*/         OPC_RecordChild4, // #3 = $dmask
/*29120*/         OPC_RecordChild5, // #4 = $unorm
/*29121*/         OPC_RecordChild6, // #5 = $r128
/*29122*/         OPC_RecordChild7, // #6 = $da
/*29123*/         OPC_MoveChild, 8,
/*29125*/         OPC_RecordNode, // #7 = $glc
/*29126*/         OPC_MoveParent,
/*29127*/         OPC_MoveChild, 9,
/*29129*/         OPC_RecordNode, // #8 = $slc
/*29130*/         OPC_MoveParent,
/*29131*/         OPC_MoveChild, 10,
/*29133*/         OPC_RecordNode, // #9 = $tfe
/*29134*/         OPC_MoveParent,
/*29135*/         OPC_MoveChild, 11,
/*29137*/         OPC_RecordNode, // #10 = $lwe
/*29138*/         OPC_MoveParent,
/*29139*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29141*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29144*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29147*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29156*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29159*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29162*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4187:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29183*/       /*Scope*/ 68, /*->29252*/
/*29184*/         OPC_CheckChild1Type, MVT::v4i32,
/*29186*/         OPC_RecordChild2, // #1 = $rsrc
/*29187*/         OPC_RecordChild3, // #2 = $sampler
/*29188*/         OPC_RecordChild4, // #3 = $dmask
/*29189*/         OPC_RecordChild5, // #4 = $unorm
/*29190*/         OPC_RecordChild6, // #5 = $r128
/*29191*/         OPC_RecordChild7, // #6 = $da
/*29192*/         OPC_MoveChild, 8,
/*29194*/         OPC_RecordNode, // #7 = $glc
/*29195*/         OPC_MoveParent,
/*29196*/         OPC_MoveChild, 9,
/*29198*/         OPC_RecordNode, // #8 = $slc
/*29199*/         OPC_MoveParent,
/*29200*/         OPC_MoveChild, 10,
/*29202*/         OPC_RecordNode, // #9 = $tfe
/*29203*/         OPC_MoveParent,
/*29204*/         OPC_MoveChild, 11,
/*29206*/         OPC_RecordNode, // #10 = $lwe
/*29207*/         OPC_MoveParent,
/*29208*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29210*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29213*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29216*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29222*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29225*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29228*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4187:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29252*/       /*Scope*/ 68, /*->29321*/
/*29253*/         OPC_CheckChild1Type, MVT::v8i32,
/*29255*/         OPC_RecordChild2, // #1 = $rsrc
/*29256*/         OPC_RecordChild3, // #2 = $sampler
/*29257*/         OPC_RecordChild4, // #3 = $dmask
/*29258*/         OPC_RecordChild5, // #4 = $unorm
/*29259*/         OPC_RecordChild6, // #5 = $r128
/*29260*/         OPC_RecordChild7, // #6 = $da
/*29261*/         OPC_MoveChild, 8,
/*29263*/         OPC_RecordNode, // #7 = $glc
/*29264*/         OPC_MoveParent,
/*29265*/         OPC_MoveChild, 9,
/*29267*/         OPC_RecordNode, // #8 = $slc
/*29268*/         OPC_MoveParent,
/*29269*/         OPC_MoveChild, 10,
/*29271*/         OPC_RecordNode, // #9 = $tfe
/*29272*/         OPC_MoveParent,
/*29273*/         OPC_MoveChild, 11,
/*29275*/         OPC_RecordNode, // #10 = $lwe
/*29276*/         OPC_MoveParent,
/*29277*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29279*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29282*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29285*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29288*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29291*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29294*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29297*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29300*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29303*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4187:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29321*/       /*Scope*/ 68, /*->29390*/
/*29322*/         OPC_CheckChild1Type, MVT::v16i32,
/*29324*/         OPC_RecordChild2, // #1 = $rsrc
/*29325*/         OPC_RecordChild3, // #2 = $sampler
/*29326*/         OPC_RecordChild4, // #3 = $dmask
/*29327*/         OPC_RecordChild5, // #4 = $unorm
/*29328*/         OPC_RecordChild6, // #5 = $r128
/*29329*/         OPC_RecordChild7, // #6 = $da
/*29330*/         OPC_MoveChild, 8,
/*29332*/         OPC_RecordNode, // #7 = $glc
/*29333*/         OPC_MoveParent,
/*29334*/         OPC_MoveChild, 9,
/*29336*/         OPC_RecordNode, // #8 = $slc
/*29337*/         OPC_MoveParent,
/*29338*/         OPC_MoveChild, 10,
/*29340*/         OPC_RecordNode, // #9 = $tfe
/*29341*/         OPC_MoveParent,
/*29342*/         OPC_MoveChild, 11,
/*29344*/         OPC_RecordNode, // #10 = $lwe
/*29345*/         OPC_MoveParent,
/*29346*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29348*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29351*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29354*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29357*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29360*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29363*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29366*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29369*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4187:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29390*/       0, /*End of Scope*/
/*29391*/     /*Scope*/ 95|128,2/*351*/, /*->29744*/
/*29393*/       OPC_CheckChild0Integer, 92|128,32/*4188*/, 
/*29396*/       OPC_RecordChild1, // #0 = $addr
/*29397*/       OPC_Scope, 68, /*->29467*/ // 5 children in Scope
/*29399*/         OPC_CheckChild1Type, MVT::i32,
/*29401*/         OPC_RecordChild2, // #1 = $rsrc
/*29402*/         OPC_RecordChild3, // #2 = $sampler
/*29403*/         OPC_RecordChild4, // #3 = $dmask
/*29404*/         OPC_RecordChild5, // #4 = $unorm
/*29405*/         OPC_RecordChild6, // #5 = $r128
/*29406*/         OPC_RecordChild7, // #6 = $da
/*29407*/         OPC_MoveChild, 8,
/*29409*/         OPC_RecordNode, // #7 = $glc
/*29410*/         OPC_MoveParent,
/*29411*/         OPC_MoveChild, 9,
/*29413*/         OPC_RecordNode, // #8 = $slc
/*29414*/         OPC_MoveParent,
/*29415*/         OPC_MoveChild, 10,
/*29417*/         OPC_RecordNode, // #9 = $tfe
/*29418*/         OPC_MoveParent,
/*29419*/         OPC_MoveChild, 11,
/*29421*/         OPC_RecordNode, // #10 = $lwe
/*29422*/         OPC_MoveParent,
/*29423*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29425*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29428*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29431*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29434*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29437*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29440*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29443*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29446*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29449*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4188:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29467*/       /*Scope*/ 68, /*->29536*/
/*29468*/         OPC_CheckChild1Type, MVT::v2i32,
/*29470*/         OPC_RecordChild2, // #1 = $rsrc
/*29471*/         OPC_RecordChild3, // #2 = $sampler
/*29472*/         OPC_RecordChild4, // #3 = $dmask
/*29473*/         OPC_RecordChild5, // #4 = $unorm
/*29474*/         OPC_RecordChild6, // #5 = $r128
/*29475*/         OPC_RecordChild7, // #6 = $da
/*29476*/         OPC_MoveChild, 8,
/*29478*/         OPC_RecordNode, // #7 = $glc
/*29479*/         OPC_MoveParent,
/*29480*/         OPC_MoveChild, 9,
/*29482*/         OPC_RecordNode, // #8 = $slc
/*29483*/         OPC_MoveParent,
/*29484*/         OPC_MoveChild, 10,
/*29486*/         OPC_RecordNode, // #9 = $tfe
/*29487*/         OPC_MoveParent,
/*29488*/         OPC_MoveChild, 11,
/*29490*/         OPC_RecordNode, // #10 = $lwe
/*29491*/         OPC_MoveParent,
/*29492*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29494*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29497*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29500*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29503*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29506*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29509*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29512*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29515*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4188:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29536*/       /*Scope*/ 68, /*->29605*/
/*29537*/         OPC_CheckChild1Type, MVT::v4i32,
/*29539*/         OPC_RecordChild2, // #1 = $rsrc
/*29540*/         OPC_RecordChild3, // #2 = $sampler
/*29541*/         OPC_RecordChild4, // #3 = $dmask
/*29542*/         OPC_RecordChild5, // #4 = $unorm
/*29543*/         OPC_RecordChild6, // #5 = $r128
/*29544*/         OPC_RecordChild7, // #6 = $da
/*29545*/         OPC_MoveChild, 8,
/*29547*/         OPC_RecordNode, // #7 = $glc
/*29548*/         OPC_MoveParent,
/*29549*/         OPC_MoveChild, 9,
/*29551*/         OPC_RecordNode, // #8 = $slc
/*29552*/         OPC_MoveParent,
/*29553*/         OPC_MoveChild, 10,
/*29555*/         OPC_RecordNode, // #9 = $tfe
/*29556*/         OPC_MoveParent,
/*29557*/         OPC_MoveChild, 11,
/*29559*/         OPC_RecordNode, // #10 = $lwe
/*29560*/         OPC_MoveParent,
/*29561*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29563*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29566*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29569*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29572*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29575*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29578*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29581*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29584*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29587*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4188:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29605*/       /*Scope*/ 68, /*->29674*/
/*29606*/         OPC_CheckChild1Type, MVT::v8i32,
/*29608*/         OPC_RecordChild2, // #1 = $rsrc
/*29609*/         OPC_RecordChild3, // #2 = $sampler
/*29610*/         OPC_RecordChild4, // #3 = $dmask
/*29611*/         OPC_RecordChild5, // #4 = $unorm
/*29612*/         OPC_RecordChild6, // #5 = $r128
/*29613*/         OPC_RecordChild7, // #6 = $da
/*29614*/         OPC_MoveChild, 8,
/*29616*/         OPC_RecordNode, // #7 = $glc
/*29617*/         OPC_MoveParent,
/*29618*/         OPC_MoveChild, 9,
/*29620*/         OPC_RecordNode, // #8 = $slc
/*29621*/         OPC_MoveParent,
/*29622*/         OPC_MoveChild, 10,
/*29624*/         OPC_RecordNode, // #9 = $tfe
/*29625*/         OPC_MoveParent,
/*29626*/         OPC_MoveChild, 11,
/*29628*/         OPC_RecordNode, // #10 = $lwe
/*29629*/         OPC_MoveParent,
/*29630*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29632*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29635*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29638*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29641*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29644*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29647*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29650*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29653*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29656*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4188:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29674*/       /*Scope*/ 68, /*->29743*/
/*29675*/         OPC_CheckChild1Type, MVT::v16i32,
/*29677*/         OPC_RecordChild2, // #1 = $rsrc
/*29678*/         OPC_RecordChild3, // #2 = $sampler
/*29679*/         OPC_RecordChild4, // #3 = $dmask
/*29680*/         OPC_RecordChild5, // #4 = $unorm
/*29681*/         OPC_RecordChild6, // #5 = $r128
/*29682*/         OPC_RecordChild7, // #6 = $da
/*29683*/         OPC_MoveChild, 8,
/*29685*/         OPC_RecordNode, // #7 = $glc
/*29686*/         OPC_MoveParent,
/*29687*/         OPC_MoveChild, 9,
/*29689*/         OPC_RecordNode, // #8 = $slc
/*29690*/         OPC_MoveParent,
/*29691*/         OPC_MoveChild, 10,
/*29693*/         OPC_RecordNode, // #9 = $tfe
/*29694*/         OPC_MoveParent,
/*29695*/         OPC_MoveChild, 11,
/*29697*/         OPC_RecordNode, // #10 = $lwe
/*29698*/         OPC_MoveParent,
/*29699*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29701*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29704*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29707*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29710*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29713*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29716*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29719*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29722*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29725*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4188:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29743*/       0, /*End of Scope*/
/*29744*/     /*Scope*/ 95|128,2/*351*/, /*->30097*/
/*29746*/       OPC_CheckChild0Integer, 120|128,32/*4216*/, 
/*29749*/       OPC_RecordChild1, // #0 = $addr
/*29750*/       OPC_Scope, 68, /*->29820*/ // 5 children in Scope
/*29752*/         OPC_CheckChild1Type, MVT::i32,
/*29754*/         OPC_RecordChild2, // #1 = $rsrc
/*29755*/         OPC_RecordChild3, // #2 = $sampler
/*29756*/         OPC_RecordChild4, // #3 = $dmask
/*29757*/         OPC_RecordChild5, // #4 = $unorm
/*29758*/         OPC_RecordChild6, // #5 = $r128
/*29759*/         OPC_RecordChild7, // #6 = $da
/*29760*/         OPC_MoveChild, 8,
/*29762*/         OPC_RecordNode, // #7 = $glc
/*29763*/         OPC_MoveParent,
/*29764*/         OPC_MoveChild, 9,
/*29766*/         OPC_RecordNode, // #8 = $slc
/*29767*/         OPC_MoveParent,
/*29768*/         OPC_MoveChild, 10,
/*29770*/         OPC_RecordNode, // #9 = $tfe
/*29771*/         OPC_MoveParent,
/*29772*/         OPC_MoveChild, 11,
/*29774*/         OPC_RecordNode, // #10 = $lwe
/*29775*/         OPC_MoveParent,
/*29776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29778*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4216:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29820*/       /*Scope*/ 68, /*->29889*/
/*29821*/         OPC_CheckChild1Type, MVT::v2i32,
/*29823*/         OPC_RecordChild2, // #1 = $rsrc
/*29824*/         OPC_RecordChild3, // #2 = $sampler
/*29825*/         OPC_RecordChild4, // #3 = $dmask
/*29826*/         OPC_RecordChild5, // #4 = $unorm
/*29827*/         OPC_RecordChild6, // #5 = $r128
/*29828*/         OPC_RecordChild7, // #6 = $da
/*29829*/         OPC_MoveChild, 8,
/*29831*/         OPC_RecordNode, // #7 = $glc
/*29832*/         OPC_MoveParent,
/*29833*/         OPC_MoveChild, 9,
/*29835*/         OPC_RecordNode, // #8 = $slc
/*29836*/         OPC_MoveParent,
/*29837*/         OPC_MoveChild, 10,
/*29839*/         OPC_RecordNode, // #9 = $tfe
/*29840*/         OPC_MoveParent,
/*29841*/         OPC_MoveChild, 11,
/*29843*/         OPC_RecordNode, // #10 = $lwe
/*29844*/         OPC_MoveParent,
/*29845*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29847*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29850*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29853*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29856*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29859*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29865*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29868*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29871*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4216:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29889*/       /*Scope*/ 68, /*->29958*/
/*29890*/         OPC_CheckChild1Type, MVT::v4i32,
/*29892*/         OPC_RecordChild2, // #1 = $rsrc
/*29893*/         OPC_RecordChild3, // #2 = $sampler
/*29894*/         OPC_RecordChild4, // #3 = $dmask
/*29895*/         OPC_RecordChild5, // #4 = $unorm
/*29896*/         OPC_RecordChild6, // #5 = $r128
/*29897*/         OPC_RecordChild7, // #6 = $da
/*29898*/         OPC_MoveChild, 8,
/*29900*/         OPC_RecordNode, // #7 = $glc
/*29901*/         OPC_MoveParent,
/*29902*/         OPC_MoveChild, 9,
/*29904*/         OPC_RecordNode, // #8 = $slc
/*29905*/         OPC_MoveParent,
/*29906*/         OPC_MoveChild, 10,
/*29908*/         OPC_RecordNode, // #9 = $tfe
/*29909*/         OPC_MoveParent,
/*29910*/         OPC_MoveChild, 11,
/*29912*/         OPC_RecordNode, // #10 = $lwe
/*29913*/         OPC_MoveParent,
/*29914*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29916*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29919*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29922*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29925*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29928*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29931*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29934*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29937*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4216:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29958*/       /*Scope*/ 68, /*->30027*/
/*29959*/         OPC_CheckChild1Type, MVT::v8i32,
/*29961*/         OPC_RecordChild2, // #1 = $rsrc
/*29962*/         OPC_RecordChild3, // #2 = $sampler
/*29963*/         OPC_RecordChild4, // #3 = $dmask
/*29964*/         OPC_RecordChild5, // #4 = $unorm
/*29965*/         OPC_RecordChild6, // #5 = $r128
/*29966*/         OPC_RecordChild7, // #6 = $da
/*29967*/         OPC_MoveChild, 8,
/*29969*/         OPC_RecordNode, // #7 = $glc
/*29970*/         OPC_MoveParent,
/*29971*/         OPC_MoveChild, 9,
/*29973*/         OPC_RecordNode, // #8 = $slc
/*29974*/         OPC_MoveParent,
/*29975*/         OPC_MoveChild, 10,
/*29977*/         OPC_RecordNode, // #9 = $tfe
/*29978*/         OPC_MoveParent,
/*29979*/         OPC_MoveChild, 11,
/*29981*/         OPC_RecordNode, // #10 = $lwe
/*29982*/         OPC_MoveParent,
/*29983*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29985*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29988*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29991*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29994*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29997*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30000*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30003*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30006*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4216:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30027*/       /*Scope*/ 68, /*->30096*/
/*30028*/         OPC_CheckChild1Type, MVT::v16i32,
/*30030*/         OPC_RecordChild2, // #1 = $rsrc
/*30031*/         OPC_RecordChild3, // #2 = $sampler
/*30032*/         OPC_RecordChild4, // #3 = $dmask
/*30033*/         OPC_RecordChild5, // #4 = $unorm
/*30034*/         OPC_RecordChild6, // #5 = $r128
/*30035*/         OPC_RecordChild7, // #6 = $da
/*30036*/         OPC_MoveChild, 8,
/*30038*/         OPC_RecordNode, // #7 = $glc
/*30039*/         OPC_MoveParent,
/*30040*/         OPC_MoveChild, 9,
/*30042*/         OPC_RecordNode, // #8 = $slc
/*30043*/         OPC_MoveParent,
/*30044*/         OPC_MoveChild, 10,
/*30046*/         OPC_RecordNode, // #9 = $tfe
/*30047*/         OPC_MoveParent,
/*30048*/         OPC_MoveChild, 11,
/*30050*/         OPC_RecordNode, // #10 = $lwe
/*30051*/         OPC_MoveParent,
/*30052*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30054*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30057*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30060*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30063*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30066*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30069*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30072*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30075*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30078*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4216:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30096*/       0, /*End of Scope*/
/*30097*/     /*Scope*/ 95|128,2/*351*/, /*->30450*/
/*30099*/       OPC_CheckChild0Integer, 111|128,32/*4207*/, 
/*30102*/       OPC_RecordChild1, // #0 = $addr
/*30103*/       OPC_Scope, 68, /*->30173*/ // 5 children in Scope
/*30105*/         OPC_CheckChild1Type, MVT::i32,
/*30107*/         OPC_RecordChild2, // #1 = $rsrc
/*30108*/         OPC_RecordChild3, // #2 = $sampler
/*30109*/         OPC_RecordChild4, // #3 = $dmask
/*30110*/         OPC_RecordChild5, // #4 = $unorm
/*30111*/         OPC_RecordChild6, // #5 = $r128
/*30112*/         OPC_RecordChild7, // #6 = $da
/*30113*/         OPC_MoveChild, 8,
/*30115*/         OPC_RecordNode, // #7 = $glc
/*30116*/         OPC_MoveParent,
/*30117*/         OPC_MoveChild, 9,
/*30119*/         OPC_RecordNode, // #8 = $slc
/*30120*/         OPC_MoveParent,
/*30121*/         OPC_MoveChild, 10,
/*30123*/         OPC_RecordNode, // #9 = $tfe
/*30124*/         OPC_MoveParent,
/*30125*/         OPC_MoveChild, 11,
/*30127*/         OPC_RecordNode, // #10 = $lwe
/*30128*/         OPC_MoveParent,
/*30129*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30131*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30134*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30137*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30140*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30143*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30146*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30149*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30152*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4207:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30173*/       /*Scope*/ 68, /*->30242*/
/*30174*/         OPC_CheckChild1Type, MVT::v2i32,
/*30176*/         OPC_RecordChild2, // #1 = $rsrc
/*30177*/         OPC_RecordChild3, // #2 = $sampler
/*30178*/         OPC_RecordChild4, // #3 = $dmask
/*30179*/         OPC_RecordChild5, // #4 = $unorm
/*30180*/         OPC_RecordChild6, // #5 = $r128
/*30181*/         OPC_RecordChild7, // #6 = $da
/*30182*/         OPC_MoveChild, 8,
/*30184*/         OPC_RecordNode, // #7 = $glc
/*30185*/         OPC_MoveParent,
/*30186*/         OPC_MoveChild, 9,
/*30188*/         OPC_RecordNode, // #8 = $slc
/*30189*/         OPC_MoveParent,
/*30190*/         OPC_MoveChild, 10,
/*30192*/         OPC_RecordNode, // #9 = $tfe
/*30193*/         OPC_MoveParent,
/*30194*/         OPC_MoveChild, 11,
/*30196*/         OPC_RecordNode, // #10 = $lwe
/*30197*/         OPC_MoveParent,
/*30198*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30200*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30203*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30206*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30209*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30212*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30215*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30218*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30221*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30224*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4207:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30242*/       /*Scope*/ 68, /*->30311*/
/*30243*/         OPC_CheckChild1Type, MVT::v4i32,
/*30245*/         OPC_RecordChild2, // #1 = $rsrc
/*30246*/         OPC_RecordChild3, // #2 = $sampler
/*30247*/         OPC_RecordChild4, // #3 = $dmask
/*30248*/         OPC_RecordChild5, // #4 = $unorm
/*30249*/         OPC_RecordChild6, // #5 = $r128
/*30250*/         OPC_RecordChild7, // #6 = $da
/*30251*/         OPC_MoveChild, 8,
/*30253*/         OPC_RecordNode, // #7 = $glc
/*30254*/         OPC_MoveParent,
/*30255*/         OPC_MoveChild, 9,
/*30257*/         OPC_RecordNode, // #8 = $slc
/*30258*/         OPC_MoveParent,
/*30259*/         OPC_MoveChild, 10,
/*30261*/         OPC_RecordNode, // #9 = $tfe
/*30262*/         OPC_MoveParent,
/*30263*/         OPC_MoveChild, 11,
/*30265*/         OPC_RecordNode, // #10 = $lwe
/*30266*/         OPC_MoveParent,
/*30267*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30269*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30272*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30275*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30278*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30281*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30284*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30287*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30290*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4207:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30311*/       /*Scope*/ 68, /*->30380*/
/*30312*/         OPC_CheckChild1Type, MVT::v8i32,
/*30314*/         OPC_RecordChild2, // #1 = $rsrc
/*30315*/         OPC_RecordChild3, // #2 = $sampler
/*30316*/         OPC_RecordChild4, // #3 = $dmask
/*30317*/         OPC_RecordChild5, // #4 = $unorm
/*30318*/         OPC_RecordChild6, // #5 = $r128
/*30319*/         OPC_RecordChild7, // #6 = $da
/*30320*/         OPC_MoveChild, 8,
/*30322*/         OPC_RecordNode, // #7 = $glc
/*30323*/         OPC_MoveParent,
/*30324*/         OPC_MoveChild, 9,
/*30326*/         OPC_RecordNode, // #8 = $slc
/*30327*/         OPC_MoveParent,
/*30328*/         OPC_MoveChild, 10,
/*30330*/         OPC_RecordNode, // #9 = $tfe
/*30331*/         OPC_MoveParent,
/*30332*/         OPC_MoveChild, 11,
/*30334*/         OPC_RecordNode, // #10 = $lwe
/*30335*/         OPC_MoveParent,
/*30336*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30338*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30341*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30344*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30347*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30350*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30353*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30356*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30359*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30362*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4207:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30380*/       /*Scope*/ 68, /*->30449*/
/*30381*/         OPC_CheckChild1Type, MVT::v16i32,
/*30383*/         OPC_RecordChild2, // #1 = $rsrc
/*30384*/         OPC_RecordChild3, // #2 = $sampler
/*30385*/         OPC_RecordChild4, // #3 = $dmask
/*30386*/         OPC_RecordChild5, // #4 = $unorm
/*30387*/         OPC_RecordChild6, // #5 = $r128
/*30388*/         OPC_RecordChild7, // #6 = $da
/*30389*/         OPC_MoveChild, 8,
/*30391*/         OPC_RecordNode, // #7 = $glc
/*30392*/         OPC_MoveParent,
/*30393*/         OPC_MoveChild, 9,
/*30395*/         OPC_RecordNode, // #8 = $slc
/*30396*/         OPC_MoveParent,
/*30397*/         OPC_MoveChild, 10,
/*30399*/         OPC_RecordNode, // #9 = $tfe
/*30400*/         OPC_MoveParent,
/*30401*/         OPC_MoveChild, 11,
/*30403*/         OPC_RecordNode, // #10 = $lwe
/*30404*/         OPC_MoveParent,
/*30405*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30407*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30410*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30413*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30416*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30419*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30422*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30425*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30428*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4207:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30449*/       0, /*End of Scope*/
/*30450*/     /*Scope*/ 95|128,2/*351*/, /*->30803*/
/*30452*/       OPC_CheckChild0Integer, 115|128,32/*4211*/, 
/*30455*/       OPC_RecordChild1, // #0 = $addr
/*30456*/       OPC_Scope, 68, /*->30526*/ // 5 children in Scope
/*30458*/         OPC_CheckChild1Type, MVT::i32,
/*30460*/         OPC_RecordChild2, // #1 = $rsrc
/*30461*/         OPC_RecordChild3, // #2 = $sampler
/*30462*/         OPC_RecordChild4, // #3 = $dmask
/*30463*/         OPC_RecordChild5, // #4 = $unorm
/*30464*/         OPC_RecordChild6, // #5 = $r128
/*30465*/         OPC_RecordChild7, // #6 = $da
/*30466*/         OPC_MoveChild, 8,
/*30468*/         OPC_RecordNode, // #7 = $glc
/*30469*/         OPC_MoveParent,
/*30470*/         OPC_MoveChild, 9,
/*30472*/         OPC_RecordNode, // #8 = $slc
/*30473*/         OPC_MoveParent,
/*30474*/         OPC_MoveChild, 10,
/*30476*/         OPC_RecordNode, // #9 = $tfe
/*30477*/         OPC_MoveParent,
/*30478*/         OPC_MoveChild, 11,
/*30480*/         OPC_RecordNode, // #10 = $lwe
/*30481*/         OPC_MoveParent,
/*30482*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30484*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30487*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30490*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30493*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30496*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30499*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30502*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30505*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30508*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4211:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30526*/       /*Scope*/ 68, /*->30595*/
/*30527*/         OPC_CheckChild1Type, MVT::v2i32,
/*30529*/         OPC_RecordChild2, // #1 = $rsrc
/*30530*/         OPC_RecordChild3, // #2 = $sampler
/*30531*/         OPC_RecordChild4, // #3 = $dmask
/*30532*/         OPC_RecordChild5, // #4 = $unorm
/*30533*/         OPC_RecordChild6, // #5 = $r128
/*30534*/         OPC_RecordChild7, // #6 = $da
/*30535*/         OPC_MoveChild, 8,
/*30537*/         OPC_RecordNode, // #7 = $glc
/*30538*/         OPC_MoveParent,
/*30539*/         OPC_MoveChild, 9,
/*30541*/         OPC_RecordNode, // #8 = $slc
/*30542*/         OPC_MoveParent,
/*30543*/         OPC_MoveChild, 10,
/*30545*/         OPC_RecordNode, // #9 = $tfe
/*30546*/         OPC_MoveParent,
/*30547*/         OPC_MoveChild, 11,
/*30549*/         OPC_RecordNode, // #10 = $lwe
/*30550*/         OPC_MoveParent,
/*30551*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30553*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30556*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30559*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30562*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30565*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30568*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30571*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30574*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4211:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30595*/       /*Scope*/ 68, /*->30664*/
/*30596*/         OPC_CheckChild1Type, MVT::v4i32,
/*30598*/         OPC_RecordChild2, // #1 = $rsrc
/*30599*/         OPC_RecordChild3, // #2 = $sampler
/*30600*/         OPC_RecordChild4, // #3 = $dmask
/*30601*/         OPC_RecordChild5, // #4 = $unorm
/*30602*/         OPC_RecordChild6, // #5 = $r128
/*30603*/         OPC_RecordChild7, // #6 = $da
/*30604*/         OPC_MoveChild, 8,
/*30606*/         OPC_RecordNode, // #7 = $glc
/*30607*/         OPC_MoveParent,
/*30608*/         OPC_MoveChild, 9,
/*30610*/         OPC_RecordNode, // #8 = $slc
/*30611*/         OPC_MoveParent,
/*30612*/         OPC_MoveChild, 10,
/*30614*/         OPC_RecordNode, // #9 = $tfe
/*30615*/         OPC_MoveParent,
/*30616*/         OPC_MoveChild, 11,
/*30618*/         OPC_RecordNode, // #10 = $lwe
/*30619*/         OPC_MoveParent,
/*30620*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30622*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30625*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30628*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30631*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30634*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30637*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30640*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30643*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30646*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4211:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30664*/       /*Scope*/ 68, /*->30733*/
/*30665*/         OPC_CheckChild1Type, MVT::v8i32,
/*30667*/         OPC_RecordChild2, // #1 = $rsrc
/*30668*/         OPC_RecordChild3, // #2 = $sampler
/*30669*/         OPC_RecordChild4, // #3 = $dmask
/*30670*/         OPC_RecordChild5, // #4 = $unorm
/*30671*/         OPC_RecordChild6, // #5 = $r128
/*30672*/         OPC_RecordChild7, // #6 = $da
/*30673*/         OPC_MoveChild, 8,
/*30675*/         OPC_RecordNode, // #7 = $glc
/*30676*/         OPC_MoveParent,
/*30677*/         OPC_MoveChild, 9,
/*30679*/         OPC_RecordNode, // #8 = $slc
/*30680*/         OPC_MoveParent,
/*30681*/         OPC_MoveChild, 10,
/*30683*/         OPC_RecordNode, // #9 = $tfe
/*30684*/         OPC_MoveParent,
/*30685*/         OPC_MoveChild, 11,
/*30687*/         OPC_RecordNode, // #10 = $lwe
/*30688*/         OPC_MoveParent,
/*30689*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30691*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30694*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30697*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30700*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30703*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30706*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30709*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30712*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30715*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4211:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30733*/       /*Scope*/ 68, /*->30802*/
/*30734*/         OPC_CheckChild1Type, MVT::v16i32,
/*30736*/         OPC_RecordChild2, // #1 = $rsrc
/*30737*/         OPC_RecordChild3, // #2 = $sampler
/*30738*/         OPC_RecordChild4, // #3 = $dmask
/*30739*/         OPC_RecordChild5, // #4 = $unorm
/*30740*/         OPC_RecordChild6, // #5 = $r128
/*30741*/         OPC_RecordChild7, // #6 = $da
/*30742*/         OPC_MoveChild, 8,
/*30744*/         OPC_RecordNode, // #7 = $glc
/*30745*/         OPC_MoveParent,
/*30746*/         OPC_MoveChild, 9,
/*30748*/         OPC_RecordNode, // #8 = $slc
/*30749*/         OPC_MoveParent,
/*30750*/         OPC_MoveChild, 10,
/*30752*/         OPC_RecordNode, // #9 = $tfe
/*30753*/         OPC_MoveParent,
/*30754*/         OPC_MoveChild, 11,
/*30756*/         OPC_RecordNode, // #10 = $lwe
/*30757*/         OPC_MoveParent,
/*30758*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30760*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30763*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30766*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30769*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30772*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30775*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30778*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30781*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30784*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4211:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30802*/       0, /*End of Scope*/
/*30803*/     /*Scope*/ 95|128,2/*351*/, /*->31156*/
/*30805*/       OPC_CheckChild0Integer, 114|128,32/*4210*/, 
/*30808*/       OPC_RecordChild1, // #0 = $addr
/*30809*/       OPC_Scope, 68, /*->30879*/ // 5 children in Scope
/*30811*/         OPC_CheckChild1Type, MVT::i32,
/*30813*/         OPC_RecordChild2, // #1 = $rsrc
/*30814*/         OPC_RecordChild3, // #2 = $sampler
/*30815*/         OPC_RecordChild4, // #3 = $dmask
/*30816*/         OPC_RecordChild5, // #4 = $unorm
/*30817*/         OPC_RecordChild6, // #5 = $r128
/*30818*/         OPC_RecordChild7, // #6 = $da
/*30819*/         OPC_MoveChild, 8,
/*30821*/         OPC_RecordNode, // #7 = $glc
/*30822*/         OPC_MoveParent,
/*30823*/         OPC_MoveChild, 9,
/*30825*/         OPC_RecordNode, // #8 = $slc
/*30826*/         OPC_MoveParent,
/*30827*/         OPC_MoveChild, 10,
/*30829*/         OPC_RecordNode, // #9 = $tfe
/*30830*/         OPC_MoveParent,
/*30831*/         OPC_MoveChild, 11,
/*30833*/         OPC_RecordNode, // #10 = $lwe
/*30834*/         OPC_MoveParent,
/*30835*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30837*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30840*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30843*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30846*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30849*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30852*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30855*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30858*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4210:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30879*/       /*Scope*/ 68, /*->30948*/
/*30880*/         OPC_CheckChild1Type, MVT::v2i32,
/*30882*/         OPC_RecordChild2, // #1 = $rsrc
/*30883*/         OPC_RecordChild3, // #2 = $sampler
/*30884*/         OPC_RecordChild4, // #3 = $dmask
/*30885*/         OPC_RecordChild5, // #4 = $unorm
/*30886*/         OPC_RecordChild6, // #5 = $r128
/*30887*/         OPC_RecordChild7, // #6 = $da
/*30888*/         OPC_MoveChild, 8,
/*30890*/         OPC_RecordNode, // #7 = $glc
/*30891*/         OPC_MoveParent,
/*30892*/         OPC_MoveChild, 9,
/*30894*/         OPC_RecordNode, // #8 = $slc
/*30895*/         OPC_MoveParent,
/*30896*/         OPC_MoveChild, 10,
/*30898*/         OPC_RecordNode, // #9 = $tfe
/*30899*/         OPC_MoveParent,
/*30900*/         OPC_MoveChild, 11,
/*30902*/         OPC_RecordNode, // #10 = $lwe
/*30903*/         OPC_MoveParent,
/*30904*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30906*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30909*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30912*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30915*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30918*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30921*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30924*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30927*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4210:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30948*/       /*Scope*/ 68, /*->31017*/
/*30949*/         OPC_CheckChild1Type, MVT::v4i32,
/*30951*/         OPC_RecordChild2, // #1 = $rsrc
/*30952*/         OPC_RecordChild3, // #2 = $sampler
/*30953*/         OPC_RecordChild4, // #3 = $dmask
/*30954*/         OPC_RecordChild5, // #4 = $unorm
/*30955*/         OPC_RecordChild6, // #5 = $r128
/*30956*/         OPC_RecordChild7, // #6 = $da
/*30957*/         OPC_MoveChild, 8,
/*30959*/         OPC_RecordNode, // #7 = $glc
/*30960*/         OPC_MoveParent,
/*30961*/         OPC_MoveChild, 9,
/*30963*/         OPC_RecordNode, // #8 = $slc
/*30964*/         OPC_MoveParent,
/*30965*/         OPC_MoveChild, 10,
/*30967*/         OPC_RecordNode, // #9 = $tfe
/*30968*/         OPC_MoveParent,
/*30969*/         OPC_MoveChild, 11,
/*30971*/         OPC_RecordNode, // #10 = $lwe
/*30972*/         OPC_MoveParent,
/*30973*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30975*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30978*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30981*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30984*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30987*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30990*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30993*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4210:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31017*/       /*Scope*/ 68, /*->31086*/
/*31018*/         OPC_CheckChild1Type, MVT::v8i32,
/*31020*/         OPC_RecordChild2, // #1 = $rsrc
/*31021*/         OPC_RecordChild3, // #2 = $sampler
/*31022*/         OPC_RecordChild4, // #3 = $dmask
/*31023*/         OPC_RecordChild5, // #4 = $unorm
/*31024*/         OPC_RecordChild6, // #5 = $r128
/*31025*/         OPC_RecordChild7, // #6 = $da
/*31026*/         OPC_MoveChild, 8,
/*31028*/         OPC_RecordNode, // #7 = $glc
/*31029*/         OPC_MoveParent,
/*31030*/         OPC_MoveChild, 9,
/*31032*/         OPC_RecordNode, // #8 = $slc
/*31033*/         OPC_MoveParent,
/*31034*/         OPC_MoveChild, 10,
/*31036*/         OPC_RecordNode, // #9 = $tfe
/*31037*/         OPC_MoveParent,
/*31038*/         OPC_MoveChild, 11,
/*31040*/         OPC_RecordNode, // #10 = $lwe
/*31041*/         OPC_MoveParent,
/*31042*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31044*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31047*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31050*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31053*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31056*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31059*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31062*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31065*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4210:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31086*/       /*Scope*/ 68, /*->31155*/
/*31087*/         OPC_CheckChild1Type, MVT::v16i32,
/*31089*/         OPC_RecordChild2, // #1 = $rsrc
/*31090*/         OPC_RecordChild3, // #2 = $sampler
/*31091*/         OPC_RecordChild4, // #3 = $dmask
/*31092*/         OPC_RecordChild5, // #4 = $unorm
/*31093*/         OPC_RecordChild6, // #5 = $r128
/*31094*/         OPC_RecordChild7, // #6 = $da
/*31095*/         OPC_MoveChild, 8,
/*31097*/         OPC_RecordNode, // #7 = $glc
/*31098*/         OPC_MoveParent,
/*31099*/         OPC_MoveChild, 9,
/*31101*/         OPC_RecordNode, // #8 = $slc
/*31102*/         OPC_MoveParent,
/*31103*/         OPC_MoveChild, 10,
/*31105*/         OPC_RecordNode, // #9 = $tfe
/*31106*/         OPC_MoveParent,
/*31107*/         OPC_MoveChild, 11,
/*31109*/         OPC_RecordNode, // #10 = $lwe
/*31110*/         OPC_MoveParent,
/*31111*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31113*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31116*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31119*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31122*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31125*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31128*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31131*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31134*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4210:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31155*/       0, /*End of Scope*/
/*31156*/     /*Scope*/ 95|128,2/*351*/, /*->31509*/
/*31158*/       OPC_CheckChild0Integer, 117|128,32/*4213*/, 
/*31161*/       OPC_RecordChild1, // #0 = $addr
/*31162*/       OPC_Scope, 68, /*->31232*/ // 5 children in Scope
/*31164*/         OPC_CheckChild1Type, MVT::i32,
/*31166*/         OPC_RecordChild2, // #1 = $rsrc
/*31167*/         OPC_RecordChild3, // #2 = $sampler
/*31168*/         OPC_RecordChild4, // #3 = $dmask
/*31169*/         OPC_RecordChild5, // #4 = $unorm
/*31170*/         OPC_RecordChild6, // #5 = $r128
/*31171*/         OPC_RecordChild7, // #6 = $da
/*31172*/         OPC_MoveChild, 8,
/*31174*/         OPC_RecordNode, // #7 = $glc
/*31175*/         OPC_MoveParent,
/*31176*/         OPC_MoveChild, 9,
/*31178*/         OPC_RecordNode, // #8 = $slc
/*31179*/         OPC_MoveParent,
/*31180*/         OPC_MoveChild, 10,
/*31182*/         OPC_RecordNode, // #9 = $tfe
/*31183*/         OPC_MoveParent,
/*31184*/         OPC_MoveChild, 11,
/*31186*/         OPC_RecordNode, // #10 = $lwe
/*31187*/         OPC_MoveParent,
/*31188*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31190*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31214*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4213:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31232*/       /*Scope*/ 68, /*->31301*/
/*31233*/         OPC_CheckChild1Type, MVT::v2i32,
/*31235*/         OPC_RecordChild2, // #1 = $rsrc
/*31236*/         OPC_RecordChild3, // #2 = $sampler
/*31237*/         OPC_RecordChild4, // #3 = $dmask
/*31238*/         OPC_RecordChild5, // #4 = $unorm
/*31239*/         OPC_RecordChild6, // #5 = $r128
/*31240*/         OPC_RecordChild7, // #6 = $da
/*31241*/         OPC_MoveChild, 8,
/*31243*/         OPC_RecordNode, // #7 = $glc
/*31244*/         OPC_MoveParent,
/*31245*/         OPC_MoveChild, 9,
/*31247*/         OPC_RecordNode, // #8 = $slc
/*31248*/         OPC_MoveParent,
/*31249*/         OPC_MoveChild, 10,
/*31251*/         OPC_RecordNode, // #9 = $tfe
/*31252*/         OPC_MoveParent,
/*31253*/         OPC_MoveChild, 11,
/*31255*/         OPC_RecordNode, // #10 = $lwe
/*31256*/         OPC_MoveParent,
/*31257*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31259*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31283*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4213:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31301*/       /*Scope*/ 68, /*->31370*/
/*31302*/         OPC_CheckChild1Type, MVT::v4i32,
/*31304*/         OPC_RecordChild2, // #1 = $rsrc
/*31305*/         OPC_RecordChild3, // #2 = $sampler
/*31306*/         OPC_RecordChild4, // #3 = $dmask
/*31307*/         OPC_RecordChild5, // #4 = $unorm
/*31308*/         OPC_RecordChild6, // #5 = $r128
/*31309*/         OPC_RecordChild7, // #6 = $da
/*31310*/         OPC_MoveChild, 8,
/*31312*/         OPC_RecordNode, // #7 = $glc
/*31313*/         OPC_MoveParent,
/*31314*/         OPC_MoveChild, 9,
/*31316*/         OPC_RecordNode, // #8 = $slc
/*31317*/         OPC_MoveParent,
/*31318*/         OPC_MoveChild, 10,
/*31320*/         OPC_RecordNode, // #9 = $tfe
/*31321*/         OPC_MoveParent,
/*31322*/         OPC_MoveChild, 11,
/*31324*/         OPC_RecordNode, // #10 = $lwe
/*31325*/         OPC_MoveParent,
/*31326*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31328*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31331*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31334*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31337*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31340*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31343*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31346*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31349*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4213:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31370*/       /*Scope*/ 68, /*->31439*/
/*31371*/         OPC_CheckChild1Type, MVT::v8i32,
/*31373*/         OPC_RecordChild2, // #1 = $rsrc
/*31374*/         OPC_RecordChild3, // #2 = $sampler
/*31375*/         OPC_RecordChild4, // #3 = $dmask
/*31376*/         OPC_RecordChild5, // #4 = $unorm
/*31377*/         OPC_RecordChild6, // #5 = $r128
/*31378*/         OPC_RecordChild7, // #6 = $da
/*31379*/         OPC_MoveChild, 8,
/*31381*/         OPC_RecordNode, // #7 = $glc
/*31382*/         OPC_MoveParent,
/*31383*/         OPC_MoveChild, 9,
/*31385*/         OPC_RecordNode, // #8 = $slc
/*31386*/         OPC_MoveParent,
/*31387*/         OPC_MoveChild, 10,
/*31389*/         OPC_RecordNode, // #9 = $tfe
/*31390*/         OPC_MoveParent,
/*31391*/         OPC_MoveChild, 11,
/*31393*/         OPC_RecordNode, // #10 = $lwe
/*31394*/         OPC_MoveParent,
/*31395*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31397*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31400*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31403*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31406*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31415*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31418*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31421*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4213:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31439*/       /*Scope*/ 68, /*->31508*/
/*31440*/         OPC_CheckChild1Type, MVT::v16i32,
/*31442*/         OPC_RecordChild2, // #1 = $rsrc
/*31443*/         OPC_RecordChild3, // #2 = $sampler
/*31444*/         OPC_RecordChild4, // #3 = $dmask
/*31445*/         OPC_RecordChild5, // #4 = $unorm
/*31446*/         OPC_RecordChild6, // #5 = $r128
/*31447*/         OPC_RecordChild7, // #6 = $da
/*31448*/         OPC_MoveChild, 8,
/*31450*/         OPC_RecordNode, // #7 = $glc
/*31451*/         OPC_MoveParent,
/*31452*/         OPC_MoveChild, 9,
/*31454*/         OPC_RecordNode, // #8 = $slc
/*31455*/         OPC_MoveParent,
/*31456*/         OPC_MoveChild, 10,
/*31458*/         OPC_RecordNode, // #9 = $tfe
/*31459*/         OPC_MoveParent,
/*31460*/         OPC_MoveChild, 11,
/*31462*/         OPC_RecordNode, // #10 = $lwe
/*31463*/         OPC_MoveParent,
/*31464*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31466*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31469*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31472*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31475*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31478*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31481*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31484*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31487*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4213:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31508*/       0, /*End of Scope*/
/*31509*/     /*Scope*/ 95|128,2/*351*/, /*->31862*/
/*31511*/       OPC_CheckChild0Integer, 85|128,32/*4181*/, 
/*31514*/       OPC_RecordChild1, // #0 = $addr
/*31515*/       OPC_Scope, 68, /*->31585*/ // 5 children in Scope
/*31517*/         OPC_CheckChild1Type, MVT::i32,
/*31519*/         OPC_RecordChild2, // #1 = $rsrc
/*31520*/         OPC_RecordChild3, // #2 = $sampler
/*31521*/         OPC_RecordChild4, // #3 = $dmask
/*31522*/         OPC_RecordChild5, // #4 = $unorm
/*31523*/         OPC_RecordChild6, // #5 = $r128
/*31524*/         OPC_RecordChild7, // #6 = $da
/*31525*/         OPC_MoveChild, 8,
/*31527*/         OPC_RecordNode, // #7 = $glc
/*31528*/         OPC_MoveParent,
/*31529*/         OPC_MoveChild, 9,
/*31531*/         OPC_RecordNode, // #8 = $slc
/*31532*/         OPC_MoveParent,
/*31533*/         OPC_MoveChild, 10,
/*31535*/         OPC_RecordNode, // #9 = $tfe
/*31536*/         OPC_MoveParent,
/*31537*/         OPC_MoveChild, 11,
/*31539*/         OPC_RecordNode, // #10 = $lwe
/*31540*/         OPC_MoveParent,
/*31541*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31543*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31546*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31552*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31555*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31558*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31561*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31564*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4181:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31585*/       /*Scope*/ 68, /*->31654*/
/*31586*/         OPC_CheckChild1Type, MVT::v2i32,
/*31588*/         OPC_RecordChild2, // #1 = $rsrc
/*31589*/         OPC_RecordChild3, // #2 = $sampler
/*31590*/         OPC_RecordChild4, // #3 = $dmask
/*31591*/         OPC_RecordChild5, // #4 = $unorm
/*31592*/         OPC_RecordChild6, // #5 = $r128
/*31593*/         OPC_RecordChild7, // #6 = $da
/*31594*/         OPC_MoveChild, 8,
/*31596*/         OPC_RecordNode, // #7 = $glc
/*31597*/         OPC_MoveParent,
/*31598*/         OPC_MoveChild, 9,
/*31600*/         OPC_RecordNode, // #8 = $slc
/*31601*/         OPC_MoveParent,
/*31602*/         OPC_MoveChild, 10,
/*31604*/         OPC_RecordNode, // #9 = $tfe
/*31605*/         OPC_MoveParent,
/*31606*/         OPC_MoveChild, 11,
/*31608*/         OPC_RecordNode, // #10 = $lwe
/*31609*/         OPC_MoveParent,
/*31610*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31612*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31615*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31618*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31621*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31624*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31627*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31630*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31633*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31636*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4181:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31654*/       /*Scope*/ 68, /*->31723*/
/*31655*/         OPC_CheckChild1Type, MVT::v4i32,
/*31657*/         OPC_RecordChild2, // #1 = $rsrc
/*31658*/         OPC_RecordChild3, // #2 = $sampler
/*31659*/         OPC_RecordChild4, // #3 = $dmask
/*31660*/         OPC_RecordChild5, // #4 = $unorm
/*31661*/         OPC_RecordChild6, // #5 = $r128
/*31662*/         OPC_RecordChild7, // #6 = $da
/*31663*/         OPC_MoveChild, 8,
/*31665*/         OPC_RecordNode, // #7 = $glc
/*31666*/         OPC_MoveParent,
/*31667*/         OPC_MoveChild, 9,
/*31669*/         OPC_RecordNode, // #8 = $slc
/*31670*/         OPC_MoveParent,
/*31671*/         OPC_MoveChild, 10,
/*31673*/         OPC_RecordNode, // #9 = $tfe
/*31674*/         OPC_MoveParent,
/*31675*/         OPC_MoveChild, 11,
/*31677*/         OPC_RecordNode, // #10 = $lwe
/*31678*/         OPC_MoveParent,
/*31679*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31681*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31687*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31690*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31693*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31696*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31699*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4181:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31723*/       /*Scope*/ 68, /*->31792*/
/*31724*/         OPC_CheckChild1Type, MVT::v8i32,
/*31726*/         OPC_RecordChild2, // #1 = $rsrc
/*31727*/         OPC_RecordChild3, // #2 = $sampler
/*31728*/         OPC_RecordChild4, // #3 = $dmask
/*31729*/         OPC_RecordChild5, // #4 = $unorm
/*31730*/         OPC_RecordChild6, // #5 = $r128
/*31731*/         OPC_RecordChild7, // #6 = $da
/*31732*/         OPC_MoveChild, 8,
/*31734*/         OPC_RecordNode, // #7 = $glc
/*31735*/         OPC_MoveParent,
/*31736*/         OPC_MoveChild, 9,
/*31738*/         OPC_RecordNode, // #8 = $slc
/*31739*/         OPC_MoveParent,
/*31740*/         OPC_MoveChild, 10,
/*31742*/         OPC_RecordNode, // #9 = $tfe
/*31743*/         OPC_MoveParent,
/*31744*/         OPC_MoveChild, 11,
/*31746*/         OPC_RecordNode, // #10 = $lwe
/*31747*/         OPC_MoveParent,
/*31748*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31750*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31753*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31756*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31759*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31762*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31768*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31771*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4181:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31792*/       /*Scope*/ 68, /*->31861*/
/*31793*/         OPC_CheckChild1Type, MVT::v16i32,
/*31795*/         OPC_RecordChild2, // #1 = $rsrc
/*31796*/         OPC_RecordChild3, // #2 = $sampler
/*31797*/         OPC_RecordChild4, // #3 = $dmask
/*31798*/         OPC_RecordChild5, // #4 = $unorm
/*31799*/         OPC_RecordChild6, // #5 = $r128
/*31800*/         OPC_RecordChild7, // #6 = $da
/*31801*/         OPC_MoveChild, 8,
/*31803*/         OPC_RecordNode, // #7 = $glc
/*31804*/         OPC_MoveParent,
/*31805*/         OPC_MoveChild, 9,
/*31807*/         OPC_RecordNode, // #8 = $slc
/*31808*/         OPC_MoveParent,
/*31809*/         OPC_MoveChild, 10,
/*31811*/         OPC_RecordNode, // #9 = $tfe
/*31812*/         OPC_MoveParent,
/*31813*/         OPC_MoveChild, 11,
/*31815*/         OPC_RecordNode, // #10 = $lwe
/*31816*/         OPC_MoveParent,
/*31817*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31819*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31822*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31825*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31828*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31831*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31834*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31837*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31840*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4181:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31861*/       0, /*End of Scope*/
/*31862*/     /*Scope*/ 95|128,2/*351*/, /*->32215*/
/*31864*/       OPC_CheckChild0Integer, 84|128,32/*4180*/, 
/*31867*/       OPC_RecordChild1, // #0 = $addr
/*31868*/       OPC_Scope, 68, /*->31938*/ // 5 children in Scope
/*31870*/         OPC_CheckChild1Type, MVT::i32,
/*31872*/         OPC_RecordChild2, // #1 = $rsrc
/*31873*/         OPC_RecordChild3, // #2 = $sampler
/*31874*/         OPC_RecordChild4, // #3 = $dmask
/*31875*/         OPC_RecordChild5, // #4 = $unorm
/*31876*/         OPC_RecordChild6, // #5 = $r128
/*31877*/         OPC_RecordChild7, // #6 = $da
/*31878*/         OPC_MoveChild, 8,
/*31880*/         OPC_RecordNode, // #7 = $glc
/*31881*/         OPC_MoveParent,
/*31882*/         OPC_MoveChild, 9,
/*31884*/         OPC_RecordNode, // #8 = $slc
/*31885*/         OPC_MoveParent,
/*31886*/         OPC_MoveChild, 10,
/*31888*/         OPC_RecordNode, // #9 = $tfe
/*31889*/         OPC_MoveParent,
/*31890*/         OPC_MoveChild, 11,
/*31892*/         OPC_RecordNode, // #10 = $lwe
/*31893*/         OPC_MoveParent,
/*31894*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31896*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31899*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31902*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31905*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31908*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31911*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31914*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31917*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4180:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31938*/       /*Scope*/ 68, /*->32007*/
/*31939*/         OPC_CheckChild1Type, MVT::v2i32,
/*31941*/         OPC_RecordChild2, // #1 = $rsrc
/*31942*/         OPC_RecordChild3, // #2 = $sampler
/*31943*/         OPC_RecordChild4, // #3 = $dmask
/*31944*/         OPC_RecordChild5, // #4 = $unorm
/*31945*/         OPC_RecordChild6, // #5 = $r128
/*31946*/         OPC_RecordChild7, // #6 = $da
/*31947*/         OPC_MoveChild, 8,
/*31949*/         OPC_RecordNode, // #7 = $glc
/*31950*/         OPC_MoveParent,
/*31951*/         OPC_MoveChild, 9,
/*31953*/         OPC_RecordNode, // #8 = $slc
/*31954*/         OPC_MoveParent,
/*31955*/         OPC_MoveChild, 10,
/*31957*/         OPC_RecordNode, // #9 = $tfe
/*31958*/         OPC_MoveParent,
/*31959*/         OPC_MoveChild, 11,
/*31961*/         OPC_RecordNode, // #10 = $lwe
/*31962*/         OPC_MoveParent,
/*31963*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31965*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31974*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4180:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32007*/       /*Scope*/ 68, /*->32076*/
/*32008*/         OPC_CheckChild1Type, MVT::v4i32,
/*32010*/         OPC_RecordChild2, // #1 = $rsrc
/*32011*/         OPC_RecordChild3, // #2 = $sampler
/*32012*/         OPC_RecordChild4, // #3 = $dmask
/*32013*/         OPC_RecordChild5, // #4 = $unorm
/*32014*/         OPC_RecordChild6, // #5 = $r128
/*32015*/         OPC_RecordChild7, // #6 = $da
/*32016*/         OPC_MoveChild, 8,
/*32018*/         OPC_RecordNode, // #7 = $glc
/*32019*/         OPC_MoveParent,
/*32020*/         OPC_MoveChild, 9,
/*32022*/         OPC_RecordNode, // #8 = $slc
/*32023*/         OPC_MoveParent,
/*32024*/         OPC_MoveChild, 10,
/*32026*/         OPC_RecordNode, // #9 = $tfe
/*32027*/         OPC_MoveParent,
/*32028*/         OPC_MoveChild, 11,
/*32030*/         OPC_RecordNode, // #10 = $lwe
/*32031*/         OPC_MoveParent,
/*32032*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32034*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32043*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32055*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4180:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32076*/       /*Scope*/ 68, /*->32145*/
/*32077*/         OPC_CheckChild1Type, MVT::v8i32,
/*32079*/         OPC_RecordChild2, // #1 = $rsrc
/*32080*/         OPC_RecordChild3, // #2 = $sampler
/*32081*/         OPC_RecordChild4, // #3 = $dmask
/*32082*/         OPC_RecordChild5, // #4 = $unorm
/*32083*/         OPC_RecordChild6, // #5 = $r128
/*32084*/         OPC_RecordChild7, // #6 = $da
/*32085*/         OPC_MoveChild, 8,
/*32087*/         OPC_RecordNode, // #7 = $glc
/*32088*/         OPC_MoveParent,
/*32089*/         OPC_MoveChild, 9,
/*32091*/         OPC_RecordNode, // #8 = $slc
/*32092*/         OPC_MoveParent,
/*32093*/         OPC_MoveChild, 10,
/*32095*/         OPC_RecordNode, // #9 = $tfe
/*32096*/         OPC_MoveParent,
/*32097*/         OPC_MoveChild, 11,
/*32099*/         OPC_RecordNode, // #10 = $lwe
/*32100*/         OPC_MoveParent,
/*32101*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32103*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32106*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32109*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32115*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32118*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32121*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32124*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4180:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32145*/       /*Scope*/ 68, /*->32214*/
/*32146*/         OPC_CheckChild1Type, MVT::v16i32,
/*32148*/         OPC_RecordChild2, // #1 = $rsrc
/*32149*/         OPC_RecordChild3, // #2 = $sampler
/*32150*/         OPC_RecordChild4, // #3 = $dmask
/*32151*/         OPC_RecordChild5, // #4 = $unorm
/*32152*/         OPC_RecordChild6, // #5 = $r128
/*32153*/         OPC_RecordChild7, // #6 = $da
/*32154*/         OPC_MoveChild, 8,
/*32156*/         OPC_RecordNode, // #7 = $glc
/*32157*/         OPC_MoveParent,
/*32158*/         OPC_MoveChild, 9,
/*32160*/         OPC_RecordNode, // #8 = $slc
/*32161*/         OPC_MoveParent,
/*32162*/         OPC_MoveChild, 10,
/*32164*/         OPC_RecordNode, // #9 = $tfe
/*32165*/         OPC_MoveParent,
/*32166*/         OPC_MoveChild, 11,
/*32168*/         OPC_RecordNode, // #10 = $lwe
/*32169*/         OPC_MoveParent,
/*32170*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32172*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32175*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32178*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32181*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32184*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32187*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32190*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32193*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4180:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32214*/       0, /*End of Scope*/
/*32215*/     /*Scope*/ 95|128,2/*351*/, /*->32568*/
/*32217*/       OPC_CheckChild0Integer, 119|128,32/*4215*/, 
/*32220*/       OPC_RecordChild1, // #0 = $addr
/*32221*/       OPC_Scope, 68, /*->32291*/ // 5 children in Scope
/*32223*/         OPC_CheckChild1Type, MVT::i32,
/*32225*/         OPC_RecordChild2, // #1 = $rsrc
/*32226*/         OPC_RecordChild3, // #2 = $sampler
/*32227*/         OPC_RecordChild4, // #3 = $dmask
/*32228*/         OPC_RecordChild5, // #4 = $unorm
/*32229*/         OPC_RecordChild6, // #5 = $r128
/*32230*/         OPC_RecordChild7, // #6 = $da
/*32231*/         OPC_MoveChild, 8,
/*32233*/         OPC_RecordNode, // #7 = $glc
/*32234*/         OPC_MoveParent,
/*32235*/         OPC_MoveChild, 9,
/*32237*/         OPC_RecordNode, // #8 = $slc
/*32238*/         OPC_MoveParent,
/*32239*/         OPC_MoveChild, 10,
/*32241*/         OPC_RecordNode, // #9 = $tfe
/*32242*/         OPC_MoveParent,
/*32243*/         OPC_MoveChild, 11,
/*32245*/         OPC_RecordNode, // #10 = $lwe
/*32246*/         OPC_MoveParent,
/*32247*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32249*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32255*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32261*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32264*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32267*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4215:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32291*/       /*Scope*/ 68, /*->32360*/
/*32292*/         OPC_CheckChild1Type, MVT::v2i32,
/*32294*/         OPC_RecordChild2, // #1 = $rsrc
/*32295*/         OPC_RecordChild3, // #2 = $sampler
/*32296*/         OPC_RecordChild4, // #3 = $dmask
/*32297*/         OPC_RecordChild5, // #4 = $unorm
/*32298*/         OPC_RecordChild6, // #5 = $r128
/*32299*/         OPC_RecordChild7, // #6 = $da
/*32300*/         OPC_MoveChild, 8,
/*32302*/         OPC_RecordNode, // #7 = $glc
/*32303*/         OPC_MoveParent,
/*32304*/         OPC_MoveChild, 9,
/*32306*/         OPC_RecordNode, // #8 = $slc
/*32307*/         OPC_MoveParent,
/*32308*/         OPC_MoveChild, 10,
/*32310*/         OPC_RecordNode, // #9 = $tfe
/*32311*/         OPC_MoveParent,
/*32312*/         OPC_MoveChild, 11,
/*32314*/         OPC_RecordNode, // #10 = $lwe
/*32315*/         OPC_MoveParent,
/*32316*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32318*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4215:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32360*/       /*Scope*/ 68, /*->32429*/
/*32361*/         OPC_CheckChild1Type, MVT::v4i32,
/*32363*/         OPC_RecordChild2, // #1 = $rsrc
/*32364*/         OPC_RecordChild3, // #2 = $sampler
/*32365*/         OPC_RecordChild4, // #3 = $dmask
/*32366*/         OPC_RecordChild5, // #4 = $unorm
/*32367*/         OPC_RecordChild6, // #5 = $r128
/*32368*/         OPC_RecordChild7, // #6 = $da
/*32369*/         OPC_MoveChild, 8,
/*32371*/         OPC_RecordNode, // #7 = $glc
/*32372*/         OPC_MoveParent,
/*32373*/         OPC_MoveChild, 9,
/*32375*/         OPC_RecordNode, // #8 = $slc
/*32376*/         OPC_MoveParent,
/*32377*/         OPC_MoveChild, 10,
/*32379*/         OPC_RecordNode, // #9 = $tfe
/*32380*/         OPC_MoveParent,
/*32381*/         OPC_MoveChild, 11,
/*32383*/         OPC_RecordNode, // #10 = $lwe
/*32384*/         OPC_MoveParent,
/*32385*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32387*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32390*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32393*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32396*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32399*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32402*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32405*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32408*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4215:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32429*/       /*Scope*/ 68, /*->32498*/
/*32430*/         OPC_CheckChild1Type, MVT::v8i32,
/*32432*/         OPC_RecordChild2, // #1 = $rsrc
/*32433*/         OPC_RecordChild3, // #2 = $sampler
/*32434*/         OPC_RecordChild4, // #3 = $dmask
/*32435*/         OPC_RecordChild5, // #4 = $unorm
/*32436*/         OPC_RecordChild6, // #5 = $r128
/*32437*/         OPC_RecordChild7, // #6 = $da
/*32438*/         OPC_MoveChild, 8,
/*32440*/         OPC_RecordNode, // #7 = $glc
/*32441*/         OPC_MoveParent,
/*32442*/         OPC_MoveChild, 9,
/*32444*/         OPC_RecordNode, // #8 = $slc
/*32445*/         OPC_MoveParent,
/*32446*/         OPC_MoveChild, 10,
/*32448*/         OPC_RecordNode, // #9 = $tfe
/*32449*/         OPC_MoveParent,
/*32450*/         OPC_MoveChild, 11,
/*32452*/         OPC_RecordNode, // #10 = $lwe
/*32453*/         OPC_MoveParent,
/*32454*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32456*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32459*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32462*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32465*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32468*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32471*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32474*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32477*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4215:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32498*/       /*Scope*/ 68, /*->32567*/
/*32499*/         OPC_CheckChild1Type, MVT::v16i32,
/*32501*/         OPC_RecordChild2, // #1 = $rsrc
/*32502*/         OPC_RecordChild3, // #2 = $sampler
/*32503*/         OPC_RecordChild4, // #3 = $dmask
/*32504*/         OPC_RecordChild5, // #4 = $unorm
/*32505*/         OPC_RecordChild6, // #5 = $r128
/*32506*/         OPC_RecordChild7, // #6 = $da
/*32507*/         OPC_MoveChild, 8,
/*32509*/         OPC_RecordNode, // #7 = $glc
/*32510*/         OPC_MoveParent,
/*32511*/         OPC_MoveChild, 9,
/*32513*/         OPC_RecordNode, // #8 = $slc
/*32514*/         OPC_MoveParent,
/*32515*/         OPC_MoveChild, 10,
/*32517*/         OPC_RecordNode, // #9 = $tfe
/*32518*/         OPC_MoveParent,
/*32519*/         OPC_MoveChild, 11,
/*32521*/         OPC_RecordNode, // #10 = $lwe
/*32522*/         OPC_MoveParent,
/*32523*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32525*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32528*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32531*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32534*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32537*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32540*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32543*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32546*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32549*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4215:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32567*/       0, /*End of Scope*/
/*32568*/     /*Scope*/ 95|128,2/*351*/, /*->32921*/
/*32570*/       OPC_CheckChild0Integer, 109|128,32/*4205*/, 
/*32573*/       OPC_RecordChild1, // #0 = $addr
/*32574*/       OPC_Scope, 68, /*->32644*/ // 5 children in Scope
/*32576*/         OPC_CheckChild1Type, MVT::i32,
/*32578*/         OPC_RecordChild2, // #1 = $rsrc
/*32579*/         OPC_RecordChild3, // #2 = $sampler
/*32580*/         OPC_RecordChild4, // #3 = $dmask
/*32581*/         OPC_RecordChild5, // #4 = $unorm
/*32582*/         OPC_RecordChild6, // #5 = $r128
/*32583*/         OPC_RecordChild7, // #6 = $da
/*32584*/         OPC_MoveChild, 8,
/*32586*/         OPC_RecordNode, // #7 = $glc
/*32587*/         OPC_MoveParent,
/*32588*/         OPC_MoveChild, 9,
/*32590*/         OPC_RecordNode, // #8 = $slc
/*32591*/         OPC_MoveParent,
/*32592*/         OPC_MoveChild, 10,
/*32594*/         OPC_RecordNode, // #9 = $tfe
/*32595*/         OPC_MoveParent,
/*32596*/         OPC_MoveChild, 11,
/*32598*/         OPC_RecordNode, // #10 = $lwe
/*32599*/         OPC_MoveParent,
/*32600*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32602*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32623*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32626*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4205:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32644*/       /*Scope*/ 68, /*->32713*/
/*32645*/         OPC_CheckChild1Type, MVT::v2i32,
/*32647*/         OPC_RecordChild2, // #1 = $rsrc
/*32648*/         OPC_RecordChild3, // #2 = $sampler
/*32649*/         OPC_RecordChild4, // #3 = $dmask
/*32650*/         OPC_RecordChild5, // #4 = $unorm
/*32651*/         OPC_RecordChild6, // #5 = $r128
/*32652*/         OPC_RecordChild7, // #6 = $da
/*32653*/         OPC_MoveChild, 8,
/*32655*/         OPC_RecordNode, // #7 = $glc
/*32656*/         OPC_MoveParent,
/*32657*/         OPC_MoveChild, 9,
/*32659*/         OPC_RecordNode, // #8 = $slc
/*32660*/         OPC_MoveParent,
/*32661*/         OPC_MoveChild, 10,
/*32663*/         OPC_RecordNode, // #9 = $tfe
/*32664*/         OPC_MoveParent,
/*32665*/         OPC_MoveChild, 11,
/*32667*/         OPC_RecordNode, // #10 = $lwe
/*32668*/         OPC_MoveParent,
/*32669*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32671*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32674*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32677*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32680*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32683*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32686*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32689*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32692*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4205:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32713*/       /*Scope*/ 68, /*->32782*/
/*32714*/         OPC_CheckChild1Type, MVT::v4i32,
/*32716*/         OPC_RecordChild2, // #1 = $rsrc
/*32717*/         OPC_RecordChild3, // #2 = $sampler
/*32718*/         OPC_RecordChild4, // #3 = $dmask
/*32719*/         OPC_RecordChild5, // #4 = $unorm
/*32720*/         OPC_RecordChild6, // #5 = $r128
/*32721*/         OPC_RecordChild7, // #6 = $da
/*32722*/         OPC_MoveChild, 8,
/*32724*/         OPC_RecordNode, // #7 = $glc
/*32725*/         OPC_MoveParent,
/*32726*/         OPC_MoveChild, 9,
/*32728*/         OPC_RecordNode, // #8 = $slc
/*32729*/         OPC_MoveParent,
/*32730*/         OPC_MoveChild, 10,
/*32732*/         OPC_RecordNode, // #9 = $tfe
/*32733*/         OPC_MoveParent,
/*32734*/         OPC_MoveChild, 11,
/*32736*/         OPC_RecordNode, // #10 = $lwe
/*32737*/         OPC_MoveParent,
/*32738*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32740*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32743*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32746*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32752*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32755*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32758*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32761*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32764*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4205:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32782*/       /*Scope*/ 68, /*->32851*/
/*32783*/         OPC_CheckChild1Type, MVT::v8i32,
/*32785*/         OPC_RecordChild2, // #1 = $rsrc
/*32786*/         OPC_RecordChild3, // #2 = $sampler
/*32787*/         OPC_RecordChild4, // #3 = $dmask
/*32788*/         OPC_RecordChild5, // #4 = $unorm
/*32789*/         OPC_RecordChild6, // #5 = $r128
/*32790*/         OPC_RecordChild7, // #6 = $da
/*32791*/         OPC_MoveChild, 8,
/*32793*/         OPC_RecordNode, // #7 = $glc
/*32794*/         OPC_MoveParent,
/*32795*/         OPC_MoveChild, 9,
/*32797*/         OPC_RecordNode, // #8 = $slc
/*32798*/         OPC_MoveParent,
/*32799*/         OPC_MoveChild, 10,
/*32801*/         OPC_RecordNode, // #9 = $tfe
/*32802*/         OPC_MoveParent,
/*32803*/         OPC_MoveChild, 11,
/*32805*/         OPC_RecordNode, // #10 = $lwe
/*32806*/         OPC_MoveParent,
/*32807*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32809*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32818*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32830*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32833*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4205:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32851*/       /*Scope*/ 68, /*->32920*/
/*32852*/         OPC_CheckChild1Type, MVT::v16i32,
/*32854*/         OPC_RecordChild2, // #1 = $rsrc
/*32855*/         OPC_RecordChild3, // #2 = $sampler
/*32856*/         OPC_RecordChild4, // #3 = $dmask
/*32857*/         OPC_RecordChild5, // #4 = $unorm
/*32858*/         OPC_RecordChild6, // #5 = $r128
/*32859*/         OPC_RecordChild7, // #6 = $da
/*32860*/         OPC_MoveChild, 8,
/*32862*/         OPC_RecordNode, // #7 = $glc
/*32863*/         OPC_MoveParent,
/*32864*/         OPC_MoveChild, 9,
/*32866*/         OPC_RecordNode, // #8 = $slc
/*32867*/         OPC_MoveParent,
/*32868*/         OPC_MoveChild, 10,
/*32870*/         OPC_RecordNode, // #9 = $tfe
/*32871*/         OPC_MoveParent,
/*32872*/         OPC_MoveChild, 11,
/*32874*/         OPC_RecordNode, // #10 = $lwe
/*32875*/         OPC_MoveParent,
/*32876*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32878*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32887*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32899*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4205:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32920*/       0, /*End of Scope*/
/*32921*/     /*Scope*/ 95|128,2/*351*/, /*->33274*/
/*32923*/       OPC_CheckChild0Integer, 108|128,32/*4204*/, 
/*32926*/       OPC_RecordChild1, // #0 = $addr
/*32927*/       OPC_Scope, 68, /*->32997*/ // 5 children in Scope
/*32929*/         OPC_CheckChild1Type, MVT::i32,
/*32931*/         OPC_RecordChild2, // #1 = $rsrc
/*32932*/         OPC_RecordChild3, // #2 = $sampler
/*32933*/         OPC_RecordChild4, // #3 = $dmask
/*32934*/         OPC_RecordChild5, // #4 = $unorm
/*32935*/         OPC_RecordChild6, // #5 = $r128
/*32936*/         OPC_RecordChild7, // #6 = $da
/*32937*/         OPC_MoveChild, 8,
/*32939*/         OPC_RecordNode, // #7 = $glc
/*32940*/         OPC_MoveParent,
/*32941*/         OPC_MoveChild, 9,
/*32943*/         OPC_RecordNode, // #8 = $slc
/*32944*/         OPC_MoveParent,
/*32945*/         OPC_MoveChild, 10,
/*32947*/         OPC_RecordNode, // #9 = $tfe
/*32948*/         OPC_MoveParent,
/*32949*/         OPC_MoveChild, 11,
/*32951*/         OPC_RecordNode, // #10 = $lwe
/*32952*/         OPC_MoveParent,
/*32953*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32955*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32958*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32961*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32964*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32967*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32970*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32973*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32976*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4204:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32997*/       /*Scope*/ 68, /*->33066*/
/*32998*/         OPC_CheckChild1Type, MVT::v2i32,
/*33000*/         OPC_RecordChild2, // #1 = $rsrc
/*33001*/         OPC_RecordChild3, // #2 = $sampler
/*33002*/         OPC_RecordChild4, // #3 = $dmask
/*33003*/         OPC_RecordChild5, // #4 = $unorm
/*33004*/         OPC_RecordChild6, // #5 = $r128
/*33005*/         OPC_RecordChild7, // #6 = $da
/*33006*/         OPC_MoveChild, 8,
/*33008*/         OPC_RecordNode, // #7 = $glc
/*33009*/         OPC_MoveParent,
/*33010*/         OPC_MoveChild, 9,
/*33012*/         OPC_RecordNode, // #8 = $slc
/*33013*/         OPC_MoveParent,
/*33014*/         OPC_MoveChild, 10,
/*33016*/         OPC_RecordNode, // #9 = $tfe
/*33017*/         OPC_MoveParent,
/*33018*/         OPC_MoveChild, 11,
/*33020*/         OPC_RecordNode, // #10 = $lwe
/*33021*/         OPC_MoveParent,
/*33022*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33024*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33027*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33030*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33033*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33036*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33039*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33042*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33045*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33048*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4204:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33066*/       /*Scope*/ 68, /*->33135*/
/*33067*/         OPC_CheckChild1Type, MVT::v4i32,
/*33069*/         OPC_RecordChild2, // #1 = $rsrc
/*33070*/         OPC_RecordChild3, // #2 = $sampler
/*33071*/         OPC_RecordChild4, // #3 = $dmask
/*33072*/         OPC_RecordChild5, // #4 = $unorm
/*33073*/         OPC_RecordChild6, // #5 = $r128
/*33074*/         OPC_RecordChild7, // #6 = $da
/*33075*/         OPC_MoveChild, 8,
/*33077*/         OPC_RecordNode, // #7 = $glc
/*33078*/         OPC_MoveParent,
/*33079*/         OPC_MoveChild, 9,
/*33081*/         OPC_RecordNode, // #8 = $slc
/*33082*/         OPC_MoveParent,
/*33083*/         OPC_MoveChild, 10,
/*33085*/         OPC_RecordNode, // #9 = $tfe
/*33086*/         OPC_MoveParent,
/*33087*/         OPC_MoveChild, 11,
/*33089*/         OPC_RecordNode, // #10 = $lwe
/*33090*/         OPC_MoveParent,
/*33091*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33093*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33096*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33099*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33105*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33108*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33111*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4204:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33135*/       /*Scope*/ 68, /*->33204*/
/*33136*/         OPC_CheckChild1Type, MVT::v8i32,
/*33138*/         OPC_RecordChild2, // #1 = $rsrc
/*33139*/         OPC_RecordChild3, // #2 = $sampler
/*33140*/         OPC_RecordChild4, // #3 = $dmask
/*33141*/         OPC_RecordChild5, // #4 = $unorm
/*33142*/         OPC_RecordChild6, // #5 = $r128
/*33143*/         OPC_RecordChild7, // #6 = $da
/*33144*/         OPC_MoveChild, 8,
/*33146*/         OPC_RecordNode, // #7 = $glc
/*33147*/         OPC_MoveParent,
/*33148*/         OPC_MoveChild, 9,
/*33150*/         OPC_RecordNode, // #8 = $slc
/*33151*/         OPC_MoveParent,
/*33152*/         OPC_MoveChild, 10,
/*33154*/         OPC_RecordNode, // #9 = $tfe
/*33155*/         OPC_MoveParent,
/*33156*/         OPC_MoveChild, 11,
/*33158*/         OPC_RecordNode, // #10 = $lwe
/*33159*/         OPC_MoveParent,
/*33160*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33162*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4204:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33204*/       /*Scope*/ 68, /*->33273*/
/*33205*/         OPC_CheckChild1Type, MVT::v16i32,
/*33207*/         OPC_RecordChild2, // #1 = $rsrc
/*33208*/         OPC_RecordChild3, // #2 = $sampler
/*33209*/         OPC_RecordChild4, // #3 = $dmask
/*33210*/         OPC_RecordChild5, // #4 = $unorm
/*33211*/         OPC_RecordChild6, // #5 = $r128
/*33212*/         OPC_RecordChild7, // #6 = $da
/*33213*/         OPC_MoveChild, 8,
/*33215*/         OPC_RecordNode, // #7 = $glc
/*33216*/         OPC_MoveParent,
/*33217*/         OPC_MoveChild, 9,
/*33219*/         OPC_RecordNode, // #8 = $slc
/*33220*/         OPC_MoveParent,
/*33221*/         OPC_MoveChild, 10,
/*33223*/         OPC_RecordNode, // #9 = $tfe
/*33224*/         OPC_MoveParent,
/*33225*/         OPC_MoveChild, 11,
/*33227*/         OPC_RecordNode, // #10 = $lwe
/*33228*/         OPC_MoveParent,
/*33229*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33231*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33240*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4204:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33273*/       0, /*End of Scope*/
/*33274*/     /*Scope*/ 95|128,2/*351*/, /*->33627*/
/*33276*/       OPC_CheckChild0Integer, 105|128,32/*4201*/, 
/*33279*/       OPC_RecordChild1, // #0 = $addr
/*33280*/       OPC_Scope, 68, /*->33350*/ // 5 children in Scope
/*33282*/         OPC_CheckChild1Type, MVT::i32,
/*33284*/         OPC_RecordChild2, // #1 = $rsrc
/*33285*/         OPC_RecordChild3, // #2 = $sampler
/*33286*/         OPC_RecordChild4, // #3 = $dmask
/*33287*/         OPC_RecordChild5, // #4 = $unorm
/*33288*/         OPC_RecordChild6, // #5 = $r128
/*33289*/         OPC_RecordChild7, // #6 = $da
/*33290*/         OPC_MoveChild, 8,
/*33292*/         OPC_RecordNode, // #7 = $glc
/*33293*/         OPC_MoveParent,
/*33294*/         OPC_MoveChild, 9,
/*33296*/         OPC_RecordNode, // #8 = $slc
/*33297*/         OPC_MoveParent,
/*33298*/         OPC_MoveChild, 10,
/*33300*/         OPC_RecordNode, // #9 = $tfe
/*33301*/         OPC_MoveParent,
/*33302*/         OPC_MoveChild, 11,
/*33304*/         OPC_RecordNode, // #10 = $lwe
/*33305*/         OPC_MoveParent,
/*33306*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33308*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33311*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33314*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33320*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33323*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33326*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4201:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33350*/       /*Scope*/ 68, /*->33419*/
/*33351*/         OPC_CheckChild1Type, MVT::v2i32,
/*33353*/         OPC_RecordChild2, // #1 = $rsrc
/*33354*/         OPC_RecordChild3, // #2 = $sampler
/*33355*/         OPC_RecordChild4, // #3 = $dmask
/*33356*/         OPC_RecordChild5, // #4 = $unorm
/*33357*/         OPC_RecordChild6, // #5 = $r128
/*33358*/         OPC_RecordChild7, // #6 = $da
/*33359*/         OPC_MoveChild, 8,
/*33361*/         OPC_RecordNode, // #7 = $glc
/*33362*/         OPC_MoveParent,
/*33363*/         OPC_MoveChild, 9,
/*33365*/         OPC_RecordNode, // #8 = $slc
/*33366*/         OPC_MoveParent,
/*33367*/         OPC_MoveChild, 10,
/*33369*/         OPC_RecordNode, // #9 = $tfe
/*33370*/         OPC_MoveParent,
/*33371*/         OPC_MoveChild, 11,
/*33373*/         OPC_RecordNode, // #10 = $lwe
/*33374*/         OPC_MoveParent,
/*33375*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4201:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33419*/       /*Scope*/ 68, /*->33488*/
/*33420*/         OPC_CheckChild1Type, MVT::v4i32,
/*33422*/         OPC_RecordChild2, // #1 = $rsrc
/*33423*/         OPC_RecordChild3, // #2 = $sampler
/*33424*/         OPC_RecordChild4, // #3 = $dmask
/*33425*/         OPC_RecordChild5, // #4 = $unorm
/*33426*/         OPC_RecordChild6, // #5 = $r128
/*33427*/         OPC_RecordChild7, // #6 = $da
/*33428*/         OPC_MoveChild, 8,
/*33430*/         OPC_RecordNode, // #7 = $glc
/*33431*/         OPC_MoveParent,
/*33432*/         OPC_MoveChild, 9,
/*33434*/         OPC_RecordNode, // #8 = $slc
/*33435*/         OPC_MoveParent,
/*33436*/         OPC_MoveChild, 10,
/*33438*/         OPC_RecordNode, // #9 = $tfe
/*33439*/         OPC_MoveParent,
/*33440*/         OPC_MoveChild, 11,
/*33442*/         OPC_RecordNode, // #10 = $lwe
/*33443*/         OPC_MoveParent,
/*33444*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4201:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33488*/       /*Scope*/ 68, /*->33557*/
/*33489*/         OPC_CheckChild1Type, MVT::v8i32,
/*33491*/         OPC_RecordChild2, // #1 = $rsrc
/*33492*/         OPC_RecordChild3, // #2 = $sampler
/*33493*/         OPC_RecordChild4, // #3 = $dmask
/*33494*/         OPC_RecordChild5, // #4 = $unorm
/*33495*/         OPC_RecordChild6, // #5 = $r128
/*33496*/         OPC_RecordChild7, // #6 = $da
/*33497*/         OPC_MoveChild, 8,
/*33499*/         OPC_RecordNode, // #7 = $glc
/*33500*/         OPC_MoveParent,
/*33501*/         OPC_MoveChild, 9,
/*33503*/         OPC_RecordNode, // #8 = $slc
/*33504*/         OPC_MoveParent,
/*33505*/         OPC_MoveChild, 10,
/*33507*/         OPC_RecordNode, // #9 = $tfe
/*33508*/         OPC_MoveParent,
/*33509*/         OPC_MoveChild, 11,
/*33511*/         OPC_RecordNode, // #10 = $lwe
/*33512*/         OPC_MoveParent,
/*33513*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33515*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33518*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33521*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33524*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33527*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33533*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33536*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4201:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33557*/       /*Scope*/ 68, /*->33626*/
/*33558*/         OPC_CheckChild1Type, MVT::v16i32,
/*33560*/         OPC_RecordChild2, // #1 = $rsrc
/*33561*/         OPC_RecordChild3, // #2 = $sampler
/*33562*/         OPC_RecordChild4, // #3 = $dmask
/*33563*/         OPC_RecordChild5, // #4 = $unorm
/*33564*/         OPC_RecordChild6, // #5 = $r128
/*33565*/         OPC_RecordChild7, // #6 = $da
/*33566*/         OPC_MoveChild, 8,
/*33568*/         OPC_RecordNode, // #7 = $glc
/*33569*/         OPC_MoveParent,
/*33570*/         OPC_MoveChild, 9,
/*33572*/         OPC_RecordNode, // #8 = $slc
/*33573*/         OPC_MoveParent,
/*33574*/         OPC_MoveChild, 10,
/*33576*/         OPC_RecordNode, // #9 = $tfe
/*33577*/         OPC_MoveParent,
/*33578*/         OPC_MoveChild, 11,
/*33580*/         OPC_RecordNode, // #10 = $lwe
/*33581*/         OPC_MoveParent,
/*33582*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33584*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33587*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33590*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33593*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33596*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33599*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33602*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33605*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4201:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33626*/       0, /*End of Scope*/
/*33627*/     /*Scope*/ 95|128,2/*351*/, /*->33980*/
/*33629*/       OPC_CheckChild0Integer, 96|128,32/*4192*/, 
/*33632*/       OPC_RecordChild1, // #0 = $addr
/*33633*/       OPC_Scope, 68, /*->33703*/ // 5 children in Scope
/*33635*/         OPC_CheckChild1Type, MVT::i32,
/*33637*/         OPC_RecordChild2, // #1 = $rsrc
/*33638*/         OPC_RecordChild3, // #2 = $sampler
/*33639*/         OPC_RecordChild4, // #3 = $dmask
/*33640*/         OPC_RecordChild5, // #4 = $unorm
/*33641*/         OPC_RecordChild6, // #5 = $r128
/*33642*/         OPC_RecordChild7, // #6 = $da
/*33643*/         OPC_MoveChild, 8,
/*33645*/         OPC_RecordNode, // #7 = $glc
/*33646*/         OPC_MoveParent,
/*33647*/         OPC_MoveChild, 9,
/*33649*/         OPC_RecordNode, // #8 = $slc
/*33650*/         OPC_MoveParent,
/*33651*/         OPC_MoveChild, 10,
/*33653*/         OPC_RecordNode, // #9 = $tfe
/*33654*/         OPC_MoveParent,
/*33655*/         OPC_MoveChild, 11,
/*33657*/         OPC_RecordNode, // #10 = $lwe
/*33658*/         OPC_MoveParent,
/*33659*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33661*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33664*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33667*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33676*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33679*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33682*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4192:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33703*/       /*Scope*/ 68, /*->33772*/
/*33704*/         OPC_CheckChild1Type, MVT::v2i32,
/*33706*/         OPC_RecordChild2, // #1 = $rsrc
/*33707*/         OPC_RecordChild3, // #2 = $sampler
/*33708*/         OPC_RecordChild4, // #3 = $dmask
/*33709*/         OPC_RecordChild5, // #4 = $unorm
/*33710*/         OPC_RecordChild6, // #5 = $r128
/*33711*/         OPC_RecordChild7, // #6 = $da
/*33712*/         OPC_MoveChild, 8,
/*33714*/         OPC_RecordNode, // #7 = $glc
/*33715*/         OPC_MoveParent,
/*33716*/         OPC_MoveChild, 9,
/*33718*/         OPC_RecordNode, // #8 = $slc
/*33719*/         OPC_MoveParent,
/*33720*/         OPC_MoveChild, 10,
/*33722*/         OPC_RecordNode, // #9 = $tfe
/*33723*/         OPC_MoveParent,
/*33724*/         OPC_MoveChild, 11,
/*33726*/         OPC_RecordNode, // #10 = $lwe
/*33727*/         OPC_MoveParent,
/*33728*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33730*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33733*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33736*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33742*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33745*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33748*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33754*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4192:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33772*/       /*Scope*/ 68, /*->33841*/
/*33773*/         OPC_CheckChild1Type, MVT::v4i32,
/*33775*/         OPC_RecordChild2, // #1 = $rsrc
/*33776*/         OPC_RecordChild3, // #2 = $sampler
/*33777*/         OPC_RecordChild4, // #3 = $dmask
/*33778*/         OPC_RecordChild5, // #4 = $unorm
/*33779*/         OPC_RecordChild6, // #5 = $r128
/*33780*/         OPC_RecordChild7, // #6 = $da
/*33781*/         OPC_MoveChild, 8,
/*33783*/         OPC_RecordNode, // #7 = $glc
/*33784*/         OPC_MoveParent,
/*33785*/         OPC_MoveChild, 9,
/*33787*/         OPC_RecordNode, // #8 = $slc
/*33788*/         OPC_MoveParent,
/*33789*/         OPC_MoveChild, 10,
/*33791*/         OPC_RecordNode, // #9 = $tfe
/*33792*/         OPC_MoveParent,
/*33793*/         OPC_MoveChild, 11,
/*33795*/         OPC_RecordNode, // #10 = $lwe
/*33796*/         OPC_MoveParent,
/*33797*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33799*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4192:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33841*/       /*Scope*/ 68, /*->33910*/
/*33842*/         OPC_CheckChild1Type, MVT::v8i32,
/*33844*/         OPC_RecordChild2, // #1 = $rsrc
/*33845*/         OPC_RecordChild3, // #2 = $sampler
/*33846*/         OPC_RecordChild4, // #3 = $dmask
/*33847*/         OPC_RecordChild5, // #4 = $unorm
/*33848*/         OPC_RecordChild6, // #5 = $r128
/*33849*/         OPC_RecordChild7, // #6 = $da
/*33850*/         OPC_MoveChild, 8,
/*33852*/         OPC_RecordNode, // #7 = $glc
/*33853*/         OPC_MoveParent,
/*33854*/         OPC_MoveChild, 9,
/*33856*/         OPC_RecordNode, // #8 = $slc
/*33857*/         OPC_MoveParent,
/*33858*/         OPC_MoveChild, 10,
/*33860*/         OPC_RecordNode, // #9 = $tfe
/*33861*/         OPC_MoveParent,
/*33862*/         OPC_MoveChild, 11,
/*33864*/         OPC_RecordNode, // #10 = $lwe
/*33865*/         OPC_MoveParent,
/*33866*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33868*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33877*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33889*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4192:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33910*/       /*Scope*/ 68, /*->33979*/
/*33911*/         OPC_CheckChild1Type, MVT::v16i32,
/*33913*/         OPC_RecordChild2, // #1 = $rsrc
/*33914*/         OPC_RecordChild3, // #2 = $sampler
/*33915*/         OPC_RecordChild4, // #3 = $dmask
/*33916*/         OPC_RecordChild5, // #4 = $unorm
/*33917*/         OPC_RecordChild6, // #5 = $r128
/*33918*/         OPC_RecordChild7, // #6 = $da
/*33919*/         OPC_MoveChild, 8,
/*33921*/         OPC_RecordNode, // #7 = $glc
/*33922*/         OPC_MoveParent,
/*33923*/         OPC_MoveChild, 9,
/*33925*/         OPC_RecordNode, // #8 = $slc
/*33926*/         OPC_MoveParent,
/*33927*/         OPC_MoveChild, 10,
/*33929*/         OPC_RecordNode, // #9 = $tfe
/*33930*/         OPC_MoveParent,
/*33931*/         OPC_MoveChild, 11,
/*33933*/         OPC_RecordNode, // #10 = $lwe
/*33934*/         OPC_MoveParent,
/*33935*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33937*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33943*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33946*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33952*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33955*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4192:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33979*/       0, /*End of Scope*/
/*33980*/     /*Scope*/ 95|128,2/*351*/, /*->34333*/
/*33982*/       OPC_CheckChild0Integer, 100|128,32/*4196*/, 
/*33985*/       OPC_RecordChild1, // #0 = $addr
/*33986*/       OPC_Scope, 68, /*->34056*/ // 5 children in Scope
/*33988*/         OPC_CheckChild1Type, MVT::i32,
/*33990*/         OPC_RecordChild2, // #1 = $rsrc
/*33991*/         OPC_RecordChild3, // #2 = $sampler
/*33992*/         OPC_RecordChild4, // #3 = $dmask
/*33993*/         OPC_RecordChild5, // #4 = $unorm
/*33994*/         OPC_RecordChild6, // #5 = $r128
/*33995*/         OPC_RecordChild7, // #6 = $da
/*33996*/         OPC_MoveChild, 8,
/*33998*/         OPC_RecordNode, // #7 = $glc
/*33999*/         OPC_MoveParent,
/*34000*/         OPC_MoveChild, 9,
/*34002*/         OPC_RecordNode, // #8 = $slc
/*34003*/         OPC_MoveParent,
/*34004*/         OPC_MoveChild, 10,
/*34006*/         OPC_RecordNode, // #9 = $tfe
/*34007*/         OPC_MoveParent,
/*34008*/         OPC_MoveChild, 11,
/*34010*/         OPC_RecordNode, // #10 = $lwe
/*34011*/         OPC_MoveParent,
/*34012*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34014*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34023*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34035*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34038*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34056*/       /*Scope*/ 68, /*->34125*/
/*34057*/         OPC_CheckChild1Type, MVT::v2i32,
/*34059*/         OPC_RecordChild2, // #1 = $rsrc
/*34060*/         OPC_RecordChild3, // #2 = $sampler
/*34061*/         OPC_RecordChild4, // #3 = $dmask
/*34062*/         OPC_RecordChild5, // #4 = $unorm
/*34063*/         OPC_RecordChild6, // #5 = $r128
/*34064*/         OPC_RecordChild7, // #6 = $da
/*34065*/         OPC_MoveChild, 8,
/*34067*/         OPC_RecordNode, // #7 = $glc
/*34068*/         OPC_MoveParent,
/*34069*/         OPC_MoveChild, 9,
/*34071*/         OPC_RecordNode, // #8 = $slc
/*34072*/         OPC_MoveParent,
/*34073*/         OPC_MoveChild, 10,
/*34075*/         OPC_RecordNode, // #9 = $tfe
/*34076*/         OPC_MoveParent,
/*34077*/         OPC_MoveChild, 11,
/*34079*/         OPC_RecordNode, // #10 = $lwe
/*34080*/         OPC_MoveParent,
/*34081*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34083*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34092*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34104*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34125*/       /*Scope*/ 68, /*->34194*/
/*34126*/         OPC_CheckChild1Type, MVT::v4i32,
/*34128*/         OPC_RecordChild2, // #1 = $rsrc
/*34129*/         OPC_RecordChild3, // #2 = $sampler
/*34130*/         OPC_RecordChild4, // #3 = $dmask
/*34131*/         OPC_RecordChild5, // #4 = $unorm
/*34132*/         OPC_RecordChild6, // #5 = $r128
/*34133*/         OPC_RecordChild7, // #6 = $da
/*34134*/         OPC_MoveChild, 8,
/*34136*/         OPC_RecordNode, // #7 = $glc
/*34137*/         OPC_MoveParent,
/*34138*/         OPC_MoveChild, 9,
/*34140*/         OPC_RecordNode, // #8 = $slc
/*34141*/         OPC_MoveParent,
/*34142*/         OPC_MoveChild, 10,
/*34144*/         OPC_RecordNode, // #9 = $tfe
/*34145*/         OPC_MoveParent,
/*34146*/         OPC_MoveChild, 11,
/*34148*/         OPC_RecordNode, // #10 = $lwe
/*34149*/         OPC_MoveParent,
/*34150*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34152*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34155*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34158*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34164*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34167*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34170*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34176*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34194*/       /*Scope*/ 68, /*->34263*/
/*34195*/         OPC_CheckChild1Type, MVT::v8i32,
/*34197*/         OPC_RecordChild2, // #1 = $rsrc
/*34198*/         OPC_RecordChild3, // #2 = $sampler
/*34199*/         OPC_RecordChild4, // #3 = $dmask
/*34200*/         OPC_RecordChild5, // #4 = $unorm
/*34201*/         OPC_RecordChild6, // #5 = $r128
/*34202*/         OPC_RecordChild7, // #6 = $da
/*34203*/         OPC_MoveChild, 8,
/*34205*/         OPC_RecordNode, // #7 = $glc
/*34206*/         OPC_MoveParent,
/*34207*/         OPC_MoveChild, 9,
/*34209*/         OPC_RecordNode, // #8 = $slc
/*34210*/         OPC_MoveParent,
/*34211*/         OPC_MoveChild, 10,
/*34213*/         OPC_RecordNode, // #9 = $tfe
/*34214*/         OPC_MoveParent,
/*34215*/         OPC_MoveChild, 11,
/*34217*/         OPC_RecordNode, // #10 = $lwe
/*34218*/         OPC_MoveParent,
/*34219*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34221*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34224*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34227*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34230*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34233*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34236*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34239*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34263*/       /*Scope*/ 68, /*->34332*/
/*34264*/         OPC_CheckChild1Type, MVT::v16i32,
/*34266*/         OPC_RecordChild2, // #1 = $rsrc
/*34267*/         OPC_RecordChild3, // #2 = $sampler
/*34268*/         OPC_RecordChild4, // #3 = $dmask
/*34269*/         OPC_RecordChild5, // #4 = $unorm
/*34270*/         OPC_RecordChild6, // #5 = $r128
/*34271*/         OPC_RecordChild7, // #6 = $da
/*34272*/         OPC_MoveChild, 8,
/*34274*/         OPC_RecordNode, // #7 = $glc
/*34275*/         OPC_MoveParent,
/*34276*/         OPC_MoveChild, 9,
/*34278*/         OPC_RecordNode, // #8 = $slc
/*34279*/         OPC_MoveParent,
/*34280*/         OPC_MoveChild, 10,
/*34282*/         OPC_RecordNode, // #9 = $tfe
/*34283*/         OPC_MoveParent,
/*34284*/         OPC_MoveChild, 11,
/*34286*/         OPC_RecordNode, // #10 = $lwe
/*34287*/         OPC_MoveParent,
/*34288*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34290*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34332*/       0, /*End of Scope*/
/*34333*/     /*Scope*/ 95|128,2/*351*/, /*->34686*/
/*34335*/       OPC_CheckChild0Integer, 99|128,32/*4195*/, 
/*34338*/       OPC_RecordChild1, // #0 = $addr
/*34339*/       OPC_Scope, 68, /*->34409*/ // 5 children in Scope
/*34341*/         OPC_CheckChild1Type, MVT::i32,
/*34343*/         OPC_RecordChild2, // #1 = $rsrc
/*34344*/         OPC_RecordChild3, // #2 = $sampler
/*34345*/         OPC_RecordChild4, // #3 = $dmask
/*34346*/         OPC_RecordChild5, // #4 = $unorm
/*34347*/         OPC_RecordChild6, // #5 = $r128
/*34348*/         OPC_RecordChild7, // #6 = $da
/*34349*/         OPC_MoveChild, 8,
/*34351*/         OPC_RecordNode, // #7 = $glc
/*34352*/         OPC_MoveParent,
/*34353*/         OPC_MoveChild, 9,
/*34355*/         OPC_RecordNode, // #8 = $slc
/*34356*/         OPC_MoveParent,
/*34357*/         OPC_MoveChild, 10,
/*34359*/         OPC_RecordNode, // #9 = $tfe
/*34360*/         OPC_MoveParent,
/*34361*/         OPC_MoveChild, 11,
/*34363*/         OPC_RecordNode, // #10 = $lwe
/*34364*/         OPC_MoveParent,
/*34365*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34367*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34370*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34373*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34376*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34379*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34382*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34385*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34388*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34409*/       /*Scope*/ 68, /*->34478*/
/*34410*/         OPC_CheckChild1Type, MVT::v2i32,
/*34412*/         OPC_RecordChild2, // #1 = $rsrc
/*34413*/         OPC_RecordChild3, // #2 = $sampler
/*34414*/         OPC_RecordChild4, // #3 = $dmask
/*34415*/         OPC_RecordChild5, // #4 = $unorm
/*34416*/         OPC_RecordChild6, // #5 = $r128
/*34417*/         OPC_RecordChild7, // #6 = $da
/*34418*/         OPC_MoveChild, 8,
/*34420*/         OPC_RecordNode, // #7 = $glc
/*34421*/         OPC_MoveParent,
/*34422*/         OPC_MoveChild, 9,
/*34424*/         OPC_RecordNode, // #8 = $slc
/*34425*/         OPC_MoveParent,
/*34426*/         OPC_MoveChild, 10,
/*34428*/         OPC_RecordNode, // #9 = $tfe
/*34429*/         OPC_MoveParent,
/*34430*/         OPC_MoveChild, 11,
/*34432*/         OPC_RecordNode, // #10 = $lwe
/*34433*/         OPC_MoveParent,
/*34434*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34436*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34457*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34478*/       /*Scope*/ 68, /*->34547*/
/*34479*/         OPC_CheckChild1Type, MVT::v4i32,
/*34481*/         OPC_RecordChild2, // #1 = $rsrc
/*34482*/         OPC_RecordChild3, // #2 = $sampler
/*34483*/         OPC_RecordChild4, // #3 = $dmask
/*34484*/         OPC_RecordChild5, // #4 = $unorm
/*34485*/         OPC_RecordChild6, // #5 = $r128
/*34486*/         OPC_RecordChild7, // #6 = $da
/*34487*/         OPC_MoveChild, 8,
/*34489*/         OPC_RecordNode, // #7 = $glc
/*34490*/         OPC_MoveParent,
/*34491*/         OPC_MoveChild, 9,
/*34493*/         OPC_RecordNode, // #8 = $slc
/*34494*/         OPC_MoveParent,
/*34495*/         OPC_MoveChild, 10,
/*34497*/         OPC_RecordNode, // #9 = $tfe
/*34498*/         OPC_MoveParent,
/*34499*/         OPC_MoveChild, 11,
/*34501*/         OPC_RecordNode, // #10 = $lwe
/*34502*/         OPC_MoveParent,
/*34503*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34547*/       /*Scope*/ 68, /*->34616*/
/*34548*/         OPC_CheckChild1Type, MVT::v8i32,
/*34550*/         OPC_RecordChild2, // #1 = $rsrc
/*34551*/         OPC_RecordChild3, // #2 = $sampler
/*34552*/         OPC_RecordChild4, // #3 = $dmask
/*34553*/         OPC_RecordChild5, // #4 = $unorm
/*34554*/         OPC_RecordChild6, // #5 = $r128
/*34555*/         OPC_RecordChild7, // #6 = $da
/*34556*/         OPC_MoveChild, 8,
/*34558*/         OPC_RecordNode, // #7 = $glc
/*34559*/         OPC_MoveParent,
/*34560*/         OPC_MoveChild, 9,
/*34562*/         OPC_RecordNode, // #8 = $slc
/*34563*/         OPC_MoveParent,
/*34564*/         OPC_MoveChild, 10,
/*34566*/         OPC_RecordNode, // #9 = $tfe
/*34567*/         OPC_MoveParent,
/*34568*/         OPC_MoveChild, 11,
/*34570*/         OPC_RecordNode, // #10 = $lwe
/*34571*/         OPC_MoveParent,
/*34572*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34574*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34577*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34580*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34583*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34586*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34592*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34595*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34616*/       /*Scope*/ 68, /*->34685*/
/*34617*/         OPC_CheckChild1Type, MVT::v16i32,
/*34619*/         OPC_RecordChild2, // #1 = $rsrc
/*34620*/         OPC_RecordChild3, // #2 = $sampler
/*34621*/         OPC_RecordChild4, // #3 = $dmask
/*34622*/         OPC_RecordChild5, // #4 = $unorm
/*34623*/         OPC_RecordChild6, // #5 = $r128
/*34624*/         OPC_RecordChild7, // #6 = $da
/*34625*/         OPC_MoveChild, 8,
/*34627*/         OPC_RecordNode, // #7 = $glc
/*34628*/         OPC_MoveParent,
/*34629*/         OPC_MoveChild, 9,
/*34631*/         OPC_RecordNode, // #8 = $slc
/*34632*/         OPC_MoveParent,
/*34633*/         OPC_MoveChild, 10,
/*34635*/         OPC_RecordNode, // #9 = $tfe
/*34636*/         OPC_MoveParent,
/*34637*/         OPC_MoveChild, 11,
/*34639*/         OPC_RecordNode, // #10 = $lwe
/*34640*/         OPC_MoveParent,
/*34641*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34643*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34646*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34649*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34652*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34655*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34658*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34661*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34664*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4195:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34685*/       0, /*End of Scope*/
/*34686*/     /*Scope*/ 95|128,2/*351*/, /*->35039*/
/*34688*/       OPC_CheckChild0Integer, 102|128,32/*4198*/, 
/*34691*/       OPC_RecordChild1, // #0 = $addr
/*34692*/       OPC_Scope, 68, /*->34762*/ // 5 children in Scope
/*34694*/         OPC_CheckChild1Type, MVT::i32,
/*34696*/         OPC_RecordChild2, // #1 = $rsrc
/*34697*/         OPC_RecordChild3, // #2 = $sampler
/*34698*/         OPC_RecordChild4, // #3 = $dmask
/*34699*/         OPC_RecordChild5, // #4 = $unorm
/*34700*/         OPC_RecordChild6, // #5 = $r128
/*34701*/         OPC_RecordChild7, // #6 = $da
/*34702*/         OPC_MoveChild, 8,
/*34704*/         OPC_RecordNode, // #7 = $glc
/*34705*/         OPC_MoveParent,
/*34706*/         OPC_MoveChild, 9,
/*34708*/         OPC_RecordNode, // #8 = $slc
/*34709*/         OPC_MoveParent,
/*34710*/         OPC_MoveChild, 10,
/*34712*/         OPC_RecordNode, // #9 = $tfe
/*34713*/         OPC_MoveParent,
/*34714*/         OPC_MoveChild, 11,
/*34716*/         OPC_RecordNode, // #10 = $lwe
/*34717*/         OPC_MoveParent,
/*34718*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34720*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34723*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34726*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34729*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34732*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34735*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34738*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34741*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34744*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4198:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34762*/       /*Scope*/ 68, /*->34831*/
/*34763*/         OPC_CheckChild1Type, MVT::v2i32,
/*34765*/         OPC_RecordChild2, // #1 = $rsrc
/*34766*/         OPC_RecordChild3, // #2 = $sampler
/*34767*/         OPC_RecordChild4, // #3 = $dmask
/*34768*/         OPC_RecordChild5, // #4 = $unorm
/*34769*/         OPC_RecordChild6, // #5 = $r128
/*34770*/         OPC_RecordChild7, // #6 = $da
/*34771*/         OPC_MoveChild, 8,
/*34773*/         OPC_RecordNode, // #7 = $glc
/*34774*/         OPC_MoveParent,
/*34775*/         OPC_MoveChild, 9,
/*34777*/         OPC_RecordNode, // #8 = $slc
/*34778*/         OPC_MoveParent,
/*34779*/         OPC_MoveChild, 10,
/*34781*/         OPC_RecordNode, // #9 = $tfe
/*34782*/         OPC_MoveParent,
/*34783*/         OPC_MoveChild, 11,
/*34785*/         OPC_RecordNode, // #10 = $lwe
/*34786*/         OPC_MoveParent,
/*34787*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34789*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34798*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34813*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4198:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34831*/       /*Scope*/ 68, /*->34900*/
/*34832*/         OPC_CheckChild1Type, MVT::v4i32,
/*34834*/         OPC_RecordChild2, // #1 = $rsrc
/*34835*/         OPC_RecordChild3, // #2 = $sampler
/*34836*/         OPC_RecordChild4, // #3 = $dmask
/*34837*/         OPC_RecordChild5, // #4 = $unorm
/*34838*/         OPC_RecordChild6, // #5 = $r128
/*34839*/         OPC_RecordChild7, // #6 = $da
/*34840*/         OPC_MoveChild, 8,
/*34842*/         OPC_RecordNode, // #7 = $glc
/*34843*/         OPC_MoveParent,
/*34844*/         OPC_MoveChild, 9,
/*34846*/         OPC_RecordNode, // #8 = $slc
/*34847*/         OPC_MoveParent,
/*34848*/         OPC_MoveChild, 10,
/*34850*/         OPC_RecordNode, // #9 = $tfe
/*34851*/         OPC_MoveParent,
/*34852*/         OPC_MoveChild, 11,
/*34854*/         OPC_RecordNode, // #10 = $lwe
/*34855*/         OPC_MoveParent,
/*34856*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34858*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34867*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34879*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4198:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34900*/       /*Scope*/ 68, /*->34969*/
/*34901*/         OPC_CheckChild1Type, MVT::v8i32,
/*34903*/         OPC_RecordChild2, // #1 = $rsrc
/*34904*/         OPC_RecordChild3, // #2 = $sampler
/*34905*/         OPC_RecordChild4, // #3 = $dmask
/*34906*/         OPC_RecordChild5, // #4 = $unorm
/*34907*/         OPC_RecordChild6, // #5 = $r128
/*34908*/         OPC_RecordChild7, // #6 = $da
/*34909*/         OPC_MoveChild, 8,
/*34911*/         OPC_RecordNode, // #7 = $glc
/*34912*/         OPC_MoveParent,
/*34913*/         OPC_MoveChild, 9,
/*34915*/         OPC_RecordNode, // #8 = $slc
/*34916*/         OPC_MoveParent,
/*34917*/         OPC_MoveChild, 10,
/*34919*/         OPC_RecordNode, // #9 = $tfe
/*34920*/         OPC_MoveParent,
/*34921*/         OPC_MoveChild, 11,
/*34923*/         OPC_RecordNode, // #10 = $lwe
/*34924*/         OPC_MoveParent,
/*34925*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34927*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34930*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34933*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34936*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34939*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34942*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34945*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34948*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34951*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4198:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34969*/       /*Scope*/ 68, /*->35038*/
/*34970*/         OPC_CheckChild1Type, MVT::v16i32,
/*34972*/         OPC_RecordChild2, // #1 = $rsrc
/*34973*/         OPC_RecordChild3, // #2 = $sampler
/*34974*/         OPC_RecordChild4, // #3 = $dmask
/*34975*/         OPC_RecordChild5, // #4 = $unorm
/*34976*/         OPC_RecordChild6, // #5 = $r128
/*34977*/         OPC_RecordChild7, // #6 = $da
/*34978*/         OPC_MoveChild, 8,
/*34980*/         OPC_RecordNode, // #7 = $glc
/*34981*/         OPC_MoveParent,
/*34982*/         OPC_MoveChild, 9,
/*34984*/         OPC_RecordNode, // #8 = $slc
/*34985*/         OPC_MoveParent,
/*34986*/         OPC_MoveChild, 10,
/*34988*/         OPC_RecordNode, // #9 = $tfe
/*34989*/         OPC_MoveParent,
/*34990*/         OPC_MoveChild, 11,
/*34992*/         OPC_RecordNode, // #10 = $lwe
/*34993*/         OPC_MoveParent,
/*34994*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34996*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34999*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35002*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35005*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35008*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35011*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35014*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35017*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4198:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35038*/       0, /*End of Scope*/
/*35039*/     /*Scope*/ 95|128,2/*351*/, /*->35392*/
/*35041*/       OPC_CheckChild0Integer, 90|128,32/*4186*/, 
/*35044*/       OPC_RecordChild1, // #0 = $addr
/*35045*/       OPC_Scope, 68, /*->35115*/ // 5 children in Scope
/*35047*/         OPC_CheckChild1Type, MVT::i32,
/*35049*/         OPC_RecordChild2, // #1 = $rsrc
/*35050*/         OPC_RecordChild3, // #2 = $sampler
/*35051*/         OPC_RecordChild4, // #3 = $dmask
/*35052*/         OPC_RecordChild5, // #4 = $unorm
/*35053*/         OPC_RecordChild6, // #5 = $r128
/*35054*/         OPC_RecordChild7, // #6 = $da
/*35055*/         OPC_MoveChild, 8,
/*35057*/         OPC_RecordNode, // #7 = $glc
/*35058*/         OPC_MoveParent,
/*35059*/         OPC_MoveChild, 9,
/*35061*/         OPC_RecordNode, // #8 = $slc
/*35062*/         OPC_MoveParent,
/*35063*/         OPC_MoveChild, 10,
/*35065*/         OPC_RecordNode, // #9 = $tfe
/*35066*/         OPC_MoveParent,
/*35067*/         OPC_MoveChild, 11,
/*35069*/         OPC_RecordNode, // #10 = $lwe
/*35070*/         OPC_MoveParent,
/*35071*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35073*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35076*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35079*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35082*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35085*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35091*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35094*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4186:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35115*/       /*Scope*/ 68, /*->35184*/
/*35116*/         OPC_CheckChild1Type, MVT::v2i32,
/*35118*/         OPC_RecordChild2, // #1 = $rsrc
/*35119*/         OPC_RecordChild3, // #2 = $sampler
/*35120*/         OPC_RecordChild4, // #3 = $dmask
/*35121*/         OPC_RecordChild5, // #4 = $unorm
/*35122*/         OPC_RecordChild6, // #5 = $r128
/*35123*/         OPC_RecordChild7, // #6 = $da
/*35124*/         OPC_MoveChild, 8,
/*35126*/         OPC_RecordNode, // #7 = $glc
/*35127*/         OPC_MoveParent,
/*35128*/         OPC_MoveChild, 9,
/*35130*/         OPC_RecordNode, // #8 = $slc
/*35131*/         OPC_MoveParent,
/*35132*/         OPC_MoveChild, 10,
/*35134*/         OPC_RecordNode, // #9 = $tfe
/*35135*/         OPC_MoveParent,
/*35136*/         OPC_MoveChild, 11,
/*35138*/         OPC_RecordNode, // #10 = $lwe
/*35139*/         OPC_MoveParent,
/*35140*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35142*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35145*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35148*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35151*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35154*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35157*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35160*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4186:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35184*/       /*Scope*/ 68, /*->35253*/
/*35185*/         OPC_CheckChild1Type, MVT::v4i32,
/*35187*/         OPC_RecordChild2, // #1 = $rsrc
/*35188*/         OPC_RecordChild3, // #2 = $sampler
/*35189*/         OPC_RecordChild4, // #3 = $dmask
/*35190*/         OPC_RecordChild5, // #4 = $unorm
/*35191*/         OPC_RecordChild6, // #5 = $r128
/*35192*/         OPC_RecordChild7, // #6 = $da
/*35193*/         OPC_MoveChild, 8,
/*35195*/         OPC_RecordNode, // #7 = $glc
/*35196*/         OPC_MoveParent,
/*35197*/         OPC_MoveChild, 9,
/*35199*/         OPC_RecordNode, // #8 = $slc
/*35200*/         OPC_MoveParent,
/*35201*/         OPC_MoveChild, 10,
/*35203*/         OPC_RecordNode, // #9 = $tfe
/*35204*/         OPC_MoveParent,
/*35205*/         OPC_MoveChild, 11,
/*35207*/         OPC_RecordNode, // #10 = $lwe
/*35208*/         OPC_MoveParent,
/*35209*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35211*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35214*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35217*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35223*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35229*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4186:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35253*/       /*Scope*/ 68, /*->35322*/
/*35254*/         OPC_CheckChild1Type, MVT::v8i32,
/*35256*/         OPC_RecordChild2, // #1 = $rsrc
/*35257*/         OPC_RecordChild3, // #2 = $sampler
/*35258*/         OPC_RecordChild4, // #3 = $dmask
/*35259*/         OPC_RecordChild5, // #4 = $unorm
/*35260*/         OPC_RecordChild6, // #5 = $r128
/*35261*/         OPC_RecordChild7, // #6 = $da
/*35262*/         OPC_MoveChild, 8,
/*35264*/         OPC_RecordNode, // #7 = $glc
/*35265*/         OPC_MoveParent,
/*35266*/         OPC_MoveChild, 9,
/*35268*/         OPC_RecordNode, // #8 = $slc
/*35269*/         OPC_MoveParent,
/*35270*/         OPC_MoveChild, 10,
/*35272*/         OPC_RecordNode, // #9 = $tfe
/*35273*/         OPC_MoveParent,
/*35274*/         OPC_MoveChild, 11,
/*35276*/         OPC_RecordNode, // #10 = $lwe
/*35277*/         OPC_MoveParent,
/*35278*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35280*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35283*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35286*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35289*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35292*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35295*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35298*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35301*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4186:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35322*/       /*Scope*/ 68, /*->35391*/
/*35323*/         OPC_CheckChild1Type, MVT::v16i32,
/*35325*/         OPC_RecordChild2, // #1 = $rsrc
/*35326*/         OPC_RecordChild3, // #2 = $sampler
/*35327*/         OPC_RecordChild4, // #3 = $dmask
/*35328*/         OPC_RecordChild5, // #4 = $unorm
/*35329*/         OPC_RecordChild6, // #5 = $r128
/*35330*/         OPC_RecordChild7, // #6 = $da
/*35331*/         OPC_MoveChild, 8,
/*35333*/         OPC_RecordNode, // #7 = $glc
/*35334*/         OPC_MoveParent,
/*35335*/         OPC_MoveChild, 9,
/*35337*/         OPC_RecordNode, // #8 = $slc
/*35338*/         OPC_MoveParent,
/*35339*/         OPC_MoveChild, 10,
/*35341*/         OPC_RecordNode, // #9 = $tfe
/*35342*/         OPC_MoveParent,
/*35343*/         OPC_MoveChild, 11,
/*35345*/         OPC_RecordNode, // #10 = $lwe
/*35346*/         OPC_MoveParent,
/*35347*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35349*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35352*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35355*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35361*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35364*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35367*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35370*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4186:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35391*/       0, /*End of Scope*/
/*35392*/     /*Scope*/ 95|128,2/*351*/, /*->35745*/
/*35394*/       OPC_CheckChild0Integer, 89|128,32/*4185*/, 
/*35397*/       OPC_RecordChild1, // #0 = $addr
/*35398*/       OPC_Scope, 68, /*->35468*/ // 5 children in Scope
/*35400*/         OPC_CheckChild1Type, MVT::i32,
/*35402*/         OPC_RecordChild2, // #1 = $rsrc
/*35403*/         OPC_RecordChild3, // #2 = $sampler
/*35404*/         OPC_RecordChild4, // #3 = $dmask
/*35405*/         OPC_RecordChild5, // #4 = $unorm
/*35406*/         OPC_RecordChild6, // #5 = $r128
/*35407*/         OPC_RecordChild7, // #6 = $da
/*35408*/         OPC_MoveChild, 8,
/*35410*/         OPC_RecordNode, // #7 = $glc
/*35411*/         OPC_MoveParent,
/*35412*/         OPC_MoveChild, 9,
/*35414*/         OPC_RecordNode, // #8 = $slc
/*35415*/         OPC_MoveParent,
/*35416*/         OPC_MoveChild, 10,
/*35418*/         OPC_RecordNode, // #9 = $tfe
/*35419*/         OPC_MoveParent,
/*35420*/         OPC_MoveChild, 11,
/*35422*/         OPC_RecordNode, // #10 = $lwe
/*35423*/         OPC_MoveParent,
/*35424*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35426*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35429*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35432*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35435*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35438*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35441*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35444*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35447*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4185:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35468*/       /*Scope*/ 68, /*->35537*/
/*35469*/         OPC_CheckChild1Type, MVT::v2i32,
/*35471*/         OPC_RecordChild2, // #1 = $rsrc
/*35472*/         OPC_RecordChild3, // #2 = $sampler
/*35473*/         OPC_RecordChild4, // #3 = $dmask
/*35474*/         OPC_RecordChild5, // #4 = $unorm
/*35475*/         OPC_RecordChild6, // #5 = $r128
/*35476*/         OPC_RecordChild7, // #6 = $da
/*35477*/         OPC_MoveChild, 8,
/*35479*/         OPC_RecordNode, // #7 = $glc
/*35480*/         OPC_MoveParent,
/*35481*/         OPC_MoveChild, 9,
/*35483*/         OPC_RecordNode, // #8 = $slc
/*35484*/         OPC_MoveParent,
/*35485*/         OPC_MoveChild, 10,
/*35487*/         OPC_RecordNode, // #9 = $tfe
/*35488*/         OPC_MoveParent,
/*35489*/         OPC_MoveChild, 11,
/*35491*/         OPC_RecordNode, // #10 = $lwe
/*35492*/         OPC_MoveParent,
/*35493*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35495*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35504*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35516*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4185:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35537*/       /*Scope*/ 68, /*->35606*/
/*35538*/         OPC_CheckChild1Type, MVT::v4i32,
/*35540*/         OPC_RecordChild2, // #1 = $rsrc
/*35541*/         OPC_RecordChild3, // #2 = $sampler
/*35542*/         OPC_RecordChild4, // #3 = $dmask
/*35543*/         OPC_RecordChild5, // #4 = $unorm
/*35544*/         OPC_RecordChild6, // #5 = $r128
/*35545*/         OPC_RecordChild7, // #6 = $da
/*35546*/         OPC_MoveChild, 8,
/*35548*/         OPC_RecordNode, // #7 = $glc
/*35549*/         OPC_MoveParent,
/*35550*/         OPC_MoveChild, 9,
/*35552*/         OPC_RecordNode, // #8 = $slc
/*35553*/         OPC_MoveParent,
/*35554*/         OPC_MoveChild, 10,
/*35556*/         OPC_RecordNode, // #9 = $tfe
/*35557*/         OPC_MoveParent,
/*35558*/         OPC_MoveChild, 11,
/*35560*/         OPC_RecordNode, // #10 = $lwe
/*35561*/         OPC_MoveParent,
/*35562*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35564*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35573*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35585*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4185:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35606*/       /*Scope*/ 68, /*->35675*/
/*35607*/         OPC_CheckChild1Type, MVT::v8i32,
/*35609*/         OPC_RecordChild2, // #1 = $rsrc
/*35610*/         OPC_RecordChild3, // #2 = $sampler
/*35611*/         OPC_RecordChild4, // #3 = $dmask
/*35612*/         OPC_RecordChild5, // #4 = $unorm
/*35613*/         OPC_RecordChild6, // #5 = $r128
/*35614*/         OPC_RecordChild7, // #6 = $da
/*35615*/         OPC_MoveChild, 8,
/*35617*/         OPC_RecordNode, // #7 = $glc
/*35618*/         OPC_MoveParent,
/*35619*/         OPC_MoveChild, 9,
/*35621*/         OPC_RecordNode, // #8 = $slc
/*35622*/         OPC_MoveParent,
/*35623*/         OPC_MoveChild, 10,
/*35625*/         OPC_RecordNode, // #9 = $tfe
/*35626*/         OPC_MoveParent,
/*35627*/         OPC_MoveChild, 11,
/*35629*/         OPC_RecordNode, // #10 = $lwe
/*35630*/         OPC_MoveParent,
/*35631*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35633*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35636*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35651*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35654*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4185:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35675*/       /*Scope*/ 68, /*->35744*/
/*35676*/         OPC_CheckChild1Type, MVT::v16i32,
/*35678*/         OPC_RecordChild2, // #1 = $rsrc
/*35679*/         OPC_RecordChild3, // #2 = $sampler
/*35680*/         OPC_RecordChild4, // #3 = $dmask
/*35681*/         OPC_RecordChild5, // #4 = $unorm
/*35682*/         OPC_RecordChild6, // #5 = $r128
/*35683*/         OPC_RecordChild7, // #6 = $da
/*35684*/         OPC_MoveChild, 8,
/*35686*/         OPC_RecordNode, // #7 = $glc
/*35687*/         OPC_MoveParent,
/*35688*/         OPC_MoveChild, 9,
/*35690*/         OPC_RecordNode, // #8 = $slc
/*35691*/         OPC_MoveParent,
/*35692*/         OPC_MoveChild, 10,
/*35694*/         OPC_RecordNode, // #9 = $tfe
/*35695*/         OPC_MoveParent,
/*35696*/         OPC_MoveChild, 11,
/*35698*/         OPC_RecordNode, // #10 = $lwe
/*35699*/         OPC_MoveParent,
/*35700*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35702*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35705*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35708*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35714*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35717*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35720*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35723*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4185:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35744*/       0, /*End of Scope*/
/*35745*/     /*Scope*/ 95|128,2/*351*/, /*->36098*/
/*35747*/       OPC_CheckChild0Integer, 104|128,32/*4200*/, 
/*35750*/       OPC_RecordChild1, // #0 = $addr
/*35751*/       OPC_Scope, 68, /*->35821*/ // 5 children in Scope
/*35753*/         OPC_CheckChild1Type, MVT::i32,
/*35755*/         OPC_RecordChild2, // #1 = $rsrc
/*35756*/         OPC_RecordChild3, // #2 = $sampler
/*35757*/         OPC_RecordChild4, // #3 = $dmask
/*35758*/         OPC_RecordChild5, // #4 = $unorm
/*35759*/         OPC_RecordChild6, // #5 = $r128
/*35760*/         OPC_RecordChild7, // #6 = $da
/*35761*/         OPC_MoveChild, 8,
/*35763*/         OPC_RecordNode, // #7 = $glc
/*35764*/         OPC_MoveParent,
/*35765*/         OPC_MoveChild, 9,
/*35767*/         OPC_RecordNode, // #8 = $slc
/*35768*/         OPC_MoveParent,
/*35769*/         OPC_MoveChild, 10,
/*35771*/         OPC_RecordNode, // #9 = $tfe
/*35772*/         OPC_MoveParent,
/*35773*/         OPC_MoveChild, 11,
/*35775*/         OPC_RecordNode, // #10 = $lwe
/*35776*/         OPC_MoveParent,
/*35777*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35779*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35782*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35785*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35788*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35791*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35794*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35797*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35800*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35803*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4200:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35821*/       /*Scope*/ 68, /*->35890*/
/*35822*/         OPC_CheckChild1Type, MVT::v2i32,
/*35824*/         OPC_RecordChild2, // #1 = $rsrc
/*35825*/         OPC_RecordChild3, // #2 = $sampler
/*35826*/         OPC_RecordChild4, // #3 = $dmask
/*35827*/         OPC_RecordChild5, // #4 = $unorm
/*35828*/         OPC_RecordChild6, // #5 = $r128
/*35829*/         OPC_RecordChild7, // #6 = $da
/*35830*/         OPC_MoveChild, 8,
/*35832*/         OPC_RecordNode, // #7 = $glc
/*35833*/         OPC_MoveParent,
/*35834*/         OPC_MoveChild, 9,
/*35836*/         OPC_RecordNode, // #8 = $slc
/*35837*/         OPC_MoveParent,
/*35838*/         OPC_MoveChild, 10,
/*35840*/         OPC_RecordNode, // #9 = $tfe
/*35841*/         OPC_MoveParent,
/*35842*/         OPC_MoveChild, 11,
/*35844*/         OPC_RecordNode, // #10 = $lwe
/*35845*/         OPC_MoveParent,
/*35846*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35848*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35851*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35854*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35860*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35863*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35866*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4200:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35890*/       /*Scope*/ 68, /*->35959*/
/*35891*/         OPC_CheckChild1Type, MVT::v4i32,
/*35893*/         OPC_RecordChild2, // #1 = $rsrc
/*35894*/         OPC_RecordChild3, // #2 = $sampler
/*35895*/         OPC_RecordChild4, // #3 = $dmask
/*35896*/         OPC_RecordChild5, // #4 = $unorm
/*35897*/         OPC_RecordChild6, // #5 = $r128
/*35898*/         OPC_RecordChild7, // #6 = $da
/*35899*/         OPC_MoveChild, 8,
/*35901*/         OPC_RecordNode, // #7 = $glc
/*35902*/         OPC_MoveParent,
/*35903*/         OPC_MoveChild, 9,
/*35905*/         OPC_RecordNode, // #8 = $slc
/*35906*/         OPC_MoveParent,
/*35907*/         OPC_MoveChild, 10,
/*35909*/         OPC_RecordNode, // #9 = $tfe
/*35910*/         OPC_MoveParent,
/*35911*/         OPC_MoveChild, 11,
/*35913*/         OPC_RecordNode, // #10 = $lwe
/*35914*/         OPC_MoveParent,
/*35915*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4200:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35959*/       /*Scope*/ 68, /*->36028*/
/*35960*/         OPC_CheckChild1Type, MVT::v8i32,
/*35962*/         OPC_RecordChild2, // #1 = $rsrc
/*35963*/         OPC_RecordChild3, // #2 = $sampler
/*35964*/         OPC_RecordChild4, // #3 = $dmask
/*35965*/         OPC_RecordChild5, // #4 = $unorm
/*35966*/         OPC_RecordChild6, // #5 = $r128
/*35967*/         OPC_RecordChild7, // #6 = $da
/*35968*/         OPC_MoveChild, 8,
/*35970*/         OPC_RecordNode, // #7 = $glc
/*35971*/         OPC_MoveParent,
/*35972*/         OPC_MoveChild, 9,
/*35974*/         OPC_RecordNode, // #8 = $slc
/*35975*/         OPC_MoveParent,
/*35976*/         OPC_MoveChild, 10,
/*35978*/         OPC_RecordNode, // #9 = $tfe
/*35979*/         OPC_MoveParent,
/*35980*/         OPC_MoveChild, 11,
/*35982*/         OPC_RecordNode, // #10 = $lwe
/*35983*/         OPC_MoveParent,
/*35984*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35986*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35995*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36007*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4200:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36028*/       /*Scope*/ 68, /*->36097*/
/*36029*/         OPC_CheckChild1Type, MVT::v16i32,
/*36031*/         OPC_RecordChild2, // #1 = $rsrc
/*36032*/         OPC_RecordChild3, // #2 = $sampler
/*36033*/         OPC_RecordChild4, // #3 = $dmask
/*36034*/         OPC_RecordChild5, // #4 = $unorm
/*36035*/         OPC_RecordChild6, // #5 = $r128
/*36036*/         OPC_RecordChild7, // #6 = $da
/*36037*/         OPC_MoveChild, 8,
/*36039*/         OPC_RecordNode, // #7 = $glc
/*36040*/         OPC_MoveParent,
/*36041*/         OPC_MoveChild, 9,
/*36043*/         OPC_RecordNode, // #8 = $slc
/*36044*/         OPC_MoveParent,
/*36045*/         OPC_MoveChild, 10,
/*36047*/         OPC_RecordNode, // #9 = $tfe
/*36048*/         OPC_MoveParent,
/*36049*/         OPC_MoveChild, 11,
/*36051*/         OPC_RecordNode, // #10 = $lwe
/*36052*/         OPC_MoveParent,
/*36053*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36055*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36058*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36061*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36064*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36067*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36070*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36073*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36076*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4200:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36097*/       0, /*End of Scope*/
/*36098*/     /*Scope*/ 95|128,2/*351*/, /*->36451*/
/*36100*/       OPC_CheckChild0Integer, 94|128,32/*4190*/, 
/*36103*/       OPC_RecordChild1, // #0 = $addr
/*36104*/       OPC_Scope, 68, /*->36174*/ // 5 children in Scope
/*36106*/         OPC_CheckChild1Type, MVT::i32,
/*36108*/         OPC_RecordChild2, // #1 = $rsrc
/*36109*/         OPC_RecordChild3, // #2 = $sampler
/*36110*/         OPC_RecordChild4, // #3 = $dmask
/*36111*/         OPC_RecordChild5, // #4 = $unorm
/*36112*/         OPC_RecordChild6, // #5 = $r128
/*36113*/         OPC_RecordChild7, // #6 = $da
/*36114*/         OPC_MoveChild, 8,
/*36116*/         OPC_RecordNode, // #7 = $glc
/*36117*/         OPC_MoveParent,
/*36118*/         OPC_MoveChild, 9,
/*36120*/         OPC_RecordNode, // #8 = $slc
/*36121*/         OPC_MoveParent,
/*36122*/         OPC_MoveChild, 10,
/*36124*/         OPC_RecordNode, // #9 = $tfe
/*36125*/         OPC_MoveParent,
/*36126*/         OPC_MoveChild, 11,
/*36128*/         OPC_RecordNode, // #10 = $lwe
/*36129*/         OPC_MoveParent,
/*36130*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36132*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36135*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36138*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36141*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36144*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36147*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36150*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36153*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4190:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36174*/       /*Scope*/ 68, /*->36243*/
/*36175*/         OPC_CheckChild1Type, MVT::v2i32,
/*36177*/         OPC_RecordChild2, // #1 = $rsrc
/*36178*/         OPC_RecordChild3, // #2 = $sampler
/*36179*/         OPC_RecordChild4, // #3 = $dmask
/*36180*/         OPC_RecordChild5, // #4 = $unorm
/*36181*/         OPC_RecordChild6, // #5 = $r128
/*36182*/         OPC_RecordChild7, // #6 = $da
/*36183*/         OPC_MoveChild, 8,
/*36185*/         OPC_RecordNode, // #7 = $glc
/*36186*/         OPC_MoveParent,
/*36187*/         OPC_MoveChild, 9,
/*36189*/         OPC_RecordNode, // #8 = $slc
/*36190*/         OPC_MoveParent,
/*36191*/         OPC_MoveChild, 10,
/*36193*/         OPC_RecordNode, // #9 = $tfe
/*36194*/         OPC_MoveParent,
/*36195*/         OPC_MoveChild, 11,
/*36197*/         OPC_RecordNode, // #10 = $lwe
/*36198*/         OPC_MoveParent,
/*36199*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36201*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36204*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36207*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36210*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36213*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36216*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36219*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4190:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36243*/       /*Scope*/ 68, /*->36312*/
/*36244*/         OPC_CheckChild1Type, MVT::v4i32,
/*36246*/         OPC_RecordChild2, // #1 = $rsrc
/*36247*/         OPC_RecordChild3, // #2 = $sampler
/*36248*/         OPC_RecordChild4, // #3 = $dmask
/*36249*/         OPC_RecordChild5, // #4 = $unorm
/*36250*/         OPC_RecordChild6, // #5 = $r128
/*36251*/         OPC_RecordChild7, // #6 = $da
/*36252*/         OPC_MoveChild, 8,
/*36254*/         OPC_RecordNode, // #7 = $glc
/*36255*/         OPC_MoveParent,
/*36256*/         OPC_MoveChild, 9,
/*36258*/         OPC_RecordNode, // #8 = $slc
/*36259*/         OPC_MoveParent,
/*36260*/         OPC_MoveChild, 10,
/*36262*/         OPC_RecordNode, // #9 = $tfe
/*36263*/         OPC_MoveParent,
/*36264*/         OPC_MoveChild, 11,
/*36266*/         OPC_RecordNode, // #10 = $lwe
/*36267*/         OPC_MoveParent,
/*36268*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36270*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36294*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4190:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36312*/       /*Scope*/ 68, /*->36381*/
/*36313*/         OPC_CheckChild1Type, MVT::v8i32,
/*36315*/         OPC_RecordChild2, // #1 = $rsrc
/*36316*/         OPC_RecordChild3, // #2 = $sampler
/*36317*/         OPC_RecordChild4, // #3 = $dmask
/*36318*/         OPC_RecordChild5, // #4 = $unorm
/*36319*/         OPC_RecordChild6, // #5 = $r128
/*36320*/         OPC_RecordChild7, // #6 = $da
/*36321*/         OPC_MoveChild, 8,
/*36323*/         OPC_RecordNode, // #7 = $glc
/*36324*/         OPC_MoveParent,
/*36325*/         OPC_MoveChild, 9,
/*36327*/         OPC_RecordNode, // #8 = $slc
/*36328*/         OPC_MoveParent,
/*36329*/         OPC_MoveChild, 10,
/*36331*/         OPC_RecordNode, // #9 = $tfe
/*36332*/         OPC_MoveParent,
/*36333*/         OPC_MoveChild, 11,
/*36335*/         OPC_RecordNode, // #10 = $lwe
/*36336*/         OPC_MoveParent,
/*36337*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36339*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36348*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36360*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4190:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36381*/       /*Scope*/ 68, /*->36450*/
/*36382*/         OPC_CheckChild1Type, MVT::v16i32,
/*36384*/         OPC_RecordChild2, // #1 = $rsrc
/*36385*/         OPC_RecordChild3, // #2 = $sampler
/*36386*/         OPC_RecordChild4, // #3 = $dmask
/*36387*/         OPC_RecordChild5, // #4 = $unorm
/*36388*/         OPC_RecordChild6, // #5 = $r128
/*36389*/         OPC_RecordChild7, // #6 = $da
/*36390*/         OPC_MoveChild, 8,
/*36392*/         OPC_RecordNode, // #7 = $glc
/*36393*/         OPC_MoveParent,
/*36394*/         OPC_MoveChild, 9,
/*36396*/         OPC_RecordNode, // #8 = $slc
/*36397*/         OPC_MoveParent,
/*36398*/         OPC_MoveChild, 10,
/*36400*/         OPC_RecordNode, // #9 = $tfe
/*36401*/         OPC_MoveParent,
/*36402*/         OPC_MoveChild, 11,
/*36404*/         OPC_RecordNode, // #10 = $lwe
/*36405*/         OPC_MoveParent,
/*36406*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36408*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36411*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36414*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36417*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36420*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36423*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36426*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36429*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4190:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36450*/       0, /*End of Scope*/
/*36451*/     /*Scope*/ 95|128,2/*351*/, /*->36804*/
/*36453*/       OPC_CheckChild0Integer, 93|128,32/*4189*/, 
/*36456*/       OPC_RecordChild1, // #0 = $addr
/*36457*/       OPC_Scope, 68, /*->36527*/ // 5 children in Scope
/*36459*/         OPC_CheckChild1Type, MVT::i32,
/*36461*/         OPC_RecordChild2, // #1 = $rsrc
/*36462*/         OPC_RecordChild3, // #2 = $sampler
/*36463*/         OPC_RecordChild4, // #3 = $dmask
/*36464*/         OPC_RecordChild5, // #4 = $unorm
/*36465*/         OPC_RecordChild6, // #5 = $r128
/*36466*/         OPC_RecordChild7, // #6 = $da
/*36467*/         OPC_MoveChild, 8,
/*36469*/         OPC_RecordNode, // #7 = $glc
/*36470*/         OPC_MoveParent,
/*36471*/         OPC_MoveChild, 9,
/*36473*/         OPC_RecordNode, // #8 = $slc
/*36474*/         OPC_MoveParent,
/*36475*/         OPC_MoveChild, 10,
/*36477*/         OPC_RecordNode, // #9 = $tfe
/*36478*/         OPC_MoveParent,
/*36479*/         OPC_MoveChild, 11,
/*36481*/         OPC_RecordNode, // #10 = $lwe
/*36482*/         OPC_MoveParent,
/*36483*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36485*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36488*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36491*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36494*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36497*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36500*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36503*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36506*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4189:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36527*/       /*Scope*/ 68, /*->36596*/
/*36528*/         OPC_CheckChild1Type, MVT::v2i32,
/*36530*/         OPC_RecordChild2, // #1 = $rsrc
/*36531*/         OPC_RecordChild3, // #2 = $sampler
/*36532*/         OPC_RecordChild4, // #3 = $dmask
/*36533*/         OPC_RecordChild5, // #4 = $unorm
/*36534*/         OPC_RecordChild6, // #5 = $r128
/*36535*/         OPC_RecordChild7, // #6 = $da
/*36536*/         OPC_MoveChild, 8,
/*36538*/         OPC_RecordNode, // #7 = $glc
/*36539*/         OPC_MoveParent,
/*36540*/         OPC_MoveChild, 9,
/*36542*/         OPC_RecordNode, // #8 = $slc
/*36543*/         OPC_MoveParent,
/*36544*/         OPC_MoveChild, 10,
/*36546*/         OPC_RecordNode, // #9 = $tfe
/*36547*/         OPC_MoveParent,
/*36548*/         OPC_MoveChild, 11,
/*36550*/         OPC_RecordNode, // #10 = $lwe
/*36551*/         OPC_MoveParent,
/*36552*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36554*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36563*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36575*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4189:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36596*/       /*Scope*/ 68, /*->36665*/
/*36597*/         OPC_CheckChild1Type, MVT::v4i32,
/*36599*/         OPC_RecordChild2, // #1 = $rsrc
/*36600*/         OPC_RecordChild3, // #2 = $sampler
/*36601*/         OPC_RecordChild4, // #3 = $dmask
/*36602*/         OPC_RecordChild5, // #4 = $unorm
/*36603*/         OPC_RecordChild6, // #5 = $r128
/*36604*/         OPC_RecordChild7, // #6 = $da
/*36605*/         OPC_MoveChild, 8,
/*36607*/         OPC_RecordNode, // #7 = $glc
/*36608*/         OPC_MoveParent,
/*36609*/         OPC_MoveChild, 9,
/*36611*/         OPC_RecordNode, // #8 = $slc
/*36612*/         OPC_MoveParent,
/*36613*/         OPC_MoveChild, 10,
/*36615*/         OPC_RecordNode, // #9 = $tfe
/*36616*/         OPC_MoveParent,
/*36617*/         OPC_MoveChild, 11,
/*36619*/         OPC_RecordNode, // #10 = $lwe
/*36620*/         OPC_MoveParent,
/*36621*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36623*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4189:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36665*/       /*Scope*/ 68, /*->36734*/
/*36666*/         OPC_CheckChild1Type, MVT::v8i32,
/*36668*/         OPC_RecordChild2, // #1 = $rsrc
/*36669*/         OPC_RecordChild3, // #2 = $sampler
/*36670*/         OPC_RecordChild4, // #3 = $dmask
/*36671*/         OPC_RecordChild5, // #4 = $unorm
/*36672*/         OPC_RecordChild6, // #5 = $r128
/*36673*/         OPC_RecordChild7, // #6 = $da
/*36674*/         OPC_MoveChild, 8,
/*36676*/         OPC_RecordNode, // #7 = $glc
/*36677*/         OPC_MoveParent,
/*36678*/         OPC_MoveChild, 9,
/*36680*/         OPC_RecordNode, // #8 = $slc
/*36681*/         OPC_MoveParent,
/*36682*/         OPC_MoveChild, 10,
/*36684*/         OPC_RecordNode, // #9 = $tfe
/*36685*/         OPC_MoveParent,
/*36686*/         OPC_MoveChild, 11,
/*36688*/         OPC_RecordNode, // #10 = $lwe
/*36689*/         OPC_MoveParent,
/*36690*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36692*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36695*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36698*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36701*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36704*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36707*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36710*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36716*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4189:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36734*/       /*Scope*/ 68, /*->36803*/
/*36735*/         OPC_CheckChild1Type, MVT::v16i32,
/*36737*/         OPC_RecordChild2, // #1 = $rsrc
/*36738*/         OPC_RecordChild3, // #2 = $sampler
/*36739*/         OPC_RecordChild4, // #3 = $dmask
/*36740*/         OPC_RecordChild5, // #4 = $unorm
/*36741*/         OPC_RecordChild6, // #5 = $r128
/*36742*/         OPC_RecordChild7, // #6 = $da
/*36743*/         OPC_MoveChild, 8,
/*36745*/         OPC_RecordNode, // #7 = $glc
/*36746*/         OPC_MoveParent,
/*36747*/         OPC_MoveChild, 9,
/*36749*/         OPC_RecordNode, // #8 = $slc
/*36750*/         OPC_MoveParent,
/*36751*/         OPC_MoveChild, 10,
/*36753*/         OPC_RecordNode, // #9 = $tfe
/*36754*/         OPC_MoveParent,
/*36755*/         OPC_MoveChild, 11,
/*36757*/         OPC_RecordNode, // #10 = $lwe
/*36758*/         OPC_MoveParent,
/*36759*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36761*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36764*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36767*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36770*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36773*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36776*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36779*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4189:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36803*/       0, /*End of Scope*/
/*36804*/     /*Scope*/ 16|128,1/*144*/, /*->36950*/
/*36806*/       OPC_CheckChild0Integer, 51|128,32/*4147*/, 
/*36809*/       OPC_RecordChild1, // #0 = $addr
/*36810*/       OPC_Scope, 68, /*->36880*/ // 2 children in Scope
/*36812*/         OPC_CheckChild1Type, MVT::v2i32,
/*36814*/         OPC_RecordChild2, // #1 = $rsrc
/*36815*/         OPC_RecordChild3, // #2 = $sampler
/*36816*/         OPC_RecordChild4, // #3 = $dmask
/*36817*/         OPC_RecordChild5, // #4 = $unorm
/*36818*/         OPC_RecordChild6, // #5 = $r128
/*36819*/         OPC_RecordChild7, // #6 = $da
/*36820*/         OPC_MoveChild, 8,
/*36822*/         OPC_RecordNode, // #7 = $glc
/*36823*/         OPC_MoveParent,
/*36824*/         OPC_MoveChild, 9,
/*36826*/         OPC_RecordNode, // #8 = $slc
/*36827*/         OPC_MoveParent,
/*36828*/         OPC_MoveChild, 10,
/*36830*/         OPC_RecordNode, // #9 = $tfe
/*36831*/         OPC_MoveParent,
/*36832*/         OPC_MoveChild, 11,
/*36834*/         OPC_RecordNode, // #10 = $lwe
/*36835*/         OPC_MoveParent,
/*36836*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36838*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36841*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36844*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36847*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36850*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36853*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36856*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4147:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36880*/       /*Scope*/ 68, /*->36949*/
/*36881*/         OPC_CheckChild1Type, MVT::v4i32,
/*36883*/         OPC_RecordChild2, // #1 = $rsrc
/*36884*/         OPC_RecordChild3, // #2 = $sampler
/*36885*/         OPC_RecordChild4, // #3 = $dmask
/*36886*/         OPC_RecordChild5, // #4 = $unorm
/*36887*/         OPC_RecordChild6, // #5 = $r128
/*36888*/         OPC_RecordChild7, // #6 = $da
/*36889*/         OPC_MoveChild, 8,
/*36891*/         OPC_RecordNode, // #7 = $glc
/*36892*/         OPC_MoveParent,
/*36893*/         OPC_MoveChild, 9,
/*36895*/         OPC_RecordNode, // #8 = $slc
/*36896*/         OPC_MoveParent,
/*36897*/         OPC_MoveChild, 10,
/*36899*/         OPC_RecordNode, // #9 = $tfe
/*36900*/         OPC_MoveParent,
/*36901*/         OPC_MoveChild, 11,
/*36903*/         OPC_RecordNode, // #10 = $lwe
/*36904*/         OPC_MoveParent,
/*36905*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36907*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36916*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4147:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36949*/       0, /*End of Scope*/
/*36950*/     /*Scope*/ 72, /*->37023*/
/*36951*/       OPC_CheckChild0Integer, 68|128,32/*4164*/, 
/*36954*/       OPC_RecordChild1, // #0 = $addr
/*36955*/       OPC_CheckChild1Type, MVT::v4i32,
/*36957*/       OPC_RecordChild2, // #1 = $rsrc
/*36958*/       OPC_RecordChild3, // #2 = $sampler
/*36959*/       OPC_RecordChild4, // #3 = $dmask
/*36960*/       OPC_RecordChild5, // #4 = $unorm
/*36961*/       OPC_RecordChild6, // #5 = $r128
/*36962*/       OPC_RecordChild7, // #6 = $da
/*36963*/       OPC_MoveChild, 8,
/*36965*/       OPC_RecordNode, // #7 = $glc
/*36966*/       OPC_MoveParent,
/*36967*/       OPC_MoveChild, 9,
/*36969*/       OPC_RecordNode, // #8 = $slc
/*36970*/       OPC_MoveParent,
/*36971*/       OPC_MoveChild, 10,
/*36973*/       OPC_RecordNode, // #9 = $tfe
/*36974*/       OPC_MoveParent,
/*36975*/       OPC_MoveChild, 11,
/*36977*/       OPC_RecordNode, // #10 = $lwe
/*36978*/       OPC_MoveParent,
/*36979*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36981*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36984*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36987*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36990*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36993*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36996*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36999*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37002*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37005*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4164:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37023*/     /*Scope*/ 72, /*->37096*/
/*37024*/       OPC_CheckChild0Integer, 70|128,32/*4166*/, 
/*37027*/       OPC_RecordChild1, // #0 = $addr
/*37028*/       OPC_CheckChild1Type, MVT::v4i32,
/*37030*/       OPC_RecordChild2, // #1 = $rsrc
/*37031*/       OPC_RecordChild3, // #2 = $sampler
/*37032*/       OPC_RecordChild4, // #3 = $dmask
/*37033*/       OPC_RecordChild5, // #4 = $unorm
/*37034*/       OPC_RecordChild6, // #5 = $r128
/*37035*/       OPC_RecordChild7, // #6 = $da
/*37036*/       OPC_MoveChild, 8,
/*37038*/       OPC_RecordNode, // #7 = $glc
/*37039*/       OPC_MoveParent,
/*37040*/       OPC_MoveChild, 9,
/*37042*/       OPC_RecordNode, // #8 = $slc
/*37043*/       OPC_MoveParent,
/*37044*/       OPC_MoveChild, 10,
/*37046*/       OPC_RecordNode, // #9 = $tfe
/*37047*/       OPC_MoveParent,
/*37048*/       OPC_MoveChild, 11,
/*37050*/       OPC_RecordNode, // #10 = $lwe
/*37051*/       OPC_MoveParent,
/*37052*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37054*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37057*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37060*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37063*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37066*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37069*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37072*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37075*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37078*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4166:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37096*/     /*Scope*/ 72, /*->37169*/
/*37097*/       OPC_CheckChild0Integer, 52|128,32/*4148*/, 
/*37100*/       OPC_RecordChild1, // #0 = $addr
/*37101*/       OPC_CheckChild1Type, MVT::v4i32,
/*37103*/       OPC_RecordChild2, // #1 = $rsrc
/*37104*/       OPC_RecordChild3, // #2 = $sampler
/*37105*/       OPC_RecordChild4, // #3 = $dmask
/*37106*/       OPC_RecordChild5, // #4 = $unorm
/*37107*/       OPC_RecordChild6, // #5 = $r128
/*37108*/       OPC_RecordChild7, // #6 = $da
/*37109*/       OPC_MoveChild, 8,
/*37111*/       OPC_RecordNode, // #7 = $glc
/*37112*/       OPC_MoveParent,
/*37113*/       OPC_MoveChild, 9,
/*37115*/       OPC_RecordNode, // #8 = $slc
/*37116*/       OPC_MoveParent,
/*37117*/       OPC_MoveChild, 10,
/*37119*/       OPC_RecordNode, // #9 = $tfe
/*37120*/       OPC_MoveParent,
/*37121*/       OPC_MoveChild, 11,
/*37123*/       OPC_RecordNode, // #10 = $lwe
/*37124*/       OPC_MoveParent,
/*37125*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37127*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37130*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37133*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37136*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37139*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37142*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37145*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37148*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37151*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4148:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37169*/     /*Scope*/ 16|128,1/*144*/, /*->37315*/
/*37171*/       OPC_CheckChild0Integer, 53|128,32/*4149*/, 
/*37174*/       OPC_RecordChild1, // #0 = $addr
/*37175*/       OPC_Scope, 68, /*->37245*/ // 2 children in Scope
/*37177*/         OPC_CheckChild1Type, MVT::v4i32,
/*37179*/         OPC_RecordChild2, // #1 = $rsrc
/*37180*/         OPC_RecordChild3, // #2 = $sampler
/*37181*/         OPC_RecordChild4, // #3 = $dmask
/*37182*/         OPC_RecordChild5, // #4 = $unorm
/*37183*/         OPC_RecordChild6, // #5 = $r128
/*37184*/         OPC_RecordChild7, // #6 = $da
/*37185*/         OPC_MoveChild, 8,
/*37187*/         OPC_RecordNode, // #7 = $glc
/*37188*/         OPC_MoveParent,
/*37189*/         OPC_MoveChild, 9,
/*37191*/         OPC_RecordNode, // #8 = $slc
/*37192*/         OPC_MoveParent,
/*37193*/         OPC_MoveChild, 10,
/*37195*/         OPC_RecordNode, // #9 = $tfe
/*37196*/         OPC_MoveParent,
/*37197*/         OPC_MoveChild, 11,
/*37199*/         OPC_RecordNode, // #10 = $lwe
/*37200*/         OPC_MoveParent,
/*37201*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37203*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37206*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37209*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37212*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37215*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37218*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37221*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37224*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37227*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4149:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37245*/       /*Scope*/ 68, /*->37314*/
/*37246*/         OPC_CheckChild1Type, MVT::v8i32,
/*37248*/         OPC_RecordChild2, // #1 = $rsrc
/*37249*/         OPC_RecordChild3, // #2 = $sampler
/*37250*/         OPC_RecordChild4, // #3 = $dmask
/*37251*/         OPC_RecordChild5, // #4 = $unorm
/*37252*/         OPC_RecordChild6, // #5 = $r128
/*37253*/         OPC_RecordChild7, // #6 = $da
/*37254*/         OPC_MoveChild, 8,
/*37256*/         OPC_RecordNode, // #7 = $glc
/*37257*/         OPC_MoveParent,
/*37258*/         OPC_MoveChild, 9,
/*37260*/         OPC_RecordNode, // #8 = $slc
/*37261*/         OPC_MoveParent,
/*37262*/         OPC_MoveChild, 10,
/*37264*/         OPC_RecordNode, // #9 = $tfe
/*37265*/         OPC_MoveParent,
/*37266*/         OPC_MoveChild, 11,
/*37268*/         OPC_RecordNode, // #10 = $lwe
/*37269*/         OPC_MoveParent,
/*37270*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37272*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37275*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37278*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37281*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37284*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37287*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37290*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37293*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4149:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37314*/       0, /*End of Scope*/
/*37315*/     /*Scope*/ 16|128,1/*144*/, /*->37461*/
/*37317*/       OPC_CheckChild0Integer, 72|128,32/*4168*/, 
/*37320*/       OPC_RecordChild1, // #0 = $addr
/*37321*/       OPC_Scope, 68, /*->37391*/ // 2 children in Scope
/*37323*/         OPC_CheckChild1Type, MVT::v2i32,
/*37325*/         OPC_RecordChild2, // #1 = $rsrc
/*37326*/         OPC_RecordChild3, // #2 = $sampler
/*37327*/         OPC_RecordChild4, // #3 = $dmask
/*37328*/         OPC_RecordChild5, // #4 = $unorm
/*37329*/         OPC_RecordChild6, // #5 = $r128
/*37330*/         OPC_RecordChild7, // #6 = $da
/*37331*/         OPC_MoveChild, 8,
/*37333*/         OPC_RecordNode, // #7 = $glc
/*37334*/         OPC_MoveParent,
/*37335*/         OPC_MoveChild, 9,
/*37337*/         OPC_RecordNode, // #8 = $slc
/*37338*/         OPC_MoveParent,
/*37339*/         OPC_MoveChild, 10,
/*37341*/         OPC_RecordNode, // #9 = $tfe
/*37342*/         OPC_MoveParent,
/*37343*/         OPC_MoveChild, 11,
/*37345*/         OPC_RecordNode, // #10 = $lwe
/*37346*/         OPC_MoveParent,
/*37347*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37349*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37352*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37355*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37361*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37364*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37367*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37370*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4168:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37391*/       /*Scope*/ 68, /*->37460*/
/*37392*/         OPC_CheckChild1Type, MVT::v4i32,
/*37394*/         OPC_RecordChild2, // #1 = $rsrc
/*37395*/         OPC_RecordChild3, // #2 = $sampler
/*37396*/         OPC_RecordChild4, // #3 = $dmask
/*37397*/         OPC_RecordChild5, // #4 = $unorm
/*37398*/         OPC_RecordChild6, // #5 = $r128
/*37399*/         OPC_RecordChild7, // #6 = $da
/*37400*/         OPC_MoveChild, 8,
/*37402*/         OPC_RecordNode, // #7 = $glc
/*37403*/         OPC_MoveParent,
/*37404*/         OPC_MoveChild, 9,
/*37406*/         OPC_RecordNode, // #8 = $slc
/*37407*/         OPC_MoveParent,
/*37408*/         OPC_MoveChild, 10,
/*37410*/         OPC_RecordNode, // #9 = $tfe
/*37411*/         OPC_MoveParent,
/*37412*/         OPC_MoveChild, 11,
/*37414*/         OPC_RecordNode, // #10 = $lwe
/*37415*/         OPC_MoveParent,
/*37416*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37418*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37427*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37439*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37442*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4168:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37460*/       0, /*End of Scope*/
/*37461*/     /*Scope*/ 72, /*->37534*/
/*37462*/       OPC_CheckChild0Integer, 56|128,32/*4152*/, 
/*37465*/       OPC_RecordChild1, // #0 = $addr
/*37466*/       OPC_CheckChild1Type, MVT::v4i32,
/*37468*/       OPC_RecordChild2, // #1 = $rsrc
/*37469*/       OPC_RecordChild3, // #2 = $sampler
/*37470*/       OPC_RecordChild4, // #3 = $dmask
/*37471*/       OPC_RecordChild5, // #4 = $unorm
/*37472*/       OPC_RecordChild6, // #5 = $r128
/*37473*/       OPC_RecordChild7, // #6 = $da
/*37474*/       OPC_MoveChild, 8,
/*37476*/       OPC_RecordNode, // #7 = $glc
/*37477*/       OPC_MoveParent,
/*37478*/       OPC_MoveChild, 9,
/*37480*/       OPC_RecordNode, // #8 = $slc
/*37481*/       OPC_MoveParent,
/*37482*/       OPC_MoveChild, 10,
/*37484*/       OPC_RecordNode, // #9 = $tfe
/*37485*/       OPC_MoveParent,
/*37486*/       OPC_MoveChild, 11,
/*37488*/       OPC_RecordNode, // #10 = $lwe
/*37489*/       OPC_MoveParent,
/*37490*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37492*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37495*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37498*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37501*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37504*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37507*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37510*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37513*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37516*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4152:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37534*/     /*Scope*/ 16|128,1/*144*/, /*->37680*/
/*37536*/       OPC_CheckChild0Integer, 61|128,32/*4157*/, 
/*37539*/       OPC_RecordChild1, // #0 = $addr
/*37540*/       OPC_Scope, 68, /*->37610*/ // 2 children in Scope
/*37542*/         OPC_CheckChild1Type, MVT::v4i32,
/*37544*/         OPC_RecordChild2, // #1 = $rsrc
/*37545*/         OPC_RecordChild3, // #2 = $sampler
/*37546*/         OPC_RecordChild4, // #3 = $dmask
/*37547*/         OPC_RecordChild5, // #4 = $unorm
/*37548*/         OPC_RecordChild6, // #5 = $r128
/*37549*/         OPC_RecordChild7, // #6 = $da
/*37550*/         OPC_MoveChild, 8,
/*37552*/         OPC_RecordNode, // #7 = $glc
/*37553*/         OPC_MoveParent,
/*37554*/         OPC_MoveChild, 9,
/*37556*/         OPC_RecordNode, // #8 = $slc
/*37557*/         OPC_MoveParent,
/*37558*/         OPC_MoveChild, 10,
/*37560*/         OPC_RecordNode, // #9 = $tfe
/*37561*/         OPC_MoveParent,
/*37562*/         OPC_MoveChild, 11,
/*37564*/         OPC_RecordNode, // #10 = $lwe
/*37565*/         OPC_MoveParent,
/*37566*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37568*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37571*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37574*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37577*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37580*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37583*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37586*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37589*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37592*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4157:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37610*/       /*Scope*/ 68, /*->37679*/
/*37611*/         OPC_CheckChild1Type, MVT::v8i32,
/*37613*/         OPC_RecordChild2, // #1 = $rsrc
/*37614*/         OPC_RecordChild3, // #2 = $sampler
/*37615*/         OPC_RecordChild4, // #3 = $dmask
/*37616*/         OPC_RecordChild5, // #4 = $unorm
/*37617*/         OPC_RecordChild6, // #5 = $r128
/*37618*/         OPC_RecordChild7, // #6 = $da
/*37619*/         OPC_MoveChild, 8,
/*37621*/         OPC_RecordNode, // #7 = $glc
/*37622*/         OPC_MoveParent,
/*37623*/         OPC_MoveChild, 9,
/*37625*/         OPC_RecordNode, // #8 = $slc
/*37626*/         OPC_MoveParent,
/*37627*/         OPC_MoveChild, 10,
/*37629*/         OPC_RecordNode, // #9 = $tfe
/*37630*/         OPC_MoveParent,
/*37631*/         OPC_MoveChild, 11,
/*37633*/         OPC_RecordNode, // #10 = $lwe
/*37634*/         OPC_MoveParent,
/*37635*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37637*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37640*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37643*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37646*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37649*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37652*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37655*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37658*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4157:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37679*/       0, /*End of Scope*/
/*37680*/     /*Scope*/ 16|128,1/*144*/, /*->37826*/
/*37682*/       OPC_CheckChild0Integer, 63|128,32/*4159*/, 
/*37685*/       OPC_RecordChild1, // #0 = $addr
/*37686*/       OPC_Scope, 68, /*->37756*/ // 2 children in Scope
/*37688*/         OPC_CheckChild1Type, MVT::v4i32,
/*37690*/         OPC_RecordChild2, // #1 = $rsrc
/*37691*/         OPC_RecordChild3, // #2 = $sampler
/*37692*/         OPC_RecordChild4, // #3 = $dmask
/*37693*/         OPC_RecordChild5, // #4 = $unorm
/*37694*/         OPC_RecordChild6, // #5 = $r128
/*37695*/         OPC_RecordChild7, // #6 = $da
/*37696*/         OPC_MoveChild, 8,
/*37698*/         OPC_RecordNode, // #7 = $glc
/*37699*/         OPC_MoveParent,
/*37700*/         OPC_MoveChild, 9,
/*37702*/         OPC_RecordNode, // #8 = $slc
/*37703*/         OPC_MoveParent,
/*37704*/         OPC_MoveChild, 10,
/*37706*/         OPC_RecordNode, // #9 = $tfe
/*37707*/         OPC_MoveParent,
/*37708*/         OPC_MoveChild, 11,
/*37710*/         OPC_RecordNode, // #10 = $lwe
/*37711*/         OPC_MoveParent,
/*37712*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37714*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37717*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37720*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37723*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37726*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37729*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37732*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37735*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37738*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4159:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37756*/       /*Scope*/ 68, /*->37825*/
/*37757*/         OPC_CheckChild1Type, MVT::v8i32,
/*37759*/         OPC_RecordChild2, // #1 = $rsrc
/*37760*/         OPC_RecordChild3, // #2 = $sampler
/*37761*/         OPC_RecordChild4, // #3 = $dmask
/*37762*/         OPC_RecordChild5, // #4 = $unorm
/*37763*/         OPC_RecordChild6, // #5 = $r128
/*37764*/         OPC_RecordChild7, // #6 = $da
/*37765*/         OPC_MoveChild, 8,
/*37767*/         OPC_RecordNode, // #7 = $glc
/*37768*/         OPC_MoveParent,
/*37769*/         OPC_MoveChild, 9,
/*37771*/         OPC_RecordNode, // #8 = $slc
/*37772*/         OPC_MoveParent,
/*37773*/         OPC_MoveChild, 10,
/*37775*/         OPC_RecordNode, // #9 = $tfe
/*37776*/         OPC_MoveParent,
/*37777*/         OPC_MoveChild, 11,
/*37779*/         OPC_RecordNode, // #10 = $lwe
/*37780*/         OPC_MoveParent,
/*37781*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37783*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37786*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37789*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37792*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37795*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37798*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37801*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37804*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4159:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37825*/       0, /*End of Scope*/
/*37826*/     /*Scope*/ 16|128,1/*144*/, /*->37972*/
/*37828*/       OPC_CheckChild0Integer, 57|128,32/*4153*/, 
/*37831*/       OPC_RecordChild1, // #0 = $addr
/*37832*/       OPC_Scope, 68, /*->37902*/ // 2 children in Scope
/*37834*/         OPC_CheckChild1Type, MVT::v4i32,
/*37836*/         OPC_RecordChild2, // #1 = $rsrc
/*37837*/         OPC_RecordChild3, // #2 = $sampler
/*37838*/         OPC_RecordChild4, // #3 = $dmask
/*37839*/         OPC_RecordChild5, // #4 = $unorm
/*37840*/         OPC_RecordChild6, // #5 = $r128
/*37841*/         OPC_RecordChild7, // #6 = $da
/*37842*/         OPC_MoveChild, 8,
/*37844*/         OPC_RecordNode, // #7 = $glc
/*37845*/         OPC_MoveParent,
/*37846*/         OPC_MoveChild, 9,
/*37848*/         OPC_RecordNode, // #8 = $slc
/*37849*/         OPC_MoveParent,
/*37850*/         OPC_MoveChild, 10,
/*37852*/         OPC_RecordNode, // #9 = $tfe
/*37853*/         OPC_MoveParent,
/*37854*/         OPC_MoveChild, 11,
/*37856*/         OPC_RecordNode, // #10 = $lwe
/*37857*/         OPC_MoveParent,
/*37858*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37860*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37863*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37866*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37869*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37872*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37875*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37878*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37881*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37884*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4153:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37902*/       /*Scope*/ 68, /*->37971*/
/*37903*/         OPC_CheckChild1Type, MVT::v8i32,
/*37905*/         OPC_RecordChild2, // #1 = $rsrc
/*37906*/         OPC_RecordChild3, // #2 = $sampler
/*37907*/         OPC_RecordChild4, // #3 = $dmask
/*37908*/         OPC_RecordChild5, // #4 = $unorm
/*37909*/         OPC_RecordChild6, // #5 = $r128
/*37910*/         OPC_RecordChild7, // #6 = $da
/*37911*/         OPC_MoveChild, 8,
/*37913*/         OPC_RecordNode, // #7 = $glc
/*37914*/         OPC_MoveParent,
/*37915*/         OPC_MoveChild, 9,
/*37917*/         OPC_RecordNode, // #8 = $slc
/*37918*/         OPC_MoveParent,
/*37919*/         OPC_MoveChild, 10,
/*37921*/         OPC_RecordNode, // #9 = $tfe
/*37922*/         OPC_MoveParent,
/*37923*/         OPC_MoveChild, 11,
/*37925*/         OPC_RecordNode, // #10 = $lwe
/*37926*/         OPC_MoveParent,
/*37927*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37929*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37932*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37935*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37938*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37941*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37944*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37947*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37950*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4153:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37971*/       0, /*End of Scope*/
/*37972*/     /*Scope*/ 72, /*->38045*/
/*37973*/       OPC_CheckChild0Integer, 58|128,32/*4154*/, 
/*37976*/       OPC_RecordChild1, // #0 = $addr
/*37977*/       OPC_CheckChild1Type, MVT::v8i32,
/*37979*/       OPC_RecordChild2, // #1 = $rsrc
/*37980*/       OPC_RecordChild3, // #2 = $sampler
/*37981*/       OPC_RecordChild4, // #3 = $dmask
/*37982*/       OPC_RecordChild5, // #4 = $unorm
/*37983*/       OPC_RecordChild6, // #5 = $r128
/*37984*/       OPC_RecordChild7, // #6 = $da
/*37985*/       OPC_MoveChild, 8,
/*37987*/       OPC_RecordNode, // #7 = $glc
/*37988*/       OPC_MoveParent,
/*37989*/       OPC_MoveChild, 9,
/*37991*/       OPC_RecordNode, // #8 = $slc
/*37992*/       OPC_MoveParent,
/*37993*/       OPC_MoveChild, 10,
/*37995*/       OPC_RecordNode, // #9 = $tfe
/*37996*/       OPC_MoveParent,
/*37997*/       OPC_MoveChild, 11,
/*37999*/       OPC_RecordNode, // #10 = $lwe
/*38000*/       OPC_MoveParent,
/*38001*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38003*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38006*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38009*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38012*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38015*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38018*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38021*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38024*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38027*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4154:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38045*/     /*Scope*/ 72, /*->38118*/
/*38046*/       OPC_CheckChild0Integer, 65|128,32/*4161*/, 
/*38049*/       OPC_RecordChild1, // #0 = $addr
/*38050*/       OPC_CheckChild1Type, MVT::v4i32,
/*38052*/       OPC_RecordChild2, // #1 = $rsrc
/*38053*/       OPC_RecordChild3, // #2 = $sampler
/*38054*/       OPC_RecordChild4, // #3 = $dmask
/*38055*/       OPC_RecordChild5, // #4 = $unorm
/*38056*/       OPC_RecordChild6, // #5 = $r128
/*38057*/       OPC_RecordChild7, // #6 = $da
/*38058*/       OPC_MoveChild, 8,
/*38060*/       OPC_RecordNode, // #7 = $glc
/*38061*/       OPC_MoveParent,
/*38062*/       OPC_MoveChild, 9,
/*38064*/       OPC_RecordNode, // #8 = $slc
/*38065*/       OPC_MoveParent,
/*38066*/       OPC_MoveChild, 10,
/*38068*/       OPC_RecordNode, // #9 = $tfe
/*38069*/       OPC_MoveParent,
/*38070*/       OPC_MoveChild, 11,
/*38072*/       OPC_RecordNode, // #10 = $lwe
/*38073*/       OPC_MoveParent,
/*38074*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38076*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38079*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38082*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38085*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38088*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38091*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38094*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38097*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38100*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4161:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38118*/     /*Scope*/ 72, /*->38191*/
/*38119*/       OPC_CheckChild0Integer, 74|128,32/*4170*/, 
/*38122*/       OPC_RecordChild1, // #0 = $addr
/*38123*/       OPC_CheckChild1Type, MVT::v4i32,
/*38125*/       OPC_RecordChild2, // #1 = $rsrc
/*38126*/       OPC_RecordChild3, // #2 = $sampler
/*38127*/       OPC_RecordChild4, // #3 = $dmask
/*38128*/       OPC_RecordChild5, // #4 = $unorm
/*38129*/       OPC_RecordChild6, // #5 = $r128
/*38130*/       OPC_RecordChild7, // #6 = $da
/*38131*/       OPC_MoveChild, 8,
/*38133*/       OPC_RecordNode, // #7 = $glc
/*38134*/       OPC_MoveParent,
/*38135*/       OPC_MoveChild, 9,
/*38137*/       OPC_RecordNode, // #8 = $slc
/*38138*/       OPC_MoveParent,
/*38139*/       OPC_MoveChild, 10,
/*38141*/       OPC_RecordNode, // #9 = $tfe
/*38142*/       OPC_MoveParent,
/*38143*/       OPC_MoveChild, 11,
/*38145*/       OPC_RecordNode, // #10 = $lwe
/*38146*/       OPC_MoveParent,
/*38147*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38149*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38152*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38155*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38158*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38161*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38164*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38167*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38170*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38173*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4170:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38191*/     /*Scope*/ 16|128,1/*144*/, /*->38337*/
/*38193*/       OPC_CheckChild0Integer, 69|128,32/*4165*/, 
/*38196*/       OPC_RecordChild1, // #0 = $addr
/*38197*/       OPC_Scope, 68, /*->38267*/ // 2 children in Scope
/*38199*/         OPC_CheckChild1Type, MVT::v4i32,
/*38201*/         OPC_RecordChild2, // #1 = $rsrc
/*38202*/         OPC_RecordChild3, // #2 = $sampler
/*38203*/         OPC_RecordChild4, // #3 = $dmask
/*38204*/         OPC_RecordChild5, // #4 = $unorm
/*38205*/         OPC_RecordChild6, // #5 = $r128
/*38206*/         OPC_RecordChild7, // #6 = $da
/*38207*/         OPC_MoveChild, 8,
/*38209*/         OPC_RecordNode, // #7 = $glc
/*38210*/         OPC_MoveParent,
/*38211*/         OPC_MoveChild, 9,
/*38213*/         OPC_RecordNode, // #8 = $slc
/*38214*/         OPC_MoveParent,
/*38215*/         OPC_MoveChild, 10,
/*38217*/         OPC_RecordNode, // #9 = $tfe
/*38218*/         OPC_MoveParent,
/*38219*/         OPC_MoveChild, 11,
/*38221*/         OPC_RecordNode, // #10 = $lwe
/*38222*/         OPC_MoveParent,
/*38223*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38225*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38228*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38231*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38234*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38237*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38240*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38243*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38246*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38249*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4165:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38267*/       /*Scope*/ 68, /*->38336*/
/*38268*/         OPC_CheckChild1Type, MVT::v8i32,
/*38270*/         OPC_RecordChild2, // #1 = $rsrc
/*38271*/         OPC_RecordChild3, // #2 = $sampler
/*38272*/         OPC_RecordChild4, // #3 = $dmask
/*38273*/         OPC_RecordChild5, // #4 = $unorm
/*38274*/         OPC_RecordChild6, // #5 = $r128
/*38275*/         OPC_RecordChild7, // #6 = $da
/*38276*/         OPC_MoveChild, 8,
/*38278*/         OPC_RecordNode, // #7 = $glc
/*38279*/         OPC_MoveParent,
/*38280*/         OPC_MoveChild, 9,
/*38282*/         OPC_RecordNode, // #8 = $slc
/*38283*/         OPC_MoveParent,
/*38284*/         OPC_MoveChild, 10,
/*38286*/         OPC_RecordNode, // #9 = $tfe
/*38287*/         OPC_MoveParent,
/*38288*/         OPC_MoveChild, 11,
/*38290*/         OPC_RecordNode, // #10 = $lwe
/*38291*/         OPC_MoveParent,
/*38292*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38294*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38297*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38300*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38303*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38306*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38309*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38312*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4165:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38336*/       0, /*End of Scope*/
/*38337*/     /*Scope*/ 16|128,1/*144*/, /*->38483*/
/*38339*/       OPC_CheckChild0Integer, 71|128,32/*4167*/, 
/*38342*/       OPC_RecordChild1, // #0 = $addr
/*38343*/       OPC_Scope, 68, /*->38413*/ // 2 children in Scope
/*38345*/         OPC_CheckChild1Type, MVT::v4i32,
/*38347*/         OPC_RecordChild2, // #1 = $rsrc
/*38348*/         OPC_RecordChild3, // #2 = $sampler
/*38349*/         OPC_RecordChild4, // #3 = $dmask
/*38350*/         OPC_RecordChild5, // #4 = $unorm
/*38351*/         OPC_RecordChild6, // #5 = $r128
/*38352*/         OPC_RecordChild7, // #6 = $da
/*38353*/         OPC_MoveChild, 8,
/*38355*/         OPC_RecordNode, // #7 = $glc
/*38356*/         OPC_MoveParent,
/*38357*/         OPC_MoveChild, 9,
/*38359*/         OPC_RecordNode, // #8 = $slc
/*38360*/         OPC_MoveParent,
/*38361*/         OPC_MoveChild, 10,
/*38363*/         OPC_RecordNode, // #9 = $tfe
/*38364*/         OPC_MoveParent,
/*38365*/         OPC_MoveChild, 11,
/*38367*/         OPC_RecordNode, // #10 = $lwe
/*38368*/         OPC_MoveParent,
/*38369*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38371*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38374*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38377*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38380*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38383*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38386*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38389*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38392*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4167:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38413*/       /*Scope*/ 68, /*->38482*/
/*38414*/         OPC_CheckChild1Type, MVT::v8i32,
/*38416*/         OPC_RecordChild2, // #1 = $rsrc
/*38417*/         OPC_RecordChild3, // #2 = $sampler
/*38418*/         OPC_RecordChild4, // #3 = $dmask
/*38419*/         OPC_RecordChild5, // #4 = $unorm
/*38420*/         OPC_RecordChild6, // #5 = $r128
/*38421*/         OPC_RecordChild7, // #6 = $da
/*38422*/         OPC_MoveChild, 8,
/*38424*/         OPC_RecordNode, // #7 = $glc
/*38425*/         OPC_MoveParent,
/*38426*/         OPC_MoveChild, 9,
/*38428*/         OPC_RecordNode, // #8 = $slc
/*38429*/         OPC_MoveParent,
/*38430*/         OPC_MoveChild, 10,
/*38432*/         OPC_RecordNode, // #9 = $tfe
/*38433*/         OPC_MoveParent,
/*38434*/         OPC_MoveChild, 11,
/*38436*/         OPC_RecordNode, // #10 = $lwe
/*38437*/         OPC_MoveParent,
/*38438*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38440*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38443*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38446*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38449*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38452*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38455*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38458*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38461*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38464*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4167:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38482*/       0, /*End of Scope*/
/*38483*/     /*Scope*/ 16|128,1/*144*/, /*->38629*/
/*38485*/       OPC_CheckChild0Integer, 55|128,32/*4151*/, 
/*38488*/       OPC_RecordChild1, // #0 = $addr
/*38489*/       OPC_Scope, 68, /*->38559*/ // 2 children in Scope
/*38491*/         OPC_CheckChild1Type, MVT::v4i32,
/*38493*/         OPC_RecordChild2, // #1 = $rsrc
/*38494*/         OPC_RecordChild3, // #2 = $sampler
/*38495*/         OPC_RecordChild4, // #3 = $dmask
/*38496*/         OPC_RecordChild5, // #4 = $unorm
/*38497*/         OPC_RecordChild6, // #5 = $r128
/*38498*/         OPC_RecordChild7, // #6 = $da
/*38499*/         OPC_MoveChild, 8,
/*38501*/         OPC_RecordNode, // #7 = $glc
/*38502*/         OPC_MoveParent,
/*38503*/         OPC_MoveChild, 9,
/*38505*/         OPC_RecordNode, // #8 = $slc
/*38506*/         OPC_MoveParent,
/*38507*/         OPC_MoveChild, 10,
/*38509*/         OPC_RecordNode, // #9 = $tfe
/*38510*/         OPC_MoveParent,
/*38511*/         OPC_MoveChild, 11,
/*38513*/         OPC_RecordNode, // #10 = $lwe
/*38514*/         OPC_MoveParent,
/*38515*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38517*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38520*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38523*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38526*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38529*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38532*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38535*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38538*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38541*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4151:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38559*/       /*Scope*/ 68, /*->38628*/
/*38560*/         OPC_CheckChild1Type, MVT::v8i32,
/*38562*/         OPC_RecordChild2, // #1 = $rsrc
/*38563*/         OPC_RecordChild3, // #2 = $sampler
/*38564*/         OPC_RecordChild4, // #3 = $dmask
/*38565*/         OPC_RecordChild5, // #4 = $unorm
/*38566*/         OPC_RecordChild6, // #5 = $r128
/*38567*/         OPC_RecordChild7, // #6 = $da
/*38568*/         OPC_MoveChild, 8,
/*38570*/         OPC_RecordNode, // #7 = $glc
/*38571*/         OPC_MoveParent,
/*38572*/         OPC_MoveChild, 9,
/*38574*/         OPC_RecordNode, // #8 = $slc
/*38575*/         OPC_MoveParent,
/*38576*/         OPC_MoveChild, 10,
/*38578*/         OPC_RecordNode, // #9 = $tfe
/*38579*/         OPC_MoveParent,
/*38580*/         OPC_MoveChild, 11,
/*38582*/         OPC_RecordNode, // #10 = $lwe
/*38583*/         OPC_MoveParent,
/*38584*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38586*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38589*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38592*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38595*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38598*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38601*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38604*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38607*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38610*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4151:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38628*/       0, /*End of Scope*/
/*38629*/     /*Scope*/ 72, /*->38702*/
/*38630*/       OPC_CheckChild0Integer, 54|128,32/*4150*/, 
/*38633*/       OPC_RecordChild1, // #0 = $addr
/*38634*/       OPC_CheckChild1Type, MVT::v8i32,
/*38636*/       OPC_RecordChild2, // #1 = $rsrc
/*38637*/       OPC_RecordChild3, // #2 = $sampler
/*38638*/       OPC_RecordChild4, // #3 = $dmask
/*38639*/       OPC_RecordChild5, // #4 = $unorm
/*38640*/       OPC_RecordChild6, // #5 = $r128
/*38641*/       OPC_RecordChild7, // #6 = $da
/*38642*/       OPC_MoveChild, 8,
/*38644*/       OPC_RecordNode, // #7 = $glc
/*38645*/       OPC_MoveParent,
/*38646*/       OPC_MoveChild, 9,
/*38648*/       OPC_RecordNode, // #8 = $slc
/*38649*/       OPC_MoveParent,
/*38650*/       OPC_MoveChild, 10,
/*38652*/       OPC_RecordNode, // #9 = $tfe
/*38653*/       OPC_MoveParent,
/*38654*/       OPC_MoveChild, 11,
/*38656*/       OPC_RecordNode, // #10 = $lwe
/*38657*/       OPC_MoveParent,
/*38658*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38660*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38663*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38666*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38669*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38672*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38675*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38678*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38681*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38684*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4150:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38702*/     /*Scope*/ 72, /*->38775*/
/*38703*/       OPC_CheckChild0Integer, 73|128,32/*4169*/, 
/*38706*/       OPC_RecordChild1, // #0 = $addr
/*38707*/       OPC_CheckChild1Type, MVT::v4i32,
/*38709*/       OPC_RecordChild2, // #1 = $rsrc
/*38710*/       OPC_RecordChild3, // #2 = $sampler
/*38711*/       OPC_RecordChild4, // #3 = $dmask
/*38712*/       OPC_RecordChild5, // #4 = $unorm
/*38713*/       OPC_RecordChild6, // #5 = $r128
/*38714*/       OPC_RecordChild7, // #6 = $da
/*38715*/       OPC_MoveChild, 8,
/*38717*/       OPC_RecordNode, // #7 = $glc
/*38718*/       OPC_MoveParent,
/*38719*/       OPC_MoveChild, 9,
/*38721*/       OPC_RecordNode, // #8 = $slc
/*38722*/       OPC_MoveParent,
/*38723*/       OPC_MoveChild, 10,
/*38725*/       OPC_RecordNode, // #9 = $tfe
/*38726*/       OPC_MoveParent,
/*38727*/       OPC_MoveChild, 11,
/*38729*/       OPC_RecordNode, // #10 = $lwe
/*38730*/       OPC_MoveParent,
/*38731*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38733*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38736*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38739*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38742*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38745*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38748*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38751*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38754*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38757*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4169:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38775*/     /*Scope*/ 16|128,1/*144*/, /*->38921*/
/*38777*/       OPC_CheckChild0Integer, 67|128,32/*4163*/, 
/*38780*/       OPC_RecordChild1, // #0 = $addr
/*38781*/       OPC_Scope, 68, /*->38851*/ // 2 children in Scope
/*38783*/         OPC_CheckChild1Type, MVT::v4i32,
/*38785*/         OPC_RecordChild2, // #1 = $rsrc
/*38786*/         OPC_RecordChild3, // #2 = $sampler
/*38787*/         OPC_RecordChild4, // #3 = $dmask
/*38788*/         OPC_RecordChild5, // #4 = $unorm
/*38789*/         OPC_RecordChild6, // #5 = $r128
/*38790*/         OPC_RecordChild7, // #6 = $da
/*38791*/         OPC_MoveChild, 8,
/*38793*/         OPC_RecordNode, // #7 = $glc
/*38794*/         OPC_MoveParent,
/*38795*/         OPC_MoveChild, 9,
/*38797*/         OPC_RecordNode, // #8 = $slc
/*38798*/         OPC_MoveParent,
/*38799*/         OPC_MoveChild, 10,
/*38801*/         OPC_RecordNode, // #9 = $tfe
/*38802*/         OPC_MoveParent,
/*38803*/         OPC_MoveChild, 11,
/*38805*/         OPC_RecordNode, // #10 = $lwe
/*38806*/         OPC_MoveParent,
/*38807*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38809*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38818*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38830*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38833*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4163:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38851*/       /*Scope*/ 68, /*->38920*/
/*38852*/         OPC_CheckChild1Type, MVT::v8i32,
/*38854*/         OPC_RecordChild2, // #1 = $rsrc
/*38855*/         OPC_RecordChild3, // #2 = $sampler
/*38856*/         OPC_RecordChild4, // #3 = $dmask
/*38857*/         OPC_RecordChild5, // #4 = $unorm
/*38858*/         OPC_RecordChild6, // #5 = $r128
/*38859*/         OPC_RecordChild7, // #6 = $da
/*38860*/         OPC_MoveChild, 8,
/*38862*/         OPC_RecordNode, // #7 = $glc
/*38863*/         OPC_MoveParent,
/*38864*/         OPC_MoveChild, 9,
/*38866*/         OPC_RecordNode, // #8 = $slc
/*38867*/         OPC_MoveParent,
/*38868*/         OPC_MoveChild, 10,
/*38870*/         OPC_RecordNode, // #9 = $tfe
/*38871*/         OPC_MoveParent,
/*38872*/         OPC_MoveChild, 11,
/*38874*/         OPC_RecordNode, // #10 = $lwe
/*38875*/         OPC_MoveParent,
/*38876*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38878*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38887*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38899*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4163:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38920*/       0, /*End of Scope*/
/*38921*/     /*Scope*/ 72, /*->38994*/
/*38922*/       OPC_CheckChild0Integer, 62|128,32/*4158*/, 
/*38925*/       OPC_RecordChild1, // #0 = $addr
/*38926*/       OPC_CheckChild1Type, MVT::v8i32,
/*38928*/       OPC_RecordChild2, // #1 = $rsrc
/*38929*/       OPC_RecordChild3, // #2 = $sampler
/*38930*/       OPC_RecordChild4, // #3 = $dmask
/*38931*/       OPC_RecordChild5, // #4 = $unorm
/*38932*/       OPC_RecordChild6, // #5 = $r128
/*38933*/       OPC_RecordChild7, // #6 = $da
/*38934*/       OPC_MoveChild, 8,
/*38936*/       OPC_RecordNode, // #7 = $glc
/*38937*/       OPC_MoveParent,
/*38938*/       OPC_MoveChild, 9,
/*38940*/       OPC_RecordNode, // #8 = $slc
/*38941*/       OPC_MoveParent,
/*38942*/       OPC_MoveChild, 10,
/*38944*/       OPC_RecordNode, // #9 = $tfe
/*38945*/       OPC_MoveParent,
/*38946*/       OPC_MoveChild, 11,
/*38948*/       OPC_RecordNode, // #10 = $lwe
/*38949*/       OPC_MoveParent,
/*38950*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38952*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38955*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38958*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38961*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38964*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38967*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38970*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38973*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38976*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4158:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38994*/     /*Scope*/ 72, /*->39067*/
/*38995*/       OPC_CheckChild0Integer, 64|128,32/*4160*/, 
/*38998*/       OPC_RecordChild1, // #0 = $addr
/*38999*/       OPC_CheckChild1Type, MVT::v8i32,
/*39001*/       OPC_RecordChild2, // #1 = $rsrc
/*39002*/       OPC_RecordChild3, // #2 = $sampler
/*39003*/       OPC_RecordChild4, // #3 = $dmask
/*39004*/       OPC_RecordChild5, // #4 = $unorm
/*39005*/       OPC_RecordChild6, // #5 = $r128
/*39006*/       OPC_RecordChild7, // #6 = $da
/*39007*/       OPC_MoveChild, 8,
/*39009*/       OPC_RecordNode, // #7 = $glc
/*39010*/       OPC_MoveParent,
/*39011*/       OPC_MoveChild, 9,
/*39013*/       OPC_RecordNode, // #8 = $slc
/*39014*/       OPC_MoveParent,
/*39015*/       OPC_MoveChild, 10,
/*39017*/       OPC_RecordNode, // #9 = $tfe
/*39018*/       OPC_MoveParent,
/*39019*/       OPC_MoveChild, 11,
/*39021*/       OPC_RecordNode, // #10 = $lwe
/*39022*/       OPC_MoveParent,
/*39023*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39025*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39028*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39031*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39034*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39037*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39040*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39043*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39046*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39049*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4160:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39067*/     /*Scope*/ 72, /*->39140*/
/*39068*/       OPC_CheckChild0Integer, 60|128,32/*4156*/, 
/*39071*/       OPC_RecordChild1, // #0 = $addr
/*39072*/       OPC_CheckChild1Type, MVT::v8i32,
/*39074*/       OPC_RecordChild2, // #1 = $rsrc
/*39075*/       OPC_RecordChild3, // #2 = $sampler
/*39076*/       OPC_RecordChild4, // #3 = $dmask
/*39077*/       OPC_RecordChild5, // #4 = $unorm
/*39078*/       OPC_RecordChild6, // #5 = $r128
/*39079*/       OPC_RecordChild7, // #6 = $da
/*39080*/       OPC_MoveChild, 8,
/*39082*/       OPC_RecordNode, // #7 = $glc
/*39083*/       OPC_MoveParent,
/*39084*/       OPC_MoveChild, 9,
/*39086*/       OPC_RecordNode, // #8 = $slc
/*39087*/       OPC_MoveParent,
/*39088*/       OPC_MoveChild, 10,
/*39090*/       OPC_RecordNode, // #9 = $tfe
/*39091*/       OPC_MoveParent,
/*39092*/       OPC_MoveChild, 11,
/*39094*/       OPC_RecordNode, // #10 = $lwe
/*39095*/       OPC_MoveParent,
/*39096*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39098*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39101*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39104*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39107*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39110*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39113*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39116*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39119*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39122*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4156:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39140*/     /*Scope*/ 72, /*->39213*/
/*39141*/       OPC_CheckChild0Integer, 59|128,32/*4155*/, 
/*39144*/       OPC_RecordChild1, // #0 = $addr
/*39145*/       OPC_CheckChild1Type, MVT::v8i32,
/*39147*/       OPC_RecordChild2, // #1 = $rsrc
/*39148*/       OPC_RecordChild3, // #2 = $sampler
/*39149*/       OPC_RecordChild4, // #3 = $dmask
/*39150*/       OPC_RecordChild5, // #4 = $unorm
/*39151*/       OPC_RecordChild6, // #5 = $r128
/*39152*/       OPC_RecordChild7, // #6 = $da
/*39153*/       OPC_MoveChild, 8,
/*39155*/       OPC_RecordNode, // #7 = $glc
/*39156*/       OPC_MoveParent,
/*39157*/       OPC_MoveChild, 9,
/*39159*/       OPC_RecordNode, // #8 = $slc
/*39160*/       OPC_MoveParent,
/*39161*/       OPC_MoveChild, 10,
/*39163*/       OPC_RecordNode, // #9 = $tfe
/*39164*/       OPC_MoveParent,
/*39165*/       OPC_MoveChild, 11,
/*39167*/       OPC_RecordNode, // #10 = $lwe
/*39168*/       OPC_MoveParent,
/*39169*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39171*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39174*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39177*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39180*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39183*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39186*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39189*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39192*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39195*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4155:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39213*/     /*Scope*/ 16|128,1/*144*/, /*->39359*/
/*39215*/       OPC_CheckChild0Integer, 66|128,32/*4162*/, 
/*39218*/       OPC_RecordChild1, // #0 = $addr
/*39219*/       OPC_Scope, 68, /*->39289*/ // 2 children in Scope
/*39221*/         OPC_CheckChild1Type, MVT::v4i32,
/*39223*/         OPC_RecordChild2, // #1 = $rsrc
/*39224*/         OPC_RecordChild3, // #2 = $sampler
/*39225*/         OPC_RecordChild4, // #3 = $dmask
/*39226*/         OPC_RecordChild5, // #4 = $unorm
/*39227*/         OPC_RecordChild6, // #5 = $r128
/*39228*/         OPC_RecordChild7, // #6 = $da
/*39229*/         OPC_MoveChild, 8,
/*39231*/         OPC_RecordNode, // #7 = $glc
/*39232*/         OPC_MoveParent,
/*39233*/         OPC_MoveChild, 9,
/*39235*/         OPC_RecordNode, // #8 = $slc
/*39236*/         OPC_MoveParent,
/*39237*/         OPC_MoveChild, 10,
/*39239*/         OPC_RecordNode, // #9 = $tfe
/*39240*/         OPC_MoveParent,
/*39241*/         OPC_MoveChild, 11,
/*39243*/         OPC_RecordNode, // #10 = $lwe
/*39244*/         OPC_MoveParent,
/*39245*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39247*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39250*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39253*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39256*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39259*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39262*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39265*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4162:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39289*/       /*Scope*/ 68, /*->39358*/
/*39290*/         OPC_CheckChild1Type, MVT::v8i32,
/*39292*/         OPC_RecordChild2, // #1 = $rsrc
/*39293*/         OPC_RecordChild3, // #2 = $sampler
/*39294*/         OPC_RecordChild4, // #3 = $dmask
/*39295*/         OPC_RecordChild5, // #4 = $unorm
/*39296*/         OPC_RecordChild6, // #5 = $r128
/*39297*/         OPC_RecordChild7, // #6 = $da
/*39298*/         OPC_MoveChild, 8,
/*39300*/         OPC_RecordNode, // #7 = $glc
/*39301*/         OPC_MoveParent,
/*39302*/         OPC_MoveChild, 9,
/*39304*/         OPC_RecordNode, // #8 = $slc
/*39305*/         OPC_MoveParent,
/*39306*/         OPC_MoveChild, 10,
/*39308*/         OPC_RecordNode, // #9 = $tfe
/*39309*/         OPC_MoveParent,
/*39310*/         OPC_MoveChild, 11,
/*39312*/         OPC_RecordNode, // #10 = $lwe
/*39313*/         OPC_MoveParent,
/*39314*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39316*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39319*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39322*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39325*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39328*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39331*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39334*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39337*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39340*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4162:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39358*/       0, /*End of Scope*/
/*39359*/     /*Scope*/ 85|128,1/*213*/, /*->39574*/
/*39361*/       OPC_CheckChild0Integer, 75|128,32/*4171*/, 
/*39364*/       OPC_RecordChild1, // #0 = $addr
/*39365*/       OPC_Scope, 68, /*->39435*/ // 3 children in Scope
/*39367*/         OPC_CheckChild1Type, MVT::i32,
/*39369*/         OPC_RecordChild2, // #1 = $rsrc
/*39370*/         OPC_RecordChild3, // #2 = $sampler
/*39371*/         OPC_RecordChild4, // #3 = $dmask
/*39372*/         OPC_RecordChild5, // #4 = $unorm
/*39373*/         OPC_RecordChild6, // #5 = $r128
/*39374*/         OPC_RecordChild7, // #6 = $da
/*39375*/         OPC_MoveChild, 8,
/*39377*/         OPC_RecordNode, // #7 = $glc
/*39378*/         OPC_MoveParent,
/*39379*/         OPC_MoveChild, 9,
/*39381*/         OPC_RecordNode, // #8 = $slc
/*39382*/         OPC_MoveParent,
/*39383*/         OPC_MoveChild, 10,
/*39385*/         OPC_RecordNode, // #9 = $tfe
/*39386*/         OPC_MoveParent,
/*39387*/         OPC_MoveChild, 11,
/*39389*/         OPC_RecordNode, // #10 = $lwe
/*39390*/         OPC_MoveParent,
/*39391*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39393*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4171:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39435*/       /*Scope*/ 68, /*->39504*/
/*39436*/         OPC_CheckChild1Type, MVT::v2i32,
/*39438*/         OPC_RecordChild2, // #1 = $rsrc
/*39439*/         OPC_RecordChild3, // #2 = $sampler
/*39440*/         OPC_RecordChild4, // #3 = $dmask
/*39441*/         OPC_RecordChild5, // #4 = $unorm
/*39442*/         OPC_RecordChild6, // #5 = $r128
/*39443*/         OPC_RecordChild7, // #6 = $da
/*39444*/         OPC_MoveChild, 8,
/*39446*/         OPC_RecordNode, // #7 = $glc
/*39447*/         OPC_MoveParent,
/*39448*/         OPC_MoveChild, 9,
/*39450*/         OPC_RecordNode, // #8 = $slc
/*39451*/         OPC_MoveParent,
/*39452*/         OPC_MoveChild, 10,
/*39454*/         OPC_RecordNode, // #9 = $tfe
/*39455*/         OPC_MoveParent,
/*39456*/         OPC_MoveChild, 11,
/*39458*/         OPC_RecordNode, // #10 = $lwe
/*39459*/         OPC_MoveParent,
/*39460*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39462*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39465*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39468*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39474*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39477*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39480*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4171:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39504*/       /*Scope*/ 68, /*->39573*/
/*39505*/         OPC_CheckChild1Type, MVT::v4i32,
/*39507*/         OPC_RecordChild2, // #1 = $rsrc
/*39508*/         OPC_RecordChild3, // #2 = $sampler
/*39509*/         OPC_RecordChild4, // #3 = $dmask
/*39510*/         OPC_RecordChild5, // #4 = $unorm
/*39511*/         OPC_RecordChild6, // #5 = $r128
/*39512*/         OPC_RecordChild7, // #6 = $da
/*39513*/         OPC_MoveChild, 8,
/*39515*/         OPC_RecordNode, // #7 = $glc
/*39516*/         OPC_MoveParent,
/*39517*/         OPC_MoveChild, 9,
/*39519*/         OPC_RecordNode, // #8 = $slc
/*39520*/         OPC_MoveParent,
/*39521*/         OPC_MoveChild, 10,
/*39523*/         OPC_RecordNode, // #9 = $tfe
/*39524*/         OPC_MoveParent,
/*39525*/         OPC_MoveChild, 11,
/*39527*/         OPC_RecordNode, // #10 = $lwe
/*39528*/         OPC_MoveParent,
/*39529*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39531*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4171:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39573*/       0, /*End of Scope*/
/*39574*/     /*Scope*/ 67, /*->39642*/
/*39575*/       OPC_CheckChild0Integer, 76|128,32/*4172*/, 
/*39578*/       OPC_RecordChild1, // #0 = $addr
/*39579*/       OPC_CheckChild1Type, MVT::i32,
/*39581*/       OPC_RecordChild2, // #1 = $rsrc
/*39582*/       OPC_RecordChild3, // #2 = $dmask
/*39583*/       OPC_RecordChild4, // #3 = $unorm
/*39584*/       OPC_RecordChild5, // #4 = $r128
/*39585*/       OPC_RecordChild6, // #5 = $da
/*39586*/       OPC_RecordChild7, // #6 = $glc
/*39587*/       OPC_MoveChild, 8,
/*39589*/       OPC_RecordNode, // #7 = $slc
/*39590*/       OPC_MoveParent,
/*39591*/       OPC_MoveChild, 9,
/*39593*/       OPC_RecordNode, // #8 = $tfe
/*39594*/       OPC_MoveParent,
/*39595*/       OPC_MoveChild, 10,
/*39597*/       OPC_RecordNode, // #9 = $lwe
/*39598*/       OPC_MoveParent,
/*39599*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39601*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39604*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39607*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39610*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39613*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39616*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39619*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39622*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39625*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4172:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*39642*/     /*Scope*/ 70|128,1/*198*/, /*->39842*/
/*39644*/       OPC_CheckChild0Integer, 79|128,32/*4175*/, 
/*39647*/       OPC_RecordChild1, // #0 = $addr
/*39648*/       OPC_Scope, 63, /*->39713*/ // 3 children in Scope
/*39650*/         OPC_CheckChild1Type, MVT::i32,
/*39652*/         OPC_RecordChild2, // #1 = $rsrc
/*39653*/         OPC_RecordChild3, // #2 = $dmask
/*39654*/         OPC_RecordChild4, // #3 = $unorm
/*39655*/         OPC_RecordChild5, // #4 = $r128
/*39656*/         OPC_RecordChild6, // #5 = $da
/*39657*/         OPC_RecordChild7, // #6 = $glc
/*39658*/         OPC_MoveChild, 8,
/*39660*/         OPC_RecordNode, // #7 = $slc
/*39661*/         OPC_MoveParent,
/*39662*/         OPC_MoveChild, 9,
/*39664*/         OPC_RecordNode, // #8 = $tfe
/*39665*/         OPC_MoveParent,
/*39666*/         OPC_MoveChild, 10,
/*39668*/         OPC_RecordNode, // #9 = $lwe
/*39669*/         OPC_MoveParent,
/*39670*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39672*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39675*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39678*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39681*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39687*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39690*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39693*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39696*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4175:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*39713*/       /*Scope*/ 63, /*->39777*/
/*39714*/         OPC_CheckChild1Type, MVT::v2i32,
/*39716*/         OPC_RecordChild2, // #1 = $rsrc
/*39717*/         OPC_RecordChild3, // #2 = $dmask
/*39718*/         OPC_RecordChild4, // #3 = $unorm
/*39719*/         OPC_RecordChild5, // #4 = $r128
/*39720*/         OPC_RecordChild6, // #5 = $da
/*39721*/         OPC_RecordChild7, // #6 = $glc
/*39722*/         OPC_MoveChild, 8,
/*39724*/         OPC_RecordNode, // #7 = $slc
/*39725*/         OPC_MoveParent,
/*39726*/         OPC_MoveChild, 9,
/*39728*/         OPC_RecordNode, // #8 = $tfe
/*39729*/         OPC_MoveParent,
/*39730*/         OPC_MoveChild, 10,
/*39732*/         OPC_RecordNode, // #9 = $lwe
/*39733*/         OPC_MoveParent,
/*39734*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39736*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39739*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39742*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39745*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39748*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39754*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39757*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4175:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*39777*/       /*Scope*/ 63, /*->39841*/
/*39778*/         OPC_CheckChild1Type, MVT::v4i32,
/*39780*/         OPC_RecordChild2, // #1 = $rsrc
/*39781*/         OPC_RecordChild3, // #2 = $dmask
/*39782*/         OPC_RecordChild4, // #3 = $unorm
/*39783*/         OPC_RecordChild5, // #4 = $r128
/*39784*/         OPC_RecordChild6, // #5 = $da
/*39785*/         OPC_RecordChild7, // #6 = $glc
/*39786*/         OPC_MoveChild, 8,
/*39788*/         OPC_RecordNode, // #7 = $slc
/*39789*/         OPC_MoveParent,
/*39790*/         OPC_MoveChild, 9,
/*39792*/         OPC_RecordNode, // #8 = $tfe
/*39793*/         OPC_MoveParent,
/*39794*/         OPC_MoveChild, 10,
/*39796*/         OPC_RecordNode, // #9 = $lwe
/*39797*/         OPC_MoveParent,
/*39798*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39800*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39803*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39806*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39809*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39815*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39818*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4175:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*39841*/       0, /*End of Scope*/
/*39842*/     /*Scope*/ 70|128,1/*198*/, /*->40042*/
/*39844*/       OPC_CheckChild0Integer, 80|128,32/*4176*/, 
/*39847*/       OPC_RecordChild1, // #0 = $addr
/*39848*/       OPC_Scope, 63, /*->39913*/ // 3 children in Scope
/*39850*/         OPC_CheckChild1Type, MVT::i32,
/*39852*/         OPC_RecordChild2, // #1 = $rsrc
/*39853*/         OPC_RecordChild3, // #2 = $dmask
/*39854*/         OPC_RecordChild4, // #3 = $unorm
/*39855*/         OPC_RecordChild5, // #4 = $r128
/*39856*/         OPC_RecordChild6, // #5 = $da
/*39857*/         OPC_RecordChild7, // #6 = $glc
/*39858*/         OPC_MoveChild, 8,
/*39860*/         OPC_RecordNode, // #7 = $slc
/*39861*/         OPC_MoveParent,
/*39862*/         OPC_MoveChild, 9,
/*39864*/         OPC_RecordNode, // #8 = $tfe
/*39865*/         OPC_MoveParent,
/*39866*/         OPC_MoveChild, 10,
/*39868*/         OPC_RecordNode, // #9 = $lwe
/*39869*/         OPC_MoveParent,
/*39870*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39872*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39875*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39878*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39881*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39884*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39887*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39893*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39896*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4176:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*39913*/       /*Scope*/ 63, /*->39977*/
/*39914*/         OPC_CheckChild1Type, MVT::v2i32,
/*39916*/         OPC_RecordChild2, // #1 = $rsrc
/*39917*/         OPC_RecordChild3, // #2 = $dmask
/*39918*/         OPC_RecordChild4, // #3 = $unorm
/*39919*/         OPC_RecordChild5, // #4 = $r128
/*39920*/         OPC_RecordChild6, // #5 = $da
/*39921*/         OPC_RecordChild7, // #6 = $glc
/*39922*/         OPC_MoveChild, 8,
/*39924*/         OPC_RecordNode, // #7 = $slc
/*39925*/         OPC_MoveParent,
/*39926*/         OPC_MoveChild, 9,
/*39928*/         OPC_RecordNode, // #8 = $tfe
/*39929*/         OPC_MoveParent,
/*39930*/         OPC_MoveChild, 10,
/*39932*/         OPC_RecordNode, // #9 = $lwe
/*39933*/         OPC_MoveParent,
/*39934*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39936*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39939*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39945*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39948*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39951*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39954*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39957*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4176:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*39977*/       /*Scope*/ 63, /*->40041*/
/*39978*/         OPC_CheckChild1Type, MVT::v4i32,
/*39980*/         OPC_RecordChild2, // #1 = $rsrc
/*39981*/         OPC_RecordChild3, // #2 = $dmask
/*39982*/         OPC_RecordChild4, // #3 = $unorm
/*39983*/         OPC_RecordChild5, // #4 = $r128
/*39984*/         OPC_RecordChild6, // #5 = $da
/*39985*/         OPC_RecordChild7, // #6 = $glc
/*39986*/         OPC_MoveChild, 8,
/*39988*/         OPC_RecordNode, // #7 = $slc
/*39989*/         OPC_MoveParent,
/*39990*/         OPC_MoveChild, 9,
/*39992*/         OPC_RecordNode, // #8 = $tfe
/*39993*/         OPC_MoveParent,
/*39994*/         OPC_MoveChild, 10,
/*39996*/         OPC_RecordNode, // #9 = $lwe
/*39997*/         OPC_MoveParent,
/*39998*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40000*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40003*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40006*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40009*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40012*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40015*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40021*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4176:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*40041*/       0, /*End of Scope*/
/*40042*/     0, /*End of Scope*/
/*40043*/   /*SwitchOpcode*/ 54|128,5/*694*/, TARGET_VAL(ISD::ADD),// ->40741
/*40047*/     OPC_Scope, 15|128,2/*271*/, /*->40321*/ // 2 children in Scope
/*40050*/       OPC_MoveChild, 0,
/*40052*/       OPC_SwitchOpcode /*3 cases */, 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->40177
/*40056*/         OPC_RecordChild0, // #0 = $src0
/*40057*/         OPC_RecordChild1, // #1 = $src1
/*40058*/         OPC_MoveParent,
/*40059*/         OPC_RecordChild1, // #2 = $src2
/*40060*/         OPC_CheckType, MVT::i32,
/*40062*/         OPC_Scope, 99, /*->40163*/ // 2 children in Scope
/*40064*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40066*/           OPC_EmitInteger, MVT::i32, 0, 
/*40069*/           OPC_EmitInteger, MVT::i32, 0, 
/*40072*/           OPC_EmitInteger, MVT::i32, 0, 
/*40075*/           OPC_EmitInteger, MVT::i32, 0, 
/*40078*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40090*/           OPC_EmitInteger, MVT::i32, 0, 
/*40093*/           OPC_EmitInteger, MVT::i32, 0, 
/*40096*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40108*/           OPC_EmitInteger, MVT::i32, 0, 
/*40111*/           OPC_EmitInteger, MVT::i32, 0, 
/*40114*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40126*/           OPC_EmitInteger, MVT::i32, 1, 
/*40129*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40132*/           OPC_EmitInteger, MVT::i32, 0, 
/*40135*/           OPC_EmitInteger, MVT::i32, 0, 
/*40138*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40163*/         /*Scope*/ 12, /*->40176*/
/*40164*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40166*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40176*/         0, /*End of Scope*/
/*40177*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->40301
/*40180*/         OPC_RecordChild0, // #0 = $src0
/*40181*/         OPC_RecordChild1, // #1 = $src1
/*40182*/         OPC_MoveParent,
/*40183*/         OPC_RecordChild1, // #2 = $src2
/*40184*/         OPC_CheckType, MVT::i32,
/*40186*/         OPC_Scope, 99, /*->40287*/ // 2 children in Scope
/*40188*/           OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*40190*/           OPC_EmitInteger, MVT::i32, 0, 
/*40193*/           OPC_EmitInteger, MVT::i32, 0, 
/*40196*/           OPC_EmitInteger, MVT::i32, 0, 
/*40199*/           OPC_EmitInteger, MVT::i32, 0, 
/*40202*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40214*/           OPC_EmitInteger, MVT::i32, 0, 
/*40217*/           OPC_EmitInteger, MVT::i32, 0, 
/*40220*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40232*/           OPC_EmitInteger, MVT::i32, 0, 
/*40235*/           OPC_EmitInteger, MVT::i32, 0, 
/*40238*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40250*/           OPC_EmitInteger, MVT::i32, 1, 
/*40253*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40256*/           OPC_EmitInteger, MVT::i32, 0, 
/*40259*/           OPC_EmitInteger, MVT::i32, 0, 
/*40262*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40287*/         /*Scope*/ 12, /*->40300*/
/*40288*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40290*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40300*/         0, /*End of Scope*/
/*40301*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->40320
/*40304*/         OPC_RecordChild0, // #0 = $popcnt
/*40305*/         OPC_MoveParent,
/*40306*/         OPC_RecordChild1, // #1 = $val
/*40307*/         OPC_CheckType, MVT::i32,
/*40309*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40311*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*40320*/       0, // EndSwitchOpcode
/*40321*/     /*Scope*/ 33|128,3/*417*/, /*->40740*/
/*40323*/       OPC_RecordChild0, // #0 = $val
/*40324*/       OPC_Scope, 12|128,2/*268*/, /*->40595*/ // 2 children in Scope
/*40327*/         OPC_MoveChild, 1,
/*40329*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->40348
/*40333*/           OPC_RecordChild0, // #1 = $popcnt
/*40334*/           OPC_MoveParent,
/*40335*/           OPC_CheckType, MVT::i32,
/*40337*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40339*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*40348*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->40471
/*40351*/           OPC_RecordChild0, // #1 = $src0
/*40352*/           OPC_RecordChild1, // #2 = $src1
/*40353*/           OPC_MoveParent,
/*40354*/           OPC_CheckType, MVT::i32,
/*40356*/           OPC_Scope, 12, /*->40370*/ // 2 children in Scope
/*40358*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40360*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40370*/           /*Scope*/ 99, /*->40470*/
/*40371*/             OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*40373*/             OPC_EmitInteger, MVT::i32, 0, 
/*40376*/             OPC_EmitInteger, MVT::i32, 0, 
/*40379*/             OPC_EmitInteger, MVT::i32, 0, 
/*40382*/             OPC_EmitInteger, MVT::i32, 0, 
/*40385*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40397*/             OPC_EmitInteger, MVT::i32, 0, 
/*40400*/             OPC_EmitInteger, MVT::i32, 0, 
/*40403*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40415*/             OPC_EmitInteger, MVT::i32, 0, 
/*40418*/             OPC_EmitInteger, MVT::i32, 0, 
/*40421*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40433*/             OPC_EmitInteger, MVT::i32, 1, 
/*40436*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40439*/             OPC_EmitInteger, MVT::i32, 0, 
/*40442*/             OPC_EmitInteger, MVT::i32, 0, 
/*40445*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40470*/           0, /*End of Scope*/
/*40471*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->40594
/*40474*/           OPC_RecordChild0, // #1 = $src0
/*40475*/           OPC_RecordChild1, // #2 = $src1
/*40476*/           OPC_MoveParent,
/*40477*/           OPC_CheckType, MVT::i32,
/*40479*/           OPC_Scope, 12, /*->40493*/ // 2 children in Scope
/*40481*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40483*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40493*/           /*Scope*/ 99, /*->40593*/
/*40494*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40496*/             OPC_EmitInteger, MVT::i32, 0, 
/*40499*/             OPC_EmitInteger, MVT::i32, 0, 
/*40502*/             OPC_EmitInteger, MVT::i32, 0, 
/*40505*/             OPC_EmitInteger, MVT::i32, 0, 
/*40508*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40520*/             OPC_EmitInteger, MVT::i32, 0, 
/*40523*/             OPC_EmitInteger, MVT::i32, 0, 
/*40526*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40538*/             OPC_EmitInteger, MVT::i32, 0, 
/*40541*/             OPC_EmitInteger, MVT::i32, 0, 
/*40544*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40556*/             OPC_EmitInteger, MVT::i32, 1, 
/*40559*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40562*/             OPC_EmitInteger, MVT::i32, 0, 
/*40565*/             OPC_EmitInteger, MVT::i32, 0, 
/*40568*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40593*/           0, /*End of Scope*/
/*40594*/         0, // EndSwitchOpcode
/*40595*/       /*Scope*/ 14|128,1/*142*/, /*->40739*/
/*40597*/         OPC_RecordChild1, // #1 = $src1
/*40598*/         OPC_CheckType, MVT::i32,
/*40600*/         OPC_Scope, 101, /*->40703*/ // 2 children in Scope
/*40602*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40604*/           OPC_EmitInteger, MVT::i32, 0, 
/*40607*/           OPC_EmitInteger, MVT::i32, 0, 
/*40610*/           OPC_EmitInteger, MVT::i32, 1, 
/*40613*/           OPC_EmitInteger, MVT::i32, 0, 
/*40616*/           OPC_EmitInteger, MVT::i32, 0, 
/*40619*/           OPC_EmitInteger, MVT::i32, 0, 
/*40622*/           OPC_EmitInteger, MVT::i32, 0, 
/*40625*/           OPC_EmitInteger, MVT::i32, 0, 
/*40628*/           OPC_EmitInteger, MVT::i32, 0, 
/*40631*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40643*/           OPC_EmitInteger, MVT::i32, 0, 
/*40646*/           OPC_EmitInteger, MVT::i32, 0, 
/*40649*/           OPC_EmitInteger, MVT::i32, 0, 
/*40652*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40664*/           OPC_EmitInteger, MVT::i32, 1, 
/*40667*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40670*/           OPC_EmitInteger, MVT::i32, 0, 
/*40673*/           OPC_EmitInteger, MVT::i32, 0, 
/*40676*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*40703*/         /*Scope*/ 34, /*->40738*/
/*40704*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40706*/           OPC_Scope, 9, /*->40717*/ // 3 children in Scope
/*40708*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*40717*/           /*Scope*/ 9, /*->40727*/
/*40718*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*40727*/           /*Scope*/ 9, /*->40737*/
/*40728*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64_si), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_ADD_I32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*40737*/           0, /*End of Scope*/
/*40738*/         0, /*End of Scope*/
/*40739*/       0, /*End of Scope*/
/*40740*/     0, /*End of Scope*/
/*40741*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->40765
/*40744*/     OPC_RecordMemRef,
/*40745*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*40746*/     OPC_RecordChild1, // #1 = $rw_gpr
/*40747*/     OPC_CheckChild1Type, MVT::v4i32,
/*40749*/     OPC_RecordChild2, // #2 = $index_gpr
/*40750*/     OPC_CheckChild2Type, MVT::i32,
/*40752*/     OPC_CheckPredicate, 97, // Predicate_mskor_global
/*40754*/     OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40756*/     OPC_EmitMergeInputChains1_0,
/*40757*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*40765*/   /*SwitchOpcode*/ 9|128,2/*265*/, TARGET_VAL(ISD::SHL),// ->41034
/*40769*/     OPC_RecordChild0, // #0 = $src0
/*40770*/     OPC_RecordChild1, // #1 = $src1
/*40771*/     OPC_CheckChild1Type, MVT::i32,
/*40773*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41007
/*40777*/       OPC_Scope, 11, /*->40790*/ // 4 children in Scope
/*40779*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*40790*/       /*Scope*/ 101, /*->40892*/
/*40791*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*40793*/         OPC_EmitInteger, MVT::i32, 0, 
/*40796*/         OPC_EmitInteger, MVT::i32, 0, 
/*40799*/         OPC_EmitInteger, MVT::i32, 1, 
/*40802*/         OPC_EmitInteger, MVT::i32, 0, 
/*40805*/         OPC_EmitInteger, MVT::i32, 0, 
/*40808*/         OPC_EmitInteger, MVT::i32, 0, 
/*40811*/         OPC_EmitInteger, MVT::i32, 0, 
/*40814*/         OPC_EmitInteger, MVT::i32, 0, 
/*40817*/         OPC_EmitInteger, MVT::i32, 0, 
/*40820*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40832*/         OPC_EmitInteger, MVT::i32, 0, 
/*40835*/         OPC_EmitInteger, MVT::i32, 0, 
/*40838*/         OPC_EmitInteger, MVT::i32, 0, 
/*40841*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40853*/         OPC_EmitInteger, MVT::i32, 1, 
/*40856*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40859*/         OPC_EmitInteger, MVT::i32, 0, 
/*40862*/         OPC_EmitInteger, MVT::i32, 0, 
/*40865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*40892*/       /*Scope*/ 101, /*->40994*/
/*40893*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40895*/         OPC_EmitInteger, MVT::i32, 0, 
/*40898*/         OPC_EmitInteger, MVT::i32, 0, 
/*40901*/         OPC_EmitInteger, MVT::i32, 1, 
/*40904*/         OPC_EmitInteger, MVT::i32, 0, 
/*40907*/         OPC_EmitInteger, MVT::i32, 0, 
/*40910*/         OPC_EmitInteger, MVT::i32, 0, 
/*40913*/         OPC_EmitInteger, MVT::i32, 0, 
/*40916*/         OPC_EmitInteger, MVT::i32, 0, 
/*40919*/         OPC_EmitInteger, MVT::i32, 0, 
/*40922*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40934*/         OPC_EmitInteger, MVT::i32, 0, 
/*40937*/         OPC_EmitInteger, MVT::i32, 0, 
/*40940*/         OPC_EmitInteger, MVT::i32, 0, 
/*40943*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40955*/         OPC_EmitInteger, MVT::i32, 1, 
/*40958*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40961*/         OPC_EmitInteger, MVT::i32, 0, 
/*40964*/         OPC_EmitInteger, MVT::i32, 0, 
/*40967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*40994*/       /*Scope*/ 11, /*->41006*/
/*40995*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHL_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*41006*/       0, /*End of Scope*/
/*41007*/     /*SwitchType*/ 24, MVT::i64,// ->41033
/*41009*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41011*/       OPC_Scope, 9, /*->41022*/ // 2 children in Scope
/*41013*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41022*/       /*Scope*/ 9, /*->41032*/
/*41023*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41032*/       0, /*End of Scope*/
/*41033*/     0, // EndSwitchType
/*41034*/   /*SwitchOpcode*/ 9|128,2/*265*/, TARGET_VAL(ISD::SRL),// ->41303
/*41038*/     OPC_RecordChild0, // #0 = $src0
/*41039*/     OPC_RecordChild1, // #1 = $src1
/*41040*/     OPC_CheckChild1Type, MVT::i32,
/*41042*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41276
/*41046*/       OPC_Scope, 11, /*->41059*/ // 4 children in Scope
/*41048*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41050*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*41059*/       /*Scope*/ 101, /*->41161*/
/*41060*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41062*/         OPC_EmitInteger, MVT::i32, 0, 
/*41065*/         OPC_EmitInteger, MVT::i32, 0, 
/*41068*/         OPC_EmitInteger, MVT::i32, 1, 
/*41071*/         OPC_EmitInteger, MVT::i32, 0, 
/*41074*/         OPC_EmitInteger, MVT::i32, 0, 
/*41077*/         OPC_EmitInteger, MVT::i32, 0, 
/*41080*/         OPC_EmitInteger, MVT::i32, 0, 
/*41083*/         OPC_EmitInteger, MVT::i32, 0, 
/*41086*/         OPC_EmitInteger, MVT::i32, 0, 
/*41089*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41101*/         OPC_EmitInteger, MVT::i32, 0, 
/*41104*/         OPC_EmitInteger, MVT::i32, 0, 
/*41107*/         OPC_EmitInteger, MVT::i32, 0, 
/*41110*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41122*/         OPC_EmitInteger, MVT::i32, 1, 
/*41125*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41128*/         OPC_EmitInteger, MVT::i32, 0, 
/*41131*/         OPC_EmitInteger, MVT::i32, 0, 
/*41134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41161*/       /*Scope*/ 101, /*->41263*/
/*41162*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41164*/         OPC_EmitInteger, MVT::i32, 0, 
/*41167*/         OPC_EmitInteger, MVT::i32, 0, 
/*41170*/         OPC_EmitInteger, MVT::i32, 1, 
/*41173*/         OPC_EmitInteger, MVT::i32, 0, 
/*41176*/         OPC_EmitInteger, MVT::i32, 0, 
/*41179*/         OPC_EmitInteger, MVT::i32, 0, 
/*41182*/         OPC_EmitInteger, MVT::i32, 0, 
/*41185*/         OPC_EmitInteger, MVT::i32, 0, 
/*41188*/         OPC_EmitInteger, MVT::i32, 0, 
/*41191*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41203*/         OPC_EmitInteger, MVT::i32, 0, 
/*41206*/         OPC_EmitInteger, MVT::i32, 0, 
/*41209*/         OPC_EmitInteger, MVT::i32, 0, 
/*41212*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41224*/         OPC_EmitInteger, MVT::i32, 1, 
/*41227*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41230*/         OPC_EmitInteger, MVT::i32, 0, 
/*41233*/         OPC_EmitInteger, MVT::i32, 0, 
/*41236*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41263*/       /*Scope*/ 11, /*->41275*/
/*41264*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHR_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*41275*/       0, /*End of Scope*/
/*41276*/     /*SwitchType*/ 24, MVT::i64,// ->41302
/*41278*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41280*/       OPC_Scope, 9, /*->41291*/ // 2 children in Scope
/*41282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41291*/       /*Scope*/ 9, /*->41301*/
/*41292*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41301*/       0, /*End of Scope*/
/*41302*/     0, // EndSwitchType
/*41303*/   /*SwitchOpcode*/ 9|128,2/*265*/, TARGET_VAL(ISD::SRA),// ->41572
/*41307*/     OPC_RecordChild0, // #0 = $src0
/*41308*/     OPC_RecordChild1, // #1 = $src1
/*41309*/     OPC_CheckChild1Type, MVT::i32,
/*41311*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41545
/*41315*/       OPC_Scope, 11, /*->41328*/ // 4 children in Scope
/*41317*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*41328*/       /*Scope*/ 101, /*->41430*/
/*41329*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41331*/         OPC_EmitInteger, MVT::i32, 0, 
/*41334*/         OPC_EmitInteger, MVT::i32, 0, 
/*41337*/         OPC_EmitInteger, MVT::i32, 1, 
/*41340*/         OPC_EmitInteger, MVT::i32, 0, 
/*41343*/         OPC_EmitInteger, MVT::i32, 0, 
/*41346*/         OPC_EmitInteger, MVT::i32, 0, 
/*41349*/         OPC_EmitInteger, MVT::i32, 0, 
/*41352*/         OPC_EmitInteger, MVT::i32, 0, 
/*41355*/         OPC_EmitInteger, MVT::i32, 0, 
/*41358*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41370*/         OPC_EmitInteger, MVT::i32, 0, 
/*41373*/         OPC_EmitInteger, MVT::i32, 0, 
/*41376*/         OPC_EmitInteger, MVT::i32, 0, 
/*41379*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41391*/         OPC_EmitInteger, MVT::i32, 1, 
/*41394*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41397*/         OPC_EmitInteger, MVT::i32, 0, 
/*41400*/         OPC_EmitInteger, MVT::i32, 0, 
/*41403*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41430*/       /*Scope*/ 101, /*->41532*/
/*41431*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41433*/         OPC_EmitInteger, MVT::i32, 0, 
/*41436*/         OPC_EmitInteger, MVT::i32, 0, 
/*41439*/         OPC_EmitInteger, MVT::i32, 1, 
/*41442*/         OPC_EmitInteger, MVT::i32, 0, 
/*41445*/         OPC_EmitInteger, MVT::i32, 0, 
/*41448*/         OPC_EmitInteger, MVT::i32, 0, 
/*41451*/         OPC_EmitInteger, MVT::i32, 0, 
/*41454*/         OPC_EmitInteger, MVT::i32, 0, 
/*41457*/         OPC_EmitInteger, MVT::i32, 0, 
/*41460*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41472*/         OPC_EmitInteger, MVT::i32, 0, 
/*41475*/         OPC_EmitInteger, MVT::i32, 0, 
/*41478*/         OPC_EmitInteger, MVT::i32, 0, 
/*41481*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41493*/         OPC_EmitInteger, MVT::i32, 1, 
/*41496*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41499*/         OPC_EmitInteger, MVT::i32, 0, 
/*41502*/         OPC_EmitInteger, MVT::i32, 0, 
/*41505*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41532*/       /*Scope*/ 11, /*->41544*/
/*41533*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_ASHR_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*41544*/       0, /*End of Scope*/
/*41545*/     /*SwitchType*/ 24, MVT::i64,// ->41571
/*41547*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41549*/       OPC_Scope, 9, /*->41560*/ // 2 children in Scope
/*41551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*41560*/       /*Scope*/ 9, /*->41570*/
/*41561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*41570*/       0, /*End of Scope*/
/*41571*/     0, // EndSwitchType
/*41572*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->41900
/*41576*/     OPC_RecordChild0, // #0 = $src0
/*41577*/     OPC_RecordChild1, // #1 = $src1
/*41578*/     OPC_CheckType, MVT::i32,
/*41580*/     OPC_Scope, 11, /*->41593*/ // 4 children in Scope
/*41582*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41584*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*41593*/     /*Scope*/ 101, /*->41695*/
/*41594*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41596*/       OPC_EmitInteger, MVT::i32, 0, 
/*41599*/       OPC_EmitInteger, MVT::i32, 0, 
/*41602*/       OPC_EmitInteger, MVT::i32, 1, 
/*41605*/       OPC_EmitInteger, MVT::i32, 0, 
/*41608*/       OPC_EmitInteger, MVT::i32, 0, 
/*41611*/       OPC_EmitInteger, MVT::i32, 0, 
/*41614*/       OPC_EmitInteger, MVT::i32, 0, 
/*41617*/       OPC_EmitInteger, MVT::i32, 0, 
/*41620*/       OPC_EmitInteger, MVT::i32, 0, 
/*41623*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41635*/       OPC_EmitInteger, MVT::i32, 0, 
/*41638*/       OPC_EmitInteger, MVT::i32, 0, 
/*41641*/       OPC_EmitInteger, MVT::i32, 0, 
/*41644*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41656*/       OPC_EmitInteger, MVT::i32, 1, 
/*41659*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41662*/       OPC_EmitInteger, MVT::i32, 0, 
/*41665*/       OPC_EmitInteger, MVT::i32, 0, 
/*41668*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41695*/     /*Scope*/ 101, /*->41797*/
/*41696*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*41698*/       OPC_EmitInteger, MVT::i32, 0, 
/*41701*/       OPC_EmitInteger, MVT::i32, 0, 
/*41704*/       OPC_EmitInteger, MVT::i32, 1, 
/*41707*/       OPC_EmitInteger, MVT::i32, 0, 
/*41710*/       OPC_EmitInteger, MVT::i32, 0, 
/*41713*/       OPC_EmitInteger, MVT::i32, 0, 
/*41716*/       OPC_EmitInteger, MVT::i32, 0, 
/*41719*/       OPC_EmitInteger, MVT::i32, 0, 
/*41722*/       OPC_EmitInteger, MVT::i32, 0, 
/*41725*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41737*/       OPC_EmitInteger, MVT::i32, 0, 
/*41740*/       OPC_EmitInteger, MVT::i32, 0, 
/*41743*/       OPC_EmitInteger, MVT::i32, 0, 
/*41746*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41758*/       OPC_EmitInteger, MVT::i32, 1, 
/*41761*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41764*/       OPC_EmitInteger, MVT::i32, 0, 
/*41767*/       OPC_EmitInteger, MVT::i32, 0, 
/*41770*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41797*/     /*Scope*/ 101, /*->41899*/
/*41798*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*41800*/       OPC_EmitInteger, MVT::i32, 0, 
/*41803*/       OPC_EmitInteger, MVT::i32, 0, 
/*41806*/       OPC_EmitInteger, MVT::i32, 1, 
/*41809*/       OPC_EmitInteger, MVT::i32, 0, 
/*41812*/       OPC_EmitInteger, MVT::i32, 0, 
/*41815*/       OPC_EmitInteger, MVT::i32, 0, 
/*41818*/       OPC_EmitInteger, MVT::i32, 0, 
/*41821*/       OPC_EmitInteger, MVT::i32, 0, 
/*41824*/       OPC_EmitInteger, MVT::i32, 0, 
/*41827*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41839*/       OPC_EmitInteger, MVT::i32, 0, 
/*41842*/       OPC_EmitInteger, MVT::i32, 0, 
/*41845*/       OPC_EmitInteger, MVT::i32, 0, 
/*41848*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41860*/       OPC_EmitInteger, MVT::i32, 1, 
/*41863*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41866*/       OPC_EmitInteger, MVT::i32, 0, 
/*41869*/       OPC_EmitInteger, MVT::i32, 0, 
/*41872*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41899*/     0, /*End of Scope*/
/*41900*/   /*SwitchOpcode*/ 81, TARGET_VAL(ISD::Constant),// ->41984
/*41903*/     OPC_RecordNode, // #0 = $imm
/*41904*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->41953
/*41907*/       OPC_Scope, 14, /*->41923*/ // 2 children in Scope
/*41909*/         OPC_CheckPredicate, 98, // Predicate_anonymous_1197
/*41911*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41913*/         OPC_EmitConvertToTarget, 0,
/*41915*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1197>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*41923*/       /*Scope*/ 28, /*->41952*/
/*41924*/         OPC_Scope, 12, /*->41938*/ // 2 children in Scope
/*41926*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41928*/           OPC_EmitConvertToTarget, 0,
/*41930*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*41938*/         /*Scope*/ 12, /*->41951*/
/*41939*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41941*/           OPC_EmitConvertToTarget, 0,
/*41943*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*41951*/         0, /*End of Scope*/
/*41952*/       0, /*End of Scope*/
/*41953*/     /*SwitchType*/ 14, MVT::i64,// ->41969
/*41955*/       OPC_CheckPredicate, 99, // Predicate_anonymous_1203
/*41957*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41959*/       OPC_EmitConvertToTarget, 0,
/*41961*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1203>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1204>>:$imm)
/*41969*/     /*SwitchType*/ 12, MVT::i1,// ->41983
/*41971*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41973*/       OPC_EmitConvertToTarget, 0,
/*41975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_I1), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$src - Complexity = 3
                // Dst: (V_MOV_I1:i1 (imm:i1):$src)
/*41983*/     0, // EndSwitchType
/*41984*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->42276
/*41988*/     OPC_RecordChild0, // #0 = $src0
/*41989*/     OPC_Scope, 25, /*->42016*/ // 13 children in Scope
/*41991*/       OPC_CheckChild0Type, MVT::f32,
/*41993*/       OPC_CheckType, MVT::i32,
/*41995*/       OPC_Scope, 5, /*->42002*/ // 2 children in Scope
/*41997*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41999*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*42002*/       /*Scope*/ 12, /*->42015*/
/*42003*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42005*/         OPC_Scope, 3, /*->42010*/ // 2 children in Scope
/*42007*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*42010*/         /*Scope*/ 3, /*->42014*/
/*42011*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VReg_32:f32:$src0) - Complexity = 3
                    // Dst: VReg_32:i32:$src0
/*42014*/         0, /*End of Scope*/
/*42015*/       0, /*End of Scope*/
/*42016*/     /*Scope*/ 18, /*->42035*/
/*42017*/       OPC_CheckChild0Type, MVT::f64,
/*42019*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42027
/*42022*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42024*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42027*/       /*SwitchType*/ 5, MVT::v2i32,// ->42034
/*42029*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42031*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42034*/       0, // EndSwitchType
/*42035*/     /*Scope*/ 34, /*->42070*/
/*42036*/       OPC_CheckChild0Type, MVT::v2i32,
/*42038*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42046
/*42041*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42043*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42046*/       /*SwitchType*/ 5, MVT::f64,// ->42053
/*42048*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42050*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42053*/       /*SwitchType*/ 14, MVT::v2f32,// ->42069
/*42055*/         OPC_Scope, 5, /*->42062*/ // 2 children in Scope
/*42057*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42059*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*42062*/         /*Scope*/ 5, /*->42068*/
/*42063*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42065*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*42068*/         0, /*End of Scope*/
/*42069*/       0, // EndSwitchType
/*42070*/     /*Scope*/ 27, /*->42098*/
/*42071*/       OPC_CheckChild0Type, MVT::v2f32,
/*42073*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42081
/*42076*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42078*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42081*/       /*SwitchType*/ 14, MVT::v2i32,// ->42097
/*42083*/         OPC_Scope, 5, /*->42090*/ // 2 children in Scope
/*42085*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42087*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*42090*/         /*Scope*/ 5, /*->42096*/
/*42091*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42093*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*42096*/         0, /*End of Scope*/
/*42097*/       0, // EndSwitchType
/*42098*/     /*Scope*/ 25, /*->42124*/
/*42099*/       OPC_CheckChild0Type, MVT::i32,
/*42101*/       OPC_CheckType, MVT::f32,
/*42103*/       OPC_Scope, 5, /*->42110*/ // 2 children in Scope
/*42105*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42107*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*42110*/       /*Scope*/ 12, /*->42123*/
/*42111*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42113*/         OPC_Scope, 3, /*->42118*/ // 2 children in Scope
/*42115*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*42118*/         /*Scope*/ 3, /*->42122*/
/*42119*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VReg_32:i32:$src0) - Complexity = 3
                    // Dst: VReg_32:f32:$src0
/*42122*/         0, /*End of Scope*/
/*42123*/       0, /*End of Scope*/
/*42124*/     /*Scope*/ 25, /*->42150*/
/*42125*/       OPC_CheckChild0Type, MVT::i64,
/*42127*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->42135
/*42130*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42132*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42135*/       /*SwitchType*/ 5, MVT::v2i32,// ->42142
/*42137*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42139*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42142*/       /*SwitchType*/ 5, MVT::v2f32,// ->42149
/*42144*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42146*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*42149*/       0, // EndSwitchType
/*42150*/     /*Scope*/ 18, /*->42169*/
/*42151*/       OPC_CheckChild0Type, MVT::v4f32,
/*42153*/       OPC_CheckType, MVT::v4i32,
/*42155*/       OPC_Scope, 5, /*->42162*/ // 2 children in Scope
/*42157*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42159*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*42162*/       /*Scope*/ 5, /*->42168*/
/*42163*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42165*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*42168*/       0, /*End of Scope*/
/*42169*/     /*Scope*/ 16, /*->42186*/
/*42170*/       OPC_CheckChild0Type, MVT::v8f32,
/*42172*/       OPC_CheckType, MVT::v8i32,
/*42174*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42176*/       OPC_Scope, 3, /*->42181*/ // 2 children in Scope
/*42178*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*42181*/       /*Scope*/ 3, /*->42185*/
/*42182*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*42185*/       0, /*End of Scope*/
/*42186*/     /*Scope*/ 16, /*->42203*/
/*42187*/       OPC_CheckChild0Type, MVT::v32i8,
/*42189*/       OPC_CheckType, MVT::v8i32,
/*42191*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42193*/       OPC_Scope, 3, /*->42198*/ // 2 children in Scope
/*42195*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*42198*/       /*Scope*/ 3, /*->42202*/
/*42199*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*42202*/       0, /*End of Scope*/
/*42203*/     /*Scope*/ 32, /*->42236*/
/*42204*/       OPC_CheckChild0Type, MVT::v8i32,
/*42206*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->42221
/*42209*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42211*/         OPC_Scope, 3, /*->42216*/ // 2 children in Scope
/*42213*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*42216*/         /*Scope*/ 3, /*->42220*/
/*42217*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*42220*/         0, /*End of Scope*/
/*42221*/       /*SwitchType*/ 12, MVT::v8f32,// ->42235
/*42223*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42225*/         OPC_Scope, 3, /*->42230*/ // 2 children in Scope
/*42227*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*42230*/         /*Scope*/ 3, /*->42234*/
/*42231*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*42234*/         0, /*End of Scope*/
/*42235*/       0, // EndSwitchType
/*42236*/     /*Scope*/ 9, /*->42246*/
/*42237*/       OPC_CheckChild0Type, MVT::v16f32,
/*42239*/       OPC_CheckType, MVT::v16i32,
/*42241*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42243*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*42246*/     /*Scope*/ 18, /*->42265*/
/*42247*/       OPC_CheckChild0Type, MVT::v4i32,
/*42249*/       OPC_CheckType, MVT::v4f32,
/*42251*/       OPC_Scope, 5, /*->42258*/ // 2 children in Scope
/*42253*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42255*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*42258*/       /*Scope*/ 5, /*->42264*/
/*42259*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42261*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*42264*/       0, /*End of Scope*/
/*42265*/     /*Scope*/ 9, /*->42275*/
/*42266*/       OPC_CheckChild0Type, MVT::v16i32,
/*42268*/       OPC_CheckType, MVT::v16f32,
/*42270*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42272*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*42275*/     0, /*End of Scope*/
/*42276*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->42287
/*42279*/     OPC_RecordChild0, // #0 = $addr
/*42280*/     OPC_CheckType, MVT::i32,
/*42282*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42284*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*42287*/   /*SwitchOpcode*/ 34|128,1/*162*/, TARGET_VAL(ISD::AND),// ->42453
/*42291*/     OPC_RecordChild0, // #0 = $src0
/*42292*/     OPC_RecordChild1, // #1 = $src1
/*42293*/     OPC_SwitchType /*3 cases */, 1|128,1/*129*/, MVT::i32,// ->42426
/*42297*/       OPC_Scope, 101, /*->42400*/ // 2 children in Scope
/*42299*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42301*/         OPC_EmitInteger, MVT::i32, 0, 
/*42304*/         OPC_EmitInteger, MVT::i32, 0, 
/*42307*/         OPC_EmitInteger, MVT::i32, 1, 
/*42310*/         OPC_EmitInteger, MVT::i32, 0, 
/*42313*/         OPC_EmitInteger, MVT::i32, 0, 
/*42316*/         OPC_EmitInteger, MVT::i32, 0, 
/*42319*/         OPC_EmitInteger, MVT::i32, 0, 
/*42322*/         OPC_EmitInteger, MVT::i32, 0, 
/*42325*/         OPC_EmitInteger, MVT::i32, 0, 
/*42328*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42340*/         OPC_EmitInteger, MVT::i32, 0, 
/*42343*/         OPC_EmitInteger, MVT::i32, 0, 
/*42346*/         OPC_EmitInteger, MVT::i32, 0, 
/*42349*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42361*/         OPC_EmitInteger, MVT::i32, 1, 
/*42364*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42367*/         OPC_EmitInteger, MVT::i32, 0, 
/*42370*/         OPC_EmitInteger, MVT::i32, 0, 
/*42373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42400*/       /*Scope*/ 24, /*->42425*/
/*42401*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42403*/         OPC_Scope, 9, /*->42414*/ // 2 children in Scope
/*42405*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42414*/         /*Scope*/ 9, /*->42424*/
/*42415*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_AND_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42424*/         0, /*End of Scope*/
/*42425*/       0, /*End of Scope*/
/*42426*/     /*SwitchType*/ 11, MVT::i64,// ->42439
/*42428*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42430*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*42439*/     /*SwitchType*/ 11, MVT::i1,// ->42452
/*42441*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42443*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_I1), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                // Dst: (V_AND_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*42452*/     0, // EndSwitchType
/*42453*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::SUB),// ->42600
/*42457*/     OPC_RecordChild0, // #0 = $src0
/*42458*/     OPC_RecordChild1, // #1 = $src1
/*42459*/     OPC_CheckType, MVT::i32,
/*42461*/     OPC_Scope, 101, /*->42564*/ // 2 children in Scope
/*42463*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42465*/       OPC_EmitInteger, MVT::i32, 0, 
/*42468*/       OPC_EmitInteger, MVT::i32, 0, 
/*42471*/       OPC_EmitInteger, MVT::i32, 1, 
/*42474*/       OPC_EmitInteger, MVT::i32, 0, 
/*42477*/       OPC_EmitInteger, MVT::i32, 0, 
/*42480*/       OPC_EmitInteger, MVT::i32, 0, 
/*42483*/       OPC_EmitInteger, MVT::i32, 0, 
/*42486*/       OPC_EmitInteger, MVT::i32, 0, 
/*42489*/       OPC_EmitInteger, MVT::i32, 0, 
/*42492*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42504*/       OPC_EmitInteger, MVT::i32, 0, 
/*42507*/       OPC_EmitInteger, MVT::i32, 0, 
/*42510*/       OPC_EmitInteger, MVT::i32, 0, 
/*42513*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42525*/       OPC_EmitInteger, MVT::i32, 1, 
/*42528*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42531*/       OPC_EmitInteger, MVT::i32, 0, 
/*42534*/       OPC_EmitInteger, MVT::i32, 0, 
/*42537*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42564*/     /*Scope*/ 34, /*->42599*/
/*42565*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42567*/       OPC_Scope, 9, /*->42578*/ // 3 children in Scope
/*42569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*42578*/       /*Scope*/ 9, /*->42588*/
/*42579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_SUB_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42588*/       /*Scope*/ 9, /*->42598*/
/*42589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_I32_e64_si), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_SUB_I32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*42598*/       0, /*End of Scope*/
/*42599*/     0, /*End of Scope*/
/*42600*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(AMDGPUISD::SMAX),// ->42737
/*42604*/     OPC_RecordChild0, // #0 = $src0
/*42605*/     OPC_RecordChild1, // #1 = $src1
/*42606*/     OPC_CheckType, MVT::i32,
/*42608*/     OPC_Scope, 101, /*->42711*/ // 2 children in Scope
/*42610*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42612*/       OPC_EmitInteger, MVT::i32, 0, 
/*42615*/       OPC_EmitInteger, MVT::i32, 0, 
/*42618*/       OPC_EmitInteger, MVT::i32, 1, 
/*42621*/       OPC_EmitInteger, MVT::i32, 0, 
/*42624*/       OPC_EmitInteger, MVT::i32, 0, 
/*42627*/       OPC_EmitInteger, MVT::i32, 0, 
/*42630*/       OPC_EmitInteger, MVT::i32, 0, 
/*42633*/       OPC_EmitInteger, MVT::i32, 0, 
/*42636*/       OPC_EmitInteger, MVT::i32, 0, 
/*42639*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42651*/       OPC_EmitInteger, MVT::i32, 0, 
/*42654*/       OPC_EmitInteger, MVT::i32, 0, 
/*42657*/       OPC_EmitInteger, MVT::i32, 0, 
/*42660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42672*/       OPC_EmitInteger, MVT::i32, 1, 
/*42675*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42678*/       OPC_EmitInteger, MVT::i32, 0, 
/*42681*/       OPC_EmitInteger, MVT::i32, 0, 
/*42684*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42711*/     /*Scope*/ 24, /*->42736*/
/*42712*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42714*/       OPC_Scope, 9, /*->42725*/ // 2 children in Scope
/*42716*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42725*/       /*Scope*/ 9, /*->42735*/
/*42726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MAX_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42735*/       0, /*End of Scope*/
/*42736*/     0, /*End of Scope*/
/*42737*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(AMDGPUISD::SMIN),// ->42874
/*42741*/     OPC_RecordChild0, // #0 = $src0
/*42742*/     OPC_RecordChild1, // #1 = $src1
/*42743*/     OPC_CheckType, MVT::i32,
/*42745*/     OPC_Scope, 101, /*->42848*/ // 2 children in Scope
/*42747*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42749*/       OPC_EmitInteger, MVT::i32, 0, 
/*42752*/       OPC_EmitInteger, MVT::i32, 0, 
/*42755*/       OPC_EmitInteger, MVT::i32, 1, 
/*42758*/       OPC_EmitInteger, MVT::i32, 0, 
/*42761*/       OPC_EmitInteger, MVT::i32, 0, 
/*42764*/       OPC_EmitInteger, MVT::i32, 0, 
/*42767*/       OPC_EmitInteger, MVT::i32, 0, 
/*42770*/       OPC_EmitInteger, MVT::i32, 0, 
/*42773*/       OPC_EmitInteger, MVT::i32, 0, 
/*42776*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42788*/       OPC_EmitInteger, MVT::i32, 0, 
/*42791*/       OPC_EmitInteger, MVT::i32, 0, 
/*42794*/       OPC_EmitInteger, MVT::i32, 0, 
/*42797*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42809*/       OPC_EmitInteger, MVT::i32, 1, 
/*42812*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42815*/       OPC_EmitInteger, MVT::i32, 0, 
/*42818*/       OPC_EmitInteger, MVT::i32, 0, 
/*42821*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42848*/     /*Scope*/ 24, /*->42873*/
/*42849*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42851*/       OPC_Scope, 9, /*->42862*/ // 2 children in Scope
/*42853*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42862*/       /*Scope*/ 9, /*->42872*/
/*42863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_I32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MIN_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42872*/       0, /*End of Scope*/
/*42873*/     0, /*End of Scope*/
/*42874*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(AMDGPUISD::UMAX),// ->43011
/*42878*/     OPC_RecordChild0, // #0 = $src0
/*42879*/     OPC_RecordChild1, // #1 = $src1
/*42880*/     OPC_CheckType, MVT::i32,
/*42882*/     OPC_Scope, 101, /*->42985*/ // 2 children in Scope
/*42884*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42886*/       OPC_EmitInteger, MVT::i32, 0, 
/*42889*/       OPC_EmitInteger, MVT::i32, 0, 
/*42892*/       OPC_EmitInteger, MVT::i32, 1, 
/*42895*/       OPC_EmitInteger, MVT::i32, 0, 
/*42898*/       OPC_EmitInteger, MVT::i32, 0, 
/*42901*/       OPC_EmitInteger, MVT::i32, 0, 
/*42904*/       OPC_EmitInteger, MVT::i32, 0, 
/*42907*/       OPC_EmitInteger, MVT::i32, 0, 
/*42910*/       OPC_EmitInteger, MVT::i32, 0, 
/*42913*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42925*/       OPC_EmitInteger, MVT::i32, 0, 
/*42928*/       OPC_EmitInteger, MVT::i32, 0, 
/*42931*/       OPC_EmitInteger, MVT::i32, 0, 
/*42934*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42946*/       OPC_EmitInteger, MVT::i32, 1, 
/*42949*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42952*/       OPC_EmitInteger, MVT::i32, 0, 
/*42955*/       OPC_EmitInteger, MVT::i32, 0, 
/*42958*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42985*/     /*Scope*/ 24, /*->43010*/
/*42986*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42988*/       OPC_Scope, 9, /*->42999*/ // 2 children in Scope
/*42990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*42999*/       /*Scope*/ 9, /*->43009*/
/*43000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_U32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MAX_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*43009*/       0, /*End of Scope*/
/*43010*/     0, /*End of Scope*/
/*43011*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(AMDGPUISD::UMIN),// ->43148
/*43015*/     OPC_RecordChild0, // #0 = $src0
/*43016*/     OPC_RecordChild1, // #1 = $src1
/*43017*/     OPC_CheckType, MVT::i32,
/*43019*/     OPC_Scope, 101, /*->43122*/ // 2 children in Scope
/*43021*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43023*/       OPC_EmitInteger, MVT::i32, 0, 
/*43026*/       OPC_EmitInteger, MVT::i32, 0, 
/*43029*/       OPC_EmitInteger, MVT::i32, 1, 
/*43032*/       OPC_EmitInteger, MVT::i32, 0, 
/*43035*/       OPC_EmitInteger, MVT::i32, 0, 
/*43038*/       OPC_EmitInteger, MVT::i32, 0, 
/*43041*/       OPC_EmitInteger, MVT::i32, 0, 
/*43044*/       OPC_EmitInteger, MVT::i32, 0, 
/*43047*/       OPC_EmitInteger, MVT::i32, 0, 
/*43050*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43062*/       OPC_EmitInteger, MVT::i32, 0, 
/*43065*/       OPC_EmitInteger, MVT::i32, 0, 
/*43068*/       OPC_EmitInteger, MVT::i32, 0, 
/*43071*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43083*/       OPC_EmitInteger, MVT::i32, 1, 
/*43086*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43089*/       OPC_EmitInteger, MVT::i32, 0, 
/*43092*/       OPC_EmitInteger, MVT::i32, 0, 
/*43095*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43122*/     /*Scope*/ 24, /*->43147*/
/*43123*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43125*/       OPC_Scope, 9, /*->43136*/ // 2 children in Scope
/*43127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43136*/       /*Scope*/ 9, /*->43146*/
/*43137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_U32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                  // Dst: (V_MIN_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*43146*/       0, /*End of Scope*/
/*43147*/     0, /*End of Scope*/
/*43148*/   /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::FP_TO_SINT),// ->43401
/*43152*/     OPC_RecordChild0, // #0 = $src0
/*43153*/     OPC_CheckType, MVT::i32,
/*43155*/     OPC_Scope, 95|128,1/*223*/, /*->43381*/ // 2 children in Scope
/*43158*/       OPC_CheckChild0Type, MVT::f32,
/*43160*/       OPC_Scope, 67, /*->43229*/ // 3 children in Scope
/*43162*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43164*/         OPC_EmitInteger, MVT::i32, 1, 
/*43167*/         OPC_EmitInteger, MVT::i32, 0, 
/*43170*/         OPC_EmitInteger, MVT::i32, 0, 
/*43173*/         OPC_EmitInteger, MVT::i32, 0, 
/*43176*/         OPC_EmitInteger, MVT::i32, 0, 
/*43179*/         OPC_EmitInteger, MVT::i32, 0, 
/*43182*/         OPC_EmitInteger, MVT::i32, 0, 
/*43185*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43197*/         OPC_EmitInteger, MVT::i32, 1, 
/*43200*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43203*/         OPC_EmitInteger, MVT::i32, 0, 
/*43206*/         OPC_EmitInteger, MVT::i32, 0, 
/*43209*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*43229*/       /*Scope*/ 4|128,1/*132*/, /*->43363*/
/*43231*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43233*/         OPC_EmitInteger, MVT::i32, 1, 
/*43236*/         OPC_EmitInteger, MVT::i32, 0, 
/*43239*/         OPC_EmitInteger, MVT::i32, 0, 
/*43242*/         OPC_EmitInteger, MVT::i32, 0, 
/*43245*/         OPC_EmitInteger, MVT::i32, 1, 
/*43248*/         OPC_EmitInteger, MVT::i32, 0, 
/*43251*/         OPC_EmitInteger, MVT::i32, 0, 
/*43254*/         OPC_EmitInteger, MVT::i32, 0, 
/*43257*/         OPC_EmitInteger, MVT::i32, 0, 
/*43260*/         OPC_EmitInteger, MVT::i32, 0, 
/*43263*/         OPC_EmitInteger, MVT::i32, 0, 
/*43266*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43278*/         OPC_EmitInteger, MVT::i32, 1, 
/*43281*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43284*/         OPC_EmitInteger, MVT::i32, 0, 
/*43287*/         OPC_EmitInteger, MVT::i32, 0, 
/*43290*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43310*/         OPC_EmitInteger, MVT::i32, 0, 
/*43313*/         OPC_EmitInteger, MVT::i32, 0, 
/*43316*/         OPC_EmitInteger, MVT::i32, 0, 
/*43319*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43331*/         OPC_EmitInteger, MVT::i32, 1, 
/*43334*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43337*/         OPC_EmitInteger, MVT::i32, 0, 
/*43340*/         OPC_EmitInteger, MVT::i32, 0, 
/*43343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43363*/       /*Scope*/ 16, /*->43380*/
/*43364*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43366*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43380*/       0, /*End of Scope*/
/*43381*/     /*Scope*/ 18, /*->43400*/
/*43382*/       OPC_CheckChild0Type, MVT::f64,
/*43384*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43386*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43389*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43400*/     0, /*End of Scope*/
/*43401*/   /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::FP_TO_UINT),// ->43654
/*43405*/     OPC_RecordChild0, // #0 = $src0
/*43406*/     OPC_CheckType, MVT::i32,
/*43408*/     OPC_Scope, 95|128,1/*223*/, /*->43634*/ // 2 children in Scope
/*43411*/       OPC_CheckChild0Type, MVT::f32,
/*43413*/       OPC_Scope, 67, /*->43482*/ // 3 children in Scope
/*43415*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43417*/         OPC_EmitInteger, MVT::i32, 1, 
/*43420*/         OPC_EmitInteger, MVT::i32, 0, 
/*43423*/         OPC_EmitInteger, MVT::i32, 0, 
/*43426*/         OPC_EmitInteger, MVT::i32, 0, 
/*43429*/         OPC_EmitInteger, MVT::i32, 0, 
/*43432*/         OPC_EmitInteger, MVT::i32, 0, 
/*43435*/         OPC_EmitInteger, MVT::i32, 0, 
/*43438*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43450*/         OPC_EmitInteger, MVT::i32, 1, 
/*43453*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43456*/         OPC_EmitInteger, MVT::i32, 0, 
/*43459*/         OPC_EmitInteger, MVT::i32, 0, 
/*43462*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*43482*/       /*Scope*/ 4|128,1/*132*/, /*->43616*/
/*43484*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43486*/         OPC_EmitInteger, MVT::i32, 1, 
/*43489*/         OPC_EmitInteger, MVT::i32, 0, 
/*43492*/         OPC_EmitInteger, MVT::i32, 0, 
/*43495*/         OPC_EmitInteger, MVT::i32, 0, 
/*43498*/         OPC_EmitInteger, MVT::i32, 1, 
/*43501*/         OPC_EmitInteger, MVT::i32, 0, 
/*43504*/         OPC_EmitInteger, MVT::i32, 0, 
/*43507*/         OPC_EmitInteger, MVT::i32, 0, 
/*43510*/         OPC_EmitInteger, MVT::i32, 0, 
/*43513*/         OPC_EmitInteger, MVT::i32, 0, 
/*43516*/         OPC_EmitInteger, MVT::i32, 0, 
/*43519*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43531*/         OPC_EmitInteger, MVT::i32, 1, 
/*43534*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43537*/         OPC_EmitInteger, MVT::i32, 0, 
/*43540*/         OPC_EmitInteger, MVT::i32, 0, 
/*43543*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43563*/         OPC_EmitInteger, MVT::i32, 0, 
/*43566*/         OPC_EmitInteger, MVT::i32, 0, 
/*43569*/         OPC_EmitInteger, MVT::i32, 0, 
/*43572*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43584*/         OPC_EmitInteger, MVT::i32, 1, 
/*43587*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43590*/         OPC_EmitInteger, MVT::i32, 0, 
/*43593*/         OPC_EmitInteger, MVT::i32, 0, 
/*43596*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43616*/       /*Scope*/ 16, /*->43633*/
/*43617*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43619*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43633*/       0, /*End of Scope*/
/*43634*/     /*Scope*/ 18, /*->43653*/
/*43635*/       OPC_CheckChild0Type, MVT::f64,
/*43637*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43639*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*43642*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*43653*/     0, /*End of Scope*/
/*43654*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->43982
/*43658*/     OPC_RecordChild0, // #0 = $src0
/*43659*/     OPC_RecordChild1, // #1 = $src1
/*43660*/     OPC_CheckType, MVT::i32,
/*43662*/     OPC_Scope, 101, /*->43765*/ // 4 children in Scope
/*43664*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43666*/       OPC_EmitInteger, MVT::i32, 0, 
/*43669*/       OPC_EmitInteger, MVT::i32, 0, 
/*43672*/       OPC_EmitInteger, MVT::i32, 1, 
/*43675*/       OPC_EmitInteger, MVT::i32, 0, 
/*43678*/       OPC_EmitInteger, MVT::i32, 0, 
/*43681*/       OPC_EmitInteger, MVT::i32, 0, 
/*43684*/       OPC_EmitInteger, MVT::i32, 0, 
/*43687*/       OPC_EmitInteger, MVT::i32, 0, 
/*43690*/       OPC_EmitInteger, MVT::i32, 0, 
/*43693*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43705*/       OPC_EmitInteger, MVT::i32, 0, 
/*43708*/       OPC_EmitInteger, MVT::i32, 0, 
/*43711*/       OPC_EmitInteger, MVT::i32, 0, 
/*43714*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43726*/       OPC_EmitInteger, MVT::i32, 1, 
/*43729*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43732*/       OPC_EmitInteger, MVT::i32, 0, 
/*43735*/       OPC_EmitInteger, MVT::i32, 0, 
/*43738*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43765*/     /*Scope*/ 101, /*->43867*/
/*43766*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*43768*/       OPC_EmitInteger, MVT::i32, 0, 
/*43771*/       OPC_EmitInteger, MVT::i32, 0, 
/*43774*/       OPC_EmitInteger, MVT::i32, 1, 
/*43777*/       OPC_EmitInteger, MVT::i32, 0, 
/*43780*/       OPC_EmitInteger, MVT::i32, 0, 
/*43783*/       OPC_EmitInteger, MVT::i32, 0, 
/*43786*/       OPC_EmitInteger, MVT::i32, 0, 
/*43789*/       OPC_EmitInteger, MVT::i32, 0, 
/*43792*/       OPC_EmitInteger, MVT::i32, 0, 
/*43795*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43807*/       OPC_EmitInteger, MVT::i32, 0, 
/*43810*/       OPC_EmitInteger, MVT::i32, 0, 
/*43813*/       OPC_EmitInteger, MVT::i32, 0, 
/*43816*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43828*/       OPC_EmitInteger, MVT::i32, 1, 
/*43831*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43834*/       OPC_EmitInteger, MVT::i32, 0, 
/*43837*/       OPC_EmitInteger, MVT::i32, 0, 
/*43840*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43867*/     /*Scope*/ 101, /*->43969*/
/*43868*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*43870*/       OPC_EmitInteger, MVT::i32, 0, 
/*43873*/       OPC_EmitInteger, MVT::i32, 0, 
/*43876*/       OPC_EmitInteger, MVT::i32, 1, 
/*43879*/       OPC_EmitInteger, MVT::i32, 0, 
/*43882*/       OPC_EmitInteger, MVT::i32, 0, 
/*43885*/       OPC_EmitInteger, MVT::i32, 0, 
/*43888*/       OPC_EmitInteger, MVT::i32, 0, 
/*43891*/       OPC_EmitInteger, MVT::i32, 0, 
/*43894*/       OPC_EmitInteger, MVT::i32, 0, 
/*43897*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43909*/       OPC_EmitInteger, MVT::i32, 0, 
/*43912*/       OPC_EmitInteger, MVT::i32, 0, 
/*43915*/       OPC_EmitInteger, MVT::i32, 0, 
/*43918*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43930*/       OPC_EmitInteger, MVT::i32, 1, 
/*43933*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43936*/       OPC_EmitInteger, MVT::i32, 0, 
/*43939*/       OPC_EmitInteger, MVT::i32, 0, 
/*43942*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43969*/     /*Scope*/ 11, /*->43981*/
/*43970*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43972*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*43981*/     0, /*End of Scope*/
/*43982*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->44310
/*43986*/     OPC_RecordChild0, // #0 = $src0
/*43987*/     OPC_RecordChild1, // #1 = $src1
/*43988*/     OPC_CheckType, MVT::i32,
/*43990*/     OPC_Scope, 101, /*->44093*/ // 4 children in Scope
/*43992*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43994*/       OPC_EmitInteger, MVT::i32, 0, 
/*43997*/       OPC_EmitInteger, MVT::i32, 0, 
/*44000*/       OPC_EmitInteger, MVT::i32, 1, 
/*44003*/       OPC_EmitInteger, MVT::i32, 0, 
/*44006*/       OPC_EmitInteger, MVT::i32, 0, 
/*44009*/       OPC_EmitInteger, MVT::i32, 0, 
/*44012*/       OPC_EmitInteger, MVT::i32, 0, 
/*44015*/       OPC_EmitInteger, MVT::i32, 0, 
/*44018*/       OPC_EmitInteger, MVT::i32, 0, 
/*44021*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44033*/       OPC_EmitInteger, MVT::i32, 0, 
/*44036*/       OPC_EmitInteger, MVT::i32, 0, 
/*44039*/       OPC_EmitInteger, MVT::i32, 0, 
/*44042*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44054*/       OPC_EmitInteger, MVT::i32, 1, 
/*44057*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44060*/       OPC_EmitInteger, MVT::i32, 0, 
/*44063*/       OPC_EmitInteger, MVT::i32, 0, 
/*44066*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44093*/     /*Scope*/ 101, /*->44195*/
/*44094*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44096*/       OPC_EmitInteger, MVT::i32, 0, 
/*44099*/       OPC_EmitInteger, MVT::i32, 0, 
/*44102*/       OPC_EmitInteger, MVT::i32, 1, 
/*44105*/       OPC_EmitInteger, MVT::i32, 0, 
/*44108*/       OPC_EmitInteger, MVT::i32, 0, 
/*44111*/       OPC_EmitInteger, MVT::i32, 0, 
/*44114*/       OPC_EmitInteger, MVT::i32, 0, 
/*44117*/       OPC_EmitInteger, MVT::i32, 0, 
/*44120*/       OPC_EmitInteger, MVT::i32, 0, 
/*44123*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44135*/       OPC_EmitInteger, MVT::i32, 0, 
/*44138*/       OPC_EmitInteger, MVT::i32, 0, 
/*44141*/       OPC_EmitInteger, MVT::i32, 0, 
/*44144*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44156*/       OPC_EmitInteger, MVT::i32, 1, 
/*44159*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44162*/       OPC_EmitInteger, MVT::i32, 0, 
/*44165*/       OPC_EmitInteger, MVT::i32, 0, 
/*44168*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44195*/     /*Scope*/ 101, /*->44297*/
/*44196*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*44198*/       OPC_EmitInteger, MVT::i32, 0, 
/*44201*/       OPC_EmitInteger, MVT::i32, 0, 
/*44204*/       OPC_EmitInteger, MVT::i32, 1, 
/*44207*/       OPC_EmitInteger, MVT::i32, 0, 
/*44210*/       OPC_EmitInteger, MVT::i32, 0, 
/*44213*/       OPC_EmitInteger, MVT::i32, 0, 
/*44216*/       OPC_EmitInteger, MVT::i32, 0, 
/*44219*/       OPC_EmitInteger, MVT::i32, 0, 
/*44222*/       OPC_EmitInteger, MVT::i32, 0, 
/*44225*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44237*/       OPC_EmitInteger, MVT::i32, 0, 
/*44240*/       OPC_EmitInteger, MVT::i32, 0, 
/*44243*/       OPC_EmitInteger, MVT::i32, 0, 
/*44246*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44258*/       OPC_EmitInteger, MVT::i32, 1, 
/*44261*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44264*/       OPC_EmitInteger, MVT::i32, 0, 
/*44267*/       OPC_EmitInteger, MVT::i32, 0, 
/*44270*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44297*/     /*Scope*/ 11, /*->44309*/
/*44298*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44300*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*44309*/     0, /*End of Scope*/
/*44310*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->44811
/*44314*/     OPC_RecordChild0, // #0 = $src0
/*44315*/     OPC_CheckType, MVT::i32,
/*44317*/     OPC_Scope, 67, /*->44386*/ // 4 children in Scope
/*44319*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*44321*/       OPC_EmitInteger, MVT::i32, 1, 
/*44324*/       OPC_EmitInteger, MVT::i32, 0, 
/*44327*/       OPC_EmitInteger, MVT::i32, 0, 
/*44330*/       OPC_EmitInteger, MVT::i32, 0, 
/*44333*/       OPC_EmitInteger, MVT::i32, 0, 
/*44336*/       OPC_EmitInteger, MVT::i32, 0, 
/*44339*/       OPC_EmitInteger, MVT::i32, 0, 
/*44342*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44354*/       OPC_EmitInteger, MVT::i32, 1, 
/*44357*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44360*/       OPC_EmitInteger, MVT::i32, 0, 
/*44363*/       OPC_EmitInteger, MVT::i32, 0, 
/*44366*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*44386*/     /*Scope*/ 67, /*->44454*/
/*44387*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44389*/       OPC_EmitInteger, MVT::i32, 1, 
/*44392*/       OPC_EmitInteger, MVT::i32, 0, 
/*44395*/       OPC_EmitInteger, MVT::i32, 0, 
/*44398*/       OPC_EmitInteger, MVT::i32, 0, 
/*44401*/       OPC_EmitInteger, MVT::i32, 0, 
/*44404*/       OPC_EmitInteger, MVT::i32, 0, 
/*44407*/       OPC_EmitInteger, MVT::i32, 0, 
/*44410*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44422*/       OPC_EmitInteger, MVT::i32, 1, 
/*44425*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44428*/       OPC_EmitInteger, MVT::i32, 0, 
/*44431*/       OPC_EmitInteger, MVT::i32, 0, 
/*44434*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*44454*/     /*Scope*/ 42, /*->44497*/
/*44455*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44457*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*44464*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*44472*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*44480*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*44489*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*44497*/     /*Scope*/ 55|128,2/*311*/, /*->44810*/
/*44499*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*44501*/       OPC_EmitInteger, MVT::i32, 1, 
/*44504*/       OPC_EmitInteger, MVT::i32, 0, 
/*44507*/       OPC_EmitInteger, MVT::i32, 0, 
/*44510*/       OPC_EmitInteger, MVT::i32, 0, 
/*44513*/       OPC_EmitInteger, MVT::i32, 0, 
/*44516*/       OPC_EmitInteger, MVT::i32, 0, 
/*44519*/       OPC_EmitInteger, MVT::i32, 1, 
/*44522*/       OPC_EmitInteger, MVT::i32, 0, 
/*44525*/       OPC_EmitInteger, MVT::i32, 0, 
/*44528*/       OPC_EmitInteger, MVT::i32, 0, 
/*44531*/       OPC_EmitInteger, MVT::i32, 1, 
/*44534*/       OPC_EmitInteger, MVT::i32, 0, 
/*44537*/       OPC_EmitInteger, MVT::i32, 0, 
/*44540*/       OPC_EmitInteger, MVT::i32, 0, 
/*44543*/       OPC_EmitInteger, MVT::i32, 1, 
/*44546*/       OPC_EmitInteger, MVT::i32, 0, 
/*44549*/       OPC_EmitInteger, MVT::i32, 0, 
/*44552*/       OPC_EmitInteger, MVT::i32, 0, 
/*44555*/       OPC_EmitInteger, MVT::i32, 0, 
/*44558*/       OPC_EmitInteger, MVT::i32, 0, 
/*44561*/       OPC_EmitInteger, MVT::i32, 0, 
/*44564*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44576*/       OPC_EmitInteger, MVT::i32, 1, 
/*44579*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44582*/       OPC_EmitInteger, MVT::i32, 0, 
/*44585*/       OPC_EmitInteger, MVT::i32, 0, 
/*44588*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*44608*/       OPC_EmitInteger, MVT::i32, 0, 
/*44611*/       OPC_EmitInteger, MVT::i32, 0, 
/*44614*/       OPC_EmitInteger, MVT::i32, 0, 
/*44617*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44629*/       OPC_EmitInteger, MVT::i32, 1, 
/*44632*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44635*/       OPC_EmitInteger, MVT::i32, 0, 
/*44638*/       OPC_EmitInteger, MVT::i32, 0, 
/*44641*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*44661*/       OPC_EmitInteger, MVT::i32, 0, 
/*44664*/       OPC_EmitInteger, MVT::i32, 0, 
/*44667*/       OPC_EmitInteger, MVT::i32, 0, 
/*44670*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44682*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*44689*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*44697*/       OPC_EmitInteger, MVT::i32, 0, 
/*44700*/       OPC_EmitInteger, MVT::i32, 0, 
/*44703*/       OPC_EmitInteger, MVT::i32, 0, 
/*44706*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44718*/       OPC_EmitInteger, MVT::i32, 1, 
/*44721*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44724*/       OPC_EmitInteger, MVT::i32, 0, 
/*44727*/       OPC_EmitInteger, MVT::i32, 0, 
/*44730*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*44757*/       OPC_EmitInteger, MVT::i32, 0, 
/*44760*/       OPC_EmitInteger, MVT::i32, 0, 
/*44763*/       OPC_EmitInteger, MVT::i32, 0, 
/*44766*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44778*/       OPC_EmitInteger, MVT::i32, 1, 
/*44781*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44784*/       OPC_EmitInteger, MVT::i32, 0, 
/*44787*/       OPC_EmitInteger, MVT::i32, 0, 
/*44790*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*44810*/     0, /*End of Scope*/
/*44811*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->45139
/*44815*/     OPC_RecordChild0, // #0 = $src0
/*44816*/     OPC_RecordChild1, // #1 = $src1
/*44817*/     OPC_CheckType, MVT::i32,
/*44819*/     OPC_Scope, 101, /*->44922*/ // 4 children in Scope
/*44821*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*44823*/       OPC_EmitInteger, MVT::i32, 0, 
/*44826*/       OPC_EmitInteger, MVT::i32, 0, 
/*44829*/       OPC_EmitInteger, MVT::i32, 1, 
/*44832*/       OPC_EmitInteger, MVT::i32, 0, 
/*44835*/       OPC_EmitInteger, MVT::i32, 0, 
/*44838*/       OPC_EmitInteger, MVT::i32, 0, 
/*44841*/       OPC_EmitInteger, MVT::i32, 0, 
/*44844*/       OPC_EmitInteger, MVT::i32, 0, 
/*44847*/       OPC_EmitInteger, MVT::i32, 0, 
/*44850*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44862*/       OPC_EmitInteger, MVT::i32, 0, 
/*44865*/       OPC_EmitInteger, MVT::i32, 0, 
/*44868*/       OPC_EmitInteger, MVT::i32, 0, 
/*44871*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44883*/       OPC_EmitInteger, MVT::i32, 1, 
/*44886*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44889*/       OPC_EmitInteger, MVT::i32, 0, 
/*44892*/       OPC_EmitInteger, MVT::i32, 0, 
/*44895*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*44922*/     /*Scope*/ 101, /*->45024*/
/*44923*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44925*/       OPC_EmitInteger, MVT::i32, 0, 
/*44928*/       OPC_EmitInteger, MVT::i32, 0, 
/*44931*/       OPC_EmitInteger, MVT::i32, 1, 
/*44934*/       OPC_EmitInteger, MVT::i32, 0, 
/*44937*/       OPC_EmitInteger, MVT::i32, 0, 
/*44940*/       OPC_EmitInteger, MVT::i32, 0, 
/*44943*/       OPC_EmitInteger, MVT::i32, 0, 
/*44946*/       OPC_EmitInteger, MVT::i32, 0, 
/*44949*/       OPC_EmitInteger, MVT::i32, 0, 
/*44952*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44964*/       OPC_EmitInteger, MVT::i32, 0, 
/*44967*/       OPC_EmitInteger, MVT::i32, 0, 
/*44970*/       OPC_EmitInteger, MVT::i32, 0, 
/*44973*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44985*/       OPC_EmitInteger, MVT::i32, 1, 
/*44988*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44991*/       OPC_EmitInteger, MVT::i32, 0, 
/*44994*/       OPC_EmitInteger, MVT::i32, 0, 
/*44997*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45024*/     /*Scope*/ 101, /*->45126*/
/*45025*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*45027*/       OPC_EmitInteger, MVT::i32, 0, 
/*45030*/       OPC_EmitInteger, MVT::i32, 0, 
/*45033*/       OPC_EmitInteger, MVT::i32, 1, 
/*45036*/       OPC_EmitInteger, MVT::i32, 0, 
/*45039*/       OPC_EmitInteger, MVT::i32, 0, 
/*45042*/       OPC_EmitInteger, MVT::i32, 0, 
/*45045*/       OPC_EmitInteger, MVT::i32, 0, 
/*45048*/       OPC_EmitInteger, MVT::i32, 0, 
/*45051*/       OPC_EmitInteger, MVT::i32, 0, 
/*45054*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45066*/       OPC_EmitInteger, MVT::i32, 0, 
/*45069*/       OPC_EmitInteger, MVT::i32, 0, 
/*45072*/       OPC_EmitInteger, MVT::i32, 0, 
/*45075*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45087*/       OPC_EmitInteger, MVT::i32, 1, 
/*45090*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45093*/       OPC_EmitInteger, MVT::i32, 0, 
/*45096*/       OPC_EmitInteger, MVT::i32, 0, 
/*45099*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*45126*/     /*Scope*/ 11, /*->45138*/
/*45127*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45129*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45138*/     0, /*End of Scope*/
/*45139*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->45467
/*45143*/     OPC_RecordChild0, // #0 = $src0
/*45144*/     OPC_RecordChild1, // #1 = $src1
/*45145*/     OPC_CheckType, MVT::i32,
/*45147*/     OPC_Scope, 101, /*->45250*/ // 4 children in Scope
/*45149*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45151*/       OPC_EmitInteger, MVT::i32, 0, 
/*45154*/       OPC_EmitInteger, MVT::i32, 0, 
/*45157*/       OPC_EmitInteger, MVT::i32, 1, 
/*45160*/       OPC_EmitInteger, MVT::i32, 0, 
/*45163*/       OPC_EmitInteger, MVT::i32, 0, 
/*45166*/       OPC_EmitInteger, MVT::i32, 0, 
/*45169*/       OPC_EmitInteger, MVT::i32, 0, 
/*45172*/       OPC_EmitInteger, MVT::i32, 0, 
/*45175*/       OPC_EmitInteger, MVT::i32, 0, 
/*45178*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45190*/       OPC_EmitInteger, MVT::i32, 0, 
/*45193*/       OPC_EmitInteger, MVT::i32, 0, 
/*45196*/       OPC_EmitInteger, MVT::i32, 0, 
/*45199*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45211*/       OPC_EmitInteger, MVT::i32, 1, 
/*45214*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45217*/       OPC_EmitInteger, MVT::i32, 0, 
/*45220*/       OPC_EmitInteger, MVT::i32, 0, 
/*45223*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45250*/     /*Scope*/ 101, /*->45352*/
/*45251*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45253*/       OPC_EmitInteger, MVT::i32, 0, 
/*45256*/       OPC_EmitInteger, MVT::i32, 0, 
/*45259*/       OPC_EmitInteger, MVT::i32, 1, 
/*45262*/       OPC_EmitInteger, MVT::i32, 0, 
/*45265*/       OPC_EmitInteger, MVT::i32, 0, 
/*45268*/       OPC_EmitInteger, MVT::i32, 0, 
/*45271*/       OPC_EmitInteger, MVT::i32, 0, 
/*45274*/       OPC_EmitInteger, MVT::i32, 0, 
/*45277*/       OPC_EmitInteger, MVT::i32, 0, 
/*45280*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45292*/       OPC_EmitInteger, MVT::i32, 0, 
/*45295*/       OPC_EmitInteger, MVT::i32, 0, 
/*45298*/       OPC_EmitInteger, MVT::i32, 0, 
/*45301*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45313*/       OPC_EmitInteger, MVT::i32, 1, 
/*45316*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45319*/       OPC_EmitInteger, MVT::i32, 0, 
/*45322*/       OPC_EmitInteger, MVT::i32, 0, 
/*45325*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*45352*/     /*Scope*/ 101, /*->45454*/
/*45353*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*45355*/       OPC_EmitInteger, MVT::i32, 0, 
/*45358*/       OPC_EmitInteger, MVT::i32, 0, 
/*45361*/       OPC_EmitInteger, MVT::i32, 1, 
/*45364*/       OPC_EmitInteger, MVT::i32, 0, 
/*45367*/       OPC_EmitInteger, MVT::i32, 0, 
/*45370*/       OPC_EmitInteger, MVT::i32, 0, 
/*45373*/       OPC_EmitInteger, MVT::i32, 0, 
/*45376*/       OPC_EmitInteger, MVT::i32, 0, 
/*45379*/       OPC_EmitInteger, MVT::i32, 0, 
/*45382*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45394*/       OPC_EmitInteger, MVT::i32, 0, 
/*45397*/       OPC_EmitInteger, MVT::i32, 0, 
/*45400*/       OPC_EmitInteger, MVT::i32, 0, 
/*45403*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45415*/       OPC_EmitInteger, MVT::i32, 1, 
/*45418*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45421*/       OPC_EmitInteger, MVT::i32, 0, 
/*45424*/       OPC_EmitInteger, MVT::i32, 0, 
/*45427*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*45454*/     /*Scope*/ 11, /*->45466*/
/*45455*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45457*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45466*/     0, /*End of Scope*/
/*45467*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_U32),// ->45592
/*45470*/     OPC_RecordChild0, // #0 = $src0
/*45471*/     OPC_RecordChild1, // #1 = $src1
/*45472*/     OPC_RecordChild2, // #2 = $src2
/*45473*/     OPC_CheckChild2Type, MVT::i32,
/*45475*/     OPC_CheckType, MVT::i32,
/*45477*/     OPC_Scope, 99, /*->45578*/ // 2 children in Scope
/*45479*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45481*/       OPC_EmitInteger, MVT::i32, 0, 
/*45484*/       OPC_EmitInteger, MVT::i32, 0, 
/*45487*/       OPC_EmitInteger, MVT::i32, 0, 
/*45490*/       OPC_EmitInteger, MVT::i32, 0, 
/*45493*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45505*/       OPC_EmitInteger, MVT::i32, 0, 
/*45508*/       OPC_EmitInteger, MVT::i32, 0, 
/*45511*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45523*/       OPC_EmitInteger, MVT::i32, 0, 
/*45526*/       OPC_EmitInteger, MVT::i32, 0, 
/*45529*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45541*/       OPC_EmitInteger, MVT::i32, 1, 
/*45544*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45547*/       OPC_EmitInteger, MVT::i32, 0, 
/*45550*/       OPC_EmitInteger, MVT::i32, 0, 
/*45553*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45578*/     /*Scope*/ 12, /*->45591*/
/*45579*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45581*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45591*/     0, /*End of Scope*/
/*45592*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_I32),// ->45717
/*45595*/     OPC_RecordChild0, // #0 = $src0
/*45596*/     OPC_RecordChild1, // #1 = $src1
/*45597*/     OPC_RecordChild2, // #2 = $src2
/*45598*/     OPC_CheckChild2Type, MVT::i32,
/*45600*/     OPC_CheckType, MVT::i32,
/*45602*/     OPC_Scope, 99, /*->45703*/ // 2 children in Scope
/*45604*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45606*/       OPC_EmitInteger, MVT::i32, 0, 
/*45609*/       OPC_EmitInteger, MVT::i32, 0, 
/*45612*/       OPC_EmitInteger, MVT::i32, 0, 
/*45615*/       OPC_EmitInteger, MVT::i32, 0, 
/*45618*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45630*/       OPC_EmitInteger, MVT::i32, 0, 
/*45633*/       OPC_EmitInteger, MVT::i32, 0, 
/*45636*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45648*/       OPC_EmitInteger, MVT::i32, 0, 
/*45651*/       OPC_EmitInteger, MVT::i32, 0, 
/*45654*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45666*/       OPC_EmitInteger, MVT::i32, 1, 
/*45669*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45672*/       OPC_EmitInteger, MVT::i32, 0, 
/*45675*/       OPC_EmitInteger, MVT::i32, 0, 
/*45678*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45703*/     /*Scope*/ 12, /*->45716*/
/*45704*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45706*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45716*/     0, /*End of Scope*/
/*45717*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFI),// ->45842
/*45720*/     OPC_RecordChild0, // #0 = $src0
/*45721*/     OPC_RecordChild1, // #1 = $src1
/*45722*/     OPC_RecordChild2, // #2 = $src2
/*45723*/     OPC_CheckChild2Type, MVT::i32,
/*45725*/     OPC_CheckType, MVT::i32,
/*45727*/     OPC_Scope, 99, /*->45828*/ // 2 children in Scope
/*45729*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45731*/       OPC_EmitInteger, MVT::i32, 0, 
/*45734*/       OPC_EmitInteger, MVT::i32, 0, 
/*45737*/       OPC_EmitInteger, MVT::i32, 0, 
/*45740*/       OPC_EmitInteger, MVT::i32, 0, 
/*45743*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45755*/       OPC_EmitInteger, MVT::i32, 0, 
/*45758*/       OPC_EmitInteger, MVT::i32, 0, 
/*45761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45773*/       OPC_EmitInteger, MVT::i32, 0, 
/*45776*/       OPC_EmitInteger, MVT::i32, 0, 
/*45779*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45791*/       OPC_EmitInteger, MVT::i32, 1, 
/*45794*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45797*/       OPC_EmitInteger, MVT::i32, 0, 
/*45800*/       OPC_EmitInteger, MVT::i32, 0, 
/*45803*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45828*/     /*Scope*/ 12, /*->45841*/
/*45829*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45831*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45841*/     0, /*End of Scope*/
/*45842*/   /*SwitchOpcode*/ 8|128,5/*648*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->46494
/*45846*/     OPC_RecordChild0, // #0 = $src
/*45847*/     OPC_MoveChild, 1,
/*45849*/     OPC_Scope, 87|128,1/*215*/, /*->46067*/ // 3 children in Scope
/*45852*/       OPC_CheckValueType, MVT::i1,
/*45854*/       OPC_MoveParent,
/*45855*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->45983
/*45858*/         OPC_Scope, 105, /*->45965*/ // 2 children in Scope
/*45860*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45862*/           OPC_EmitInteger, MVT::i32, 0, 
/*45865*/           OPC_EmitInteger, MVT::i32, 0, 
/*45868*/           OPC_EmitInteger, MVT::i32, 0, 
/*45871*/           OPC_EmitInteger, MVT::i32, 0, 
/*45874*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45886*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*45889*/           OPC_EmitInteger, MVT::i32, 0, 
/*45892*/           OPC_EmitInteger, MVT::i32, 0, 
/*45895*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45907*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*45910*/           OPC_EmitInteger, MVT::i32, 0, 
/*45913*/           OPC_EmitInteger, MVT::i32, 0, 
/*45916*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45928*/           OPC_EmitInteger, MVT::i32, 1, 
/*45931*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45934*/           OPC_EmitInteger, MVT::i32, 0, 
/*45937*/           OPC_EmitInteger, MVT::i32, 0, 
/*45940*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*45965*/         /*Scope*/ 16, /*->45982*/
/*45966*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45968*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*45973*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*45982*/         0, /*End of Scope*/
/*45983*/       /*SwitchType*/ 81, MVT::i64,// ->46066
/*45985*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45987*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*45994*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*45997*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*46006*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46011*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*46020*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46023*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*46033*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46045*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*46053*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46056*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 7, 9, 10, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_BFE_I32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32), 65536:i32), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*46066*/       0, // EndSwitchType
/*46067*/     /*Scope*/ 83|128,1/*211*/, /*->46280*/
/*46069*/       OPC_CheckValueType, MVT::i8,
/*46071*/       OPC_MoveParent,
/*46072*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46202
/*46075*/         OPC_Scope, 10, /*->46087*/ // 2 children in Scope
/*46077*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46079*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46087*/         /*Scope*/ 113, /*->46201*/
/*46088*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46090*/           OPC_EmitInteger, MVT::i32, 0, 
/*46093*/           OPC_EmitInteger, MVT::i32, 0, 
/*46096*/           OPC_EmitInteger, MVT::i32, 0, 
/*46099*/           OPC_EmitInteger, MVT::i32, 0, 
/*46102*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46114*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46117*/           OPC_EmitInteger, MVT::i32, 0, 
/*46120*/           OPC_EmitInteger, MVT::i32, 0, 
/*46123*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46135*/           OPC_EmitInteger, MVT::i32, 8, 
/*46138*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46146*/           OPC_EmitInteger, MVT::i32, 0, 
/*46149*/           OPC_EmitInteger, MVT::i32, 0, 
/*46152*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46164*/           OPC_EmitInteger, MVT::i32, 1, 
/*46167*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46170*/           OPC_EmitInteger, MVT::i32, 0, 
/*46173*/           OPC_EmitInteger, MVT::i32, 0, 
/*46176*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*46201*/         0, /*End of Scope*/
/*46202*/       /*SwitchType*/ 75, MVT::i64,// ->46279
/*46204*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46206*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*46213*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46216*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*46225*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*46233*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46236*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*46246*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46258*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*46266*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46269*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_SEXT_I32_I8:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32)), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*46279*/       0, // EndSwitchType
/*46280*/     /*Scope*/ 83|128,1/*211*/, /*->46493*/
/*46282*/       OPC_CheckValueType, MVT::i16,
/*46284*/       OPC_MoveParent,
/*46285*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46415
/*46288*/         OPC_Scope, 10, /*->46300*/ // 2 children in Scope
/*46290*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46292*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*46300*/         /*Scope*/ 113, /*->46414*/
/*46301*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46303*/           OPC_EmitInteger, MVT::i32, 0, 
/*46306*/           OPC_EmitInteger, MVT::i32, 0, 
/*46309*/           OPC_EmitInteger, MVT::i32, 0, 
/*46312*/           OPC_EmitInteger, MVT::i32, 0, 
/*46315*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46327*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46330*/           OPC_EmitInteger, MVT::i32, 0, 
/*46333*/           OPC_EmitInteger, MVT::i32, 0, 
/*46336*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46348*/           OPC_EmitInteger, MVT::i32, 16, 
/*46351*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46359*/           OPC_EmitInteger, MVT::i32, 0, 
/*46362*/           OPC_EmitInteger, MVT::i32, 0, 
/*46365*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46377*/           OPC_EmitInteger, MVT::i32, 1, 
/*46380*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46383*/           OPC_EmitInteger, MVT::i32, 0, 
/*46386*/           OPC_EmitInteger, MVT::i32, 0, 
/*46389*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*46414*/         0, /*End of Scope*/
/*46415*/       /*SwitchType*/ 75, MVT::i64,// ->46492
/*46417*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46419*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*46426*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46429*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*46438*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*46446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46449*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*46459*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46471*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*46479*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46482*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_SEXT_I32_I16:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32)), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*46492*/       0, // EndSwitchType
/*46493*/     0, /*End of Scope*/
/*46494*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->46617
/*46497*/     OPC_RecordChild0, // #0 = $src0
/*46498*/     OPC_RecordChild1, // #1 = $src1
/*46499*/     OPC_CheckType, MVT::i32,
/*46501*/     OPC_Scope, 101, /*->46604*/ // 2 children in Scope
/*46503*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46505*/       OPC_EmitInteger, MVT::i32, 0, 
/*46508*/       OPC_EmitInteger, MVT::i32, 0, 
/*46511*/       OPC_EmitInteger, MVT::i32, 1, 
/*46514*/       OPC_EmitInteger, MVT::i32, 0, 
/*46517*/       OPC_EmitInteger, MVT::i32, 0, 
/*46520*/       OPC_EmitInteger, MVT::i32, 0, 
/*46523*/       OPC_EmitInteger, MVT::i32, 0, 
/*46526*/       OPC_EmitInteger, MVT::i32, 0, 
/*46529*/       OPC_EmitInteger, MVT::i32, 0, 
/*46532*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46544*/       OPC_EmitInteger, MVT::i32, 0, 
/*46547*/       OPC_EmitInteger, MVT::i32, 0, 
/*46550*/       OPC_EmitInteger, MVT::i32, 0, 
/*46553*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46565*/       OPC_EmitInteger, MVT::i32, 1, 
/*46568*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46571*/       OPC_EmitInteger, MVT::i32, 0, 
/*46574*/       OPC_EmitInteger, MVT::i32, 0, 
/*46577*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46604*/     /*Scope*/ 11, /*->46616*/
/*46605*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46607*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFM_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_BFM_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46616*/     0, /*End of Scope*/
/*46617*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47147
/*46621*/     OPC_RecordChild0, // #0 = $src0
/*46622*/     OPC_RecordChild1, // #1 = $src1
/*46623*/     OPC_RecordChild2, // #2 = $src2
/*46624*/     OPC_CheckChild2Type, MVT::i32,
/*46626*/     OPC_CheckType, MVT::i32,
/*46628*/     OPC_Scope, 99, /*->46729*/ // 4 children in Scope
/*46630*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46632*/       OPC_EmitInteger, MVT::i32, 0, 
/*46635*/       OPC_EmitInteger, MVT::i32, 0, 
/*46638*/       OPC_EmitInteger, MVT::i32, 0, 
/*46641*/       OPC_EmitInteger, MVT::i32, 0, 
/*46644*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46656*/       OPC_EmitInteger, MVT::i32, 0, 
/*46659*/       OPC_EmitInteger, MVT::i32, 0, 
/*46662*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46674*/       OPC_EmitInteger, MVT::i32, 0, 
/*46677*/       OPC_EmitInteger, MVT::i32, 0, 
/*46680*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46692*/       OPC_EmitInteger, MVT::i32, 1, 
/*46695*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46698*/       OPC_EmitInteger, MVT::i32, 0, 
/*46701*/       OPC_EmitInteger, MVT::i32, 0, 
/*46704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46729*/     /*Scope*/ 72|128,1/*200*/, /*->46931*/
/*46731*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*46733*/       OPC_EmitInteger, MVT::i32, 0, 
/*46736*/       OPC_EmitInteger, MVT::i32, 0, 
/*46739*/       OPC_EmitInteger, MVT::i32, 1, 
/*46742*/       OPC_EmitInteger, MVT::i32, 0, 
/*46745*/       OPC_EmitInteger, MVT::i32, 0, 
/*46748*/       OPC_EmitInteger, MVT::i32, 0, 
/*46751*/       OPC_EmitInteger, MVT::i32, 0, 
/*46754*/       OPC_EmitInteger, MVT::i32, 0, 
/*46757*/       OPC_EmitInteger, MVT::i32, 1, 
/*46760*/       OPC_EmitInteger, MVT::i32, 0, 
/*46763*/       OPC_EmitInteger, MVT::i32, 0, 
/*46766*/       OPC_EmitInteger, MVT::i32, 0, 
/*46769*/       OPC_EmitInteger, MVT::i32, 0, 
/*46772*/       OPC_EmitInteger, MVT::i32, 0, 
/*46775*/       OPC_EmitInteger, MVT::i32, 0, 
/*46778*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46790*/       OPC_EmitInteger, MVT::i32, 0, 
/*46793*/       OPC_EmitInteger, MVT::i32, 0, 
/*46796*/       OPC_EmitInteger, MVT::i32, 0, 
/*46799*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46811*/       OPC_EmitInteger, MVT::i32, 1, 
/*46814*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46817*/       OPC_EmitInteger, MVT::i32, 0, 
/*46820*/       OPC_EmitInteger, MVT::i32, 0, 
/*46823*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*46850*/       OPC_EmitInteger, MVT::i32, 0, 
/*46853*/       OPC_EmitInteger, MVT::i32, 0, 
/*46856*/       OPC_EmitInteger, MVT::i32, 0, 
/*46859*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46871*/       OPC_EmitInteger, MVT::i32, 0, 
/*46874*/       OPC_EmitInteger, MVT::i32, 0, 
/*46877*/       OPC_EmitInteger, MVT::i32, 0, 
/*46880*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46892*/       OPC_EmitInteger, MVT::i32, 1, 
/*46895*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46898*/       OPC_EmitInteger, MVT::i32, 0, 
/*46901*/       OPC_EmitInteger, MVT::i32, 0, 
/*46904*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*46931*/     /*Scope*/ 72|128,1/*200*/, /*->47133*/
/*46933*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*46935*/       OPC_EmitInteger, MVT::i32, 0, 
/*46938*/       OPC_EmitInteger, MVT::i32, 0, 
/*46941*/       OPC_EmitInteger, MVT::i32, 1, 
/*46944*/       OPC_EmitInteger, MVT::i32, 0, 
/*46947*/       OPC_EmitInteger, MVT::i32, 0, 
/*46950*/       OPC_EmitInteger, MVT::i32, 0, 
/*46953*/       OPC_EmitInteger, MVT::i32, 0, 
/*46956*/       OPC_EmitInteger, MVT::i32, 0, 
/*46959*/       OPC_EmitInteger, MVT::i32, 1, 
/*46962*/       OPC_EmitInteger, MVT::i32, 0, 
/*46965*/       OPC_EmitInteger, MVT::i32, 0, 
/*46968*/       OPC_EmitInteger, MVT::i32, 0, 
/*46971*/       OPC_EmitInteger, MVT::i32, 0, 
/*46974*/       OPC_EmitInteger, MVT::i32, 0, 
/*46977*/       OPC_EmitInteger, MVT::i32, 0, 
/*46980*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46992*/       OPC_EmitInteger, MVT::i32, 0, 
/*46995*/       OPC_EmitInteger, MVT::i32, 0, 
/*46998*/       OPC_EmitInteger, MVT::i32, 0, 
/*47001*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47013*/       OPC_EmitInteger, MVT::i32, 1, 
/*47016*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47019*/       OPC_EmitInteger, MVT::i32, 0, 
/*47022*/       OPC_EmitInteger, MVT::i32, 0, 
/*47025*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47052*/       OPC_EmitInteger, MVT::i32, 0, 
/*47055*/       OPC_EmitInteger, MVT::i32, 0, 
/*47058*/       OPC_EmitInteger, MVT::i32, 0, 
/*47061*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47073*/       OPC_EmitInteger, MVT::i32, 0, 
/*47076*/       OPC_EmitInteger, MVT::i32, 0, 
/*47079*/       OPC_EmitInteger, MVT::i32, 0, 
/*47082*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47094*/       OPC_EmitInteger, MVT::i32, 1, 
/*47097*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47100*/       OPC_EmitInteger, MVT::i32, 0, 
/*47103*/       OPC_EmitInteger, MVT::i32, 0, 
/*47106*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47133*/     /*Scope*/ 12, /*->47146*/
/*47134*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47136*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47146*/     0, /*End of Scope*/
/*47147*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->47271
/*47150*/     OPC_RecordChild0, // #0 = $src0
/*47151*/     OPC_RecordChild1, // #1 = $src1
/*47152*/     OPC_CheckChild1Type, MVT::i32,
/*47154*/     OPC_CheckType, MVT::i32,
/*47156*/     OPC_Scope, 99, /*->47257*/ // 2 children in Scope
/*47158*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47160*/       OPC_EmitInteger, MVT::i32, 0, 
/*47163*/       OPC_EmitInteger, MVT::i32, 0, 
/*47166*/       OPC_EmitInteger, MVT::i32, 0, 
/*47169*/       OPC_EmitInteger, MVT::i32, 0, 
/*47172*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47184*/       OPC_EmitInteger, MVT::i32, 0, 
/*47187*/       OPC_EmitInteger, MVT::i32, 0, 
/*47190*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47202*/       OPC_EmitInteger, MVT::i32, 0, 
/*47205*/       OPC_EmitInteger, MVT::i32, 0, 
/*47208*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47220*/       OPC_EmitInteger, MVT::i32, 1, 
/*47223*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47226*/       OPC_EmitInteger, MVT::i32, 0, 
/*47229*/       OPC_EmitInteger, MVT::i32, 0, 
/*47232*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47257*/     /*Scope*/ 12, /*->47270*/
/*47258*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47260*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47270*/     0, /*End of Scope*/
/*47271*/   /*SwitchOpcode*/ 12|128,1/*140*/, TARGET_VAL(ISD::CTPOP),// ->47415
/*47275*/     OPC_RecordChild0, // #0 = $src0
/*47276*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->47360
/*47279*/       OPC_Scope, 67, /*->47348*/ // 2 children in Scope
/*47281*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47283*/         OPC_EmitInteger, MVT::i32, 1, 
/*47286*/         OPC_EmitInteger, MVT::i32, 0, 
/*47289*/         OPC_EmitInteger, MVT::i32, 0, 
/*47292*/         OPC_EmitInteger, MVT::i32, 0, 
/*47295*/         OPC_EmitInteger, MVT::i32, 0, 
/*47298*/         OPC_EmitInteger, MVT::i32, 0, 
/*47301*/         OPC_EmitInteger, MVT::i32, 0, 
/*47304*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47316*/         OPC_EmitInteger, MVT::i32, 1, 
/*47319*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47322*/         OPC_EmitInteger, MVT::i32, 0, 
/*47325*/         OPC_EmitInteger, MVT::i32, 0, 
/*47328*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47348*/       /*Scope*/ 10, /*->47359*/
/*47349*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*47359*/       0, /*End of Scope*/
/*47360*/     /*SwitchType*/ 52, MVT::i64,// ->47414
/*47362*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*47369*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*47377*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47380*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 3,  // Results = #4
/*47390*/       OPC_EmitInteger, MVT::i32, 0, 
/*47393*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*47401*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47404*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 4, 6, 7, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*47414*/     0, // EndSwitchType
/*47415*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->47502
/*47418*/     OPC_RecordChild0, // #0 = $src0
/*47419*/     OPC_CheckType, MVT::i32,
/*47421*/     OPC_Scope, 67, /*->47490*/ // 2 children in Scope
/*47423*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47425*/       OPC_EmitInteger, MVT::i32, 1, 
/*47428*/       OPC_EmitInteger, MVT::i32, 0, 
/*47431*/       OPC_EmitInteger, MVT::i32, 0, 
/*47434*/       OPC_EmitInteger, MVT::i32, 0, 
/*47437*/       OPC_EmitInteger, MVT::i32, 0, 
/*47440*/       OPC_EmitInteger, MVT::i32, 0, 
/*47443*/       OPC_EmitInteger, MVT::i32, 0, 
/*47446*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47458*/       OPC_EmitInteger, MVT::i32, 1, 
/*47461*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47464*/       OPC_EmitInteger, MVT::i32, 0, 
/*47467*/       OPC_EmitInteger, MVT::i32, 0, 
/*47470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*47490*/     /*Scope*/ 10, /*->47501*/
/*47491*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47493*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*47501*/     0, /*End of Scope*/
/*47502*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->47589
/*47505*/     OPC_RecordChild0, // #0 = $src0
/*47506*/     OPC_CheckType, MVT::i32,
/*47508*/     OPC_Scope, 67, /*->47577*/ // 2 children in Scope
/*47510*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47512*/       OPC_EmitInteger, MVT::i32, 1, 
/*47515*/       OPC_EmitInteger, MVT::i32, 0, 
/*47518*/       OPC_EmitInteger, MVT::i32, 0, 
/*47521*/       OPC_EmitInteger, MVT::i32, 0, 
/*47524*/       OPC_EmitInteger, MVT::i32, 0, 
/*47527*/       OPC_EmitInteger, MVT::i32, 0, 
/*47530*/       OPC_EmitInteger, MVT::i32, 0, 
/*47533*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47545*/       OPC_EmitInteger, MVT::i32, 1, 
/*47548*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47551*/       OPC_EmitInteger, MVT::i32, 0, 
/*47554*/       OPC_EmitInteger, MVT::i32, 0, 
/*47557*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*47577*/     /*Scope*/ 10, /*->47588*/
/*47578*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47580*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*47588*/     0, /*End of Scope*/
/*47589*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48119
/*47593*/     OPC_RecordChild0, // #0 = $src0
/*47594*/     OPC_RecordChild1, // #1 = $src1
/*47595*/     OPC_RecordChild2, // #2 = $src2
/*47596*/     OPC_CheckChild2Type, MVT::i32,
/*47598*/     OPC_CheckType, MVT::i32,
/*47600*/     OPC_Scope, 99, /*->47701*/ // 4 children in Scope
/*47602*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*47604*/       OPC_EmitInteger, MVT::i32, 0, 
/*47607*/       OPC_EmitInteger, MVT::i32, 0, 
/*47610*/       OPC_EmitInteger, MVT::i32, 0, 
/*47613*/       OPC_EmitInteger, MVT::i32, 0, 
/*47616*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47628*/       OPC_EmitInteger, MVT::i32, 0, 
/*47631*/       OPC_EmitInteger, MVT::i32, 0, 
/*47634*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47646*/       OPC_EmitInteger, MVT::i32, 0, 
/*47649*/       OPC_EmitInteger, MVT::i32, 0, 
/*47652*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47664*/       OPC_EmitInteger, MVT::i32, 1, 
/*47667*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47670*/       OPC_EmitInteger, MVT::i32, 0, 
/*47673*/       OPC_EmitInteger, MVT::i32, 0, 
/*47676*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47701*/     /*Scope*/ 72|128,1/*200*/, /*->47903*/
/*47703*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*47705*/       OPC_EmitInteger, MVT::i32, 0, 
/*47708*/       OPC_EmitInteger, MVT::i32, 0, 
/*47711*/       OPC_EmitInteger, MVT::i32, 1, 
/*47714*/       OPC_EmitInteger, MVT::i32, 0, 
/*47717*/       OPC_EmitInteger, MVT::i32, 0, 
/*47720*/       OPC_EmitInteger, MVT::i32, 0, 
/*47723*/       OPC_EmitInteger, MVT::i32, 0, 
/*47726*/       OPC_EmitInteger, MVT::i32, 0, 
/*47729*/       OPC_EmitInteger, MVT::i32, 1, 
/*47732*/       OPC_EmitInteger, MVT::i32, 0, 
/*47735*/       OPC_EmitInteger, MVT::i32, 0, 
/*47738*/       OPC_EmitInteger, MVT::i32, 0, 
/*47741*/       OPC_EmitInteger, MVT::i32, 0, 
/*47744*/       OPC_EmitInteger, MVT::i32, 0, 
/*47747*/       OPC_EmitInteger, MVT::i32, 0, 
/*47750*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47762*/       OPC_EmitInteger, MVT::i32, 0, 
/*47765*/       OPC_EmitInteger, MVT::i32, 0, 
/*47768*/       OPC_EmitInteger, MVT::i32, 0, 
/*47771*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47783*/       OPC_EmitInteger, MVT::i32, 1, 
/*47786*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47789*/       OPC_EmitInteger, MVT::i32, 0, 
/*47792*/       OPC_EmitInteger, MVT::i32, 0, 
/*47795*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47822*/       OPC_EmitInteger, MVT::i32, 0, 
/*47825*/       OPC_EmitInteger, MVT::i32, 0, 
/*47828*/       OPC_EmitInteger, MVT::i32, 0, 
/*47831*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47843*/       OPC_EmitInteger, MVT::i32, 0, 
/*47846*/       OPC_EmitInteger, MVT::i32, 0, 
/*47849*/       OPC_EmitInteger, MVT::i32, 0, 
/*47852*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47864*/       OPC_EmitInteger, MVT::i32, 1, 
/*47867*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47870*/       OPC_EmitInteger, MVT::i32, 0, 
/*47873*/       OPC_EmitInteger, MVT::i32, 0, 
/*47876*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47903*/     /*Scope*/ 72|128,1/*200*/, /*->48105*/
/*47905*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*47907*/       OPC_EmitInteger, MVT::i32, 0, 
/*47910*/       OPC_EmitInteger, MVT::i32, 0, 
/*47913*/       OPC_EmitInteger, MVT::i32, 1, 
/*47916*/       OPC_EmitInteger, MVT::i32, 0, 
/*47919*/       OPC_EmitInteger, MVT::i32, 0, 
/*47922*/       OPC_EmitInteger, MVT::i32, 0, 
/*47925*/       OPC_EmitInteger, MVT::i32, 0, 
/*47928*/       OPC_EmitInteger, MVT::i32, 0, 
/*47931*/       OPC_EmitInteger, MVT::i32, 1, 
/*47934*/       OPC_EmitInteger, MVT::i32, 0, 
/*47937*/       OPC_EmitInteger, MVT::i32, 0, 
/*47940*/       OPC_EmitInteger, MVT::i32, 0, 
/*47943*/       OPC_EmitInteger, MVT::i32, 0, 
/*47946*/       OPC_EmitInteger, MVT::i32, 0, 
/*47949*/       OPC_EmitInteger, MVT::i32, 0, 
/*47952*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47964*/       OPC_EmitInteger, MVT::i32, 0, 
/*47967*/       OPC_EmitInteger, MVT::i32, 0, 
/*47970*/       OPC_EmitInteger, MVT::i32, 0, 
/*47973*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47985*/       OPC_EmitInteger, MVT::i32, 1, 
/*47988*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47991*/       OPC_EmitInteger, MVT::i32, 0, 
/*47994*/       OPC_EmitInteger, MVT::i32, 0, 
/*47997*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48024*/       OPC_EmitInteger, MVT::i32, 0, 
/*48027*/       OPC_EmitInteger, MVT::i32, 0, 
/*48030*/       OPC_EmitInteger, MVT::i32, 0, 
/*48033*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48045*/       OPC_EmitInteger, MVT::i32, 0, 
/*48048*/       OPC_EmitInteger, MVT::i32, 0, 
/*48051*/       OPC_EmitInteger, MVT::i32, 0, 
/*48054*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48066*/       OPC_EmitInteger, MVT::i32, 1, 
/*48069*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48072*/       OPC_EmitInteger, MVT::i32, 0, 
/*48075*/       OPC_EmitInteger, MVT::i32, 0, 
/*48078*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48105*/     /*Scope*/ 12, /*->48118*/
/*48106*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48108*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48118*/     0, /*End of Scope*/
/*48119*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->48135
/*48122*/     OPC_RecordChild0, // #0 = $src0
/*48123*/     OPC_CheckType, MVT::i32,
/*48125*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48127*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48135*/   /*SwitchOpcode*/ 39, TARGET_VAL(ISD::ADDE),// ->48177
/*48138*/     OPC_CaptureGlueInput,
/*48139*/     OPC_RecordChild0, // #0 = $src0
/*48140*/     OPC_RecordChild1, // #1 = $src1
/*48141*/     OPC_CheckType, MVT::i32,
/*48143*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48145*/     OPC_Scope, 9, /*->48156*/ // 3 children in Scope
/*48147*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48156*/     /*Scope*/ 9, /*->48166*/
/*48157*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADDC_U32_e64), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_ADDC_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*48166*/     /*Scope*/ 9, /*->48176*/
/*48167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADDC_U32_e64_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_ADDC_U32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*48176*/     0, /*End of Scope*/
/*48177*/   /*SwitchOpcode*/ 39, TARGET_VAL(ISD::SUBE),// ->48219
/*48180*/     OPC_CaptureGlueInput,
/*48181*/     OPC_RecordChild0, // #0 = $src0
/*48182*/     OPC_RecordChild1, // #1 = $src1
/*48183*/     OPC_CheckType, MVT::i32,
/*48185*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48187*/     OPC_Scope, 9, /*->48198*/ // 3 children in Scope
/*48189*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48198*/     /*Scope*/ 9, /*->48208*/
/*48199*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUBB_U32_e64), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_SUBB_U32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*48208*/     /*Scope*/ 9, /*->48218*/
/*48209*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUBB_U32_e64_si), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_SUBB_U32_e64_si:i32 i32:i32:$src0, i32:i32:$src1)
/*48218*/     0, /*End of Scope*/
/*48219*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->48246
/*48222*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*48223*/     OPC_CaptureGlueInput,
/*48224*/     OPC_Scope, 9, /*->48235*/ // 2 children in Scope
/*48226*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48228*/       OPC_EmitMergeInputChains1_0,
/*48229*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*48235*/     /*Scope*/ 9, /*->48245*/
/*48236*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48238*/       OPC_EmitMergeInputChains1_0,
/*48239*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*48245*/     0, /*End of Scope*/
/*48246*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->48281
/*48249*/     OPC_RecordNode, // #0 = 'br' chained node
/*48250*/     OPC_RecordChild1, // #1 = $simm16
/*48251*/     OPC_MoveChild, 1,
/*48253*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*48256*/     OPC_MoveParent,
/*48257*/     OPC_Scope, 10, /*->48269*/ // 2 children in Scope
/*48259*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48261*/       OPC_EmitMergeInputChains1_0,
/*48262*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*48269*/     /*Scope*/ 10, /*->48280*/
/*48270*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48272*/       OPC_EmitMergeInputChains1_0,
/*48273*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*48280*/     0, /*End of Scope*/
/*48281*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->48293
/*48284*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48286*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*48293*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::ADDC),// ->48309
/*48296*/     OPC_RecordChild0, // #0 = $src0
/*48297*/     OPC_RecordChild1, // #1 = $src1
/*48298*/     OPC_CheckType, MVT::i32,
/*48300*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*48309*/   /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->48488
/*48313*/     OPC_RecordChild0, // #0 = $src0
/*48314*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->48344
/*48317*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48319*/       OPC_EmitInteger, MVT::i32, 0, 
/*48322*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48334*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*48344*/     /*SwitchType*/ 12|128,1/*140*/, MVT::i64,// ->48487
/*48347*/       OPC_Scope, 49, /*->48398*/ // 2 children in Scope
/*48349*/         OPC_CheckChild0Type, MVT::i32,
/*48351*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48353*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48360*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48363*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*48373*/         OPC_EmitInteger, MVT::i32, 31, 
/*48376*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48385*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48388*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*48398*/       /*Scope*/ 87, /*->48486*/
/*48399*/         OPC_CheckChild0Type, MVT::i1,
/*48401*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48410*/         OPC_EmitInteger, MVT::i32, 0, 
/*48413*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48425*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*48435*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48438*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*48448*/         OPC_EmitInteger, MVT::i32, 0, 
/*48451*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48463*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 0,  // Results = #9
/*48473*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48476*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 9, 10, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32), (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*48486*/       0, /*End of Scope*/
/*48487*/     0, // EndSwitchType
/*48488*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->48633
/*48492*/     OPC_RecordChild0, // #0 = $src0
/*48493*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->48514
/*48496*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48498*/       OPC_EmitInteger, MVT::i32, 0, 
/*48501*/       OPC_EmitInteger, MVT::i32, 1, 
/*48504*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*48514*/     /*SwitchType*/ 116, MVT::i64,// ->48632
/*48516*/       OPC_Scope, 48, /*->48566*/ // 2 children in Scope
/*48518*/         OPC_CheckChild0Type, MVT::i32,
/*48520*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48522*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48529*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48532*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*48542*/         OPC_EmitInteger, MVT::i32, 0, 
/*48545*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48553*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48556*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*48566*/       /*Scope*/ 64, /*->48631*/
/*48567*/         OPC_CheckChild0Type, MVT::i1,
/*48569*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48571*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48578*/         OPC_EmitInteger, MVT::i32, 0, 
/*48581*/         OPC_EmitInteger, MVT::i32, 1, 
/*48584*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*48594*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48597*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*48607*/         OPC_EmitInteger, MVT::i32, 0, 
/*48610*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*48618*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48621*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*48631*/       0, /*End of Scope*/
/*48632*/     0, // EndSwitchType
/*48633*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ISD::ANY_EXTEND),// ->48778
/*48637*/     OPC_RecordChild0, // #0 = $src0
/*48638*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->48659
/*48641*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48643*/       OPC_EmitInteger, MVT::i32, 0, 
/*48646*/       OPC_EmitInteger, MVT::i32, 1, 
/*48649*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*48659*/     /*SwitchType*/ 116, MVT::i64,// ->48777
/*48661*/       OPC_Scope, 48, /*->48711*/ // 2 children in Scope
/*48663*/         OPC_CheckChild0Type, MVT::i32,
/*48665*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48667*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48674*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48677*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*48687*/         OPC_EmitInteger, MVT::i32, 0, 
/*48690*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48698*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48701*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*48711*/       /*Scope*/ 64, /*->48776*/
/*48712*/         OPC_CheckChild0Type, MVT::i1,
/*48714*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48716*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48723*/         OPC_EmitInteger, MVT::i32, 0, 
/*48726*/         OPC_EmitInteger, MVT::i32, 1, 
/*48729*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*48739*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48742*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*48752*/         OPC_EmitInteger, MVT::i32, 0, 
/*48755*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*48763*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48766*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*48776*/       0, /*End of Scope*/
/*48777*/     0, // EndSwitchType
/*48778*/   /*SwitchOpcode*/ 49, TARGET_VAL(ISD::TRUNCATE),// ->48830
/*48781*/     OPC_RecordChild0, // #0 = $a
/*48782*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->48799
/*48785*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48787*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48790*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*48799*/     /*SwitchType*/ 28, MVT::i1,// ->48829
/*48801*/       OPC_CheckChild0Type, MVT::i32,
/*48803*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48805*/       OPC_EmitInteger, MVT::i32, 1, 
/*48808*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*48817*/       OPC_EmitInteger, MVT::i32, 1, 
/*48820*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*48829*/     0, // EndSwitchType
/*48830*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->48888
/*48833*/     OPC_RecordChild0, // #0 = $a
/*48834*/     OPC_CheckType, MVT::i32,
/*48836*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48838*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*48844*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*48852*/     OPC_EmitInteger, MVT::i32, 24, 
/*48855*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*48865*/     OPC_EmitInteger, MVT::i32, 8, 
/*48868*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*48878*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*48888*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->48930
/*48891*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*48892*/     OPC_RecordChild1, // #1 = $target
/*48893*/     OPC_MoveChild, 1,
/*48895*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*48898*/     OPC_MoveParent,
/*48899*/     OPC_RecordChild2, // #2 = $src0
/*48900*/     OPC_Scope, 13, /*->48915*/ // 2 children in Scope
/*48902*/       OPC_CheckChild2Type, MVT::i32,
/*48904*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48906*/       OPC_EmitMergeInputChains1_0,
/*48907*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*48915*/     /*Scope*/ 13, /*->48929*/
/*48916*/       OPC_CheckChild2Type, MVT::f32,
/*48918*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48920*/       OPC_EmitMergeInputChains1_0,
/*48921*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*48929*/     0, /*End of Scope*/
/*48930*/   /*SwitchOpcode*/ 15|128,24/*3087*/, TARGET_VAL(ISD::SETCC),// ->52021
/*48934*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*48935*/     OPC_Scope, 73|128,8/*1097*/, /*->50035*/ // 4 children in Scope
/*48938*/       OPC_CheckChild0Type, MVT::f32,
/*48940*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*48941*/       OPC_MoveChild, 2,
/*48943*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*48946*/       OPC_Scope, 26, /*->48974*/ // 12 children in Scope
/*48948*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*48950*/         OPC_MoveParent,
/*48951*/         OPC_CheckType, MVT::i1,
/*48953*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48955*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*48958*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*48961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*48974*/       /*Scope*/ 26, /*->49001*/
/*48975*/         OPC_CheckPredicate, 101, // Predicate_COND_OLT
/*48977*/         OPC_MoveParent,
/*48978*/         OPC_CheckType, MVT::i1,
/*48980*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48982*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*48985*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*48988*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49001*/       /*Scope*/ 26, /*->49028*/
/*49002*/         OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*49004*/         OPC_MoveParent,
/*49005*/         OPC_CheckType, MVT::i1,
/*49007*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49009*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49012*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49028*/       /*Scope*/ 26, /*->49055*/
/*49029*/         OPC_CheckPredicate, 102, // Predicate_COND_OLE
/*49031*/         OPC_MoveParent,
/*49032*/         OPC_CheckType, MVT::i1,
/*49034*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49036*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49039*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49055*/       /*Scope*/ 26, /*->49082*/
/*49056*/         OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*49058*/         OPC_MoveParent,
/*49059*/         OPC_CheckType, MVT::i1,
/*49061*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49063*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49066*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49082*/       /*Scope*/ 26, /*->49109*/
/*49083*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*49085*/         OPC_MoveParent,
/*49086*/         OPC_CheckType, MVT::i1,
/*49088*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49090*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49093*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49109*/       /*Scope*/ 26, /*->49136*/
/*49110*/         OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*49112*/         OPC_MoveParent,
/*49113*/         OPC_CheckType, MVT::i1,
/*49115*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49120*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49136*/       /*Scope*/ 26, /*->49163*/
/*49137*/         OPC_CheckPredicate, 103, // Predicate_COND_O
/*49139*/         OPC_MoveParent,
/*49140*/         OPC_CheckType, MVT::i1,
/*49142*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49144*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49147*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49150*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49163*/       /*Scope*/ 26, /*->49190*/
/*49164*/         OPC_CheckPredicate, 104, // Predicate_COND_UO
/*49166*/         OPC_MoveParent,
/*49167*/         OPC_CheckType, MVT::i1,
/*49169*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49171*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49174*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49190*/       /*Scope*/ 71, /*->49262*/
/*49191*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*49193*/         OPC_MoveParent,
/*49194*/         OPC_CheckType, MVT::i1,
/*49196*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49198*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49201*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49204*/         OPC_Scope, 13, /*->49219*/ // 4 children in Scope
/*49206*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49219*/         /*Scope*/ 13, /*->49233*/
/*49220*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49233*/         /*Scope*/ 13, /*->49247*/
/*49234*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49247*/         /*Scope*/ 13, /*->49261*/
/*49248*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49261*/         0, /*End of Scope*/
/*49262*/       /*Scope*/ 26, /*->49289*/
/*49263*/         OPC_CheckPredicate, 85, // Predicate_COND_UNE
/*49265*/         OPC_MoveParent,
/*49266*/         OPC_CheckType, MVT::i1,
/*49268*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49270*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49273*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49289*/       /*Scope*/ 103|128,5/*743*/, /*->50034*/
/*49291*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*49293*/         OPC_MoveParent,
/*49294*/         OPC_CheckType, MVT::i1,
/*49296*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49298*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49301*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49304*/         OPC_Scope, 13, /*->49319*/ // 52 children in Scope
/*49306*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49319*/         /*Scope*/ 13, /*->49333*/
/*49320*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49333*/         /*Scope*/ 13, /*->49347*/
/*49334*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49347*/         /*Scope*/ 13, /*->49361*/
/*49348*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49361*/         /*Scope*/ 13, /*->49375*/
/*49362*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49375*/         /*Scope*/ 13, /*->49389*/
/*49376*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49389*/         /*Scope*/ 13, /*->49403*/
/*49390*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49403*/         /*Scope*/ 13, /*->49417*/
/*49404*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49417*/         /*Scope*/ 13, /*->49431*/
/*49418*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49431*/         /*Scope*/ 13, /*->49445*/
/*49432*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49445*/         /*Scope*/ 13, /*->49459*/
/*49446*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49459*/         /*Scope*/ 13, /*->49473*/
/*49460*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49473*/         /*Scope*/ 13, /*->49487*/
/*49474*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49487*/         /*Scope*/ 13, /*->49501*/
/*49488*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49501*/         /*Scope*/ 13, /*->49515*/
/*49502*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49515*/         /*Scope*/ 13, /*->49529*/
/*49516*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49529*/         /*Scope*/ 13, /*->49543*/
/*49530*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49543*/         /*Scope*/ 13, /*->49557*/
/*49544*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49557*/         /*Scope*/ 13, /*->49571*/
/*49558*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49571*/         /*Scope*/ 13, /*->49585*/
/*49572*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49585*/         /*Scope*/ 13, /*->49599*/
/*49586*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49599*/         /*Scope*/ 13, /*->49613*/
/*49600*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49613*/         /*Scope*/ 13, /*->49627*/
/*49614*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49627*/         /*Scope*/ 13, /*->49641*/
/*49628*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49641*/         /*Scope*/ 13, /*->49655*/
/*49642*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49655*/         /*Scope*/ 13, /*->49669*/
/*49656*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49669*/         /*Scope*/ 13, /*->49683*/
/*49670*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49683*/         /*Scope*/ 13, /*->49697*/
/*49684*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49697*/         /*Scope*/ 13, /*->49711*/
/*49698*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49711*/         /*Scope*/ 13, /*->49725*/
/*49712*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49725*/         /*Scope*/ 13, /*->49739*/
/*49726*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49739*/         /*Scope*/ 13, /*->49753*/
/*49740*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49753*/         /*Scope*/ 13, /*->49767*/
/*49754*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49767*/         /*Scope*/ 13, /*->49781*/
/*49768*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49781*/         /*Scope*/ 13, /*->49795*/
/*49782*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49795*/         /*Scope*/ 13, /*->49809*/
/*49796*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49809*/         /*Scope*/ 13, /*->49823*/
/*49810*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49823*/         /*Scope*/ 13, /*->49837*/
/*49824*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49837*/         /*Scope*/ 13, /*->49851*/
/*49838*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49851*/         /*Scope*/ 13, /*->49865*/
/*49852*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49865*/         /*Scope*/ 13, /*->49879*/
/*49866*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49879*/         /*Scope*/ 13, /*->49893*/
/*49880*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49893*/         /*Scope*/ 13, /*->49907*/
/*49894*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49907*/         /*Scope*/ 13, /*->49921*/
/*49908*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49921*/         /*Scope*/ 13, /*->49935*/
/*49922*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49935*/         /*Scope*/ 13, /*->49949*/
/*49936*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49949*/         /*Scope*/ 13, /*->49963*/
/*49950*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49963*/         /*Scope*/ 13, /*->49977*/
/*49964*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49977*/         /*Scope*/ 13, /*->49991*/
/*49978*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49991*/         /*Scope*/ 13, /*->50005*/
/*49992*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50005*/         /*Scope*/ 13, /*->50019*/
/*50006*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50019*/         /*Scope*/ 13, /*->50033*/
/*50020*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50033*/         0, /*End of Scope*/
/*50034*/       0, /*End of Scope*/
/*50035*/     /*Scope*/ 73|128,8/*1097*/, /*->51134*/
/*50037*/       OPC_CheckChild0Type, MVT::f64,
/*50039*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50040*/       OPC_MoveChild, 2,
/*50042*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50045*/       OPC_Scope, 26, /*->50073*/ // 12 children in Scope
/*50047*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*50049*/         OPC_MoveParent,
/*50050*/         OPC_CheckType, MVT::i1,
/*50052*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50054*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50057*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50060*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50073*/       /*Scope*/ 26, /*->50100*/
/*50074*/         OPC_CheckPredicate, 101, // Predicate_COND_OLT
/*50076*/         OPC_MoveParent,
/*50077*/         OPC_CheckType, MVT::i1,
/*50079*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50081*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50084*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50087*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50100*/       /*Scope*/ 26, /*->50127*/
/*50101*/         OPC_CheckPredicate, 82, // Predicate_COND_OEQ
/*50103*/         OPC_MoveParent,
/*50104*/         OPC_CheckType, MVT::i1,
/*50106*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50108*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50111*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50127*/       /*Scope*/ 26, /*->50154*/
/*50128*/         OPC_CheckPredicate, 102, // Predicate_COND_OLE
/*50130*/         OPC_MoveParent,
/*50131*/         OPC_CheckType, MVT::i1,
/*50133*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50135*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50138*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50141*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50154*/       /*Scope*/ 26, /*->50181*/
/*50155*/         OPC_CheckPredicate, 83, // Predicate_COND_OGT
/*50157*/         OPC_MoveParent,
/*50158*/         OPC_CheckType, MVT::i1,
/*50160*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50162*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50165*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50181*/       /*Scope*/ 26, /*->50208*/
/*50182*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*50184*/         OPC_MoveParent,
/*50185*/         OPC_CheckType, MVT::i1,
/*50187*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50189*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50192*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50208*/       /*Scope*/ 26, /*->50235*/
/*50209*/         OPC_CheckPredicate, 84, // Predicate_COND_OGE
/*50211*/         OPC_MoveParent,
/*50212*/         OPC_CheckType, MVT::i1,
/*50214*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50216*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50219*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50222*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50235*/       /*Scope*/ 26, /*->50262*/
/*50236*/         OPC_CheckPredicate, 103, // Predicate_COND_O
/*50238*/         OPC_MoveParent,
/*50239*/         OPC_CheckType, MVT::i1,
/*50241*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50243*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50246*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50249*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50262*/       /*Scope*/ 26, /*->50289*/
/*50263*/         OPC_CheckPredicate, 104, // Predicate_COND_UO
/*50265*/         OPC_MoveParent,
/*50266*/         OPC_CheckType, MVT::i1,
/*50268*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50270*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50273*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50289*/       /*Scope*/ 71, /*->50361*/
/*50290*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*50292*/         OPC_MoveParent,
/*50293*/         OPC_CheckType, MVT::i1,
/*50295*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50297*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50300*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50303*/         OPC_Scope, 13, /*->50318*/ // 4 children in Scope
/*50305*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50318*/         /*Scope*/ 13, /*->50332*/
/*50319*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50332*/         /*Scope*/ 13, /*->50346*/
/*50333*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50346*/         /*Scope*/ 13, /*->50360*/
/*50347*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50360*/         0, /*End of Scope*/
/*50361*/       /*Scope*/ 26, /*->50388*/
/*50362*/         OPC_CheckPredicate, 85, // Predicate_COND_UNE
/*50364*/         OPC_MoveParent,
/*50365*/         OPC_CheckType, MVT::i1,
/*50367*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50369*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50372*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50375*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50388*/       /*Scope*/ 103|128,5/*743*/, /*->51133*/
/*50390*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*50392*/         OPC_MoveParent,
/*50393*/         OPC_CheckType, MVT::i1,
/*50395*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50397*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50400*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50403*/         OPC_Scope, 13, /*->50418*/ // 52 children in Scope
/*50405*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50418*/         /*Scope*/ 13, /*->50432*/
/*50419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50432*/         /*Scope*/ 13, /*->50446*/
/*50433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50446*/         /*Scope*/ 13, /*->50460*/
/*50447*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50460*/         /*Scope*/ 13, /*->50474*/
/*50461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50474*/         /*Scope*/ 13, /*->50488*/
/*50475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50488*/         /*Scope*/ 13, /*->50502*/
/*50489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50502*/         /*Scope*/ 13, /*->50516*/
/*50503*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50516*/         /*Scope*/ 13, /*->50530*/
/*50517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50530*/         /*Scope*/ 13, /*->50544*/
/*50531*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50544*/         /*Scope*/ 13, /*->50558*/
/*50545*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50558*/         /*Scope*/ 13, /*->50572*/
/*50559*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50572*/         /*Scope*/ 13, /*->50586*/
/*50573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50586*/         /*Scope*/ 13, /*->50600*/
/*50587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50600*/         /*Scope*/ 13, /*->50614*/
/*50601*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50614*/         /*Scope*/ 13, /*->50628*/
/*50615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50628*/         /*Scope*/ 13, /*->50642*/
/*50629*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50642*/         /*Scope*/ 13, /*->50656*/
/*50643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50656*/         /*Scope*/ 13, /*->50670*/
/*50657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50670*/         /*Scope*/ 13, /*->50684*/
/*50671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50684*/         /*Scope*/ 13, /*->50698*/
/*50685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50698*/         /*Scope*/ 13, /*->50712*/
/*50699*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50712*/         /*Scope*/ 13, /*->50726*/
/*50713*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50726*/         /*Scope*/ 13, /*->50740*/
/*50727*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50740*/         /*Scope*/ 13, /*->50754*/
/*50741*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50754*/         /*Scope*/ 13, /*->50768*/
/*50755*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50768*/         /*Scope*/ 13, /*->50782*/
/*50769*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50782*/         /*Scope*/ 13, /*->50796*/
/*50783*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50796*/         /*Scope*/ 13, /*->50810*/
/*50797*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50810*/         /*Scope*/ 13, /*->50824*/
/*50811*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50824*/         /*Scope*/ 13, /*->50838*/
/*50825*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50838*/         /*Scope*/ 13, /*->50852*/
/*50839*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50852*/         /*Scope*/ 13, /*->50866*/
/*50853*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50866*/         /*Scope*/ 13, /*->50880*/
/*50867*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50880*/         /*Scope*/ 13, /*->50894*/
/*50881*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50894*/         /*Scope*/ 13, /*->50908*/
/*50895*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50908*/         /*Scope*/ 13, /*->50922*/
/*50909*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50922*/         /*Scope*/ 13, /*->50936*/
/*50923*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50936*/         /*Scope*/ 13, /*->50950*/
/*50937*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50950*/         /*Scope*/ 13, /*->50964*/
/*50951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50964*/         /*Scope*/ 13, /*->50978*/
/*50965*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50978*/         /*Scope*/ 13, /*->50992*/
/*50979*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50992*/         /*Scope*/ 13, /*->51006*/
/*50993*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51006*/         /*Scope*/ 13, /*->51020*/
/*51007*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51020*/         /*Scope*/ 13, /*->51034*/
/*51021*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51034*/         /*Scope*/ 13, /*->51048*/
/*51035*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51048*/         /*Scope*/ 13, /*->51062*/
/*51049*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51062*/         /*Scope*/ 13, /*->51076*/
/*51063*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51076*/         /*Scope*/ 13, /*->51090*/
/*51077*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51090*/         /*Scope*/ 13, /*->51104*/
/*51091*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51104*/         /*Scope*/ 13, /*->51118*/
/*51105*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51118*/         /*Scope*/ 13, /*->51132*/
/*51119*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51132*/         0, /*End of Scope*/
/*51133*/       0, /*End of Scope*/
/*51134*/     /*Scope*/ 57|128,3/*441*/, /*->51577*/
/*51136*/       OPC_CheckChild0Type, MVT::i32,
/*51138*/       OPC_RecordChild1, // #1 = $src1
/*51139*/       OPC_MoveChild, 2,
/*51141*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51144*/       OPC_Scope, 16, /*->51162*/ // 15 children in Scope
/*51146*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51148*/         OPC_MoveParent,
/*51149*/         OPC_CheckType, MVT::i1,
/*51151*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51153*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51162*/       /*Scope*/ 16, /*->51179*/
/*51163*/         OPC_CheckPredicate, 105, // Predicate_COND_SLT
/*51165*/         OPC_MoveParent,
/*51166*/         OPC_CheckType, MVT::i1,
/*51168*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51170*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51179*/       /*Scope*/ 16, /*->51196*/
/*51180*/         OPC_CheckPredicate, 88, // Predicate_COND_EQ
/*51182*/         OPC_MoveParent,
/*51183*/         OPC_CheckType, MVT::i1,
/*51185*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51196*/       /*Scope*/ 16, /*->51213*/
/*51197*/         OPC_CheckPredicate, 106, // Predicate_COND_SLE
/*51199*/         OPC_MoveParent,
/*51200*/         OPC_CheckType, MVT::i1,
/*51202*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51213*/       /*Scope*/ 16, /*->51230*/
/*51214*/         OPC_CheckPredicate, 90, // Predicate_COND_SGT
/*51216*/         OPC_MoveParent,
/*51217*/         OPC_CheckType, MVT::i1,
/*51219*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51230*/       /*Scope*/ 16, /*->51247*/
/*51231*/         OPC_CheckPredicate, 107, // Predicate_COND_NE
/*51233*/         OPC_MoveParent,
/*51234*/         OPC_CheckType, MVT::i1,
/*51236*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51247*/       /*Scope*/ 16, /*->51264*/
/*51248*/         OPC_CheckPredicate, 89, // Predicate_COND_SGE
/*51250*/         OPC_MoveParent,
/*51251*/         OPC_CheckType, MVT::i1,
/*51253*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51264*/       /*Scope*/ 109, /*->51374*/
/*51265*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51267*/         OPC_MoveParent,
/*51268*/         OPC_CheckType, MVT::i1,
/*51270*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51272*/         OPC_Scope, 9, /*->51283*/ // 10 children in Scope
/*51274*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51283*/         /*Scope*/ 9, /*->51293*/
/*51284*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51293*/         /*Scope*/ 9, /*->51303*/
/*51294*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51303*/         /*Scope*/ 9, /*->51313*/
/*51304*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51313*/         /*Scope*/ 9, /*->51323*/
/*51314*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51323*/         /*Scope*/ 9, /*->51333*/
/*51324*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51333*/         /*Scope*/ 9, /*->51343*/
/*51334*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51343*/         /*Scope*/ 9, /*->51353*/
/*51344*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51353*/         /*Scope*/ 9, /*->51363*/
/*51354*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51363*/         /*Scope*/ 9, /*->51373*/
/*51364*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51373*/         0, /*End of Scope*/
/*51374*/       /*Scope*/ 16, /*->51391*/
/*51375*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*51377*/         OPC_MoveParent,
/*51378*/         OPC_CheckType, MVT::i1,
/*51380*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51382*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51391*/       /*Scope*/ 16, /*->51408*/
/*51392*/         OPC_CheckPredicate, 88, // Predicate_COND_EQ
/*51394*/         OPC_MoveParent,
/*51395*/         OPC_CheckType, MVT::i1,
/*51397*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51399*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51408*/       /*Scope*/ 16, /*->51425*/
/*51409*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*51411*/         OPC_MoveParent,
/*51412*/         OPC_CheckType, MVT::i1,
/*51414*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51416*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51425*/       /*Scope*/ 16, /*->51442*/
/*51426*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*51428*/         OPC_MoveParent,
/*51429*/         OPC_CheckType, MVT::i1,
/*51431*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51442*/       /*Scope*/ 16, /*->51459*/
/*51443*/         OPC_CheckPredicate, 107, // Predicate_COND_NE
/*51445*/         OPC_MoveParent,
/*51446*/         OPC_CheckType, MVT::i1,
/*51448*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51459*/       /*Scope*/ 16, /*->51476*/
/*51460*/         OPC_CheckPredicate, 111, // Predicate_COND_UGE
/*51462*/         OPC_MoveParent,
/*51463*/         OPC_CheckType, MVT::i1,
/*51465*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51476*/       /*Scope*/ 99, /*->51576*/
/*51477*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51479*/         OPC_MoveParent,
/*51480*/         OPC_CheckType, MVT::i1,
/*51482*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51484*/         OPC_Scope, 9, /*->51495*/ // 9 children in Scope
/*51486*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51495*/         /*Scope*/ 9, /*->51505*/
/*51496*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51505*/         /*Scope*/ 9, /*->51515*/
/*51506*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51515*/         /*Scope*/ 9, /*->51525*/
/*51516*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51525*/         /*Scope*/ 9, /*->51535*/
/*51526*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51535*/         /*Scope*/ 9, /*->51545*/
/*51536*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51545*/         /*Scope*/ 9, /*->51555*/
/*51546*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51555*/         /*Scope*/ 9, /*->51565*/
/*51556*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51565*/         /*Scope*/ 9, /*->51575*/
/*51566*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51575*/         0, /*End of Scope*/
/*51576*/       0, /*End of Scope*/
/*51577*/     /*Scope*/ 57|128,3/*441*/, /*->52020*/
/*51579*/       OPC_CheckChild0Type, MVT::i64,
/*51581*/       OPC_RecordChild1, // #1 = $src1
/*51582*/       OPC_MoveChild, 2,
/*51584*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51587*/       OPC_Scope, 16, /*->51605*/ // 15 children in Scope
/*51589*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51591*/         OPC_MoveParent,
/*51592*/         OPC_CheckType, MVT::i1,
/*51594*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51596*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51605*/       /*Scope*/ 16, /*->51622*/
/*51606*/         OPC_CheckPredicate, 105, // Predicate_COND_SLT
/*51608*/         OPC_MoveParent,
/*51609*/         OPC_CheckType, MVT::i1,
/*51611*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51622*/       /*Scope*/ 16, /*->51639*/
/*51623*/         OPC_CheckPredicate, 88, // Predicate_COND_EQ
/*51625*/         OPC_MoveParent,
/*51626*/         OPC_CheckType, MVT::i1,
/*51628*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51630*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51639*/       /*Scope*/ 16, /*->51656*/
/*51640*/         OPC_CheckPredicate, 106, // Predicate_COND_SLE
/*51642*/         OPC_MoveParent,
/*51643*/         OPC_CheckType, MVT::i1,
/*51645*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51656*/       /*Scope*/ 16, /*->51673*/
/*51657*/         OPC_CheckPredicate, 90, // Predicate_COND_SGT
/*51659*/         OPC_MoveParent,
/*51660*/         OPC_CheckType, MVT::i1,
/*51662*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51673*/       /*Scope*/ 16, /*->51690*/
/*51674*/         OPC_CheckPredicate, 107, // Predicate_COND_NE
/*51676*/         OPC_MoveParent,
/*51677*/         OPC_CheckType, MVT::i1,
/*51679*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51681*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51690*/       /*Scope*/ 16, /*->51707*/
/*51691*/         OPC_CheckPredicate, 89, // Predicate_COND_SGE
/*51693*/         OPC_MoveParent,
/*51694*/         OPC_CheckType, MVT::i1,
/*51696*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51698*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51707*/       /*Scope*/ 109, /*->51817*/
/*51708*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51710*/         OPC_MoveParent,
/*51711*/         OPC_CheckType, MVT::i1,
/*51713*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51715*/         OPC_Scope, 9, /*->51726*/ // 10 children in Scope
/*51717*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51726*/         /*Scope*/ 9, /*->51736*/
/*51727*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51736*/         /*Scope*/ 9, /*->51746*/
/*51737*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51746*/         /*Scope*/ 9, /*->51756*/
/*51747*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51756*/         /*Scope*/ 9, /*->51766*/
/*51757*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51766*/         /*Scope*/ 9, /*->51776*/
/*51767*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51776*/         /*Scope*/ 9, /*->51786*/
/*51777*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51786*/         /*Scope*/ 9, /*->51796*/
/*51787*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51796*/         /*Scope*/ 9, /*->51806*/
/*51797*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51806*/         /*Scope*/ 9, /*->51816*/
/*51807*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51816*/         0, /*End of Scope*/
/*51817*/       /*Scope*/ 16, /*->51834*/
/*51818*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*51820*/         OPC_MoveParent,
/*51821*/         OPC_CheckType, MVT::i1,
/*51823*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51834*/       /*Scope*/ 16, /*->51851*/
/*51835*/         OPC_CheckPredicate, 88, // Predicate_COND_EQ
/*51837*/         OPC_MoveParent,
/*51838*/         OPC_CheckType, MVT::i1,
/*51840*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51851*/       /*Scope*/ 16, /*->51868*/
/*51852*/         OPC_CheckPredicate, 109, // Predicate_COND_ULE
/*51854*/         OPC_MoveParent,
/*51855*/         OPC_CheckType, MVT::i1,
/*51857*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51859*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51868*/       /*Scope*/ 16, /*->51885*/
/*51869*/         OPC_CheckPredicate, 110, // Predicate_COND_UGT
/*51871*/         OPC_MoveParent,
/*51872*/         OPC_CheckType, MVT::i1,
/*51874*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51876*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51885*/       /*Scope*/ 16, /*->51902*/
/*51886*/         OPC_CheckPredicate, 107, // Predicate_COND_NE
/*51888*/         OPC_MoveParent,
/*51889*/         OPC_CheckType, MVT::i1,
/*51891*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51902*/       /*Scope*/ 16, /*->51919*/
/*51903*/         OPC_CheckPredicate, 111, // Predicate_COND_UGE
/*51905*/         OPC_MoveParent,
/*51906*/         OPC_CheckType, MVT::i1,
/*51908*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51910*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51919*/       /*Scope*/ 99, /*->52019*/
/*51920*/         OPC_CheckPredicate, 100, // Predicate_COND_NULL
/*51922*/         OPC_MoveParent,
/*51923*/         OPC_CheckType, MVT::i1,
/*51925*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51927*/         OPC_Scope, 9, /*->51938*/ // 9 children in Scope
/*51929*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51938*/         /*Scope*/ 9, /*->51948*/
/*51939*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51948*/         /*Scope*/ 9, /*->51958*/
/*51949*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51958*/         /*Scope*/ 9, /*->51968*/
/*51959*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51968*/         /*Scope*/ 9, /*->51978*/
/*51969*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51978*/         /*Scope*/ 9, /*->51988*/
/*51979*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51988*/         /*Scope*/ 9, /*->51998*/
/*51989*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*51998*/         /*Scope*/ 9, /*->52008*/
/*51999*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52008*/         /*Scope*/ 9, /*->52018*/
/*52009*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52018*/         0, /*End of Scope*/
/*52019*/       0, /*End of Scope*/
/*52020*/     0, /*End of Scope*/
/*52021*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_TO_FP16),// ->52045
/*52024*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52025*/     OPC_CheckChild0Type, MVT::f32,
/*52027*/     OPC_CheckType, MVT::i32,
/*52029*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52031*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*52034*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*52045*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::SELECT),// ->52067
/*52048*/     OPC_RecordChild0, // #0 = $src2
/*52049*/     OPC_CheckChild0Type, MVT::i1,
/*52051*/     OPC_RecordChild1, // #1 = $src1
/*52052*/     OPC_RecordChild2, // #2 = $src0
/*52053*/     OPC_CheckType, MVT::i32,
/*52055*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52057*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
              // Src: (select:i32 i1:i1:$src2, i32:i32:$src1, i32:i32:$src0) - Complexity = -997
              // Dst: (V_CNDMASK_B32_e64:i32 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2)
/*52067*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::MAD),// ->52101
/*52070*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52071*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*52072*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*52073*/     OPC_CheckType, MVT::f32,
/*52075*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52077*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*52080*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*52083*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*52086*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
              // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*52101*/   /*SwitchOpcode*/ 43, TARGET_VAL(AMDGPUISD::CLAMP),// ->52147
/*52104*/     OPC_RecordChild0, // #0 = $src0
/*52105*/     OPC_MoveChild, 1,
/*52107*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*52110*/     OPC_CheckPredicate, 87, // Predicate_FP_ZERO
/*52112*/     OPC_MoveParent,
/*52113*/     OPC_MoveChild, 2,
/*52115*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*52118*/     OPC_CheckPredicate, 86, // Predicate_FP_ONE
/*52120*/     OPC_MoveParent,
/*52121*/     OPC_CheckType, MVT::f32,
/*52123*/     OPC_Scope, 10, /*->52135*/ // 2 children in Scope
/*52125*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52127*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*52135*/     /*Scope*/ 10, /*->52146*/
/*52136*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52138*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FCLAMP_SI), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (FCLAMP_SI:f32 f32:f32:$src)
/*52146*/     0, /*End of Scope*/
/*52147*/   /*SwitchOpcode*/ 11|128,8/*1035*/, TARGET_VAL(ISD::FDIV),// ->53186
/*52151*/     OPC_Scope, 95|128,3/*479*/, /*->52633*/ // 2 children in Scope
/*52154*/       OPC_MoveChild, 0,
/*52156*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*52159*/       OPC_CheckPredicate, 86, // Predicate_FP_ONE
/*52161*/       OPC_MoveParent,
/*52162*/       OPC_Scope, 113|128,1/*241*/, /*->52406*/ // 2 children in Scope
/*52165*/         OPC_MoveChild, 1,
/*52167*/         OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*52170*/         OPC_RecordChild0, // #0 = $src
/*52171*/         OPC_MoveParent,
/*52172*/         OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->52393
/*52176*/           OPC_Scope, 67, /*->52245*/ // 4 children in Scope
/*52178*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*52180*/             OPC_EmitInteger, MVT::i32, 1, 
/*52183*/             OPC_EmitInteger, MVT::i32, 0, 
/*52186*/             OPC_EmitInteger, MVT::i32, 0, 
/*52189*/             OPC_EmitInteger, MVT::i32, 0, 
/*52192*/             OPC_EmitInteger, MVT::i32, 0, 
/*52195*/             OPC_EmitInteger, MVT::i32, 0, 
/*52198*/             OPC_EmitInteger, MVT::i32, 0, 
/*52201*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52213*/             OPC_EmitInteger, MVT::i32, 1, 
/*52216*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52219*/             OPC_EmitInteger, MVT::i32, 0, 
/*52222*/             OPC_EmitInteger, MVT::i32, 0, 
/*52225*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*52245*/           /*Scope*/ 67, /*->52313*/
/*52246*/             OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*52248*/             OPC_EmitInteger, MVT::i32, 1, 
/*52251*/             OPC_EmitInteger, MVT::i32, 0, 
/*52254*/             OPC_EmitInteger, MVT::i32, 0, 
/*52257*/             OPC_EmitInteger, MVT::i32, 0, 
/*52260*/             OPC_EmitInteger, MVT::i32, 0, 
/*52263*/             OPC_EmitInteger, MVT::i32, 0, 
/*52266*/             OPC_EmitInteger, MVT::i32, 0, 
/*52269*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52281*/             OPC_EmitInteger, MVT::i32, 1, 
/*52284*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52287*/             OPC_EmitInteger, MVT::i32, 0, 
/*52290*/             OPC_EmitInteger, MVT::i32, 0, 
/*52293*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*52313*/           /*Scope*/ 67, /*->52381*/
/*52314*/             OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*52316*/             OPC_EmitInteger, MVT::i32, 1, 
/*52319*/             OPC_EmitInteger, MVT::i32, 0, 
/*52322*/             OPC_EmitInteger, MVT::i32, 0, 
/*52325*/             OPC_EmitInteger, MVT::i32, 0, 
/*52328*/             OPC_EmitInteger, MVT::i32, 0, 
/*52331*/             OPC_EmitInteger, MVT::i32, 0, 
/*52334*/             OPC_EmitInteger, MVT::i32, 0, 
/*52337*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52349*/             OPC_EmitInteger, MVT::i32, 1, 
/*52352*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52355*/             OPC_EmitInteger, MVT::i32, 0, 
/*52358*/             OPC_EmitInteger, MVT::i32, 0, 
/*52361*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*52381*/           /*Scope*/ 10, /*->52392*/
/*52382*/             OPC_CheckPatternPredicate, 6, // (TM.Options.UnsafeFPMath)
/*52384*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                          1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*52392*/           0, /*End of Scope*/
/*52393*/         /*SwitchType*/ 10, MVT::f64,// ->52405
/*52395*/           OPC_CheckPatternPredicate, 6, // (TM.Options.UnsafeFPMath)
/*52397*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, (fsqrt:f64 f64:f64:$src)) - Complexity = 10
                    // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*52405*/         0, // EndSwitchType
/*52406*/       /*Scope*/ 96|128,1/*224*/, /*->52632*/
/*52408*/         OPC_RecordChild1, // #0 = $src
/*52409*/         OPC_SwitchType /*2 cases */, 78|128,1/*206*/, MVT::f32,// ->52619
/*52413*/           OPC_Scope, 67, /*->52482*/ // 3 children in Scope
/*52415*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*52417*/             OPC_EmitInteger, MVT::i32, 1, 
/*52420*/             OPC_EmitInteger, MVT::i32, 0, 
/*52423*/             OPC_EmitInteger, MVT::i32, 0, 
/*52426*/             OPC_EmitInteger, MVT::i32, 0, 
/*52429*/             OPC_EmitInteger, MVT::i32, 0, 
/*52432*/             OPC_EmitInteger, MVT::i32, 0, 
/*52435*/             OPC_EmitInteger, MVT::i32, 0, 
/*52438*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52450*/             OPC_EmitInteger, MVT::i32, 1, 
/*52453*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52456*/             OPC_EmitInteger, MVT::i32, 0, 
/*52459*/             OPC_EmitInteger, MVT::i32, 0, 
/*52462*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*52482*/           /*Scope*/ 67, /*->52550*/
/*52483*/             OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*52485*/             OPC_EmitInteger, MVT::i32, 1, 
/*52488*/             OPC_EmitInteger, MVT::i32, 0, 
/*52491*/             OPC_EmitInteger, MVT::i32, 0, 
/*52494*/             OPC_EmitInteger, MVT::i32, 0, 
/*52497*/             OPC_EmitInteger, MVT::i32, 0, 
/*52500*/             OPC_EmitInteger, MVT::i32, 0, 
/*52503*/             OPC_EmitInteger, MVT::i32, 0, 
/*52506*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52518*/             OPC_EmitInteger, MVT::i32, 1, 
/*52521*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52524*/             OPC_EmitInteger, MVT::i32, 0, 
/*52527*/             OPC_EmitInteger, MVT::i32, 0, 
/*52530*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*52550*/           /*Scope*/ 67, /*->52618*/
/*52551*/             OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*52553*/             OPC_EmitInteger, MVT::i32, 1, 
/*52556*/             OPC_EmitInteger, MVT::i32, 0, 
/*52559*/             OPC_EmitInteger, MVT::i32, 0, 
/*52562*/             OPC_EmitInteger, MVT::i32, 0, 
/*52565*/             OPC_EmitInteger, MVT::i32, 0, 
/*52568*/             OPC_EmitInteger, MVT::i32, 0, 
/*52571*/             OPC_EmitInteger, MVT::i32, 0, 
/*52574*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52586*/             OPC_EmitInteger, MVT::i32, 1, 
/*52589*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52592*/             OPC_EmitInteger, MVT::i32, 0, 
/*52595*/             OPC_EmitInteger, MVT::i32, 0, 
/*52598*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*52618*/           0, /*End of Scope*/
/*52619*/         /*SwitchType*/ 10, MVT::f64,// ->52631
/*52621*/           OPC_CheckPatternPredicate, 6, // (TM.Options.UnsafeFPMath)
/*52623*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, f64:f64:$src) - Complexity = 7
                    // Dst: (V_RCP_F64_e32:f64 ?:f64:$src)
/*52631*/         0, // EndSwitchType
/*52632*/       0, /*End of Scope*/
/*52633*/     /*Scope*/ 38|128,4/*550*/, /*->53185*/
/*52635*/       OPC_RecordChild0, // #0 = $src0
/*52636*/       OPC_RecordChild1, // #1 = $src1
/*52637*/       OPC_SwitchType /*2 cases */, 122|128,3/*506*/, MVT::f32,// ->53147
/*52641*/         OPC_Scope, 38|128,1/*166*/, /*->52810*/ // 3 children in Scope
/*52644*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*52646*/           OPC_EmitInteger, MVT::i32, 0, 
/*52649*/           OPC_EmitInteger, MVT::i32, 0, 
/*52652*/           OPC_EmitInteger, MVT::i32, 1, 
/*52655*/           OPC_EmitInteger, MVT::i32, 0, 
/*52658*/           OPC_EmitInteger, MVT::i32, 0, 
/*52661*/           OPC_EmitInteger, MVT::i32, 0, 
/*52664*/           OPC_EmitInteger, MVT::i32, 0, 
/*52667*/           OPC_EmitInteger, MVT::i32, 0, 
/*52670*/           OPC_EmitInteger, MVT::i32, 0, 
/*52673*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52685*/           OPC_EmitInteger, MVT::i32, 1, 
/*52688*/           OPC_EmitInteger, MVT::i32, 0, 
/*52691*/           OPC_EmitInteger, MVT::i32, 0, 
/*52694*/           OPC_EmitInteger, MVT::i32, 0, 
/*52697*/           OPC_EmitInteger, MVT::i32, 0, 
/*52700*/           OPC_EmitInteger, MVT::i32, 0, 
/*52703*/           OPC_EmitInteger, MVT::i32, 0, 
/*52706*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52718*/           OPC_EmitInteger, MVT::i32, 1, 
/*52721*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52724*/           OPC_EmitInteger, MVT::i32, 0, 
/*52727*/           OPC_EmitInteger, MVT::i32, 0, 
/*52730*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*52750*/           OPC_EmitInteger, MVT::i32, 0, 
/*52753*/           OPC_EmitInteger, MVT::i32, 0, 
/*52756*/           OPC_EmitInteger, MVT::i32, 0, 
/*52759*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52771*/           OPC_EmitInteger, MVT::i32, 1, 
/*52774*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52777*/           OPC_EmitInteger, MVT::i32, 0, 
/*52780*/           OPC_EmitInteger, MVT::i32, 0, 
/*52783*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*52810*/         /*Scope*/ 38|128,1/*166*/, /*->52978*/
/*52812*/           OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*52814*/           OPC_EmitInteger, MVT::i32, 0, 
/*52817*/           OPC_EmitInteger, MVT::i32, 0, 
/*52820*/           OPC_EmitInteger, MVT::i32, 1, 
/*52823*/           OPC_EmitInteger, MVT::i32, 0, 
/*52826*/           OPC_EmitInteger, MVT::i32, 0, 
/*52829*/           OPC_EmitInteger, MVT::i32, 0, 
/*52832*/           OPC_EmitInteger, MVT::i32, 0, 
/*52835*/           OPC_EmitInteger, MVT::i32, 0, 
/*52838*/           OPC_EmitInteger, MVT::i32, 0, 
/*52841*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52853*/           OPC_EmitInteger, MVT::i32, 1, 
/*52856*/           OPC_EmitInteger, MVT::i32, 0, 
/*52859*/           OPC_EmitInteger, MVT::i32, 0, 
/*52862*/           OPC_EmitInteger, MVT::i32, 0, 
/*52865*/           OPC_EmitInteger, MVT::i32, 0, 
/*52868*/           OPC_EmitInteger, MVT::i32, 0, 
/*52871*/           OPC_EmitInteger, MVT::i32, 0, 
/*52874*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52886*/           OPC_EmitInteger, MVT::i32, 1, 
/*52889*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52892*/           OPC_EmitInteger, MVT::i32, 0, 
/*52895*/           OPC_EmitInteger, MVT::i32, 0, 
/*52898*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*52918*/           OPC_EmitInteger, MVT::i32, 0, 
/*52921*/           OPC_EmitInteger, MVT::i32, 0, 
/*52924*/           OPC_EmitInteger, MVT::i32, 0, 
/*52927*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52939*/           OPC_EmitInteger, MVT::i32, 1, 
/*52942*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52945*/           OPC_EmitInteger, MVT::i32, 0, 
/*52948*/           OPC_EmitInteger, MVT::i32, 0, 
/*52951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*52978*/         /*Scope*/ 38|128,1/*166*/, /*->53146*/
/*52980*/           OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*52982*/           OPC_EmitInteger, MVT::i32, 0, 
/*52985*/           OPC_EmitInteger, MVT::i32, 0, 
/*52988*/           OPC_EmitInteger, MVT::i32, 1, 
/*52991*/           OPC_EmitInteger, MVT::i32, 0, 
/*52994*/           OPC_EmitInteger, MVT::i32, 0, 
/*52997*/           OPC_EmitInteger, MVT::i32, 0, 
/*53000*/           OPC_EmitInteger, MVT::i32, 0, 
/*53003*/           OPC_EmitInteger, MVT::i32, 0, 
/*53006*/           OPC_EmitInteger, MVT::i32, 0, 
/*53009*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53021*/           OPC_EmitInteger, MVT::i32, 1, 
/*53024*/           OPC_EmitInteger, MVT::i32, 0, 
/*53027*/           OPC_EmitInteger, MVT::i32, 0, 
/*53030*/           OPC_EmitInteger, MVT::i32, 0, 
/*53033*/           OPC_EmitInteger, MVT::i32, 0, 
/*53036*/           OPC_EmitInteger, MVT::i32, 0, 
/*53039*/           OPC_EmitInteger, MVT::i32, 0, 
/*53042*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53054*/           OPC_EmitInteger, MVT::i32, 1, 
/*53057*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53060*/           OPC_EmitInteger, MVT::i32, 0, 
/*53063*/           OPC_EmitInteger, MVT::i32, 0, 
/*53066*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*53086*/           OPC_EmitInteger, MVT::i32, 0, 
/*53089*/           OPC_EmitInteger, MVT::i32, 0, 
/*53092*/           OPC_EmitInteger, MVT::i32, 0, 
/*53095*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53107*/           OPC_EmitInteger, MVT::i32, 1, 
/*53110*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53113*/           OPC_EmitInteger, MVT::i32, 0, 
/*53116*/           OPC_EmitInteger, MVT::i32, 0, 
/*53119*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*53146*/         0, /*End of Scope*/
/*53147*/       /*SwitchType*/ 35, MVT::f64,// ->53184
/*53149*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53151*/         OPC_EmitInteger, MVT::i32, 0, 
/*53154*/         OPC_EmitInteger, MVT::i32, 0, 
/*53157*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #4
/*53165*/         OPC_EmitInteger, MVT::i1, 0, 
/*53168*/         OPC_EmitInteger, MVT::i32, 0, 
/*53171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 0, 3, 4, 5, 6, 
                  // Src: (fdiv:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_MUL_F64:f64 0:i32, ?:f64:$src0, 0:i32, (V_RCP_F64_e32:i64 ?:f64:$src1), 0:i1, 0:i32)
/*53184*/       0, // EndSwitchType
/*53185*/     0, /*End of Scope*/
/*53186*/   /*SwitchOpcode*/ 86, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->53275
/*53189*/     OPC_RecordMemRef,
/*53190*/     OPC_RecordChild0, // #0 = $sbase
/*53191*/     OPC_RecordChild1, // #1 = $offset
/*53192*/     OPC_Scope, 48, /*->53242*/ // 2 children in Scope
/*53194*/       OPC_MoveChild, 1,
/*53196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53199*/       OPC_Scope, 17, /*->53218*/ // 2 children in Scope
/*53201*/         OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*53203*/         OPC_MoveParent,
/*53204*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53206*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*53209*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*53218*/       /*Scope*/ 22, /*->53241*/
/*53219*/         OPC_MoveParent,
/*53220*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53222*/         OPC_EmitConvertToTarget, 1,
/*53224*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*53232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*53241*/       0, /*End of Scope*/
/*53242*/     /*Scope*/ 31, /*->53274*/
/*53243*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53245*/       OPC_EmitInteger, MVT::i32, 0, 
/*53248*/       OPC_EmitInteger, MVT::i16, 0, 
/*53251*/       OPC_EmitInteger, MVT::i1, 0, 
/*53254*/       OPC_EmitInteger, MVT::i1, 0, 
/*53257*/       OPC_EmitInteger, MVT::i1, 0, 
/*53260*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:v4i32:$sbase, ?:i32:$voff, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*53274*/     0, /*End of Scope*/
/*53275*/   /*SwitchOpcode*/ 2|128,6/*770*/, TARGET_VAL(ISD::FADD),// ->54049
/*53279*/     OPC_Scope, 85|128,1/*213*/, /*->53495*/ // 4 children in Scope
/*53282*/       OPC_MoveChild, 0,
/*53284*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53287*/       OPC_RecordChild0, // #0 = $src0
/*53288*/       OPC_RecordChild1, // #1 = $src1
/*53289*/       OPC_MoveParent,
/*53290*/       OPC_RecordChild1, // #2 = $src2
/*53291*/       OPC_CheckType, MVT::f32,
/*53293*/       OPC_Scope, 99, /*->53394*/ // 2 children in Scope
/*53295*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*53297*/         OPC_EmitInteger, MVT::i32, 0, 
/*53300*/         OPC_EmitInteger, MVT::i32, 0, 
/*53303*/         OPC_EmitInteger, MVT::i32, 0, 
/*53306*/         OPC_EmitInteger, MVT::i32, 0, 
/*53309*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53321*/         OPC_EmitInteger, MVT::i32, 0, 
/*53324*/         OPC_EmitInteger, MVT::i32, 0, 
/*53327*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53339*/         OPC_EmitInteger, MVT::i32, 0, 
/*53342*/         OPC_EmitInteger, MVT::i32, 0, 
/*53345*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53357*/         OPC_EmitInteger, MVT::i32, 1, 
/*53360*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53363*/         OPC_EmitInteger, MVT::i32, 0, 
/*53366*/         OPC_EmitInteger, MVT::i32, 0, 
/*53369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53394*/       /*Scope*/ 99, /*->53494*/
/*53395*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53397*/         OPC_EmitInteger, MVT::i32, 0, 
/*53400*/         OPC_EmitInteger, MVT::i32, 0, 
/*53403*/         OPC_EmitInteger, MVT::i32, 0, 
/*53406*/         OPC_EmitInteger, MVT::i32, 0, 
/*53409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53421*/         OPC_EmitInteger, MVT::i32, 0, 
/*53424*/         OPC_EmitInteger, MVT::i32, 0, 
/*53427*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53439*/         OPC_EmitInteger, MVT::i32, 0, 
/*53442*/         OPC_EmitInteger, MVT::i32, 0, 
/*53445*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53457*/         OPC_EmitInteger, MVT::i32, 1, 
/*53460*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53463*/         OPC_EmitInteger, MVT::i32, 0, 
/*53466*/         OPC_EmitInteger, MVT::i32, 0, 
/*53469*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53494*/       0, /*End of Scope*/
/*53495*/     /*Scope*/ 66|128,2/*322*/, /*->53819*/
/*53497*/       OPC_RecordChild0, // #0 = $src2
/*53498*/       OPC_Scope, 84|128,1/*212*/, /*->53713*/ // 2 children in Scope
/*53501*/         OPC_MoveChild, 1,
/*53503*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53506*/         OPC_RecordChild0, // #1 = $src0
/*53507*/         OPC_RecordChild1, // #2 = $src1
/*53508*/         OPC_MoveParent,
/*53509*/         OPC_CheckType, MVT::f32,
/*53511*/         OPC_Scope, 99, /*->53612*/ // 2 children in Scope
/*53513*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*53515*/           OPC_EmitInteger, MVT::i32, 0, 
/*53518*/           OPC_EmitInteger, MVT::i32, 0, 
/*53521*/           OPC_EmitInteger, MVT::i32, 0, 
/*53524*/           OPC_EmitInteger, MVT::i32, 0, 
/*53527*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53539*/           OPC_EmitInteger, MVT::i32, 0, 
/*53542*/           OPC_EmitInteger, MVT::i32, 0, 
/*53545*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53557*/           OPC_EmitInteger, MVT::i32, 0, 
/*53560*/           OPC_EmitInteger, MVT::i32, 0, 
/*53563*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53575*/           OPC_EmitInteger, MVT::i32, 1, 
/*53578*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53581*/           OPC_EmitInteger, MVT::i32, 0, 
/*53584*/           OPC_EmitInteger, MVT::i32, 0, 
/*53587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53612*/         /*Scope*/ 99, /*->53712*/
/*53613*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53615*/           OPC_EmitInteger, MVT::i32, 0, 
/*53618*/           OPC_EmitInteger, MVT::i32, 0, 
/*53621*/           OPC_EmitInteger, MVT::i32, 0, 
/*53624*/           OPC_EmitInteger, MVT::i32, 0, 
/*53627*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53639*/           OPC_EmitInteger, MVT::i32, 0, 
/*53642*/           OPC_EmitInteger, MVT::i32, 0, 
/*53645*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53657*/           OPC_EmitInteger, MVT::i32, 0, 
/*53660*/           OPC_EmitInteger, MVT::i32, 0, 
/*53663*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53675*/           OPC_EmitInteger, MVT::i32, 1, 
/*53678*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53681*/           OPC_EmitInteger, MVT::i32, 0, 
/*53684*/           OPC_EmitInteger, MVT::i32, 0, 
/*53687*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53712*/         0, /*End of Scope*/
/*53713*/       /*Scope*/ 104, /*->53818*/
/*53714*/         OPC_RecordChild1, // #1 = $src1
/*53715*/         OPC_CheckType, MVT::f32,
/*53717*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53719*/         OPC_EmitInteger, MVT::i32, 0, 
/*53722*/         OPC_EmitInteger, MVT::i32, 0, 
/*53725*/         OPC_EmitInteger, MVT::i32, 1, 
/*53728*/         OPC_EmitInteger, MVT::i32, 0, 
/*53731*/         OPC_EmitInteger, MVT::i32, 0, 
/*53734*/         OPC_EmitInteger, MVT::i32, 0, 
/*53737*/         OPC_EmitInteger, MVT::i32, 0, 
/*53740*/         OPC_EmitInteger, MVT::i32, 0, 
/*53743*/         OPC_EmitInteger, MVT::i32, 0, 
/*53746*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53758*/         OPC_EmitInteger, MVT::i32, 0, 
/*53761*/         OPC_EmitInteger, MVT::i32, 0, 
/*53764*/         OPC_EmitInteger, MVT::i32, 0, 
/*53767*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53779*/         OPC_EmitInteger, MVT::i32, 1, 
/*53782*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53785*/         OPC_EmitInteger, MVT::i32, 0, 
/*53788*/         OPC_EmitInteger, MVT::i32, 0, 
/*53791*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53818*/       0, /*End of Scope*/
/*53819*/     /*Scope*/ 65, /*->53885*/
/*53820*/       OPC_MoveChild, 0,
/*53822*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53825*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53826*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53827*/       OPC_MoveParent,
/*53828*/       OPC_RecordChild1, // #2 = $VOP3Mods:src2:src2_modifiers
/*53829*/       OPC_CheckType, MVT::f32,
/*53831*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53833*/       OPC_Scope, 24, /*->53859*/ // 2 children in Scope
/*53835*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*53838*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*53841*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53859*/       /*Scope*/ 24, /*->53884*/
/*53860*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*53863*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*53866*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 10, 9, 7, 8, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53884*/       0, /*End of Scope*/
/*53885*/     /*Scope*/ 33|128,1/*161*/, /*->54048*/
/*53887*/       OPC_RecordChild0, // #0 = $VOP3Mods:src2:src2_modifiers
/*53888*/       OPC_Scope, 61, /*->53951*/ // 2 children in Scope
/*53890*/         OPC_MoveChild, 1,
/*53892*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53895*/         OPC_RecordChild0, // #1 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53896*/         OPC_RecordChild1, // #2 = $VOP3Mods:src1:src1_modifiers
/*53897*/         OPC_MoveParent,
/*53898*/         OPC_CheckType, MVT::f32,
/*53900*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53902*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*53905*/         OPC_Scope, 21, /*->53928*/ // 2 children in Scope
/*53907*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*53910*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53913*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 10, 9, 4, 3, 7, 8, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53928*/         /*Scope*/ 21, /*->53950*/
/*53929*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*53932*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectVOP3Mods0:$ #7 #8 #9 #10
/*53935*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53950*/         0, /*End of Scope*/
/*53951*/       /*Scope*/ 95, /*->54047*/
/*53952*/         OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53953*/         OPC_SwitchType /*2 cases */, 44, MVT::f32,// ->54000
/*53956*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53958*/           OPC_Scope, 19, /*->53979*/ // 2 children in Scope
/*53960*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53963*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53966*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53979*/           /*Scope*/ 19, /*->53999*/
/*53980*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53983*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53986*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53999*/           0, /*End of Scope*/
/*54000*/         /*SwitchType*/ 44, MVT::f64,// ->54046
/*54002*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54004*/           OPC_Scope, 19, /*->54025*/ // 2 children in Scope
/*54006*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*54009*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*54012*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54025*/           /*Scope*/ 19, /*->54045*/
/*54026*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*54029*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*54032*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54045*/           0, /*End of Scope*/
/*54046*/         0, // EndSwitchType
/*54047*/       0, /*End of Scope*/
/*54048*/     0, /*End of Scope*/
/*54049*/   /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->54547
/*54053*/     OPC_Scope, 113|128,1/*241*/, /*->54297*/ // 2 children in Scope
/*54056*/       OPC_MoveChild, 0,
/*54058*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*54061*/       OPC_RecordChild0, // #0 = $src
/*54062*/       OPC_MoveParent,
/*54063*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->54284
/*54067*/         OPC_Scope, 67, /*->54136*/ // 4 children in Scope
/*54069*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54071*/           OPC_EmitInteger, MVT::i32, 1, 
/*54074*/           OPC_EmitInteger, MVT::i32, 0, 
/*54077*/           OPC_EmitInteger, MVT::i32, 0, 
/*54080*/           OPC_EmitInteger, MVT::i32, 0, 
/*54083*/           OPC_EmitInteger, MVT::i32, 0, 
/*54086*/           OPC_EmitInteger, MVT::i32, 0, 
/*54089*/           OPC_EmitInteger, MVT::i32, 0, 
/*54092*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54104*/           OPC_EmitInteger, MVT::i32, 1, 
/*54107*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54110*/           OPC_EmitInteger, MVT::i32, 0, 
/*54113*/           OPC_EmitInteger, MVT::i32, 0, 
/*54116*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*54136*/         /*Scope*/ 67, /*->54204*/
/*54137*/           OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*54139*/           OPC_EmitInteger, MVT::i32, 1, 
/*54142*/           OPC_EmitInteger, MVT::i32, 0, 
/*54145*/           OPC_EmitInteger, MVT::i32, 0, 
/*54148*/           OPC_EmitInteger, MVT::i32, 0, 
/*54151*/           OPC_EmitInteger, MVT::i32, 0, 
/*54154*/           OPC_EmitInteger, MVT::i32, 0, 
/*54157*/           OPC_EmitInteger, MVT::i32, 0, 
/*54160*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54172*/           OPC_EmitInteger, MVT::i32, 1, 
/*54175*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54178*/           OPC_EmitInteger, MVT::i32, 0, 
/*54181*/           OPC_EmitInteger, MVT::i32, 0, 
/*54184*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*54204*/         /*Scope*/ 67, /*->54272*/
/*54205*/           OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*54207*/           OPC_EmitInteger, MVT::i32, 1, 
/*54210*/           OPC_EmitInteger, MVT::i32, 0, 
/*54213*/           OPC_EmitInteger, MVT::i32, 0, 
/*54216*/           OPC_EmitInteger, MVT::i32, 0, 
/*54219*/           OPC_EmitInteger, MVT::i32, 0, 
/*54222*/           OPC_EmitInteger, MVT::i32, 0, 
/*54225*/           OPC_EmitInteger, MVT::i32, 0, 
/*54228*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54240*/           OPC_EmitInteger, MVT::i32, 1, 
/*54243*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54246*/           OPC_EmitInteger, MVT::i32, 0, 
/*54249*/           OPC_EmitInteger, MVT::i32, 0, 
/*54252*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*54272*/         /*Scope*/ 10, /*->54283*/
/*54273*/           OPC_CheckPatternPredicate, 6, // (TM.Options.UnsafeFPMath)
/*54275*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*54283*/         0, /*End of Scope*/
/*54284*/       /*SwitchType*/ 10, MVT::f64,// ->54296
/*54286*/         OPC_CheckPatternPredicate, 6, // (TM.Options.UnsafeFPMath)
/*54288*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*54296*/       0, // EndSwitchType
/*54297*/     /*Scope*/ 119|128,1/*247*/, /*->54546*/
/*54299*/       OPC_RecordChild0, // #0 = $src0
/*54300*/       OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->54527
/*54304*/         OPC_Scope, 67, /*->54373*/ // 4 children in Scope
/*54306*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54308*/           OPC_EmitInteger, MVT::i32, 1, 
/*54311*/           OPC_EmitInteger, MVT::i32, 0, 
/*54314*/           OPC_EmitInteger, MVT::i32, 0, 
/*54317*/           OPC_EmitInteger, MVT::i32, 0, 
/*54320*/           OPC_EmitInteger, MVT::i32, 0, 
/*54323*/           OPC_EmitInteger, MVT::i32, 0, 
/*54326*/           OPC_EmitInteger, MVT::i32, 0, 
/*54329*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54341*/           OPC_EmitInteger, MVT::i32, 1, 
/*54344*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54347*/           OPC_EmitInteger, MVT::i32, 0, 
/*54350*/           OPC_EmitInteger, MVT::i32, 0, 
/*54353*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*54373*/         /*Scope*/ 67, /*->54441*/
/*54374*/           OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*54376*/           OPC_EmitInteger, MVT::i32, 1, 
/*54379*/           OPC_EmitInteger, MVT::i32, 0, 
/*54382*/           OPC_EmitInteger, MVT::i32, 0, 
/*54385*/           OPC_EmitInteger, MVT::i32, 0, 
/*54388*/           OPC_EmitInteger, MVT::i32, 0, 
/*54391*/           OPC_EmitInteger, MVT::i32, 0, 
/*54394*/           OPC_EmitInteger, MVT::i32, 0, 
/*54397*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54409*/           OPC_EmitInteger, MVT::i32, 1, 
/*54412*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54415*/           OPC_EmitInteger, MVT::i32, 0, 
/*54418*/           OPC_EmitInteger, MVT::i32, 0, 
/*54421*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*54441*/         /*Scope*/ 67, /*->54509*/
/*54442*/           OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*54444*/           OPC_EmitInteger, MVT::i32, 1, 
/*54447*/           OPC_EmitInteger, MVT::i32, 0, 
/*54450*/           OPC_EmitInteger, MVT::i32, 0, 
/*54453*/           OPC_EmitInteger, MVT::i32, 0, 
/*54456*/           OPC_EmitInteger, MVT::i32, 0, 
/*54459*/           OPC_EmitInteger, MVT::i32, 0, 
/*54462*/           OPC_EmitInteger, MVT::i32, 0, 
/*54465*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54477*/           OPC_EmitInteger, MVT::i32, 1, 
/*54480*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54483*/           OPC_EmitInteger, MVT::i32, 0, 
/*54486*/           OPC_EmitInteger, MVT::i32, 0, 
/*54489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*54509*/         /*Scope*/ 16, /*->54526*/
/*54510*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54512*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54515*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54526*/         0, /*End of Scope*/
/*54527*/       /*SwitchType*/ 16, MVT::f64,// ->54545
/*54529*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54531*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54534*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54545*/       0, // EndSwitchType
/*54546*/     0, /*End of Scope*/
/*54547*/   /*SwitchOpcode*/ 1|128,2/*257*/, TARGET_VAL(ISD::FNEG),// ->54808
/*54551*/     OPC_Scope, 122, /*->54675*/ // 2 children in Scope
/*54553*/       OPC_MoveChild, 0,
/*54555*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*54558*/       OPC_RecordChild0, // #0 = $src
/*54559*/       OPC_MoveParent,
/*54560*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->54589
/*54563*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54565*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*54572*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*54580*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*54589*/       /*SwitchType*/ 83, MVT::f64,// ->54674
/*54591*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54593*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #1
/*54600*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*54603*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*54612*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*54615*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*54625*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*54628*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*54637*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*54644*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*54652*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*54661*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*54664*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 10, 11, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32), (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*54674*/       0, // EndSwitchType
/*54675*/     /*Scope*/ 2|128,1/*130*/, /*->54807*/
/*54677*/       OPC_RecordChild0, // #0 = $src
/*54678*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->54721
/*54681*/         OPC_Scope, 26, /*->54709*/ // 2 children in Scope
/*54683*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54685*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*54692*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*54700*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*54709*/         /*Scope*/ 10, /*->54720*/
/*54710*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54712*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*54720*/         0, /*End of Scope*/
/*54721*/       /*SwitchType*/ 83, MVT::f64,// ->54806
/*54723*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54725*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #1
/*54732*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*54735*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*54744*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*54747*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*54757*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*54760*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*54769*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*54776*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*54784*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*54793*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*54796*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 10, 11, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32), (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*54806*/       0, // EndSwitchType
/*54807*/     0, /*End of Scope*/
/*54808*/   /*SwitchOpcode*/ 49, TARGET_VAL(ISD::ConstantFP),// ->54860
/*54811*/     OPC_RecordNode, // #0 = $imm
/*54812*/     OPC_CheckType, MVT::f32,
/*54814*/     OPC_Scope, 14, /*->54830*/ // 2 children in Scope
/*54816*/       OPC_CheckPredicate, 112, // Predicate_anonymous_1199
/*54818*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54820*/       OPC_EmitConvertToTarget, 0,
/*54822*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                // Src: (fpimm:f32)<<P:Predicate_anonymous_1199>>:$imm - Complexity = 4
                // Dst: (S_MOV_B32:f32 (fpimm:f32):$imm)
/*54830*/     /*Scope*/ 28, /*->54859*/
/*54831*/       OPC_Scope, 12, /*->54845*/ // 2 children in Scope
/*54833*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54835*/         OPC_EmitConvertToTarget, 0,
/*54837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (V_MOV_B32_e32:f32 (fpimm:f32):$imm)
/*54845*/       /*Scope*/ 12, /*->54858*/
/*54846*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54848*/         OPC_EmitConvertToTarget, 0,
/*54850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*54858*/       0, /*End of Scope*/
/*54859*/     0, /*End of Scope*/
/*54860*/   /*SwitchOpcode*/ 74|128,1/*202*/, TARGET_VAL(ISD::FMUL),// ->55066
/*54864*/     OPC_RecordChild0, // #0 = $src0
/*54865*/     OPC_RecordChild1, // #1 = $src1
/*54866*/     OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->55019
/*54870*/       OPC_Scope, 101, /*->54973*/ // 2 children in Scope
/*54872*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54874*/         OPC_EmitInteger, MVT::i32, 0, 
/*54877*/         OPC_EmitInteger, MVT::i32, 0, 
/*54880*/         OPC_EmitInteger, MVT::i32, 1, 
/*54883*/         OPC_EmitInteger, MVT::i32, 0, 
/*54886*/         OPC_EmitInteger, MVT::i32, 0, 
/*54889*/         OPC_EmitInteger, MVT::i32, 0, 
/*54892*/         OPC_EmitInteger, MVT::i32, 0, 
/*54895*/         OPC_EmitInteger, MVT::i32, 0, 
/*54898*/         OPC_EmitInteger, MVT::i32, 0, 
/*54901*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54913*/         OPC_EmitInteger, MVT::i32, 0, 
/*54916*/         OPC_EmitInteger, MVT::i32, 0, 
/*54919*/         OPC_EmitInteger, MVT::i32, 0, 
/*54922*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54934*/         OPC_EmitInteger, MVT::i32, 1, 
/*54937*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54940*/         OPC_EmitInteger, MVT::i32, 0, 
/*54943*/         OPC_EmitInteger, MVT::i32, 0, 
/*54946*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*54973*/       /*Scope*/ 44, /*->55018*/
/*54974*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54976*/         OPC_Scope, 19, /*->54997*/ // 2 children in Scope
/*54978*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*54981*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*54984*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54997*/         /*Scope*/ 19, /*->55017*/
/*54998*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55001*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55004*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55017*/         0, /*End of Scope*/
/*55018*/       0, /*End of Scope*/
/*55019*/     /*SwitchType*/ 44, MVT::f64,// ->55065
/*55021*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55023*/       OPC_Scope, 19, /*->55044*/ // 2 children in Scope
/*55025*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55028*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55044*/       /*Scope*/ 19, /*->55064*/
/*55045*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55048*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55051*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55064*/       0, /*End of Scope*/
/*55065*/     0, // EndSwitchType
/*55066*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::FMAX),// ->55223
/*55070*/     OPC_RecordChild0, // #0 = $src0
/*55071*/     OPC_RecordChild1, // #1 = $src1
/*55072*/     OPC_CheckType, MVT::f32,
/*55074*/     OPC_Scope, 101, /*->55177*/ // 2 children in Scope
/*55076*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55078*/       OPC_EmitInteger, MVT::i32, 0, 
/*55081*/       OPC_EmitInteger, MVT::i32, 0, 
/*55084*/       OPC_EmitInteger, MVT::i32, 1, 
/*55087*/       OPC_EmitInteger, MVT::i32, 0, 
/*55090*/       OPC_EmitInteger, MVT::i32, 0, 
/*55093*/       OPC_EmitInteger, MVT::i32, 0, 
/*55096*/       OPC_EmitInteger, MVT::i32, 0, 
/*55099*/       OPC_EmitInteger, MVT::i32, 0, 
/*55102*/       OPC_EmitInteger, MVT::i32, 0, 
/*55105*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55117*/       OPC_EmitInteger, MVT::i32, 0, 
/*55120*/       OPC_EmitInteger, MVT::i32, 0, 
/*55123*/       OPC_EmitInteger, MVT::i32, 0, 
/*55126*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55138*/       OPC_EmitInteger, MVT::i32, 1, 
/*55141*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55144*/       OPC_EmitInteger, MVT::i32, 0, 
/*55147*/       OPC_EmitInteger, MVT::i32, 0, 
/*55150*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55177*/     /*Scope*/ 44, /*->55222*/
/*55178*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55180*/       OPC_Scope, 19, /*->55201*/ // 2 children in Scope
/*55182*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55185*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55188*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (AMDGPUfmax:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55201*/       /*Scope*/ 19, /*->55221*/
/*55202*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55205*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (AMDGPUfmax:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55221*/       0, /*End of Scope*/
/*55222*/     0, /*End of Scope*/
/*55223*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(AMDGPUISD::FMIN),// ->55380
/*55227*/     OPC_RecordChild0, // #0 = $src0
/*55228*/     OPC_RecordChild1, // #1 = $src1
/*55229*/     OPC_CheckType, MVT::f32,
/*55231*/     OPC_Scope, 101, /*->55334*/ // 2 children in Scope
/*55233*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55235*/       OPC_EmitInteger, MVT::i32, 0, 
/*55238*/       OPC_EmitInteger, MVT::i32, 0, 
/*55241*/       OPC_EmitInteger, MVT::i32, 1, 
/*55244*/       OPC_EmitInteger, MVT::i32, 0, 
/*55247*/       OPC_EmitInteger, MVT::i32, 0, 
/*55250*/       OPC_EmitInteger, MVT::i32, 0, 
/*55253*/       OPC_EmitInteger, MVT::i32, 0, 
/*55256*/       OPC_EmitInteger, MVT::i32, 0, 
/*55259*/       OPC_EmitInteger, MVT::i32, 0, 
/*55262*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55274*/       OPC_EmitInteger, MVT::i32, 0, 
/*55277*/       OPC_EmitInteger, MVT::i32, 0, 
/*55280*/       OPC_EmitInteger, MVT::i32, 0, 
/*55283*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55295*/       OPC_EmitInteger, MVT::i32, 1, 
/*55298*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55301*/       OPC_EmitInteger, MVT::i32, 0, 
/*55304*/       OPC_EmitInteger, MVT::i32, 0, 
/*55307*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55334*/     /*Scope*/ 44, /*->55379*/
/*55335*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55337*/       OPC_Scope, 19, /*->55358*/ // 2 children in Scope
/*55339*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55342*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55345*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (AMDGPUfmin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55358*/       /*Scope*/ 19, /*->55378*/
/*55359*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55362*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55365*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (AMDGPUfmin:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55378*/       0, /*End of Scope*/
/*55379*/     0, /*End of Scope*/
/*55380*/   /*SwitchOpcode*/ 90, TARGET_VAL(AMDGPUISD::FRACT),// ->55473
/*55383*/     OPC_RecordChild0, // #0 = $src0
/*55384*/     OPC_CheckType, MVT::f32,
/*55386*/     OPC_Scope, 67, /*->55455*/ // 2 children in Scope
/*55388*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55390*/       OPC_EmitInteger, MVT::i32, 1, 
/*55393*/       OPC_EmitInteger, MVT::i32, 0, 
/*55396*/       OPC_EmitInteger, MVT::i32, 0, 
/*55399*/       OPC_EmitInteger, MVT::i32, 0, 
/*55402*/       OPC_EmitInteger, MVT::i32, 0, 
/*55405*/       OPC_EmitInteger, MVT::i32, 0, 
/*55408*/       OPC_EmitInteger, MVT::i32, 0, 
/*55411*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55423*/       OPC_EmitInteger, MVT::i32, 1, 
/*55426*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55429*/       OPC_EmitInteger, MVT::i32, 0, 
/*55432*/       OPC_EmitInteger, MVT::i32, 0, 
/*55435*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*55455*/     /*Scope*/ 16, /*->55472*/
/*55456*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55458*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55461*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55472*/     0, /*End of Scope*/
/*55473*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FTRUNC),// ->55586
/*55476*/     OPC_RecordChild0, // #0 = $src0
/*55477*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->55567
/*55480*/       OPC_Scope, 67, /*->55549*/ // 2 children in Scope
/*55482*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55484*/         OPC_EmitInteger, MVT::i32, 1, 
/*55487*/         OPC_EmitInteger, MVT::i32, 0, 
/*55490*/         OPC_EmitInteger, MVT::i32, 0, 
/*55493*/         OPC_EmitInteger, MVT::i32, 0, 
/*55496*/         OPC_EmitInteger, MVT::i32, 0, 
/*55499*/         OPC_EmitInteger, MVT::i32, 0, 
/*55502*/         OPC_EmitInteger, MVT::i32, 0, 
/*55505*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55517*/         OPC_EmitInteger, MVT::i32, 1, 
/*55520*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55523*/         OPC_EmitInteger, MVT::i32, 0, 
/*55526*/         OPC_EmitInteger, MVT::i32, 0, 
/*55529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*55549*/       /*Scope*/ 16, /*->55566*/
/*55550*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55552*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55566*/       0, /*End of Scope*/
/*55567*/     /*SwitchType*/ 16, MVT::f64,// ->55585
/*55569*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55571*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55574*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55585*/     0, // EndSwitchType
/*55586*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FCEIL),// ->55699
/*55589*/     OPC_RecordChild0, // #0 = $src0
/*55590*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->55680
/*55593*/       OPC_Scope, 67, /*->55662*/ // 2 children in Scope
/*55595*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55597*/         OPC_EmitInteger, MVT::i32, 1, 
/*55600*/         OPC_EmitInteger, MVT::i32, 0, 
/*55603*/         OPC_EmitInteger, MVT::i32, 0, 
/*55606*/         OPC_EmitInteger, MVT::i32, 0, 
/*55609*/         OPC_EmitInteger, MVT::i32, 0, 
/*55612*/         OPC_EmitInteger, MVT::i32, 0, 
/*55615*/         OPC_EmitInteger, MVT::i32, 0, 
/*55618*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55630*/         OPC_EmitInteger, MVT::i32, 1, 
/*55633*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55636*/         OPC_EmitInteger, MVT::i32, 0, 
/*55639*/         OPC_EmitInteger, MVT::i32, 0, 
/*55642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*55662*/       /*Scope*/ 16, /*->55679*/
/*55663*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55665*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55668*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55679*/       0, /*End of Scope*/
/*55680*/     /*SwitchType*/ 16, MVT::f64,// ->55698
/*55682*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55684*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55687*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55698*/     0, // EndSwitchType
/*55699*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FRINT),// ->55812
/*55702*/     OPC_RecordChild0, // #0 = $src0
/*55703*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->55793
/*55706*/       OPC_Scope, 67, /*->55775*/ // 2 children in Scope
/*55708*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55710*/         OPC_EmitInteger, MVT::i32, 1, 
/*55713*/         OPC_EmitInteger, MVT::i32, 0, 
/*55716*/         OPC_EmitInteger, MVT::i32, 0, 
/*55719*/         OPC_EmitInteger, MVT::i32, 0, 
/*55722*/         OPC_EmitInteger, MVT::i32, 0, 
/*55725*/         OPC_EmitInteger, MVT::i32, 0, 
/*55728*/         OPC_EmitInteger, MVT::i32, 0, 
/*55731*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55743*/         OPC_EmitInteger, MVT::i32, 1, 
/*55746*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55749*/         OPC_EmitInteger, MVT::i32, 0, 
/*55752*/         OPC_EmitInteger, MVT::i32, 0, 
/*55755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*55775*/       /*Scope*/ 16, /*->55792*/
/*55776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55778*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55792*/       0, /*End of Scope*/
/*55793*/     /*SwitchType*/ 16, MVT::f64,// ->55811
/*55795*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55797*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55800*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55811*/     0, // EndSwitchType
/*55812*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FFLOOR),// ->55925
/*55815*/     OPC_RecordChild0, // #0 = $src0
/*55816*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->55906
/*55819*/       OPC_Scope, 67, /*->55888*/ // 2 children in Scope
/*55821*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55823*/         OPC_EmitInteger, MVT::i32, 1, 
/*55826*/         OPC_EmitInteger, MVT::i32, 0, 
/*55829*/         OPC_EmitInteger, MVT::i32, 0, 
/*55832*/         OPC_EmitInteger, MVT::i32, 0, 
/*55835*/         OPC_EmitInteger, MVT::i32, 0, 
/*55838*/         OPC_EmitInteger, MVT::i32, 0, 
/*55841*/         OPC_EmitInteger, MVT::i32, 0, 
/*55844*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55856*/         OPC_EmitInteger, MVT::i32, 1, 
/*55859*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55862*/         OPC_EmitInteger, MVT::i32, 0, 
/*55865*/         OPC_EmitInteger, MVT::i32, 0, 
/*55868*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*55888*/       /*Scope*/ 16, /*->55905*/
/*55889*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55891*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55905*/       0, /*End of Scope*/
/*55906*/     /*SwitchType*/ 16, MVT::f64,// ->55924
/*55908*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55910*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55913*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55924*/     0, // EndSwitchType
/*55925*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->56276
/*55929*/     OPC_RecordChild0, // #0 = $src0_X
/*55930*/     OPC_RecordChild1, // #1 = $src1_X
/*55931*/     OPC_RecordChild2, // #2 = $src0_Y
/*55932*/     OPC_RecordChild3, // #3 = $src1_Y
/*55933*/     OPC_RecordChild4, // #4 = $src0_Z
/*55934*/     OPC_RecordChild5, // #5 = $src1_Z
/*55935*/     OPC_RecordChild6, // #6 = $src0_W
/*55936*/     OPC_RecordChild7, // #7 = $src1_W
/*55937*/     OPC_CheckType, MVT::f32,
/*55939*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55941*/     OPC_EmitInteger, MVT::i32, 0, 
/*55944*/     OPC_EmitInteger, MVT::i32, 0, 
/*55947*/     OPC_EmitInteger, MVT::i32, 1, 
/*55950*/     OPC_EmitInteger, MVT::i32, 0, 
/*55953*/     OPC_EmitInteger, MVT::i32, 0, 
/*55956*/     OPC_EmitInteger, MVT::i32, 0, 
/*55959*/     OPC_EmitInteger, MVT::i32, 0, 
/*55962*/     OPC_EmitInteger, MVT::i32, 0, 
/*55965*/     OPC_EmitInteger, MVT::i32, 0, 
/*55968*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55980*/     OPC_EmitInteger, MVT::i32, 0, 
/*55983*/     OPC_EmitInteger, MVT::i32, 0, 
/*55986*/     OPC_EmitInteger, MVT::i32, 0, 
/*55989*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56001*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56004*/     OPC_EmitInteger, MVT::i32, 0, 
/*56007*/     OPC_EmitInteger, MVT::i32, 0, 
/*56010*/     OPC_EmitInteger, MVT::i32, 1, 
/*56013*/     OPC_EmitInteger, MVT::i32, 0, 
/*56016*/     OPC_EmitInteger, MVT::i32, 0, 
/*56019*/     OPC_EmitInteger, MVT::i32, 0, 
/*56022*/     OPC_EmitInteger, MVT::i32, 0, 
/*56025*/     OPC_EmitInteger, MVT::i32, 0, 
/*56028*/     OPC_EmitInteger, MVT::i32, 0, 
/*56031*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56043*/     OPC_EmitInteger, MVT::i32, 0, 
/*56046*/     OPC_EmitInteger, MVT::i32, 0, 
/*56049*/     OPC_EmitInteger, MVT::i32, 0, 
/*56052*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56064*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56067*/     OPC_EmitInteger, MVT::i32, 0, 
/*56070*/     OPC_EmitInteger, MVT::i32, 0, 
/*56073*/     OPC_EmitInteger, MVT::i32, 1, 
/*56076*/     OPC_EmitInteger, MVT::i32, 0, 
/*56079*/     OPC_EmitInteger, MVT::i32, 0, 
/*56082*/     OPC_EmitInteger, MVT::i32, 0, 
/*56085*/     OPC_EmitInteger, MVT::i32, 0, 
/*56088*/     OPC_EmitInteger, MVT::i32, 0, 
/*56091*/     OPC_EmitInteger, MVT::i32, 0, 
/*56094*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56106*/     OPC_EmitInteger, MVT::i32, 0, 
/*56109*/     OPC_EmitInteger, MVT::i32, 0, 
/*56112*/     OPC_EmitInteger, MVT::i32, 0, 
/*56115*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56127*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56130*/     OPC_EmitInteger, MVT::i32, 0, 
/*56133*/     OPC_EmitInteger, MVT::i32, 0, 
/*56136*/     OPC_EmitInteger, MVT::i32, 1, 
/*56139*/     OPC_EmitInteger, MVT::i32, 0, 
/*56142*/     OPC_EmitInteger, MVT::i32, 0, 
/*56145*/     OPC_EmitInteger, MVT::i32, 0, 
/*56148*/     OPC_EmitInteger, MVT::i32, 0, 
/*56151*/     OPC_EmitInteger, MVT::i32, 0, 
/*56154*/     OPC_EmitInteger, MVT::i32, 0, 
/*56157*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56169*/     OPC_EmitInteger, MVT::i32, 0, 
/*56172*/     OPC_EmitInteger, MVT::i32, 0, 
/*56175*/     OPC_EmitInteger, MVT::i32, 0, 
/*56178*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56190*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56193*/     OPC_EmitInteger, MVT::i32, 0, 
/*56196*/     OPC_EmitInteger, MVT::i32, 0, 
/*56199*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*56276*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FEXP2),// ->56506
/*56280*/     OPC_RecordChild0, // #0 = $src0
/*56281*/     OPC_CheckType, MVT::f32,
/*56283*/     OPC_Scope, 67, /*->56352*/ // 4 children in Scope
/*56285*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56287*/       OPC_EmitInteger, MVT::i32, 1, 
/*56290*/       OPC_EmitInteger, MVT::i32, 0, 
/*56293*/       OPC_EmitInteger, MVT::i32, 0, 
/*56296*/       OPC_EmitInteger, MVT::i32, 0, 
/*56299*/       OPC_EmitInteger, MVT::i32, 0, 
/*56302*/       OPC_EmitInteger, MVT::i32, 0, 
/*56305*/       OPC_EmitInteger, MVT::i32, 0, 
/*56308*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56320*/       OPC_EmitInteger, MVT::i32, 1, 
/*56323*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56326*/       OPC_EmitInteger, MVT::i32, 0, 
/*56329*/       OPC_EmitInteger, MVT::i32, 0, 
/*56332*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*56352*/     /*Scope*/ 67, /*->56420*/
/*56353*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56355*/       OPC_EmitInteger, MVT::i32, 1, 
/*56358*/       OPC_EmitInteger, MVT::i32, 0, 
/*56361*/       OPC_EmitInteger, MVT::i32, 0, 
/*56364*/       OPC_EmitInteger, MVT::i32, 0, 
/*56367*/       OPC_EmitInteger, MVT::i32, 0, 
/*56370*/       OPC_EmitInteger, MVT::i32, 0, 
/*56373*/       OPC_EmitInteger, MVT::i32, 0, 
/*56376*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56388*/       OPC_EmitInteger, MVT::i32, 1, 
/*56391*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56394*/       OPC_EmitInteger, MVT::i32, 0, 
/*56397*/       OPC_EmitInteger, MVT::i32, 0, 
/*56400*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*56420*/     /*Scope*/ 67, /*->56488*/
/*56421*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*56423*/       OPC_EmitInteger, MVT::i32, 1, 
/*56426*/       OPC_EmitInteger, MVT::i32, 0, 
/*56429*/       OPC_EmitInteger, MVT::i32, 0, 
/*56432*/       OPC_EmitInteger, MVT::i32, 0, 
/*56435*/       OPC_EmitInteger, MVT::i32, 0, 
/*56438*/       OPC_EmitInteger, MVT::i32, 0, 
/*56441*/       OPC_EmitInteger, MVT::i32, 0, 
/*56444*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56456*/       OPC_EmitInteger, MVT::i32, 1, 
/*56459*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56462*/       OPC_EmitInteger, MVT::i32, 0, 
/*56465*/       OPC_EmitInteger, MVT::i32, 0, 
/*56468*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*56488*/     /*Scope*/ 16, /*->56505*/
/*56489*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56491*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56494*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56505*/     0, /*End of Scope*/
/*56506*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FLOG2),// ->56736
/*56510*/     OPC_RecordChild0, // #0 = $src0
/*56511*/     OPC_CheckType, MVT::f32,
/*56513*/     OPC_Scope, 67, /*->56582*/ // 4 children in Scope
/*56515*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56517*/       OPC_EmitInteger, MVT::i32, 1, 
/*56520*/       OPC_EmitInteger, MVT::i32, 0, 
/*56523*/       OPC_EmitInteger, MVT::i32, 0, 
/*56526*/       OPC_EmitInteger, MVT::i32, 0, 
/*56529*/       OPC_EmitInteger, MVT::i32, 0, 
/*56532*/       OPC_EmitInteger, MVT::i32, 0, 
/*56535*/       OPC_EmitInteger, MVT::i32, 0, 
/*56538*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56550*/       OPC_EmitInteger, MVT::i32, 1, 
/*56553*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56556*/       OPC_EmitInteger, MVT::i32, 0, 
/*56559*/       OPC_EmitInteger, MVT::i32, 0, 
/*56562*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*56582*/     /*Scope*/ 67, /*->56650*/
/*56583*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56585*/       OPC_EmitInteger, MVT::i32, 1, 
/*56588*/       OPC_EmitInteger, MVT::i32, 0, 
/*56591*/       OPC_EmitInteger, MVT::i32, 0, 
/*56594*/       OPC_EmitInteger, MVT::i32, 0, 
/*56597*/       OPC_EmitInteger, MVT::i32, 0, 
/*56600*/       OPC_EmitInteger, MVT::i32, 0, 
/*56603*/       OPC_EmitInteger, MVT::i32, 0, 
/*56606*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56618*/       OPC_EmitInteger, MVT::i32, 1, 
/*56621*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56624*/       OPC_EmitInteger, MVT::i32, 0, 
/*56627*/       OPC_EmitInteger, MVT::i32, 0, 
/*56630*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*56650*/     /*Scope*/ 67, /*->56718*/
/*56651*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*56653*/       OPC_EmitInteger, MVT::i32, 1, 
/*56656*/       OPC_EmitInteger, MVT::i32, 0, 
/*56659*/       OPC_EmitInteger, MVT::i32, 0, 
/*56662*/       OPC_EmitInteger, MVT::i32, 0, 
/*56665*/       OPC_EmitInteger, MVT::i32, 0, 
/*56668*/       OPC_EmitInteger, MVT::i32, 0, 
/*56671*/       OPC_EmitInteger, MVT::i32, 0, 
/*56674*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56686*/       OPC_EmitInteger, MVT::i32, 1, 
/*56689*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56692*/       OPC_EmitInteger, MVT::i32, 0, 
/*56695*/       OPC_EmitInteger, MVT::i32, 0, 
/*56698*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*56718*/     /*Scope*/ 16, /*->56735*/
/*56719*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56721*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56724*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56735*/     0, /*End of Scope*/
/*56736*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->56987
/*56740*/     OPC_RecordChild0, // #0 = $src0
/*56741*/     OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->56968
/*56745*/       OPC_Scope, 67, /*->56814*/ // 4 children in Scope
/*56747*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56749*/         OPC_EmitInteger, MVT::i32, 1, 
/*56752*/         OPC_EmitInteger, MVT::i32, 0, 
/*56755*/         OPC_EmitInteger, MVT::i32, 0, 
/*56758*/         OPC_EmitInteger, MVT::i32, 0, 
/*56761*/         OPC_EmitInteger, MVT::i32, 0, 
/*56764*/         OPC_EmitInteger, MVT::i32, 0, 
/*56767*/         OPC_EmitInteger, MVT::i32, 0, 
/*56770*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56782*/         OPC_EmitInteger, MVT::i32, 1, 
/*56785*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56788*/         OPC_EmitInteger, MVT::i32, 0, 
/*56791*/         OPC_EmitInteger, MVT::i32, 0, 
/*56794*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*56814*/       /*Scope*/ 67, /*->56882*/
/*56815*/         OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56817*/         OPC_EmitInteger, MVT::i32, 1, 
/*56820*/         OPC_EmitInteger, MVT::i32, 0, 
/*56823*/         OPC_EmitInteger, MVT::i32, 0, 
/*56826*/         OPC_EmitInteger, MVT::i32, 0, 
/*56829*/         OPC_EmitInteger, MVT::i32, 0, 
/*56832*/         OPC_EmitInteger, MVT::i32, 0, 
/*56835*/         OPC_EmitInteger, MVT::i32, 0, 
/*56838*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56850*/         OPC_EmitInteger, MVT::i32, 1, 
/*56853*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56856*/         OPC_EmitInteger, MVT::i32, 0, 
/*56859*/         OPC_EmitInteger, MVT::i32, 0, 
/*56862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*56882*/       /*Scope*/ 67, /*->56950*/
/*56883*/         OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*56885*/         OPC_EmitInteger, MVT::i32, 1, 
/*56888*/         OPC_EmitInteger, MVT::i32, 0, 
/*56891*/         OPC_EmitInteger, MVT::i32, 0, 
/*56894*/         OPC_EmitInteger, MVT::i32, 0, 
/*56897*/         OPC_EmitInteger, MVT::i32, 0, 
/*56900*/         OPC_EmitInteger, MVT::i32, 0, 
/*56903*/         OPC_EmitInteger, MVT::i32, 0, 
/*56906*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56918*/         OPC_EmitInteger, MVT::i32, 1, 
/*56921*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56924*/         OPC_EmitInteger, MVT::i32, 0, 
/*56927*/         OPC_EmitInteger, MVT::i32, 0, 
/*56930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*56950*/       /*Scope*/ 16, /*->56967*/
/*56951*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56953*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56956*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56967*/       0, /*End of Scope*/
/*56968*/     /*SwitchType*/ 16, MVT::f64,// ->56986
/*56970*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56972*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56986*/     0, // EndSwitchType
/*56987*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->57217
/*56991*/     OPC_RecordChild0, // #0 = $src0
/*56992*/     OPC_CheckType, MVT::f32,
/*56994*/     OPC_Scope, 67, /*->57063*/ // 4 children in Scope
/*56996*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56998*/       OPC_EmitInteger, MVT::i32, 1, 
/*57001*/       OPC_EmitInteger, MVT::i32, 0, 
/*57004*/       OPC_EmitInteger, MVT::i32, 0, 
/*57007*/       OPC_EmitInteger, MVT::i32, 0, 
/*57010*/       OPC_EmitInteger, MVT::i32, 0, 
/*57013*/       OPC_EmitInteger, MVT::i32, 0, 
/*57016*/       OPC_EmitInteger, MVT::i32, 0, 
/*57019*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57031*/       OPC_EmitInteger, MVT::i32, 1, 
/*57034*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57037*/       OPC_EmitInteger, MVT::i32, 0, 
/*57040*/       OPC_EmitInteger, MVT::i32, 0, 
/*57043*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57063*/     /*Scope*/ 67, /*->57131*/
/*57064*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*57066*/       OPC_EmitInteger, MVT::i32, 1, 
/*57069*/       OPC_EmitInteger, MVT::i32, 0, 
/*57072*/       OPC_EmitInteger, MVT::i32, 0, 
/*57075*/       OPC_EmitInteger, MVT::i32, 0, 
/*57078*/       OPC_EmitInteger, MVT::i32, 0, 
/*57081*/       OPC_EmitInteger, MVT::i32, 0, 
/*57084*/       OPC_EmitInteger, MVT::i32, 0, 
/*57087*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57099*/       OPC_EmitInteger, MVT::i32, 1, 
/*57102*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57105*/       OPC_EmitInteger, MVT::i32, 0, 
/*57108*/       OPC_EmitInteger, MVT::i32, 0, 
/*57111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57131*/     /*Scope*/ 67, /*->57199*/
/*57132*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*57134*/       OPC_EmitInteger, MVT::i32, 1, 
/*57137*/       OPC_EmitInteger, MVT::i32, 0, 
/*57140*/       OPC_EmitInteger, MVT::i32, 0, 
/*57143*/       OPC_EmitInteger, MVT::i32, 0, 
/*57146*/       OPC_EmitInteger, MVT::i32, 0, 
/*57149*/       OPC_EmitInteger, MVT::i32, 0, 
/*57152*/       OPC_EmitInteger, MVT::i32, 0, 
/*57155*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57167*/       OPC_EmitInteger, MVT::i32, 1, 
/*57170*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57173*/       OPC_EmitInteger, MVT::i32, 0, 
/*57176*/       OPC_EmitInteger, MVT::i32, 0, 
/*57179*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57199*/     /*Scope*/ 16, /*->57216*/
/*57200*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57202*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57205*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57216*/     0, /*End of Scope*/
/*57217*/   /*SwitchOpcode*/ 111|128,1/*239*/, TARGET_VAL(ISD::SINT_TO_FP),// ->57460
/*57221*/     OPC_RecordChild0, // #0 = $src0
/*57222*/     OPC_Scope, 40|128,1/*168*/, /*->57393*/ // 2 children in Scope
/*57225*/       OPC_CheckChild0Type, MVT::i32,
/*57227*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->57380
/*57231*/         OPC_Scope, 67, /*->57300*/ // 3 children in Scope
/*57233*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*57235*/           OPC_EmitInteger, MVT::i32, 1, 
/*57238*/           OPC_EmitInteger, MVT::i32, 0, 
/*57241*/           OPC_EmitInteger, MVT::i32, 0, 
/*57244*/           OPC_EmitInteger, MVT::i32, 0, 
/*57247*/           OPC_EmitInteger, MVT::i32, 0, 
/*57250*/           OPC_EmitInteger, MVT::i32, 0, 
/*57253*/           OPC_EmitInteger, MVT::i32, 0, 
/*57256*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57268*/           OPC_EmitInteger, MVT::i32, 1, 
/*57271*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57274*/           OPC_EmitInteger, MVT::i32, 0, 
/*57277*/           OPC_EmitInteger, MVT::i32, 0, 
/*57280*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*57300*/         /*Scope*/ 67, /*->57368*/
/*57301*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57303*/           OPC_EmitInteger, MVT::i32, 1, 
/*57306*/           OPC_EmitInteger, MVT::i32, 0, 
/*57309*/           OPC_EmitInteger, MVT::i32, 0, 
/*57312*/           OPC_EmitInteger, MVT::i32, 0, 
/*57315*/           OPC_EmitInteger, MVT::i32, 0, 
/*57318*/           OPC_EmitInteger, MVT::i32, 0, 
/*57321*/           OPC_EmitInteger, MVT::i32, 0, 
/*57324*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57336*/           OPC_EmitInteger, MVT::i32, 1, 
/*57339*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57342*/           OPC_EmitInteger, MVT::i32, 0, 
/*57345*/           OPC_EmitInteger, MVT::i32, 0, 
/*57348*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*57368*/         /*Scope*/ 10, /*->57379*/
/*57369*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57371*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*57379*/         0, /*End of Scope*/
/*57380*/       /*SwitchType*/ 10, MVT::f64,// ->57392
/*57382*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*57392*/       0, // EndSwitchType
/*57393*/     /*Scope*/ 65, /*->57459*/
/*57394*/       OPC_CheckChild0Type, MVT::i1,
/*57396*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->57421
/*57399*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57401*/         OPC_EmitInteger, MVT::i32, 0, 
/*57404*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*57411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*57421*/       /*SwitchType*/ 35, MVT::f64,// ->57458
/*57423*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57425*/         OPC_EmitInteger, MVT::i32, 0, 
/*57428*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57440*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*57450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*57458*/       0, // EndSwitchType
/*57459*/     0, /*End of Scope*/
/*57460*/   /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::UINT_TO_FP),// ->57694
/*57464*/     OPC_RecordChild0, // #0 = $src0
/*57465*/     OPC_Scope, 40|128,1/*168*/, /*->57636*/ // 2 children in Scope
/*57468*/       OPC_CheckChild0Type, MVT::i32,
/*57470*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->57623
/*57474*/         OPC_Scope, 67, /*->57543*/ // 3 children in Scope
/*57476*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*57478*/           OPC_EmitInteger, MVT::i32, 1, 
/*57481*/           OPC_EmitInteger, MVT::i32, 0, 
/*57484*/           OPC_EmitInteger, MVT::i32, 0, 
/*57487*/           OPC_EmitInteger, MVT::i32, 0, 
/*57490*/           OPC_EmitInteger, MVT::i32, 0, 
/*57493*/           OPC_EmitInteger, MVT::i32, 0, 
/*57496*/           OPC_EmitInteger, MVT::i32, 0, 
/*57499*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57511*/           OPC_EmitInteger, MVT::i32, 1, 
/*57514*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57517*/           OPC_EmitInteger, MVT::i32, 0, 
/*57520*/           OPC_EmitInteger, MVT::i32, 0, 
/*57523*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*57543*/         /*Scope*/ 67, /*->57611*/
/*57544*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57546*/           OPC_EmitInteger, MVT::i32, 1, 
/*57549*/           OPC_EmitInteger, MVT::i32, 0, 
/*57552*/           OPC_EmitInteger, MVT::i32, 0, 
/*57555*/           OPC_EmitInteger, MVT::i32, 0, 
/*57558*/           OPC_EmitInteger, MVT::i32, 0, 
/*57561*/           OPC_EmitInteger, MVT::i32, 0, 
/*57564*/           OPC_EmitInteger, MVT::i32, 0, 
/*57567*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57579*/           OPC_EmitInteger, MVT::i32, 1, 
/*57582*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57585*/           OPC_EmitInteger, MVT::i32, 0, 
/*57588*/           OPC_EmitInteger, MVT::i32, 0, 
/*57591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*57611*/         /*Scope*/ 10, /*->57622*/
/*57612*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57614*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*57622*/         0, /*End of Scope*/
/*57623*/       /*SwitchType*/ 10, MVT::f64,// ->57635
/*57625*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57627*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*57635*/       0, // EndSwitchType
/*57636*/     /*Scope*/ 56, /*->57693*/
/*57637*/       OPC_CheckChild0Type, MVT::i1,
/*57639*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->57664
/*57642*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57644*/         OPC_EmitInteger, MVT::i32, 0, 
/*57647*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*57654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*57664*/       /*SwitchType*/ 26, MVT::f64,// ->57692
/*57666*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57668*/         OPC_EmitInteger, MVT::i32, 0, 
/*57671*/         OPC_EmitInteger, MVT::i32, 1, 
/*57674*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*57684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*57692*/       0, // EndSwitchType
/*57693*/     0, /*End of Scope*/
/*57694*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->57998
/*57698*/     OPC_RecordChild0, // #0 = $src0
/*57699*/     OPC_CheckType, MVT::f32,
/*57701*/     OPC_Scope, 20|128,2/*276*/, /*->57980*/ // 2 children in Scope
/*57704*/       OPC_CheckChild0Type, MVT::f32,
/*57706*/       OPC_Scope, 67, /*->57775*/ // 4 children in Scope
/*57708*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*57710*/         OPC_EmitInteger, MVT::i32, 1, 
/*57713*/         OPC_EmitInteger, MVT::i32, 0, 
/*57716*/         OPC_EmitInteger, MVT::i32, 0, 
/*57719*/         OPC_EmitInteger, MVT::i32, 0, 
/*57722*/         OPC_EmitInteger, MVT::i32, 0, 
/*57725*/         OPC_EmitInteger, MVT::i32, 0, 
/*57728*/         OPC_EmitInteger, MVT::i32, 0, 
/*57731*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57743*/         OPC_EmitInteger, MVT::i32, 1, 
/*57746*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57749*/         OPC_EmitInteger, MVT::i32, 0, 
/*57752*/         OPC_EmitInteger, MVT::i32, 0, 
/*57755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*57775*/       /*Scope*/ 67, /*->57843*/
/*57776*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*57778*/         OPC_EmitInteger, MVT::i32, 1, 
/*57781*/         OPC_EmitInteger, MVT::i32, 0, 
/*57784*/         OPC_EmitInteger, MVT::i32, 0, 
/*57787*/         OPC_EmitInteger, MVT::i32, 0, 
/*57790*/         OPC_EmitInteger, MVT::i32, 0, 
/*57793*/         OPC_EmitInteger, MVT::i32, 0, 
/*57796*/         OPC_EmitInteger, MVT::i32, 0, 
/*57799*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57811*/         OPC_EmitInteger, MVT::i32, 1, 
/*57814*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57817*/         OPC_EmitInteger, MVT::i32, 0, 
/*57820*/         OPC_EmitInteger, MVT::i32, 0, 
/*57823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*57843*/       /*Scope*/ 67, /*->57911*/
/*57844*/         OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*57846*/         OPC_EmitInteger, MVT::i32, 1, 
/*57849*/         OPC_EmitInteger, MVT::i32, 0, 
/*57852*/         OPC_EmitInteger, MVT::i32, 0, 
/*57855*/         OPC_EmitInteger, MVT::i32, 0, 
/*57858*/         OPC_EmitInteger, MVT::i32, 0, 
/*57861*/         OPC_EmitInteger, MVT::i32, 0, 
/*57864*/         OPC_EmitInteger, MVT::i32, 0, 
/*57867*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57879*/         OPC_EmitInteger, MVT::i32, 1, 
/*57882*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57885*/         OPC_EmitInteger, MVT::i32, 0, 
/*57888*/         OPC_EmitInteger, MVT::i32, 0, 
/*57891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*57911*/       /*Scope*/ 67, /*->57979*/
/*57912*/         OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*57914*/         OPC_EmitInteger, MVT::i32, 1, 
/*57917*/         OPC_EmitInteger, MVT::i32, 0, 
/*57920*/         OPC_EmitInteger, MVT::i32, 0, 
/*57923*/         OPC_EmitInteger, MVT::i32, 0, 
/*57926*/         OPC_EmitInteger, MVT::i32, 0, 
/*57929*/         OPC_EmitInteger, MVT::i32, 0, 
/*57932*/         OPC_EmitInteger, MVT::i32, 0, 
/*57935*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57947*/         OPC_EmitInteger, MVT::i32, 1, 
/*57950*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57953*/         OPC_EmitInteger, MVT::i32, 0, 
/*57956*/         OPC_EmitInteger, MVT::i32, 0, 
/*57959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*57979*/       0, /*End of Scope*/
/*57980*/     /*Scope*/ 16, /*->57997*/
/*57981*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57983*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57986*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57997*/     0, /*End of Scope*/
/*57998*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->58302
/*58002*/     OPC_RecordChild0, // #0 = $src0
/*58003*/     OPC_CheckType, MVT::f32,
/*58005*/     OPC_Scope, 20|128,2/*276*/, /*->58284*/ // 2 children in Scope
/*58008*/       OPC_CheckChild0Type, MVT::f32,
/*58010*/       OPC_Scope, 67, /*->58079*/ // 4 children in Scope
/*58012*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58014*/         OPC_EmitInteger, MVT::i32, 1, 
/*58017*/         OPC_EmitInteger, MVT::i32, 0, 
/*58020*/         OPC_EmitInteger, MVT::i32, 0, 
/*58023*/         OPC_EmitInteger, MVT::i32, 0, 
/*58026*/         OPC_EmitInteger, MVT::i32, 0, 
/*58029*/         OPC_EmitInteger, MVT::i32, 0, 
/*58032*/         OPC_EmitInteger, MVT::i32, 0, 
/*58035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58047*/         OPC_EmitInteger, MVT::i32, 1, 
/*58050*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58053*/         OPC_EmitInteger, MVT::i32, 0, 
/*58056*/         OPC_EmitInteger, MVT::i32, 0, 
/*58059*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*58079*/       /*Scope*/ 67, /*->58147*/
/*58080*/         OPC_CheckPatternPredicate, 7, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*58082*/         OPC_EmitInteger, MVT::i32, 1, 
/*58085*/         OPC_EmitInteger, MVT::i32, 0, 
/*58088*/         OPC_EmitInteger, MVT::i32, 0, 
/*58091*/         OPC_EmitInteger, MVT::i32, 0, 
/*58094*/         OPC_EmitInteger, MVT::i32, 0, 
/*58097*/         OPC_EmitInteger, MVT::i32, 0, 
/*58100*/         OPC_EmitInteger, MVT::i32, 0, 
/*58103*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58115*/         OPC_EmitInteger, MVT::i32, 1, 
/*58118*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58121*/         OPC_EmitInteger, MVT::i32, 0, 
/*58124*/         OPC_EmitInteger, MVT::i32, 0, 
/*58127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*58147*/       /*Scope*/ 67, /*->58215*/
/*58148*/         OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58150*/         OPC_EmitInteger, MVT::i32, 1, 
/*58153*/         OPC_EmitInteger, MVT::i32, 0, 
/*58156*/         OPC_EmitInteger, MVT::i32, 0, 
/*58159*/         OPC_EmitInteger, MVT::i32, 0, 
/*58162*/         OPC_EmitInteger, MVT::i32, 0, 
/*58165*/         OPC_EmitInteger, MVT::i32, 0, 
/*58168*/         OPC_EmitInteger, MVT::i32, 0, 
/*58171*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58183*/         OPC_EmitInteger, MVT::i32, 1, 
/*58186*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58189*/         OPC_EmitInteger, MVT::i32, 0, 
/*58192*/         OPC_EmitInteger, MVT::i32, 0, 
/*58195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*58215*/       /*Scope*/ 67, /*->58283*/
/*58216*/         OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*58218*/         OPC_EmitInteger, MVT::i32, 1, 
/*58221*/         OPC_EmitInteger, MVT::i32, 0, 
/*58224*/         OPC_EmitInteger, MVT::i32, 0, 
/*58227*/         OPC_EmitInteger, MVT::i32, 0, 
/*58230*/         OPC_EmitInteger, MVT::i32, 0, 
/*58233*/         OPC_EmitInteger, MVT::i32, 0, 
/*58236*/         OPC_EmitInteger, MVT::i32, 0, 
/*58239*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58251*/         OPC_EmitInteger, MVT::i32, 1, 
/*58254*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58257*/         OPC_EmitInteger, MVT::i32, 0, 
/*58260*/         OPC_EmitInteger, MVT::i32, 0, 
/*58263*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*58283*/       0, /*End of Scope*/
/*58284*/     /*Scope*/ 16, /*->58301*/
/*58285*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58287*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58290*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58301*/     0, /*End of Scope*/
/*58302*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::FMA),// ->58471
/*58306*/     OPC_RecordChild0, // #0 = $src0
/*58307*/     OPC_RecordChild1, // #1 = $src1
/*58308*/     OPC_RecordChild2, // #2 = $src2
/*58309*/     OPC_SwitchType /*2 cases */, 1|128,1/*129*/, MVT::f32,// ->58442
/*58313*/       OPC_Scope, 99, /*->58414*/ // 2 children in Scope
/*58315*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58317*/         OPC_EmitInteger, MVT::i32, 0, 
/*58320*/         OPC_EmitInteger, MVT::i32, 0, 
/*58323*/         OPC_EmitInteger, MVT::i32, 0, 
/*58326*/         OPC_EmitInteger, MVT::i32, 0, 
/*58329*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58341*/         OPC_EmitInteger, MVT::i32, 0, 
/*58344*/         OPC_EmitInteger, MVT::i32, 0, 
/*58347*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58359*/         OPC_EmitInteger, MVT::i32, 0, 
/*58362*/         OPC_EmitInteger, MVT::i32, 0, 
/*58365*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58377*/         OPC_EmitInteger, MVT::i32, 1, 
/*58380*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58383*/         OPC_EmitInteger, MVT::i32, 0, 
/*58386*/         OPC_EmitInteger, MVT::i32, 0, 
/*58389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*58414*/       /*Scope*/ 26, /*->58441*/
/*58415*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58417*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*58420*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*58423*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*58426*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*58441*/       0, /*End of Scope*/
/*58442*/     /*SwitchType*/ 26, MVT::f64,// ->58470
/*58444*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58446*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*58449*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*58452*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*58455*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*58470*/     0, // EndSwitchType
/*58471*/   /*SwitchOpcode*/ 35|128,4/*547*/, TARGET_VAL(ISD::FSQRT),// ->59022
/*58475*/     OPC_RecordChild0, // #0 = $src
/*58476*/     OPC_SwitchType /*2 cases */, 11|128,4/*523*/, MVT::f32,// ->59003
/*58480*/       OPC_Scope, 38|128,1/*166*/, /*->58649*/ // 4 children in Scope
/*58483*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58485*/         OPC_EmitInteger, MVT::i32, 0, 
/*58488*/         OPC_EmitInteger, MVT::i32, 0, 
/*58491*/         OPC_EmitInteger, MVT::i32, 1, 
/*58494*/         OPC_EmitInteger, MVT::i32, 0, 
/*58497*/         OPC_EmitInteger, MVT::i32, 0, 
/*58500*/         OPC_EmitInteger, MVT::i32, 0, 
/*58503*/         OPC_EmitInteger, MVT::i32, 0, 
/*58506*/         OPC_EmitInteger, MVT::i32, 0, 
/*58509*/         OPC_EmitInteger, MVT::i32, 0, 
/*58512*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58524*/         OPC_EmitInteger, MVT::i32, 1, 
/*58527*/         OPC_EmitInteger, MVT::i32, 0, 
/*58530*/         OPC_EmitInteger, MVT::i32, 0, 
/*58533*/         OPC_EmitInteger, MVT::i32, 0, 
/*58536*/         OPC_EmitInteger, MVT::i32, 0, 
/*58539*/         OPC_EmitInteger, MVT::i32, 0, 
/*58542*/         OPC_EmitInteger, MVT::i32, 0, 
/*58545*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58557*/         OPC_EmitInteger, MVT::i32, 1, 
/*58560*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58563*/         OPC_EmitInteger, MVT::i32, 0, 
/*58566*/         OPC_EmitInteger, MVT::i32, 0, 
/*58569*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*58589*/         OPC_EmitInteger, MVT::i32, 0, 
/*58592*/         OPC_EmitInteger, MVT::i32, 0, 
/*58595*/         OPC_EmitInteger, MVT::i32, 0, 
/*58598*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58610*/         OPC_EmitInteger, MVT::i32, 1, 
/*58613*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58616*/         OPC_EmitInteger, MVT::i32, 0, 
/*58619*/         OPC_EmitInteger, MVT::i32, 0, 
/*58622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*58649*/       /*Scope*/ 38|128,1/*166*/, /*->58817*/
/*58651*/         OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58653*/         OPC_EmitInteger, MVT::i32, 0, 
/*58656*/         OPC_EmitInteger, MVT::i32, 0, 
/*58659*/         OPC_EmitInteger, MVT::i32, 1, 
/*58662*/         OPC_EmitInteger, MVT::i32, 0, 
/*58665*/         OPC_EmitInteger, MVT::i32, 0, 
/*58668*/         OPC_EmitInteger, MVT::i32, 0, 
/*58671*/         OPC_EmitInteger, MVT::i32, 0, 
/*58674*/         OPC_EmitInteger, MVT::i32, 0, 
/*58677*/         OPC_EmitInteger, MVT::i32, 0, 
/*58680*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58692*/         OPC_EmitInteger, MVT::i32, 1, 
/*58695*/         OPC_EmitInteger, MVT::i32, 0, 
/*58698*/         OPC_EmitInteger, MVT::i32, 0, 
/*58701*/         OPC_EmitInteger, MVT::i32, 0, 
/*58704*/         OPC_EmitInteger, MVT::i32, 0, 
/*58707*/         OPC_EmitInteger, MVT::i32, 0, 
/*58710*/         OPC_EmitInteger, MVT::i32, 0, 
/*58713*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58725*/         OPC_EmitInteger, MVT::i32, 1, 
/*58728*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58731*/         OPC_EmitInteger, MVT::i32, 0, 
/*58734*/         OPC_EmitInteger, MVT::i32, 0, 
/*58737*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*58757*/         OPC_EmitInteger, MVT::i32, 0, 
/*58760*/         OPC_EmitInteger, MVT::i32, 0, 
/*58763*/         OPC_EmitInteger, MVT::i32, 0, 
/*58766*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58778*/         OPC_EmitInteger, MVT::i32, 1, 
/*58781*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58784*/         OPC_EmitInteger, MVT::i32, 0, 
/*58787*/         OPC_EmitInteger, MVT::i32, 0, 
/*58790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*58817*/       /*Scope*/ 38|128,1/*166*/, /*->58985*/
/*58819*/         OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*58821*/         OPC_EmitInteger, MVT::i32, 0, 
/*58824*/         OPC_EmitInteger, MVT::i32, 0, 
/*58827*/         OPC_EmitInteger, MVT::i32, 1, 
/*58830*/         OPC_EmitInteger, MVT::i32, 0, 
/*58833*/         OPC_EmitInteger, MVT::i32, 0, 
/*58836*/         OPC_EmitInteger, MVT::i32, 0, 
/*58839*/         OPC_EmitInteger, MVT::i32, 0, 
/*58842*/         OPC_EmitInteger, MVT::i32, 0, 
/*58845*/         OPC_EmitInteger, MVT::i32, 0, 
/*58848*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58860*/         OPC_EmitInteger, MVT::i32, 1, 
/*58863*/         OPC_EmitInteger, MVT::i32, 0, 
/*58866*/         OPC_EmitInteger, MVT::i32, 0, 
/*58869*/         OPC_EmitInteger, MVT::i32, 0, 
/*58872*/         OPC_EmitInteger, MVT::i32, 0, 
/*58875*/         OPC_EmitInteger, MVT::i32, 0, 
/*58878*/         OPC_EmitInteger, MVT::i32, 0, 
/*58881*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58893*/         OPC_EmitInteger, MVT::i32, 1, 
/*58896*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58899*/         OPC_EmitInteger, MVT::i32, 0, 
/*58902*/         OPC_EmitInteger, MVT::i32, 0, 
/*58905*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*58925*/         OPC_EmitInteger, MVT::i32, 0, 
/*58928*/         OPC_EmitInteger, MVT::i32, 0, 
/*58931*/         OPC_EmitInteger, MVT::i32, 0, 
/*58934*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58946*/         OPC_EmitInteger, MVT::i32, 1, 
/*58949*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58952*/         OPC_EmitInteger, MVT::i32, 0, 
/*58955*/         OPC_EmitInteger, MVT::i32, 0, 
/*58958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*58985*/       /*Scope*/ 16, /*->59002*/
/*58986*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58988*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58991*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59002*/       0, /*End of Scope*/
/*59003*/     /*SwitchType*/ 16, MVT::f64,// ->59021
/*59005*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59007*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59010*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59021*/     0, // EndSwitchType
/*59022*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::FABS),// ->59156
/*59026*/     OPC_RecordChild0, // #0 = $src
/*59027*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->59070
/*59030*/       OPC_Scope, 26, /*->59058*/ // 2 children in Scope
/*59032*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59034*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59041*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*59049*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*59058*/       /*Scope*/ 10, /*->59069*/
/*59059*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59061*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*59069*/       0, /*End of Scope*/
/*59070*/     /*SwitchType*/ 83, MVT::f64,// ->59155
/*59072*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59074*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #1
/*59081*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59084*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59093*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59096*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*59106*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59109*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*59118*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59125*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*59133*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*59142*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59145*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 10, 11, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32), (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*59155*/     0, // EndSwitchType
/*59156*/   /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::FCOPYSIGN),// ->59603
/*59160*/     OPC_RecordChild0, // #0 = $src0
/*59161*/     OPC_RecordChild1, // #1 = $src1
/*59162*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->59313
/*59166*/       OPC_CheckChild1Type, MVT::f32,
/*59168*/       OPC_Scope, 27, /*->59197*/ // 2 children in Scope
/*59170*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59172*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59179*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*59187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*59197*/       /*Scope*/ 114, /*->59312*/
/*59198*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59200*/         OPC_EmitInteger, MVT::i32, 0, 
/*59203*/         OPC_EmitInteger, MVT::i32, 0, 
/*59206*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59213*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*59221*/         OPC_EmitInteger, MVT::i32, 0, 
/*59224*/         OPC_EmitInteger, MVT::i32, 0, 
/*59227*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59239*/         OPC_EmitInteger, MVT::i32, 0, 
/*59242*/         OPC_EmitInteger, MVT::i32, 0, 
/*59245*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59257*/         OPC_EmitInteger, MVT::i32, 0, 
/*59260*/         OPC_EmitInteger, MVT::i32, 0, 
/*59263*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59275*/         OPC_EmitInteger, MVT::i32, 1, 
/*59278*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59281*/         OPC_EmitInteger, MVT::i32, 0, 
/*59284*/         OPC_EmitInteger, MVT::i32, 0, 
/*59287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*59312*/       0, /*End of Scope*/
/*59313*/     /*SwitchType*/ 30|128,2/*286*/, MVT::f64,// ->59602
/*59316*/       OPC_CheckChild1Type, MVT::f64,
/*59318*/       OPC_Scope, 96, /*->59416*/ // 2 children in Scope
/*59320*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59322*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #2
/*59329*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59332*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59341*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59344*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*59354*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59361*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*59369*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59372*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*59381*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59384*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 11,  // Results = #12
/*59393*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 8, 10, 12,  // Results = #13
/*59403*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59406*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 13, 14, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32), (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*59416*/       /*Scope*/ 55|128,1/*183*/, /*->59601*/
/*59418*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59420*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #2
/*59427*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59430*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59439*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59442*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*59452*/         OPC_EmitInteger, MVT::i32, 0, 
/*59455*/         OPC_EmitInteger, MVT::i32, 0, 
/*59458*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59465*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 9,  // Results = #10
/*59473*/         OPC_EmitInteger, MVT::i32, 0, 
/*59476*/         OPC_EmitInteger, MVT::i32, 0, 
/*59479*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59491*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59494*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 14,  // Results = #15
/*59503*/         OPC_EmitInteger, MVT::i32, 0, 
/*59506*/         OPC_EmitInteger, MVT::i32, 0, 
/*59509*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59521*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59524*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 19,  // Results = #20
/*59533*/         OPC_EmitInteger, MVT::i32, 0, 
/*59536*/         OPC_EmitInteger, MVT::i32, 0, 
/*59539*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59551*/         OPC_EmitInteger, MVT::i32, 1, 
/*59554*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59557*/         OPC_EmitInteger, MVT::i32, 0, 
/*59560*/         OPC_EmitInteger, MVT::i32, 0, 
/*59563*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*59588*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59591*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 28, 29, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32), (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*59601*/       0, /*End of Scope*/
/*59602*/     0, // EndSwitchType
/*59603*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->60340
/*59607*/     OPC_RecordChild0, // #0 = $src0
/*59608*/     OPC_RecordChild1, // #1 = $src1
/*59609*/     OPC_CheckType, MVT::f32,
/*59611*/     OPC_Scope, 103|128,1/*231*/, /*->59845*/ // 4 children in Scope
/*59614*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59616*/       OPC_EmitInteger, MVT::i32, 1, 
/*59619*/       OPC_EmitInteger, MVT::i32, 0, 
/*59622*/       OPC_EmitInteger, MVT::i32, 0, 
/*59625*/       OPC_EmitInteger, MVT::i32, 0, 
/*59628*/       OPC_EmitInteger, MVT::i32, 0, 
/*59631*/       OPC_EmitInteger, MVT::i32, 0, 
/*59634*/       OPC_EmitInteger, MVT::i32, 1, 
/*59637*/       OPC_EmitInteger, MVT::i32, 0, 
/*59640*/       OPC_EmitInteger, MVT::i32, 0, 
/*59643*/       OPC_EmitInteger, MVT::i32, 0, 
/*59646*/       OPC_EmitInteger, MVT::i32, 0, 
/*59649*/       OPC_EmitInteger, MVT::i32, 0, 
/*59652*/       OPC_EmitInteger, MVT::i32, 0, 
/*59655*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59667*/       OPC_EmitInteger, MVT::i32, 1, 
/*59670*/       OPC_EmitInteger, MVT::i32, 0, 
/*59673*/       OPC_EmitInteger, MVT::i32, 0, 
/*59676*/       OPC_EmitInteger, MVT::i32, 0, 
/*59679*/       OPC_EmitInteger, MVT::i32, 0, 
/*59682*/       OPC_EmitInteger, MVT::i32, 0, 
/*59685*/       OPC_EmitInteger, MVT::i32, 0, 
/*59688*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59700*/       OPC_EmitInteger, MVT::i32, 1, 
/*59703*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59706*/       OPC_EmitInteger, MVT::i32, 0, 
/*59709*/       OPC_EmitInteger, MVT::i32, 0, 
/*59712*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*59732*/       OPC_EmitInteger, MVT::i32, 0, 
/*59735*/       OPC_EmitInteger, MVT::i32, 0, 
/*59738*/       OPC_EmitInteger, MVT::i32, 0, 
/*59741*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59753*/       OPC_EmitInteger, MVT::i32, 1, 
/*59756*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59759*/       OPC_EmitInteger, MVT::i32, 0, 
/*59762*/       OPC_EmitInteger, MVT::i32, 0, 
/*59765*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*59792*/       OPC_EmitInteger, MVT::i32, 0, 
/*59795*/       OPC_EmitInteger, MVT::i32, 0, 
/*59798*/       OPC_EmitInteger, MVT::i32, 0, 
/*59801*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59813*/       OPC_EmitInteger, MVT::i32, 1, 
/*59816*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59819*/       OPC_EmitInteger, MVT::i32, 0, 
/*59822*/       OPC_EmitInteger, MVT::i32, 0, 
/*59825*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*59845*/     /*Scope*/ 103|128,1/*231*/, /*->60078*/
/*59847*/       OPC_CheckPatternPredicate, 2, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*59849*/       OPC_EmitInteger, MVT::i32, 1, 
/*59852*/       OPC_EmitInteger, MVT::i32, 0, 
/*59855*/       OPC_EmitInteger, MVT::i32, 0, 
/*59858*/       OPC_EmitInteger, MVT::i32, 0, 
/*59861*/       OPC_EmitInteger, MVT::i32, 0, 
/*59864*/       OPC_EmitInteger, MVT::i32, 0, 
/*59867*/       OPC_EmitInteger, MVT::i32, 1, 
/*59870*/       OPC_EmitInteger, MVT::i32, 0, 
/*59873*/       OPC_EmitInteger, MVT::i32, 0, 
/*59876*/       OPC_EmitInteger, MVT::i32, 0, 
/*59879*/       OPC_EmitInteger, MVT::i32, 0, 
/*59882*/       OPC_EmitInteger, MVT::i32, 0, 
/*59885*/       OPC_EmitInteger, MVT::i32, 0, 
/*59888*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59900*/       OPC_EmitInteger, MVT::i32, 1, 
/*59903*/       OPC_EmitInteger, MVT::i32, 0, 
/*59906*/       OPC_EmitInteger, MVT::i32, 0, 
/*59909*/       OPC_EmitInteger, MVT::i32, 0, 
/*59912*/       OPC_EmitInteger, MVT::i32, 0, 
/*59915*/       OPC_EmitInteger, MVT::i32, 0, 
/*59918*/       OPC_EmitInteger, MVT::i32, 0, 
/*59921*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59933*/       OPC_EmitInteger, MVT::i32, 1, 
/*59936*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59939*/       OPC_EmitInteger, MVT::i32, 0, 
/*59942*/       OPC_EmitInteger, MVT::i32, 0, 
/*59945*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*59965*/       OPC_EmitInteger, MVT::i32, 0, 
/*59968*/       OPC_EmitInteger, MVT::i32, 0, 
/*59971*/       OPC_EmitInteger, MVT::i32, 0, 
/*59974*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59986*/       OPC_EmitInteger, MVT::i32, 1, 
/*59989*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59992*/       OPC_EmitInteger, MVT::i32, 0, 
/*59995*/       OPC_EmitInteger, MVT::i32, 0, 
/*59998*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60025*/       OPC_EmitInteger, MVT::i32, 0, 
/*60028*/       OPC_EmitInteger, MVT::i32, 0, 
/*60031*/       OPC_EmitInteger, MVT::i32, 0, 
/*60034*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60046*/       OPC_EmitInteger, MVT::i32, 1, 
/*60049*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60052*/       OPC_EmitInteger, MVT::i32, 0, 
/*60055*/       OPC_EmitInteger, MVT::i32, 0, 
/*60058*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*60078*/     /*Scope*/ 103|128,1/*231*/, /*->60311*/
/*60080*/       OPC_CheckPatternPredicate, 1, // (Subtarget.hasCaymanISA())
/*60082*/       OPC_EmitInteger, MVT::i32, 1, 
/*60085*/       OPC_EmitInteger, MVT::i32, 0, 
/*60088*/       OPC_EmitInteger, MVT::i32, 0, 
/*60091*/       OPC_EmitInteger, MVT::i32, 0, 
/*60094*/       OPC_EmitInteger, MVT::i32, 0, 
/*60097*/       OPC_EmitInteger, MVT::i32, 0, 
/*60100*/       OPC_EmitInteger, MVT::i32, 1, 
/*60103*/       OPC_EmitInteger, MVT::i32, 0, 
/*60106*/       OPC_EmitInteger, MVT::i32, 0, 
/*60109*/       OPC_EmitInteger, MVT::i32, 0, 
/*60112*/       OPC_EmitInteger, MVT::i32, 0, 
/*60115*/       OPC_EmitInteger, MVT::i32, 0, 
/*60118*/       OPC_EmitInteger, MVT::i32, 0, 
/*60121*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60133*/       OPC_EmitInteger, MVT::i32, 1, 
/*60136*/       OPC_EmitInteger, MVT::i32, 0, 
/*60139*/       OPC_EmitInteger, MVT::i32, 0, 
/*60142*/       OPC_EmitInteger, MVT::i32, 0, 
/*60145*/       OPC_EmitInteger, MVT::i32, 0, 
/*60148*/       OPC_EmitInteger, MVT::i32, 0, 
/*60151*/       OPC_EmitInteger, MVT::i32, 0, 
/*60154*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60166*/       OPC_EmitInteger, MVT::i32, 1, 
/*60169*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60172*/       OPC_EmitInteger, MVT::i32, 0, 
/*60175*/       OPC_EmitInteger, MVT::i32, 0, 
/*60178*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60198*/       OPC_EmitInteger, MVT::i32, 0, 
/*60201*/       OPC_EmitInteger, MVT::i32, 0, 
/*60204*/       OPC_EmitInteger, MVT::i32, 0, 
/*60207*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60219*/       OPC_EmitInteger, MVT::i32, 1, 
/*60222*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60225*/       OPC_EmitInteger, MVT::i32, 0, 
/*60228*/       OPC_EmitInteger, MVT::i32, 0, 
/*60231*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60258*/       OPC_EmitInteger, MVT::i32, 0, 
/*60261*/       OPC_EmitInteger, MVT::i32, 0, 
/*60264*/       OPC_EmitInteger, MVT::i32, 0, 
/*60267*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60279*/       OPC_EmitInteger, MVT::i32, 1, 
/*60282*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60285*/       OPC_EmitInteger, MVT::i32, 0, 
/*60288*/       OPC_EmitInteger, MVT::i32, 0, 
/*60291*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*60311*/     /*Scope*/ 27, /*->60339*/
/*60312*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60314*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*60322*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60331*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*60339*/     0, /*End of Scope*/
/*60340*/   /*SwitchOpcode*/ 40, TARGET_VAL(ISD::FSUB),// ->60383
/*60343*/     OPC_RecordChild0, // #0 = $src0
/*60344*/     OPC_RecordChild1, // #1 = $src1
/*60345*/     OPC_SwitchType /*2 cases */, 11, MVT::f64,// ->60359
/*60348*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60350*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fsub:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                // Dst: (V_SUB_F64:f64 f64:f64:$src0, f64:f64:$src1)
/*60359*/     /*SwitchType*/ 21, MVT::f32,// ->60382
/*60361*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60363*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*60366*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*60369*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*60382*/     0, // EndSwitchType
/*60383*/   /*SwitchOpcode*/ 103|128,14/*1895*/, TARGET_VAL(ISD::FROUND),// ->62282
/*60387*/     OPC_RecordChild0, // #0 = $x
/*60388*/     OPC_CheckType, MVT::f32,
/*60390*/     OPC_Scope, 47|128,7/*943*/, /*->61336*/ // 2 children in Scope
/*60393*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*60395*/       OPC_EmitInteger, MVT::i32, 0, 
/*60398*/       OPC_EmitInteger, MVT::i32, 0, 
/*60401*/       OPC_EmitInteger, MVT::i32, 0, 
/*60404*/       OPC_EmitInteger, MVT::i32, 0, 
/*60407*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60419*/       OPC_EmitInteger, MVT::i32, 0, 
/*60422*/       OPC_EmitInteger, MVT::i32, 0, 
/*60425*/       OPC_EmitInteger, MVT::i32, 0, 
/*60428*/       OPC_EmitInteger, MVT::i32, 0, 
/*60431*/       OPC_EmitInteger, MVT::i32, 1, 
/*60434*/       OPC_EmitInteger, MVT::i32, 0, 
/*60437*/       OPC_EmitInteger, MVT::i32, 0, 
/*60440*/       OPC_EmitInteger, MVT::i32, 0, 
/*60443*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*60446*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15
/*60454*/       OPC_EmitInteger, MVT::i32, 0, 
/*60457*/       OPC_EmitInteger, MVT::i32, 0, 
/*60460*/       OPC_EmitInteger, MVT::i32, 0, 
/*60463*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60475*/       OPC_EmitInteger, MVT::i32, 1, 
/*60478*/       OPC_EmitInteger, MVT::i32, 0, 
/*60481*/       OPC_EmitInteger, MVT::i32, 0, 
/*60484*/       OPC_EmitInteger, MVT::i32, 0, 
/*60487*/       OPC_EmitInteger, MVT::i32, 0, 
/*60490*/       OPC_EmitInteger, MVT::i32, 0, 
/*60493*/       OPC_EmitInteger, MVT::i32, 0, 
/*60496*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60508*/       OPC_EmitInteger, MVT::i32, 1, 
/*60511*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60514*/       OPC_EmitInteger, MVT::i32, 0, 
/*60517*/       OPC_EmitInteger, MVT::i32, 0, 
/*60520*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 20, 21, 22, 23, 0, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*60540*/       OPC_EmitInteger, MVT::i32, 0, 
/*60543*/       OPC_EmitInteger, MVT::i32, 0, 
/*60546*/       OPC_EmitInteger, MVT::i32, 0, 
/*60549*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60561*/       OPC_EmitInteger, MVT::i32, 1, 
/*60564*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60567*/       OPC_EmitInteger, MVT::i32, 0, 
/*60570*/       OPC_EmitInteger, MVT::i32, 0, 
/*60573*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*60600*/       OPC_EmitInteger, MVT::i32, 0, 
/*60603*/       OPC_EmitInteger, MVT::i32, 0, 
/*60606*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60618*/       OPC_EmitInteger, MVT::i32, 1, 
/*60621*/       OPC_EmitInteger, MVT::i32, 0, 
/*60624*/       OPC_EmitInteger, MVT::i32, 0, 
/*60627*/       OPC_EmitInteger, MVT::i32, 0, 
/*60630*/       OPC_EmitInteger, MVT::i32, 0, 
/*60633*/       OPC_EmitInteger, MVT::i32, 0, 
/*60636*/       OPC_EmitInteger, MVT::i32, 0, 
/*60639*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60651*/       OPC_EmitInteger, MVT::i32, 1, 
/*60654*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60657*/       OPC_EmitInteger, MVT::i32, 0, 
/*60660*/       OPC_EmitInteger, MVT::i32, 0, 
/*60663*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 45, 46, 47, 48, 0, 49, 50, 51, 52, 53, 54, 55, 56,  // Results = #57
/*60683*/       OPC_EmitInteger, MVT::i32, 0, 
/*60686*/       OPC_EmitInteger, MVT::i32, 0, 
/*60689*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60701*/       OPC_EmitInteger, MVT::i32, 1, 
/*60704*/       OPC_EmitInteger, MVT::i32, 0, 
/*60707*/       OPC_EmitInteger, MVT::i32, 0, 
/*60710*/       OPC_EmitInteger, MVT::i32, 0, 
/*60713*/       OPC_EmitInteger, MVT::i32, 0, 
/*60716*/       OPC_EmitInteger, MVT::i32, 0, 
/*60719*/       OPC_EmitInteger, MVT::i32, 0, 
/*60722*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60734*/       OPC_EmitInteger, MVT::i32, 1, 
/*60737*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60740*/       OPC_EmitInteger, MVT::i32, 0, 
/*60743*/       OPC_EmitInteger, MVT::i32, 0, 
/*60746*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 61, 62, 63, 64, 0, 65, 66, 67, 68, 69, 70, 71, 72,  // Results = #73
/*60766*/       OPC_EmitInteger, MVT::i32, 0, 
/*60769*/       OPC_EmitInteger, MVT::i32, 0, 
/*60772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60784*/       OPC_EmitInteger, MVT::i32, 1, 
/*60787*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60790*/       OPC_EmitInteger, MVT::i32, 0, 
/*60793*/       OPC_EmitInteger, MVT::i32, 0, 
/*60796*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 41, 42, 43, 44, 57, 58, 59, 60, 73, 74, 75, 76, 77, 78, 79, 80,  // Results = #81
/*60821*/       OPC_EmitInteger, MVT::i32, 0, 
/*60824*/       OPC_EmitInteger, MVT::i32, 0, 
/*60827*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60839*/       OPC_EmitInteger, MVT::i32, 0, 
/*60842*/       OPC_EmitInteger, MVT::i32, 0, 
/*60845*/       OPC_EmitInteger, MVT::i32, 0, 
/*60848*/       OPC_EmitInteger, MVT::i32, 0, 
/*60851*/       OPC_EmitInteger, MVT::i32, 1, 
/*60854*/       OPC_EmitInteger, MVT::i32, 0, 
/*60857*/       OPC_EmitInteger, MVT::i32, 0, 
/*60860*/       OPC_EmitInteger, MVT::i32, 0, 
/*60863*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*60866*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 93,  // Results = #94
/*60874*/       OPC_EmitInteger, MVT::i32, 0, 
/*60877*/       OPC_EmitInteger, MVT::i32, 0, 
/*60880*/       OPC_EmitInteger, MVT::i32, 0, 
/*60883*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60895*/       OPC_EmitInteger, MVT::i32, 1, 
/*60898*/       OPC_EmitInteger, MVT::i32, 0, 
/*60901*/       OPC_EmitInteger, MVT::i32, 0, 
/*60904*/       OPC_EmitInteger, MVT::i32, 0, 
/*60907*/       OPC_EmitInteger, MVT::i32, 0, 
/*60910*/       OPC_EmitInteger, MVT::i32, 0, 
/*60913*/       OPC_EmitInteger, MVT::i32, 0, 
/*60916*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60928*/       OPC_EmitInteger, MVT::i32, 1, 
/*60931*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60934*/       OPC_EmitInteger, MVT::i32, 0, 
/*60937*/       OPC_EmitInteger, MVT::i32, 0, 
/*60940*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 99, 100, 101, 102, 0, 103, 104, 105, 106, 107, 108, 109, 110,  // Results = #111
/*60960*/       OPC_EmitInteger, MVT::i32, 0, 
/*60963*/       OPC_EmitInteger, MVT::i32, 0, 
/*60966*/       OPC_EmitInteger, MVT::i32, 0, 
/*60969*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60981*/       OPC_EmitInteger, MVT::i32, 1, 
/*60984*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60987*/       OPC_EmitInteger, MVT::i32, 0, 
/*60990*/       OPC_EmitInteger, MVT::i32, 0, 
/*60993*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 111, 112, 113, 114, 115, 116, 117, 118, 119,  // Results = #120
/*61020*/       OPC_EmitInteger, MVT::i32, 0, 
/*61023*/       OPC_EmitInteger, MVT::i32, 0, 
/*61026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61038*/       OPC_EmitInteger, MVT::i32, 1, 
/*61041*/       OPC_EmitInteger, MVT::i32, 0, 
/*61044*/       OPC_EmitInteger, MVT::i32, 0, 
/*61047*/       OPC_EmitInteger, MVT::i32, 0, 
/*61050*/       OPC_EmitInteger, MVT::i32, 0, 
/*61053*/       OPC_EmitInteger, MVT::i32, 0, 
/*61056*/       OPC_EmitInteger, MVT::i32, 0, 
/*61059*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61071*/       OPC_EmitInteger, MVT::i32, 1, 
/*61074*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61077*/       OPC_EmitInteger, MVT::i32, 0, 
/*61080*/       OPC_EmitInteger, MVT::i32, 0, 
/*61083*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 124, 125, 126, 127, 0, 0|128,1/*128*/, 1|128,1/*129*/, 2|128,1/*130*/, 3|128,1/*131*/, 4|128,1/*132*/, 5|128,1/*133*/, 6|128,1/*134*/, 7|128,1/*135*/,  // Results = #136
/*61111*/       OPC_EmitInteger, MVT::i32, 0, 
/*61114*/       OPC_EmitInteger, MVT::i32, 0, 
/*61117*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61129*/       OPC_EmitInteger, MVT::i32, 1, 
/*61132*/       OPC_EmitInteger, MVT::i32, 0, 
/*61135*/       OPC_EmitInteger, MVT::i32, 0, 
/*61138*/       OPC_EmitInteger, MVT::i32, 0, 
/*61141*/       OPC_EmitInteger, MVT::i32, 0, 
/*61144*/       OPC_EmitInteger, MVT::i32, 0, 
/*61147*/       OPC_EmitInteger, MVT::i32, 0, 
/*61150*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61162*/       OPC_EmitInteger, MVT::i32, 1, 
/*61165*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61168*/       OPC_EmitInteger, MVT::i32, 0, 
/*61171*/       OPC_EmitInteger, MVT::i32, 0, 
/*61174*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12|128,1/*140*/, 13|128,1/*141*/, 14|128,1/*142*/, 15|128,1/*143*/, 0, 16|128,1/*144*/, 17|128,1/*145*/, 18|128,1/*146*/, 19|128,1/*147*/, 20|128,1/*148*/, 21|128,1/*149*/, 22|128,1/*150*/, 23|128,1/*151*/,  // Results = #152
/*61206*/       OPC_EmitInteger, MVT::i32, 0, 
/*61209*/       OPC_EmitInteger, MVT::i32, 0, 
/*61212*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61224*/       OPC_EmitInteger, MVT::i32, 1, 
/*61227*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61230*/       OPC_EmitInteger, MVT::i32, 0, 
/*61233*/       OPC_EmitInteger, MVT::i32, 0, 
/*61236*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 85, 86, 120, 121, 122, 123, 8|128,1/*136*/, 9|128,1/*137*/, 10|128,1/*138*/, 11|128,1/*139*/, 24|128,1/*152*/, 25|128,1/*153*/, 26|128,1/*154*/, 27|128,1/*155*/, 28|128,1/*156*/, 29|128,1/*157*/, 30|128,1/*158*/, 31|128,1/*159*/,  // Results = #160
/*61273*/       OPC_EmitInteger, MVT::i32, 0, 
/*61276*/       OPC_EmitInteger, MVT::i32, 0, 
/*61279*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61291*/       OPC_EmitInteger, MVT::i32, 1, 
/*61294*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61297*/       OPC_EmitInteger, MVT::i32, 0, 
/*61300*/       OPC_EmitInteger, MVT::i32, 0, 
/*61303*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 81, 82, 83, 84, 32|128,1/*160*/, 33|128,1/*161*/, 34|128,1/*162*/, 35|128,1/*163*/, 36|128,1/*164*/, 37|128,1/*165*/, 38|128,1/*166*/, 39|128,1/*167*/, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_r600:f32 ?:f32:$x, (CNDGE_r600:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)), (CNDGT_r600:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)))
/*61336*/     /*Scope*/ 47|128,7/*943*/, /*->62281*/
/*61338*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61340*/       OPC_EmitInteger, MVT::i32, 0, 
/*61343*/       OPC_EmitInteger, MVT::i32, 0, 
/*61346*/       OPC_EmitInteger, MVT::i32, 0, 
/*61349*/       OPC_EmitInteger, MVT::i32, 0, 
/*61352*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61364*/       OPC_EmitInteger, MVT::i32, 0, 
/*61367*/       OPC_EmitInteger, MVT::i32, 0, 
/*61370*/       OPC_EmitInteger, MVT::i32, 0, 
/*61373*/       OPC_EmitInteger, MVT::i32, 0, 
/*61376*/       OPC_EmitInteger, MVT::i32, 1, 
/*61379*/       OPC_EmitInteger, MVT::i32, 0, 
/*61382*/       OPC_EmitInteger, MVT::i32, 0, 
/*61385*/       OPC_EmitInteger, MVT::i32, 0, 
/*61388*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*61391*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15
/*61399*/       OPC_EmitInteger, MVT::i32, 0, 
/*61402*/       OPC_EmitInteger, MVT::i32, 0, 
/*61405*/       OPC_EmitInteger, MVT::i32, 0, 
/*61408*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61420*/       OPC_EmitInteger, MVT::i32, 1, 
/*61423*/       OPC_EmitInteger, MVT::i32, 0, 
/*61426*/       OPC_EmitInteger, MVT::i32, 0, 
/*61429*/       OPC_EmitInteger, MVT::i32, 0, 
/*61432*/       OPC_EmitInteger, MVT::i32, 0, 
/*61435*/       OPC_EmitInteger, MVT::i32, 0, 
/*61438*/       OPC_EmitInteger, MVT::i32, 0, 
/*61441*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61453*/       OPC_EmitInteger, MVT::i32, 1, 
/*61456*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61459*/       OPC_EmitInteger, MVT::i32, 0, 
/*61462*/       OPC_EmitInteger, MVT::i32, 0, 
/*61465*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 20, 21, 22, 23, 0, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*61485*/       OPC_EmitInteger, MVT::i32, 0, 
/*61488*/       OPC_EmitInteger, MVT::i32, 0, 
/*61491*/       OPC_EmitInteger, MVT::i32, 0, 
/*61494*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61506*/       OPC_EmitInteger, MVT::i32, 1, 
/*61509*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61512*/       OPC_EmitInteger, MVT::i32, 0, 
/*61515*/       OPC_EmitInteger, MVT::i32, 0, 
/*61518*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*61545*/       OPC_EmitInteger, MVT::i32, 0, 
/*61548*/       OPC_EmitInteger, MVT::i32, 0, 
/*61551*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61563*/       OPC_EmitInteger, MVT::i32, 1, 
/*61566*/       OPC_EmitInteger, MVT::i32, 0, 
/*61569*/       OPC_EmitInteger, MVT::i32, 0, 
/*61572*/       OPC_EmitInteger, MVT::i32, 0, 
/*61575*/       OPC_EmitInteger, MVT::i32, 0, 
/*61578*/       OPC_EmitInteger, MVT::i32, 0, 
/*61581*/       OPC_EmitInteger, MVT::i32, 0, 
/*61584*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61596*/       OPC_EmitInteger, MVT::i32, 1, 
/*61599*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61602*/       OPC_EmitInteger, MVT::i32, 0, 
/*61605*/       OPC_EmitInteger, MVT::i32, 0, 
/*61608*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 45, 46, 47, 48, 0, 49, 50, 51, 52, 53, 54, 55, 56,  // Results = #57
/*61628*/       OPC_EmitInteger, MVT::i32, 0, 
/*61631*/       OPC_EmitInteger, MVT::i32, 0, 
/*61634*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61646*/       OPC_EmitInteger, MVT::i32, 1, 
/*61649*/       OPC_EmitInteger, MVT::i32, 0, 
/*61652*/       OPC_EmitInteger, MVT::i32, 0, 
/*61655*/       OPC_EmitInteger, MVT::i32, 0, 
/*61658*/       OPC_EmitInteger, MVT::i32, 0, 
/*61661*/       OPC_EmitInteger, MVT::i32, 0, 
/*61664*/       OPC_EmitInteger, MVT::i32, 0, 
/*61667*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61679*/       OPC_EmitInteger, MVT::i32, 1, 
/*61682*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61685*/       OPC_EmitInteger, MVT::i32, 0, 
/*61688*/       OPC_EmitInteger, MVT::i32, 0, 
/*61691*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 61, 62, 63, 64, 0, 65, 66, 67, 68, 69, 70, 71, 72,  // Results = #73
/*61711*/       OPC_EmitInteger, MVT::i32, 0, 
/*61714*/       OPC_EmitInteger, MVT::i32, 0, 
/*61717*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61729*/       OPC_EmitInteger, MVT::i32, 1, 
/*61732*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61735*/       OPC_EmitInteger, MVT::i32, 0, 
/*61738*/       OPC_EmitInteger, MVT::i32, 0, 
/*61741*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 41, 42, 43, 44, 57, 58, 59, 60, 73, 74, 75, 76, 77, 78, 79, 80,  // Results = #81
/*61766*/       OPC_EmitInteger, MVT::i32, 0, 
/*61769*/       OPC_EmitInteger, MVT::i32, 0, 
/*61772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61784*/       OPC_EmitInteger, MVT::i32, 0, 
/*61787*/       OPC_EmitInteger, MVT::i32, 0, 
/*61790*/       OPC_EmitInteger, MVT::i32, 0, 
/*61793*/       OPC_EmitInteger, MVT::i32, 0, 
/*61796*/       OPC_EmitInteger, MVT::i32, 1, 
/*61799*/       OPC_EmitInteger, MVT::i32, 0, 
/*61802*/       OPC_EmitInteger, MVT::i32, 0, 
/*61805*/       OPC_EmitInteger, MVT::i32, 0, 
/*61808*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*61811*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 93,  // Results = #94
/*61819*/       OPC_EmitInteger, MVT::i32, 0, 
/*61822*/       OPC_EmitInteger, MVT::i32, 0, 
/*61825*/       OPC_EmitInteger, MVT::i32, 0, 
/*61828*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61840*/       OPC_EmitInteger, MVT::i32, 1, 
/*61843*/       OPC_EmitInteger, MVT::i32, 0, 
/*61846*/       OPC_EmitInteger, MVT::i32, 0, 
/*61849*/       OPC_EmitInteger, MVT::i32, 0, 
/*61852*/       OPC_EmitInteger, MVT::i32, 0, 
/*61855*/       OPC_EmitInteger, MVT::i32, 0, 
/*61858*/       OPC_EmitInteger, MVT::i32, 0, 
/*61861*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61873*/       OPC_EmitInteger, MVT::i32, 1, 
/*61876*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61879*/       OPC_EmitInteger, MVT::i32, 0, 
/*61882*/       OPC_EmitInteger, MVT::i32, 0, 
/*61885*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 99, 100, 101, 102, 0, 103, 104, 105, 106, 107, 108, 109, 110,  // Results = #111
/*61905*/       OPC_EmitInteger, MVT::i32, 0, 
/*61908*/       OPC_EmitInteger, MVT::i32, 0, 
/*61911*/       OPC_EmitInteger, MVT::i32, 0, 
/*61914*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61926*/       OPC_EmitInteger, MVT::i32, 1, 
/*61929*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61932*/       OPC_EmitInteger, MVT::i32, 0, 
/*61935*/       OPC_EmitInteger, MVT::i32, 0, 
/*61938*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 111, 112, 113, 114, 115, 116, 117, 118, 119,  // Results = #120
/*61965*/       OPC_EmitInteger, MVT::i32, 0, 
/*61968*/       OPC_EmitInteger, MVT::i32, 0, 
/*61971*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61983*/       OPC_EmitInteger, MVT::i32, 1, 
/*61986*/       OPC_EmitInteger, MVT::i32, 0, 
/*61989*/       OPC_EmitInteger, MVT::i32, 0, 
/*61992*/       OPC_EmitInteger, MVT::i32, 0, 
/*61995*/       OPC_EmitInteger, MVT::i32, 0, 
/*61998*/       OPC_EmitInteger, MVT::i32, 0, 
/*62001*/       OPC_EmitInteger, MVT::i32, 0, 
/*62004*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62016*/       OPC_EmitInteger, MVT::i32, 1, 
/*62019*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62022*/       OPC_EmitInteger, MVT::i32, 0, 
/*62025*/       OPC_EmitInteger, MVT::i32, 0, 
/*62028*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 124, 125, 126, 127, 0, 0|128,1/*128*/, 1|128,1/*129*/, 2|128,1/*130*/, 3|128,1/*131*/, 4|128,1/*132*/, 5|128,1/*133*/, 6|128,1/*134*/, 7|128,1/*135*/,  // Results = #136
/*62056*/       OPC_EmitInteger, MVT::i32, 0, 
/*62059*/       OPC_EmitInteger, MVT::i32, 0, 
/*62062*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62074*/       OPC_EmitInteger, MVT::i32, 1, 
/*62077*/       OPC_EmitInteger, MVT::i32, 0, 
/*62080*/       OPC_EmitInteger, MVT::i32, 0, 
/*62083*/       OPC_EmitInteger, MVT::i32, 0, 
/*62086*/       OPC_EmitInteger, MVT::i32, 0, 
/*62089*/       OPC_EmitInteger, MVT::i32, 0, 
/*62092*/       OPC_EmitInteger, MVT::i32, 0, 
/*62095*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62107*/       OPC_EmitInteger, MVT::i32, 1, 
/*62110*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62113*/       OPC_EmitInteger, MVT::i32, 0, 
/*62116*/       OPC_EmitInteger, MVT::i32, 0, 
/*62119*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12|128,1/*140*/, 13|128,1/*141*/, 14|128,1/*142*/, 15|128,1/*143*/, 0, 16|128,1/*144*/, 17|128,1/*145*/, 18|128,1/*146*/, 19|128,1/*147*/, 20|128,1/*148*/, 21|128,1/*149*/, 22|128,1/*150*/, 23|128,1/*151*/,  // Results = #152
/*62151*/       OPC_EmitInteger, MVT::i32, 0, 
/*62154*/       OPC_EmitInteger, MVT::i32, 0, 
/*62157*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62169*/       OPC_EmitInteger, MVT::i32, 1, 
/*62172*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62175*/       OPC_EmitInteger, MVT::i32, 0, 
/*62178*/       OPC_EmitInteger, MVT::i32, 0, 
/*62181*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 85, 86, 120, 121, 122, 123, 8|128,1/*136*/, 9|128,1/*137*/, 10|128,1/*138*/, 11|128,1/*139*/, 24|128,1/*152*/, 25|128,1/*153*/, 26|128,1/*154*/, 27|128,1/*155*/, 28|128,1/*156*/, 29|128,1/*157*/, 30|128,1/*158*/, 31|128,1/*159*/,  // Results = #160
/*62218*/       OPC_EmitInteger, MVT::i32, 0, 
/*62221*/       OPC_EmitInteger, MVT::i32, 0, 
/*62224*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62236*/       OPC_EmitInteger, MVT::i32, 1, 
/*62239*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62242*/       OPC_EmitInteger, MVT::i32, 0, 
/*62245*/       OPC_EmitInteger, MVT::i32, 0, 
/*62248*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 81, 82, 83, 84, 32|128,1/*160*/, 33|128,1/*161*/, 34|128,1/*162*/, 35|128,1/*163*/, 36|128,1/*164*/, 37|128,1/*165*/, 38|128,1/*166*/, 39|128,1/*167*/, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_eg:f32 ?:f32:$x, (CNDGE_eg:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)), (CNDGT_eg:i32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x)))
/*62281*/     0, /*End of Scope*/
/*62282*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->62346
/*62285*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62286*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62287*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*62288*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->62317
/*62291*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62293*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*62296*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*62299*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*62302*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62317*/     /*SwitchType*/ 26, MVT::f64,// ->62345
/*62319*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62321*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*62324*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*62327*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*62330*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62345*/     0, // EndSwitchType
/*62346*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->62410
/*62349*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62350*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62351*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*62352*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->62381
/*62355*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62357*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*62360*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*62363*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*62366*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62381*/     /*SwitchType*/ 26, MVT::f64,// ->62409
/*62383*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62385*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*62388*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*62391*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*62394*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62409*/     0, // EndSwitchType
/*62410*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMINNUM),// ->62463
/*62413*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62414*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62415*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->62439
/*62418*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62420*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62423*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62426*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62439*/     /*SwitchType*/ 21, MVT::f64,// ->62462
/*62441*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62443*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62446*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62449*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62462*/     0, // EndSwitchType
/*62463*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMAXNUM),// ->62516
/*62466*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62467*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62468*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->62492
/*62471*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62473*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62476*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62479*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62492*/     /*SwitchType*/ 21, MVT::f64,// ->62515
/*62494*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62496*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62499*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62502*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62515*/     0, // EndSwitchType
/*62516*/   /*SwitchOpcode*/ 52, TARGET_VAL(AMDGPUISD::LDEXP),// ->62571
/*62519*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62520*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62521*/     OPC_CheckChild1Type, MVT::i32,
/*62523*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->62547
/*62526*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62528*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62531*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62534*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62547*/     /*SwitchType*/ 21, MVT::f64,// ->62570
/*62549*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62551*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62554*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62557*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62570*/     0, // EndSwitchType
/*62571*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->62601
/*62574*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62575*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62576*/     OPC_CheckChild1Type, MVT::i32,
/*62578*/     OPC_CheckType, MVT::f64,
/*62580*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62582*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62585*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62588*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62601*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_ROUND),// ->62623
/*62604*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62605*/     OPC_CheckType, MVT::f32,
/*62607*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62609*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62612*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62623*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_EXTEND),// ->62645
/*62626*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62627*/     OPC_CheckType, MVT::f64,
/*62629*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62631*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62634*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62645*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::RSQ),// ->62687
/*62648*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62649*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->62668
/*62652*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62654*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62657*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62668*/     /*SwitchType*/ 16, MVT::f64,// ->62686
/*62670*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62672*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62675*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62686*/     0, // EndSwitchType
/*62687*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP16_TO_FP),// ->62705
/*62690*/     OPC_RecordChild0, // #0 = $src0
/*62691*/     OPC_CheckChild0Type, MVT::i32,
/*62693*/     OPC_CheckType, MVT::f32,
/*62695*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62697*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*62705*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->62723
/*62708*/     OPC_RecordChild0, // #0 = $src0
/*62709*/     OPC_CheckChild0Type, MVT::i32,
/*62711*/     OPC_CheckType, MVT::f32,
/*62713*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62715*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*62723*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->62741
/*62726*/     OPC_RecordChild0, // #0 = $src0
/*62727*/     OPC_CheckChild0Type, MVT::i32,
/*62729*/     OPC_CheckType, MVT::f32,
/*62731*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62733*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*62741*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->62759
/*62744*/     OPC_RecordChild0, // #0 = $src0
/*62745*/     OPC_CheckChild0Type, MVT::i32,
/*62747*/     OPC_CheckType, MVT::f32,
/*62749*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62751*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*62759*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->62777
/*62762*/     OPC_RecordChild0, // #0 = $src0
/*62763*/     OPC_CheckChild0Type, MVT::i32,
/*62765*/     OPC_CheckType, MVT::f32,
/*62767*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62769*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*62777*/   /*SwitchOpcode*/ 36|128,15/*1956*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->64737
/*62781*/     OPC_RecordChild0, // #0 = $vec
/*62782*/     OPC_RecordChild1, // #1 = $val
/*62783*/     OPC_Scope, 60|128,6/*828*/, /*->63614*/ // 6 children in Scope
/*62786*/       OPC_CheckChild1Type, MVT::i32,
/*62788*/       OPC_Scope, 118, /*->62908*/ // 17 children in Scope
/*62790*/         OPC_MoveChild, 2,
/*62792*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62795*/         OPC_RecordChild0, // #2 = $idx
/*62796*/         OPC_RecordChild1, // #3 = $off
/*62797*/         OPC_MoveChild, 1,
/*62799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62802*/         OPC_MoveParent,
/*62803*/         OPC_CheckType, MVT::i32,
/*62805*/         OPC_MoveParent,
/*62806*/         OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->62832
/*62809*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62811*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62818*/           OPC_EmitConvertToTarget, 3,
/*62820*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62832*/         /*SwitchType*/ 23, MVT::v4i32,// ->62857
/*62834*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62836*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62843*/           OPC_EmitConvertToTarget, 3,
/*62845*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62857*/         /*SwitchType*/ 23, MVT::v8i32,// ->62882
/*62859*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62861*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62868*/           OPC_EmitConvertToTarget, 3,
/*62870*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62882*/         /*SwitchType*/ 23, MVT::v16i32,// ->62907
/*62884*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62886*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62893*/           OPC_EmitConvertToTarget, 3,
/*62895*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62907*/         0, // EndSwitchType
/*62908*/       /*Scope*/ 110, /*->63019*/
/*62909*/         OPC_CheckChild2Integer, 0, 
/*62911*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62948
/*62914*/           OPC_Scope, 15, /*->62931*/ // 2 children in Scope
/*62916*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62918*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62921*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62931*/           /*Scope*/ 15, /*->62947*/
/*62932*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62934*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62937*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62947*/           0, /*End of Scope*/
/*62948*/         /*SwitchType*/ 34, MVT::v2i32,// ->62984
/*62950*/           OPC_Scope, 15, /*->62967*/ // 2 children in Scope
/*62952*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62954*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62957*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62967*/           /*Scope*/ 15, /*->62983*/
/*62968*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62970*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62973*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62983*/           0, /*End of Scope*/
/*62984*/         /*SwitchType*/ 15, MVT::v8i32,// ->63001
/*62986*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62988*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62991*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*63001*/         /*SwitchType*/ 15, MVT::v16i32,// ->63018
/*63003*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63005*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63008*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*63018*/         0, // EndSwitchType
/*63019*/       /*Scope*/ 110, /*->63130*/
/*63020*/         OPC_CheckChild2Integer, 1, 
/*63022*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->63059
/*63025*/           OPC_Scope, 15, /*->63042*/ // 2 children in Scope
/*63027*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63029*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63032*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*63042*/           /*Scope*/ 15, /*->63058*/
/*63043*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63045*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63048*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*63058*/           0, /*End of Scope*/
/*63059*/         /*SwitchType*/ 34, MVT::v2i32,// ->63095
/*63061*/           OPC_Scope, 15, /*->63078*/ // 2 children in Scope
/*63063*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63065*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63068*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*63078*/           /*Scope*/ 15, /*->63094*/
/*63079*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63081*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63084*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*63094*/           0, /*End of Scope*/
/*63095*/         /*SwitchType*/ 15, MVT::v8i32,// ->63112
/*63097*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63099*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63102*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*63112*/         /*SwitchType*/ 15, MVT::v16i32,// ->63129
/*63114*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63116*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63119*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*63129*/         0, // EndSwitchType
/*63130*/       /*Scope*/ 91, /*->63222*/
/*63131*/         OPC_CheckChild2Integer, 2, 
/*63133*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->63170
/*63136*/           OPC_Scope, 15, /*->63153*/ // 2 children in Scope
/*63138*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63140*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63143*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*63153*/           /*Scope*/ 15, /*->63169*/
/*63154*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63156*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63159*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*63169*/           0, /*End of Scope*/
/*63170*/         /*SwitchType*/ 15, MVT::v2i32,// ->63187
/*63172*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63174*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63177*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*63187*/         /*SwitchType*/ 15, MVT::v8i32,// ->63204
/*63189*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63191*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63194*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*63204*/         /*SwitchType*/ 15, MVT::v16i32,// ->63221
/*63206*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63208*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63211*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*63221*/         0, // EndSwitchType
/*63222*/       /*Scope*/ 74, /*->63297*/
/*63223*/         OPC_CheckChild2Integer, 3, 
/*63225*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->63262
/*63228*/           OPC_Scope, 15, /*->63245*/ // 2 children in Scope
/*63230*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63232*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63235*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*63245*/           /*Scope*/ 15, /*->63261*/
/*63246*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63248*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63251*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*63261*/           0, /*End of Scope*/
/*63262*/         /*SwitchType*/ 15, MVT::v8i32,// ->63279
/*63264*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63266*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63269*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*63279*/         /*SwitchType*/ 15, MVT::v16i32,// ->63296
/*63281*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63283*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63286*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*63296*/         0, // EndSwitchType
/*63297*/       /*Scope*/ 38, /*->63336*/
/*63298*/         OPC_CheckChild2Integer, 4, 
/*63300*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->63318
/*63303*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63305*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63308*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*63318*/         /*SwitchType*/ 15, MVT::v16i32,// ->63335
/*63320*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63322*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63325*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*63335*/         0, // EndSwitchType
/*63336*/       /*Scope*/ 38, /*->63375*/
/*63337*/         OPC_CheckChild2Integer, 5, 
/*63339*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->63357
/*63342*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63344*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63347*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*63357*/         /*SwitchType*/ 15, MVT::v16i32,// ->63374
/*63359*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63361*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63364*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*63374*/         0, // EndSwitchType
/*63375*/       /*Scope*/ 38, /*->63414*/
/*63376*/         OPC_CheckChild2Integer, 6, 
/*63378*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->63396
/*63381*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63383*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63386*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*63396*/         /*SwitchType*/ 15, MVT::v16i32,// ->63413
/*63398*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63400*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63403*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*63413*/         0, // EndSwitchType
/*63414*/       /*Scope*/ 38, /*->63453*/
/*63415*/         OPC_CheckChild2Integer, 7, 
/*63417*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->63435
/*63420*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63422*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63425*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*63435*/         /*SwitchType*/ 15, MVT::v16i32,// ->63452
/*63437*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63439*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63442*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*63452*/         0, // EndSwitchType
/*63453*/       /*Scope*/ 19, /*->63473*/
/*63454*/         OPC_CheckChild2Integer, 8, 
/*63456*/         OPC_CheckType, MVT::v16i32,
/*63458*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63460*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63463*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*63473*/       /*Scope*/ 19, /*->63493*/
/*63474*/         OPC_CheckChild2Integer, 9, 
/*63476*/         OPC_CheckType, MVT::v16i32,
/*63478*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63480*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63483*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*63493*/       /*Scope*/ 19, /*->63513*/
/*63494*/         OPC_CheckChild2Integer, 10, 
/*63496*/         OPC_CheckType, MVT::v16i32,
/*63498*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63500*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63503*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*63513*/       /*Scope*/ 19, /*->63533*/
/*63514*/         OPC_CheckChild2Integer, 11, 
/*63516*/         OPC_CheckType, MVT::v16i32,
/*63518*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63520*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63523*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*63533*/       /*Scope*/ 19, /*->63553*/
/*63534*/         OPC_CheckChild2Integer, 12, 
/*63536*/         OPC_CheckType, MVT::v16i32,
/*63538*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63540*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63543*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*63553*/       /*Scope*/ 19, /*->63573*/
/*63554*/         OPC_CheckChild2Integer, 13, 
/*63556*/         OPC_CheckType, MVT::v16i32,
/*63558*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63560*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63563*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*63573*/       /*Scope*/ 19, /*->63593*/
/*63574*/         OPC_CheckChild2Integer, 14, 
/*63576*/         OPC_CheckType, MVT::v16i32,
/*63578*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63580*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63583*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*63593*/       /*Scope*/ 19, /*->63613*/
/*63594*/         OPC_CheckChild2Integer, 15, 
/*63596*/         OPC_CheckType, MVT::v16i32,
/*63598*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63600*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63603*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*63613*/       0, /*End of Scope*/
/*63614*/     /*Scope*/ 33, /*->63648*/
/*63615*/       OPC_RecordChild2, // #2 = $index
/*63616*/       OPC_CheckChild2Type, MVT::i32,
/*63618*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->63633
/*63621*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*63633*/       /*SwitchType*/ 12, MVT::v4i32,// ->63647
/*63635*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*63647*/       0, // EndSwitchType
/*63648*/     /*Scope*/ 111, /*->63760*/
/*63649*/       OPC_CheckChild1Type, MVT::i32,
/*63651*/       OPC_RecordChild2, // #2 = $idx
/*63652*/       OPC_CheckChild2Type, MVT::i32,
/*63654*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->63681
/*63657*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63659*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63666*/         OPC_EmitInteger, MVT::i32, 0, 
/*63669*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63681*/       /*SwitchType*/ 24, MVT::v4i32,// ->63707
/*63683*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63685*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63692*/         OPC_EmitInteger, MVT::i32, 0, 
/*63695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63707*/       /*SwitchType*/ 24, MVT::v8i32,// ->63733
/*63709*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63711*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63718*/         OPC_EmitInteger, MVT::i32, 0, 
/*63721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63733*/       /*SwitchType*/ 24, MVT::v16i32,// ->63759
/*63735*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63737*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63744*/         OPC_EmitInteger, MVT::i32, 0, 
/*63747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63759*/       0, // EndSwitchType
/*63760*/     /*Scope*/ 60|128,6/*828*/, /*->64590*/
/*63762*/       OPC_CheckChild1Type, MVT::f32,
/*63764*/       OPC_Scope, 118, /*->63884*/ // 17 children in Scope
/*63766*/         OPC_MoveChild, 2,
/*63768*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*63771*/         OPC_RecordChild0, // #2 = $idx
/*63772*/         OPC_RecordChild1, // #3 = $off
/*63773*/         OPC_MoveChild, 1,
/*63775*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63778*/         OPC_MoveParent,
/*63779*/         OPC_CheckType, MVT::i32,
/*63781*/         OPC_MoveParent,
/*63782*/         OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->63808
/*63785*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63787*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63794*/           OPC_EmitConvertToTarget, 3,
/*63796*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63808*/         /*SwitchType*/ 23, MVT::v4f32,// ->63833
/*63810*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63812*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63819*/           OPC_EmitConvertToTarget, 3,
/*63821*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63833*/         /*SwitchType*/ 23, MVT::v8f32,// ->63858
/*63835*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63837*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63844*/           OPC_EmitConvertToTarget, 3,
/*63846*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63858*/         /*SwitchType*/ 23, MVT::v16f32,// ->63883
/*63860*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63862*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63869*/           OPC_EmitConvertToTarget, 3,
/*63871*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63883*/         0, // EndSwitchType
/*63884*/       /*Scope*/ 110, /*->63995*/
/*63885*/         OPC_CheckChild2Integer, 0, 
/*63887*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63924
/*63890*/           OPC_Scope, 15, /*->63907*/ // 2 children in Scope
/*63892*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63894*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63897*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63907*/           /*Scope*/ 15, /*->63923*/
/*63908*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63910*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63913*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63923*/           0, /*End of Scope*/
/*63924*/         /*SwitchType*/ 34, MVT::v2f32,// ->63960
/*63926*/           OPC_Scope, 15, /*->63943*/ // 2 children in Scope
/*63928*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63930*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63933*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63943*/           /*Scope*/ 15, /*->63959*/
/*63944*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63946*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63949*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63959*/           0, /*End of Scope*/
/*63960*/         /*SwitchType*/ 15, MVT::v8f32,// ->63977
/*63962*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63964*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63967*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*63977*/         /*SwitchType*/ 15, MVT::v16f32,// ->63994
/*63979*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63981*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63984*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*63994*/         0, // EndSwitchType
/*63995*/       /*Scope*/ 110, /*->64106*/
/*63996*/         OPC_CheckChild2Integer, 1, 
/*63998*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->64035
/*64001*/           OPC_Scope, 15, /*->64018*/ // 2 children in Scope
/*64003*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64005*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64008*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*64018*/           /*Scope*/ 15, /*->64034*/
/*64019*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64021*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64024*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*64034*/           0, /*End of Scope*/
/*64035*/         /*SwitchType*/ 34, MVT::v2f32,// ->64071
/*64037*/           OPC_Scope, 15, /*->64054*/ // 2 children in Scope
/*64039*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64041*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64044*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*64054*/           /*Scope*/ 15, /*->64070*/
/*64055*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64057*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64060*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*64070*/           0, /*End of Scope*/
/*64071*/         /*SwitchType*/ 15, MVT::v8f32,// ->64088
/*64073*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64075*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64078*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*64088*/         /*SwitchType*/ 15, MVT::v16f32,// ->64105
/*64090*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64092*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64095*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*64105*/         0, // EndSwitchType
/*64106*/       /*Scope*/ 91, /*->64198*/
/*64107*/         OPC_CheckChild2Integer, 2, 
/*64109*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->64146
/*64112*/           OPC_Scope, 15, /*->64129*/ // 2 children in Scope
/*64114*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64116*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*64119*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*64129*/           /*Scope*/ 15, /*->64145*/
/*64130*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64132*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*64135*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*64145*/           0, /*End of Scope*/
/*64146*/         /*SwitchType*/ 15, MVT::v2f32,// ->64163
/*64148*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64150*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*64153*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*64163*/         /*SwitchType*/ 15, MVT::v8f32,// ->64180
/*64165*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64167*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*64170*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*64180*/         /*SwitchType*/ 15, MVT::v16f32,// ->64197
/*64182*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64184*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*64187*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*64197*/         0, // EndSwitchType
/*64198*/       /*Scope*/ 74, /*->64273*/
/*64199*/         OPC_CheckChild2Integer, 3, 
/*64201*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->64238
/*64204*/           OPC_Scope, 15, /*->64221*/ // 2 children in Scope
/*64206*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64208*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*64211*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*64221*/           /*Scope*/ 15, /*->64237*/
/*64222*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64224*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*64227*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*64237*/           0, /*End of Scope*/
/*64238*/         /*SwitchType*/ 15, MVT::v8f32,// ->64255
/*64240*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64242*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*64245*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*64255*/         /*SwitchType*/ 15, MVT::v16f32,// ->64272
/*64257*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64259*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*64262*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*64272*/         0, // EndSwitchType
/*64273*/       /*Scope*/ 38, /*->64312*/
/*64274*/         OPC_CheckChild2Integer, 4, 
/*64276*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->64294
/*64279*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64281*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*64284*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*64294*/         /*SwitchType*/ 15, MVT::v16f32,// ->64311
/*64296*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64298*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*64301*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*64311*/         0, // EndSwitchType
/*64312*/       /*Scope*/ 38, /*->64351*/
/*64313*/         OPC_CheckChild2Integer, 5, 
/*64315*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->64333
/*64318*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*64323*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*64333*/         /*SwitchType*/ 15, MVT::v16f32,// ->64350
/*64335*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64337*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*64340*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*64350*/         0, // EndSwitchType
/*64351*/       /*Scope*/ 38, /*->64390*/
/*64352*/         OPC_CheckChild2Integer, 6, 
/*64354*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->64372
/*64357*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64359*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*64362*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*64372*/         /*SwitchType*/ 15, MVT::v16f32,// ->64389
/*64374*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64376*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*64379*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*64389*/         0, // EndSwitchType
/*64390*/       /*Scope*/ 38, /*->64429*/
/*64391*/         OPC_CheckChild2Integer, 7, 
/*64393*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->64411
/*64396*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64398*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*64401*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*64411*/         /*SwitchType*/ 15, MVT::v16f32,// ->64428
/*64413*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64415*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*64418*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*64428*/         0, // EndSwitchType
/*64429*/       /*Scope*/ 19, /*->64449*/
/*64430*/         OPC_CheckChild2Integer, 8, 
/*64432*/         OPC_CheckType, MVT::v16f32,
/*64434*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64436*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*64439*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*64449*/       /*Scope*/ 19, /*->64469*/
/*64450*/         OPC_CheckChild2Integer, 9, 
/*64452*/         OPC_CheckType, MVT::v16f32,
/*64454*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64456*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*64459*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*64469*/       /*Scope*/ 19, /*->64489*/
/*64470*/         OPC_CheckChild2Integer, 10, 
/*64472*/         OPC_CheckType, MVT::v16f32,
/*64474*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64476*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*64479*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*64489*/       /*Scope*/ 19, /*->64509*/
/*64490*/         OPC_CheckChild2Integer, 11, 
/*64492*/         OPC_CheckType, MVT::v16f32,
/*64494*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64496*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*64499*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*64509*/       /*Scope*/ 19, /*->64529*/
/*64510*/         OPC_CheckChild2Integer, 12, 
/*64512*/         OPC_CheckType, MVT::v16f32,
/*64514*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64516*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*64519*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*64529*/       /*Scope*/ 19, /*->64549*/
/*64530*/         OPC_CheckChild2Integer, 13, 
/*64532*/         OPC_CheckType, MVT::v16f32,
/*64534*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64536*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*64539*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*64549*/       /*Scope*/ 19, /*->64569*/
/*64550*/         OPC_CheckChild2Integer, 14, 
/*64552*/         OPC_CheckType, MVT::v16f32,
/*64554*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64556*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*64559*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*64569*/       /*Scope*/ 19, /*->64589*/
/*64570*/         OPC_CheckChild2Integer, 15, 
/*64572*/         OPC_CheckType, MVT::v16f32,
/*64574*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64576*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*64579*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*64589*/       0, /*End of Scope*/
/*64590*/     /*Scope*/ 33, /*->64624*/
/*64591*/       OPC_RecordChild2, // #2 = $index
/*64592*/       OPC_CheckChild2Type, MVT::i32,
/*64594*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->64609
/*64597*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*64609*/       /*SwitchType*/ 12, MVT::v4f32,// ->64623
/*64611*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*64623*/       0, // EndSwitchType
/*64624*/     /*Scope*/ 111, /*->64736*/
/*64625*/       OPC_CheckChild1Type, MVT::f32,
/*64627*/       OPC_RecordChild2, // #2 = $idx
/*64628*/       OPC_CheckChild2Type, MVT::i32,
/*64630*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->64657
/*64633*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64635*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64642*/         OPC_EmitInteger, MVT::i32, 0, 
/*64645*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64657*/       /*SwitchType*/ 24, MVT::v4f32,// ->64683
/*64659*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64661*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64668*/         OPC_EmitInteger, MVT::i32, 0, 
/*64671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64683*/       /*SwitchType*/ 24, MVT::v8f32,// ->64709
/*64685*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64687*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64694*/         OPC_EmitInteger, MVT::i32, 0, 
/*64697*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64709*/       /*SwitchType*/ 24, MVT::v16f32,// ->64735
/*64711*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64713*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64720*/         OPC_EmitInteger, MVT::i32, 0, 
/*64723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64735*/       0, // EndSwitchType
/*64736*/     0, /*End of Scope*/
/*64737*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->67218
/*64741*/     OPC_Scope, 95|128,1/*223*/, /*->64967*/ // 11 children in Scope
/*64744*/       OPC_CheckChild0Integer, 0, 
/*64746*/       OPC_CheckChild0Type, MVT::i32,
/*64748*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64749*/       OPC_CheckChild1Type, MVT::v4f32,
/*64751*/       OPC_RecordChild2, // #1 = $srcx
/*64752*/       OPC_MoveChild, 2,
/*64754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64757*/       OPC_CheckType, MVT::i32,
/*64759*/       OPC_MoveParent,
/*64760*/       OPC_RecordChild3, // #2 = $srcy
/*64761*/       OPC_MoveChild, 3,
/*64763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64766*/       OPC_CheckType, MVT::i32,
/*64768*/       OPC_MoveParent,
/*64769*/       OPC_RecordChild4, // #3 = $srcz
/*64770*/       OPC_MoveChild, 4,
/*64772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64775*/       OPC_CheckType, MVT::i32,
/*64777*/       OPC_MoveParent,
/*64778*/       OPC_RecordChild5, // #4 = $srcw
/*64779*/       OPC_MoveChild, 5,
/*64781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64784*/       OPC_CheckType, MVT::i32,
/*64786*/       OPC_MoveParent,
/*64787*/       OPC_RecordChild6, // #5 = $offsetx
/*64788*/       OPC_MoveChild, 6,
/*64790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64793*/       OPC_CheckType, MVT::i32,
/*64795*/       OPC_MoveParent,
/*64796*/       OPC_RecordChild7, // #6 = $offsety
/*64797*/       OPC_MoveChild, 7,
/*64799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64802*/       OPC_CheckType, MVT::i32,
/*64804*/       OPC_MoveParent,
/*64805*/       OPC_MoveChild, 8,
/*64807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64810*/       OPC_RecordNode, // #7 = $offsetz
/*64811*/       OPC_CheckType, MVT::i32,
/*64813*/       OPC_MoveParent,
/*64814*/       OPC_MoveChild, 9,
/*64816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64819*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64820*/       OPC_CheckType, MVT::i32,
/*64822*/       OPC_MoveParent,
/*64823*/       OPC_MoveChild, 10,
/*64825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64828*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64829*/       OPC_CheckType, MVT::i32,
/*64831*/       OPC_MoveParent,
/*64832*/       OPC_MoveChild, 11,
/*64834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64837*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64838*/       OPC_CheckType, MVT::i32,
/*64840*/       OPC_MoveParent,
/*64841*/       OPC_MoveChild, 12,
/*64843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64846*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64847*/       OPC_CheckType, MVT::i32,
/*64849*/       OPC_MoveParent,
/*64850*/       OPC_MoveChild, 13,
/*64852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64855*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64856*/       OPC_CheckType, MVT::i32,
/*64858*/       OPC_MoveParent,
/*64859*/       OPC_MoveChild, 14,
/*64861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64864*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64865*/       OPC_CheckType, MVT::i32,
/*64867*/       OPC_MoveParent,
/*64868*/       OPC_MoveChild, 15,
/*64870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64873*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64874*/       OPC_CheckType, MVT::i32,
/*64876*/       OPC_MoveParent,
/*64877*/       OPC_MoveChild, 16,
/*64879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64882*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64883*/       OPC_CheckType, MVT::i32,
/*64885*/       OPC_MoveParent,
/*64886*/       OPC_MoveChild, 17,
/*64888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64891*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64892*/       OPC_CheckType, MVT::i32,
/*64894*/       OPC_MoveParent,
/*64895*/       OPC_MoveChild, 18,
/*64897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64900*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64901*/       OPC_CheckType, MVT::i32,
/*64903*/       OPC_MoveParent,
/*64904*/       OPC_CheckType, MVT::v4f32,
/*64906*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64908*/       OPC_EmitConvertToTarget, 1,
/*64910*/       OPC_EmitConvertToTarget, 2,
/*64912*/       OPC_EmitConvertToTarget, 3,
/*64914*/       OPC_EmitConvertToTarget, 4,
/*64916*/       OPC_EmitConvertToTarget, 5,
/*64918*/       OPC_EmitConvertToTarget, 6,
/*64920*/       OPC_EmitConvertToTarget, 7,
/*64922*/       OPC_EmitConvertToTarget, 8,
/*64924*/       OPC_EmitConvertToTarget, 9,
/*64926*/       OPC_EmitConvertToTarget, 10,
/*64928*/       OPC_EmitConvertToTarget, 11,
/*64930*/       OPC_EmitConvertToTarget, 12,
/*64932*/       OPC_EmitConvertToTarget, 13,
/*64934*/       OPC_EmitConvertToTarget, 14,
/*64936*/       OPC_EmitConvertToTarget, 15,
/*64938*/       OPC_EmitConvertToTarget, 16,
/*64940*/       OPC_EmitConvertToTarget, 17,
/*64942*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64967*/     /*Scope*/ 95|128,1/*223*/, /*->65192*/
/*64969*/       OPC_CheckChild0Integer, 1, 
/*64971*/       OPC_CheckChild0Type, MVT::i32,
/*64973*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64974*/       OPC_CheckChild1Type, MVT::v4f32,
/*64976*/       OPC_RecordChild2, // #1 = $srcx
/*64977*/       OPC_MoveChild, 2,
/*64979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64982*/       OPC_CheckType, MVT::i32,
/*64984*/       OPC_MoveParent,
/*64985*/       OPC_RecordChild3, // #2 = $srcy
/*64986*/       OPC_MoveChild, 3,
/*64988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64991*/       OPC_CheckType, MVT::i32,
/*64993*/       OPC_MoveParent,
/*64994*/       OPC_RecordChild4, // #3 = $srcz
/*64995*/       OPC_MoveChild, 4,
/*64997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65000*/       OPC_CheckType, MVT::i32,
/*65002*/       OPC_MoveParent,
/*65003*/       OPC_RecordChild5, // #4 = $srcw
/*65004*/       OPC_MoveChild, 5,
/*65006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65009*/       OPC_CheckType, MVT::i32,
/*65011*/       OPC_MoveParent,
/*65012*/       OPC_RecordChild6, // #5 = $offsetx
/*65013*/       OPC_MoveChild, 6,
/*65015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65018*/       OPC_CheckType, MVT::i32,
/*65020*/       OPC_MoveParent,
/*65021*/       OPC_RecordChild7, // #6 = $offsety
/*65022*/       OPC_MoveChild, 7,
/*65024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65027*/       OPC_CheckType, MVT::i32,
/*65029*/       OPC_MoveParent,
/*65030*/       OPC_MoveChild, 8,
/*65032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65035*/       OPC_RecordNode, // #7 = $offsetz
/*65036*/       OPC_CheckType, MVT::i32,
/*65038*/       OPC_MoveParent,
/*65039*/       OPC_MoveChild, 9,
/*65041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65044*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65045*/       OPC_CheckType, MVT::i32,
/*65047*/       OPC_MoveParent,
/*65048*/       OPC_MoveChild, 10,
/*65050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65053*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65054*/       OPC_CheckType, MVT::i32,
/*65056*/       OPC_MoveParent,
/*65057*/       OPC_MoveChild, 11,
/*65059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65062*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65063*/       OPC_CheckType, MVT::i32,
/*65065*/       OPC_MoveParent,
/*65066*/       OPC_MoveChild, 12,
/*65068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65072*/       OPC_CheckType, MVT::i32,
/*65074*/       OPC_MoveParent,
/*65075*/       OPC_MoveChild, 13,
/*65077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65080*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65081*/       OPC_CheckType, MVT::i32,
/*65083*/       OPC_MoveParent,
/*65084*/       OPC_MoveChild, 14,
/*65086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65089*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65090*/       OPC_CheckType, MVT::i32,
/*65092*/       OPC_MoveParent,
/*65093*/       OPC_MoveChild, 15,
/*65095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65098*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65099*/       OPC_CheckType, MVT::i32,
/*65101*/       OPC_MoveParent,
/*65102*/       OPC_MoveChild, 16,
/*65104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65107*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65108*/       OPC_CheckType, MVT::i32,
/*65110*/       OPC_MoveParent,
/*65111*/       OPC_MoveChild, 17,
/*65113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65116*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65117*/       OPC_CheckType, MVT::i32,
/*65119*/       OPC_MoveParent,
/*65120*/       OPC_MoveChild, 18,
/*65122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65125*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65126*/       OPC_CheckType, MVT::i32,
/*65128*/       OPC_MoveParent,
/*65129*/       OPC_CheckType, MVT::v4f32,
/*65131*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65133*/       OPC_EmitConvertToTarget, 1,
/*65135*/       OPC_EmitConvertToTarget, 2,
/*65137*/       OPC_EmitConvertToTarget, 3,
/*65139*/       OPC_EmitConvertToTarget, 4,
/*65141*/       OPC_EmitConvertToTarget, 5,
/*65143*/       OPC_EmitConvertToTarget, 6,
/*65145*/       OPC_EmitConvertToTarget, 7,
/*65147*/       OPC_EmitConvertToTarget, 8,
/*65149*/       OPC_EmitConvertToTarget, 9,
/*65151*/       OPC_EmitConvertToTarget, 10,
/*65153*/       OPC_EmitConvertToTarget, 11,
/*65155*/       OPC_EmitConvertToTarget, 12,
/*65157*/       OPC_EmitConvertToTarget, 13,
/*65159*/       OPC_EmitConvertToTarget, 14,
/*65161*/       OPC_EmitConvertToTarget, 15,
/*65163*/       OPC_EmitConvertToTarget, 16,
/*65165*/       OPC_EmitConvertToTarget, 17,
/*65167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65192*/     /*Scope*/ 95|128,1/*223*/, /*->65417*/
/*65194*/       OPC_CheckChild0Integer, 2, 
/*65196*/       OPC_CheckChild0Type, MVT::i32,
/*65198*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65199*/       OPC_CheckChild1Type, MVT::v4f32,
/*65201*/       OPC_RecordChild2, // #1 = $srcx
/*65202*/       OPC_MoveChild, 2,
/*65204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65207*/       OPC_CheckType, MVT::i32,
/*65209*/       OPC_MoveParent,
/*65210*/       OPC_RecordChild3, // #2 = $srcy
/*65211*/       OPC_MoveChild, 3,
/*65213*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65216*/       OPC_CheckType, MVT::i32,
/*65218*/       OPC_MoveParent,
/*65219*/       OPC_RecordChild4, // #3 = $srcz
/*65220*/       OPC_MoveChild, 4,
/*65222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65225*/       OPC_CheckType, MVT::i32,
/*65227*/       OPC_MoveParent,
/*65228*/       OPC_RecordChild5, // #4 = $srcw
/*65229*/       OPC_MoveChild, 5,
/*65231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65234*/       OPC_CheckType, MVT::i32,
/*65236*/       OPC_MoveParent,
/*65237*/       OPC_RecordChild6, // #5 = $offsetx
/*65238*/       OPC_MoveChild, 6,
/*65240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65243*/       OPC_CheckType, MVT::i32,
/*65245*/       OPC_MoveParent,
/*65246*/       OPC_RecordChild7, // #6 = $offsety
/*65247*/       OPC_MoveChild, 7,
/*65249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65252*/       OPC_CheckType, MVT::i32,
/*65254*/       OPC_MoveParent,
/*65255*/       OPC_MoveChild, 8,
/*65257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65260*/       OPC_RecordNode, // #7 = $offsetz
/*65261*/       OPC_CheckType, MVT::i32,
/*65263*/       OPC_MoveParent,
/*65264*/       OPC_MoveChild, 9,
/*65266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65269*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65270*/       OPC_CheckType, MVT::i32,
/*65272*/       OPC_MoveParent,
/*65273*/       OPC_MoveChild, 10,
/*65275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65278*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65279*/       OPC_CheckType, MVT::i32,
/*65281*/       OPC_MoveParent,
/*65282*/       OPC_MoveChild, 11,
/*65284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65287*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65288*/       OPC_CheckType, MVT::i32,
/*65290*/       OPC_MoveParent,
/*65291*/       OPC_MoveChild, 12,
/*65293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65296*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65297*/       OPC_CheckType, MVT::i32,
/*65299*/       OPC_MoveParent,
/*65300*/       OPC_MoveChild, 13,
/*65302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65305*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65306*/       OPC_CheckType, MVT::i32,
/*65308*/       OPC_MoveParent,
/*65309*/       OPC_MoveChild, 14,
/*65311*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65314*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65315*/       OPC_CheckType, MVT::i32,
/*65317*/       OPC_MoveParent,
/*65318*/       OPC_MoveChild, 15,
/*65320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65323*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65324*/       OPC_CheckType, MVT::i32,
/*65326*/       OPC_MoveParent,
/*65327*/       OPC_MoveChild, 16,
/*65329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65332*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65333*/       OPC_CheckType, MVT::i32,
/*65335*/       OPC_MoveParent,
/*65336*/       OPC_MoveChild, 17,
/*65338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65341*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65342*/       OPC_CheckType, MVT::i32,
/*65344*/       OPC_MoveParent,
/*65345*/       OPC_MoveChild, 18,
/*65347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65350*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65351*/       OPC_CheckType, MVT::i32,
/*65353*/       OPC_MoveParent,
/*65354*/       OPC_CheckType, MVT::v4f32,
/*65356*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65358*/       OPC_EmitConvertToTarget, 1,
/*65360*/       OPC_EmitConvertToTarget, 2,
/*65362*/       OPC_EmitConvertToTarget, 3,
/*65364*/       OPC_EmitConvertToTarget, 4,
/*65366*/       OPC_EmitConvertToTarget, 5,
/*65368*/       OPC_EmitConvertToTarget, 6,
/*65370*/       OPC_EmitConvertToTarget, 7,
/*65372*/       OPC_EmitConvertToTarget, 8,
/*65374*/       OPC_EmitConvertToTarget, 9,
/*65376*/       OPC_EmitConvertToTarget, 10,
/*65378*/       OPC_EmitConvertToTarget, 11,
/*65380*/       OPC_EmitConvertToTarget, 12,
/*65382*/       OPC_EmitConvertToTarget, 13,
/*65384*/       OPC_EmitConvertToTarget, 14,
/*65386*/       OPC_EmitConvertToTarget, 15,
/*65388*/       OPC_EmitConvertToTarget, 16,
/*65390*/       OPC_EmitConvertToTarget, 17,
/*65392*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65417*/     /*Scope*/ 95|128,1/*223*/, /*->65642*/
/*65419*/       OPC_CheckChild0Integer, 3, 
/*65421*/       OPC_CheckChild0Type, MVT::i32,
/*65423*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65424*/       OPC_CheckChild1Type, MVT::v4f32,
/*65426*/       OPC_RecordChild2, // #1 = $srcx
/*65427*/       OPC_MoveChild, 2,
/*65429*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65432*/       OPC_CheckType, MVT::i32,
/*65434*/       OPC_MoveParent,
/*65435*/       OPC_RecordChild3, // #2 = $srcy
/*65436*/       OPC_MoveChild, 3,
/*65438*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65441*/       OPC_CheckType, MVT::i32,
/*65443*/       OPC_MoveParent,
/*65444*/       OPC_RecordChild4, // #3 = $srcz
/*65445*/       OPC_MoveChild, 4,
/*65447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65450*/       OPC_CheckType, MVT::i32,
/*65452*/       OPC_MoveParent,
/*65453*/       OPC_RecordChild5, // #4 = $srcw
/*65454*/       OPC_MoveChild, 5,
/*65456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65459*/       OPC_CheckType, MVT::i32,
/*65461*/       OPC_MoveParent,
/*65462*/       OPC_RecordChild6, // #5 = $offsetx
/*65463*/       OPC_MoveChild, 6,
/*65465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65468*/       OPC_CheckType, MVT::i32,
/*65470*/       OPC_MoveParent,
/*65471*/       OPC_RecordChild7, // #6 = $offsety
/*65472*/       OPC_MoveChild, 7,
/*65474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65477*/       OPC_CheckType, MVT::i32,
/*65479*/       OPC_MoveParent,
/*65480*/       OPC_MoveChild, 8,
/*65482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65485*/       OPC_RecordNode, // #7 = $offsetz
/*65486*/       OPC_CheckType, MVT::i32,
/*65488*/       OPC_MoveParent,
/*65489*/       OPC_MoveChild, 9,
/*65491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65494*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65495*/       OPC_CheckType, MVT::i32,
/*65497*/       OPC_MoveParent,
/*65498*/       OPC_MoveChild, 10,
/*65500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65503*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65504*/       OPC_CheckType, MVT::i32,
/*65506*/       OPC_MoveParent,
/*65507*/       OPC_MoveChild, 11,
/*65509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65512*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65513*/       OPC_CheckType, MVT::i32,
/*65515*/       OPC_MoveParent,
/*65516*/       OPC_MoveChild, 12,
/*65518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65521*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65522*/       OPC_CheckType, MVT::i32,
/*65524*/       OPC_MoveParent,
/*65525*/       OPC_MoveChild, 13,
/*65527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65530*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65531*/       OPC_CheckType, MVT::i32,
/*65533*/       OPC_MoveParent,
/*65534*/       OPC_MoveChild, 14,
/*65536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65539*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65540*/       OPC_CheckType, MVT::i32,
/*65542*/       OPC_MoveParent,
/*65543*/       OPC_MoveChild, 15,
/*65545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65548*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65549*/       OPC_CheckType, MVT::i32,
/*65551*/       OPC_MoveParent,
/*65552*/       OPC_MoveChild, 16,
/*65554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65557*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65558*/       OPC_CheckType, MVT::i32,
/*65560*/       OPC_MoveParent,
/*65561*/       OPC_MoveChild, 17,
/*65563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65566*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65567*/       OPC_CheckType, MVT::i32,
/*65569*/       OPC_MoveParent,
/*65570*/       OPC_MoveChild, 18,
/*65572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65575*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65576*/       OPC_CheckType, MVT::i32,
/*65578*/       OPC_MoveParent,
/*65579*/       OPC_CheckType, MVT::v4f32,
/*65581*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65583*/       OPC_EmitConvertToTarget, 1,
/*65585*/       OPC_EmitConvertToTarget, 2,
/*65587*/       OPC_EmitConvertToTarget, 3,
/*65589*/       OPC_EmitConvertToTarget, 4,
/*65591*/       OPC_EmitConvertToTarget, 5,
/*65593*/       OPC_EmitConvertToTarget, 6,
/*65595*/       OPC_EmitConvertToTarget, 7,
/*65597*/       OPC_EmitConvertToTarget, 8,
/*65599*/       OPC_EmitConvertToTarget, 9,
/*65601*/       OPC_EmitConvertToTarget, 10,
/*65603*/       OPC_EmitConvertToTarget, 11,
/*65605*/       OPC_EmitConvertToTarget, 12,
/*65607*/       OPC_EmitConvertToTarget, 13,
/*65609*/       OPC_EmitConvertToTarget, 14,
/*65611*/       OPC_EmitConvertToTarget, 15,
/*65613*/       OPC_EmitConvertToTarget, 16,
/*65615*/       OPC_EmitConvertToTarget, 17,
/*65617*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65642*/     /*Scope*/ 95|128,1/*223*/, /*->65867*/
/*65644*/       OPC_CheckChild0Integer, 4, 
/*65646*/       OPC_CheckChild0Type, MVT::i32,
/*65648*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65649*/       OPC_CheckChild1Type, MVT::v4f32,
/*65651*/       OPC_RecordChild2, // #1 = $srcx
/*65652*/       OPC_MoveChild, 2,
/*65654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65657*/       OPC_CheckType, MVT::i32,
/*65659*/       OPC_MoveParent,
/*65660*/       OPC_RecordChild3, // #2 = $srcy
/*65661*/       OPC_MoveChild, 3,
/*65663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65666*/       OPC_CheckType, MVT::i32,
/*65668*/       OPC_MoveParent,
/*65669*/       OPC_RecordChild4, // #3 = $srcz
/*65670*/       OPC_MoveChild, 4,
/*65672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65675*/       OPC_CheckType, MVT::i32,
/*65677*/       OPC_MoveParent,
/*65678*/       OPC_RecordChild5, // #4 = $srcw
/*65679*/       OPC_MoveChild, 5,
/*65681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65684*/       OPC_CheckType, MVT::i32,
/*65686*/       OPC_MoveParent,
/*65687*/       OPC_RecordChild6, // #5 = $offsetx
/*65688*/       OPC_MoveChild, 6,
/*65690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65693*/       OPC_CheckType, MVT::i32,
/*65695*/       OPC_MoveParent,
/*65696*/       OPC_RecordChild7, // #6 = $offsety
/*65697*/       OPC_MoveChild, 7,
/*65699*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65702*/       OPC_CheckType, MVT::i32,
/*65704*/       OPC_MoveParent,
/*65705*/       OPC_MoveChild, 8,
/*65707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65710*/       OPC_RecordNode, // #7 = $offsetz
/*65711*/       OPC_CheckType, MVT::i32,
/*65713*/       OPC_MoveParent,
/*65714*/       OPC_MoveChild, 9,
/*65716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65719*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65720*/       OPC_CheckType, MVT::i32,
/*65722*/       OPC_MoveParent,
/*65723*/       OPC_MoveChild, 10,
/*65725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65728*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65729*/       OPC_CheckType, MVT::i32,
/*65731*/       OPC_MoveParent,
/*65732*/       OPC_MoveChild, 11,
/*65734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65737*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65738*/       OPC_CheckType, MVT::i32,
/*65740*/       OPC_MoveParent,
/*65741*/       OPC_MoveChild, 12,
/*65743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65746*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65747*/       OPC_CheckType, MVT::i32,
/*65749*/       OPC_MoveParent,
/*65750*/       OPC_MoveChild, 13,
/*65752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65755*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65756*/       OPC_CheckType, MVT::i32,
/*65758*/       OPC_MoveParent,
/*65759*/       OPC_MoveChild, 14,
/*65761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65764*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65765*/       OPC_CheckType, MVT::i32,
/*65767*/       OPC_MoveParent,
/*65768*/       OPC_MoveChild, 15,
/*65770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65773*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65774*/       OPC_CheckType, MVT::i32,
/*65776*/       OPC_MoveParent,
/*65777*/       OPC_MoveChild, 16,
/*65779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65782*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65783*/       OPC_CheckType, MVT::i32,
/*65785*/       OPC_MoveParent,
/*65786*/       OPC_MoveChild, 17,
/*65788*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65791*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65792*/       OPC_CheckType, MVT::i32,
/*65794*/       OPC_MoveParent,
/*65795*/       OPC_MoveChild, 18,
/*65797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65800*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65801*/       OPC_CheckType, MVT::i32,
/*65803*/       OPC_MoveParent,
/*65804*/       OPC_CheckType, MVT::v4f32,
/*65806*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65808*/       OPC_EmitConvertToTarget, 1,
/*65810*/       OPC_EmitConvertToTarget, 2,
/*65812*/       OPC_EmitConvertToTarget, 3,
/*65814*/       OPC_EmitConvertToTarget, 4,
/*65816*/       OPC_EmitConvertToTarget, 5,
/*65818*/       OPC_EmitConvertToTarget, 6,
/*65820*/       OPC_EmitConvertToTarget, 7,
/*65822*/       OPC_EmitConvertToTarget, 8,
/*65824*/       OPC_EmitConvertToTarget, 9,
/*65826*/       OPC_EmitConvertToTarget, 10,
/*65828*/       OPC_EmitConvertToTarget, 11,
/*65830*/       OPC_EmitConvertToTarget, 12,
/*65832*/       OPC_EmitConvertToTarget, 13,
/*65834*/       OPC_EmitConvertToTarget, 14,
/*65836*/       OPC_EmitConvertToTarget, 15,
/*65838*/       OPC_EmitConvertToTarget, 16,
/*65840*/       OPC_EmitConvertToTarget, 17,
/*65842*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65867*/     /*Scope*/ 95|128,1/*223*/, /*->66092*/
/*65869*/       OPC_CheckChild0Integer, 5, 
/*65871*/       OPC_CheckChild0Type, MVT::i32,
/*65873*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65874*/       OPC_CheckChild1Type, MVT::v4f32,
/*65876*/       OPC_RecordChild2, // #1 = $srcx
/*65877*/       OPC_MoveChild, 2,
/*65879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65882*/       OPC_CheckType, MVT::i32,
/*65884*/       OPC_MoveParent,
/*65885*/       OPC_RecordChild3, // #2 = $srcy
/*65886*/       OPC_MoveChild, 3,
/*65888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65891*/       OPC_CheckType, MVT::i32,
/*65893*/       OPC_MoveParent,
/*65894*/       OPC_RecordChild4, // #3 = $srcz
/*65895*/       OPC_MoveChild, 4,
/*65897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65900*/       OPC_CheckType, MVT::i32,
/*65902*/       OPC_MoveParent,
/*65903*/       OPC_RecordChild5, // #4 = $srcw
/*65904*/       OPC_MoveChild, 5,
/*65906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65909*/       OPC_CheckType, MVT::i32,
/*65911*/       OPC_MoveParent,
/*65912*/       OPC_RecordChild6, // #5 = $offsetx
/*65913*/       OPC_MoveChild, 6,
/*65915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65918*/       OPC_CheckType, MVT::i32,
/*65920*/       OPC_MoveParent,
/*65921*/       OPC_RecordChild7, // #6 = $offsety
/*65922*/       OPC_MoveChild, 7,
/*65924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65927*/       OPC_CheckType, MVT::i32,
/*65929*/       OPC_MoveParent,
/*65930*/       OPC_MoveChild, 8,
/*65932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65935*/       OPC_RecordNode, // #7 = $offsetz
/*65936*/       OPC_CheckType, MVT::i32,
/*65938*/       OPC_MoveParent,
/*65939*/       OPC_MoveChild, 9,
/*65941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65944*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65945*/       OPC_CheckType, MVT::i32,
/*65947*/       OPC_MoveParent,
/*65948*/       OPC_MoveChild, 10,
/*65950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65953*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65954*/       OPC_CheckType, MVT::i32,
/*65956*/       OPC_MoveParent,
/*65957*/       OPC_MoveChild, 11,
/*65959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65962*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65963*/       OPC_CheckType, MVT::i32,
/*65965*/       OPC_MoveParent,
/*65966*/       OPC_MoveChild, 12,
/*65968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65971*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65972*/       OPC_CheckType, MVT::i32,
/*65974*/       OPC_MoveParent,
/*65975*/       OPC_MoveChild, 13,
/*65977*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65980*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65981*/       OPC_CheckType, MVT::i32,
/*65983*/       OPC_MoveParent,
/*65984*/       OPC_MoveChild, 14,
/*65986*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65989*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65990*/       OPC_CheckType, MVT::i32,
/*65992*/       OPC_MoveParent,
/*65993*/       OPC_MoveChild, 15,
/*65995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65998*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65999*/       OPC_CheckType, MVT::i32,
/*66001*/       OPC_MoveParent,
/*66002*/       OPC_MoveChild, 16,
/*66004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66007*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66008*/       OPC_CheckType, MVT::i32,
/*66010*/       OPC_MoveParent,
/*66011*/       OPC_MoveChild, 17,
/*66013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66016*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66017*/       OPC_CheckType, MVT::i32,
/*66019*/       OPC_MoveParent,
/*66020*/       OPC_MoveChild, 18,
/*66022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66025*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66026*/       OPC_CheckType, MVT::i32,
/*66028*/       OPC_MoveParent,
/*66029*/       OPC_CheckType, MVT::v4f32,
/*66031*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66033*/       OPC_EmitConvertToTarget, 1,
/*66035*/       OPC_EmitConvertToTarget, 2,
/*66037*/       OPC_EmitConvertToTarget, 3,
/*66039*/       OPC_EmitConvertToTarget, 4,
/*66041*/       OPC_EmitConvertToTarget, 5,
/*66043*/       OPC_EmitConvertToTarget, 6,
/*66045*/       OPC_EmitConvertToTarget, 7,
/*66047*/       OPC_EmitConvertToTarget, 8,
/*66049*/       OPC_EmitConvertToTarget, 9,
/*66051*/       OPC_EmitConvertToTarget, 10,
/*66053*/       OPC_EmitConvertToTarget, 11,
/*66055*/       OPC_EmitConvertToTarget, 12,
/*66057*/       OPC_EmitConvertToTarget, 13,
/*66059*/       OPC_EmitConvertToTarget, 14,
/*66061*/       OPC_EmitConvertToTarget, 15,
/*66063*/       OPC_EmitConvertToTarget, 16,
/*66065*/       OPC_EmitConvertToTarget, 17,
/*66067*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66092*/     /*Scope*/ 95|128,1/*223*/, /*->66317*/
/*66094*/       OPC_CheckChild0Integer, 6, 
/*66096*/       OPC_CheckChild0Type, MVT::i32,
/*66098*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66099*/       OPC_CheckChild1Type, MVT::v4i32,
/*66101*/       OPC_RecordChild2, // #1 = $srcx
/*66102*/       OPC_MoveChild, 2,
/*66104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66107*/       OPC_CheckType, MVT::i32,
/*66109*/       OPC_MoveParent,
/*66110*/       OPC_RecordChild3, // #2 = $srcy
/*66111*/       OPC_MoveChild, 3,
/*66113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66116*/       OPC_CheckType, MVT::i32,
/*66118*/       OPC_MoveParent,
/*66119*/       OPC_RecordChild4, // #3 = $srcz
/*66120*/       OPC_MoveChild, 4,
/*66122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66125*/       OPC_CheckType, MVT::i32,
/*66127*/       OPC_MoveParent,
/*66128*/       OPC_RecordChild5, // #4 = $srcw
/*66129*/       OPC_MoveChild, 5,
/*66131*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66134*/       OPC_CheckType, MVT::i32,
/*66136*/       OPC_MoveParent,
/*66137*/       OPC_RecordChild6, // #5 = $offsetx
/*66138*/       OPC_MoveChild, 6,
/*66140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66143*/       OPC_CheckType, MVT::i32,
/*66145*/       OPC_MoveParent,
/*66146*/       OPC_RecordChild7, // #6 = $offsety
/*66147*/       OPC_MoveChild, 7,
/*66149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66152*/       OPC_CheckType, MVT::i32,
/*66154*/       OPC_MoveParent,
/*66155*/       OPC_MoveChild, 8,
/*66157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66160*/       OPC_RecordNode, // #7 = $offsetz
/*66161*/       OPC_CheckType, MVT::i32,
/*66163*/       OPC_MoveParent,
/*66164*/       OPC_MoveChild, 9,
/*66166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66169*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66170*/       OPC_CheckType, MVT::i32,
/*66172*/       OPC_MoveParent,
/*66173*/       OPC_MoveChild, 10,
/*66175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66178*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66179*/       OPC_CheckType, MVT::i32,
/*66181*/       OPC_MoveParent,
/*66182*/       OPC_MoveChild, 11,
/*66184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66187*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66188*/       OPC_CheckType, MVT::i32,
/*66190*/       OPC_MoveParent,
/*66191*/       OPC_MoveChild, 12,
/*66193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66196*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66197*/       OPC_CheckType, MVT::i32,
/*66199*/       OPC_MoveParent,
/*66200*/       OPC_MoveChild, 13,
/*66202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66205*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66206*/       OPC_CheckType, MVT::i32,
/*66208*/       OPC_MoveParent,
/*66209*/       OPC_MoveChild, 14,
/*66211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66214*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66215*/       OPC_CheckType, MVT::i32,
/*66217*/       OPC_MoveParent,
/*66218*/       OPC_MoveChild, 15,
/*66220*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66223*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66224*/       OPC_CheckType, MVT::i32,
/*66226*/       OPC_MoveParent,
/*66227*/       OPC_MoveChild, 16,
/*66229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66232*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66233*/       OPC_CheckType, MVT::i32,
/*66235*/       OPC_MoveParent,
/*66236*/       OPC_MoveChild, 17,
/*66238*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66241*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66242*/       OPC_CheckType, MVT::i32,
/*66244*/       OPC_MoveParent,
/*66245*/       OPC_MoveChild, 18,
/*66247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66250*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66251*/       OPC_CheckType, MVT::i32,
/*66253*/       OPC_MoveParent,
/*66254*/       OPC_CheckType, MVT::v4f32,
/*66256*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66258*/       OPC_EmitConvertToTarget, 1,
/*66260*/       OPC_EmitConvertToTarget, 2,
/*66262*/       OPC_EmitConvertToTarget, 3,
/*66264*/       OPC_EmitConvertToTarget, 4,
/*66266*/       OPC_EmitConvertToTarget, 5,
/*66268*/       OPC_EmitConvertToTarget, 6,
/*66270*/       OPC_EmitConvertToTarget, 7,
/*66272*/       OPC_EmitConvertToTarget, 8,
/*66274*/       OPC_EmitConvertToTarget, 9,
/*66276*/       OPC_EmitConvertToTarget, 10,
/*66278*/       OPC_EmitConvertToTarget, 11,
/*66280*/       OPC_EmitConvertToTarget, 12,
/*66282*/       OPC_EmitConvertToTarget, 13,
/*66284*/       OPC_EmitConvertToTarget, 14,
/*66286*/       OPC_EmitConvertToTarget, 15,
/*66288*/       OPC_EmitConvertToTarget, 16,
/*66290*/       OPC_EmitConvertToTarget, 17,
/*66292*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66317*/     /*Scope*/ 95|128,1/*223*/, /*->66542*/
/*66319*/       OPC_CheckChild0Integer, 7, 
/*66321*/       OPC_CheckChild0Type, MVT::i32,
/*66323*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66324*/       OPC_CheckChild1Type, MVT::v4i32,
/*66326*/       OPC_RecordChild2, // #1 = $srcx
/*66327*/       OPC_MoveChild, 2,
/*66329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66332*/       OPC_CheckType, MVT::i32,
/*66334*/       OPC_MoveParent,
/*66335*/       OPC_RecordChild3, // #2 = $srcy
/*66336*/       OPC_MoveChild, 3,
/*66338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66341*/       OPC_CheckType, MVT::i32,
/*66343*/       OPC_MoveParent,
/*66344*/       OPC_RecordChild4, // #3 = $srcz
/*66345*/       OPC_MoveChild, 4,
/*66347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66350*/       OPC_CheckType, MVT::i32,
/*66352*/       OPC_MoveParent,
/*66353*/       OPC_RecordChild5, // #4 = $srcw
/*66354*/       OPC_MoveChild, 5,
/*66356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66359*/       OPC_CheckType, MVT::i32,
/*66361*/       OPC_MoveParent,
/*66362*/       OPC_RecordChild6, // #5 = $offsetx
/*66363*/       OPC_MoveChild, 6,
/*66365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66368*/       OPC_CheckType, MVT::i32,
/*66370*/       OPC_MoveParent,
/*66371*/       OPC_RecordChild7, // #6 = $offsety
/*66372*/       OPC_MoveChild, 7,
/*66374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66377*/       OPC_CheckType, MVT::i32,
/*66379*/       OPC_MoveParent,
/*66380*/       OPC_MoveChild, 8,
/*66382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66385*/       OPC_RecordNode, // #7 = $offsetz
/*66386*/       OPC_CheckType, MVT::i32,
/*66388*/       OPC_MoveParent,
/*66389*/       OPC_MoveChild, 9,
/*66391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66394*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66395*/       OPC_CheckType, MVT::i32,
/*66397*/       OPC_MoveParent,
/*66398*/       OPC_MoveChild, 10,
/*66400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66403*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66404*/       OPC_CheckType, MVT::i32,
/*66406*/       OPC_MoveParent,
/*66407*/       OPC_MoveChild, 11,
/*66409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66412*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66413*/       OPC_CheckType, MVT::i32,
/*66415*/       OPC_MoveParent,
/*66416*/       OPC_MoveChild, 12,
/*66418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66421*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66422*/       OPC_CheckType, MVT::i32,
/*66424*/       OPC_MoveParent,
/*66425*/       OPC_MoveChild, 13,
/*66427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66430*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66431*/       OPC_CheckType, MVT::i32,
/*66433*/       OPC_MoveParent,
/*66434*/       OPC_MoveChild, 14,
/*66436*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66439*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66440*/       OPC_CheckType, MVT::i32,
/*66442*/       OPC_MoveParent,
/*66443*/       OPC_MoveChild, 15,
/*66445*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66448*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66449*/       OPC_CheckType, MVT::i32,
/*66451*/       OPC_MoveParent,
/*66452*/       OPC_MoveChild, 16,
/*66454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66457*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66458*/       OPC_CheckType, MVT::i32,
/*66460*/       OPC_MoveParent,
/*66461*/       OPC_MoveChild, 17,
/*66463*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66466*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66467*/       OPC_CheckType, MVT::i32,
/*66469*/       OPC_MoveParent,
/*66470*/       OPC_MoveChild, 18,
/*66472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66475*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66476*/       OPC_CheckType, MVT::i32,
/*66478*/       OPC_MoveParent,
/*66479*/       OPC_CheckType, MVT::v4f32,
/*66481*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66483*/       OPC_EmitConvertToTarget, 1,
/*66485*/       OPC_EmitConvertToTarget, 2,
/*66487*/       OPC_EmitConvertToTarget, 3,
/*66489*/       OPC_EmitConvertToTarget, 4,
/*66491*/       OPC_EmitConvertToTarget, 5,
/*66493*/       OPC_EmitConvertToTarget, 6,
/*66495*/       OPC_EmitConvertToTarget, 7,
/*66497*/       OPC_EmitConvertToTarget, 8,
/*66499*/       OPC_EmitConvertToTarget, 9,
/*66501*/       OPC_EmitConvertToTarget, 10,
/*66503*/       OPC_EmitConvertToTarget, 11,
/*66505*/       OPC_EmitConvertToTarget, 12,
/*66507*/       OPC_EmitConvertToTarget, 13,
/*66509*/       OPC_EmitConvertToTarget, 14,
/*66511*/       OPC_EmitConvertToTarget, 15,
/*66513*/       OPC_EmitConvertToTarget, 16,
/*66515*/       OPC_EmitConvertToTarget, 17,
/*66517*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66542*/     /*Scope*/ 95|128,1/*223*/, /*->66767*/
/*66544*/       OPC_CheckChild0Integer, 8, 
/*66546*/       OPC_CheckChild0Type, MVT::i32,
/*66548*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66549*/       OPC_CheckChild1Type, MVT::v4f32,
/*66551*/       OPC_RecordChild2, // #1 = $srcx
/*66552*/       OPC_MoveChild, 2,
/*66554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66557*/       OPC_CheckType, MVT::i32,
/*66559*/       OPC_MoveParent,
/*66560*/       OPC_RecordChild3, // #2 = $srcy
/*66561*/       OPC_MoveChild, 3,
/*66563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66566*/       OPC_CheckType, MVT::i32,
/*66568*/       OPC_MoveParent,
/*66569*/       OPC_RecordChild4, // #3 = $srcz
/*66570*/       OPC_MoveChild, 4,
/*66572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66575*/       OPC_CheckType, MVT::i32,
/*66577*/       OPC_MoveParent,
/*66578*/       OPC_RecordChild5, // #4 = $srcw
/*66579*/       OPC_MoveChild, 5,
/*66581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66584*/       OPC_CheckType, MVT::i32,
/*66586*/       OPC_MoveParent,
/*66587*/       OPC_RecordChild6, // #5 = $offsetx
/*66588*/       OPC_MoveChild, 6,
/*66590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66593*/       OPC_CheckType, MVT::i32,
/*66595*/       OPC_MoveParent,
/*66596*/       OPC_RecordChild7, // #6 = $offsety
/*66597*/       OPC_MoveChild, 7,
/*66599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66602*/       OPC_CheckType, MVT::i32,
/*66604*/       OPC_MoveParent,
/*66605*/       OPC_MoveChild, 8,
/*66607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66610*/       OPC_RecordNode, // #7 = $offsetz
/*66611*/       OPC_CheckType, MVT::i32,
/*66613*/       OPC_MoveParent,
/*66614*/       OPC_MoveChild, 9,
/*66616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66619*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66620*/       OPC_CheckType, MVT::i32,
/*66622*/       OPC_MoveParent,
/*66623*/       OPC_MoveChild, 10,
/*66625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66628*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66629*/       OPC_CheckType, MVT::i32,
/*66631*/       OPC_MoveParent,
/*66632*/       OPC_MoveChild, 11,
/*66634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66637*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66638*/       OPC_CheckType, MVT::i32,
/*66640*/       OPC_MoveParent,
/*66641*/       OPC_MoveChild, 12,
/*66643*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66646*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66647*/       OPC_CheckType, MVT::i32,
/*66649*/       OPC_MoveParent,
/*66650*/       OPC_MoveChild, 13,
/*66652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66655*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66656*/       OPC_CheckType, MVT::i32,
/*66658*/       OPC_MoveParent,
/*66659*/       OPC_MoveChild, 14,
/*66661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66664*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66665*/       OPC_CheckType, MVT::i32,
/*66667*/       OPC_MoveParent,
/*66668*/       OPC_MoveChild, 15,
/*66670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66673*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66674*/       OPC_CheckType, MVT::i32,
/*66676*/       OPC_MoveParent,
/*66677*/       OPC_MoveChild, 16,
/*66679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66682*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66683*/       OPC_CheckType, MVT::i32,
/*66685*/       OPC_MoveParent,
/*66686*/       OPC_MoveChild, 17,
/*66688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66691*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66692*/       OPC_CheckType, MVT::i32,
/*66694*/       OPC_MoveParent,
/*66695*/       OPC_MoveChild, 18,
/*66697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66700*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66701*/       OPC_CheckType, MVT::i32,
/*66703*/       OPC_MoveParent,
/*66704*/       OPC_CheckType, MVT::v4f32,
/*66706*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66708*/       OPC_EmitConvertToTarget, 1,
/*66710*/       OPC_EmitConvertToTarget, 2,
/*66712*/       OPC_EmitConvertToTarget, 3,
/*66714*/       OPC_EmitConvertToTarget, 4,
/*66716*/       OPC_EmitConvertToTarget, 5,
/*66718*/       OPC_EmitConvertToTarget, 6,
/*66720*/       OPC_EmitConvertToTarget, 7,
/*66722*/       OPC_EmitConvertToTarget, 8,
/*66724*/       OPC_EmitConvertToTarget, 9,
/*66726*/       OPC_EmitConvertToTarget, 10,
/*66728*/       OPC_EmitConvertToTarget, 11,
/*66730*/       OPC_EmitConvertToTarget, 12,
/*66732*/       OPC_EmitConvertToTarget, 13,
/*66734*/       OPC_EmitConvertToTarget, 14,
/*66736*/       OPC_EmitConvertToTarget, 15,
/*66738*/       OPC_EmitConvertToTarget, 16,
/*66740*/       OPC_EmitConvertToTarget, 17,
/*66742*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66767*/     /*Scope*/ 95|128,1/*223*/, /*->66992*/
/*66769*/       OPC_CheckChild0Integer, 9, 
/*66771*/       OPC_CheckChild0Type, MVT::i32,
/*66773*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66774*/       OPC_CheckChild1Type, MVT::v4f32,
/*66776*/       OPC_RecordChild2, // #1 = $srcx
/*66777*/       OPC_MoveChild, 2,
/*66779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66782*/       OPC_CheckType, MVT::i32,
/*66784*/       OPC_MoveParent,
/*66785*/       OPC_RecordChild3, // #2 = $srcy
/*66786*/       OPC_MoveChild, 3,
/*66788*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66791*/       OPC_CheckType, MVT::i32,
/*66793*/       OPC_MoveParent,
/*66794*/       OPC_RecordChild4, // #3 = $srcz
/*66795*/       OPC_MoveChild, 4,
/*66797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66800*/       OPC_CheckType, MVT::i32,
/*66802*/       OPC_MoveParent,
/*66803*/       OPC_RecordChild5, // #4 = $srcw
/*66804*/       OPC_MoveChild, 5,
/*66806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66809*/       OPC_CheckType, MVT::i32,
/*66811*/       OPC_MoveParent,
/*66812*/       OPC_RecordChild6, // #5 = $offsetx
/*66813*/       OPC_MoveChild, 6,
/*66815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66818*/       OPC_CheckType, MVT::i32,
/*66820*/       OPC_MoveParent,
/*66821*/       OPC_RecordChild7, // #6 = $offsety
/*66822*/       OPC_MoveChild, 7,
/*66824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66827*/       OPC_CheckType, MVT::i32,
/*66829*/       OPC_MoveParent,
/*66830*/       OPC_MoveChild, 8,
/*66832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66835*/       OPC_RecordNode, // #7 = $offsetz
/*66836*/       OPC_CheckType, MVT::i32,
/*66838*/       OPC_MoveParent,
/*66839*/       OPC_MoveChild, 9,
/*66841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66844*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66845*/       OPC_CheckType, MVT::i32,
/*66847*/       OPC_MoveParent,
/*66848*/       OPC_MoveChild, 10,
/*66850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66853*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66854*/       OPC_CheckType, MVT::i32,
/*66856*/       OPC_MoveParent,
/*66857*/       OPC_MoveChild, 11,
/*66859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66862*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66863*/       OPC_CheckType, MVT::i32,
/*66865*/       OPC_MoveParent,
/*66866*/       OPC_MoveChild, 12,
/*66868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66871*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66872*/       OPC_CheckType, MVT::i32,
/*66874*/       OPC_MoveParent,
/*66875*/       OPC_MoveChild, 13,
/*66877*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66880*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66881*/       OPC_CheckType, MVT::i32,
/*66883*/       OPC_MoveParent,
/*66884*/       OPC_MoveChild, 14,
/*66886*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66889*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66890*/       OPC_CheckType, MVT::i32,
/*66892*/       OPC_MoveParent,
/*66893*/       OPC_MoveChild, 15,
/*66895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66898*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66899*/       OPC_CheckType, MVT::i32,
/*66901*/       OPC_MoveParent,
/*66902*/       OPC_MoveChild, 16,
/*66904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66907*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66908*/       OPC_CheckType, MVT::i32,
/*66910*/       OPC_MoveParent,
/*66911*/       OPC_MoveChild, 17,
/*66913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66916*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66917*/       OPC_CheckType, MVT::i32,
/*66919*/       OPC_MoveParent,
/*66920*/       OPC_MoveChild, 18,
/*66922*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66925*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66926*/       OPC_CheckType, MVT::i32,
/*66928*/       OPC_MoveParent,
/*66929*/       OPC_CheckType, MVT::v4f32,
/*66931*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66933*/       OPC_EmitConvertToTarget, 1,
/*66935*/       OPC_EmitConvertToTarget, 2,
/*66937*/       OPC_EmitConvertToTarget, 3,
/*66939*/       OPC_EmitConvertToTarget, 4,
/*66941*/       OPC_EmitConvertToTarget, 5,
/*66943*/       OPC_EmitConvertToTarget, 6,
/*66945*/       OPC_EmitConvertToTarget, 7,
/*66947*/       OPC_EmitConvertToTarget, 8,
/*66949*/       OPC_EmitConvertToTarget, 9,
/*66951*/       OPC_EmitConvertToTarget, 10,
/*66953*/       OPC_EmitConvertToTarget, 11,
/*66955*/       OPC_EmitConvertToTarget, 12,
/*66957*/       OPC_EmitConvertToTarget, 13,
/*66959*/       OPC_EmitConvertToTarget, 14,
/*66961*/       OPC_EmitConvertToTarget, 15,
/*66963*/       OPC_EmitConvertToTarget, 16,
/*66965*/       OPC_EmitConvertToTarget, 17,
/*66967*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66992*/     /*Scope*/ 95|128,1/*223*/, /*->67217*/
/*66994*/       OPC_CheckChild0Integer, 10, 
/*66996*/       OPC_CheckChild0Type, MVT::i32,
/*66998*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66999*/       OPC_CheckChild1Type, MVT::v4i32,
/*67001*/       OPC_RecordChild2, // #1 = $srcx
/*67002*/       OPC_MoveChild, 2,
/*67004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67007*/       OPC_CheckType, MVT::i32,
/*67009*/       OPC_MoveParent,
/*67010*/       OPC_RecordChild3, // #2 = $srcy
/*67011*/       OPC_MoveChild, 3,
/*67013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67016*/       OPC_CheckType, MVT::i32,
/*67018*/       OPC_MoveParent,
/*67019*/       OPC_RecordChild4, // #3 = $srcz
/*67020*/       OPC_MoveChild, 4,
/*67022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67025*/       OPC_CheckType, MVT::i32,
/*67027*/       OPC_MoveParent,
/*67028*/       OPC_RecordChild5, // #4 = $srcw
/*67029*/       OPC_MoveChild, 5,
/*67031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67034*/       OPC_CheckType, MVT::i32,
/*67036*/       OPC_MoveParent,
/*67037*/       OPC_RecordChild6, // #5 = $offsetx
/*67038*/       OPC_MoveChild, 6,
/*67040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67043*/       OPC_CheckType, MVT::i32,
/*67045*/       OPC_MoveParent,
/*67046*/       OPC_RecordChild7, // #6 = $offsety
/*67047*/       OPC_MoveChild, 7,
/*67049*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67052*/       OPC_CheckType, MVT::i32,
/*67054*/       OPC_MoveParent,
/*67055*/       OPC_MoveChild, 8,
/*67057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67060*/       OPC_RecordNode, // #7 = $offsetz
/*67061*/       OPC_CheckType, MVT::i32,
/*67063*/       OPC_MoveParent,
/*67064*/       OPC_MoveChild, 9,
/*67066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67069*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*67070*/       OPC_CheckType, MVT::i32,
/*67072*/       OPC_MoveParent,
/*67073*/       OPC_MoveChild, 10,
/*67075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67078*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*67079*/       OPC_CheckType, MVT::i32,
/*67081*/       OPC_MoveParent,
/*67082*/       OPC_MoveChild, 11,
/*67084*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67087*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*67088*/       OPC_CheckType, MVT::i32,
/*67090*/       OPC_MoveParent,
/*67091*/       OPC_MoveChild, 12,
/*67093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67096*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*67097*/       OPC_CheckType, MVT::i32,
/*67099*/       OPC_MoveParent,
/*67100*/       OPC_MoveChild, 13,
/*67102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67105*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*67106*/       OPC_CheckType, MVT::i32,
/*67108*/       OPC_MoveParent,
/*67109*/       OPC_MoveChild, 14,
/*67111*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67114*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*67115*/       OPC_CheckType, MVT::i32,
/*67117*/       OPC_MoveParent,
/*67118*/       OPC_MoveChild, 15,
/*67120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67123*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*67124*/       OPC_CheckType, MVT::i32,
/*67126*/       OPC_MoveParent,
/*67127*/       OPC_MoveChild, 16,
/*67129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67132*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*67133*/       OPC_CheckType, MVT::i32,
/*67135*/       OPC_MoveParent,
/*67136*/       OPC_MoveChild, 17,
/*67138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67141*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*67142*/       OPC_CheckType, MVT::i32,
/*67144*/       OPC_MoveParent,
/*67145*/       OPC_MoveChild, 18,
/*67147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67150*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*67151*/       OPC_CheckType, MVT::i32,
/*67153*/       OPC_MoveParent,
/*67154*/       OPC_CheckType, MVT::v4f32,
/*67156*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67158*/       OPC_EmitConvertToTarget, 1,
/*67160*/       OPC_EmitConvertToTarget, 2,
/*67162*/       OPC_EmitConvertToTarget, 3,
/*67164*/       OPC_EmitConvertToTarget, 4,
/*67166*/       OPC_EmitConvertToTarget, 5,
/*67168*/       OPC_EmitConvertToTarget, 6,
/*67170*/       OPC_EmitConvertToTarget, 7,
/*67172*/       OPC_EmitConvertToTarget, 8,
/*67174*/       OPC_EmitConvertToTarget, 9,
/*67176*/       OPC_EmitConvertToTarget, 10,
/*67178*/       OPC_EmitConvertToTarget, 11,
/*67180*/       OPC_EmitConvertToTarget, 12,
/*67182*/       OPC_EmitConvertToTarget, 13,
/*67184*/       OPC_EmitConvertToTarget, 14,
/*67186*/       OPC_EmitConvertToTarget, 15,
/*67188*/       OPC_EmitConvertToTarget, 16,
/*67190*/       OPC_EmitConvertToTarget, 17,
/*67192*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*67217*/     0, /*End of Scope*/
/*67218*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->68284
/*67222*/     OPC_RecordChild0, // #0 = $addr
/*67223*/     OPC_Scope, 121|128,1/*249*/, /*->67475*/ // 5 children in Scope
/*67226*/       OPC_CheckChild0Type, MVT::v2i32,
/*67228*/       OPC_RecordChild1, // #1 = $rsrc
/*67229*/       OPC_RecordChild2, // #2 = $sampler
/*67230*/       OPC_MoveChild, 3,
/*67232*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67235*/       OPC_Scope, 47, /*->67284*/ // 5 children in Scope
/*67237*/         OPC_CheckPredicate, 113, // Predicate_TEX_RECT
/*67239*/         OPC_MoveParent,
/*67240*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67242*/         OPC_EmitInteger, MVT::i32, 15, 
/*67245*/         OPC_EmitInteger, MVT::i1, 1, 
/*67248*/         OPC_EmitInteger, MVT::i1, 0, 
/*67251*/         OPC_EmitInteger, MVT::i1, 0, 
/*67254*/         OPC_EmitInteger, MVT::i1, 0, 
/*67257*/         OPC_EmitInteger, MVT::i1, 0, 
/*67260*/         OPC_EmitInteger, MVT::i1, 0, 
/*67263*/         OPC_EmitInteger, MVT::i1, 0, 
/*67266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67284*/       /*Scope*/ 47, /*->67332*/
/*67285*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*67287*/         OPC_MoveParent,
/*67288*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67290*/         OPC_EmitInteger, MVT::i32, 15, 
/*67293*/         OPC_EmitInteger, MVT::i1, 0, 
/*67296*/         OPC_EmitInteger, MVT::i1, 0, 
/*67299*/         OPC_EmitInteger, MVT::i1, 1, 
/*67302*/         OPC_EmitInteger, MVT::i1, 0, 
/*67305*/         OPC_EmitInteger, MVT::i1, 0, 
/*67308*/         OPC_EmitInteger, MVT::i1, 0, 
/*67311*/         OPC_EmitInteger, MVT::i1, 0, 
/*67314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67332*/       /*Scope*/ 47, /*->67380*/
/*67333*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*67335*/         OPC_MoveParent,
/*67336*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67338*/         OPC_EmitInteger, MVT::i32, 15, 
/*67341*/         OPC_EmitInteger, MVT::i1, 0, 
/*67344*/         OPC_EmitInteger, MVT::i1, 0, 
/*67347*/         OPC_EmitInteger, MVT::i1, 0, 
/*67350*/         OPC_EmitInteger, MVT::i1, 0, 
/*67353*/         OPC_EmitInteger, MVT::i1, 0, 
/*67356*/         OPC_EmitInteger, MVT::i1, 0, 
/*67359*/         OPC_EmitInteger, MVT::i1, 0, 
/*67362*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67380*/       /*Scope*/ 47, /*->67428*/
/*67381*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*67383*/         OPC_MoveParent,
/*67384*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67386*/         OPC_EmitInteger, MVT::i32, 15, 
/*67389*/         OPC_EmitInteger, MVT::i1, 0, 
/*67392*/         OPC_EmitInteger, MVT::i1, 0, 
/*67395*/         OPC_EmitInteger, MVT::i1, 1, 
/*67398*/         OPC_EmitInteger, MVT::i1, 0, 
/*67401*/         OPC_EmitInteger, MVT::i1, 0, 
/*67404*/         OPC_EmitInteger, MVT::i1, 0, 
/*67407*/         OPC_EmitInteger, MVT::i1, 0, 
/*67410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67428*/       /*Scope*/ 45, /*->67474*/
/*67429*/         OPC_MoveParent,
/*67430*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67432*/         OPC_EmitInteger, MVT::i32, 15, 
/*67435*/         OPC_EmitInteger, MVT::i1, 0, 
/*67438*/         OPC_EmitInteger, MVT::i1, 0, 
/*67441*/         OPC_EmitInteger, MVT::i1, 0, 
/*67444*/         OPC_EmitInteger, MVT::i1, 0, 
/*67447*/         OPC_EmitInteger, MVT::i1, 0, 
/*67450*/         OPC_EmitInteger, MVT::i1, 0, 
/*67453*/         OPC_EmitInteger, MVT::i1, 0, 
/*67456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67474*/       0, /*End of Scope*/
/*67475*/     /*Scope*/ 121|128,1/*249*/, /*->67726*/
/*67477*/       OPC_CheckChild0Type, MVT::v4i32,
/*67479*/       OPC_RecordChild1, // #1 = $rsrc
/*67480*/       OPC_RecordChild2, // #2 = $sampler
/*67481*/       OPC_MoveChild, 3,
/*67483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67486*/       OPC_Scope, 47, /*->67535*/ // 5 children in Scope
/*67488*/         OPC_CheckPredicate, 113, // Predicate_TEX_RECT
/*67490*/         OPC_MoveParent,
/*67491*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67493*/         OPC_EmitInteger, MVT::i32, 15, 
/*67496*/         OPC_EmitInteger, MVT::i1, 1, 
/*67499*/         OPC_EmitInteger, MVT::i1, 0, 
/*67502*/         OPC_EmitInteger, MVT::i1, 0, 
/*67505*/         OPC_EmitInteger, MVT::i1, 0, 
/*67508*/         OPC_EmitInteger, MVT::i1, 0, 
/*67511*/         OPC_EmitInteger, MVT::i1, 0, 
/*67514*/         OPC_EmitInteger, MVT::i1, 0, 
/*67517*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67535*/       /*Scope*/ 47, /*->67583*/
/*67536*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*67538*/         OPC_MoveParent,
/*67539*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67541*/         OPC_EmitInteger, MVT::i32, 15, 
/*67544*/         OPC_EmitInteger, MVT::i1, 0, 
/*67547*/         OPC_EmitInteger, MVT::i1, 0, 
/*67550*/         OPC_EmitInteger, MVT::i1, 1, 
/*67553*/         OPC_EmitInteger, MVT::i1, 0, 
/*67556*/         OPC_EmitInteger, MVT::i1, 0, 
/*67559*/         OPC_EmitInteger, MVT::i1, 0, 
/*67562*/         OPC_EmitInteger, MVT::i1, 0, 
/*67565*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67583*/       /*Scope*/ 47, /*->67631*/
/*67584*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*67586*/         OPC_MoveParent,
/*67587*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67589*/         OPC_EmitInteger, MVT::i32, 15, 
/*67592*/         OPC_EmitInteger, MVT::i1, 0, 
/*67595*/         OPC_EmitInteger, MVT::i1, 0, 
/*67598*/         OPC_EmitInteger, MVT::i1, 0, 
/*67601*/         OPC_EmitInteger, MVT::i1, 0, 
/*67604*/         OPC_EmitInteger, MVT::i1, 0, 
/*67607*/         OPC_EmitInteger, MVT::i1, 0, 
/*67610*/         OPC_EmitInteger, MVT::i1, 0, 
/*67613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67631*/       /*Scope*/ 47, /*->67679*/
/*67632*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*67634*/         OPC_MoveParent,
/*67635*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67637*/         OPC_EmitInteger, MVT::i32, 15, 
/*67640*/         OPC_EmitInteger, MVT::i1, 0, 
/*67643*/         OPC_EmitInteger, MVT::i1, 0, 
/*67646*/         OPC_EmitInteger, MVT::i1, 1, 
/*67649*/         OPC_EmitInteger, MVT::i1, 0, 
/*67652*/         OPC_EmitInteger, MVT::i1, 0, 
/*67655*/         OPC_EmitInteger, MVT::i1, 0, 
/*67658*/         OPC_EmitInteger, MVT::i1, 0, 
/*67661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67679*/       /*Scope*/ 45, /*->67725*/
/*67680*/         OPC_MoveParent,
/*67681*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67683*/         OPC_EmitInteger, MVT::i32, 15, 
/*67686*/         OPC_EmitInteger, MVT::i1, 0, 
/*67689*/         OPC_EmitInteger, MVT::i1, 0, 
/*67692*/         OPC_EmitInteger, MVT::i1, 0, 
/*67695*/         OPC_EmitInteger, MVT::i1, 0, 
/*67698*/         OPC_EmitInteger, MVT::i1, 0, 
/*67701*/         OPC_EmitInteger, MVT::i1, 0, 
/*67704*/         OPC_EmitInteger, MVT::i1, 0, 
/*67707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67725*/       0, /*End of Scope*/
/*67726*/     /*Scope*/ 121|128,1/*249*/, /*->67977*/
/*67728*/       OPC_CheckChild0Type, MVT::v8i32,
/*67730*/       OPC_RecordChild1, // #1 = $rsrc
/*67731*/       OPC_RecordChild2, // #2 = $sampler
/*67732*/       OPC_MoveChild, 3,
/*67734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67737*/       OPC_Scope, 47, /*->67786*/ // 5 children in Scope
/*67739*/         OPC_CheckPredicate, 113, // Predicate_TEX_RECT
/*67741*/         OPC_MoveParent,
/*67742*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67744*/         OPC_EmitInteger, MVT::i32, 15, 
/*67747*/         OPC_EmitInteger, MVT::i1, 1, 
/*67750*/         OPC_EmitInteger, MVT::i1, 0, 
/*67753*/         OPC_EmitInteger, MVT::i1, 0, 
/*67756*/         OPC_EmitInteger, MVT::i1, 0, 
/*67759*/         OPC_EmitInteger, MVT::i1, 0, 
/*67762*/         OPC_EmitInteger, MVT::i1, 0, 
/*67765*/         OPC_EmitInteger, MVT::i1, 0, 
/*67768*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67786*/       /*Scope*/ 47, /*->67834*/
/*67787*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*67789*/         OPC_MoveParent,
/*67790*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67792*/         OPC_EmitInteger, MVT::i32, 15, 
/*67795*/         OPC_EmitInteger, MVT::i1, 0, 
/*67798*/         OPC_EmitInteger, MVT::i1, 0, 
/*67801*/         OPC_EmitInteger, MVT::i1, 1, 
/*67804*/         OPC_EmitInteger, MVT::i1, 0, 
/*67807*/         OPC_EmitInteger, MVT::i1, 0, 
/*67810*/         OPC_EmitInteger, MVT::i1, 0, 
/*67813*/         OPC_EmitInteger, MVT::i1, 0, 
/*67816*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67834*/       /*Scope*/ 47, /*->67882*/
/*67835*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*67837*/         OPC_MoveParent,
/*67838*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67840*/         OPC_EmitInteger, MVT::i32, 15, 
/*67843*/         OPC_EmitInteger, MVT::i1, 0, 
/*67846*/         OPC_EmitInteger, MVT::i1, 0, 
/*67849*/         OPC_EmitInteger, MVT::i1, 0, 
/*67852*/         OPC_EmitInteger, MVT::i1, 0, 
/*67855*/         OPC_EmitInteger, MVT::i1, 0, 
/*67858*/         OPC_EmitInteger, MVT::i1, 0, 
/*67861*/         OPC_EmitInteger, MVT::i1, 0, 
/*67864*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67882*/       /*Scope*/ 47, /*->67930*/
/*67883*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*67885*/         OPC_MoveParent,
/*67886*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67888*/         OPC_EmitInteger, MVT::i32, 15, 
/*67891*/         OPC_EmitInteger, MVT::i1, 0, 
/*67894*/         OPC_EmitInteger, MVT::i1, 0, 
/*67897*/         OPC_EmitInteger, MVT::i1, 1, 
/*67900*/         OPC_EmitInteger, MVT::i1, 0, 
/*67903*/         OPC_EmitInteger, MVT::i1, 0, 
/*67906*/         OPC_EmitInteger, MVT::i1, 0, 
/*67909*/         OPC_EmitInteger, MVT::i1, 0, 
/*67912*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67930*/       /*Scope*/ 45, /*->67976*/
/*67931*/         OPC_MoveParent,
/*67932*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67934*/         OPC_EmitInteger, MVT::i32, 15, 
/*67937*/         OPC_EmitInteger, MVT::i1, 0, 
/*67940*/         OPC_EmitInteger, MVT::i1, 0, 
/*67943*/         OPC_EmitInteger, MVT::i1, 0, 
/*67946*/         OPC_EmitInteger, MVT::i1, 0, 
/*67949*/         OPC_EmitInteger, MVT::i1, 0, 
/*67952*/         OPC_EmitInteger, MVT::i1, 0, 
/*67955*/         OPC_EmitInteger, MVT::i1, 0, 
/*67958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67976*/       0, /*End of Scope*/
/*67977*/     /*Scope*/ 121|128,1/*249*/, /*->68228*/
/*67979*/       OPC_CheckChild0Type, MVT::v16i32,
/*67981*/       OPC_RecordChild1, // #1 = $rsrc
/*67982*/       OPC_RecordChild2, // #2 = $sampler
/*67983*/       OPC_MoveChild, 3,
/*67985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67988*/       OPC_Scope, 47, /*->68037*/ // 5 children in Scope
/*67990*/         OPC_CheckPredicate, 113, // Predicate_TEX_RECT
/*67992*/         OPC_MoveParent,
/*67993*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67995*/         OPC_EmitInteger, MVT::i32, 15, 
/*67998*/         OPC_EmitInteger, MVT::i1, 1, 
/*68001*/         OPC_EmitInteger, MVT::i1, 0, 
/*68004*/         OPC_EmitInteger, MVT::i1, 0, 
/*68007*/         OPC_EmitInteger, MVT::i1, 0, 
/*68010*/         OPC_EmitInteger, MVT::i1, 0, 
/*68013*/         OPC_EmitInteger, MVT::i1, 0, 
/*68016*/         OPC_EmitInteger, MVT::i1, 0, 
/*68019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68037*/       /*Scope*/ 47, /*->68085*/
/*68038*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*68040*/         OPC_MoveParent,
/*68041*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68043*/         OPC_EmitInteger, MVT::i32, 15, 
/*68046*/         OPC_EmitInteger, MVT::i1, 0, 
/*68049*/         OPC_EmitInteger, MVT::i1, 0, 
/*68052*/         OPC_EmitInteger, MVT::i1, 1, 
/*68055*/         OPC_EmitInteger, MVT::i1, 0, 
/*68058*/         OPC_EmitInteger, MVT::i1, 0, 
/*68061*/         OPC_EmitInteger, MVT::i1, 0, 
/*68064*/         OPC_EmitInteger, MVT::i1, 0, 
/*68067*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68085*/       /*Scope*/ 47, /*->68133*/
/*68086*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*68088*/         OPC_MoveParent,
/*68089*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68091*/         OPC_EmitInteger, MVT::i32, 15, 
/*68094*/         OPC_EmitInteger, MVT::i1, 0, 
/*68097*/         OPC_EmitInteger, MVT::i1, 0, 
/*68100*/         OPC_EmitInteger, MVT::i1, 0, 
/*68103*/         OPC_EmitInteger, MVT::i1, 0, 
/*68106*/         OPC_EmitInteger, MVT::i1, 0, 
/*68109*/         OPC_EmitInteger, MVT::i1, 0, 
/*68112*/         OPC_EmitInteger, MVT::i1, 0, 
/*68115*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68133*/       /*Scope*/ 47, /*->68181*/
/*68134*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*68136*/         OPC_MoveParent,
/*68137*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68139*/         OPC_EmitInteger, MVT::i32, 15, 
/*68142*/         OPC_EmitInteger, MVT::i1, 0, 
/*68145*/         OPC_EmitInteger, MVT::i1, 0, 
/*68148*/         OPC_EmitInteger, MVT::i1, 1, 
/*68151*/         OPC_EmitInteger, MVT::i1, 0, 
/*68154*/         OPC_EmitInteger, MVT::i1, 0, 
/*68157*/         OPC_EmitInteger, MVT::i1, 0, 
/*68160*/         OPC_EmitInteger, MVT::i1, 0, 
/*68163*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68181*/       /*Scope*/ 45, /*->68227*/
/*68182*/         OPC_MoveParent,
/*68183*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68185*/         OPC_EmitInteger, MVT::i32, 15, 
/*68188*/         OPC_EmitInteger, MVT::i1, 0, 
/*68191*/         OPC_EmitInteger, MVT::i1, 0, 
/*68194*/         OPC_EmitInteger, MVT::i1, 0, 
/*68197*/         OPC_EmitInteger, MVT::i1, 0, 
/*68200*/         OPC_EmitInteger, MVT::i1, 0, 
/*68203*/         OPC_EmitInteger, MVT::i1, 0, 
/*68206*/         OPC_EmitInteger, MVT::i1, 0, 
/*68209*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68227*/       0, /*End of Scope*/
/*68228*/     /*Scope*/ 54, /*->68283*/
/*68229*/       OPC_CheckChild0Type, MVT::i32,
/*68231*/       OPC_RecordChild1, // #1 = $rsrc
/*68232*/       OPC_RecordChild2, // #2 = $sampler
/*68233*/       OPC_MoveChild, 3,
/*68235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68238*/       OPC_MoveParent,
/*68239*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68241*/       OPC_EmitInteger, MVT::i32, 15, 
/*68244*/       OPC_EmitInteger, MVT::i1, 0, 
/*68247*/       OPC_EmitInteger, MVT::i1, 0, 
/*68250*/       OPC_EmitInteger, MVT::i1, 0, 
/*68253*/       OPC_EmitInteger, MVT::i1, 0, 
/*68256*/       OPC_EmitInteger, MVT::i1, 0, 
/*68259*/       OPC_EmitInteger, MVT::i1, 0, 
/*68262*/       OPC_EmitInteger, MVT::i1, 0, 
/*68265*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68283*/     0, /*End of Scope*/
/*68284*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->69103
/*68288*/     OPC_RecordChild0, // #0 = $addr
/*68289*/     OPC_Scope, 73|128,1/*201*/, /*->68493*/ // 4 children in Scope
/*68292*/       OPC_CheckChild0Type, MVT::v2i32,
/*68294*/       OPC_RecordChild1, // #1 = $rsrc
/*68295*/       OPC_RecordChild2, // #2 = $sampler
/*68296*/       OPC_MoveChild, 3,
/*68298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68301*/       OPC_Scope, 47, /*->68350*/ // 4 children in Scope
/*68303*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*68305*/         OPC_MoveParent,
/*68306*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68308*/         OPC_EmitInteger, MVT::i32, 15, 
/*68311*/         OPC_EmitInteger, MVT::i1, 0, 
/*68314*/         OPC_EmitInteger, MVT::i1, 0, 
/*68317*/         OPC_EmitInteger, MVT::i1, 1, 
/*68320*/         OPC_EmitInteger, MVT::i1, 0, 
/*68323*/         OPC_EmitInteger, MVT::i1, 0, 
/*68326*/         OPC_EmitInteger, MVT::i1, 0, 
/*68329*/         OPC_EmitInteger, MVT::i1, 0, 
/*68332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68350*/       /*Scope*/ 47, /*->68398*/
/*68351*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*68353*/         OPC_MoveParent,
/*68354*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68356*/         OPC_EmitInteger, MVT::i32, 15, 
/*68359*/         OPC_EmitInteger, MVT::i1, 0, 
/*68362*/         OPC_EmitInteger, MVT::i1, 0, 
/*68365*/         OPC_EmitInteger, MVT::i1, 0, 
/*68368*/         OPC_EmitInteger, MVT::i1, 0, 
/*68371*/         OPC_EmitInteger, MVT::i1, 0, 
/*68374*/         OPC_EmitInteger, MVT::i1, 0, 
/*68377*/         OPC_EmitInteger, MVT::i1, 0, 
/*68380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68398*/       /*Scope*/ 47, /*->68446*/
/*68399*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*68401*/         OPC_MoveParent,
/*68402*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68404*/         OPC_EmitInteger, MVT::i32, 15, 
/*68407*/         OPC_EmitInteger, MVT::i1, 0, 
/*68410*/         OPC_EmitInteger, MVT::i1, 0, 
/*68413*/         OPC_EmitInteger, MVT::i1, 1, 
/*68416*/         OPC_EmitInteger, MVT::i1, 0, 
/*68419*/         OPC_EmitInteger, MVT::i1, 0, 
/*68422*/         OPC_EmitInteger, MVT::i1, 0, 
/*68425*/         OPC_EmitInteger, MVT::i1, 0, 
/*68428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68446*/       /*Scope*/ 45, /*->68492*/
/*68447*/         OPC_MoveParent,
/*68448*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68450*/         OPC_EmitInteger, MVT::i32, 15, 
/*68453*/         OPC_EmitInteger, MVT::i1, 0, 
/*68456*/         OPC_EmitInteger, MVT::i1, 0, 
/*68459*/         OPC_EmitInteger, MVT::i1, 0, 
/*68462*/         OPC_EmitInteger, MVT::i1, 0, 
/*68465*/         OPC_EmitInteger, MVT::i1, 0, 
/*68468*/         OPC_EmitInteger, MVT::i1, 0, 
/*68471*/         OPC_EmitInteger, MVT::i1, 0, 
/*68474*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68492*/       0, /*End of Scope*/
/*68493*/     /*Scope*/ 73|128,1/*201*/, /*->68696*/
/*68495*/       OPC_CheckChild0Type, MVT::v4i32,
/*68497*/       OPC_RecordChild1, // #1 = $rsrc
/*68498*/       OPC_RecordChild2, // #2 = $sampler
/*68499*/       OPC_MoveChild, 3,
/*68501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68504*/       OPC_Scope, 47, /*->68553*/ // 4 children in Scope
/*68506*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*68508*/         OPC_MoveParent,
/*68509*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68511*/         OPC_EmitInteger, MVT::i32, 15, 
/*68514*/         OPC_EmitInteger, MVT::i1, 0, 
/*68517*/         OPC_EmitInteger, MVT::i1, 0, 
/*68520*/         OPC_EmitInteger, MVT::i1, 1, 
/*68523*/         OPC_EmitInteger, MVT::i1, 0, 
/*68526*/         OPC_EmitInteger, MVT::i1, 0, 
/*68529*/         OPC_EmitInteger, MVT::i1, 0, 
/*68532*/         OPC_EmitInteger, MVT::i1, 0, 
/*68535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68553*/       /*Scope*/ 47, /*->68601*/
/*68554*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*68556*/         OPC_MoveParent,
/*68557*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68559*/         OPC_EmitInteger, MVT::i32, 15, 
/*68562*/         OPC_EmitInteger, MVT::i1, 0, 
/*68565*/         OPC_EmitInteger, MVT::i1, 0, 
/*68568*/         OPC_EmitInteger, MVT::i1, 0, 
/*68571*/         OPC_EmitInteger, MVT::i1, 0, 
/*68574*/         OPC_EmitInteger, MVT::i1, 0, 
/*68577*/         OPC_EmitInteger, MVT::i1, 0, 
/*68580*/         OPC_EmitInteger, MVT::i1, 0, 
/*68583*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68601*/       /*Scope*/ 47, /*->68649*/
/*68602*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*68604*/         OPC_MoveParent,
/*68605*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68607*/         OPC_EmitInteger, MVT::i32, 15, 
/*68610*/         OPC_EmitInteger, MVT::i1, 0, 
/*68613*/         OPC_EmitInteger, MVT::i1, 0, 
/*68616*/         OPC_EmitInteger, MVT::i1, 1, 
/*68619*/         OPC_EmitInteger, MVT::i1, 0, 
/*68622*/         OPC_EmitInteger, MVT::i1, 0, 
/*68625*/         OPC_EmitInteger, MVT::i1, 0, 
/*68628*/         OPC_EmitInteger, MVT::i1, 0, 
/*68631*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68649*/       /*Scope*/ 45, /*->68695*/
/*68650*/         OPC_MoveParent,
/*68651*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68653*/         OPC_EmitInteger, MVT::i32, 15, 
/*68656*/         OPC_EmitInteger, MVT::i1, 0, 
/*68659*/         OPC_EmitInteger, MVT::i1, 0, 
/*68662*/         OPC_EmitInteger, MVT::i1, 0, 
/*68665*/         OPC_EmitInteger, MVT::i1, 0, 
/*68668*/         OPC_EmitInteger, MVT::i1, 0, 
/*68671*/         OPC_EmitInteger, MVT::i1, 0, 
/*68674*/         OPC_EmitInteger, MVT::i1, 0, 
/*68677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68695*/       0, /*End of Scope*/
/*68696*/     /*Scope*/ 73|128,1/*201*/, /*->68899*/
/*68698*/       OPC_CheckChild0Type, MVT::v8i32,
/*68700*/       OPC_RecordChild1, // #1 = $rsrc
/*68701*/       OPC_RecordChild2, // #2 = $sampler
/*68702*/       OPC_MoveChild, 3,
/*68704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68707*/       OPC_Scope, 47, /*->68756*/ // 4 children in Scope
/*68709*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*68711*/         OPC_MoveParent,
/*68712*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68714*/         OPC_EmitInteger, MVT::i32, 15, 
/*68717*/         OPC_EmitInteger, MVT::i1, 0, 
/*68720*/         OPC_EmitInteger, MVT::i1, 0, 
/*68723*/         OPC_EmitInteger, MVT::i1, 1, 
/*68726*/         OPC_EmitInteger, MVT::i1, 0, 
/*68729*/         OPC_EmitInteger, MVT::i1, 0, 
/*68732*/         OPC_EmitInteger, MVT::i1, 0, 
/*68735*/         OPC_EmitInteger, MVT::i1, 0, 
/*68738*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68756*/       /*Scope*/ 47, /*->68804*/
/*68757*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*68759*/         OPC_MoveParent,
/*68760*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68762*/         OPC_EmitInteger, MVT::i32, 15, 
/*68765*/         OPC_EmitInteger, MVT::i1, 0, 
/*68768*/         OPC_EmitInteger, MVT::i1, 0, 
/*68771*/         OPC_EmitInteger, MVT::i1, 0, 
/*68774*/         OPC_EmitInteger, MVT::i1, 0, 
/*68777*/         OPC_EmitInteger, MVT::i1, 0, 
/*68780*/         OPC_EmitInteger, MVT::i1, 0, 
/*68783*/         OPC_EmitInteger, MVT::i1, 0, 
/*68786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68804*/       /*Scope*/ 47, /*->68852*/
/*68805*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*68807*/         OPC_MoveParent,
/*68808*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68810*/         OPC_EmitInteger, MVT::i32, 15, 
/*68813*/         OPC_EmitInteger, MVT::i1, 0, 
/*68816*/         OPC_EmitInteger, MVT::i1, 0, 
/*68819*/         OPC_EmitInteger, MVT::i1, 1, 
/*68822*/         OPC_EmitInteger, MVT::i1, 0, 
/*68825*/         OPC_EmitInteger, MVT::i1, 0, 
/*68828*/         OPC_EmitInteger, MVT::i1, 0, 
/*68831*/         OPC_EmitInteger, MVT::i1, 0, 
/*68834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68852*/       /*Scope*/ 45, /*->68898*/
/*68853*/         OPC_MoveParent,
/*68854*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68856*/         OPC_EmitInteger, MVT::i32, 15, 
/*68859*/         OPC_EmitInteger, MVT::i1, 0, 
/*68862*/         OPC_EmitInteger, MVT::i1, 0, 
/*68865*/         OPC_EmitInteger, MVT::i1, 0, 
/*68868*/         OPC_EmitInteger, MVT::i1, 0, 
/*68871*/         OPC_EmitInteger, MVT::i1, 0, 
/*68874*/         OPC_EmitInteger, MVT::i1, 0, 
/*68877*/         OPC_EmitInteger, MVT::i1, 0, 
/*68880*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68898*/       0, /*End of Scope*/
/*68899*/     /*Scope*/ 73|128,1/*201*/, /*->69102*/
/*68901*/       OPC_CheckChild0Type, MVT::v16i32,
/*68903*/       OPC_RecordChild1, // #1 = $rsrc
/*68904*/       OPC_RecordChild2, // #2 = $sampler
/*68905*/       OPC_MoveChild, 3,
/*68907*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68910*/       OPC_Scope, 47, /*->68959*/ // 4 children in Scope
/*68912*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*68914*/         OPC_MoveParent,
/*68915*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68917*/         OPC_EmitInteger, MVT::i32, 15, 
/*68920*/         OPC_EmitInteger, MVT::i1, 0, 
/*68923*/         OPC_EmitInteger, MVT::i1, 0, 
/*68926*/         OPC_EmitInteger, MVT::i1, 1, 
/*68929*/         OPC_EmitInteger, MVT::i1, 0, 
/*68932*/         OPC_EmitInteger, MVT::i1, 0, 
/*68935*/         OPC_EmitInteger, MVT::i1, 0, 
/*68938*/         OPC_EmitInteger, MVT::i1, 0, 
/*68941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68959*/       /*Scope*/ 47, /*->69007*/
/*68960*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*68962*/         OPC_MoveParent,
/*68963*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68965*/         OPC_EmitInteger, MVT::i32, 15, 
/*68968*/         OPC_EmitInteger, MVT::i1, 0, 
/*68971*/         OPC_EmitInteger, MVT::i1, 0, 
/*68974*/         OPC_EmitInteger, MVT::i1, 0, 
/*68977*/         OPC_EmitInteger, MVT::i1, 0, 
/*68980*/         OPC_EmitInteger, MVT::i1, 0, 
/*68983*/         OPC_EmitInteger, MVT::i1, 0, 
/*68986*/         OPC_EmitInteger, MVT::i1, 0, 
/*68989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69007*/       /*Scope*/ 47, /*->69055*/
/*69008*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*69010*/         OPC_MoveParent,
/*69011*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69013*/         OPC_EmitInteger, MVT::i32, 15, 
/*69016*/         OPC_EmitInteger, MVT::i1, 0, 
/*69019*/         OPC_EmitInteger, MVT::i1, 0, 
/*69022*/         OPC_EmitInteger, MVT::i1, 1, 
/*69025*/         OPC_EmitInteger, MVT::i1, 0, 
/*69028*/         OPC_EmitInteger, MVT::i1, 0, 
/*69031*/         OPC_EmitInteger, MVT::i1, 0, 
/*69034*/         OPC_EmitInteger, MVT::i1, 0, 
/*69037*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69055*/       /*Scope*/ 45, /*->69101*/
/*69056*/         OPC_MoveParent,
/*69057*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69059*/         OPC_EmitInteger, MVT::i32, 15, 
/*69062*/         OPC_EmitInteger, MVT::i1, 0, 
/*69065*/         OPC_EmitInteger, MVT::i1, 0, 
/*69068*/         OPC_EmitInteger, MVT::i1, 0, 
/*69071*/         OPC_EmitInteger, MVT::i1, 0, 
/*69074*/         OPC_EmitInteger, MVT::i1, 0, 
/*69077*/         OPC_EmitInteger, MVT::i1, 0, 
/*69080*/         OPC_EmitInteger, MVT::i1, 0, 
/*69083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69101*/       0, /*End of Scope*/
/*69102*/     0, /*End of Scope*/
/*69103*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->69922
/*69107*/     OPC_RecordChild0, // #0 = $addr
/*69108*/     OPC_Scope, 73|128,1/*201*/, /*->69312*/ // 4 children in Scope
/*69111*/       OPC_CheckChild0Type, MVT::v2i32,
/*69113*/       OPC_RecordChild1, // #1 = $rsrc
/*69114*/       OPC_RecordChild2, // #2 = $sampler
/*69115*/       OPC_MoveChild, 3,
/*69117*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69120*/       OPC_Scope, 47, /*->69169*/ // 4 children in Scope
/*69122*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*69124*/         OPC_MoveParent,
/*69125*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69127*/         OPC_EmitInteger, MVT::i32, 15, 
/*69130*/         OPC_EmitInteger, MVT::i1, 0, 
/*69133*/         OPC_EmitInteger, MVT::i1, 0, 
/*69136*/         OPC_EmitInteger, MVT::i1, 1, 
/*69139*/         OPC_EmitInteger, MVT::i1, 0, 
/*69142*/         OPC_EmitInteger, MVT::i1, 0, 
/*69145*/         OPC_EmitInteger, MVT::i1, 0, 
/*69148*/         OPC_EmitInteger, MVT::i1, 0, 
/*69151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69169*/       /*Scope*/ 47, /*->69217*/
/*69170*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*69172*/         OPC_MoveParent,
/*69173*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69175*/         OPC_EmitInteger, MVT::i32, 15, 
/*69178*/         OPC_EmitInteger, MVT::i1, 0, 
/*69181*/         OPC_EmitInteger, MVT::i1, 0, 
/*69184*/         OPC_EmitInteger, MVT::i1, 0, 
/*69187*/         OPC_EmitInteger, MVT::i1, 0, 
/*69190*/         OPC_EmitInteger, MVT::i1, 0, 
/*69193*/         OPC_EmitInteger, MVT::i1, 0, 
/*69196*/         OPC_EmitInteger, MVT::i1, 0, 
/*69199*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69217*/       /*Scope*/ 47, /*->69265*/
/*69218*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*69220*/         OPC_MoveParent,
/*69221*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69223*/         OPC_EmitInteger, MVT::i32, 15, 
/*69226*/         OPC_EmitInteger, MVT::i1, 0, 
/*69229*/         OPC_EmitInteger, MVT::i1, 0, 
/*69232*/         OPC_EmitInteger, MVT::i1, 1, 
/*69235*/         OPC_EmitInteger, MVT::i1, 0, 
/*69238*/         OPC_EmitInteger, MVT::i1, 0, 
/*69241*/         OPC_EmitInteger, MVT::i1, 0, 
/*69244*/         OPC_EmitInteger, MVT::i1, 0, 
/*69247*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69265*/       /*Scope*/ 45, /*->69311*/
/*69266*/         OPC_MoveParent,
/*69267*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69269*/         OPC_EmitInteger, MVT::i32, 15, 
/*69272*/         OPC_EmitInteger, MVT::i1, 0, 
/*69275*/         OPC_EmitInteger, MVT::i1, 0, 
/*69278*/         OPC_EmitInteger, MVT::i1, 0, 
/*69281*/         OPC_EmitInteger, MVT::i1, 0, 
/*69284*/         OPC_EmitInteger, MVT::i1, 0, 
/*69287*/         OPC_EmitInteger, MVT::i1, 0, 
/*69290*/         OPC_EmitInteger, MVT::i1, 0, 
/*69293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69311*/       0, /*End of Scope*/
/*69312*/     /*Scope*/ 73|128,1/*201*/, /*->69515*/
/*69314*/       OPC_CheckChild0Type, MVT::v4i32,
/*69316*/       OPC_RecordChild1, // #1 = $rsrc
/*69317*/       OPC_RecordChild2, // #2 = $sampler
/*69318*/       OPC_MoveChild, 3,
/*69320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69323*/       OPC_Scope, 47, /*->69372*/ // 4 children in Scope
/*69325*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*69327*/         OPC_MoveParent,
/*69328*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69330*/         OPC_EmitInteger, MVT::i32, 15, 
/*69333*/         OPC_EmitInteger, MVT::i1, 0, 
/*69336*/         OPC_EmitInteger, MVT::i1, 0, 
/*69339*/         OPC_EmitInteger, MVT::i1, 1, 
/*69342*/         OPC_EmitInteger, MVT::i1, 0, 
/*69345*/         OPC_EmitInteger, MVT::i1, 0, 
/*69348*/         OPC_EmitInteger, MVT::i1, 0, 
/*69351*/         OPC_EmitInteger, MVT::i1, 0, 
/*69354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69372*/       /*Scope*/ 47, /*->69420*/
/*69373*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*69375*/         OPC_MoveParent,
/*69376*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69378*/         OPC_EmitInteger, MVT::i32, 15, 
/*69381*/         OPC_EmitInteger, MVT::i1, 0, 
/*69384*/         OPC_EmitInteger, MVT::i1, 0, 
/*69387*/         OPC_EmitInteger, MVT::i1, 0, 
/*69390*/         OPC_EmitInteger, MVT::i1, 0, 
/*69393*/         OPC_EmitInteger, MVT::i1, 0, 
/*69396*/         OPC_EmitInteger, MVT::i1, 0, 
/*69399*/         OPC_EmitInteger, MVT::i1, 0, 
/*69402*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69420*/       /*Scope*/ 47, /*->69468*/
/*69421*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*69423*/         OPC_MoveParent,
/*69424*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69426*/         OPC_EmitInteger, MVT::i32, 15, 
/*69429*/         OPC_EmitInteger, MVT::i1, 0, 
/*69432*/         OPC_EmitInteger, MVT::i1, 0, 
/*69435*/         OPC_EmitInteger, MVT::i1, 1, 
/*69438*/         OPC_EmitInteger, MVT::i1, 0, 
/*69441*/         OPC_EmitInteger, MVT::i1, 0, 
/*69444*/         OPC_EmitInteger, MVT::i1, 0, 
/*69447*/         OPC_EmitInteger, MVT::i1, 0, 
/*69450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69468*/       /*Scope*/ 45, /*->69514*/
/*69469*/         OPC_MoveParent,
/*69470*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69472*/         OPC_EmitInteger, MVT::i32, 15, 
/*69475*/         OPC_EmitInteger, MVT::i1, 0, 
/*69478*/         OPC_EmitInteger, MVT::i1, 0, 
/*69481*/         OPC_EmitInteger, MVT::i1, 0, 
/*69484*/         OPC_EmitInteger, MVT::i1, 0, 
/*69487*/         OPC_EmitInteger, MVT::i1, 0, 
/*69490*/         OPC_EmitInteger, MVT::i1, 0, 
/*69493*/         OPC_EmitInteger, MVT::i1, 0, 
/*69496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69514*/       0, /*End of Scope*/
/*69515*/     /*Scope*/ 73|128,1/*201*/, /*->69718*/
/*69517*/       OPC_CheckChild0Type, MVT::v8i32,
/*69519*/       OPC_RecordChild1, // #1 = $rsrc
/*69520*/       OPC_RecordChild2, // #2 = $sampler
/*69521*/       OPC_MoveChild, 3,
/*69523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69526*/       OPC_Scope, 47, /*->69575*/ // 4 children in Scope
/*69528*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*69530*/         OPC_MoveParent,
/*69531*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69533*/         OPC_EmitInteger, MVT::i32, 15, 
/*69536*/         OPC_EmitInteger, MVT::i1, 0, 
/*69539*/         OPC_EmitInteger, MVT::i1, 0, 
/*69542*/         OPC_EmitInteger, MVT::i1, 1, 
/*69545*/         OPC_EmitInteger, MVT::i1, 0, 
/*69548*/         OPC_EmitInteger, MVT::i1, 0, 
/*69551*/         OPC_EmitInteger, MVT::i1, 0, 
/*69554*/         OPC_EmitInteger, MVT::i1, 0, 
/*69557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69575*/       /*Scope*/ 47, /*->69623*/
/*69576*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*69578*/         OPC_MoveParent,
/*69579*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69581*/         OPC_EmitInteger, MVT::i32, 15, 
/*69584*/         OPC_EmitInteger, MVT::i1, 0, 
/*69587*/         OPC_EmitInteger, MVT::i1, 0, 
/*69590*/         OPC_EmitInteger, MVT::i1, 0, 
/*69593*/         OPC_EmitInteger, MVT::i1, 0, 
/*69596*/         OPC_EmitInteger, MVT::i1, 0, 
/*69599*/         OPC_EmitInteger, MVT::i1, 0, 
/*69602*/         OPC_EmitInteger, MVT::i1, 0, 
/*69605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69623*/       /*Scope*/ 47, /*->69671*/
/*69624*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*69626*/         OPC_MoveParent,
/*69627*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69629*/         OPC_EmitInteger, MVT::i32, 15, 
/*69632*/         OPC_EmitInteger, MVT::i1, 0, 
/*69635*/         OPC_EmitInteger, MVT::i1, 0, 
/*69638*/         OPC_EmitInteger, MVT::i1, 1, 
/*69641*/         OPC_EmitInteger, MVT::i1, 0, 
/*69644*/         OPC_EmitInteger, MVT::i1, 0, 
/*69647*/         OPC_EmitInteger, MVT::i1, 0, 
/*69650*/         OPC_EmitInteger, MVT::i1, 0, 
/*69653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69671*/       /*Scope*/ 45, /*->69717*/
/*69672*/         OPC_MoveParent,
/*69673*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69675*/         OPC_EmitInteger, MVT::i32, 15, 
/*69678*/         OPC_EmitInteger, MVT::i1, 0, 
/*69681*/         OPC_EmitInteger, MVT::i1, 0, 
/*69684*/         OPC_EmitInteger, MVT::i1, 0, 
/*69687*/         OPC_EmitInteger, MVT::i1, 0, 
/*69690*/         OPC_EmitInteger, MVT::i1, 0, 
/*69693*/         OPC_EmitInteger, MVT::i1, 0, 
/*69696*/         OPC_EmitInteger, MVT::i1, 0, 
/*69699*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69717*/       0, /*End of Scope*/
/*69718*/     /*Scope*/ 73|128,1/*201*/, /*->69921*/
/*69720*/       OPC_CheckChild0Type, MVT::v16i32,
/*69722*/       OPC_RecordChild1, // #1 = $rsrc
/*69723*/       OPC_RecordChild2, // #2 = $sampler
/*69724*/       OPC_MoveChild, 3,
/*69726*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69729*/       OPC_Scope, 47, /*->69778*/ // 4 children in Scope
/*69731*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*69733*/         OPC_MoveParent,
/*69734*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69736*/         OPC_EmitInteger, MVT::i32, 15, 
/*69739*/         OPC_EmitInteger, MVT::i1, 0, 
/*69742*/         OPC_EmitInteger, MVT::i1, 0, 
/*69745*/         OPC_EmitInteger, MVT::i1, 1, 
/*69748*/         OPC_EmitInteger, MVT::i1, 0, 
/*69751*/         OPC_EmitInteger, MVT::i1, 0, 
/*69754*/         OPC_EmitInteger, MVT::i1, 0, 
/*69757*/         OPC_EmitInteger, MVT::i1, 0, 
/*69760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69778*/       /*Scope*/ 47, /*->69826*/
/*69779*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*69781*/         OPC_MoveParent,
/*69782*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69784*/         OPC_EmitInteger, MVT::i32, 15, 
/*69787*/         OPC_EmitInteger, MVT::i1, 0, 
/*69790*/         OPC_EmitInteger, MVT::i1, 0, 
/*69793*/         OPC_EmitInteger, MVT::i1, 0, 
/*69796*/         OPC_EmitInteger, MVT::i1, 0, 
/*69799*/         OPC_EmitInteger, MVT::i1, 0, 
/*69802*/         OPC_EmitInteger, MVT::i1, 0, 
/*69805*/         OPC_EmitInteger, MVT::i1, 0, 
/*69808*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69826*/       /*Scope*/ 47, /*->69874*/
/*69827*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*69829*/         OPC_MoveParent,
/*69830*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69832*/         OPC_EmitInteger, MVT::i32, 15, 
/*69835*/         OPC_EmitInteger, MVT::i1, 0, 
/*69838*/         OPC_EmitInteger, MVT::i1, 0, 
/*69841*/         OPC_EmitInteger, MVT::i1, 1, 
/*69844*/         OPC_EmitInteger, MVT::i1, 0, 
/*69847*/         OPC_EmitInteger, MVT::i1, 0, 
/*69850*/         OPC_EmitInteger, MVT::i1, 0, 
/*69853*/         OPC_EmitInteger, MVT::i1, 0, 
/*69856*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69874*/       /*Scope*/ 45, /*->69920*/
/*69875*/         OPC_MoveParent,
/*69876*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69878*/         OPC_EmitInteger, MVT::i32, 15, 
/*69881*/         OPC_EmitInteger, MVT::i1, 0, 
/*69884*/         OPC_EmitInteger, MVT::i1, 0, 
/*69887*/         OPC_EmitInteger, MVT::i1, 0, 
/*69890*/         OPC_EmitInteger, MVT::i1, 0, 
/*69893*/         OPC_EmitInteger, MVT::i1, 0, 
/*69896*/         OPC_EmitInteger, MVT::i1, 0, 
/*69899*/         OPC_EmitInteger, MVT::i1, 0, 
/*69902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69920*/       0, /*End of Scope*/
/*69921*/     0, /*End of Scope*/
/*69922*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->70741
/*69926*/     OPC_RecordChild0, // #0 = $addr
/*69927*/     OPC_Scope, 73|128,1/*201*/, /*->70131*/ // 4 children in Scope
/*69930*/       OPC_CheckChild0Type, MVT::v2i32,
/*69932*/       OPC_RecordChild1, // #1 = $rsrc
/*69933*/       OPC_RecordChild2, // #2 = $sampler
/*69934*/       OPC_MoveChild, 3,
/*69936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69939*/       OPC_Scope, 47, /*->69988*/ // 4 children in Scope
/*69941*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*69943*/         OPC_MoveParent,
/*69944*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69946*/         OPC_EmitInteger, MVT::i32, 15, 
/*69949*/         OPC_EmitInteger, MVT::i1, 0, 
/*69952*/         OPC_EmitInteger, MVT::i1, 0, 
/*69955*/         OPC_EmitInteger, MVT::i1, 1, 
/*69958*/         OPC_EmitInteger, MVT::i1, 0, 
/*69961*/         OPC_EmitInteger, MVT::i1, 0, 
/*69964*/         OPC_EmitInteger, MVT::i1, 0, 
/*69967*/         OPC_EmitInteger, MVT::i1, 0, 
/*69970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69988*/       /*Scope*/ 47, /*->70036*/
/*69989*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*69991*/         OPC_MoveParent,
/*69992*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69994*/         OPC_EmitInteger, MVT::i32, 15, 
/*69997*/         OPC_EmitInteger, MVT::i1, 0, 
/*70000*/         OPC_EmitInteger, MVT::i1, 0, 
/*70003*/         OPC_EmitInteger, MVT::i1, 0, 
/*70006*/         OPC_EmitInteger, MVT::i1, 0, 
/*70009*/         OPC_EmitInteger, MVT::i1, 0, 
/*70012*/         OPC_EmitInteger, MVT::i1, 0, 
/*70015*/         OPC_EmitInteger, MVT::i1, 0, 
/*70018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70036*/       /*Scope*/ 47, /*->70084*/
/*70037*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*70039*/         OPC_MoveParent,
/*70040*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70042*/         OPC_EmitInteger, MVT::i32, 15, 
/*70045*/         OPC_EmitInteger, MVT::i1, 0, 
/*70048*/         OPC_EmitInteger, MVT::i1, 0, 
/*70051*/         OPC_EmitInteger, MVT::i1, 1, 
/*70054*/         OPC_EmitInteger, MVT::i1, 0, 
/*70057*/         OPC_EmitInteger, MVT::i1, 0, 
/*70060*/         OPC_EmitInteger, MVT::i1, 0, 
/*70063*/         OPC_EmitInteger, MVT::i1, 0, 
/*70066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70084*/       /*Scope*/ 45, /*->70130*/
/*70085*/         OPC_MoveParent,
/*70086*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70088*/         OPC_EmitInteger, MVT::i32, 15, 
/*70091*/         OPC_EmitInteger, MVT::i1, 0, 
/*70094*/         OPC_EmitInteger, MVT::i1, 0, 
/*70097*/         OPC_EmitInteger, MVT::i1, 0, 
/*70100*/         OPC_EmitInteger, MVT::i1, 0, 
/*70103*/         OPC_EmitInteger, MVT::i1, 0, 
/*70106*/         OPC_EmitInteger, MVT::i1, 0, 
/*70109*/         OPC_EmitInteger, MVT::i1, 0, 
/*70112*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70130*/       0, /*End of Scope*/
/*70131*/     /*Scope*/ 73|128,1/*201*/, /*->70334*/
/*70133*/       OPC_CheckChild0Type, MVT::v4i32,
/*70135*/       OPC_RecordChild1, // #1 = $rsrc
/*70136*/       OPC_RecordChild2, // #2 = $sampler
/*70137*/       OPC_MoveChild, 3,
/*70139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70142*/       OPC_Scope, 47, /*->70191*/ // 4 children in Scope
/*70144*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*70146*/         OPC_MoveParent,
/*70147*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70149*/         OPC_EmitInteger, MVT::i32, 15, 
/*70152*/         OPC_EmitInteger, MVT::i1, 0, 
/*70155*/         OPC_EmitInteger, MVT::i1, 0, 
/*70158*/         OPC_EmitInteger, MVT::i1, 1, 
/*70161*/         OPC_EmitInteger, MVT::i1, 0, 
/*70164*/         OPC_EmitInteger, MVT::i1, 0, 
/*70167*/         OPC_EmitInteger, MVT::i1, 0, 
/*70170*/         OPC_EmitInteger, MVT::i1, 0, 
/*70173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70191*/       /*Scope*/ 47, /*->70239*/
/*70192*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*70194*/         OPC_MoveParent,
/*70195*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70197*/         OPC_EmitInteger, MVT::i32, 15, 
/*70200*/         OPC_EmitInteger, MVT::i1, 0, 
/*70203*/         OPC_EmitInteger, MVT::i1, 0, 
/*70206*/         OPC_EmitInteger, MVT::i1, 0, 
/*70209*/         OPC_EmitInteger, MVT::i1, 0, 
/*70212*/         OPC_EmitInteger, MVT::i1, 0, 
/*70215*/         OPC_EmitInteger, MVT::i1, 0, 
/*70218*/         OPC_EmitInteger, MVT::i1, 0, 
/*70221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70239*/       /*Scope*/ 47, /*->70287*/
/*70240*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*70242*/         OPC_MoveParent,
/*70243*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70245*/         OPC_EmitInteger, MVT::i32, 15, 
/*70248*/         OPC_EmitInteger, MVT::i1, 0, 
/*70251*/         OPC_EmitInteger, MVT::i1, 0, 
/*70254*/         OPC_EmitInteger, MVT::i1, 1, 
/*70257*/         OPC_EmitInteger, MVT::i1, 0, 
/*70260*/         OPC_EmitInteger, MVT::i1, 0, 
/*70263*/         OPC_EmitInteger, MVT::i1, 0, 
/*70266*/         OPC_EmitInteger, MVT::i1, 0, 
/*70269*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70287*/       /*Scope*/ 45, /*->70333*/
/*70288*/         OPC_MoveParent,
/*70289*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70291*/         OPC_EmitInteger, MVT::i32, 15, 
/*70294*/         OPC_EmitInteger, MVT::i1, 0, 
/*70297*/         OPC_EmitInteger, MVT::i1, 0, 
/*70300*/         OPC_EmitInteger, MVT::i1, 0, 
/*70303*/         OPC_EmitInteger, MVT::i1, 0, 
/*70306*/         OPC_EmitInteger, MVT::i1, 0, 
/*70309*/         OPC_EmitInteger, MVT::i1, 0, 
/*70312*/         OPC_EmitInteger, MVT::i1, 0, 
/*70315*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70333*/       0, /*End of Scope*/
/*70334*/     /*Scope*/ 73|128,1/*201*/, /*->70537*/
/*70336*/       OPC_CheckChild0Type, MVT::v8i32,
/*70338*/       OPC_RecordChild1, // #1 = $rsrc
/*70339*/       OPC_RecordChild2, // #2 = $sampler
/*70340*/       OPC_MoveChild, 3,
/*70342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70345*/       OPC_Scope, 47, /*->70394*/ // 4 children in Scope
/*70347*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*70349*/         OPC_MoveParent,
/*70350*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70352*/         OPC_EmitInteger, MVT::i32, 15, 
/*70355*/         OPC_EmitInteger, MVT::i1, 0, 
/*70358*/         OPC_EmitInteger, MVT::i1, 0, 
/*70361*/         OPC_EmitInteger, MVT::i1, 1, 
/*70364*/         OPC_EmitInteger, MVT::i1, 0, 
/*70367*/         OPC_EmitInteger, MVT::i1, 0, 
/*70370*/         OPC_EmitInteger, MVT::i1, 0, 
/*70373*/         OPC_EmitInteger, MVT::i1, 0, 
/*70376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70394*/       /*Scope*/ 47, /*->70442*/
/*70395*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*70397*/         OPC_MoveParent,
/*70398*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70400*/         OPC_EmitInteger, MVT::i32, 15, 
/*70403*/         OPC_EmitInteger, MVT::i1, 0, 
/*70406*/         OPC_EmitInteger, MVT::i1, 0, 
/*70409*/         OPC_EmitInteger, MVT::i1, 0, 
/*70412*/         OPC_EmitInteger, MVT::i1, 0, 
/*70415*/         OPC_EmitInteger, MVT::i1, 0, 
/*70418*/         OPC_EmitInteger, MVT::i1, 0, 
/*70421*/         OPC_EmitInteger, MVT::i1, 0, 
/*70424*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70442*/       /*Scope*/ 47, /*->70490*/
/*70443*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*70445*/         OPC_MoveParent,
/*70446*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70448*/         OPC_EmitInteger, MVT::i32, 15, 
/*70451*/         OPC_EmitInteger, MVT::i1, 0, 
/*70454*/         OPC_EmitInteger, MVT::i1, 0, 
/*70457*/         OPC_EmitInteger, MVT::i1, 1, 
/*70460*/         OPC_EmitInteger, MVT::i1, 0, 
/*70463*/         OPC_EmitInteger, MVT::i1, 0, 
/*70466*/         OPC_EmitInteger, MVT::i1, 0, 
/*70469*/         OPC_EmitInteger, MVT::i1, 0, 
/*70472*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70490*/       /*Scope*/ 45, /*->70536*/
/*70491*/         OPC_MoveParent,
/*70492*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70494*/         OPC_EmitInteger, MVT::i32, 15, 
/*70497*/         OPC_EmitInteger, MVT::i1, 0, 
/*70500*/         OPC_EmitInteger, MVT::i1, 0, 
/*70503*/         OPC_EmitInteger, MVT::i1, 0, 
/*70506*/         OPC_EmitInteger, MVT::i1, 0, 
/*70509*/         OPC_EmitInteger, MVT::i1, 0, 
/*70512*/         OPC_EmitInteger, MVT::i1, 0, 
/*70515*/         OPC_EmitInteger, MVT::i1, 0, 
/*70518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70536*/       0, /*End of Scope*/
/*70537*/     /*Scope*/ 73|128,1/*201*/, /*->70740*/
/*70539*/       OPC_CheckChild0Type, MVT::v16i32,
/*70541*/       OPC_RecordChild1, // #1 = $rsrc
/*70542*/       OPC_RecordChild2, // #2 = $sampler
/*70543*/       OPC_MoveChild, 3,
/*70545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70548*/       OPC_Scope, 47, /*->70597*/ // 4 children in Scope
/*70550*/         OPC_CheckPredicate, 93, // Predicate_TEX_ARRAY
/*70552*/         OPC_MoveParent,
/*70553*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70555*/         OPC_EmitInteger, MVT::i32, 15, 
/*70558*/         OPC_EmitInteger, MVT::i1, 0, 
/*70561*/         OPC_EmitInteger, MVT::i1, 0, 
/*70564*/         OPC_EmitInteger, MVT::i1, 1, 
/*70567*/         OPC_EmitInteger, MVT::i1, 0, 
/*70570*/         OPC_EmitInteger, MVT::i1, 0, 
/*70573*/         OPC_EmitInteger, MVT::i1, 0, 
/*70576*/         OPC_EmitInteger, MVT::i1, 0, 
/*70579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70597*/       /*Scope*/ 47, /*->70645*/
/*70598*/         OPC_CheckPredicate, 96, // Predicate_TEX_SHADOW
/*70600*/         OPC_MoveParent,
/*70601*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70603*/         OPC_EmitInteger, MVT::i32, 15, 
/*70606*/         OPC_EmitInteger, MVT::i1, 0, 
/*70609*/         OPC_EmitInteger, MVT::i1, 0, 
/*70612*/         OPC_EmitInteger, MVT::i1, 0, 
/*70615*/         OPC_EmitInteger, MVT::i1, 0, 
/*70618*/         OPC_EmitInteger, MVT::i1, 0, 
/*70621*/         OPC_EmitInteger, MVT::i1, 0, 
/*70624*/         OPC_EmitInteger, MVT::i1, 0, 
/*70627*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70645*/       /*Scope*/ 47, /*->70693*/
/*70646*/         OPC_CheckPredicate, 114, // Predicate_TEX_SHADOW_ARRAY
/*70648*/         OPC_MoveParent,
/*70649*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70651*/         OPC_EmitInteger, MVT::i32, 15, 
/*70654*/         OPC_EmitInteger, MVT::i1, 0, 
/*70657*/         OPC_EmitInteger, MVT::i1, 0, 
/*70660*/         OPC_EmitInteger, MVT::i1, 1, 
/*70663*/         OPC_EmitInteger, MVT::i1, 0, 
/*70666*/         OPC_EmitInteger, MVT::i1, 0, 
/*70669*/         OPC_EmitInteger, MVT::i1, 0, 
/*70672*/         OPC_EmitInteger, MVT::i1, 0, 
/*70675*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70693*/       /*Scope*/ 45, /*->70739*/
/*70694*/         OPC_MoveParent,
/*70695*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70697*/         OPC_EmitInteger, MVT::i32, 15, 
/*70700*/         OPC_EmitInteger, MVT::i1, 0, 
/*70703*/         OPC_EmitInteger, MVT::i1, 0, 
/*70706*/         OPC_EmitInteger, MVT::i1, 0, 
/*70709*/         OPC_EmitInteger, MVT::i1, 0, 
/*70712*/         OPC_EmitInteger, MVT::i1, 0, 
/*70715*/         OPC_EmitInteger, MVT::i1, 0, 
/*70718*/         OPC_EmitInteger, MVT::i1, 0, 
/*70721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70739*/       0, /*End of Scope*/
/*70740*/     0, /*End of Scope*/
/*70741*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->70783
/*70744*/     OPC_RecordChild0, // #0 = $tlst
/*70745*/     OPC_RecordChild1, // #1 = $attr_offset
/*70746*/     OPC_MoveChild, 1,
/*70748*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70751*/     OPC_MoveParent,
/*70752*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*70753*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70755*/     OPC_EmitConvertToTarget, 1,
/*70757*/     OPC_EmitInteger, MVT::i32, 0, 
/*70760*/     OPC_EmitInteger, MVT::i1, 0, 
/*70763*/     OPC_EmitInteger, MVT::i1, 0, 
/*70766*/     OPC_EmitInteger, MVT::i1, 0, 
/*70769*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:v4i32:$tlst, ?:i32:$buf_idx_vgpr, (imm:i16):$attr_offset, 0:i32, 0:i1, 0:i1, 0:i1)
/*70783*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 70785 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 413
  // #OPC_RecordNode                     = 1170
  // #OPC_RecordChild                    = 2129
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1398
  // #OPC_MoveParent                     = 1603
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 84
  // #OPC_CheckPatternPredicate          = 1236
  // #OPC_CheckPredicate                 = 420
  // #OPC_CheckOpcode                    = 404
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 568
  // #OPC_SwitchType                     = 102
  // #OPC_CheckChildType                 = 411
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 234
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 3
  // #OPC_CheckComplexPat                = 279
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4661
  // #OPC_EmitStringInteger              = 218
  // #OPC_EmitRegister                   = 289
  // #OPC_EmitConvertToTarget            = 264
  // #OPC_EmitMergeInputChains           = 242
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 267
  // #OPC_EmitNodeXForm                  = 2088
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1394

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget.hasCaymanISA());
  case 2: return (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA());
  case 3: return (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 4: return (Subtarget.getGeneration() <= AMDGPUSubtarget::R700);
  case 5: return (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 6: return (TM.Options.UnsafeFPMath);
  case 7: return (Subtarget.getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 3: { // Predicate_local_store_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 4: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 5: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 6: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 8: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 9: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 11: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 12: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 15: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 16: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 17: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 19: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 20: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 21: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 22: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 23: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 25: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 28: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 29: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 30: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 31: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 34: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 35: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 36: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 37: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 38: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 39: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 40: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 41: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 42: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 43: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 44: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 45: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 46: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 48: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 49: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 50: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 51: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 52: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 53: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 54: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 55: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 56: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 57: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 58: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 59: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 60: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 61: { // Predicate_local_load_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 62: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 63: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 64: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 65: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 66: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 67: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 68: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 69: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 70: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 71: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 72: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 73: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 74: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 75: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 76: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 77: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 78: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 79: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 80: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 81: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 82: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 83: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 84: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 85: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 86: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 87: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 88: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 89: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 90: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 91: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i32 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 92: { // Predicate_atomic_cmp_swap_64_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i64 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 94: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 95: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 96: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 97: { // Predicate_mskor_global
    SDNode *N = Node;

  return dyn_cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 98: { // Predicate_anonymous_1197
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getSubtargetImpl()->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 99: { // Predicate_anonymous_1203
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 100: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 101: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 102: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 103: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 104: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 105: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 106: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 107: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 108: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 109: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 110: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 111: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 112: { // Predicate_anonymous_1199
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getSubtargetImpl()->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 113: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 114: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 2:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+4);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i32);

  }
  }
}

