
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 436.332 ; gain = 165.176
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1258.523 ; gain = 410.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/synth/design_1.vhd:15' bound to instance 'design_1_i' of component 'design_1' [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:32]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_counters_0_1' declared at 'C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.runs/synth_1/.Xil/Vivado-12776-Tolgahan/realtime/design_1_counters_0_1_stub.vhdl:6' bound to instance 'counters_0' of component 'design_1_counters_0_1' [c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/synth/design_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'design_1_counters_0_1' [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.runs/synth_1/.Xil/Vivado-12776-Tolgahan/realtime/design_1_counters_0_1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.672 ; gain = 500.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.672 ; gain = 500.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.672 ; gain = 500.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/ip/design_1_counters_0_1/design_1_counters_0_1/design_1_counters_0_1_in_context.xdc] for cell 'design_1_i/counters_0'
Finished Parsing XDC File [c:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.gen/sources_1/bd/design_1/ip/design_1_counters_0_1/design_1_counters_0_1/design_1_counters_0_1_in_context.xdc] for cell 'design_1_i/counters_0'
Parsing XDC File [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1355.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.664 ; gain = 507.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.664 ; gain = 507.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/counters_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.664 ; gain = 507.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.664 ; gain = 507.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
