<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › dcr-native.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dcr-native.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * (c) Copyright 2006 Benjamin Herrenschmidt, IBM Corp.</span>
<span class="cm"> *                    &lt;benh@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software;  you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY;  without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See</span>
<span class="cm"> *   the GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program;  if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_POWERPC_DCR_NATIVE_H</span>
<span class="cp">#define _ASM_POWERPC_DCR_NATIVE_H</span>
<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">;</span>
<span class="p">}</span> <span class="n">dcr_host_native_t</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">dcr_map_ok_native</span><span class="p">(</span><span class="n">dcr_host_native_t</span> <span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define dcr_map_native(dev, dcr_n, dcr_c) \</span>
<span class="cp">	((dcr_host_native_t){ .base = (dcr_n) })</span>
<span class="cp">#define dcr_unmap_native(host, dcr_c)		do {} while (0)</span>
<span class="cp">#define dcr_read_native(host, dcr_n)		mfdcr(dcr_n + host.base)</span>
<span class="cp">#define dcr_write_native(host, dcr_n, value)	mtdcr(dcr_n + host.base, value)</span>

<span class="cm">/* Table based DCR accessors */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__mtdcr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__mfdcr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">);</span>

<span class="cm">/* mfdcrx/mtdcrx instruction based accessors. We hand code</span>
<span class="cm"> * the opcodes in order not to depend on newer binutils</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mfdcrx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;.long 0x7c000206 | (%0 &lt;&lt; 21) | (%1 &lt;&lt; 16)&quot;</span>
		     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">reg</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mtdcrx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;.long 0x7c000306 | (%0 &lt;&lt; 21) | (%1 &lt;&lt; 16)&quot;</span>
		     <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define mfdcr(rn)						\</span>
<span class="cp">	({unsigned int rval;					\</span>
<span class="cp">	if (__builtin_constant_p(rn) &amp;&amp; rn &lt; 1024)		\</span>
<span class="cp">		asm volatile(&quot;mfdcr %0,&quot; __stringify(rn)	\</span>
<span class="cp">		              : &quot;=r&quot; (rval));			\</span>
<span class="cp">	else if (likely(cpu_has_feature(CPU_FTR_INDEXED_DCR)))	\</span>
<span class="cp">		rval = mfdcrx(rn);				\</span>
<span class="cp">	else							\</span>
<span class="cp">		rval = __mfdcr(rn);				\</span>
<span class="cp">	rval;})</span>

<span class="cp">#define mtdcr(rn, v)						\</span>
<span class="cp">do {								\</span>
<span class="cp">	if (__builtin_constant_p(rn) &amp;&amp; rn &lt; 1024)		\</span>
<span class="cp">		asm volatile(&quot;mtdcr &quot; __stringify(rn) &quot;,%0&quot;	\</span>
<span class="cp">			      : : &quot;r&quot; (v)); 			\</span>
<span class="cp">	else if (likely(cpu_has_feature(CPU_FTR_INDEXED_DCR)))	\</span>
<span class="cp">		mtdcrx(rn, v);					\</span>
<span class="cp">	else							\</span>
<span class="cp">		__mtdcr(rn, v);					\</span>
<span class="cp">} while (0)</span>

<span class="cm">/* R/W of indirect DCRs make use of standard naming conventions for DCRs */</span>
<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">dcr_ind_lock</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="nf">__mfdcri</span><span class="p">(</span><span class="kt">int</span> <span class="n">base_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">base_data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_feature</span><span class="p">(</span><span class="n">CPU_FTR_INDEXED_DCR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mtdcrx</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">mfdcrx</span><span class="p">(</span><span class="n">base_data</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__mtdcr</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">__mfdcr</span><span class="p">(</span><span class="n">base_data</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__mtdcri</span><span class="p">(</span><span class="kt">int</span> <span class="n">base_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">base_data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_feature</span><span class="p">(</span><span class="n">CPU_FTR_INDEXED_DCR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mtdcrx</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">mtdcrx</span><span class="p">(</span><span class="n">base_data</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__mtdcr</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">__mtdcr</span><span class="p">(</span><span class="n">base_data</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__dcri_clrset</span><span class="p">(</span><span class="kt">int</span> <span class="n">base_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">base_data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="n">clr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_feature</span><span class="p">(</span><span class="n">CPU_FTR_INDEXED_DCR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mtdcrx</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">mfdcrx</span><span class="p">(</span><span class="n">base_data</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">clr</span><span class="p">)</span> <span class="o">|</span> <span class="n">set</span><span class="p">;</span>
		<span class="n">mtdcrx</span><span class="p">(</span><span class="n">base_data</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__mtdcr</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">__mfdcr</span><span class="p">(</span><span class="n">base_data</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">clr</span><span class="p">)</span> <span class="o">|</span> <span class="n">set</span><span class="p">;</span>
		<span class="n">__mtdcr</span><span class="p">(</span><span class="n">base_data</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dcr_ind_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define mfdcri(base, reg)	__mfdcri(DCRN_ ## base ## _CONFIG_ADDR,	\</span>
<span class="cp">					 DCRN_ ## base ## _CONFIG_DATA,	\</span>
<span class="cp">					 reg)</span>

<span class="cp">#define mtdcri(base, reg, data)	__mtdcri(DCRN_ ## base ## _CONFIG_ADDR,	\</span>
<span class="cp">					 DCRN_ ## base ## _CONFIG_DATA,	\</span>
<span class="cp">					 reg, data)</span>

<span class="cp">#define dcri_clrset(base, reg, clr, set)	__dcri_clrset(DCRN_ ## base ## _CONFIG_ADDR,	\</span>
<span class="cp">							      DCRN_ ## base ## _CONFIG_DATA,	\</span>
<span class="cp">							      reg, clr, set)</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_DCR_NATIVE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
