<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>36</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X1_1</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>175</source_line>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X8_2</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>175</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X23_3</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>175</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<resource>
		<res_id>76</res_id>
		<opcode>113</opcode>
		<opcode>114</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>78</res_id>
		<opcode>117</opcode>
		<opcode>118</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>80</res_id>
		<opcode>121</opcode>
		<opcode>122</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>111</opcode>
		<opcode>112</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>77</res_id>
		<opcode>115</opcode>
		<opcode>116</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>79</res_id>
		<opcode>119</opcode>
		<opcode>120</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>71</res_id>
		<opcode>107</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DFT_compute_N_Muxb_1_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>91</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DFT_compute_N_Mux_8_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.9816</unit_area>
		<comb_area>93.9816</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DFT_compute_N_Mux_23_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>270.1971</unit_area>
		<comb_area>270.1971</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>93</opcode>
		<latency>0</latency>
		<delay>0.1226</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.5877</unit_area>
		<comb_area>18.5877</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>94</opcode>
		<latency>0</latency>
		<delay>0.1425</delay>
		<module_name>DFT_compute_LessThan_3Ux4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>20.5884</unit_area>
		<comb_area>20.5884</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>95</opcode>
		<latency>0</latency>
		<delay>0.1200</delay>
		<module_name>DFT_compute_LeftShift_2Sx2U_5S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>11.6280</unit_area>
		<comb_area>11.6280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>96</opcode>
		<latency>0</latency>
		<delay>1.8615</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>2327.5494</unit_area>
		<comb_area>2327.5494</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>88</opcode>
		<opcode>90</opcode>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>73</opcode>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>61</opcode>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>53</opcode>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>1.8863</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>2214.2000</unit_area>
		<comb_area>2214.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>62</res_id>
		<opcode>98</opcode>
		<latency>0</latency>
		<delay>0.1623</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.5837</unit_area>
		<comb_area>31.5837</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>45</opcode>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>1.4061</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>4671.6000</unit_area>
		<comb_area>4671.6000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>99</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>64</res_id>
		<opcode>100</opcode>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>101</opcode>
		<latency>0</latency>
		<delay>0.1957</delay>
		<module_name>DFT_compute_Add_8Ux1U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>54.2241</unit_area>
		<comb_area>54.2241</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>103</opcode>
		<latency>0</latency>
		<delay>0.1935</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>45.5544</unit_area>
		<comb_area>45.5544</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>68</res_id>
		<opcode>104</opcode>
		<latency>0</latency>
		<delay>0.0976</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.7737</unit_area>
		<comb_area>12.7737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>69</res_id>
		<opcode>105</opcode>
		<latency>0</latency>
		<delay>0.2003</delay>
		<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;=</label>
		<unit_area>24.3504</unit_area>
		<comb_area>24.3504</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
		<op>
			<id>13076</id>
			<opcode>114</opcode>
			<source_loc>31395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13077</id>
			<opcode>118</opcode>
			<source_loc>31395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13078</id>
			<opcode>122</opcode>
			<source_loc>31395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13079</id>
			<opcode>118</opcode>
			<source_loc>31395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13080</id>
			<opcode>114</opcode>
			<source_loc>31395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13081</id>
			<opcode>112</opcode>
			<source_loc>31503</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13082</id>
			<opcode>116</opcode>
			<source_loc>31503</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13083</id>
			<opcode>120</opcode>
			<source_loc>31503</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13084</id>
			<opcode>116</opcode>
			<source_loc>31503</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13085</id>
			<opcode>112</opcode>
			<source_loc>31503</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12922</id>
			<opcode>107</opcode>
			<source_loc>40419</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13086</id>
			<opcode>120</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12923</id>
			<opcode>91</opcode>
			<source_loc>40420</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13087</id>
			<opcode>116</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12924</id>
			<opcode>92</opcode>
			<source_loc>40421</source_loc>
			<port>
				<name>in3</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13088</id>
			<opcode>112</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12925</id>
			<opcode>93</opcode>
			<source_loc>4950</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12926</id>
			<opcode>94</opcode>
			<source_loc>24014</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13089</id>
			<opcode>119</opcode>
			<source_loc>31667</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13090</id>
			<opcode>115</opcode>
			<source_loc>31667</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13091</id>
			<opcode>111</opcode>
			<source_loc>31667</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13092</id>
			<opcode>119</opcode>
			<source_loc>31675</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13093</id>
			<opcode>120</opcode>
			<source_loc>31677</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13094</id>
			<opcode>115</opcode>
			<source_loc>31675</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13095</id>
			<opcode>116</opcode>
			<source_loc>31677</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13096</id>
			<opcode>111</opcode>
			<source_loc>31675</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13097</id>
			<opcode>112</opcode>
			<source_loc>31677</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13098</id>
			<opcode>120</opcode>
			<source_loc>31682</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13099</id>
			<opcode>116</opcode>
			<source_loc>31682</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13100</id>
			<opcode>112</opcode>
			<source_loc>31682</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13101</id>
			<opcode>121</opcode>
			<source_loc>31686</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13102</id>
			<opcode>117</opcode>
			<source_loc>31686</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13103</id>
			<opcode>113</opcode>
			<source_loc>31686</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13104</id>
			<opcode>121</opcode>
			<source_loc>31694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13105</id>
			<opcode>122</opcode>
			<source_loc>31696</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13106</id>
			<opcode>117</opcode>
			<source_loc>31694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13107</id>
			<opcode>118</opcode>
			<source_loc>31696</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13108</id>
			<opcode>113</opcode>
			<source_loc>31694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13109</id>
			<opcode>114</opcode>
			<source_loc>31696</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13110</id>
			<opcode>122</opcode>
			<source_loc>31701</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13111</id>
			<opcode>118</opcode>
			<source_loc>31701</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13112</id>
			<opcode>114</opcode>
			<source_loc>31701</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12939</id>
			<opcode>93</opcode>
			<source_loc>24110</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12940</id>
			<opcode>95</opcode>
			<source_loc>25169</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12941</id>
			<opcode>96</opcode>
			<source_loc>25204,25203,25202,25292,32011,25295,24232,25299,32013,25304,25303,32014,25337,32029,40614,25341,40609,40604,40599,40594,40589,37854,37859,37828,37833,37802,37807,37776,37781,37750,37755,38580,38585,40579,40574,40569,40564,40559,40554,40549,40544,38088,38093,38062,38067,38036,38041,38010,38015,37984,37989,37958,37963,37932,37937,37906,37911,37885,40534,40529,40524,40519,40514,40509,40504,38296,38301,38270,38275,38244,38249,38218,38223,38192,38197,38166,38171,38140,38145,40494,40489,40484,40479,40474,40469,40449,38530,38535,38504,38509,38478,38483,38452,38457,38426,38431,38400,38405,38374,38379,38348,38353,38327,38119,25351,32033,24217,25349,25348,32032,25350,25346,25345,32031,25353,32034,25360,25359,32036,25357,32037,32035,25367,25366,32040,25405,32055,25404,40450,25400,25399,32049,25397,32050,25440,25439,32064,40452,40425,25390,25388,25386,25385,25384,32047,32046,25379,25378,32044,40451,25375,25374,25373,25372,32043,32042,40638,40623,32076,25252,40639,40624,25259,25448,40454,32067,25361,25298,32039,25215,40640,40426,25461,32074,25218</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12942</id>
			<opcode>90</opcode>
			<source_loc>25525</source_loc>
			<port>
				<name>clk</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12943</id>
			<opcode>74</opcode>
			<source_loc>25953</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12944</id>
			<opcode>62</opcode>
			<source_loc>26077</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12945</id>
			<opcode>54</opcode>
			<source_loc>26211</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12946</id>
			<opcode>98</opcode>
			<source_loc>26346</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13113</id>
			<opcode>119</opcode>
			<source_loc>32262,32352</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13114</id>
			<opcode>115</opcode>
			<source_loc>32262,32352</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13115</id>
			<opcode>111</opcode>
			<source_loc>32262,32352</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12950</id>
			<opcode>46</opcode>
			<source_loc>26364</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13116</id>
			<opcode>121</opcode>
			<source_loc>32284,32331</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13117</id>
			<opcode>117</opcode>
			<source_loc>32284,32331</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13118</id>
			<opcode>113</opcode>
			<source_loc>32284,32331</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12954</id>
			<opcode>46</opcode>
			<source_loc>26497</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12955</id>
			<opcode>99</opcode>
			<source_loc>26630</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12956</id>
			<opcode>54</opcode>
			<source_loc>26638</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12957</id>
			<opcode>46</opcode>
			<source_loc>26778</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12958</id>
			<opcode>46</opcode>
			<source_loc>26910</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12959</id>
			<opcode>54</opcode>
			<source_loc>27051</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13119</id>
			<opcode>111</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13120</id>
			<opcode>115</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13121</id>
			<opcode>119</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12963</id>
			<opcode>99</opcode>
			<source_loc>27192</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12964</id>
			<opcode>54</opcode>
			<source_loc>27200</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13122</id>
			<opcode>120</opcode>
			<source_loc>32415</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13123</id>
			<opcode>116</opcode>
			<source_loc>32415</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13124</id>
			<opcode>112</opcode>
			<source_loc>32415</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13125</id>
			<opcode>113</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13126</id>
			<opcode>117</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13127</id>
			<opcode>121</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12968</id>
			<opcode>99</opcode>
			<source_loc>27345</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12969</id>
			<opcode>54</opcode>
			<source_loc>27353</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13128</id>
			<opcode>122</opcode>
			<source_loc>32443</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13129</id>
			<opcode>118</opcode>
			<source_loc>32443</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13130</id>
			<opcode>114</opcode>
			<source_loc>32443</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13131</id>
			<opcode>111</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13132</id>
			<opcode>115</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13133</id>
			<opcode>119</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12973</id>
			<opcode>54</opcode>
			<source_loc>27506</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13134</id>
			<opcode>120</opcode>
			<source_loc>32471</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13135</id>
			<opcode>116</opcode>
			<source_loc>32471</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13136</id>
			<opcode>112</opcode>
			<source_loc>32471</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13137</id>
			<opcode>113</opcode>
			<source_loc>32486</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13138</id>
			<opcode>117</opcode>
			<source_loc>32486</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13139</id>
			<opcode>121</opcode>
			<source_loc>32486</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12977</id>
			<opcode>54</opcode>
			<source_loc>27659</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13140</id>
			<opcode>122</opcode>
			<source_loc>32499</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13141</id>
			<opcode>118</opcode>
			<source_loc>32499</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13142</id>
			<opcode>114</opcode>
			<source_loc>32499</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12978</id>
			<opcode>100</opcode>
			<source_loc>27785</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12979</id>
			<opcode>101</opcode>
			<source_loc>27788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12980</id>
			<opcode>103</opcode>
			<source_loc>25935</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12981</id>
			<opcode>104</opcode>
			<source_loc>24129</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12982</id>
			<opcode>105</opcode>
			<source_loc>25165</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13143</id>
			<opcode>119</opcode>
			<source_loc>32538</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13144</id>
			<opcode>115</opcode>
			<source_loc>32538</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13145</id>
			<opcode>111</opcode>
			<source_loc>32538</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13146</id>
			<opcode>121</opcode>
			<source_loc>32570</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13147</id>
			<opcode>117</opcode>
			<source_loc>32570</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13148</id>
			<opcode>113</opcode>
			<source_loc>32570</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13149</id>
			<opcode>122</opcode>
			<source_loc>32685</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13150</id>
			<opcode>118</opcode>
			<source_loc>32685</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13151</id>
			<opcode>114</opcode>
			<source_loc>32685</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13152</id>
			<opcode>120</opcode>
			<source_loc>32798</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13153</id>
			<opcode>116</opcode>
			<source_loc>32798</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13154</id>
			<opcode>112</opcode>
			<source_loc>32798</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12989</id>
			<opcode>93</opcode>
			<source_loc>4996</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>106</opcode>
		<latency>0</latency>
		<delay>0.1199</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>13167</id>
			<opcode>106</opcode>
			<source_loc>18220,18219,18218,18217,40657,18226,18228,18249,18250,18251,18253,18252,8771,18247,18260,18265,18261,18280,18288,18283,18282,18281,18279,18292,18293,18295,18294</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13168</id>
			<opcode>107</opcode>
			<source_loc>40659</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>72</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
		<op>
			<id>13169</id>
			<opcode>99</opcode>
			<source_loc>17659</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13170</id>
			<opcode>108</opcode>
			<source_loc>17657</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13171</id>
			<opcode>108</opcode>
			<source_loc>17660</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>13174</id>
			<opcode>108</opcode>
			<source_loc>17333</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13175</id>
			<opcode>107</opcode>
			<source_loc>40660</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>73</res_id>
		<opcode>109</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>13176</id>
			<opcode>109</opcode>
			<source_loc>16182</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>13177</id>
			<opcode>108</opcode>
			<source_loc>15990</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>74</res_id>
		<opcode>110</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>13178</id>
			<opcode>110</opcode>
			<source_loc>15900</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>13179</id>
			<opcode>99</opcode>
			<source_loc>15560</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>13180</id>
			<opcode>109</opcode>
			<source_loc>15556</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>13181</id>
			<opcode>108</opcode>
			<source_loc>15060</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>13182</id>
			<opcode>110</opcode>
			<source_loc>14909</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>13183</id>
			<opcode>99</opcode>
			<source_loc>14261</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_real.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>36</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1733</source_line>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1796</source_line>
		<phase>sched</phase>
		<order>42</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1819</source_line>
		<phase>sched</phase>
		<order>43</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1839</source_line>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1877</source_line>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5150</source_line>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5166</source_line>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
		<source_line>1339</source_line>
		<phase>sched</phase>
		<order>48</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>computation</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>18</value>
	</sched_order>
	<source_loc>
		<id>13226</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>18173,18173</sub_loc>
	</source_loc>
	<source_loc>
		<id>13227</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17355</opcode>
		<sub_loc>18173,18173</sub_loc>
	</source_loc>
	<source_loc>
		<id>13229</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33821</sub_loc>
	</source_loc>
	<source_loc>
		<id>13228</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33821</sub_loc>
	</source_loc>
	<source_loc>
		<id>13231</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18173</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>26</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13241</id>
			<opcode>36</opcode>
			<source_loc>40659</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>13234</id>
			<source_loc>18145</source_loc>
			<order>1</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>i_real.m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13235</id>
			<source_loc>33821</source_loc>
			<order>2</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13236</id>
			<source_loc>13231</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_real_m_unvalidated_req_next</sig_name>
			<label>i_real.m_unvalidated_req:gen_unvalidated_req_i_real_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_real_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13237</id>
			<source_loc>18159</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>i_real.m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13238</id>
			<source_loc>18170</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>i_real.vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13239</id>
			<source_loc>13168</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_1</instance_name>
			<opcode>36</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13240</id>
			<source_loc>13227</source_loc>
			<order>7</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13238</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>13237</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>18173</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>13240</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>13230</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>13234</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>13248</id>
			<source_loc>13234</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13249</id>
			<source_loc>13240</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>33269</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8772</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13251</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15887</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>13252</id>
			<source_loc>15884</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_real.m_req.m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13253</id>
			<source_loc>15888</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>o_dft_real.m_req.m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13254</id>
			<source_loc>13251</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13254</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13253</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13252</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>13258</id>
			<source_loc>13252</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13259</id>
			<source_loc>13254</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33280</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8784</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13260</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14896</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>13261</id>
			<source_loc>14893</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13262</id>
			<source_loc>14897</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13263</id>
			<source_loc>13260</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13263</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13262</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13261</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>13267</id>
			<source_loc>13261</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>13</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13268</id>
			<source_loc>13263</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>15</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33288</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8793</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13273</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18293</sub_loc>
	</source_loc>
	<source_loc>
		<id>13274</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18293</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>12</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>13275</id>
			<source_loc>40657</source_loc>
			<order>1</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13276</id>
			<source_loc>18228</source_loc>
			<order>2</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>i_real.m_stall_reg_full:i_real_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13277</id>
			<source_loc>18250</source_loc>
			<order>3</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13278</id>
			<source_loc>18251</source_loc>
			<order>4</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>19</id>
				<op_kind>input</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13279</id>
			<source_loc>13167</source_loc>
			<order>5</order>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<opcode>106</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>20</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13280</id>
			<source_loc>18260</source_loc>
			<order>6</order>
			<sig_name>gnew_busy</sig_name>
			<label>i_real.gen_busy::new_busy:gnew_busy:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>wire</op_kind>
				<object>gnew_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13282</id>
			<source_loc>18280</source_loc>
			<order>7</order>
			<sig_name>gdiv</sig_name>
			<label>i_real.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>22</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13283</id>
			<source_loc>13273</source_loc>
			<order>8</order>
			<sig_name>gen_busy_i_real_m_data_is_invalid_next</sig_name>
			<label>i_real.m_data_is_invalid:gen_busy_i_real_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>23</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_real_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13293</id>
			<source_loc>18267</source_loc>
			<order>9</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>i_real.m_busy_internal:i_real_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13294</id>
			<source_loc>18270</source_loc>
			<order>10</order>
			<sig_name>i_real_busy</sig_name>
			<label>i_real.busy:i_real_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13300</id>
			<source_loc>18290</source_loc>
			<order>11</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>i_real.m_data_is_valid:i_real_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13301</id>
			<source_loc>13274</source_loc>
			<order>12</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>i_real.m_data_is_invalid:i_real_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13301</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13277</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13301</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13278</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13301</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13300</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13277</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13300</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13278</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13300</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13294</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13277</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13294</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13278</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13294</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1199</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13293</source_loc>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1199</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2994</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>33268</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8771</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13308</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16666,16666</sub_loc>
	</source_loc>
	<source_loc>
		<id>13309</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17354</opcode>
		<sub_loc>16666,16666</sub_loc>
	</source_loc>
	<source_loc>
		<id>13311</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13310</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16666</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13324</id>
			<opcode>36</opcode>
			<source_loc>40660</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>13317</id>
			<source_loc>16656</source_loc>
			<order>1</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>i_real.m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13318</id>
			<source_loc>33963</source_loc>
			<order>2</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13319</id>
			<source_loc>13313</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_real_m_vld_reg_next</sig_name>
			<label>i_real.m_vld_reg:gen_do_reg_vld_i_real_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_real_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13320</id>
			<source_loc>16663</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>m_busy_internal:i_real_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>35</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13321</id>
			<source_loc>16667</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>36</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13322</id>
			<source_loc>13175</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_3</instance_name>
			<opcode>36</opcode>
			<label>MUX(2)</label>
			<op>
				<id>37</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3239000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13323</id>
			<source_loc>13309</source_loc>
			<order>7</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3894000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>13320</source_loc>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1854</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13321</source_loc>
			</path_node>
			<delay>0.1854</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>16666</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>13323</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>13312</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>13317</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1854</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>0.1854</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>13329</id>
			<source_loc>13317</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>32</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13330</id>
			<source_loc>13323</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>33274</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8777</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13332</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15892,15892</sub_loc>
	</source_loc>
	<source_loc>
		<id>13335</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17376</opcode>
		<sub_loc>15892,15892</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>13339</id>
			<source_loc>15898</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13342</id>
			<source_loc>15899</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13343</id>
			<source_loc>13178</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>110</opcode>
			<label>^</label>
			<op>
				<id>44</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13345</id>
			<source_loc>13335</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>o_dft_real.m_req_active:o_dft_real_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>45</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13342</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13345</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13339</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13345</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13342</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13339</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33279</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8783</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13348</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16179,16179</sub_loc>
	</source_loc>
	<source_loc>
		<id>13349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17027</opcode>
		<sub_loc>16179,16179</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>29</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>13352</id>
			<source_loc>16180</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>o_dft_real.m_unacked_req:o_dft_real_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>48</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13353</id>
			<source_loc>16181</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_real_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13354</id>
			<source_loc>13176</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>109</opcode>
			<label>|</label>
			<op>
				<id>50</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13355</id>
			<source_loc>13349</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_vld</sig_name>
			<label>o_dft_real.vld:o_dft_real_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13353</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13353</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13355</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13352</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13355</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13352</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33275</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8778</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13370</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15989</sub_loc>
	</source_loc>
	<source_loc>
		<id>13366</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15987,15987</sub_loc>
	</source_loc>
	<source_loc>
		<id>13367</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17292</opcode>
		<sub_loc>15987,15987</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>13372</id>
			<source_loc>13370</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_dft_real_vld_prev</sig_name>
			<label>o_dft_real.vld:gen_stalling_0_o_dft_real_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>54</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_dft_real_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13373</id>
			<source_loc>15988</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_busy</sig_name>
			<label>o_dft_real.busy:o_dft_real_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>55</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13374</id>
			<source_loc>13177</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<opcode>108</opcode>
			<label>&amp;</label>
			<op>
				<id>56</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13377</id>
			<source_loc>13367</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>o_dft_real.m_stalling:o_dft_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13373</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15989</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15989</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13377</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13373</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13377</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33277</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8780</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16169</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>13385</id>
			<source_loc>16162</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13386</id>
			<source_loc>16170</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13387</id>
			<source_loc>13384</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>13386</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13387</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13385</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>13391</id>
			<source_loc>13385</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13392</id>
			<source_loc>13387</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33276</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8779</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13393</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15558,15558</sub_loc>
	</source_loc>
	<source_loc>
		<id>13394</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17304</opcode>
		<sub_loc>15558,15558</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>13398</id>
			<source_loc>15559</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>63</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13399</id>
			<source_loc>13179</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>64</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13400</id>
			<source_loc>13394</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>o_dft_real.m_req.m_next_trig_req:o_dft_real_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13398</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13400</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13398</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33282</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8786</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13403</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14901,14901</sub_loc>
	</source_loc>
	<source_loc>
		<id>13404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17401</opcode>
		<sub_loc>14901,14901</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>13413</id>
			<source_loc>14907</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>67</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13414</id>
			<source_loc>14908</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>68</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13415</id>
			<source_loc>13182</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<opcode>110</opcode>
			<label>^</label>
			<op>
				<id>69</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13416</id>
			<source_loc>13404</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>o_dft_imag.m_req_active:o_dft_imag_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>70</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13414</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13416</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13413</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13416</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13414</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13413</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33287</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8792</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13419</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15553,15553</sub_loc>
	</source_loc>
	<source_loc>
		<id>13420</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17022</opcode>
		<sub_loc>15553,15553</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>13423</id>
			<source_loc>15554</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>o_dft_imag.m_unacked_req:o_dft_imag_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>73</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13424</id>
			<source_loc>15555</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_imag_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>74</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13425</id>
			<source_loc>13180</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<opcode>109</opcode>
			<label>|</label>
			<op>
				<id>75</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13426</id>
			<source_loc>13420</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_vld</sig_name>
			<label>o_dft_imag.vld:o_dft_imag_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13424</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13424</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13426</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13423</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13426</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13423</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33283</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8787</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13437</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15059</sub_loc>
	</source_loc>
	<source_loc>
		<id>13434</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15057,15057</sub_loc>
	</source_loc>
	<source_loc>
		<id>13435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17308</opcode>
		<sub_loc>15057,15057</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>13440</id>
			<source_loc>13437</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_dft_imag_vld_prev</sig_name>
			<label>o_dft_imag.vld:gen_stalling_1_o_dft_imag_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_dft_imag_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13442</id>
			<source_loc>15058</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_busy</sig_name>
			<label>o_dft_imag.busy:o_dft_imag_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>80</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13443</id>
			<source_loc>13181</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<opcode>108</opcode>
			<label>&amp;</label>
			<op>
				<id>81</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13445</id>
			<source_loc>13435</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>o_dft_imag.m_stalling:o_dft_imag_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>82</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13442</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15059</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15059</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13445</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13442</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13445</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33285</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8789</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15541</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>13454</id>
			<source_loc>15534</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13455</id>
			<source_loc>15542</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>86</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13456</id>
			<source_loc>13453</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>11</state>
				<source_loc>13455</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13456</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13454</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>13458</id>
			<source_loc>13454</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13459</id>
			<source_loc>13456</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33284</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8788</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13460</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14259,14259</sub_loc>
	</source_loc>
	<source_loc>
		<id>13461</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17320</opcode>
		<sub_loc>14259,14259</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>13463</id>
			<source_loc>14260</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>88</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13464</id>
			<source_loc>13183</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>89</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13465</id>
			<source_loc>13461</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13463</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13465</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13463</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33290</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8795</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>94</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<source_loc>
		<id>12316</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32954,22761</sub_loc>
	</source_loc>
	<source_loc>
		<id>12317</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32958,22772</sub_loc>
	</source_loc>
	<source_loc>
		<id>12318</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32959,22806</sub_loc>
	</source_loc>
	<source_loc>
		<id>12319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32962,22845</sub_loc>
	</source_loc>
	<source_loc>
		<id>13714</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13716</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13714</sub_loc>
	</source_loc>
	<source_loc>
		<id>13715</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13714</sub_loc>
	</source_loc>
	<source_loc>
		<id>13718</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13720</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13718</sub_loc>
	</source_loc>
	<source_loc>
		<id>13719</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13718</sub_loc>
	</source_loc>
	<source_loc>
		<id>13722</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13724</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13722</sub_loc>
	</source_loc>
	<source_loc>
		<id>13723</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13722</sub_loc>
	</source_loc>
	<source_loc>
		<id>13726</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13728</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13726</sub_loc>
	</source_loc>
	<source_loc>
		<id>13727</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13726</sub_loc>
	</source_loc>
	<source_loc>
		<id>13730</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13732</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13730</sub_loc>
	</source_loc>
	<source_loc>
		<id>13731</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13730</sub_loc>
	</source_loc>
	<source_loc>
		<id>13734</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13736</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13734</sub_loc>
	</source_loc>
	<source_loc>
		<id>13735</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13734</sub_loc>
	</source_loc>
	<source_loc>
		<id>13490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,4941</sub_loc>
	</source_loc>
	<source_loc>
		<id>13492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13490</sub_loc>
	</source_loc>
	<source_loc>
		<id>13491</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13490</sub_loc>
	</source_loc>
	<source_loc>
		<id>13494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,4941</sub_loc>
	</source_loc>
	<source_loc>
		<id>13496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13494</sub_loc>
	</source_loc>
	<source_loc>
		<id>13495</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13494</sub_loc>
	</source_loc>
	<source_loc>
		<id>13498</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,4941</sub_loc>
	</source_loc>
	<source_loc>
		<id>13500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13498</sub_loc>
	</source_loc>
	<source_loc>
		<id>13499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13498</sub_loc>
	</source_loc>
	<source_loc>
		<id>13502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4951</sub_loc>
	</source_loc>
	<source_loc>
		<id>13504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13502</sub_loc>
	</source_loc>
	<source_loc>
		<id>13503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13502</sub_loc>
	</source_loc>
	<source_loc>
		<id>12331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32954,23662</sub_loc>
	</source_loc>
	<source_loc>
		<id>13468</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7201,33371</sub_loc>
	</source_loc>
	<source_loc>
		<id>13469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>964,13468</sub_loc>
	</source_loc>
	<source_loc>
		<id>12333</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5002,33371</sub_loc>
	</source_loc>
	<source_loc>
		<id>12335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32954,23751</sub_loc>
	</source_loc>
	<source_loc>
		<id>12309</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32982,23806</sub_loc>
	</source_loc>
	<source_loc>
		<id>12308</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32995,23802</sub_loc>
	</source_loc>
	<source_loc>
		<id>12310</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32983,23809</sub_loc>
	</source_loc>
	<source_loc>
		<id>12311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32984,23812</sub_loc>
	</source_loc>
	<source_loc>
		<id>13506</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>13507</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>13510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13510</sub_loc>
	</source_loc>
	<source_loc>
		<id>13511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13510</sub_loc>
	</source_loc>
	<source_loc>
		<id>13514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13514</sub_loc>
	</source_loc>
	<source_loc>
		<id>13515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13514</sub_loc>
	</source_loc>
	<source_loc>
		<id>13518</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13518</sub_loc>
	</source_loc>
	<source_loc>
		<id>13519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13518</sub_loc>
	</source_loc>
	<source_loc>
		<id>13522</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13524</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13522</sub_loc>
	</source_loc>
	<source_loc>
		<id>13523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13522</sub_loc>
	</source_loc>
	<source_loc>
		<id>13526</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13528</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13526</sub_loc>
	</source_loc>
	<source_loc>
		<id>13527</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13526</sub_loc>
	</source_loc>
	<source_loc>
		<id>13530</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23896,23963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13530</sub_loc>
	</source_loc>
	<source_loc>
		<id>13531</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13530</sub_loc>
	</source_loc>
	<source_loc>
		<id>12345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4956,34194</sub_loc>
	</source_loc>
	<source_loc>
		<id>13622</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13563</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13624</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13622</sub_loc>
	</source_loc>
	<source_loc>
		<id>13623</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13622</sub_loc>
	</source_loc>
	<source_loc>
		<id>13646</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13575</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13650</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13646</sub_loc>
	</source_loc>
	<source_loc>
		<id>13647</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13646</sub_loc>
	</source_loc>
	<source_loc>
		<id>13652</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13580</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13654</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13653</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13658</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13584</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13660</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13658</sub_loc>
	</source_loc>
	<source_loc>
		<id>13659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13658</sub_loc>
	</source_loc>
	<source_loc>
		<id>13662</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13590</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13666</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13662</sub_loc>
	</source_loc>
	<source_loc>
		<id>13665</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13662</sub_loc>
	</source_loc>
	<source_loc>
		<id>13668</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13672</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13668</sub_loc>
	</source_loc>
	<source_loc>
		<id>13669</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13668</sub_loc>
	</source_loc>
	<source_loc>
		<id>13674</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24117,25162</sub_loc>
	</source_loc>
	<source_loc>
		<id>13676</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13674</sub_loc>
	</source_loc>
	<source_loc>
		<id>13675</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13674</sub_loc>
	</source_loc>
	<source_loc>
		<id>3580</id>
		<loc_kind>DECL</loc_kind>
		<label>f</label>
		<file_id>4</file_id>
		<line>449</line>
		<col>40</col>
	</source_loc>
	<source_loc>
		<id>11392</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,5205,3580,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11392,40638</sub_loc>
	</source_loc>
	<source_loc>
		<id>11391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,5205,3580,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11391,40639</sub_loc>
	</source_loc>
	<source_loc>
		<id>11390</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,5205,3580,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11390,40640</sub_loc>
	</source_loc>
	<source_loc>
		<id>4223</id>
		<loc_kind>DECL</loc_kind>
		<label>e</label>
		<file_id>1</file_id>
		<line>202</line>
		<col>14</col>
	</source_loc>
	<source_loc>
		<id>11374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4223,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12380</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11374,25655</sub_loc>
	</source_loc>
	<source_loc>
		<id>11373</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4223,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12381</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11373,25658</sub_loc>
	</source_loc>
	<source_loc>
		<id>11372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4223,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12382</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11372,25661</sub_loc>
	</source_loc>
	<source_loc>
		<id>4222</id>
		<loc_kind>DECL</loc_kind>
		<label>a</label>
		<file_id>1</file_id>
		<line>202</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4222,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12383</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11331,25890</sub_loc>
	</source_loc>
	<source_loc>
		<id>11330</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4222,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12384</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11330,25894</sub_loc>
	</source_loc>
	<source_loc>
		<id>11329</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4222,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12385</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11329,25897</sub_loc>
	</source_loc>
	<source_loc>
		<id>13571</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13563</sub_loc>
	</source_loc>
	<source_loc>
		<id>13564</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13563</sub_loc>
	</source_loc>
	<source_loc>
		<id>13578</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13575</sub_loc>
	</source_loc>
	<source_loc>
		<id>13576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13575</sub_loc>
	</source_loc>
	<source_loc>
		<id>13582</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13580</sub_loc>
	</source_loc>
	<source_loc>
		<id>13581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13580</sub_loc>
	</source_loc>
	<source_loc>
		<id>13586</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13584</sub_loc>
	</source_loc>
	<source_loc>
		<id>13585</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13584</sub_loc>
	</source_loc>
	<source_loc>
		<id>13592</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13591</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13594</sub_loc>
	</source_loc>
	<source_loc>
		<id>13597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13594</sub_loc>
	</source_loc>
	<source_loc>
		<id>13600</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11331,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>12404</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11331,26326</sub_loc>
	</source_loc>
	<source_loc>
		<id>13604</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13600</sub_loc>
	</source_loc>
	<source_loc>
		<id>13601</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13600</sub_loc>
	</source_loc>
	<source_loc>
		<id>13606</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11330,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>12405</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11330,26329</sub_loc>
	</source_loc>
	<source_loc>
		<id>13608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13606</sub_loc>
	</source_loc>
	<source_loc>
		<id>13607</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13606</sub_loc>
	</source_loc>
	<source_loc>
		<id>13612</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11329,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>12406</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11329,26332</sub_loc>
	</source_loc>
	<source_loc>
		<id>13614</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13612</sub_loc>
	</source_loc>
	<source_loc>
		<id>13613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13612</sub_loc>
	</source_loc>
	<source_loc>
		<id>13618</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24115,25932</sub_loc>
	</source_loc>
	<source_loc>
		<id>13620</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13618</sub_loc>
	</source_loc>
	<source_loc>
		<id>13619</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13618</sub_loc>
	</source_loc>
	<source_loc>
		<id>4224</id>
		<loc_kind>DECL</loc_kind>
		<label>c</label>
		<file_id>1</file_id>
		<line>202</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>11377</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4224,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12389</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11377,26051</sub_loc>
	</source_loc>
	<source_loc>
		<id>11376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4224,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12390</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11376,26054</sub_loc>
	</source_loc>
	<source_loc>
		<id>11375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4224,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11375,26057</sub_loc>
	</source_loc>
	<source_loc>
		<id>4227</id>
		<loc_kind>DECL</loc_kind>
		<label>s</label>
		<file_id>1</file_id>
		<line>202</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>11380</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4227,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12395</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11380,26175</sub_loc>
	</source_loc>
	<source_loc>
		<id>11379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4227,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12396</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11379,26178</sub_loc>
	</source_loc>
	<source_loc>
		<id>11378</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4227,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12397</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11378,26181</sub_loc>
	</source_loc>
	<source_loc>
		<id>13535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13535</sub_loc>
	</source_loc>
	<source_loc>
		<id>13536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13535</sub_loc>
	</source_loc>
	<source_loc>
		<id>13539</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13539</sub_loc>
	</source_loc>
	<source_loc>
		<id>13540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13539</sub_loc>
	</source_loc>
	<source_loc>
		<id>13543</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13543</sub_loc>
	</source_loc>
	<source_loc>
		<id>13544</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13543</sub_loc>
	</source_loc>
	<source_loc>
		<id>13547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13547</sub_loc>
	</source_loc>
	<source_loc>
		<id>13548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13547</sub_loc>
	</source_loc>
	<source_loc>
		<id>13551</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13551</sub_loc>
	</source_loc>
	<source_loc>
		<id>13552</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13551</sub_loc>
	</source_loc>
	<source_loc>
		<id>13555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13557</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13555</sub_loc>
	</source_loc>
	<source_loc>
		<id>13556</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13555</sub_loc>
	</source_loc>
	<source_loc>
		<id>13559</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24114,26338</sub_loc>
	</source_loc>
	<source_loc>
		<id>13561</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13559</sub_loc>
	</source_loc>
	<source_loc>
		<id>13560</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13559</sub_loc>
	</source_loc>
	<source_loc>
		<id>4194</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_R</label>
		<file_id>1</file_id>
		<line>190</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11368</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4194,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12419</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11368,26752</sub_loc>
	</source_loc>
	<source_loc>
		<id>11367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4194,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12420</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11367,26755</sub_loc>
	</source_loc>
	<source_loc>
		<id>11366</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4194,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12421</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11366,26758</sub_loc>
	</source_loc>
	<source_loc>
		<id>4196</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_I</label>
		<file_id>1</file_id>
		<line>191</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11371</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4196,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12428</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11371,27164</sub_loc>
	</source_loc>
	<source_loc>
		<id>11370</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4196,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12429</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11370,27167</sub_loc>
	</source_loc>
	<source_loc>
		<id>11369</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4960,4196,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12430</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11369,27170</sub_loc>
	</source_loc>
	<source_loc>
		<id>13768</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>26341</sub_loc>
	</source_loc>
	<source_loc>
		<id>13680</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32915,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13682</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13680</sub_loc>
	</source_loc>
	<source_loc>
		<id>13681</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13680</sub_loc>
	</source_loc>
	<source_loc>
		<id>13686</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32916,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13686</sub_loc>
	</source_loc>
	<source_loc>
		<id>13687</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13686</sub_loc>
	</source_loc>
	<source_loc>
		<id>13690</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13692</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13690</sub_loc>
	</source_loc>
	<source_loc>
		<id>13691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13690</sub_loc>
	</source_loc>
	<source_loc>
		<id>13694</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,4993</sub_loc>
	</source_loc>
	<source_loc>
		<id>13700</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13694</sub_loc>
	</source_loc>
	<source_loc>
		<id>13699</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13694</sub_loc>
	</source_loc>
	<source_loc>
		<id>13702</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32919,4993</sub_loc>
	</source_loc>
	<source_loc>
		<id>13704</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13702</sub_loc>
	</source_loc>
	<source_loc>
		<id>13703</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13702</sub_loc>
	</source_loc>
	<source_loc>
		<id>13706</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32920,4993</sub_loc>
	</source_loc>
	<source_loc>
		<id>13708</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13706</sub_loc>
	</source_loc>
	<source_loc>
		<id>13707</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13706</sub_loc>
	</source_loc>
	<source_loc>
		<id>13710</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4997</sub_loc>
	</source_loc>
	<source_loc>
		<id>13712</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13710</sub_loc>
	</source_loc>
	<source_loc>
		<id>13711</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13710</sub_loc>
	</source_loc>
	<source_loc>
		<id>13470</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32899,32899</sub_loc>
	</source_loc>
	<source_loc>
		<id>13471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17024</opcode>
		<sub_loc>32899,32899</sub_loc>
	</source_loc>
	<source_loc>
		<id>13472</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32898,32898</sub_loc>
	</source_loc>
	<source_loc>
		<id>13473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17025</opcode>
		<sub_loc>32898,32898</sub_loc>
	</source_loc>
	<source_loc>
		<id>13474</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32897,32897</sub_loc>
	</source_loc>
	<source_loc>
		<id>13475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17026</opcode>
		<sub_loc>32897,32897</sub_loc>
	</source_loc>
	<source_loc>
		<id>13476</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6526,28013</sub_loc>
	</source_loc>
	<source_loc>
		<id>13477</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13476</sub_loc>
	</source_loc>
	<source_loc>
		<id>12468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32959,28014</sub_loc>
	</source_loc>
	<source_loc>
		<id>13478</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7988,33631</sub_loc>
	</source_loc>
	<source_loc>
		<id>13479</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13478</sub_loc>
	</source_loc>
	<source_loc>
		<id>12472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5002,33631</sub_loc>
	</source_loc>
	<source_loc>
		<id>13480</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32902,32902</sub_loc>
	</source_loc>
	<source_loc>
		<id>13481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17019</opcode>
		<sub_loc>32902,32902</sub_loc>
	</source_loc>
	<source_loc>
		<id>13482</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32901,32901</sub_loc>
	</source_loc>
	<source_loc>
		<id>13483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17020</opcode>
		<sub_loc>32901,32901</sub_loc>
	</source_loc>
	<source_loc>
		<id>13484</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32900,32900</sub_loc>
	</source_loc>
	<source_loc>
		<id>13485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17021</opcode>
		<sub_loc>32900,32900</sub_loc>
	</source_loc>
	<source_loc>
		<id>13486</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6526,28275</sub_loc>
	</source_loc>
	<source_loc>
		<id>13487</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13486</sub_loc>
	</source_loc>
	<source_loc>
		<id>12474</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32962,28276</sub_loc>
	</source_loc>
	<source_loc>
		<id>13488</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7988,33693</sub_loc>
	</source_loc>
	<source_loc>
		<id>13489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13488</sub_loc>
	</source_loc>
	<source_loc>
		<id>12478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5002,33693</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>computation</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>computation</thread>
		<value>233</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>computation</thread>
		<value>114</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>computation</thread>
		<value>374</value>
	</intrinsic_muxing>
	<resource>
		<res_id>9</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.2296</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>55.0620</unit_area>
		<comb_area>55.0620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.2362</delay>
		<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.1534</delay>
		<module_name>DFT_compute_LeftShift_2Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>3.4413</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>1246.2480</unit_area>
		<comb_area>1246.2480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>7.5240</unit_area>
		<comb_area>7.5240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.4989</delay>
		<module_name>DFT_compute_Add_8Ux1U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.3419</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>55</opcode>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>35</res_id>
		<opcode>47</opcode>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.2853</delay>
		<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;=</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
	</pm_ops>
	<sched_ops>
		<thread>computation</thread>
		<io_op>
			<id>13777</id>
			<source_loc>12316</source_loc>
			<order>1</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13778</id>
			<source_loc>12317</source_loc>
			<order>2</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling:i_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13779</id>
			<source_loc>12318</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13780</id>
			<source_loc>12319</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>95</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13781</id>
			<source_loc>13714</source_loc>
			<order>5</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13782</id>
			<source_loc>13718</source_loc>
			<order>6</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13783</id>
			<source_loc>13722</source_loc>
			<order>7</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13784</id>
			<source_loc>13726</source_loc>
			<order>8</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13785</id>
			<source_loc>13730</source_loc>
			<order>9</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13786</id>
			<source_loc>13734</source_loc>
			<order>10</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13792</id>
			<source_loc>13081</source_loc>
			<order>11</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>107</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13793</id>
			<source_loc>13082</source_loc>
			<order>12</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>108</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13787</id>
			<source_loc>13076</source_loc>
			<order>13</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>102</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13788</id>
			<source_loc>13077</source_loc>
			<order>14</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>103</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13794</id>
			<source_loc>13083</source_loc>
			<order>15</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>109</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13789</id>
			<source_loc>13078</source_loc>
			<order>16</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>104</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13797</id>
			<source_loc>31610</source_loc>
			<order>17</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13795</id>
			<source_loc>13084</source_loc>
			<order>18</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>110</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13796</id>
			<source_loc>13085</source_loc>
			<order>19</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>111</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13790</id>
			<source_loc>13079</source_loc>
			<order>20</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>105</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13791</id>
			<source_loc>13080</source_loc>
			<order>21</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>106</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14147</id>
			<source_loc>13504</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>347</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13802</id>
			<source_loc>12331</source_loc>
			<order>23</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13798</id>
			<source_loc>13490</source_loc>
			<order>24</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13799</id>
			<source_loc>13494</source_loc>
			<order>25</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13800</id>
			<source_loc>13498</source_loc>
			<order>26</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>115</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13801</id>
			<source_loc>13502</source_loc>
			<order>27</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13822</id>
			<source_loc>12925</source_loc>
			<order>28</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_12</instance_name>
			<opcode>93</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13823</id>
			<source_loc>4929</source_loc>
			<order>29</order>
			<sig_name>condvar_001</sig_name>
			<label>condvar_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>condvar_001</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14146</id>
			<source_loc>4929</source_loc>
			<order>30</order>
			<sig_name>condvar_001</sig_name>
			<label>condvar_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>346</id>
				<op_kind>wire</op_kind>
				<object>condvar_001</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
			<pipe_shift_of>13823</pipe_shift_of>
		</wire_op>
		<io_op>
			<id>13803</id>
			<source_loc>13469</source_loc>
			<order>31</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_real_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>118</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13804</id>
			<source_loc>12333</source_loc>
			<order>32</order>
			<sig_name>stall0</sig_name>
			<label>computation:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13805</id>
			<source_loc>12335</source_loc>
			<order>33</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>120</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13806</id>
			<source_loc>12308</source_loc>
			<order>34</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13807</id>
			<source_loc>32878</source_loc>
			<order>35</order>
			<sig_name>i_real_data_sign</sig_name>
			<label>i_real.data.sign:i_real_data_sign:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>122</id>
				<op_kind>input</op_kind>
				<object>i_real_data_sign</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13808</id>
			<source_loc>32877</source_loc>
			<order>36</order>
			<sig_name>i_real_data_exp</sig_name>
			<label>i_real.data.exp:i_real_data_exp:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>123</id>
				<op_kind>input</op_kind>
				<object>i_real_data_exp</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13809</id>
			<source_loc>32876</source_loc>
			<order>37</order>
			<sig_name>i_real_data_man</sig_name>
			<label>i_real.data.man:i_real_data_man:read</label>
			<datatype W="23">sc_uint</datatype>
			<input_read/>
			<op>
				<id>124</id>
				<op_kind>input</op_kind>
				<object>i_real_data_man</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13812</id>
			<source_loc>12309</source_loc>
			<order>38</order>
			<sig_name>i_real_m_stall_reg_sign</sig_name>
			<label>i_real.m_stall_reg.sign:i_real_m_stall_reg_sign:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>125</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_sign</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13813</id>
			<source_loc>12310</source_loc>
			<order>39</order>
			<sig_name>i_real_m_stall_reg_exp</sig_name>
			<label>i_real.m_stall_reg.exp:i_real_m_stall_reg_exp:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>126</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_exp</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13814</id>
			<source_loc>12311</source_loc>
			<order>40</order>
			<sig_name>i_real_m_stall_reg_man</sig_name>
			<label>i_real.m_stall_reg.man:i_real_m_stall_reg_man:read</label>
			<datatype W="23">sc_uint</datatype>
			<input_read/>
			<op>
				<id>127</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_man</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13816</id>
			<source_loc>12922</source_loc>
			<order>41</order>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_13</instance_name>
			<opcode>107</opcode>
			<label>MUX(2)</label>
			<op>
				<id>128</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13818</id>
			<source_loc>12923</source_loc>
			<order>42</order>
			<instance_name>DFT_compute_N_Mux_8_2_1_4_14</instance_name>
			<opcode>91</opcode>
			<label>MUX(2)</label>
			<op>
				<id>130</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13820</id>
			<source_loc>12924</source_loc>
			<order>43</order>
			<instance_name>DFT_compute_N_Mux_23_2_2_4_15</instance_name>
			<opcode>92</opcode>
			<label>MUX(2)</label>
			<op>
				<id>132</id>
				<op_kind>mux</op_kind>
				<in_widths>23 23 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13817</id>
			<source_loc>13086</source_loc>
			<order>44</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>129</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13819</id>
			<source_loc>13087</source_loc>
			<order>45</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>131</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13821</id>
			<source_loc>13088</source_loc>
			<order>46</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>133</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14148</id>
			<source_loc>13503</source_loc>
			<order>47</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>348</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13825</id>
			<source_loc>31650</source_loc>
			<order>48</order>
			<sig_name>bi</sig_name>
			<label>bit_reverse::i:bi:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>bi</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14149</id>
			<source_loc>13533</source_loc>
			<order>49</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>349</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13826</id>
			<source_loc>13506</source_loc>
			<order>50</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13827</id>
			<source_loc>13510</source_loc>
			<order>51</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13828</id>
			<source_loc>13514</source_loc>
			<order>52</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13829</id>
			<source_loc>13518</source_loc>
			<order>53</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13830</id>
			<source_loc>13522</source_loc>
			<order>54</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13831</id>
			<source_loc>13526</source_loc>
			<order>55</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13832</id>
			<source_loc>13530</source_loc>
			<order>56</order>
			<sig_name>bi_u0</sig_name>
			<label>bit_reverse::i:bi_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>bi_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13833</id>
			<source_loc>12345</source_loc>
			<order>57</order>
			<sig_name>u_b_793</sig_name>
			<label>bit_reverse:u_b_793:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>u_b_793</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13834</id>
			<source_loc>12926</source_loc>
			<order>58</order>
			<instance_name>DFT_compute_LessThan_3Ux4U_1U_4_16</instance_name>
			<opcode>94</opcode>
			<label>&lt;</label>
			<op>
				<id>146</id>
				<op_kind>lt</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>24</cycle_id>
			<chain_time>0.3180000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13847</id>
			<source_loc>13101</source_loc>
			<order>59</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>159</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13848</id>
			<source_loc>13102</source_loc>
			<order>60</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>160</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13849</id>
			<source_loc>13103</source_loc>
			<order>61</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13835</id>
			<source_loc>13089</source_loc>
			<order>62</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>147</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13836</id>
			<source_loc>13090</source_loc>
			<order>63</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>148</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13837</id>
			<source_loc>13091</source_loc>
			<order>64</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>149</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.3835000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13850</id>
			<source_loc>13104</source_loc>
			<order>65</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>162</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13852</id>
			<source_loc>13106</source_loc>
			<order>66</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>164</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13854</id>
			<source_loc>13108</source_loc>
			<order>67</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>166</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13838</id>
			<source_loc>13092</source_loc>
			<order>68</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>150</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13840</id>
			<source_loc>13094</source_loc>
			<order>69</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>152</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13842</id>
			<source_loc>13096</source_loc>
			<order>70</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>154</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13851</id>
			<source_loc>13105</source_loc>
			<order>71</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>163</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 163 #b0))</guard>
		</op>
		<op>
			<id>13853</id>
			<source_loc>13107</source_loc>
			<order>72</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>165</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 165 #b0))</guard>
		</op>
		<op>
			<id>13856</id>
			<source_loc>13109</source_loc>
			<order>73</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>167</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 167 #b0))</guard>
		</op>
		<op>
			<id>13839</id>
			<source_loc>13093</source_loc>
			<order>74</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>151</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 151 #b0))</guard>
		</op>
		<op>
			<id>13841</id>
			<source_loc>13095</source_loc>
			<order>75</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>153</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 153 #b0))</guard>
		</op>
		<op>
			<id>13843</id>
			<source_loc>13097</source_loc>
			<order>76</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>155</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 155 #b0))</guard>
		</op>
		<op>
			<id>13860</id>
			<source_loc>12939</source_loc>
			<order>77</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_17</instance_name>
			<opcode>93</opcode>
			<label>+</label>
			<op>
				<id>171</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13861</id>
			<source_loc>23966</source_loc>
			<order>78</order>
			<sig_name>condvar_002</sig_name>
			<label>bit_reverse:condvar_002:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>172</id>
				<op_kind>wire</op_kind>
				<object>condvar_002</object>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13857</id>
			<source_loc>13110</source_loc>
			<order>79</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 168 #b0))</guard>
		</op>
		<op>
			<id>13858</id>
			<source_loc>13111</source_loc>
			<order>80</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>169</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 169 #b0))</guard>
		</op>
		<op>
			<id>13859</id>
			<source_loc>13112</source_loc>
			<order>81</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>170</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 170 #b0))</guard>
		</op>
		<op>
			<id>13844</id>
			<source_loc>13098</source_loc>
			<order>82</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>156</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 156 #b0))</guard>
		</op>
		<op>
			<id>13845</id>
			<source_loc>13099</source_loc>
			<order>83</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>157</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 157 #b0))</guard>
		</op>
		<op>
			<id>13846</id>
			<source_loc>13100</source_loc>
			<order>84</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>158</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>23</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 158 #b0))</guard>
		</op>
		<wire_op>
			<id>14150</id>
			<source_loc>13531</source_loc>
			<order>85</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>350</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13863</id>
			<source_loc>31970</source_loc>
			<order>86</order>
			<sig_name>fstage</sig_name>
			<label>fft::stage:fstage:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>174</id>
				<op_kind>wire</op_kind>
				<object>fstage</object>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14151</id>
			<source_loc>13676</source_loc>
			<order>87</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>fft::stage.fft:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>351</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13864</id>
			<source_loc>13622</source_loc>
			<order>88</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13865</id>
			<source_loc>13646</source_loc>
			<order>89</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>176</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13866</id>
			<source_loc>13652</source_loc>
			<order>90</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>177</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13867</id>
			<source_loc>13658</source_loc>
			<order>91</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13868</id>
			<source_loc>13662</source_loc>
			<order>92</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>179</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13869</id>
			<source_loc>13668</source_loc>
			<order>93</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13870</id>
			<source_loc>13674</source_loc>
			<order>94</order>
			<sig_name>fstage_u0</sig_name>
			<label>fft::stage:fstage_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>fstage_u0</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13871</id>
			<source_loc>12940</source_loc>
			<order>95</order>
			<instance_name>DFT_compute_LeftShift_2Sx2U_5S_4_18</instance_name>
			<opcode>95</opcode>
			<label>&lt;&lt;</label>
			<op>
				<id>182</id>
				<op_kind>ls</op_kind>
				<in_widths>3</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13872</id>
			<source_loc>31974</source_loc>
			<order>96</order>
			<sig_name>fnumBF</sig_name>
			<label>fft::numBF:fnumBF:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
				<object>fnumBF</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13873</id>
			<source_loc>12941</source_loc>
			<order>97</order>
			<instance_name>DFT_compute_int_to_cynw_cm_float_4_19</instance_name>
			<opcode>96</opcode>
			<label>dpopt(int_to_cynw_cm_float)</label>
			<op>
				<id>184</id>
				<op_kind>dpopt</op_kind>
				<in_widths>8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13874</id>
			<source_loc>12372</source_loc>
			<order>98</order>
			<sig_name>fcf_i4_sign</sig_name>
			<label>fft::cynw_cm_float::f.sign:fcf_i4_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_sign</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13875</id>
			<source_loc>12374</source_loc>
			<order>99</order>
			<sig_name>fcf_i4_exp</sig_name>
			<label>fft::cynw_cm_float::f.exp:fcf_i4_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_exp</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13876</id>
			<source_loc>12376</source_loc>
			<order>100</order>
			<sig_name>fcf_i4_man</sig_name>
			<label>fft::cynw_cm_float::f.man:fcf_i4_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_man</object>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14029</id>
			<source_loc>12981</source_loc>
			<order>101</order>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_20</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>285</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14118</id>
			<source_loc>12981</source_loc>
			<order>102</order>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_20</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>333</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<original_op>14029</original_op>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13884</id>
			<source_loc>32185</source_loc>
			<order>103</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>195</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14132</id>
			<source_loc>32185</source_loc>
			<order>104</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>340</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>62</cycle_id>
			<original_op>13884</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13881</id>
			<source_loc>12383</source_loc>
			<order>105</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14130</id>
			<source_loc>12383</source_loc>
			<order>106</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>339</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>62</cycle_id>
			<original_op>13881</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13882</id>
			<source_loc>12384</source_loc>
			<order>107</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14128</id>
			<source_loc>12384</source_loc>
			<order>108</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>338</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>62</cycle_id>
			<original_op>13882</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13883</id>
			<source_loc>12385</source_loc>
			<order>109</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14126</id>
			<source_loc>12385</source_loc>
			<order>110</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>337</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>62</cycle_id>
			<original_op>13883</original_op>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13877</id>
			<source_loc>12942</source_loc>
			<order>111</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21</instance_name>
			<opcode>90</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>188</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>2.2868597000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14102</id>
			<source_loc>12942</source_loc>
			<order>112</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21</instance_name>
			<opcode>90</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>325</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>2.2868597000</chain_time>
			<original_op>13877</original_op>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13878</id>
			<source_loc>12380</source_loc>
			<order>113</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14136</id>
			<source_loc>12380</source_loc>
			<order>114</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>341</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13878</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13879</id>
			<source_loc>12381</source_loc>
			<order>115</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14139</id>
			<source_loc>12381</source_loc>
			<order>116</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>342</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13879</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13880</id>
			<source_loc>12382</source_loc>
			<order>117</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14141</id>
			<source_loc>12382</source_loc>
			<order>118</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>343</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13880</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14153</id>
			<source_loc>13604</source_loc>
			<order>119</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>353</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>62</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13886</id>
			<source_loc>13563</source_loc>
			<order>120</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13887</id>
			<source_loc>13575</source_loc>
			<order>121</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>198</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13894</id>
			<source_loc>13580</source_loc>
			<order>122</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13895</id>
			<source_loc>13584</source_loc>
			<order>123</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13898</id>
			<source_loc>13590</source_loc>
			<order>124</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13899</id>
			<source_loc>13594</source_loc>
			<order>125</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13901</id>
			<source_loc>13600</source_loc>
			<order>126</order>
			<sig_name>fa_sign_u0</sig_name>
			<label>fft::a.sign:fa_sign_u0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>fa_sign_u0</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13902</id>
			<source_loc>13606</source_loc>
			<order>127</order>
			<sig_name>fa_exp_u0</sig_name>
			<label>fft::a.exp:fa_exp_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>fa_exp_u0</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13903</id>
			<source_loc>13612</source_loc>
			<order>128</order>
			<sig_name>fa_man_u0</sig_name>
			<label>fft::a.man:fa_man_u0:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>fa_man_u0</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13904</id>
			<source_loc>13618</source_loc>
			<order>129</order>
			<sig_name>fj_u0</sig_name>
			<label>fft::j:fj_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>fj_u0</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13922</id>
			<source_loc>26341</source_loc>
			<order>130</order>
			<sig_name>condvar_003</sig_name>
			<label>fft:condvar_003:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>condvar_003</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14026</id>
			<source_loc>12979</source_loc>
			<order>131</order>
			<instance_name>DFT_compute_Add_8Ux1U_8U_4_22</instance_name>
			<opcode>101</opcode>
			<label>+</label>
			<op>
				<id>282</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14027</id>
			<source_loc>12980</source_loc>
			<order>132</order>
			<instance_name>DFT_compute_LessThan_8Ux8U_1U_4_23</instance_name>
			<opcode>103</opcode>
			<label>&lt;</label>
			<op>
				<id>283</id>
				<op_kind>lt</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13915</id>
			<source_loc>12945</source_loc>
			<order>133</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>215</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13921</id>
			<source_loc>32248</source_loc>
			<order>134</order>
			<sig_name>fi</sig_name>
			<label>fft::i:fi:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>219</id>
				<op_kind>wire</op_kind>
				<object>fi</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13916</id>
			<source_loc>12404</source_loc>
			<order>135</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13917</id>
			<source_loc>12405</source_loc>
			<order>136</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13920</id>
			<source_loc>12406</source_loc>
			<order>137</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14155</id>
			<source_loc>13561</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::i.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>355</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13905</id>
			<source_loc>12943</source_loc>
			<order>139</order>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_25</instance_name>
			<opcode>74</opcode>
			<label>cynw_cm_float_cos_i</label>
			<op>
				<id>207</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13909</id>
			<source_loc>12944</source_loc>
			<order>140</order>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_26</instance_name>
			<opcode>62</opcode>
			<label>cynw_cm_float_sin_i</label>
			<op>
				<id>211</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13924</id>
			<source_loc>13535</source_loc>
			<order>141</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13927</id>
			<source_loc>13539</source_loc>
			<order>142</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13928</id>
			<source_loc>13543</source_loc>
			<order>143</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>224</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13929</id>
			<source_loc>13547</source_loc>
			<order>144</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13930</id>
			<source_loc>13551</source_loc>
			<order>145</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>226</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13931</id>
			<source_loc>13555</source_loc>
			<order>146</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>227</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13934</id>
			<source_loc>13559</source_loc>
			<order>147</order>
			<sig_name>fi_u0</sig_name>
			<label>fft::i:fi_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
				<object>fi_u0</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13935</id>
			<source_loc>12946</source_loc>
			<order>148</order>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_27</instance_name>
			<opcode>98</opcode>
			<label>+</label>
			<op>
				<id>229</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13910</id>
			<source_loc>12395</source_loc>
			<order>149</order>
			<sig_name>fs_sign</sig_name>
			<label>fft::s.sign:fs_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>212</id>
				<op_kind>wire</op_kind>
				<object>fs_sign</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13913</id>
			<source_loc>12396</source_loc>
			<order>150</order>
			<sig_name>fs_exp</sig_name>
			<label>fft::s.exp:fs_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>fs_exp</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13914</id>
			<source_loc>12397</source_loc>
			<order>151</order>
			<sig_name>fs_man</sig_name>
			<label>fft::s.man:fs_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>fs_man</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13906</id>
			<source_loc>12389</source_loc>
			<order>152</order>
			<sig_name>fc_sign</sig_name>
			<label>fft::c.sign:fc_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>208</id>
				<op_kind>wire</op_kind>
				<object>fc_sign</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13907</id>
			<source_loc>12390</source_loc>
			<order>153</order>
			<sig_name>fc_exp</sig_name>
			<label>fft::c.exp:fc_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>fc_exp</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13908</id>
			<source_loc>12391</source_loc>
			<order>154</order>
			<sig_name>fc_man</sig_name>
			<label>fft::c.man:fc_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>fc_man</object>
			</op>
			<cycle_id>77</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13942</id>
			<source_loc>13116</source_loc>
			<order>155</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>234</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13943</id>
			<source_loc>13117</source_loc>
			<order>156</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>235</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13944</id>
			<source_loc>13118</source_loc>
			<order>157</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>236</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13945</id>
			<source_loc>12954</source_loc>
			<order>158</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			<opcode>46</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>237</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13936</id>
			<source_loc>13113</source_loc>
			<order>159</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>230</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13937</id>
			<source_loc>13114</source_loc>
			<order>160</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13938</id>
			<source_loc>13115</source_loc>
			<order>161</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13946</id>
			<source_loc>12955</source_loc>
			<order>162</order>
			<instance_name>DFT_compute_Not_1U_1U_4_29</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>238</id>
				<op_kind>not</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13941</id>
			<source_loc>12950</source_loc>
			<order>163</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			<opcode>46</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>233</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13947</id>
			<source_loc>12956</source_loc>
			<order>164</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>239</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 1 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13948</id>
			<source_loc>12419</source_loc>
			<order>165</order>
			<sig_name>ftemp_R_sign</sig_name>
			<label>fft::temp_R.sign:ftemp_R_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>240</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13969</id>
			<source_loc>12420</source_loc>
			<order>166</order>
			<sig_name>ftemp_R_exp</sig_name>
			<label>fft::temp_R.exp:ftemp_R_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>241</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13970</id>
			<source_loc>12421</source_loc>
			<order>167</order>
			<sig_name>ftemp_R_man</sig_name>
			<label>fft::temp_R.man:ftemp_R_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>242</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13981</id>
			<source_loc>13119</source_loc>
			<order>168</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>249</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13982</id>
			<source_loc>13120</source_loc>
			<order>169</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>250</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13983</id>
			<source_loc>13121</source_loc>
			<order>170</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>251</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13984</id>
			<source_loc>12963</source_loc>
			<order>171</order>
			<instance_name>DFT_compute_Not_1U_1U_4_32</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>252</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13973</id>
			<source_loc>12957</source_loc>
			<order>172</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			<opcode>46</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>243</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13985</id>
			<source_loc>12964</source_loc>
			<order>173</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>253</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13974</id>
			<source_loc>12958</source_loc>
			<order>174</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			<opcode>46</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>244</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13988</id>
			<source_loc>13122</source_loc>
			<order>175</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>254</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13989</id>
			<source_loc>13123</source_loc>
			<order>176</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>255</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13975</id>
			<source_loc>12959</source_loc>
			<order>177</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>245</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13990</id>
			<source_loc>13124</source_loc>
			<order>178</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>256</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13976</id>
			<source_loc>12428</source_loc>
			<order>179</order>
			<sig_name>ftemp_I_sign</sig_name>
			<label>fft::temp_I.sign:ftemp_I_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>246</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_sign</object>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13977</id>
			<source_loc>12429</source_loc>
			<order>180</order>
			<sig_name>ftemp_I_exp</sig_name>
			<label>fft::temp_I.exp:ftemp_I_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_exp</object>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13978</id>
			<source_loc>12430</source_loc>
			<order>181</order>
			<sig_name>ftemp_I_man</sig_name>
			<label>fft::temp_I.man:ftemp_I_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_man</object>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13991</id>
			<source_loc>13125</source_loc>
			<order>182</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>257</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13992</id>
			<source_loc>13126</source_loc>
			<order>183</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>258</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13995</id>
			<source_loc>13127</source_loc>
			<order>184</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>259</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13996</id>
			<source_loc>12968</source_loc>
			<order>185</order>
			<instance_name>DFT_compute_Not_1U_1U_4_32</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>260</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13997</id>
			<source_loc>12969</source_loc>
			<order>186</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>261</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14003</id>
			<source_loc>13131</source_loc>
			<order>187</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>265</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14004</id>
			<source_loc>13132</source_loc>
			<order>188</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>266</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14005</id>
			<source_loc>13133</source_loc>
			<order>189</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>267</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13998</id>
			<source_loc>13128</source_loc>
			<order>190</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>262</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13999</id>
			<source_loc>13129</source_loc>
			<order>191</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>263</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14002</id>
			<source_loc>13130</source_loc>
			<order>192</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>264</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14006</id>
			<source_loc>12973</source_loc>
			<order>193</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>268</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14023</id>
			<source_loc>12978</source_loc>
			<order>194</order>
			<instance_name>DFT_compute_Add_8Ux8U_8U_4_40</instance_name>
			<opcode>100</opcode>
			<label>+</label>
			<op>
				<id>279</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14012</id>
			<source_loc>13137</source_loc>
			<order>195</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>272</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14013</id>
			<source_loc>13138</source_loc>
			<order>196</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>273</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14014</id>
			<source_loc>13139</source_loc>
			<order>197</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>274</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14015</id>
			<source_loc>12977</source_loc>
			<order>198</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			<opcode>54</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>275</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14009</id>
			<source_loc>13134</source_loc>
			<order>199</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>269</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14010</id>
			<source_loc>13135</source_loc>
			<order>200</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>270</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14011</id>
			<source_loc>13136</source_loc>
			<order>201</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>271</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14024</id>
			<source_loc>13768</source_loc>
			<order>202</order>
			<sig_name>condvar_004</sig_name>
			<label>fft:condvar_004:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>condvar_004</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14016</id>
			<source_loc>13140</source_loc>
			<order>203</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>276</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14017</id>
			<source_loc>13141</source_loc>
			<order>204</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>277</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14022</id>
			<source_loc>13142</source_loc>
			<order>205</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>278</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14032</id>
			<source_loc>32509</source_loc>
			<order>206</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14143</id>
			<source_loc>32509</source_loc>
			<order>207</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>344</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<original_op>14032</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14145</id>
			<source_loc>32509</source_loc>
			<order>208</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>345</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>86</cycle_id>
			<original_op>14032</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14156</id>
			<source_loc>13560</source_loc>
			<order>209</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::i.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>356</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14154</id>
			<source_loc>13601</source_loc>
			<order>210</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>354</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>91</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14030</id>
			<source_loc>12982</source_loc>
			<order>211</order>
			<instance_name>DFT_compute_LessThanEQ_4Sx3S_1U_4_42</instance_name>
			<opcode>105</opcode>
			<label>&lt;=</label>
			<op>
				<id>286</id>
				<op_kind>le</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14152</id>
			<source_loc>13675</source_loc>
			<order>212</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>fft::stage.fft:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>352</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14157</id>
			<source_loc>13712</source_loc>
			<order>213</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>357</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14033</id>
			<source_loc>13680</source_loc>
			<order>214</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14034</id>
			<source_loc>13686</source_loc>
			<order>215</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14035</id>
			<source_loc>13690</source_loc>
			<order>216</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14036</id>
			<source_loc>13694</source_loc>
			<order>217</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14037</id>
			<source_loc>13702</source_loc>
			<order>218</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14038</id>
			<source_loc>13706</source_loc>
			<order>219</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14039</id>
			<source_loc>13710</source_loc>
			<order>220</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14046</id>
			<source_loc>13477</source_loc>
			<order>221</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_real_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>302</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14047</id>
			<source_loc>12468</source_loc>
			<order>222</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>303</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14040</id>
			<source_loc>13143</source_loc>
			<order>223</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>296</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14041</id>
			<source_loc>13471</source_loc>
			<order>224</order>
			<sig_name>o_dft_real_data_sign</sig_name>
			<label>o_dft_real.data.sign:o_dft_real_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>297</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14042</id>
			<source_loc>13144</source_loc>
			<order>225</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>298</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14043</id>
			<source_loc>13473</source_loc>
			<order>226</order>
			<sig_name>o_dft_real_data_exp</sig_name>
			<label>o_dft_real.data.exp:o_dft_real_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>299</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14044</id>
			<source_loc>13145</source_loc>
			<order>227</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>111</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>300</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14045</id>
			<source_loc>13475</source_loc>
			<order>228</order>
			<sig_name>o_dft_real_data_man</sig_name>
			<label>o_dft_real.data.man:o_dft_real_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>301</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14050</id>
			<source_loc>13146</source_loc>
			<order>229</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>121</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>306</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14052</id>
			<source_loc>13147</source_loc>
			<order>230</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>117</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>308</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14054</id>
			<source_loc>13148</source_loc>
			<order>231</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>113</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>310</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14060</id>
			<source_loc>13149</source_loc>
			<order>232</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>122</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>316</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14061</id>
			<source_loc>13150</source_loc>
			<order>233</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>118</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>317</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14062</id>
			<source_loc>13151</source_loc>
			<order>234</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>114</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>318</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14063</id>
			<source_loc>13152</source_loc>
			<order>235</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>319</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14064</id>
			<source_loc>13153</source_loc>
			<order>236</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>320</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14065</id>
			<source_loc>13154</source_loc>
			<order>237</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>112</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>321</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14048</id>
			<source_loc>13479</source_loc>
			<order>238</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>304</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14049</id>
			<source_loc>12472</source_loc>
			<order>239</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>305</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14051</id>
			<source_loc>13481</source_loc>
			<order>240</order>
			<sig_name>o_dft_imag_data_sign</sig_name>
			<label>o_dft_imag.data.sign:o_dft_imag_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>307</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14053</id>
			<source_loc>13483</source_loc>
			<order>241</order>
			<sig_name>o_dft_imag_data_exp</sig_name>
			<label>o_dft_imag.data.exp:o_dft_imag_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>309</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14055</id>
			<source_loc>13485</source_loc>
			<order>242</order>
			<sig_name>o_dft_imag_data_man</sig_name>
			<label>o_dft_imag.data.man:o_dft_imag_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>311</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14056</id>
			<source_loc>13487</source_loc>
			<order>243</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>312</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14057</id>
			<source_loc>12474</source_loc>
			<order>244</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>313</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14058</id>
			<source_loc>13489</source_loc>
			<order>245</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>314</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14059</id>
			<source_loc>12478</source_loc>
			<order>246</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>315</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14066</id>
			<source_loc>12989</source_loc>
			<order>247</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_43</instance_name>
			<opcode>93</opcode>
			<label>+</label>
			<op>
				<id>322</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14067</id>
			<source_loc>4967</source_loc>
			<order>248</order>
			<sig_name>condvar_007</sig_name>
			<label>condvar_007:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>323</id>
				<op_kind>wire</op_kind>
				<object>condvar_007</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14158</id>
			<source_loc>13711</source_loc>
			<order>249</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>358</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13824</id>
			<source_loc>33413</source_loc>
			<order>250</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13862</id>
			<source_loc>33425</source_loc>
			<order>251</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>173</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13885</id>
			<source_loc>33572</source_loc>
			<order>252</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>196</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>24</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13923</id>
			<source_loc>33563</source_loc>
			<order>253</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14025</id>
			<source_loc>33556</source_loc>
			<order>254</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14028</id>
			<source_loc>33566</source_loc>
			<order>255</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14031</id>
			<source_loc>33575</source_loc>
			<order>256</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>287</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>62</cycle_id>
			<cycle_id>91</cycle_id>
			<cycle_id>86</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14068</id>
			<source_loc>33746</source_loc>
			<order>257</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>324</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>computation</thread>
	</cdfg>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>38</state>
				<source_loc>14058</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>35</state>
				<source_loc>14048</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>36</state>
				<source_loc>14056</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>33</state>
				<source_loc>14046</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13803</source_loc>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13909</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13910</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13909</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13913</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13909</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13914</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13905</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13907</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13905</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13908</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13905</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13906</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13936</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13941</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13947</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13969</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13936</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13941</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13947</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13948</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13936</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13941</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13947</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13970</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13937</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13941</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13947</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13970</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>14170</id>
			<source_loc>13777</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14171</id>
			<source_loc>13802</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,12</livein>
			<liveout>3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14172</id>
			<source_loc>13805</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,24</livein>
			<liveout>2,3,24</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>120</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14174</id>
			<source_loc>13848</source_loc>
			<name>btemp1_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14175</id>
			<source_loc>13943</source_loc>
			<name>ucom4</name>
			<datatype W="8">sc_uint</datatype>
			<livein>80,81</livein>
			<liveout>79,80</liveout>
			<reg_deffed>79</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14177</id>
			<source_loc>14052</source_loc>
			<name>o_dft_imag_data_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>308</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14178</id>
			<source_loc>14053</source_loc>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>309</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14180</id>
			<source_loc>13849</source_loc>
			<name>btemp1_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14181</id>
			<source_loc>13944</source_loc>
			<name>ucom5</name>
			<datatype W="23">sc_uint</datatype>
			<livein>80,81</livein>
			<liveout>79,80</liveout>
			<reg_deffed>79</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14182</id>
			<source_loc>14054</source_loc>
			<name>o_dft_imag_data_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>310</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14183</id>
			<source_loc>14055</source_loc>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>311</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14186</id>
			<source_loc>13847</source_loc>
			<name>btemp1_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14187</id>
			<source_loc>13942</source_loc>
			<name>ucom3</name>
			<datatype W="1">sc_uint</datatype>
			<livein>80,81</livein>
			<liveout>79,80</liveout>
			<reg_deffed>79</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>234</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14188</id>
			<source_loc>14050</source_loc>
			<name>o_dft_imag_data_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>306</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14189</id>
			<source_loc>14051</source_loc>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>307</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14192</id>
			<source_loc>13780</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14194</id>
			<source_loc>14057</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,11</livein>
			<liveout>1,5,6,37,62,86,91</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>313</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14196</id>
			<source_loc>13836</source_loc>
			<name>btemp_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14197</id>
			<source_loc>13875</source_loc>
			<name>fcf_i4_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>24,29,30,31,32,33,34,37,54,55,56,57,58,59,62,86,91</livein>
			<liveout>24,29,30,31,32,33,37,54,55,56,57,58,62,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>186</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14198</id>
			<source_loc>13937</source_loc>
			<name>ucom1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>81,82</livein>
			<liveout>80,81</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>231</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14199</id>
			<source_loc>14024</source_loc>
			<name>condvar_004</name>
			<datatype W="5">sc_uint</datatype>
			<livein>86</livein>
			<liveout>85,86</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>280</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14200</id>
			<source_loc>14043</source_loc>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>299</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14202</id>
			<source_loc>13837</source_loc>
			<name>btemp_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14203</id>
			<source_loc>13876</source_loc>
			<name>fcf_i4_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>24,29,30,31,32,33,34,37,54,55,56,57,58,59,62,86,91</livein>
			<liveout>24,29,30,31,32,33,37,54,55,56,57,58,62,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14205</id>
			<source_loc>13938</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>81,82</livein>
			<liveout>80,81</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>232</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14206</id>
			<source_loc>14045</source_loc>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>301</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14208</id>
			<source_loc>13835</source_loc>
			<name>btemp_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>22,23</livein>
			<liveout>21,22</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14209</id>
			<source_loc>13936</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>81,82</livein>
			<liveout>80,81</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>230</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14210</id>
			<source_loc>14041</source_loc>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>297</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14213</id>
			<source_loc>13779</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14214</id>
			<source_loc>14047</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>303</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14216</id>
			<source_loc>13908</source_loc>
			<name>fc_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>79,80,81</livein>
			<liveout>77,79,80,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_100</instance_name>
			<op>
				<id>210</id>
				<op_kind>reg</op_kind>
				<object>s_reg_100</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14218</id>
			<source_loc>13945</source_loc>
			<name>focr_i3_i0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>80</livein>
			<liveout>79</liveout>
			<reg_deffed>79</reg_deffed>
			<instance_name>s_reg_101</instance_name>
			<op>
				<id>237</id>
				<op_kind>reg</op_kind>
				<object>s_reg_101</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14220</id>
			<source_loc>13973</source_loc>
			<name>focr_i3_i1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>82</livein>
			<liveout>81</liveout>
			<reg_deffed>81</reg_deffed>
			<instance_name>s_reg_101</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>s_reg_101</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14223</id>
			<source_loc>13948</source_loc>
			<name>ftemp_R_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>81,82,83,84</livein>
			<liveout>80,81,82,83</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>s_reg_102</instance_name>
			<op>
				<id>240</id>
				<op_kind>reg</op_kind>
				<object>s_reg_102</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14225</id>
			<source_loc>13969</source_loc>
			<name>ftemp_R_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>81,82,83,84</livein>
			<liveout>80,81,82,83</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>s_reg_103</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_103</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14227</id>
			<source_loc>13970</source_loc>
			<name>ftemp_R_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>81,82,83,84</livein>
			<liveout>80,81,82,83</liveout>
			<reg_deffed>80</reg_deffed>
			<instance_name>s_reg_104</instance_name>
			<op>
				<id>242</id>
				<op_kind>reg</op_kind>
				<object>s_reg_104</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14229</id>
			<source_loc>13801</source_loc>
			<name>j_u1</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,12</livein>
			<liveout>2,3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14230</id>
			<source_loc>13833</source_loc>
			<name>u_b_793</name>
			<datatype W="4">sc_uint</datatype>
			<livein>21,22,23</livein>
			<liveout>3,21,22,24</liveout>
			<reg_deffed>3,24</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14231</id>
			<source_loc>13935</source_loc>
			<name>fi_lower</name>
			<datatype W="3">sc_uint</datatype>
			<livein>79,80,81,82,83</livein>
			<liveout>77,79,80,81,82,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>229</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14234</id>
			<source_loc>13797</source_loc>
			<name>j_mi4</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,12</livein>
			<liveout>12</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14235</id>
			<source_loc>13822</source_loc>
			<name>j_mi5</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,12</livein>
			<liveout>2,3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>134</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14236</id>
			<source_loc>13832</source_loc>
			<name>bi_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>21,22,23,24</livein>
			<liveout>3,21,22,23,24</liveout>
			<reg_deffed>3,24</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14237</id>
			<source_loc>13870</source_loc>
			<name>fstage_u0</name>
			<datatype W="3">sc_uint</datatype>
			<livein>24,29,30,31,32,33,34,35,36,37,54,55,56,57,58,59,60,61,62,86,91</livein>
			<liveout>24,29,30,31,32,33,34,35,37,54,55,56,57,58,59,60,62,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>181</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14238</id>
			<source_loc>14029</source_loc>
			<name>fstage_mi18</name>
			<datatype W="3">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>36,37,61,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>36</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>285</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14239</id>
			<source_loc>14039</source_loc>
			<name>j_u0_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5,6,37,62,86,91</liveout>
			<reg_deffed>6,37,62,86,91</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>295</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14242</id>
			<source_loc>13823</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,3,12</livein>
			<liveout>2,3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14243</id>
			<source_loc>13834</source_loc>
			<name>amtmp008</name>
			<datatype W="1">sc_uint</datatype>
			<livein>21,22,23</livein>
			<liveout>3,21,22,24</liveout>
			<reg_deffed>3,24</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14244</id>
			<source_loc>13874</source_loc>
			<name>fcf_i4_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>24,29,30,31,32,33,34,37,54,55,56,57,58,59,62,86,91</livein>
			<liveout>24,29,30,31,32,33,37,54,55,56,57,58,62,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>185</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14245</id>
			<source_loc>13901</source_loc>
			<name>fa_sign_u0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14248</id>
			<source_loc>13871</source_loc>
			<name>fDFTpts</name>
			<datatype W="8">sc_uint</datatype>
			<livein>24,37,54,55,56,57,58,59,60,61,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>24,37,54,55,56,57,58,59,60,61,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14251</id>
			<source_loc>13872</source_loc>
			<name>fnumBF</name>
			<datatype W="8">sc_uint</datatype>
			<livein>24,37,54,55,56,57,58,59,60,61,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>24,37,54,55,56,57,58,59,60,61,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>24,37,62,86,91</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14253</id>
			<source_loc>13878</source_loc>
			<name>fe_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>189</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14255</id>
			<source_loc>13879</source_loc>
			<name>fe_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>190</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14257</id>
			<source_loc>13880</source_loc>
			<name>fe_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>191</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14263</id>
			<source_loc>13902</source_loc>
			<name>fa_exp_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14265</id>
			<source_loc>13903</source_loc>
			<name>fa_man_u0</name>
			<datatype W="23">sc_uint</datatype>
			<livein>62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>205</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14267</id>
			<source_loc>14026</source_loc>
			<name>fj_mi20</name>
			<datatype W="8">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>282</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14269</id>
			<source_loc>14027</source_loc>
			<name>condvar_005</name>
			<datatype W="1">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>283</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14271</id>
			<source_loc>13921</source_loc>
			<name>fi_mi20</name>
			<datatype W="8">sc_uint</datatype>
			<livein>62,77,86,91</livein>
			<liveout>62,77,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14272</id>
			<source_loc>13934</source_loc>
			<name>fi_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>79,80,81,82,83,84,85</livein>
			<liveout>77,79,80,81,82,83,84,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>228</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14273</id>
			<source_loc>14023</source_loc>
			<name>fi_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>86</livein>
			<liveout>85,86</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>279</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14275</id>
			<source_loc>13916</source_loc>
			<name>fa_sign_mi20</name>
			<datatype W="1">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>216</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14277</id>
			<source_loc>13917</source_loc>
			<name>fa_exp_mi20</name>
			<datatype W="8">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>217</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14279</id>
			<source_loc>13920</source_loc>
			<name>fa_man_mi20</name>
			<datatype W="23">sc_uint</datatype>
			<livein>37,62,77,79,80,81,82,83,84,85,86,91</livein>
			<liveout>37,62,77,79,80,81,82,83,84,85,86,91</liveout>
			<reg_deffed>62,91</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>218</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14281</id>
			<source_loc>13910</source_loc>
			<name>fs_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>79,80,81,82</livein>
			<liveout>77,79,80,81,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>212</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14282</id>
			<source_loc>13976</source_loc>
			<name>ftemp_I_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>83,84,85</livein>
			<liveout>82,83,84</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>246</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14283</id>
			<source_loc>14146</source_loc>
			<name>condvar_001_stage_2</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>346</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
			<reg_purpose>pipe</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14285</id>
			<source_loc>13913</source_loc>
			<name>fs_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>79,80,81,82</livein>
			<liveout>77,79,80,81,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14286</id>
			<source_loc>13977</source_loc>
			<name>ftemp_I_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>83,84,85</livein>
			<liveout>82,83,84</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14288</id>
			<source_loc>13914</source_loc>
			<name>fs_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>79,80,81,82</livein>
			<liveout>77,79,80,81,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>214</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14289</id>
			<source_loc>13978</source_loc>
			<name>ftemp_I_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>83,84,85</livein>
			<liveout>82,83,84</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>248</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14291</id>
			<source_loc>13906</source_loc>
			<name>fc_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>79,80,81</livein>
			<liveout>77,79,80,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14293</id>
			<source_loc>13907</source_loc>
			<name>fc_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>79,80,81</livein>
			<liveout>77,79,80,86</liveout>
			<reg_deffed>77,86</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>209</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>11</res_id>
		<opcode>18</opcode>
		<opcode>19</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>20</opcode>
		<opcode>21</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>22</opcode>
		<opcode>23</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<source_path>../DFT_compute.cpp</source_path>
			<source_line>55</source_line>
			<source_loc>4999</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>29</max_path>
			<latency>118</latency>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<pipe_type>SOFT</pipe_type>
				<pipe_init>1</pipe_init>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>72</source_line>
				<source_loc>4952</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>2</max_path>
				<latency>6</latency>
				<name>in</name>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>165</source_line>
				<source_loc>23963</source_loc>
				<start_cycle>4</start_cycle>
				<max_path>4</max_path>
				<latency>32</latency>
				<name>Loop2</name>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>207</source_line>
				<source_loc>25162</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>18</max_path>
				<latency>54</latency>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<source_path>../DFT_compute.cpp</source_path>
					<source_line>220</source_line>
					<source_loc>25932</source_loc>
					<start_cycle>9</start_cycle>
					<max_path>10</max_path>
					<latency>30</latency>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<source_path>../DFT_compute.cpp</source_path>
						<source_line>231</source_line>
						<source_loc>26338</source_loc>
						<start_cycle>1</start_cycle>
						<max_path>8</max_path>
						<latency>24</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>97</source_line>
				<source_loc>4998</source_loc>
				<start_cycle>26</start_cycle>
				<max_path>3</max_path>
				<latency>24</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>5.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>4915</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>11</cycle_id>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>12</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>23721</source_loc>
					<start_cycle>0</start_cycle>
					<latency>11</latency>
				</cycle>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>4949</source_loc>
					<start_cycle>1</start_cycle>
					<latency>9</latency>
				</cycle>
				<name>in</name>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>21</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>17</latency>
				</cycle>
				<cycle>
					<cycle_id>22</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>25</latency>
				</cycle>
				<cycle>
					<cycle_id>23</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>33</latency>
				</cycle>
				<cycle>
					<cycle_id>24</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>41</latency>
				</cycle>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>29</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>44</latency>
				</cycle>
				<cycle>
					<cycle_id>30</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>47</latency>
				</cycle>
				<cycle>
					<cycle_id>31</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>50</latency>
				</cycle>
				<cycle>
					<cycle_id>32</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>53</latency>
				</cycle>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>56</latency>
				</cycle>
				<cycle>
					<cycle_id>34</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>59</latency>
				</cycle>
				<cycle>
					<cycle_id>35</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>62</latency>
				</cycle>
				<cycle>
					<cycle_id>36</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>65</latency>
				</cycle>
				<cycle>
					<cycle_id>37</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>68</latency>
				</cycle>
				<cycle>
					<cycle_id>54</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>44</latency>
				</cycle>
				<cycle>
					<cycle_id>55</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>47</latency>
				</cycle>
				<cycle>
					<cycle_id>56</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>50</latency>
				</cycle>
				<cycle>
					<cycle_id>57</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>53</latency>
				</cycle>
				<cycle>
					<cycle_id>58</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>56</latency>
				</cycle>
				<cycle>
					<cycle_id>59</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>59</latency>
				</cycle>
				<cycle>
					<cycle_id>60</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>62</latency>
				</cycle>
				<cycle>
					<cycle_id>61</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>65</latency>
				</cycle>
				<cycle>
					<cycle_id>62</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>68</latency>
				</cycle>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>77</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>71</latency>
					</cycle>
					<cycle>
						<cycle_id>91</cycle_id>
						<start_cycle>9</start_cycle>
						<latency>98</latency>
					</cycle>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>79</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>74</latency>
						</cycle>
						<cycle>
							<cycle_id>80</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>77</latency>
						</cycle>
						<cycle>
							<cycle_id>81</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>80</latency>
						</cycle>
						<cycle>
							<cycle_id>82</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>83</latency>
						</cycle>
						<cycle>
							<cycle_id>83</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>86</latency>
						</cycle>
						<cycle>
							<cycle_id>84</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>89</latency>
						</cycle>
						<cycle>
							<cycle_id>85</cycle_id>
							<start_cycle>6</start_cycle>
							<latency>92</latency>
						</cycle>
						<cycle>
							<cycle_id>86</cycle_id>
							<start_cycle>7</start_cycle>
							<latency>95</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>4972</source_loc>
					<start_cycle>0</start_cycle>
					<latency>103</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>28045</source_loc>
					<start_cycle>1</start_cycle>
					<latency>111</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>28307</source_loc>
					<start_cycle>2</start_cycle>
					<latency>119</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>14516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32909</sub_loc>
	</source_loc>
	<source_loc>
		<id>14494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32910</sub_loc>
	</source_loc>
	<source_loc>
		<id>14502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>76</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32911</sub_loc>
	</source_loc>
	<source_loc>
		<id>14503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>76</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33877</sub_loc>
	</source_loc>
	<source_loc>
		<id>14504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32909</sub_loc>
	</source_loc>
	<source_loc>
		<id>14505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32910</sub_loc>
	</source_loc>
	<source_loc>
		<id>14506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32911</sub_loc>
	</source_loc>
	<source_loc>
		<id>14513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32911</sub_loc>
	</source_loc>
	<source_loc>
		<id>14514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32910</sub_loc>
	</source_loc>
	<source_loc>
		<id>14515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>32909</sub_loc>
	</source_loc>
	<source_loc>
		<id>14525</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32984,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>14526</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>32984,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>14522</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32983,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>14523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>32983,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>14519</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32982,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>14520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>11</opcode>
		<sub_loc>32982,17660</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg</thread>
		<value>25</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg</thread>
		<value>18</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg</thread>
		<value>89</value>
	</intrinsic_muxing>
	<resource>
		<res_id>28</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg</thread>
		<io_op>
			<id>14528</id>
			<source_loc>33877</source_loc>
			<order>1</order>
			<sig_name>i_real_m_stall_reg_man</sig_name>
			<label>i_real.m_stall_reg.man.get::nb_get::operator=:i_real_m_stall_reg_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>863</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_man</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14529</id>
			<source_loc>14502</source_loc>
			<order>2</order>
			<sig_name>i_real_m_stall_reg_exp</sig_name>
			<label>i_real.m_stall_reg.exp.get::nb_get::operator=:i_real_m_stall_reg_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>864</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_exp</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14530</id>
			<source_loc>14503</source_loc>
			<order>3</order>
			<sig_name>i_real_m_stall_reg_sign</sig_name>
			<label>i_real.m_stall_reg.sign.get::nb_get::operator=:i_real_m_stall_reg_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>865</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_sign</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14531</id>
			<source_loc>14504</source_loc>
			<order>4</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_man_next</sig_name>
			<label>i_real.m_stall_reg.man:gen_do_stall_reg_i_real_m_stall_reg_man_next:write</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>866</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_man_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14532</id>
			<source_loc>14505</source_loc>
			<order>5</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_exp_next</sig_name>
			<label>i_real.m_stall_reg.exp:gen_do_stall_reg_i_real_m_stall_reg_exp_next:write</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>867</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_exp_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14533</id>
			<source_loc>14506</source_loc>
			<order>6</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_sign_next</sig_name>
			<label>i_real.m_stall_reg.sign:gen_do_stall_reg_i_real_m_stall_reg_sign_next:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>868</id>
				<op_kind>output</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_sign_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14534</id>
			<source_loc>17655</source_loc>
			<order>7</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_real_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>869</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14535</id>
			<source_loc>17656</source_loc>
			<order>8</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling.reset:i_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>870</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4167500000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14536</id>
			<source_loc>17658</source_loc>
			<order>9</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>871</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14537</id>
			<source_loc>13169</source_loc>
			<order>10</order>
			<instance_name>DFT_compute_Not_1U_1U_4_44</instance_name>
			<opcode>99</opcode>
			<label>!</label>
			<op>
				<id>872</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14538</id>
			<source_loc>13170</source_loc>
			<order>11</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_45</instance_name>
			<opcode>108</opcode>
			<label>&amp;</label>
			<op>
				<id>873</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4623500000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14539</id>
			<source_loc>13171</source_loc>
			<order>12</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_46</instance_name>
			<opcode>108</opcode>
			<label>&amp;</label>
			<op>
				<id>874</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5079500000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14541</id>
			<source_loc>32908</source_loc>
			<order>13</order>
			<sig_name>i_real_data_sign</sig_name>
			<label>sign:i_real_data_sign:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>876</id>
				<op_kind>input</op_kind>
				<object>i_real_data_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14542</id>
			<source_loc>32907</source_loc>
			<order>14</order>
			<sig_name>i_real_data_exp</sig_name>
			<label>exp:i_real_data_exp:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>877</id>
				<op_kind>input</op_kind>
				<object>i_real_data_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14543</id>
			<source_loc>32906</source_loc>
			<order>15</order>
			<sig_name>i_real_data_man</sig_name>
			<label>man:i_real_data_man:read</label>
			<datatype W="23">sc_uint</datatype>
			<input_read/>
			<op>
				<id>878</id>
				<op_kind>input</op_kind>
				<object>i_real_data_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>14544</id>
			<source_loc>14513</source_loc>
			<order>16</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_sign_next</sig_name>
			<label>sign:gen_do_stall_reg_i_real_m_stall_reg_sign_next:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>879</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_sign_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14545</id>
			<source_loc>14514</source_loc>
			<order>17</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_exp_next</sig_name>
			<label>exp:gen_do_stall_reg_i_real_m_stall_reg_exp_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>880</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_exp_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14546</id>
			<source_loc>14515</source_loc>
			<order>18</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_man_next</sig_name>
			<label>man:gen_do_stall_reg_i_real_m_stall_reg_man_next:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>881</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_man_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14521</id>
			<source_loc>14520</source_loc>
			<order>19</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_sign_next</sig_name>
			<label>sign:gen_do_stall_reg_i_real_m_stall_reg_sign_next:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>860</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_sign_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14575</id>
			<source_loc>14520</source_loc>
			<order>20</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_sign_next</sig_name>
			<label>sign:gen_do_stall_reg_i_real_m_stall_reg_sign_next:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>891</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_sign_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<original_op>14521</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14524</id>
			<source_loc>14523</source_loc>
			<order>21</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_exp_next</sig_name>
			<label>exp:gen_do_stall_reg_i_real_m_stall_reg_exp_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>861</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_exp_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14581</id>
			<source_loc>14523</source_loc>
			<order>22</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_exp_next</sig_name>
			<label>exp:gen_do_stall_reg_i_real_m_stall_reg_exp_next:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>892</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_exp_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<original_op>14524</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14527</id>
			<source_loc>14526</source_loc>
			<order>23</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_man_next</sig_name>
			<label>man:gen_do_stall_reg_i_real_m_stall_reg_man_next:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>862</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_man_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14589</id>
			<source_loc>14526</source_loc>
			<order>24</order>
			<sig_name>gen_do_stall_reg_i_real_m_stall_reg_man_next</sig_name>
			<label>man:gen_do_stall_reg_i_real_m_stall_reg_man_next:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>893</id>
				<op_kind>wire</op_kind>
				<object>gen_do_stall_reg_i_real_m_stall_reg_man_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<original_op>14527</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14547</id>
			<source_loc>14516</source_loc>
			<order>25</order>
			<sig_name>i_real_m_stall_reg_man</sig_name>
			<label>i_real.m_stall_reg.man.get::nb_get::operator=:i_real_m_stall_reg_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>882</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5734500000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14548</id>
			<source_loc>14517</source_loc>
			<order>26</order>
			<sig_name>i_real_m_stall_reg_exp</sig_name>
			<label>i_real.m_stall_reg.exp.get::nb_get::operator=:i_real_m_stall_reg_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>883</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5734500000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14549</id>
			<source_loc>14518</source_loc>
			<order>27</order>
			<sig_name>i_real_m_stall_reg_sign</sig_name>
			<label>i_real.m_stall_reg.sign.get::nb_get::operator=:i_real_m_stall_reg_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>884</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5734500000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>14540</id>
			<source_loc>33874</source_loc>
			<order>28</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>875</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5079500000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>14534</source_loc>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
				<state>7</state>
				<source_loc>14535</source_loc>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>7</state>
				<source_loc>14536</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
				<state>4</state>
				<source_loc>32911</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_exp</port_name>
				<state>4</state>
				<source_loc>32910</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_man</port_name>
				<state>4</state>
				<source_loc>32909</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
				<state>11</state>
				<source_loc>14549</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_exp</port_name>
				<state>11</state>
				<source_loc>14548</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_man</port_name>
				<state>11</state>
				<source_loc>14547</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
				<state>3</state>
				<source_loc>14501</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg</thread>
		<timing_path>
			<name>gen_do_stall_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_exp</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_man</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_exp</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_man</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_sign</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
		<reg_op>
			<id>14598</id>
			<source_loc>14548</source_loc>
			<name>i_real_m_stall_reg_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_exp</instance_name>
			<op>
				<id>883</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14600</id>
			<source_loc>14547</source_loc>
			<name>i_real_m_stall_reg_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_man</instance_name>
			<op>
				<id>882</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14602</id>
			<source_loc>14549</source_loc>
			<name>i_real_m_stall_reg_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_sign</instance_name>
			<op>
				<id>884</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>76</id>
			<thread>gen_do_stall_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/cynware/cynw_cm_float/c_parts/cynw_cm_float_int.h</source_path>
			<source_line>409</source_line>
			<source_loc>33271</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>76</id>
			<thread>gen_do_stall_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8774</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>14612</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17330,17330</sub_loc>
	</source_loc>
	<source_loc>
		<id>14613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17133</opcode>
		<sub_loc>17330,17330</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>14621</id>
			<opcode>38</opcode>
			<source_loc>17333</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>14616</id>
			<source_loc>17323</source_loc>
			<order>1</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>899</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14617</id>
			<source_loc>17331</source_loc>
			<order>2</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_real_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>900</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14618</id>
			<source_loc>17332</source_loc>
			<order>3</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling.reset:i_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>901</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4167500000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14619</id>
			<source_loc>13174</source_loc>
			<order>4</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_47</instance_name>
			<opcode>38</opcode>
			<label>&amp;</label>
			<op>
				<id>902</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4881500000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14620</id>
			<source_loc>14613</source_loc>
			<order>5</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>903</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5536500000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>14617</source_loc>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>14618</source_loc>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>14620</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>14616</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7661</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>4.7661</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>14624</id>
			<source_loc>14616</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>899</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14625</id>
			<source_loc>14620</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>903</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8738</source_loc>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>33272</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8775</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_real_m_stalling</name>
		<time> 0.417</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_invalid</name>
		<time> 0.234</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_internal</name>
		<time> 0.234</time>
	</stable_time>
	<stable_time>
		<name>i_real_busy</name>
		<time> 0.234</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_valid</name>
		<time> 0.234</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_imag_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 18 threads, 345 ops.</summary>
	</phase_summary>
</tool_log>
