0.7
2020.2
May 22 2024
19:03:11
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpiSquared/ADCControlVpiSquared.sim/sim_1/synth/func/xsim/ADC_CONTROL_TOP_func_synth.vhd,1730680197,vhdl,,,,\pulse_train_gen__parameterized1\;\pulse_train_gen__parameterized1_0\;adc_control;adc_control_top;clk_wiz_0;clk_wiz_0_clk_wiz;pulse_gen_width_modulator_inverted;pulse_train_gen,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpiSquared/ADCControlVpiSquared.sim/sim_1/synth/func/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
