EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model ADG715BRUZ
#/3991/1349052/2.50/24/3/Integrated Circuit
DEF ADG715BRUZ IC 0 30 Y Y 1 F N
F0 "IC" 1050 300 50 H V L CNN
F1 "ADG715BRUZ" 1050 200 50 H V L CNN
F2 "SOP65P640X120-24N" 1050 100 50 H I L CNN
F3 "http://www.analog.com/static/imported-files/data_sheets/ADG714_715.pdf" 1050 0 50 H I L CNN
F4 "ADG715BRUZ, Analogue Switch Octal SPST, 3, 5V, 24-Pin, TSSOP" 1050 -100 50 H I L CNN "Description"
F5 "1.2" 1050 -200 50 H I L CNN "Height"
F6 "" 1050 -300 50 H I L CNN "Farnell Part Number"
F7 "" 1050 -400 50 H I L CNN "Farnell Price/Stock"
F8 "Analog Devices" 1050 -500 50 H I L CNN "Manufacturer_Name"
F9 "ADG715BRUZ" 1050 -600 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X SCL 1 0 0 200 R 50 50 0 0 P
X VDD 2 0 -100 200 R 50 50 0 0 P
X SDA 3 0 -200 200 R 50 50 0 0 P
X GND 4 0 -300 200 R 50 50 0 0 P
X S1 5 0 -400 200 R 50 50 0 0 P
X D1 6 0 -500 200 R 50 50 0 0 P
X S2 7 0 -600 200 R 50 50 0 0 P
X D2 8 0 -700 200 R 50 50 0 0 P
X S3 9 0 -800 200 R 50 50 0 0 P
X D3 10 0 -900 200 R 50 50 0 0 P
X S4 11 0 -1000 200 R 50 50 0 0 P
X D4 12 0 -1100 200 R 50 50 0 0 P
X A0 24 1200 0 200 L 50 50 0 0 P
X ~RESET 23 1200 -100 200 L 50 50 0 0 P
X A1 22 1200 -200 200 L 50 50 0 0 P
X VSS 21 1200 -300 200 L 50 50 0 0 P
X S8 20 1200 -400 200 L 50 50 0 0 P
X D8 19 1200 -500 200 L 50 50 0 0 P
X S7 18 1200 -600 200 L 50 50 0 0 P
X D7 17 1200 -700 200 L 50 50 0 0 P
X S6 16 1200 -800 200 L 50 50 0 0 P
X D6 15 1200 -900 200 L 50 50 0 0 P
X S5 14 1200 -1000 200 L 50 50 0 0 P
X D5 13 1200 -1100 200 L 50 50 0 0 P
P 5 0 1 6 200 100 1000 100 1000 -1200 200 -1200 200 100 N
ENDDRAW
ENDDEF
#
#End Library
