INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.srcs/sources_1/new/mul_ieee754_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_ieee754_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.srcs/sources_1/new/tl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.srcs/sources_1/new/mul_ieee754_vhdl.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mul_ieee754_vhdl'
